Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:16:35 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_synth_timing_summary.rpt
| Design       : diffeq_paj_convert
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.041     -162.324                     77                  540        0.264        0.000                      0                  540        4.500        0.000                       0                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.041     -162.324                     77                  540        0.264        0.000                      0                  540        4.500        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           77  Failing Endpoints,  Worst Slack       -5.041ns,  Total Violation     -162.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.041ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 10.694ns (73.012%)  route 3.953ns (26.988%))
  Logic Levels:           18  (CARRY4=10 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=202, unset)          0.704     0.704    clk
                         DSP48E1                                      r  temp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     3.802 r  temp__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     3.857    temp__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.964 r  temp__1/P[0]
                         net (fo=2, unplaced)         0.571     5.535    temp__1_n_105
                         LUT2 (Prop_lut2_I0_O)        0.097     5.632 r  u_var2_i_62/O
                         net (fo=1, unplaced)         0.000     5.632    u_var2_i_62_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.034 r  u_var2_i_34/CO[3]
                         net (fo=1, unplaced)         0.007     6.041    u_var2_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.133 r  u_var2_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     6.133    u_var2_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     6.383 r  u_var2_i_24/O[3]
                         net (fo=6, unplaced)         0.489     6.872    B[27]
                         LUT2 (Prop_lut2_I1_O)        0.222     7.094 r  u_var2_i_30__0/O
                         net (fo=1, unplaced)         0.000     7.094    u_var2_i_30__0_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.378 r  u_var2_i_3__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.378    u_var2_i_3__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     7.628 r  u_var2_i_2__1/O[3]
                         net (fo=1, unplaced)         0.571     8.199    u_var3[31]
                         DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      2.827    11.026 r  u_var2/P[0]
                         net (fo=1, unplaced)         0.571    11.598    u_var2_n_105
                         LUT2 (Prop_lut2_I1_O)        0.097    11.695 r  u_var[23]_i_15/O
                         net (fo=1, unplaced)         0.000    11.695    u_var[23]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.097 r  u_var_reg[23]_i_11/CO[3]
                         net (fo=1, unplaced)         0.007    12.104    u_var_reg[23]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.196 r  u_var_reg[27]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.196    u_var_reg[27]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    12.430 f  u_var_reg[31]_i_12/O[1]
                         net (fo=2, unplaced)         0.415    12.845    u_var_reg[31]_i_12_n_6
                         LUT3 (Prop_lut3_I0_O)        0.232    13.077 r  u_var[27]_i_4/O
                         net (fo=2, unplaced)         0.238    13.315    u_var[27]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.250    13.565 r  u_var[27]_i_8/O
                         net (fo=1, unplaced)         0.000    13.565    u_var[27]_i_8_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    13.851 r  u_var_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.851    u_var_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    14.101 r  u_var_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.457    14.558    u_var0[31]
                         LUT3 (Prop_lut3_I0_O)        0.222    14.780 r  u_var[31]_i_1/O
                         net (fo=2, unplaced)         0.571    15.351    u_var[31]
                         DSP48E1                                      r  temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=202, unset)          0.669    10.669    clk
                         DSP48E1                                      r  temp/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.324    10.309    temp
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 -5.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_var_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uoutport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.107%)  route 0.134ns (44.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=202, unset)          0.411     0.411    clk
                         FDRE                                         r  u_var_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  u_var_reg[31]/Q
                         net (fo=2, unplaced)         0.134     0.708    u_var_reg_n_0_[31]
                         FDRE                                         r  Uoutport_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=202, unset)          0.432     0.432    clk
                         FDRE                                         r  Uoutport_reg[31]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.012     0.444    Uoutport_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                Uoutport_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                Uoutport_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                Uoutport_reg[0]/C



