TimeQuest Timing Analyzer report for vga_module
Sun Oct 07 14:42:00 2012
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_module                                                       ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE15F17C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 190.44 MHz ; 190.44 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.749 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.763 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.856  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.197 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.749 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.172      ;
; 19.753 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.168      ;
; 19.906 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.014      ;
; 19.955 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.967      ;
; 19.985 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.937      ;
; 19.991 ; sync_module:U2|Count_H[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.930      ;
; 19.991 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.931      ;
; 20.021 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.901      ;
; 20.039 ; sync_module:U2|Count_H[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.882      ;
; 20.066 ; sync_module:U2|Count_H[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.855      ;
; 20.101 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.821      ;
; 20.131 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.791      ;
; 20.137 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.785      ;
; 20.153 ; sync_module:U2|Count_V[8]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.769      ;
; 20.153 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.769      ;
; 20.162 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.760      ;
; 20.165 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.757      ;
; 20.167 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.755      ;
; 20.183 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.739      ;
; 20.192 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.730      ;
; 20.195 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.727      ;
; 20.240 ; sync_module:U2|Count_H[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.681      ;
; 20.247 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.675      ;
; 20.269 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.652      ;
; 20.277 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.645      ;
; 20.283 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.639      ;
; 20.283 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.639      ;
; 20.284 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.638      ;
; 20.299 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.623      ;
; 20.308 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.614      ;
; 20.311 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.611      ;
; 20.313 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.609      ;
; 20.313 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.609      ;
; 20.314 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.608      ;
; 20.329 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.593      ;
; 20.338 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.584      ;
; 20.341 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.581      ;
; 20.373 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.548      ;
; 20.375 ; sync_module:U2|Count_H[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.545      ;
; 20.386 ; sync_module:U2|Count_H[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.535      ;
; 20.393 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.529      ;
; 20.394 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.527      ;
; 20.403 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.518      ;
; 20.423 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.499      ;
; 20.429 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.493      ;
; 20.429 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.493      ;
; 20.430 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.492      ;
; 20.445 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.477      ;
; 20.454 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.468      ;
; 20.457 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.465      ;
; 20.459 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.463      ;
; 20.459 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.463      ;
; 20.460 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.462      ;
; 20.475 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.447      ;
; 20.484 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.438      ;
; 20.487 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.435      ;
; 20.496 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.425      ;
; 20.503 ; sync_module:U2|Count_H[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.419      ;
; 20.512 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.410      ;
; 20.519 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.402      ;
; 20.523 ; sync_module:U2|Count_H[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.398      ;
; 20.524 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.397      ;
; 20.539 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.383      ;
; 20.542 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.380      ;
; 20.544 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.545 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.377      ;
; 20.549 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.372      ;
; 20.569 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.353      ;
; 20.574 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.347      ;
; 20.575 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.347      ;
; 20.575 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.347      ;
; 20.576 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.346      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.587 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.335      ;
; 20.591 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.331      ;
; 20.600 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.322      ;
; 20.603 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.319      ;
; 20.605 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.317      ;
; 20.605 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.317      ;
; 20.606 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.316      ;
; 20.621 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.301      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.763 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.765 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.771 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.062      ;
; 0.772 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.776 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.068      ;
; 0.782 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.793 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.084      ;
; 1.062 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.354      ;
; 1.118 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.137 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.143 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.144 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.146 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.437      ;
; 1.249 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.540      ;
; 1.251 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.257 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.548      ;
; 1.258 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.551      ;
; 1.267 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.559      ;
; 1.268 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.559      ;
; 1.269 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.560      ;
; 1.275 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.277 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.568      ;
; 1.277 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.568      ;
; 1.278 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.569      ;
; 1.284 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.575      ;
; 1.284 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.575      ;
; 1.286 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.577      ;
; 1.288 ; sync_module:U2|Count_H[7]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.580      ;
; 1.325 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.617      ;
; 1.327 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.619      ;
; 1.327 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.619      ;
; 1.355 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.646      ;
; 1.390 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.681      ;
; 1.391 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.682      ;
; 1.398 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.398 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.398 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.689      ;
; 1.399 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.690      ;
; 1.400 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.691      ;
; 1.406 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.697      ;
; 1.407 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.698      ;
; 1.407 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.699      ;
; 1.409 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.700      ;
; 1.415 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.706      ;
; 1.415 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.706      ;
; 1.415 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.706      ;
; 1.417 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.708      ;
; 1.417 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.708      ;
; 1.424 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.715      ;
; 1.424 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.715      ;
; 1.426 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.717      ;
; 1.448 ; sync_module:U2|Count_H[5]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.740      ;
; 1.479 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.770      ;
; 1.495 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.786      ;
; 1.529 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.820      ;
; 1.530 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.821      ;
; 1.535 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.827      ;
; 1.536 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.828      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.932  ; 9.932        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.390 ; 12.578       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.392 ; 12.580       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.466 ; 12.466       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.467 ; 12.467       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.532 ; 12.532       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 7.585  ; 7.221  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 7.600  ; 7.235  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 9.543  ; 9.207  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 9.848  ; 9.214  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 11.234 ; 10.595 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.586 ; 6.189 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.600 ; 6.202 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 6.611 ; 6.232 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 8.849 ; 8.182 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.137 ; 6.654 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 204.04 MHz ; 204.04 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 20.099 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.706 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.854  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.199 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 20.099 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.831      ;
; 20.186 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.744      ;
; 20.262 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.671      ;
; 20.328 ; sync_module:U2|Count_H[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.605      ;
; 20.373 ; sync_module:U2|Count_H[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.560      ;
; 20.378 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.556      ;
; 20.407 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.527      ;
; 20.417 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.517      ;
; 20.442 ; sync_module:U2|Count_H[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.491      ;
; 20.446 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.488      ;
; 20.480 ; sync_module:U2|Count_V[8]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.449      ;
; 20.504 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.430      ;
; 20.533 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.401      ;
; 20.543 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.391      ;
; 20.548 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.386      ;
; 20.561 ; sync_module:U2|Count_H[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.372      ;
; 20.572 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.362      ;
; 20.574 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.360      ;
; 20.578 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.356      ;
; 20.587 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.347      ;
; 20.613 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.321      ;
; 20.617 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.317      ;
; 20.630 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.304      ;
; 20.659 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.275      ;
; 20.669 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.265      ;
; 20.669 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.265      ;
; 20.670 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.264      ;
; 20.674 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.260      ;
; 20.690 ; sync_module:U2|Count_H[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.243      ;
; 20.698 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.236      ;
; 20.700 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.234      ;
; 20.704 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.230      ;
; 20.705 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.225      ;
; 20.708 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.226      ;
; 20.709 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.225      ;
; 20.711 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.219      ;
; 20.713 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.221      ;
; 20.721 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.213      ;
; 20.727 ; sync_module:U2|Count_H[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.206      ;
; 20.739 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.195      ;
; 20.743 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.191      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.748 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.183      ;
; 20.756 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.178      ;
; 20.760 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.174      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.784 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.147      ;
; 20.785 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.149      ;
; 20.792 ; sync_module:U2|Count_H[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.140      ;
; 20.795 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.139      ;
; 20.795 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.139      ;
; 20.796 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.138      ;
; 20.800 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.134      ;
; 20.813 ; sync_module:U2|Count_H[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.120      ;
; 20.824 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.110      ;
; 20.826 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.108      ;
; 20.829 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.101      ;
; 20.830 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.104      ;
; 20.834 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.100      ;
; 20.835 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.099      ;
; 20.839 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.095      ;
; 20.847 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.087      ;
; 20.857 ; sync_module:U2|Count_V[9]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.072      ;
; 20.865 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.069      ;
; 20.869 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.065      ;
; 20.880 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.054      ;
; 20.882 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.052      ;
; 20.886 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.048      ;
; 20.897 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.037      ;
; 20.907 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.023      ;
; 20.911 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.023      ;
; 20.919 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.015      ;
; 20.921 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.013      ;
; 20.921 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.013      ;
; 20.922 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.012      ;
; 20.926 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.008      ;
; 20.936 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.998      ;
; 20.950 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.984      ;
; 20.951 ; sync_module:U2|Count_V[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 3.979      ;
; 20.952 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.982      ;
; 20.956 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.978      ;
; 20.960 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 3.974      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.706 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.972      ;
; 0.709 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.718 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.725 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.739 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.005      ;
; 0.974 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.239      ;
; 1.028 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.038 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.038 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.040 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
; 1.042 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.308      ;
; 1.043 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.044 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.047 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.050 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.316      ;
; 1.053 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.319      ;
; 1.055 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.321      ;
; 1.122 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.388      ;
; 1.130 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.130 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.132 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.398      ;
; 1.136 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.402      ;
; 1.140 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.406      ;
; 1.150 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.152 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.154 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.420      ;
; 1.156 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.157 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.157 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.160 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.426      ;
; 1.160 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.426      ;
; 1.162 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.428      ;
; 1.164 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.430      ;
; 1.165 ; sync_module:U2|Count_H[7]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.431      ;
; 1.165 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.431      ;
; 1.169 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
; 1.170 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.172 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.438      ;
; 1.175 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.441      ;
; 1.177 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.443      ;
; 1.215 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.480      ;
; 1.247 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.512      ;
; 1.248 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.513      ;
; 1.249 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.514      ;
; 1.251 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.517      ;
; 1.252 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.518      ;
; 1.258 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.524      ;
; 1.262 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.528      ;
; 1.272 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.538      ;
; 1.272 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.538      ;
; 1.275 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.541      ;
; 1.278 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.544      ;
; 1.279 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.545      ;
; 1.282 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.548      ;
; 1.282 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.548      ;
; 1.284 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.550      ;
; 1.286 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.552      ;
; 1.287 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.553      ;
; 1.294 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.560      ;
; 1.297 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.563      ;
; 1.299 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.565      ;
; 1.311 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.576      ;
; 1.322 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.587      ;
; 1.326 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.591      ;
; 1.337 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.602      ;
; 1.355 ; sync_module:U2|Count_H[5]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.620      ;
; 1.366 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.632      ;
; 1.373 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.639      ;
; 1.380 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.646      ;
; 1.384 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.650      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.936  ; 9.936        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.199 ; 12.415       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.396 ; 12.580       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.397 ; 12.581       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.397 ; 12.581       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.397 ; 12.581       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.397 ; 12.581       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.468 ; 12.468       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.469 ; 12.469       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.470 ; 12.470       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.529 ; 12.529       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.530 ; 12.530       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.531 ; 12.531       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+--------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 7.222  ; 6.572 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 7.236  ; 6.583 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 9.006  ; 8.450 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 9.156  ; 8.194 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 10.687 ; 9.707 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.298 ; 5.648 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.312 ; 5.658 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 6.314 ; 5.682 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 8.232 ; 7.270 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 6.856 ; 6.066 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.700 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.305 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.418  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.285 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.700 ; sync_module:U2|Count_V[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.251      ;
; 22.747 ; sync_module:U2|Count_V[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.204      ;
; 22.774 ; sync_module:U2|Count_H[3]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.179      ;
; 22.813 ; sync_module:U2|Count_H[1]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.140      ;
; 22.843 ; sync_module:U2|Count_H[0]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.110      ;
; 22.852 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.102      ;
; 22.864 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.090      ;
; 22.873 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.081      ;
; 22.890 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.064      ;
; 22.911 ; sync_module:U2|Count_H[2]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.042      ;
; 22.916 ; sync_module:U2|Count_V[8]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.034      ;
; 22.920 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.034      ;
; 22.926 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.028      ;
; 22.927 ; sync_module:U2|Count_V[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.024      ;
; 22.932 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.022      ;
; 22.941 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.013      ;
; 22.952 ; sync_module:U2|Count_H[5]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.001      ;
; 22.954 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.000      ;
; 22.956 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.998      ;
; 22.957 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.997      ;
; 22.958 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.996      ;
; 22.960 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.994      ;
; 22.961 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.993      ;
; 22.971 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.983      ;
; 22.982 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.972      ;
; 22.988 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.966      ;
; 22.989 ; sync_module:U2|Count_H[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.964      ;
; 22.992 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.962      ;
; 22.994 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.960      ;
; 23.000 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.954      ;
; 23.005 ; sync_module:U2|Count_V[4]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.946      ;
; 23.009 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.945      ;
; 23.018 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.936      ;
; 23.021 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.933      ;
; 23.022 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.932      ;
; 23.022 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.932      ;
; 23.024 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.930      ;
; 23.025 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.929      ;
; 23.026 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.928      ;
; 23.028 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.926      ;
; 23.029 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.925      ;
; 23.032 ; sync_module:U2|Count_V[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.919      ;
; 23.039 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.915      ;
; 23.050 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.904      ;
; 23.056 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.898      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.059 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.893      ;
; 23.060 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.894      ;
; 23.062 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.892      ;
; 23.063 ; sync_module:U2|Count_H[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.890      ;
; 23.067 ; sync_module:U2|Count_V[6]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.884      ;
; 23.068 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.886      ;
; 23.077 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.877      ;
; 23.080 ; sync_module:U2|Count_V[9]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.870      ;
; 23.086 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.868      ;
; 23.089 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.865      ;
; 23.090 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.864      ;
; 23.090 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.864      ;
; 23.092 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.862      ;
; 23.093 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.861      ;
; 23.094 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.860      ;
; 23.096 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.858      ;
; 23.097 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.857      ;
; 23.107 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.847      ;
; 23.108 ; sync_module:U2|Count_H[1]  ; sync_module:U2|isReady            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.844      ;
; 23.111 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.843      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[3]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[0]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.111 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.841      ;
; 23.112 ; sync_module:U2|Count_V[9]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.839      ;
; 23.115 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.839      ;
; 23.118 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.836      ;
; 23.124 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.830      ;
; 23.124 ; sync_module:U2|Count_H[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.829      ;
; 23.128 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.826      ;
; 23.128 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.826      ;
; 23.130 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.824      ;
; 23.136 ; sync_module:U2|Count_H[7]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.817      ;
; 23.136 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.818      ;
; 23.143 ; sync_module:U2|Count_V[8]  ; vga_control_module:U3|isRectangle ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.808      ;
; 23.145 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[1]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.809      ;
; 23.147 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.807      ;
; 23.154 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.800      ;
+--------+----------------------------+-----------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.305 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.314 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.315 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.448 ; sync_module:U2|Count_H[10] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.454 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.456 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.459 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.464 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.473 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.498 ; sync_module:U2|Count_H[7]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.517 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.519 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.522 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.527 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.528 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.532 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.535 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.536 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.540 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.556 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.675      ;
; 0.559 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.678      ;
; 0.562 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.681      ;
; 0.568 ; sync_module:U2|Count_H[5]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.687      ;
; 0.585 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.705      ;
; 0.588 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.590 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.592 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.593 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.712      ;
; 0.596 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.598 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.717      ;
; 0.599 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.601 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.603 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.722      ;
; 0.604 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.606 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.618 ; sync_module:U2|Count_H[6]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.737      ;
; 0.619 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.738      ;
; 0.622 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.741      ;
; 0.625 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.744      ;
; 0.628 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.747      ;
; 0.644 ; sync_module:U2|Count_H[3]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.763      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.539 ; 10.539       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.580 ; 10.580       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.580 ; 10.580       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.312 ; 12.496       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                            ;
; 12.312 ; 12.496       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                           ;
; 12.312 ; 12.496       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                            ;
; 12.312 ; 12.496       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                               ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                           ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                            ;
; 12.313 ; 12.497       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U3|isRectangle                                    ;
; 12.492 ; 12.492       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.492 ; 12.492       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.492 ; 12.492       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.492 ; 12.492       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.493 ; 12.493       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
; 12.498 ; 12.498       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.498 ; 12.498       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.502 ; 12.502       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 12.502 ; 12.502       ; 0.000          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[0]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[10]|clk                                                   ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[1]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[2]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[3]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[4]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[5]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[6]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[7]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[8]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_H[9]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[0]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[10]|clk                                                   ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[1]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[2]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[3]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[4]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[5]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[6]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[7]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[8]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|Count_V[9]|clk                                                    ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U2|isReady|clk                                                       ;
; 12.507 ; 12.507       ; 0.000          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; U3|isRectangle|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 3.301 ; 3.429 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 3.303 ; 3.434 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 4.148 ; 4.231 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 4.842 ; 4.784 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 4.851 ; 4.946 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.847 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.849 ; 2.951 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.880 ; 2.977 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 4.388 ; 4.302 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.079 ; 3.188 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 19.749 ; 0.305 ; N/A      ; N/A     ; 9.418               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.418               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 19.749 ; 0.305 ; N/A      ; N/A     ; 12.197              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 7.585  ; 7.221  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 7.600  ; 7.235  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 9.543  ; 9.207  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 9.848  ; 9.214  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 11.234 ; 10.595 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.847 ; 2.947 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.849 ; 2.951 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.880 ; 2.977 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 4.388 ; 4.302 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.079 ; 3.188 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0316 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0316 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.093 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.093 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 561      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 561      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Oct 07 14:41:58 2012
Info: Command: quartus_sta vga_module -c vga_module
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'vga_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 19.749
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    19.749         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.763
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.763         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.856
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.856         0.000 CLK 
    Info:    12.197         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 20.099
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    20.099         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.706
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.706         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.854
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.854         0.000 CLK 
    Info:    12.199         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 22.700
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    22.700         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.305
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.305         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.418
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.418         0.000 CLK 
    Info:    12.285         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 372 megabytes
    Info: Processing ended: Sun Oct 07 14:42:00 2012
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


