==============================================================
Guild: wafer.space Community
Channel: Information / general
Topic: Welcome to [wafer.space](https://wafer.space/) - 
documentation at [wafer.space github](https://github.com/wafer-space) - 
buy at [buy.wafer.space](https://buy.wafer.space) - 
archives at [discord.wafer.space](https://discord.wafer.space/)
After: 12/08/2025 10:29
==============================================================

[12/08/2025 10:29] 246tnt
Ok, the fail to route, I could see that on dense designs.
But moving pins shouldn't cause DRC errors ...


[12/08/2025 10:30] 246tnt
But then again, the chip top you had posted last was actually clean from an Antenna PoV when using the fixed antenna check.


[12/08/2025 10:30] tholin
All I changed was move the pins, and suddenly Iâ€™m getting Metal3 clearance violations.


[12/08/2025 10:35] 246tnt
So you jus set `FP_IO_VLAYER` to 'Metal4' ?


[12/08/2025 11:11] bailey8889
@Tholin density errors? I wonder if the obstruction layer in the lef file is causing that. Would adding fill manually in the macro solve the problem?


[12/08/2025 11:12] tholin
No, clearance


[12/08/2025 11:12] tholin
And FP_IO_HLAYER to Metal3


==============================================================
Exported 7 message(s)
==============================================================
