INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soshi/workspace/vivado_tutorial/pattern/pattern.sim/sim_1/impl/timing/xsim/pattern_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputSERDES
INFO: [VRFC 10-311] analyzing module OutputSERDES_0
INFO: [VRFC 10-311] analyzing module OutputSERDES_2
INFO: [VRFC 10-311] analyzing module OutputSERDES_4
INFO: [VRFC 10-311] analyzing module ResetBridge
INFO: [VRFC 10-311] analyzing module SyncAsync
INFO: [VRFC 10-311] analyzing module TMDS_Encoder
INFO: [VRFC 10-311] analyzing module TMDS_Encoder_1
INFO: [VRFC 10-311] analyzing module TMDS_Encoder_3
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module pattern_hdmi
INFO: [VRFC 10-311] analyzing module pckgen
INFO: [VRFC 10-311] analyzing module pckgen_clk_wiz
INFO: [VRFC 10-311] analyzing module rgb2dvi
INFO: [VRFC 10-311] analyzing module rgb2dvi_0
INFO: [VRFC 10-311] analyzing module syncgen
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pattern' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/pattern.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncgen
WARNING: [VRFC 10-3609] overwriting previous definition of module 'syncgen' [/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sources_1/new/syncgen.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soshi/workspace/vivado_tutorial/pattern/pattern.srcs/sim_1/new/pattern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_tb
