// Seed: 274239601
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_3[1'b0 : 1]),
      .id_1(id_2),
      .id_2(1'b0),
      .id_3(id_4),
      .id_4(1 == id_1),
      .id_5(1),
      .id_6(id_3),
      .id_7(id_4),
      .id_8(id_2)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
