VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob066_edgecapture_test.sv:86: $finish called at 1330 (1ps)
Hint: Output 'out' has 91 mismatches. First mismatch occurred at time 140.
Hint: Total mismatched samples is 91 out of 266 samples

Simulation finished at 1330 ps
Mismatches: 91 in 266 samples
