// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "05/02/2019 10:38:32"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips_processor (
	reset,
	slow_clock,
	fast_clock,
	PC_out,
	Instruction_out,
	Read_reg1_out,
	Read_reg2_out,
	Write_reg_out,
	Read_data1_out,
	Read_data2_out,
	Write_data_out,
	main_alu_out);
input 	reset;
input 	slow_clock;
input 	fast_clock;
output 	[31:0] PC_out;
output 	[31:0] Instruction_out;
output 	[4:0] Read_reg1_out;
output 	[4:0] Read_reg2_out;
output 	[4:0] Write_reg_out;
output 	[31:0] Read_data1_out;
output 	[31:0] Read_data2_out;
output 	[31:0] Write_data_out;
output 	[31:0] main_alu_out;

// Design Ports Information
// fast_clock	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[0]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[7]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[10]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[11]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[12]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[13]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[14]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[15]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[16]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[17]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[18]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[19]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[20]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[21]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[22]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[23]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[24]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[25]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[26]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[27]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[28]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[29]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[30]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction_out[31]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg1_out[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_reg2_out[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[0]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[1]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_reg_out[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[3]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[5]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[8]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[9]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[10]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[12]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[13]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[14]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[15]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[16]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[17]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[18]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[19]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[20]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[21]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[22]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[23]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[24]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[25]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[26]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[27]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[28]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[30]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data1_out[31]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[10]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[11]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[12]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[13]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[16]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[17]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[18]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[19]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[20]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[21]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[22]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[23]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[24]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[25]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[26]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[27]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[28]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[29]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[30]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_data2_out[31]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[1]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[3]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[6]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[7]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[8]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[11]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[12]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[13]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[15]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[16]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[17]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[18]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[19]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[20]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[21]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[22]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[23]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[24]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[25]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[26]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[27]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[28]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[29]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[30]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_data_out[31]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[4]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[8]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[9]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[11]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[12]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[14]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[15]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[16]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[17]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[19]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[20]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[21]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[22]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[23]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[24]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[25]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[26]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[28]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[29]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[30]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// main_alu_out[31]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slow_clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \fast_clock~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \slow_clock~input_o ;
wire \slow_clock~inputCLKENA0_outclk ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \sinstruction_IFID[5]~feeder_combout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \spc_IDEX[7]~feeder_combout ;
wire \mux_jr|output[7]~7_combout ;
wire \spc_EXMEM[7]~feeder_combout ;
wire \control|Mux5~0_combout ;
wire \sjal_IDEX~q ;
wire \sjal_EXMEM~q ;
wire \sjal_MEMWB~q ;
wire \salucontrol_IDEX~7_combout ;
wire \control|Mux0~0_combout ;
wire \control|Jr~0_combout ;
wire \salucontrol_IDEX[2]~4_combout ;
wire \salucontrol_IDEX~5_combout ;
wire \control|ALUControl[0]~0_combout ;
wire \control|ALUControl[0]~1_combout ;
wire \control|ALUControl[0]~2_combout ;
wire \control|ALUControl[3]~3_combout ;
wire \control|ALUControl[3]~4_combout ;
wire \salucontrol_IDEX~2_combout ;
wire \salucontrol_IDEX~1_combout ;
wire \salucontrol_IDEX~3_combout ;
wire \alu_main|Mux16~0_combout ;
wire \control|Mux10~0_combout ;
wire \sbne_IDEX~q ;
wire \sbne_EXMEM~q ;
wire \alu_main|Mux0~0_combout ;
wire \reset_stages~0_combout ;
wire \salucontrol_IDEX~6_combout ;
wire \alu_main|Mux32~0_combout ;
wire \alu_main|Mux1~0_combout ;
wire \mux_jal|output[7]~7_combout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \mux_writeregister|output[4]~4_combout ;
wire \control|Mux1~0_combout ;
wire \sregwrite_IDEX~q ;
wire \sregwrite_EXMEM~q ;
wire \sregwrite_MEMWB~q ;
wire \mux_writeregister|output[0]~0_combout ;
wire \mux_writeregister|output[1]~1_combout ;
wire \mux_writeregister|output[2]~2_combout ;
wire \mux_writeregister|output[3]~3_combout ;
wire \reg_file|Decoder0~10_combout ;
wire \reg_file|registers[26][7]~q ;
wire \reg_file|registers[22][7]~feeder_combout ;
wire \reg_file|Decoder0~9_combout ;
wire \reg_file|registers[22][7]~q ;
wire \reg_file|Decoder0~11_combout ;
wire \reg_file|registers[30][7]~q ;
wire \reg_file|registers[18][7]~feeder_combout ;
wire \reg_file|Decoder0~8_combout ;
wire \reg_file|registers[18][7]~q ;
wire \reg_file|Mux24~2_combout ;
wire \reg_file|Decoder0~13_combout ;
wire \reg_file|registers[23][7]~q ;
wire \reg_file|registers[31][7]~feeder_combout ;
wire \reg_file|Decoder0~15_combout ;
wire \reg_file|registers[31][7]~q ;
wire \reg_file|Decoder0~12_combout ;
wire \reg_file|registers[19][7]~q ;
wire \reg_file|Decoder0~14_combout ;
wire \reg_file|registers[27][7]~q ;
wire \reg_file|Mux24~3_combout ;
wire \sinstruction_IFID[21]~feeder_combout ;
wire \reg_file|registers[16][7]~feeder_combout ;
wire \reg_file|Decoder0~0_combout ;
wire \reg_file|registers[16][7]~q ;
wire \reg_file|Decoder0~1_combout ;
wire \reg_file|registers[20][7]~q ;
wire \reg_file|Decoder0~3_combout ;
wire \reg_file|registers[28][7]~q ;
wire \reg_file|registers[24][7]~feeder_combout ;
wire \reg_file|Decoder0~2_combout ;
wire \reg_file|registers[24][7]~q ;
wire \reg_file|Mux24~0_combout ;
wire \reg_file|Decoder0~6_combout ;
wire \reg_file|registers[25][7]~q ;
wire \reg_file|Decoder0~5_combout ;
wire \reg_file|registers[21][7]~q ;
wire \reg_file|Decoder0~7_combout ;
wire \reg_file|registers[29][7]~q ;
wire \reg_file|Decoder0~4_combout ;
wire \reg_file|registers[17][7]~q ;
wire \reg_file|Mux24~1_combout ;
wire \reg_file|Mux24~4_combout ;
wire \reg_file|registers[9][7]~feeder_combout ;
wire \reg_file|Decoder0~17_combout ;
wire \reg_file|registers[9][7]~q ;
wire \reg_file|Decoder0~19_combout ;
wire \reg_file|registers[11][7]~q ;
wire \reg_file|Decoder0~18_combout ;
wire \reg_file|registers[10][7]~q ;
wire \reg_file|registers[8][7]~feeder_combout ;
wire \reg_file|Decoder0~16_combout ;
wire \reg_file|registers[8][7]~q ;
wire \reg_file|Mux24~5_combout ;
wire \reg_file|registers[13][7]~feeder_combout ;
wire \reg_file|Decoder0~25_combout ;
wire \reg_file|registers[13][7]~q ;
wire \reg_file|Decoder0~26_combout ;
wire \reg_file|registers[14][7]~q ;
wire \reg_file|Decoder0~27_combout ;
wire \reg_file|registers[15][7]~q ;
wire \reg_file|Decoder0~24_combout ;
wire \reg_file|registers[12][7]~q ;
wire \reg_file|Mux24~7_combout ;
wire \reg_file|Decoder0~29_combout ;
wire \reg_file|registers[5][7]~q ;
wire \reg_file|Decoder0~31_combout ;
wire \reg_file|registers[7][7]~q ;
wire \reg_file|Decoder0~30_combout ;
wire \reg_file|registers[6][7]~q ;
wire \reg_file|Decoder0~28_combout ;
wire \reg_file|registers[4][7]~q ;
wire \reg_file|Mux24~8_combout ;
wire \reg_file|Decoder0~22_combout ;
wire \reg_file|registers[2][7]~q ;
wire \reg_file|Decoder0~23_combout ;
wire \reg_file|registers[3][7]~q ;
wire \reg_file|Decoder0~21_combout ;
wire \reg_file|registers[1][7]~q ;
wire \reg_file|Decoder0~20_combout ;
wire \reg_file|registers[0][7]~q ;
wire \reg_file|Mux24~6_combout ;
wire \reg_file|Mux24~9_combout ;
wire \reg_file|Mux24~10_combout ;
wire \control|Jr~1_combout ;
wire \sjr_IDEX~q ;
wire \sinstruction_IFID[4]~feeder_combout ;
wire \Add1~17_sumout ;
wire \spc_IDEX[6]~feeder_combout ;
wire \mux_jr|output[6]~6_combout ;
wire \mux_jal|output[6]~6_combout ;
wire \reg_file|registers[25][6]~q ;
wire \reg_file|registers[29][6]~feeder_combout ;
wire \reg_file|registers[29][6]~q ;
wire \reg_file|registers[21][6]~q ;
wire \reg_file|registers[17][6]~q ;
wire \reg_file|Mux25~1_combout ;
wire \reg_file|registers[22][6]~q ;
wire \reg_file|registers[30][6]~q ;
wire \reg_file|registers[26][6]~q ;
wire \reg_file|registers[18][6]~q ;
wire \reg_file|Mux25~2_combout ;
wire \reg_file|registers[27][6]~q ;
wire \reg_file|registers[23][6]~q ;
wire \reg_file|registers[31][6]~q ;
wire \reg_file|registers[19][6]~q ;
wire \reg_file|Mux25~3_combout ;
wire \reg_file|registers[20][6]~q ;
wire \reg_file|registers[28][6]~q ;
wire \reg_file|registers[24][6]~q ;
wire \reg_file|registers[16][6]~q ;
wire \reg_file|Mux25~0_combout ;
wire \reg_file|Mux25~4_combout ;
wire \reg_file|registers[12][6]~q ;
wire \reg_file|registers[14][6]~q ;
wire \reg_file|registers[15][6]~q ;
wire \reg_file|registers[13][6]~q ;
wire \reg_file|Mux25~7_combout ;
wire \reg_file|registers[3][6]~q ;
wire \reg_file|registers[2][6]~q ;
wire \reg_file|registers[1][6]~q ;
wire \reg_file|registers[0][6]~q ;
wire \reg_file|Mux25~6_combout ;
wire \reg_file|registers[10][6]~q ;
wire \reg_file|registers[11][6]~feeder_combout ;
wire \reg_file|registers[11][6]~q ;
wire \reg_file|registers[8][6]~feeder_combout ;
wire \reg_file|registers[8][6]~q ;
wire \reg_file|registers[9][6]~feeder_combout ;
wire \reg_file|registers[9][6]~q ;
wire \reg_file|Mux25~5_combout ;
wire \reg_file|registers[5][6]~q ;
wire \reg_file|registers[7][6]~q ;
wire \reg_file|registers[6][6]~q ;
wire \reg_file|registers[4][6]~q ;
wire \reg_file|Mux25~8_combout ;
wire \reg_file|Mux25~9_combout ;
wire \reg_file|Mux25~10_combout ;
wire \Add1~13_sumout ;
wire \mux_jr|output[5]~5_combout ;
wire \mux_jal|output[5]~5_combout ;
wire \reg_file|registers[11][5]~q ;
wire \reg_file|registers[8][5]~q ;
wire \reg_file|registers[10][5]~q ;
wire \reg_file|registers[9][5]~q ;
wire \reg_file|Mux26~5_combout ;
wire \reg_file|registers[7][5]~q ;
wire \reg_file|registers[5][5]~q ;
wire \reg_file|registers[6][5]~feeder_combout ;
wire \reg_file|registers[6][5]~q ;
wire \reg_file|registers[4][5]~feeder_combout ;
wire \reg_file|registers[4][5]~q ;
wire \reg_file|Mux26~8_combout ;
wire \reg_file|registers[3][5]~q ;
wire \reg_file|registers[2][5]~q ;
wire \reg_file|registers[0][5]~feeder_combout ;
wire \reg_file|registers[0][5]~q ;
wire \reg_file|registers[1][5]~feeder_combout ;
wire \reg_file|registers[1][5]~q ;
wire \reg_file|Mux26~6_combout ;
wire \reg_file|registers[15][5]~feeder_combout ;
wire \reg_file|registers[15][5]~q ;
wire \reg_file|registers[14][5]~q ;
wire \reg_file|registers[13][5]~feeder_combout ;
wire \reg_file|registers[13][5]~q ;
wire \reg_file|registers[12][5]~q ;
wire \reg_file|Mux26~7_combout ;
wire \reg_file|Mux26~9_combout ;
wire \reg_file|registers[25][5]~q ;
wire \reg_file|registers[21][5]~q ;
wire \reg_file|registers[29][5]~q ;
wire \reg_file|registers[17][5]~feeder_combout ;
wire \reg_file|registers[17][5]~q ;
wire \reg_file|Mux26~1_combout ;
wire \reg_file|registers[30][5]~q ;
wire \reg_file|registers[26][5]~q ;
wire \reg_file|registers[18][5]~q ;
wire \reg_file|registers[22][5]~q ;
wire \reg_file|Mux26~2_combout ;
wire \reg_file|registers[23][5]~q ;
wire \reg_file|registers[27][5]~q ;
wire \reg_file|registers[31][5]~q ;
wire \reg_file|registers[19][5]~q ;
wire \reg_file|Mux26~3_combout ;
wire \reg_file|registers[28][5]~q ;
wire \reg_file|registers[20][5]~q ;
wire \reg_file|registers[16][5]~feeder_combout ;
wire \reg_file|registers[16][5]~q ;
wire \reg_file|registers[24][5]~feeder_combout ;
wire \reg_file|registers[24][5]~q ;
wire \reg_file|Mux26~0_combout ;
wire \reg_file|Mux26~4_combout ;
wire \reg_file|Mux26~10_combout ;
wire \Add1~9_sumout ;
wire \mux_jr|output[4]~4_combout ;
wire \mux_jal|output[4]~4_combout ;
wire \reg_file|registers[17][4]~feeder_combout ;
wire \reg_file|registers[17][4]~q ;
wire \reg_file|registers[29][4]~q ;
wire \reg_file|registers[21][4]~q ;
wire \reg_file|registers[25][4]~feeder_combout ;
wire \reg_file|registers[25][4]~q ;
wire \reg_file|Mux27~1_combout ;
wire \reg_file|registers[22][4]~feeder_combout ;
wire \reg_file|registers[22][4]~q ;
wire \reg_file|registers[26][4]~q ;
wire \reg_file|registers[30][4]~q ;
wire \reg_file|registers[18][4]~feeder_combout ;
wire \reg_file|registers[18][4]~q ;
wire \reg_file|Mux27~2_combout ;
wire \reg_file|registers[31][4]~q ;
wire \reg_file|registers[27][4]~q ;
wire \reg_file|registers[23][4]~q ;
wire \reg_file|registers[19][4]~q ;
wire \reg_file|Mux27~3_combout ;
wire \reg_file|registers[24][4]~feeder_combout ;
wire \reg_file|registers[24][4]~q ;
wire \reg_file|registers[20][4]~feeder_combout ;
wire \reg_file|registers[20][4]~q ;
wire \reg_file|registers[16][4]~q ;
wire \reg_file|registers[28][4]~feeder_combout ;
wire \reg_file|registers[28][4]~q ;
wire \reg_file|Mux27~0_combout ;
wire \reg_file|Mux27~4_combout ;
wire \reg_file|registers[2][4]~q ;
wire \reg_file|registers[3][4]~q ;
wire \reg_file|registers[1][4]~q ;
wire \reg_file|registers[0][4]~q ;
wire \reg_file|Mux27~6_combout ;
wire \reg_file|registers[10][4]~q ;
wire \reg_file|registers[9][4]~q ;
wire \reg_file|registers[11][4]~q ;
wire \reg_file|registers[8][4]~q ;
wire \reg_file|Mux27~5_combout ;
wire \reg_file|registers[5][4]~q ;
wire \reg_file|registers[7][4]~q ;
wire \reg_file|registers[6][4]~q ;
wire \reg_file|registers[4][4]~feeder_combout ;
wire \reg_file|registers[4][4]~q ;
wire \reg_file|Mux27~8_combout ;
wire \reg_file|registers[12][4]~q ;
wire \reg_file|registers[13][4]~feeder_combout ;
wire \reg_file|registers[13][4]~q ;
wire \reg_file|registers[15][4]~q ;
wire \reg_file|registers[14][4]~q ;
wire \reg_file|Mux27~7_combout ;
wire \reg_file|Mux27~9_combout ;
wire \reg_file|Mux27~10_combout ;
wire \sinstruction_IFID[1]~feeder_combout ;
wire \Add1~5_sumout ;
wire \mux_jr|output[3]~3_combout ;
wire \mux_jal|output[3]~3_combout ;
wire \reg_file|registers[20][3]~q ;
wire \reg_file|registers[28][3]~q ;
wire \reg_file|registers[16][3]~feeder_combout ;
wire \reg_file|registers[16][3]~q ;
wire \reg_file|registers[24][3]~feeder_combout ;
wire \reg_file|registers[24][3]~q ;
wire \reg_file|Mux28~0_combout ;
wire \reg_file|registers[25][3]~q ;
wire \reg_file|registers[29][3]~q ;
wire \reg_file|registers[21][3]~q ;
wire \reg_file|registers[17][3]~feeder_combout ;
wire \reg_file|registers[17][3]~q ;
wire \reg_file|Mux28~1_combout ;
wire \reg_file|registers[22][3]~q ;
wire \reg_file|registers[18][3]~feeder_combout ;
wire \reg_file|registers[18][3]~q ;
wire \reg_file|registers[30][3]~q ;
wire \reg_file|registers[26][3]~q ;
wire \reg_file|Mux28~2_combout ;
wire \reg_file|registers[27][3]~q ;
wire \reg_file|registers[23][3]~feeder_combout ;
wire \reg_file|registers[23][3]~q ;
wire \reg_file|registers[31][3]~q ;
wire \reg_file|registers[19][3]~feeder_combout ;
wire \reg_file|registers[19][3]~q ;
wire \reg_file|Mux28~3_combout ;
wire \reg_file|Mux28~4_combout ;
wire \reg_file|registers[9][3]~q ;
wire \reg_file|registers[11][3]~q ;
wire \reg_file|registers[10][3]~q ;
wire \reg_file|registers[8][3]~q ;
wire \reg_file|Mux28~5_combout ;
wire \reg_file|registers[7][3]~feeder_combout ;
wire \reg_file|registers[7][3]~q ;
wire \reg_file|registers[5][3]~q ;
wire \reg_file|registers[6][3]~q ;
wire \reg_file|registers[4][3]~q ;
wire \reg_file|Mux28~8_combout ;
wire \reg_file|registers[13][3]~q ;
wire \reg_file|registers[15][3]~q ;
wire \reg_file|registers[14][3]~q ;
wire \reg_file|registers[12][3]~q ;
wire \reg_file|Mux28~7_combout ;
wire \reg_file|registers[1][3]~feeder_combout ;
wire \reg_file|registers[1][3]~q ;
wire \reg_file|registers[2][3]~q ;
wire \reg_file|registers[3][3]~q ;
wire \reg_file|registers[0][3]~feeder_combout ;
wire \reg_file|registers[0][3]~q ;
wire \reg_file|Mux28~6_combout ;
wire \reg_file|Mux28~9_combout ;
wire \reg_file|Mux28~10_combout ;
wire \control|Mux6~0_combout ;
wire \sbeq_IDEX~q ;
wire \sbeq_EXMEM~q ;
wire \alu_main|Equal0~0_combout ;
wire \reset_stages~combout ;
wire \Add1~1_sumout ;
wire \mux_jr|output[2]~2_combout ;
wire \mux_jal|output[2]~2_combout ;
wire \reg_file|registers[18][2]~q ;
wire \reg_file|registers[22][2]~q ;
wire \reg_file|registers[26][2]~q ;
wire \reg_file|registers[30][2]~q ;
wire \reg_file|Mux29~2_combout ;
wire \reg_file|registers[28][2]~q ;
wire \reg_file|registers[20][2]~q ;
wire \reg_file|registers[16][2]~feeder_combout ;
wire \reg_file|registers[16][2]~q ;
wire \reg_file|registers[24][2]~feeder_combout ;
wire \reg_file|registers[24][2]~q ;
wire \reg_file|Mux29~0_combout ;
wire \reg_file|registers[25][2]~q ;
wire \reg_file|registers[17][2]~q ;
wire \reg_file|registers[29][2]~q ;
wire \reg_file|registers[21][2]~q ;
wire \reg_file|Mux29~1_combout ;
wire \reg_file|registers[19][2]~feeder_combout ;
wire \reg_file|registers[19][2]~q ;
wire \reg_file|registers[23][2]~feeder_combout ;
wire \reg_file|registers[23][2]~q ;
wire \reg_file|registers[31][2]~q ;
wire \reg_file|registers[27][2]~q ;
wire \reg_file|Mux29~3_combout ;
wire \reg_file|Mux29~4_combout ;
wire \reg_file|registers[10][2]~q ;
wire \reg_file|registers[11][2]~q ;
wire \reg_file|registers[9][2]~q ;
wire \reg_file|registers[8][2]~feeder_combout ;
wire \reg_file|registers[8][2]~q ;
wire \reg_file|Mux29~5_combout ;
wire \reg_file|registers[12][2]~feeder_combout ;
wire \reg_file|registers[12][2]~q ;
wire \reg_file|registers[15][2]~q ;
wire \reg_file|registers[13][2]~q ;
wire \reg_file|registers[14][2]~q ;
wire \reg_file|Mux29~7_combout ;
wire \reg_file|registers[0][2]~feeder_combout ;
wire \reg_file|registers[0][2]~q ;
wire \reg_file|registers[2][2]~q ;
wire \reg_file|registers[1][2]~feeder_combout ;
wire \reg_file|registers[1][2]~q ;
wire \reg_file|registers[3][2]~q ;
wire \reg_file|Mux29~6_combout ;
wire \reg_file|registers[6][2]~feeder_combout ;
wire \reg_file|registers[6][2]~q ;
wire \reg_file|registers[4][2]~feeder_combout ;
wire \reg_file|registers[4][2]~q ;
wire \reg_file|registers[5][2]~q ;
wire \reg_file|registers[7][2]~q ;
wire \reg_file|Mux29~8_combout ;
wire \reg_file|Mux29~9_combout ;
wire \reg_file|Mux29~10_combout ;
wire \salucontrol_IDEX~0_combout ;
wire \control|Mux3~0_combout ;
wire \sjump_IDEX~q ;
wire \mux_jr|output[0]~0_combout ;
wire \spc_MEMWB[0]~feeder_combout ;
wire \mux_jal|output[0]~0_combout ;
wire \reg_file|registers[30][0]~q ;
wire \reg_file|registers[26][0]~q ;
wire \reg_file|registers[22][0]~q ;
wire \reg_file|registers[18][0]~feeder_combout ;
wire \reg_file|registers[18][0]~q ;
wire \reg_file|Mux31~2_combout ;
wire \reg_file|registers[17][0]~q ;
wire \reg_file|registers[29][0]~q ;
wire \reg_file|registers[25][0]~feeder_combout ;
wire \reg_file|registers[25][0]~q ;
wire \reg_file|registers[21][0]~q ;
wire \reg_file|Mux31~1_combout ;
wire \reg_file|registers[28][0]~q ;
wire \reg_file|registers[20][0]~q ;
wire \reg_file|registers[24][0]~feeder_combout ;
wire \reg_file|registers[24][0]~q ;
wire \reg_file|registers[16][0]~feeder_combout ;
wire \reg_file|registers[16][0]~q ;
wire \reg_file|Mux31~0_combout ;
wire \reg_file|registers[27][0]~q ;
wire \reg_file|registers[19][0]~feeder_combout ;
wire \reg_file|registers[19][0]~q ;
wire \reg_file|registers[31][0]~q ;
wire \reg_file|registers[23][0]~feeder_combout ;
wire \reg_file|registers[23][0]~q ;
wire \reg_file|Mux31~3_combout ;
wire \reg_file|Mux31~4_combout ;
wire \reg_file|registers[6][0]~q ;
wire \reg_file|registers[5][0]~q ;
wire \reg_file|registers[4][0]~feeder_combout ;
wire \reg_file|registers[4][0]~q ;
wire \reg_file|registers[7][0]~q ;
wire \reg_file|Mux31~8_combout ;
wire \reg_file|registers[10][0]~q ;
wire \reg_file|registers[11][0]~q ;
wire \reg_file|registers[8][0]~feeder_combout ;
wire \reg_file|registers[8][0]~q ;
wire \reg_file|registers[9][0]~feeder_combout ;
wire \reg_file|registers[9][0]~q ;
wire \reg_file|Mux31~5_combout ;
wire \reg_file|registers[2][0]~q ;
wire \reg_file|registers[3][0]~q ;
wire \reg_file|registers[1][0]~feeder_combout ;
wire \reg_file|registers[1][0]~q ;
wire \reg_file|registers[0][0]~q ;
wire \reg_file|Mux31~6_combout ;
wire \reg_file|registers[15][0]~q ;
wire \reg_file|registers[12][0]~q ;
wire \reg_file|registers[14][0]~q ;
wire \reg_file|registers[13][0]~q ;
wire \reg_file|Mux31~7_combout ;
wire \reg_file|Mux31~9_combout ;
wire \reg_file|Mux31~10_combout ;
wire \pc_mips|pc_output[0]~0_combout ;
wire \spc_IFID[1]~feeder_combout ;
wire \spc_IDEX[1]~feeder_combout ;
wire \mux_jr|output[1]~1_combout ;
wire \mux_jal|output[1]~1_combout ;
wire \reg_file|registers[18][1]~feeder_combout ;
wire \reg_file|registers[18][1]~q ;
wire \reg_file|registers[26][1]~q ;
wire \reg_file|registers[30][1]~q ;
wire \reg_file|registers[22][1]~q ;
wire \reg_file|Mux30~2_combout ;
wire \reg_file|registers[24][1]~feeder_combout ;
wire \reg_file|registers[24][1]~q ;
wire \reg_file|registers[28][1]~q ;
wire \reg_file|registers[20][1]~q ;
wire \reg_file|registers[16][1]~feeder_combout ;
wire \reg_file|registers[16][1]~q ;
wire \reg_file|Mux30~0_combout ;
wire \reg_file|registers[19][1]~feeder_combout ;
wire \reg_file|registers[19][1]~q ;
wire \reg_file|registers[27][1]~q ;
wire \reg_file|registers[23][1]~q ;
wire \reg_file|registers[31][1]~q ;
wire \reg_file|Mux30~3_combout ;
wire \reg_file|registers[17][1]~feeder_combout ;
wire \reg_file|registers[17][1]~q ;
wire \reg_file|registers[29][1]~feeder_combout ;
wire \reg_file|registers[29][1]~q ;
wire \reg_file|registers[21][1]~q ;
wire \reg_file|registers[25][1]~q ;
wire \reg_file|Mux30~1_combout ;
wire \reg_file|Mux30~4_combout ;
wire \reg_file|registers[13][1]~q ;
wire \reg_file|registers[15][1]~q ;
wire \reg_file|registers[12][1]~q ;
wire \reg_file|registers[14][1]~q ;
wire \reg_file|Mux30~7_combout ;
wire \reg_file|registers[8][1]~q ;
wire \reg_file|registers[10][1]~q ;
wire \reg_file|registers[9][1]~q ;
wire \reg_file|registers[11][1]~q ;
wire \reg_file|Mux30~5_combout ;
wire \reg_file|registers[6][1]~q ;
wire \reg_file|registers[5][1]~q ;
wire \reg_file|registers[7][1]~feeder_combout ;
wire \reg_file|registers[7][1]~q ;
wire \reg_file|registers[4][1]~feeder_combout ;
wire \reg_file|registers[4][1]~q ;
wire \reg_file|Mux30~8_combout ;
wire \reg_file|registers[1][1]~q ;
wire \reg_file|registers[3][1]~q ;
wire \reg_file|registers[2][1]~q ;
wire \reg_file|registers[0][1]~q ;
wire \reg_file|Mux30~6_combout ;
wire \reg_file|Mux30~9_combout ;
wire \reg_file|Mux30~10_combout ;
wire \spc_IDEX[8]~feeder_combout ;
wire \sinstruction_IFID[6]~feeder_combout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \mux_jr|output[8]~8_combout ;
wire \mux_jal|output[8]~8_combout ;
wire \reg_file|registers[11][8]~q ;
wire \reg_file|registers[8][8]~q ;
wire \reg_file|registers[10][8]~q ;
wire \reg_file|registers[9][8]~feeder_combout ;
wire \reg_file|registers[9][8]~q ;
wire \reg_file|Mux23~5_combout ;
wire \reg_file|registers[1][8]~q ;
wire \reg_file|registers[0][8]~q ;
wire \reg_file|registers[3][8]~q ;
wire \reg_file|registers[2][8]~q ;
wire \reg_file|Mux23~6_combout ;
wire \reg_file|registers[14][8]~q ;
wire \reg_file|registers[15][8]~q ;
wire \reg_file|registers[13][8]~q ;
wire \reg_file|registers[12][8]~q ;
wire \reg_file|Mux23~7_combout ;
wire \reg_file|registers[5][8]~q ;
wire \reg_file|registers[7][8]~q ;
wire \reg_file|registers[6][8]~q ;
wire \reg_file|registers[4][8]~feeder_combout ;
wire \reg_file|registers[4][8]~q ;
wire \reg_file|Mux23~8_combout ;
wire \reg_file|Mux23~9_combout ;
wire \reg_file|registers[21][8]~q ;
wire \reg_file|registers[17][8]~feeder_combout ;
wire \reg_file|registers[17][8]~q ;
wire \reg_file|registers[25][8]~q ;
wire \reg_file|registers[29][8]~q ;
wire \reg_file|Mux23~1_combout ;
wire \reg_file|registers[22][8]~q ;
wire \reg_file|registers[26][8]~q ;
wire \reg_file|registers[30][8]~q ;
wire \reg_file|registers[18][8]~feeder_combout ;
wire \reg_file|registers[18][8]~q ;
wire \reg_file|Mux23~2_combout ;
wire \reg_file|registers[20][8]~q ;
wire \reg_file|registers[28][8]~q ;
wire \reg_file|registers[24][8]~q ;
wire \reg_file|registers[16][8]~q ;
wire \reg_file|Mux23~0_combout ;
wire \reg_file|registers[23][8]~q ;
wire \reg_file|registers[19][8]~feeder_combout ;
wire \reg_file|registers[19][8]~q ;
wire \reg_file|registers[31][8]~q ;
wire \reg_file|registers[27][8]~q ;
wire \reg_file|Mux23~3_combout ;
wire \reg_file|Mux23~4_combout ;
wire \reg_file|Mux23~10_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \mux_jr|output[9]~9_combout ;
wire \spc_MEMWB[9]~feeder_combout ;
wire \mux_jal|output[9]~9_combout ;
wire \reg_file|registers[2][9]~q ;
wire \reg_file|registers[1][9]~feeder_combout ;
wire \reg_file|registers[1][9]~q ;
wire \reg_file|registers[3][9]~q ;
wire \reg_file|registers[0][9]~q ;
wire \reg_file|Mux22~6_combout ;
wire \reg_file|registers[11][9]~q ;
wire \reg_file|registers[8][9]~feeder_combout ;
wire \reg_file|registers[8][9]~q ;
wire \reg_file|registers[9][9]~q ;
wire \reg_file|registers[10][9]~q ;
wire \reg_file|Mux22~5_combout ;
wire \reg_file|registers[14][9]~q ;
wire \reg_file|registers[13][9]~q ;
wire \reg_file|registers[15][9]~q ;
wire \reg_file|registers[12][9]~q ;
wire \reg_file|Mux22~7_combout ;
wire \reg_file|registers[4][9]~feeder_combout ;
wire \reg_file|registers[4][9]~q ;
wire \reg_file|registers[5][9]~q ;
wire \reg_file|registers[6][9]~q ;
wire \reg_file|registers[7][9]~q ;
wire \reg_file|Mux22~8_combout ;
wire \reg_file|Mux22~9_combout ;
wire \reg_file|registers[22][9]~q ;
wire \reg_file|registers[18][9]~q ;
wire \reg_file|registers[30][9]~q ;
wire \reg_file|registers[26][9]~q ;
wire \reg_file|Mux22~2_combout ;
wire \reg_file|registers[27][9]~q ;
wire \reg_file|registers[19][9]~feeder_combout ;
wire \reg_file|registers[19][9]~q ;
wire \reg_file|registers[23][9]~feeder_combout ;
wire \reg_file|registers[23][9]~q ;
wire \reg_file|registers[31][9]~q ;
wire \reg_file|Mux22~3_combout ;
wire \reg_file|registers[28][9]~feeder_combout ;
wire \reg_file|registers[28][9]~q ;
wire \reg_file|registers[20][9]~feeder_combout ;
wire \reg_file|registers[20][9]~q ;
wire \reg_file|registers[16][9]~feeder_combout ;
wire \reg_file|registers[16][9]~q ;
wire \reg_file|registers[24][9]~feeder_combout ;
wire \reg_file|registers[24][9]~q ;
wire \reg_file|Mux22~0_combout ;
wire \reg_file|registers[21][9]~feeder_combout ;
wire \reg_file|registers[21][9]~q ;
wire \reg_file|registers[25][9]~feeder_combout ;
wire \reg_file|registers[25][9]~q ;
wire \reg_file|registers[29][9]~q ;
wire \reg_file|registers[17][9]~feeder_combout ;
wire \reg_file|registers[17][9]~q ;
wire \reg_file|Mux22~1_combout ;
wire \reg_file|Mux22~4_combout ;
wire \reg_file|Mux22~10_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \mux_jr|output[10]~10_combout ;
wire \mux_jal|output[10]~10_combout ;
wire \reg_file|registers[27][10]~q ;
wire \reg_file|registers[19][10]~feeder_combout ;
wire \reg_file|registers[19][10]~q ;
wire \reg_file|registers[31][10]~q ;
wire \reg_file|registers[23][10]~feeder_combout ;
wire \reg_file|registers[23][10]~q ;
wire \reg_file|Mux21~3_combout ;
wire \reg_file|registers[28][10]~q ;
wire \reg_file|registers[24][10]~q ;
wire \reg_file|registers[20][10]~q ;
wire \reg_file|registers[16][10]~feeder_combout ;
wire \reg_file|registers[16][10]~q ;
wire \reg_file|Mux21~0_combout ;
wire \reg_file|registers[18][10]~feeder_combout ;
wire \reg_file|registers[18][10]~q ;
wire \reg_file|registers[26][10]~q ;
wire \reg_file|registers[30][10]~q ;
wire \reg_file|registers[22][10]~q ;
wire \reg_file|Mux21~2_combout ;
wire \reg_file|registers[17][10]~feeder_combout ;
wire \reg_file|registers[17][10]~q ;
wire \reg_file|registers[21][10]~q ;
wire \reg_file|registers[29][10]~q ;
wire \reg_file|registers[25][10]~feeder_combout ;
wire \reg_file|registers[25][10]~q ;
wire \reg_file|Mux21~1_combout ;
wire \reg_file|Mux21~4_combout ;
wire \reg_file|registers[15][10]~q ;
wire \reg_file|registers[14][10]~q ;
wire \reg_file|registers[12][10]~feeder_combout ;
wire \reg_file|registers[12][10]~q ;
wire \reg_file|registers[13][10]~q ;
wire \reg_file|Mux21~7_combout ;
wire \reg_file|registers[5][10]~q ;
wire \reg_file|registers[7][10]~q ;
wire \reg_file|registers[6][10]~q ;
wire \reg_file|registers[4][10]~q ;
wire \reg_file|Mux21~8_combout ;
wire \reg_file|registers[3][10]~q ;
wire \reg_file|registers[1][10]~q ;
wire \reg_file|registers[2][10]~q ;
wire \reg_file|registers[0][10]~feeder_combout ;
wire \reg_file|registers[0][10]~q ;
wire \reg_file|Mux21~6_combout ;
wire \reg_file|registers[9][10]~q ;
wire \reg_file|registers[11][10]~q ;
wire \reg_file|registers[10][10]~q ;
wire \reg_file|registers[8][10]~q ;
wire \reg_file|Mux21~5_combout ;
wire \reg_file|Mux21~9_combout ;
wire \reg_file|Mux21~10_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \sinstruction_IFID[9]~feeder_combout ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \mux_jr|output[11]~11_combout ;
wire \mux_jal|output[11]~11_combout ;
wire \reg_file|registers[1][11]~q ;
wire \reg_file|registers[2][11]~q ;
wire \reg_file|registers[3][11]~q ;
wire \reg_file|registers[0][11]~feeder_combout ;
wire \reg_file|registers[0][11]~q ;
wire \reg_file|Mux20~6_combout ;
wire \reg_file|registers[5][11]~q ;
wire \reg_file|registers[4][11]~q ;
wire \reg_file|registers[6][11]~q ;
wire \reg_file|registers[7][11]~q ;
wire \reg_file|Mux20~8_combout ;
wire \reg_file|registers[15][11]~q ;
wire \reg_file|registers[14][11]~q ;
wire \reg_file|registers[13][11]~feeder_combout ;
wire \reg_file|registers[13][11]~q ;
wire \reg_file|registers[12][11]~q ;
wire \reg_file|Mux20~7_combout ;
wire \reg_file|registers[10][11]~q ;
wire \reg_file|registers[9][11]~q ;
wire \reg_file|registers[11][11]~q ;
wire \reg_file|registers[8][11]~feeder_combout ;
wire \reg_file|registers[8][11]~q ;
wire \reg_file|Mux20~5_combout ;
wire \reg_file|Mux20~9_combout ;
wire \reg_file|registers[23][11]~feeder_combout ;
wire \reg_file|registers[23][11]~q ;
wire \reg_file|registers[19][11]~q ;
wire \reg_file|registers[31][11]~q ;
wire \reg_file|registers[27][11]~q ;
wire \reg_file|Mux20~3_combout ;
wire \reg_file|registers[29][11]~q ;
wire \reg_file|registers[25][11]~q ;
wire \reg_file|registers[21][11]~q ;
wire \reg_file|registers[17][11]~feeder_combout ;
wire \reg_file|registers[17][11]~q ;
wire \reg_file|Mux20~1_combout ;
wire \reg_file|registers[28][11]~q ;
wire \reg_file|registers[16][11]~feeder_combout ;
wire \reg_file|registers[16][11]~q ;
wire \reg_file|registers[20][11]~q ;
wire \reg_file|registers[24][11]~q ;
wire \reg_file|Mux20~0_combout ;
wire \reg_file|registers[22][11]~q ;
wire \reg_file|registers[26][11]~q ;
wire \reg_file|registers[30][11]~q ;
wire \reg_file|registers[18][11]~q ;
wire \reg_file|Mux20~2_combout ;
wire \reg_file|Mux20~4_combout ;
wire \reg_file|Mux20~10_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \mux_jr|output[12]~12_combout ;
wire \spc_MEMWB[12]~feeder_combout ;
wire \mux_jal|output[12]~12_combout ;
wire \reg_file|registers[15][12]~q ;
wire \reg_file|registers[13][12]~q ;
wire \reg_file|registers[14][12]~q ;
wire \reg_file|registers[12][12]~q ;
wire \reg_file|Mux19~7_combout ;
wire \reg_file|registers[5][12]~q ;
wire \reg_file|registers[6][12]~q ;
wire \reg_file|registers[4][12]~feeder_combout ;
wire \reg_file|registers[4][12]~q ;
wire \reg_file|registers[7][12]~q ;
wire \reg_file|Mux19~8_combout ;
wire \reg_file|registers[10][12]~q ;
wire \reg_file|registers[8][12]~q ;
wire \reg_file|registers[11][12]~q ;
wire \reg_file|registers[9][12]~q ;
wire \reg_file|Mux19~5_combout ;
wire \reg_file|registers[1][12]~feeder_combout ;
wire \reg_file|registers[1][12]~q ;
wire \reg_file|registers[0][12]~q ;
wire \reg_file|registers[3][12]~q ;
wire \reg_file|registers[2][12]~q ;
wire \reg_file|Mux19~6_combout ;
wire \reg_file|Mux19~9_combout ;
wire \reg_file|registers[30][12]~q ;
wire \reg_file|registers[22][12]~q ;
wire \reg_file|registers[26][12]~q ;
wire \reg_file|registers[18][12]~feeder_combout ;
wire \reg_file|registers[18][12]~q ;
wire \reg_file|Mux19~2_combout ;
wire \reg_file|registers[27][12]~q ;
wire \reg_file|registers[19][12]~feeder_combout ;
wire \reg_file|registers[19][12]~q ;
wire \reg_file|registers[31][12]~q ;
wire \reg_file|registers[23][12]~q ;
wire \reg_file|Mux19~3_combout ;
wire \reg_file|registers[25][12]~feeder_combout ;
wire \reg_file|registers[25][12]~q ;
wire \reg_file|registers[21][12]~feeder_combout ;
wire \reg_file|registers[21][12]~q ;
wire \reg_file|registers[29][12]~q ;
wire \reg_file|registers[17][12]~feeder_combout ;
wire \reg_file|registers[17][12]~q ;
wire \reg_file|Mux19~1_combout ;
wire \reg_file|registers[16][12]~q ;
wire \reg_file|registers[28][12]~q ;
wire \reg_file|registers[20][12]~q ;
wire \reg_file|registers[24][12]~feeder_combout ;
wire \reg_file|registers[24][12]~q ;
wire \reg_file|Mux19~0_combout ;
wire \reg_file|Mux19~4_combout ;
wire \reg_file|Mux19~10_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \spc_IDEX[13]~feeder_combout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \mux_jr|output[13]~13_combout ;
wire \mux_jal|output[13]~13_combout ;
wire \reg_file|registers[27][13]~q ;
wire \reg_file|registers[19][13]~q ;
wire \reg_file|registers[31][13]~q ;
wire \reg_file|registers[23][13]~q ;
wire \reg_file|Mux18~3_combout ;
wire \reg_file|registers[28][13]~q ;
wire \reg_file|registers[16][13]~feeder_combout ;
wire \reg_file|registers[16][13]~q ;
wire \reg_file|registers[20][13]~q ;
wire \reg_file|registers[24][13]~feeder_combout ;
wire \reg_file|registers[24][13]~q ;
wire \reg_file|Mux18~0_combout ;
wire \reg_file|registers[30][13]~q ;
wire \reg_file|registers[26][13]~q ;
wire \reg_file|registers[22][13]~q ;
wire \reg_file|registers[18][13]~q ;
wire \reg_file|Mux18~2_combout ;
wire \reg_file|registers[29][13]~q ;
wire \reg_file|registers[21][13]~q ;
wire \reg_file|registers[25][13]~q ;
wire \reg_file|registers[17][13]~feeder_combout ;
wire \reg_file|registers[17][13]~q ;
wire \reg_file|Mux18~1_combout ;
wire \reg_file|Mux18~4_combout ;
wire \reg_file|registers[6][13]~q ;
wire \reg_file|registers[4][13]~feeder_combout ;
wire \reg_file|registers[4][13]~q ;
wire \reg_file|registers[7][13]~q ;
wire \reg_file|registers[5][13]~feeder_combout ;
wire \reg_file|registers[5][13]~q ;
wire \reg_file|Mux18~8_combout ;
wire \reg_file|registers[1][13]~q ;
wire \reg_file|registers[2][13]~q ;
wire \reg_file|registers[0][13]~feeder_combout ;
wire \reg_file|registers[0][13]~q ;
wire \reg_file|registers[3][13]~q ;
wire \reg_file|Mux18~6_combout ;
wire \reg_file|registers[15][13]~q ;
wire \reg_file|registers[14][13]~q ;
wire \reg_file|registers[13][13]~q ;
wire \reg_file|registers[12][13]~feeder_combout ;
wire \reg_file|registers[12][13]~q ;
wire \reg_file|Mux18~7_combout ;
wire \reg_file|registers[10][13]~q ;
wire \reg_file|registers[11][13]~q ;
wire \reg_file|registers[9][13]~q ;
wire \reg_file|registers[8][13]~feeder_combout ;
wire \reg_file|registers[8][13]~q ;
wire \reg_file|Mux18~5_combout ;
wire \reg_file|Mux18~9_combout ;
wire \reg_file|Mux18~10_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \spc_IFID[14]~feeder_combout ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \mux_jr|output[14]~14_combout ;
wire \spc_EXMEM[14]~feeder_combout ;
wire \mux_jal|output[14]~14_combout ;
wire \reg_file|registers[6][14]~q ;
wire \reg_file|registers[5][14]~q ;
wire \reg_file|registers[4][14]~feeder_combout ;
wire \reg_file|registers[4][14]~q ;
wire \reg_file|registers[7][14]~feeder_combout ;
wire \reg_file|registers[7][14]~q ;
wire \reg_file|Mux17~8_combout ;
wire \reg_file|registers[14][14]~q ;
wire \reg_file|registers[13][14]~feeder_combout ;
wire \reg_file|registers[13][14]~q ;
wire \reg_file|registers[12][14]~q ;
wire \reg_file|registers[15][14]~q ;
wire \reg_file|Mux17~7_combout ;
wire \reg_file|registers[10][14]~q ;
wire \reg_file|registers[9][14]~q ;
wire \reg_file|registers[11][14]~q ;
wire \reg_file|registers[8][14]~q ;
wire \reg_file|Mux17~5_combout ;
wire \reg_file|registers[3][14]~q ;
wire \reg_file|registers[2][14]~q ;
wire \reg_file|registers[1][14]~feeder_combout ;
wire \reg_file|registers[1][14]~q ;
wire \reg_file|registers[0][14]~feeder_combout ;
wire \reg_file|registers[0][14]~q ;
wire \reg_file|Mux17~6_combout ;
wire \reg_file|Mux17~9_combout ;
wire \reg_file|registers[22][14]~feeder_combout ;
wire \reg_file|registers[22][14]~q ;
wire \reg_file|registers[18][14]~feeder_combout ;
wire \reg_file|registers[18][14]~q ;
wire \reg_file|registers[26][14]~q ;
wire \reg_file|registers[30][14]~q ;
wire \reg_file|Mux17~2_combout ;
wire \reg_file|registers[24][14]~q ;
wire \reg_file|registers[28][14]~q ;
wire \reg_file|registers[20][14]~q ;
wire \reg_file|registers[16][14]~feeder_combout ;
wire \reg_file|registers[16][14]~q ;
wire \reg_file|Mux17~0_combout ;
wire \reg_file|registers[29][14]~q ;
wire \reg_file|registers[17][14]~feeder_combout ;
wire \reg_file|registers[17][14]~q ;
wire \reg_file|registers[21][14]~q ;
wire \reg_file|registers[25][14]~feeder_combout ;
wire \reg_file|registers[25][14]~q ;
wire \reg_file|Mux17~1_combout ;
wire \reg_file|registers[27][14]~q ;
wire \reg_file|registers[31][14]~feeder_combout ;
wire \reg_file|registers[31][14]~q ;
wire \reg_file|registers[19][14]~feeder_combout ;
wire \reg_file|registers[19][14]~q ;
wire \reg_file|registers[23][14]~feeder_combout ;
wire \reg_file|registers[23][14]~q ;
wire \reg_file|Mux17~3_combout ;
wire \reg_file|Mux17~4_combout ;
wire \reg_file|Mux17~10_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \spc_IFID[15]~feeder_combout ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \spc_IDEX[15]~feeder_combout ;
wire \mux_jr|output[15]~15_combout ;
wire \mux_jal|output[15]~15_combout ;
wire \reg_file|registers[22][15]~q ;
wire \reg_file|registers[30][15]~q ;
wire \reg_file|registers[26][15]~q ;
wire \reg_file|registers[18][15]~q ;
wire \reg_file|Mux16~2_combout ;
wire \reg_file|registers[29][15]~feeder_combout ;
wire \reg_file|registers[29][15]~q ;
wire \reg_file|registers[25][15]~q ;
wire \reg_file|registers[21][15]~q ;
wire \reg_file|registers[17][15]~q ;
wire \reg_file|Mux16~1_combout ;
wire \reg_file|registers[28][15]~q ;
wire \reg_file|registers[20][15]~feeder_combout ;
wire \reg_file|registers[20][15]~q ;
wire \reg_file|registers[24][15]~feeder_combout ;
wire \reg_file|registers[24][15]~q ;
wire \reg_file|registers[16][15]~q ;
wire \reg_file|Mux16~0_combout ;
wire \reg_file|registers[23][15]~q ;
wire \reg_file|registers[27][15]~q ;
wire \reg_file|registers[31][15]~q ;
wire \reg_file|registers[19][15]~q ;
wire \reg_file|Mux16~3_combout ;
wire \reg_file|Mux16~4_combout ;
wire \reg_file|registers[11][15]~q ;
wire \reg_file|registers[9][15]~q ;
wire \reg_file|registers[10][15]~q ;
wire \reg_file|registers[8][15]~feeder_combout ;
wire \reg_file|registers[8][15]~q ;
wire \reg_file|Mux16~5_combout ;
wire \reg_file|registers[14][15]~q ;
wire \reg_file|registers[13][15]~feeder_combout ;
wire \reg_file|registers[13][15]~q ;
wire \reg_file|registers[15][15]~q ;
wire \reg_file|registers[12][15]~feeder_combout ;
wire \reg_file|registers[12][15]~q ;
wire \reg_file|Mux16~7_combout ;
wire \reg_file|registers[2][15]~q ;
wire \reg_file|registers[1][15]~q ;
wire \reg_file|registers[3][15]~q ;
wire \reg_file|registers[0][15]~q ;
wire \reg_file|Mux16~6_combout ;
wire \reg_file|registers[6][15]~q ;
wire \reg_file|registers[4][15]~q ;
wire \reg_file|registers[5][15]~q ;
wire \reg_file|registers[7][15]~q ;
wire \reg_file|Mux16~8_combout ;
wire \reg_file|Mux16~9_combout ;
wire \reg_file|Mux16~10_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \spc_IDEX[16]~feeder_combout ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \mux_jr|output[16]~16_combout ;
wire \mux_jal|output[16]~16_combout ;
wire \reg_file|registers[20][16]~q ;
wire \reg_file|registers[28][16]~q ;
wire \reg_file|registers[16][16]~feeder_combout ;
wire \reg_file|registers[16][16]~q ;
wire \reg_file|registers[24][16]~feeder_combout ;
wire \reg_file|registers[24][16]~q ;
wire \reg_file|Mux15~0_combout ;
wire \reg_file|registers[27][16]~q ;
wire \reg_file|registers[19][16]~q ;
wire \reg_file|registers[31][16]~q ;
wire \reg_file|registers[23][16]~feeder_combout ;
wire \reg_file|registers[23][16]~q ;
wire \reg_file|Mux15~3_combout ;
wire \reg_file|registers[30][16]~q ;
wire \reg_file|registers[26][16]~q ;
wire \reg_file|registers[18][16]~feeder_combout ;
wire \reg_file|registers[18][16]~q ;
wire \reg_file|registers[22][16]~q ;
wire \reg_file|Mux15~2_combout ;
wire \reg_file|registers[21][16]~feeder_combout ;
wire \reg_file|registers[21][16]~q ;
wire \reg_file|registers[29][16]~feeder_combout ;
wire \reg_file|registers[29][16]~q ;
wire \reg_file|registers[17][16]~feeder_combout ;
wire \reg_file|registers[17][16]~q ;
wire \reg_file|registers[25][16]~feeder_combout ;
wire \reg_file|registers[25][16]~q ;
wire \reg_file|Mux15~1_combout ;
wire \reg_file|Mux15~4_combout ;
wire \reg_file|registers[14][16]~q ;
wire \reg_file|registers[15][16]~q ;
wire \reg_file|registers[12][16]~feeder_combout ;
wire \reg_file|registers[12][16]~q ;
wire \reg_file|registers[13][16]~feeder_combout ;
wire \reg_file|registers[13][16]~q ;
wire \reg_file|Mux15~7_combout ;
wire \reg_file|registers[2][16]~q ;
wire \reg_file|registers[1][16]~q ;
wire \reg_file|registers[0][16]~q ;
wire \reg_file|registers[3][16]~q ;
wire \reg_file|Mux15~6_combout ;
wire \reg_file|registers[7][16]~feeder_combout ;
wire \reg_file|registers[7][16]~q ;
wire \reg_file|registers[5][16]~feeder_combout ;
wire \reg_file|registers[5][16]~q ;
wire \reg_file|registers[6][16]~q ;
wire \reg_file|registers[4][16]~feeder_combout ;
wire \reg_file|registers[4][16]~q ;
wire \reg_file|Mux15~8_combout ;
wire \reg_file|registers[8][16]~q ;
wire \reg_file|registers[10][16]~q ;
wire \reg_file|registers[11][16]~q ;
wire \reg_file|registers[9][16]~feeder_combout ;
wire \reg_file|registers[9][16]~q ;
wire \reg_file|Mux15~5_combout ;
wire \reg_file|Mux15~9_combout ;
wire \reg_file|Mux15~10_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \spc_IFID[17]~feeder_combout ;
wire \spc_IDEX[17]~feeder_combout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \mux_jr|output[17]~17_combout ;
wire \mux_jal|output[17]~17_combout ;
wire \reg_file|registers[22][17]~feeder_combout ;
wire \reg_file|registers[22][17]~q ;
wire \reg_file|registers[26][17]~q ;
wire \reg_file|registers[30][17]~q ;
wire \reg_file|registers[18][17]~feeder_combout ;
wire \reg_file|registers[18][17]~q ;
wire \reg_file|Mux14~2_combout ;
wire \reg_file|registers[28][17]~q ;
wire \reg_file|registers[16][17]~q ;
wire \reg_file|registers[24][17]~feeder_combout ;
wire \reg_file|registers[24][17]~q ;
wire \reg_file|registers[20][17]~q ;
wire \reg_file|Mux14~0_combout ;
wire \reg_file|registers[23][17]~feeder_combout ;
wire \reg_file|registers[23][17]~q ;
wire \reg_file|registers[19][17]~q ;
wire \reg_file|registers[31][17]~q ;
wire \reg_file|registers[27][17]~q ;
wire \reg_file|Mux14~3_combout ;
wire \reg_file|registers[29][17]~q ;
wire \reg_file|registers[25][17]~q ;
wire \reg_file|registers[21][17]~q ;
wire \reg_file|registers[17][17]~q ;
wire \reg_file|Mux14~1_combout ;
wire \reg_file|Mux14~4_combout ;
wire \reg_file|registers[12][17]~feeder_combout ;
wire \reg_file|registers[12][17]~q ;
wire \reg_file|registers[14][17]~q ;
wire \reg_file|registers[13][17]~q ;
wire \reg_file|registers[15][17]~q ;
wire \reg_file|Mux14~7_combout ;
wire \reg_file|registers[2][17]~q ;
wire \reg_file|registers[3][17]~q ;
wire \reg_file|registers[1][17]~q ;
wire \reg_file|registers[0][17]~feeder_combout ;
wire \reg_file|registers[0][17]~q ;
wire \reg_file|Mux14~6_combout ;
wire \reg_file|registers[7][17]~q ;
wire \reg_file|registers[6][17]~feeder_combout ;
wire \reg_file|registers[6][17]~q ;
wire \reg_file|registers[4][17]~q ;
wire \reg_file|registers[5][17]~q ;
wire \reg_file|Mux14~8_combout ;
wire \reg_file|registers[10][17]~q ;
wire \reg_file|registers[11][17]~q ;
wire \reg_file|registers[8][17]~q ;
wire \reg_file|registers[9][17]~q ;
wire \reg_file|Mux14~5_combout ;
wire \reg_file|Mux14~9_combout ;
wire \reg_file|Mux14~10_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \mux_jr|output[18]~18_combout ;
wire \mux_jal|output[18]~18_combout ;
wire \reg_file|registers[27][18]~q ;
wire \reg_file|registers[31][18]~q ;
wire \reg_file|registers[19][18]~feeder_combout ;
wire \reg_file|registers[19][18]~q ;
wire \reg_file|registers[23][18]~feeder_combout ;
wire \reg_file|registers[23][18]~q ;
wire \reg_file|Mux13~3_combout ;
wire \reg_file|registers[25][18]~q ;
wire \reg_file|registers[21][18]~q ;
wire \reg_file|registers[29][18]~q ;
wire \reg_file|registers[17][18]~feeder_combout ;
wire \reg_file|registers[17][18]~q ;
wire \reg_file|Mux13~1_combout ;
wire \reg_file|registers[16][18]~feeder_combout ;
wire \reg_file|registers[16][18]~q ;
wire \reg_file|registers[28][18]~q ;
wire \reg_file|registers[24][18]~feeder_combout ;
wire \reg_file|registers[24][18]~q ;
wire \reg_file|registers[20][18]~q ;
wire \reg_file|Mux13~0_combout ;
wire \reg_file|registers[30][18]~q ;
wire \reg_file|registers[18][18]~feeder_combout ;
wire \reg_file|registers[18][18]~q ;
wire \reg_file|registers[22][18]~q ;
wire \reg_file|registers[26][18]~q ;
wire \reg_file|Mux13~2_combout ;
wire \reg_file|Mux13~4_combout ;
wire \reg_file|registers[2][18]~q ;
wire \reg_file|registers[1][18]~feeder_combout ;
wire \reg_file|registers[1][18]~q ;
wire \reg_file|registers[0][18]~feeder_combout ;
wire \reg_file|registers[0][18]~q ;
wire \reg_file|registers[3][18]~q ;
wire \reg_file|Mux13~6_combout ;
wire \reg_file|registers[9][18]~feeder_combout ;
wire \reg_file|registers[9][18]~q ;
wire \reg_file|registers[11][18]~q ;
wire \reg_file|registers[10][18]~q ;
wire \reg_file|registers[8][18]~q ;
wire \reg_file|Mux13~5_combout ;
wire \reg_file|registers[13][18]~q ;
wire \reg_file|registers[15][18]~q ;
wire \reg_file|registers[14][18]~q ;
wire \reg_file|registers[12][18]~feeder_combout ;
wire \reg_file|registers[12][18]~q ;
wire \reg_file|Mux13~7_combout ;
wire \reg_file|registers[7][18]~feeder_combout ;
wire \reg_file|registers[7][18]~q ;
wire \reg_file|registers[6][18]~q ;
wire \reg_file|registers[5][18]~q ;
wire \reg_file|registers[4][18]~q ;
wire \reg_file|Mux13~8_combout ;
wire \reg_file|Mux13~9_combout ;
wire \reg_file|Mux13~10_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \mux_jr|output[19]~19_combout ;
wire \mux_jal|output[19]~19_combout ;
wire \reg_file|registers[28][19]~q ;
wire \reg_file|registers[20][19]~q ;
wire \reg_file|registers[24][19]~q ;
wire \reg_file|registers[16][19]~feeder_combout ;
wire \reg_file|registers[16][19]~q ;
wire \reg_file|Mux12~0_combout ;
wire \reg_file|registers[21][19]~q ;
wire \reg_file|registers[29][19]~q ;
wire \reg_file|registers[17][19]~feeder_combout ;
wire \reg_file|registers[17][19]~q ;
wire \reg_file|registers[25][19]~q ;
wire \reg_file|Mux12~1_combout ;
wire \reg_file|registers[31][19]~q ;
wire \reg_file|registers[19][19]~q ;
wire \reg_file|registers[27][19]~q ;
wire \reg_file|registers[23][19]~q ;
wire \reg_file|Mux12~3_combout ;
wire \reg_file|registers[30][19]~q ;
wire \reg_file|registers[18][19]~q ;
wire \reg_file|registers[22][19]~feeder_combout ;
wire \reg_file|registers[22][19]~q ;
wire \reg_file|registers[26][19]~q ;
wire \reg_file|Mux12~2_combout ;
wire \reg_file|Mux12~4_combout ;
wire \reg_file|registers[9][19]~q ;
wire \reg_file|registers[8][19]~q ;
wire \reg_file|registers[11][19]~q ;
wire \reg_file|registers[10][19]~q ;
wire \reg_file|Mux12~5_combout ;
wire \reg_file|registers[5][19]~q ;
wire \reg_file|registers[4][19]~feeder_combout ;
wire \reg_file|registers[4][19]~q ;
wire \reg_file|registers[6][19]~q ;
wire \reg_file|registers[7][19]~q ;
wire \reg_file|Mux12~8_combout ;
wire \reg_file|registers[14][19]~q ;
wire \reg_file|registers[12][19]~q ;
wire \reg_file|registers[15][19]~q ;
wire \reg_file|registers[13][19]~q ;
wire \reg_file|Mux12~7_combout ;
wire \reg_file|registers[1][19]~feeder_combout ;
wire \reg_file|registers[1][19]~q ;
wire \reg_file|registers[3][19]~q ;
wire \reg_file|registers[0][19]~q ;
wire \reg_file|registers[2][19]~q ;
wire \reg_file|Mux12~6_combout ;
wire \reg_file|Mux12~9_combout ;
wire \reg_file|Mux12~10_combout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \mux_jr|output[20]~20_combout ;
wire \mux_jal|output[20]~20_combout ;
wire \reg_file|registers[18][20]~q ;
wire \reg_file|registers[26][20]~q ;
wire \reg_file|registers[30][20]~q ;
wire \reg_file|registers[22][20]~q ;
wire \reg_file|Mux11~2_combout ;
wire \reg_file|registers[27][20]~q ;
wire \reg_file|registers[19][20]~feeder_combout ;
wire \reg_file|registers[19][20]~q ;
wire \reg_file|registers[31][20]~q ;
wire \reg_file|registers[23][20]~q ;
wire \reg_file|Mux11~3_combout ;
wire \reg_file|registers[20][20]~q ;
wire \reg_file|registers[24][20]~q ;
wire \reg_file|registers[16][20]~q ;
wire \reg_file|registers[28][20]~q ;
wire \reg_file|Mux11~0_combout ;
wire \reg_file|registers[21][20]~q ;
wire \reg_file|registers[29][20]~q ;
wire \reg_file|registers[17][20]~q ;
wire \reg_file|registers[25][20]~feeder_combout ;
wire \reg_file|registers[25][20]~q ;
wire \reg_file|Mux11~1_combout ;
wire \reg_file|Mux11~4_combout ;
wire \reg_file|registers[0][20]~feeder_combout ;
wire \reg_file|registers[0][20]~q ;
wire \reg_file|registers[1][20]~feeder_combout ;
wire \reg_file|registers[1][20]~q ;
wire \reg_file|registers[2][20]~q ;
wire \reg_file|registers[3][20]~q ;
wire \reg_file|Mux11~6_combout ;
wire \reg_file|registers[15][20]~feeder_combout ;
wire \reg_file|registers[15][20]~q ;
wire \reg_file|registers[14][20]~q ;
wire \reg_file|registers[12][20]~feeder_combout ;
wire \reg_file|registers[12][20]~q ;
wire \reg_file|registers[13][20]~feeder_combout ;
wire \reg_file|registers[13][20]~q ;
wire \reg_file|Mux11~7_combout ;
wire \reg_file|registers[7][20]~q ;
wire \reg_file|registers[6][20]~feeder_combout ;
wire \reg_file|registers[6][20]~q ;
wire \reg_file|registers[5][20]~q ;
wire \reg_file|registers[4][20]~feeder_combout ;
wire \reg_file|registers[4][20]~q ;
wire \reg_file|Mux11~8_combout ;
wire \reg_file|registers[11][20]~q ;
wire \reg_file|registers[10][20]~q ;
wire \reg_file|registers[9][20]~feeder_combout ;
wire \reg_file|registers[9][20]~q ;
wire \reg_file|registers[8][20]~feeder_combout ;
wire \reg_file|registers[8][20]~q ;
wire \reg_file|Mux11~5_combout ;
wire \reg_file|Mux11~9_combout ;
wire \reg_file|Mux11~10_combout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \mux_jr|output[21]~21_combout ;
wire \mux_jal|output[21]~21_combout ;
wire \reg_file|registers[26][21]~q ;
wire \reg_file|registers[30][21]~q ;
wire \reg_file|registers[22][21]~q ;
wire \reg_file|registers[18][21]~q ;
wire \reg_file|Mux10~2_combout ;
wire \reg_file|registers[29][21]~q ;
wire \reg_file|registers[25][21]~q ;
wire \reg_file|registers[21][21]~q ;
wire \reg_file|registers[17][21]~feeder_combout ;
wire \reg_file|registers[17][21]~q ;
wire \reg_file|Mux10~1_combout ;
wire \reg_file|registers[16][21]~q ;
wire \reg_file|registers[28][21]~q ;
wire \reg_file|registers[20][21]~q ;
wire \reg_file|registers[24][21]~feeder_combout ;
wire \reg_file|registers[24][21]~q ;
wire \reg_file|Mux10~0_combout ;
wire \reg_file|registers[27][21]~q ;
wire \reg_file|registers[31][21]~q ;
wire \reg_file|registers[19][21]~feeder_combout ;
wire \reg_file|registers[19][21]~q ;
wire \reg_file|registers[23][21]~q ;
wire \reg_file|Mux10~3_combout ;
wire \reg_file|Mux10~4_combout ;
wire \reg_file|registers[10][21]~q ;
wire \reg_file|registers[9][21]~q ;
wire \reg_file|registers[11][21]~feeder_combout ;
wire \reg_file|registers[11][21]~q ;
wire \reg_file|registers[8][21]~feeder_combout ;
wire \reg_file|registers[8][21]~q ;
wire \reg_file|Mux10~5_combout ;
wire \reg_file|registers[14][21]~q ;
wire \reg_file|registers[13][21]~q ;
wire \reg_file|registers[12][21]~feeder_combout ;
wire \reg_file|registers[12][21]~q ;
wire \reg_file|registers[15][21]~feeder_combout ;
wire \reg_file|registers[15][21]~q ;
wire \reg_file|Mux10~7_combout ;
wire \reg_file|registers[3][21]~feeder_combout ;
wire \reg_file|registers[3][21]~q ;
wire \reg_file|registers[1][21]~feeder_combout ;
wire \reg_file|registers[1][21]~q ;
wire \reg_file|registers[2][21]~q ;
wire \reg_file|registers[0][21]~feeder_combout ;
wire \reg_file|registers[0][21]~q ;
wire \reg_file|Mux10~6_combout ;
wire \reg_file|registers[4][21]~q ;
wire \reg_file|registers[5][21]~q ;
wire \reg_file|registers[6][21]~q ;
wire \reg_file|registers[7][21]~q ;
wire \reg_file|Mux10~8_combout ;
wire \reg_file|Mux10~9_combout ;
wire \reg_file|Mux10~10_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \spc_IDEX[22]~feeder_combout ;
wire \mux_jump|output[22]~0_combout ;
wire \mux_jal|output[22]~22_combout ;
wire \reg_file|registers[15][22]~feeder_combout ;
wire \reg_file|registers[15][22]~q ;
wire \reg_file|registers[14][22]~q ;
wire \reg_file|registers[13][22]~q ;
wire \reg_file|registers[12][22]~feeder_combout ;
wire \reg_file|registers[12][22]~q ;
wire \reg_file|Mux9~7_combout ;
wire \reg_file|registers[5][22]~q ;
wire \reg_file|registers[4][22]~q ;
wire \reg_file|registers[6][22]~q ;
wire \reg_file|registers[7][22]~q ;
wire \reg_file|Mux9~8_combout ;
wire \reg_file|registers[2][22]~q ;
wire \reg_file|registers[1][22]~q ;
wire \reg_file|registers[0][22]~q ;
wire \reg_file|registers[3][22]~feeder_combout ;
wire \reg_file|registers[3][22]~q ;
wire \reg_file|Mux9~6_combout ;
wire \reg_file|registers[8][22]~q ;
wire \reg_file|registers[9][22]~q ;
wire \reg_file|registers[11][22]~q ;
wire \reg_file|registers[10][22]~q ;
wire \reg_file|Mux9~5_combout ;
wire \reg_file|Mux9~9_combout ;
wire \reg_file|registers[24][22]~feeder_combout ;
wire \reg_file|registers[24][22]~q ;
wire \reg_file|registers[28][22]~q ;
wire \reg_file|registers[20][22]~q ;
wire \reg_file|registers[16][22]~q ;
wire \reg_file|Mux9~0_combout ;
wire \reg_file|registers[26][22]~q ;
wire \reg_file|registers[22][22]~q ;
wire \reg_file|registers[18][22]~q ;
wire \reg_file|registers[30][22]~q ;
wire \reg_file|Mux9~2_combout ;
wire \reg_file|registers[21][22]~feeder_combout ;
wire \reg_file|registers[21][22]~q ;
wire \reg_file|registers[29][22]~q ;
wire \reg_file|registers[25][22]~feeder_combout ;
wire \reg_file|registers[25][22]~q ;
wire \reg_file|registers[17][22]~feeder_combout ;
wire \reg_file|registers[17][22]~q ;
wire \reg_file|Mux9~1_combout ;
wire \reg_file|registers[23][22]~q ;
wire \reg_file|registers[19][22]~q ;
wire \reg_file|registers[31][22]~q ;
wire \reg_file|registers[27][22]~q ;
wire \reg_file|Mux9~3_combout ;
wire \reg_file|Mux9~4_combout ;
wire \reg_file|Mux9~10_combout ;
wire \sreaddata1_IDEX[22]~_wirecell_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \spc_IDEX[23]~feeder_combout ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \mux_jr|output[23]~22_combout ;
wire \mux_jal|output[23]~23_combout ;
wire \reg_file|registers[26][23]~q ;
wire \reg_file|registers[30][23]~feeder_combout ;
wire \reg_file|registers[30][23]~q ;
wire \reg_file|registers[18][23]~feeder_combout ;
wire \reg_file|registers[18][23]~q ;
wire \reg_file|registers[22][23]~feeder_combout ;
wire \reg_file|registers[22][23]~q ;
wire \reg_file|Mux8~2_combout ;
wire \reg_file|registers[29][23]~q ;
wire \reg_file|registers[21][23]~feeder_combout ;
wire \reg_file|registers[21][23]~q ;
wire \reg_file|registers[17][23]~feeder_combout ;
wire \reg_file|registers[17][23]~q ;
wire \reg_file|registers[25][23]~q ;
wire \reg_file|Mux8~1_combout ;
wire \reg_file|registers[20][23]~q ;
wire \reg_file|registers[28][23]~q ;
wire \reg_file|registers[24][23]~q ;
wire \reg_file|registers[16][23]~feeder_combout ;
wire \reg_file|registers[16][23]~q ;
wire \reg_file|Mux8~0_combout ;
wire \reg_file|registers[27][23]~q ;
wire \reg_file|registers[23][23]~q ;
wire \reg_file|registers[31][23]~q ;
wire \reg_file|registers[19][23]~feeder_combout ;
wire \reg_file|registers[19][23]~q ;
wire \reg_file|Mux8~3_combout ;
wire \reg_file|Mux8~4_combout ;
wire \reg_file|registers[5][23]~q ;
wire \reg_file|registers[7][23]~q ;
wire \reg_file|registers[6][23]~q ;
wire \reg_file|registers[4][23]~feeder_combout ;
wire \reg_file|registers[4][23]~q ;
wire \reg_file|Mux8~8_combout ;
wire \reg_file|registers[3][23]~q ;
wire \reg_file|registers[2][23]~q ;
wire \reg_file|registers[0][23]~feeder_combout ;
wire \reg_file|registers[0][23]~q ;
wire \reg_file|registers[1][23]~q ;
wire \reg_file|Mux8~6_combout ;
wire \reg_file|registers[14][23]~q ;
wire \reg_file|registers[13][23]~feeder_combout ;
wire \reg_file|registers[13][23]~q ;
wire \reg_file|registers[15][23]~q ;
wire \reg_file|registers[12][23]~feeder_combout ;
wire \reg_file|registers[12][23]~q ;
wire \reg_file|Mux8~7_combout ;
wire \reg_file|registers[10][23]~q ;
wire \reg_file|registers[11][23]~q ;
wire \reg_file|registers[9][23]~feeder_combout ;
wire \reg_file|registers[9][23]~q ;
wire \reg_file|registers[8][23]~feeder_combout ;
wire \reg_file|registers[8][23]~q ;
wire \reg_file|Mux8~5_combout ;
wire \reg_file|Mux8~9_combout ;
wire \reg_file|Mux8~10_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \mux_jr|output[24]~23_combout ;
wire \spc_MEMWB[24]~feeder_combout ;
wire \mux_jal|output[24]~24_combout ;
wire \reg_file|registers[14][24]~q ;
wire \reg_file|registers[15][24]~q ;
wire \reg_file|registers[13][24]~feeder_combout ;
wire \reg_file|registers[13][24]~q ;
wire \reg_file|registers[12][24]~q ;
wire \reg_file|Mux7~7_combout ;
wire \reg_file|registers[10][24]~q ;
wire \reg_file|registers[8][24]~q ;
wire \reg_file|registers[11][24]~q ;
wire \reg_file|registers[9][24]~feeder_combout ;
wire \reg_file|registers[9][24]~q ;
wire \reg_file|Mux7~5_combout ;
wire \reg_file|registers[5][24]~q ;
wire \reg_file|registers[6][24]~q ;
wire \reg_file|registers[4][24]~feeder_combout ;
wire \reg_file|registers[4][24]~q ;
wire \reg_file|registers[7][24]~feeder_combout ;
wire \reg_file|registers[7][24]~q ;
wire \reg_file|Mux7~8_combout ;
wire \reg_file|registers[3][24]~q ;
wire \reg_file|registers[0][24]~feeder_combout ;
wire \reg_file|registers[0][24]~q ;
wire \reg_file|registers[2][24]~q ;
wire \reg_file|registers[1][24]~feeder_combout ;
wire \reg_file|registers[1][24]~q ;
wire \reg_file|Mux7~6_combout ;
wire \reg_file|Mux7~9_combout ;
wire \reg_file|registers[23][24]~feeder_combout ;
wire \reg_file|registers[23][24]~q ;
wire \reg_file|registers[27][24]~q ;
wire \reg_file|registers[31][24]~q ;
wire \reg_file|registers[19][24]~feeder_combout ;
wire \reg_file|registers[19][24]~q ;
wire \reg_file|Mux7~3_combout ;
wire \reg_file|registers[22][24]~feeder_combout ;
wire \reg_file|registers[22][24]~q ;
wire \reg_file|registers[18][24]~feeder_combout ;
wire \reg_file|registers[18][24]~q ;
wire \reg_file|registers[30][24]~q ;
wire \reg_file|registers[26][24]~q ;
wire \reg_file|Mux7~2_combout ;
wire \reg_file|registers[28][24]~q ;
wire \reg_file|registers[24][24]~feeder_combout ;
wire \reg_file|registers[24][24]~q ;
wire \reg_file|registers[20][24]~q ;
wire \reg_file|registers[16][24]~q ;
wire \reg_file|Mux7~0_combout ;
wire \reg_file|registers[17][24]~feeder_combout ;
wire \reg_file|registers[17][24]~q ;
wire \reg_file|registers[29][24]~q ;
wire \reg_file|registers[21][24]~q ;
wire \reg_file|registers[25][24]~feeder_combout ;
wire \reg_file|registers[25][24]~q ;
wire \reg_file|Mux7~1_combout ;
wire \reg_file|Mux7~4_combout ;
wire \reg_file|Mux7~10_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \mux_jr|output[25]~24_combout ;
wire \mux_jal|output[25]~25_combout ;
wire \reg_file|registers[7][25]~feeder_combout ;
wire \reg_file|registers[7][25]~q ;
wire \reg_file|registers[6][25]~feeder_combout ;
wire \reg_file|registers[6][25]~q ;
wire \reg_file|registers[5][25]~q ;
wire \reg_file|registers[4][25]~q ;
wire \reg_file|Mux6~8_combout ;
wire \reg_file|registers[9][25]~feeder_combout ;
wire \reg_file|registers[9][25]~q ;
wire \reg_file|registers[10][25]~q ;
wire \reg_file|registers[11][25]~q ;
wire \reg_file|registers[8][25]~feeder_combout ;
wire \reg_file|registers[8][25]~q ;
wire \reg_file|Mux6~5_combout ;
wire \reg_file|registers[14][25]~q ;
wire \reg_file|registers[13][25]~q ;
wire \reg_file|registers[12][25]~q ;
wire \reg_file|registers[15][25]~q ;
wire \reg_file|Mux6~7_combout ;
wire \reg_file|registers[1][25]~q ;
wire \reg_file|registers[2][25]~q ;
wire \reg_file|registers[3][25]~q ;
wire \reg_file|registers[0][25]~feeder_combout ;
wire \reg_file|registers[0][25]~q ;
wire \reg_file|Mux6~6_combout ;
wire \reg_file|Mux6~9_combout ;
wire \reg_file|registers[29][25]~q ;
wire \reg_file|registers[21][25]~q ;
wire \reg_file|registers[17][25]~feeder_combout ;
wire \reg_file|registers[17][25]~q ;
wire \reg_file|registers[25][25]~q ;
wire \reg_file|Mux6~1_combout ;
wire \reg_file|registers[31][25]~q ;
wire \reg_file|registers[19][25]~q ;
wire \reg_file|registers[27][25]~q ;
wire \reg_file|registers[23][25]~q ;
wire \reg_file|Mux6~3_combout ;
wire \reg_file|registers[24][25]~q ;
wire \reg_file|registers[20][25]~q ;
wire \reg_file|registers[16][25]~feeder_combout ;
wire \reg_file|registers[16][25]~q ;
wire \reg_file|registers[28][25]~q ;
wire \reg_file|Mux6~0_combout ;
wire \reg_file|registers[26][25]~q ;
wire \reg_file|registers[18][25]~q ;
wire \reg_file|registers[30][25]~q ;
wire \reg_file|registers[22][25]~q ;
wire \reg_file|Mux6~2_combout ;
wire \reg_file|Mux6~4_combout ;
wire \reg_file|Mux6~10_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \spc_IFID[26]~feeder_combout ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \mux_jr|output[26]~25_combout ;
wire \mux_jal|output[26]~26_combout ;
wire \reg_file|registers[2][26]~q ;
wire \reg_file|registers[0][26]~q ;
wire \reg_file|registers[3][26]~q ;
wire \reg_file|registers[1][26]~q ;
wire \reg_file|Mux5~6_combout ;
wire \reg_file|registers[7][26]~q ;
wire \reg_file|registers[5][26]~q ;
wire \reg_file|registers[6][26]~q ;
wire \reg_file|registers[4][26]~q ;
wire \reg_file|Mux5~8_combout ;
wire \reg_file|registers[12][26]~q ;
wire \reg_file|registers[14][26]~q ;
wire \reg_file|registers[15][26]~q ;
wire \reg_file|registers[13][26]~q ;
wire \reg_file|Mux5~7_combout ;
wire \reg_file|registers[10][26]~q ;
wire \reg_file|registers[11][26]~q ;
wire \reg_file|registers[9][26]~q ;
wire \reg_file|registers[8][26]~feeder_combout ;
wire \reg_file|registers[8][26]~q ;
wire \reg_file|Mux5~5_combout ;
wire \reg_file|Mux5~9_combout ;
wire \reg_file|registers[28][26]~q ;
wire \reg_file|registers[16][26]~q ;
wire \reg_file|registers[20][26]~q ;
wire \reg_file|registers[24][26]~q ;
wire \reg_file|Mux5~0_combout ;
wire \reg_file|registers[23][26]~feeder_combout ;
wire \reg_file|registers[23][26]~q ;
wire \reg_file|registers[27][26]~q ;
wire \reg_file|registers[31][26]~q ;
wire \reg_file|registers[19][26]~feeder_combout ;
wire \reg_file|registers[19][26]~q ;
wire \reg_file|Mux5~3_combout ;
wire \reg_file|registers[25][26]~q ;
wire \reg_file|registers[29][26]~q ;
wire \reg_file|registers[21][26]~q ;
wire \reg_file|registers[17][26]~q ;
wire \reg_file|Mux5~1_combout ;
wire \reg_file|registers[30][26]~q ;
wire \reg_file|registers[18][26]~q ;
wire \reg_file|registers[26][26]~q ;
wire \reg_file|registers[22][26]~feeder_combout ;
wire \reg_file|registers[22][26]~q ;
wire \reg_file|Mux5~2_combout ;
wire \reg_file|Mux5~4_combout ;
wire \reg_file|Mux5~10_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \spc_IFID[27]~feeder_combout ;
wire \spc_IDEX[27]~feeder_combout ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \mux_jr|output[27]~26_combout ;
wire \mux_jal|output[27]~27_combout ;
wire \reg_file|registers[17][27]~feeder_combout ;
wire \reg_file|registers[17][27]~q ;
wire \reg_file|registers[29][27]~q ;
wire \reg_file|registers[21][27]~q ;
wire \reg_file|registers[25][27]~feeder_combout ;
wire \reg_file|registers[25][27]~q ;
wire \reg_file|Mux4~1_combout ;
wire \reg_file|registers[30][27]~q ;
wire \reg_file|registers[22][27]~feeder_combout ;
wire \reg_file|registers[22][27]~q ;
wire \reg_file|registers[26][27]~q ;
wire \reg_file|registers[18][27]~feeder_combout ;
wire \reg_file|registers[18][27]~q ;
wire \reg_file|Mux4~2_combout ;
wire \reg_file|registers[27][27]~feeder_combout ;
wire \reg_file|registers[27][27]~q ;
wire \reg_file|registers[23][27]~feeder_combout ;
wire \reg_file|registers[23][27]~q ;
wire \reg_file|registers[31][27]~q ;
wire \reg_file|registers[19][27]~q ;
wire \reg_file|Mux4~3_combout ;
wire \reg_file|registers[24][27]~feeder_combout ;
wire \reg_file|registers[24][27]~q ;
wire \reg_file|registers[28][27]~q ;
wire \reg_file|registers[20][27]~q ;
wire \reg_file|registers[16][27]~q ;
wire \reg_file|Mux4~0_combout ;
wire \reg_file|Mux4~4_combout ;
wire \reg_file|registers[8][27]~q ;
wire \reg_file|registers[10][27]~q ;
wire \reg_file|registers[11][27]~q ;
wire \reg_file|registers[9][27]~feeder_combout ;
wire \reg_file|registers[9][27]~q ;
wire \reg_file|Mux4~5_combout ;
wire \reg_file|registers[4][27]~q ;
wire \reg_file|registers[6][27]~q ;
wire \reg_file|registers[5][27]~q ;
wire \reg_file|registers[7][27]~feeder_combout ;
wire \reg_file|registers[7][27]~q ;
wire \reg_file|Mux4~8_combout ;
wire \reg_file|registers[14][27]~q ;
wire \reg_file|registers[13][27]~q ;
wire \reg_file|registers[15][27]~q ;
wire \reg_file|registers[12][27]~feeder_combout ;
wire \reg_file|registers[12][27]~q ;
wire \reg_file|Mux4~7_combout ;
wire \reg_file|registers[0][27]~q ;
wire \reg_file|registers[2][27]~q ;
wire \reg_file|registers[3][27]~q ;
wire \reg_file|registers[1][27]~q ;
wire \reg_file|Mux4~6_combout ;
wire \reg_file|Mux4~9_combout ;
wire \reg_file|Mux4~10_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \Add1~102 ;
wire \Add1~105_sumout ;
wire \mux_jr|output[28]~27_combout ;
wire \spc_EXMEM[28]~feeder_combout ;
wire \mux_jal|output[28]~28_combout ;
wire \reg_file|registers[21][28]~q ;
wire \reg_file|registers[29][28]~q ;
wire \reg_file|registers[25][28]~q ;
wire \reg_file|registers[17][28]~q ;
wire \reg_file|Mux3~1_combout ;
wire \reg_file|registers[22][28]~feeder_combout ;
wire \reg_file|registers[22][28]~q ;
wire \reg_file|registers[18][28]~feeder_combout ;
wire \reg_file|registers[18][28]~q ;
wire \reg_file|registers[30][28]~q ;
wire \reg_file|registers[26][28]~q ;
wire \reg_file|Mux3~2_combout ;
wire \reg_file|registers[23][28]~feeder_combout ;
wire \reg_file|registers[23][28]~q ;
wire \reg_file|registers[27][28]~q ;
wire \reg_file|registers[31][28]~q ;
wire \reg_file|registers[19][28]~q ;
wire \reg_file|Mux3~3_combout ;
wire \reg_file|registers[20][28]~q ;
wire \reg_file|registers[16][28]~q ;
wire \reg_file|registers[28][28]~q ;
wire \reg_file|registers[24][28]~feeder_combout ;
wire \reg_file|registers[24][28]~q ;
wire \reg_file|Mux3~0_combout ;
wire \reg_file|Mux3~4_combout ;
wire \reg_file|registers[10][28]~q ;
wire \reg_file|registers[8][28]~feeder_combout ;
wire \reg_file|registers[8][28]~q ;
wire \reg_file|registers[11][28]~q ;
wire \reg_file|registers[9][28]~q ;
wire \reg_file|Mux3~5_combout ;
wire \reg_file|registers[3][28]~q ;
wire \reg_file|registers[2][28]~q ;
wire \reg_file|registers[1][28]~feeder_combout ;
wire \reg_file|registers[1][28]~q ;
wire \reg_file|registers[0][28]~q ;
wire \reg_file|Mux3~6_combout ;
wire \reg_file|registers[5][28]~q ;
wire \reg_file|registers[6][28]~q ;
wire \reg_file|registers[4][28]~q ;
wire \reg_file|registers[7][28]~q ;
wire \reg_file|Mux3~8_combout ;
wire \reg_file|registers[14][28]~q ;
wire \reg_file|registers[13][28]~feeder_combout ;
wire \reg_file|registers[13][28]~q ;
wire \reg_file|registers[12][28]~feeder_combout ;
wire \reg_file|registers[12][28]~q ;
wire \reg_file|registers[15][28]~q ;
wire \reg_file|Mux3~7_combout ;
wire \reg_file|Mux3~9_combout ;
wire \reg_file|Mux3~10_combout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \Add1~106 ;
wire \Add1~109_sumout ;
wire \spc_IDEX[29]~feeder_combout ;
wire \mux_jr|output[29]~28_combout ;
wire \mux_jal|output[29]~29_combout ;
wire \reg_file|registers[22][29]~q ;
wire \reg_file|registers[26][29]~q ;
wire \reg_file|registers[18][29]~feeder_combout ;
wire \reg_file|registers[18][29]~q ;
wire \reg_file|registers[30][29]~q ;
wire \reg_file|Mux2~2_combout ;
wire \reg_file|registers[23][29]~q ;
wire \reg_file|registers[27][29]~q ;
wire \reg_file|registers[31][29]~q ;
wire \reg_file|registers[19][29]~q ;
wire \reg_file|Mux2~3_combout ;
wire \reg_file|registers[21][29]~q ;
wire \reg_file|registers[29][29]~q ;
wire \reg_file|registers[17][29]~q ;
wire \reg_file|registers[25][29]~q ;
wire \reg_file|Mux2~1_combout ;
wire \reg_file|registers[24][29]~feeder_combout ;
wire \reg_file|registers[24][29]~q ;
wire \reg_file|registers[20][29]~q ;
wire \reg_file|registers[28][29]~feeder_combout ;
wire \reg_file|registers[28][29]~q ;
wire \reg_file|registers[16][29]~q ;
wire \reg_file|Mux2~0_combout ;
wire \reg_file|Mux2~4_combout ;
wire \reg_file|registers[7][29]~q ;
wire \reg_file|registers[4][29]~q ;
wire \reg_file|registers[6][29]~q ;
wire \reg_file|registers[5][29]~q ;
wire \reg_file|Mux2~8_combout ;
wire \reg_file|registers[13][29]~q ;
wire \reg_file|registers[14][29]~q ;
wire \reg_file|registers[12][29]~feeder_combout ;
wire \reg_file|registers[12][29]~q ;
wire \reg_file|registers[15][29]~q ;
wire \reg_file|Mux2~7_combout ;
wire \reg_file|registers[9][29]~q ;
wire \reg_file|registers[10][29]~q ;
wire \reg_file|registers[11][29]~q ;
wire \reg_file|registers[8][29]~q ;
wire \reg_file|Mux2~5_combout ;
wire \reg_file|registers[2][29]~q ;
wire \reg_file|registers[1][29]~feeder_combout ;
wire \reg_file|registers[1][29]~q ;
wire \reg_file|registers[3][29]~q ;
wire \reg_file|registers[0][29]~feeder_combout ;
wire \reg_file|registers[0][29]~q ;
wire \reg_file|Mux2~6_combout ;
wire \reg_file|Mux2~9_combout ;
wire \reg_file|Mux2~10_combout ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \Add1~110 ;
wire \Add1~113_sumout ;
wire \mux_jr|output[30]~29_combout ;
wire \mux_jal|output[30]~30_combout ;
wire \reg_file|registers[30][30]~q ;
wire \reg_file|registers[18][30]~feeder_combout ;
wire \reg_file|registers[18][30]~q ;
wire \reg_file|registers[26][30]~q ;
wire \reg_file|registers[22][30]~feeder_combout ;
wire \reg_file|registers[22][30]~q ;
wire \reg_file|Mux1~2_combout ;
wire \reg_file|registers[16][30]~q ;
wire \reg_file|registers[28][30]~q ;
wire \reg_file|registers[20][30]~q ;
wire \reg_file|registers[24][30]~feeder_combout ;
wire \reg_file|registers[24][30]~q ;
wire \reg_file|Mux1~0_combout ;
wire \reg_file|registers[29][30]~q ;
wire \reg_file|registers[17][30]~feeder_combout ;
wire \reg_file|registers[17][30]~q ;
wire \reg_file|registers[21][30]~q ;
wire \reg_file|registers[25][30]~q ;
wire \reg_file|Mux1~1_combout ;
wire \reg_file|registers[27][30]~q ;
wire \reg_file|registers[23][30]~q ;
wire \reg_file|registers[31][30]~q ;
wire \reg_file|registers[19][30]~feeder_combout ;
wire \reg_file|registers[19][30]~q ;
wire \reg_file|Mux1~3_combout ;
wire \reg_file|Mux1~4_combout ;
wire \reg_file|registers[7][30]~q ;
wire \reg_file|registers[5][30]~q ;
wire \reg_file|registers[6][30]~q ;
wire \reg_file|registers[4][30]~feeder_combout ;
wire \reg_file|registers[4][30]~q ;
wire \reg_file|Mux1~8_combout ;
wire \reg_file|registers[3][30]~q ;
wire \reg_file|registers[2][30]~q ;
wire \reg_file|registers[0][30]~feeder_combout ;
wire \reg_file|registers[0][30]~q ;
wire \reg_file|registers[1][30]~q ;
wire \reg_file|Mux1~6_combout ;
wire \reg_file|registers[8][30]~q ;
wire \reg_file|registers[10][30]~q ;
wire \reg_file|registers[11][30]~q ;
wire \reg_file|registers[9][30]~feeder_combout ;
wire \reg_file|registers[9][30]~q ;
wire \reg_file|Mux1~5_combout ;
wire \reg_file|registers[14][30]~q ;
wire \reg_file|registers[12][30]~q ;
wire \reg_file|registers[15][30]~q ;
wire \reg_file|registers[13][30]~feeder_combout ;
wire \reg_file|registers[13][30]~q ;
wire \reg_file|Mux1~7_combout ;
wire \reg_file|Mux1~9_combout ;
wire \reg_file|Mux1~10_combout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \Add1~114 ;
wire \Add1~117_sumout ;
wire \mux_jr|output[31]~30_combout ;
wire \mux_jal|output[31]~31_combout ;
wire \reg_file|registers[25][31]~q ;
wire \reg_file|registers[29][31]~q ;
wire \reg_file|registers[21][31]~q ;
wire \reg_file|registers[17][31]~q ;
wire \reg_file|Mux0~1_combout ;
wire \reg_file|registers[19][31]~feeder_combout ;
wire \reg_file|registers[19][31]~q ;
wire \reg_file|registers[27][31]~q ;
wire \reg_file|registers[31][31]~q ;
wire \reg_file|registers[23][31]~feeder_combout ;
wire \reg_file|registers[23][31]~q ;
wire \reg_file|Mux0~3_combout ;
wire \reg_file|registers[18][31]~feeder_combout ;
wire \reg_file|registers[18][31]~q ;
wire \reg_file|registers[30][31]~feeder_combout ;
wire \reg_file|registers[30][31]~q ;
wire \reg_file|registers[26][31]~q ;
wire \reg_file|registers[22][31]~feeder_combout ;
wire \reg_file|registers[22][31]~q ;
wire \reg_file|Mux0~2_combout ;
wire \reg_file|registers[28][31]~q ;
wire \reg_file|registers[24][31]~q ;
wire \reg_file|registers[20][31]~q ;
wire \reg_file|registers[16][31]~feeder_combout ;
wire \reg_file|registers[16][31]~q ;
wire \reg_file|Mux0~0_combout ;
wire \reg_file|Mux0~4_combout ;
wire \reg_file|registers[10][31]~q ;
wire \reg_file|registers[9][31]~feeder_combout ;
wire \reg_file|registers[9][31]~q ;
wire \reg_file|registers[11][31]~feeder_combout ;
wire \reg_file|registers[11][31]~q ;
wire \reg_file|registers[8][31]~q ;
wire \reg_file|Mux0~5_combout ;
wire \reg_file|registers[3][31]~q ;
wire \reg_file|registers[2][31]~q ;
wire \reg_file|registers[0][31]~feeder_combout ;
wire \reg_file|registers[0][31]~q ;
wire \reg_file|registers[1][31]~q ;
wire \reg_file|Mux0~6_combout ;
wire \reg_file|registers[15][31]~feeder_combout ;
wire \reg_file|registers[15][31]~q ;
wire \reg_file|registers[13][31]~feeder_combout ;
wire \reg_file|registers[13][31]~q ;
wire \reg_file|registers[14][31]~q ;
wire \reg_file|registers[12][31]~feeder_combout ;
wire \reg_file|registers[12][31]~q ;
wire \reg_file|Mux0~7_combout ;
wire \reg_file|registers[5][31]~q ;
wire \reg_file|registers[7][31]~q ;
wire \reg_file|registers[6][31]~q ;
wire \reg_file|registers[4][31]~q ;
wire \reg_file|Mux0~8_combout ;
wire \reg_file|Mux0~9_combout ;
wire \reg_file|Mux0~10_combout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \reg_file|Mux63~0_combout ;
wire \reg_file|Mux63~1_combout ;
wire \reg_file|Mux63~3_combout ;
wire \reg_file|Mux63~2_combout ;
wire \reg_file|Mux63~4_combout ;
wire \reg_file|Mux63~8_combout ;
wire \reg_file|Mux63~5_combout ;
wire \reg_file|Mux63~6_combout ;
wire \reg_file|Mux63~7_combout ;
wire \reg_file|Mux63~9_combout ;
wire \reg_file|Mux63~10_combout ;
wire \reg_file|Mux62~1_combout ;
wire \reg_file|Mux62~3_combout ;
wire \reg_file|Mux62~2_combout ;
wire \reg_file|Mux62~0_combout ;
wire \reg_file|Mux62~4_combout ;
wire \reg_file|Mux62~7_combout ;
wire \reg_file|Mux62~8_combout ;
wire \reg_file|Mux62~5_combout ;
wire \reg_file|Mux62~6_combout ;
wire \reg_file|Mux62~9_combout ;
wire \reg_file|Mux62~10_combout ;
wire \reg_file|Mux61~1_combout ;
wire \reg_file|Mux61~3_combout ;
wire \reg_file|Mux61~2_combout ;
wire \reg_file|Mux61~0_combout ;
wire \reg_file|Mux61~4_combout ;
wire \reg_file|Mux61~8_combout ;
wire \reg_file|Mux61~7_combout ;
wire \reg_file|Mux61~6_combout ;
wire \reg_file|Mux61~5_combout ;
wire \reg_file|Mux61~9_combout ;
wire \reg_file|Mux61~10_combout ;
wire \reg_file|Mux60~1_combout ;
wire \reg_file|Mux60~0_combout ;
wire \reg_file|Mux60~2_combout ;
wire \reg_file|Mux60~3_combout ;
wire \reg_file|Mux60~4_combout ;
wire \reg_file|Mux60~6_combout ;
wire \reg_file|Mux60~5_combout ;
wire \reg_file|Mux60~7_combout ;
wire \reg_file|Mux60~8_combout ;
wire \reg_file|Mux60~9_combout ;
wire \reg_file|Mux60~10_combout ;
wire \reg_file|Mux59~0_combout ;
wire \reg_file|Mux59~3_combout ;
wire \reg_file|Mux59~2_combout ;
wire \reg_file|Mux59~1_combout ;
wire \reg_file|Mux59~4_combout ;
wire \reg_file|Mux59~8_combout ;
wire \reg_file|Mux59~5_combout ;
wire \reg_file|Mux59~6_combout ;
wire \reg_file|Mux59~7_combout ;
wire \reg_file|Mux59~9_combout ;
wire \reg_file|Mux59~10_combout ;
wire \reg_file|Mux58~2_combout ;
wire \reg_file|Mux58~0_combout ;
wire \reg_file|Mux58~3_combout ;
wire \reg_file|Mux58~1_combout ;
wire \reg_file|Mux58~4_combout ;
wire \reg_file|Mux58~8_combout ;
wire \reg_file|Mux58~7_combout ;
wire \reg_file|Mux58~6_combout ;
wire \reg_file|Mux58~5_combout ;
wire \reg_file|Mux58~9_combout ;
wire \reg_file|Mux58~10_combout ;
wire \reg_file|Mux57~5_combout ;
wire \reg_file|Mux57~7_combout ;
wire \reg_file|Mux57~6_combout ;
wire \reg_file|Mux57~8_combout ;
wire \reg_file|Mux57~9_combout ;
wire \reg_file|Mux57~2_combout ;
wire \reg_file|Mux57~3_combout ;
wire \reg_file|Mux57~0_combout ;
wire \reg_file|Mux57~1_combout ;
wire \reg_file|Mux57~4_combout ;
wire \reg_file|Mux57~10_combout ;
wire \reg_file|Mux56~1_combout ;
wire \reg_file|Mux56~2_combout ;
wire \reg_file|Mux56~0_combout ;
wire \reg_file|Mux56~3_combout ;
wire \reg_file|Mux56~4_combout ;
wire \reg_file|Mux56~6_combout ;
wire \reg_file|Mux56~5_combout ;
wire \reg_file|Mux56~8_combout ;
wire \reg_file|Mux56~7_combout ;
wire \reg_file|Mux56~9_combout ;
wire \reg_file|Mux56~10_combout ;
wire \reg_file|Mux55~3_combout ;
wire \reg_file|Mux55~2_combout ;
wire \reg_file|Mux55~1_combout ;
wire \reg_file|Mux55~0_combout ;
wire \reg_file|Mux55~4_combout ;
wire \reg_file|Mux55~8_combout ;
wire \reg_file|Mux55~7_combout ;
wire \reg_file|Mux55~6_combout ;
wire \reg_file|Mux55~5_combout ;
wire \reg_file|Mux55~9_combout ;
wire \reg_file|Mux55~10_combout ;
wire \reg_file|Mux54~3_combout ;
wire \reg_file|Mux54~1_combout ;
wire \reg_file|Mux54~2_combout ;
wire \reg_file|Mux54~0_combout ;
wire \reg_file|Mux54~4_combout ;
wire \reg_file|Mux54~7_combout ;
wire \reg_file|Mux54~8_combout ;
wire \reg_file|Mux54~5_combout ;
wire \reg_file|Mux54~6_combout ;
wire \reg_file|Mux54~9_combout ;
wire \reg_file|Mux54~10_combout ;
wire \reg_file|Mux53~5_combout ;
wire \reg_file|Mux53~8_combout ;
wire \reg_file|Mux53~7_combout ;
wire \reg_file|Mux53~6_combout ;
wire \reg_file|Mux53~9_combout ;
wire \reg_file|Mux53~2_combout ;
wire \reg_file|Mux53~1_combout ;
wire \reg_file|Mux53~0_combout ;
wire \reg_file|Mux53~3_combout ;
wire \reg_file|Mux53~4_combout ;
wire \reg_file|Mux53~10_combout ;
wire \reg_file|Mux52~7_combout ;
wire \reg_file|Mux52~8_combout ;
wire \reg_file|Mux52~5_combout ;
wire \reg_file|Mux52~6_combout ;
wire \reg_file|Mux52~9_combout ;
wire \reg_file|Mux52~3_combout ;
wire \reg_file|Mux52~1_combout ;
wire \reg_file|Mux52~2_combout ;
wire \reg_file|Mux52~0_combout ;
wire \reg_file|Mux52~4_combout ;
wire \reg_file|Mux52~10_combout ;
wire \reg_file|Mux51~0_combout ;
wire \reg_file|Mux51~2_combout ;
wire \reg_file|Mux51~3_combout ;
wire \reg_file|Mux51~1_combout ;
wire \reg_file|Mux51~4_combout ;
wire \reg_file|Mux51~6_combout ;
wire \reg_file|Mux51~5_combout ;
wire \reg_file|Mux51~7_combout ;
wire \reg_file|Mux51~8_combout ;
wire \reg_file|Mux51~9_combout ;
wire \reg_file|Mux51~10_combout ;
wire \reg_file|Mux50~8_combout ;
wire \reg_file|Mux50~5_combout ;
wire \reg_file|Mux50~6_combout ;
wire \reg_file|Mux50~7_combout ;
wire \reg_file|Mux50~9_combout ;
wire \reg_file|Mux50~1_combout ;
wire \reg_file|Mux50~2_combout ;
wire \reg_file|Mux50~0_combout ;
wire \reg_file|Mux50~3_combout ;
wire \reg_file|Mux50~4_combout ;
wire \reg_file|Mux50~10_combout ;
wire \reg_file|Mux49~1_combout ;
wire \reg_file|Mux49~0_combout ;
wire \reg_file|Mux49~3_combout ;
wire \reg_file|Mux49~2_combout ;
wire \reg_file|Mux49~4_combout ;
wire \reg_file|Mux49~6_combout ;
wire \reg_file|Mux49~8_combout ;
wire \reg_file|Mux49~5_combout ;
wire \reg_file|Mux49~7_combout ;
wire \reg_file|Mux49~9_combout ;
wire \reg_file|Mux49~10_combout ;
wire \reg_file|Mux48~3_combout ;
wire \reg_file|Mux48~1_combout ;
wire \reg_file|Mux48~2_combout ;
wire \reg_file|Mux48~0_combout ;
wire \reg_file|Mux48~4_combout ;
wire \reg_file|Mux48~6_combout ;
wire \reg_file|Mux48~8_combout ;
wire \reg_file|Mux48~5_combout ;
wire \reg_file|Mux48~7_combout ;
wire \reg_file|Mux48~9_combout ;
wire \reg_file|Mux48~10_combout ;
wire \reg_file|Mux47~8_combout ;
wire \reg_file|Mux47~7_combout ;
wire \reg_file|Mux47~5_combout ;
wire \reg_file|Mux47~6_combout ;
wire \reg_file|Mux47~9_combout ;
wire \reg_file|Mux47~2_combout ;
wire \reg_file|Mux47~0_combout ;
wire \reg_file|Mux47~3_combout ;
wire \reg_file|Mux47~1_combout ;
wire \reg_file|Mux47~4_combout ;
wire \reg_file|Mux47~10_combout ;
wire \reg_file|Mux46~1_combout ;
wire \reg_file|Mux46~2_combout ;
wire \reg_file|Mux46~3_combout ;
wire \reg_file|Mux46~0_combout ;
wire \reg_file|Mux46~4_combout ;
wire \reg_file|Mux46~6_combout ;
wire \reg_file|Mux46~5_combout ;
wire \reg_file|Mux46~8_combout ;
wire \reg_file|Mux46~7_combout ;
wire \reg_file|Mux46~9_combout ;
wire \reg_file|Mux46~10_combout ;
wire \reg_file|Mux45~1_combout ;
wire \reg_file|Mux45~0_combout ;
wire \reg_file|Mux45~2_combout ;
wire \reg_file|Mux45~3_combout ;
wire \reg_file|Mux45~4_combout ;
wire \reg_file|Mux45~6_combout ;
wire \reg_file|Mux45~8_combout ;
wire \reg_file|Mux45~5_combout ;
wire \reg_file|Mux45~7_combout ;
wire \reg_file|Mux45~9_combout ;
wire \reg_file|Mux45~10_combout ;
wire \reg_file|Mux44~0_combout ;
wire \reg_file|Mux44~2_combout ;
wire \reg_file|Mux44~3_combout ;
wire \reg_file|Mux44~1_combout ;
wire \reg_file|Mux44~4_combout ;
wire \reg_file|Mux44~7_combout ;
wire \reg_file|Mux44~5_combout ;
wire \reg_file|Mux44~8_combout ;
wire \reg_file|Mux44~6_combout ;
wire \reg_file|Mux44~9_combout ;
wire \reg_file|Mux44~10_combout ;
wire \reg_file|Mux43~8_combout ;
wire \reg_file|Mux43~6_combout ;
wire \reg_file|Mux43~7_combout ;
wire \reg_file|Mux43~5_combout ;
wire \reg_file|Mux43~9_combout ;
wire \reg_file|Mux43~3_combout ;
wire \reg_file|Mux43~0_combout ;
wire \reg_file|Mux43~1_combout ;
wire \reg_file|Mux43~2_combout ;
wire \reg_file|Mux43~4_combout ;
wire \reg_file|Mux43~10_combout ;
wire \reg_file|Mux42~0_combout ;
wire \reg_file|Mux42~1_combout ;
wire \reg_file|Mux42~2_combout ;
wire \reg_file|Mux42~3_combout ;
wire \reg_file|Mux42~4_combout ;
wire \reg_file|Mux42~8_combout ;
wire \reg_file|Mux42~5_combout ;
wire \reg_file|Mux42~7_combout ;
wire \reg_file|Mux42~6_combout ;
wire \reg_file|Mux42~9_combout ;
wire \reg_file|Mux42~10_combout ;
wire \reg_file|Mux41~5_combout ;
wire \reg_file|Mux41~6_combout ;
wire \reg_file|Mux41~8_combout ;
wire \reg_file|Mux41~7_combout ;
wire \reg_file|Mux41~9_combout ;
wire \reg_file|Mux41~0_combout ;
wire \reg_file|Mux41~1_combout ;
wire \reg_file|Mux41~3_combout ;
wire \reg_file|Mux41~2_combout ;
wire \reg_file|Mux41~4_combout ;
wire \reg_file|Mux41~10_combout ;
wire \reg_file|Mux40~2_combout ;
wire \reg_file|Mux40~0_combout ;
wire \reg_file|Mux40~3_combout ;
wire \reg_file|Mux40~1_combout ;
wire \reg_file|Mux40~4_combout ;
wire \reg_file|Mux40~8_combout ;
wire \reg_file|Mux40~6_combout ;
wire \reg_file|Mux40~7_combout ;
wire \reg_file|Mux40~5_combout ;
wire \reg_file|Mux40~9_combout ;
wire \reg_file|Mux40~10_combout ;
wire \reg_file|Mux39~1_combout ;
wire \reg_file|Mux39~3_combout ;
wire \reg_file|Mux39~0_combout ;
wire \reg_file|Mux39~2_combout ;
wire \reg_file|Mux39~4_combout ;
wire \reg_file|Mux39~6_combout ;
wire \reg_file|Mux39~8_combout ;
wire \reg_file|Mux39~7_combout ;
wire \reg_file|Mux39~5_combout ;
wire \reg_file|Mux39~9_combout ;
wire \reg_file|Mux39~10_combout ;
wire \reg_file|Mux38~5_combout ;
wire \reg_file|Mux38~6_combout ;
wire \reg_file|Mux38~7_combout ;
wire \reg_file|Mux38~8_combout ;
wire \reg_file|Mux38~9_combout ;
wire \reg_file|Mux38~2_combout ;
wire \reg_file|Mux38~1_combout ;
wire \reg_file|Mux38~0_combout ;
wire \reg_file|Mux38~3_combout ;
wire \reg_file|Mux38~4_combout ;
wire \reg_file|Mux38~10_combout ;
wire \reg_file|Mux37~1_combout ;
wire \reg_file|Mux37~2_combout ;
wire \reg_file|Mux37~3_combout ;
wire \reg_file|Mux37~0_combout ;
wire \reg_file|Mux37~4_combout ;
wire \reg_file|Mux37~8_combout ;
wire \reg_file|Mux37~5_combout ;
wire \reg_file|Mux37~7_combout ;
wire \reg_file|Mux37~6_combout ;
wire \reg_file|Mux37~9_combout ;
wire \reg_file|Mux37~10_combout ;
wire \reg_file|Mux36~3_combout ;
wire \reg_file|Mux36~2_combout ;
wire \reg_file|Mux36~0_combout ;
wire \reg_file|Mux36~1_combout ;
wire \reg_file|Mux36~4_combout ;
wire \reg_file|Mux36~7_combout ;
wire \reg_file|Mux36~6_combout ;
wire \reg_file|Mux36~5_combout ;
wire \reg_file|Mux36~8_combout ;
wire \reg_file|Mux36~9_combout ;
wire \reg_file|Mux36~10_combout ;
wire \reg_file|Mux35~3_combout ;
wire \reg_file|Mux35~0_combout ;
wire \reg_file|Mux35~2_combout ;
wire \reg_file|Mux35~1_combout ;
wire \reg_file|Mux35~4_combout ;
wire \reg_file|Mux35~7_combout ;
wire \reg_file|Mux35~6_combout ;
wire \reg_file|Mux35~8_combout ;
wire \reg_file|Mux35~5_combout ;
wire \reg_file|Mux35~9_combout ;
wire \reg_file|Mux35~10_combout ;
wire \reg_file|Mux34~7_combout ;
wire \reg_file|Mux34~6_combout ;
wire \reg_file|Mux34~5_combout ;
wire \reg_file|Mux34~8_combout ;
wire \reg_file|Mux34~9_combout ;
wire \reg_file|Mux34~0_combout ;
wire \reg_file|Mux34~2_combout ;
wire \reg_file|Mux34~3_combout ;
wire \reg_file|Mux34~1_combout ;
wire \reg_file|Mux34~4_combout ;
wire \reg_file|Mux34~10_combout ;
wire \reg_file|Mux33~1_combout ;
wire \reg_file|Mux33~3_combout ;
wire \reg_file|Mux33~0_combout ;
wire \reg_file|Mux33~2_combout ;
wire \reg_file|Mux33~4_combout ;
wire \reg_file|Mux33~8_combout ;
wire \reg_file|Mux33~5_combout ;
wire \reg_file|Mux33~7_combout ;
wire \reg_file|Mux33~6_combout ;
wire \reg_file|Mux33~9_combout ;
wire \reg_file|Mux33~10_combout ;
wire \reg_file|Mux32~2_combout ;
wire \reg_file|Mux32~3_combout ;
wire \reg_file|Mux32~1_combout ;
wire \reg_file|Mux32~0_combout ;
wire \reg_file|Mux32~4_combout ;
wire \reg_file|Mux32~7_combout ;
wire \reg_file|Mux32~5_combout ;
wire \reg_file|Mux32~6_combout ;
wire \reg_file|Mux32~8_combout ;
wire \reg_file|Mux32~9_combout ;
wire \reg_file|Mux32~10_combout ;
wire \main_alu_out[0]~reg0_q ;
wire \main_alu_out[1]~reg0_q ;
wire \main_alu_out[2]~reg0feeder_combout ;
wire \main_alu_out[2]~reg0_q ;
wire \main_alu_out[3]~reg0_q ;
wire \main_alu_out[4]~reg0_q ;
wire \main_alu_out[5]~reg0_q ;
wire \main_alu_out[6]~reg0_q ;
wire \main_alu_out[7]~reg0feeder_combout ;
wire \main_alu_out[7]~reg0_q ;
wire \main_alu_out[8]~reg0_q ;
wire \main_alu_out[9]~reg0feeder_combout ;
wire \main_alu_out[9]~reg0_q ;
wire \main_alu_out[10]~reg0feeder_combout ;
wire \main_alu_out[10]~reg0_q ;
wire \main_alu_out[11]~reg0_q ;
wire \main_alu_out[12]~reg0feeder_combout ;
wire \main_alu_out[12]~reg0_q ;
wire \main_alu_out[13]~reg0_q ;
wire \main_alu_out[14]~reg0_q ;
wire \main_alu_out[15]~reg0_q ;
wire \main_alu_out[16]~reg0_q ;
wire \main_alu_out[17]~reg0feeder_combout ;
wire \main_alu_out[17]~reg0_q ;
wire \main_alu_out[18]~reg0_q ;
wire \main_alu_out[19]~reg0feeder_combout ;
wire \main_alu_out[19]~reg0_q ;
wire \main_alu_out[20]~reg0_q ;
wire \main_alu_out[21]~reg0_q ;
wire \main_alu_out[22]~reg0_q ;
wire \main_alu_out[23]~reg0_q ;
wire \main_alu_out[24]~reg0_q ;
wire \main_alu_out[25]~reg0_q ;
wire \main_alu_out[26]~reg0_q ;
wire \main_alu_out[27]~reg0_q ;
wire \main_alu_out[28]~reg0_q ;
wire \main_alu_out[29]~reg0_q ;
wire \main_alu_out[30]~reg0_q ;
wire \main_alu_out[31]~reg0_q ;
wire [31:0] \pc_mips|pc_output ;
wire [31:0] sinstruction_IFID;
wire [31:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [31:0] spc_MEMWB;
wire [31:0] spc_IFID;
wire [31:0] spc_IDEX;
wire [31:0] sreaddata1_IDEX;
wire [31:0] spc_EXMEM;
wire [3:0] salucontrol_IDEX;
wire [31:0] \alu_main|Result ;

wire [39:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [8] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \rom|altsyncram_component|auto_generated|q_a [9] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \rom|altsyncram_component|auto_generated|q_a [10] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \rom|altsyncram_component|auto_generated|q_a [11] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \rom|altsyncram_component|auto_generated|q_a [12] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \rom|altsyncram_component|auto_generated|q_a [13] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \rom|altsyncram_component|auto_generated|q_a [14] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \rom|altsyncram_component|auto_generated|q_a [15] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \rom|altsyncram_component|auto_generated|q_a [16] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \rom|altsyncram_component|auto_generated|q_a [17] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \rom|altsyncram_component|auto_generated|q_a [18] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \rom|altsyncram_component|auto_generated|q_a [19] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \rom|altsyncram_component|auto_generated|q_a [20] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \rom|altsyncram_component|auto_generated|q_a [21] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \rom|altsyncram_component|auto_generated|q_a [22] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \rom|altsyncram_component|auto_generated|q_a [23] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \rom|altsyncram_component|auto_generated|q_a [24] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \rom|altsyncram_component|auto_generated|q_a [25] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \rom|altsyncram_component|auto_generated|q_a [26] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \rom|altsyncram_component|auto_generated|q_a [27] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \rom|altsyncram_component|auto_generated|q_a [28] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \rom|altsyncram_component|auto_generated|q_a [29] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \rom|altsyncram_component|auto_generated|q_a [30] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \rom|altsyncram_component|auto_generated|q_a [31] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \PC_out[0]~output (
	.i(\pc_mips|pc_output [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[0]),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
defparam \PC_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \PC_out[1]~output (
	.i(\pc_mips|pc_output [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[1]),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
defparam \PC_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \PC_out[2]~output (
	.i(\Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[2]),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
defparam \PC_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \PC_out[3]~output (
	.i(\Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[3]),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
defparam \PC_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \PC_out[4]~output (
	.i(\Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[4]),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
defparam \PC_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \PC_out[5]~output (
	.i(\Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[5]),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
defparam \PC_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \PC_out[6]~output (
	.i(\Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[6]),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
defparam \PC_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \PC_out[7]~output (
	.i(\Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[7]),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
defparam \PC_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \PC_out[8]~output (
	.i(\Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[8]),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
defparam \PC_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \PC_out[9]~output (
	.i(\Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[9]),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
defparam \PC_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \PC_out[10]~output (
	.i(\Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[10]),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
defparam \PC_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \PC_out[11]~output (
	.i(\Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[11]),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
defparam \PC_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \PC_out[12]~output (
	.i(\Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[12]),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
defparam \PC_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \PC_out[13]~output (
	.i(\Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[13]),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
defparam \PC_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \PC_out[14]~output (
	.i(\Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[14]),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
defparam \PC_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \PC_out[15]~output (
	.i(\Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[15]),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
defparam \PC_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \PC_out[16]~output (
	.i(\Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[16]),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
defparam \PC_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \PC_out[17]~output (
	.i(\Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[17]),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
defparam \PC_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \PC_out[18]~output (
	.i(\Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[18]),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
defparam \PC_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \PC_out[19]~output (
	.i(\Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[19]),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
defparam \PC_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \PC_out[20]~output (
	.i(\Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[20]),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
defparam \PC_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \PC_out[21]~output (
	.i(\Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[21]),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
defparam \PC_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \PC_out[22]~output (
	.i(\Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[22]),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
defparam \PC_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \PC_out[23]~output (
	.i(\Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[23]),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
defparam \PC_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \PC_out[24]~output (
	.i(\Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[24]),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
defparam \PC_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \PC_out[25]~output (
	.i(\Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[25]),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
defparam \PC_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \PC_out[26]~output (
	.i(\Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[26]),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
defparam \PC_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \PC_out[27]~output (
	.i(\Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[27]),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
defparam \PC_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \PC_out[28]~output (
	.i(\Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[28]),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
defparam \PC_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \PC_out[29]~output (
	.i(\Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[29]),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
defparam \PC_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \PC_out[30]~output (
	.i(\Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[30]),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
defparam \PC_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \PC_out[31]~output (
	.i(\Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[31]),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
defparam \PC_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \Instruction_out[0]~output (
	.i(sinstruction_IFID[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[0]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[0]~output .bus_hold = "false";
defparam \Instruction_out[0]~output .open_drain_output = "false";
defparam \Instruction_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \Instruction_out[1]~output (
	.i(sinstruction_IFID[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[1]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[1]~output .bus_hold = "false";
defparam \Instruction_out[1]~output .open_drain_output = "false";
defparam \Instruction_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \Instruction_out[2]~output (
	.i(sinstruction_IFID[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[2]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[2]~output .bus_hold = "false";
defparam \Instruction_out[2]~output .open_drain_output = "false";
defparam \Instruction_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \Instruction_out[3]~output (
	.i(sinstruction_IFID[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[3]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[3]~output .bus_hold = "false";
defparam \Instruction_out[3]~output .open_drain_output = "false";
defparam \Instruction_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \Instruction_out[4]~output (
	.i(sinstruction_IFID[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[4]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[4]~output .bus_hold = "false";
defparam \Instruction_out[4]~output .open_drain_output = "false";
defparam \Instruction_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \Instruction_out[5]~output (
	.i(sinstruction_IFID[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[5]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[5]~output .bus_hold = "false";
defparam \Instruction_out[5]~output .open_drain_output = "false";
defparam \Instruction_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \Instruction_out[6]~output (
	.i(sinstruction_IFID[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[6]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[6]~output .bus_hold = "false";
defparam \Instruction_out[6]~output .open_drain_output = "false";
defparam \Instruction_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \Instruction_out[7]~output (
	.i(sinstruction_IFID[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[7]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[7]~output .bus_hold = "false";
defparam \Instruction_out[7]~output .open_drain_output = "false";
defparam \Instruction_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N76
cyclonev_io_obuf \Instruction_out[8]~output (
	.i(sinstruction_IFID[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[8]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[8]~output .bus_hold = "false";
defparam \Instruction_out[8]~output .open_drain_output = "false";
defparam \Instruction_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Instruction_out[9]~output (
	.i(sinstruction_IFID[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[9]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[9]~output .bus_hold = "false";
defparam \Instruction_out[9]~output .open_drain_output = "false";
defparam \Instruction_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \Instruction_out[10]~output (
	.i(sinstruction_IFID[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[10]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[10]~output .bus_hold = "false";
defparam \Instruction_out[10]~output .open_drain_output = "false";
defparam \Instruction_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \Instruction_out[11]~output (
	.i(sinstruction_IFID[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[11]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[11]~output .bus_hold = "false";
defparam \Instruction_out[11]~output .open_drain_output = "false";
defparam \Instruction_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \Instruction_out[12]~output (
	.i(sinstruction_IFID[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[12]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[12]~output .bus_hold = "false";
defparam \Instruction_out[12]~output .open_drain_output = "false";
defparam \Instruction_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \Instruction_out[13]~output (
	.i(sinstruction_IFID[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[13]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[13]~output .bus_hold = "false";
defparam \Instruction_out[13]~output .open_drain_output = "false";
defparam \Instruction_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \Instruction_out[14]~output (
	.i(sinstruction_IFID[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[14]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[14]~output .bus_hold = "false";
defparam \Instruction_out[14]~output .open_drain_output = "false";
defparam \Instruction_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \Instruction_out[15]~output (
	.i(sinstruction_IFID[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[15]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[15]~output .bus_hold = "false";
defparam \Instruction_out[15]~output .open_drain_output = "false";
defparam \Instruction_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \Instruction_out[16]~output (
	.i(sinstruction_IFID[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[16]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[16]~output .bus_hold = "false";
defparam \Instruction_out[16]~output .open_drain_output = "false";
defparam \Instruction_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \Instruction_out[17]~output (
	.i(sinstruction_IFID[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[17]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[17]~output .bus_hold = "false";
defparam \Instruction_out[17]~output .open_drain_output = "false";
defparam \Instruction_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \Instruction_out[18]~output (
	.i(sinstruction_IFID[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[18]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[18]~output .bus_hold = "false";
defparam \Instruction_out[18]~output .open_drain_output = "false";
defparam \Instruction_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \Instruction_out[19]~output (
	.i(sinstruction_IFID[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[19]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[19]~output .bus_hold = "false";
defparam \Instruction_out[19]~output .open_drain_output = "false";
defparam \Instruction_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \Instruction_out[20]~output (
	.i(sinstruction_IFID[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[20]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[20]~output .bus_hold = "false";
defparam \Instruction_out[20]~output .open_drain_output = "false";
defparam \Instruction_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \Instruction_out[21]~output (
	.i(sinstruction_IFID[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[21]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[21]~output .bus_hold = "false";
defparam \Instruction_out[21]~output .open_drain_output = "false";
defparam \Instruction_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \Instruction_out[22]~output (
	.i(sinstruction_IFID[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[22]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[22]~output .bus_hold = "false";
defparam \Instruction_out[22]~output .open_drain_output = "false";
defparam \Instruction_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \Instruction_out[23]~output (
	.i(sinstruction_IFID[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[23]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[23]~output .bus_hold = "false";
defparam \Instruction_out[23]~output .open_drain_output = "false";
defparam \Instruction_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \Instruction_out[24]~output (
	.i(sinstruction_IFID[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[24]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[24]~output .bus_hold = "false";
defparam \Instruction_out[24]~output .open_drain_output = "false";
defparam \Instruction_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \Instruction_out[25]~output (
	.i(sinstruction_IFID[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[25]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[25]~output .bus_hold = "false";
defparam \Instruction_out[25]~output .open_drain_output = "false";
defparam \Instruction_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \Instruction_out[26]~output (
	.i(sinstruction_IFID[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[26]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[26]~output .bus_hold = "false";
defparam \Instruction_out[26]~output .open_drain_output = "false";
defparam \Instruction_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \Instruction_out[27]~output (
	.i(sinstruction_IFID[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[27]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[27]~output .bus_hold = "false";
defparam \Instruction_out[27]~output .open_drain_output = "false";
defparam \Instruction_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \Instruction_out[28]~output (
	.i(sinstruction_IFID[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[28]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[28]~output .bus_hold = "false";
defparam \Instruction_out[28]~output .open_drain_output = "false";
defparam \Instruction_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \Instruction_out[29]~output (
	.i(sinstruction_IFID[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[29]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[29]~output .bus_hold = "false";
defparam \Instruction_out[29]~output .open_drain_output = "false";
defparam \Instruction_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \Instruction_out[30]~output (
	.i(sinstruction_IFID[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[30]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[30]~output .bus_hold = "false";
defparam \Instruction_out[30]~output .open_drain_output = "false";
defparam \Instruction_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \Instruction_out[31]~output (
	.i(sinstruction_IFID[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instruction_out[31]),
	.obar());
// synopsys translate_off
defparam \Instruction_out[31]~output .bus_hold = "false";
defparam \Instruction_out[31]~output .open_drain_output = "false";
defparam \Instruction_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \Read_reg1_out[0]~output (
	.i(sinstruction_IFID[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[0]~output .bus_hold = "false";
defparam \Read_reg1_out[0]~output .open_drain_output = "false";
defparam \Read_reg1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \Read_reg1_out[1]~output (
	.i(sinstruction_IFID[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[1]~output .bus_hold = "false";
defparam \Read_reg1_out[1]~output .open_drain_output = "false";
defparam \Read_reg1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \Read_reg1_out[2]~output (
	.i(sinstruction_IFID[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[2]~output .bus_hold = "false";
defparam \Read_reg1_out[2]~output .open_drain_output = "false";
defparam \Read_reg1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \Read_reg1_out[3]~output (
	.i(sinstruction_IFID[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[3]~output .bus_hold = "false";
defparam \Read_reg1_out[3]~output .open_drain_output = "false";
defparam \Read_reg1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \Read_reg1_out[4]~output (
	.i(sinstruction_IFID[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg1_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_reg1_out[4]~output .bus_hold = "false";
defparam \Read_reg1_out[4]~output .open_drain_output = "false";
defparam \Read_reg1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \Read_reg2_out[0]~output (
	.i(sinstruction_IFID[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[0]~output .bus_hold = "false";
defparam \Read_reg2_out[0]~output .open_drain_output = "false";
defparam \Read_reg2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \Read_reg2_out[1]~output (
	.i(sinstruction_IFID[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[1]~output .bus_hold = "false";
defparam \Read_reg2_out[1]~output .open_drain_output = "false";
defparam \Read_reg2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \Read_reg2_out[2]~output (
	.i(sinstruction_IFID[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[2]~output .bus_hold = "false";
defparam \Read_reg2_out[2]~output .open_drain_output = "false";
defparam \Read_reg2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \Read_reg2_out[3]~output (
	.i(sinstruction_IFID[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[3]~output .bus_hold = "false";
defparam \Read_reg2_out[3]~output .open_drain_output = "false";
defparam \Read_reg2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \Read_reg2_out[4]~output (
	.i(sinstruction_IFID[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_reg2_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_reg2_out[4]~output .bus_hold = "false";
defparam \Read_reg2_out[4]~output .open_drain_output = "false";
defparam \Read_reg2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \Write_reg_out[0]~output (
	.i(\mux_writeregister|output[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[0]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[0]~output .bus_hold = "false";
defparam \Write_reg_out[0]~output .open_drain_output = "false";
defparam \Write_reg_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \Write_reg_out[1]~output (
	.i(\mux_writeregister|output[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[1]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[1]~output .bus_hold = "false";
defparam \Write_reg_out[1]~output .open_drain_output = "false";
defparam \Write_reg_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \Write_reg_out[2]~output (
	.i(\mux_writeregister|output[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[2]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[2]~output .bus_hold = "false";
defparam \Write_reg_out[2]~output .open_drain_output = "false";
defparam \Write_reg_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \Write_reg_out[3]~output (
	.i(\mux_writeregister|output[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[3]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[3]~output .bus_hold = "false";
defparam \Write_reg_out[3]~output .open_drain_output = "false";
defparam \Write_reg_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \Write_reg_out[4]~output (
	.i(\mux_writeregister|output[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_reg_out[4]),
	.obar());
// synopsys translate_off
defparam \Write_reg_out[4]~output .bus_hold = "false";
defparam \Write_reg_out[4]~output .open_drain_output = "false";
defparam \Write_reg_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \Read_data1_out[0]~output (
	.i(\reg_file|Mux31~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[0]~output .bus_hold = "false";
defparam \Read_data1_out[0]~output .open_drain_output = "false";
defparam \Read_data1_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \Read_data1_out[1]~output (
	.i(\reg_file|Mux30~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[1]~output .bus_hold = "false";
defparam \Read_data1_out[1]~output .open_drain_output = "false";
defparam \Read_data1_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \Read_data1_out[2]~output (
	.i(\reg_file|Mux29~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[2]~output .bus_hold = "false";
defparam \Read_data1_out[2]~output .open_drain_output = "false";
defparam \Read_data1_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \Read_data1_out[3]~output (
	.i(\reg_file|Mux28~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[3]~output .bus_hold = "false";
defparam \Read_data1_out[3]~output .open_drain_output = "false";
defparam \Read_data1_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \Read_data1_out[4]~output (
	.i(\reg_file|Mux27~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[4]~output .bus_hold = "false";
defparam \Read_data1_out[4]~output .open_drain_output = "false";
defparam \Read_data1_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \Read_data1_out[5]~output (
	.i(\reg_file|Mux26~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[5]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[5]~output .bus_hold = "false";
defparam \Read_data1_out[5]~output .open_drain_output = "false";
defparam \Read_data1_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \Read_data1_out[6]~output (
	.i(\reg_file|Mux25~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[6]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[6]~output .bus_hold = "false";
defparam \Read_data1_out[6]~output .open_drain_output = "false";
defparam \Read_data1_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \Read_data1_out[7]~output (
	.i(\reg_file|Mux24~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[7]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[7]~output .bus_hold = "false";
defparam \Read_data1_out[7]~output .open_drain_output = "false";
defparam \Read_data1_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \Read_data1_out[8]~output (
	.i(\reg_file|Mux23~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[8]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[8]~output .bus_hold = "false";
defparam \Read_data1_out[8]~output .open_drain_output = "false";
defparam \Read_data1_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \Read_data1_out[9]~output (
	.i(\reg_file|Mux22~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[9]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[9]~output .bus_hold = "false";
defparam \Read_data1_out[9]~output .open_drain_output = "false";
defparam \Read_data1_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \Read_data1_out[10]~output (
	.i(\reg_file|Mux21~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[10]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[10]~output .bus_hold = "false";
defparam \Read_data1_out[10]~output .open_drain_output = "false";
defparam \Read_data1_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \Read_data1_out[11]~output (
	.i(\reg_file|Mux20~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[11]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[11]~output .bus_hold = "false";
defparam \Read_data1_out[11]~output .open_drain_output = "false";
defparam \Read_data1_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \Read_data1_out[12]~output (
	.i(\reg_file|Mux19~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[12]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[12]~output .bus_hold = "false";
defparam \Read_data1_out[12]~output .open_drain_output = "false";
defparam \Read_data1_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \Read_data1_out[13]~output (
	.i(\reg_file|Mux18~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[13]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[13]~output .bus_hold = "false";
defparam \Read_data1_out[13]~output .open_drain_output = "false";
defparam \Read_data1_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \Read_data1_out[14]~output (
	.i(\reg_file|Mux17~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[14]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[14]~output .bus_hold = "false";
defparam \Read_data1_out[14]~output .open_drain_output = "false";
defparam \Read_data1_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \Read_data1_out[15]~output (
	.i(\reg_file|Mux16~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[15]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[15]~output .bus_hold = "false";
defparam \Read_data1_out[15]~output .open_drain_output = "false";
defparam \Read_data1_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \Read_data1_out[16]~output (
	.i(\reg_file|Mux15~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[16]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[16]~output .bus_hold = "false";
defparam \Read_data1_out[16]~output .open_drain_output = "false";
defparam \Read_data1_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \Read_data1_out[17]~output (
	.i(\reg_file|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[17]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[17]~output .bus_hold = "false";
defparam \Read_data1_out[17]~output .open_drain_output = "false";
defparam \Read_data1_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \Read_data1_out[18]~output (
	.i(\reg_file|Mux13~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[18]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[18]~output .bus_hold = "false";
defparam \Read_data1_out[18]~output .open_drain_output = "false";
defparam \Read_data1_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \Read_data1_out[19]~output (
	.i(\reg_file|Mux12~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[19]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[19]~output .bus_hold = "false";
defparam \Read_data1_out[19]~output .open_drain_output = "false";
defparam \Read_data1_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \Read_data1_out[20]~output (
	.i(\reg_file|Mux11~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[20]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[20]~output .bus_hold = "false";
defparam \Read_data1_out[20]~output .open_drain_output = "false";
defparam \Read_data1_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \Read_data1_out[21]~output (
	.i(\reg_file|Mux10~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[21]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[21]~output .bus_hold = "false";
defparam \Read_data1_out[21]~output .open_drain_output = "false";
defparam \Read_data1_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \Read_data1_out[22]~output (
	.i(\reg_file|Mux9~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[22]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[22]~output .bus_hold = "false";
defparam \Read_data1_out[22]~output .open_drain_output = "false";
defparam \Read_data1_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \Read_data1_out[23]~output (
	.i(\reg_file|Mux8~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[23]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[23]~output .bus_hold = "false";
defparam \Read_data1_out[23]~output .open_drain_output = "false";
defparam \Read_data1_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N76
cyclonev_io_obuf \Read_data1_out[24]~output (
	.i(\reg_file|Mux7~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[24]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[24]~output .bus_hold = "false";
defparam \Read_data1_out[24]~output .open_drain_output = "false";
defparam \Read_data1_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \Read_data1_out[25]~output (
	.i(\reg_file|Mux6~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[25]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[25]~output .bus_hold = "false";
defparam \Read_data1_out[25]~output .open_drain_output = "false";
defparam \Read_data1_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N19
cyclonev_io_obuf \Read_data1_out[26]~output (
	.i(\reg_file|Mux5~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[26]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[26]~output .bus_hold = "false";
defparam \Read_data1_out[26]~output .open_drain_output = "false";
defparam \Read_data1_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \Read_data1_out[27]~output (
	.i(\reg_file|Mux4~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[27]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[27]~output .bus_hold = "false";
defparam \Read_data1_out[27]~output .open_drain_output = "false";
defparam \Read_data1_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \Read_data1_out[28]~output (
	.i(\reg_file|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[28]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[28]~output .bus_hold = "false";
defparam \Read_data1_out[28]~output .open_drain_output = "false";
defparam \Read_data1_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \Read_data1_out[29]~output (
	.i(\reg_file|Mux2~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[29]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[29]~output .bus_hold = "false";
defparam \Read_data1_out[29]~output .open_drain_output = "false";
defparam \Read_data1_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \Read_data1_out[30]~output (
	.i(\reg_file|Mux1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[30]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[30]~output .bus_hold = "false";
defparam \Read_data1_out[30]~output .open_drain_output = "false";
defparam \Read_data1_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \Read_data1_out[31]~output (
	.i(\reg_file|Mux0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data1_out[31]),
	.obar());
// synopsys translate_off
defparam \Read_data1_out[31]~output .bus_hold = "false";
defparam \Read_data1_out[31]~output .open_drain_output = "false";
defparam \Read_data1_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \Read_data2_out[0]~output (
	.i(\reg_file|Mux63~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[0]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[0]~output .bus_hold = "false";
defparam \Read_data2_out[0]~output .open_drain_output = "false";
defparam \Read_data2_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N42
cyclonev_io_obuf \Read_data2_out[1]~output (
	.i(\reg_file|Mux62~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[1]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[1]~output .bus_hold = "false";
defparam \Read_data2_out[1]~output .open_drain_output = "false";
defparam \Read_data2_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \Read_data2_out[2]~output (
	.i(\reg_file|Mux61~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[2]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[2]~output .bus_hold = "false";
defparam \Read_data2_out[2]~output .open_drain_output = "false";
defparam \Read_data2_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \Read_data2_out[3]~output (
	.i(\reg_file|Mux60~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[3]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[3]~output .bus_hold = "false";
defparam \Read_data2_out[3]~output .open_drain_output = "false";
defparam \Read_data2_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \Read_data2_out[4]~output (
	.i(\reg_file|Mux59~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[4]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[4]~output .bus_hold = "false";
defparam \Read_data2_out[4]~output .open_drain_output = "false";
defparam \Read_data2_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \Read_data2_out[5]~output (
	.i(\reg_file|Mux58~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[5]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[5]~output .bus_hold = "false";
defparam \Read_data2_out[5]~output .open_drain_output = "false";
defparam \Read_data2_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \Read_data2_out[6]~output (
	.i(\reg_file|Mux57~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[6]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[6]~output .bus_hold = "false";
defparam \Read_data2_out[6]~output .open_drain_output = "false";
defparam \Read_data2_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N76
cyclonev_io_obuf \Read_data2_out[7]~output (
	.i(\reg_file|Mux56~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[7]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[7]~output .bus_hold = "false";
defparam \Read_data2_out[7]~output .open_drain_output = "false";
defparam \Read_data2_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \Read_data2_out[8]~output (
	.i(\reg_file|Mux55~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[8]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[8]~output .bus_hold = "false";
defparam \Read_data2_out[8]~output .open_drain_output = "false";
defparam \Read_data2_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \Read_data2_out[9]~output (
	.i(\reg_file|Mux54~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[9]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[9]~output .bus_hold = "false";
defparam \Read_data2_out[9]~output .open_drain_output = "false";
defparam \Read_data2_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \Read_data2_out[10]~output (
	.i(\reg_file|Mux53~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[10]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[10]~output .bus_hold = "false";
defparam \Read_data2_out[10]~output .open_drain_output = "false";
defparam \Read_data2_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \Read_data2_out[11]~output (
	.i(\reg_file|Mux52~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[11]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[11]~output .bus_hold = "false";
defparam \Read_data2_out[11]~output .open_drain_output = "false";
defparam \Read_data2_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \Read_data2_out[12]~output (
	.i(\reg_file|Mux51~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[12]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[12]~output .bus_hold = "false";
defparam \Read_data2_out[12]~output .open_drain_output = "false";
defparam \Read_data2_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \Read_data2_out[13]~output (
	.i(\reg_file|Mux50~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[13]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[13]~output .bus_hold = "false";
defparam \Read_data2_out[13]~output .open_drain_output = "false";
defparam \Read_data2_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \Read_data2_out[14]~output (
	.i(\reg_file|Mux49~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[14]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[14]~output .bus_hold = "false";
defparam \Read_data2_out[14]~output .open_drain_output = "false";
defparam \Read_data2_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \Read_data2_out[15]~output (
	.i(\reg_file|Mux48~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[15]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[15]~output .bus_hold = "false";
defparam \Read_data2_out[15]~output .open_drain_output = "false";
defparam \Read_data2_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \Read_data2_out[16]~output (
	.i(\reg_file|Mux47~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[16]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[16]~output .bus_hold = "false";
defparam \Read_data2_out[16]~output .open_drain_output = "false";
defparam \Read_data2_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N19
cyclonev_io_obuf \Read_data2_out[17]~output (
	.i(\reg_file|Mux46~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[17]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[17]~output .bus_hold = "false";
defparam \Read_data2_out[17]~output .open_drain_output = "false";
defparam \Read_data2_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \Read_data2_out[18]~output (
	.i(\reg_file|Mux45~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[18]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[18]~output .bus_hold = "false";
defparam \Read_data2_out[18]~output .open_drain_output = "false";
defparam \Read_data2_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \Read_data2_out[19]~output (
	.i(\reg_file|Mux44~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[19]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[19]~output .bus_hold = "false";
defparam \Read_data2_out[19]~output .open_drain_output = "false";
defparam \Read_data2_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \Read_data2_out[20]~output (
	.i(\reg_file|Mux43~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[20]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[20]~output .bus_hold = "false";
defparam \Read_data2_out[20]~output .open_drain_output = "false";
defparam \Read_data2_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \Read_data2_out[21]~output (
	.i(\reg_file|Mux42~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[21]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[21]~output .bus_hold = "false";
defparam \Read_data2_out[21]~output .open_drain_output = "false";
defparam \Read_data2_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N19
cyclonev_io_obuf \Read_data2_out[22]~output (
	.i(\reg_file|Mux41~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[22]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[22]~output .bus_hold = "false";
defparam \Read_data2_out[22]~output .open_drain_output = "false";
defparam \Read_data2_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N36
cyclonev_io_obuf \Read_data2_out[23]~output (
	.i(\reg_file|Mux40~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[23]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[23]~output .bus_hold = "false";
defparam \Read_data2_out[23]~output .open_drain_output = "false";
defparam \Read_data2_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \Read_data2_out[24]~output (
	.i(\reg_file|Mux39~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[24]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[24]~output .bus_hold = "false";
defparam \Read_data2_out[24]~output .open_drain_output = "false";
defparam \Read_data2_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \Read_data2_out[25]~output (
	.i(\reg_file|Mux38~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[25]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[25]~output .bus_hold = "false";
defparam \Read_data2_out[25]~output .open_drain_output = "false";
defparam \Read_data2_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \Read_data2_out[26]~output (
	.i(\reg_file|Mux37~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[26]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[26]~output .bus_hold = "false";
defparam \Read_data2_out[26]~output .open_drain_output = "false";
defparam \Read_data2_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \Read_data2_out[27]~output (
	.i(\reg_file|Mux36~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[27]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[27]~output .bus_hold = "false";
defparam \Read_data2_out[27]~output .open_drain_output = "false";
defparam \Read_data2_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N42
cyclonev_io_obuf \Read_data2_out[28]~output (
	.i(\reg_file|Mux35~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[28]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[28]~output .bus_hold = "false";
defparam \Read_data2_out[28]~output .open_drain_output = "false";
defparam \Read_data2_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \Read_data2_out[29]~output (
	.i(\reg_file|Mux34~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[29]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[29]~output .bus_hold = "false";
defparam \Read_data2_out[29]~output .open_drain_output = "false";
defparam \Read_data2_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \Read_data2_out[30]~output (
	.i(\reg_file|Mux33~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[30]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[30]~output .bus_hold = "false";
defparam \Read_data2_out[30]~output .open_drain_output = "false";
defparam \Read_data2_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \Read_data2_out[31]~output (
	.i(\reg_file|Mux32~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Read_data2_out[31]),
	.obar());
// synopsys translate_off
defparam \Read_data2_out[31]~output .bus_hold = "false";
defparam \Read_data2_out[31]~output .open_drain_output = "false";
defparam \Read_data2_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \Write_data_out[0]~output (
	.i(\mux_jal|output[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[0]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[0]~output .bus_hold = "false";
defparam \Write_data_out[0]~output .open_drain_output = "false";
defparam \Write_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \Write_data_out[1]~output (
	.i(\mux_jal|output[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[1]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[1]~output .bus_hold = "false";
defparam \Write_data_out[1]~output .open_drain_output = "false";
defparam \Write_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \Write_data_out[2]~output (
	.i(\mux_jal|output[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[2]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[2]~output .bus_hold = "false";
defparam \Write_data_out[2]~output .open_drain_output = "false";
defparam \Write_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \Write_data_out[3]~output (
	.i(\mux_jal|output[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[3]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[3]~output .bus_hold = "false";
defparam \Write_data_out[3]~output .open_drain_output = "false";
defparam \Write_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \Write_data_out[4]~output (
	.i(\mux_jal|output[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[4]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[4]~output .bus_hold = "false";
defparam \Write_data_out[4]~output .open_drain_output = "false";
defparam \Write_data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \Write_data_out[5]~output (
	.i(\mux_jal|output[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[5]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[5]~output .bus_hold = "false";
defparam \Write_data_out[5]~output .open_drain_output = "false";
defparam \Write_data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \Write_data_out[6]~output (
	.i(\mux_jal|output[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[6]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[6]~output .bus_hold = "false";
defparam \Write_data_out[6]~output .open_drain_output = "false";
defparam \Write_data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \Write_data_out[7]~output (
	.i(\mux_jal|output[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[7]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[7]~output .bus_hold = "false";
defparam \Write_data_out[7]~output .open_drain_output = "false";
defparam \Write_data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \Write_data_out[8]~output (
	.i(\mux_jal|output[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[8]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[8]~output .bus_hold = "false";
defparam \Write_data_out[8]~output .open_drain_output = "false";
defparam \Write_data_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \Write_data_out[9]~output (
	.i(\mux_jal|output[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[9]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[9]~output .bus_hold = "false";
defparam \Write_data_out[9]~output .open_drain_output = "false";
defparam \Write_data_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \Write_data_out[10]~output (
	.i(\mux_jal|output[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[10]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[10]~output .bus_hold = "false";
defparam \Write_data_out[10]~output .open_drain_output = "false";
defparam \Write_data_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \Write_data_out[11]~output (
	.i(\mux_jal|output[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[11]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[11]~output .bus_hold = "false";
defparam \Write_data_out[11]~output .open_drain_output = "false";
defparam \Write_data_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \Write_data_out[12]~output (
	.i(\mux_jal|output[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[12]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[12]~output .bus_hold = "false";
defparam \Write_data_out[12]~output .open_drain_output = "false";
defparam \Write_data_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \Write_data_out[13]~output (
	.i(\mux_jal|output[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[13]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[13]~output .bus_hold = "false";
defparam \Write_data_out[13]~output .open_drain_output = "false";
defparam \Write_data_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \Write_data_out[14]~output (
	.i(\mux_jal|output[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[14]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[14]~output .bus_hold = "false";
defparam \Write_data_out[14]~output .open_drain_output = "false";
defparam \Write_data_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \Write_data_out[15]~output (
	.i(\mux_jal|output[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[15]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[15]~output .bus_hold = "false";
defparam \Write_data_out[15]~output .open_drain_output = "false";
defparam \Write_data_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \Write_data_out[16]~output (
	.i(\mux_jal|output[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[16]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[16]~output .bus_hold = "false";
defparam \Write_data_out[16]~output .open_drain_output = "false";
defparam \Write_data_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \Write_data_out[17]~output (
	.i(\mux_jal|output[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[17]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[17]~output .bus_hold = "false";
defparam \Write_data_out[17]~output .open_drain_output = "false";
defparam \Write_data_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \Write_data_out[18]~output (
	.i(\mux_jal|output[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[18]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[18]~output .bus_hold = "false";
defparam \Write_data_out[18]~output .open_drain_output = "false";
defparam \Write_data_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \Write_data_out[19]~output (
	.i(\mux_jal|output[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[19]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[19]~output .bus_hold = "false";
defparam \Write_data_out[19]~output .open_drain_output = "false";
defparam \Write_data_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \Write_data_out[20]~output (
	.i(\mux_jal|output[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[20]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[20]~output .bus_hold = "false";
defparam \Write_data_out[20]~output .open_drain_output = "false";
defparam \Write_data_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \Write_data_out[21]~output (
	.i(\mux_jal|output[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[21]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[21]~output .bus_hold = "false";
defparam \Write_data_out[21]~output .open_drain_output = "false";
defparam \Write_data_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \Write_data_out[22]~output (
	.i(\mux_jal|output[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[22]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[22]~output .bus_hold = "false";
defparam \Write_data_out[22]~output .open_drain_output = "false";
defparam \Write_data_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \Write_data_out[23]~output (
	.i(\mux_jal|output[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[23]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[23]~output .bus_hold = "false";
defparam \Write_data_out[23]~output .open_drain_output = "false";
defparam \Write_data_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \Write_data_out[24]~output (
	.i(\mux_jal|output[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[24]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[24]~output .bus_hold = "false";
defparam \Write_data_out[24]~output .open_drain_output = "false";
defparam \Write_data_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \Write_data_out[25]~output (
	.i(\mux_jal|output[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[25]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[25]~output .bus_hold = "false";
defparam \Write_data_out[25]~output .open_drain_output = "false";
defparam \Write_data_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \Write_data_out[26]~output (
	.i(\mux_jal|output[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[26]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[26]~output .bus_hold = "false";
defparam \Write_data_out[26]~output .open_drain_output = "false";
defparam \Write_data_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \Write_data_out[27]~output (
	.i(\mux_jal|output[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[27]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[27]~output .bus_hold = "false";
defparam \Write_data_out[27]~output .open_drain_output = "false";
defparam \Write_data_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \Write_data_out[28]~output (
	.i(\mux_jal|output[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[28]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[28]~output .bus_hold = "false";
defparam \Write_data_out[28]~output .open_drain_output = "false";
defparam \Write_data_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \Write_data_out[29]~output (
	.i(\mux_jal|output[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[29]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[29]~output .bus_hold = "false";
defparam \Write_data_out[29]~output .open_drain_output = "false";
defparam \Write_data_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \Write_data_out[30]~output (
	.i(\mux_jal|output[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[30]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[30]~output .bus_hold = "false";
defparam \Write_data_out[30]~output .open_drain_output = "false";
defparam \Write_data_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \Write_data_out[31]~output (
	.i(\mux_jal|output[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Write_data_out[31]),
	.obar());
// synopsys translate_off
defparam \Write_data_out[31]~output .bus_hold = "false";
defparam \Write_data_out[31]~output .open_drain_output = "false";
defparam \Write_data_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \main_alu_out[0]~output (
	.i(\main_alu_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[0]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[0]~output .bus_hold = "false";
defparam \main_alu_out[0]~output .open_drain_output = "false";
defparam \main_alu_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \main_alu_out[1]~output (
	.i(\main_alu_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[1]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[1]~output .bus_hold = "false";
defparam \main_alu_out[1]~output .open_drain_output = "false";
defparam \main_alu_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N59
cyclonev_io_obuf \main_alu_out[2]~output (
	.i(\main_alu_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[2]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[2]~output .bus_hold = "false";
defparam \main_alu_out[2]~output .open_drain_output = "false";
defparam \main_alu_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \main_alu_out[3]~output (
	.i(\main_alu_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[3]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[3]~output .bus_hold = "false";
defparam \main_alu_out[3]~output .open_drain_output = "false";
defparam \main_alu_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \main_alu_out[4]~output (
	.i(\main_alu_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[4]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[4]~output .bus_hold = "false";
defparam \main_alu_out[4]~output .open_drain_output = "false";
defparam \main_alu_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \main_alu_out[5]~output (
	.i(\main_alu_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[5]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[5]~output .bus_hold = "false";
defparam \main_alu_out[5]~output .open_drain_output = "false";
defparam \main_alu_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \main_alu_out[6]~output (
	.i(\main_alu_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[6]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[6]~output .bus_hold = "false";
defparam \main_alu_out[6]~output .open_drain_output = "false";
defparam \main_alu_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \main_alu_out[7]~output (
	.i(\main_alu_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[7]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[7]~output .bus_hold = "false";
defparam \main_alu_out[7]~output .open_drain_output = "false";
defparam \main_alu_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \main_alu_out[8]~output (
	.i(\main_alu_out[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[8]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[8]~output .bus_hold = "false";
defparam \main_alu_out[8]~output .open_drain_output = "false";
defparam \main_alu_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \main_alu_out[9]~output (
	.i(\main_alu_out[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[9]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[9]~output .bus_hold = "false";
defparam \main_alu_out[9]~output .open_drain_output = "false";
defparam \main_alu_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \main_alu_out[10]~output (
	.i(\main_alu_out[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[10]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[10]~output .bus_hold = "false";
defparam \main_alu_out[10]~output .open_drain_output = "false";
defparam \main_alu_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \main_alu_out[11]~output (
	.i(\main_alu_out[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[11]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[11]~output .bus_hold = "false";
defparam \main_alu_out[11]~output .open_drain_output = "false";
defparam \main_alu_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N36
cyclonev_io_obuf \main_alu_out[12]~output (
	.i(\main_alu_out[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[12]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[12]~output .bus_hold = "false";
defparam \main_alu_out[12]~output .open_drain_output = "false";
defparam \main_alu_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \main_alu_out[13]~output (
	.i(\main_alu_out[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[13]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[13]~output .bus_hold = "false";
defparam \main_alu_out[13]~output .open_drain_output = "false";
defparam \main_alu_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \main_alu_out[14]~output (
	.i(\main_alu_out[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[14]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[14]~output .bus_hold = "false";
defparam \main_alu_out[14]~output .open_drain_output = "false";
defparam \main_alu_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \main_alu_out[15]~output (
	.i(\main_alu_out[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[15]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[15]~output .bus_hold = "false";
defparam \main_alu_out[15]~output .open_drain_output = "false";
defparam \main_alu_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \main_alu_out[16]~output (
	.i(\main_alu_out[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[16]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[16]~output .bus_hold = "false";
defparam \main_alu_out[16]~output .open_drain_output = "false";
defparam \main_alu_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \main_alu_out[17]~output (
	.i(\main_alu_out[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[17]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[17]~output .bus_hold = "false";
defparam \main_alu_out[17]~output .open_drain_output = "false";
defparam \main_alu_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \main_alu_out[18]~output (
	.i(\main_alu_out[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[18]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[18]~output .bus_hold = "false";
defparam \main_alu_out[18]~output .open_drain_output = "false";
defparam \main_alu_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \main_alu_out[19]~output (
	.i(\main_alu_out[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[19]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[19]~output .bus_hold = "false";
defparam \main_alu_out[19]~output .open_drain_output = "false";
defparam \main_alu_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \main_alu_out[20]~output (
	.i(\main_alu_out[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[20]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[20]~output .bus_hold = "false";
defparam \main_alu_out[20]~output .open_drain_output = "false";
defparam \main_alu_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \main_alu_out[21]~output (
	.i(\main_alu_out[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[21]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[21]~output .bus_hold = "false";
defparam \main_alu_out[21]~output .open_drain_output = "false";
defparam \main_alu_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \main_alu_out[22]~output (
	.i(\main_alu_out[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[22]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[22]~output .bus_hold = "false";
defparam \main_alu_out[22]~output .open_drain_output = "false";
defparam \main_alu_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \main_alu_out[23]~output (
	.i(\main_alu_out[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[23]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[23]~output .bus_hold = "false";
defparam \main_alu_out[23]~output .open_drain_output = "false";
defparam \main_alu_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N93
cyclonev_io_obuf \main_alu_out[24]~output (
	.i(\main_alu_out[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[24]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[24]~output .bus_hold = "false";
defparam \main_alu_out[24]~output .open_drain_output = "false";
defparam \main_alu_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \main_alu_out[25]~output (
	.i(\main_alu_out[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[25]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[25]~output .bus_hold = "false";
defparam \main_alu_out[25]~output .open_drain_output = "false";
defparam \main_alu_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N2
cyclonev_io_obuf \main_alu_out[26]~output (
	.i(\main_alu_out[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[26]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[26]~output .bus_hold = "false";
defparam \main_alu_out[26]~output .open_drain_output = "false";
defparam \main_alu_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \main_alu_out[27]~output (
	.i(\main_alu_out[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[27]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[27]~output .bus_hold = "false";
defparam \main_alu_out[27]~output .open_drain_output = "false";
defparam \main_alu_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \main_alu_out[28]~output (
	.i(\main_alu_out[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[28]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[28]~output .bus_hold = "false";
defparam \main_alu_out[28]~output .open_drain_output = "false";
defparam \main_alu_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \main_alu_out[29]~output (
	.i(\main_alu_out[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[29]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[29]~output .bus_hold = "false";
defparam \main_alu_out[29]~output .open_drain_output = "false";
defparam \main_alu_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \main_alu_out[30]~output (
	.i(\main_alu_out[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[30]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[30]~output .bus_hold = "false";
defparam \main_alu_out[30]~output .open_drain_output = "false";
defparam \main_alu_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \main_alu_out[31]~output (
	.i(\main_alu_out[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(main_alu_out[31]),
	.obar());
// synopsys translate_off
defparam \main_alu_out[31]~output .bus_hold = "false";
defparam \main_alu_out[31]~output .open_drain_output = "false";
defparam \main_alu_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \slow_clock~input (
	.i(slow_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slow_clock~input_o ));
// synopsys translate_off
defparam \slow_clock~input .bus_hold = "false";
defparam \slow_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \slow_clock~inputCLKENA0 (
	.inclk(\slow_clock~input_o ),
	.ena(vcc),
	.outclk(\slow_clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \slow_clock~inputCLKENA0 .clock_type = "global clock";
defparam \slow_clock~inputCLKENA0 .disable_mode = "low";
defparam \slow_clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \slow_clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \slow_clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \pc_mips|pc_output [2] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( \pc_mips|pc_output [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_mips|pc_output [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \pc_mips|pc_output [3] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \pc_mips|pc_output [3] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N23
dffeas \spc_IFID[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[3] .is_wysiwyg = "true";
defparam \spc_IFID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N41
dffeas \spc_IDEX[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[3] .is_wysiwyg = "true";
defparam \spc_IDEX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \pc_mips|pc_output [4] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \pc_mips|pc_output [4] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_mips|pc_output [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N44
dffeas \spc_IFID[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[4] .is_wysiwyg = "true";
defparam \spc_IFID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N17
dffeas \spc_IDEX[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[4] .is_wysiwyg = "true";
defparam \spc_IDEX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \pc_mips|pc_output [5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \pc_mips|pc_output [5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_mips|pc_output [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N23
dffeas \spc_IFID[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[5] .is_wysiwyg = "true";
defparam \spc_IFID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N41
dffeas \spc_IDEX[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[5] .is_wysiwyg = "true";
defparam \spc_IDEX[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \pc_mips|pc_output [6] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \pc_mips|pc_output [6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\pc_mips|pc_output [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \pc_mips|pc_output [7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \pc_mips|pc_output [7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N44
dffeas \spc_IFID[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[7] .is_wysiwyg = "true";
defparam \spc_IFID[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\slow_clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\pc_mips|pc_output [7],\pc_mips|pc_output [6],\pc_mips|pc_output [5],\pc_mips|pc_output [4],\pc_mips|pc_output [3],\pc_mips|pc_output [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ROM.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROMVHDL:rom|altsyncram:altsyncram_component|altsyncram_up14:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000210800010021080001002108000100240803E8";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N48
cyclonev_lcell_comb \sinstruction_IFID[5]~feeder (
// Equation(s):
// \sinstruction_IFID[5]~feeder_combout  = ( \rom|altsyncram_component|auto_generated|q_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sinstruction_IFID[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sinstruction_IFID[5]~feeder .extended_lut = "off";
defparam \sinstruction_IFID[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sinstruction_IFID[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N50
dffeas \sinstruction_IFID[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\sinstruction_IFID[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[5] .is_wysiwyg = "true";
defparam \sinstruction_IFID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N17
dffeas \spc_IFID[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[6] .is_wysiwyg = "true";
defparam \spc_IFID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N23
dffeas \sinstruction_IFID[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[0] .is_wysiwyg = "true";
defparam \sinstruction_IFID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~1_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[2]))) ) + ( sinstruction_IFID[0] ) + ( !VCC ))
// \Add1~2  = CARRY(( (!\sjump_IDEX~q  & (\Add0~1_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[2]))) ) + ( sinstruction_IFID[0] ) + ( !VCC ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(!spc_IFID[2]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( sinstruction_IFID[1] ) + ( (!\sjump_IDEX~q  & (\Add0~5_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[3]))) ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( sinstruction_IFID[1] ) + ( (!\sjump_IDEX~q  & (\Add0~5_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[3]))) ) + ( \Add1~2  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(!sinstruction_IFID[1]),
	.datae(gnd),
	.dataf(!spc_IFID[3]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F5A0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~9_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[4]))) ) + ( sinstruction_IFID[2] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( (!\sjump_IDEX~q  & (\Add0~9_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[4]))) ) + ( sinstruction_IFID[2] ) + ( \Add1~6  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(!\Add0~9_sumout ),
	.datac(!spc_IFID[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sinstruction_IFID[2]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF0000002727;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~13_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[5]))) ) + ( sinstruction_IFID[3] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( (!\sjump_IDEX~q  & (\Add0~13_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[5]))) ) + ( sinstruction_IFID[3] ) + ( \Add1~10  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~13_sumout ),
	.datad(!spc_IFID[5]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[3]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( sinstruction_IFID[4] ) + ( (!\sjump_IDEX~q  & (\Add0~17_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[6]))) ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( sinstruction_IFID[4] ) + ( (!\sjump_IDEX~q  & (\Add0~17_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[6]))) ) + ( \Add1~14  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(!sinstruction_IFID[4]),
	.datae(gnd),
	.dataf(!spc_IFID[6]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F5A0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~21_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[7]))) ) + ( sinstruction_IFID[5] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( (!\sjump_IDEX~q  & (\Add0~21_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[7]))) ) + ( sinstruction_IFID[5] ) + ( \Add1~18  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(!spc_IFID[7]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[5]),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N24
cyclonev_lcell_comb \spc_IDEX[7]~feeder (
// Equation(s):
// \spc_IDEX[7]~feeder_combout  = spc_IFID[7]

	.dataa(gnd),
	.datab(!spc_IFID[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[7]~feeder .extended_lut = "off";
defparam \spc_IDEX[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \spc_IDEX[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N26
dffeas \spc_IDEX[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[7] .is_wysiwyg = "true";
defparam \spc_IDEX[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N3
cyclonev_lcell_comb \mux_jr|output[7]~7 (
// Equation(s):
// \mux_jr|output[7]~7_combout  = ( spc_IDEX[7] & ( \reset_stages~combout  & ( \Add1~21_sumout  ) ) ) # ( !spc_IDEX[7] & ( \reset_stages~combout  & ( \Add1~21_sumout  ) ) ) # ( spc_IDEX[7] & ( !\reset_stages~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~21_sumout ),
	.datae(!spc_IDEX[7]),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[7]~7 .extended_lut = "off";
defparam \mux_jr|output[7]~7 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \mux_jr|output[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N53
dffeas \sinstruction_IFID[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[25] .is_wysiwyg = "true";
defparam \sinstruction_IFID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N53
dffeas \sinstruction_IFID[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[23] .is_wysiwyg = "true";
defparam \sinstruction_IFID[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N42
cyclonev_lcell_comb \spc_EXMEM[7]~feeder (
// Equation(s):
// \spc_EXMEM[7]~feeder_combout  = spc_IDEX[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_IDEX[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_EXMEM[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_EXMEM[7]~feeder .extended_lut = "off";
defparam \spc_EXMEM[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spc_EXMEM[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N43
dffeas \spc_EXMEM[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_EXMEM[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[7] .is_wysiwyg = "true";
defparam \spc_EXMEM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N2
dffeas \spc_MEMWB[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[7]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[7] .is_wysiwyg = "true";
defparam \spc_MEMWB[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N59
dffeas \sinstruction_IFID[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[26] .is_wysiwyg = "true";
defparam \sinstruction_IFID[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N36
cyclonev_lcell_comb \control|Mux5~0 (
// Equation(s):
// \control|Mux5~0_combout  = ( \control|Mux3~0_combout  & ( sinstruction_IFID[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux5~0 .extended_lut = "off";
defparam \control|Mux5~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \control|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N37
dffeas sjal_IDEX(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\control|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sjal_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam sjal_IDEX.is_wysiwyg = "true";
defparam sjal_IDEX.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N46
dffeas sjal_EXMEM(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sjal_IDEX~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sjal_EXMEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam sjal_EXMEM.is_wysiwyg = "true";
defparam sjal_EXMEM.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N29
dffeas sjal_MEMWB(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sjal_EXMEM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sjal_MEMWB~q ),
	.prn(vcc));
// synopsys translate_off
defparam sjal_MEMWB.is_wysiwyg = "true";
defparam sjal_MEMWB.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N35
dffeas \sinstruction_IFID[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[27] .is_wysiwyg = "true";
defparam \sinstruction_IFID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N17
dffeas \sinstruction_IFID[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[29] .is_wysiwyg = "true";
defparam \sinstruction_IFID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N56
dffeas \sinstruction_IFID[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[30] .is_wysiwyg = "true";
defparam \sinstruction_IFID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N6
cyclonev_lcell_comb \salucontrol_IDEX~7 (
// Equation(s):
// \salucontrol_IDEX~7_combout  = ( sinstruction_IFID[28] & ( !sinstruction_IFID[30] & ( (!sinstruction_IFID[31] & ((!sinstruction_IFID[27] & (!sinstruction_IFID[29])) # (sinstruction_IFID[27] & (sinstruction_IFID[29] & sinstruction_IFID[26])))) ) ) )

	.dataa(!sinstruction_IFID[27]),
	.datab(!sinstruction_IFID[29]),
	.datac(!sinstruction_IFID[31]),
	.datad(!sinstruction_IFID[26]),
	.datae(!sinstruction_IFID[28]),
	.dataf(!sinstruction_IFID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~7 .extended_lut = "off";
defparam \salucontrol_IDEX~7 .lut_mask = 64'h0000809000000000;
defparam \salucontrol_IDEX~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N6
cyclonev_lcell_comb \control|Mux0~0 (
// Equation(s):
// \control|Mux0~0_combout  = ( !sinstruction_IFID[26] & ( !sinstruction_IFID[31] & ( (!sinstruction_IFID[28] & (!sinstruction_IFID[27] & (!sinstruction_IFID[30] & !sinstruction_IFID[29]))) ) ) )

	.dataa(!sinstruction_IFID[28]),
	.datab(!sinstruction_IFID[27]),
	.datac(!sinstruction_IFID[30]),
	.datad(!sinstruction_IFID[29]),
	.datae(!sinstruction_IFID[26]),
	.dataf(!sinstruction_IFID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux0~0 .extended_lut = "off";
defparam \control|Mux0~0 .lut_mask = 64'h8000000000000000;
defparam \control|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \control|Jr~0 (
// Equation(s):
// \control|Jr~0_combout  = ( !sinstruction_IFID[1] & ( !sinstruction_IFID[2] & ( (!sinstruction_IFID[4] & (!sinstruction_IFID[5] & (sinstruction_IFID[3] & !sinstruction_IFID[0]))) ) ) )

	.dataa(!sinstruction_IFID[4]),
	.datab(!sinstruction_IFID[5]),
	.datac(!sinstruction_IFID[3]),
	.datad(!sinstruction_IFID[0]),
	.datae(!sinstruction_IFID[1]),
	.dataf(!sinstruction_IFID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Jr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Jr~0 .extended_lut = "off";
defparam \control|Jr~0 .lut_mask = 64'h0800000000000000;
defparam \control|Jr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N15
cyclonev_lcell_comb \salucontrol_IDEX[2]~4 (
// Equation(s):
// \salucontrol_IDEX[2]~4_combout  = (\control|Mux0~0_combout  & !\control|Jr~0_combout )

	.dataa(!\control|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\control|Jr~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX[2]~4 .extended_lut = "off";
defparam \salucontrol_IDEX[2]~4 .lut_mask = 64'h5050505050505050;
defparam \salucontrol_IDEX[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N18
cyclonev_lcell_comb \salucontrol_IDEX~5 (
// Equation(s):
// \salucontrol_IDEX~5_combout  = ( sinstruction_IFID[1] & ( (sinstruction_IFID[5] & ((!sinstruction_IFID[2] & ((!sinstruction_IFID[0]))) # (sinstruction_IFID[2] & (!sinstruction_IFID[3] & sinstruction_IFID[0])))) ) )

	.dataa(!sinstruction_IFID[3]),
	.datab(!sinstruction_IFID[5]),
	.datac(!sinstruction_IFID[2]),
	.datad(!sinstruction_IFID[0]),
	.datae(!sinstruction_IFID[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~5 .extended_lut = "off";
defparam \salucontrol_IDEX~5 .lut_mask = 64'h0000300200003002;
defparam \salucontrol_IDEX~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N12
cyclonev_lcell_comb \control|ALUControl[0]~0 (
// Equation(s):
// \control|ALUControl[0]~0_combout  = ( sinstruction_IFID[3] & ( (!sinstruction_IFID[0] & (sinstruction_IFID[1] & (sinstruction_IFID[5] & !sinstruction_IFID[2]))) ) ) # ( !sinstruction_IFID[3] & ( (!sinstruction_IFID[0] & (sinstruction_IFID[1] & 
// (!sinstruction_IFID[5]))) # (sinstruction_IFID[0] & (!sinstruction_IFID[1] & (sinstruction_IFID[5] & sinstruction_IFID[2]))) ) )

	.dataa(!sinstruction_IFID[0]),
	.datab(!sinstruction_IFID[1]),
	.datac(!sinstruction_IFID[5]),
	.datad(!sinstruction_IFID[2]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|ALUControl[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|ALUControl[0]~0 .extended_lut = "off";
defparam \control|ALUControl[0]~0 .lut_mask = 64'h2024202402000200;
defparam \control|ALUControl[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N36
cyclonev_lcell_comb \control|ALUControl[0]~1 (
// Equation(s):
// \control|ALUControl[0]~1_combout  = ( \salucontrol_IDEX~0_combout  & ( (sinstruction_IFID[27] & (sinstruction_IFID[29] & (sinstruction_IFID[28] & sinstruction_IFID[26]))) ) )

	.dataa(!sinstruction_IFID[27]),
	.datab(!sinstruction_IFID[29]),
	.datac(!sinstruction_IFID[28]),
	.datad(!sinstruction_IFID[26]),
	.datae(!\salucontrol_IDEX~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|ALUControl[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|ALUControl[0]~1 .extended_lut = "off";
defparam \control|ALUControl[0]~1 .lut_mask = 64'h0000000100000001;
defparam \control|ALUControl[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N36
cyclonev_lcell_comb \control|ALUControl[0]~2 (
// Equation(s):
// \control|ALUControl[0]~2_combout  = ( sinstruction_IFID[4] & ( \control|ALUControl[0]~1_combout  ) ) # ( !sinstruction_IFID[4] & ( \control|ALUControl[0]~1_combout  ) ) # ( !sinstruction_IFID[4] & ( !\control|ALUControl[0]~1_combout  & ( 
// (\control|Mux0~0_combout  & \control|ALUControl[0]~0_combout ) ) ) )

	.dataa(!\control|Mux0~0_combout ),
	.datab(!\control|ALUControl[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!sinstruction_IFID[4]),
	.dataf(!\control|ALUControl[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|ALUControl[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|ALUControl[0]~2 .extended_lut = "off";
defparam \control|ALUControl[0]~2 .lut_mask = 64'h11110000FFFFFFFF;
defparam \control|ALUControl[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N35
dffeas \salucontrol_IDEX[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|ALUControl[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(salucontrol_IDEX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \salucontrol_IDEX[0] .is_wysiwyg = "true";
defparam \salucontrol_IDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N15
cyclonev_lcell_comb \control|ALUControl[3]~3 (
// Equation(s):
// \control|ALUControl[3]~3_combout  = (!sinstruction_IFID[0] & (((!sinstruction_IFID[5])))) # (sinstruction_IFID[0] & (sinstruction_IFID[1] & (sinstruction_IFID[5] & sinstruction_IFID[2])))

	.dataa(!sinstruction_IFID[0]),
	.datab(!sinstruction_IFID[1]),
	.datac(!sinstruction_IFID[5]),
	.datad(!sinstruction_IFID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|ALUControl[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|ALUControl[3]~3 .extended_lut = "off";
defparam \control|ALUControl[3]~3 .lut_mask = 64'hA0A1A0A1A0A1A0A1;
defparam \control|ALUControl[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N18
cyclonev_lcell_comb \control|ALUControl[3]~4 (
// Equation(s):
// \control|ALUControl[3]~4_combout  = ( sinstruction_IFID[3] & ( \control|ALUControl[0]~1_combout  ) ) # ( !sinstruction_IFID[3] & ( ((\control|Mux0~0_combout  & (\control|ALUControl[3]~3_combout  & !sinstruction_IFID[4]))) # 
// (\control|ALUControl[0]~1_combout ) ) )

	.dataa(!\control|Mux0~0_combout ),
	.datab(!\control|ALUControl[3]~3_combout ),
	.datac(!\control|ALUControl[0]~1_combout ),
	.datad(!sinstruction_IFID[4]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|ALUControl[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|ALUControl[3]~4 .extended_lut = "off";
defparam \control|ALUControl[3]~4 .lut_mask = 64'h1F0F1F0F0F0F0F0F;
defparam \control|ALUControl[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N14
dffeas \salucontrol_IDEX[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|ALUControl[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(salucontrol_IDEX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \salucontrol_IDEX[3] .is_wysiwyg = "true";
defparam \salucontrol_IDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N30
cyclonev_lcell_comb \salucontrol_IDEX~2 (
// Equation(s):
// \salucontrol_IDEX~2_combout  = ( !sinstruction_IFID[31] & ( sinstruction_IFID[28] & ( (!sinstruction_IFID[30] & (!sinstruction_IFID[27] & !sinstruction_IFID[29])) ) ) ) # ( sinstruction_IFID[31] & ( !sinstruction_IFID[28] & ( (!sinstruction_IFID[30] & 
// (sinstruction_IFID[26] & sinstruction_IFID[27])) ) ) ) # ( !sinstruction_IFID[31] & ( !sinstruction_IFID[28] & ( (!sinstruction_IFID[30] & (!sinstruction_IFID[27] & sinstruction_IFID[29])) ) ) )

	.dataa(!sinstruction_IFID[30]),
	.datab(!sinstruction_IFID[26]),
	.datac(!sinstruction_IFID[27]),
	.datad(!sinstruction_IFID[29]),
	.datae(!sinstruction_IFID[31]),
	.dataf(!sinstruction_IFID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~2 .extended_lut = "off";
defparam \salucontrol_IDEX~2 .lut_mask = 64'h00A00202A0000000;
defparam \salucontrol_IDEX~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N24
cyclonev_lcell_comb \salucontrol_IDEX~1 (
// Equation(s):
// \salucontrol_IDEX~1_combout  = ( !sinstruction_IFID[0] & ( sinstruction_IFID[3] & ( (!sinstruction_IFID[2] & (sinstruction_IFID[5] & sinstruction_IFID[1])) ) ) ) # ( !sinstruction_IFID[0] & ( !sinstruction_IFID[3] & ( !sinstruction_IFID[2] $ 
// (!sinstruction_IFID[5]) ) ) )

	.dataa(!sinstruction_IFID[2]),
	.datab(!sinstruction_IFID[5]),
	.datac(gnd),
	.datad(!sinstruction_IFID[1]),
	.datae(!sinstruction_IFID[0]),
	.dataf(!sinstruction_IFID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~1 .extended_lut = "off";
defparam \salucontrol_IDEX~1 .lut_mask = 64'h6666000000220000;
defparam \salucontrol_IDEX~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N0
cyclonev_lcell_comb \salucontrol_IDEX~3 (
// Equation(s):
// \salucontrol_IDEX~3_combout  = ( sinstruction_IFID[4] & ( !\reset_stages~combout  & ( (\salucontrol_IDEX~2_combout  & ((!\control|Mux0~0_combout ) # (\control|Jr~0_combout ))) ) ) ) # ( !sinstruction_IFID[4] & ( !\reset_stages~combout  & ( 
// (!\control|Mux0~0_combout  & (((\salucontrol_IDEX~2_combout )))) # (\control|Mux0~0_combout  & ((!\control|Jr~0_combout  & ((\salucontrol_IDEX~1_combout ))) # (\control|Jr~0_combout  & (\salucontrol_IDEX~2_combout )))) ) ) )

	.dataa(!\control|Mux0~0_combout ),
	.datab(!\control|Jr~0_combout ),
	.datac(!\salucontrol_IDEX~2_combout ),
	.datad(!\salucontrol_IDEX~1_combout ),
	.datae(!sinstruction_IFID[4]),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~3 .extended_lut = "off";
defparam \salucontrol_IDEX~3 .lut_mask = 64'h0B4F0B0B00000000;
defparam \salucontrol_IDEX~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N2
dffeas \salucontrol_IDEX[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\salucontrol_IDEX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(salucontrol_IDEX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \salucontrol_IDEX[1] .is_wysiwyg = "true";
defparam \salucontrol_IDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N51
cyclonev_lcell_comb \alu_main|Mux16~0 (
// Equation(s):
// \alu_main|Mux16~0_combout  = ( salucontrol_IDEX[1] ) # ( !salucontrol_IDEX[1] & ( (!salucontrol_IDEX[0]) # (salucontrol_IDEX[3]) ) )

	.dataa(gnd),
	.datab(!salucontrol_IDEX[0]),
	.datac(!salucontrol_IDEX[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!salucontrol_IDEX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Mux16~0 .extended_lut = "off";
defparam \alu_main|Mux16~0 .lut_mask = 64'hCFCFCFCFFFFFFFFF;
defparam \alu_main|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N0
cyclonev_lcell_comb \alu_main|Result[28] (
// Equation(s):
// \alu_main|Result [28] = ( \alu_main|Result [28] & ( \alu_main|Mux32~0_combout  ) ) # ( \alu_main|Result [28] & ( !\alu_main|Mux32~0_combout  & ( !\alu_main|Mux16~0_combout  ) ) ) # ( !\alu_main|Result [28] & ( !\alu_main|Mux32~0_combout  & ( 
// !\alu_main|Mux16~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\alu_main|Mux16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_main|Result [28]),
	.dataf(!\alu_main|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Result[28] .extended_lut = "off";
defparam \alu_main|Result[28] .lut_mask = 64'hCCCCCCCC0000FFFF;
defparam \alu_main|Result[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N48
cyclonev_lcell_comb \control|Mux10~0 (
// Equation(s):
// \control|Mux10~0_combout  = ( sinstruction_IFID[28] & ( !sinstruction_IFID[27] & ( (sinstruction_IFID[26] & (!sinstruction_IFID[29] & \salucontrol_IDEX~0_combout )) ) ) )

	.dataa(!sinstruction_IFID[26]),
	.datab(!sinstruction_IFID[29]),
	.datac(!\salucontrol_IDEX~0_combout ),
	.datad(gnd),
	.datae(!sinstruction_IFID[28]),
	.dataf(!sinstruction_IFID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux10~0 .extended_lut = "off";
defparam \control|Mux10~0 .lut_mask = 64'h0000040400000000;
defparam \control|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N49
dffeas sbne_IDEX(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\control|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sbne_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam sbne_IDEX.is_wysiwyg = "true";
defparam sbne_IDEX.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N17
dffeas sbne_EXMEM(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sbne_IDEX~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sbne_EXMEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam sbne_EXMEM.is_wysiwyg = "true";
defparam sbne_EXMEM.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N45
cyclonev_lcell_comb \alu_main|Mux0~0 (
// Equation(s):
// \alu_main|Mux0~0_combout  = ( salucontrol_IDEX[0] & ( (!salucontrol_IDEX[2] & (!salucontrol_IDEX[3] & !salucontrol_IDEX[1])) ) ) # ( !salucontrol_IDEX[0] & ( (salucontrol_IDEX[2] & (!salucontrol_IDEX[3] & salucontrol_IDEX[1])) ) )

	.dataa(!salucontrol_IDEX[2]),
	.datab(!salucontrol_IDEX[3]),
	.datac(!salucontrol_IDEX[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!salucontrol_IDEX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Mux0~0 .extended_lut = "off";
defparam \alu_main|Mux0~0 .lut_mask = 64'h0404040480808080;
defparam \alu_main|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N21
cyclonev_lcell_comb \alu_main|Result[0] (
// Equation(s):
// \alu_main|Result [0] = ( \alu_main|Mux32~0_combout  & ( \alu_main|Result [0] ) ) # ( !\alu_main|Mux32~0_combout  & ( \alu_main|Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(!\alu_main|Mux0~0_combout ),
	.datac(!\alu_main|Result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Result[0] .extended_lut = "off";
defparam \alu_main|Result[0] .lut_mask = 64'h333333330F0F0F0F;
defparam \alu_main|Result[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N51
cyclonev_lcell_comb \alu_main|Result[16] (
// Equation(s):
// \alu_main|Result [16] = ( \alu_main|Result [16] & ( (!\alu_main|Mux16~0_combout ) # (\alu_main|Mux32~0_combout ) ) ) # ( !\alu_main|Result [16] & ( (!\alu_main|Mux16~0_combout  & !\alu_main|Mux32~0_combout ) ) )

	.dataa(!\alu_main|Mux16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_main|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Result[16] .extended_lut = "off";
defparam \alu_main|Result[16] .lut_mask = 64'hAA00AA00AAFFAAFF;
defparam \alu_main|Result[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N27
cyclonev_lcell_comb \reset_stages~0 (
// Equation(s):
// \reset_stages~0_combout  = ( \sbeq_EXMEM~q  & ( \alu_main|Result [16] & ( !\sbne_EXMEM~q  ) ) ) # ( !\sbeq_EXMEM~q  & ( \alu_main|Result [16] & ( !\sbne_EXMEM~q  ) ) ) # ( \sbeq_EXMEM~q  & ( !\alu_main|Result [16] & ( (!\sbne_EXMEM~q  & 
// (((\alu_main|Result [0]) # (\alu_main|Result [1])) # (\alu_main|Result [28]))) ) ) ) # ( !\sbeq_EXMEM~q  & ( !\alu_main|Result [16] & ( (!\sbne_EXMEM~q ) # ((!\alu_main|Result [28] & (!\alu_main|Result [1] & !\alu_main|Result [0]))) ) ) )

	.dataa(!\alu_main|Result [28]),
	.datab(!\alu_main|Result [1]),
	.datac(!\sbne_EXMEM~q ),
	.datad(!\alu_main|Result [0]),
	.datae(!\sbeq_EXMEM~q ),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_stages~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_stages~0 .extended_lut = "off";
defparam \reset_stages~0 .lut_mask = 64'hF8F070F0F0F0F0F0;
defparam \reset_stages~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N0
cyclonev_lcell_comb \salucontrol_IDEX~6 (
// Equation(s):
// \salucontrol_IDEX~6_combout  = ( \salucontrol_IDEX~5_combout  & ( \reset_stages~0_combout  & ( (!\sjump_IDEX~q  & ((!\salucontrol_IDEX[2]~4_combout  & ((\salucontrol_IDEX~7_combout ))) # (\salucontrol_IDEX[2]~4_combout  & (!sinstruction_IFID[4])))) ) ) ) 
// # ( !\salucontrol_IDEX~5_combout  & ( \reset_stages~0_combout  & ( (\salucontrol_IDEX~7_combout  & (!\salucontrol_IDEX[2]~4_combout  & !\sjump_IDEX~q )) ) ) )

	.dataa(!sinstruction_IFID[4]),
	.datab(!\salucontrol_IDEX~7_combout ),
	.datac(!\salucontrol_IDEX[2]~4_combout ),
	.datad(!\sjump_IDEX~q ),
	.datae(!\salucontrol_IDEX~5_combout ),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~6 .extended_lut = "off";
defparam \salucontrol_IDEX~6 .lut_mask = 64'h0000000030003A00;
defparam \salucontrol_IDEX~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N26
dffeas \salucontrol_IDEX[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\salucontrol_IDEX~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(salucontrol_IDEX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \salucontrol_IDEX[2] .is_wysiwyg = "true";
defparam \salucontrol_IDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N39
cyclonev_lcell_comb \alu_main|Mux32~0 (
// Equation(s):
// \alu_main|Mux32~0_combout  = ( salucontrol_IDEX[0] & ( (!salucontrol_IDEX[2] & (!salucontrol_IDEX[3] & salucontrol_IDEX[1])) # (salucontrol_IDEX[2] & (!salucontrol_IDEX[3] $ (salucontrol_IDEX[1]))) ) ) # ( !salucontrol_IDEX[0] & ( (salucontrol_IDEX[2] & 
// (!salucontrol_IDEX[3] $ (salucontrol_IDEX[1]))) ) )

	.dataa(!salucontrol_IDEX[2]),
	.datab(!salucontrol_IDEX[3]),
	.datac(!salucontrol_IDEX[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!salucontrol_IDEX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Mux32~0 .extended_lut = "off";
defparam \alu_main|Mux32~0 .lut_mask = 64'h4141414149494949;
defparam \alu_main|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N36
cyclonev_lcell_comb \alu_main|Mux1~0 (
// Equation(s):
// \alu_main|Mux1~0_combout  = ( salucontrol_IDEX[3] ) # ( !salucontrol_IDEX[3] & ( (!salucontrol_IDEX[0]) # (salucontrol_IDEX[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!salucontrol_IDEX[2]),
	.datad(!salucontrol_IDEX[0]),
	.datae(gnd),
	.dataf(!salucontrol_IDEX[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Mux1~0 .extended_lut = "off";
defparam \alu_main|Mux1~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \alu_main|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N9
cyclonev_lcell_comb \alu_main|Result[1] (
// Equation(s):
// \alu_main|Result [1] = ( \alu_main|Mux1~0_combout  & ( (\alu_main|Mux32~0_combout  & \alu_main|Result [1]) ) ) # ( !\alu_main|Mux1~0_combout  & ( (!\alu_main|Mux32~0_combout ) # (\alu_main|Result [1]) ) )

	.dataa(gnd),
	.datab(!\alu_main|Mux32~0_combout ),
	.datac(!\alu_main|Result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Result[1] .extended_lut = "off";
defparam \alu_main|Result[1] .lut_mask = 64'hCFCFCFCF03030303;
defparam \alu_main|Result[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N0
cyclonev_lcell_comb \mux_jal|output[7]~7 (
// Equation(s):
// \mux_jal|output[7]~7_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[7]) ) ) # ( !\alu_main|Result [1] & ( (spc_MEMWB[7] & \sjal_MEMWB~q ) ) )

	.dataa(!spc_MEMWB[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[7]~7 .extended_lut = "off";
defparam \mux_jal|output[7]~7 .lut_mask = 64'h00550055FF55FF55;
defparam \mux_jal|output[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X64_Y17_N47
dffeas \sinstruction_IFID[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[15] .is_wysiwyg = "true";
defparam \sinstruction_IFID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N38
dffeas \sinstruction_IFID[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[20] .is_wysiwyg = "true";
defparam \sinstruction_IFID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N0
cyclonev_lcell_comb \mux_writeregister|output[4]~4 (
// Equation(s):
// \mux_writeregister|output[4]~4_combout  = ( \control|Mux0~0_combout  & ( (sinstruction_IFID[15]) # (\sjal_MEMWB~q ) ) ) # ( !\control|Mux0~0_combout  & ( (sinstruction_IFID[20]) # (\sjal_MEMWB~q ) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(!sinstruction_IFID[15]),
	.datac(!sinstruction_IFID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_writeregister|output[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_writeregister|output[4]~4 .extended_lut = "off";
defparam \mux_writeregister|output[4]~4 .lut_mask = 64'h5F5F5F5F77777777;
defparam \mux_writeregister|output[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N12
cyclonev_lcell_comb \control|Mux1~0 (
// Equation(s):
// \control|Mux1~0_combout  = ( sinstruction_IFID[31] & ( sinstruction_IFID[26] & ( (sinstruction_IFID[27] & (!sinstruction_IFID[30] & (!sinstruction_IFID[28] & !sinstruction_IFID[29]))) ) ) ) # ( !sinstruction_IFID[31] & ( sinstruction_IFID[26] & ( 
// (!sinstruction_IFID[27] & (((sinstruction_IFID[29])))) # (sinstruction_IFID[27] & (!sinstruction_IFID[30] $ (((sinstruction_IFID[28] & !sinstruction_IFID[29]))))) ) ) ) # ( sinstruction_IFID[31] & ( !sinstruction_IFID[26] & ( (!sinstruction_IFID[27] & 
// (!sinstruction_IFID[30] & (!sinstruction_IFID[28] & sinstruction_IFID[29]))) ) ) ) # ( !sinstruction_IFID[31] & ( !sinstruction_IFID[26] & ( (!sinstruction_IFID[27] & (((!sinstruction_IFID[30] & !sinstruction_IFID[28])) # (sinstruction_IFID[29]))) # 
// (sinstruction_IFID[27] & (sinstruction_IFID[29] & (!sinstruction_IFID[30] $ (sinstruction_IFID[28])))) ) ) )

	.dataa(!sinstruction_IFID[27]),
	.datab(!sinstruction_IFID[30]),
	.datac(!sinstruction_IFID[28]),
	.datad(!sinstruction_IFID[29]),
	.datae(!sinstruction_IFID[31]),
	.dataf(!sinstruction_IFID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux1~0 .extended_lut = "off";
defparam \control|Mux1~0 .lut_mask = 64'h80EB008041EE4000;
defparam \control|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N13
dffeas sregwrite_IDEX(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\control|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sregwrite_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam sregwrite_IDEX.is_wysiwyg = "true";
defparam sregwrite_IDEX.power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N59
dffeas sregwrite_EXMEM(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sregwrite_IDEX~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sregwrite_EXMEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam sregwrite_EXMEM.is_wysiwyg = "true";
defparam sregwrite_EXMEM.power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N50
dffeas sregwrite_MEMWB(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sregwrite_EXMEM~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sregwrite_MEMWB~q ),
	.prn(vcc));
// synopsys translate_off
defparam sregwrite_MEMWB.is_wysiwyg = "true";
defparam sregwrite_MEMWB.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N32
dffeas \sinstruction_IFID[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[16] .is_wysiwyg = "true";
defparam \sinstruction_IFID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N44
dffeas \sinstruction_IFID[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[11] .is_wysiwyg = "true";
defparam \sinstruction_IFID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N24
cyclonev_lcell_comb \mux_writeregister|output[0]~0 (
// Equation(s):
// \mux_writeregister|output[0]~0_combout  = ( \sjal_MEMWB~q  & ( \control|Mux0~0_combout  ) ) # ( !\sjal_MEMWB~q  & ( \control|Mux0~0_combout  & ( sinstruction_IFID[11] ) ) ) # ( \sjal_MEMWB~q  & ( !\control|Mux0~0_combout  ) ) # ( !\sjal_MEMWB~q  & ( 
// !\control|Mux0~0_combout  & ( sinstruction_IFID[16] ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[16]),
	.datac(gnd),
	.datad(!sinstruction_IFID[11]),
	.datae(!\sjal_MEMWB~q ),
	.dataf(!\control|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_writeregister|output[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_writeregister|output[0]~0 .extended_lut = "off";
defparam \mux_writeregister|output[0]~0 .lut_mask = 64'h3333FFFF00FFFFFF;
defparam \mux_writeregister|output[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N2
dffeas \sinstruction_IFID[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[17] .is_wysiwyg = "true";
defparam \sinstruction_IFID[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N26
dffeas \sinstruction_IFID[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[12] .is_wysiwyg = "true";
defparam \sinstruction_IFID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N36
cyclonev_lcell_comb \mux_writeregister|output[1]~1 (
// Equation(s):
// \mux_writeregister|output[1]~1_combout  = ( sinstruction_IFID[12] & ( ((sinstruction_IFID[17]) # (\control|Mux0~0_combout )) # (\sjal_MEMWB~q ) ) ) # ( !sinstruction_IFID[12] & ( ((!\control|Mux0~0_combout  & sinstruction_IFID[17])) # (\sjal_MEMWB~q ) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(!\control|Mux0~0_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sinstruction_IFID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_writeregister|output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_writeregister|output[1]~1 .extended_lut = "off";
defparam \mux_writeregister|output[1]~1 .lut_mask = 64'h5D5D5D5D7F7F7F7F;
defparam \mux_writeregister|output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N41
dffeas \sinstruction_IFID[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[13] .is_wysiwyg = "true";
defparam \sinstruction_IFID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N5
dffeas \sinstruction_IFID[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[18] .is_wysiwyg = "true";
defparam \sinstruction_IFID[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N3
cyclonev_lcell_comb \mux_writeregister|output[2]~2 (
// Equation(s):
// \mux_writeregister|output[2]~2_combout  = ( \control|Mux0~0_combout  & ( (sinstruction_IFID[13]) # (\sjal_MEMWB~q ) ) ) # ( !\control|Mux0~0_combout  & ( (sinstruction_IFID[18]) # (\sjal_MEMWB~q ) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(!sinstruction_IFID[13]),
	.datad(!sinstruction_IFID[18]),
	.datae(gnd),
	.dataf(!\control|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_writeregister|output[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_writeregister|output[2]~2 .extended_lut = "off";
defparam \mux_writeregister|output[2]~2 .lut_mask = 64'h55FF55FF5F5F5F5F;
defparam \mux_writeregister|output[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N14
dffeas \sinstruction_IFID[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[19] .is_wysiwyg = "true";
defparam \sinstruction_IFID[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N20
dffeas \sinstruction_IFID[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[14] .is_wysiwyg = "true";
defparam \sinstruction_IFID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N39
cyclonev_lcell_comb \mux_writeregister|output[3]~3 (
// Equation(s):
// \mux_writeregister|output[3]~3_combout  = ( sinstruction_IFID[14] & ( ((sinstruction_IFID[19]) # (\control|Mux0~0_combout )) # (\sjal_MEMWB~q ) ) ) # ( !sinstruction_IFID[14] & ( ((!\control|Mux0~0_combout  & sinstruction_IFID[19])) # (\sjal_MEMWB~q ) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(!\control|Mux0~0_combout ),
	.datac(!sinstruction_IFID[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sinstruction_IFID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_writeregister|output[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_writeregister|output[3]~3 .extended_lut = "off";
defparam \mux_writeregister|output[3]~3 .lut_mask = 64'h5D5D5D5D7F7F7F7F;
defparam \mux_writeregister|output[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N57
cyclonev_lcell_comb \reg_file|Decoder0~10 (
// Equation(s):
// \reg_file|Decoder0~10_combout  = ( !\mux_writeregister|output[2]~2_combout  & ( \mux_writeregister|output[3]~3_combout  & ( (\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & 
// \mux_writeregister|output[1]~1_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[1]~1_combout ),
	.datae(!\mux_writeregister|output[2]~2_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~10 .extended_lut = "off";
defparam \reg_file|Decoder0~10 .lut_mask = 64'h0000000000100000;
defparam \reg_file|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N13
dffeas \reg_file|registers[26][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][7] .is_wysiwyg = "true";
defparam \reg_file|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N47
dffeas \sinstruction_IFID[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[24] .is_wysiwyg = "true";
defparam \sinstruction_IFID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N24
cyclonev_lcell_comb \reg_file|registers[22][7]~feeder (
// Equation(s):
// \reg_file|registers[22][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N33
cyclonev_lcell_comb \reg_file|Decoder0~9 (
// Equation(s):
// \reg_file|Decoder0~9_combout  = ( \mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (\mux_writeregister|output[4]~4_combout  & (!\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & 
// \mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\sregwrite_MEMWB~q ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~9 .extended_lut = "off";
defparam \reg_file|Decoder0~9 .lut_mask = 64'h0000000400000000;
defparam \reg_file|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N26
dffeas \reg_file|registers[22][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][7] .is_wysiwyg = "true";
defparam \reg_file|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N42
cyclonev_lcell_comb \reg_file|Decoder0~11 (
// Equation(s):
// \reg_file|Decoder0~11_combout  = ( \mux_writeregister|output[3]~3_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[4]~4_combout  & (\mux_writeregister|output[2]~2_combout  & 
// !\mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[4]~4_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~11 .extended_lut = "off";
defparam \reg_file|Decoder0~11 .lut_mask = 64'h0000000000000100;
defparam \reg_file|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N2
dffeas \reg_file|registers[30][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][7] .is_wysiwyg = "true";
defparam \reg_file|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N18
cyclonev_lcell_comb \reg_file|registers[18][7]~feeder (
// Equation(s):
// \reg_file|registers[18][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N9
cyclonev_lcell_comb \reg_file|Decoder0~8 (
// Equation(s):
// \reg_file|Decoder0~8_combout  = ( !\mux_writeregister|output[3]~3_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[2]~2_combout  & 
// !\mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~8 .extended_lut = "off";
defparam \reg_file|Decoder0~8 .lut_mask = 64'h0000000010000000;
defparam \reg_file|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N20
dffeas \reg_file|registers[18][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][7] .is_wysiwyg = "true";
defparam \reg_file|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N3
cyclonev_lcell_comb \reg_file|Mux24~2 (
// Equation(s):
// \reg_file|Mux24~2_combout  = ( \reg_file|registers[30][7]~q  & ( \reg_file|registers[18][7]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[26][7]~q ))) # (sinstruction_IFID[23] & (((\reg_file|registers[22][7]~q ) # 
// (sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[30][7]~q  & ( \reg_file|registers[18][7]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[26][7]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24] & 
// \reg_file|registers[22][7]~q )))) ) ) ) # ( \reg_file|registers[30][7]~q  & ( !\reg_file|registers[18][7]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[26][7]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[22][7]~q ) # (sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[30][7]~q  & ( !\reg_file|registers[18][7]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[26][7]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24] & \reg_file|registers[22][7]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[26][7]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[22][7]~q ),
	.datae(!\reg_file|registers[30][7]~q ),
	.dataf(!\reg_file|registers[18][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~2 .extended_lut = "off";
defparam \reg_file|Mux24~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_file|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N32
dffeas \sinstruction_IFID[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[22] .is_wysiwyg = "true";
defparam \sinstruction_IFID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N18
cyclonev_lcell_comb \reg_file|Decoder0~13 (
// Equation(s):
// \reg_file|Decoder0~13_combout  = ( \mux_writeregister|output[2]~2_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[3]~3_combout  & 
// \mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[0]~0_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[3]~3_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[2]~2_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~13 .extended_lut = "off";
defparam \reg_file|Decoder0~13 .lut_mask = 64'h0000000000000010;
defparam \reg_file|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N14
dffeas \reg_file|registers[23][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][7] .is_wysiwyg = "true";
defparam \reg_file|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N12
cyclonev_lcell_comb \reg_file|registers[31][7]~feeder (
// Equation(s):
// \reg_file|registers[31][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[31][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[31][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[31][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[31][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N21
cyclonev_lcell_comb \reg_file|Decoder0~15 (
// Equation(s):
// \reg_file|Decoder0~15_combout  = ( \mux_writeregister|output[2]~2_combout  & ( \mux_writeregister|output[4]~4_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[1]~1_combout  & (\mux_writeregister|output[3]~3_combout  & 
// \mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[1]~1_combout ),
	.datac(!\mux_writeregister|output[3]~3_combout ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\mux_writeregister|output[2]~2_combout ),
	.dataf(!\mux_writeregister|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~15 .extended_lut = "off";
defparam \reg_file|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \reg_file|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N14
dffeas \reg_file|registers[31][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[31][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][7] .is_wysiwyg = "true";
defparam \reg_file|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N39
cyclonev_lcell_comb \reg_file|Decoder0~12 (
// Equation(s):
// \reg_file|Decoder0~12_combout  = ( \mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[4]~4_combout  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[0]~0_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[4]~4_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~12 .extended_lut = "off";
defparam \reg_file|Decoder0~12 .lut_mask = 64'h0000010000000000;
defparam \reg_file|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N41
dffeas \reg_file|registers[19][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][7] .is_wysiwyg = "true";
defparam \reg_file|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N51
cyclonev_lcell_comb \reg_file|Decoder0~14 (
// Equation(s):
// \reg_file|Decoder0~14_combout  = ( !\mux_writeregister|output[2]~2_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[0]~0_combout  & (\mux_writeregister|output[3]~3_combout  & 
// \mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[3]~3_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[2]~2_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~14 .extended_lut = "off";
defparam \reg_file|Decoder0~14 .lut_mask = 64'h0000000000010000;
defparam \reg_file|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N32
dffeas \reg_file|registers[27][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][7] .is_wysiwyg = "true";
defparam \reg_file|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N15
cyclonev_lcell_comb \reg_file|Mux24~3 (
// Equation(s):
// \reg_file|Mux24~3_combout  = ( \reg_file|registers[19][7]~q  & ( \reg_file|registers[27][7]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[23][7]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[31][7]~q )))) ) ) ) 
// # ( !\reg_file|registers[19][7]~q  & ( \reg_file|registers[27][7]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[23][7]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[31][7]~q ))))) ) ) ) # ( \reg_file|registers[19][7]~q  & ( !\reg_file|registers[27][7]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[23][7]~q 
// )) # (sinstruction_IFID[24] & ((\reg_file|registers[31][7]~q ))))) ) ) ) # ( !\reg_file|registers[19][7]~q  & ( !\reg_file|registers[27][7]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[23][7]~q )) # 
// (sinstruction_IFID[24] & ((\reg_file|registers[31][7]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[23][7]~q ),
	.datac(!\reg_file|registers[31][7]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[19][7]~q ),
	.dataf(!\reg_file|registers[27][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~3 .extended_lut = "off";
defparam \reg_file|Mux24~3 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_file|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N39
cyclonev_lcell_comb \sinstruction_IFID[21]~feeder (
// Equation(s):
// \sinstruction_IFID[21]~feeder_combout  = ( \rom|altsyncram_component|auto_generated|q_a [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sinstruction_IFID[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sinstruction_IFID[21]~feeder .extended_lut = "off";
defparam \sinstruction_IFID[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sinstruction_IFID[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y13_N41
dffeas \sinstruction_IFID[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\sinstruction_IFID[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[21] .is_wysiwyg = "true";
defparam \sinstruction_IFID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N42
cyclonev_lcell_comb \reg_file|registers[16][7]~feeder (
// Equation(s):
// \reg_file|registers[16][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N39
cyclonev_lcell_comb \reg_file|Decoder0~0 (
// Equation(s):
// \reg_file|Decoder0~0_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & (!\mux_writeregister|output[2]~2_combout  & 
// \mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~0 .extended_lut = "off";
defparam \reg_file|Decoder0~0 .lut_mask = 64'h0040000000000000;
defparam \reg_file|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N44
dffeas \reg_file|registers[16][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][7] .is_wysiwyg = "true";
defparam \reg_file|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N42
cyclonev_lcell_comb \reg_file|Decoder0~1 (
// Equation(s):
// \reg_file|Decoder0~1_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[2]~2_combout  & 
// !\mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~1 .extended_lut = "off";
defparam \reg_file|Decoder0~1 .lut_mask = 64'h0100000000000000;
defparam \reg_file|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N56
dffeas \reg_file|registers[20][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][7] .is_wysiwyg = "true";
defparam \reg_file|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N54
cyclonev_lcell_comb \reg_file|Decoder0~3 (
// Equation(s):
// \reg_file|Decoder0~3_combout  = ( \mux_writeregister|output[4]~4_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & (\mux_writeregister|output[2]~2_combout  & 
// \mux_writeregister|output[3]~3_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[3]~3_combout ),
	.datae(!\mux_writeregister|output[4]~4_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~3 .extended_lut = "off";
defparam \reg_file|Decoder0~3 .lut_mask = 64'h0000000400000000;
defparam \reg_file|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N26
dffeas \reg_file|registers[28][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][7] .is_wysiwyg = "true";
defparam \reg_file|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N51
cyclonev_lcell_comb \reg_file|registers[24][7]~feeder (
// Equation(s):
// \reg_file|registers[24][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N15
cyclonev_lcell_comb \reg_file|Decoder0~2 (
// Equation(s):
// \reg_file|Decoder0~2_combout  = ( \mux_writeregister|output[3]~3_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[4]~4_combout  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[0]~0_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[4]~4_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~2 .extended_lut = "off";
defparam \reg_file|Decoder0~2 .lut_mask = 64'h0000020000000000;
defparam \reg_file|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N53
dffeas \reg_file|registers[24][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][7] .is_wysiwyg = "true";
defparam \reg_file|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N57
cyclonev_lcell_comb \reg_file|Mux24~0 (
// Equation(s):
// \reg_file|Mux24~0_combout  = ( \reg_file|registers[28][7]~q  & ( \reg_file|registers[24][7]~q  & ( ((!sinstruction_IFID[23] & (\reg_file|registers[16][7]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[20][7]~q )))) # (sinstruction_IFID[24]) ) ) ) # 
// ( !\reg_file|registers[28][7]~q  & ( \reg_file|registers[24][7]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[16][7]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|registers[20][7]~q )))) ) ) ) 
// # ( \reg_file|registers[28][7]~q  & ( !\reg_file|registers[24][7]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[16][7]~q  & (!sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((\reg_file|registers[20][7]~q ) # (sinstruction_IFID[24])))) ) ) ) 
// # ( !\reg_file|registers[28][7]~q  & ( !\reg_file|registers[24][7]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[16][7]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[20][7]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[16][7]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[20][7]~q ),
	.datae(!\reg_file|registers[28][7]~q ),
	.dataf(!\reg_file|registers[24][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~0 .extended_lut = "off";
defparam \reg_file|Mux24~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_file|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N24
cyclonev_lcell_comb \reg_file|Decoder0~6 (
// Equation(s):
// \reg_file|Decoder0~6_combout  = ( \mux_writeregister|output[3]~3_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[4]~4_combout  & (!\mux_writeregister|output[2]~2_combout  & 
// \mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[4]~4_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~6 .extended_lut = "off";
defparam \reg_file|Decoder0~6 .lut_mask = 64'h0000001000000000;
defparam \reg_file|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N26
dffeas \reg_file|registers[25][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][7] .is_wysiwyg = "true";
defparam \reg_file|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N21
cyclonev_lcell_comb \reg_file|Decoder0~5 (
// Equation(s):
// \reg_file|Decoder0~5_combout  = ( \mux_writeregister|output[0]~0_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[4]~4_combout  & (\mux_writeregister|output[2]~2_combout  & 
// !\mux_writeregister|output[3]~3_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[4]~4_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[3]~3_combout ),
	.datae(!\mux_writeregister|output[0]~0_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~5 .extended_lut = "off";
defparam \reg_file|Decoder0~5 .lut_mask = 64'h0000010000000000;
defparam \reg_file|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N32
dffeas \reg_file|registers[21][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][7] .is_wysiwyg = "true";
defparam \reg_file|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N48
cyclonev_lcell_comb \reg_file|Decoder0~7 (
// Equation(s):
// \reg_file|Decoder0~7_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( \mux_writeregister|output[2]~2_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[0]~0_combout  & (\mux_writeregister|output[4]~4_combout  & 
// \mux_writeregister|output[3]~3_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[4]~4_combout ),
	.datad(!\mux_writeregister|output[3]~3_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~7 .extended_lut = "off";
defparam \reg_file|Decoder0~7 .lut_mask = 64'h0000000000010000;
defparam \reg_file|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N19
dffeas \reg_file|registers[29][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][7] .is_wysiwyg = "true";
defparam \reg_file|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N57
cyclonev_lcell_comb \reg_file|Decoder0~4 (
// Equation(s):
// \reg_file|Decoder0~4_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[0]~0_combout  & (!\mux_writeregister|output[2]~2_combout  & 
// \mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~4 .extended_lut = "off";
defparam \reg_file|Decoder0~4 .lut_mask = 64'h0010000000000000;
defparam \reg_file|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N59
dffeas \reg_file|registers[17][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][7] .is_wysiwyg = "true";
defparam \reg_file|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N33
cyclonev_lcell_comb \reg_file|Mux24~1 (
// Equation(s):
// \reg_file|Mux24~1_combout  = ( \reg_file|registers[29][7]~q  & ( \reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[21][7]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[25][7]~q ))) ) ) ) # ( !\reg_file|registers[29][7]~q  & ( \reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[21][7]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[25][7]~q  & ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[29][7]~q  & ( !\reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[21][7]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23])) # (\reg_file|registers[25][7]~q ))) ) ) ) # ( !\reg_file|registers[29][7]~q  & ( !\reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[21][7]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] 
// & (\reg_file|registers[25][7]~q  & ((!sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|registers[25][7]~q ),
	.datab(!\reg_file|registers[21][7]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[29][7]~q ),
	.dataf(!\reg_file|registers[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~1 .extended_lut = "off";
defparam \reg_file|Mux24~1 .lut_mask = 64'h0530053FF530F53F;
defparam \reg_file|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N48
cyclonev_lcell_comb \reg_file|Mux24~4 (
// Equation(s):
// \reg_file|Mux24~4_combout  = ( \reg_file|Mux24~0_combout  & ( \reg_file|Mux24~1_combout  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|Mux24~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux24~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux24~0_combout  & ( \reg_file|Mux24~1_combout  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux24~2_combout )) # (sinstruction_IFID[21] & 
// ((\reg_file|Mux24~3_combout ))))) ) ) ) # ( \reg_file|Mux24~0_combout  & ( !\reg_file|Mux24~1_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux24~2_combout )) # 
// (sinstruction_IFID[21] & ((\reg_file|Mux24~3_combout ))))) ) ) ) # ( !\reg_file|Mux24~0_combout  & ( !\reg_file|Mux24~1_combout  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux24~2_combout )) # (sinstruction_IFID[21] & 
// ((\reg_file|Mux24~3_combout ))))) ) ) )

	.dataa(!\reg_file|Mux24~2_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux24~3_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux24~0_combout ),
	.dataf(!\reg_file|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~4 .extended_lut = "off";
defparam \reg_file|Mux24~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \reg_file|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N48
cyclonev_lcell_comb \reg_file|registers[9][7]~feeder (
// Equation(s):
// \reg_file|registers[9][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N18
cyclonev_lcell_comb \reg_file|Decoder0~17 (
// Equation(s):
// \reg_file|Decoder0~17_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( \mux_writeregister|output[3]~3_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\sregwrite_MEMWB~q ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~17 .extended_lut = "off";
defparam \reg_file|Decoder0~17 .lut_mask = 64'h0000000002000000;
defparam \reg_file|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N50
dffeas \reg_file|registers[9][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][7] .is_wysiwyg = "true";
defparam \reg_file|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N48
cyclonev_lcell_comb \reg_file|Decoder0~19 (
// Equation(s):
// \reg_file|Decoder0~19_combout  = ( \mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[2]~2_combout  & ( (\sregwrite_MEMWB~q  & (\mux_writeregister|output[0]~0_combout  & (\mux_writeregister|output[3]~3_combout  & 
// !\mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[3]~3_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~19 .extended_lut = "off";
defparam \reg_file|Decoder0~19 .lut_mask = 64'h0000010000000000;
defparam \reg_file|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N2
dffeas \reg_file|registers[11][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][7] .is_wysiwyg = "true";
defparam \reg_file|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N18
cyclonev_lcell_comb \reg_file|Decoder0~18 (
// Equation(s):
// \reg_file|Decoder0~18_combout  = ( !\mux_writeregister|output[2]~2_combout  & ( \mux_writeregister|output[3]~3_combout  & ( (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & (!\mux_writeregister|output[4]~4_combout  & 
// \mux_writeregister|output[1]~1_combout ))) ) ) )

	.dataa(!\sregwrite_MEMWB~q ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\mux_writeregister|output[4]~4_combout ),
	.datad(!\mux_writeregister|output[1]~1_combout ),
	.datae(!\mux_writeregister|output[2]~2_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~18 .extended_lut = "off";
defparam \reg_file|Decoder0~18 .lut_mask = 64'h0000000000400000;
defparam \reg_file|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N32
dffeas \reg_file|registers[10][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][7] .is_wysiwyg = "true";
defparam \reg_file|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N12
cyclonev_lcell_comb \reg_file|registers[8][7]~feeder (
// Equation(s):
// \reg_file|registers[8][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N51
cyclonev_lcell_comb \reg_file|Decoder0~16 (
// Equation(s):
// \reg_file|Decoder0~16_combout  = ( \mux_writeregister|output[3]~3_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~16 .extended_lut = "off";
defparam \reg_file|Decoder0~16 .lut_mask = 64'h0000200000000000;
defparam \reg_file|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N13
dffeas \reg_file|registers[8][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][7] .is_wysiwyg = "true";
defparam \reg_file|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N6
cyclonev_lcell_comb \reg_file|Mux24~5 (
// Equation(s):
// \reg_file|Mux24~5_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[8][7]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[9][7]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[11][7]~q ))) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|registers[8][7]~q  & ( (!sinstruction_IFID[22]) # (\reg_file|registers[10][7]~q ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[8][7]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[9][7]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[11][7]~q ))) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|registers[8][7]~q  & ( (sinstruction_IFID[22] & \reg_file|registers[10][7]~q ) ) ) )

	.dataa(!\reg_file|registers[9][7]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[11][7]~q ),
	.datad(!\reg_file|registers[10][7]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~5 .extended_lut = "off";
defparam \reg_file|Mux24~5 .lut_mask = 64'h00334747CCFF4747;
defparam \reg_file|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N27
cyclonev_lcell_comb \reg_file|registers[13][7]~feeder (
// Equation(s):
// \reg_file|registers[13][7]~feeder_combout  = ( \mux_jal|output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][7]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N3
cyclonev_lcell_comb \reg_file|Decoder0~25 (
// Equation(s):
// \reg_file|Decoder0~25_combout  = ( \mux_writeregister|output[3]~3_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[0]~0_combout  & 
// \mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~25 .extended_lut = "off";
defparam \reg_file|Decoder0~25 .lut_mask = 64'h0000000200000000;
defparam \reg_file|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N29
dffeas \reg_file|registers[13][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][7] .is_wysiwyg = "true";
defparam \reg_file|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N39
cyclonev_lcell_comb \reg_file|Decoder0~26 (
// Equation(s):
// \reg_file|Decoder0~26_combout  = ( \mux_writeregister|output[1]~1_combout  & ( \mux_writeregister|output[3]~3_combout  & ( (!\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[2]~2_combout  & 
// !\mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[0]~0_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~26 .extended_lut = "off";
defparam \reg_file|Decoder0~26 .lut_mask = 64'h0000000000000200;
defparam \reg_file|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N44
dffeas \reg_file|registers[14][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][7] .is_wysiwyg = "true";
defparam \reg_file|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N54
cyclonev_lcell_comb \reg_file|Decoder0~27 (
// Equation(s):
// \reg_file|Decoder0~27_combout  = ( !\mux_writeregister|output[4]~4_combout  & ( \mux_writeregister|output[3]~3_combout  & ( (\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[2]~2_combout  & 
// \mux_writeregister|output[1]~1_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[0]~0_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[1]~1_combout ),
	.datae(!\mux_writeregister|output[4]~4_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~27 .extended_lut = "off";
defparam \reg_file|Decoder0~27 .lut_mask = 64'h0000000000010000;
defparam \reg_file|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N50
dffeas \reg_file|registers[15][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][7] .is_wysiwyg = "true";
defparam \reg_file|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N21
cyclonev_lcell_comb \reg_file|Decoder0~24 (
// Equation(s):
// \reg_file|Decoder0~24_combout  = ( \mux_writeregister|output[3]~3_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (\mux_writeregister|output[2]~2_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & 
// !\mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[2]~2_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~24 .extended_lut = "off";
defparam \reg_file|Decoder0~24 .lut_mask = 64'h0000100000000000;
defparam \reg_file|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N23
dffeas \reg_file|registers[12][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][7] .is_wysiwyg = "true";
defparam \reg_file|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N48
cyclonev_lcell_comb \reg_file|Mux24~7 (
// Equation(s):
// \reg_file|Mux24~7_combout  = ( \reg_file|registers[15][7]~q  & ( \reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[13][7]~q ))) # (sinstruction_IFID[22] & (((\reg_file|registers[14][7]~q ) # 
// (sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[15][7]~q  & ( \reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[13][7]~q ))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21] & 
// \reg_file|registers[14][7]~q )))) ) ) ) # ( \reg_file|registers[15][7]~q  & ( !\reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[13][7]~q  & (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[14][7]~q ) # (sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[15][7]~q  & ( !\reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[13][7]~q  & (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21] & \reg_file|registers[14][7]~q )))) ) ) )

	.dataa(!\reg_file|registers[13][7]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[14][7]~q ),
	.datae(!\reg_file|registers[15][7]~q ),
	.dataf(!\reg_file|registers[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~7 .extended_lut = "off";
defparam \reg_file|Mux24~7 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_file|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y17_N33
cyclonev_lcell_comb \reg_file|Decoder0~29 (
// Equation(s):
// \reg_file|Decoder0~29_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & 
// \mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\sregwrite_MEMWB~q ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~29 .extended_lut = "off";
defparam \reg_file|Decoder0~29 .lut_mask = 64'h0002000000000000;
defparam \reg_file|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N50
dffeas \reg_file|registers[5][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][7] .is_wysiwyg = "true";
defparam \reg_file|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N48
cyclonev_lcell_comb \reg_file|Decoder0~31 (
// Equation(s):
// \reg_file|Decoder0~31_combout  = ( \mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (\mux_writeregister|output[2]~2_combout  & (\sregwrite_MEMWB~q  & (\mux_writeregister|output[0]~0_combout  & 
// !\mux_writeregister|output[4]~4_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[2]~2_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[4]~4_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~31 .extended_lut = "off";
defparam \reg_file|Decoder0~31 .lut_mask = 64'h0000010000000000;
defparam \reg_file|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N20
dffeas \reg_file|registers[7][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][7] .is_wysiwyg = "true";
defparam \reg_file|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N57
cyclonev_lcell_comb \reg_file|Decoder0~30 (
// Equation(s):
// \reg_file|Decoder0~30_combout  = ( !\mux_writeregister|output[3]~3_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & 
// \mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~30 .extended_lut = "off";
defparam \reg_file|Decoder0~30 .lut_mask = 64'h0000000000200000;
defparam \reg_file|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N55
dffeas \reg_file|registers[6][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][7] .is_wysiwyg = "true";
defparam \reg_file|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N15
cyclonev_lcell_comb \reg_file|Decoder0~28 (
// Equation(s):
// \reg_file|Decoder0~28_combout  = ( \sregwrite_MEMWB~q  & ( !\mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (!\mux_writeregister|output[3]~3_combout  & (\mux_writeregister|output[2]~2_combout  & 
// !\mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\mux_writeregister|output[3]~3_combout ),
	.datac(!\mux_writeregister|output[2]~2_combout ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\sregwrite_MEMWB~q ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~28 .extended_lut = "off";
defparam \reg_file|Decoder0~28 .lut_mask = 64'h0000080000000000;
defparam \reg_file|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N19
dffeas \reg_file|registers[4][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][7] .is_wysiwyg = "true";
defparam \reg_file|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N54
cyclonev_lcell_comb \reg_file|Mux24~8 (
// Equation(s):
// \reg_file|Mux24~8_combout  = ( \reg_file|registers[6][7]~q  & ( \reg_file|registers[4][7]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][7]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][7]~q )))) ) ) ) # ( 
// !\reg_file|registers[6][7]~q  & ( \reg_file|registers[4][7]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][7]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][7]~q ))))) ) ) ) # ( \reg_file|registers[6][7]~q  & ( !\reg_file|registers[4][7]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][7]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[7][7]~q ))))) ) ) ) # ( !\reg_file|registers[6][7]~q  & ( !\reg_file|registers[4][7]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][7]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][7]~q ))))) ) ) )

	.dataa(!\reg_file|registers[5][7]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[7][7]~q ),
	.datae(!\reg_file|registers[6][7]~q ),
	.dataf(!\reg_file|registers[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~8 .extended_lut = "off";
defparam \reg_file|Mux24~8 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N12
cyclonev_lcell_comb \reg_file|Decoder0~22 (
// Equation(s):
// \reg_file|Decoder0~22_combout  = ( !\mux_writeregister|output[3]~3_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[0]~0_combout  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[0]~0_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~22 .extended_lut = "off";
defparam \reg_file|Decoder0~22 .lut_mask = 64'h0000000020000000;
defparam \reg_file|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y17_N31
dffeas \reg_file|registers[2][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][7] .is_wysiwyg = "true";
defparam \reg_file|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N54
cyclonev_lcell_comb \reg_file|Decoder0~23 (
// Equation(s):
// \reg_file|Decoder0~23_combout  = ( !\mux_writeregister|output[3]~3_combout  & ( \mux_writeregister|output[1]~1_combout  & ( (\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & (!\mux_writeregister|output[4]~4_combout  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[0]~0_combout ),
	.datab(!\sregwrite_MEMWB~q ),
	.datac(!\mux_writeregister|output[4]~4_combout ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~23 .extended_lut = "off";
defparam \reg_file|Decoder0~23 .lut_mask = 64'h0000000010000000;
defparam \reg_file|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N29
dffeas \reg_file|registers[3][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][7] .is_wysiwyg = "true";
defparam \reg_file|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N33
cyclonev_lcell_comb \reg_file|Decoder0~21 (
// Equation(s):
// \reg_file|Decoder0~21_combout  = ( !\mux_writeregister|output[3]~3_combout  & ( !\mux_writeregister|output[1]~1_combout  & ( (!\mux_writeregister|output[2]~2_combout  & (!\mux_writeregister|output[4]~4_combout  & (\sregwrite_MEMWB~q  & 
// \mux_writeregister|output[0]~0_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[2]~2_combout ),
	.datab(!\mux_writeregister|output[4]~4_combout ),
	.datac(!\sregwrite_MEMWB~q ),
	.datad(!\mux_writeregister|output[0]~0_combout ),
	.datae(!\mux_writeregister|output[3]~3_combout ),
	.dataf(!\mux_writeregister|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~21 .extended_lut = "off";
defparam \reg_file|Decoder0~21 .lut_mask = 64'h0008000000000000;
defparam \reg_file|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y17_N46
dffeas \reg_file|registers[1][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][7] .is_wysiwyg = "true";
defparam \reg_file|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N45
cyclonev_lcell_comb \reg_file|Decoder0~20 (
// Equation(s):
// \reg_file|Decoder0~20_combout  = ( !\mux_writeregister|output[1]~1_combout  & ( !\mux_writeregister|output[3]~3_combout  & ( (!\mux_writeregister|output[4]~4_combout  & (!\mux_writeregister|output[0]~0_combout  & (\sregwrite_MEMWB~q  & 
// !\mux_writeregister|output[2]~2_combout ))) ) ) )

	.dataa(!\mux_writeregister|output[4]~4_combout ),
	.datab(!\mux_writeregister|output[0]~0_combout ),
	.datac(!\sregwrite_MEMWB~q ),
	.datad(!\mux_writeregister|output[2]~2_combout ),
	.datae(!\mux_writeregister|output[1]~1_combout ),
	.dataf(!\mux_writeregister|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Decoder0~20 .extended_lut = "off";
defparam \reg_file|Decoder0~20 .lut_mask = 64'h0800000000000000;
defparam \reg_file|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N17
dffeas \reg_file|registers[0][7] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[7]~7_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][7] .is_wysiwyg = "true";
defparam \reg_file|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N45
cyclonev_lcell_comb \reg_file|Mux24~6 (
// Equation(s):
// \reg_file|Mux24~6_combout  = ( \reg_file|registers[1][7]~q  & ( \reg_file|registers[0][7]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[2][7]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[3][7]~q )))) ) ) ) # ( 
// !\reg_file|registers[1][7]~q  & ( \reg_file|registers[0][7]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[2][7]~q ))) # (sinstruction_IFID[21] & (((\reg_file|registers[3][7]~q  & sinstruction_IFID[22])))) ) ) ) # ( 
// \reg_file|registers[1][7]~q  & ( !\reg_file|registers[0][7]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[2][7]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[3][7]~q )))) ) ) ) # ( 
// !\reg_file|registers[1][7]~q  & ( !\reg_file|registers[0][7]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][7]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[3][7]~q ))))) ) ) )

	.dataa(!\reg_file|registers[2][7]~q ),
	.datab(!\reg_file|registers[3][7]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[1][7]~q ),
	.dataf(!\reg_file|registers[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~6 .extended_lut = "off";
defparam \reg_file|Mux24~6 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N30
cyclonev_lcell_comb \reg_file|Mux24~9 (
// Equation(s):
// \reg_file|Mux24~9_combout  = ( \reg_file|Mux24~8_combout  & ( \reg_file|Mux24~6_combout  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|Mux24~5_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux24~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux24~8_combout  & ( \reg_file|Mux24~6_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|Mux24~5_combout ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|Mux24~7_combout )))) ) ) ) # ( 
// \reg_file|Mux24~8_combout  & ( !\reg_file|Mux24~6_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux24~5_combout  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|Mux24~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux24~8_combout  & ( !\reg_file|Mux24~6_combout  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|Mux24~5_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux24~7_combout ))))) ) ) )

	.dataa(!\reg_file|Mux24~5_combout ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux24~7_combout ),
	.datae(!\reg_file|Mux24~8_combout ),
	.dataf(!\reg_file|Mux24~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~9 .extended_lut = "off";
defparam \reg_file|Mux24~9 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N12
cyclonev_lcell_comb \reg_file|Mux24~10 (
// Equation(s):
// \reg_file|Mux24~10_combout  = ( \reg_file|Mux24~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux24~4_combout ) ) ) # ( !\reg_file|Mux24~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux24~4_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[25]),
	.datac(!\reg_file|Mux24~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux24~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~10 .extended_lut = "off";
defparam \reg_file|Mux24~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \reg_file|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N13
dffeas \sreaddata1_IDEX[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux24~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[7] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N12
cyclonev_lcell_comb \control|Jr~1 (
// Equation(s):
// \control|Jr~1_combout  = ( \control|Mux0~0_combout  & ( \control|Jr~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Jr~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Jr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Jr~1 .extended_lut = "off";
defparam \control|Jr~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \control|Jr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N14
dffeas sjr_IDEX(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\control|Jr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sjr_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam sjr_IDEX.is_wysiwyg = "true";
defparam sjr_IDEX.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N5
dffeas \pc_mips|pc_output[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[7]~7_combout ),
	.asdata(sreaddata1_IDEX[7]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[7] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N27
cyclonev_lcell_comb \sinstruction_IFID[4]~feeder (
// Equation(s):
// \sinstruction_IFID[4]~feeder_combout  = ( \rom|altsyncram_component|auto_generated|q_a [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sinstruction_IFID[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sinstruction_IFID[4]~feeder .extended_lut = "off";
defparam \sinstruction_IFID[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sinstruction_IFID[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N29
dffeas \sinstruction_IFID[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\sinstruction_IFID[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[4] .is_wysiwyg = "true";
defparam \sinstruction_IFID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N12
cyclonev_lcell_comb \spc_IDEX[6]~feeder (
// Equation(s):
// \spc_IDEX[6]~feeder_combout  = spc_IFID[6]

	.dataa(gnd),
	.datab(!spc_IFID[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[6]~feeder .extended_lut = "off";
defparam \spc_IDEX[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \spc_IDEX[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N13
dffeas \spc_IDEX[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[6] .is_wysiwyg = "true";
defparam \spc_IDEX[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \mux_jr|output[6]~6 (
// Equation(s):
// \mux_jr|output[6]~6_combout  = ( spc_IDEX[6] & ( \reset_stages~combout  & ( \Add1~17_sumout  ) ) ) # ( !spc_IDEX[6] & ( \reset_stages~combout  & ( \Add1~17_sumout  ) ) ) # ( spc_IDEX[6] & ( !\reset_stages~combout  ) )

	.dataa(gnd),
	.datab(!\Add1~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!spc_IDEX[6]),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[6]~6 .extended_lut = "off";
defparam \mux_jr|output[6]~6 .lut_mask = 64'h0000FFFF33333333;
defparam \mux_jr|output[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N55
dffeas \spc_EXMEM[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[6] .is_wysiwyg = "true";
defparam \spc_EXMEM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N17
dffeas \spc_MEMWB[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[6]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[6] .is_wysiwyg = "true";
defparam \spc_MEMWB[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N42
cyclonev_lcell_comb \mux_jal|output[6]~6 (
// Equation(s):
// \mux_jal|output[6]~6_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[6]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sjal_MEMWB~q ),
	.datad(!spc_MEMWB[6]),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[6]~6 .extended_lut = "off";
defparam \mux_jal|output[6]~6 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mux_jal|output[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y19_N44
dffeas \reg_file|registers[25][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][6] .is_wysiwyg = "true";
defparam \reg_file|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N42
cyclonev_lcell_comb \reg_file|registers[29][6]~feeder (
// Equation(s):
// \reg_file|registers[29][6]~feeder_combout  = ( \mux_jal|output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[29][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[29][6]~feeder .extended_lut = "off";
defparam \reg_file|registers[29][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[29][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y18_N44
dffeas \reg_file|registers[29][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[29][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][6] .is_wysiwyg = "true";
defparam \reg_file|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N19
dffeas \reg_file|registers[21][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][6] .is_wysiwyg = "true";
defparam \reg_file|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N40
dffeas \reg_file|registers[17][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][6] .is_wysiwyg = "true";
defparam \reg_file|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N18
cyclonev_lcell_comb \reg_file|Mux25~1 (
// Equation(s):
// \reg_file|Mux25~1_combout  = ( \reg_file|registers[21][6]~q  & ( \reg_file|registers[17][6]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[25][6]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][6]~q )))) ) ) ) 
// # ( !\reg_file|registers[21][6]~q  & ( \reg_file|registers[17][6]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[25][6]~q ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[29][6]~q )))) ) ) 
// ) # ( \reg_file|registers[21][6]~q  & ( !\reg_file|registers[17][6]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[25][6]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[29][6]~q )))) ) ) 
// ) # ( !\reg_file|registers[21][6]~q  & ( !\reg_file|registers[17][6]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[25][6]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][6]~q ))))) ) ) )

	.dataa(!\reg_file|registers[25][6]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[29][6]~q ),
	.datae(!\reg_file|registers[21][6]~q ),
	.dataf(!\reg_file|registers[17][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~1 .extended_lut = "off";
defparam \reg_file|Mux25~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N22
dffeas \reg_file|registers[22][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][6] .is_wysiwyg = "true";
defparam \reg_file|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N38
dffeas \reg_file|registers[30][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][6] .is_wysiwyg = "true";
defparam \reg_file|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N13
dffeas \reg_file|registers[26][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][6] .is_wysiwyg = "true";
defparam \reg_file|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N34
dffeas \reg_file|registers[18][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][6] .is_wysiwyg = "true";
defparam \reg_file|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N39
cyclonev_lcell_comb \reg_file|Mux25~2 (
// Equation(s):
// \reg_file|Mux25~2_combout  = ( \reg_file|registers[26][6]~q  & ( \reg_file|registers[18][6]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[22][6]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[30][6]~q )))) ) ) ) 
// # ( !\reg_file|registers[26][6]~q  & ( \reg_file|registers[18][6]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[22][6]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[30][6]~q ))))) ) ) ) # ( \reg_file|registers[26][6]~q  & ( !\reg_file|registers[18][6]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[22][6]~q 
// )) # (sinstruction_IFID[24] & ((\reg_file|registers[30][6]~q ))))) ) ) ) # ( !\reg_file|registers[26][6]~q  & ( !\reg_file|registers[18][6]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[22][6]~q )) # 
// (sinstruction_IFID[24] & ((\reg_file|registers[30][6]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[22][6]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[30][6]~q ),
	.datae(!\reg_file|registers[26][6]~q ),
	.dataf(!\reg_file|registers[18][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~2 .extended_lut = "off";
defparam \reg_file|Mux25~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N14
dffeas \reg_file|registers[27][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][6] .is_wysiwyg = "true";
defparam \reg_file|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N44
dffeas \reg_file|registers[23][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][6] .is_wysiwyg = "true";
defparam \reg_file|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N44
dffeas \reg_file|registers[31][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][6] .is_wysiwyg = "true";
defparam \reg_file|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N20
dffeas \reg_file|registers[19][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][6] .is_wysiwyg = "true";
defparam \reg_file|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N42
cyclonev_lcell_comb \reg_file|Mux25~3 (
// Equation(s):
// \reg_file|Mux25~3_combout  = ( \reg_file|registers[31][6]~q  & ( \reg_file|registers[19][6]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[23][6]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[27][6]~q ))) ) ) ) # ( !\reg_file|registers[31][6]~q  & ( \reg_file|registers[19][6]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[23][6]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][6]~q  & ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][6]~q  & ( !\reg_file|registers[19][6]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[23][6]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23])) # (\reg_file|registers[27][6]~q ))) ) ) ) # ( !\reg_file|registers[31][6]~q  & ( !\reg_file|registers[19][6]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[23][6]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] 
// & (\reg_file|registers[27][6]~q  & ((!sinstruction_IFID[23])))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[27][6]~q ),
	.datac(!\reg_file|registers[23][6]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[31][6]~q ),
	.dataf(!\reg_file|registers[19][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~3 .extended_lut = "off";
defparam \reg_file|Mux25~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_file|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N26
dffeas \reg_file|registers[20][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][6] .is_wysiwyg = "true";
defparam \reg_file|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N29
dffeas \reg_file|registers[28][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][6] .is_wysiwyg = "true";
defparam \reg_file|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N59
dffeas \reg_file|registers[24][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][6] .is_wysiwyg = "true";
defparam \reg_file|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N11
dffeas \reg_file|registers[16][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][6] .is_wysiwyg = "true";
defparam \reg_file|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N54
cyclonev_lcell_comb \reg_file|Mux25~0 (
// Equation(s):
// \reg_file|Mux25~0_combout  = ( \reg_file|registers[24][6]~q  & ( \reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[20][6]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][6]~q )))) ) ) ) 
// # ( !\reg_file|registers[24][6]~q  & ( \reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[20][6]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[28][6]~q  & sinstruction_IFID[23])))) ) ) 
// ) # ( \reg_file|registers[24][6]~q  & ( !\reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[20][6]~q  & ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[28][6]~q )))) ) 
// ) ) # ( !\reg_file|registers[24][6]~q  & ( !\reg_file|registers[16][6]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][6]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][6]~q ))))) ) ) )

	.dataa(!\reg_file|registers[20][6]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[28][6]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[24][6]~q ),
	.dataf(!\reg_file|registers[16][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~0 .extended_lut = "off";
defparam \reg_file|Mux25~0 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N36
cyclonev_lcell_comb \reg_file|Mux25~4 (
// Equation(s):
// \reg_file|Mux25~4_combout  = ( \reg_file|Mux25~3_combout  & ( \reg_file|Mux25~0_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|Mux25~1_combout ))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # 
// (\reg_file|Mux25~2_combout )))) ) ) ) # ( !\reg_file|Mux25~3_combout  & ( \reg_file|Mux25~0_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|Mux25~1_combout ))) # (sinstruction_IFID[22] & (((\reg_file|Mux25~2_combout  & 
// !sinstruction_IFID[21])))) ) ) ) # ( \reg_file|Mux25~3_combout  & ( !\reg_file|Mux25~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux25~1_combout  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # 
// (\reg_file|Mux25~2_combout )))) ) ) ) # ( !\reg_file|Mux25~3_combout  & ( !\reg_file|Mux25~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux25~1_combout  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((\reg_file|Mux25~2_combout  & 
// !sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|Mux25~1_combout ),
	.datab(!\reg_file|Mux25~2_combout ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux25~3_combout ),
	.dataf(!\reg_file|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~4 .extended_lut = "off";
defparam \reg_file|Mux25~4 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N4
dffeas \reg_file|registers[12][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][6] .is_wysiwyg = "true";
defparam \reg_file|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N25
dffeas \reg_file|registers[14][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][6] .is_wysiwyg = "true";
defparam \reg_file|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N59
dffeas \reg_file|registers[15][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][6] .is_wysiwyg = "true";
defparam \reg_file|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N11
dffeas \reg_file|registers[13][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][6] .is_wysiwyg = "true";
defparam \reg_file|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N57
cyclonev_lcell_comb \reg_file|Mux25~7 (
// Equation(s):
// \reg_file|Mux25~7_combout  = ( \reg_file|registers[15][6]~q  & ( \reg_file|registers[13][6]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[12][6]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][6]~q )))) # (sinstruction_IFID[21]) ) ) ) # 
// ( !\reg_file|registers[15][6]~q  & ( \reg_file|registers[13][6]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][6]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][6]~q ))))) # (sinstruction_IFID[21] & 
// (((!sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[15][6]~q  & ( !\reg_file|registers[13][6]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][6]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][6]~q 
// ))))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[15][6]~q  & ( !\reg_file|registers[13][6]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][6]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[14][6]~q ))))) ) ) )

	.dataa(!\reg_file|registers[12][6]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[14][6]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[15][6]~q ),
	.dataf(!\reg_file|registers[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~7 .extended_lut = "off";
defparam \reg_file|Mux25~7 .lut_mask = 64'h440C443F770C773F;
defparam \reg_file|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N2
dffeas \reg_file|registers[3][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][6] .is_wysiwyg = "true";
defparam \reg_file|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N53
dffeas \reg_file|registers[2][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][6] .is_wysiwyg = "true";
defparam \reg_file|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N41
dffeas \reg_file|registers[1][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][6] .is_wysiwyg = "true";
defparam \reg_file|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N11
dffeas \reg_file|registers[0][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][6] .is_wysiwyg = "true";
defparam \reg_file|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N3
cyclonev_lcell_comb \reg_file|Mux25~6 (
// Equation(s):
// \reg_file|Mux25~6_combout  = ( \reg_file|registers[1][6]~q  & ( \reg_file|registers[0][6]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][6]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][6]~q ))) ) ) ) # ( 
// !\reg_file|registers[1][6]~q  & ( \reg_file|registers[0][6]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][6]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][6]~q )))) ) ) ) # ( \reg_file|registers[1][6]~q  & ( !\reg_file|registers[0][6]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][6]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[3][6]~q )))) ) ) ) # ( !\reg_file|registers[1][6]~q  & ( !\reg_file|registers[0][6]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][6]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][6]~q )))) ) ) )

	.dataa(!\reg_file|registers[3][6]~q ),
	.datab(!\reg_file|registers[2][6]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[1][6]~q ),
	.dataf(!\reg_file|registers[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~6 .extended_lut = "off";
defparam \reg_file|Mux25~6 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N2
dffeas \reg_file|registers[10][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][6] .is_wysiwyg = "true";
defparam \reg_file|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N6
cyclonev_lcell_comb \reg_file|registers[11][6]~feeder (
// Equation(s):
// \reg_file|registers[11][6]~feeder_combout  = \mux_jal|output[6]~6_combout 

	.dataa(!\mux_jal|output[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[11][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[11][6]~feeder .extended_lut = "off";
defparam \reg_file|registers[11][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[11][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N8
dffeas \reg_file|registers[11][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][6] .is_wysiwyg = "true";
defparam \reg_file|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N15
cyclonev_lcell_comb \reg_file|registers[8][6]~feeder (
// Equation(s):
// \reg_file|registers[8][6]~feeder_combout  = ( \mux_jal|output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][6]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N17
dffeas \reg_file|registers[8][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][6] .is_wysiwyg = "true";
defparam \reg_file|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N6
cyclonev_lcell_comb \reg_file|registers[9][6]~feeder (
// Equation(s):
// \reg_file|registers[9][6]~feeder_combout  = \mux_jal|output[6]~6_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[6]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][6]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N8
dffeas \reg_file|registers[9][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][6] .is_wysiwyg = "true";
defparam \reg_file|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N39
cyclonev_lcell_comb \reg_file|Mux25~5 (
// Equation(s):
// \reg_file|Mux25~5_combout  = ( \reg_file|registers[8][6]~q  & ( \reg_file|registers[9][6]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][6]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][6]~q )))) ) ) ) # 
// ( !\reg_file|registers[8][6]~q  & ( \reg_file|registers[9][6]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][6]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[11][6]~q )))) ) ) ) # 
// ( \reg_file|registers[8][6]~q  & ( !\reg_file|registers[9][6]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][6]~q ))) # (sinstruction_IFID[21] & (((\reg_file|registers[11][6]~q  & sinstruction_IFID[22])))) ) ) ) # 
// ( !\reg_file|registers[8][6]~q  & ( !\reg_file|registers[9][6]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][6]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][6]~q ))))) ) ) )

	.dataa(!\reg_file|registers[10][6]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[11][6]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[8][6]~q ),
	.dataf(!\reg_file|registers[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~5 .extended_lut = "off";
defparam \reg_file|Mux25~5 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_file|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N26
dffeas \reg_file|registers[5][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][6] .is_wysiwyg = "true";
defparam \reg_file|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N5
dffeas \reg_file|registers[7][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][6] .is_wysiwyg = "true";
defparam \reg_file|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N56
dffeas \reg_file|registers[6][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][6] .is_wysiwyg = "true";
defparam \reg_file|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N17
dffeas \reg_file|registers[4][6] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[6]~6_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][6] .is_wysiwyg = "true";
defparam \reg_file|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N54
cyclonev_lcell_comb \reg_file|Mux25~8 (
// Equation(s):
// \reg_file|Mux25~8_combout  = ( \reg_file|registers[6][6]~q  & ( \reg_file|registers[4][6]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][6]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][6]~q )))) ) ) ) # ( 
// !\reg_file|registers[6][6]~q  & ( \reg_file|registers[4][6]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][6]~q ))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21] & \reg_file|registers[7][6]~q )))) ) ) ) # ( 
// \reg_file|registers[6][6]~q  & ( !\reg_file|registers[4][6]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][6]~q  & (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[7][6]~q )))) ) ) ) # ( 
// !\reg_file|registers[6][6]~q  & ( !\reg_file|registers[4][6]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][6]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][6]~q ))))) ) ) )

	.dataa(!\reg_file|registers[5][6]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[7][6]~q ),
	.datae(!\reg_file|registers[6][6]~q ),
	.dataf(!\reg_file|registers[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~8 .extended_lut = "off";
defparam \reg_file|Mux25~8 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N51
cyclonev_lcell_comb \reg_file|Mux25~9 (
// Equation(s):
// \reg_file|Mux25~9_combout  = ( \reg_file|Mux25~5_combout  & ( \reg_file|Mux25~8_combout  & ( (!sinstruction_IFID[23] & (((\reg_file|Mux25~6_combout ) # (sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|Mux25~7_combout ))) ) ) ) # ( !\reg_file|Mux25~5_combout  & ( \reg_file|Mux25~8_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|Mux25~6_combout )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|Mux25~7_combout ))) ) ) ) # ( \reg_file|Mux25~5_combout  & ( !\reg_file|Mux25~8_combout  & ( (!sinstruction_IFID[23] & (((\reg_file|Mux25~6_combout ) # (sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|Mux25~7_combout  & 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|Mux25~5_combout  & ( !\reg_file|Mux25~8_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|Mux25~6_combout )))) # (sinstruction_IFID[23] & (\reg_file|Mux25~7_combout  & 
// (sinstruction_IFID[24]))) ) ) )

	.dataa(!\reg_file|Mux25~7_combout ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux25~6_combout ),
	.datae(!\reg_file|Mux25~5_combout ),
	.dataf(!\reg_file|Mux25~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~9 .extended_lut = "off";
defparam \reg_file|Mux25~9 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N15
cyclonev_lcell_comb \reg_file|Mux25~10 (
// Equation(s):
// \reg_file|Mux25~10_combout  = ( \reg_file|Mux25~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux25~4_combout ) ) ) # ( !\reg_file|Mux25~9_combout  & ( (\reg_file|Mux25~4_combout  & sinstruction_IFID[25]) ) )

	.dataa(!\reg_file|Mux25~4_combout ),
	.datab(!sinstruction_IFID[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux25~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~10 .extended_lut = "off";
defparam \reg_file|Mux25~10 .lut_mask = 64'h11111111DDDDDDDD;
defparam \reg_file|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N17
dffeas \sreaddata1_IDEX[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux25~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[6] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N8
dffeas \pc_mips|pc_output[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[6]~6_combout ),
	.asdata(sreaddata1_IDEX[6]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[6] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N11
dffeas \sinstruction_IFID[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[3] .is_wysiwyg = "true";
defparam \sinstruction_IFID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \mux_jr|output[5]~5 (
// Equation(s):
// \mux_jr|output[5]~5_combout  = ( \Add1~13_sumout  & ( (spc_IDEX[5]) # (\reset_stages~combout ) ) ) # ( !\Add1~13_sumout  & ( (!\reset_stages~combout  & spc_IDEX[5]) ) )

	.dataa(gnd),
	.datab(!\reset_stages~combout ),
	.datac(gnd),
	.datad(!spc_IDEX[5]),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[5]~5 .extended_lut = "off";
defparam \mux_jr|output[5]~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \mux_jr|output[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N13
dffeas \spc_EXMEM[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[5] .is_wysiwyg = "true";
defparam \spc_EXMEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N2
dffeas \spc_MEMWB[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[5]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[5] .is_wysiwyg = "true";
defparam \spc_MEMWB[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N3
cyclonev_lcell_comb \mux_jal|output[5]~5 (
// Equation(s):
// \mux_jal|output[5]~5_combout  = ( spc_MEMWB[5] & ( \alu_main|Result [1] ) ) # ( !spc_MEMWB[5] & ( \alu_main|Result [1] & ( !\sjal_MEMWB~q  ) ) ) # ( spc_MEMWB[5] & ( !\alu_main|Result [1] & ( \sjal_MEMWB~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sjal_MEMWB~q ),
	.datad(gnd),
	.datae(!spc_MEMWB[5]),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[5]~5 .extended_lut = "off";
defparam \mux_jal|output[5]~5 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mux_jal|output[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y18_N14
dffeas \reg_file|registers[11][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][5] .is_wysiwyg = "true";
defparam \reg_file|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N47
dffeas \reg_file|registers[8][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][5] .is_wysiwyg = "true";
defparam \reg_file|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N56
dffeas \reg_file|registers[10][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][5] .is_wysiwyg = "true";
defparam \reg_file|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N49
dffeas \reg_file|registers[9][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][5] .is_wysiwyg = "true";
defparam \reg_file|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N15
cyclonev_lcell_comb \reg_file|Mux26~5 (
// Equation(s):
// \reg_file|Mux26~5_combout  = ( \reg_file|registers[10][5]~q  & ( \reg_file|registers[9][5]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][5]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # 
// (\reg_file|registers[11][5]~q ))) ) ) ) # ( !\reg_file|registers[10][5]~q  & ( \reg_file|registers[9][5]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][5]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[11][5]~q  & (sinstruction_IFID[21]))) ) ) ) # ( \reg_file|registers[10][5]~q  & ( !\reg_file|registers[9][5]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[8][5]~q )))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21])) # (\reg_file|registers[11][5]~q ))) ) ) ) # ( !\reg_file|registers[10][5]~q  & ( !\reg_file|registers[9][5]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[8][5]~q )))) # (sinstruction_IFID[22] 
// & (\reg_file|registers[11][5]~q  & (sinstruction_IFID[21]))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[11][5]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[8][5]~q ),
	.datae(!\reg_file|registers[10][5]~q ),
	.dataf(!\reg_file|registers[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~5 .extended_lut = "off";
defparam \reg_file|Mux26~5 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg_file|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N41
dffeas \reg_file|registers[7][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][5] .is_wysiwyg = "true";
defparam \reg_file|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N53
dffeas \reg_file|registers[5][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][5] .is_wysiwyg = "true";
defparam \reg_file|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N54
cyclonev_lcell_comb \reg_file|registers[6][5]~feeder (
// Equation(s):
// \reg_file|registers[6][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[6][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N56
dffeas \reg_file|registers[6][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][5] .is_wysiwyg = "true";
defparam \reg_file|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N39
cyclonev_lcell_comb \reg_file|registers[4][5]~feeder (
// Equation(s):
// \reg_file|registers[4][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N40
dffeas \reg_file|registers[4][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][5] .is_wysiwyg = "true";
defparam \reg_file|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N3
cyclonev_lcell_comb \reg_file|Mux26~8 (
// Equation(s):
// \reg_file|Mux26~8_combout  = ( \reg_file|registers[6][5]~q  & ( \reg_file|registers[4][5]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[5][5]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][5]~q ))) ) ) ) # ( 
// !\reg_file|registers[6][5]~q  & ( \reg_file|registers[4][5]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][5]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[7][5]~q )))) ) ) ) # ( \reg_file|registers[6][5]~q  & ( !\reg_file|registers[4][5]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][5]~q ))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[7][5]~q )))) ) ) ) # ( !\reg_file|registers[6][5]~q  & ( !\reg_file|registers[4][5]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][5]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[7][5]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][5]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[5][5]~q ),
	.datae(!\reg_file|registers[6][5]~q ),
	.dataf(!\reg_file|registers[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~8 .extended_lut = "off";
defparam \reg_file|Mux26~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N17
dffeas \reg_file|registers[3][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][5] .is_wysiwyg = "true";
defparam \reg_file|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N35
dffeas \reg_file|registers[2][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][5] .is_wysiwyg = "true";
defparam \reg_file|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N18
cyclonev_lcell_comb \reg_file|registers[0][5]~feeder (
// Equation(s):
// \reg_file|registers[0][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N19
dffeas \reg_file|registers[0][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][5] .is_wysiwyg = "true";
defparam \reg_file|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N9
cyclonev_lcell_comb \reg_file|registers[1][5]~feeder (
// Equation(s):
// \reg_file|registers[1][5]~feeder_combout  = \mux_jal|output[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N11
dffeas \reg_file|registers[1][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][5] .is_wysiwyg = "true";
defparam \reg_file|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N57
cyclonev_lcell_comb \reg_file|Mux26~6 (
// Equation(s):
// \reg_file|Mux26~6_combout  = ( \reg_file|registers[0][5]~q  & ( \reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][5]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][5]~q ))) ) ) ) # ( 
// !\reg_file|registers[0][5]~q  & ( \reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][5]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][5]~q )))) ) ) ) # ( \reg_file|registers[0][5]~q  & ( !\reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][5]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[3][5]~q )))) ) ) ) # ( !\reg_file|registers[0][5]~q  & ( !\reg_file|registers[1][5]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][5]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][5]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[3][5]~q ),
	.datad(!\reg_file|registers[2][5]~q ),
	.datae(!\reg_file|registers[0][5]~q ),
	.dataf(!\reg_file|registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~6 .extended_lut = "off";
defparam \reg_file|Mux26~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N3
cyclonev_lcell_comb \reg_file|registers[15][5]~feeder (
// Equation(s):
// \reg_file|registers[15][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[15][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[15][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y14_N5
dffeas \reg_file|registers[15][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][5] .is_wysiwyg = "true";
defparam \reg_file|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N44
dffeas \reg_file|registers[14][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][5] .is_wysiwyg = "true";
defparam \reg_file|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N48
cyclonev_lcell_comb \reg_file|registers[13][5]~feeder (
// Equation(s):
// \reg_file|registers[13][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N49
dffeas \reg_file|registers[13][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][5] .is_wysiwyg = "true";
defparam \reg_file|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N32
dffeas \reg_file|registers[12][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][5] .is_wysiwyg = "true";
defparam \reg_file|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N48
cyclonev_lcell_comb \reg_file|Mux26~7 (
// Equation(s):
// \reg_file|Mux26~7_combout  = ( \reg_file|registers[13][5]~q  & ( \reg_file|registers[12][5]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[14][5]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][5]~q ))) ) ) ) 
// # ( !\reg_file|registers[13][5]~q  & ( \reg_file|registers[12][5]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[14][5]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[15][5]~q )))) ) ) ) # ( \reg_file|registers[13][5]~q  & ( !\reg_file|registers[12][5]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[14][5]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[15][5]~q )))) ) ) ) # ( !\reg_file|registers[13][5]~q  & ( !\reg_file|registers[12][5]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[14][5]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[15][5]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[15][5]~q ),
	.datad(!\reg_file|registers[14][5]~q ),
	.datae(!\reg_file|registers[13][5]~q ),
	.dataf(!\reg_file|registers[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~7 .extended_lut = "off";
defparam \reg_file|Mux26~7 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N24
cyclonev_lcell_comb \reg_file|Mux26~9 (
// Equation(s):
// \reg_file|Mux26~9_combout  = ( \reg_file|Mux26~6_combout  & ( \reg_file|Mux26~7_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|Mux26~8_combout )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|Mux26~5_combout ))) ) ) ) # ( !\reg_file|Mux26~6_combout  & ( \reg_file|Mux26~7_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|Mux26~8_combout )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|Mux26~5_combout ))) ) ) ) # ( \reg_file|Mux26~6_combout  & ( !\reg_file|Mux26~7_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|Mux26~8_combout )))) # (sinstruction_IFID[24] & (\reg_file|Mux26~5_combout  & 
// (!sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|Mux26~6_combout  & ( !\reg_file|Mux26~7_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|Mux26~8_combout )))) # (sinstruction_IFID[24] & (\reg_file|Mux26~5_combout  & 
// (!sinstruction_IFID[23]))) ) ) )

	.dataa(!\reg_file|Mux26~5_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|Mux26~8_combout ),
	.datae(!\reg_file|Mux26~6_combout ),
	.dataf(!\reg_file|Mux26~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~9 .extended_lut = "off";
defparam \reg_file|Mux26~9 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg_file|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N59
dffeas \reg_file|registers[25][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][5] .is_wysiwyg = "true";
defparam \reg_file|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N32
dffeas \reg_file|registers[21][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][5] .is_wysiwyg = "true";
defparam \reg_file|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N37
dffeas \reg_file|registers[29][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][5] .is_wysiwyg = "true";
defparam \reg_file|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N39
cyclonev_lcell_comb \reg_file|registers[17][5]~feeder (
// Equation(s):
// \reg_file|registers[17][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N41
dffeas \reg_file|registers[17][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][5] .is_wysiwyg = "true";
defparam \reg_file|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N33
cyclonev_lcell_comb \reg_file|Mux26~1 (
// Equation(s):
// \reg_file|Mux26~1_combout  = ( \reg_file|registers[29][5]~q  & ( \reg_file|registers[17][5]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[21][5]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[25][5]~q ))) ) ) ) # ( !\reg_file|registers[29][5]~q  & ( \reg_file|registers[17][5]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[21][5]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[25][5]~q  & ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[29][5]~q  & ( !\reg_file|registers[17][5]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[21][5]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23])) # (\reg_file|registers[25][5]~q ))) ) ) ) # ( !\reg_file|registers[29][5]~q  & ( !\reg_file|registers[17][5]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[21][5]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] 
// & (\reg_file|registers[25][5]~q  & ((!sinstruction_IFID[23])))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[25][5]~q ),
	.datac(!\reg_file|registers[21][5]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[29][5]~q ),
	.dataf(!\reg_file|registers[17][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~1 .extended_lut = "off";
defparam \reg_file|Mux26~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_file|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N38
dffeas \reg_file|registers[30][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][5] .is_wysiwyg = "true";
defparam \reg_file|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N11
dffeas \reg_file|registers[26][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][5] .is_wysiwyg = "true";
defparam \reg_file|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N29
dffeas \reg_file|registers[18][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][5] .is_wysiwyg = "true";
defparam \reg_file|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N53
dffeas \reg_file|registers[22][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][5] .is_wysiwyg = "true";
defparam \reg_file|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N39
cyclonev_lcell_comb \reg_file|Mux26~2 (
// Equation(s):
// \reg_file|Mux26~2_combout  = ( \reg_file|registers[18][5]~q  & ( \reg_file|registers[22][5]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[26][5]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][5]~q ))) ) ) ) 
// # ( !\reg_file|registers[18][5]~q  & ( \reg_file|registers[22][5]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[26][5]~q  & sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[30][5]~q ))) ) ) 
// ) # ( \reg_file|registers[18][5]~q  & ( !\reg_file|registers[22][5]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[26][5]~q )))) # (sinstruction_IFID[23] & (\reg_file|registers[30][5]~q  & ((sinstruction_IFID[24])))) ) 
// ) ) # ( !\reg_file|registers[18][5]~q  & ( !\reg_file|registers[22][5]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[26][5]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][5]~q )))) ) ) )

	.dataa(!\reg_file|registers[30][5]~q ),
	.datab(!\reg_file|registers[26][5]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[18][5]~q ),
	.dataf(!\reg_file|registers[22][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~2 .extended_lut = "off";
defparam \reg_file|Mux26~2 .lut_mask = 64'h0035F0350F35FF35;
defparam \reg_file|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N26
dffeas \reg_file|registers[23][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][5] .is_wysiwyg = "true";
defparam \reg_file|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N23
dffeas \reg_file|registers[27][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][5] .is_wysiwyg = "true";
defparam \reg_file|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N8
dffeas \reg_file|registers[31][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][5] .is_wysiwyg = "true";
defparam \reg_file|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N38
dffeas \reg_file|registers[19][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][5] .is_wysiwyg = "true";
defparam \reg_file|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N48
cyclonev_lcell_comb \reg_file|Mux26~3 (
// Equation(s):
// \reg_file|Mux26~3_combout  = ( \reg_file|registers[31][5]~q  & ( \reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[23][5]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23]) # 
// (\reg_file|registers[27][5]~q )))) ) ) ) # ( !\reg_file|registers[31][5]~q  & ( \reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[23][5]~q ))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[27][5]~q  & !sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][5]~q  & ( !\reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][5]~q  & ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23]) # (\reg_file|registers[27][5]~q )))) ) ) ) # ( !\reg_file|registers[31][5]~q  & ( !\reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][5]~q  & ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] 
// & (((\reg_file|registers[27][5]~q  & !sinstruction_IFID[23])))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[23][5]~q ),
	.datac(!\reg_file|registers[27][5]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[31][5]~q ),
	.dataf(!\reg_file|registers[19][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~3 .extended_lut = "off";
defparam \reg_file|Mux26~3 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_file|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N47
dffeas \reg_file|registers[28][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][5] .is_wysiwyg = "true";
defparam \reg_file|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N26
dffeas \reg_file|registers[20][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[5]~5_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][5] .is_wysiwyg = "true";
defparam \reg_file|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N42
cyclonev_lcell_comb \reg_file|registers[16][5]~feeder (
// Equation(s):
// \reg_file|registers[16][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N44
dffeas \reg_file|registers[16][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][5] .is_wysiwyg = "true";
defparam \reg_file|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N0
cyclonev_lcell_comb \reg_file|registers[24][5]~feeder (
// Equation(s):
// \reg_file|registers[24][5]~feeder_combout  = ( \mux_jal|output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][5]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N2
dffeas \reg_file|registers[24][5] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][5] .is_wysiwyg = "true";
defparam \reg_file|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N27
cyclonev_lcell_comb \reg_file|Mux26~0 (
// Equation(s):
// \reg_file|Mux26~0_combout  = ( \reg_file|registers[16][5]~q  & ( \reg_file|registers[24][5]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[20][5]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][5]~q ))) ) ) ) 
// # ( !\reg_file|registers[16][5]~q  & ( \reg_file|registers[24][5]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][5]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[28][5]~q )))) ) ) ) # ( \reg_file|registers[16][5]~q  & ( !\reg_file|registers[24][5]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][5]~q 
// ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][5]~q )))) ) ) ) # ( !\reg_file|registers[16][5]~q  & ( !\reg_file|registers[24][5]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][5]~q ))) # 
// (sinstruction_IFID[24] & (\reg_file|registers[28][5]~q )))) ) ) )

	.dataa(!\reg_file|registers[28][5]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[20][5]~q ),
	.datae(!\reg_file|registers[16][5]~q ),
	.dataf(!\reg_file|registers[24][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~0 .extended_lut = "off";
defparam \reg_file|Mux26~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_file|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N30
cyclonev_lcell_comb \reg_file|Mux26~4 (
// Equation(s):
// \reg_file|Mux26~4_combout  = ( \reg_file|Mux26~3_combout  & ( \reg_file|Mux26~0_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|Mux26~1_combout ))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # 
// (\reg_file|Mux26~2_combout )))) ) ) ) # ( !\reg_file|Mux26~3_combout  & ( \reg_file|Mux26~0_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|Mux26~1_combout ))) # (sinstruction_IFID[22] & (((\reg_file|Mux26~2_combout  & 
// !sinstruction_IFID[21])))) ) ) ) # ( \reg_file|Mux26~3_combout  & ( !\reg_file|Mux26~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux26~1_combout  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # 
// (\reg_file|Mux26~2_combout )))) ) ) ) # ( !\reg_file|Mux26~3_combout  & ( !\reg_file|Mux26~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux26~1_combout  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((\reg_file|Mux26~2_combout  & 
// !sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|Mux26~1_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux26~2_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux26~3_combout ),
	.dataf(!\reg_file|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~4 .extended_lut = "off";
defparam \reg_file|Mux26~4 .lut_mask = 64'h03440377CF44CF77;
defparam \reg_file|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \reg_file|Mux26~10 (
// Equation(s):
// \reg_file|Mux26~10_combout  = ( \reg_file|Mux26~4_combout  & ( (\reg_file|Mux26~9_combout ) # (sinstruction_IFID[25]) ) ) # ( !\reg_file|Mux26~4_combout  & ( (!sinstruction_IFID[25] & \reg_file|Mux26~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(!\reg_file|Mux26~9_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~10 .extended_lut = "off";
defparam \reg_file|Mux26~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_file|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N5
dffeas \sreaddata1_IDEX[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux26~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[5] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N14
dffeas \pc_mips|pc_output[5] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[5]~5_combout ),
	.asdata(sreaddata1_IDEX[5]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[5] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N53
dffeas \sinstruction_IFID[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[2] .is_wysiwyg = "true";
defparam \sinstruction_IFID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N48
cyclonev_lcell_comb \mux_jr|output[4]~4 (
// Equation(s):
// \mux_jr|output[4]~4_combout  = ( \reset_stages~combout  & ( \Add1~9_sumout  ) ) # ( !\reset_stages~combout  & ( spc_IDEX[4] ) )

	.dataa(!spc_IDEX[4]),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[4]~4 .extended_lut = "off";
defparam \mux_jr|output[4]~4 .lut_mask = 64'h555555550F0F0F0F;
defparam \mux_jr|output[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N52
dffeas \spc_EXMEM[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[4] .is_wysiwyg = "true";
defparam \spc_EXMEM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N35
dffeas \spc_MEMWB[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[4]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[4] .is_wysiwyg = "true";
defparam \spc_MEMWB[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N12
cyclonev_lcell_comb \mux_jal|output[4]~4 (
// Equation(s):
// \mux_jal|output[4]~4_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[4]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[4]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(!spc_MEMWB[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[4]~4 .extended_lut = "off";
defparam \mux_jal|output[4]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mux_jal|output[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N48
cyclonev_lcell_comb \reg_file|registers[17][4]~feeder (
// Equation(s):
// \reg_file|registers[17][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y18_N50
dffeas \reg_file|registers[17][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][4] .is_wysiwyg = "true";
defparam \reg_file|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N16
dffeas \reg_file|registers[29][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][4] .is_wysiwyg = "true";
defparam \reg_file|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N26
dffeas \reg_file|registers[21][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][4] .is_wysiwyg = "true";
defparam \reg_file|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N45
cyclonev_lcell_comb \reg_file|registers[25][4]~feeder (
// Equation(s):
// \reg_file|registers[25][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N47
dffeas \reg_file|registers[25][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][4] .is_wysiwyg = "true";
defparam \reg_file|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N24
cyclonev_lcell_comb \reg_file|Mux27~1 (
// Equation(s):
// \reg_file|Mux27~1_combout  = ( \reg_file|registers[21][4]~q  & ( \reg_file|registers[25][4]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[17][4]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # 
// (\reg_file|registers[29][4]~q )))) ) ) ) # ( !\reg_file|registers[21][4]~q  & ( \reg_file|registers[25][4]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[17][4]~q  & (!sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # 
// (\reg_file|registers[29][4]~q )))) ) ) ) # ( \reg_file|registers[21][4]~q  & ( !\reg_file|registers[25][4]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[17][4]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23] 
// & \reg_file|registers[29][4]~q )))) ) ) ) # ( !\reg_file|registers[21][4]~q  & ( !\reg_file|registers[25][4]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[17][4]~q  & (!sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23] & 
// \reg_file|registers[29][4]~q )))) ) ) )

	.dataa(!\reg_file|registers[17][4]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[29][4]~q ),
	.datae(!\reg_file|registers[21][4]~q ),
	.dataf(!\reg_file|registers[25][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~1 .extended_lut = "off";
defparam \reg_file|Mux27~1 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N51
cyclonev_lcell_comb \reg_file|registers[22][4]~feeder (
// Equation(s):
// \reg_file|registers[22][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N52
dffeas \reg_file|registers[22][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][4] .is_wysiwyg = "true";
defparam \reg_file|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N52
dffeas \reg_file|registers[26][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][4] .is_wysiwyg = "true";
defparam \reg_file|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N13
dffeas \reg_file|registers[30][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][4] .is_wysiwyg = "true";
defparam \reg_file|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N33
cyclonev_lcell_comb \reg_file|registers[18][4]~feeder (
// Equation(s):
// \reg_file|registers[18][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N35
dffeas \reg_file|registers[18][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][4] .is_wysiwyg = "true";
defparam \reg_file|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N12
cyclonev_lcell_comb \reg_file|Mux27~2 (
// Equation(s):
// \reg_file|Mux27~2_combout  = ( \reg_file|registers[30][4]~q  & ( \reg_file|registers[18][4]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[26][4]~q )))) # (sinstruction_IFID[23] & (((\reg_file|registers[22][4]~q )) # 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[30][4]~q  & ( \reg_file|registers[18][4]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[26][4]~q )))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & 
// (\reg_file|registers[22][4]~q ))) ) ) ) # ( \reg_file|registers[30][4]~q  & ( !\reg_file|registers[18][4]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[26][4]~q )))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[22][4]~q )) # (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[30][4]~q  & ( !\reg_file|registers[18][4]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[26][4]~q )))) # (sinstruction_IFID[23] 
// & (!sinstruction_IFID[24] & (\reg_file|registers[22][4]~q ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[22][4]~q ),
	.datad(!\reg_file|registers[26][4]~q ),
	.datae(!\reg_file|registers[30][4]~q ),
	.dataf(!\reg_file|registers[18][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~2 .extended_lut = "off";
defparam \reg_file|Mux27~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N38
dffeas \reg_file|registers[31][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][4] .is_wysiwyg = "true";
defparam \reg_file|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N8
dffeas \reg_file|registers[27][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][4] .is_wysiwyg = "true";
defparam \reg_file|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N49
dffeas \reg_file|registers[23][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][4] .is_wysiwyg = "true";
defparam \reg_file|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N20
dffeas \reg_file|registers[19][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][4] .is_wysiwyg = "true";
defparam \reg_file|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N51
cyclonev_lcell_comb \reg_file|Mux27~3 (
// Equation(s):
// \reg_file|Mux27~3_combout  = ( \reg_file|registers[23][4]~q  & ( \reg_file|registers[19][4]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[27][4]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[31][4]~q ))) ) ) ) 
// # ( !\reg_file|registers[23][4]~q  & ( \reg_file|registers[19][4]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[27][4]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[31][4]~q )))) ) ) ) # ( \reg_file|registers[23][4]~q  & ( !\reg_file|registers[19][4]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[27][4]~q 
// ))) # (sinstruction_IFID[23] & (\reg_file|registers[31][4]~q )))) ) ) ) # ( !\reg_file|registers[23][4]~q  & ( !\reg_file|registers[19][4]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[27][4]~q ))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[31][4]~q )))) ) ) )

	.dataa(!\reg_file|registers[31][4]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[27][4]~q ),
	.datae(!\reg_file|registers[23][4]~q ),
	.dataf(!\reg_file|registers[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~3 .extended_lut = "off";
defparam \reg_file|Mux27~3 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N24
cyclonev_lcell_comb \reg_file|registers[24][4]~feeder (
// Equation(s):
// \reg_file|registers[24][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N26
dffeas \reg_file|registers[24][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][4] .is_wysiwyg = "true";
defparam \reg_file|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N0
cyclonev_lcell_comb \reg_file|registers[20][4]~feeder (
// Equation(s):
// \reg_file|registers[20][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[20][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N2
dffeas \reg_file|registers[20][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][4] .is_wysiwyg = "true";
defparam \reg_file|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N14
dffeas \reg_file|registers[16][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][4] .is_wysiwyg = "true";
defparam \reg_file|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N15
cyclonev_lcell_comb \reg_file|registers[28][4]~feeder (
// Equation(s):
// \reg_file|registers[28][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[28][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[28][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[28][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[28][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N17
dffeas \reg_file|registers[28][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][4] .is_wysiwyg = "true";
defparam \reg_file|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N3
cyclonev_lcell_comb \reg_file|Mux27~0 (
// Equation(s):
// \reg_file|Mux27~0_combout  = ( \reg_file|registers[16][4]~q  & ( \reg_file|registers[28][4]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[24][4]~q ))) # (sinstruction_IFID[23] & (((\reg_file|registers[20][4]~q ) # 
// (sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[16][4]~q  & ( \reg_file|registers[28][4]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[24][4]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((\reg_file|registers[20][4]~q ) # 
// (sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[16][4]~q  & ( !\reg_file|registers[28][4]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[24][4]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24] & 
// \reg_file|registers[20][4]~q )))) ) ) ) # ( !\reg_file|registers[16][4]~q  & ( !\reg_file|registers[28][4]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[24][4]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24] & 
// \reg_file|registers[20][4]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[24][4]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[20][4]~q ),
	.datae(!\reg_file|registers[16][4]~q ),
	.dataf(!\reg_file|registers[28][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~0 .extended_lut = "off";
defparam \reg_file|Mux27~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_file|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N45
cyclonev_lcell_comb \reg_file|Mux27~4 (
// Equation(s):
// \reg_file|Mux27~4_combout  = ( sinstruction_IFID[21] & ( \reg_file|Mux27~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux27~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux27~3_combout ))) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|Mux27~0_combout  & ( (!sinstruction_IFID[22]) # (\reg_file|Mux27~2_combout ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|Mux27~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux27~1_combout )) # (sinstruction_IFID[22] & 
// ((\reg_file|Mux27~3_combout ))) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|Mux27~0_combout  & ( (\reg_file|Mux27~2_combout  & sinstruction_IFID[22]) ) ) )

	.dataa(!\reg_file|Mux27~1_combout ),
	.datab(!\reg_file|Mux27~2_combout ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|Mux27~3_combout ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~4 .extended_lut = "off";
defparam \reg_file|Mux27~4 .lut_mask = 64'h0303505FF3F3505F;
defparam \reg_file|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N29
dffeas \reg_file|registers[2][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][4] .is_wysiwyg = "true";
defparam \reg_file|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N44
dffeas \reg_file|registers[3][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][4] .is_wysiwyg = "true";
defparam \reg_file|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y16_N50
dffeas \reg_file|registers[1][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][4] .is_wysiwyg = "true";
defparam \reg_file|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N28
dffeas \reg_file|registers[0][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][4] .is_wysiwyg = "true";
defparam \reg_file|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N45
cyclonev_lcell_comb \reg_file|Mux27~6 (
// Equation(s):
// \reg_file|Mux27~6_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[0][4]~q  & ( (!sinstruction_IFID[22] & ((\reg_file|registers[1][4]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[3][4]~q )) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|registers[0][4]~q  & ( (!sinstruction_IFID[22]) # (\reg_file|registers[2][4]~q ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[0][4]~q  & ( (!sinstruction_IFID[22] & ((\reg_file|registers[1][4]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[3][4]~q )) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|registers[0][4]~q  & ( (\reg_file|registers[2][4]~q  & sinstruction_IFID[22]) ) ) )

	.dataa(!\reg_file|registers[2][4]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[3][4]~q ),
	.datad(!\reg_file|registers[1][4]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~6 .extended_lut = "off";
defparam \reg_file|Mux27~6 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg_file|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y15_N44
dffeas \reg_file|registers[10][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][4] .is_wysiwyg = "true";
defparam \reg_file|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N19
dffeas \reg_file|registers[9][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][4] .is_wysiwyg = "true";
defparam \reg_file|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N26
dffeas \reg_file|registers[11][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][4] .is_wysiwyg = "true";
defparam \reg_file|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N16
dffeas \reg_file|registers[8][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][4] .is_wysiwyg = "true";
defparam \reg_file|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N9
cyclonev_lcell_comb \reg_file|Mux27~5 (
// Equation(s):
// \reg_file|Mux27~5_combout  = ( \reg_file|registers[11][4]~q  & ( \reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[9][4]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][4]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[11][4]~q  & ( \reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[9][4]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// (\reg_file|registers[10][4]~q ))) ) ) ) # ( \reg_file|registers[11][4]~q  & ( !\reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[9][4]~q )))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[10][4]~q )) # (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[11][4]~q  & ( !\reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[9][4]~q )))) # (sinstruction_IFID[22] & 
// (!sinstruction_IFID[21] & (\reg_file|registers[10][4]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[10][4]~q ),
	.datad(!\reg_file|registers[9][4]~q ),
	.datae(!\reg_file|registers[11][4]~q ),
	.dataf(!\reg_file|registers[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~5 .extended_lut = "off";
defparam \reg_file|Mux27~5 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N26
dffeas \reg_file|registers[5][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][4] .is_wysiwyg = "true";
defparam \reg_file|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N53
dffeas \reg_file|registers[7][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][4] .is_wysiwyg = "true";
defparam \reg_file|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y14_N20
dffeas \reg_file|registers[6][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][4] .is_wysiwyg = "true";
defparam \reg_file|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N21
cyclonev_lcell_comb \reg_file|registers[4][4]~feeder (
// Equation(s):
// \reg_file|registers[4][4]~feeder_combout  = \mux_jal|output[4]~4_combout 

	.dataa(!\mux_jal|output[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N23
dffeas \reg_file|registers[4][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][4] .is_wysiwyg = "true";
defparam \reg_file|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N18
cyclonev_lcell_comb \reg_file|Mux27~8 (
// Equation(s):
// \reg_file|Mux27~8_combout  = ( \reg_file|registers[6][4]~q  & ( \reg_file|registers[4][4]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][4]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][4]~q )))) ) ) ) # ( 
// !\reg_file|registers[6][4]~q  & ( \reg_file|registers[4][4]~q  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][4]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][4]~q ))))) ) ) ) # ( \reg_file|registers[6][4]~q  & ( !\reg_file|registers[4][4]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][4]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[7][4]~q ))))) ) ) ) # ( !\reg_file|registers[6][4]~q  & ( !\reg_file|registers[4][4]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][4]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][4]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[5][4]~q ),
	.datad(!\reg_file|registers[7][4]~q ),
	.datae(!\reg_file|registers[6][4]~q ),
	.dataf(!\reg_file|registers[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~8 .extended_lut = "off";
defparam \reg_file|Mux27~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N53
dffeas \reg_file|registers[12][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][4] .is_wysiwyg = "true";
defparam \reg_file|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N3
cyclonev_lcell_comb \reg_file|registers[13][4]~feeder (
// Equation(s):
// \reg_file|registers[13][4]~feeder_combout  = ( \mux_jal|output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][4]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N5
dffeas \reg_file|registers[13][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][4] .is_wysiwyg = "true";
defparam \reg_file|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N25
dffeas \reg_file|registers[15][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][4] .is_wysiwyg = "true";
defparam \reg_file|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N35
dffeas \reg_file|registers[14][4] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[4]~4_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][4] .is_wysiwyg = "true";
defparam \reg_file|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N24
cyclonev_lcell_comb \reg_file|Mux27~7 (
// Equation(s):
// \reg_file|Mux27~7_combout  = ( \reg_file|registers[15][4]~q  & ( \reg_file|registers[14][4]~q  & ( ((!sinstruction_IFID[21] & (\reg_file|registers[12][4]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[13][4]~q )))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[15][4]~q  & ( \reg_file|registers[14][4]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[12][4]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[13][4]~q ))))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[15][4]~q  & ( !\reg_file|registers[14][4]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[12][4]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[13][4]~q 
// ))))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[15][4]~q  & ( !\reg_file|registers[14][4]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[12][4]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[13][4]~q ))))) ) ) )

	.dataa(!\reg_file|registers[12][4]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[13][4]~q ),
	.datae(!\reg_file|registers[15][4]~q ),
	.dataf(!\reg_file|registers[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~7 .extended_lut = "off";
defparam \reg_file|Mux27~7 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N9
cyclonev_lcell_comb \reg_file|Mux27~9 (
// Equation(s):
// \reg_file|Mux27~9_combout  = ( \reg_file|Mux27~8_combout  & ( \reg_file|Mux27~7_combout  & ( ((!sinstruction_IFID[24] & (\reg_file|Mux27~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux27~5_combout )))) # (sinstruction_IFID[23]) ) ) ) # ( 
// !\reg_file|Mux27~8_combout  & ( \reg_file|Mux27~7_combout  & ( (!sinstruction_IFID[24] & (\reg_file|Mux27~6_combout  & ((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|Mux27~5_combout )))) ) ) ) # ( 
// \reg_file|Mux27~8_combout  & ( !\reg_file|Mux27~7_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|Mux27~6_combout ))) # (sinstruction_IFID[24] & (((\reg_file|Mux27~5_combout  & !sinstruction_IFID[23])))) ) ) ) # ( 
// !\reg_file|Mux27~8_combout  & ( !\reg_file|Mux27~7_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux27~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux27~5_combout ))))) ) ) )

	.dataa(!\reg_file|Mux27~6_combout ),
	.datab(!\reg_file|Mux27~5_combout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|Mux27~8_combout ),
	.dataf(!\reg_file|Mux27~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~9 .extended_lut = "off";
defparam \reg_file|Mux27~9 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N30
cyclonev_lcell_comb \reg_file|Mux27~10 (
// Equation(s):
// \reg_file|Mux27~10_combout  = ( \reg_file|Mux27~4_combout  & ( \reg_file|Mux27~9_combout  ) ) # ( !\reg_file|Mux27~4_combout  & ( \reg_file|Mux27~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux27~4_combout  & ( !\reg_file|Mux27~9_combout  & 
// ( sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux27~4_combout ),
	.dataf(!\reg_file|Mux27~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~10 .extended_lut = "off";
defparam \reg_file|Mux27~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_file|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N31
dffeas \sreaddata1_IDEX[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux27~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[4] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N50
dffeas \pc_mips|pc_output[4] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[4]~4_combout ),
	.asdata(sreaddata1_IDEX[4]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[4] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N51
cyclonev_lcell_comb \sinstruction_IFID[1]~feeder (
// Equation(s):
// \sinstruction_IFID[1]~feeder_combout  = ( \rom|altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sinstruction_IFID[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sinstruction_IFID[1]~feeder .extended_lut = "off";
defparam \sinstruction_IFID[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sinstruction_IFID[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N53
dffeas \sinstruction_IFID[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\sinstruction_IFID[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[1] .is_wysiwyg = "true";
defparam \sinstruction_IFID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \mux_jr|output[3]~3 (
// Equation(s):
// \mux_jr|output[3]~3_combout  = ( \Add1~5_sumout  & ( \reset_stages~combout  ) ) # ( \Add1~5_sumout  & ( !\reset_stages~combout  & ( spc_IDEX[3] ) ) ) # ( !\Add1~5_sumout  & ( !\reset_stages~combout  & ( spc_IDEX[3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_IDEX[3]),
	.datad(gnd),
	.datae(!\Add1~5_sumout ),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[3]~3 .extended_lut = "off";
defparam \mux_jr|output[3]~3 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \mux_jr|output[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N47
dffeas \spc_EXMEM[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[3] .is_wysiwyg = "true";
defparam \spc_EXMEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N1
dffeas \spc_MEMWB[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[3]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[3] .is_wysiwyg = "true";
defparam \spc_MEMWB[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N45
cyclonev_lcell_comb \mux_jal|output[3]~3 (
// Equation(s):
// \mux_jal|output[3]~3_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[3]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[3]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(!spc_MEMWB[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[3]~3 .extended_lut = "off";
defparam \mux_jal|output[3]~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mux_jal|output[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N23
dffeas \reg_file|registers[20][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][3] .is_wysiwyg = "true";
defparam \reg_file|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N16
dffeas \reg_file|registers[28][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][3] .is_wysiwyg = "true";
defparam \reg_file|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N15
cyclonev_lcell_comb \reg_file|registers[16][3]~feeder (
// Equation(s):
// \reg_file|registers[16][3]~feeder_combout  = \mux_jal|output[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N17
dffeas \reg_file|registers[16][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][3] .is_wysiwyg = "true";
defparam \reg_file|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N21
cyclonev_lcell_comb \reg_file|registers[24][3]~feeder (
// Equation(s):
// \reg_file|registers[24][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N23
dffeas \reg_file|registers[24][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][3] .is_wysiwyg = "true";
defparam \reg_file|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N24
cyclonev_lcell_comb \reg_file|Mux28~0 (
// Equation(s):
// \reg_file|Mux28~0_combout  = ( \reg_file|registers[16][3]~q  & ( \reg_file|registers[24][3]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[20][3]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][3]~q )))) ) ) ) 
// # ( !\reg_file|registers[16][3]~q  & ( \reg_file|registers[24][3]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & (\reg_file|registers[20][3]~q ))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[28][3]~q )))) ) ) ) 
// # ( \reg_file|registers[16][3]~q  & ( !\reg_file|registers[24][3]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[20][3]~q )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|registers[28][3]~q )))) ) ) 
// ) # ( !\reg_file|registers[16][3]~q  & ( !\reg_file|registers[24][3]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][3]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][3]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[20][3]~q ),
	.datad(!\reg_file|registers[28][3]~q ),
	.datae(!\reg_file|registers[16][3]~q ),
	.dataf(!\reg_file|registers[24][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~0 .extended_lut = "off";
defparam \reg_file|Mux28~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_file|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N8
dffeas \reg_file|registers[25][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][3] .is_wysiwyg = "true";
defparam \reg_file|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N49
dffeas \reg_file|registers[29][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][3] .is_wysiwyg = "true";
defparam \reg_file|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N25
dffeas \reg_file|registers[21][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][3] .is_wysiwyg = "true";
defparam \reg_file|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N12
cyclonev_lcell_comb \reg_file|registers[17][3]~feeder (
// Equation(s):
// \reg_file|registers[17][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N14
dffeas \reg_file|registers[17][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][3] .is_wysiwyg = "true";
defparam \reg_file|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N24
cyclonev_lcell_comb \reg_file|Mux28~1 (
// Equation(s):
// \reg_file|Mux28~1_combout  = ( \reg_file|registers[21][3]~q  & ( \reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[25][3]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][3]~q )))) ) ) ) 
// # ( !\reg_file|registers[21][3]~q  & ( \reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[25][3]~q )))) # (sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[29][3]~q )))) ) ) 
// ) # ( \reg_file|registers[21][3]~q  & ( !\reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[25][3]~q ))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[29][3]~q )))) ) ) 
// ) # ( !\reg_file|registers[21][3]~q  & ( !\reg_file|registers[17][3]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[25][3]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][3]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[25][3]~q ),
	.datad(!\reg_file|registers[29][3]~q ),
	.datae(!\reg_file|registers[21][3]~q ),
	.dataf(!\reg_file|registers[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~1 .extended_lut = "off";
defparam \reg_file|Mux28~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N2
dffeas \reg_file|registers[22][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][3] .is_wysiwyg = "true";
defparam \reg_file|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N42
cyclonev_lcell_comb \reg_file|registers[18][3]~feeder (
// Equation(s):
// \reg_file|registers[18][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N43
dffeas \reg_file|registers[18][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][3] .is_wysiwyg = "true";
defparam \reg_file|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N50
dffeas \reg_file|registers[30][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][3] .is_wysiwyg = "true";
defparam \reg_file|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N32
dffeas \reg_file|registers[26][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][3] .is_wysiwyg = "true";
defparam \reg_file|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N48
cyclonev_lcell_comb \reg_file|Mux28~2 (
// Equation(s):
// \reg_file|Mux28~2_combout  = ( \reg_file|registers[30][3]~q  & ( \reg_file|registers[26][3]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[18][3]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][3]~q ))) # (sinstruction_IFID[24]) ) ) ) # 
// ( !\reg_file|registers[30][3]~q  & ( \reg_file|registers[26][3]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][3]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][3]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][3]~q  & ( !\reg_file|registers[26][3]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][3]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][3]~q 
// )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[30][3]~q  & ( !\reg_file|registers[26][3]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][3]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[22][3]~q )))) ) ) )

	.dataa(!\reg_file|registers[22][3]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[18][3]~q ),
	.datae(!\reg_file|registers[30][3]~q ),
	.dataf(!\reg_file|registers[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~2 .extended_lut = "off";
defparam \reg_file|Mux28~2 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N4
dffeas \reg_file|registers[27][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][3] .is_wysiwyg = "true";
defparam \reg_file|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N6
cyclonev_lcell_comb \reg_file|registers[23][3]~feeder (
// Equation(s):
// \reg_file|registers[23][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N8
dffeas \reg_file|registers[23][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][3] .is_wysiwyg = "true";
defparam \reg_file|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N7
dffeas \reg_file|registers[31][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][3] .is_wysiwyg = "true";
defparam \reg_file|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N27
cyclonev_lcell_comb \reg_file|registers[19][3]~feeder (
// Equation(s):
// \reg_file|registers[19][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N28
dffeas \reg_file|registers[19][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][3] .is_wysiwyg = "true";
defparam \reg_file|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N6
cyclonev_lcell_comb \reg_file|Mux28~3 (
// Equation(s):
// \reg_file|Mux28~3_combout  = ( \reg_file|registers[31][3]~q  & ( \reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[27][3]~q )))) # (sinstruction_IFID[23] & (((\reg_file|registers[23][3]~q )) # 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[31][3]~q  & ( \reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[27][3]~q )))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & 
// ((\reg_file|registers[23][3]~q )))) ) ) ) # ( \reg_file|registers[31][3]~q  & ( !\reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[27][3]~q ))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[23][3]~q )) # (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[31][3]~q  & ( !\reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[27][3]~q ))) # (sinstruction_IFID[23] & 
// (!sinstruction_IFID[24] & ((\reg_file|registers[23][3]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[27][3]~q ),
	.datad(!\reg_file|registers[23][3]~q ),
	.datae(!\reg_file|registers[31][3]~q ),
	.dataf(!\reg_file|registers[19][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~3 .extended_lut = "off";
defparam \reg_file|Mux28~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N27
cyclonev_lcell_comb \reg_file|Mux28~4 (
// Equation(s):
// \reg_file|Mux28~4_combout  = ( \reg_file|Mux28~3_combout  & ( sinstruction_IFID[21] & ( (\reg_file|Mux28~1_combout ) # (sinstruction_IFID[22]) ) ) ) # ( !\reg_file|Mux28~3_combout  & ( sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & 
// \reg_file|Mux28~1_combout ) ) ) ) # ( \reg_file|Mux28~3_combout  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|Mux28~0_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux28~2_combout ))) ) ) ) # ( !\reg_file|Mux28~3_combout  & ( 
// !sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|Mux28~0_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux28~2_combout ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux28~0_combout ),
	.datac(!\reg_file|Mux28~1_combout ),
	.datad(!\reg_file|Mux28~2_combout ),
	.datae(!\reg_file|Mux28~3_combout ),
	.dataf(!sinstruction_IFID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~4 .extended_lut = "off";
defparam \reg_file|Mux28~4 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg_file|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N11
dffeas \reg_file|registers[9][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][3] .is_wysiwyg = "true";
defparam \reg_file|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N2
dffeas \reg_file|registers[11][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][3] .is_wysiwyg = "true";
defparam \reg_file|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N11
dffeas \reg_file|registers[10][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][3] .is_wysiwyg = "true";
defparam \reg_file|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N16
dffeas \reg_file|registers[8][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][3] .is_wysiwyg = "true";
defparam \reg_file|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N3
cyclonev_lcell_comb \reg_file|Mux28~5 (
// Equation(s):
// \reg_file|Mux28~5_combout  = ( \reg_file|registers[10][3]~q  & ( \reg_file|registers[8][3]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[9][3]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[11][3]~q )))) ) ) ) # 
// ( !\reg_file|registers[10][3]~q  & ( \reg_file|registers[8][3]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[9][3]~q )))) # (sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[11][3]~q )))) ) ) ) # 
// ( \reg_file|registers[10][3]~q  & ( !\reg_file|registers[8][3]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|registers[9][3]~q ))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[11][3]~q )))) ) ) ) # ( 
// !\reg_file|registers[10][3]~q  & ( !\reg_file|registers[8][3]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[9][3]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[11][3]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[9][3]~q ),
	.datad(!\reg_file|registers[11][3]~q ),
	.datae(!\reg_file|registers[10][3]~q ),
	.dataf(!\reg_file|registers[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~5 .extended_lut = "off";
defparam \reg_file|Mux28~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N6
cyclonev_lcell_comb \reg_file|registers[7][3]~feeder (
// Equation(s):
// \reg_file|registers[7][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N8
dffeas \reg_file|registers[7][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][3] .is_wysiwyg = "true";
defparam \reg_file|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N8
dffeas \reg_file|registers[5][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][3] .is_wysiwyg = "true";
defparam \reg_file|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N2
dffeas \reg_file|registers[6][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][3] .is_wysiwyg = "true";
defparam \reg_file|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N26
dffeas \reg_file|registers[4][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][3] .is_wysiwyg = "true";
defparam \reg_file|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N0
cyclonev_lcell_comb \reg_file|Mux28~8 (
// Equation(s):
// \reg_file|Mux28~8_combout  = ( \reg_file|registers[6][3]~q  & ( \reg_file|registers[4][3]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[5][3]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][3]~q ))) ) ) ) # ( 
// !\reg_file|registers[6][3]~q  & ( \reg_file|registers[4][3]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[5][3]~q )))) # (sinstruction_IFID[22] & (\reg_file|registers[7][3]~q  & ((sinstruction_IFID[21])))) ) ) ) # ( 
// \reg_file|registers[6][3]~q  & ( !\reg_file|registers[4][3]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[5][3]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[7][3]~q ))) ) ) ) # ( 
// !\reg_file|registers[6][3]~q  & ( !\reg_file|registers[4][3]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][3]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][3]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][3]~q ),
	.datab(!\reg_file|registers[5][3]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[6][3]~q ),
	.dataf(!\reg_file|registers[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~8 .extended_lut = "off";
defparam \reg_file|Mux28~8 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N41
dffeas \reg_file|registers[13][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][3] .is_wysiwyg = "true";
defparam \reg_file|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N26
dffeas \reg_file|registers[15][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][3] .is_wysiwyg = "true";
defparam \reg_file|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N23
dffeas \reg_file|registers[14][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][3] .is_wysiwyg = "true";
defparam \reg_file|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N26
dffeas \reg_file|registers[12][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][3] .is_wysiwyg = "true";
defparam \reg_file|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N24
cyclonev_lcell_comb \reg_file|Mux28~7 (
// Equation(s):
// \reg_file|Mux28~7_combout  = ( \reg_file|registers[14][3]~q  & ( \reg_file|registers[12][3]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[13][3]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[15][3]~q )))) ) ) ) 
// # ( !\reg_file|registers[14][3]~q  & ( \reg_file|registers[12][3]~q  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[13][3]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[15][3]~q ))))) ) ) ) # ( \reg_file|registers[14][3]~q  & ( !\reg_file|registers[12][3]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[13][3]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[15][3]~q ))))) ) ) ) # ( !\reg_file|registers[14][3]~q  & ( !\reg_file|registers[12][3]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[13][3]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[15][3]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[13][3]~q ),
	.datad(!\reg_file|registers[15][3]~q ),
	.datae(!\reg_file|registers[14][3]~q ),
	.dataf(!\reg_file|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~7 .extended_lut = "off";
defparam \reg_file|Mux28~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N45
cyclonev_lcell_comb \reg_file|registers[1][3]~feeder (
// Equation(s):
// \reg_file|registers[1][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N47
dffeas \reg_file|registers[1][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][3] .is_wysiwyg = "true";
defparam \reg_file|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y17_N49
dffeas \reg_file|registers[2][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][3] .is_wysiwyg = "true";
defparam \reg_file|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N26
dffeas \reg_file|registers[3][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[3]~3_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][3] .is_wysiwyg = "true";
defparam \reg_file|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N21
cyclonev_lcell_comb \reg_file|registers[0][3]~feeder (
// Equation(s):
// \reg_file|registers[0][3]~feeder_combout  = ( \mux_jal|output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][3]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N22
dffeas \reg_file|registers[0][3] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][3] .is_wysiwyg = "true";
defparam \reg_file|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N27
cyclonev_lcell_comb \reg_file|Mux28~6 (
// Equation(s):
// \reg_file|Mux28~6_combout  = ( \reg_file|registers[0][3]~q  & ( sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|registers[1][3]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[3][3]~q ))) ) ) ) # ( !\reg_file|registers[0][3]~q  & ( 
// sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|registers[1][3]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[3][3]~q ))) ) ) ) # ( \reg_file|registers[0][3]~q  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22]) # 
// (\reg_file|registers[2][3]~q ) ) ) ) # ( !\reg_file|registers[0][3]~q  & ( !sinstruction_IFID[21] & ( (sinstruction_IFID[22] & \reg_file|registers[2][3]~q ) ) ) )

	.dataa(!\reg_file|registers[1][3]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[2][3]~q ),
	.datad(!\reg_file|registers[3][3]~q ),
	.datae(!\reg_file|registers[0][3]~q ),
	.dataf(!sinstruction_IFID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~6 .extended_lut = "off";
defparam \reg_file|Mux28~6 .lut_mask = 64'h0303CFCF44774477;
defparam \reg_file|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N9
cyclonev_lcell_comb \reg_file|Mux28~9 (
// Equation(s):
// \reg_file|Mux28~9_combout  = ( \reg_file|Mux28~7_combout  & ( \reg_file|Mux28~6_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|Mux28~8_combout )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|Mux28~5_combout ))) ) ) ) # ( !\reg_file|Mux28~7_combout  & ( \reg_file|Mux28~6_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|Mux28~8_combout )))) # (sinstruction_IFID[24] & (\reg_file|Mux28~5_combout  & 
// ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|Mux28~7_combout  & ( !\reg_file|Mux28~6_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux28~8_combout  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|Mux28~5_combout ))) ) ) ) # ( !\reg_file|Mux28~7_combout  & ( !\reg_file|Mux28~6_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux28~8_combout  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|Mux28~5_combout  & 
// ((!sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|Mux28~5_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux28~8_combout ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|Mux28~7_combout ),
	.dataf(!\reg_file|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~9 .extended_lut = "off";
defparam \reg_file|Mux28~9 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N45
cyclonev_lcell_comb \reg_file|Mux28~10 (
// Equation(s):
// \reg_file|Mux28~10_combout  = ( \reg_file|Mux28~4_combout  & ( \reg_file|Mux28~9_combout  ) ) # ( !\reg_file|Mux28~4_combout  & ( \reg_file|Mux28~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux28~4_combout  & ( !\reg_file|Mux28~9_combout  & 
// ( sinstruction_IFID[25] ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux28~4_combout ),
	.dataf(!\reg_file|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~10 .extended_lut = "off";
defparam \reg_file|Mux28~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_file|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N47
dffeas \sreaddata1_IDEX[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux28~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[3] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N23
dffeas \pc_mips|pc_output[3] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[3]~3_combout ),
	.asdata(sreaddata1_IDEX[3]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[3] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N23
dffeas \sinstruction_IFID[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[28] .is_wysiwyg = "true";
defparam \sinstruction_IFID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N27
cyclonev_lcell_comb \control|Mux6~0 (
// Equation(s):
// \control|Mux6~0_combout  = ( !sinstruction_IFID[27] & ( (sinstruction_IFID[28] & (\salucontrol_IDEX~0_combout  & (!sinstruction_IFID[29] & !sinstruction_IFID[26]))) ) )

	.dataa(!sinstruction_IFID[28]),
	.datab(!\salucontrol_IDEX~0_combout ),
	.datac(!sinstruction_IFID[29]),
	.datad(!sinstruction_IFID[26]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux6~0 .extended_lut = "off";
defparam \control|Mux6~0 .lut_mask = 64'h1000100000000000;
defparam \control|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N28
dffeas sbeq_IDEX(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\control|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sbeq_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam sbeq_IDEX.is_wysiwyg = "true";
defparam sbeq_IDEX.power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N29
dffeas sbeq_EXMEM(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sbeq_IDEX~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sbeq_EXMEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam sbeq_EXMEM.is_wysiwyg = "true";
defparam sbeq_EXMEM.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N54
cyclonev_lcell_comb \alu_main|Equal0~0 (
// Equation(s):
// \alu_main|Equal0~0_combout  = ( !\alu_main|Result [28] & ( !\alu_main|Result [1] & ( (!\alu_main|Result [16] & !\alu_main|Result [0]) ) ) )

	.dataa(gnd),
	.datab(!\alu_main|Result [16]),
	.datac(gnd),
	.datad(!\alu_main|Result [0]),
	.datae(!\alu_main|Result [28]),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_main|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_main|Equal0~0 .extended_lut = "off";
defparam \alu_main|Equal0~0 .lut_mask = 64'hCC00000000000000;
defparam \alu_main|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N15
cyclonev_lcell_comb reset_stages(
// Equation(s):
// \reset_stages~combout  = ( \alu_main|Equal0~0_combout  & ( (\sjump_IDEX~q ) # (\sbeq_EXMEM~q ) ) ) # ( !\alu_main|Equal0~0_combout  & ( (\sbne_EXMEM~q ) # (\sjump_IDEX~q ) ) )

	.dataa(!\sbeq_EXMEM~q ),
	.datab(gnd),
	.datac(!\sjump_IDEX~q ),
	.datad(!\sbne_EXMEM~q ),
	.datae(gnd),
	.dataf(!\alu_main|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_stages~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam reset_stages.extended_lut = "off";
defparam reset_stages.lut_mask = 64'h0FFF0FFF5F5F5F5F;
defparam reset_stages.shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N2
dffeas \spc_IFID[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[2] .is_wysiwyg = "true";
defparam \spc_IFID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N32
dffeas \spc_IDEX[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[2] .is_wysiwyg = "true";
defparam \spc_IDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \mux_jr|output[2]~2 (
// Equation(s):
// \mux_jr|output[2]~2_combout  = ( \reset_stages~combout  & ( \Add1~1_sumout  ) ) # ( !\reset_stages~combout  & ( spc_IDEX[2] ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!spc_IDEX[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[2]~2 .extended_lut = "off";
defparam \mux_jr|output[2]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \mux_jr|output[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N34
dffeas \spc_EXMEM[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[2] .is_wysiwyg = "true";
defparam \spc_EXMEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N58
dffeas \spc_MEMWB[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[2]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[2] .is_wysiwyg = "true";
defparam \spc_MEMWB[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N45
cyclonev_lcell_comb \mux_jal|output[2]~2 (
// Equation(s):
// \mux_jal|output[2]~2_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[2]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[2]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(!spc_MEMWB[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[2]~2 .extended_lut = "off";
defparam \mux_jal|output[2]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mux_jal|output[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N53
dffeas \reg_file|registers[18][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][2] .is_wysiwyg = "true";
defparam \reg_file|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N41
dffeas \reg_file|registers[22][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][2] .is_wysiwyg = "true";
defparam \reg_file|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N59
dffeas \reg_file|registers[26][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][2] .is_wysiwyg = "true";
defparam \reg_file|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N13
dffeas \reg_file|registers[30][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][2] .is_wysiwyg = "true";
defparam \reg_file|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N12
cyclonev_lcell_comb \reg_file|Mux29~2 (
// Equation(s):
// \reg_file|Mux29~2_combout  = ( \reg_file|registers[30][2]~q  & ( sinstruction_IFID[23] & ( (sinstruction_IFID[24]) # (\reg_file|registers[22][2]~q ) ) ) ) # ( !\reg_file|registers[30][2]~q  & ( sinstruction_IFID[23] & ( (\reg_file|registers[22][2]~q  & 
// !sinstruction_IFID[24]) ) ) ) # ( \reg_file|registers[30][2]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][2]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[26][2]~q ))) ) ) ) # ( !\reg_file|registers[30][2]~q 
//  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][2]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[26][2]~q ))) ) ) )

	.dataa(!\reg_file|registers[18][2]~q ),
	.datab(!\reg_file|registers[22][2]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[26][2]~q ),
	.datae(!\reg_file|registers[30][2]~q ),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~2 .extended_lut = "off";
defparam \reg_file|Mux29~2 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_file|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N11
dffeas \reg_file|registers[28][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][2] .is_wysiwyg = "true";
defparam \reg_file|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N50
dffeas \reg_file|registers[20][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][2] .is_wysiwyg = "true";
defparam \reg_file|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N3
cyclonev_lcell_comb \reg_file|registers[16][2]~feeder (
// Equation(s):
// \reg_file|registers[16][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(!\mux_jal|output[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N5
dffeas \reg_file|registers[16][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][2] .is_wysiwyg = "true";
defparam \reg_file|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N51
cyclonev_lcell_comb \reg_file|registers[24][2]~feeder (
// Equation(s):
// \reg_file|registers[24][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(!\mux_jal|output[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y16_N53
dffeas \reg_file|registers[24][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][2] .is_wysiwyg = "true";
defparam \reg_file|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N33
cyclonev_lcell_comb \reg_file|Mux29~0 (
// Equation(s):
// \reg_file|Mux29~0_combout  = ( \reg_file|registers[16][2]~q  & ( \reg_file|registers[24][2]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[20][2]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][2]~q ))) ) ) ) 
// # ( !\reg_file|registers[16][2]~q  & ( \reg_file|registers[24][2]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[20][2]~q )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[28][2]~q ))) ) ) 
// ) # ( \reg_file|registers[16][2]~q  & ( !\reg_file|registers[24][2]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[20][2]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[28][2]~q  & (sinstruction_IFID[23]))) ) ) 
// ) # ( !\reg_file|registers[16][2]~q  & ( !\reg_file|registers[24][2]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][2]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][2]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[28][2]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[20][2]~q ),
	.datae(!\reg_file|registers[16][2]~q ),
	.dataf(!\reg_file|registers[24][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~0 .extended_lut = "off";
defparam \reg_file|Mux29~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_file|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N1
dffeas \reg_file|registers[25][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][2] .is_wysiwyg = "true";
defparam \reg_file|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N8
dffeas \reg_file|registers[17][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][2] .is_wysiwyg = "true";
defparam \reg_file|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N19
dffeas \reg_file|registers[29][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][2] .is_wysiwyg = "true";
defparam \reg_file|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N25
dffeas \reg_file|registers[21][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][2] .is_wysiwyg = "true";
defparam \reg_file|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N24
cyclonev_lcell_comb \reg_file|Mux29~1 (
// Equation(s):
// \reg_file|Mux29~1_combout  = ( \reg_file|registers[21][2]~q  & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24]) # (\reg_file|registers[29][2]~q ) ) ) ) # ( !\reg_file|registers[21][2]~q  & ( sinstruction_IFID[23] & ( (sinstruction_IFID[24] & 
// \reg_file|registers[29][2]~q ) ) ) ) # ( \reg_file|registers[21][2]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & ((\reg_file|registers[17][2]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[25][2]~q )) ) ) ) # ( 
// !\reg_file|registers[21][2]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & ((\reg_file|registers[17][2]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[25][2]~q )) ) ) )

	.dataa(!\reg_file|registers[25][2]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[17][2]~q ),
	.datad(!\reg_file|registers[29][2]~q ),
	.datae(!\reg_file|registers[21][2]~q ),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~1 .extended_lut = "off";
defparam \reg_file|Mux29~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \reg_file|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N30
cyclonev_lcell_comb \reg_file|registers[19][2]~feeder (
// Equation(s):
// \reg_file|registers[19][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(!\mux_jal|output[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N31
dffeas \reg_file|registers[19][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][2] .is_wysiwyg = "true";
defparam \reg_file|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N27
cyclonev_lcell_comb \reg_file|registers[23][2]~feeder (
// Equation(s):
// \reg_file|registers[23][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(!\mux_jal|output[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N29
dffeas \reg_file|registers[23][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][2] .is_wysiwyg = "true";
defparam \reg_file|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N20
dffeas \reg_file|registers[31][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][2] .is_wysiwyg = "true";
defparam \reg_file|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N7
dffeas \reg_file|registers[27][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][2] .is_wysiwyg = "true";
defparam \reg_file|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N0
cyclonev_lcell_comb \reg_file|Mux29~3 (
// Equation(s):
// \reg_file|Mux29~3_combout  = ( \reg_file|registers[31][2]~q  & ( \reg_file|registers[27][2]~q  & ( ((!sinstruction_IFID[23] & (\reg_file|registers[19][2]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[23][2]~q )))) # (sinstruction_IFID[24]) ) ) ) # 
// ( !\reg_file|registers[31][2]~q  & ( \reg_file|registers[27][2]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[19][2]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[23][2]~q ))))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][2]~q  & ( !\reg_file|registers[27][2]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[19][2]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[23][2]~q 
// ))))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][2]~q  & ( !\reg_file|registers[27][2]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[19][2]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[23][2]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[19][2]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[23][2]~q ),
	.datae(!\reg_file|registers[31][2]~q ),
	.dataf(!\reg_file|registers[27][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~3 .extended_lut = "off";
defparam \reg_file|Mux29~3 .lut_mask = 64'h202A252F707A757F;
defparam \reg_file|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N27
cyclonev_lcell_comb \reg_file|Mux29~4 (
// Equation(s):
// \reg_file|Mux29~4_combout  = ( \reg_file|Mux29~1_combout  & ( \reg_file|Mux29~3_combout  & ( ((!sinstruction_IFID[22] & ((\reg_file|Mux29~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux29~2_combout ))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|Mux29~1_combout  & ( \reg_file|Mux29~3_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux29~0_combout  & !sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|Mux29~2_combout ))) ) ) ) # ( 
// \reg_file|Mux29~1_combout  & ( !\reg_file|Mux29~3_combout  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|Mux29~0_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux29~2_combout  & ((!sinstruction_IFID[21])))) ) ) ) # ( 
// !\reg_file|Mux29~1_combout  & ( !\reg_file|Mux29~3_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux29~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux29~2_combout )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux29~2_combout ),
	.datac(!\reg_file|Mux29~0_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux29~1_combout ),
	.dataf(!\reg_file|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~4 .extended_lut = "off";
defparam \reg_file|Mux29~4 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \reg_file|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N32
dffeas \reg_file|registers[10][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][2] .is_wysiwyg = "true";
defparam \reg_file|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N2
dffeas \reg_file|registers[11][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][2] .is_wysiwyg = "true";
defparam \reg_file|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N29
dffeas \reg_file|registers[9][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][2] .is_wysiwyg = "true";
defparam \reg_file|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N6
cyclonev_lcell_comb \reg_file|registers[8][2]~feeder (
// Equation(s):
// \reg_file|registers[8][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N8
dffeas \reg_file|registers[8][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][2] .is_wysiwyg = "true";
defparam \reg_file|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N3
cyclonev_lcell_comb \reg_file|Mux29~5 (
// Equation(s):
// \reg_file|Mux29~5_combout  = ( \reg_file|registers[9][2]~q  & ( \reg_file|registers[8][2]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][2]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][2]~q )))) ) ) ) # 
// ( !\reg_file|registers[9][2]~q  & ( \reg_file|registers[8][2]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][2]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[11][2]~q ))))) ) ) ) # ( \reg_file|registers[9][2]~q  & ( !\reg_file|registers[8][2]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][2]~q )) 
// # (sinstruction_IFID[21] & ((\reg_file|registers[11][2]~q ))))) ) ) ) # ( !\reg_file|registers[9][2]~q  & ( !\reg_file|registers[8][2]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][2]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[11][2]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[10][2]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[11][2]~q ),
	.datae(!\reg_file|registers[9][2]~q ),
	.dataf(!\reg_file|registers[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~5 .extended_lut = "off";
defparam \reg_file|Mux29~5 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N54
cyclonev_lcell_comb \reg_file|registers[12][2]~feeder (
// Equation(s):
// \reg_file|registers[12][2]~feeder_combout  = ( \mux_jal|output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N56
dffeas \reg_file|registers[12][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][2] .is_wysiwyg = "true";
defparam \reg_file|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N14
dffeas \reg_file|registers[15][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][2] .is_wysiwyg = "true";
defparam \reg_file|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N50
dffeas \reg_file|registers[13][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][2] .is_wysiwyg = "true";
defparam \reg_file|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N44
dffeas \reg_file|registers[14][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][2] .is_wysiwyg = "true";
defparam \reg_file|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N21
cyclonev_lcell_comb \reg_file|Mux29~7 (
// Equation(s):
// \reg_file|Mux29~7_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[14][2]~q  & ( (!sinstruction_IFID[21]) # (\reg_file|registers[15][2]~q ) ) ) ) # ( !sinstruction_IFID[22] & ( \reg_file|registers[14][2]~q  & ( (!sinstruction_IFID[21] & 
// (\reg_file|registers[12][2]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[13][2]~q ))) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[14][2]~q  & ( (sinstruction_IFID[21] & \reg_file|registers[15][2]~q ) ) ) ) # ( !sinstruction_IFID[22] 
// & ( !\reg_file|registers[14][2]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[12][2]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[13][2]~q ))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[12][2]~q ),
	.datac(!\reg_file|registers[15][2]~q ),
	.datad(!\reg_file|registers[13][2]~q ),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~7 .extended_lut = "off";
defparam \reg_file|Mux29~7 .lut_mask = 64'h227705052277AFAF;
defparam \reg_file|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N12
cyclonev_lcell_comb \reg_file|registers[0][2]~feeder (
// Equation(s):
// \reg_file|registers[0][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N14
dffeas \reg_file|registers[0][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][2] .is_wysiwyg = "true";
defparam \reg_file|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N37
dffeas \reg_file|registers[2][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][2] .is_wysiwyg = "true";
defparam \reg_file|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N0
cyclonev_lcell_comb \reg_file|registers[1][2]~feeder (
// Equation(s):
// \reg_file|registers[1][2]~feeder_combout  = \mux_jal|output[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N1
dffeas \reg_file|registers[1][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][2] .is_wysiwyg = "true";
defparam \reg_file|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N47
dffeas \reg_file|registers[3][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][2] .is_wysiwyg = "true";
defparam \reg_file|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N42
cyclonev_lcell_comb \reg_file|Mux29~6 (
// Equation(s):
// \reg_file|Mux29~6_combout  = ( \reg_file|registers[3][2]~q  & ( sinstruction_IFID[21] & ( (sinstruction_IFID[22]) # (\reg_file|registers[1][2]~q ) ) ) ) # ( !\reg_file|registers[3][2]~q  & ( sinstruction_IFID[21] & ( (\reg_file|registers[1][2]~q  & 
// !sinstruction_IFID[22]) ) ) ) # ( \reg_file|registers[3][2]~q  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|registers[0][2]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][2]~q ))) ) ) ) # ( !\reg_file|registers[3][2]~q  & 
// ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|registers[0][2]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][2]~q ))) ) ) )

	.dataa(!\reg_file|registers[0][2]~q ),
	.datab(!\reg_file|registers[2][2]~q ),
	.datac(!\reg_file|registers[1][2]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[3][2]~q ),
	.dataf(!sinstruction_IFID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~6 .extended_lut = "off";
defparam \reg_file|Mux29~6 .lut_mask = 64'h553355330F000FFF;
defparam \reg_file|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N51
cyclonev_lcell_comb \reg_file|registers[6][2]~feeder (
// Equation(s):
// \reg_file|registers[6][2]~feeder_combout  = ( \mux_jal|output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[6][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N53
dffeas \reg_file|registers[6][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][2] .is_wysiwyg = "true";
defparam \reg_file|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N39
cyclonev_lcell_comb \reg_file|registers[4][2]~feeder (
// Equation(s):
// \reg_file|registers[4][2]~feeder_combout  = ( \mux_jal|output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][2]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N40
dffeas \reg_file|registers[4][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][2] .is_wysiwyg = "true";
defparam \reg_file|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N47
dffeas \reg_file|registers[5][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][2] .is_wysiwyg = "true";
defparam \reg_file|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N47
dffeas \reg_file|registers[7][2] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[2]~2_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][2] .is_wysiwyg = "true";
defparam \reg_file|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N54
cyclonev_lcell_comb \reg_file|Mux29~8 (
// Equation(s):
// \reg_file|Mux29~8_combout  = ( \reg_file|registers[5][2]~q  & ( \reg_file|registers[7][2]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[4][2]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[6][2]~q ))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|registers[5][2]~q  & ( \reg_file|registers[7][2]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[4][2]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|registers[6][2]~q ))) ) ) ) # ( 
// \reg_file|registers[5][2]~q  & ( !\reg_file|registers[7][2]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[4][2]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[6][2]~q  & (!sinstruction_IFID[21]))) ) ) ) # ( 
// !\reg_file|registers[5][2]~q  & ( !\reg_file|registers[7][2]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[4][2]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[6][2]~q )))) ) ) )

	.dataa(!\reg_file|registers[6][2]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[4][2]~q ),
	.datae(!\reg_file|registers[5][2]~q ),
	.dataf(!\reg_file|registers[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~8 .extended_lut = "off";
defparam \reg_file|Mux29~8 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg_file|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N57
cyclonev_lcell_comb \reg_file|Mux29~9 (
// Equation(s):
// \reg_file|Mux29~9_combout  = ( \reg_file|Mux29~6_combout  & ( \reg_file|Mux29~8_combout  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|Mux29~5_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux29~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux29~6_combout  & ( \reg_file|Mux29~8_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux29~5_combout  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|Mux29~7_combout )))) ) ) ) # ( 
// \reg_file|Mux29~6_combout  & ( !\reg_file|Mux29~8_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|Mux29~5_combout ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|Mux29~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux29~6_combout  & ( !\reg_file|Mux29~8_combout  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|Mux29~5_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux29~7_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|Mux29~5_combout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux29~7_combout ),
	.datae(!\reg_file|Mux29~6_combout ),
	.dataf(!\reg_file|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~9 .extended_lut = "off";
defparam \reg_file|Mux29~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_file|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \reg_file|Mux29~10 (
// Equation(s):
// \reg_file|Mux29~10_combout  = ( \reg_file|Mux29~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux29~4_combout ) ) ) # ( !\reg_file|Mux29~9_combout  & ( (\reg_file|Mux29~4_combout  & sinstruction_IFID[25]) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux29~4_combout ),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux29~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~10 .extended_lut = "off";
defparam \reg_file|Mux29~10 .lut_mask = 64'h0303F3F30303F3F3;
defparam \reg_file|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N14
dffeas \sreaddata1_IDEX[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux29~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[2] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N14
dffeas \pc_mips|pc_output[2] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[2]~2_combout ),
	.asdata(sreaddata1_IDEX[2]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[2] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y17_N26
dffeas \sinstruction_IFID[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[31] .is_wysiwyg = "true";
defparam \sinstruction_IFID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N24
cyclonev_lcell_comb \salucontrol_IDEX~0 (
// Equation(s):
// \salucontrol_IDEX~0_combout  = (!sinstruction_IFID[31] & !sinstruction_IFID[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[31]),
	.datad(!sinstruction_IFID[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\salucontrol_IDEX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \salucontrol_IDEX~0 .extended_lut = "off";
defparam \salucontrol_IDEX~0 .lut_mask = 64'hF000F000F000F000;
defparam \salucontrol_IDEX~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N39
cyclonev_lcell_comb \control|Mux3~0 (
// Equation(s):
// \control|Mux3~0_combout  = ( sinstruction_IFID[27] & ( (\salucontrol_IDEX~0_combout  & (!sinstruction_IFID[29] & !sinstruction_IFID[28])) ) )

	.dataa(gnd),
	.datab(!\salucontrol_IDEX~0_combout ),
	.datac(!sinstruction_IFID[29]),
	.datad(!sinstruction_IFID[28]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux3~0 .extended_lut = "off";
defparam \control|Mux3~0 .lut_mask = 64'h0000000030003000;
defparam \control|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N41
dffeas sjump_IDEX(
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\control|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sjump_IDEX~q ),
	.prn(vcc));
// synopsys translate_off
defparam sjump_IDEX.is_wysiwyg = "true";
defparam sjump_IDEX.power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N47
dffeas \spc_IFID[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mips|pc_output [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[0] .is_wysiwyg = "true";
defparam \spc_IFID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N25
dffeas \spc_IDEX[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[0] .is_wysiwyg = "true";
defparam \spc_IDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \mux_jr|output[0]~0 (
// Equation(s):
// \mux_jr|output[0]~0_combout  = ( spc_IDEX[0] & ( (!\sjump_IDEX~q ) # (spc_IFID[0]) ) ) # ( !spc_IDEX[0] & ( (\sjump_IDEX~q  & spc_IFID[0]) ) )

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!spc_IFID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IDEX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[0]~0 .extended_lut = "off";
defparam \mux_jr|output[0]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mux_jr|output[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N50
dffeas \spc_EXMEM[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[0] .is_wysiwyg = "true";
defparam \spc_EXMEM[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N54
cyclonev_lcell_comb \spc_MEMWB[0]~feeder (
// Equation(s):
// \spc_MEMWB[0]~feeder_combout  = spc_EXMEM[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_EXMEM[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_MEMWB[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_MEMWB[0]~feeder .extended_lut = "off";
defparam \spc_MEMWB[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spc_MEMWB[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N56
dffeas \spc_MEMWB[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_MEMWB[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[0]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[0] .is_wysiwyg = "true";
defparam \spc_MEMWB[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N48
cyclonev_lcell_comb \mux_jal|output[0]~0 (
// Equation(s):
// \mux_jal|output[0]~0_combout  = ( spc_MEMWB[0] & ( \alu_main|Result [0] ) ) # ( !spc_MEMWB[0] & ( \alu_main|Result [0] & ( !\sjal_MEMWB~q  ) ) ) # ( spc_MEMWB[0] & ( !\alu_main|Result [0] & ( \sjal_MEMWB~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sjal_MEMWB~q ),
	.datae(!spc_MEMWB[0]),
	.dataf(!\alu_main|Result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[0]~0 .extended_lut = "off";
defparam \mux_jal|output[0]~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \mux_jal|output[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N32
dffeas \reg_file|registers[30][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][0] .is_wysiwyg = "true";
defparam \reg_file|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N13
dffeas \reg_file|registers[26][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][0] .is_wysiwyg = "true";
defparam \reg_file|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N4
dffeas \reg_file|registers[22][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][0] .is_wysiwyg = "true";
defparam \reg_file|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N27
cyclonev_lcell_comb \reg_file|registers[18][0]~feeder (
// Equation(s):
// \reg_file|registers[18][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N28
dffeas \reg_file|registers[18][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][0] .is_wysiwyg = "true";
defparam \reg_file|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N3
cyclonev_lcell_comb \reg_file|Mux31~2 (
// Equation(s):
// \reg_file|Mux31~2_combout  = ( \reg_file|registers[22][0]~q  & ( \reg_file|registers[18][0]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[26][0]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][0]~q ))) ) ) ) 
// # ( !\reg_file|registers[22][0]~q  & ( \reg_file|registers[18][0]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[26][0]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[30][0]~q )))) ) ) ) # ( \reg_file|registers[22][0]~q  & ( !\reg_file|registers[18][0]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[26][0]~q 
// ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][0]~q )))) ) ) ) # ( !\reg_file|registers[22][0]~q  & ( !\reg_file|registers[18][0]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[26][0]~q ))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[30][0]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[30][0]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[26][0]~q ),
	.datae(!\reg_file|registers[22][0]~q ),
	.dataf(!\reg_file|registers[18][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~2 .extended_lut = "off";
defparam \reg_file|Mux31~2 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_file|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N56
dffeas \reg_file|registers[17][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][0] .is_wysiwyg = "true";
defparam \reg_file|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N43
dffeas \reg_file|registers[29][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][0] .is_wysiwyg = "true";
defparam \reg_file|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N51
cyclonev_lcell_comb \reg_file|registers[25][0]~feeder (
// Equation(s):
// \reg_file|registers[25][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N52
dffeas \reg_file|registers[25][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][0] .is_wysiwyg = "true";
defparam \reg_file|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N40
dffeas \reg_file|registers[21][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][0] .is_wysiwyg = "true";
defparam \reg_file|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N39
cyclonev_lcell_comb \reg_file|Mux31~1 (
// Equation(s):
// \reg_file|Mux31~1_combout  = ( \reg_file|registers[21][0]~q  & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24]) # (\reg_file|registers[29][0]~q ) ) ) ) # ( !\reg_file|registers[21][0]~q  & ( sinstruction_IFID[23] & ( (sinstruction_IFID[24] & 
// \reg_file|registers[29][0]~q ) ) ) ) # ( \reg_file|registers[21][0]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & (\reg_file|registers[17][0]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[25][0]~q ))) ) ) ) # ( 
// !\reg_file|registers[21][0]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & (\reg_file|registers[17][0]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[25][0]~q ))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[17][0]~q ),
	.datac(!\reg_file|registers[29][0]~q ),
	.datad(!\reg_file|registers[25][0]~q ),
	.datae(!\reg_file|registers[21][0]~q ),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~1 .extended_lut = "off";
defparam \reg_file|Mux31~1 .lut_mask = 64'h227722770505AFAF;
defparam \reg_file|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N14
dffeas \reg_file|registers[28][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][0] .is_wysiwyg = "true";
defparam \reg_file|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N50
dffeas \reg_file|registers[20][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][0] .is_wysiwyg = "true";
defparam \reg_file|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N15
cyclonev_lcell_comb \reg_file|registers[24][0]~feeder (
// Equation(s):
// \reg_file|registers[24][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N17
dffeas \reg_file|registers[24][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][0] .is_wysiwyg = "true";
defparam \reg_file|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N27
cyclonev_lcell_comb \reg_file|registers[16][0]~feeder (
// Equation(s):
// \reg_file|registers[16][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N29
dffeas \reg_file|registers[16][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][0] .is_wysiwyg = "true";
defparam \reg_file|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N51
cyclonev_lcell_comb \reg_file|Mux31~0 (
// Equation(s):
// \reg_file|Mux31~0_combout  = ( \reg_file|registers[24][0]~q  & ( \reg_file|registers[16][0]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[20][0]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][0]~q ))) ) ) ) 
// # ( !\reg_file|registers[24][0]~q  & ( \reg_file|registers[16][0]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[20][0]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[28][0]~q  & (sinstruction_IFID[23]))) ) ) ) 
// # ( \reg_file|registers[24][0]~q  & ( !\reg_file|registers[16][0]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[20][0]~q )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[28][0]~q ))) ) ) 
// ) # ( !\reg_file|registers[24][0]~q  & ( !\reg_file|registers[16][0]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][0]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][0]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[28][0]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[20][0]~q ),
	.datae(!\reg_file|registers[24][0]~q ),
	.dataf(!\reg_file|registers[16][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~0 .extended_lut = "off";
defparam \reg_file|Mux31~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N26
dffeas \reg_file|registers[27][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][0] .is_wysiwyg = "true";
defparam \reg_file|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N6
cyclonev_lcell_comb \reg_file|registers[19][0]~feeder (
// Equation(s):
// \reg_file|registers[19][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N7
dffeas \reg_file|registers[19][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][0] .is_wysiwyg = "true";
defparam \reg_file|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N40
dffeas \reg_file|registers[31][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][0] .is_wysiwyg = "true";
defparam \reg_file|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N51
cyclonev_lcell_comb \reg_file|registers[23][0]~feeder (
// Equation(s):
// \reg_file|registers[23][0]~feeder_combout  = \mux_jal|output[0]~0_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[23][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N53
dffeas \reg_file|registers[23][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][0] .is_wysiwyg = "true";
defparam \reg_file|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N39
cyclonev_lcell_comb \reg_file|Mux31~3 (
// Equation(s):
// \reg_file|Mux31~3_combout  = ( \reg_file|registers[31][0]~q  & ( \reg_file|registers[23][0]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][0]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][0]~q ))) # (sinstruction_IFID[23]) ) ) ) # 
// ( !\reg_file|registers[31][0]~q  & ( \reg_file|registers[23][0]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][0]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][0]~q )))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][0]~q  & ( !\reg_file|registers[23][0]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][0]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][0]~q 
// )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[31][0]~q  & ( !\reg_file|registers[23][0]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][0]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][0]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[27][0]~q ),
	.datac(!\reg_file|registers[19][0]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[31][0]~q ),
	.dataf(!\reg_file|registers[23][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~3 .extended_lut = "off";
defparam \reg_file|Mux31~3 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_file|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N45
cyclonev_lcell_comb \reg_file|Mux31~4 (
// Equation(s):
// \reg_file|Mux31~4_combout  = ( \reg_file|Mux31~0_combout  & ( \reg_file|Mux31~3_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|Mux31~1_combout )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|Mux31~2_combout ))) ) ) ) # ( !\reg_file|Mux31~0_combout  & ( \reg_file|Mux31~3_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux31~1_combout  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|Mux31~2_combout ))) ) ) ) # ( \reg_file|Mux31~0_combout  & ( !\reg_file|Mux31~3_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|Mux31~1_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux31~2_combout  & 
// ((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|Mux31~0_combout  & ( !\reg_file|Mux31~3_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux31~1_combout  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|Mux31~2_combout  & 
// ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux31~2_combout ),
	.datac(!\reg_file|Mux31~1_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux31~0_combout ),
	.dataf(!\reg_file|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~4 .extended_lut = "off";
defparam \reg_file|Mux31~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \reg_file|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N29
dffeas \reg_file|registers[6][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][0] .is_wysiwyg = "true";
defparam \reg_file|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N8
dffeas \reg_file|registers[5][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][0] .is_wysiwyg = "true";
defparam \reg_file|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N45
cyclonev_lcell_comb \reg_file|registers[4][0]~feeder (
// Equation(s):
// \reg_file|registers[4][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N46
dffeas \reg_file|registers[4][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][0] .is_wysiwyg = "true";
defparam \reg_file|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N59
dffeas \reg_file|registers[7][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][0] .is_wysiwyg = "true";
defparam \reg_file|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N24
cyclonev_lcell_comb \reg_file|Mux31~8 (
// Equation(s):
// \reg_file|Mux31~8_combout  = ( \reg_file|registers[4][0]~q  & ( \reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[5][0]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[6][0]~q ))) ) ) ) # ( !\reg_file|registers[4][0]~q  & ( \reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[5][0]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[6][0]~q ))) ) ) ) # ( \reg_file|registers[4][0]~q  & ( !\reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[5][0]~q )))) # (sinstruction_IFID[22] & (\reg_file|registers[6][0]~q  
// & ((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[4][0]~q  & ( !\reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[5][0]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[6][0]~q  & 
// ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|registers[6][0]~q ),
	.datab(!\reg_file|registers[5][0]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[4][0]~q ),
	.dataf(!\reg_file|registers[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~8 .extended_lut = "off";
defparam \reg_file|Mux31~8 .lut_mask = 64'h0530F530053FF53F;
defparam \reg_file|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N44
dffeas \reg_file|registers[10][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][0] .is_wysiwyg = "true";
defparam \reg_file|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N53
dffeas \reg_file|registers[11][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][0] .is_wysiwyg = "true";
defparam \reg_file|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N36
cyclonev_lcell_comb \reg_file|registers[8][0]~feeder (
// Equation(s):
// \reg_file|registers[8][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N38
dffeas \reg_file|registers[8][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][0] .is_wysiwyg = "true";
defparam \reg_file|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N15
cyclonev_lcell_comb \reg_file|registers[9][0]~feeder (
// Equation(s):
// \reg_file|registers[9][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N16
dffeas \reg_file|registers[9][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][0] .is_wysiwyg = "true";
defparam \reg_file|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N9
cyclonev_lcell_comb \reg_file|Mux31~5 (
// Equation(s):
// \reg_file|Mux31~5_combout  = ( \reg_file|registers[8][0]~q  & ( \reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][0]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][0]~q )))) ) ) ) # 
// ( !\reg_file|registers[8][0]~q  & ( \reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][0]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[11][0]~q ))))) ) ) ) # ( \reg_file|registers[8][0]~q  & ( !\reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][0]~q 
// )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][0]~q ))))) ) ) ) # ( !\reg_file|registers[8][0]~q  & ( !\reg_file|registers[9][0]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][0]~q )) # (sinstruction_IFID[21] 
// & ((\reg_file|registers[11][0]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[10][0]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[11][0]~q ),
	.datae(!\reg_file|registers[8][0]~q ),
	.dataf(!\reg_file|registers[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~5 .extended_lut = "off";
defparam \reg_file|Mux31~5 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_file|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N26
dffeas \reg_file|registers[2][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][0] .is_wysiwyg = "true";
defparam \reg_file|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N32
dffeas \reg_file|registers[3][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][0] .is_wysiwyg = "true";
defparam \reg_file|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N24
cyclonev_lcell_comb \reg_file|registers[1][0]~feeder (
// Equation(s):
// \reg_file|registers[1][0]~feeder_combout  = ( \mux_jal|output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][0]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N25
dffeas \reg_file|registers[1][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][0] .is_wysiwyg = "true";
defparam \reg_file|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N53
dffeas \reg_file|registers[0][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][0] .is_wysiwyg = "true";
defparam \reg_file|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N48
cyclonev_lcell_comb \reg_file|Mux31~6 (
// Equation(s):
// \reg_file|Mux31~6_combout  = ( \reg_file|registers[1][0]~q  & ( \reg_file|registers[0][0]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[2][0]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[3][0]~q )))) ) ) ) # ( 
// !\reg_file|registers[1][0]~q  & ( \reg_file|registers[0][0]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][0]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[3][0]~q ))))) ) ) ) # ( \reg_file|registers[1][0]~q  & ( !\reg_file|registers[0][0]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][0]~q )) # 
// (sinstruction_IFID[21] & ((\reg_file|registers[3][0]~q ))))) ) ) ) # ( !\reg_file|registers[1][0]~q  & ( !\reg_file|registers[0][0]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][0]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[3][0]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[2][0]~q ),
	.datad(!\reg_file|registers[3][0]~q ),
	.datae(!\reg_file|registers[1][0]~q ),
	.dataf(!\reg_file|registers[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~6 .extended_lut = "off";
defparam \reg_file|Mux31~6 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y15_N20
dffeas \reg_file|registers[15][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][0] .is_wysiwyg = "true";
defparam \reg_file|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N40
dffeas \reg_file|registers[12][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][0] .is_wysiwyg = "true";
defparam \reg_file|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N5
dffeas \reg_file|registers[14][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][0] .is_wysiwyg = "true";
defparam \reg_file|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N8
dffeas \reg_file|registers[13][0] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[0]~0_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][0] .is_wysiwyg = "true";
defparam \reg_file|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N48
cyclonev_lcell_comb \reg_file|Mux31~7 (
// Equation(s):
// \reg_file|Mux31~7_combout  = ( \reg_file|registers[14][0]~q  & ( \reg_file|registers[13][0]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|registers[12][0]~q )))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # 
// (\reg_file|registers[15][0]~q ))) ) ) ) # ( !\reg_file|registers[14][0]~q  & ( \reg_file|registers[13][0]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|registers[12][0]~q )))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[15][0]~q  & ((sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[14][0]~q  & ( !\reg_file|registers[13][0]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[12][0]~q  & !sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21])) # (\reg_file|registers[15][0]~q ))) ) ) ) # ( !\reg_file|registers[14][0]~q  & ( !\reg_file|registers[13][0]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[12][0]~q  & !sinstruction_IFID[21])))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[15][0]~q  & ((sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|registers[15][0]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[12][0]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[14][0]~q ),
	.dataf(!\reg_file|registers[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~7 .extended_lut = "off";
defparam \reg_file|Mux31~7 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \reg_file|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N33
cyclonev_lcell_comb \reg_file|Mux31~9 (
// Equation(s):
// \reg_file|Mux31~9_combout  = ( \reg_file|Mux31~6_combout  & ( \reg_file|Mux31~7_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|Mux31~5_combout )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # 
// (\reg_file|Mux31~8_combout ))) ) ) ) # ( !\reg_file|Mux31~6_combout  & ( \reg_file|Mux31~7_combout  & ( (!sinstruction_IFID[23] & (((\reg_file|Mux31~5_combout  & sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # 
// (\reg_file|Mux31~8_combout ))) ) ) ) # ( \reg_file|Mux31~6_combout  & ( !\reg_file|Mux31~7_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|Mux31~5_combout )))) # (sinstruction_IFID[23] & (\reg_file|Mux31~8_combout  & 
// ((!sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|Mux31~6_combout  & ( !\reg_file|Mux31~7_combout  & ( (!sinstruction_IFID[23] & (((\reg_file|Mux31~5_combout  & sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|Mux31~8_combout  & 
// ((!sinstruction_IFID[24])))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|Mux31~8_combout ),
	.datac(!\reg_file|Mux31~5_combout ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|Mux31~6_combout ),
	.dataf(!\reg_file|Mux31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~9 .extended_lut = "off";
defparam \reg_file|Mux31~9 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \reg_file|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N21
cyclonev_lcell_comb \reg_file|Mux31~10 (
// Equation(s):
// \reg_file|Mux31~10_combout  = ( \reg_file|Mux31~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux31~4_combout ) ) ) # ( !\reg_file|Mux31~9_combout  & ( (\reg_file|Mux31~4_combout  & sinstruction_IFID[25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux31~4_combout ),
	.datad(!sinstruction_IFID[25]),
	.datae(gnd),
	.dataf(!\reg_file|Mux31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~10 .extended_lut = "off";
defparam \reg_file|Mux31~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \reg_file|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N22
dffeas \sreaddata1_IDEX[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux31~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[0] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N24
cyclonev_lcell_comb \pc_mips|pc_output[0]~0 (
// Equation(s):
// \pc_mips|pc_output[0]~0_combout  = ( \reset_stages~0_combout  ) # ( !\reset_stages~0_combout  & ( (\sjr_IDEX~q ) # (\sjump_IDEX~q ) ) )

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\sjr_IDEX~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mips|pc_output[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mips|pc_output[0]~0 .extended_lut = "off";
defparam \pc_mips|pc_output[0]~0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \pc_mips|pc_output[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N29
dffeas \pc_mips|pc_output[0] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[0]~0_combout ),
	.asdata(sreaddata1_IDEX[0]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(\pc_mips|pc_output[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[0] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N9
cyclonev_lcell_comb \spc_IFID[1]~feeder (
// Equation(s):
// \spc_IFID[1]~feeder_combout  = ( \pc_mips|pc_output [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mips|pc_output [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IFID[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IFID[1]~feeder .extended_lut = "off";
defparam \spc_IFID[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IFID[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N11
dffeas \spc_IFID[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IFID[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[1] .is_wysiwyg = "true";
defparam \spc_IFID[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N6
cyclonev_lcell_comb \spc_IDEX[1]~feeder (
// Equation(s):
// \spc_IDEX[1]~feeder_combout  = spc_IFID[1]

	.dataa(gnd),
	.datab(!spc_IFID[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[1]~feeder .extended_lut = "off";
defparam \spc_IDEX[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \spc_IDEX[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N8
dffeas \spc_IDEX[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[1] .is_wysiwyg = "true";
defparam \spc_IDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N54
cyclonev_lcell_comb \mux_jr|output[1]~1 (
// Equation(s):
// \mux_jr|output[1]~1_combout  = (!\sjump_IDEX~q  & ((spc_IDEX[1]))) # (\sjump_IDEX~q  & (spc_IFID[1]))

	.dataa(!spc_IFID[1]),
	.datab(!\sjump_IDEX~q ),
	.datac(!spc_IDEX[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[1]~1 .extended_lut = "off";
defparam \mux_jr|output[1]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \mux_jr|output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N53
dffeas \spc_EXMEM[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[1] .is_wysiwyg = "true";
defparam \spc_EXMEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N40
dffeas \spc_MEMWB[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[1]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[1] .is_wysiwyg = "true";
defparam \spc_MEMWB[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N33
cyclonev_lcell_comb \mux_jal|output[1]~1 (
// Equation(s):
// \mux_jal|output[1]~1_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[1]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[1]) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(!spc_MEMWB[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[1]~1 .extended_lut = "off";
defparam \mux_jal|output[1]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mux_jal|output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N21
cyclonev_lcell_comb \reg_file|registers[18][1]~feeder (
// Equation(s):
// \reg_file|registers[18][1]~feeder_combout  = \mux_jal|output[1]~1_combout 

	.dataa(!\mux_jal|output[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N22
dffeas \reg_file|registers[18][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][1] .is_wysiwyg = "true";
defparam \reg_file|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N26
dffeas \reg_file|registers[26][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][1] .is_wysiwyg = "true";
defparam \reg_file|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N47
dffeas \reg_file|registers[30][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][1] .is_wysiwyg = "true";
defparam \reg_file|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N4
dffeas \reg_file|registers[22][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][1] .is_wysiwyg = "true";
defparam \reg_file|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N42
cyclonev_lcell_comb \reg_file|Mux30~2 (
// Equation(s):
// \reg_file|Mux30~2_combout  = ( sinstruction_IFID[24] & ( \reg_file|registers[22][1]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[26][1]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[30][1]~q ))) ) ) ) # ( !sinstruction_IFID[24] & ( 
// \reg_file|registers[22][1]~q  & ( (\reg_file|registers[18][1]~q ) # (sinstruction_IFID[23]) ) ) ) # ( sinstruction_IFID[24] & ( !\reg_file|registers[22][1]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[26][1]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[30][1]~q ))) ) ) ) # ( !sinstruction_IFID[24] & ( !\reg_file|registers[22][1]~q  & ( (!sinstruction_IFID[23] & \reg_file|registers[18][1]~q ) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[18][1]~q ),
	.datac(!\reg_file|registers[26][1]~q ),
	.datad(!\reg_file|registers[30][1]~q ),
	.datae(!sinstruction_IFID[24]),
	.dataf(!\reg_file|registers[22][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~2 .extended_lut = "off";
defparam \reg_file|Mux30~2 .lut_mask = 64'h22220A5F77770A5F;
defparam \reg_file|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N48
cyclonev_lcell_comb \reg_file|registers[24][1]~feeder (
// Equation(s):
// \reg_file|registers[24][1]~feeder_combout  = \mux_jal|output[1]~1_combout 

	.dataa(!\mux_jal|output[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N50
dffeas \reg_file|registers[24][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][1] .is_wysiwyg = "true";
defparam \reg_file|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N20
dffeas \reg_file|registers[28][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][1] .is_wysiwyg = "true";
defparam \reg_file|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y14_N14
dffeas \reg_file|registers[20][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][1] .is_wysiwyg = "true";
defparam \reg_file|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N51
cyclonev_lcell_comb \reg_file|registers[16][1]~feeder (
// Equation(s):
// \reg_file|registers[16][1]~feeder_combout  = ( \mux_jal|output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N52
dffeas \reg_file|registers[16][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][1] .is_wysiwyg = "true";
defparam \reg_file|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N12
cyclonev_lcell_comb \reg_file|Mux30~0 (
// Equation(s):
// \reg_file|Mux30~0_combout  = ( \reg_file|registers[20][1]~q  & ( \reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[24][1]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[28][1]~q )))) ) ) ) 
// # ( !\reg_file|registers[20][1]~q  & ( \reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[24][1]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[28][1]~q ))))) ) ) ) # ( \reg_file|registers[20][1]~q  & ( !\reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[24][1]~q 
// )) # (sinstruction_IFID[23] & ((\reg_file|registers[28][1]~q ))))) ) ) ) # ( !\reg_file|registers[20][1]~q  & ( !\reg_file|registers[16][1]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[24][1]~q )) # 
// (sinstruction_IFID[23] & ((\reg_file|registers[28][1]~q ))))) ) ) )

	.dataa(!\reg_file|registers[24][1]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[28][1]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[20][1]~q ),
	.dataf(!\reg_file|registers[16][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~0 .extended_lut = "off";
defparam \reg_file|Mux30~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_file|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N48
cyclonev_lcell_comb \reg_file|registers[19][1]~feeder (
// Equation(s):
// \reg_file|registers[19][1]~feeder_combout  = \mux_jal|output[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N50
dffeas \reg_file|registers[19][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][1] .is_wysiwyg = "true";
defparam \reg_file|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N25
dffeas \reg_file|registers[27][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][1] .is_wysiwyg = "true";
defparam \reg_file|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N44
dffeas \reg_file|registers[23][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][1] .is_wysiwyg = "true";
defparam \reg_file|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N44
dffeas \reg_file|registers[31][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][1] .is_wysiwyg = "true";
defparam \reg_file|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N36
cyclonev_lcell_comb \reg_file|Mux30~3 (
// Equation(s):
// \reg_file|Mux30~3_combout  = ( \reg_file|registers[23][1]~q  & ( \reg_file|registers[31][1]~q  & ( ((!sinstruction_IFID[24] & (\reg_file|registers[19][1]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[27][1]~q )))) # (sinstruction_IFID[23]) ) ) ) # 
// ( !\reg_file|registers[23][1]~q  & ( \reg_file|registers[31][1]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[19][1]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[27][1]~q ))))) # (sinstruction_IFID[23] & 
// (((sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[23][1]~q  & ( !\reg_file|registers[31][1]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[19][1]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[27][1]~q 
// ))))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[23][1]~q  & ( !\reg_file|registers[31][1]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[19][1]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[27][1]~q ))))) ) ) )

	.dataa(!\reg_file|registers[19][1]~q ),
	.datab(!\reg_file|registers[27][1]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[23][1]~q ),
	.dataf(!\reg_file|registers[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~3 .extended_lut = "off";
defparam \reg_file|Mux30~3 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg_file|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N57
cyclonev_lcell_comb \reg_file|registers[17][1]~feeder (
// Equation(s):
// \reg_file|registers[17][1]~feeder_combout  = ( \mux_jal|output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N59
dffeas \reg_file|registers[17][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][1] .is_wysiwyg = "true";
defparam \reg_file|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N24
cyclonev_lcell_comb \reg_file|registers[29][1]~feeder (
// Equation(s):
// \reg_file|registers[29][1]~feeder_combout  = \mux_jal|output[1]~1_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[29][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[29][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[29][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[29][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y19_N26
dffeas \reg_file|registers[29][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][1] .is_wysiwyg = "true";
defparam \reg_file|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N44
dffeas \reg_file|registers[21][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][1] .is_wysiwyg = "true";
defparam \reg_file|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N25
dffeas \reg_file|registers[25][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][1] .is_wysiwyg = "true";
defparam \reg_file|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N42
cyclonev_lcell_comb \reg_file|Mux30~1 (
// Equation(s):
// \reg_file|Mux30~1_combout  = ( \reg_file|registers[21][1]~q  & ( \reg_file|registers[25][1]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[17][1]~q )) # (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # 
// ((\reg_file|registers[29][1]~q )))) ) ) ) # ( !\reg_file|registers[21][1]~q  & ( \reg_file|registers[25][1]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23] & (\reg_file|registers[17][1]~q ))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # 
// ((\reg_file|registers[29][1]~q )))) ) ) ) # ( \reg_file|registers[21][1]~q  & ( !\reg_file|registers[25][1]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[17][1]~q )) # (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (sinstruction_IFID[23] & 
// ((\reg_file|registers[29][1]~q )))) ) ) ) # ( !\reg_file|registers[21][1]~q  & ( !\reg_file|registers[25][1]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23] & (\reg_file|registers[17][1]~q ))) # (sinstruction_IFID[24] & (sinstruction_IFID[23] & 
// ((\reg_file|registers[29][1]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[17][1]~q ),
	.datad(!\reg_file|registers[29][1]~q ),
	.datae(!\reg_file|registers[21][1]~q ),
	.dataf(!\reg_file|registers[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~1 .extended_lut = "off";
defparam \reg_file|Mux30~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_file|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N0
cyclonev_lcell_comb \reg_file|Mux30~4 (
// Equation(s):
// \reg_file|Mux30~4_combout  = ( \reg_file|Mux30~3_combout  & ( \reg_file|Mux30~1_combout  & ( ((!sinstruction_IFID[22] & ((\reg_file|Mux30~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux30~2_combout ))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|Mux30~3_combout  & ( \reg_file|Mux30~1_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux30~0_combout ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|Mux30~2_combout  & (!sinstruction_IFID[21]))) ) ) ) # ( 
// \reg_file|Mux30~3_combout  & ( !\reg_file|Mux30~1_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|Mux30~0_combout )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|Mux30~2_combout ))) ) ) ) # ( 
// !\reg_file|Mux30~3_combout  & ( !\reg_file|Mux30~1_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux30~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux30~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux30~2_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|Mux30~0_combout ),
	.datae(!\reg_file|Mux30~3_combout ),
	.dataf(!\reg_file|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~4 .extended_lut = "off";
defparam \reg_file|Mux30~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N43
dffeas \reg_file|registers[13][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][1] .is_wysiwyg = "true";
defparam \reg_file|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N44
dffeas \reg_file|registers[15][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][1] .is_wysiwyg = "true";
defparam \reg_file|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N50
dffeas \reg_file|registers[12][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][1] .is_wysiwyg = "true";
defparam \reg_file|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N38
dffeas \reg_file|registers[14][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][1] .is_wysiwyg = "true";
defparam \reg_file|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N45
cyclonev_lcell_comb \reg_file|Mux30~7 (
// Equation(s):
// \reg_file|Mux30~7_combout  = ( \reg_file|registers[12][1]~q  & ( \reg_file|registers[14][1]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[13][1]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[15][1]~q )))) ) ) ) 
// # ( !\reg_file|registers[12][1]~q  & ( \reg_file|registers[14][1]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[13][1]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[15][1]~q ))))) ) ) ) # ( \reg_file|registers[12][1]~q  & ( !\reg_file|registers[14][1]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[13][1]~q 
// )) # (sinstruction_IFID[22] & ((\reg_file|registers[15][1]~q ))))) ) ) ) # ( !\reg_file|registers[12][1]~q  & ( !\reg_file|registers[14][1]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[13][1]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[15][1]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[13][1]~q ),
	.datac(!\reg_file|registers[15][1]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[12][1]~q ),
	.dataf(!\reg_file|registers[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~7 .extended_lut = "off";
defparam \reg_file|Mux30~7 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_file|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N49
dffeas \reg_file|registers[8][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][1] .is_wysiwyg = "true";
defparam \reg_file|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N26
dffeas \reg_file|registers[10][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][1] .is_wysiwyg = "true";
defparam \reg_file|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N40
dffeas \reg_file|registers[9][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][1] .is_wysiwyg = "true";
defparam \reg_file|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N32
dffeas \reg_file|registers[11][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][1] .is_wysiwyg = "true";
defparam \reg_file|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N33
cyclonev_lcell_comb \reg_file|Mux30~5 (
// Equation(s):
// \reg_file|Mux30~5_combout  = ( \reg_file|registers[9][1]~q  & ( \reg_file|registers[11][1]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[8][1]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][1]~q )))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|registers[9][1]~q  & ( \reg_file|registers[11][1]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[8][1]~q  & (!sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][1]~q ) # (sinstruction_IFID[21])))) ) ) ) # ( 
// \reg_file|registers[9][1]~q  & ( !\reg_file|registers[11][1]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|registers[8][1]~q ))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[10][1]~q )))) ) ) ) # ( 
// !\reg_file|registers[9][1]~q  & ( !\reg_file|registers[11][1]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[8][1]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][1]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[8][1]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[10][1]~q ),
	.datae(!\reg_file|registers[9][1]~q ),
	.dataf(!\reg_file|registers[11][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~5 .extended_lut = "off";
defparam \reg_file|Mux30~5 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_file|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y15_N20
dffeas \reg_file|registers[6][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][1] .is_wysiwyg = "true";
defparam \reg_file|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N37
dffeas \reg_file|registers[5][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][1] .is_wysiwyg = "true";
defparam \reg_file|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N48
cyclonev_lcell_comb \reg_file|registers[7][1]~feeder (
// Equation(s):
// \reg_file|registers[7][1]~feeder_combout  = \mux_jal|output[1]~1_combout 

	.dataa(!\mux_jal|output[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N50
dffeas \reg_file|registers[7][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][1] .is_wysiwyg = "true";
defparam \reg_file|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N57
cyclonev_lcell_comb \reg_file|registers[4][1]~feeder (
// Equation(s):
// \reg_file|registers[4][1]~feeder_combout  = \mux_jal|output[1]~1_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][1]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N59
dffeas \reg_file|registers[4][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][1] .is_wysiwyg = "true";
defparam \reg_file|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N27
cyclonev_lcell_comb \reg_file|Mux30~8 (
// Equation(s):
// \reg_file|Mux30~8_combout  = ( \reg_file|registers[7][1]~q  & ( \reg_file|registers[4][1]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[6][1]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[5][1]~q )))) ) ) ) # ( !\reg_file|registers[7][1]~q  & ( \reg_file|registers[4][1]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[6][1]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[5][1]~q  & !sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[7][1]~q  & ( !\reg_file|registers[4][1]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[6][1]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22]) # (\reg_file|registers[5][1]~q )))) ) ) ) # ( !\reg_file|registers[7][1]~q  & ( !\reg_file|registers[4][1]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[6][1]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[5][1]~q  & !sinstruction_IFID[22])))) ) ) )

	.dataa(!\reg_file|registers[6][1]~q ),
	.datab(!\reg_file|registers[5][1]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[7][1]~q ),
	.dataf(!\reg_file|registers[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~8 .extended_lut = "off";
defparam \reg_file|Mux30~8 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N46
dffeas \reg_file|registers[1][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][1] .is_wysiwyg = "true";
defparam \reg_file|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N29
dffeas \reg_file|registers[3][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][1] .is_wysiwyg = "true";
defparam \reg_file|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N25
dffeas \reg_file|registers[2][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][1] .is_wysiwyg = "true";
defparam \reg_file|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N32
dffeas \reg_file|registers[0][1] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[1]~1_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][1] .is_wysiwyg = "true";
defparam \reg_file|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N24
cyclonev_lcell_comb \reg_file|Mux30~6 (
// Equation(s):
// \reg_file|Mux30~6_combout  = ( \reg_file|registers[2][1]~q  & ( \reg_file|registers[0][1]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[1][1]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[3][1]~q )))) ) ) ) # ( 
// !\reg_file|registers[2][1]~q  & ( \reg_file|registers[0][1]~q  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[1][1]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[3][1]~q ))))) ) ) ) # ( \reg_file|registers[2][1]~q  & ( !\reg_file|registers[0][1]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[1][1]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[3][1]~q ))))) ) ) ) # ( !\reg_file|registers[2][1]~q  & ( !\reg_file|registers[0][1]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[1][1]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[3][1]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[1][1]~q ),
	.datad(!\reg_file|registers[3][1]~q ),
	.datae(!\reg_file|registers[2][1]~q ),
	.dataf(!\reg_file|registers[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~6 .extended_lut = "off";
defparam \reg_file|Mux30~6 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N0
cyclonev_lcell_comb \reg_file|Mux30~9 (
// Equation(s):
// \reg_file|Mux30~9_combout  = ( \reg_file|Mux30~8_combout  & ( \reg_file|Mux30~6_combout  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|Mux30~5_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux30~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux30~8_combout  & ( \reg_file|Mux30~6_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux30~5_combout ))) # (sinstruction_IFID[23] & 
// (\reg_file|Mux30~7_combout )))) ) ) ) # ( \reg_file|Mux30~8_combout  & ( !\reg_file|Mux30~6_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux30~5_combout ))) # 
// (sinstruction_IFID[23] & (\reg_file|Mux30~7_combout )))) ) ) ) # ( !\reg_file|Mux30~8_combout  & ( !\reg_file|Mux30~6_combout  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux30~5_combout ))) # (sinstruction_IFID[23] & 
// (\reg_file|Mux30~7_combout )))) ) ) )

	.dataa(!\reg_file|Mux30~7_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux30~5_combout ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|Mux30~8_combout ),
	.dataf(!\reg_file|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~9 .extended_lut = "off";
defparam \reg_file|Mux30~9 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N9
cyclonev_lcell_comb \reg_file|Mux30~10 (
// Equation(s):
// \reg_file|Mux30~10_combout  = ( \reg_file|Mux30~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux30~4_combout ) ) ) # ( !\reg_file|Mux30~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux30~4_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[25]),
	.datac(gnd),
	.datad(!\reg_file|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux30~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~10 .extended_lut = "off";
defparam \reg_file|Mux30~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \reg_file|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N10
dffeas \sreaddata1_IDEX[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux30~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[1] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N56
dffeas \pc_mips|pc_output[1] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[1]~1_combout ),
	.asdata(sreaddata1_IDEX[1]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(\pc_mips|pc_output[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[1] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N38
dffeas \spc_IFID[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[8] .is_wysiwyg = "true";
defparam \spc_IFID[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N27
cyclonev_lcell_comb \spc_IDEX[8]~feeder (
// Equation(s):
// \spc_IDEX[8]~feeder_combout  = ( spc_IFID[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IFID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[8]~feeder .extended_lut = "off";
defparam \spc_IDEX[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IDEX[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N29
dffeas \spc_IDEX[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[8] .is_wysiwyg = "true";
defparam \spc_IDEX[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N57
cyclonev_lcell_comb \sinstruction_IFID[6]~feeder (
// Equation(s):
// \sinstruction_IFID[6]~feeder_combout  = ( \rom|altsyncram_component|auto_generated|q_a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sinstruction_IFID[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sinstruction_IFID[6]~feeder .extended_lut = "off";
defparam \sinstruction_IFID[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sinstruction_IFID[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N59
dffeas \sinstruction_IFID[6] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\sinstruction_IFID[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[6] .is_wysiwyg = "true";
defparam \sinstruction_IFID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~25_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[8]))) ) + ( sinstruction_IFID[6] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( (!\sjump_IDEX~q  & (\Add0~25_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[8]))) ) + ( sinstruction_IFID[6] ) + ( \Add1~22  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!spc_IFID[8]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[6]),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \mux_jr|output[8]~8 (
// Equation(s):
// \mux_jr|output[8]~8_combout  = ( \reset_stages~combout  & ( \Add1~25_sumout  ) ) # ( !\reset_stages~combout  & ( spc_IDEX[8] ) )

	.dataa(gnd),
	.datab(!spc_IDEX[8]),
	.datac(!\Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[8]~8 .extended_lut = "off";
defparam \mux_jr|output[8]~8 .lut_mask = 64'h333333330F0F0F0F;
defparam \mux_jr|output[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N59
dffeas \spc_EXMEM[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[8] .is_wysiwyg = "true";
defparam \spc_EXMEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N10
dffeas \spc_MEMWB[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[8]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[8] .is_wysiwyg = "true";
defparam \spc_MEMWB[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N18
cyclonev_lcell_comb \mux_jal|output[8]~8 (
// Equation(s):
// \mux_jal|output[8]~8_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[8]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[8]) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(!spc_MEMWB[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[8]~8 .extended_lut = "off";
defparam \mux_jal|output[8]~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mux_jal|output[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N56
dffeas \reg_file|registers[11][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][8] .is_wysiwyg = "true";
defparam \reg_file|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N32
dffeas \reg_file|registers[8][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][8] .is_wysiwyg = "true";
defparam \reg_file|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N49
dffeas \reg_file|registers[10][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][8] .is_wysiwyg = "true";
defparam \reg_file|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N12
cyclonev_lcell_comb \reg_file|registers[9][8]~feeder (
// Equation(s):
// \reg_file|registers[9][8]~feeder_combout  = ( \mux_jal|output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][8]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N14
dffeas \reg_file|registers[9][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][8] .is_wysiwyg = "true";
defparam \reg_file|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N0
cyclonev_lcell_comb \reg_file|Mux23~5 (
// Equation(s):
// \reg_file|Mux23~5_combout  = ( \reg_file|registers[10][8]~q  & ( \reg_file|registers[9][8]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][8]~q )) # (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # 
// ((\reg_file|registers[11][8]~q )))) ) ) ) # ( !\reg_file|registers[10][8]~q  & ( \reg_file|registers[9][8]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][8]~q )) # (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (sinstruction_IFID[21] & 
// (\reg_file|registers[11][8]~q ))) ) ) ) # ( \reg_file|registers[10][8]~q  & ( !\reg_file|registers[9][8]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21] & ((\reg_file|registers[8][8]~q )))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # 
// ((\reg_file|registers[11][8]~q )))) ) ) ) # ( !\reg_file|registers[10][8]~q  & ( !\reg_file|registers[9][8]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21] & ((\reg_file|registers[8][8]~q )))) # (sinstruction_IFID[22] & (sinstruction_IFID[21] & 
// (\reg_file|registers[11][8]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[11][8]~q ),
	.datad(!\reg_file|registers[8][8]~q ),
	.datae(!\reg_file|registers[10][8]~q ),
	.dataf(!\reg_file|registers[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~5 .extended_lut = "off";
defparam \reg_file|Mux23~5 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N53
dffeas \reg_file|registers[1][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][8] .is_wysiwyg = "true";
defparam \reg_file|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N2
dffeas \reg_file|registers[0][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][8] .is_wysiwyg = "true";
defparam \reg_file|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N38
dffeas \reg_file|registers[3][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][8] .is_wysiwyg = "true";
defparam \reg_file|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N20
dffeas \reg_file|registers[2][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][8] .is_wysiwyg = "true";
defparam \reg_file|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N21
cyclonev_lcell_comb \reg_file|Mux23~6 (
// Equation(s):
// \reg_file|Mux23~6_combout  = ( \reg_file|registers[3][8]~q  & ( \reg_file|registers[2][8]~q  & ( ((!sinstruction_IFID[21] & ((\reg_file|registers[0][8]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][8]~q ))) # (sinstruction_IFID[22]) ) ) ) # ( 
// !\reg_file|registers[3][8]~q  & ( \reg_file|registers[2][8]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22]) # (\reg_file|registers[0][8]~q )))) # (sinstruction_IFID[21] & (\reg_file|registers[1][8]~q  & ((!sinstruction_IFID[22])))) ) ) ) # ( 
// \reg_file|registers[3][8]~q  & ( !\reg_file|registers[2][8]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[0][8]~q  & !sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # (\reg_file|registers[1][8]~q ))) ) ) ) # ( 
// !\reg_file|registers[3][8]~q  & ( !\reg_file|registers[2][8]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[0][8]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][8]~q )))) ) ) )

	.dataa(!\reg_file|registers[1][8]~q ),
	.datab(!\reg_file|registers[0][8]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[3][8]~q ),
	.dataf(!\reg_file|registers[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~6 .extended_lut = "off";
defparam \reg_file|Mux23~6 .lut_mask = 64'h3500350F35F035FF;
defparam \reg_file|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N32
dffeas \reg_file|registers[14][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][8] .is_wysiwyg = "true";
defparam \reg_file|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N56
dffeas \reg_file|registers[15][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][8] .is_wysiwyg = "true";
defparam \reg_file|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N56
dffeas \reg_file|registers[13][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][8] .is_wysiwyg = "true";
defparam \reg_file|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N38
dffeas \reg_file|registers[12][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][8] .is_wysiwyg = "true";
defparam \reg_file|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N57
cyclonev_lcell_comb \reg_file|Mux23~7 (
// Equation(s):
// \reg_file|Mux23~7_combout  = ( \reg_file|registers[13][8]~q  & ( \reg_file|registers[12][8]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[14][8]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[15][8]~q )))) ) ) ) 
// # ( !\reg_file|registers[13][8]~q  & ( \reg_file|registers[12][8]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[14][8]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[15][8]~q )))) ) ) 
// ) # ( \reg_file|registers[13][8]~q  & ( !\reg_file|registers[12][8]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[14][8]~q  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[15][8]~q )))) ) ) 
// ) # ( !\reg_file|registers[13][8]~q  & ( !\reg_file|registers[12][8]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[14][8]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[15][8]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[14][8]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[15][8]~q ),
	.datae(!\reg_file|registers[13][8]~q ),
	.dataf(!\reg_file|registers[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~7 .extended_lut = "off";
defparam \reg_file|Mux23~7 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_file|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y15_N26
dffeas \reg_file|registers[5][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][8] .is_wysiwyg = "true";
defparam \reg_file|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N56
dffeas \reg_file|registers[7][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][8] .is_wysiwyg = "true";
defparam \reg_file|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N13
dffeas \reg_file|registers[6][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][8] .is_wysiwyg = "true";
defparam \reg_file|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N42
cyclonev_lcell_comb \reg_file|registers[4][8]~feeder (
// Equation(s):
// \reg_file|registers[4][8]~feeder_combout  = ( \mux_jal|output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][8]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N44
dffeas \reg_file|registers[4][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][8] .is_wysiwyg = "true";
defparam \reg_file|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N12
cyclonev_lcell_comb \reg_file|Mux23~8 (
// Equation(s):
// \reg_file|Mux23~8_combout  = ( \reg_file|registers[6][8]~q  & ( \reg_file|registers[4][8]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][8]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][8]~q )))) ) ) ) # ( 
// !\reg_file|registers[6][8]~q  & ( \reg_file|registers[4][8]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][8]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][8]~q ))))) ) ) ) # ( \reg_file|registers[6][8]~q  & ( !\reg_file|registers[4][8]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][8]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[7][8]~q ))))) ) ) ) # ( !\reg_file|registers[6][8]~q  & ( !\reg_file|registers[4][8]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][8]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][8]~q ))))) ) ) )

	.dataa(!\reg_file|registers[5][8]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[7][8]~q ),
	.datae(!\reg_file|registers[6][8]~q ),
	.dataf(!\reg_file|registers[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~8 .extended_lut = "off";
defparam \reg_file|Mux23~8 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N0
cyclonev_lcell_comb \reg_file|Mux23~9 (
// Equation(s):
// \reg_file|Mux23~9_combout  = ( \reg_file|Mux23~7_combout  & ( \reg_file|Mux23~8_combout  & ( ((!sinstruction_IFID[24] & ((\reg_file|Mux23~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux23~5_combout ))) # (sinstruction_IFID[23]) ) ) ) # ( 
// !\reg_file|Mux23~7_combout  & ( \reg_file|Mux23~8_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux23~6_combout )) # (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (!sinstruction_IFID[23] & (\reg_file|Mux23~5_combout ))) ) ) ) # ( 
// \reg_file|Mux23~7_combout  & ( !\reg_file|Mux23~8_combout  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23] & ((\reg_file|Mux23~6_combout )))) # (sinstruction_IFID[24] & (((\reg_file|Mux23~5_combout )) # (sinstruction_IFID[23]))) ) ) ) # ( 
// !\reg_file|Mux23~7_combout  & ( !\reg_file|Mux23~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux23~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux23~5_combout )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|Mux23~5_combout ),
	.datad(!\reg_file|Mux23~6_combout ),
	.datae(!\reg_file|Mux23~7_combout ),
	.dataf(!\reg_file|Mux23~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~9 .extended_lut = "off";
defparam \reg_file|Mux23~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N50
dffeas \reg_file|registers[21][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][8] .is_wysiwyg = "true";
defparam \reg_file|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N6
cyclonev_lcell_comb \reg_file|registers[17][8]~feeder (
// Equation(s):
// \reg_file|registers[17][8]~feeder_combout  = ( \mux_jal|output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][8]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N7
dffeas \reg_file|registers[17][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][8] .is_wysiwyg = "true";
defparam \reg_file|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N5
dffeas \reg_file|registers[25][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][8] .is_wysiwyg = "true";
defparam \reg_file|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N31
dffeas \reg_file|registers[29][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][8] .is_wysiwyg = "true";
defparam \reg_file|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N27
cyclonev_lcell_comb \reg_file|Mux23~1 (
// Equation(s):
// \reg_file|Mux23~1_combout  = ( \reg_file|registers[25][8]~q  & ( \reg_file|registers[29][8]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[17][8]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[21][8]~q ))) # (sinstruction_IFID[24]) ) ) ) # 
// ( !\reg_file|registers[25][8]~q  & ( \reg_file|registers[29][8]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[17][8]~q  & !sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[21][8]~q ))) ) ) ) 
// # ( \reg_file|registers[25][8]~q  & ( !\reg_file|registers[29][8]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[17][8]~q )))) # (sinstruction_IFID[23] & (\reg_file|registers[21][8]~q  & ((!sinstruction_IFID[24])))) ) ) 
// ) # ( !\reg_file|registers[25][8]~q  & ( !\reg_file|registers[29][8]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[17][8]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[21][8]~q )))) ) ) )

	.dataa(!\reg_file|registers[21][8]~q ),
	.datab(!\reg_file|registers[17][8]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[25][8]~q ),
	.dataf(!\reg_file|registers[29][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~1 .extended_lut = "off";
defparam \reg_file|Mux23~1 .lut_mask = 64'h350035F0350F35FF;
defparam \reg_file|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N53
dffeas \reg_file|registers[22][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][8] .is_wysiwyg = "true";
defparam \reg_file|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N37
dffeas \reg_file|registers[26][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][8] .is_wysiwyg = "true";
defparam \reg_file|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N44
dffeas \reg_file|registers[30][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][8] .is_wysiwyg = "true";
defparam \reg_file|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N39
cyclonev_lcell_comb \reg_file|registers[18][8]~feeder (
// Equation(s):
// \reg_file|registers[18][8]~feeder_combout  = \mux_jal|output[8]~8_combout 

	.dataa(!\mux_jal|output[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][8]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N41
dffeas \reg_file|registers[18][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][8] .is_wysiwyg = "true";
defparam \reg_file|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N42
cyclonev_lcell_comb \reg_file|Mux23~2 (
// Equation(s):
// \reg_file|Mux23~2_combout  = ( \reg_file|registers[30][8]~q  & ( \reg_file|registers[18][8]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[22][8]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23]) # 
// (\reg_file|registers[26][8]~q )))) ) ) ) # ( !\reg_file|registers[30][8]~q  & ( \reg_file|registers[18][8]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[22][8]~q ))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[26][8]~q  & !sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][8]~q  & ( !\reg_file|registers[18][8]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[22][8]~q  & ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23]) # (\reg_file|registers[26][8]~q )))) ) ) ) # ( !\reg_file|registers[30][8]~q  & ( !\reg_file|registers[18][8]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[22][8]~q  & ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] 
// & (((\reg_file|registers[26][8]~q  & !sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|registers[22][8]~q ),
	.datab(!\reg_file|registers[26][8]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[30][8]~q ),
	.dataf(!\reg_file|registers[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~2 .extended_lut = "off";
defparam \reg_file|Mux23~2 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N35
dffeas \reg_file|registers[20][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][8] .is_wysiwyg = "true";
defparam \reg_file|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N32
dffeas \reg_file|registers[28][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][8] .is_wysiwyg = "true";
defparam \reg_file|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N26
dffeas \reg_file|registers[24][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][8] .is_wysiwyg = "true";
defparam \reg_file|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N38
dffeas \reg_file|registers[16][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][8] .is_wysiwyg = "true";
defparam \reg_file|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N24
cyclonev_lcell_comb \reg_file|Mux23~0 (
// Equation(s):
// \reg_file|Mux23~0_combout  = ( \reg_file|registers[24][8]~q  & ( \reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[20][8]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][8]~q )))) ) ) ) 
// # ( !\reg_file|registers[24][8]~q  & ( \reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24])) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][8]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[28][8]~q ))))) ) ) ) # ( \reg_file|registers[24][8]~q  & ( !\reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24])) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][8]~q )) # 
// (sinstruction_IFID[24] & ((\reg_file|registers[28][8]~q ))))) ) ) ) # ( !\reg_file|registers[24][8]~q  & ( !\reg_file|registers[16][8]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][8]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[28][8]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[20][8]~q ),
	.datad(!\reg_file|registers[28][8]~q ),
	.datae(!\reg_file|registers[24][8]~q ),
	.dataf(!\reg_file|registers[16][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~0 .extended_lut = "off";
defparam \reg_file|Mux23~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N53
dffeas \reg_file|registers[23][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][8] .is_wysiwyg = "true";
defparam \reg_file|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N21
cyclonev_lcell_comb \reg_file|registers[19][8]~feeder (
// Equation(s):
// \reg_file|registers[19][8]~feeder_combout  = ( \mux_jal|output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][8]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N23
dffeas \reg_file|registers[19][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][8] .is_wysiwyg = "true";
defparam \reg_file|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N7
dffeas \reg_file|registers[31][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][8] .is_wysiwyg = "true";
defparam \reg_file|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N55
dffeas \reg_file|registers[27][8] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[8]~8_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][8] .is_wysiwyg = "true";
defparam \reg_file|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N6
cyclonev_lcell_comb \reg_file|Mux23~3 (
// Equation(s):
// \reg_file|Mux23~3_combout  = ( \reg_file|registers[31][8]~q  & ( \reg_file|registers[27][8]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[19][8]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][8]~q ))) # (sinstruction_IFID[24]) ) ) ) # 
// ( !\reg_file|registers[31][8]~q  & ( \reg_file|registers[27][8]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][8]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][8]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][8]~q  & ( !\reg_file|registers[27][8]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][8]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][8]~q 
// )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][8]~q  & ( !\reg_file|registers[27][8]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][8]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[23][8]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[23][8]~q ),
	.datac(!\reg_file|registers[19][8]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[31][8]~q ),
	.dataf(!\reg_file|registers[27][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~3 .extended_lut = "off";
defparam \reg_file|Mux23~3 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_file|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N42
cyclonev_lcell_comb \reg_file|Mux23~4 (
// Equation(s):
// \reg_file|Mux23~4_combout  = ( \reg_file|Mux23~0_combout  & ( \reg_file|Mux23~3_combout  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|Mux23~2_combout )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|Mux23~1_combout ))) ) ) ) # ( !\reg_file|Mux23~0_combout  & ( \reg_file|Mux23~3_combout  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|Mux23~2_combout )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|Mux23~1_combout ))) ) ) ) # ( \reg_file|Mux23~0_combout  & ( !\reg_file|Mux23~3_combout  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|Mux23~2_combout )))) # (sinstruction_IFID[21] & (\reg_file|Mux23~1_combout  & 
// (!sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|Mux23~0_combout  & ( !\reg_file|Mux23~3_combout  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|Mux23~2_combout )))) # (sinstruction_IFID[21] & (\reg_file|Mux23~1_combout  & 
// (!sinstruction_IFID[22]))) ) ) )

	.dataa(!\reg_file|Mux23~1_combout ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|Mux23~2_combout ),
	.datae(!\reg_file|Mux23~0_combout ),
	.dataf(!\reg_file|Mux23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~4 .extended_lut = "off";
defparam \reg_file|Mux23~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg_file|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y17_N6
cyclonev_lcell_comb \reg_file|Mux23~10 (
// Equation(s):
// \reg_file|Mux23~10_combout  = ( \reg_file|Mux23~9_combout  & ( \reg_file|Mux23~4_combout  ) ) # ( !\reg_file|Mux23~9_combout  & ( \reg_file|Mux23~4_combout  & ( sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux23~9_combout  & ( !\reg_file|Mux23~4_combout  & ( 
// !sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux23~9_combout ),
	.dataf(!\reg_file|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~10 .extended_lut = "off";
defparam \reg_file|Mux23~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \reg_file|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y17_N7
dffeas \sreaddata1_IDEX[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux23~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[8] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N52
dffeas \pc_mips|pc_output[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[8]~8_combout ),
	.asdata(sreaddata1_IDEX[8]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[8] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \pc_mips|pc_output [8] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \pc_mips|pc_output [8] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N41
dffeas \sinstruction_IFID[7] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[7] .is_wysiwyg = "true";
defparam \sinstruction_IFID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N14
dffeas \spc_IFID[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[9] .is_wysiwyg = "true";
defparam \spc_IFID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( sinstruction_IFID[7] ) + ( (!\sjump_IDEX~q  & (\Add0~29_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[9]))) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( sinstruction_IFID[7] ) + ( (!\sjump_IDEX~q  & (\Add0~29_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[9]))) ) + ( \Add1~26  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(!sinstruction_IFID[7]),
	.datae(gnd),
	.dataf(!spc_IFID[9]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F5A0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N49
dffeas \spc_IDEX[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[9] .is_wysiwyg = "true";
defparam \spc_IDEX[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N33
cyclonev_lcell_comb \mux_jr|output[9]~9 (
// Equation(s):
// \mux_jr|output[9]~9_combout  = ( \reset_stages~combout  & ( \Add1~29_sumout  ) ) # ( !\reset_stages~combout  & ( spc_IDEX[9] ) )

	.dataa(!\Add1~29_sumout ),
	.datab(gnd),
	.datac(!spc_IDEX[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[9]~9 .extended_lut = "off";
defparam \mux_jr|output[9]~9 .lut_mask = 64'h0F0F0F0F55555555;
defparam \mux_jr|output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N55
dffeas \spc_EXMEM[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[9] .is_wysiwyg = "true";
defparam \spc_EXMEM[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N27
cyclonev_lcell_comb \spc_MEMWB[9]~feeder (
// Equation(s):
// \spc_MEMWB[9]~feeder_combout  = ( spc_EXMEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_EXMEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_MEMWB[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_MEMWB[9]~feeder .extended_lut = "off";
defparam \spc_MEMWB[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_MEMWB[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N28
dffeas \spc_MEMWB[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_MEMWB[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[9]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[9] .is_wysiwyg = "true";
defparam \spc_MEMWB[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N33
cyclonev_lcell_comb \mux_jal|output[9]~9 (
// Equation(s):
// \mux_jal|output[9]~9_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[9]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[9]) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!spc_MEMWB[9]),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[9]~9 .extended_lut = "off";
defparam \mux_jal|output[9]~9 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mux_jal|output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N50
dffeas \reg_file|registers[2][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][9] .is_wysiwyg = "true";
defparam \reg_file|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N18
cyclonev_lcell_comb \reg_file|registers[1][9]~feeder (
// Equation(s):
// \reg_file|registers[1][9]~feeder_combout  = ( \mux_jal|output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N20
dffeas \reg_file|registers[1][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][9] .is_wysiwyg = "true";
defparam \reg_file|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N56
dffeas \reg_file|registers[3][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][9] .is_wysiwyg = "true";
defparam \reg_file|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N23
dffeas \reg_file|registers[0][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][9] .is_wysiwyg = "true";
defparam \reg_file|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N54
cyclonev_lcell_comb \reg_file|Mux22~6 (
// Equation(s):
// \reg_file|Mux22~6_combout  = ( \reg_file|registers[3][9]~q  & ( \reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][9]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[2][9]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[3][9]~q  & ( \reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][9]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// (\reg_file|registers[2][9]~q ))) ) ) ) # ( \reg_file|registers[3][9]~q  & ( !\reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[1][9]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[2][9]~q 
// )) # (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[3][9]~q  & ( !\reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[1][9]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// (\reg_file|registers[2][9]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[2][9]~q ),
	.datad(!\reg_file|registers[1][9]~q ),
	.datae(!\reg_file|registers[3][9]~q ),
	.dataf(!\reg_file|registers[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~6 .extended_lut = "off";
defparam \reg_file|Mux22~6 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N32
dffeas \reg_file|registers[11][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][9] .is_wysiwyg = "true";
defparam \reg_file|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N39
cyclonev_lcell_comb \reg_file|registers[8][9]~feeder (
// Equation(s):
// \reg_file|registers[8][9]~feeder_combout  = \mux_jal|output[9]~9_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[9]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N40
dffeas \reg_file|registers[8][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][9] .is_wysiwyg = "true";
defparam \reg_file|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N50
dffeas \reg_file|registers[9][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][9] .is_wysiwyg = "true";
defparam \reg_file|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N7
dffeas \reg_file|registers[10][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][9] .is_wysiwyg = "true";
defparam \reg_file|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N33
cyclonev_lcell_comb \reg_file|Mux22~5 (
// Equation(s):
// \reg_file|Mux22~5_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[10][9]~q  & ( (!sinstruction_IFID[22] & ((\reg_file|registers[9][9]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[11][9]~q )) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|registers[10][9]~q  & ( (\reg_file|registers[8][9]~q ) # (sinstruction_IFID[22]) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[10][9]~q  & ( (!sinstruction_IFID[22] & ((\reg_file|registers[9][9]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[11][9]~q )) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|registers[10][9]~q  & ( (!sinstruction_IFID[22] & \reg_file|registers[8][9]~q ) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[11][9]~q ),
	.datac(!\reg_file|registers[8][9]~q ),
	.datad(!\reg_file|registers[9][9]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[10][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~5 .extended_lut = "off";
defparam \reg_file|Mux22~5 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \reg_file|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N2
dffeas \reg_file|registers[14][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][9] .is_wysiwyg = "true";
defparam \reg_file|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N11
dffeas \reg_file|registers[13][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][9] .is_wysiwyg = "true";
defparam \reg_file|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N44
dffeas \reg_file|registers[15][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][9] .is_wysiwyg = "true";
defparam \reg_file|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N10
dffeas \reg_file|registers[12][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][9] .is_wysiwyg = "true";
defparam \reg_file|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N42
cyclonev_lcell_comb \reg_file|Mux22~7 (
// Equation(s):
// \reg_file|Mux22~7_combout  = ( \reg_file|registers[15][9]~q  & ( \reg_file|registers[12][9]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[14][9]~q )))) # (sinstruction_IFID[21] & (((\reg_file|registers[13][9]~q )) # 
// (sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[15][9]~q  & ( \reg_file|registers[12][9]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[14][9]~q )))) # (sinstruction_IFID[21] & (!sinstruction_IFID[22] & 
// ((\reg_file|registers[13][9]~q )))) ) ) ) # ( \reg_file|registers[15][9]~q  & ( !\reg_file|registers[12][9]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[14][9]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[13][9]~q )) # (sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[15][9]~q  & ( !\reg_file|registers[12][9]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[14][9]~q ))) # (sinstruction_IFID[21] & 
// (!sinstruction_IFID[22] & ((\reg_file|registers[13][9]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[14][9]~q ),
	.datad(!\reg_file|registers[13][9]~q ),
	.datae(!\reg_file|registers[15][9]~q ),
	.dataf(!\reg_file|registers[12][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~7 .extended_lut = "off";
defparam \reg_file|Mux22~7 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N24
cyclonev_lcell_comb \reg_file|registers[4][9]~feeder (
// Equation(s):
// \reg_file|registers[4][9]~feeder_combout  = ( \mux_jal|output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N26
dffeas \reg_file|registers[4][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][9] .is_wysiwyg = "true";
defparam \reg_file|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N8
dffeas \reg_file|registers[5][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][9] .is_wysiwyg = "true";
defparam \reg_file|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N2
dffeas \reg_file|registers[6][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][9] .is_wysiwyg = "true";
defparam \reg_file|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y16_N17
dffeas \reg_file|registers[7][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][9] .is_wysiwyg = "true";
defparam \reg_file|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N0
cyclonev_lcell_comb \reg_file|Mux22~8 (
// Equation(s):
// \reg_file|Mux22~8_combout  = ( \reg_file|registers[6][9]~q  & ( \reg_file|registers[7][9]~q  & ( ((!sinstruction_IFID[21] & (\reg_file|registers[4][9]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][9]~q )))) # (sinstruction_IFID[22]) ) ) ) # ( 
// !\reg_file|registers[6][9]~q  & ( \reg_file|registers[7][9]~q  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22] & (\reg_file|registers[4][9]~q ))) # (sinstruction_IFID[21] & (((\reg_file|registers[5][9]~q )) # (sinstruction_IFID[22]))) ) ) ) # ( 
// \reg_file|registers[6][9]~q  & ( !\reg_file|registers[7][9]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[4][9]~q )) # (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (!sinstruction_IFID[22] & ((\reg_file|registers[5][9]~q )))) ) ) ) # ( 
// !\reg_file|registers[6][9]~q  & ( !\reg_file|registers[7][9]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[4][9]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][9]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[4][9]~q ),
	.datad(!\reg_file|registers[5][9]~q ),
	.datae(!\reg_file|registers[6][9]~q ),
	.dataf(!\reg_file|registers[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~8 .extended_lut = "off";
defparam \reg_file|Mux22~8 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_file|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N57
cyclonev_lcell_comb \reg_file|Mux22~9 (
// Equation(s):
// \reg_file|Mux22~9_combout  = ( \reg_file|Mux22~7_combout  & ( \reg_file|Mux22~8_combout  & ( ((!sinstruction_IFID[24] & (\reg_file|Mux22~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux22~5_combout )))) # (sinstruction_IFID[23]) ) ) ) # ( 
// !\reg_file|Mux22~7_combout  & ( \reg_file|Mux22~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux22~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux22~5_combout ))))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|Mux22~7_combout  & ( !\reg_file|Mux22~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux22~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux22~5_combout ))))) # 
// (sinstruction_IFID[23] & (((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|Mux22~7_combout  & ( !\reg_file|Mux22~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux22~6_combout )) # (sinstruction_IFID[24] & 
// ((\reg_file|Mux22~5_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|Mux22~6_combout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux22~5_combout ),
	.datae(!\reg_file|Mux22~7_combout ),
	.dataf(!\reg_file|Mux22~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~9 .extended_lut = "off";
defparam \reg_file|Mux22~9 .lut_mask = 64'h202A252F707A757F;
defparam \reg_file|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N56
dffeas \reg_file|registers[22][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][9] .is_wysiwyg = "true";
defparam \reg_file|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N49
dffeas \reg_file|registers[18][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][9] .is_wysiwyg = "true";
defparam \reg_file|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N25
dffeas \reg_file|registers[30][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][9] .is_wysiwyg = "true";
defparam \reg_file|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N43
dffeas \reg_file|registers[26][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][9] .is_wysiwyg = "true";
defparam \reg_file|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N24
cyclonev_lcell_comb \reg_file|Mux22~2 (
// Equation(s):
// \reg_file|Mux22~2_combout  = ( \reg_file|registers[30][9]~q  & ( \reg_file|registers[26][9]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[18][9]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][9]~q ))) # (sinstruction_IFID[24]) ) ) ) # 
// ( !\reg_file|registers[30][9]~q  & ( \reg_file|registers[26][9]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][9]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][9]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][9]~q  & ( !\reg_file|registers[26][9]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][9]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][9]~q 
// )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[30][9]~q  & ( !\reg_file|registers[26][9]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][9]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[22][9]~q )))) ) ) )

	.dataa(!\reg_file|registers[22][9]~q ),
	.datab(!\reg_file|registers[18][9]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[30][9]~q ),
	.dataf(!\reg_file|registers[26][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~2 .extended_lut = "off";
defparam \reg_file|Mux22~2 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y14_N59
dffeas \reg_file|registers[27][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][9] .is_wysiwyg = "true";
defparam \reg_file|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N0
cyclonev_lcell_comb \reg_file|registers[19][9]~feeder (
// Equation(s):
// \reg_file|registers[19][9]~feeder_combout  = ( \mux_jal|output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N2
dffeas \reg_file|registers[19][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][9] .is_wysiwyg = "true";
defparam \reg_file|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N42
cyclonev_lcell_comb \reg_file|registers[23][9]~feeder (
// Equation(s):
// \reg_file|registers[23][9]~feeder_combout  = \mux_jal|output[9]~9_combout 

	.dataa(!\mux_jal|output[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[23][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N43
dffeas \reg_file|registers[23][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][9] .is_wysiwyg = "true";
defparam \reg_file|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N50
dffeas \reg_file|registers[31][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][9] .is_wysiwyg = "true";
defparam \reg_file|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N51
cyclonev_lcell_comb \reg_file|Mux22~3 (
// Equation(s):
// \reg_file|Mux22~3_combout  = ( \reg_file|registers[23][9]~q  & ( \reg_file|registers[31][9]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][9]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][9]~q ))) # (sinstruction_IFID[23]) ) ) ) # 
// ( !\reg_file|registers[23][9]~q  & ( \reg_file|registers[31][9]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][9]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][9]~q )))) # (sinstruction_IFID[23] & 
// (((sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[23][9]~q  & ( !\reg_file|registers[31][9]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][9]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][9]~q 
// )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[23][9]~q  & ( !\reg_file|registers[31][9]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][9]~q ))) # (sinstruction_IFID[24] 
// & (\reg_file|registers[27][9]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[27][9]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[19][9]~q ),
	.datae(!\reg_file|registers[23][9]~q ),
	.dataf(!\reg_file|registers[31][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~3 .extended_lut = "off";
defparam \reg_file|Mux22~3 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_file|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N24
cyclonev_lcell_comb \reg_file|registers[28][9]~feeder (
// Equation(s):
// \reg_file|registers[28][9]~feeder_combout  = \mux_jal|output[9]~9_combout 

	.dataa(!\mux_jal|output[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[28][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[28][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[28][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[28][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N26
dffeas \reg_file|registers[28][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[28][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][9] .is_wysiwyg = "true";
defparam \reg_file|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N42
cyclonev_lcell_comb \reg_file|registers[20][9]~feeder (
// Equation(s):
// \reg_file|registers[20][9]~feeder_combout  = \mux_jal|output[9]~9_combout 

	.dataa(!\mux_jal|output[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[20][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[20][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[20][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[20][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N44
dffeas \reg_file|registers[20][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][9] .is_wysiwyg = "true";
defparam \reg_file|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N33
cyclonev_lcell_comb \reg_file|registers[16][9]~feeder (
// Equation(s):
// \reg_file|registers[16][9]~feeder_combout  = ( \mux_jal|output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N35
dffeas \reg_file|registers[16][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][9] .is_wysiwyg = "true";
defparam \reg_file|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N0
cyclonev_lcell_comb \reg_file|registers[24][9]~feeder (
// Equation(s):
// \reg_file|registers[24][9]~feeder_combout  = \mux_jal|output[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[9]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[24][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N2
dffeas \reg_file|registers[24][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][9] .is_wysiwyg = "true";
defparam \reg_file|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N6
cyclonev_lcell_comb \reg_file|Mux22~0 (
// Equation(s):
// \reg_file|Mux22~0_combout  = ( \reg_file|registers[16][9]~q  & ( \reg_file|registers[24][9]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[20][9]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][9]~q ))) ) ) ) 
// # ( !\reg_file|registers[16][9]~q  & ( \reg_file|registers[24][9]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][9]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[28][9]~q )))) ) ) ) # ( \reg_file|registers[16][9]~q  & ( !\reg_file|registers[24][9]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][9]~q 
// ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][9]~q )))) ) ) ) # ( !\reg_file|registers[16][9]~q  & ( !\reg_file|registers[24][9]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][9]~q ))) # 
// (sinstruction_IFID[24] & (\reg_file|registers[28][9]~q )))) ) ) )

	.dataa(!\reg_file|registers[28][9]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[20][9]~q ),
	.datae(!\reg_file|registers[16][9]~q ),
	.dataf(!\reg_file|registers[24][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~0 .extended_lut = "off";
defparam \reg_file|Mux22~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_file|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N36
cyclonev_lcell_comb \reg_file|registers[21][9]~feeder (
// Equation(s):
// \reg_file|registers[21][9]~feeder_combout  = \mux_jal|output[9]~9_combout 

	.dataa(!\mux_jal|output[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[21][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[21][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[21][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[21][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N38
dffeas \reg_file|registers[21][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][9] .is_wysiwyg = "true";
defparam \reg_file|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N48
cyclonev_lcell_comb \reg_file|registers[25][9]~feeder (
// Equation(s):
// \reg_file|registers[25][9]~feeder_combout  = ( \mux_jal|output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N49
dffeas \reg_file|registers[25][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][9] .is_wysiwyg = "true";
defparam \reg_file|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y12_N44
dffeas \reg_file|registers[29][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[9]~9_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][9] .is_wysiwyg = "true";
defparam \reg_file|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N30
cyclonev_lcell_comb \reg_file|registers[17][9]~feeder (
// Equation(s):
// \reg_file|registers[17][9]~feeder_combout  = ( \mux_jal|output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][9]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N31
dffeas \reg_file|registers[17][9] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][9] .is_wysiwyg = "true";
defparam \reg_file|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N18
cyclonev_lcell_comb \reg_file|Mux22~1 (
// Equation(s):
// \reg_file|Mux22~1_combout  = ( \reg_file|registers[29][9]~q  & ( \reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[21][9]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[25][9]~q ) # 
// (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[29][9]~q  & ( \reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[21][9]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & 
// \reg_file|registers[25][9]~q )))) ) ) ) # ( \reg_file|registers[29][9]~q  & ( !\reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[21][9]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[25][9]~q ) # (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[29][9]~q  & ( !\reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[21][9]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23] & \reg_file|registers[25][9]~q )))) ) ) )

	.dataa(!\reg_file|registers[21][9]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[25][9]~q ),
	.datae(!\reg_file|registers[29][9]~q ),
	.dataf(!\reg_file|registers[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~1 .extended_lut = "off";
defparam \reg_file|Mux22~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_file|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N54
cyclonev_lcell_comb \reg_file|Mux22~4 (
// Equation(s):
// \reg_file|Mux22~4_combout  = ( sinstruction_IFID[22] & ( \reg_file|Mux22~1_combout  & ( (!sinstruction_IFID[21] & (\reg_file|Mux22~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux22~3_combout ))) ) ) ) # ( !sinstruction_IFID[22] & ( 
// \reg_file|Mux22~1_combout  & ( (\reg_file|Mux22~0_combout ) # (sinstruction_IFID[21]) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|Mux22~1_combout  & ( (!sinstruction_IFID[21] & (\reg_file|Mux22~2_combout )) # (sinstruction_IFID[21] & 
// ((\reg_file|Mux22~3_combout ))) ) ) ) # ( !sinstruction_IFID[22] & ( !\reg_file|Mux22~1_combout  & ( (!sinstruction_IFID[21] & \reg_file|Mux22~0_combout ) ) ) )

	.dataa(!\reg_file|Mux22~2_combout ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux22~3_combout ),
	.datad(!\reg_file|Mux22~0_combout ),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~4 .extended_lut = "off";
defparam \reg_file|Mux22~4 .lut_mask = 64'h00CC474733FF4747;
defparam \reg_file|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N48
cyclonev_lcell_comb \reg_file|Mux22~10 (
// Equation(s):
// \reg_file|Mux22~10_combout  = ( \reg_file|Mux22~9_combout  & ( \reg_file|Mux22~4_combout  ) ) # ( !\reg_file|Mux22~9_combout  & ( \reg_file|Mux22~4_combout  & ( sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux22~9_combout  & ( !\reg_file|Mux22~4_combout  & ( 
// !sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux22~9_combout ),
	.dataf(!\reg_file|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~10 .extended_lut = "off";
defparam \reg_file|Mux22~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \reg_file|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N50
dffeas \sreaddata1_IDEX[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux22~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[9] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N34
dffeas \pc_mips|pc_output[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[9]~9_combout ),
	.asdata(sreaddata1_IDEX[9]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[9] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \pc_mips|pc_output [9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \pc_mips|pc_output [9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!\pc_mips|pc_output [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N26
dffeas \spc_IFID[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[10] .is_wysiwyg = "true";
defparam \spc_IFID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N35
dffeas \sinstruction_IFID[8] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[8] .is_wysiwyg = "true";
defparam \sinstruction_IFID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N54
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~33_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[10]))) ) + ( sinstruction_IFID[8] ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!\sjump_IDEX~q  & (\Add0~33_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[10]))) ) + ( sinstruction_IFID[8] ) + ( \Add1~30  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(!spc_IFID[10]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[8]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N14
dffeas \spc_IDEX[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[10] .is_wysiwyg = "true";
defparam \spc_IDEX[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \mux_jr|output[10]~10 (
// Equation(s):
// \mux_jr|output[10]~10_combout  = ( spc_IDEX[10] & ( \reset_stages~combout  & ( \Add1~33_sumout  ) ) ) # ( !spc_IDEX[10] & ( \reset_stages~combout  & ( \Add1~33_sumout  ) ) ) # ( spc_IDEX[10] & ( !\reset_stages~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~33_sumout ),
	.datad(gnd),
	.datae(!spc_IDEX[10]),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[10]~10 .extended_lut = "off";
defparam \mux_jr|output[10]~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mux_jr|output[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N5
dffeas \spc_EXMEM[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[10] .is_wysiwyg = "true";
defparam \spc_EXMEM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N58
dffeas \spc_MEMWB[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[10]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[10] .is_wysiwyg = "true";
defparam \spc_MEMWB[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N21
cyclonev_lcell_comb \mux_jal|output[10]~10 (
// Equation(s):
// \mux_jal|output[10]~10_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[10]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[10]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(!spc_MEMWB[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[10]~10 .extended_lut = "off";
defparam \mux_jal|output[10]~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mux_jal|output[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N23
dffeas \reg_file|registers[27][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][10] .is_wysiwyg = "true";
defparam \reg_file|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N54
cyclonev_lcell_comb \reg_file|registers[19][10]~feeder (
// Equation(s):
// \reg_file|registers[19][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N55
dffeas \reg_file|registers[19][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][10] .is_wysiwyg = "true";
defparam \reg_file|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N2
dffeas \reg_file|registers[31][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][10] .is_wysiwyg = "true";
defparam \reg_file|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N48
cyclonev_lcell_comb \reg_file|registers[23][10]~feeder (
// Equation(s):
// \reg_file|registers[23][10]~feeder_combout  = \mux_jal|output[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[10]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N50
dffeas \reg_file|registers[23][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][10] .is_wysiwyg = "true";
defparam \reg_file|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \reg_file|Mux21~3 (
// Equation(s):
// \reg_file|Mux21~3_combout  = ( \reg_file|registers[31][10]~q  & ( \reg_file|registers[23][10]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][10]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][10]~q ))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[31][10]~q  & ( \reg_file|registers[23][10]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][10]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][10]~q )))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][10]~q  & ( !\reg_file|registers[23][10]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][10]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][10]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[31][10]~q  & ( !\reg_file|registers[23][10]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[19][10]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][10]~q )))) ) ) )

	.dataa(!\reg_file|registers[27][10]~q ),
	.datab(!\reg_file|registers[19][10]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[31][10]~q ),
	.dataf(!\reg_file|registers[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~3 .extended_lut = "off";
defparam \reg_file|Mux21~3 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y19_N13
dffeas \reg_file|registers[28][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][10] .is_wysiwyg = "true";
defparam \reg_file|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N47
dffeas \reg_file|registers[24][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][10] .is_wysiwyg = "true";
defparam \reg_file|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N13
dffeas \reg_file|registers[20][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][10] .is_wysiwyg = "true";
defparam \reg_file|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N12
cyclonev_lcell_comb \reg_file|registers[16][10]~feeder (
// Equation(s):
// \reg_file|registers[16][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N13
dffeas \reg_file|registers[16][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][10] .is_wysiwyg = "true";
defparam \reg_file|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N12
cyclonev_lcell_comb \reg_file|Mux21~0 (
// Equation(s):
// \reg_file|Mux21~0_combout  = ( \reg_file|registers[20][10]~q  & ( \reg_file|registers[16][10]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[24][10]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[28][10]~q ))) ) 
// ) ) # ( !\reg_file|registers[20][10]~q  & ( \reg_file|registers[16][10]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[24][10]~q )))) # (sinstruction_IFID[23] & (\reg_file|registers[28][10]~q  & 
// (sinstruction_IFID[24]))) ) ) ) # ( \reg_file|registers[20][10]~q  & ( !\reg_file|registers[16][10]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[24][10]~q )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[28][10]~q ))) ) ) ) # ( !\reg_file|registers[20][10]~q  & ( !\reg_file|registers[16][10]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[24][10]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[28][10]~q )))) ) ) )

	.dataa(!\reg_file|registers[28][10]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[24][10]~q ),
	.datae(!\reg_file|registers[20][10]~q ),
	.dataf(!\reg_file|registers[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~0 .extended_lut = "off";
defparam \reg_file|Mux21~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_file|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N15
cyclonev_lcell_comb \reg_file|registers[18][10]~feeder (
// Equation(s):
// \reg_file|registers[18][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N17
dffeas \reg_file|registers[18][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][10] .is_wysiwyg = "true";
defparam \reg_file|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N32
dffeas \reg_file|registers[26][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][10] .is_wysiwyg = "true";
defparam \reg_file|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N2
dffeas \reg_file|registers[30][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][10] .is_wysiwyg = "true";
defparam \reg_file|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N20
dffeas \reg_file|registers[22][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][10] .is_wysiwyg = "true";
defparam \reg_file|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N27
cyclonev_lcell_comb \reg_file|Mux21~2 (
// Equation(s):
// \reg_file|Mux21~2_combout  = ( \reg_file|registers[30][10]~q  & ( \reg_file|registers[22][10]~q  & ( ((!sinstruction_IFID[24] & (\reg_file|registers[18][10]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[26][10]~q )))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[30][10]~q  & ( \reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[18][10]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[26][10]~q  & 
// !sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][10]~q  & ( !\reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][10]~q  & ((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23]) # 
// (\reg_file|registers[26][10]~q )))) ) ) ) # ( !\reg_file|registers[30][10]~q  & ( !\reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[18][10]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[26][10]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[18][10]~q ),
	.datac(!\reg_file|registers[26][10]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[30][10]~q ),
	.dataf(!\reg_file|registers[22][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~2 .extended_lut = "off";
defparam \reg_file|Mux21~2 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N36
cyclonev_lcell_comb \reg_file|registers[17][10]~feeder (
// Equation(s):
// \reg_file|registers[17][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N38
dffeas \reg_file|registers[17][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][10] .is_wysiwyg = "true";
defparam \reg_file|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N32
dffeas \reg_file|registers[21][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][10] .is_wysiwyg = "true";
defparam \reg_file|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N38
dffeas \reg_file|registers[29][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][10] .is_wysiwyg = "true";
defparam \reg_file|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N9
cyclonev_lcell_comb \reg_file|registers[25][10]~feeder (
// Equation(s):
// \reg_file|registers[25][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N11
dffeas \reg_file|registers[25][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][10] .is_wysiwyg = "true";
defparam \reg_file|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N39
cyclonev_lcell_comb \reg_file|Mux21~1 (
// Equation(s):
// \reg_file|Mux21~1_combout  = ( \reg_file|registers[29][10]~q  & ( \reg_file|registers[25][10]~q  & ( ((!sinstruction_IFID[23] & (\reg_file|registers[17][10]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[21][10]~q )))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[29][10]~q  & ( \reg_file|registers[25][10]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[17][10]~q ))) # (sinstruction_IFID[23] & (((\reg_file|registers[21][10]~q  & 
// !sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[29][10]~q  & ( !\reg_file|registers[25][10]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[17][10]~q  & ((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # 
// (\reg_file|registers[21][10]~q )))) ) ) ) # ( !\reg_file|registers[29][10]~q  & ( !\reg_file|registers[25][10]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[17][10]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[21][10]~q ))))) ) ) )

	.dataa(!\reg_file|registers[17][10]~q ),
	.datab(!\reg_file|registers[21][10]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[29][10]~q ),
	.dataf(!\reg_file|registers[25][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~1 .extended_lut = "off";
defparam \reg_file|Mux21~1 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N45
cyclonev_lcell_comb \reg_file|Mux21~4 (
// Equation(s):
// \reg_file|Mux21~4_combout  = ( \reg_file|Mux21~2_combout  & ( \reg_file|Mux21~1_combout  & ( (!sinstruction_IFID[21] & (((\reg_file|Mux21~0_combout )) # (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # 
// ((\reg_file|Mux21~3_combout )))) ) ) ) # ( !\reg_file|Mux21~2_combout  & ( \reg_file|Mux21~1_combout  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22] & ((\reg_file|Mux21~0_combout )))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # 
// ((\reg_file|Mux21~3_combout )))) ) ) ) # ( \reg_file|Mux21~2_combout  & ( !\reg_file|Mux21~1_combout  & ( (!sinstruction_IFID[21] & (((\reg_file|Mux21~0_combout )) # (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (sinstruction_IFID[22] & 
// (\reg_file|Mux21~3_combout ))) ) ) ) # ( !\reg_file|Mux21~2_combout  & ( !\reg_file|Mux21~1_combout  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22] & ((\reg_file|Mux21~0_combout )))) # (sinstruction_IFID[21] & (sinstruction_IFID[22] & 
// (\reg_file|Mux21~3_combout ))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux21~3_combout ),
	.datad(!\reg_file|Mux21~0_combout ),
	.datae(!\reg_file|Mux21~2_combout ),
	.dataf(!\reg_file|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~4 .extended_lut = "off";
defparam \reg_file|Mux21~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N35
dffeas \reg_file|registers[15][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][10] .is_wysiwyg = "true";
defparam \reg_file|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N38
dffeas \reg_file|registers[14][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][10] .is_wysiwyg = "true";
defparam \reg_file|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N9
cyclonev_lcell_comb \reg_file|registers[12][10]~feeder (
// Equation(s):
// \reg_file|registers[12][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N11
dffeas \reg_file|registers[12][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][10] .is_wysiwyg = "true";
defparam \reg_file|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N50
dffeas \reg_file|registers[13][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][10] .is_wysiwyg = "true";
defparam \reg_file|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N6
cyclonev_lcell_comb \reg_file|Mux21~7 (
// Equation(s):
// \reg_file|Mux21~7_combout  = ( \reg_file|registers[12][10]~q  & ( \reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[14][10]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][10]~q ))) ) 
// ) ) # ( !\reg_file|registers[12][10]~q  & ( \reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[14][10]~q  & sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[15][10]~q 
// ))) ) ) ) # ( \reg_file|registers[12][10]~q  & ( !\reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[14][10]~q )))) # (sinstruction_IFID[21] & (\reg_file|registers[15][10]~q  & 
// ((sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[12][10]~q  & ( !\reg_file|registers[13][10]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[14][10]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][10]~q 
// )))) ) ) )

	.dataa(!\reg_file|registers[15][10]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[14][10]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[12][10]~q ),
	.dataf(!\reg_file|registers[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~7 .extended_lut = "off";
defparam \reg_file|Mux21~7 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_file|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N50
dffeas \reg_file|registers[5][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][10] .is_wysiwyg = "true";
defparam \reg_file|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N8
dffeas \reg_file|registers[7][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][10] .is_wysiwyg = "true";
defparam \reg_file|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N32
dffeas \reg_file|registers[6][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][10] .is_wysiwyg = "true";
defparam \reg_file|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N47
dffeas \reg_file|registers[4][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][10] .is_wysiwyg = "true";
defparam \reg_file|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N30
cyclonev_lcell_comb \reg_file|Mux21~8 (
// Equation(s):
// \reg_file|Mux21~8_combout  = ( \reg_file|registers[6][10]~q  & ( \reg_file|registers[4][10]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][10]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][10]~q )))) ) ) ) 
// # ( !\reg_file|registers[6][10]~q  & ( \reg_file|registers[4][10]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][10]~q ))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21] & \reg_file|registers[7][10]~q )))) ) ) 
// ) # ( \reg_file|registers[6][10]~q  & ( !\reg_file|registers[4][10]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][10]~q  & (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[7][10]~q )))) ) ) 
// ) # ( !\reg_file|registers[6][10]~q  & ( !\reg_file|registers[4][10]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][10]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][10]~q ))))) ) ) )

	.dataa(!\reg_file|registers[5][10]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[7][10]~q ),
	.datae(!\reg_file|registers[6][10]~q ),
	.dataf(!\reg_file|registers[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~8 .extended_lut = "off";
defparam \reg_file|Mux21~8 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y17_N20
dffeas \reg_file|registers[3][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][10] .is_wysiwyg = "true";
defparam \reg_file|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N44
dffeas \reg_file|registers[1][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][10] .is_wysiwyg = "true";
defparam \reg_file|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N38
dffeas \reg_file|registers[2][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][10] .is_wysiwyg = "true";
defparam \reg_file|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N57
cyclonev_lcell_comb \reg_file|registers[0][10]~feeder (
// Equation(s):
// \reg_file|registers[0][10]~feeder_combout  = ( \mux_jal|output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][10]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N59
dffeas \reg_file|registers[0][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][10] .is_wysiwyg = "true";
defparam \reg_file|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N0
cyclonev_lcell_comb \reg_file|Mux21~6 (
// Equation(s):
// \reg_file|Mux21~6_combout  = ( \reg_file|registers[2][10]~q  & ( \reg_file|registers[0][10]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[1][10]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[3][10]~q ))) ) ) ) 
// # ( !\reg_file|registers[2][10]~q  & ( \reg_file|registers[0][10]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[1][10]~q )))) # (sinstruction_IFID[22] & (\reg_file|registers[3][10]~q  & ((sinstruction_IFID[21])))) ) ) 
// ) # ( \reg_file|registers[2][10]~q  & ( !\reg_file|registers[0][10]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[1][10]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[3][10]~q ))) ) 
// ) ) # ( !\reg_file|registers[2][10]~q  & ( !\reg_file|registers[0][10]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[1][10]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[3][10]~q )))) ) ) )

	.dataa(!\reg_file|registers[3][10]~q ),
	.datab(!\reg_file|registers[1][10]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[2][10]~q ),
	.dataf(!\reg_file|registers[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~6 .extended_lut = "off";
defparam \reg_file|Mux21~6 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N17
dffeas \reg_file|registers[9][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][10] .is_wysiwyg = "true";
defparam \reg_file|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N26
dffeas \reg_file|registers[11][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][10] .is_wysiwyg = "true";
defparam \reg_file|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N44
dffeas \reg_file|registers[10][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][10] .is_wysiwyg = "true";
defparam \reg_file|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N20
dffeas \reg_file|registers[8][10] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[10]~10_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][10] .is_wysiwyg = "true";
defparam \reg_file|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N30
cyclonev_lcell_comb \reg_file|Mux21~5 (
// Equation(s):
// \reg_file|Mux21~5_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[8][10]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[9][10]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[11][10]~q ))) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|registers[8][10]~q  & ( (!sinstruction_IFID[22]) # (\reg_file|registers[10][10]~q ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[8][10]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[9][10]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[11][10]~q ))) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|registers[8][10]~q  & ( (sinstruction_IFID[22] & \reg_file|registers[10][10]~q ) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[9][10]~q ),
	.datac(!\reg_file|registers[11][10]~q ),
	.datad(!\reg_file|registers[10][10]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~5 .extended_lut = "off";
defparam \reg_file|Mux21~5 .lut_mask = 64'h00552727AAFF2727;
defparam \reg_file|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N18
cyclonev_lcell_comb \reg_file|Mux21~9 (
// Equation(s):
// \reg_file|Mux21~9_combout  = ( \reg_file|Mux21~6_combout  & ( \reg_file|Mux21~5_combout  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|Mux21~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux21~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux21~6_combout  & ( \reg_file|Mux21~5_combout  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24])) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux21~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux21~7_combout 
// )))) ) ) ) # ( \reg_file|Mux21~6_combout  & ( !\reg_file|Mux21~5_combout  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24])) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux21~8_combout ))) # (sinstruction_IFID[24] & 
// (\reg_file|Mux21~7_combout )))) ) ) ) # ( !\reg_file|Mux21~6_combout  & ( !\reg_file|Mux21~5_combout  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux21~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux21~7_combout )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux21~7_combout ),
	.datad(!\reg_file|Mux21~8_combout ),
	.datae(!\reg_file|Mux21~6_combout ),
	.dataf(!\reg_file|Mux21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~9 .extended_lut = "off";
defparam \reg_file|Mux21~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N42
cyclonev_lcell_comb \reg_file|Mux21~10 (
// Equation(s):
// \reg_file|Mux21~10_combout  = ( \reg_file|Mux21~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux21~4_combout ) ) ) # ( !\reg_file|Mux21~9_combout  & ( (\reg_file|Mux21~4_combout  & sinstruction_IFID[25]) ) )

	.dataa(!\reg_file|Mux21~4_combout ),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~10 .extended_lut = "off";
defparam \reg_file|Mux21~10 .lut_mask = 64'h05050505F5F5F5F5;
defparam \reg_file|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N43
dffeas \sreaddata1_IDEX[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux21~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[10] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N37
dffeas \pc_mips|pc_output[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[10]~10_combout ),
	.asdata(sreaddata1_IDEX[10]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[10] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \pc_mips|pc_output [10] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \pc_mips|pc_output [10] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N5
dffeas \spc_IFID[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[11] .is_wysiwyg = "true";
defparam \spc_IFID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N10
dffeas \spc_IDEX[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[11] .is_wysiwyg = "true";
defparam \spc_IDEX[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N15
cyclonev_lcell_comb \sinstruction_IFID[9]~feeder (
// Equation(s):
// \sinstruction_IFID[9]~feeder_combout  = \rom|altsyncram_component|auto_generated|q_a [9]

	.dataa(!\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sinstruction_IFID[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sinstruction_IFID[9]~feeder .extended_lut = "off";
defparam \sinstruction_IFID[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \sinstruction_IFID[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N16
dffeas \sinstruction_IFID[9] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\sinstruction_IFID[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[9] .is_wysiwyg = "true";
defparam \sinstruction_IFID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N57
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~37_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[11]))) ) + ( sinstruction_IFID[9] ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( (!\sjump_IDEX~q  & (\Add0~37_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[11]))) ) + ( sinstruction_IFID[9] ) + ( \Add1~34  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~37_sumout ),
	.datad(!spc_IFID[11]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[9]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF0000000A5F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N21
cyclonev_lcell_comb \mux_jr|output[11]~11 (
// Equation(s):
// \mux_jr|output[11]~11_combout  = ( spc_IDEX[11] & ( \Add1~37_sumout  ) ) # ( !spc_IDEX[11] & ( \Add1~37_sumout  & ( \reset_stages~combout  ) ) ) # ( spc_IDEX[11] & ( !\Add1~37_sumout  & ( !\reset_stages~combout  ) ) )

	.dataa(gnd),
	.datab(!\reset_stages~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!spc_IDEX[11]),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[11]~11 .extended_lut = "off";
defparam \mux_jr|output[11]~11 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mux_jr|output[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N41
dffeas \spc_EXMEM[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[11] .is_wysiwyg = "true";
defparam \spc_EXMEM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y13_N7
dffeas \spc_MEMWB[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[11]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[11] .is_wysiwyg = "true";
defparam \spc_MEMWB[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N6
cyclonev_lcell_comb \mux_jal|output[11]~11 (
// Equation(s):
// \mux_jal|output[11]~11_combout  = ( spc_MEMWB[11] & ( \alu_main|Result [1] ) ) # ( !spc_MEMWB[11] & ( \alu_main|Result [1] & ( !\sjal_MEMWB~q  ) ) ) # ( spc_MEMWB[11] & ( !\alu_main|Result [1] & ( \sjal_MEMWB~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sjal_MEMWB~q ),
	.datae(!spc_MEMWB[11]),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[11]~11 .extended_lut = "off";
defparam \mux_jal|output[11]~11 .lut_mask = 64'h000000FFFF00FFFF;
defparam \mux_jal|output[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N52
dffeas \reg_file|registers[1][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][11] .is_wysiwyg = "true";
defparam \reg_file|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N20
dffeas \reg_file|registers[2][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][11] .is_wysiwyg = "true";
defparam \reg_file|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N13
dffeas \reg_file|registers[3][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][11] .is_wysiwyg = "true";
defparam \reg_file|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N9
cyclonev_lcell_comb \reg_file|registers[0][11]~feeder (
// Equation(s):
// \reg_file|registers[0][11]~feeder_combout  = \mux_jal|output[11]~11_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[11]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][11]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][11]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N10
dffeas \reg_file|registers[0][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][11] .is_wysiwyg = "true";
defparam \reg_file|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N12
cyclonev_lcell_comb \reg_file|Mux20~6 (
// Equation(s):
// \reg_file|Mux20~6_combout  = ( \reg_file|registers[3][11]~q  & ( \reg_file|registers[0][11]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[2][11]~q )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|registers[1][11]~q ))) ) ) ) # ( !\reg_file|registers[3][11]~q  & ( \reg_file|registers[0][11]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[2][11]~q )))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[1][11]~q  & ((!sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[3][11]~q  & ( !\reg_file|registers[0][11]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[2][11]~q  & sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])) # (\reg_file|registers[1][11]~q ))) ) ) ) # ( !\reg_file|registers[3][11]~q  & ( !\reg_file|registers[0][11]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[2][11]~q  & sinstruction_IFID[22])))) # (sinstruction_IFID[21] 
// & (\reg_file|registers[1][11]~q  & ((!sinstruction_IFID[22])))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[1][11]~q ),
	.datac(!\reg_file|registers[2][11]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[3][11]~q ),
	.dataf(!\reg_file|registers[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~6 .extended_lut = "off";
defparam \reg_file|Mux20~6 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_file|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N2
dffeas \reg_file|registers[5][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][11] .is_wysiwyg = "true";
defparam \reg_file|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N17
dffeas \reg_file|registers[4][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][11] .is_wysiwyg = "true";
defparam \reg_file|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N32
dffeas \reg_file|registers[6][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][11] .is_wysiwyg = "true";
defparam \reg_file|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N17
dffeas \reg_file|registers[7][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][11] .is_wysiwyg = "true";
defparam \reg_file|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N30
cyclonev_lcell_comb \reg_file|Mux20~8 (
// Equation(s):
// \reg_file|Mux20~8_combout  = ( \reg_file|registers[6][11]~q  & ( \reg_file|registers[7][11]~q  & ( ((!sinstruction_IFID[21] & ((\reg_file|registers[4][11]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][11]~q ))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[6][11]~q  & ( \reg_file|registers[7][11]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][11]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][11]~q )))) # (sinstruction_IFID[22] & 
// (((sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[6][11]~q  & ( !\reg_file|registers[7][11]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][11]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][11]~q 
// )))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[6][11]~q  & ( !\reg_file|registers[7][11]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][11]~q ))) # (sinstruction_IFID[21] 
// & (\reg_file|registers[5][11]~q )))) ) ) )

	.dataa(!\reg_file|registers[5][11]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[4][11]~q ),
	.datae(!\reg_file|registers[6][11]~q ),
	.dataf(!\reg_file|registers[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~8 .extended_lut = "off";
defparam \reg_file|Mux20~8 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_file|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N26
dffeas \reg_file|registers[15][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][11] .is_wysiwyg = "true";
defparam \reg_file|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N56
dffeas \reg_file|registers[14][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][11] .is_wysiwyg = "true";
defparam \reg_file|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N18
cyclonev_lcell_comb \reg_file|registers[13][11]~feeder (
// Equation(s):
// \reg_file|registers[13][11]~feeder_combout  = ( \mux_jal|output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][11]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N20
dffeas \reg_file|registers[13][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][11] .is_wysiwyg = "true";
defparam \reg_file|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N32
dffeas \reg_file|registers[12][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][11] .is_wysiwyg = "true";
defparam \reg_file|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N42
cyclonev_lcell_comb \reg_file|Mux20~7 (
// Equation(s):
// \reg_file|Mux20~7_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[12][11]~q  & ( (!sinstruction_IFID[22] & ((\reg_file|registers[13][11]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[15][11]~q )) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|registers[12][11]~q  & ( (!sinstruction_IFID[22]) # (\reg_file|registers[14][11]~q ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[12][11]~q  & ( (!sinstruction_IFID[22] & ((\reg_file|registers[13][11]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[15][11]~q )) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|registers[12][11]~q  & ( (sinstruction_IFID[22] & \reg_file|registers[14][11]~q ) ) ) )

	.dataa(!\reg_file|registers[15][11]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[14][11]~q ),
	.datad(!\reg_file|registers[13][11]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~7 .extended_lut = "off";
defparam \reg_file|Mux20~7 .lut_mask = 64'h030311DDCFCF11DD;
defparam \reg_file|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N20
dffeas \reg_file|registers[10][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][11] .is_wysiwyg = "true";
defparam \reg_file|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N14
dffeas \reg_file|registers[9][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][11] .is_wysiwyg = "true";
defparam \reg_file|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N38
dffeas \reg_file|registers[11][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][11] .is_wysiwyg = "true";
defparam \reg_file|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N15
cyclonev_lcell_comb \reg_file|registers[8][11]~feeder (
// Equation(s):
// \reg_file|registers[8][11]~feeder_combout  = ( \mux_jal|output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][11]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N16
dffeas \reg_file|registers[8][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][11] .is_wysiwyg = "true";
defparam \reg_file|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N39
cyclonev_lcell_comb \reg_file|Mux20~5 (
// Equation(s):
// \reg_file|Mux20~5_combout  = ( \reg_file|registers[11][11]~q  & ( \reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][11]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[9][11]~q )))) ) ) ) # ( !\reg_file|registers[11][11]~q  & ( \reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][11]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[9][11]~q  & !sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[11][11]~q  & ( !\reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][11]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] 
// & (((sinstruction_IFID[22]) # (\reg_file|registers[9][11]~q )))) ) ) ) # ( !\reg_file|registers[11][11]~q  & ( !\reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][11]~q  & ((sinstruction_IFID[22])))) # 
// (sinstruction_IFID[21] & (((\reg_file|registers[9][11]~q  & !sinstruction_IFID[22])))) ) ) )

	.dataa(!\reg_file|registers[10][11]~q ),
	.datab(!\reg_file|registers[9][11]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[11][11]~q ),
	.dataf(!\reg_file|registers[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~5 .extended_lut = "off";
defparam \reg_file|Mux20~5 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N45
cyclonev_lcell_comb \reg_file|Mux20~9 (
// Equation(s):
// \reg_file|Mux20~9_combout  = ( \reg_file|Mux20~7_combout  & ( \reg_file|Mux20~5_combout  & ( ((!sinstruction_IFID[23] & (\reg_file|Mux20~6_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux20~8_combout )))) # (sinstruction_IFID[24]) ) ) ) # ( 
// !\reg_file|Mux20~7_combout  & ( \reg_file|Mux20~5_combout  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|Mux20~6_combout ))) # (sinstruction_IFID[23] & (((\reg_file|Mux20~8_combout  & !sinstruction_IFID[24])))) ) ) ) # ( 
// \reg_file|Mux20~7_combout  & ( !\reg_file|Mux20~5_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux20~6_combout  & ((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|Mux20~8_combout )))) ) ) ) # ( 
// !\reg_file|Mux20~7_combout  & ( !\reg_file|Mux20~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|Mux20~6_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux20~8_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|Mux20~6_combout ),
	.datac(!\reg_file|Mux20~8_combout ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|Mux20~7_combout ),
	.dataf(!\reg_file|Mux20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~9 .extended_lut = "off";
defparam \reg_file|Mux20~9 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N3
cyclonev_lcell_comb \reg_file|registers[23][11]~feeder (
// Equation(s):
// \reg_file|registers[23][11]~feeder_combout  = ( \mux_jal|output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][11]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N5
dffeas \reg_file|registers[23][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][11] .is_wysiwyg = "true";
defparam \reg_file|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N41
dffeas \reg_file|registers[19][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][11] .is_wysiwyg = "true";
defparam \reg_file|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N1
dffeas \reg_file|registers[31][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][11] .is_wysiwyg = "true";
defparam \reg_file|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N37
dffeas \reg_file|registers[27][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][11] .is_wysiwyg = "true";
defparam \reg_file|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N0
cyclonev_lcell_comb \reg_file|Mux20~3 (
// Equation(s):
// \reg_file|Mux20~3_combout  = ( \reg_file|registers[31][11]~q  & ( \reg_file|registers[27][11]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[19][11]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][11]~q ))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[31][11]~q  & ( \reg_file|registers[27][11]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[19][11]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & (\reg_file|registers[23][11]~q ))) 
// ) ) ) # ( \reg_file|registers[31][11]~q  & ( !\reg_file|registers[27][11]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[19][11]~q )))) # (sinstruction_IFID[23] & (((\reg_file|registers[23][11]~q )) # 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[31][11]~q  & ( !\reg_file|registers[27][11]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][11]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][11]~q 
// )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[23][11]~q ),
	.datad(!\reg_file|registers[19][11]~q ),
	.datae(!\reg_file|registers[31][11]~q ),
	.dataf(!\reg_file|registers[27][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~3 .extended_lut = "off";
defparam \reg_file|Mux20~3 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N44
dffeas \reg_file|registers[29][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][11] .is_wysiwyg = "true";
defparam \reg_file|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N17
dffeas \reg_file|registers[25][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][11] .is_wysiwyg = "true";
defparam \reg_file|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N7
dffeas \reg_file|registers[21][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][11] .is_wysiwyg = "true";
defparam \reg_file|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N51
cyclonev_lcell_comb \reg_file|registers[17][11]~feeder (
// Equation(s):
// \reg_file|registers[17][11]~feeder_combout  = ( \mux_jal|output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][11]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N52
dffeas \reg_file|registers[17][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][11] .is_wysiwyg = "true";
defparam \reg_file|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N6
cyclonev_lcell_comb \reg_file|Mux20~1 (
// Equation(s):
// \reg_file|Mux20~1_combout  = ( \reg_file|registers[21][11]~q  & ( \reg_file|registers[17][11]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[25][11]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[29][11]~q ))) ) 
// ) ) # ( !\reg_file|registers[21][11]~q  & ( \reg_file|registers[17][11]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[25][11]~q )))) # (sinstruction_IFID[23] & (\reg_file|registers[29][11]~q  & 
// ((sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[21][11]~q  & ( !\reg_file|registers[17][11]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[25][11]~q  & sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[29][11]~q ))) ) ) ) # ( !\reg_file|registers[21][11]~q  & ( !\reg_file|registers[17][11]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[25][11]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[29][11]~q )))) ) ) )

	.dataa(!\reg_file|registers[29][11]~q ),
	.datab(!\reg_file|registers[25][11]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[21][11]~q ),
	.dataf(!\reg_file|registers[17][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~1 .extended_lut = "off";
defparam \reg_file|Mux20~1 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N26
dffeas \reg_file|registers[28][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][11] .is_wysiwyg = "true";
defparam \reg_file|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N0
cyclonev_lcell_comb \reg_file|registers[16][11]~feeder (
// Equation(s):
// \reg_file|registers[16][11]~feeder_combout  = ( \mux_jal|output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][11]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N1
dffeas \reg_file|registers[16][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][11] .is_wysiwyg = "true";
defparam \reg_file|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N14
dffeas \reg_file|registers[20][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][11] .is_wysiwyg = "true";
defparam \reg_file|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y14_N47
dffeas \reg_file|registers[24][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][11] .is_wysiwyg = "true";
defparam \reg_file|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N12
cyclonev_lcell_comb \reg_file|Mux20~0 (
// Equation(s):
// \reg_file|Mux20~0_combout  = ( \reg_file|registers[20][11]~q  & ( \reg_file|registers[24][11]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[16][11]~q ) # (sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[28][11]~q ))) ) ) ) # ( !\reg_file|registers[20][11]~q  & ( \reg_file|registers[24][11]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[16][11]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])) # (\reg_file|registers[28][11]~q ))) ) ) ) # ( \reg_file|registers[20][11]~q  & ( !\reg_file|registers[24][11]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[16][11]~q ) # (sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (\reg_file|registers[28][11]~q  & (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|registers[20][11]~q  & ( !\reg_file|registers[24][11]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[16][11]~q )))) 
// # (sinstruction_IFID[24] & (\reg_file|registers[28][11]~q  & (sinstruction_IFID[23]))) ) ) )

	.dataa(!\reg_file|registers[28][11]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[16][11]~q ),
	.datae(!\reg_file|registers[20][11]~q ),
	.dataf(!\reg_file|registers[24][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~0 .extended_lut = "off";
defparam \reg_file|Mux20~0 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N38
dffeas \reg_file|registers[22][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][11] .is_wysiwyg = "true";
defparam \reg_file|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N44
dffeas \reg_file|registers[26][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][11] .is_wysiwyg = "true";
defparam \reg_file|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N13
dffeas \reg_file|registers[30][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][11] .is_wysiwyg = "true";
defparam \reg_file|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N26
dffeas \reg_file|registers[18][11] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[11]~11_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][11] .is_wysiwyg = "true";
defparam \reg_file|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N12
cyclonev_lcell_comb \reg_file|Mux20~2 (
// Equation(s):
// \reg_file|Mux20~2_combout  = ( \reg_file|registers[30][11]~q  & ( \reg_file|registers[18][11]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[26][11]~q )))) # (sinstruction_IFID[23] & (((\reg_file|registers[22][11]~q )) 
// # (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[30][11]~q  & ( \reg_file|registers[18][11]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[26][11]~q )))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & 
// (\reg_file|registers[22][11]~q ))) ) ) ) # ( \reg_file|registers[30][11]~q  & ( !\reg_file|registers[18][11]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[26][11]~q )))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[22][11]~q )) # (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[30][11]~q  & ( !\reg_file|registers[18][11]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[26][11]~q )))) # 
// (sinstruction_IFID[23] & (!sinstruction_IFID[24] & (\reg_file|registers[22][11]~q ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[22][11]~q ),
	.datad(!\reg_file|registers[26][11]~q ),
	.datae(!\reg_file|registers[30][11]~q ),
	.dataf(!\reg_file|registers[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~2 .extended_lut = "off";
defparam \reg_file|Mux20~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N30
cyclonev_lcell_comb \reg_file|Mux20~4 (
// Equation(s):
// \reg_file|Mux20~4_combout  = ( \reg_file|Mux20~0_combout  & ( \reg_file|Mux20~2_combout  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|Mux20~1_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux20~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux20~0_combout  & ( \reg_file|Mux20~2_combout  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21] & \reg_file|Mux20~1_combout )))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|Mux20~3_combout ))) ) ) ) # ( 
// \reg_file|Mux20~0_combout  & ( !\reg_file|Mux20~2_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|Mux20~1_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux20~3_combout  & (sinstruction_IFID[21]))) ) ) ) # ( 
// !\reg_file|Mux20~0_combout  & ( !\reg_file|Mux20~2_combout  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux20~1_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux20~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux20~3_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|Mux20~1_combout ),
	.datae(!\reg_file|Mux20~0_combout ),
	.dataf(!\reg_file|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~4 .extended_lut = "off";
defparam \reg_file|Mux20~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_file|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N6
cyclonev_lcell_comb \reg_file|Mux20~10 (
// Equation(s):
// \reg_file|Mux20~10_combout  = ( \reg_file|Mux20~4_combout  & ( (\reg_file|Mux20~9_combout ) # (sinstruction_IFID[25]) ) ) # ( !\reg_file|Mux20~4_combout  & ( (!sinstruction_IFID[25] & \reg_file|Mux20~9_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[25]),
	.datac(gnd),
	.datad(!\reg_file|Mux20~9_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~10 .extended_lut = "off";
defparam \reg_file|Mux20~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \reg_file|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N7
dffeas \sreaddata1_IDEX[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux20~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[11] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N22
dffeas \pc_mips|pc_output[11] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[11]~11_combout ),
	.asdata(sreaddata1_IDEX[11]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[11] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \pc_mips|pc_output [11] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \pc_mips|pc_output [11] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_mips|pc_output [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N2
dffeas \sinstruction_IFID[10] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sinstruction_IFID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sinstruction_IFID[10] .is_wysiwyg = "true";
defparam \sinstruction_IFID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N56
dffeas \spc_IFID[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[12] .is_wysiwyg = "true";
defparam \spc_IFID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~41_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[12]))) ) + ( sinstruction_IFID[10] ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( (!\sjump_IDEX~q  & (\Add0~41_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[12]))) ) + ( sinstruction_IFID[10] ) + ( \Add1~38  ))

	.dataa(!sinstruction_IFID[10]),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~41_sumout ),
	.datad(!spc_IFID[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA00000C3F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N32
dffeas \spc_IDEX[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[12] .is_wysiwyg = "true";
defparam \spc_IDEX[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \mux_jr|output[12]~12 (
// Equation(s):
// \mux_jr|output[12]~12_combout  = ( spc_IDEX[12] & ( (!\reset_stages~combout ) # (\Add1~41_sumout ) ) ) # ( !spc_IDEX[12] & ( (\reset_stages~combout  & \Add1~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\reset_stages~combout ),
	.datac(!\Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IDEX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[12]~12 .extended_lut = "off";
defparam \mux_jr|output[12]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \mux_jr|output[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N20
dffeas \spc_EXMEM[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[12] .is_wysiwyg = "true";
defparam \spc_EXMEM[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N21
cyclonev_lcell_comb \spc_MEMWB[12]~feeder (
// Equation(s):
// \spc_MEMWB[12]~feeder_combout  = spc_EXMEM[12]

	.dataa(!spc_EXMEM[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_MEMWB[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_MEMWB[12]~feeder .extended_lut = "off";
defparam \spc_MEMWB[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \spc_MEMWB[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N23
dffeas \spc_MEMWB[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_MEMWB[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[12]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[12] .is_wysiwyg = "true";
defparam \spc_MEMWB[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N18
cyclonev_lcell_comb \mux_jal|output[12]~12 (
// Equation(s):
// \mux_jal|output[12]~12_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[12]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[12]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(gnd),
	.datad(!spc_MEMWB[12]),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[12]~12 .extended_lut = "off";
defparam \mux_jal|output[12]~12 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mux_jal|output[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N38
dffeas \reg_file|registers[15][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][12] .is_wysiwyg = "true";
defparam \reg_file|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N17
dffeas \reg_file|registers[13][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][12] .is_wysiwyg = "true";
defparam \reg_file|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N35
dffeas \reg_file|registers[14][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][12] .is_wysiwyg = "true";
defparam \reg_file|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N34
dffeas \reg_file|registers[12][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][12] .is_wysiwyg = "true";
defparam \reg_file|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N39
cyclonev_lcell_comb \reg_file|Mux19~7 (
// Equation(s):
// \reg_file|Mux19~7_combout  = ( \reg_file|registers[12][12]~q  & ( sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & ((\reg_file|registers[13][12]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[15][12]~q )) ) ) ) # ( !\reg_file|registers[12][12]~q 
//  & ( sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & ((\reg_file|registers[13][12]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[15][12]~q )) ) ) ) # ( \reg_file|registers[12][12]~q  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22]) # 
// (\reg_file|registers[14][12]~q ) ) ) ) # ( !\reg_file|registers[12][12]~q  & ( !sinstruction_IFID[21] & ( (sinstruction_IFID[22] & \reg_file|registers[14][12]~q ) ) ) )

	.dataa(!\reg_file|registers[15][12]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[13][12]~q ),
	.datad(!\reg_file|registers[14][12]~q ),
	.datae(!\reg_file|registers[12][12]~q ),
	.dataf(!sinstruction_IFID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~7 .extended_lut = "off";
defparam \reg_file|Mux19~7 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \reg_file|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N44
dffeas \reg_file|registers[5][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][12] .is_wysiwyg = "true";
defparam \reg_file|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N38
dffeas \reg_file|registers[6][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][12] .is_wysiwyg = "true";
defparam \reg_file|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N36
cyclonev_lcell_comb \reg_file|registers[4][12]~feeder (
// Equation(s):
// \reg_file|registers[4][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N38
dffeas \reg_file|registers[4][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][12] .is_wysiwyg = "true";
defparam \reg_file|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N8
dffeas \reg_file|registers[7][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][12] .is_wysiwyg = "true";
defparam \reg_file|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N15
cyclonev_lcell_comb \reg_file|Mux19~8 (
// Equation(s):
// \reg_file|Mux19~8_combout  = ( \reg_file|registers[4][12]~q  & ( \reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[6][12]~q )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|registers[5][12]~q ))) ) ) ) # ( !\reg_file|registers[4][12]~q  & ( \reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[6][12]~q )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|registers[5][12]~q ))) ) ) ) # ( \reg_file|registers[4][12]~q  & ( !\reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[6][12]~q )))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[5][12]~q  & (!sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[4][12]~q  & ( !\reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[6][12]~q )))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[5][12]~q  & (!sinstruction_IFID[22]))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[5][12]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[6][12]~q ),
	.datae(!\reg_file|registers[4][12]~q ),
	.dataf(!\reg_file|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~8 .extended_lut = "off";
defparam \reg_file|Mux19~8 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \reg_file|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N53
dffeas \reg_file|registers[10][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][12] .is_wysiwyg = "true";
defparam \reg_file|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N41
dffeas \reg_file|registers[8][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][12] .is_wysiwyg = "true";
defparam \reg_file|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N7
dffeas \reg_file|registers[11][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][12] .is_wysiwyg = "true";
defparam \reg_file|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N5
dffeas \reg_file|registers[9][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][12] .is_wysiwyg = "true";
defparam \reg_file|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N6
cyclonev_lcell_comb \reg_file|Mux19~5 (
// Equation(s):
// \reg_file|Mux19~5_combout  = ( \reg_file|registers[11][12]~q  & ( \reg_file|registers[9][12]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[8][12]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[10][12]~q ))) # (sinstruction_IFID[21]) ) ) ) 
// # ( !\reg_file|registers[11][12]~q  & ( \reg_file|registers[9][12]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][12]~q )) # (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & (\reg_file|registers[10][12]~q ))) ) ) 
// ) # ( \reg_file|registers[11][12]~q  & ( !\reg_file|registers[9][12]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21] & ((\reg_file|registers[8][12]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][12]~q )) # (sinstruction_IFID[21]))) 
// ) ) ) # ( !\reg_file|registers[11][12]~q  & ( !\reg_file|registers[9][12]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[8][12]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[10][12]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[10][12]~q ),
	.datad(!\reg_file|registers[8][12]~q ),
	.datae(!\reg_file|registers[11][12]~q ),
	.dataf(!\reg_file|registers[9][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~5 .extended_lut = "off";
defparam \reg_file|Mux19~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N42
cyclonev_lcell_comb \reg_file|registers[1][12]~feeder (
// Equation(s):
// \reg_file|registers[1][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N43
dffeas \reg_file|registers[1][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][12] .is_wysiwyg = "true";
defparam \reg_file|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N20
dffeas \reg_file|registers[0][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][12] .is_wysiwyg = "true";
defparam \reg_file|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N44
dffeas \reg_file|registers[3][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][12] .is_wysiwyg = "true";
defparam \reg_file|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N14
dffeas \reg_file|registers[2][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][12] .is_wysiwyg = "true";
defparam \reg_file|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N42
cyclonev_lcell_comb \reg_file|Mux19~6 (
// Equation(s):
// \reg_file|Mux19~6_combout  = ( \reg_file|registers[3][12]~q  & ( \reg_file|registers[2][12]~q  & ( ((!sinstruction_IFID[21] & ((\reg_file|registers[0][12]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][12]~q ))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[3][12]~q  & ( \reg_file|registers[2][12]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[0][12]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][12]~q )))) # (sinstruction_IFID[22] & 
// (!sinstruction_IFID[21])) ) ) ) # ( \reg_file|registers[3][12]~q  & ( !\reg_file|registers[2][12]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[0][12]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][12]~q )))) 
// # (sinstruction_IFID[22] & (sinstruction_IFID[21])) ) ) ) # ( !\reg_file|registers[3][12]~q  & ( !\reg_file|registers[2][12]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[0][12]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[1][12]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[1][12]~q ),
	.datad(!\reg_file|registers[0][12]~q ),
	.datae(!\reg_file|registers[3][12]~q ),
	.dataf(!\reg_file|registers[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~6 .extended_lut = "off";
defparam \reg_file|Mux19~6 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \reg_file|Mux19~9 (
// Equation(s):
// \reg_file|Mux19~9_combout  = ( \reg_file|Mux19~5_combout  & ( \reg_file|Mux19~6_combout  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|Mux19~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux19~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux19~5_combout  & ( \reg_file|Mux19~6_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux19~8_combout ))) # (sinstruction_IFID[24] & 
// (\reg_file|Mux19~7_combout )))) ) ) ) # ( \reg_file|Mux19~5_combout  & ( !\reg_file|Mux19~6_combout  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux19~8_combout ))) # 
// (sinstruction_IFID[24] & (\reg_file|Mux19~7_combout )))) ) ) ) # ( !\reg_file|Mux19~5_combout  & ( !\reg_file|Mux19~6_combout  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux19~8_combout ))) # (sinstruction_IFID[24] & 
// (\reg_file|Mux19~7_combout )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|Mux19~7_combout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux19~8_combout ),
	.datae(!\reg_file|Mux19~5_combout ),
	.dataf(!\reg_file|Mux19~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~9 .extended_lut = "off";
defparam \reg_file|Mux19~9 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_file|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N20
dffeas \reg_file|registers[30][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][12] .is_wysiwyg = "true";
defparam \reg_file|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N17
dffeas \reg_file|registers[22][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][12] .is_wysiwyg = "true";
defparam \reg_file|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N38
dffeas \reg_file|registers[26][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][12] .is_wysiwyg = "true";
defparam \reg_file|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N57
cyclonev_lcell_comb \reg_file|registers[18][12]~feeder (
// Equation(s):
// \reg_file|registers[18][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y18_N58
dffeas \reg_file|registers[18][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][12] .is_wysiwyg = "true";
defparam \reg_file|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N21
cyclonev_lcell_comb \reg_file|Mux19~2 (
// Equation(s):
// \reg_file|Mux19~2_combout  = ( \reg_file|registers[26][12]~q  & ( \reg_file|registers[18][12]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[22][12]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[30][12]~q ))) ) 
// ) ) # ( !\reg_file|registers[26][12]~q  & ( \reg_file|registers[18][12]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[22][12]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[30][12]~q  & 
// ((sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[26][12]~q  & ( !\reg_file|registers[18][12]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[22][12]~q  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[30][12]~q ))) ) ) ) # ( !\reg_file|registers[26][12]~q  & ( !\reg_file|registers[18][12]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[22][12]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[30][12]~q )))) ) ) )

	.dataa(!\reg_file|registers[30][12]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[22][12]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[26][12]~q ),
	.dataf(!\reg_file|registers[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~2 .extended_lut = "off";
defparam \reg_file|Mux19~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_file|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N32
dffeas \reg_file|registers[27][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][12] .is_wysiwyg = "true";
defparam \reg_file|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N6
cyclonev_lcell_comb \reg_file|registers[19][12]~feeder (
// Equation(s):
// \reg_file|registers[19][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N7
dffeas \reg_file|registers[19][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][12] .is_wysiwyg = "true";
defparam \reg_file|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N26
dffeas \reg_file|registers[31][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][12] .is_wysiwyg = "true";
defparam \reg_file|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N56
dffeas \reg_file|registers[23][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][12] .is_wysiwyg = "true";
defparam \reg_file|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \reg_file|Mux19~3 (
// Equation(s):
// \reg_file|Mux19~3_combout  = ( \reg_file|registers[31][12]~q  & ( \reg_file|registers[23][12]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][12]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][12]~q ))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[31][12]~q  & ( \reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][12]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][12]~q )))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][12]~q  & ( !\reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][12]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][12]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[31][12]~q  & ( !\reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[19][12]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][12]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[27][12]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[19][12]~q ),
	.datae(!\reg_file|registers[31][12]~q ),
	.dataf(!\reg_file|registers[23][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~3 .extended_lut = "off";
defparam \reg_file|Mux19~3 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N3
cyclonev_lcell_comb \reg_file|registers[25][12]~feeder (
// Equation(s):
// \reg_file|registers[25][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N5
dffeas \reg_file|registers[25][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][12] .is_wysiwyg = "true";
defparam \reg_file|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N42
cyclonev_lcell_comb \reg_file|registers[21][12]~feeder (
// Equation(s):
// \reg_file|registers[21][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[21][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[21][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[21][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[21][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y15_N44
dffeas \reg_file|registers[21][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[21][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][12] .is_wysiwyg = "true";
defparam \reg_file|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N56
dffeas \reg_file|registers[29][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][12] .is_wysiwyg = "true";
defparam \reg_file|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N9
cyclonev_lcell_comb \reg_file|registers[17][12]~feeder (
// Equation(s):
// \reg_file|registers[17][12]~feeder_combout  = ( \mux_jal|output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N10
dffeas \reg_file|registers[17][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][12] .is_wysiwyg = "true";
defparam \reg_file|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N12
cyclonev_lcell_comb \reg_file|Mux19~1 (
// Equation(s):
// \reg_file|Mux19~1_combout  = ( \reg_file|registers[29][12]~q  & ( \reg_file|registers[17][12]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[21][12]~q )))) # (sinstruction_IFID[24] & (((\reg_file|registers[25][12]~q )) 
// # (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|registers[29][12]~q  & ( \reg_file|registers[17][12]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[21][12]~q )))) # (sinstruction_IFID[24] & (!sinstruction_IFID[23] & 
// (\reg_file|registers[25][12]~q ))) ) ) ) # ( \reg_file|registers[29][12]~q  & ( !\reg_file|registers[17][12]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|registers[21][12]~q )))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[25][12]~q )) # (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|registers[29][12]~q  & ( !\reg_file|registers[17][12]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|registers[21][12]~q )))) # 
// (sinstruction_IFID[24] & (!sinstruction_IFID[23] & (\reg_file|registers[25][12]~q ))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[25][12]~q ),
	.datad(!\reg_file|registers[21][12]~q ),
	.datae(!\reg_file|registers[29][12]~q ),
	.dataf(!\reg_file|registers[17][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~1 .extended_lut = "off";
defparam \reg_file|Mux19~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N16
dffeas \reg_file|registers[16][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][12] .is_wysiwyg = "true";
defparam \reg_file|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N59
dffeas \reg_file|registers[28][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][12] .is_wysiwyg = "true";
defparam \reg_file|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N2
dffeas \reg_file|registers[20][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[12]~12_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][12] .is_wysiwyg = "true";
defparam \reg_file|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N36
cyclonev_lcell_comb \reg_file|registers[24][12]~feeder (
// Equation(s):
// \reg_file|registers[24][12]~feeder_combout  = \mux_jal|output[12]~12_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[12]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][12]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][12]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[24][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N38
dffeas \reg_file|registers[24][12] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][12] .is_wysiwyg = "true";
defparam \reg_file|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N3
cyclonev_lcell_comb \reg_file|Mux19~0 (
// Equation(s):
// \reg_file|Mux19~0_combout  = ( \reg_file|registers[20][12]~q  & ( \reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[16][12]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|registers[28][12]~q )))) ) ) ) # ( !\reg_file|registers[20][12]~q  & ( \reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[16][12]~q ))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[28][12]~q  & sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[20][12]~q  & ( !\reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[16][12]~q  & ((!sinstruction_IFID[24])))) # 
// (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[28][12]~q )))) ) ) ) # ( !\reg_file|registers[20][12]~q  & ( !\reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[16][12]~q  & 
// ((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((\reg_file|registers[28][12]~q  & sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[16][12]~q ),
	.datab(!\reg_file|registers[28][12]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[20][12]~q ),
	.dataf(!\reg_file|registers[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~0 .extended_lut = "off";
defparam \reg_file|Mux19~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \reg_file|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N18
cyclonev_lcell_comb \reg_file|Mux19~4 (
// Equation(s):
// \reg_file|Mux19~4_combout  = ( \reg_file|Mux19~1_combout  & ( \reg_file|Mux19~0_combout  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|Mux19~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux19~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux19~1_combout  & ( \reg_file|Mux19~0_combout  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux19~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux19~3_combout 
// ))))) ) ) ) # ( \reg_file|Mux19~1_combout  & ( !\reg_file|Mux19~0_combout  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux19~2_combout )) # (sinstruction_IFID[21] & 
// ((\reg_file|Mux19~3_combout ))))) ) ) ) # ( !\reg_file|Mux19~1_combout  & ( !\reg_file|Mux19~0_combout  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux19~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux19~3_combout ))))) ) ) 
// )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux19~2_combout ),
	.datad(!\reg_file|Mux19~3_combout ),
	.datae(!\reg_file|Mux19~1_combout ),
	.dataf(!\reg_file|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~4 .extended_lut = "off";
defparam \reg_file|Mux19~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N0
cyclonev_lcell_comb \reg_file|Mux19~10 (
// Equation(s):
// \reg_file|Mux19~10_combout  = ( \reg_file|Mux19~9_combout  & ( \reg_file|Mux19~4_combout  ) ) # ( !\reg_file|Mux19~9_combout  & ( \reg_file|Mux19~4_combout  & ( sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux19~9_combout  & ( !\reg_file|Mux19~4_combout  & ( 
// !sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux19~9_combout ),
	.dataf(!\reg_file|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~10 .extended_lut = "off";
defparam \reg_file|Mux19~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_file|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N1
dffeas \sreaddata1_IDEX[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux19~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[12] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N49
dffeas \pc_mips|pc_output[12] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[12]~12_combout ),
	.asdata(sreaddata1_IDEX[12]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[12] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \pc_mips|pc_output [12] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \pc_mips|pc_output [12] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\pc_mips|pc_output [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N32
dffeas \spc_IFID[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[13] .is_wysiwyg = "true";
defparam \spc_IFID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N51
cyclonev_lcell_comb \spc_IDEX[13]~feeder (
// Equation(s):
// \spc_IDEX[13]~feeder_combout  = ( spc_IFID[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IFID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[13]~feeder .extended_lut = "off";
defparam \spc_IDEX[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IDEX[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N53
dffeas \spc_IDEX[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[13] .is_wysiwyg = "true";
defparam \spc_IDEX[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( sinstruction_IFID[11] ) + ( (!\sjump_IDEX~q  & (\Add0~45_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[13]))) ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( sinstruction_IFID[11] ) + ( (!\sjump_IDEX~q  & (\Add0~45_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[13]))) ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~45_sumout ),
	.datad(!sinstruction_IFID[11]),
	.datae(gnd),
	.dataf(!spc_IFID[13]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N54
cyclonev_lcell_comb \mux_jr|output[13]~13 (
// Equation(s):
// \mux_jr|output[13]~13_combout  = ( \Add1~45_sumout  & ( (spc_IDEX[13]) # (\reset_stages~combout ) ) ) # ( !\Add1~45_sumout  & ( (!\reset_stages~combout  & spc_IDEX[13]) ) )

	.dataa(gnd),
	.datab(!\reset_stages~combout ),
	.datac(!spc_IDEX[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[13]~13 .extended_lut = "off";
defparam \mux_jr|output[13]~13 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mux_jr|output[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N59
dffeas \spc_EXMEM[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[13] .is_wysiwyg = "true";
defparam \spc_EXMEM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N14
dffeas \spc_MEMWB[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[13]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[13] .is_wysiwyg = "true";
defparam \spc_MEMWB[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N12
cyclonev_lcell_comb \mux_jal|output[13]~13 (
// Equation(s):
// \mux_jal|output[13]~13_combout  = ( \sjal_MEMWB~q  & ( \alu_main|Result [1] & ( spc_MEMWB[13] ) ) ) # ( !\sjal_MEMWB~q  & ( \alu_main|Result [1] ) ) # ( \sjal_MEMWB~q  & ( !\alu_main|Result [1] & ( spc_MEMWB[13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_MEMWB[13]),
	.datad(gnd),
	.datae(!\sjal_MEMWB~q ),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[13]~13 .extended_lut = "off";
defparam \mux_jal|output[13]~13 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mux_jal|output[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N50
dffeas \reg_file|registers[27][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][13] .is_wysiwyg = "true";
defparam \reg_file|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N1
dffeas \reg_file|registers[19][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][13] .is_wysiwyg = "true";
defparam \reg_file|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N32
dffeas \reg_file|registers[31][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][13] .is_wysiwyg = "true";
defparam \reg_file|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N2
dffeas \reg_file|registers[23][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][13] .is_wysiwyg = "true";
defparam \reg_file|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N30
cyclonev_lcell_comb \reg_file|Mux18~3 (
// Equation(s):
// \reg_file|Mux18~3_combout  = ( \reg_file|registers[31][13]~q  & ( \reg_file|registers[23][13]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][13]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][13]~q ))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[31][13]~q  & ( \reg_file|registers[23][13]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][13]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][13]~q )))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][13]~q  & ( !\reg_file|registers[23][13]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][13]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][13]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[31][13]~q  & ( !\reg_file|registers[23][13]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[19][13]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][13]~q )))) ) ) )

	.dataa(!\reg_file|registers[27][13]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[19][13]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[31][13]~q ),
	.dataf(!\reg_file|registers[23][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~3 .extended_lut = "off";
defparam \reg_file|Mux18~3 .lut_mask = 64'h0C440C773F443F77;
defparam \reg_file|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N25
dffeas \reg_file|registers[28][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][13] .is_wysiwyg = "true";
defparam \reg_file|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N27
cyclonev_lcell_comb \reg_file|registers[16][13]~feeder (
// Equation(s):
// \reg_file|registers[16][13]~feeder_combout  = ( \mux_jal|output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N28
dffeas \reg_file|registers[16][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][13] .is_wysiwyg = "true";
defparam \reg_file|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N25
dffeas \reg_file|registers[20][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][13] .is_wysiwyg = "true";
defparam \reg_file|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N18
cyclonev_lcell_comb \reg_file|registers[24][13]~feeder (
// Equation(s):
// \reg_file|registers[24][13]~feeder_combout  = ( \mux_jal|output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N20
dffeas \reg_file|registers[24][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][13] .is_wysiwyg = "true";
defparam \reg_file|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N24
cyclonev_lcell_comb \reg_file|Mux18~0 (
// Equation(s):
// \reg_file|Mux18~0_combout  = ( \reg_file|registers[20][13]~q  & ( \reg_file|registers[24][13]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][13]~q ) # (sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[28][13]~q ))) ) ) ) # ( !\reg_file|registers[20][13]~q  & ( \reg_file|registers[24][13]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][13]~q ) # (sinstruction_IFID[24])))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[28][13]~q  & (sinstruction_IFID[24]))) ) ) ) # ( \reg_file|registers[20][13]~q  & ( !\reg_file|registers[24][13]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|registers[16][13]~q )))) # (sinstruction_IFID[23] 
// & (((!sinstruction_IFID[24])) # (\reg_file|registers[28][13]~q ))) ) ) ) # ( !\reg_file|registers[20][13]~q  & ( !\reg_file|registers[24][13]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|registers[16][13]~q )))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[28][13]~q  & (sinstruction_IFID[24]))) ) ) )

	.dataa(!\reg_file|registers[28][13]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[16][13]~q ),
	.datae(!\reg_file|registers[20][13]~q ),
	.dataf(!\reg_file|registers[24][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~0 .extended_lut = "off";
defparam \reg_file|Mux18~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_file|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N8
dffeas \reg_file|registers[30][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][13] .is_wysiwyg = "true";
defparam \reg_file|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N2
dffeas \reg_file|registers[26][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][13] .is_wysiwyg = "true";
defparam \reg_file|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N56
dffeas \reg_file|registers[22][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][13] .is_wysiwyg = "true";
defparam \reg_file|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N46
dffeas \reg_file|registers[18][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][13] .is_wysiwyg = "true";
defparam \reg_file|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N54
cyclonev_lcell_comb \reg_file|Mux18~2 (
// Equation(s):
// \reg_file|Mux18~2_combout  = ( \reg_file|registers[22][13]~q  & ( \reg_file|registers[18][13]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[26][13]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][13]~q ))) ) 
// ) ) # ( !\reg_file|registers[22][13]~q  & ( \reg_file|registers[18][13]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[26][13]~q )))) # (sinstruction_IFID[23] & (\reg_file|registers[30][13]~q  & 
// ((sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[22][13]~q  & ( !\reg_file|registers[18][13]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[26][13]~q  & sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[30][13]~q ))) ) ) ) # ( !\reg_file|registers[22][13]~q  & ( !\reg_file|registers[18][13]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[26][13]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[30][13]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[30][13]~q ),
	.datac(!\reg_file|registers[26][13]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[22][13]~q ),
	.dataf(!\reg_file|registers[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~2 .extended_lut = "off";
defparam \reg_file|Mux18~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N34
dffeas \reg_file|registers[29][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][13] .is_wysiwyg = "true";
defparam \reg_file|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N20
dffeas \reg_file|registers[21][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][13] .is_wysiwyg = "true";
defparam \reg_file|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N20
dffeas \reg_file|registers[25][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][13] .is_wysiwyg = "true";
defparam \reg_file|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N6
cyclonev_lcell_comb \reg_file|registers[17][13]~feeder (
// Equation(s):
// \reg_file|registers[17][13]~feeder_combout  = ( \mux_jal|output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N8
dffeas \reg_file|registers[17][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][13] .is_wysiwyg = "true";
defparam \reg_file|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N21
cyclonev_lcell_comb \reg_file|Mux18~1 (
// Equation(s):
// \reg_file|Mux18~1_combout  = ( \reg_file|registers[25][13]~q  & ( \reg_file|registers[17][13]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[21][13]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[29][13]~q ))) ) 
// ) ) # ( !\reg_file|registers[25][13]~q  & ( \reg_file|registers[17][13]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[21][13]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[29][13]~q  & 
// (sinstruction_IFID[23]))) ) ) ) # ( \reg_file|registers[25][13]~q  & ( !\reg_file|registers[17][13]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[21][13]~q )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[29][13]~q ))) ) ) ) # ( !\reg_file|registers[25][13]~q  & ( !\reg_file|registers[17][13]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[21][13]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[29][13]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[29][13]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[21][13]~q ),
	.datae(!\reg_file|registers[25][13]~q ),
	.dataf(!\reg_file|registers[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~1 .extended_lut = "off";
defparam \reg_file|Mux18~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N18
cyclonev_lcell_comb \reg_file|Mux18~4 (
// Equation(s):
// \reg_file|Mux18~4_combout  = ( \reg_file|Mux18~2_combout  & ( \reg_file|Mux18~1_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux18~0_combout ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # 
// (\reg_file|Mux18~3_combout ))) ) ) ) # ( !\reg_file|Mux18~2_combout  & ( \reg_file|Mux18~1_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux18~0_combout ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|Mux18~3_combout  & 
// (sinstruction_IFID[21]))) ) ) ) # ( \reg_file|Mux18~2_combout  & ( !\reg_file|Mux18~1_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|Mux18~0_combout )))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # 
// (\reg_file|Mux18~3_combout ))) ) ) ) # ( !\reg_file|Mux18~2_combout  & ( !\reg_file|Mux18~1_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|Mux18~0_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux18~3_combout  & 
// (sinstruction_IFID[21]))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux18~3_combout ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|Mux18~0_combout ),
	.datae(!\reg_file|Mux18~2_combout ),
	.dataf(!\reg_file|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~4 .extended_lut = "off";
defparam \reg_file|Mux18~4 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg_file|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N44
dffeas \reg_file|registers[6][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][13] .is_wysiwyg = "true";
defparam \reg_file|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N33
cyclonev_lcell_comb \reg_file|registers[4][13]~feeder (
// Equation(s):
// \reg_file|registers[4][13]~feeder_combout  = ( \mux_jal|output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N35
dffeas \reg_file|registers[4][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][13] .is_wysiwyg = "true";
defparam \reg_file|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N17
dffeas \reg_file|registers[7][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][13] .is_wysiwyg = "true";
defparam \reg_file|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N9
cyclonev_lcell_comb \reg_file|registers[5][13]~feeder (
// Equation(s):
// \reg_file|registers[5][13]~feeder_combout  = \mux_jal|output[13]~13_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[13]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[5][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[5][13]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y13_N11
dffeas \reg_file|registers[5][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][13] .is_wysiwyg = "true";
defparam \reg_file|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N45
cyclonev_lcell_comb \reg_file|Mux18~8 (
// Equation(s):
// \reg_file|Mux18~8_combout  = ( \reg_file|registers[7][13]~q  & ( \reg_file|registers[5][13]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[4][13]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[6][13]~q ))) # (sinstruction_IFID[21]) ) ) ) # 
// ( !\reg_file|registers[7][13]~q  & ( \reg_file|registers[5][13]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[4][13]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[6][13]~q  & (!sinstruction_IFID[21]))) ) ) ) # 
// ( \reg_file|registers[7][13]~q  & ( !\reg_file|registers[5][13]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[4][13]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|registers[6][13]~q ))) ) ) ) 
// # ( !\reg_file|registers[7][13]~q  & ( !\reg_file|registers[5][13]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[4][13]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[6][13]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[6][13]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[4][13]~q ),
	.datae(!\reg_file|registers[7][13]~q ),
	.dataf(!\reg_file|registers[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~8 .extended_lut = "off";
defparam \reg_file|Mux18~8 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N32
dffeas \reg_file|registers[1][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][13] .is_wysiwyg = "true";
defparam \reg_file|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N38
dffeas \reg_file|registers[2][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][13] .is_wysiwyg = "true";
defparam \reg_file|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N0
cyclonev_lcell_comb \reg_file|registers[0][13]~feeder (
// Equation(s):
// \reg_file|registers[0][13]~feeder_combout  = ( \mux_jal|output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N1
dffeas \reg_file|registers[0][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][13] .is_wysiwyg = "true";
defparam \reg_file|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N11
dffeas \reg_file|registers[3][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][13] .is_wysiwyg = "true";
defparam \reg_file|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N15
cyclonev_lcell_comb \reg_file|Mux18~6 (
// Equation(s):
// \reg_file|Mux18~6_combout  = ( \reg_file|registers[0][13]~q  & ( \reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][13]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[2][13]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[0][13]~q  & ( \reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|registers[1][13]~q ))) # (sinstruction_IFID[22] & (((\reg_file|registers[2][13]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( \reg_file|registers[0][13]~q  & ( !\reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][13]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// ((\reg_file|registers[2][13]~q )))) ) ) ) # ( !\reg_file|registers[0][13]~q  & ( !\reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|registers[1][13]~q ))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// ((\reg_file|registers[2][13]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[1][13]~q ),
	.datad(!\reg_file|registers[2][13]~q ),
	.datae(!\reg_file|registers[0][13]~q ),
	.dataf(!\reg_file|registers[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~6 .extended_lut = "off";
defparam \reg_file|Mux18~6 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_file|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N14
dffeas \reg_file|registers[15][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][13] .is_wysiwyg = "true";
defparam \reg_file|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N35
dffeas \reg_file|registers[14][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][13] .is_wysiwyg = "true";
defparam \reg_file|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N2
dffeas \reg_file|registers[13][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][13] .is_wysiwyg = "true";
defparam \reg_file|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N33
cyclonev_lcell_comb \reg_file|registers[12][13]~feeder (
// Equation(s):
// \reg_file|registers[12][13]~feeder_combout  = \mux_jal|output[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[13]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N35
dffeas \reg_file|registers[12][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][13] .is_wysiwyg = "true";
defparam \reg_file|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N6
cyclonev_lcell_comb \reg_file|Mux18~7 (
// Equation(s):
// \reg_file|Mux18~7_combout  = ( \reg_file|registers[13][13]~q  & ( \reg_file|registers[12][13]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[14][13]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][13]~q ))) ) 
// ) ) # ( !\reg_file|registers[13][13]~q  & ( \reg_file|registers[12][13]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[14][13]~q )))) # (sinstruction_IFID[21] & (\reg_file|registers[15][13]~q  & 
// ((sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[13][13]~q  & ( !\reg_file|registers[12][13]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[14][13]~q  & sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # 
// (\reg_file|registers[15][13]~q ))) ) ) ) # ( !\reg_file|registers[13][13]~q  & ( !\reg_file|registers[12][13]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[14][13]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[15][13]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[15][13]~q ),
	.datac(!\reg_file|registers[14][13]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[13][13]~q ),
	.dataf(!\reg_file|registers[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~7 .extended_lut = "off";
defparam \reg_file|Mux18~7 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N31
dffeas \reg_file|registers[10][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][13] .is_wysiwyg = "true";
defparam \reg_file|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N44
dffeas \reg_file|registers[11][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][13] .is_wysiwyg = "true";
defparam \reg_file|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N38
dffeas \reg_file|registers[9][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[13]~13_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][13] .is_wysiwyg = "true";
defparam \reg_file|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N6
cyclonev_lcell_comb \reg_file|registers[8][13]~feeder (
// Equation(s):
// \reg_file|registers[8][13]~feeder_combout  = ( \mux_jal|output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][13]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N8
dffeas \reg_file|registers[8][13] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][13] .is_wysiwyg = "true";
defparam \reg_file|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N48
cyclonev_lcell_comb \reg_file|Mux18~5 (
// Equation(s):
// \reg_file|Mux18~5_combout  = ( \reg_file|registers[9][13]~q  & ( \reg_file|registers[8][13]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][13]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][13]~q )))) ) ) 
// ) # ( !\reg_file|registers[9][13]~q  & ( \reg_file|registers[8][13]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][13]~q ))) # (sinstruction_IFID[21] & (((\reg_file|registers[11][13]~q  & sinstruction_IFID[22])))) 
// ) ) ) # ( \reg_file|registers[9][13]~q  & ( !\reg_file|registers[8][13]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][13]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[11][13]~q 
// )))) ) ) ) # ( !\reg_file|registers[9][13]~q  & ( !\reg_file|registers[8][13]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][13]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][13]~q ))))) ) ) )

	.dataa(!\reg_file|registers[10][13]~q ),
	.datab(!\reg_file|registers[11][13]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[9][13]~q ),
	.dataf(!\reg_file|registers[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~5 .extended_lut = "off";
defparam \reg_file|Mux18~5 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N48
cyclonev_lcell_comb \reg_file|Mux18~9 (
// Equation(s):
// \reg_file|Mux18~9_combout  = ( \reg_file|Mux18~7_combout  & ( \reg_file|Mux18~5_combout  & ( ((!sinstruction_IFID[23] & ((\reg_file|Mux18~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux18~8_combout ))) # (sinstruction_IFID[24]) ) ) ) # ( 
// !\reg_file|Mux18~7_combout  & ( \reg_file|Mux18~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux18~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux18~8_combout )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|Mux18~7_combout  & ( !\reg_file|Mux18~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux18~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux18~8_combout )))) # 
// (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|Mux18~7_combout  & ( !\reg_file|Mux18~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux18~6_combout ))) # (sinstruction_IFID[23] & 
// (\reg_file|Mux18~8_combout )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|Mux18~8_combout ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|Mux18~6_combout ),
	.datae(!\reg_file|Mux18~7_combout ),
	.dataf(!\reg_file|Mux18~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~9 .extended_lut = "off";
defparam \reg_file|Mux18~9 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N48
cyclonev_lcell_comb \reg_file|Mux18~10 (
// Equation(s):
// \reg_file|Mux18~10_combout  = ( \reg_file|Mux18~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux18~4_combout ) ) ) # ( !\reg_file|Mux18~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux18~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux18~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~10 .extended_lut = "off";
defparam \reg_file|Mux18~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N49
dffeas \sreaddata1_IDEX[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux18~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[13] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N55
dffeas \pc_mips|pc_output[13] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[13]~13_combout ),
	.asdata(sreaddata1_IDEX[13]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[13] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \pc_mips|pc_output [13] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \pc_mips|pc_output [13] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!\pc_mips|pc_output [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N21
cyclonev_lcell_comb \spc_IFID[14]~feeder (
// Equation(s):
// \spc_IFID[14]~feeder_combout  = ( \Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IFID[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IFID[14]~feeder .extended_lut = "off";
defparam \spc_IFID[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IFID[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N23
dffeas \spc_IFID[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IFID[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[14] .is_wysiwyg = "true";
defparam \spc_IFID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N20
dffeas \spc_IDEX[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[14] .is_wysiwyg = "true";
defparam \spc_IDEX[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~49_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[14]))) ) + ( sinstruction_IFID[12] ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( (!\sjump_IDEX~q  & (\Add0~49_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[14]))) ) + ( sinstruction_IFID[12] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~49_sumout ),
	.datad(!spc_IFID[14]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[12]),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF0000000C3F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N39
cyclonev_lcell_comb \mux_jr|output[14]~14 (
// Equation(s):
// \mux_jr|output[14]~14_combout  = ( \Add1~49_sumout  & ( (spc_IDEX[14]) # (\reset_stages~combout ) ) ) # ( !\Add1~49_sumout  & ( (!\reset_stages~combout  & spc_IDEX[14]) ) )

	.dataa(gnd),
	.datab(!\reset_stages~combout ),
	.datac(!spc_IDEX[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[14]~14 .extended_lut = "off";
defparam \mux_jr|output[14]~14 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mux_jr|output[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N36
cyclonev_lcell_comb \spc_EXMEM[14]~feeder (
// Equation(s):
// \spc_EXMEM[14]~feeder_combout  = ( spc_IDEX[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IDEX[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_EXMEM[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_EXMEM[14]~feeder .extended_lut = "off";
defparam \spc_EXMEM[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_EXMEM[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N38
dffeas \spc_EXMEM[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_EXMEM[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[14] .is_wysiwyg = "true";
defparam \spc_EXMEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N41
dffeas \spc_MEMWB[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[14]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[14] .is_wysiwyg = "true";
defparam \spc_MEMWB[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N51
cyclonev_lcell_comb \mux_jal|output[14]~14 (
// Equation(s):
// \mux_jal|output[14]~14_combout  = ( \sjal_MEMWB~q  & ( spc_MEMWB[14] ) ) # ( !\sjal_MEMWB~q  & ( \alu_main|Result [1] ) )

	.dataa(gnd),
	.datab(!\alu_main|Result [1]),
	.datac(!spc_MEMWB[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sjal_MEMWB~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[14]~14 .extended_lut = "off";
defparam \mux_jal|output[14]~14 .lut_mask = 64'h333333330F0F0F0F;
defparam \mux_jal|output[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N2
dffeas \reg_file|registers[6][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][14] .is_wysiwyg = "true";
defparam \reg_file|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N55
dffeas \reg_file|registers[5][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][14] .is_wysiwyg = "true";
defparam \reg_file|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N18
cyclonev_lcell_comb \reg_file|registers[4][14]~feeder (
// Equation(s):
// \reg_file|registers[4][14]~feeder_combout  = \mux_jal|output[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[14]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N20
dffeas \reg_file|registers[4][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][14] .is_wysiwyg = "true";
defparam \reg_file|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N24
cyclonev_lcell_comb \reg_file|registers[7][14]~feeder (
// Equation(s):
// \reg_file|registers[7][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N26
dffeas \reg_file|registers[7][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][14] .is_wysiwyg = "true";
defparam \reg_file|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N48
cyclonev_lcell_comb \reg_file|Mux17~8 (
// Equation(s):
// \reg_file|Mux17~8_combout  = ( \reg_file|registers[4][14]~q  & ( \reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[6][14]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[5][14]~q )))) ) ) ) # ( !\reg_file|registers[4][14]~q  & ( \reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[6][14]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[5][14]~q )))) ) ) ) # ( \reg_file|registers[4][14]~q  & ( !\reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[6][14]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[5][14]~q  & !sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[4][14]~q  & ( !\reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[6][14]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[5][14]~q  & !sinstruction_IFID[22])))) ) ) )

	.dataa(!\reg_file|registers[6][14]~q ),
	.datab(!\reg_file|registers[5][14]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[4][14]~q ),
	.dataf(!\reg_file|registers[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~8 .extended_lut = "off";
defparam \reg_file|Mux17~8 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N43
dffeas \reg_file|registers[14][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][14] .is_wysiwyg = "true";
defparam \reg_file|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N51
cyclonev_lcell_comb \reg_file|registers[13][14]~feeder (
// Equation(s):
// \reg_file|registers[13][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N52
dffeas \reg_file|registers[13][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][14] .is_wysiwyg = "true";
defparam \reg_file|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N34
dffeas \reg_file|registers[12][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][14] .is_wysiwyg = "true";
defparam \reg_file|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N14
dffeas \reg_file|registers[15][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][14] .is_wysiwyg = "true";
defparam \reg_file|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N15
cyclonev_lcell_comb \reg_file|Mux17~7 (
// Equation(s):
// \reg_file|Mux17~7_combout  = ( \reg_file|registers[12][14]~q  & ( \reg_file|registers[15][14]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[13][14]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[14][14]~q ))) ) ) ) # ( !\reg_file|registers[12][14]~q  & ( \reg_file|registers[15][14]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[13][14]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (((sinstruction_IFID[21])) # (\reg_file|registers[14][14]~q ))) ) ) ) # ( \reg_file|registers[12][14]~q  & ( !\reg_file|registers[15][14]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[13][14]~q )))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[14][14]~q  & ((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[12][14]~q  & ( !\reg_file|registers[15][14]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[13][14]~q  & 
// sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[14][14]~q  & ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|registers[14][14]~q ),
	.datab(!\reg_file|registers[13][14]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[12][14]~q ),
	.dataf(!\reg_file|registers[15][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~7 .extended_lut = "off";
defparam \reg_file|Mux17~7 .lut_mask = 64'h0530F530053FF53F;
defparam \reg_file|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y20_N14
dffeas \reg_file|registers[10][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][14] .is_wysiwyg = "true";
defparam \reg_file|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N31
dffeas \reg_file|registers[9][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][14] .is_wysiwyg = "true";
defparam \reg_file|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N5
dffeas \reg_file|registers[11][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][14] .is_wysiwyg = "true";
defparam \reg_file|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N38
dffeas \reg_file|registers[8][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][14] .is_wysiwyg = "true";
defparam \reg_file|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N33
cyclonev_lcell_comb \reg_file|Mux17~5 (
// Equation(s):
// \reg_file|Mux17~5_combout  = ( \reg_file|registers[11][14]~q  & ( \reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[10][14]~q )))) # (sinstruction_IFID[21] & (((\reg_file|registers[9][14]~q )) # 
// (sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[11][14]~q  & ( \reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[10][14]~q )))) # (sinstruction_IFID[21] & (!sinstruction_IFID[22] & 
// ((\reg_file|registers[9][14]~q )))) ) ) ) # ( \reg_file|registers[11][14]~q  & ( !\reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[10][14]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[9][14]~q )) # (sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[11][14]~q  & ( !\reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[10][14]~q ))) # (sinstruction_IFID[21] 
// & (!sinstruction_IFID[22] & ((\reg_file|registers[9][14]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[10][14]~q ),
	.datad(!\reg_file|registers[9][14]~q ),
	.datae(!\reg_file|registers[11][14]~q ),
	.dataf(!\reg_file|registers[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~5 .extended_lut = "off";
defparam \reg_file|Mux17~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N8
dffeas \reg_file|registers[3][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][14] .is_wysiwyg = "true";
defparam \reg_file|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N38
dffeas \reg_file|registers[2][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][14] .is_wysiwyg = "true";
defparam \reg_file|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N36
cyclonev_lcell_comb \reg_file|registers[1][14]~feeder (
// Equation(s):
// \reg_file|registers[1][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N37
dffeas \reg_file|registers[1][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][14] .is_wysiwyg = "true";
defparam \reg_file|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N54
cyclonev_lcell_comb \reg_file|registers[0][14]~feeder (
// Equation(s):
// \reg_file|registers[0][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N56
dffeas \reg_file|registers[0][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][14] .is_wysiwyg = "true";
defparam \reg_file|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N3
cyclonev_lcell_comb \reg_file|Mux17~6 (
// Equation(s):
// \reg_file|Mux17~6_combout  = ( \reg_file|registers[1][14]~q  & ( \reg_file|registers[0][14]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][14]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][14]~q ))) ) ) ) 
// # ( !\reg_file|registers[1][14]~q  & ( \reg_file|registers[0][14]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][14]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][14]~q )))) ) ) ) # ( \reg_file|registers[1][14]~q  & ( !\reg_file|registers[0][14]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][14]~q 
// ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][14]~q )))) ) ) ) # ( !\reg_file|registers[1][14]~q  & ( !\reg_file|registers[0][14]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][14]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[3][14]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[3][14]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[2][14]~q ),
	.datae(!\reg_file|registers[1][14]~q ),
	.dataf(!\reg_file|registers[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~6 .extended_lut = "off";
defparam \reg_file|Mux17~6 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_file|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N36
cyclonev_lcell_comb \reg_file|Mux17~9 (
// Equation(s):
// \reg_file|Mux17~9_combout  = ( \reg_file|Mux17~5_combout  & ( \reg_file|Mux17~6_combout  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|Mux17~8_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux17~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux17~5_combout  & ( \reg_file|Mux17~6_combout  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24])) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux17~8_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux17~7_combout 
// ))))) ) ) ) # ( \reg_file|Mux17~5_combout  & ( !\reg_file|Mux17~6_combout  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24])) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux17~8_combout )) # (sinstruction_IFID[24] & 
// ((\reg_file|Mux17~7_combout ))))) ) ) ) # ( !\reg_file|Mux17~5_combout  & ( !\reg_file|Mux17~6_combout  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux17~8_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux17~7_combout ))))) ) ) 
// )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux17~8_combout ),
	.datad(!\reg_file|Mux17~7_combout ),
	.datae(!\reg_file|Mux17~5_combout ),
	.dataf(!\reg_file|Mux17~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~9 .extended_lut = "off";
defparam \reg_file|Mux17~9 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N51
cyclonev_lcell_comb \reg_file|registers[22][14]~feeder (
// Equation(s):
// \reg_file|registers[22][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y16_N53
dffeas \reg_file|registers[22][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][14] .is_wysiwyg = "true";
defparam \reg_file|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N21
cyclonev_lcell_comb \reg_file|registers[18][14]~feeder (
// Equation(s):
// \reg_file|registers[18][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y20_N23
dffeas \reg_file|registers[18][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][14] .is_wysiwyg = "true";
defparam \reg_file|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N32
dffeas \reg_file|registers[26][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][14] .is_wysiwyg = "true";
defparam \reg_file|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N14
dffeas \reg_file|registers[30][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][14] .is_wysiwyg = "true";
defparam \reg_file|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N0
cyclonev_lcell_comb \reg_file|Mux17~2 (
// Equation(s):
// \reg_file|Mux17~2_combout  = ( sinstruction_IFID[23] & ( \reg_file|registers[30][14]~q  & ( (sinstruction_IFID[24]) # (\reg_file|registers[22][14]~q ) ) ) ) # ( !sinstruction_IFID[23] & ( \reg_file|registers[30][14]~q  & ( (!sinstruction_IFID[24] & 
// (\reg_file|registers[18][14]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[26][14]~q ))) ) ) ) # ( sinstruction_IFID[23] & ( !\reg_file|registers[30][14]~q  & ( (\reg_file|registers[22][14]~q  & !sinstruction_IFID[24]) ) ) ) # ( 
// !sinstruction_IFID[23] & ( !\reg_file|registers[30][14]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][14]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[26][14]~q ))) ) ) )

	.dataa(!\reg_file|registers[22][14]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[18][14]~q ),
	.datad(!\reg_file|registers[26][14]~q ),
	.datae(!sinstruction_IFID[23]),
	.dataf(!\reg_file|registers[30][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~2 .extended_lut = "off";
defparam \reg_file|Mux17~2 .lut_mask = 64'h0C3F44440C3F7777;
defparam \reg_file|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N49
dffeas \reg_file|registers[24][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][14] .is_wysiwyg = "true";
defparam \reg_file|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N50
dffeas \reg_file|registers[28][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][14] .is_wysiwyg = "true";
defparam \reg_file|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N8
dffeas \reg_file|registers[20][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][14] .is_wysiwyg = "true";
defparam \reg_file|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N24
cyclonev_lcell_comb \reg_file|registers[16][14]~feeder (
// Equation(s):
// \reg_file|registers[16][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N26
dffeas \reg_file|registers[16][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][14] .is_wysiwyg = "true";
defparam \reg_file|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N6
cyclonev_lcell_comb \reg_file|Mux17~0 (
// Equation(s):
// \reg_file|Mux17~0_combout  = ( \reg_file|registers[20][14]~q  & ( \reg_file|registers[16][14]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[24][14]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[28][14]~q )))) ) 
// ) ) # ( !\reg_file|registers[20][14]~q  & ( \reg_file|registers[16][14]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[24][14]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[28][14]~q ))))) ) ) ) # ( \reg_file|registers[20][14]~q  & ( !\reg_file|registers[16][14]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// (\reg_file|registers[24][14]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[28][14]~q ))))) ) ) ) # ( !\reg_file|registers[20][14]~q  & ( !\reg_file|registers[16][14]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// (\reg_file|registers[24][14]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[28][14]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[24][14]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[28][14]~q ),
	.datae(!\reg_file|registers[20][14]~q ),
	.dataf(!\reg_file|registers[16][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~0 .extended_lut = "off";
defparam \reg_file|Mux17~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N19
dffeas \reg_file|registers[29][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][14] .is_wysiwyg = "true";
defparam \reg_file|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N39
cyclonev_lcell_comb \reg_file|registers[17][14]~feeder (
// Equation(s):
// \reg_file|registers[17][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N41
dffeas \reg_file|registers[17][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][14] .is_wysiwyg = "true";
defparam \reg_file|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N22
dffeas \reg_file|registers[21][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][14] .is_wysiwyg = "true";
defparam \reg_file|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N36
cyclonev_lcell_comb \reg_file|registers[25][14]~feeder (
// Equation(s):
// \reg_file|registers[25][14]~feeder_combout  = \mux_jal|output[14]~14_combout 

	.dataa(!\mux_jal|output[14]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[25][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N38
dffeas \reg_file|registers[25][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][14] .is_wysiwyg = "true";
defparam \reg_file|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N21
cyclonev_lcell_comb \reg_file|Mux17~1 (
// Equation(s):
// \reg_file|Mux17~1_combout  = ( \reg_file|registers[21][14]~q  & ( \reg_file|registers[25][14]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[17][14]~q )) # (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # 
// ((\reg_file|registers[29][14]~q )))) ) ) ) # ( !\reg_file|registers[21][14]~q  & ( \reg_file|registers[25][14]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23] & ((\reg_file|registers[17][14]~q )))) # (sinstruction_IFID[24] & 
// ((!sinstruction_IFID[23]) # ((\reg_file|registers[29][14]~q )))) ) ) ) # ( \reg_file|registers[21][14]~q  & ( !\reg_file|registers[25][14]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[17][14]~q )) # (sinstruction_IFID[23]))) # 
// (sinstruction_IFID[24] & (sinstruction_IFID[23] & (\reg_file|registers[29][14]~q ))) ) ) ) # ( !\reg_file|registers[21][14]~q  & ( !\reg_file|registers[25][14]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23] & ((\reg_file|registers[17][14]~q )))) 
// # (sinstruction_IFID[24] & (sinstruction_IFID[23] & (\reg_file|registers[29][14]~q ))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[29][14]~q ),
	.datad(!\reg_file|registers[17][14]~q ),
	.datae(!\reg_file|registers[21][14]~q ),
	.dataf(!\reg_file|registers[25][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~1 .extended_lut = "off";
defparam \reg_file|Mux17~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N26
dffeas \reg_file|registers[27][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[14]~14_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][14] .is_wysiwyg = "true";
defparam \reg_file|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N9
cyclonev_lcell_comb \reg_file|registers[31][14]~feeder (
// Equation(s):
// \reg_file|registers[31][14]~feeder_combout  = \mux_jal|output[14]~14_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[14]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[31][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[31][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[31][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[31][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N11
dffeas \reg_file|registers[31][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[31][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][14] .is_wysiwyg = "true";
defparam \reg_file|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N3
cyclonev_lcell_comb \reg_file|registers[19][14]~feeder (
// Equation(s):
// \reg_file|registers[19][14]~feeder_combout  = \mux_jal|output[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[14]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N4
dffeas \reg_file|registers[19][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][14] .is_wysiwyg = "true";
defparam \reg_file|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N9
cyclonev_lcell_comb \reg_file|registers[23][14]~feeder (
// Equation(s):
// \reg_file|registers[23][14]~feeder_combout  = ( \mux_jal|output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][14]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N10
dffeas \reg_file|registers[23][14] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][14] .is_wysiwyg = "true";
defparam \reg_file|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N51
cyclonev_lcell_comb \reg_file|Mux17~3 (
// Equation(s):
// \reg_file|Mux17~3_combout  = ( \reg_file|registers[19][14]~q  & ( \reg_file|registers[23][14]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[27][14]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[31][14]~q )))) ) 
// ) ) # ( !\reg_file|registers[19][14]~q  & ( \reg_file|registers[23][14]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[27][14]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[31][14]~q ))))) ) ) ) # ( \reg_file|registers[19][14]~q  & ( !\reg_file|registers[23][14]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// (\reg_file|registers[27][14]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[31][14]~q ))))) ) ) ) # ( !\reg_file|registers[19][14]~q  & ( !\reg_file|registers[23][14]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// (\reg_file|registers[27][14]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[31][14]~q ))))) ) ) )

	.dataa(!\reg_file|registers[27][14]~q ),
	.datab(!\reg_file|registers[31][14]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[19][14]~q ),
	.dataf(!\reg_file|registers[23][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~3 .extended_lut = "off";
defparam \reg_file|Mux17~3 .lut_mask = 64'h0503F50305F3F5F3;
defparam \reg_file|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N9
cyclonev_lcell_comb \reg_file|Mux17~4 (
// Equation(s):
// \reg_file|Mux17~4_combout  = ( \reg_file|Mux17~1_combout  & ( \reg_file|Mux17~3_combout  & ( ((!sinstruction_IFID[22] & ((\reg_file|Mux17~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux17~2_combout ))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|Mux17~1_combout  & ( \reg_file|Mux17~3_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux17~0_combout  & !sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|Mux17~2_combout ))) ) ) ) # ( 
// \reg_file|Mux17~1_combout  & ( !\reg_file|Mux17~3_combout  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|Mux17~0_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux17~2_combout  & ((!sinstruction_IFID[21])))) ) ) ) # ( 
// !\reg_file|Mux17~1_combout  & ( !\reg_file|Mux17~3_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux17~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux17~2_combout )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux17~2_combout ),
	.datac(!\reg_file|Mux17~0_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux17~1_combout ),
	.dataf(!\reg_file|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~4 .extended_lut = "off";
defparam \reg_file|Mux17~4 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \reg_file|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N3
cyclonev_lcell_comb \reg_file|Mux17~10 (
// Equation(s):
// \reg_file|Mux17~10_combout  = ( \reg_file|Mux17~4_combout  & ( (\reg_file|Mux17~9_combout ) # (sinstruction_IFID[25]) ) ) # ( !\reg_file|Mux17~4_combout  & ( (!sinstruction_IFID[25] & \reg_file|Mux17~9_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux17~9_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux17~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~10 .extended_lut = "off";
defparam \reg_file|Mux17~10 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \reg_file|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N5
dffeas \sreaddata1_IDEX[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux17~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[14] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N40
dffeas \pc_mips|pc_output[14] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[14]~14_combout ),
	.asdata(sreaddata1_IDEX[14]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[14] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \pc_mips|pc_output [14] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \pc_mips|pc_output [14] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N15
cyclonev_lcell_comb \spc_IFID[15]~feeder (
// Equation(s):
// \spc_IFID[15]~feeder_combout  = ( \Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IFID[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IFID[15]~feeder .extended_lut = "off";
defparam \spc_IFID[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IFID[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N17
dffeas \spc_IFID[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IFID[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[15] .is_wysiwyg = "true";
defparam \spc_IFID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N39
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( sinstruction_IFID[13] ) + ( (!\sjump_IDEX~q  & (\Add0~53_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[15]))) ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( sinstruction_IFID[13] ) + ( (!\sjump_IDEX~q  & (\Add0~53_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[15]))) ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~53_sumout ),
	.datad(!sinstruction_IFID[13]),
	.datae(gnd),
	.dataf(!spc_IFID[15]),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N27
cyclonev_lcell_comb \spc_IDEX[15]~feeder (
// Equation(s):
// \spc_IDEX[15]~feeder_combout  = spc_IFID[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_IFID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[15]~feeder .extended_lut = "off";
defparam \spc_IDEX[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spc_IDEX[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N29
dffeas \spc_IDEX[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[15] .is_wysiwyg = "true";
defparam \spc_IDEX[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N45
cyclonev_lcell_comb \mux_jr|output[15]~15 (
// Equation(s):
// \mux_jr|output[15]~15_combout  = ( \reset_stages~combout  & ( \Add1~53_sumout  ) ) # ( !\reset_stages~combout  & ( spc_IDEX[15] ) )

	.dataa(!\Add1~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!spc_IDEX[15]),
	.datae(gnd),
	.dataf(!\reset_stages~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[15]~15 .extended_lut = "off";
defparam \mux_jr|output[15]~15 .lut_mask = 64'h00FF00FF55555555;
defparam \mux_jr|output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N20
dffeas \spc_EXMEM[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[15] .is_wysiwyg = "true";
defparam \spc_EXMEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N23
dffeas \spc_MEMWB[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[15]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[15] .is_wysiwyg = "true";
defparam \spc_MEMWB[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N36
cyclonev_lcell_comb \mux_jal|output[15]~15 (
// Equation(s):
// \mux_jal|output[15]~15_combout  = ( \alu_main|Result [1] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[15]) ) ) # ( !\alu_main|Result [1] & ( (\sjal_MEMWB~q  & spc_MEMWB[15]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(gnd),
	.datad(!spc_MEMWB[15]),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[15]~15 .extended_lut = "off";
defparam \mux_jal|output[15]~15 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mux_jal|output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N14
dffeas \reg_file|registers[22][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][15] .is_wysiwyg = "true";
defparam \reg_file|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N8
dffeas \reg_file|registers[30][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][15] .is_wysiwyg = "true";
defparam \reg_file|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y16_N38
dffeas \reg_file|registers[26][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][15] .is_wysiwyg = "true";
defparam \reg_file|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N11
dffeas \reg_file|registers[18][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][15] .is_wysiwyg = "true";
defparam \reg_file|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N48
cyclonev_lcell_comb \reg_file|Mux16~2 (
// Equation(s):
// \reg_file|Mux16~2_combout  = ( \reg_file|registers[26][15]~q  & ( \reg_file|registers[18][15]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[22][15]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[30][15]~q )))) ) 
// ) ) # ( !\reg_file|registers[26][15]~q  & ( \reg_file|registers[18][15]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[22][15]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[30][15]~q ))))) ) ) ) # ( \reg_file|registers[26][15]~q  & ( !\reg_file|registers[18][15]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[22][15]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[30][15]~q ))))) ) ) ) # ( !\reg_file|registers[26][15]~q  & ( !\reg_file|registers[18][15]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[22][15]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[30][15]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[22][15]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[30][15]~q ),
	.datae(!\reg_file|registers[26][15]~q ),
	.dataf(!\reg_file|registers[18][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~2 .extended_lut = "off";
defparam \reg_file|Mux16~2 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N54
cyclonev_lcell_comb \reg_file|registers[29][15]~feeder (
// Equation(s):
// \reg_file|registers[29][15]~feeder_combout  = ( \mux_jal|output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[29][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[29][15]~feeder .extended_lut = "off";
defparam \reg_file|registers[29][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[29][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N56
dffeas \reg_file|registers[29][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[29][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][15] .is_wysiwyg = "true";
defparam \reg_file|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N56
dffeas \reg_file|registers[25][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][15] .is_wysiwyg = "true";
defparam \reg_file|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N31
dffeas \reg_file|registers[21][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][15] .is_wysiwyg = "true";
defparam \reg_file|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N37
dffeas \reg_file|registers[17][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][15] .is_wysiwyg = "true";
defparam \reg_file|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \reg_file|Mux16~1 (
// Equation(s):
// \reg_file|Mux16~1_combout  = ( \reg_file|registers[21][15]~q  & ( \reg_file|registers[17][15]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[25][15]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[29][15]~q ))) ) 
// ) ) # ( !\reg_file|registers[21][15]~q  & ( \reg_file|registers[17][15]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[25][15]~q )))) # (sinstruction_IFID[23] & (\reg_file|registers[29][15]~q  & 
// (sinstruction_IFID[24]))) ) ) ) # ( \reg_file|registers[21][15]~q  & ( !\reg_file|registers[17][15]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[25][15]~q )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[29][15]~q ))) ) ) ) # ( !\reg_file|registers[21][15]~q  & ( !\reg_file|registers[17][15]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[25][15]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[29][15]~q )))) ) ) )

	.dataa(!\reg_file|registers[29][15]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[25][15]~q ),
	.datae(!\reg_file|registers[21][15]~q ),
	.dataf(!\reg_file|registers[17][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~1 .extended_lut = "off";
defparam \reg_file|Mux16~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_file|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y16_N1
dffeas \reg_file|registers[28][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][15] .is_wysiwyg = "true";
defparam \reg_file|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N6
cyclonev_lcell_comb \reg_file|registers[20][15]~feeder (
// Equation(s):
// \reg_file|registers[20][15]~feeder_combout  = ( \mux_jal|output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[20][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[20][15]~feeder .extended_lut = "off";
defparam \reg_file|registers[20][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[20][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N8
dffeas \reg_file|registers[20][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][15] .is_wysiwyg = "true";
defparam \reg_file|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N39
cyclonev_lcell_comb \reg_file|registers[24][15]~feeder (
// Equation(s):
// \reg_file|registers[24][15]~feeder_combout  = ( \mux_jal|output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][15]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N41
dffeas \reg_file|registers[24][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][15] .is_wysiwyg = "true";
defparam \reg_file|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N43
dffeas \reg_file|registers[16][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][15] .is_wysiwyg = "true";
defparam \reg_file|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N36
cyclonev_lcell_comb \reg_file|Mux16~0 (
// Equation(s):
// \reg_file|Mux16~0_combout  = ( \reg_file|registers[24][15]~q  & ( \reg_file|registers[16][15]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[20][15]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][15]~q ))) ) 
// ) ) # ( !\reg_file|registers[24][15]~q  & ( \reg_file|registers[16][15]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[20][15]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[28][15]~q  & 
// (sinstruction_IFID[23]))) ) ) ) # ( \reg_file|registers[24][15]~q  & ( !\reg_file|registers[16][15]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[20][15]~q )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[28][15]~q ))) ) ) ) # ( !\reg_file|registers[24][15]~q  & ( !\reg_file|registers[16][15]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][15]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[28][15]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[28][15]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[20][15]~q ),
	.datae(!\reg_file|registers[24][15]~q ),
	.dataf(!\reg_file|registers[16][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~0 .extended_lut = "off";
defparam \reg_file|Mux16~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N52
dffeas \reg_file|registers[23][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][15] .is_wysiwyg = "true";
defparam \reg_file|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N44
dffeas \reg_file|registers[27][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][15] .is_wysiwyg = "true";
defparam \reg_file|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N38
dffeas \reg_file|registers[31][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][15] .is_wysiwyg = "true";
defparam \reg_file|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N22
dffeas \reg_file|registers[19][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][15] .is_wysiwyg = "true";
defparam \reg_file|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N36
cyclonev_lcell_comb \reg_file|Mux16~3 (
// Equation(s):
// \reg_file|Mux16~3_combout  = ( \reg_file|registers[31][15]~q  & ( \reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[23][15]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[27][15]~q ) # 
// (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][15]~q  & ( \reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[23][15]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & 
// \reg_file|registers[27][15]~q )))) ) ) ) # ( \reg_file|registers[31][15]~q  & ( !\reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][15]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[27][15]~q ) # (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][15]~q  & ( !\reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][15]~q  & (sinstruction_IFID[23]))) # 
// (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[27][15]~q )))) ) ) )

	.dataa(!\reg_file|registers[23][15]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[27][15]~q ),
	.datae(!\reg_file|registers[31][15]~q ),
	.dataf(!\reg_file|registers[19][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~3 .extended_lut = "off";
defparam \reg_file|Mux16~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_file|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N15
cyclonev_lcell_comb \reg_file|Mux16~4 (
// Equation(s):
// \reg_file|Mux16~4_combout  = ( sinstruction_IFID[22] & ( \reg_file|Mux16~3_combout  & ( (sinstruction_IFID[21]) # (\reg_file|Mux16~2_combout ) ) ) ) # ( !sinstruction_IFID[22] & ( \reg_file|Mux16~3_combout  & ( (!sinstruction_IFID[21] & 
// ((\reg_file|Mux16~0_combout ))) # (sinstruction_IFID[21] & (\reg_file|Mux16~1_combout )) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|Mux16~3_combout  & ( (\reg_file|Mux16~2_combout  & !sinstruction_IFID[21]) ) ) ) # ( !sinstruction_IFID[22] & ( 
// !\reg_file|Mux16~3_combout  & ( (!sinstruction_IFID[21] & ((\reg_file|Mux16~0_combout ))) # (sinstruction_IFID[21] & (\reg_file|Mux16~1_combout )) ) ) )

	.dataa(!\reg_file|Mux16~2_combout ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux16~1_combout ),
	.datad(!\reg_file|Mux16~0_combout ),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~4 .extended_lut = "off";
defparam \reg_file|Mux16~4 .lut_mask = 64'h03CF444403CF7777;
defparam \reg_file|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N44
dffeas \reg_file|registers[11][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][15] .is_wysiwyg = "true";
defparam \reg_file|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N8
dffeas \reg_file|registers[9][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][15] .is_wysiwyg = "true";
defparam \reg_file|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N38
dffeas \reg_file|registers[10][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][15] .is_wysiwyg = "true";
defparam \reg_file|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N30
cyclonev_lcell_comb \reg_file|registers[8][15]~feeder (
// Equation(s):
// \reg_file|registers[8][15]~feeder_combout  = ( \mux_jal|output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][15]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N31
dffeas \reg_file|registers[8][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][15] .is_wysiwyg = "true";
defparam \reg_file|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N45
cyclonev_lcell_comb \reg_file|Mux16~5 (
// Equation(s):
// \reg_file|Mux16~5_combout  = ( \reg_file|registers[10][15]~q  & ( \reg_file|registers[8][15]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[9][15]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[11][15]~q ))) ) ) 
// ) # ( !\reg_file|registers[10][15]~q  & ( \reg_file|registers[8][15]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[9][15]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[11][15]~q )))) ) ) ) # ( \reg_file|registers[10][15]~q  & ( !\reg_file|registers[8][15]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[9][15]~q 
// ))) # (sinstruction_IFID[22] & (\reg_file|registers[11][15]~q )))) ) ) ) # ( !\reg_file|registers[10][15]~q  & ( !\reg_file|registers[8][15]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[9][15]~q ))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[11][15]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[11][15]~q ),
	.datac(!\reg_file|registers[9][15]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[10][15]~q ),
	.dataf(!\reg_file|registers[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~5 .extended_lut = "off";
defparam \reg_file|Mux16~5 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_file|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N50
dffeas \reg_file|registers[14][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][15] .is_wysiwyg = "true";
defparam \reg_file|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N57
cyclonev_lcell_comb \reg_file|registers[13][15]~feeder (
// Equation(s):
// \reg_file|registers[13][15]~feeder_combout  = ( \mux_jal|output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][15]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y16_N58
dffeas \reg_file|registers[13][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][15] .is_wysiwyg = "true";
defparam \reg_file|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N23
dffeas \reg_file|registers[15][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][15] .is_wysiwyg = "true";
defparam \reg_file|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N12
cyclonev_lcell_comb \reg_file|registers[12][15]~feeder (
// Equation(s):
// \reg_file|registers[12][15]~feeder_combout  = ( \mux_jal|output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][15]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N14
dffeas \reg_file|registers[12][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][15] .is_wysiwyg = "true";
defparam \reg_file|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N12
cyclonev_lcell_comb \reg_file|Mux16~7 (
// Equation(s):
// \reg_file|Mux16~7_combout  = ( \reg_file|registers[15][15]~q  & ( \reg_file|registers[12][15]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[14][15]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[13][15]~q )))) ) ) ) # ( !\reg_file|registers[15][15]~q  & ( \reg_file|registers[12][15]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[14][15]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[13][15]~q  & !sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[15][15]~q  & ( !\reg_file|registers[12][15]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[14][15]~q  & ((sinstruction_IFID[22])))) # 
// (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # (\reg_file|registers[13][15]~q )))) ) ) ) # ( !\reg_file|registers[15][15]~q  & ( !\reg_file|registers[12][15]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[14][15]~q  & 
// ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((\reg_file|registers[13][15]~q  & !sinstruction_IFID[22])))) ) ) )

	.dataa(!\reg_file|registers[14][15]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[13][15]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[15][15]~q ),
	.dataf(!\reg_file|registers[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~7 .extended_lut = "off";
defparam \reg_file|Mux16~7 .lut_mask = 64'h03440377CF44CF77;
defparam \reg_file|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y16_N2
dffeas \reg_file|registers[2][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][15] .is_wysiwyg = "true";
defparam \reg_file|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N4
dffeas \reg_file|registers[1][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][15] .is_wysiwyg = "true";
defparam \reg_file|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y16_N20
dffeas \reg_file|registers[3][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][15] .is_wysiwyg = "true";
defparam \reg_file|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N16
dffeas \reg_file|registers[0][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][15] .is_wysiwyg = "true";
defparam \reg_file|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N18
cyclonev_lcell_comb \reg_file|Mux16~6 (
// Equation(s):
// \reg_file|Mux16~6_combout  = ( \reg_file|registers[3][15]~q  & ( \reg_file|registers[0][15]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][15]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[2][15]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[3][15]~q  & ( \reg_file|registers[0][15]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][15]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// (\reg_file|registers[2][15]~q ))) ) ) ) # ( \reg_file|registers[3][15]~q  & ( !\reg_file|registers[0][15]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[1][15]~q )))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[2][15]~q )) # (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[3][15]~q  & ( !\reg_file|registers[0][15]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[1][15]~q )))) # (sinstruction_IFID[22] 
// & (!sinstruction_IFID[21] & (\reg_file|registers[2][15]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[2][15]~q ),
	.datad(!\reg_file|registers[1][15]~q ),
	.datae(!\reg_file|registers[3][15]~q ),
	.dataf(!\reg_file|registers[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~6 .extended_lut = "off";
defparam \reg_file|Mux16~6 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N26
dffeas \reg_file|registers[6][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][15] .is_wysiwyg = "true";
defparam \reg_file|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N11
dffeas \reg_file|registers[4][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][15] .is_wysiwyg = "true";
defparam \reg_file|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N8
dffeas \reg_file|registers[5][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][15] .is_wysiwyg = "true";
defparam \reg_file|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N5
dffeas \reg_file|registers[7][15] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[15]~15_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][15] .is_wysiwyg = "true";
defparam \reg_file|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N48
cyclonev_lcell_comb \reg_file|Mux16~8 (
// Equation(s):
// \reg_file|Mux16~8_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[7][15]~q  & ( (sinstruction_IFID[21]) # (\reg_file|registers[6][15]~q ) ) ) ) # ( !sinstruction_IFID[22] & ( \reg_file|registers[7][15]~q  & ( (!sinstruction_IFID[21] & 
// (\reg_file|registers[4][15]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][15]~q ))) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[7][15]~q  & ( (\reg_file|registers[6][15]~q  & !sinstruction_IFID[21]) ) ) ) # ( !sinstruction_IFID[22] 
// & ( !\reg_file|registers[7][15]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[4][15]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][15]~q ))) ) ) )

	.dataa(!\reg_file|registers[6][15]~q ),
	.datab(!\reg_file|registers[4][15]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[5][15]~q ),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~8 .extended_lut = "off";
defparam \reg_file|Mux16~8 .lut_mask = 64'h303F5050303F5F5F;
defparam \reg_file|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N12
cyclonev_lcell_comb \reg_file|Mux16~9 (
// Equation(s):
// \reg_file|Mux16~9_combout  = ( sinstruction_IFID[23] & ( \reg_file|Mux16~8_combout  & ( (!sinstruction_IFID[24]) # (\reg_file|Mux16~7_combout ) ) ) ) # ( !sinstruction_IFID[23] & ( \reg_file|Mux16~8_combout  & ( (!sinstruction_IFID[24] & 
// ((\reg_file|Mux16~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux16~5_combout )) ) ) ) # ( sinstruction_IFID[23] & ( !\reg_file|Mux16~8_combout  & ( (sinstruction_IFID[24] & \reg_file|Mux16~7_combout ) ) ) ) # ( !sinstruction_IFID[23] & ( 
// !\reg_file|Mux16~8_combout  & ( (!sinstruction_IFID[24] & ((\reg_file|Mux16~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux16~5_combout )) ) ) )

	.dataa(!\reg_file|Mux16~5_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux16~7_combout ),
	.datad(!\reg_file|Mux16~6_combout ),
	.datae(!sinstruction_IFID[23]),
	.dataf(!\reg_file|Mux16~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~9 .extended_lut = "off";
defparam \reg_file|Mux16~9 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg_file|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N33
cyclonev_lcell_comb \reg_file|Mux16~10 (
// Equation(s):
// \reg_file|Mux16~10_combout  = ( \reg_file|Mux16~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux16~4_combout ) ) ) # ( !\reg_file|Mux16~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux16~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux16~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~10 .extended_lut = "off";
defparam \reg_file|Mux16~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N34
dffeas \sreaddata1_IDEX[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux16~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[15] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N46
dffeas \pc_mips|pc_output[15] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[15]~15_combout ),
	.asdata(sreaddata1_IDEX[15]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[15] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \pc_mips|pc_output [15] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \pc_mips|pc_output [15] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N11
dffeas \spc_IFID[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[16] .is_wysiwyg = "true";
defparam \spc_IFID[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \spc_IDEX[16]~feeder (
// Equation(s):
// \spc_IDEX[16]~feeder_combout  = ( spc_IFID[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[16]~feeder .extended_lut = "off";
defparam \spc_IDEX[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IDEX[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N5
dffeas \spc_IDEX[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[16] .is_wysiwyg = "true";
defparam \spc_IDEX[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N42
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( sinstruction_IFID[14] ) + ( (!\sjump_IDEX~q  & (\Add0~57_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[16]))) ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( sinstruction_IFID[14] ) + ( (!\sjump_IDEX~q  & (\Add0~57_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[16]))) ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~57_sumout ),
	.datad(!sinstruction_IFID[14]),
	.datae(gnd),
	.dataf(!spc_IFID[16]),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N57
cyclonev_lcell_comb \mux_jr|output[16]~16 (
// Equation(s):
// \mux_jr|output[16]~16_combout  = ( \Add1~57_sumout  & ( (spc_IDEX[16]) # (\reset_stages~combout ) ) ) # ( !\Add1~57_sumout  & ( (!\reset_stages~combout  & spc_IDEX[16]) ) )

	.dataa(gnd),
	.datab(!\reset_stages~combout ),
	.datac(!spc_IDEX[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[16]~16 .extended_lut = "off";
defparam \mux_jr|output[16]~16 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \mux_jr|output[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N1
dffeas \spc_EXMEM[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[16] .is_wysiwyg = "true";
defparam \spc_EXMEM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N26
dffeas \spc_MEMWB[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[16]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[16] .is_wysiwyg = "true";
defparam \spc_MEMWB[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N54
cyclonev_lcell_comb \mux_jal|output[16]~16 (
// Equation(s):
// \mux_jal|output[16]~16_combout  = ( spc_MEMWB[16] & ( \alu_main|Result [16] ) ) # ( !spc_MEMWB[16] & ( \alu_main|Result [16] & ( !\sjal_MEMWB~q  ) ) ) # ( spc_MEMWB[16] & ( !\alu_main|Result [16] & ( \sjal_MEMWB~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sjal_MEMWB~q ),
	.datad(gnd),
	.datae(!spc_MEMWB[16]),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[16]~16 .extended_lut = "off";
defparam \mux_jal|output[16]~16 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mux_jal|output[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y17_N11
dffeas \reg_file|registers[20][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][16] .is_wysiwyg = "true";
defparam \reg_file|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N56
dffeas \reg_file|registers[28][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][16] .is_wysiwyg = "true";
defparam \reg_file|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N21
cyclonev_lcell_comb \reg_file|registers[16][16]~feeder (
// Equation(s):
// \reg_file|registers[16][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N22
dffeas \reg_file|registers[16][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][16] .is_wysiwyg = "true";
defparam \reg_file|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N54
cyclonev_lcell_comb \reg_file|registers[24][16]~feeder (
// Equation(s):
// \reg_file|registers[24][16]~feeder_combout  = \mux_jal|output[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[16]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[24][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N56
dffeas \reg_file|registers[24][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][16] .is_wysiwyg = "true";
defparam \reg_file|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N6
cyclonev_lcell_comb \reg_file|Mux15~0 (
// Equation(s):
// \reg_file|Mux15~0_combout  = ( \reg_file|registers[16][16]~q  & ( \reg_file|registers[24][16]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[20][16]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][16]~q )))) ) 
// ) ) # ( !\reg_file|registers[16][16]~q  & ( \reg_file|registers[24][16]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[20][16]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[28][16]~q 
// )))) ) ) ) # ( \reg_file|registers[16][16]~q  & ( !\reg_file|registers[24][16]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[20][16]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23] & 
// \reg_file|registers[28][16]~q )))) ) ) ) # ( !\reg_file|registers[16][16]~q  & ( !\reg_file|registers[24][16]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][16]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[28][16]~q ))))) ) ) )

	.dataa(!\reg_file|registers[20][16]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[28][16]~q ),
	.datae(!\reg_file|registers[16][16]~q ),
	.dataf(!\reg_file|registers[24][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~0 .extended_lut = "off";
defparam \reg_file|Mux15~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_file|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N44
dffeas \reg_file|registers[27][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][16] .is_wysiwyg = "true";
defparam \reg_file|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N11
dffeas \reg_file|registers[19][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][16] .is_wysiwyg = "true";
defparam \reg_file|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N29
dffeas \reg_file|registers[31][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][16] .is_wysiwyg = "true";
defparam \reg_file|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N54
cyclonev_lcell_comb \reg_file|registers[23][16]~feeder (
// Equation(s):
// \reg_file|registers[23][16]~feeder_combout  = \mux_jal|output[16]~16_combout 

	.dataa(!\mux_jal|output[16]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][16]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[23][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N56
dffeas \reg_file|registers[23][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][16] .is_wysiwyg = "true";
defparam \reg_file|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N27
cyclonev_lcell_comb \reg_file|Mux15~3 (
// Equation(s):
// \reg_file|Mux15~3_combout  = ( \reg_file|registers[31][16]~q  & ( \reg_file|registers[23][16]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][16]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][16]~q ))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[31][16]~q  & ( \reg_file|registers[23][16]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|registers[19][16]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[27][16]~q  & 
// ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][16]~q  & ( !\reg_file|registers[23][16]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[19][16]~q  & !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[27][16]~q ))) ) ) ) # ( !\reg_file|registers[31][16]~q  & ( !\reg_file|registers[23][16]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][16]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][16]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[27][16]~q ),
	.datac(!\reg_file|registers[19][16]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[31][16]~q ),
	.dataf(!\reg_file|registers[23][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~3 .extended_lut = "off";
defparam \reg_file|Mux15~3 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_file|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N26
dffeas \reg_file|registers[30][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][16] .is_wysiwyg = "true";
defparam \reg_file|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y17_N38
dffeas \reg_file|registers[26][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][16] .is_wysiwyg = "true";
defparam \reg_file|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N45
cyclonev_lcell_comb \reg_file|registers[18][16]~feeder (
// Equation(s):
// \reg_file|registers[18][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N47
dffeas \reg_file|registers[18][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][16] .is_wysiwyg = "true";
defparam \reg_file|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N59
dffeas \reg_file|registers[22][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][16] .is_wysiwyg = "true";
defparam \reg_file|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N27
cyclonev_lcell_comb \reg_file|Mux15~2 (
// Equation(s):
// \reg_file|Mux15~2_combout  = ( \reg_file|registers[18][16]~q  & ( \reg_file|registers[22][16]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[26][16]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][16]~q ))) ) 
// ) ) # ( !\reg_file|registers[18][16]~q  & ( \reg_file|registers[22][16]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[26][16]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[30][16]~q )))) ) ) ) # ( \reg_file|registers[18][16]~q  & ( !\reg_file|registers[22][16]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[26][16]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][16]~q )))) ) ) ) # ( !\reg_file|registers[18][16]~q  & ( !\reg_file|registers[22][16]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[26][16]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[30][16]~q )))) ) ) )

	.dataa(!\reg_file|registers[30][16]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[26][16]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[18][16]~q ),
	.dataf(!\reg_file|registers[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~2 .extended_lut = "off";
defparam \reg_file|Mux15~2 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_file|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N51
cyclonev_lcell_comb \reg_file|registers[21][16]~feeder (
// Equation(s):
// \reg_file|registers[21][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[21][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[21][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[21][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[21][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N53
dffeas \reg_file|registers[21][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][16] .is_wysiwyg = "true";
defparam \reg_file|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N3
cyclonev_lcell_comb \reg_file|registers[29][16]~feeder (
// Equation(s):
// \reg_file|registers[29][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[29][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[29][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[29][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[29][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N5
dffeas \reg_file|registers[29][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[29][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][16] .is_wysiwyg = "true";
defparam \reg_file|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N3
cyclonev_lcell_comb \reg_file|registers[17][16]~feeder (
// Equation(s):
// \reg_file|registers[17][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N5
dffeas \reg_file|registers[17][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][16] .is_wysiwyg = "true";
defparam \reg_file|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N24
cyclonev_lcell_comb \reg_file|registers[25][16]~feeder (
// Equation(s):
// \reg_file|registers[25][16]~feeder_combout  = \mux_jal|output[16]~16_combout 

	.dataa(!\mux_jal|output[16]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][16]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[25][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N26
dffeas \reg_file|registers[25][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][16] .is_wysiwyg = "true";
defparam \reg_file|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \reg_file|Mux15~1 (
// Equation(s):
// \reg_file|Mux15~1_combout  = ( \reg_file|registers[17][16]~q  & ( \reg_file|registers[25][16]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[21][16]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][16]~q )))) ) 
// ) ) # ( !\reg_file|registers[17][16]~q  & ( \reg_file|registers[25][16]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[21][16]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[29][16]~q 
// )))) ) ) ) # ( \reg_file|registers[17][16]~q  & ( !\reg_file|registers[25][16]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[21][16]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23] & 
// \reg_file|registers[29][16]~q )))) ) ) ) # ( !\reg_file|registers[17][16]~q  & ( !\reg_file|registers[25][16]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[21][16]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[29][16]~q ))))) ) ) )

	.dataa(!\reg_file|registers[21][16]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[29][16]~q ),
	.datae(!\reg_file|registers[17][16]~q ),
	.dataf(!\reg_file|registers[25][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~1 .extended_lut = "off";
defparam \reg_file|Mux15~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_file|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N6
cyclonev_lcell_comb \reg_file|Mux15~4 (
// Equation(s):
// \reg_file|Mux15~4_combout  = ( sinstruction_IFID[21] & ( \reg_file|Mux15~1_combout  & ( (!sinstruction_IFID[22]) # (\reg_file|Mux15~3_combout ) ) ) ) # ( !sinstruction_IFID[21] & ( \reg_file|Mux15~1_combout  & ( (!sinstruction_IFID[22] & 
// (\reg_file|Mux15~0_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux15~2_combout ))) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|Mux15~1_combout  & ( (sinstruction_IFID[22] & \reg_file|Mux15~3_combout ) ) ) ) # ( !sinstruction_IFID[21] & ( 
// !\reg_file|Mux15~1_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux15~0_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux15~2_combout ))) ) ) )

	.dataa(!\reg_file|Mux15~0_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux15~3_combout ),
	.datad(!\reg_file|Mux15~2_combout ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~4 .extended_lut = "off";
defparam \reg_file|Mux15~4 .lut_mask = 64'h447703034477CFCF;
defparam \reg_file|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N5
dffeas \reg_file|registers[14][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][16] .is_wysiwyg = "true";
defparam \reg_file|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N17
dffeas \reg_file|registers[15][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][16] .is_wysiwyg = "true";
defparam \reg_file|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N6
cyclonev_lcell_comb \reg_file|registers[12][16]~feeder (
// Equation(s):
// \reg_file|registers[12][16]~feeder_combout  = \mux_jal|output[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[16]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N8
dffeas \reg_file|registers[12][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][16] .is_wysiwyg = "true";
defparam \reg_file|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N30
cyclonev_lcell_comb \reg_file|registers[13][16]~feeder (
// Equation(s):
// \reg_file|registers[13][16]~feeder_combout  = \mux_jal|output[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[16]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N32
dffeas \reg_file|registers[13][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][16] .is_wysiwyg = "true";
defparam \reg_file|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N21
cyclonev_lcell_comb \reg_file|Mux15~7 (
// Equation(s):
// \reg_file|Mux15~7_combout  = ( \reg_file|registers[12][16]~q  & ( \reg_file|registers[13][16]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[14][16]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[15][16]~q )))) ) 
// ) ) # ( !\reg_file|registers[12][16]~q  & ( \reg_file|registers[13][16]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[14][16]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[15][16]~q ))))) ) ) ) # ( \reg_file|registers[12][16]~q  & ( !\reg_file|registers[13][16]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & 
// (\reg_file|registers[14][16]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[15][16]~q ))))) ) ) ) # ( !\reg_file|registers[12][16]~q  & ( !\reg_file|registers[13][16]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & 
// (\reg_file|registers[14][16]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[15][16]~q ))))) ) ) )

	.dataa(!\reg_file|registers[14][16]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[15][16]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[12][16]~q ),
	.dataf(!\reg_file|registers[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~7 .extended_lut = "off";
defparam \reg_file|Mux15~7 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \reg_file|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y17_N31
dffeas \reg_file|registers[2][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][16] .is_wysiwyg = "true";
defparam \reg_file|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N44
dffeas \reg_file|registers[1][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][16] .is_wysiwyg = "true";
defparam \reg_file|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N26
dffeas \reg_file|registers[0][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][16] .is_wysiwyg = "true";
defparam \reg_file|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N17
dffeas \reg_file|registers[3][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][16] .is_wysiwyg = "true";
defparam \reg_file|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N9
cyclonev_lcell_comb \reg_file|Mux15~6 (
// Equation(s):
// \reg_file|Mux15~6_combout  = ( \reg_file|registers[0][16]~q  & ( \reg_file|registers[3][16]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[2][16]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[1][16]~q )))) ) ) ) # ( !\reg_file|registers[0][16]~q  & ( \reg_file|registers[3][16]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[2][16]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[1][16]~q )))) ) ) ) # ( \reg_file|registers[0][16]~q  & ( !\reg_file|registers[3][16]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[2][16]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[1][16]~q  & !sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[0][16]~q  & ( !\reg_file|registers[3][16]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[2][16]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[1][16]~q  & !sinstruction_IFID[22])))) ) ) )

	.dataa(!\reg_file|registers[2][16]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[1][16]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[0][16]~q ),
	.dataf(!\reg_file|registers[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~6 .extended_lut = "off";
defparam \reg_file|Mux15~6 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_file|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N33
cyclonev_lcell_comb \reg_file|registers[7][16]~feeder (
// Equation(s):
// \reg_file|registers[7][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N35
dffeas \reg_file|registers[7][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][16] .is_wysiwyg = "true";
defparam \reg_file|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N45
cyclonev_lcell_comb \reg_file|registers[5][16]~feeder (
// Equation(s):
// \reg_file|registers[5][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[5][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N47
dffeas \reg_file|registers[5][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][16] .is_wysiwyg = "true";
defparam \reg_file|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N2
dffeas \reg_file|registers[6][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][16] .is_wysiwyg = "true";
defparam \reg_file|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N6
cyclonev_lcell_comb \reg_file|registers[4][16]~feeder (
// Equation(s):
// \reg_file|registers[4][16]~feeder_combout  = ( \mux_jal|output[16]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N7
dffeas \reg_file|registers[4][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][16] .is_wysiwyg = "true";
defparam \reg_file|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N0
cyclonev_lcell_comb \reg_file|Mux15~8 (
// Equation(s):
// \reg_file|Mux15~8_combout  = ( \reg_file|registers[6][16]~q  & ( \reg_file|registers[4][16]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[5][16]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][16]~q ))) ) ) ) 
// # ( !\reg_file|registers[6][16]~q  & ( \reg_file|registers[4][16]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][16]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[7][16]~q )))) ) ) ) # ( \reg_file|registers[6][16]~q  & ( !\reg_file|registers[4][16]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][16]~q 
// ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][16]~q )))) ) ) ) # ( !\reg_file|registers[6][16]~q  & ( !\reg_file|registers[4][16]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][16]~q ))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[7][16]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][16]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[5][16]~q ),
	.datae(!\reg_file|registers[6][16]~q ),
	.dataf(!\reg_file|registers[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~8 .extended_lut = "off";
defparam \reg_file|Mux15~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N46
dffeas \reg_file|registers[8][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][16] .is_wysiwyg = "true";
defparam \reg_file|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N14
dffeas \reg_file|registers[10][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][16] .is_wysiwyg = "true";
defparam \reg_file|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N56
dffeas \reg_file|registers[11][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[16]~16_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][16] .is_wysiwyg = "true";
defparam \reg_file|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N54
cyclonev_lcell_comb \reg_file|registers[9][16]~feeder (
// Equation(s):
// \reg_file|registers[9][16]~feeder_combout  = \mux_jal|output[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[16]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][16]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N56
dffeas \reg_file|registers[9][16] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][16] .is_wysiwyg = "true";
defparam \reg_file|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N57
cyclonev_lcell_comb \reg_file|Mux15~5 (
// Equation(s):
// \reg_file|Mux15~5_combout  = ( \reg_file|registers[11][16]~q  & ( \reg_file|registers[9][16]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[8][16]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][16]~q )))) # (sinstruction_IFID[21]) ) ) ) 
// # ( !\reg_file|registers[11][16]~q  & ( \reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[8][16]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][16]~q ))))) # (sinstruction_IFID[21] & 
// (((!sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[11][16]~q  & ( !\reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[8][16]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][16]~q 
// ))))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[11][16]~q  & ( !\reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[8][16]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[10][16]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[8][16]~q ),
	.datac(!\reg_file|registers[10][16]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[11][16]~q ),
	.dataf(!\reg_file|registers[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~5 .extended_lut = "off";
defparam \reg_file|Mux15~5 .lut_mask = 64'h220A225F770A775F;
defparam \reg_file|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N30
cyclonev_lcell_comb \reg_file|Mux15~9 (
// Equation(s):
// \reg_file|Mux15~9_combout  = ( \reg_file|Mux15~5_combout  & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & ((\reg_file|Mux15~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux15~7_combout )) ) ) ) # ( !\reg_file|Mux15~5_combout  & ( 
// sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & ((\reg_file|Mux15~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux15~7_combout )) ) ) ) # ( \reg_file|Mux15~5_combout  & ( !sinstruction_IFID[23] & ( (\reg_file|Mux15~6_combout ) # 
// (sinstruction_IFID[24]) ) ) ) # ( !\reg_file|Mux15~5_combout  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & \reg_file|Mux15~6_combout ) ) ) )

	.dataa(!\reg_file|Mux15~7_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux15~6_combout ),
	.datad(!\reg_file|Mux15~8_combout ),
	.datae(!\reg_file|Mux15~5_combout ),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~9 .extended_lut = "off";
defparam \reg_file|Mux15~9 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \reg_file|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N30
cyclonev_lcell_comb \reg_file|Mux15~10 (
// Equation(s):
// \reg_file|Mux15~10_combout  = ( \reg_file|Mux15~4_combout  & ( \reg_file|Mux15~9_combout  ) ) # ( !\reg_file|Mux15~4_combout  & ( \reg_file|Mux15~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux15~4_combout  & ( !\reg_file|Mux15~9_combout  & 
// ( sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux15~4_combout ),
	.dataf(!\reg_file|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~10 .extended_lut = "off";
defparam \reg_file|Mux15~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_file|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N31
dffeas \sreaddata1_IDEX[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux15~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[16] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N58
dffeas \pc_mips|pc_output[16] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[16]~16_combout ),
	.asdata(sreaddata1_IDEX[16]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[16] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \pc_mips|pc_output [16] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \pc_mips|pc_output [16] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\pc_mips|pc_output [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \spc_IFID[17]~feeder (
// Equation(s):
// \spc_IFID[17]~feeder_combout  = ( \Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IFID[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IFID[17]~feeder .extended_lut = "off";
defparam \spc_IFID[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IFID[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N14
dffeas \spc_IFID[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IFID[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[17] .is_wysiwyg = "true";
defparam \spc_IFID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \spc_IDEX[17]~feeder (
// Equation(s):
// \spc_IDEX[17]~feeder_combout  = ( spc_IFID[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[17]~feeder .extended_lut = "off";
defparam \spc_IDEX[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IDEX[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N23
dffeas \spc_IDEX[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[17] .is_wysiwyg = "true";
defparam \spc_IDEX[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N45
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( sinstruction_IFID[15] ) + ( (!\sjump_IDEX~q  & (\Add0~61_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[17]))) ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( sinstruction_IFID[15] ) + ( (!\sjump_IDEX~q  & (\Add0~61_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[17]))) ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~61_sumout ),
	.datad(!sinstruction_IFID[15]),
	.datae(gnd),
	.dataf(!spc_IFID[17]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F3C0000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N36
cyclonev_lcell_comb \mux_jr|output[17]~17 (
// Equation(s):
// \mux_jr|output[17]~17_combout  = ( \reset_stages~0_combout  & ( (!\sjump_IDEX~q  & (spc_IDEX[17])) # (\sjump_IDEX~q  & ((\Add1~61_sumout ))) ) ) # ( !\reset_stages~0_combout  & ( \Add1~61_sumout  ) )

	.dataa(!spc_IDEX[17]),
	.datab(gnd),
	.datac(!\sjump_IDEX~q ),
	.datad(!\Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[17]~17 .extended_lut = "off";
defparam \mux_jr|output[17]~17 .lut_mask = 64'h00FF00FF505F505F;
defparam \mux_jr|output[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N32
dffeas \spc_EXMEM[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[17] .is_wysiwyg = "true";
defparam \spc_EXMEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N34
dffeas \spc_MEMWB[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[17]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[17] .is_wysiwyg = "true";
defparam \spc_MEMWB[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N45
cyclonev_lcell_comb \mux_jal|output[17]~17 (
// Equation(s):
// \mux_jal|output[17]~17_combout  = ( \sjal_MEMWB~q  & ( \alu_main|Result [16] & ( spc_MEMWB[17] ) ) ) # ( !\sjal_MEMWB~q  & ( \alu_main|Result [16] ) ) # ( \sjal_MEMWB~q  & ( !\alu_main|Result [16] & ( spc_MEMWB[17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!spc_MEMWB[17]),
	.datae(!\sjal_MEMWB~q ),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[17]~17 .extended_lut = "off";
defparam \mux_jal|output[17]~17 .lut_mask = 64'h000000FFFFFF00FF;
defparam \mux_jal|output[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N0
cyclonev_lcell_comb \reg_file|registers[22][17]~feeder (
// Equation(s):
// \reg_file|registers[22][17]~feeder_combout  = \mux_jal|output[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[17]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N2
dffeas \reg_file|registers[22][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][17] .is_wysiwyg = "true";
defparam \reg_file|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N25
dffeas \reg_file|registers[26][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][17] .is_wysiwyg = "true";
defparam \reg_file|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y17_N8
dffeas \reg_file|registers[30][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][17] .is_wysiwyg = "true";
defparam \reg_file|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N30
cyclonev_lcell_comb \reg_file|registers[18][17]~feeder (
// Equation(s):
// \reg_file|registers[18][17]~feeder_combout  = ( \mux_jal|output[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N32
dffeas \reg_file|registers[18][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][17] .is_wysiwyg = "true";
defparam \reg_file|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N6
cyclonev_lcell_comb \reg_file|Mux14~2 (
// Equation(s):
// \reg_file|Mux14~2_combout  = ( \reg_file|registers[30][17]~q  & ( \reg_file|registers[18][17]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[22][17]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[26][17]~q ) # 
// (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[30][17]~q  & ( \reg_file|registers[18][17]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[22][17]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & 
// \reg_file|registers[26][17]~q )))) ) ) ) # ( \reg_file|registers[30][17]~q  & ( !\reg_file|registers[18][17]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[22][17]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[26][17]~q ) # (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[30][17]~q  & ( !\reg_file|registers[18][17]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[22][17]~q  & (sinstruction_IFID[23]))) # 
// (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[26][17]~q )))) ) ) )

	.dataa(!\reg_file|registers[22][17]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[26][17]~q ),
	.datae(!\reg_file|registers[30][17]~q ),
	.dataf(!\reg_file|registers[18][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~2 .extended_lut = "off";
defparam \reg_file|Mux14~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_file|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N49
dffeas \reg_file|registers[28][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][17] .is_wysiwyg = "true";
defparam \reg_file|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N25
dffeas \reg_file|registers[16][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][17] .is_wysiwyg = "true";
defparam \reg_file|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N9
cyclonev_lcell_comb \reg_file|registers[24][17]~feeder (
// Equation(s):
// \reg_file|registers[24][17]~feeder_combout  = \mux_jal|output[17]~17_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[17]~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][17]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[24][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N11
dffeas \reg_file|registers[24][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][17] .is_wysiwyg = "true";
defparam \reg_file|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N44
dffeas \reg_file|registers[20][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][17] .is_wysiwyg = "true";
defparam \reg_file|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N27
cyclonev_lcell_comb \reg_file|Mux14~0 (
// Equation(s):
// \reg_file|Mux14~0_combout  = ( \reg_file|registers[24][17]~q  & ( \reg_file|registers[20][17]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|registers[16][17]~q )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[28][17]~q ))) ) ) ) # ( !\reg_file|registers[24][17]~q  & ( \reg_file|registers[20][17]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|registers[16][17]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[28][17]~q  & ((sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[24][17]~q  & ( !\reg_file|registers[20][17]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[16][17]~q  & !sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[28][17]~q ))) ) ) ) # ( !\reg_file|registers[24][17]~q  & ( !\reg_file|registers[20][17]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[16][17]~q  & 
// !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|registers[28][17]~q  & ((sinstruction_IFID[23])))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[28][17]~q ),
	.datac(!\reg_file|registers[16][17]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[24][17]~q ),
	.dataf(!\reg_file|registers[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~0 .extended_lut = "off";
defparam \reg_file|Mux14~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg_file|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N39
cyclonev_lcell_comb \reg_file|registers[23][17]~feeder (
// Equation(s):
// \reg_file|registers[23][17]~feeder_combout  = \mux_jal|output[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[17]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[23][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N41
dffeas \reg_file|registers[23][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][17] .is_wysiwyg = "true";
defparam \reg_file|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N29
dffeas \reg_file|registers[19][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][17] .is_wysiwyg = "true";
defparam \reg_file|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N4
dffeas \reg_file|registers[31][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][17] .is_wysiwyg = "true";
defparam \reg_file|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y20_N50
dffeas \reg_file|registers[27][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][17] .is_wysiwyg = "true";
defparam \reg_file|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N3
cyclonev_lcell_comb \reg_file|Mux14~3 (
// Equation(s):
// \reg_file|Mux14~3_combout  = ( \reg_file|registers[31][17]~q  & ( \reg_file|registers[27][17]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][17]~q ))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[31][17]~q  & ( \reg_file|registers[27][17]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][17]~q )))) # (sinstruction_IFID[24] & 
// (!sinstruction_IFID[23])) ) ) ) # ( \reg_file|registers[31][17]~q  & ( !\reg_file|registers[27][17]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][17]~q 
// )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23])) ) ) ) # ( !\reg_file|registers[31][17]~q  & ( !\reg_file|registers[27][17]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[23][17]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[23][17]~q ),
	.datad(!\reg_file|registers[19][17]~q ),
	.datae(!\reg_file|registers[31][17]~q ),
	.dataf(!\reg_file|registers[27][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~3 .extended_lut = "off";
defparam \reg_file|Mux14~3 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N55
dffeas \reg_file|registers[29][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][17] .is_wysiwyg = "true";
defparam \reg_file|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N13
dffeas \reg_file|registers[25][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][17] .is_wysiwyg = "true";
defparam \reg_file|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N41
dffeas \reg_file|registers[21][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][17] .is_wysiwyg = "true";
defparam \reg_file|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N13
dffeas \reg_file|registers[17][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][17] .is_wysiwyg = "true";
defparam \reg_file|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N39
cyclonev_lcell_comb \reg_file|Mux14~1 (
// Equation(s):
// \reg_file|Mux14~1_combout  = ( \reg_file|registers[21][17]~q  & ( \reg_file|registers[17][17]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[25][17]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[29][17]~q ))) ) 
// ) ) # ( !\reg_file|registers[21][17]~q  & ( \reg_file|registers[17][17]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[25][17]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[29][17]~q )))) ) ) ) # ( \reg_file|registers[21][17]~q  & ( !\reg_file|registers[17][17]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[25][17]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[29][17]~q )))) ) ) ) # ( !\reg_file|registers[21][17]~q  & ( !\reg_file|registers[17][17]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[25][17]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[29][17]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[29][17]~q ),
	.datac(!\reg_file|registers[25][17]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[21][17]~q ),
	.dataf(!\reg_file|registers[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~1 .extended_lut = "off";
defparam \reg_file|Mux14~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_file|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N36
cyclonev_lcell_comb \reg_file|Mux14~4 (
// Equation(s):
// \reg_file|Mux14~4_combout  = ( \reg_file|Mux14~3_combout  & ( \reg_file|Mux14~1_combout  & ( ((!sinstruction_IFID[22] & ((\reg_file|Mux14~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux14~2_combout ))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|Mux14~3_combout  & ( \reg_file|Mux14~1_combout  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|Mux14~0_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux14~2_combout  & ((!sinstruction_IFID[21])))) ) ) ) # ( 
// \reg_file|Mux14~3_combout  & ( !\reg_file|Mux14~1_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux14~0_combout  & !sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|Mux14~2_combout ))) ) ) ) # ( 
// !\reg_file|Mux14~3_combout  & ( !\reg_file|Mux14~1_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux14~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux14~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux14~2_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux14~0_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux14~3_combout ),
	.dataf(!\reg_file|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~4 .extended_lut = "off";
defparam \reg_file|Mux14~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg_file|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N57
cyclonev_lcell_comb \reg_file|registers[12][17]~feeder (
// Equation(s):
// \reg_file|registers[12][17]~feeder_combout  = \mux_jal|output[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[17]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N59
dffeas \reg_file|registers[12][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][17] .is_wysiwyg = "true";
defparam \reg_file|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N14
dffeas \reg_file|registers[14][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][17] .is_wysiwyg = "true";
defparam \reg_file|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N56
dffeas \reg_file|registers[13][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][17] .is_wysiwyg = "true";
defparam \reg_file|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N50
dffeas \reg_file|registers[15][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][17] .is_wysiwyg = "true";
defparam \reg_file|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N21
cyclonev_lcell_comb \reg_file|Mux14~7 (
// Equation(s):
// \reg_file|Mux14~7_combout  = ( \reg_file|registers[13][17]~q  & ( \reg_file|registers[15][17]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[12][17]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][17]~q )))) # (sinstruction_IFID[21]) ) ) 
// ) # ( !\reg_file|registers[13][17]~q  & ( \reg_file|registers[15][17]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][17]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][17]~q ))))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[13][17]~q  & ( !\reg_file|registers[15][17]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][17]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][17]~q 
// ))))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[13][17]~q  & ( !\reg_file|registers[15][17]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][17]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[14][17]~q ))))) ) ) )

	.dataa(!\reg_file|registers[12][17]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[14][17]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[13][17]~q ),
	.dataf(!\reg_file|registers[15][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~7 .extended_lut = "off";
defparam \reg_file|Mux14~7 .lut_mask = 64'h440C770C443F773F;
defparam \reg_file|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N32
dffeas \reg_file|registers[2][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][17] .is_wysiwyg = "true";
defparam \reg_file|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y19_N26
dffeas \reg_file|registers[3][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][17] .is_wysiwyg = "true";
defparam \reg_file|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N19
dffeas \reg_file|registers[1][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][17] .is_wysiwyg = "true";
defparam \reg_file|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N15
cyclonev_lcell_comb \reg_file|registers[0][17]~feeder (
// Equation(s):
// \reg_file|registers[0][17]~feeder_combout  = ( \mux_jal|output[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N17
dffeas \reg_file|registers[0][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][17] .is_wysiwyg = "true";
defparam \reg_file|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N18
cyclonev_lcell_comb \reg_file|Mux14~6 (
// Equation(s):
// \reg_file|Mux14~6_combout  = ( \reg_file|registers[1][17]~q  & ( \reg_file|registers[0][17]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[2][17]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[3][17]~q )))) ) ) ) 
// # ( !\reg_file|registers[1][17]~q  & ( \reg_file|registers[0][17]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][17]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[3][17]~q ))))) ) ) ) # ( \reg_file|registers[1][17]~q  & ( !\reg_file|registers[0][17]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][17]~q 
// )) # (sinstruction_IFID[21] & ((\reg_file|registers[3][17]~q ))))) ) ) ) # ( !\reg_file|registers[1][17]~q  & ( !\reg_file|registers[0][17]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[2][17]~q )) # 
// (sinstruction_IFID[21] & ((\reg_file|registers[3][17]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[2][17]~q ),
	.datac(!\reg_file|registers[3][17]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[1][17]~q ),
	.dataf(!\reg_file|registers[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~6 .extended_lut = "off";
defparam \reg_file|Mux14~6 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_file|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y15_N17
dffeas \reg_file|registers[7][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][17] .is_wysiwyg = "true";
defparam \reg_file|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N0
cyclonev_lcell_comb \reg_file|registers[6][17]~feeder (
// Equation(s):
// \reg_file|registers[6][17]~feeder_combout  = ( \mux_jal|output[17]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[6][17]~feeder .extended_lut = "off";
defparam \reg_file|registers[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y19_N2
dffeas \reg_file|registers[6][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][17] .is_wysiwyg = "true";
defparam \reg_file|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y20_N35
dffeas \reg_file|registers[4][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][17] .is_wysiwyg = "true";
defparam \reg_file|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N37
dffeas \reg_file|registers[5][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][17] .is_wysiwyg = "true";
defparam \reg_file|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N57
cyclonev_lcell_comb \reg_file|Mux14~8 (
// Equation(s):
// \reg_file|Mux14~8_combout  = ( \reg_file|registers[4][17]~q  & ( \reg_file|registers[5][17]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[6][17]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][17]~q ))) ) ) ) 
// # ( !\reg_file|registers[4][17]~q  & ( \reg_file|registers[5][17]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][17]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[7][17]~q )))) ) ) ) # ( \reg_file|registers[4][17]~q  & ( !\reg_file|registers[5][17]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][17]~q ))) 
// # (sinstruction_IFID[21] & (\reg_file|registers[7][17]~q )))) ) ) ) # ( !\reg_file|registers[4][17]~q  & ( !\reg_file|registers[5][17]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][17]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[7][17]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[7][17]~q ),
	.datad(!\reg_file|registers[6][17]~q ),
	.datae(!\reg_file|registers[4][17]~q ),
	.dataf(!\reg_file|registers[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~8 .extended_lut = "off";
defparam \reg_file|Mux14~8 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y18_N41
dffeas \reg_file|registers[10][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][17] .is_wysiwyg = "true";
defparam \reg_file|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N23
dffeas \reg_file|registers[11][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][17] .is_wysiwyg = "true";
defparam \reg_file|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y18_N5
dffeas \reg_file|registers[8][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][17] .is_wysiwyg = "true";
defparam \reg_file|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N14
dffeas \reg_file|registers[9][17] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[17]~17_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][17] .is_wysiwyg = "true";
defparam \reg_file|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N27
cyclonev_lcell_comb \reg_file|Mux14~5 (
// Equation(s):
// \reg_file|Mux14~5_combout  = ( \reg_file|registers[8][17]~q  & ( \reg_file|registers[9][17]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][17]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][17]~q )))) ) ) 
// ) # ( !\reg_file|registers[8][17]~q  & ( \reg_file|registers[9][17]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][17]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[11][17]~q ))))) ) ) ) # ( \reg_file|registers[8][17]~q  & ( !\reg_file|registers[9][17]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][17]~q 
// )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][17]~q ))))) ) ) ) # ( !\reg_file|registers[8][17]~q  & ( !\reg_file|registers[9][17]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][17]~q )) # 
// (sinstruction_IFID[21] & ((\reg_file|registers[11][17]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[10][17]~q ),
	.datad(!\reg_file|registers[11][17]~q ),
	.datae(!\reg_file|registers[8][17]~q ),
	.dataf(!\reg_file|registers[9][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~5 .extended_lut = "off";
defparam \reg_file|Mux14~5 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_file|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N45
cyclonev_lcell_comb \reg_file|Mux14~9 (
// Equation(s):
// \reg_file|Mux14~9_combout  = ( \reg_file|Mux14~8_combout  & ( \reg_file|Mux14~5_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|Mux14~6_combout )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|Mux14~7_combout ))) ) ) ) # ( !\reg_file|Mux14~8_combout  & ( \reg_file|Mux14~5_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux14~6_combout  & !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|Mux14~7_combout ))) ) ) ) # ( \reg_file|Mux14~8_combout  & ( !\reg_file|Mux14~5_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|Mux14~6_combout )))) # (sinstruction_IFID[24] & (\reg_file|Mux14~7_combout  & 
// ((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|Mux14~8_combout  & ( !\reg_file|Mux14~5_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux14~6_combout  & !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|Mux14~7_combout  & 
// ((sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|Mux14~7_combout ),
	.datab(!\reg_file|Mux14~6_combout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|Mux14~8_combout ),
	.dataf(!\reg_file|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~9 .extended_lut = "off";
defparam \reg_file|Mux14~9 .lut_mask = 64'h300530F53F053FF5;
defparam \reg_file|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N54
cyclonev_lcell_comb \reg_file|Mux14~10 (
// Equation(s):
// \reg_file|Mux14~10_combout  = ( \reg_file|Mux14~4_combout  & ( \reg_file|Mux14~9_combout  ) ) # ( !\reg_file|Mux14~4_combout  & ( \reg_file|Mux14~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux14~4_combout  & ( !\reg_file|Mux14~9_combout  & 
// ( sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux14~4_combout ),
	.dataf(!\reg_file|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~10 .extended_lut = "off";
defparam \reg_file|Mux14~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \reg_file|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N55
dffeas \sreaddata1_IDEX[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux14~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[17] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N37
dffeas \pc_mips|pc_output[17] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[17]~17_combout ),
	.asdata(sreaddata1_IDEX[17]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[17] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \pc_mips|pc_output [17] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \pc_mips|pc_output [17] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!\pc_mips|pc_output [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N50
dffeas \spc_IFID[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[18] .is_wysiwyg = "true";
defparam \spc_IFID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N41
dffeas \spc_IDEX[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[18] .is_wysiwyg = "true";
defparam \spc_IDEX[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( (!\sjump_IDEX~q  & ((sinstruction_IFID[15]))) # (\sjump_IDEX~q  & (sinstruction_IFID[16])) ) + ( (!\sjump_IDEX~q  & (\Add0~65_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[18]))) ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( (!\sjump_IDEX~q  & ((sinstruction_IFID[15]))) # (\sjump_IDEX~q  & (sinstruction_IFID[16])) ) + ( (!\sjump_IDEX~q  & (\Add0~65_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[18]))) ) + ( \Add1~62  ))

	.dataa(!sinstruction_IFID[16]),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~65_sumout ),
	.datad(!sinstruction_IFID[15]),
	.datae(gnd),
	.dataf(!spc_IFID[18]),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F3C0000011DD;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N9
cyclonev_lcell_comb \mux_jr|output[18]~18 (
// Equation(s):
// \mux_jr|output[18]~18_combout  = ( \Add1~65_sumout  & ( \reset_stages~0_combout  & ( (spc_IDEX[18]) # (\sjump_IDEX~q ) ) ) ) # ( !\Add1~65_sumout  & ( \reset_stages~0_combout  & ( (!\sjump_IDEX~q  & spc_IDEX[18]) ) ) ) # ( \Add1~65_sumout  & ( 
// !\reset_stages~0_combout  ) )

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!spc_IDEX[18]),
	.datad(gnd),
	.datae(!\Add1~65_sumout ),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[18]~18 .extended_lut = "off";
defparam \mux_jr|output[18]~18 .lut_mask = 64'h0000FFFF0A0A5F5F;
defparam \mux_jr|output[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N17
dffeas \spc_EXMEM[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[18] .is_wysiwyg = "true";
defparam \spc_EXMEM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N19
dffeas \spc_MEMWB[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[18]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[18] .is_wysiwyg = "true";
defparam \spc_MEMWB[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N36
cyclonev_lcell_comb \mux_jal|output[18]~18 (
// Equation(s):
// \mux_jal|output[18]~18_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[18]) ) ) # ( !\alu_main|Result [16] & ( (\sjal_MEMWB~q  & spc_MEMWB[18]) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(!spc_MEMWB[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[18]~18 .extended_lut = "off";
defparam \mux_jal|output[18]~18 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mux_jal|output[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N43
dffeas \reg_file|registers[27][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][18] .is_wysiwyg = "true";
defparam \reg_file|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N20
dffeas \reg_file|registers[31][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][18] .is_wysiwyg = "true";
defparam \reg_file|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N24
cyclonev_lcell_comb \reg_file|registers[19][18]~feeder (
// Equation(s):
// \reg_file|registers[19][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N25
dffeas \reg_file|registers[19][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][18] .is_wysiwyg = "true";
defparam \reg_file|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N45
cyclonev_lcell_comb \reg_file|registers[23][18]~feeder (
// Equation(s):
// \reg_file|registers[23][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N47
dffeas \reg_file|registers[23][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][18] .is_wysiwyg = "true";
defparam \reg_file|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N3
cyclonev_lcell_comb \reg_file|Mux13~3 (
// Equation(s):
// \reg_file|Mux13~3_combout  = ( \reg_file|registers[19][18]~q  & ( \reg_file|registers[23][18]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[27][18]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[31][18]~q )))) ) 
// ) ) # ( !\reg_file|registers[19][18]~q  & ( \reg_file|registers[23][18]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23])) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[27][18]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[31][18]~q ))))) ) ) ) # ( \reg_file|registers[19][18]~q  & ( !\reg_file|registers[23][18]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23])) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[27][18]~q 
// )) # (sinstruction_IFID[23] & ((\reg_file|registers[31][18]~q ))))) ) ) ) # ( !\reg_file|registers[19][18]~q  & ( !\reg_file|registers[23][18]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[27][18]~q )) # 
// (sinstruction_IFID[23] & ((\reg_file|registers[31][18]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[27][18]~q ),
	.datad(!\reg_file|registers[31][18]~q ),
	.datae(!\reg_file|registers[19][18]~q ),
	.dataf(!\reg_file|registers[23][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~3 .extended_lut = "off";
defparam \reg_file|Mux13~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_file|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y18_N5
dffeas \reg_file|registers[25][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][18] .is_wysiwyg = "true";
defparam \reg_file|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N50
dffeas \reg_file|registers[21][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][18] .is_wysiwyg = "true";
defparam \reg_file|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N55
dffeas \reg_file|registers[29][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][18] .is_wysiwyg = "true";
defparam \reg_file|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N48
cyclonev_lcell_comb \reg_file|registers[17][18]~feeder (
// Equation(s):
// \reg_file|registers[17][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y18_N50
dffeas \reg_file|registers[17][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][18] .is_wysiwyg = "true";
defparam \reg_file|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N12
cyclonev_lcell_comb \reg_file|Mux13~1 (
// Equation(s):
// \reg_file|Mux13~1_combout  = ( \reg_file|registers[29][18]~q  & ( \reg_file|registers[17][18]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[25][18]~q ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # 
// (\reg_file|registers[21][18]~q )))) ) ) ) # ( !\reg_file|registers[29][18]~q  & ( \reg_file|registers[17][18]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[25][18]~q ))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[21][18]~q  & !sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[29][18]~q  & ( !\reg_file|registers[17][18]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[25][18]~q  & ((sinstruction_IFID[24])))) # 
// (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[21][18]~q )))) ) ) ) # ( !\reg_file|registers[29][18]~q  & ( !\reg_file|registers[17][18]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[25][18]~q  & 
// ((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((\reg_file|registers[21][18]~q  & !sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[25][18]~q ),
	.datab(!\reg_file|registers[21][18]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[29][18]~q ),
	.dataf(!\reg_file|registers[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~1 .extended_lut = "off";
defparam \reg_file|Mux13~1 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N30
cyclonev_lcell_comb \reg_file|registers[16][18]~feeder (
// Equation(s):
// \reg_file|registers[16][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N31
dffeas \reg_file|registers[16][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][18] .is_wysiwyg = "true";
defparam \reg_file|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N2
dffeas \reg_file|registers[28][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][18] .is_wysiwyg = "true";
defparam \reg_file|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N3
cyclonev_lcell_comb \reg_file|registers[24][18]~feeder (
// Equation(s):
// \reg_file|registers[24][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N4
dffeas \reg_file|registers[24][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][18] .is_wysiwyg = "true";
defparam \reg_file|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N35
dffeas \reg_file|registers[20][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][18] .is_wysiwyg = "true";
defparam \reg_file|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N30
cyclonev_lcell_comb \reg_file|Mux13~0 (
// Equation(s):
// \reg_file|Mux13~0_combout  = ( \reg_file|registers[24][18]~q  & ( \reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[16][18]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|registers[28][18]~q )))) ) ) ) # ( !\reg_file|registers[24][18]~q  & ( \reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[16][18]~q  & ((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24]) # (\reg_file|registers[28][18]~q )))) ) ) ) # ( \reg_file|registers[24][18]~q  & ( !\reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[16][18]~q ))) # 
// (sinstruction_IFID[23] & (((\reg_file|registers[28][18]~q  & sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[24][18]~q  & ( !\reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[16][18]~q  & 
// ((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((\reg_file|registers[28][18]~q  & sinstruction_IFID[24])))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[16][18]~q ),
	.datac(!\reg_file|registers[28][18]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[24][18]~q ),
	.dataf(!\reg_file|registers[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~0 .extended_lut = "off";
defparam \reg_file|Mux13~0 .lut_mask = 64'h220522AF770577AF;
defparam \reg_file|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N44
dffeas \reg_file|registers[30][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][18] .is_wysiwyg = "true";
defparam \reg_file|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N48
cyclonev_lcell_comb \reg_file|registers[18][18]~feeder (
// Equation(s):
// \reg_file|registers[18][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N50
dffeas \reg_file|registers[18][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][18] .is_wysiwyg = "true";
defparam \reg_file|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N1
dffeas \reg_file|registers[22][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][18] .is_wysiwyg = "true";
defparam \reg_file|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N55
dffeas \reg_file|registers[26][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][18] .is_wysiwyg = "true";
defparam \reg_file|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N45
cyclonev_lcell_comb \reg_file|Mux13~2 (
// Equation(s):
// \reg_file|Mux13~2_combout  = ( \reg_file|registers[22][18]~q  & ( \reg_file|registers[26][18]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[18][18]~q ) # (sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[30][18]~q ))) ) ) ) # ( !\reg_file|registers[22][18]~q  & ( \reg_file|registers[26][18]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[18][18]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])) # (\reg_file|registers[30][18]~q ))) ) ) ) # ( \reg_file|registers[22][18]~q  & ( !\reg_file|registers[26][18]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[18][18]~q ) # (sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (\reg_file|registers[30][18]~q  & (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|registers[22][18]~q  & ( !\reg_file|registers[26][18]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[18][18]~q )))) 
// # (sinstruction_IFID[24] & (\reg_file|registers[30][18]~q  & (sinstruction_IFID[23]))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[30][18]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[18][18]~q ),
	.datae(!\reg_file|registers[22][18]~q ),
	.dataf(!\reg_file|registers[26][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~2 .extended_lut = "off";
defparam \reg_file|Mux13~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_file|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N12
cyclonev_lcell_comb \reg_file|Mux13~4 (
// Equation(s):
// \reg_file|Mux13~4_combout  = ( \reg_file|Mux13~0_combout  & ( \reg_file|Mux13~2_combout  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|Mux13~1_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux13~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux13~0_combout  & ( \reg_file|Mux13~2_combout  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux13~1_combout ))) # (sinstruction_IFID[22] & 
// (\reg_file|Mux13~3_combout )))) ) ) ) # ( \reg_file|Mux13~0_combout  & ( !\reg_file|Mux13~2_combout  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux13~1_combout ))) # 
// (sinstruction_IFID[22] & (\reg_file|Mux13~3_combout )))) ) ) ) # ( !\reg_file|Mux13~0_combout  & ( !\reg_file|Mux13~2_combout  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux13~1_combout ))) # (sinstruction_IFID[22] & 
// (\reg_file|Mux13~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux13~3_combout ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux13~1_combout ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|Mux13~0_combout ),
	.dataf(!\reg_file|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~4 .extended_lut = "off";
defparam \reg_file|Mux13~4 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_file|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N43
dffeas \reg_file|registers[2][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][18] .is_wysiwyg = "true";
defparam \reg_file|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N3
cyclonev_lcell_comb \reg_file|registers[1][18]~feeder (
// Equation(s):
// \reg_file|registers[1][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N5
dffeas \reg_file|registers[1][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][18] .is_wysiwyg = "true";
defparam \reg_file|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N6
cyclonev_lcell_comb \reg_file|registers[0][18]~feeder (
// Equation(s):
// \reg_file|registers[0][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N8
dffeas \reg_file|registers[0][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][18] .is_wysiwyg = "true";
defparam \reg_file|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N23
dffeas \reg_file|registers[3][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][18] .is_wysiwyg = "true";
defparam \reg_file|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N24
cyclonev_lcell_comb \reg_file|Mux13~6 (
// Equation(s):
// \reg_file|Mux13~6_combout  = ( \reg_file|registers[3][18]~q  & ( sinstruction_IFID[22] & ( (\reg_file|registers[2][18]~q ) # (sinstruction_IFID[21]) ) ) ) # ( !\reg_file|registers[3][18]~q  & ( sinstruction_IFID[22] & ( (!sinstruction_IFID[21] & 
// \reg_file|registers[2][18]~q ) ) ) ) # ( \reg_file|registers[3][18]~q  & ( !sinstruction_IFID[22] & ( (!sinstruction_IFID[21] & ((\reg_file|registers[0][18]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][18]~q )) ) ) ) # ( 
// !\reg_file|registers[3][18]~q  & ( !sinstruction_IFID[22] & ( (!sinstruction_IFID[21] & ((\reg_file|registers[0][18]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[1][18]~q )) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[2][18]~q ),
	.datac(!\reg_file|registers[1][18]~q ),
	.datad(!\reg_file|registers[0][18]~q ),
	.datae(!\reg_file|registers[3][18]~q ),
	.dataf(!sinstruction_IFID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~6 .extended_lut = "off";
defparam \reg_file|Mux13~6 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N0
cyclonev_lcell_comb \reg_file|registers[9][18]~feeder (
// Equation(s):
// \reg_file|registers[9][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N2
dffeas \reg_file|registers[9][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][18] .is_wysiwyg = "true";
defparam \reg_file|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y20_N32
dffeas \reg_file|registers[11][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][18] .is_wysiwyg = "true";
defparam \reg_file|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N55
dffeas \reg_file|registers[10][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][18] .is_wysiwyg = "true";
defparam \reg_file|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N23
dffeas \reg_file|registers[8][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][18] .is_wysiwyg = "true";
defparam \reg_file|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N24
cyclonev_lcell_comb \reg_file|Mux13~5 (
// Equation(s):
// \reg_file|Mux13~5_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[8][18]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[10][18]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[11][18]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( 
// \reg_file|registers[8][18]~q  & ( (!sinstruction_IFID[21]) # (\reg_file|registers[9][18]~q ) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[8][18]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[10][18]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[11][18]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( !\reg_file|registers[8][18]~q  & ( (\reg_file|registers[9][18]~q  & sinstruction_IFID[21]) ) ) )

	.dataa(!\reg_file|registers[9][18]~q ),
	.datab(!\reg_file|registers[11][18]~q ),
	.datac(!\reg_file|registers[10][18]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~5 .extended_lut = "off";
defparam \reg_file|Mux13~5 .lut_mask = 64'h00550F33FF550F33;
defparam \reg_file|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y17_N11
dffeas \reg_file|registers[13][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][18] .is_wysiwyg = "true";
defparam \reg_file|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N44
dffeas \reg_file|registers[15][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][18] .is_wysiwyg = "true";
defparam \reg_file|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N50
dffeas \reg_file|registers[14][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][18] .is_wysiwyg = "true";
defparam \reg_file|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N27
cyclonev_lcell_comb \reg_file|registers[12][18]~feeder (
// Equation(s):
// \reg_file|registers[12][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N28
dffeas \reg_file|registers[12][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][18] .is_wysiwyg = "true";
defparam \reg_file|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N39
cyclonev_lcell_comb \reg_file|Mux13~7 (
// Equation(s):
// \reg_file|Mux13~7_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[12][18]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[13][18]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[15][18]~q ))) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|registers[12][18]~q  & ( (!sinstruction_IFID[22]) # (\reg_file|registers[14][18]~q ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[12][18]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[13][18]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[15][18]~q ))) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|registers[12][18]~q  & ( (sinstruction_IFID[22] & \reg_file|registers[14][18]~q ) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[13][18]~q ),
	.datac(!\reg_file|registers[15][18]~q ),
	.datad(!\reg_file|registers[14][18]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~7 .extended_lut = "off";
defparam \reg_file|Mux13~7 .lut_mask = 64'h00552727AAFF2727;
defparam \reg_file|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N48
cyclonev_lcell_comb \reg_file|registers[7][18]~feeder (
// Equation(s):
// \reg_file|registers[7][18]~feeder_combout  = ( \mux_jal|output[18]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[18]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][18]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N50
dffeas \reg_file|registers[7][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][18] .is_wysiwyg = "true";
defparam \reg_file|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N44
dffeas \reg_file|registers[6][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][18] .is_wysiwyg = "true";
defparam \reg_file|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N5
dffeas \reg_file|registers[5][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][18] .is_wysiwyg = "true";
defparam \reg_file|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N29
dffeas \reg_file|registers[4][18] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[18]~18_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][18] .is_wysiwyg = "true";
defparam \reg_file|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N24
cyclonev_lcell_comb \reg_file|Mux13~8 (
// Equation(s):
// \reg_file|Mux13~8_combout  = ( \reg_file|registers[5][18]~q  & ( \reg_file|registers[4][18]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[6][18]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][18]~q ))) ) ) ) 
// # ( !\reg_file|registers[5][18]~q  & ( \reg_file|registers[4][18]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[6][18]~q )))) # (sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[7][18]~q ))) ) ) ) 
// # ( \reg_file|registers[5][18]~q  & ( !\reg_file|registers[4][18]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & ((\reg_file|registers[6][18]~q )))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[7][18]~q )))) ) ) 
// ) # ( !\reg_file|registers[5][18]~q  & ( !\reg_file|registers[4][18]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][18]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][18]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[7][18]~q ),
	.datad(!\reg_file|registers[6][18]~q ),
	.datae(!\reg_file|registers[5][18]~q ),
	.dataf(!\reg_file|registers[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~8 .extended_lut = "off";
defparam \reg_file|Mux13~8 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N51
cyclonev_lcell_comb \reg_file|Mux13~9 (
// Equation(s):
// \reg_file|Mux13~9_combout  = ( \reg_file|Mux13~7_combout  & ( \reg_file|Mux13~8_combout  & ( ((!sinstruction_IFID[24] & (\reg_file|Mux13~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux13~5_combout )))) # (sinstruction_IFID[23]) ) ) ) # ( 
// !\reg_file|Mux13~7_combout  & ( \reg_file|Mux13~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux13~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux13~5_combout ))))) # (sinstruction_IFID[23] & 
// (!sinstruction_IFID[24])) ) ) ) # ( \reg_file|Mux13~7_combout  & ( !\reg_file|Mux13~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux13~6_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux13~5_combout ))))) # 
// (sinstruction_IFID[23] & (sinstruction_IFID[24])) ) ) ) # ( !\reg_file|Mux13~7_combout  & ( !\reg_file|Mux13~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux13~6_combout )) # (sinstruction_IFID[24] & 
// ((\reg_file|Mux13~5_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux13~6_combout ),
	.datad(!\reg_file|Mux13~5_combout ),
	.datae(!\reg_file|Mux13~7_combout ),
	.dataf(!\reg_file|Mux13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~9 .extended_lut = "off";
defparam \reg_file|Mux13~9 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N39
cyclonev_lcell_comb \reg_file|Mux13~10 (
// Equation(s):
// \reg_file|Mux13~10_combout  = ( \reg_file|Mux13~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux13~4_combout ) ) ) # ( !\reg_file|Mux13~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux13~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux13~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~10 .extended_lut = "off";
defparam \reg_file|Mux13~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N40
dffeas \sreaddata1_IDEX[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux13~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[18] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N10
dffeas \pc_mips|pc_output[18] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[18]~18_combout ),
	.asdata(sreaddata1_IDEX[18]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[18] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \pc_mips|pc_output [18] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \pc_mips|pc_output [18] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N59
dffeas \spc_IFID[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[19] .is_wysiwyg = "true";
defparam \spc_IFID[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N5
dffeas \spc_IDEX[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[19] .is_wysiwyg = "true";
defparam \spc_IDEX[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N51
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( (\sjump_IDEX~q  & sinstruction_IFID[17]) ) + ( (!\sjump_IDEX~q  & (\Add0~69_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[19]))) ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( (\sjump_IDEX~q  & sinstruction_IFID[17]) ) + ( (!\sjump_IDEX~q  & (\Add0~69_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[19]))) ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~69_sumout ),
	.datad(!sinstruction_IFID[17]),
	.datae(gnd),
	.dataf(!spc_IFID[19]),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F3C000000033;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N9
cyclonev_lcell_comb \mux_jr|output[19]~19 (
// Equation(s):
// \mux_jr|output[19]~19_combout  = ( \sjump_IDEX~q  & ( \Add1~69_sumout  ) ) # ( !\sjump_IDEX~q  & ( (!\reset_stages~0_combout  & ((\Add1~69_sumout ))) # (\reset_stages~0_combout  & (spc_IDEX[19])) ) )

	.dataa(gnd),
	.datab(!\reset_stages~0_combout ),
	.datac(!spc_IDEX[19]),
	.datad(!\Add1~69_sumout ),
	.datae(gnd),
	.dataf(!\sjump_IDEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[19]~19 .extended_lut = "off";
defparam \mux_jr|output[19]~19 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \mux_jr|output[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N56
dffeas \spc_EXMEM[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[19] .is_wysiwyg = "true";
defparam \spc_EXMEM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N50
dffeas \spc_MEMWB[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[19]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[19] .is_wysiwyg = "true";
defparam \spc_MEMWB[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N57
cyclonev_lcell_comb \mux_jal|output[19]~19 (
// Equation(s):
// \mux_jal|output[19]~19_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[19]) ) ) # ( !\alu_main|Result [16] & ( (spc_MEMWB[19] & \sjal_MEMWB~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_MEMWB[19]),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[19]~19 .extended_lut = "off";
defparam \mux_jal|output[19]~19 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux_jal|output[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N19
dffeas \reg_file|registers[28][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][19] .is_wysiwyg = "true";
defparam \reg_file|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N32
dffeas \reg_file|registers[20][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][19] .is_wysiwyg = "true";
defparam \reg_file|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N8
dffeas \reg_file|registers[24][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][19] .is_wysiwyg = "true";
defparam \reg_file|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N18
cyclonev_lcell_comb \reg_file|registers[16][19]~feeder (
// Equation(s):
// \reg_file|registers[16][19]~feeder_combout  = ( \mux_jal|output[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][19]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N19
dffeas \reg_file|registers[16][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][19] .is_wysiwyg = "true";
defparam \reg_file|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N33
cyclonev_lcell_comb \reg_file|Mux12~0 (
// Equation(s):
// \reg_file|Mux12~0_combout  = ( \reg_file|registers[24][19]~q  & ( \reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[20][19]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][19]~q ))) ) 
// ) ) # ( !\reg_file|registers[24][19]~q  & ( \reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[20][19]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[28][19]~q )))) ) ) ) # ( \reg_file|registers[24][19]~q  & ( !\reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[20][19]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][19]~q )))) ) ) ) # ( !\reg_file|registers[24][19]~q  & ( !\reg_file|registers[16][19]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[20][19]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][19]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[28][19]~q ),
	.datac(!\reg_file|registers[20][19]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[24][19]~q ),
	.dataf(!\reg_file|registers[16][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~0 .extended_lut = "off";
defparam \reg_file|Mux12~0 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_file|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y16_N14
dffeas \reg_file|registers[21][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][19] .is_wysiwyg = "true";
defparam \reg_file|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N49
dffeas \reg_file|registers[29][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][19] .is_wysiwyg = "true";
defparam \reg_file|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N18
cyclonev_lcell_comb \reg_file|registers[17][19]~feeder (
// Equation(s):
// \reg_file|registers[17][19]~feeder_combout  = ( \mux_jal|output[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][19]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N20
dffeas \reg_file|registers[17][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][19] .is_wysiwyg = "true";
defparam \reg_file|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N56
dffeas \reg_file|registers[25][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][19] .is_wysiwyg = "true";
defparam \reg_file|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N15
cyclonev_lcell_comb \reg_file|Mux12~1 (
// Equation(s):
// \reg_file|Mux12~1_combout  = ( \reg_file|registers[25][19]~q  & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & (\reg_file|registers[21][19]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][19]~q ))) ) ) ) # ( !\reg_file|registers[25][19]~q 
//  & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & (\reg_file|registers[21][19]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][19]~q ))) ) ) ) # ( \reg_file|registers[25][19]~q  & ( !sinstruction_IFID[23] & ( 
// (\reg_file|registers[17][19]~q ) # (sinstruction_IFID[24]) ) ) ) # ( !\reg_file|registers[25][19]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & \reg_file|registers[17][19]~q ) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[21][19]~q ),
	.datac(!\reg_file|registers[29][19]~q ),
	.datad(!\reg_file|registers[17][19]~q ),
	.datae(!\reg_file|registers[25][19]~q ),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~1 .extended_lut = "off";
defparam \reg_file|Mux12~1 .lut_mask = 64'h00AA55FF27272727;
defparam \reg_file|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N14
dffeas \reg_file|registers[31][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][19] .is_wysiwyg = "true";
defparam \reg_file|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N8
dffeas \reg_file|registers[19][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][19] .is_wysiwyg = "true";
defparam \reg_file|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N26
dffeas \reg_file|registers[27][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][19] .is_wysiwyg = "true";
defparam \reg_file|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N7
dffeas \reg_file|registers[23][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][19] .is_wysiwyg = "true";
defparam \reg_file|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N15
cyclonev_lcell_comb \reg_file|Mux12~3 (
// Equation(s):
// \reg_file|Mux12~3_combout  = ( \reg_file|registers[27][19]~q  & ( \reg_file|registers[23][19]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[19][19]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # 
// ((\reg_file|registers[31][19]~q )))) ) ) ) # ( !\reg_file|registers[27][19]~q  & ( \reg_file|registers[23][19]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[19][19]~q )))) # (sinstruction_IFID[23] & 
// ((!sinstruction_IFID[24]) # ((\reg_file|registers[31][19]~q )))) ) ) ) # ( \reg_file|registers[27][19]~q  & ( !\reg_file|registers[23][19]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[19][19]~q )) # (sinstruction_IFID[24]))) # 
// (sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[31][19]~q ))) ) ) ) # ( !\reg_file|registers[27][19]~q  & ( !\reg_file|registers[23][19]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[19][19]~q )))) 
// # (sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[31][19]~q ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[31][19]~q ),
	.datad(!\reg_file|registers[19][19]~q ),
	.datae(!\reg_file|registers[27][19]~q ),
	.dataf(!\reg_file|registers[23][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~3 .extended_lut = "off";
defparam \reg_file|Mux12~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y17_N17
dffeas \reg_file|registers[30][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][19] .is_wysiwyg = "true";
defparam \reg_file|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N37
dffeas \reg_file|registers[18][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][19] .is_wysiwyg = "true";
defparam \reg_file|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N48
cyclonev_lcell_comb \reg_file|registers[22][19]~feeder (
// Equation(s):
// \reg_file|registers[22][19]~feeder_combout  = \mux_jal|output[19]~19_combout 

	.dataa(!\mux_jal|output[19]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][19]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][19]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N50
dffeas \reg_file|registers[22][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][19] .is_wysiwyg = "true";
defparam \reg_file|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N10
dffeas \reg_file|registers[26][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][19] .is_wysiwyg = "true";
defparam \reg_file|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y17_N21
cyclonev_lcell_comb \reg_file|Mux12~2 (
// Equation(s):
// \reg_file|Mux12~2_combout  = ( \reg_file|registers[22][19]~q  & ( \reg_file|registers[26][19]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[18][19]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # 
// ((\reg_file|registers[30][19]~q )))) ) ) ) # ( !\reg_file|registers[22][19]~q  & ( \reg_file|registers[26][19]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[18][19]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & 
// (sinstruction_IFID[24] & (\reg_file|registers[30][19]~q ))) ) ) ) # ( \reg_file|registers[22][19]~q  & ( !\reg_file|registers[26][19]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[18][19]~q )))) # (sinstruction_IFID[23] 
// & ((!sinstruction_IFID[24]) # ((\reg_file|registers[30][19]~q )))) ) ) ) # ( !\reg_file|registers[22][19]~q  & ( !\reg_file|registers[26][19]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[18][19]~q )))) # 
// (sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[30][19]~q ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[30][19]~q ),
	.datad(!\reg_file|registers[18][19]~q ),
	.datae(!\reg_file|registers[22][19]~q ),
	.dataf(!\reg_file|registers[26][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~2 .extended_lut = "off";
defparam \reg_file|Mux12~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N18
cyclonev_lcell_comb \reg_file|Mux12~4 (
// Equation(s):
// \reg_file|Mux12~4_combout  = ( \reg_file|Mux12~3_combout  & ( \reg_file|Mux12~2_combout  & ( ((!sinstruction_IFID[21] & (\reg_file|Mux12~0_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux12~1_combout )))) # (sinstruction_IFID[22]) ) ) ) # ( 
// !\reg_file|Mux12~3_combout  & ( \reg_file|Mux12~2_combout  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux12~0_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux12~1_combout ))))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21])))) ) ) ) # ( \reg_file|Mux12~3_combout  & ( !\reg_file|Mux12~2_combout  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux12~0_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux12~1_combout ))))) # 
// (sinstruction_IFID[22] & (((sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|Mux12~3_combout  & ( !\reg_file|Mux12~2_combout  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux12~0_combout )) # (sinstruction_IFID[21] & 
// ((\reg_file|Mux12~1_combout ))))) ) ) )

	.dataa(!\reg_file|Mux12~0_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|Mux12~1_combout ),
	.datae(!\reg_file|Mux12~3_combout ),
	.dataf(!\reg_file|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~4 .extended_lut = "off";
defparam \reg_file|Mux12~4 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N23
dffeas \reg_file|registers[9][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][19] .is_wysiwyg = "true";
defparam \reg_file|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N14
dffeas \reg_file|registers[8][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][19] .is_wysiwyg = "true";
defparam \reg_file|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N38
dffeas \reg_file|registers[11][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][19] .is_wysiwyg = "true";
defparam \reg_file|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y20_N8
dffeas \reg_file|registers[10][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][19] .is_wysiwyg = "true";
defparam \reg_file|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N39
cyclonev_lcell_comb \reg_file|Mux12~5 (
// Equation(s):
// \reg_file|Mux12~5_combout  = ( \reg_file|registers[11][19]~q  & ( \reg_file|registers[10][19]~q  & ( ((!sinstruction_IFID[21] & ((\reg_file|registers[8][19]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[9][19]~q ))) # (sinstruction_IFID[22]) ) ) ) 
// # ( !\reg_file|registers[11][19]~q  & ( \reg_file|registers[10][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[8][19]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[9][19]~q )))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[11][19]~q  & ( !\reg_file|registers[10][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[8][19]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[9][19]~q 
// )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[11][19]~q  & ( !\reg_file|registers[10][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[8][19]~q ))) # (sinstruction_IFID[21] 
// & (\reg_file|registers[9][19]~q )))) ) ) )

	.dataa(!\reg_file|registers[9][19]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[8][19]~q ),
	.datae(!\reg_file|registers[11][19]~q ),
	.dataf(!\reg_file|registers[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~5 .extended_lut = "off";
defparam \reg_file|Mux12~5 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N41
dffeas \reg_file|registers[5][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][19] .is_wysiwyg = "true";
defparam \reg_file|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N30
cyclonev_lcell_comb \reg_file|registers[4][19]~feeder (
// Equation(s):
// \reg_file|registers[4][19]~feeder_combout  = ( \mux_jal|output[19]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][19]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N32
dffeas \reg_file|registers[4][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][19] .is_wysiwyg = "true";
defparam \reg_file|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N58
dffeas \reg_file|registers[6][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][19] .is_wysiwyg = "true";
defparam \reg_file|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N44
dffeas \reg_file|registers[7][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][19] .is_wysiwyg = "true";
defparam \reg_file|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N57
cyclonev_lcell_comb \reg_file|Mux12~8 (
// Equation(s):
// \reg_file|Mux12~8_combout  = ( \reg_file|registers[6][19]~q  & ( \reg_file|registers[7][19]~q  & ( ((!sinstruction_IFID[21] & ((\reg_file|registers[4][19]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][19]~q ))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[6][19]~q  & ( \reg_file|registers[7][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][19]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][19]~q )))) # (sinstruction_IFID[22] & 
// (((sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[6][19]~q  & ( !\reg_file|registers[7][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][19]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][19]~q 
// )))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[6][19]~q  & ( !\reg_file|registers[7][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][19]~q ))) # (sinstruction_IFID[21] 
// & (\reg_file|registers[5][19]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[5][19]~q ),
	.datac(!\reg_file|registers[4][19]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[6][19]~q ),
	.dataf(!\reg_file|registers[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~8 .extended_lut = "off";
defparam \reg_file|Mux12~8 .lut_mask = 64'h0A225F220A775F77;
defparam \reg_file|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N56
dffeas \reg_file|registers[14][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][19] .is_wysiwyg = "true";
defparam \reg_file|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N29
dffeas \reg_file|registers[12][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][19] .is_wysiwyg = "true";
defparam \reg_file|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N52
dffeas \reg_file|registers[15][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][19] .is_wysiwyg = "true";
defparam \reg_file|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N47
dffeas \reg_file|registers[13][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][19] .is_wysiwyg = "true";
defparam \reg_file|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N51
cyclonev_lcell_comb \reg_file|Mux12~7 (
// Equation(s):
// \reg_file|Mux12~7_combout  = ( \reg_file|registers[15][19]~q  & ( \reg_file|registers[13][19]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[12][19]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[14][19]~q ))) # (sinstruction_IFID[21]) ) ) 
// ) # ( !\reg_file|registers[15][19]~q  & ( \reg_file|registers[13][19]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[12][19]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[14][19]~q  & (!sinstruction_IFID[21]))) 
// ) ) ) # ( \reg_file|registers[15][19]~q  & ( !\reg_file|registers[13][19]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[12][19]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[14][19]~q ))) ) ) ) # ( !\reg_file|registers[15][19]~q  & ( !\reg_file|registers[13][19]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[12][19]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[14][19]~q )))) ) ) )

	.dataa(!\reg_file|registers[14][19]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[12][19]~q ),
	.datae(!\reg_file|registers[15][19]~q ),
	.dataf(!\reg_file|registers[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~7 .extended_lut = "off";
defparam \reg_file|Mux12~7 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N27
cyclonev_lcell_comb \reg_file|registers[1][19]~feeder (
// Equation(s):
// \reg_file|registers[1][19]~feeder_combout  = \mux_jal|output[19]~19_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[19]~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][19]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[1][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N28
dffeas \reg_file|registers[1][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][19] .is_wysiwyg = "true";
defparam \reg_file|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N23
dffeas \reg_file|registers[3][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][19] .is_wysiwyg = "true";
defparam \reg_file|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N35
dffeas \reg_file|registers[0][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][19] .is_wysiwyg = "true";
defparam \reg_file|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y17_N37
dffeas \reg_file|registers[2][19] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[19]~19_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][19] .is_wysiwyg = "true";
defparam \reg_file|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N51
cyclonev_lcell_comb \reg_file|Mux12~6 (
// Equation(s):
// \reg_file|Mux12~6_combout  = ( \reg_file|registers[0][19]~q  & ( \reg_file|registers[2][19]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[1][19]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[3][19]~q )))) ) ) ) 
// # ( !\reg_file|registers[0][19]~q  & ( \reg_file|registers[2][19]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|registers[1][19]~q ))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[3][19]~q )))) ) ) ) 
// # ( \reg_file|registers[0][19]~q  & ( !\reg_file|registers[2][19]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][19]~q )))) # (sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[3][19]~q )))) ) ) 
// ) # ( !\reg_file|registers[0][19]~q  & ( !\reg_file|registers[2][19]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[1][19]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[3][19]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[1][19]~q ),
	.datad(!\reg_file|registers[3][19]~q ),
	.datae(!\reg_file|registers[0][19]~q ),
	.dataf(!\reg_file|registers[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~6 .extended_lut = "off";
defparam \reg_file|Mux12~6 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_file|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N18
cyclonev_lcell_comb \reg_file|Mux12~9 (
// Equation(s):
// \reg_file|Mux12~9_combout  = ( sinstruction_IFID[23] & ( \reg_file|Mux12~6_combout  & ( (!sinstruction_IFID[24] & (\reg_file|Mux12~8_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux12~7_combout ))) ) ) ) # ( !sinstruction_IFID[23] & ( 
// \reg_file|Mux12~6_combout  & ( (!sinstruction_IFID[24]) # (\reg_file|Mux12~5_combout ) ) ) ) # ( sinstruction_IFID[23] & ( !\reg_file|Mux12~6_combout  & ( (!sinstruction_IFID[24] & (\reg_file|Mux12~8_combout )) # (sinstruction_IFID[24] & 
// ((\reg_file|Mux12~7_combout ))) ) ) ) # ( !sinstruction_IFID[23] & ( !\reg_file|Mux12~6_combout  & ( (\reg_file|Mux12~5_combout  & sinstruction_IFID[24]) ) ) )

	.dataa(!\reg_file|Mux12~5_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux12~8_combout ),
	.datad(!\reg_file|Mux12~7_combout ),
	.datae(!sinstruction_IFID[23]),
	.dataf(!\reg_file|Mux12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~9 .extended_lut = "off";
defparam \reg_file|Mux12~9 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \reg_file|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N36
cyclonev_lcell_comb \reg_file|Mux12~10 (
// Equation(s):
// \reg_file|Mux12~10_combout  = ( \reg_file|Mux12~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux12~4_combout ) ) ) # ( !\reg_file|Mux12~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux12~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux12~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux12~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~10 .extended_lut = "off";
defparam \reg_file|Mux12~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N38
dffeas \sreaddata1_IDEX[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux12~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[19] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N10
dffeas \pc_mips|pc_output[19] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[19]~19_combout ),
	.asdata(sreaddata1_IDEX[19]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[19] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \pc_mips|pc_output [19] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( \pc_mips|pc_output [19] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N23
dffeas \spc_IFID[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[20] .is_wysiwyg = "true";
defparam \spc_IFID[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N20
dffeas \spc_IDEX[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[20] .is_wysiwyg = "true";
defparam \spc_IDEX[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (\sjump_IDEX~q  & sinstruction_IFID[18]) ) + ( (!\sjump_IDEX~q  & ((\Add0~73_sumout ))) # (\sjump_IDEX~q  & (spc_IFID[20])) ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( (\sjump_IDEX~q  & sinstruction_IFID[18]) ) + ( (!\sjump_IDEX~q  & ((\Add0~73_sumout ))) # (\sjump_IDEX~q  & (spc_IFID[20])) ) + ( \Add1~70  ))

	.dataa(!spc_IFID[20]),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~73_sumout ),
	.datad(!sinstruction_IFID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000E2E200000033;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N12
cyclonev_lcell_comb \mux_jr|output[20]~20 (
// Equation(s):
// \mux_jr|output[20]~20_combout  = ( \reset_stages~0_combout  & ( (!\sjump_IDEX~q  & (spc_IDEX[20])) # (\sjump_IDEX~q  & ((\Add1~73_sumout ))) ) ) # ( !\reset_stages~0_combout  & ( \Add1~73_sumout  ) )

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!spc_IDEX[20]),
	.datad(!\Add1~73_sumout ),
	.datae(gnd),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[20]~20 .extended_lut = "off";
defparam \mux_jr|output[20]~20 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \mux_jr|output[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N58
dffeas \spc_EXMEM[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[20] .is_wysiwyg = "true";
defparam \spc_EXMEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N2
dffeas \spc_MEMWB[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[20]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[20] .is_wysiwyg = "true";
defparam \spc_MEMWB[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N15
cyclonev_lcell_comb \mux_jal|output[20]~20 (
// Equation(s):
// \mux_jal|output[20]~20_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[20]) ) ) # ( !\alu_main|Result [16] & ( (spc_MEMWB[20] & \sjal_MEMWB~q ) ) )

	.dataa(!spc_MEMWB[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[20]~20 .extended_lut = "off";
defparam \mux_jal|output[20]~20 .lut_mask = 64'h00550055FF55FF55;
defparam \mux_jal|output[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N44
dffeas \reg_file|registers[18][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][20] .is_wysiwyg = "true";
defparam \reg_file|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N50
dffeas \reg_file|registers[26][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][20] .is_wysiwyg = "true";
defparam \reg_file|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y18_N8
dffeas \reg_file|registers[30][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][20] .is_wysiwyg = "true";
defparam \reg_file|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N14
dffeas \reg_file|registers[22][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][20] .is_wysiwyg = "true";
defparam \reg_file|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N6
cyclonev_lcell_comb \reg_file|Mux11~2 (
// Equation(s):
// \reg_file|Mux11~2_combout  = ( \reg_file|registers[30][20]~q  & ( \reg_file|registers[22][20]~q  & ( ((!sinstruction_IFID[24] & (\reg_file|registers[18][20]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[26][20]~q )))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[30][20]~q  & ( \reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[18][20]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[26][20]~q  & 
// !sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][20]~q  & ( !\reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][20]~q  & ((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23]) # 
// (\reg_file|registers[26][20]~q )))) ) ) ) # ( !\reg_file|registers[30][20]~q  & ( !\reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[18][20]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[26][20]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[18][20]~q ),
	.datac(!\reg_file|registers[26][20]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[30][20]~q ),
	.dataf(!\reg_file|registers[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~2 .extended_lut = "off";
defparam \reg_file|Mux11~2 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N55
dffeas \reg_file|registers[27][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][20] .is_wysiwyg = "true";
defparam \reg_file|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N12
cyclonev_lcell_comb \reg_file|registers[19][20]~feeder (
// Equation(s):
// \reg_file|registers[19][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N14
dffeas \reg_file|registers[19][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][20] .is_wysiwyg = "true";
defparam \reg_file|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N38
dffeas \reg_file|registers[31][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][20] .is_wysiwyg = "true";
defparam \reg_file|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N47
dffeas \reg_file|registers[23][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][20] .is_wysiwyg = "true";
defparam \reg_file|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \reg_file|Mux11~3 (
// Equation(s):
// \reg_file|Mux11~3_combout  = ( \reg_file|registers[31][20]~q  & ( \reg_file|registers[23][20]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[19][20]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[27][20]~q ))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[31][20]~q  & ( \reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[19][20]~q ) # (sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|registers[27][20]~q  & (!sinstruction_IFID[23]))) 
// ) ) ) # ( \reg_file|registers[31][20]~q  & ( !\reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[19][20]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[27][20]~q ))) ) ) ) # ( !\reg_file|registers[31][20]~q  & ( !\reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[19][20]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][20]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[27][20]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[19][20]~q ),
	.datae(!\reg_file|registers[31][20]~q ),
	.dataf(!\reg_file|registers[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~3 .extended_lut = "off";
defparam \reg_file|Mux11~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N26
dffeas \reg_file|registers[20][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][20] .is_wysiwyg = "true";
defparam \reg_file|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N17
dffeas \reg_file|registers[24][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][20] .is_wysiwyg = "true";
defparam \reg_file|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N34
dffeas \reg_file|registers[16][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][20] .is_wysiwyg = "true";
defparam \reg_file|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N52
dffeas \reg_file|registers[28][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][20] .is_wysiwyg = "true";
defparam \reg_file|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N3
cyclonev_lcell_comb \reg_file|Mux11~0 (
// Equation(s):
// \reg_file|Mux11~0_combout  = ( \reg_file|registers[16][20]~q  & ( \reg_file|registers[28][20]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[20][20]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23]) # 
// (\reg_file|registers[24][20]~q )))) ) ) ) # ( !\reg_file|registers[16][20]~q  & ( \reg_file|registers[28][20]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[20][20]~q  & ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23]) # (\reg_file|registers[24][20]~q )))) ) ) ) # ( \reg_file|registers[16][20]~q  & ( !\reg_file|registers[28][20]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[20][20]~q ))) # 
// (sinstruction_IFID[24] & (((\reg_file|registers[24][20]~q  & !sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[16][20]~q  & ( !\reg_file|registers[28][20]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[20][20]~q  & 
// ((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((\reg_file|registers[24][20]~q  & !sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|registers[20][20]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[24][20]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[16][20]~q ),
	.dataf(!\reg_file|registers[28][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~0 .extended_lut = "off";
defparam \reg_file|Mux11~0 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_file|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y19_N47
dffeas \reg_file|registers[21][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][20] .is_wysiwyg = "true";
defparam \reg_file|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y19_N50
dffeas \reg_file|registers[29][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][20] .is_wysiwyg = "true";
defparam \reg_file|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N50
dffeas \reg_file|registers[17][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][20] .is_wysiwyg = "true";
defparam \reg_file|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N12
cyclonev_lcell_comb \reg_file|registers[25][20]~feeder (
// Equation(s):
// \reg_file|registers[25][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y19_N14
dffeas \reg_file|registers[25][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][20] .is_wysiwyg = "true";
defparam \reg_file|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N57
cyclonev_lcell_comb \reg_file|Mux11~1 (
// Equation(s):
// \reg_file|Mux11~1_combout  = ( \reg_file|registers[17][20]~q  & ( \reg_file|registers[25][20]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[21][20]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][20]~q )))) ) 
// ) ) # ( !\reg_file|registers[17][20]~q  & ( \reg_file|registers[25][20]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[21][20]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[29][20]~q 
// )))) ) ) ) # ( \reg_file|registers[17][20]~q  & ( !\reg_file|registers[25][20]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[21][20]~q ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23] & 
// \reg_file|registers[29][20]~q )))) ) ) ) # ( !\reg_file|registers[17][20]~q  & ( !\reg_file|registers[25][20]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[21][20]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[29][20]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[21][20]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[29][20]~q ),
	.datae(!\reg_file|registers[17][20]~q ),
	.dataf(!\reg_file|registers[25][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~1 .extended_lut = "off";
defparam \reg_file|Mux11~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_file|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N36
cyclonev_lcell_comb \reg_file|Mux11~4 (
// Equation(s):
// \reg_file|Mux11~4_combout  = ( \reg_file|Mux11~0_combout  & ( \reg_file|Mux11~1_combout  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|Mux11~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux11~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux11~0_combout  & ( \reg_file|Mux11~1_combout  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|Mux11~2_combout ))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|Mux11~3_combout )))) ) ) ) # ( 
// \reg_file|Mux11~0_combout  & ( !\reg_file|Mux11~1_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|Mux11~2_combout )))) # (sinstruction_IFID[21] & (sinstruction_IFID[22] & ((\reg_file|Mux11~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux11~0_combout  & ( !\reg_file|Mux11~1_combout  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux11~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux11~3_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux11~2_combout ),
	.datad(!\reg_file|Mux11~3_combout ),
	.datae(!\reg_file|Mux11~0_combout ),
	.dataf(!\reg_file|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~4 .extended_lut = "off";
defparam \reg_file|Mux11~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_file|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N27
cyclonev_lcell_comb \reg_file|registers[0][20]~feeder (
// Equation(s):
// \reg_file|registers[0][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N29
dffeas \reg_file|registers[0][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][20] .is_wysiwyg = "true";
defparam \reg_file|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N48
cyclonev_lcell_comb \reg_file|registers[1][20]~feeder (
// Equation(s):
// \reg_file|registers[1][20]~feeder_combout  = \mux_jal|output[20]~20_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[20]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N49
dffeas \reg_file|registers[1][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][20] .is_wysiwyg = "true";
defparam \reg_file|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N55
dffeas \reg_file|registers[2][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][20] .is_wysiwyg = "true";
defparam \reg_file|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N5
dffeas \reg_file|registers[3][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][20] .is_wysiwyg = "true";
defparam \reg_file|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N54
cyclonev_lcell_comb \reg_file|Mux11~6 (
// Equation(s):
// \reg_file|Mux11~6_combout  = ( \reg_file|registers[2][20]~q  & ( \reg_file|registers[3][20]~q  & ( ((!sinstruction_IFID[21] & (\reg_file|registers[0][20]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[1][20]~q )))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[2][20]~q  & ( \reg_file|registers[3][20]~q  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22] & (\reg_file|registers[0][20]~q ))) # (sinstruction_IFID[21] & (((\reg_file|registers[1][20]~q )) # (sinstruction_IFID[22]))) ) ) ) # 
// ( \reg_file|registers[2][20]~q  & ( !\reg_file|registers[3][20]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[0][20]~q )) # (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (!sinstruction_IFID[22] & ((\reg_file|registers[1][20]~q )))) ) ) ) 
// # ( !\reg_file|registers[2][20]~q  & ( !\reg_file|registers[3][20]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[0][20]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[1][20]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[0][20]~q ),
	.datad(!\reg_file|registers[1][20]~q ),
	.datae(!\reg_file|registers[2][20]~q ),
	.dataf(!\reg_file|registers[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~6 .extended_lut = "off";
defparam \reg_file|Mux11~6 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_file|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N33
cyclonev_lcell_comb \reg_file|registers[15][20]~feeder (
// Equation(s):
// \reg_file|registers[15][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[15][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[15][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[15][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[15][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N35
dffeas \reg_file|registers[15][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][20] .is_wysiwyg = "true";
defparam \reg_file|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N34
dffeas \reg_file|registers[14][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][20] .is_wysiwyg = "true";
defparam \reg_file|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N51
cyclonev_lcell_comb \reg_file|registers[12][20]~feeder (
// Equation(s):
// \reg_file|registers[12][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N52
dffeas \reg_file|registers[12][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][20] .is_wysiwyg = "true";
defparam \reg_file|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N21
cyclonev_lcell_comb \reg_file|registers[13][20]~feeder (
// Equation(s):
// \reg_file|registers[13][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N22
dffeas \reg_file|registers[13][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][20] .is_wysiwyg = "true";
defparam \reg_file|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N0
cyclonev_lcell_comb \reg_file|Mux11~7 (
// Equation(s):
// \reg_file|Mux11~7_combout  = ( \reg_file|registers[12][20]~q  & ( \reg_file|registers[13][20]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[14][20]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][20]~q ))) ) 
// ) ) # ( !\reg_file|registers[12][20]~q  & ( \reg_file|registers[13][20]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[14][20]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[15][20]~q )))) ) ) ) # ( \reg_file|registers[12][20]~q  & ( !\reg_file|registers[13][20]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & 
// ((\reg_file|registers[14][20]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][20]~q )))) ) ) ) # ( !\reg_file|registers[12][20]~q  & ( !\reg_file|registers[13][20]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & 
// ((\reg_file|registers[14][20]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][20]~q )))) ) ) )

	.dataa(!\reg_file|registers[15][20]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[14][20]~q ),
	.datae(!\reg_file|registers[12][20]~q ),
	.dataf(!\reg_file|registers[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~7 .extended_lut = "off";
defparam \reg_file|Mux11~7 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_file|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N59
dffeas \reg_file|registers[7][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][20] .is_wysiwyg = "true";
defparam \reg_file|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N42
cyclonev_lcell_comb \reg_file|registers[6][20]~feeder (
// Equation(s):
// \reg_file|registers[6][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[6][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N44
dffeas \reg_file|registers[6][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][20] .is_wysiwyg = "true";
defparam \reg_file|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y14_N38
dffeas \reg_file|registers[5][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][20] .is_wysiwyg = "true";
defparam \reg_file|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N54
cyclonev_lcell_comb \reg_file|registers[4][20]~feeder (
// Equation(s):
// \reg_file|registers[4][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N55
dffeas \reg_file|registers[4][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][20] .is_wysiwyg = "true";
defparam \reg_file|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N0
cyclonev_lcell_comb \reg_file|Mux11~8 (
// Equation(s):
// \reg_file|Mux11~8_combout  = ( \reg_file|registers[5][20]~q  & ( \reg_file|registers[4][20]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[6][20]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][20]~q ))) ) ) ) 
// # ( !\reg_file|registers[5][20]~q  & ( \reg_file|registers[4][20]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][20]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[7][20]~q )))) ) ) ) # ( \reg_file|registers[5][20]~q  & ( !\reg_file|registers[4][20]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][20]~q 
// ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][20]~q )))) ) ) ) # ( !\reg_file|registers[5][20]~q  & ( !\reg_file|registers[4][20]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][20]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[7][20]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][20]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[6][20]~q ),
	.datae(!\reg_file|registers[5][20]~q ),
	.dataf(!\reg_file|registers[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~8 .extended_lut = "off";
defparam \reg_file|Mux11~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y18_N35
dffeas \reg_file|registers[11][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][20] .is_wysiwyg = "true";
defparam \reg_file|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y18_N49
dffeas \reg_file|registers[10][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[20]~20_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][20] .is_wysiwyg = "true";
defparam \reg_file|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N9
cyclonev_lcell_comb \reg_file|registers[9][20]~feeder (
// Equation(s):
// \reg_file|registers[9][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y18_N10
dffeas \reg_file|registers[9][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][20] .is_wysiwyg = "true";
defparam \reg_file|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N9
cyclonev_lcell_comb \reg_file|registers[8][20]~feeder (
// Equation(s):
// \reg_file|registers[8][20]~feeder_combout  = ( \mux_jal|output[20]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][20]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N10
dffeas \reg_file|registers[8][20] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][20] .is_wysiwyg = "true";
defparam \reg_file|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N24
cyclonev_lcell_comb \reg_file|Mux11~5 (
// Equation(s):
// \reg_file|Mux11~5_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[8][20]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[10][20]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[11][20]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( 
// \reg_file|registers[8][20]~q  & ( (!sinstruction_IFID[21]) # (\reg_file|registers[9][20]~q ) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[8][20]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[10][20]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[11][20]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( !\reg_file|registers[8][20]~q  & ( (sinstruction_IFID[21] & \reg_file|registers[9][20]~q ) ) ) )

	.dataa(!\reg_file|registers[11][20]~q ),
	.datab(!\reg_file|registers[10][20]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[9][20]~q ),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~5 .extended_lut = "off";
defparam \reg_file|Mux11~5 .lut_mask = 64'h000F3535F0FF3535;
defparam \reg_file|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N6
cyclonev_lcell_comb \reg_file|Mux11~9 (
// Equation(s):
// \reg_file|Mux11~9_combout  = ( \reg_file|Mux11~8_combout  & ( \reg_file|Mux11~5_combout  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|Mux11~6_combout ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|Mux11~7_combout )))) ) ) ) # ( !\reg_file|Mux11~8_combout  & ( \reg_file|Mux11~5_combout  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|Mux11~6_combout ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & 
// \reg_file|Mux11~7_combout )))) ) ) ) # ( \reg_file|Mux11~8_combout  & ( !\reg_file|Mux11~5_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux11~6_combout  & (!sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|Mux11~7_combout )))) ) ) ) # ( !\reg_file|Mux11~8_combout  & ( !\reg_file|Mux11~5_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux11~6_combout  & (!sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & 
// \reg_file|Mux11~7_combout )))) ) ) )

	.dataa(!\reg_file|Mux11~6_combout ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux11~7_combout ),
	.datae(!\reg_file|Mux11~8_combout ),
	.dataf(!\reg_file|Mux11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~9 .extended_lut = "off";
defparam \reg_file|Mux11~9 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg_file|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N30
cyclonev_lcell_comb \reg_file|Mux11~10 (
// Equation(s):
// \reg_file|Mux11~10_combout  = ( \reg_file|Mux11~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux11~4_combout ) ) ) # ( !\reg_file|Mux11~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux11~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~10 .extended_lut = "off";
defparam \reg_file|Mux11~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N32
dffeas \sreaddata1_IDEX[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux11~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[20] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N13
dffeas \pc_mips|pc_output[20] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[20]~20_combout ),
	.asdata(sreaddata1_IDEX[20]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[20] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \pc_mips|pc_output [20] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \pc_mips|pc_output [20] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N8
dffeas \spc_IFID[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[21] .is_wysiwyg = "true";
defparam \spc_IFID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N20
dffeas \spc_IDEX[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[21] .is_wysiwyg = "true";
defparam \spc_IDEX[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N57
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( (\sjump_IDEX~q  & sinstruction_IFID[19]) ) + ( (!\sjump_IDEX~q  & (\Add0~77_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[21]))) ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( (\sjump_IDEX~q  & sinstruction_IFID[19]) ) + ( (!\sjump_IDEX~q  & (\Add0~77_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[21]))) ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add0~77_sumout ),
	.datad(!sinstruction_IFID[19]),
	.datae(gnd),
	.dataf(!spc_IFID[21]),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F3C000000033;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N42
cyclonev_lcell_comb \mux_jr|output[21]~21 (
// Equation(s):
// \mux_jr|output[21]~21_combout  = ( \Add1~77_sumout  & ( \reset_stages~0_combout  & ( (spc_IDEX[21]) # (\sjump_IDEX~q ) ) ) ) # ( !\Add1~77_sumout  & ( \reset_stages~0_combout  & ( (!\sjump_IDEX~q  & spc_IDEX[21]) ) ) ) # ( \Add1~77_sumout  & ( 
// !\reset_stages~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sjump_IDEX~q ),
	.datad(!spc_IDEX[21]),
	.datae(!\Add1~77_sumout ),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[21]~21 .extended_lut = "off";
defparam \mux_jr|output[21]~21 .lut_mask = 64'h0000FFFF00F00FFF;
defparam \mux_jr|output[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N47
dffeas \spc_EXMEM[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[21] .is_wysiwyg = "true";
defparam \spc_EXMEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N44
dffeas \spc_MEMWB[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[21]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[21] .is_wysiwyg = "true";
defparam \spc_MEMWB[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N45
cyclonev_lcell_comb \mux_jal|output[21]~21 (
// Equation(s):
// \mux_jal|output[21]~21_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[21]) ) ) # ( !\alu_main|Result [16] & ( (spc_MEMWB[21] & \sjal_MEMWB~q ) ) )

	.dataa(gnd),
	.datab(!spc_MEMWB[21]),
	.datac(gnd),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[21]~21 .extended_lut = "off";
defparam \mux_jal|output[21]~21 .lut_mask = 64'h00330033FF33FF33;
defparam \mux_jal|output[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y17_N43
dffeas \reg_file|registers[26][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][21] .is_wysiwyg = "true";
defparam \reg_file|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N38
dffeas \reg_file|registers[30][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][21] .is_wysiwyg = "true";
defparam \reg_file|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y16_N46
dffeas \reg_file|registers[22][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][21] .is_wysiwyg = "true";
defparam \reg_file|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N13
dffeas \reg_file|registers[18][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][21] .is_wysiwyg = "true";
defparam \reg_file|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N9
cyclonev_lcell_comb \reg_file|Mux10~2 (
// Equation(s):
// \reg_file|Mux10~2_combout  = ( \reg_file|registers[22][21]~q  & ( \reg_file|registers[18][21]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[26][21]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[30][21]~q )))) ) 
// ) ) # ( !\reg_file|registers[22][21]~q  & ( \reg_file|registers[18][21]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[26][21]~q ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[30][21]~q 
// )))) ) ) ) # ( \reg_file|registers[22][21]~q  & ( !\reg_file|registers[18][21]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[26][21]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|registers[30][21]~q )))) ) ) ) # ( !\reg_file|registers[22][21]~q  & ( !\reg_file|registers[18][21]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[26][21]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[30][21]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[26][21]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[30][21]~q ),
	.datae(!\reg_file|registers[22][21]~q ),
	.dataf(!\reg_file|registers[18][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~2 .extended_lut = "off";
defparam \reg_file|Mux10~2 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_file|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N1
dffeas \reg_file|registers[29][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][21] .is_wysiwyg = "true";
defparam \reg_file|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N53
dffeas \reg_file|registers[25][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][21] .is_wysiwyg = "true";
defparam \reg_file|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N49
dffeas \reg_file|registers[21][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][21] .is_wysiwyg = "true";
defparam \reg_file|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N9
cyclonev_lcell_comb \reg_file|registers[17][21]~feeder (
// Equation(s):
// \reg_file|registers[17][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N11
dffeas \reg_file|registers[17][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][21] .is_wysiwyg = "true";
defparam \reg_file|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N48
cyclonev_lcell_comb \reg_file|Mux10~1 (
// Equation(s):
// \reg_file|Mux10~1_combout  = ( \reg_file|registers[21][21]~q  & ( \reg_file|registers[17][21]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[25][21]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[29][21]~q ))) ) 
// ) ) # ( !\reg_file|registers[21][21]~q  & ( \reg_file|registers[17][21]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[25][21]~q )))) # (sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[29][21]~q 
// ))) ) ) ) # ( \reg_file|registers[21][21]~q  & ( !\reg_file|registers[17][21]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[25][21]~q )))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # 
// ((\reg_file|registers[29][21]~q )))) ) ) ) # ( !\reg_file|registers[21][21]~q  & ( !\reg_file|registers[17][21]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[25][21]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[29][21]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[29][21]~q ),
	.datad(!\reg_file|registers[25][21]~q ),
	.datae(!\reg_file|registers[21][21]~q ),
	.dataf(!\reg_file|registers[17][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~1 .extended_lut = "off";
defparam \reg_file|Mux10~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N29
dffeas \reg_file|registers[16][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][21] .is_wysiwyg = "true";
defparam \reg_file|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N31
dffeas \reg_file|registers[28][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][21] .is_wysiwyg = "true";
defparam \reg_file|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N55
dffeas \reg_file|registers[20][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][21] .is_wysiwyg = "true";
defparam \reg_file|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N27
cyclonev_lcell_comb \reg_file|registers[24][21]~feeder (
// Equation(s):
// \reg_file|registers[24][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N29
dffeas \reg_file|registers[24][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][21] .is_wysiwyg = "true";
defparam \reg_file|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N54
cyclonev_lcell_comb \reg_file|Mux10~0 (
// Equation(s):
// \reg_file|Mux10~0_combout  = ( \reg_file|registers[20][21]~q  & ( \reg_file|registers[24][21]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][21]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # 
// ((\reg_file|registers[28][21]~q )))) ) ) ) # ( !\reg_file|registers[20][21]~q  & ( \reg_file|registers[24][21]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][21]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & 
// (sinstruction_IFID[24] & ((\reg_file|registers[28][21]~q )))) ) ) ) # ( \reg_file|registers[20][21]~q  & ( !\reg_file|registers[24][21]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & (\reg_file|registers[16][21]~q ))) # (sinstruction_IFID[23] 
// & ((!sinstruction_IFID[24]) # ((\reg_file|registers[28][21]~q )))) ) ) ) # ( !\reg_file|registers[20][21]~q  & ( !\reg_file|registers[24][21]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & (\reg_file|registers[16][21]~q ))) # 
// (sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[28][21]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[16][21]~q ),
	.datad(!\reg_file|registers[28][21]~q ),
	.datae(!\reg_file|registers[20][21]~q ),
	.dataf(!\reg_file|registers[24][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~0 .extended_lut = "off";
defparam \reg_file|Mux10~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N20
dffeas \reg_file|registers[27][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][21] .is_wysiwyg = "true";
defparam \reg_file|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N14
dffeas \reg_file|registers[31][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][21] .is_wysiwyg = "true";
defparam \reg_file|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N24
cyclonev_lcell_comb \reg_file|registers[19][21]~feeder (
// Equation(s):
// \reg_file|registers[19][21]~feeder_combout  = \mux_jal|output[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[21]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[19][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N26
dffeas \reg_file|registers[19][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][21] .is_wysiwyg = "true";
defparam \reg_file|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N58
dffeas \reg_file|registers[23][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][21] .is_wysiwyg = "true";
defparam \reg_file|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N42
cyclonev_lcell_comb \reg_file|Mux10~3 (
// Equation(s):
// \reg_file|Mux10~3_combout  = ( \reg_file|registers[19][21]~q  & ( \reg_file|registers[23][21]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[27][21]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[31][21]~q )))) ) 
// ) ) # ( !\reg_file|registers[19][21]~q  & ( \reg_file|registers[23][21]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[27][21]~q ))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[31][21]~q 
// )))) ) ) ) # ( \reg_file|registers[19][21]~q  & ( !\reg_file|registers[23][21]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[27][21]~q )))) # (sinstruction_IFID[23] & (sinstruction_IFID[24] & 
// ((\reg_file|registers[31][21]~q )))) ) ) ) # ( !\reg_file|registers[19][21]~q  & ( !\reg_file|registers[23][21]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[27][21]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[31][21]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[27][21]~q ),
	.datad(!\reg_file|registers[31][21]~q ),
	.datae(!\reg_file|registers[19][21]~q ),
	.dataf(!\reg_file|registers[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~3 .extended_lut = "off";
defparam \reg_file|Mux10~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_file|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N9
cyclonev_lcell_comb \reg_file|Mux10~4 (
// Equation(s):
// \reg_file|Mux10~4_combout  = ( \reg_file|Mux10~0_combout  & ( \reg_file|Mux10~3_combout  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|Mux10~2_combout ))) # (sinstruction_IFID[21] & (((\reg_file|Mux10~1_combout ) # 
// (sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|Mux10~0_combout  & ( \reg_file|Mux10~3_combout  & ( (!sinstruction_IFID[21] & (\reg_file|Mux10~2_combout  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (((\reg_file|Mux10~1_combout ) # 
// (sinstruction_IFID[22])))) ) ) ) # ( \reg_file|Mux10~0_combout  & ( !\reg_file|Mux10~3_combout  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|Mux10~2_combout ))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22] & 
// \reg_file|Mux10~1_combout )))) ) ) ) # ( !\reg_file|Mux10~0_combout  & ( !\reg_file|Mux10~3_combout  & ( (!sinstruction_IFID[21] & (\reg_file|Mux10~2_combout  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22] & 
// \reg_file|Mux10~1_combout )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|Mux10~2_combout ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|Mux10~1_combout ),
	.datae(!\reg_file|Mux10~0_combout ),
	.dataf(!\reg_file|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~4 .extended_lut = "off";
defparam \reg_file|Mux10~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_file|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y20_N49
dffeas \reg_file|registers[10][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][21] .is_wysiwyg = "true";
defparam \reg_file|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N20
dffeas \reg_file|registers[9][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][21] .is_wysiwyg = "true";
defparam \reg_file|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N45
cyclonev_lcell_comb \reg_file|registers[11][21]~feeder (
// Equation(s):
// \reg_file|registers[11][21]~feeder_combout  = \mux_jal|output[21]~21_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[21]~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[11][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[11][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[11][21]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[11][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y20_N47
dffeas \reg_file|registers[11][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][21] .is_wysiwyg = "true";
defparam \reg_file|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N33
cyclonev_lcell_comb \reg_file|registers[8][21]~feeder (
// Equation(s):
// \reg_file|registers[8][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N35
dffeas \reg_file|registers[8][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][21] .is_wysiwyg = "true";
defparam \reg_file|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N21
cyclonev_lcell_comb \reg_file|Mux10~5 (
// Equation(s):
// \reg_file|Mux10~5_combout  = ( \reg_file|registers[11][21]~q  & ( \reg_file|registers[8][21]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][21]~q ))) # (sinstruction_IFID[21] & (((\reg_file|registers[9][21]~q ) # 
// (sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[11][21]~q  & ( \reg_file|registers[8][21]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][21]~q ))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22] & 
// \reg_file|registers[9][21]~q )))) ) ) ) # ( \reg_file|registers[11][21]~q  & ( !\reg_file|registers[8][21]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][21]~q  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[9][21]~q ) # (sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[11][21]~q  & ( !\reg_file|registers[8][21]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][21]~q  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] 
// & (((!sinstruction_IFID[22] & \reg_file|registers[9][21]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[10][21]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[9][21]~q ),
	.datae(!\reg_file|registers[11][21]~q ),
	.dataf(!\reg_file|registers[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~5 .extended_lut = "off";
defparam \reg_file|Mux10~5 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_file|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N50
dffeas \reg_file|registers[14][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][21] .is_wysiwyg = "true";
defparam \reg_file|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y19_N14
dffeas \reg_file|registers[13][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][21] .is_wysiwyg = "true";
defparam \reg_file|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N0
cyclonev_lcell_comb \reg_file|registers[12][21]~feeder (
// Equation(s):
// \reg_file|registers[12][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N2
dffeas \reg_file|registers[12][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][21] .is_wysiwyg = "true";
defparam \reg_file|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N30
cyclonev_lcell_comb \reg_file|registers[15][21]~feeder (
// Equation(s):
// \reg_file|registers[15][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[15][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[15][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[15][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[15][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y19_N32
dffeas \reg_file|registers[15][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][21] .is_wysiwyg = "true";
defparam \reg_file|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N24
cyclonev_lcell_comb \reg_file|Mux10~7 (
// Equation(s):
// \reg_file|Mux10~7_combout  = ( \reg_file|registers[12][21]~q  & ( \reg_file|registers[15][21]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[13][21]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[14][21]~q )) 
// # (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[12][21]~q  & ( \reg_file|registers[15][21]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[13][21]~q )))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[14][21]~q )) # (sinstruction_IFID[21]))) ) ) ) # ( \reg_file|registers[12][21]~q  & ( !\reg_file|registers[15][21]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[13][21]~q )))) # 
// (sinstruction_IFID[22] & (!sinstruction_IFID[21] & (\reg_file|registers[14][21]~q ))) ) ) ) # ( !\reg_file|registers[12][21]~q  & ( !\reg_file|registers[15][21]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[13][21]~q )))) 
// # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & (\reg_file|registers[14][21]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[14][21]~q ),
	.datad(!\reg_file|registers[13][21]~q ),
	.datae(!\reg_file|registers[12][21]~q ),
	.dataf(!\reg_file|registers[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~7 .extended_lut = "off";
defparam \reg_file|Mux10~7 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_file|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N54
cyclonev_lcell_comb \reg_file|registers[3][21]~feeder (
// Equation(s):
// \reg_file|registers[3][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[3][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y17_N56
dffeas \reg_file|registers[3][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][21] .is_wysiwyg = "true";
defparam \reg_file|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N51
cyclonev_lcell_comb \reg_file|registers[1][21]~feeder (
// Equation(s):
// \reg_file|registers[1][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N53
dffeas \reg_file|registers[1][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][21] .is_wysiwyg = "true";
defparam \reg_file|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y17_N19
dffeas \reg_file|registers[2][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][21] .is_wysiwyg = "true";
defparam \reg_file|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N3
cyclonev_lcell_comb \reg_file|registers[0][21]~feeder (
// Equation(s):
// \reg_file|registers[0][21]~feeder_combout  = ( \mux_jal|output[21]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[21]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][21]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N4
dffeas \reg_file|registers[0][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][21] .is_wysiwyg = "true";
defparam \reg_file|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N12
cyclonev_lcell_comb \reg_file|Mux10~6 (
// Equation(s):
// \reg_file|Mux10~6_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[0][21]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[2][21]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][21]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( 
// \reg_file|registers[0][21]~q  & ( (!sinstruction_IFID[21]) # (\reg_file|registers[1][21]~q ) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[0][21]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[2][21]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][21]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( !\reg_file|registers[0][21]~q  & ( (sinstruction_IFID[21] & \reg_file|registers[1][21]~q ) ) ) )

	.dataa(!\reg_file|registers[3][21]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[1][21]~q ),
	.datad(!\reg_file|registers[2][21]~q ),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~6 .extended_lut = "off";
defparam \reg_file|Mux10~6 .lut_mask = 64'h030311DDCFCF11DD;
defparam \reg_file|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N22
dffeas \reg_file|registers[4][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][21] .is_wysiwyg = "true";
defparam \reg_file|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y13_N13
dffeas \reg_file|registers[5][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][21] .is_wysiwyg = "true";
defparam \reg_file|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y20_N44
dffeas \reg_file|registers[6][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][21] .is_wysiwyg = "true";
defparam \reg_file|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N14
dffeas \reg_file|registers[7][21] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[21]~21_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][21] .is_wysiwyg = "true";
defparam \reg_file|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N42
cyclonev_lcell_comb \reg_file|Mux10~8 (
// Equation(s):
// \reg_file|Mux10~8_combout  = ( \reg_file|registers[6][21]~q  & ( \reg_file|registers[7][21]~q  & ( ((!sinstruction_IFID[21] & (\reg_file|registers[4][21]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][21]~q )))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[6][21]~q  & ( \reg_file|registers[7][21]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[4][21]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][21]~q ))))) # (sinstruction_IFID[22] & 
// (sinstruction_IFID[21])) ) ) ) # ( \reg_file|registers[6][21]~q  & ( !\reg_file|registers[7][21]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[4][21]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[5][21]~q ))))) # 
// (sinstruction_IFID[22] & (!sinstruction_IFID[21])) ) ) ) # ( !\reg_file|registers[6][21]~q  & ( !\reg_file|registers[7][21]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[4][21]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[5][21]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[4][21]~q ),
	.datad(!\reg_file|registers[5][21]~q ),
	.datae(!\reg_file|registers[6][21]~q ),
	.dataf(!\reg_file|registers[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~8 .extended_lut = "off";
defparam \reg_file|Mux10~8 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N24
cyclonev_lcell_comb \reg_file|Mux10~9 (
// Equation(s):
// \reg_file|Mux10~9_combout  = ( \reg_file|Mux10~6_combout  & ( \reg_file|Mux10~8_combout  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|Mux10~5_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux10~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux10~6_combout  & ( \reg_file|Mux10~8_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux10~5_combout  & ((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|Mux10~7_combout )))) ) ) ) # ( 
// \reg_file|Mux10~6_combout  & ( !\reg_file|Mux10~8_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|Mux10~5_combout ))) # (sinstruction_IFID[23] & (((\reg_file|Mux10~7_combout  & sinstruction_IFID[24])))) ) ) ) # ( 
// !\reg_file|Mux10~6_combout  & ( !\reg_file|Mux10~8_combout  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|Mux10~5_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux10~7_combout ))))) ) ) )

	.dataa(!\reg_file|Mux10~5_combout ),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|Mux10~7_combout ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|Mux10~6_combout ),
	.dataf(!\reg_file|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~9 .extended_lut = "off";
defparam \reg_file|Mux10~9 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_file|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N39
cyclonev_lcell_comb \reg_file|Mux10~10 (
// Equation(s):
// \reg_file|Mux10~10_combout  = ( \reg_file|Mux10~4_combout  & ( \reg_file|Mux10~9_combout  ) ) # ( !\reg_file|Mux10~4_combout  & ( \reg_file|Mux10~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux10~4_combout  & ( !\reg_file|Mux10~9_combout  & 
// ( sinstruction_IFID[25] ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux10~4_combout ),
	.dataf(!\reg_file|Mux10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~10 .extended_lut = "off";
defparam \reg_file|Mux10~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_file|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N40
dffeas \sreaddata1_IDEX[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux10~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[21] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N43
dffeas \pc_mips|pc_output[21] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[21]~21_combout ),
	.asdata(sreaddata1_IDEX[21]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[21] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \pc_mips|pc_output [21] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( \pc_mips|pc_output [21] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N59
dffeas \spc_IFID[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[22] .is_wysiwyg = "true";
defparam \spc_IFID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N0
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( (!\sjump_IDEX~q  & ((sinstruction_IFID[15]))) # (\sjump_IDEX~q  & (sinstruction_IFID[20])) ) + ( (!\sjump_IDEX~q  & (\Add0~81_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[22]))) ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( (!\sjump_IDEX~q  & ((sinstruction_IFID[15]))) # (\sjump_IDEX~q  & (sinstruction_IFID[20])) ) + ( (!\sjump_IDEX~q  & (\Add0~81_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[22]))) ) + ( \Add1~78  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(!sinstruction_IFID[20]),
	.datac(!\Add0~81_sumout ),
	.datad(!sinstruction_IFID[15]),
	.datae(gnd),
	.dataf(!spc_IFID[22]),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F5A0000011BB;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N48
cyclonev_lcell_comb \spc_IDEX[22]~feeder (
// Equation(s):
// \spc_IDEX[22]~feeder_combout  = ( spc_IFID[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IFID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[22]~feeder .extended_lut = "off";
defparam \spc_IDEX[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IDEX[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N50
dffeas \spc_IDEX[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[22] .is_wysiwyg = "true";
defparam \spc_IDEX[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N36
cyclonev_lcell_comb \mux_jump|output[22]~0 (
// Equation(s):
// \mux_jump|output[22]~0_combout  = (!\reset_stages~0_combout  & (((!\Add1~81_sumout )))) # (\reset_stages~0_combout  & ((!\sjump_IDEX~q  & ((!spc_IDEX[22]))) # (\sjump_IDEX~q  & (!\Add1~81_sumout ))))

	.dataa(!\reset_stages~0_combout ),
	.datab(!\sjump_IDEX~q ),
	.datac(!\Add1~81_sumout ),
	.datad(!spc_IDEX[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jump|output[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jump|output[22]~0 .extended_lut = "off";
defparam \mux_jump|output[22]~0 .lut_mask = 64'hF4B0F4B0F4B0F4B0;
defparam \mux_jump|output[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N59
dffeas \spc_EXMEM[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[22] .is_wysiwyg = "true";
defparam \spc_EXMEM[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N55
dffeas \spc_MEMWB[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[22]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[22] .is_wysiwyg = "true";
defparam \spc_MEMWB[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N24
cyclonev_lcell_comb \mux_jal|output[22]~22 (
// Equation(s):
// \mux_jal|output[22]~22_combout  = ( spc_MEMWB[22] & ( \alu_main|Result [16] ) ) # ( !spc_MEMWB[22] & ( \alu_main|Result [16] & ( !\sjal_MEMWB~q  ) ) ) # ( spc_MEMWB[22] & ( !\alu_main|Result [16] & ( \sjal_MEMWB~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sjal_MEMWB~q ),
	.datad(gnd),
	.datae(!spc_MEMWB[22]),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[22]~22 .extended_lut = "off";
defparam \mux_jal|output[22]~22 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mux_jal|output[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N0
cyclonev_lcell_comb \reg_file|registers[15][22]~feeder (
// Equation(s):
// \reg_file|registers[15][22]~feeder_combout  = \mux_jal|output[22]~22_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[22]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[15][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[15][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[15][22]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[15][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y15_N2
dffeas \reg_file|registers[15][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][22] .is_wysiwyg = "true";
defparam \reg_file|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N7
dffeas \reg_file|registers[14][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][22] .is_wysiwyg = "true";
defparam \reg_file|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y16_N28
dffeas \reg_file|registers[13][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][22] .is_wysiwyg = "true";
defparam \reg_file|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N36
cyclonev_lcell_comb \reg_file|registers[12][22]~feeder (
// Equation(s):
// \reg_file|registers[12][22]~feeder_combout  = ( \mux_jal|output[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N37
dffeas \reg_file|registers[12][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][22] .is_wysiwyg = "true";
defparam \reg_file|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N24
cyclonev_lcell_comb \reg_file|Mux9~7 (
// Equation(s):
// \reg_file|Mux9~7_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[12][22]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[14][22]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[15][22]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( 
// \reg_file|registers[12][22]~q  & ( (!sinstruction_IFID[21]) # (\reg_file|registers[13][22]~q ) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[12][22]~q  & ( (!sinstruction_IFID[21] & ((\reg_file|registers[14][22]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[15][22]~q )) ) ) ) # ( !sinstruction_IFID[22] & ( !\reg_file|registers[12][22]~q  & ( (\reg_file|registers[13][22]~q  & sinstruction_IFID[21]) ) ) )

	.dataa(!\reg_file|registers[15][22]~q ),
	.datab(!\reg_file|registers[14][22]~q ),
	.datac(!\reg_file|registers[13][22]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~7 .extended_lut = "off";
defparam \reg_file|Mux9~7 .lut_mask = 64'h000F3355FF0F3355;
defparam \reg_file|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N26
dffeas \reg_file|registers[5][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][22] .is_wysiwyg = "true";
defparam \reg_file|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N14
dffeas \reg_file|registers[4][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][22] .is_wysiwyg = "true";
defparam \reg_file|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N8
dffeas \reg_file|registers[6][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][22] .is_wysiwyg = "true";
defparam \reg_file|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N2
dffeas \reg_file|registers[7][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][22] .is_wysiwyg = "true";
defparam \reg_file|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N6
cyclonev_lcell_comb \reg_file|Mux9~8 (
// Equation(s):
// \reg_file|Mux9~8_combout  = ( \reg_file|registers[6][22]~q  & ( \reg_file|registers[7][22]~q  & ( ((!sinstruction_IFID[21] & ((\reg_file|registers[4][22]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][22]~q ))) # (sinstruction_IFID[22]) ) ) ) # 
// ( !\reg_file|registers[6][22]~q  & ( \reg_file|registers[7][22]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][22]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][22]~q )))) # (sinstruction_IFID[22] & 
// (((sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[6][22]~q  & ( !\reg_file|registers[7][22]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][22]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[5][22]~q 
// )))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[6][22]~q  & ( !\reg_file|registers[7][22]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[4][22]~q ))) # (sinstruction_IFID[21] 
// & (\reg_file|registers[5][22]~q )))) ) ) )

	.dataa(!\reg_file|registers[5][22]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[4][22]~q ),
	.datae(!\reg_file|registers[6][22]~q ),
	.dataf(!\reg_file|registers[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~8 .extended_lut = "off";
defparam \reg_file|Mux9~8 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_file|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N20
dffeas \reg_file|registers[2][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][22] .is_wysiwyg = "true";
defparam \reg_file|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N2
dffeas \reg_file|registers[1][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][22] .is_wysiwyg = "true";
defparam \reg_file|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N2
dffeas \reg_file|registers[0][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][22] .is_wysiwyg = "true";
defparam \reg_file|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N51
cyclonev_lcell_comb \reg_file|registers[3][22]~feeder (
// Equation(s):
// \reg_file|registers[3][22]~feeder_combout  = ( \mux_jal|output[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[3][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y15_N53
dffeas \reg_file|registers[3][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][22] .is_wysiwyg = "true";
defparam \reg_file|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N3
cyclonev_lcell_comb \reg_file|Mux9~6 (
// Equation(s):
// \reg_file|Mux9~6_combout  = ( \reg_file|registers[0][22]~q  & ( \reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[1][22]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[2][22]~q ))) ) ) ) # ( !\reg_file|registers[0][22]~q  & ( \reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[1][22]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[2][22]~q ))) ) ) ) # ( \reg_file|registers[0][22]~q  & ( !\reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[1][22]~q )))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[2][22]~q  & ((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[0][22]~q  & ( !\reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[1][22]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[2][22]~q  & ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|registers[2][22]~q ),
	.datab(!\reg_file|registers[1][22]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[0][22]~q ),
	.dataf(!\reg_file|registers[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~6 .extended_lut = "off";
defparam \reg_file|Mux9~6 .lut_mask = 64'h0530F530053FF53F;
defparam \reg_file|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N37
dffeas \reg_file|registers[8][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][22] .is_wysiwyg = "true";
defparam \reg_file|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N28
dffeas \reg_file|registers[9][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][22] .is_wysiwyg = "true";
defparam \reg_file|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N14
dffeas \reg_file|registers[11][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][22] .is_wysiwyg = "true";
defparam \reg_file|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N20
dffeas \reg_file|registers[10][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][22] .is_wysiwyg = "true";
defparam \reg_file|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N15
cyclonev_lcell_comb \reg_file|Mux9~5 (
// Equation(s):
// \reg_file|Mux9~5_combout  = ( sinstruction_IFID[22] & ( \reg_file|registers[10][22]~q  & ( (!sinstruction_IFID[21]) # (\reg_file|registers[11][22]~q ) ) ) ) # ( !sinstruction_IFID[22] & ( \reg_file|registers[10][22]~q  & ( (!sinstruction_IFID[21] & 
// (\reg_file|registers[8][22]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[9][22]~q ))) ) ) ) # ( sinstruction_IFID[22] & ( !\reg_file|registers[10][22]~q  & ( (\reg_file|registers[11][22]~q  & sinstruction_IFID[21]) ) ) ) # ( 
// !sinstruction_IFID[22] & ( !\reg_file|registers[10][22]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[8][22]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[9][22]~q ))) ) ) )

	.dataa(!\reg_file|registers[8][22]~q ),
	.datab(!\reg_file|registers[9][22]~q ),
	.datac(!\reg_file|registers[11][22]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!sinstruction_IFID[22]),
	.dataf(!\reg_file|registers[10][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~5 .extended_lut = "off";
defparam \reg_file|Mux9~5 .lut_mask = 64'h5533000F5533FF0F;
defparam \reg_file|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N6
cyclonev_lcell_comb \reg_file|Mux9~9 (
// Equation(s):
// \reg_file|Mux9~9_combout  = ( \reg_file|Mux9~6_combout  & ( \reg_file|Mux9~5_combout  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|Mux9~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux9~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux9~6_combout  & ( \reg_file|Mux9~5_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux9~8_combout  & sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|Mux9~7_combout ))) ) ) ) # ( 
// \reg_file|Mux9~6_combout  & ( !\reg_file|Mux9~5_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|Mux9~8_combout )))) # (sinstruction_IFID[24] & (\reg_file|Mux9~7_combout  & ((sinstruction_IFID[23])))) ) ) ) # ( 
// !\reg_file|Mux9~6_combout  & ( !\reg_file|Mux9~5_combout  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux9~8_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux9~7_combout )))) ) ) )

	.dataa(!\reg_file|Mux9~7_combout ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux9~8_combout ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|Mux9~6_combout ),
	.dataf(!\reg_file|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~9 .extended_lut = "off";
defparam \reg_file|Mux9~9 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_file|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N18
cyclonev_lcell_comb \reg_file|registers[24][22]~feeder (
// Equation(s):
// \reg_file|registers[24][22]~feeder_combout  = ( \mux_jal|output[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N20
dffeas \reg_file|registers[24][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][22] .is_wysiwyg = "true";
defparam \reg_file|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N32
dffeas \reg_file|registers[28][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][22] .is_wysiwyg = "true";
defparam \reg_file|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N17
dffeas \reg_file|registers[20][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][22] .is_wysiwyg = "true";
defparam \reg_file|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N41
dffeas \reg_file|registers[16][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][22] .is_wysiwyg = "true";
defparam \reg_file|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \reg_file|Mux9~0 (
// Equation(s):
// \reg_file|Mux9~0_combout  = ( \reg_file|registers[20][22]~q  & ( \reg_file|registers[16][22]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[24][22]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[28][22]~q )))) ) ) 
// ) # ( !\reg_file|registers[20][22]~q  & ( \reg_file|registers[16][22]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[24][22]~q ))) # (sinstruction_IFID[23] & (((\reg_file|registers[28][22]~q  & 
// sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[20][22]~q  & ( !\reg_file|registers[16][22]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[24][22]~q  & ((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|registers[28][22]~q )))) ) ) ) # ( !\reg_file|registers[20][22]~q  & ( !\reg_file|registers[16][22]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[24][22]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[28][22]~q ))))) ) ) )

	.dataa(!\reg_file|registers[24][22]~q ),
	.datab(!\reg_file|registers[28][22]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[20][22]~q ),
	.dataf(!\reg_file|registers[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~0 .extended_lut = "off";
defparam \reg_file|Mux9~0 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N2
dffeas \reg_file|registers[26][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][22] .is_wysiwyg = "true";
defparam \reg_file|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N11
dffeas \reg_file|registers[22][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][22] .is_wysiwyg = "true";
defparam \reg_file|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N8
dffeas \reg_file|registers[18][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][22] .is_wysiwyg = "true";
defparam \reg_file|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y13_N20
dffeas \reg_file|registers[30][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][22] .is_wysiwyg = "true";
defparam \reg_file|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N36
cyclonev_lcell_comb \reg_file|Mux9~2 (
// Equation(s):
// \reg_file|Mux9~2_combout  = ( \reg_file|registers[18][22]~q  & ( \reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[22][22]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[26][22]~q ))) ) ) ) # ( !\reg_file|registers[18][22]~q  & ( \reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[22][22]~q )))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23])) # (\reg_file|registers[26][22]~q ))) ) ) ) # ( \reg_file|registers[18][22]~q  & ( !\reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[22][22]~q )))) # 
// (sinstruction_IFID[24] & (\reg_file|registers[26][22]~q  & (!sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|registers[18][22]~q  & ( !\reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[22][22]~q )))) 
// # (sinstruction_IFID[24] & (\reg_file|registers[26][22]~q  & (!sinstruction_IFID[23]))) ) ) )

	.dataa(!\reg_file|registers[26][22]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[22][22]~q ),
	.datae(!\reg_file|registers[18][22]~q ),
	.dataf(!\reg_file|registers[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~2 .extended_lut = "off";
defparam \reg_file|Mux9~2 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg_file|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N36
cyclonev_lcell_comb \reg_file|registers[21][22]~feeder (
// Equation(s):
// \reg_file|registers[21][22]~feeder_combout  = ( \mux_jal|output[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[21][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[21][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[21][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[21][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N38
dffeas \reg_file|registers[21][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][22] .is_wysiwyg = "true";
defparam \reg_file|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y14_N8
dffeas \reg_file|registers[29][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][22] .is_wysiwyg = "true";
defparam \reg_file|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N21
cyclonev_lcell_comb \reg_file|registers[25][22]~feeder (
// Equation(s):
// \reg_file|registers[25][22]~feeder_combout  = ( \mux_jal|output[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N23
dffeas \reg_file|registers[25][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][22] .is_wysiwyg = "true";
defparam \reg_file|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N54
cyclonev_lcell_comb \reg_file|registers[17][22]~feeder (
// Equation(s):
// \reg_file|registers[17][22]~feeder_combout  = \mux_jal|output[22]~22_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[22]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][22]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][22]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N56
dffeas \reg_file|registers[17][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][22] .is_wysiwyg = "true";
defparam \reg_file|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N0
cyclonev_lcell_comb \reg_file|Mux9~1 (
// Equation(s):
// \reg_file|Mux9~1_combout  = ( \reg_file|registers[25][22]~q  & ( \reg_file|registers[17][22]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[21][22]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][22]~q )))) ) ) 
// ) # ( !\reg_file|registers[25][22]~q  & ( \reg_file|registers[17][22]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[21][22]~q )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|registers[29][22]~q 
// )))) ) ) ) # ( \reg_file|registers[25][22]~q  & ( !\reg_file|registers[17][22]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & (\reg_file|registers[21][22]~q ))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # 
// ((\reg_file|registers[29][22]~q )))) ) ) ) # ( !\reg_file|registers[25][22]~q  & ( !\reg_file|registers[17][22]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[21][22]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[29][22]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[21][22]~q ),
	.datad(!\reg_file|registers[29][22]~q ),
	.datae(!\reg_file|registers[25][22]~q ),
	.dataf(!\reg_file|registers[17][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~1 .extended_lut = "off";
defparam \reg_file|Mux9~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N23
dffeas \reg_file|registers[23][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][22] .is_wysiwyg = "true";
defparam \reg_file|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N56
dffeas \reg_file|registers[19][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][22] .is_wysiwyg = "true";
defparam \reg_file|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y13_N37
dffeas \reg_file|registers[31][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][22] .is_wysiwyg = "true";
defparam \reg_file|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N20
dffeas \reg_file|registers[27][22] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[22]~22_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][22] .is_wysiwyg = "true";
defparam \reg_file|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N36
cyclonev_lcell_comb \reg_file|Mux9~3 (
// Equation(s):
// \reg_file|Mux9~3_combout  = ( \reg_file|registers[31][22]~q  & ( \reg_file|registers[27][22]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[19][22]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][22]~q ))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[31][22]~q  & ( \reg_file|registers[27][22]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][22]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][22]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][22]~q  & ( !\reg_file|registers[27][22]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[19][22]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[23][22]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][22]~q  & ( !\reg_file|registers[27][22]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[19][22]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[23][22]~q )))) ) ) )

	.dataa(!\reg_file|registers[23][22]~q ),
	.datab(!\reg_file|registers[19][22]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[31][22]~q ),
	.dataf(!\reg_file|registers[27][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~3 .extended_lut = "off";
defparam \reg_file|Mux9~3 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N39
cyclonev_lcell_comb \reg_file|Mux9~4 (
// Equation(s):
// \reg_file|Mux9~4_combout  = ( sinstruction_IFID[21] & ( \reg_file|Mux9~3_combout  & ( (\reg_file|Mux9~1_combout ) # (sinstruction_IFID[22]) ) ) ) # ( !sinstruction_IFID[21] & ( \reg_file|Mux9~3_combout  & ( (!sinstruction_IFID[22] & 
// (\reg_file|Mux9~0_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux9~2_combout ))) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|Mux9~3_combout  & ( (!sinstruction_IFID[22] & \reg_file|Mux9~1_combout ) ) ) ) # ( !sinstruction_IFID[21] & ( 
// !\reg_file|Mux9~3_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux9~0_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux9~2_combout ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux9~0_combout ),
	.datac(!\reg_file|Mux9~2_combout ),
	.datad(!\reg_file|Mux9~1_combout ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~4 .extended_lut = "off";
defparam \reg_file|Mux9~4 .lut_mask = 64'h272700AA272755FF;
defparam \reg_file|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N33
cyclonev_lcell_comb \reg_file|Mux9~10 (
// Equation(s):
// \reg_file|Mux9~10_combout  = ( \reg_file|Mux9~9_combout  & ( \reg_file|Mux9~4_combout  ) ) # ( !\reg_file|Mux9~9_combout  & ( \reg_file|Mux9~4_combout  & ( sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux9~9_combout  & ( !\reg_file|Mux9~4_combout  & ( 
// !sinstruction_IFID[25] ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux9~9_combout ),
	.dataf(!\reg_file|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~10 .extended_lut = "off";
defparam \reg_file|Mux9~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \reg_file|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N34
dffeas \sreaddata1_IDEX[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[22] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N39
cyclonev_lcell_comb \sreaddata1_IDEX[22]~_wirecell (
// Equation(s):
// \sreaddata1_IDEX[22]~_wirecell_combout  = !sreaddata1_IDEX[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!sreaddata1_IDEX[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sreaddata1_IDEX[22]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sreaddata1_IDEX[22]~_wirecell .extended_lut = "off";
defparam \sreaddata1_IDEX[22]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \sreaddata1_IDEX[22]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N37
dffeas \pc_mips|pc_output[22] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jump|output[22]~0_combout ),
	.asdata(\sreaddata1_IDEX[22]~_wirecell_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[22] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N0
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( !\pc_mips|pc_output [22] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( !\pc_mips|pc_output [22] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_mips|pc_output [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N38
dffeas \spc_IFID[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[23] .is_wysiwyg = "true";
defparam \spc_IFID[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N0
cyclonev_lcell_comb \spc_IDEX[23]~feeder (
// Equation(s):
// \spc_IDEX[23]~feeder_combout  = ( spc_IFID[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spc_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[23]~feeder .extended_lut = "off";
defparam \spc_IDEX[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IDEX[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N2
dffeas \spc_IDEX[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[23] .is_wysiwyg = "true";
defparam \spc_IDEX[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N3
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( (\sjump_IDEX~q  & sinstruction_IFID[21]) ) + ( (!\sjump_IDEX~q  & (\Add0~85_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[23]))) ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( (\sjump_IDEX~q  & sinstruction_IFID[21]) ) + ( (!\sjump_IDEX~q  & (\Add0~85_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[23]))) ) + ( \Add1~82  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~85_sumout ),
	.datad(!sinstruction_IFID[21]),
	.datae(gnd),
	.dataf(!spc_IFID[23]),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000F5A000000055;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N0
cyclonev_lcell_comb \mux_jr|output[23]~22 (
// Equation(s):
// \mux_jr|output[23]~22_combout  = ( \Add1~85_sumout  & ( \reset_stages~0_combout  & ( (\sjump_IDEX~q ) # (spc_IDEX[23]) ) ) ) # ( !\Add1~85_sumout  & ( \reset_stages~0_combout  & ( (spc_IDEX[23] & !\sjump_IDEX~q ) ) ) ) # ( \Add1~85_sumout  & ( 
// !\reset_stages~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_IDEX[23]),
	.datad(!\sjump_IDEX~q ),
	.datae(!\Add1~85_sumout ),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[23]~22 .extended_lut = "off";
defparam \mux_jr|output[23]~22 .lut_mask = 64'h0000FFFF0F000FFF;
defparam \mux_jr|output[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N22
dffeas \spc_EXMEM[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[23] .is_wysiwyg = "true";
defparam \spc_EXMEM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N43
dffeas \spc_MEMWB[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[23]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[23] .is_wysiwyg = "true";
defparam \spc_MEMWB[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N54
cyclonev_lcell_comb \mux_jal|output[23]~23 (
// Equation(s):
// \mux_jal|output[23]~23_combout  = ( spc_MEMWB[23] & ( \alu_main|Result [16] ) ) # ( !spc_MEMWB[23] & ( \alu_main|Result [16] & ( !\sjal_MEMWB~q  ) ) ) # ( spc_MEMWB[23] & ( !\alu_main|Result [16] & ( \sjal_MEMWB~q  ) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!spc_MEMWB[23]),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[23]~23 .extended_lut = "off";
defparam \mux_jal|output[23]~23 .lut_mask = 64'h00005555AAAAFFFF;
defparam \mux_jal|output[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N32
dffeas \reg_file|registers[26][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][23] .is_wysiwyg = "true";
defparam \reg_file|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N48
cyclonev_lcell_comb \reg_file|registers[30][23]~feeder (
// Equation(s):
// \reg_file|registers[30][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[30][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[30][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[30][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[30][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N50
dffeas \reg_file|registers[30][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[30][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][23] .is_wysiwyg = "true";
defparam \reg_file|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N15
cyclonev_lcell_comb \reg_file|registers[18][23]~feeder (
// Equation(s):
// \reg_file|registers[18][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N16
dffeas \reg_file|registers[18][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][23] .is_wysiwyg = "true";
defparam \reg_file|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N27
cyclonev_lcell_comb \reg_file|registers[22][23]~feeder (
// Equation(s):
// \reg_file|registers[22][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N28
dffeas \reg_file|registers[22][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][23] .is_wysiwyg = "true";
defparam \reg_file|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N45
cyclonev_lcell_comb \reg_file|Mux8~2 (
// Equation(s):
// \reg_file|Mux8~2_combout  = ( \reg_file|registers[18][23]~q  & ( \reg_file|registers[22][23]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[26][23]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[30][23]~q )))) ) ) 
// ) # ( !\reg_file|registers[18][23]~q  & ( \reg_file|registers[22][23]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[26][23]~q  & (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[30][23]~q )))) 
// ) ) ) # ( \reg_file|registers[18][23]~q  & ( !\reg_file|registers[22][23]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[26][23]~q ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[30][23]~q 
// )))) ) ) ) # ( !\reg_file|registers[18][23]~q  & ( !\reg_file|registers[22][23]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[26][23]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[30][23]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[26][23]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[30][23]~q ),
	.datae(!\reg_file|registers[18][23]~q ),
	.dataf(!\reg_file|registers[22][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~2 .extended_lut = "off";
defparam \reg_file|Mux8~2 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_file|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y15_N1
dffeas \reg_file|registers[29][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][23] .is_wysiwyg = "true";
defparam \reg_file|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N42
cyclonev_lcell_comb \reg_file|registers[21][23]~feeder (
// Equation(s):
// \reg_file|registers[21][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[21][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[21][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[21][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[21][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N44
dffeas \reg_file|registers[21][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][23] .is_wysiwyg = "true";
defparam \reg_file|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N15
cyclonev_lcell_comb \reg_file|registers[17][23]~feeder (
// Equation(s):
// \reg_file|registers[17][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N17
dffeas \reg_file|registers[17][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][23] .is_wysiwyg = "true";
defparam \reg_file|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N32
dffeas \reg_file|registers[25][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][23] .is_wysiwyg = "true";
defparam \reg_file|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N18
cyclonev_lcell_comb \reg_file|Mux8~1 (
// Equation(s):
// \reg_file|Mux8~1_combout  = ( \reg_file|registers[17][23]~q  & ( \reg_file|registers[25][23]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[21][23]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[29][23]~q ))) ) ) 
// ) # ( !\reg_file|registers[17][23]~q  & ( \reg_file|registers[25][23]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[21][23]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[29][23]~q )))) ) ) ) # ( \reg_file|registers[17][23]~q  & ( !\reg_file|registers[25][23]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[21][23]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[29][23]~q )))) ) ) ) # ( !\reg_file|registers[17][23]~q  & ( !\reg_file|registers[25][23]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// ((\reg_file|registers[21][23]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[29][23]~q )))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[29][23]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[21][23]~q ),
	.datae(!\reg_file|registers[17][23]~q ),
	.dataf(!\reg_file|registers[25][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~1 .extended_lut = "off";
defparam \reg_file|Mux8~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \reg_file|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y16_N59
dffeas \reg_file|registers[20][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][23] .is_wysiwyg = "true";
defparam \reg_file|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N5
dffeas \reg_file|registers[28][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][23] .is_wysiwyg = "true";
defparam \reg_file|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N43
dffeas \reg_file|registers[24][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][23] .is_wysiwyg = "true";
defparam \reg_file|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y17_N45
cyclonev_lcell_comb \reg_file|registers[16][23]~feeder (
// Equation(s):
// \reg_file|registers[16][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N47
dffeas \reg_file|registers[16][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][23] .is_wysiwyg = "true";
defparam \reg_file|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N45
cyclonev_lcell_comb \reg_file|Mux8~0 (
// Equation(s):
// \reg_file|Mux8~0_combout  = ( \reg_file|registers[24][23]~q  & ( \reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[20][23]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][23]~q )))) ) ) 
// ) # ( !\reg_file|registers[24][23]~q  & ( \reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[20][23]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[28][23]~q ))))) ) ) ) # ( \reg_file|registers[24][23]~q  & ( !\reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[20][23]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][23]~q ))))) ) ) ) # ( !\reg_file|registers[24][23]~q  & ( !\reg_file|registers[16][23]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[20][23]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[28][23]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[20][23]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[28][23]~q ),
	.datae(!\reg_file|registers[24][23]~q ),
	.dataf(!\reg_file|registers[16][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~0 .extended_lut = "off";
defparam \reg_file|Mux8~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N23
dffeas \reg_file|registers[27][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][23] .is_wysiwyg = "true";
defparam \reg_file|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N52
dffeas \reg_file|registers[23][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][23] .is_wysiwyg = "true";
defparam \reg_file|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y15_N2
dffeas \reg_file|registers[31][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][23] .is_wysiwyg = "true";
defparam \reg_file|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N18
cyclonev_lcell_comb \reg_file|registers[19][23]~feeder (
// Equation(s):
// \reg_file|registers[19][23]~feeder_combout  = \mux_jal|output[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[23]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[19][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N19
dffeas \reg_file|registers[19][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][23] .is_wysiwyg = "true";
defparam \reg_file|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N0
cyclonev_lcell_comb \reg_file|Mux8~3 (
// Equation(s):
// \reg_file|Mux8~3_combout  = ( sinstruction_IFID[23] & ( \reg_file|registers[19][23]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][23]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[31][23]~q ))) ) ) ) # ( !sinstruction_IFID[23] & ( 
// \reg_file|registers[19][23]~q  & ( (!sinstruction_IFID[24]) # (\reg_file|registers[27][23]~q ) ) ) ) # ( sinstruction_IFID[23] & ( !\reg_file|registers[19][23]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][23]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[31][23]~q ))) ) ) ) # ( !sinstruction_IFID[23] & ( !\reg_file|registers[19][23]~q  & ( (\reg_file|registers[27][23]~q  & sinstruction_IFID[24]) ) ) )

	.dataa(!\reg_file|registers[27][23]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[23][23]~q ),
	.datad(!\reg_file|registers[31][23]~q ),
	.datae(!sinstruction_IFID[23]),
	.dataf(!\reg_file|registers[19][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~3 .extended_lut = "off";
defparam \reg_file|Mux8~3 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \reg_file|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N3
cyclonev_lcell_comb \reg_file|Mux8~4 (
// Equation(s):
// \reg_file|Mux8~4_combout  = ( \reg_file|Mux8~0_combout  & ( \reg_file|Mux8~3_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|Mux8~1_combout )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|Mux8~2_combout ))) ) ) ) # ( !\reg_file|Mux8~0_combout  & ( \reg_file|Mux8~3_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux8~1_combout  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|Mux8~2_combout ))) ) ) ) # ( \reg_file|Mux8~0_combout  & ( !\reg_file|Mux8~3_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|Mux8~1_combout )))) # (sinstruction_IFID[22] & (\reg_file|Mux8~2_combout  & 
// ((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|Mux8~0_combout  & ( !\reg_file|Mux8~3_combout  & ( (!sinstruction_IFID[22] & (((\reg_file|Mux8~1_combout  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|Mux8~2_combout  & 
// ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|Mux8~2_combout ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|Mux8~1_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux8~0_combout ),
	.dataf(!\reg_file|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~4 .extended_lut = "off";
defparam \reg_file|Mux8~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y13_N14
dffeas \reg_file|registers[5][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][23] .is_wysiwyg = "true";
defparam \reg_file|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N41
dffeas \reg_file|registers[7][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][23] .is_wysiwyg = "true";
defparam \reg_file|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y13_N23
dffeas \reg_file|registers[6][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][23] .is_wysiwyg = "true";
defparam \reg_file|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N3
cyclonev_lcell_comb \reg_file|registers[4][23]~feeder (
// Equation(s):
// \reg_file|registers[4][23]~feeder_combout  = \mux_jal|output[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[23]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N5
dffeas \reg_file|registers[4][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][23] .is_wysiwyg = "true";
defparam \reg_file|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N54
cyclonev_lcell_comb \reg_file|Mux8~8 (
// Equation(s):
// \reg_file|Mux8~8_combout  = ( \reg_file|registers[6][23]~q  & ( \reg_file|registers[4][23]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][23]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][23]~q )))) ) ) ) # 
// ( !\reg_file|registers[6][23]~q  & ( \reg_file|registers[4][23]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][23]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[7][23]~q ))))) ) ) ) # ( \reg_file|registers[6][23]~q  & ( !\reg_file|registers[4][23]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][23]~q 
// )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][23]~q ))))) ) ) ) # ( !\reg_file|registers[6][23]~q  & ( !\reg_file|registers[4][23]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][23]~q )) # 
// (sinstruction_IFID[22] & ((\reg_file|registers[7][23]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[5][23]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[7][23]~q ),
	.datae(!\reg_file|registers[6][23]~q ),
	.dataf(!\reg_file|registers[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~8 .extended_lut = "off";
defparam \reg_file|Mux8~8 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N41
dffeas \reg_file|registers[3][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][23] .is_wysiwyg = "true";
defparam \reg_file|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N17
dffeas \reg_file|registers[2][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][23] .is_wysiwyg = "true";
defparam \reg_file|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N45
cyclonev_lcell_comb \reg_file|registers[0][23]~feeder (
// Equation(s):
// \reg_file|registers[0][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N47
dffeas \reg_file|registers[0][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][23] .is_wysiwyg = "true";
defparam \reg_file|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N50
dffeas \reg_file|registers[1][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][23] .is_wysiwyg = "true";
defparam \reg_file|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N48
cyclonev_lcell_comb \reg_file|Mux8~6 (
// Equation(s):
// \reg_file|Mux8~6_combout  = ( \reg_file|registers[0][23]~q  & ( \reg_file|registers[1][23]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][23]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][23]~q ))) ) ) ) # 
// ( !\reg_file|registers[0][23]~q  & ( \reg_file|registers[1][23]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[2][23]~q )))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[3][23]~q ))) ) ) ) 
// # ( \reg_file|registers[0][23]~q  & ( !\reg_file|registers[1][23]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[2][23]~q )))) # (sinstruction_IFID[21] & (\reg_file|registers[3][23]~q  & (sinstruction_IFID[22]))) ) ) ) 
// # ( !\reg_file|registers[0][23]~q  & ( !\reg_file|registers[1][23]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][23]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][23]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[3][23]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[2][23]~q ),
	.datae(!\reg_file|registers[0][23]~q ),
	.dataf(!\reg_file|registers[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~6 .extended_lut = "off";
defparam \reg_file|Mux8~6 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_file|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y15_N40
dffeas \reg_file|registers[14][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][23] .is_wysiwyg = "true";
defparam \reg_file|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N30
cyclonev_lcell_comb \reg_file|registers[13][23]~feeder (
// Equation(s):
// \reg_file|registers[13][23]~feeder_combout  = \mux_jal|output[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[23]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y15_N31
dffeas \reg_file|registers[13][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][23] .is_wysiwyg = "true";
defparam \reg_file|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y15_N59
dffeas \reg_file|registers[15][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][23] .is_wysiwyg = "true";
defparam \reg_file|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N3
cyclonev_lcell_comb \reg_file|registers[12][23]~feeder (
// Equation(s):
// \reg_file|registers[12][23]~feeder_combout  = \mux_jal|output[23]~23_combout 

	.dataa(!\mux_jal|output[23]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][23]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N5
dffeas \reg_file|registers[12][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][23] .is_wysiwyg = "true";
defparam \reg_file|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N27
cyclonev_lcell_comb \reg_file|Mux8~7 (
// Equation(s):
// \reg_file|Mux8~7_combout  = ( \reg_file|registers[15][23]~q  & ( \reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[14][23]~q )))) # (sinstruction_IFID[21] & (((\reg_file|registers[13][23]~q )) # 
// (sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[15][23]~q  & ( \reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[14][23]~q )))) # (sinstruction_IFID[21] & (!sinstruction_IFID[22] & 
// ((\reg_file|registers[13][23]~q )))) ) ) ) # ( \reg_file|registers[15][23]~q  & ( !\reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[14][23]~q ))) # (sinstruction_IFID[21] & 
// (((\reg_file|registers[13][23]~q )) # (sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[15][23]~q  & ( !\reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[14][23]~q ))) # 
// (sinstruction_IFID[21] & (!sinstruction_IFID[22] & ((\reg_file|registers[13][23]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[14][23]~q ),
	.datad(!\reg_file|registers[13][23]~q ),
	.datae(!\reg_file|registers[15][23]~q ),
	.dataf(!\reg_file|registers[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~7 .extended_lut = "off";
defparam \reg_file|Mux8~7 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y20_N8
dffeas \reg_file|registers[10][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][23] .is_wysiwyg = "true";
defparam \reg_file|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y20_N26
dffeas \reg_file|registers[11][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[23]~23_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][23] .is_wysiwyg = "true";
defparam \reg_file|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N0
cyclonev_lcell_comb \reg_file|registers[9][23]~feeder (
// Equation(s):
// \reg_file|registers[9][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y20_N2
dffeas \reg_file|registers[9][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][23] .is_wysiwyg = "true";
defparam \reg_file|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N27
cyclonev_lcell_comb \reg_file|registers[8][23]~feeder (
// Equation(s):
// \reg_file|registers[8][23]~feeder_combout  = ( \mux_jal|output[23]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[23]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][23]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N29
dffeas \reg_file|registers[8][23] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][23] .is_wysiwyg = "true";
defparam \reg_file|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N57
cyclonev_lcell_comb \reg_file|Mux8~5 (
// Equation(s):
// \reg_file|Mux8~5_combout  = ( \reg_file|registers[9][23]~q  & ( \reg_file|registers[8][23]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][23]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][23]~q )))) ) ) ) 
// # ( !\reg_file|registers[9][23]~q  & ( \reg_file|registers[8][23]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[10][23]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[11][23]~q )))) ) 
// ) ) # ( \reg_file|registers[9][23]~q  & ( !\reg_file|registers[8][23]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[10][23]~q  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[11][23]~q )))) 
// ) ) ) # ( !\reg_file|registers[9][23]~q  & ( !\reg_file|registers[8][23]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][23]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][23]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[10][23]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[11][23]~q ),
	.datae(!\reg_file|registers[9][23]~q ),
	.dataf(!\reg_file|registers[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~5 .extended_lut = "off";
defparam \reg_file|Mux8~5 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_file|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N18
cyclonev_lcell_comb \reg_file|Mux8~9 (
// Equation(s):
// \reg_file|Mux8~9_combout  = ( \reg_file|Mux8~7_combout  & ( \reg_file|Mux8~5_combout  & ( ((!sinstruction_IFID[23] & ((\reg_file|Mux8~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux8~8_combout ))) # (sinstruction_IFID[24]) ) ) ) # ( 
// !\reg_file|Mux8~7_combout  & ( \reg_file|Mux8~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux8~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux8~8_combout )))) # (sinstruction_IFID[24] & (!sinstruction_IFID[23])) 
// ) ) ) # ( \reg_file|Mux8~7_combout  & ( !\reg_file|Mux8~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux8~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux8~8_combout )))) # (sinstruction_IFID[24] & 
// (sinstruction_IFID[23])) ) ) ) # ( !\reg_file|Mux8~7_combout  & ( !\reg_file|Mux8~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux8~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux8~8_combout )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|Mux8~8_combout ),
	.datad(!\reg_file|Mux8~6_combout ),
	.datae(!\reg_file|Mux8~7_combout ),
	.dataf(!\reg_file|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~9 .extended_lut = "off";
defparam \reg_file|Mux8~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N9
cyclonev_lcell_comb \reg_file|Mux8~10 (
// Equation(s):
// \reg_file|Mux8~10_combout  = ( \reg_file|Mux8~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux8~4_combout ) ) ) # ( !\reg_file|Mux8~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux8~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux8~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~10 .extended_lut = "off";
defparam \reg_file|Mux8~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \reg_file|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N19
dffeas \sreaddata1_IDEX[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux8~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[23] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N1
dffeas \pc_mips|pc_output[23] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[23]~22_combout ),
	.asdata(sreaddata1_IDEX[23]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[23] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N3
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \pc_mips|pc_output [23] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \pc_mips|pc_output [23] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N26
dffeas \spc_IFID[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[24] .is_wysiwyg = "true";
defparam \spc_IFID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N47
dffeas \spc_IDEX[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[24] .is_wysiwyg = "true";
defparam \spc_IDEX[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N6
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( (\sjump_IDEX~q  & sinstruction_IFID[22]) ) + ( (!\sjump_IDEX~q  & (\Add0~89_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[24]))) ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( (\sjump_IDEX~q  & sinstruction_IFID[22]) ) + ( (!\sjump_IDEX~q  & (\Add0~89_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[24]))) ) + ( \Add1~86  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~89_sumout ),
	.datad(!sinstruction_IFID[22]),
	.datae(gnd),
	.dataf(!spc_IFID[24]),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F5A000000055;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N21
cyclonev_lcell_comb \mux_jr|output[24]~23 (
// Equation(s):
// \mux_jr|output[24]~23_combout  = ( \Add1~89_sumout  & ( \reset_stages~0_combout  & ( (\sjump_IDEX~q ) # (spc_IDEX[24]) ) ) ) # ( !\Add1~89_sumout  & ( \reset_stages~0_combout  & ( (spc_IDEX[24] & !\sjump_IDEX~q ) ) ) ) # ( \Add1~89_sumout  & ( 
// !\reset_stages~0_combout  ) )

	.dataa(!spc_IDEX[24]),
	.datab(gnd),
	.datac(!\sjump_IDEX~q ),
	.datad(gnd),
	.datae(!\Add1~89_sumout ),
	.dataf(!\reset_stages~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[24]~23 .extended_lut = "off";
defparam \mux_jr|output[24]~23 .lut_mask = 64'h0000FFFF50505F5F;
defparam \mux_jr|output[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N14
dffeas \spc_EXMEM[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[24] .is_wysiwyg = "true";
defparam \spc_EXMEM[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N39
cyclonev_lcell_comb \spc_MEMWB[24]~feeder (
// Equation(s):
// \spc_MEMWB[24]~feeder_combout  = spc_EXMEM[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_EXMEM[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_MEMWB[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_MEMWB[24]~feeder .extended_lut = "off";
defparam \spc_MEMWB[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spc_MEMWB[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N40
dffeas \spc_MEMWB[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_MEMWB[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[24]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[24] .is_wysiwyg = "true";
defparam \spc_MEMWB[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N36
cyclonev_lcell_comb \mux_jal|output[24]~24 (
// Equation(s):
// \mux_jal|output[24]~24_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[24]) ) ) # ( !\alu_main|Result [16] & ( (spc_MEMWB[24] & \sjal_MEMWB~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_MEMWB[24]),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[24]~24 .extended_lut = "off";
defparam \mux_jal|output[24]~24 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux_jal|output[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N20
dffeas \reg_file|registers[14][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][24] .is_wysiwyg = "true";
defparam \reg_file|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N2
dffeas \reg_file|registers[15][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][24] .is_wysiwyg = "true";
defparam \reg_file|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N33
cyclonev_lcell_comb \reg_file|registers[13][24]~feeder (
// Equation(s):
// \reg_file|registers[13][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y19_N35
dffeas \reg_file|registers[13][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][24] .is_wysiwyg = "true";
defparam \reg_file|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N47
dffeas \reg_file|registers[12][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][24] .is_wysiwyg = "true";
defparam \reg_file|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N45
cyclonev_lcell_comb \reg_file|Mux7~7 (
// Equation(s):
// \reg_file|Mux7~7_combout  = ( \reg_file|registers[13][24]~q  & ( \reg_file|registers[12][24]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[14][24]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[15][24]~q )))) ) ) 
// ) # ( !\reg_file|registers[13][24]~q  & ( \reg_file|registers[12][24]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[14][24]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[15][24]~q 
// )))) ) ) ) # ( \reg_file|registers[13][24]~q  & ( !\reg_file|registers[12][24]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[14][24]~q  & (sinstruction_IFID[22]))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # 
// (\reg_file|registers[15][24]~q )))) ) ) ) # ( !\reg_file|registers[13][24]~q  & ( !\reg_file|registers[12][24]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[14][24]~q )) # (sinstruction_IFID[21] & 
// ((\reg_file|registers[15][24]~q ))))) ) ) )

	.dataa(!\reg_file|registers[14][24]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[15][24]~q ),
	.datae(!\reg_file|registers[13][24]~q ),
	.dataf(!\reg_file|registers[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~7 .extended_lut = "off";
defparam \reg_file|Mux7~7 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N55
dffeas \reg_file|registers[10][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][24] .is_wysiwyg = "true";
defparam \reg_file|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N29
dffeas \reg_file|registers[8][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][24] .is_wysiwyg = "true";
defparam \reg_file|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N20
dffeas \reg_file|registers[11][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][24] .is_wysiwyg = "true";
defparam \reg_file|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N51
cyclonev_lcell_comb \reg_file|registers[9][24]~feeder (
// Equation(s):
// \reg_file|registers[9][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y20_N52
dffeas \reg_file|registers[9][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][24] .is_wysiwyg = "true";
defparam \reg_file|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N18
cyclonev_lcell_comb \reg_file|Mux7~5 (
// Equation(s):
// \reg_file|Mux7~5_combout  = ( \reg_file|registers[11][24]~q  & ( \reg_file|registers[9][24]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[8][24]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[10][24]~q ))) # (sinstruction_IFID[21]) ) ) ) 
// # ( !\reg_file|registers[11][24]~q  & ( \reg_file|registers[9][24]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|registers[8][24]~q )))) # (sinstruction_IFID[22] & (\reg_file|registers[10][24]~q  & ((!sinstruction_IFID[21])))) ) 
// ) ) # ( \reg_file|registers[11][24]~q  & ( !\reg_file|registers[9][24]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][24]~q  & !sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|registers[10][24]~q 
// ))) ) ) ) # ( !\reg_file|registers[11][24]~q  & ( !\reg_file|registers[9][24]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[8][24]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[10][24]~q )))) ) ) )

	.dataa(!\reg_file|registers[10][24]~q ),
	.datab(!\reg_file|registers[8][24]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[11][24]~q ),
	.dataf(!\reg_file|registers[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~5 .extended_lut = "off";
defparam \reg_file|Mux7~5 .lut_mask = 64'h3500350F35F035FF;
defparam \reg_file|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y15_N32
dffeas \reg_file|registers[5][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][24] .is_wysiwyg = "true";
defparam \reg_file|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N50
dffeas \reg_file|registers[6][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][24] .is_wysiwyg = "true";
defparam \reg_file|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y18_N9
cyclonev_lcell_comb \reg_file|registers[4][24]~feeder (
// Equation(s):
// \reg_file|registers[4][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y18_N10
dffeas \reg_file|registers[4][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][24] .is_wysiwyg = "true";
defparam \reg_file|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N12
cyclonev_lcell_comb \reg_file|registers[7][24]~feeder (
// Equation(s):
// \reg_file|registers[7][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N14
dffeas \reg_file|registers[7][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][24] .is_wysiwyg = "true";
defparam \reg_file|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N51
cyclonev_lcell_comb \reg_file|Mux7~8 (
// Equation(s):
// \reg_file|Mux7~8_combout  = ( \reg_file|registers[4][24]~q  & ( \reg_file|registers[7][24]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][24]~q ))) # (sinstruction_IFID[22] & (((\reg_file|registers[6][24]~q ) # 
// (sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[4][24]~q  & ( \reg_file|registers[7][24]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][24]~q  & (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (((\reg_file|registers[6][24]~q ) # 
// (sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[4][24]~q  & ( !\reg_file|registers[7][24]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][24]~q ))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21] & 
// \reg_file|registers[6][24]~q )))) ) ) ) # ( !\reg_file|registers[4][24]~q  & ( !\reg_file|registers[7][24]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][24]~q  & (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21] & 
// \reg_file|registers[6][24]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[5][24]~q ),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[6][24]~q ),
	.datae(!\reg_file|registers[4][24]~q ),
	.dataf(!\reg_file|registers[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~8 .extended_lut = "off";
defparam \reg_file|Mux7~8 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_file|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N32
dffeas \reg_file|registers[3][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][24] .is_wysiwyg = "true";
defparam \reg_file|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N42
cyclonev_lcell_comb \reg_file|registers[0][24]~feeder (
// Equation(s):
// \reg_file|registers[0][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N44
dffeas \reg_file|registers[0][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][24] .is_wysiwyg = "true";
defparam \reg_file|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N50
dffeas \reg_file|registers[2][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][24] .is_wysiwyg = "true";
defparam \reg_file|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y16_N9
cyclonev_lcell_comb \reg_file|registers[1][24]~feeder (
// Equation(s):
// \reg_file|registers[1][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y16_N11
dffeas \reg_file|registers[1][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][24] .is_wysiwyg = "true";
defparam \reg_file|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N33
cyclonev_lcell_comb \reg_file|Mux7~6 (
// Equation(s):
// \reg_file|Mux7~6_combout  = ( sinstruction_IFID[21] & ( \reg_file|registers[1][24]~q  & ( (!sinstruction_IFID[22]) # (\reg_file|registers[3][24]~q ) ) ) ) # ( !sinstruction_IFID[21] & ( \reg_file|registers[1][24]~q  & ( (!sinstruction_IFID[22] & 
// (\reg_file|registers[0][24]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][24]~q ))) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|registers[1][24]~q  & ( (sinstruction_IFID[22] & \reg_file|registers[3][24]~q ) ) ) ) # ( !sinstruction_IFID[21] 
// & ( !\reg_file|registers[1][24]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[0][24]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][24]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[3][24]~q ),
	.datac(!\reg_file|registers[0][24]~q ),
	.datad(!\reg_file|registers[2][24]~q ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|registers[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~6 .extended_lut = "off";
defparam \reg_file|Mux7~6 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \reg_file|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N24
cyclonev_lcell_comb \reg_file|Mux7~9 (
// Equation(s):
// \reg_file|Mux7~9_combout  = ( \reg_file|Mux7~8_combout  & ( \reg_file|Mux7~6_combout  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|Mux7~5_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux7~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux7~8_combout  & ( \reg_file|Mux7~6_combout  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|Mux7~5_combout )))) # (sinstruction_IFID[23] & (\reg_file|Mux7~7_combout  & (sinstruction_IFID[24]))) ) ) ) # ( 
// \reg_file|Mux7~8_combout  & ( !\reg_file|Mux7~6_combout  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|Mux7~5_combout )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|Mux7~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux7~8_combout  & ( !\reg_file|Mux7~6_combout  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux7~5_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux7~7_combout )))) ) ) )

	.dataa(!\reg_file|Mux7~7_combout ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux7~5_combout ),
	.datae(!\reg_file|Mux7~8_combout ),
	.dataf(!\reg_file|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~9 .extended_lut = "off";
defparam \reg_file|Mux7~9 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_file|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \reg_file|registers[23][24]~feeder (
// Equation(s):
// \reg_file|registers[23][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y15_N41
dffeas \reg_file|registers[23][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][24] .is_wysiwyg = "true";
defparam \reg_file|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y16_N43
dffeas \reg_file|registers[27][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][24] .is_wysiwyg = "true";
defparam \reg_file|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N25
dffeas \reg_file|registers[31][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][24] .is_wysiwyg = "true";
defparam \reg_file|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N9
cyclonev_lcell_comb \reg_file|registers[19][24]~feeder (
// Equation(s):
// \reg_file|registers[19][24]~feeder_combout  = \mux_jal|output[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[24]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[19][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N10
dffeas \reg_file|registers[19][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][24] .is_wysiwyg = "true";
defparam \reg_file|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N24
cyclonev_lcell_comb \reg_file|Mux7~3 (
// Equation(s):
// \reg_file|Mux7~3_combout  = ( \reg_file|registers[31][24]~q  & ( \reg_file|registers[19][24]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[27][24]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # 
// (\reg_file|registers[23][24]~q ))) ) ) ) # ( !\reg_file|registers[31][24]~q  & ( \reg_file|registers[19][24]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[27][24]~q )))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[23][24]~q  & (!sinstruction_IFID[24]))) ) ) ) # ( \reg_file|registers[31][24]~q  & ( !\reg_file|registers[19][24]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[27][24]~q )))) # (sinstruction_IFID[23] 
// & (((sinstruction_IFID[24])) # (\reg_file|registers[23][24]~q ))) ) ) ) # ( !\reg_file|registers[31][24]~q  & ( !\reg_file|registers[19][24]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[27][24]~q )))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[23][24]~q  & (!sinstruction_IFID[24]))) ) ) )

	.dataa(!\reg_file|registers[23][24]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[27][24]~q ),
	.datae(!\reg_file|registers[31][24]~q ),
	.dataf(!\reg_file|registers[19][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~3 .extended_lut = "off";
defparam \reg_file|Mux7~3 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg_file|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N21
cyclonev_lcell_comb \reg_file|registers[22][24]~feeder (
// Equation(s):
// \reg_file|registers[22][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N23
dffeas \reg_file|registers[22][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][24] .is_wysiwyg = "true";
defparam \reg_file|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N36
cyclonev_lcell_comb \reg_file|registers[18][24]~feeder (
// Equation(s):
// \reg_file|registers[18][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N38
dffeas \reg_file|registers[18][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][24] .is_wysiwyg = "true";
defparam \reg_file|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N43
dffeas \reg_file|registers[30][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][24] .is_wysiwyg = "true";
defparam \reg_file|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N23
dffeas \reg_file|registers[26][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][24] .is_wysiwyg = "true";
defparam \reg_file|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N42
cyclonev_lcell_comb \reg_file|Mux7~2 (
// Equation(s):
// \reg_file|Mux7~2_combout  = ( \reg_file|registers[30][24]~q  & ( \reg_file|registers[26][24]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[18][24]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][24]~q ))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[30][24]~q  & ( \reg_file|registers[26][24]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][24]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][24]~q )))) # (sinstruction_IFID[24] & 
// (!sinstruction_IFID[23])) ) ) ) # ( \reg_file|registers[30][24]~q  & ( !\reg_file|registers[26][24]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][24]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][24]~q 
// )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23])) ) ) ) # ( !\reg_file|registers[30][24]~q  & ( !\reg_file|registers[26][24]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][24]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[22][24]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[22][24]~q ),
	.datad(!\reg_file|registers[18][24]~q ),
	.datae(!\reg_file|registers[30][24]~q ),
	.dataf(!\reg_file|registers[26][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~2 .extended_lut = "off";
defparam \reg_file|Mux7~2 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N56
dffeas \reg_file|registers[28][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][24] .is_wysiwyg = "true";
defparam \reg_file|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N48
cyclonev_lcell_comb \reg_file|registers[24][24]~feeder (
// Equation(s):
// \reg_file|registers[24][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N50
dffeas \reg_file|registers[24][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][24] .is_wysiwyg = "true";
defparam \reg_file|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N37
dffeas \reg_file|registers[20][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][24] .is_wysiwyg = "true";
defparam \reg_file|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N53
dffeas \reg_file|registers[16][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][24] .is_wysiwyg = "true";
defparam \reg_file|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N36
cyclonev_lcell_comb \reg_file|Mux7~0 (
// Equation(s):
// \reg_file|Mux7~0_combout  = ( \reg_file|registers[20][24]~q  & ( \reg_file|registers[16][24]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[24][24]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[28][24]~q ))) ) ) 
// ) # ( !\reg_file|registers[20][24]~q  & ( \reg_file|registers[16][24]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23])) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[24][24]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[28][24]~q )))) ) ) ) # ( \reg_file|registers[20][24]~q  & ( !\reg_file|registers[16][24]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23])) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[24][24]~q 
// ))) # (sinstruction_IFID[23] & (\reg_file|registers[28][24]~q )))) ) ) ) # ( !\reg_file|registers[20][24]~q  & ( !\reg_file|registers[16][24]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[24][24]~q ))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[28][24]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[28][24]~q ),
	.datad(!\reg_file|registers[24][24]~q ),
	.datae(!\reg_file|registers[20][24]~q ),
	.dataf(!\reg_file|registers[16][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~0 .extended_lut = "off";
defparam \reg_file|Mux7~0 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N21
cyclonev_lcell_comb \reg_file|registers[17][24]~feeder (
// Equation(s):
// \reg_file|registers[17][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N23
dffeas \reg_file|registers[17][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][24] .is_wysiwyg = "true";
defparam \reg_file|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N52
dffeas \reg_file|registers[29][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][24] .is_wysiwyg = "true";
defparam \reg_file|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N37
dffeas \reg_file|registers[21][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[24]~24_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][24] .is_wysiwyg = "true";
defparam \reg_file|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N54
cyclonev_lcell_comb \reg_file|registers[25][24]~feeder (
// Equation(s):
// \reg_file|registers[25][24]~feeder_combout  = ( \mux_jal|output[24]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[24]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][24]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N56
dffeas \reg_file|registers[25][24] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][24] .is_wysiwyg = "true";
defparam \reg_file|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N36
cyclonev_lcell_comb \reg_file|Mux7~1 (
// Equation(s):
// \reg_file|Mux7~1_combout  = ( \reg_file|registers[21][24]~q  & ( \reg_file|registers[25][24]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[17][24]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|registers[29][24]~q )))) ) ) ) # ( !\reg_file|registers[21][24]~q  & ( \reg_file|registers[25][24]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[17][24]~q ))) # (sinstruction_IFID[23] & 
// (((sinstruction_IFID[24] & \reg_file|registers[29][24]~q )))) ) ) ) # ( \reg_file|registers[21][24]~q  & ( !\reg_file|registers[25][24]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[17][24]~q  & (!sinstruction_IFID[24]))) # (sinstruction_IFID[23] 
// & (((!sinstruction_IFID[24]) # (\reg_file|registers[29][24]~q )))) ) ) ) # ( !\reg_file|registers[21][24]~q  & ( !\reg_file|registers[25][24]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[17][24]~q  & (!sinstruction_IFID[24]))) # 
// (sinstruction_IFID[23] & (((sinstruction_IFID[24] & \reg_file|registers[29][24]~q )))) ) ) )

	.dataa(!\reg_file|registers[17][24]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[29][24]~q ),
	.datae(!\reg_file|registers[21][24]~q ),
	.dataf(!\reg_file|registers[25][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~1 .extended_lut = "off";
defparam \reg_file|Mux7~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg_file|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N30
cyclonev_lcell_comb \reg_file|Mux7~4 (
// Equation(s):
// \reg_file|Mux7~4_combout  = ( \reg_file|Mux7~0_combout  & ( \reg_file|Mux7~1_combout  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|Mux7~2_combout ))) # (sinstruction_IFID[21] & (\reg_file|Mux7~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux7~0_combout  & ( \reg_file|Mux7~1_combout  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|Mux7~2_combout )))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|Mux7~3_combout ))) ) ) ) # ( 
// \reg_file|Mux7~0_combout  & ( !\reg_file|Mux7~1_combout  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|Mux7~2_combout )))) # (sinstruction_IFID[21] & (\reg_file|Mux7~3_combout  & (sinstruction_IFID[22]))) ) ) ) # ( 
// !\reg_file|Mux7~0_combout  & ( !\reg_file|Mux7~1_combout  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|Mux7~2_combout ))) # (sinstruction_IFID[21] & (\reg_file|Mux7~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux7~3_combout ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|Mux7~2_combout ),
	.datae(!\reg_file|Mux7~0_combout ),
	.dataf(!\reg_file|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~4 .extended_lut = "off";
defparam \reg_file|Mux7~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_file|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N6
cyclonev_lcell_comb \reg_file|Mux7~10 (
// Equation(s):
// \reg_file|Mux7~10_combout  = ( \reg_file|Mux7~4_combout  & ( (sinstruction_IFID[25]) # (\reg_file|Mux7~9_combout ) ) ) # ( !\reg_file|Mux7~4_combout  & ( (\reg_file|Mux7~9_combout  & !sinstruction_IFID[25]) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux7~9_combout ),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~10 .extended_lut = "off";
defparam \reg_file|Mux7~10 .lut_mask = 64'h303030303F3F3F3F;
defparam \reg_file|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N7
dffeas \sreaddata1_IDEX[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[24] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N22
dffeas \pc_mips|pc_output[24] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[24]~23_combout ),
	.asdata(sreaddata1_IDEX[24]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[24] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N6
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \pc_mips|pc_output [24] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( \pc_mips|pc_output [24] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N29
dffeas \spc_IFID[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[25] .is_wysiwyg = "true";
defparam \spc_IFID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N47
dffeas \spc_IDEX[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[25] .is_wysiwyg = "true";
defparam \spc_IDEX[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N9
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~93_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[25]))) ) + ( (\sjump_IDEX~q  & sinstruction_IFID[23]) ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( (!\sjump_IDEX~q  & (\Add0~93_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[25]))) ) + ( (\sjump_IDEX~q  & sinstruction_IFID[23]) ) + ( \Add1~90  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~93_sumout ),
	.datad(!spc_IFID[25]),
	.datae(gnd),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFAA00000A5F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N0
cyclonev_lcell_comb \mux_jr|output[25]~24 (
// Equation(s):
// \mux_jr|output[25]~24_combout  = ( \Add1~93_sumout  & ( (!\reset_stages~0_combout ) # ((spc_IDEX[25]) # (\sjump_IDEX~q )) ) ) # ( !\Add1~93_sumout  & ( (\reset_stages~0_combout  & (!\sjump_IDEX~q  & spc_IDEX[25])) ) )

	.dataa(gnd),
	.datab(!\reset_stages~0_combout ),
	.datac(!\sjump_IDEX~q ),
	.datad(!spc_IDEX[25]),
	.datae(gnd),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[25]~24 .extended_lut = "off";
defparam \mux_jr|output[25]~24 .lut_mask = 64'h00300030CFFFCFFF;
defparam \mux_jr|output[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N38
dffeas \spc_EXMEM[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[25] .is_wysiwyg = "true";
defparam \spc_EXMEM[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N43
dffeas \spc_MEMWB[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[25]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[25] .is_wysiwyg = "true";
defparam \spc_MEMWB[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N54
cyclonev_lcell_comb \mux_jal|output[25]~25 (
// Equation(s):
// \mux_jal|output[25]~25_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[25]) ) ) # ( !\alu_main|Result [16] & ( (spc_MEMWB[25] & \sjal_MEMWB~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_MEMWB[25]),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[25]~25 .extended_lut = "off";
defparam \mux_jal|output[25]~25 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux_jal|output[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N51
cyclonev_lcell_comb \reg_file|registers[7][25]~feeder (
// Equation(s):
// \reg_file|registers[7][25]~feeder_combout  = ( \mux_jal|output[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N53
dffeas \reg_file|registers[7][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][25] .is_wysiwyg = "true";
defparam \reg_file|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N36
cyclonev_lcell_comb \reg_file|registers[6][25]~feeder (
// Equation(s):
// \reg_file|registers[6][25]~feeder_combout  = ( \mux_jal|output[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[6][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N38
dffeas \reg_file|registers[6][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][25] .is_wysiwyg = "true";
defparam \reg_file|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N8
dffeas \reg_file|registers[5][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][25] .is_wysiwyg = "true";
defparam \reg_file|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N41
dffeas \reg_file|registers[4][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][25] .is_wysiwyg = "true";
defparam \reg_file|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N6
cyclonev_lcell_comb \reg_file|Mux6~8 (
// Equation(s):
// \reg_file|Mux6~8_combout  = ( \reg_file|registers[5][25]~q  & ( \reg_file|registers[4][25]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[6][25]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][25]~q ))) ) ) ) # 
// ( !\reg_file|registers[5][25]~q  & ( \reg_file|registers[4][25]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][25]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[7][25]~q )))) ) ) ) # ( \reg_file|registers[5][25]~q  & ( !\reg_file|registers[4][25]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][25]~q 
// ))) # (sinstruction_IFID[21] & (\reg_file|registers[7][25]~q )))) ) ) ) # ( !\reg_file|registers[5][25]~q  & ( !\reg_file|registers[4][25]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[6][25]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[7][25]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][25]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[6][25]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[5][25]~q ),
	.dataf(!\reg_file|registers[4][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~8 .extended_lut = "off";
defparam \reg_file|Mux6~8 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N6
cyclonev_lcell_comb \reg_file|registers[9][25]~feeder (
// Equation(s):
// \reg_file|registers[9][25]~feeder_combout  = ( \mux_jal|output[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y18_N7
dffeas \reg_file|registers[9][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][25] .is_wysiwyg = "true";
defparam \reg_file|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N55
dffeas \reg_file|registers[10][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][25] .is_wysiwyg = "true";
defparam \reg_file|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N38
dffeas \reg_file|registers[11][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][25] .is_wysiwyg = "true";
defparam \reg_file|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N57
cyclonev_lcell_comb \reg_file|registers[8][25]~feeder (
// Equation(s):
// \reg_file|registers[8][25]~feeder_combout  = ( \mux_jal|output[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N58
dffeas \reg_file|registers[8][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][25] .is_wysiwyg = "true";
defparam \reg_file|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N39
cyclonev_lcell_comb \reg_file|Mux6~5 (
// Equation(s):
// \reg_file|Mux6~5_combout  = ( \reg_file|registers[11][25]~q  & ( \reg_file|registers[8][25]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[9][25]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][25]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[11][25]~q  & ( \reg_file|registers[8][25]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[9][25]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// ((\reg_file|registers[10][25]~q )))) ) ) ) # ( \reg_file|registers[11][25]~q  & ( !\reg_file|registers[8][25]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|registers[9][25]~q ))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[10][25]~q )) # (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[11][25]~q  & ( !\reg_file|registers[8][25]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|registers[9][25]~q ))) # (sinstruction_IFID[22] 
// & (!sinstruction_IFID[21] & ((\reg_file|registers[10][25]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[9][25]~q ),
	.datad(!\reg_file|registers[10][25]~q ),
	.datae(!\reg_file|registers[11][25]~q ),
	.dataf(!\reg_file|registers[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~5 .extended_lut = "off";
defparam \reg_file|Mux6~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y21_N49
dffeas \reg_file|registers[14][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][25] .is_wysiwyg = "true";
defparam \reg_file|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N13
dffeas \reg_file|registers[13][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][25] .is_wysiwyg = "true";
defparam \reg_file|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N44
dffeas \reg_file|registers[12][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][25] .is_wysiwyg = "true";
defparam \reg_file|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N20
dffeas \reg_file|registers[15][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][25] .is_wysiwyg = "true";
defparam \reg_file|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N15
cyclonev_lcell_comb \reg_file|Mux6~7 (
// Equation(s):
// \reg_file|Mux6~7_combout  = ( \reg_file|registers[12][25]~q  & ( \reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[14][25]~q ))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22]) # 
// (\reg_file|registers[13][25]~q )))) ) ) ) # ( !\reg_file|registers[12][25]~q  & ( \reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[14][25]~q  & ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22]) # (\reg_file|registers[13][25]~q )))) ) ) ) # ( \reg_file|registers[12][25]~q  & ( !\reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])) # (\reg_file|registers[14][25]~q ))) # 
// (sinstruction_IFID[21] & (((\reg_file|registers[13][25]~q  & !sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[12][25]~q  & ( !\reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[21] & (\reg_file|registers[14][25]~q  & 
// ((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & (((\reg_file|registers[13][25]~q  & !sinstruction_IFID[22])))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[14][25]~q ),
	.datac(!\reg_file|registers[13][25]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[12][25]~q ),
	.dataf(!\reg_file|registers[15][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~7 .extended_lut = "off";
defparam \reg_file|Mux6~7 .lut_mask = 64'h0522AF220577AF77;
defparam \reg_file|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N35
dffeas \reg_file|registers[1][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][25] .is_wysiwyg = "true";
defparam \reg_file|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N56
dffeas \reg_file|registers[2][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][25] .is_wysiwyg = "true";
defparam \reg_file|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N49
dffeas \reg_file|registers[3][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][25] .is_wysiwyg = "true";
defparam \reg_file|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N24
cyclonev_lcell_comb \reg_file|registers[0][25]~feeder (
// Equation(s):
// \reg_file|registers[0][25]~feeder_combout  = ( \mux_jal|output[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N25
dffeas \reg_file|registers[0][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][25] .is_wysiwyg = "true";
defparam \reg_file|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N48
cyclonev_lcell_comb \reg_file|Mux6~6 (
// Equation(s):
// \reg_file|Mux6~6_combout  = ( \reg_file|registers[3][25]~q  & ( \reg_file|registers[0][25]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[2][25]~q )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|registers[1][25]~q ))) ) ) ) # ( !\reg_file|registers[3][25]~q  & ( \reg_file|registers[0][25]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[2][25]~q )))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[1][25]~q  & ((!sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[3][25]~q  & ( !\reg_file|registers[0][25]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[2][25]~q  & sinstruction_IFID[22])))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])) # (\reg_file|registers[1][25]~q ))) ) ) ) # ( !\reg_file|registers[3][25]~q  & ( !\reg_file|registers[0][25]~q  & ( (!sinstruction_IFID[21] & (((\reg_file|registers[2][25]~q  & sinstruction_IFID[22])))) # (sinstruction_IFID[21] 
// & (\reg_file|registers[1][25]~q  & ((!sinstruction_IFID[22])))) ) ) )

	.dataa(!\reg_file|registers[1][25]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[2][25]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[3][25]~q ),
	.dataf(!\reg_file|registers[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~6 .extended_lut = "off";
defparam \reg_file|Mux6~6 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N15
cyclonev_lcell_comb \reg_file|Mux6~9 (
// Equation(s):
// \reg_file|Mux6~9_combout  = ( \reg_file|Mux6~7_combout  & ( \reg_file|Mux6~6_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|Mux6~5_combout )))) # (sinstruction_IFID[23] & (((\reg_file|Mux6~8_combout )) # 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|Mux6~7_combout  & ( \reg_file|Mux6~6_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|Mux6~5_combout )))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & 
// (\reg_file|Mux6~8_combout ))) ) ) ) # ( \reg_file|Mux6~7_combout  & ( !\reg_file|Mux6~6_combout  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|Mux6~5_combout )))) # (sinstruction_IFID[23] & (((\reg_file|Mux6~8_combout )) # 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|Mux6~7_combout  & ( !\reg_file|Mux6~6_combout  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|Mux6~5_combout )))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & 
// (\reg_file|Mux6~8_combout ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|Mux6~8_combout ),
	.datad(!\reg_file|Mux6~5_combout ),
	.datae(!\reg_file|Mux6~7_combout ),
	.dataf(!\reg_file|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~9 .extended_lut = "off";
defparam \reg_file|Mux6~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y19_N8
dffeas \reg_file|registers[29][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][25] .is_wysiwyg = "true";
defparam \reg_file|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y19_N2
dffeas \reg_file|registers[21][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][25] .is_wysiwyg = "true";
defparam \reg_file|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N15
cyclonev_lcell_comb \reg_file|registers[17][25]~feeder (
// Equation(s):
// \reg_file|registers[17][25]~feeder_combout  = \mux_jal|output[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[25]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[17][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N16
dffeas \reg_file|registers[17][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][25] .is_wysiwyg = "true";
defparam \reg_file|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y19_N23
dffeas \reg_file|registers[25][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][25] .is_wysiwyg = "true";
defparam \reg_file|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N27
cyclonev_lcell_comb \reg_file|Mux6~1 (
// Equation(s):
// \reg_file|Mux6~1_combout  = ( \reg_file|registers[17][25]~q  & ( \reg_file|registers[25][25]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[21][25]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[29][25]~q ))) ) ) 
// ) # ( !\reg_file|registers[17][25]~q  & ( \reg_file|registers[25][25]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|registers[21][25]~q )))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[29][25]~q 
// )))) ) ) ) # ( \reg_file|registers[17][25]~q  & ( !\reg_file|registers[25][25]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[21][25]~q )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23] & 
// (\reg_file|registers[29][25]~q ))) ) ) ) # ( !\reg_file|registers[17][25]~q  & ( !\reg_file|registers[25][25]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[21][25]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[29][25]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[29][25]~q ),
	.datad(!\reg_file|registers[21][25]~q ),
	.datae(!\reg_file|registers[17][25]~q ),
	.dataf(!\reg_file|registers[25][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~1 .extended_lut = "off";
defparam \reg_file|Mux6~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_file|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N8
dffeas \reg_file|registers[31][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][25] .is_wysiwyg = "true";
defparam \reg_file|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N5
dffeas \reg_file|registers[19][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][25] .is_wysiwyg = "true";
defparam \reg_file|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N38
dffeas \reg_file|registers[27][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][25] .is_wysiwyg = "true";
defparam \reg_file|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N46
dffeas \reg_file|registers[23][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][25] .is_wysiwyg = "true";
defparam \reg_file|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N9
cyclonev_lcell_comb \reg_file|Mux6~3 (
// Equation(s):
// \reg_file|Mux6~3_combout  = ( \reg_file|registers[27][25]~q  & ( \reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[19][25]~q )) # (sinstruction_IFID[24]))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # 
// ((\reg_file|registers[31][25]~q )))) ) ) ) # ( !\reg_file|registers[27][25]~q  & ( \reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[19][25]~q )))) # (sinstruction_IFID[23] & 
// ((!sinstruction_IFID[24]) # ((\reg_file|registers[31][25]~q )))) ) ) ) # ( \reg_file|registers[27][25]~q  & ( !\reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[19][25]~q )) # (sinstruction_IFID[24]))) # 
// (sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[31][25]~q ))) ) ) ) # ( !\reg_file|registers[27][25]~q  & ( !\reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[23] & (!sinstruction_IFID[24] & ((\reg_file|registers[19][25]~q )))) 
// # (sinstruction_IFID[23] & (sinstruction_IFID[24] & (\reg_file|registers[31][25]~q ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[31][25]~q ),
	.datad(!\reg_file|registers[19][25]~q ),
	.datae(!\reg_file|registers[27][25]~q ),
	.dataf(!\reg_file|registers[23][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~3 .extended_lut = "off";
defparam \reg_file|Mux6~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N59
dffeas \reg_file|registers[24][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][25] .is_wysiwyg = "true";
defparam \reg_file|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N47
dffeas \reg_file|registers[20][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][25] .is_wysiwyg = "true";
defparam \reg_file|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N48
cyclonev_lcell_comb \reg_file|registers[16][25]~feeder (
// Equation(s):
// \reg_file|registers[16][25]~feeder_combout  = \mux_jal|output[25]~25_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[25]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][25]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][25]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[16][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N50
dffeas \reg_file|registers[16][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][25] .is_wysiwyg = "true";
defparam \reg_file|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y16_N8
dffeas \reg_file|registers[28][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][25] .is_wysiwyg = "true";
defparam \reg_file|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N0
cyclonev_lcell_comb \reg_file|Mux6~0 (
// Equation(s):
// \reg_file|Mux6~0_combout  = ( \reg_file|registers[16][25]~q  & ( \reg_file|registers[28][25]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[24][25]~q ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # 
// (\reg_file|registers[20][25]~q )))) ) ) ) # ( !\reg_file|registers[16][25]~q  & ( \reg_file|registers[28][25]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[24][25]~q  & ((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & 
// (((sinstruction_IFID[24]) # (\reg_file|registers[20][25]~q )))) ) ) ) # ( \reg_file|registers[16][25]~q  & ( !\reg_file|registers[28][25]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[24][25]~q ))) # 
// (sinstruction_IFID[23] & (((\reg_file|registers[20][25]~q  & !sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[16][25]~q  & ( !\reg_file|registers[28][25]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[24][25]~q  & 
// ((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((\reg_file|registers[20][25]~q  & !sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[24][25]~q ),
	.datab(!\reg_file|registers[20][25]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[16][25]~q ),
	.dataf(!\reg_file|registers[28][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~0 .extended_lut = "off";
defparam \reg_file|Mux6~0 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N20
dffeas \reg_file|registers[26][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][25] .is_wysiwyg = "true";
defparam \reg_file|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N16
dffeas \reg_file|registers[18][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][25] .is_wysiwyg = "true";
defparam \reg_file|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N2
dffeas \reg_file|registers[30][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][25] .is_wysiwyg = "true";
defparam \reg_file|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N31
dffeas \reg_file|registers[22][25] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[25]~25_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][25] .is_wysiwyg = "true";
defparam \reg_file|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N30
cyclonev_lcell_comb \reg_file|Mux6~2 (
// Equation(s):
// \reg_file|Mux6~2_combout  = ( \reg_file|registers[30][25]~q  & ( \reg_file|registers[22][25]~q  & ( ((!sinstruction_IFID[24] & ((\reg_file|registers[18][25]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[26][25]~q ))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[30][25]~q  & ( \reg_file|registers[22][25]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|registers[18][25]~q )))) # (sinstruction_IFID[24] & (\reg_file|registers[26][25]~q  & 
// ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][25]~q  & ( !\reg_file|registers[22][25]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[18][25]~q  & !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[26][25]~q ))) ) ) ) # ( !\reg_file|registers[30][25]~q  & ( !\reg_file|registers[22][25]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[18][25]~q ))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[26][25]~q )))) ) ) )

	.dataa(!\reg_file|registers[26][25]~q ),
	.datab(!\reg_file|registers[18][25]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[30][25]~q ),
	.dataf(!\reg_file|registers[22][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~2 .extended_lut = "off";
defparam \reg_file|Mux6~2 .lut_mask = 64'h3500350F35F035FF;
defparam \reg_file|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N6
cyclonev_lcell_comb \reg_file|Mux6~4 (
// Equation(s):
// \reg_file|Mux6~4_combout  = ( \reg_file|Mux6~0_combout  & ( \reg_file|Mux6~2_combout  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|Mux6~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux6~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux6~0_combout  & ( \reg_file|Mux6~2_combout  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|Mux6~1_combout ))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|Mux6~3_combout )))) ) ) ) # ( 
// \reg_file|Mux6~0_combout  & ( !\reg_file|Mux6~2_combout  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|Mux6~1_combout )))) # (sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|Mux6~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux6~0_combout  & ( !\reg_file|Mux6~2_combout  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|Mux6~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux6~3_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux6~1_combout ),
	.datad(!\reg_file|Mux6~3_combout ),
	.datae(!\reg_file|Mux6~0_combout ),
	.dataf(!\reg_file|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~4 .extended_lut = "off";
defparam \reg_file|Mux6~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_file|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N54
cyclonev_lcell_comb \reg_file|Mux6~10 (
// Equation(s):
// \reg_file|Mux6~10_combout  = ( \reg_file|Mux6~9_combout  & ( \reg_file|Mux6~4_combout  ) ) # ( !\reg_file|Mux6~9_combout  & ( \reg_file|Mux6~4_combout  & ( sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux6~9_combout  & ( !\reg_file|Mux6~4_combout  & ( 
// !sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux6~9_combout ),
	.dataf(!\reg_file|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~10 .extended_lut = "off";
defparam \reg_file|Mux6~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_file|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N55
dffeas \sreaddata1_IDEX[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[25] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N1
dffeas \pc_mips|pc_output[25] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[25]~24_combout ),
	.asdata(sreaddata1_IDEX[25]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[25] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N9
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \pc_mips|pc_output [25] ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \pc_mips|pc_output [25] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N27
cyclonev_lcell_comb \spc_IFID[26]~feeder (
// Equation(s):
// \spc_IFID[26]~feeder_combout  = ( \Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IFID[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IFID[26]~feeder .extended_lut = "off";
defparam \spc_IFID[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IFID[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N29
dffeas \spc_IFID[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IFID[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[26] .is_wysiwyg = "true";
defparam \spc_IFID[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N26
dffeas \spc_IDEX[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[26] .is_wysiwyg = "true";
defparam \spc_IDEX[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N12
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\sjump_IDEX~q  & ((sinstruction_IFID[15]))) # (\sjump_IDEX~q  & (sinstruction_IFID[24])) ) + ( (!\sjump_IDEX~q  & (\Add0~97_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[26]))) ) + ( \Add1~94  ))
// \Add1~98  = CARRY(( (!\sjump_IDEX~q  & ((sinstruction_IFID[15]))) # (\sjump_IDEX~q  & (sinstruction_IFID[24])) ) + ( (!\sjump_IDEX~q  & (\Add0~97_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[26]))) ) + ( \Add1~94  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(!\Add0~97_sumout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[15]),
	.datae(gnd),
	.dataf(!spc_IFID[26]),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000DD88000005AF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N33
cyclonev_lcell_comb \mux_jr|output[26]~25 (
// Equation(s):
// \mux_jr|output[26]~25_combout  = ( \Add1~97_sumout  & ( (!\reset_stages~0_combout ) # ((spc_IDEX[26]) # (\sjump_IDEX~q )) ) ) # ( !\Add1~97_sumout  & ( (\reset_stages~0_combout  & (!\sjump_IDEX~q  & spc_IDEX[26])) ) )

	.dataa(gnd),
	.datab(!\reset_stages~0_combout ),
	.datac(!\sjump_IDEX~q ),
	.datad(!spc_IDEX[26]),
	.datae(!\Add1~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[26]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[26]~25 .extended_lut = "off";
defparam \mux_jr|output[26]~25 .lut_mask = 64'h0030CFFF0030CFFF;
defparam \mux_jr|output[26]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N47
dffeas \spc_EXMEM[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[26] .is_wysiwyg = "true";
defparam \spc_EXMEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N40
dffeas \spc_MEMWB[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[26]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[26] .is_wysiwyg = "true";
defparam \spc_MEMWB[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N12
cyclonev_lcell_comb \mux_jal|output[26]~26 (
// Equation(s):
// \mux_jal|output[26]~26_combout  = ( \sjal_MEMWB~q  & ( \alu_main|Result [16] & ( spc_MEMWB[26] ) ) ) # ( !\sjal_MEMWB~q  & ( \alu_main|Result [16] ) ) # ( \sjal_MEMWB~q  & ( !\alu_main|Result [16] & ( spc_MEMWB[26] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_MEMWB[26]),
	.datad(gnd),
	.datae(!\sjal_MEMWB~q ),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[26]~26 .extended_lut = "off";
defparam \mux_jal|output[26]~26 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mux_jal|output[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N32
dffeas \reg_file|registers[2][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][26] .is_wysiwyg = "true";
defparam \reg_file|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N11
dffeas \reg_file|registers[0][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][26] .is_wysiwyg = "true";
defparam \reg_file|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N20
dffeas \reg_file|registers[3][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][26] .is_wysiwyg = "true";
defparam \reg_file|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N8
dffeas \reg_file|registers[1][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][26] .is_wysiwyg = "true";
defparam \reg_file|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N48
cyclonev_lcell_comb \reg_file|Mux5~6 (
// Equation(s):
// \reg_file|Mux5~6_combout  = ( \reg_file|registers[1][26]~q  & ( sinstruction_IFID[21] & ( (!sinstruction_IFID[22]) # (\reg_file|registers[3][26]~q ) ) ) ) # ( !\reg_file|registers[1][26]~q  & ( sinstruction_IFID[21] & ( (sinstruction_IFID[22] & 
// \reg_file|registers[3][26]~q ) ) ) ) # ( \reg_file|registers[1][26]~q  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & ((\reg_file|registers[0][26]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[2][26]~q )) ) ) ) # ( 
// !\reg_file|registers[1][26]~q  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & ((\reg_file|registers[0][26]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[2][26]~q )) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[2][26]~q ),
	.datac(!\reg_file|registers[0][26]~q ),
	.datad(!\reg_file|registers[3][26]~q ),
	.datae(!\reg_file|registers[1][26]~q ),
	.dataf(!sinstruction_IFID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~6 .extended_lut = "off";
defparam \reg_file|Mux5~6 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \reg_file|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N2
dffeas \reg_file|registers[7][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][26] .is_wysiwyg = "true";
defparam \reg_file|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N50
dffeas \reg_file|registers[5][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][26] .is_wysiwyg = "true";
defparam \reg_file|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N32
dffeas \reg_file|registers[6][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][26] .is_wysiwyg = "true";
defparam \reg_file|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N8
dffeas \reg_file|registers[4][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][26] .is_wysiwyg = "true";
defparam \reg_file|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N30
cyclonev_lcell_comb \reg_file|Mux5~8 (
// Equation(s):
// \reg_file|Mux5~8_combout  = ( \reg_file|registers[6][26]~q  & ( \reg_file|registers[4][26]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[5][26]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][26]~q ))) ) ) ) # 
// ( !\reg_file|registers[6][26]~q  & ( \reg_file|registers[4][26]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[5][26]~q )))) # (sinstruction_IFID[22] & (\reg_file|registers[7][26]~q  & ((sinstruction_IFID[21])))) ) ) ) 
// # ( \reg_file|registers[6][26]~q  & ( !\reg_file|registers[4][26]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[5][26]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[7][26]~q ))) ) ) 
// ) # ( !\reg_file|registers[6][26]~q  & ( !\reg_file|registers[4][26]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][26]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][26]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][26]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[5][26]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[6][26]~q ),
	.dataf(!\reg_file|registers[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~8 .extended_lut = "off";
defparam \reg_file|Mux5~8 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_file|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N20
dffeas \reg_file|registers[12][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][26] .is_wysiwyg = "true";
defparam \reg_file|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N20
dffeas \reg_file|registers[14][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][26] .is_wysiwyg = "true";
defparam \reg_file|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y17_N25
dffeas \reg_file|registers[15][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][26] .is_wysiwyg = "true";
defparam \reg_file|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y19_N46
dffeas \reg_file|registers[13][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][26] .is_wysiwyg = "true";
defparam \reg_file|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N24
cyclonev_lcell_comb \reg_file|Mux5~7 (
// Equation(s):
// \reg_file|Mux5~7_combout  = ( \reg_file|registers[15][26]~q  & ( \reg_file|registers[13][26]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[12][26]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][26]~q )))) # (sinstruction_IFID[21]) ) ) 
// ) # ( !\reg_file|registers[15][26]~q  & ( \reg_file|registers[13][26]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][26]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][26]~q ))))) # (sinstruction_IFID[21] & 
// (((!sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[15][26]~q  & ( !\reg_file|registers[13][26]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[12][26]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[14][26]~q ))))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[15][26]~q  & ( !\reg_file|registers[13][26]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & 
// (\reg_file|registers[12][26]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[14][26]~q ))))) ) ) )

	.dataa(!\reg_file|registers[12][26]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[14][26]~q ),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|registers[15][26]~q ),
	.dataf(!\reg_file|registers[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~7 .extended_lut = "off";
defparam \reg_file|Mux5~7 .lut_mask = 64'h440C443F770C773F;
defparam \reg_file|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y18_N43
dffeas \reg_file|registers[10][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][26] .is_wysiwyg = "true";
defparam \reg_file|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y18_N38
dffeas \reg_file|registers[11][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][26] .is_wysiwyg = "true";
defparam \reg_file|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y18_N26
dffeas \reg_file|registers[9][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][26] .is_wysiwyg = "true";
defparam \reg_file|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N24
cyclonev_lcell_comb \reg_file|registers[8][26]~feeder (
// Equation(s):
// \reg_file|registers[8][26]~feeder_combout  = \mux_jal|output[26]~26_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[26]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][26]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][26]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y18_N25
dffeas \reg_file|registers[8][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][26] .is_wysiwyg = "true";
defparam \reg_file|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N9
cyclonev_lcell_comb \reg_file|Mux5~5 (
// Equation(s):
// \reg_file|Mux5~5_combout  = ( \reg_file|registers[9][26]~q  & ( \reg_file|registers[8][26]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|registers[10][26]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][26]~q )))) ) ) ) 
// # ( !\reg_file|registers[9][26]~q  & ( \reg_file|registers[8][26]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[10][26]~q )))) # (sinstruction_IFID[21] & (sinstruction_IFID[22] & ((\reg_file|registers[11][26]~q )))) ) 
// ) ) # ( \reg_file|registers[9][26]~q  & ( !\reg_file|registers[8][26]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22] & (\reg_file|registers[10][26]~q ))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22]) # ((\reg_file|registers[11][26]~q )))) 
// ) ) ) # ( !\reg_file|registers[9][26]~q  & ( !\reg_file|registers[8][26]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|registers[10][26]~q )) # (sinstruction_IFID[21] & ((\reg_file|registers[11][26]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[10][26]~q ),
	.datad(!\reg_file|registers[11][26]~q ),
	.datae(!\reg_file|registers[9][26]~q ),
	.dataf(!\reg_file|registers[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~5 .extended_lut = "off";
defparam \reg_file|Mux5~5 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N3
cyclonev_lcell_comb \reg_file|Mux5~9 (
// Equation(s):
// \reg_file|Mux5~9_combout  = ( \reg_file|Mux5~7_combout  & ( \reg_file|Mux5~5_combout  & ( ((!sinstruction_IFID[23] & (\reg_file|Mux5~6_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux5~8_combout )))) # (sinstruction_IFID[24]) ) ) ) # ( 
// !\reg_file|Mux5~7_combout  & ( \reg_file|Mux5~5_combout  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|Mux5~6_combout ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|Mux5~8_combout )))) ) ) ) # ( 
// \reg_file|Mux5~7_combout  & ( !\reg_file|Mux5~5_combout  & ( (!sinstruction_IFID[23] & (\reg_file|Mux5~6_combout  & (!sinstruction_IFID[24]))) # (sinstruction_IFID[23] & (((\reg_file|Mux5~8_combout ) # (sinstruction_IFID[24])))) ) ) ) # ( 
// !\reg_file|Mux5~7_combout  & ( !\reg_file|Mux5~5_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|Mux5~6_combout )) # (sinstruction_IFID[23] & ((\reg_file|Mux5~8_combout ))))) ) ) )

	.dataa(!\reg_file|Mux5~6_combout ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|Mux5~8_combout ),
	.datae(!\reg_file|Mux5~7_combout ),
	.dataf(!\reg_file|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~9 .extended_lut = "off";
defparam \reg_file|Mux5~9 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_file|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N34
dffeas \reg_file|registers[28][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][26] .is_wysiwyg = "true";
defparam \reg_file|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N26
dffeas \reg_file|registers[16][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][26] .is_wysiwyg = "true";
defparam \reg_file|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N1
dffeas \reg_file|registers[20][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][26] .is_wysiwyg = "true";
defparam \reg_file|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N25
dffeas \reg_file|registers[24][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][26] .is_wysiwyg = "true";
defparam \reg_file|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N0
cyclonev_lcell_comb \reg_file|Mux5~0 (
// Equation(s):
// \reg_file|Mux5~0_combout  = ( \reg_file|registers[20][26]~q  & ( \reg_file|registers[24][26]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[16][26]~q )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[28][26]~q ))) ) ) ) # ( !\reg_file|registers[20][26]~q  & ( \reg_file|registers[24][26]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[16][26]~q )))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[28][26]~q  & ((sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[20][26]~q  & ( !\reg_file|registers[24][26]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][26]~q  & !sinstruction_IFID[24])))) # 
// (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[28][26]~q ))) ) ) ) # ( !\reg_file|registers[20][26]~q  & ( !\reg_file|registers[24][26]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][26]~q  & 
// !sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|registers[28][26]~q  & ((sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[28][26]~q ),
	.datab(!\reg_file|registers[16][26]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[20][26]~q ),
	.dataf(!\reg_file|registers[24][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~0 .extended_lut = "off";
defparam \reg_file|Mux5~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N36
cyclonev_lcell_comb \reg_file|registers[23][26]~feeder (
// Equation(s):
// \reg_file|registers[23][26]~feeder_combout  = \mux_jal|output[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[26]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][26]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N38
dffeas \reg_file|registers[23][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][26] .is_wysiwyg = "true";
defparam \reg_file|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N49
dffeas \reg_file|registers[27][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][26] .is_wysiwyg = "true";
defparam \reg_file|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N14
dffeas \reg_file|registers[31][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][26] .is_wysiwyg = "true";
defparam \reg_file|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N54
cyclonev_lcell_comb \reg_file|registers[19][26]~feeder (
// Equation(s):
// \reg_file|registers[19][26]~feeder_combout  = \mux_jal|output[26]~26_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[26]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][26]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][26]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[19][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N56
dffeas \reg_file|registers[19][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][26] .is_wysiwyg = "true";
defparam \reg_file|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N12
cyclonev_lcell_comb \reg_file|Mux5~3 (
// Equation(s):
// \reg_file|Mux5~3_combout  = ( \reg_file|registers[31][26]~q  & ( \reg_file|registers[19][26]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[27][26]~q )))) # (sinstruction_IFID[23] & (((\reg_file|registers[23][26]~q )) # 
// (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[31][26]~q  & ( \reg_file|registers[19][26]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24]) # ((\reg_file|registers[27][26]~q )))) # (sinstruction_IFID[23] & (!sinstruction_IFID[24] & 
// (\reg_file|registers[23][26]~q ))) ) ) ) # ( \reg_file|registers[31][26]~q  & ( !\reg_file|registers[19][26]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[27][26]~q )))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[23][26]~q )) # (sinstruction_IFID[24]))) ) ) ) # ( !\reg_file|registers[31][26]~q  & ( !\reg_file|registers[19][26]~q  & ( (!sinstruction_IFID[23] & (sinstruction_IFID[24] & ((\reg_file|registers[27][26]~q )))) # 
// (sinstruction_IFID[23] & (!sinstruction_IFID[24] & (\reg_file|registers[23][26]~q ))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[23][26]~q ),
	.datad(!\reg_file|registers[27][26]~q ),
	.datae(!\reg_file|registers[31][26]~q ),
	.dataf(!\reg_file|registers[19][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~3 .extended_lut = "off";
defparam \reg_file|Mux5~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N41
dffeas \reg_file|registers[25][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][26] .is_wysiwyg = "true";
defparam \reg_file|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N13
dffeas \reg_file|registers[29][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][26] .is_wysiwyg = "true";
defparam \reg_file|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y12_N43
dffeas \reg_file|registers[21][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][26] .is_wysiwyg = "true";
defparam \reg_file|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N59
dffeas \reg_file|registers[17][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][26] .is_wysiwyg = "true";
defparam \reg_file|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N42
cyclonev_lcell_comb \reg_file|Mux5~1 (
// Equation(s):
// \reg_file|Mux5~1_combout  = ( \reg_file|registers[21][26]~q  & ( \reg_file|registers[17][26]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[25][26]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][26]~q )))) ) ) 
// ) # ( !\reg_file|registers[21][26]~q  & ( \reg_file|registers[17][26]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[25][26]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[29][26]~q ))))) ) ) ) # ( \reg_file|registers[21][26]~q  & ( !\reg_file|registers[17][26]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// (\reg_file|registers[25][26]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][26]~q ))))) ) ) ) # ( !\reg_file|registers[21][26]~q  & ( !\reg_file|registers[17][26]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// (\reg_file|registers[25][26]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][26]~q ))))) ) ) )

	.dataa(!\reg_file|registers[25][26]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[29][26]~q ),
	.datae(!\reg_file|registers[21][26]~q ),
	.dataf(!\reg_file|registers[17][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~1 .extended_lut = "off";
defparam \reg_file|Mux5~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N56
dffeas \reg_file|registers[30][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][26] .is_wysiwyg = "true";
defparam \reg_file|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y17_N14
dffeas \reg_file|registers[18][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][26] .is_wysiwyg = "true";
defparam \reg_file|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N44
dffeas \reg_file|registers[26][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[26]~26_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][26] .is_wysiwyg = "true";
defparam \reg_file|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N12
cyclonev_lcell_comb \reg_file|registers[22][26]~feeder (
// Equation(s):
// \reg_file|registers[22][26]~feeder_combout  = ( \mux_jal|output[26]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][26]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N13
dffeas \reg_file|registers[22][26] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][26] .is_wysiwyg = "true";
defparam \reg_file|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N57
cyclonev_lcell_comb \reg_file|Mux5~2 (
// Equation(s):
// \reg_file|Mux5~2_combout  = ( \reg_file|registers[26][26]~q  & ( \reg_file|registers[22][26]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|registers[18][26]~q )))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[30][26]~q ))) ) ) ) # ( !\reg_file|registers[26][26]~q  & ( \reg_file|registers[22][26]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|registers[18][26]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[30][26]~q  & ((sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[26][26]~q  & ( !\reg_file|registers[22][26]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[18][26]~q  & !sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[30][26]~q ))) ) ) ) # ( !\reg_file|registers[26][26]~q  & ( !\reg_file|registers[22][26]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[18][26]~q  & 
// !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|registers[30][26]~q  & ((sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|registers[30][26]~q ),
	.datab(!\reg_file|registers[18][26]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[26][26]~q ),
	.dataf(!\reg_file|registers[22][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~2 .extended_lut = "off";
defparam \reg_file|Mux5~2 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N54
cyclonev_lcell_comb \reg_file|Mux5~4 (
// Equation(s):
// \reg_file|Mux5~4_combout  = ( sinstruction_IFID[21] & ( \reg_file|Mux5~2_combout  & ( (!sinstruction_IFID[22] & ((\reg_file|Mux5~1_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux5~3_combout )) ) ) ) # ( !sinstruction_IFID[21] & ( 
// \reg_file|Mux5~2_combout  & ( (sinstruction_IFID[22]) # (\reg_file|Mux5~0_combout ) ) ) ) # ( sinstruction_IFID[21] & ( !\reg_file|Mux5~2_combout  & ( (!sinstruction_IFID[22] & ((\reg_file|Mux5~1_combout ))) # (sinstruction_IFID[22] & 
// (\reg_file|Mux5~3_combout )) ) ) ) # ( !sinstruction_IFID[21] & ( !\reg_file|Mux5~2_combout  & ( (\reg_file|Mux5~0_combout  & !sinstruction_IFID[22]) ) ) )

	.dataa(!\reg_file|Mux5~0_combout ),
	.datab(!\reg_file|Mux5~3_combout ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|Mux5~1_combout ),
	.datae(!sinstruction_IFID[21]),
	.dataf(!\reg_file|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~4 .extended_lut = "off";
defparam \reg_file|Mux5~4 .lut_mask = 64'h505003F35F5F03F3;
defparam \reg_file|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N51
cyclonev_lcell_comb \reg_file|Mux5~10 (
// Equation(s):
// \reg_file|Mux5~10_combout  = ( \reg_file|Mux5~4_combout  & ( (\reg_file|Mux5~9_combout ) # (sinstruction_IFID[25]) ) ) # ( !\reg_file|Mux5~4_combout  & ( (!sinstruction_IFID[25] & \reg_file|Mux5~9_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux5~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~10 .extended_lut = "off";
defparam \reg_file|Mux5~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_file|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N53
dffeas \sreaddata1_IDEX[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[26] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N34
dffeas \pc_mips|pc_output[26] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[26]~25_combout ),
	.asdata(sreaddata1_IDEX[26]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[26] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \pc_mips|pc_output [26] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( \pc_mips|pc_output [26] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \spc_IFID[27]~feeder (
// Equation(s):
// \spc_IFID[27]~feeder_combout  = ( \Add0~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IFID[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IFID[27]~feeder .extended_lut = "off";
defparam \spc_IFID[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spc_IFID[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N11
dffeas \spc_IFID[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IFID[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[27] .is_wysiwyg = "true";
defparam \spc_IFID[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N6
cyclonev_lcell_comb \spc_IDEX[27]~feeder (
// Equation(s):
// \spc_IDEX[27]~feeder_combout  = spc_IFID[27]

	.dataa(gnd),
	.datab(!spc_IFID[27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[27]~feeder .extended_lut = "off";
defparam \spc_IDEX[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \spc_IDEX[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N8
dffeas \spc_IDEX[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[27] .is_wysiwyg = "true";
defparam \spc_IDEX[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N15
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( (\sjump_IDEX~q  & sinstruction_IFID[25]) ) + ( (!\sjump_IDEX~q  & (\Add0~101_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[27]))) ) + ( \Add1~98  ))
// \Add1~102  = CARRY(( (\sjump_IDEX~q  & sinstruction_IFID[25]) ) + ( (!\sjump_IDEX~q  & (\Add0~101_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[27]))) ) + ( \Add1~98  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~101_sumout ),
	.datad(!sinstruction_IFID[25]),
	.datae(gnd),
	.dataf(!spc_IFID[27]),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F5A000000055;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N15
cyclonev_lcell_comb \mux_jr|output[27]~26 (
// Equation(s):
// \mux_jr|output[27]~26_combout  = ( \reset_stages~0_combout  & ( \Add1~101_sumout  & ( (\sjump_IDEX~q ) # (spc_IDEX[27]) ) ) ) # ( !\reset_stages~0_combout  & ( \Add1~101_sumout  ) ) # ( \reset_stages~0_combout  & ( !\Add1~101_sumout  & ( (spc_IDEX[27] & 
// !\sjump_IDEX~q ) ) ) )

	.dataa(!spc_IDEX[27]),
	.datab(gnd),
	.datac(!\sjump_IDEX~q ),
	.datad(gnd),
	.datae(!\reset_stages~0_combout ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[27]~26 .extended_lut = "off";
defparam \mux_jr|output[27]~26 .lut_mask = 64'h00005050FFFF5F5F;
defparam \mux_jr|output[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N47
dffeas \spc_EXMEM[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[27] .is_wysiwyg = "true";
defparam \spc_EXMEM[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N40
dffeas \spc_MEMWB[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[27]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[27] .is_wysiwyg = "true";
defparam \spc_MEMWB[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y15_N24
cyclonev_lcell_comb \mux_jal|output[27]~27 (
// Equation(s):
// \mux_jal|output[27]~27_combout  = ( \alu_main|Result [16] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[27]) ) ) # ( !\alu_main|Result [16] & ( (\sjal_MEMWB~q  & spc_MEMWB[27]) ) )

	.dataa(gnd),
	.datab(!\sjal_MEMWB~q ),
	.datac(gnd),
	.datad(!spc_MEMWB[27]),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[27]~27 .extended_lut = "off";
defparam \mux_jal|output[27]~27 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mux_jal|output[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N0
cyclonev_lcell_comb \reg_file|registers[17][27]~feeder (
// Equation(s):
// \reg_file|registers[17][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N2
dffeas \reg_file|registers[17][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][27] .is_wysiwyg = "true";
defparam \reg_file|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N43
dffeas \reg_file|registers[29][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][27] .is_wysiwyg = "true";
defparam \reg_file|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N8
dffeas \reg_file|registers[21][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][27] .is_wysiwyg = "true";
defparam \reg_file|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N36
cyclonev_lcell_comb \reg_file|registers[25][27]~feeder (
// Equation(s):
// \reg_file|registers[25][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[25][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[25][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[25][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[25][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y18_N37
dffeas \reg_file|registers[25][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][27] .is_wysiwyg = "true";
defparam \reg_file|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N21
cyclonev_lcell_comb \reg_file|Mux4~1 (
// Equation(s):
// \reg_file|Mux4~1_combout  = ( \reg_file|registers[21][27]~q  & ( \reg_file|registers[25][27]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[17][27]~q ))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # 
// (\reg_file|registers[29][27]~q )))) ) ) ) # ( !\reg_file|registers[21][27]~q  & ( \reg_file|registers[25][27]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[17][27]~q ))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[29][27]~q  & sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[21][27]~q  & ( !\reg_file|registers[25][27]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[17][27]~q  & ((!sinstruction_IFID[24])))) # 
// (sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[29][27]~q )))) ) ) ) # ( !\reg_file|registers[21][27]~q  & ( !\reg_file|registers[25][27]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[17][27]~q  & 
// ((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((\reg_file|registers[29][27]~q  & sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[17][27]~q ),
	.datab(!\reg_file|registers[29][27]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[21][27]~q ),
	.dataf(!\reg_file|registers[25][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~1 .extended_lut = "off";
defparam \reg_file|Mux4~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \reg_file|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y19_N14
dffeas \reg_file|registers[30][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][27] .is_wysiwyg = "true";
defparam \reg_file|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N24
cyclonev_lcell_comb \reg_file|registers[22][27]~feeder (
// Equation(s):
// \reg_file|registers[22][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N25
dffeas \reg_file|registers[22][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][27] .is_wysiwyg = "true";
defparam \reg_file|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N43
dffeas \reg_file|registers[26][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][27] .is_wysiwyg = "true";
defparam \reg_file|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N57
cyclonev_lcell_comb \reg_file|registers[18][27]~feeder (
// Equation(s):
// \reg_file|registers[18][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N58
dffeas \reg_file|registers[18][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][27] .is_wysiwyg = "true";
defparam \reg_file|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N15
cyclonev_lcell_comb \reg_file|Mux4~2 (
// Equation(s):
// \reg_file|Mux4~2_combout  = ( \reg_file|registers[26][27]~q  & ( \reg_file|registers[18][27]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & ((\reg_file|registers[22][27]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[30][27]~q ))) ) ) 
// ) # ( !\reg_file|registers[26][27]~q  & ( \reg_file|registers[18][27]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[22][27]~q )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23] & (\reg_file|registers[30][27]~q ))) 
// ) ) ) # ( \reg_file|registers[26][27]~q  & ( !\reg_file|registers[18][27]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|registers[22][27]~q )))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|registers[30][27]~q 
// )))) ) ) ) # ( !\reg_file|registers[26][27]~q  & ( !\reg_file|registers[18][27]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|registers[22][27]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[30][27]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[30][27]~q ),
	.datad(!\reg_file|registers[22][27]~q ),
	.datae(!\reg_file|registers[26][27]~q ),
	.dataf(!\reg_file|registers[18][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~2 .extended_lut = "off";
defparam \reg_file|Mux4~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N36
cyclonev_lcell_comb \reg_file|registers[27][27]~feeder (
// Equation(s):
// \reg_file|registers[27][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[27][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[27][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[27][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[27][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y20_N38
dffeas \reg_file|registers[27][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[27][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][27] .is_wysiwyg = "true";
defparam \reg_file|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N54
cyclonev_lcell_comb \reg_file|registers[23][27]~feeder (
// Equation(s):
// \reg_file|registers[23][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N55
dffeas \reg_file|registers[23][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][27] .is_wysiwyg = "true";
defparam \reg_file|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N56
dffeas \reg_file|registers[31][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][27] .is_wysiwyg = "true";
defparam \reg_file|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N32
dffeas \reg_file|registers[19][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][27] .is_wysiwyg = "true";
defparam \reg_file|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N54
cyclonev_lcell_comb \reg_file|Mux4~3 (
// Equation(s):
// \reg_file|Mux4~3_combout  = ( \reg_file|registers[31][27]~q  & ( \reg_file|registers[19][27]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[23][27]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[27][27]~q ))) ) ) ) # ( !\reg_file|registers[31][27]~q  & ( \reg_file|registers[19][27]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[23][27]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[27][27]~q  & ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[31][27]~q  & ( !\reg_file|registers[19][27]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[23][27]~q  & sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[27][27]~q ))) ) ) ) # ( !\reg_file|registers[31][27]~q  & ( !\reg_file|registers[19][27]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[23][27]~q  & 
// sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|registers[27][27]~q  & ((!sinstruction_IFID[23])))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[27][27]~q ),
	.datac(!\reg_file|registers[23][27]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[31][27]~q ),
	.dataf(!\reg_file|registers[19][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~3 .extended_lut = "off";
defparam \reg_file|Mux4~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_file|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N36
cyclonev_lcell_comb \reg_file|registers[24][27]~feeder (
// Equation(s):
// \reg_file|registers[24][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y20_N37
dffeas \reg_file|registers[24][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][27] .is_wysiwyg = "true";
defparam \reg_file|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y19_N26
dffeas \reg_file|registers[28][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][27] .is_wysiwyg = "true";
defparam \reg_file|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N50
dffeas \reg_file|registers[20][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][27] .is_wysiwyg = "true";
defparam \reg_file|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N2
dffeas \reg_file|registers[16][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][27] .is_wysiwyg = "true";
defparam \reg_file|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N51
cyclonev_lcell_comb \reg_file|Mux4~0 (
// Equation(s):
// \reg_file|Mux4~0_combout  = ( \reg_file|registers[16][27]~q  & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & ((\reg_file|registers[20][27]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][27]~q )) ) ) ) # ( !\reg_file|registers[16][27]~q  
// & ( sinstruction_IFID[23] & ( (!sinstruction_IFID[24] & ((\reg_file|registers[20][27]~q ))) # (sinstruction_IFID[24] & (\reg_file|registers[28][27]~q )) ) ) ) # ( \reg_file|registers[16][27]~q  & ( !sinstruction_IFID[23] & ( (!sinstruction_IFID[24]) # 
// (\reg_file|registers[24][27]~q ) ) ) ) # ( !\reg_file|registers[16][27]~q  & ( !sinstruction_IFID[23] & ( (sinstruction_IFID[24] & \reg_file|registers[24][27]~q ) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[24][27]~q ),
	.datac(!\reg_file|registers[28][27]~q ),
	.datad(!\reg_file|registers[20][27]~q ),
	.datae(!\reg_file|registers[16][27]~q ),
	.dataf(!sinstruction_IFID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~0 .extended_lut = "off";
defparam \reg_file|Mux4~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \reg_file|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N0
cyclonev_lcell_comb \reg_file|Mux4~4 (
// Equation(s):
// \reg_file|Mux4~4_combout  = ( \reg_file|Mux4~3_combout  & ( \reg_file|Mux4~0_combout  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|Mux4~1_combout )))) # (sinstruction_IFID[22] & (((\reg_file|Mux4~2_combout )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|Mux4~3_combout  & ( \reg_file|Mux4~0_combout  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|Mux4~1_combout )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// ((\reg_file|Mux4~2_combout )))) ) ) ) # ( \reg_file|Mux4~3_combout  & ( !\reg_file|Mux4~0_combout  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|Mux4~1_combout ))) # (sinstruction_IFID[22] & (((\reg_file|Mux4~2_combout )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|Mux4~3_combout  & ( !\reg_file|Mux4~0_combout  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & (\reg_file|Mux4~1_combout ))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// ((\reg_file|Mux4~2_combout )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux4~1_combout ),
	.datad(!\reg_file|Mux4~2_combout ),
	.datae(!\reg_file|Mux4~3_combout ),
	.dataf(!\reg_file|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~4 .extended_lut = "off";
defparam \reg_file|Mux4~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N35
dffeas \reg_file|registers[8][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][27] .is_wysiwyg = "true";
defparam \reg_file|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y15_N43
dffeas \reg_file|registers[10][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][27] .is_wysiwyg = "true";
defparam \reg_file|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N1
dffeas \reg_file|registers[11][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][27] .is_wysiwyg = "true";
defparam \reg_file|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N45
cyclonev_lcell_comb \reg_file|registers[9][27]~feeder (
// Equation(s):
// \reg_file|registers[9][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N47
dffeas \reg_file|registers[9][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][27] .is_wysiwyg = "true";
defparam \reg_file|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N0
cyclonev_lcell_comb \reg_file|Mux4~5 (
// Equation(s):
// \reg_file|Mux4~5_combout  = ( \reg_file|registers[11][27]~q  & ( \reg_file|registers[9][27]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[8][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][27]~q )))) # (sinstruction_IFID[21]) ) ) ) 
// # ( !\reg_file|registers[11][27]~q  & ( \reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][27]~q )) # (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & ((\reg_file|registers[10][27]~q )))) ) 
// ) ) # ( \reg_file|registers[11][27]~q  & ( !\reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21] & (\reg_file|registers[8][27]~q ))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][27]~q )) # (sinstruction_IFID[21]))) 
// ) ) ) # ( !\reg_file|registers[11][27]~q  & ( !\reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[8][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][27]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[8][27]~q ),
	.datad(!\reg_file|registers[10][27]~q ),
	.datae(!\reg_file|registers[11][27]~q ),
	.dataf(!\reg_file|registers[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~5 .extended_lut = "off";
defparam \reg_file|Mux4~5 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_file|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y14_N43
dffeas \reg_file|registers[4][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][27] .is_wysiwyg = "true";
defparam \reg_file|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N20
dffeas \reg_file|registers[6][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][27] .is_wysiwyg = "true";
defparam \reg_file|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y14_N38
dffeas \reg_file|registers[5][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][27] .is_wysiwyg = "true";
defparam \reg_file|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N15
cyclonev_lcell_comb \reg_file|registers[7][27]~feeder (
// Equation(s):
// \reg_file|registers[7][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[7][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[7][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[7][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[7][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N17
dffeas \reg_file|registers[7][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][27] .is_wysiwyg = "true";
defparam \reg_file|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N21
cyclonev_lcell_comb \reg_file|Mux4~8 (
// Equation(s):
// \reg_file|Mux4~8_combout  = ( \reg_file|registers[5][27]~q  & ( \reg_file|registers[7][27]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[6][27]~q )))) # (sinstruction_IFID[21]) ) ) ) # 
// ( !\reg_file|registers[5][27]~q  & ( \reg_file|registers[7][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[6][27]~q ))))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[5][27]~q  & ( !\reg_file|registers[7][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[6][27]~q 
// ))))) # (sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[5][27]~q  & ( !\reg_file|registers[7][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[6][27]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!\reg_file|registers[4][27]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[6][27]~q ),
	.datae(!\reg_file|registers[5][27]~q ),
	.dataf(!\reg_file|registers[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~8 .extended_lut = "off";
defparam \reg_file|Mux4~8 .lut_mask = 64'h202A707A252F757F;
defparam \reg_file|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y19_N38
dffeas \reg_file|registers[14][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][27] .is_wysiwyg = "true";
defparam \reg_file|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N11
dffeas \reg_file|registers[13][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][27] .is_wysiwyg = "true";
defparam \reg_file|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y19_N56
dffeas \reg_file|registers[15][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][27] .is_wysiwyg = "true";
defparam \reg_file|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N42
cyclonev_lcell_comb \reg_file|registers[12][27]~feeder (
// Equation(s):
// \reg_file|registers[12][27]~feeder_combout  = ( \mux_jal|output[27]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][27]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N43
dffeas \reg_file|registers[12][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][27] .is_wysiwyg = "true";
defparam \reg_file|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N57
cyclonev_lcell_comb \reg_file|Mux4~7 (
// Equation(s):
// \reg_file|Mux4~7_combout  = ( \reg_file|registers[15][27]~q  & ( \reg_file|registers[12][27]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[13][27]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[14][27]~q ))) ) ) ) # ( !\reg_file|registers[15][27]~q  & ( \reg_file|registers[12][27]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[13][27]~q )))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[14][27]~q  & ((!sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[15][27]~q  & ( !\reg_file|registers[12][27]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[13][27]~q  & sinstruction_IFID[21])))) # 
// (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|registers[14][27]~q ))) ) ) ) # ( !\reg_file|registers[15][27]~q  & ( !\reg_file|registers[12][27]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[13][27]~q  & 
// sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[14][27]~q  & ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|registers[14][27]~q ),
	.datab(!\reg_file|registers[13][27]~q ),
	.datac(!sinstruction_IFID[22]),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[15][27]~q ),
	.dataf(!\reg_file|registers[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~7 .extended_lut = "off";
defparam \reg_file|Mux4~7 .lut_mask = 64'h0530053FF530F53F;
defparam \reg_file|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N55
dffeas \reg_file|registers[0][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][27] .is_wysiwyg = "true";
defparam \reg_file|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N50
dffeas \reg_file|registers[2][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][27] .is_wysiwyg = "true";
defparam \reg_file|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N2
dffeas \reg_file|registers[3][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][27] .is_wysiwyg = "true";
defparam \reg_file|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y17_N8
dffeas \reg_file|registers[1][27] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[27]~27_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][27] .is_wysiwyg = "true";
defparam \reg_file|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N48
cyclonev_lcell_comb \reg_file|Mux4~6 (
// Equation(s):
// \reg_file|Mux4~6_combout  = ( \reg_file|registers[3][27]~q  & ( \reg_file|registers[1][27]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[0][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][27]~q )))) # (sinstruction_IFID[21]) ) ) ) # 
// ( !\reg_file|registers[3][27]~q  & ( \reg_file|registers[1][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[0][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][27]~q ))))) # (sinstruction_IFID[21] & 
// (((!sinstruction_IFID[22])))) ) ) ) # ( \reg_file|registers[3][27]~q  & ( !\reg_file|registers[1][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[0][27]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[2][27]~q 
// ))))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|registers[3][27]~q  & ( !\reg_file|registers[1][27]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[0][27]~q )) # (sinstruction_IFID[22] & 
// ((\reg_file|registers[2][27]~q ))))) ) ) )

	.dataa(!\reg_file|registers[0][27]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[2][27]~q ),
	.datae(!\reg_file|registers[3][27]~q ),
	.dataf(!\reg_file|registers[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~6 .extended_lut = "off";
defparam \reg_file|Mux4~6 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N30
cyclonev_lcell_comb \reg_file|Mux4~9 (
// Equation(s):
// \reg_file|Mux4~9_combout  = ( \reg_file|Mux4~7_combout  & ( \reg_file|Mux4~6_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|Mux4~8_combout )))) # (sinstruction_IFID[24] & (((\reg_file|Mux4~5_combout )) # 
// (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|Mux4~7_combout  & ( \reg_file|Mux4~6_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23]) # ((\reg_file|Mux4~8_combout )))) # (sinstruction_IFID[24] & (!sinstruction_IFID[23] & 
// (\reg_file|Mux4~5_combout ))) ) ) ) # ( \reg_file|Mux4~7_combout  & ( !\reg_file|Mux4~6_combout  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|Mux4~8_combout )))) # (sinstruction_IFID[24] & (((\reg_file|Mux4~5_combout )) # 
// (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|Mux4~7_combout  & ( !\reg_file|Mux4~6_combout  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23] & ((\reg_file|Mux4~8_combout )))) # (sinstruction_IFID[24] & (!sinstruction_IFID[23] & 
// (\reg_file|Mux4~5_combout ))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|Mux4~5_combout ),
	.datad(!\reg_file|Mux4~8_combout ),
	.datae(!\reg_file|Mux4~7_combout ),
	.dataf(!\reg_file|Mux4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~9 .extended_lut = "off";
defparam \reg_file|Mux4~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N24
cyclonev_lcell_comb \reg_file|Mux4~10 (
// Equation(s):
// \reg_file|Mux4~10_combout  = ( \reg_file|Mux4~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux4~4_combout ) ) ) # ( !\reg_file|Mux4~9_combout  & ( (\reg_file|Mux4~4_combout  & sinstruction_IFID[25]) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux4~4_combout ),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~10 .extended_lut = "off";
defparam \reg_file|Mux4~10 .lut_mask = 64'h03030303F3F3F3F3;
defparam \reg_file|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N25
dffeas \sreaddata1_IDEX[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[27] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N16
dffeas \pc_mips|pc_output[27] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[27]~26_combout ),
	.asdata(sreaddata1_IDEX[27]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[27] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N15
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \pc_mips|pc_output [27] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( \pc_mips|pc_output [27] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N44
dffeas \spc_IFID[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[28] .is_wysiwyg = "true";
defparam \spc_IFID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N35
dffeas \spc_IDEX[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[28] .is_wysiwyg = "true";
defparam \spc_IDEX[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N18
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~105_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[28]))) ) + ( GND ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( (!\sjump_IDEX~q  & (\Add0~105_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[28]))) ) + ( GND ) + ( \Add1~102  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~105_sumout ),
	.datad(!spc_IFID[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FFFF00000A5F;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N24
cyclonev_lcell_comb \mux_jr|output[28]~27 (
// Equation(s):
// \mux_jr|output[28]~27_combout  = ( \sjump_IDEX~q  & ( \Add1~105_sumout  ) ) # ( !\sjump_IDEX~q  & ( (!\reset_stages~0_combout  & ((\Add1~105_sumout ))) # (\reset_stages~0_combout  & (spc_IDEX[28])) ) )

	.dataa(gnd),
	.datab(!\reset_stages~0_combout ),
	.datac(!spc_IDEX[28]),
	.datad(!\Add1~105_sumout ),
	.datae(gnd),
	.dataf(!\sjump_IDEX~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[28]~27 .extended_lut = "off";
defparam \mux_jr|output[28]~27 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \mux_jr|output[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N30
cyclonev_lcell_comb \spc_EXMEM[28]~feeder (
// Equation(s):
// \spc_EXMEM[28]~feeder_combout  = spc_IDEX[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(!spc_IDEX[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_EXMEM[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_EXMEM[28]~feeder .extended_lut = "off";
defparam \spc_EXMEM[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spc_EXMEM[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N31
dffeas \spc_EXMEM[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_EXMEM[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[28] .is_wysiwyg = "true";
defparam \spc_EXMEM[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N44
dffeas \spc_MEMWB[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[28]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[28] .is_wysiwyg = "true";
defparam \spc_MEMWB[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N45
cyclonev_lcell_comb \mux_jal|output[28]~28 (
// Equation(s):
// \mux_jal|output[28]~28_combout  = ( spc_MEMWB[28] & ( (\sjal_MEMWB~q ) # (\alu_main|Result [28]) ) ) # ( !spc_MEMWB[28] & ( (\alu_main|Result [28] & !\sjal_MEMWB~q ) ) )

	.dataa(gnd),
	.datab(!\alu_main|Result [28]),
	.datac(gnd),
	.datad(!\sjal_MEMWB~q ),
	.datae(gnd),
	.dataf(!spc_MEMWB[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[28]~28 .extended_lut = "off";
defparam \mux_jal|output[28]~28 .lut_mask = 64'h3300330033FF33FF;
defparam \mux_jal|output[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N20
dffeas \reg_file|registers[21][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][28] .is_wysiwyg = "true";
defparam \reg_file|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N31
dffeas \reg_file|registers[29][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][28] .is_wysiwyg = "true";
defparam \reg_file|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N29
dffeas \reg_file|registers[25][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][28] .is_wysiwyg = "true";
defparam \reg_file|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N34
dffeas \reg_file|registers[17][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][28] .is_wysiwyg = "true";
defparam \reg_file|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N45
cyclonev_lcell_comb \reg_file|Mux3~1 (
// Equation(s):
// \reg_file|Mux3~1_combout  = ( \reg_file|registers[25][28]~q  & ( \reg_file|registers[17][28]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[21][28]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][28]~q )))) ) ) 
// ) # ( !\reg_file|registers[25][28]~q  & ( \reg_file|registers[17][28]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[21][28]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[29][28]~q ))))) ) ) ) # ( \reg_file|registers[25][28]~q  & ( !\reg_file|registers[17][28]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[21][28]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][28]~q ))))) ) ) ) # ( !\reg_file|registers[25][28]~q  & ( !\reg_file|registers[17][28]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[21][28]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][28]~q ))))) ) ) )

	.dataa(!\reg_file|registers[21][28]~q ),
	.datab(!\reg_file|registers[29][28]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[25][28]~q ),
	.dataf(!\reg_file|registers[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~1 .extended_lut = "off";
defparam \reg_file|Mux3~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_file|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N27
cyclonev_lcell_comb \reg_file|registers[22][28]~feeder (
// Equation(s):
// \reg_file|registers[22][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N29
dffeas \reg_file|registers[22][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][28] .is_wysiwyg = "true";
defparam \reg_file|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N30
cyclonev_lcell_comb \reg_file|registers[18][28]~feeder (
// Equation(s):
// \reg_file|registers[18][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N31
dffeas \reg_file|registers[18][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][28] .is_wysiwyg = "true";
defparam \reg_file|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N7
dffeas \reg_file|registers[30][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][28] .is_wysiwyg = "true";
defparam \reg_file|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y18_N37
dffeas \reg_file|registers[26][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][28] .is_wysiwyg = "true";
defparam \reg_file|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N6
cyclonev_lcell_comb \reg_file|Mux3~2 (
// Equation(s):
// \reg_file|Mux3~2_combout  = ( \reg_file|registers[30][28]~q  & ( \reg_file|registers[26][28]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[18][28]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][28]~q ))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[30][28]~q  & ( \reg_file|registers[26][28]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][28]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][28]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[30][28]~q  & ( !\reg_file|registers[26][28]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[18][28]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[22][28]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[30][28]~q  & ( !\reg_file|registers[26][28]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[18][28]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[22][28]~q )))) ) ) )

	.dataa(!\reg_file|registers[22][28]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!\reg_file|registers[18][28]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[30][28]~q ),
	.dataf(!\reg_file|registers[26][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~2 .extended_lut = "off";
defparam \reg_file|Mux3~2 .lut_mask = 64'h0C440C773F443F77;
defparam \reg_file|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N24
cyclonev_lcell_comb \reg_file|registers[23][28]~feeder (
// Equation(s):
// \reg_file|registers[23][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[23][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N25
dffeas \reg_file|registers[23][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][28] .is_wysiwyg = "true";
defparam \reg_file|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y20_N38
dffeas \reg_file|registers[27][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][28] .is_wysiwyg = "true";
defparam \reg_file|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y19_N10
dffeas \reg_file|registers[31][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][28] .is_wysiwyg = "true";
defparam \reg_file|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N26
dffeas \reg_file|registers[19][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][28] .is_wysiwyg = "true";
defparam \reg_file|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y19_N9
cyclonev_lcell_comb \reg_file|Mux3~3 (
// Equation(s):
// \reg_file|Mux3~3_combout  = ( \reg_file|registers[31][28]~q  & ( \reg_file|registers[19][28]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[27][28]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # 
// (\reg_file|registers[23][28]~q ))) ) ) ) # ( !\reg_file|registers[31][28]~q  & ( \reg_file|registers[19][28]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[27][28]~q )))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[23][28]~q  & ((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][28]~q  & ( !\reg_file|registers[19][28]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[27][28]~q  & sinstruction_IFID[24])))) # 
// (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # (\reg_file|registers[23][28]~q ))) ) ) ) # ( !\reg_file|registers[31][28]~q  & ( !\reg_file|registers[19][28]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[27][28]~q  & 
// sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|registers[23][28]~q  & ((!sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[23][28]~q ),
	.datab(!\reg_file|registers[27][28]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[31][28]~q ),
	.dataf(!\reg_file|registers[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~3 .extended_lut = "off";
defparam \reg_file|Mux3~3 .lut_mask = 64'h0530053FF530F53F;
defparam \reg_file|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y19_N50
dffeas \reg_file|registers[20][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][28] .is_wysiwyg = "true";
defparam \reg_file|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N20
dffeas \reg_file|registers[16][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][28] .is_wysiwyg = "true";
defparam \reg_file|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y19_N56
dffeas \reg_file|registers[28][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][28] .is_wysiwyg = "true";
defparam \reg_file|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N39
cyclonev_lcell_comb \reg_file|registers[24][28]~feeder (
// Equation(s):
// \reg_file|registers[24][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y16_N41
dffeas \reg_file|registers[24][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][28] .is_wysiwyg = "true";
defparam \reg_file|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N0
cyclonev_lcell_comb \reg_file|Mux3~0 (
// Equation(s):
// \reg_file|Mux3~0_combout  = ( \reg_file|registers[28][28]~q  & ( \reg_file|registers[24][28]~q  & ( ((!sinstruction_IFID[23] & ((\reg_file|registers[16][28]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[20][28]~q ))) # (sinstruction_IFID[24]) ) ) 
// ) # ( !\reg_file|registers[28][28]~q  & ( \reg_file|registers[24][28]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[16][28]~q ) # (sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|registers[20][28]~q  & (!sinstruction_IFID[24]))) 
// ) ) ) # ( \reg_file|registers[28][28]~q  & ( !\reg_file|registers[24][28]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24] & \reg_file|registers[16][28]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # 
// (\reg_file|registers[20][28]~q ))) ) ) ) # ( !\reg_file|registers[28][28]~q  & ( !\reg_file|registers[24][28]~q  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[16][28]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[20][28]~q )))) ) ) )

	.dataa(!\reg_file|registers[20][28]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[16][28]~q ),
	.datae(!\reg_file|registers[28][28]~q ),
	.dataf(!\reg_file|registers[24][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~0 .extended_lut = "off";
defparam \reg_file|Mux3~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N57
cyclonev_lcell_comb \reg_file|Mux3~4 (
// Equation(s):
// \reg_file|Mux3~4_combout  = ( \reg_file|Mux3~0_combout  & ( sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|Mux3~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux3~3_combout ))) ) ) ) # ( !\reg_file|Mux3~0_combout  & ( 
// sinstruction_IFID[21] & ( (!sinstruction_IFID[22] & (\reg_file|Mux3~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux3~3_combout ))) ) ) ) # ( \reg_file|Mux3~0_combout  & ( !sinstruction_IFID[21] & ( (!sinstruction_IFID[22]) # 
// (\reg_file|Mux3~2_combout ) ) ) ) # ( !\reg_file|Mux3~0_combout  & ( !sinstruction_IFID[21] & ( (sinstruction_IFID[22] & \reg_file|Mux3~2_combout ) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux3~1_combout ),
	.datac(!\reg_file|Mux3~2_combout ),
	.datad(!\reg_file|Mux3~3_combout ),
	.datae(!\reg_file|Mux3~0_combout ),
	.dataf(!sinstruction_IFID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~4 .extended_lut = "off";
defparam \reg_file|Mux3~4 .lut_mask = 64'h0505AFAF22772277;
defparam \reg_file|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N56
dffeas \reg_file|registers[10][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][28] .is_wysiwyg = "true";
defparam \reg_file|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y15_N45
cyclonev_lcell_comb \reg_file|registers[8][28]~feeder (
// Equation(s):
// \reg_file|registers[8][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[8][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y15_N46
dffeas \reg_file|registers[8][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][28] .is_wysiwyg = "true";
defparam \reg_file|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N49
dffeas \reg_file|registers[11][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][28] .is_wysiwyg = "true";
defparam \reg_file|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y18_N26
dffeas \reg_file|registers[9][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][28] .is_wysiwyg = "true";
defparam \reg_file|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N48
cyclonev_lcell_comb \reg_file|Mux3~5 (
// Equation(s):
// \reg_file|Mux3~5_combout  = ( \reg_file|registers[11][28]~q  & ( \reg_file|registers[9][28]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[8][28]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[10][28]~q ))) # (sinstruction_IFID[21]) ) ) ) 
// # ( !\reg_file|registers[11][28]~q  & ( \reg_file|registers[9][28]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[8][28]~q )) # (sinstruction_IFID[21]))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & (\reg_file|registers[10][28]~q ))) ) ) 
// ) # ( \reg_file|registers[11][28]~q  & ( !\reg_file|registers[9][28]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21] & ((\reg_file|registers[8][28]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][28]~q )) # (sinstruction_IFID[21]))) 
// ) ) ) # ( !\reg_file|registers[11][28]~q  & ( !\reg_file|registers[9][28]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[8][28]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[10][28]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[10][28]~q ),
	.datad(!\reg_file|registers[8][28]~q ),
	.datae(!\reg_file|registers[11][28]~q ),
	.dataf(!\reg_file|registers[9][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~5 .extended_lut = "off";
defparam \reg_file|Mux3~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y18_N26
dffeas \reg_file|registers[3][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][28] .is_wysiwyg = "true";
defparam \reg_file|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N32
dffeas \reg_file|registers[2][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][28] .is_wysiwyg = "true";
defparam \reg_file|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N39
cyclonev_lcell_comb \reg_file|registers[1][28]~feeder (
// Equation(s):
// \reg_file|registers[1][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y17_N40
dffeas \reg_file|registers[1][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][28] .is_wysiwyg = "true";
defparam \reg_file|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N49
dffeas \reg_file|registers[0][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][28] .is_wysiwyg = "true";
defparam \reg_file|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N18
cyclonev_lcell_comb \reg_file|Mux3~6 (
// Equation(s):
// \reg_file|Mux3~6_combout  = ( \reg_file|registers[1][28]~q  & ( \reg_file|registers[0][28]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][28]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][28]~q ))) ) ) ) # 
// ( !\reg_file|registers[1][28]~q  & ( \reg_file|registers[0][28]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][28]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][28]~q )))) ) ) ) # ( \reg_file|registers[1][28]~q  & ( !\reg_file|registers[0][28]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][28]~q 
// ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][28]~q )))) ) ) ) # ( !\reg_file|registers[1][28]~q  & ( !\reg_file|registers[0][28]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][28]~q ))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[3][28]~q )))) ) ) )

	.dataa(!\reg_file|registers[3][28]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[2][28]~q ),
	.datae(!\reg_file|registers[1][28]~q ),
	.dataf(!\reg_file|registers[0][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~6 .extended_lut = "off";
defparam \reg_file|Mux3~6 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y16_N32
dffeas \reg_file|registers[5][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][28] .is_wysiwyg = "true";
defparam \reg_file|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N2
dffeas \reg_file|registers[6][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][28] .is_wysiwyg = "true";
defparam \reg_file|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N14
dffeas \reg_file|registers[4][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][28] .is_wysiwyg = "true";
defparam \reg_file|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y15_N20
dffeas \reg_file|registers[7][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][28] .is_wysiwyg = "true";
defparam \reg_file|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N18
cyclonev_lcell_comb \reg_file|Mux3~8 (
// Equation(s):
// \reg_file|Mux3~8_combout  = ( \reg_file|registers[4][28]~q  & ( \reg_file|registers[7][28]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][28]~q ))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # 
// (\reg_file|registers[6][28]~q )))) ) ) ) # ( !\reg_file|registers[4][28]~q  & ( \reg_file|registers[7][28]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][28]~q  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # 
// (\reg_file|registers[6][28]~q )))) ) ) ) # ( \reg_file|registers[4][28]~q  & ( !\reg_file|registers[7][28]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][28]~q ))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[6][28]~q  & !sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[4][28]~q  & ( !\reg_file|registers[7][28]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][28]~q  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[6][28]~q  & !sinstruction_IFID[21])))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[5][28]~q ),
	.datac(!\reg_file|registers[6][28]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[4][28]~q ),
	.dataf(!\reg_file|registers[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~8 .extended_lut = "off";
defparam \reg_file|Mux3~8 .lut_mask = 64'h0522AF220577AF77;
defparam \reg_file|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y17_N2
dffeas \reg_file|registers[14][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][28] .is_wysiwyg = "true";
defparam \reg_file|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N0
cyclonev_lcell_comb \reg_file|registers[13][28]~feeder (
// Equation(s):
// \reg_file|registers[13][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N1
dffeas \reg_file|registers[13][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][28] .is_wysiwyg = "true";
defparam \reg_file|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N39
cyclonev_lcell_comb \reg_file|registers[12][28]~feeder (
// Equation(s):
// \reg_file|registers[12][28]~feeder_combout  = ( \mux_jal|output[28]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][28]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N40
dffeas \reg_file|registers[12][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][28] .is_wysiwyg = "true";
defparam \reg_file|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y17_N20
dffeas \reg_file|registers[15][28] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[28]~28_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][28] .is_wysiwyg = "true";
defparam \reg_file|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N24
cyclonev_lcell_comb \reg_file|Mux3~7 (
// Equation(s):
// \reg_file|Mux3~7_combout  = ( \reg_file|registers[12][28]~q  & ( \reg_file|registers[15][28]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[13][28]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[14][28]~q ))) ) ) ) # ( !\reg_file|registers[12][28]~q  & ( \reg_file|registers[15][28]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[13][28]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (((sinstruction_IFID[21])) # (\reg_file|registers[14][28]~q ))) ) ) ) # ( \reg_file|registers[12][28]~q  & ( !\reg_file|registers[15][28]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[13][28]~q )))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[14][28]~q  & ((!sinstruction_IFID[21])))) ) ) ) # ( !\reg_file|registers[12][28]~q  & ( !\reg_file|registers[15][28]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[13][28]~q  & 
// sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (\reg_file|registers[14][28]~q  & ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!\reg_file|registers[14][28]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[13][28]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[12][28]~q ),
	.dataf(!\reg_file|registers[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~7 .extended_lut = "off";
defparam \reg_file|Mux3~7 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N54
cyclonev_lcell_comb \reg_file|Mux3~9 (
// Equation(s):
// \reg_file|Mux3~9_combout  = ( \reg_file|Mux3~8_combout  & ( \reg_file|Mux3~7_combout  & ( ((!sinstruction_IFID[24] & ((\reg_file|Mux3~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux3~5_combout ))) # (sinstruction_IFID[23]) ) ) ) # ( 
// !\reg_file|Mux3~8_combout  & ( \reg_file|Mux3~7_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux3~6_combout  & !sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|Mux3~5_combout ))) ) ) ) # ( 
// \reg_file|Mux3~8_combout  & ( !\reg_file|Mux3~7_combout  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23]) # (\reg_file|Mux3~6_combout )))) # (sinstruction_IFID[24] & (\reg_file|Mux3~5_combout  & ((!sinstruction_IFID[23])))) ) ) ) # ( 
// !\reg_file|Mux3~8_combout  & ( !\reg_file|Mux3~7_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux3~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux3~5_combout )))) ) ) )

	.dataa(!\reg_file|Mux3~5_combout ),
	.datab(!\reg_file|Mux3~6_combout ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|Mux3~8_combout ),
	.dataf(!\reg_file|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~9 .extended_lut = "off";
defparam \reg_file|Mux3~9 .lut_mask = 64'h350035F0350F35FF;
defparam \reg_file|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N54
cyclonev_lcell_comb \reg_file|Mux3~10 (
// Equation(s):
// \reg_file|Mux3~10_combout  = ( \reg_file|Mux3~4_combout  & ( \reg_file|Mux3~9_combout  ) ) # ( !\reg_file|Mux3~4_combout  & ( \reg_file|Mux3~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux3~4_combout  & ( !\reg_file|Mux3~9_combout  & ( 
// sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux3~4_combout ),
	.dataf(!\reg_file|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~10 .extended_lut = "off";
defparam \reg_file|Mux3~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_file|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y15_N56
dffeas \sreaddata1_IDEX[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[28] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N25
dffeas \pc_mips|pc_output[28] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[28]~27_combout ),
	.asdata(sreaddata1_IDEX[28]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[28] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \pc_mips|pc_output [28] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( \pc_mips|pc_output [28] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N20
dffeas \spc_IFID[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[29] .is_wysiwyg = "true";
defparam \spc_IFID[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N21
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!\sjump_IDEX~q  & ((\Add0~109_sumout ))) # (\sjump_IDEX~q  & (spc_IFID[29])) ) + ( GND ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( (!\sjump_IDEX~q  & ((\Add0~109_sumout ))) # (\sjump_IDEX~q  & (spc_IFID[29])) ) + ( GND ) + ( \Add1~106  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(!spc_IFID[29]),
	.datac(!\Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N51
cyclonev_lcell_comb \spc_IDEX[29]~feeder (
// Equation(s):
// \spc_IDEX[29]~feeder_combout  = spc_IFID[29]

	.dataa(!spc_IFID[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spc_IDEX[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spc_IDEX[29]~feeder .extended_lut = "off";
defparam \spc_IDEX[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \spc_IDEX[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N53
dffeas \spc_IDEX[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\spc_IDEX[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[29] .is_wysiwyg = "true";
defparam \spc_IDEX[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N33
cyclonev_lcell_comb \mux_jr|output[29]~28 (
// Equation(s):
// \mux_jr|output[29]~28_combout  = ( \Add1~109_sumout  & ( spc_IDEX[29] ) ) # ( !\Add1~109_sumout  & ( spc_IDEX[29] & ( (\reset_stages~0_combout  & !\sjump_IDEX~q ) ) ) ) # ( \Add1~109_sumout  & ( !spc_IDEX[29] & ( (!\reset_stages~0_combout ) # 
// (\sjump_IDEX~q ) ) ) )

	.dataa(!\reset_stages~0_combout ),
	.datab(gnd),
	.datac(!\sjump_IDEX~q ),
	.datad(gnd),
	.datae(!\Add1~109_sumout ),
	.dataf(!spc_IDEX[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[29]~28 .extended_lut = "off";
defparam \mux_jr|output[29]~28 .lut_mask = 64'h0000AFAF5050FFFF;
defparam \mux_jr|output[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N10
dffeas \spc_EXMEM[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[29] .is_wysiwyg = "true";
defparam \spc_EXMEM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N32
dffeas \spc_MEMWB[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[29]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[29] .is_wysiwyg = "true";
defparam \spc_MEMWB[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N12
cyclonev_lcell_comb \mux_jal|output[29]~29 (
// Equation(s):
// \mux_jal|output[29]~29_combout  = ( \alu_main|Result [28] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[29]) ) ) # ( !\alu_main|Result [28] & ( (spc_MEMWB[29] & \sjal_MEMWB~q ) ) )

	.dataa(gnd),
	.datab(!spc_MEMWB[29]),
	.datac(!\sjal_MEMWB~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[29]~29 .extended_lut = "off";
defparam \mux_jal|output[29]~29 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mux_jal|output[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N50
dffeas \reg_file|registers[22][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][29] .is_wysiwyg = "true";
defparam \reg_file|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y14_N31
dffeas \reg_file|registers[26][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][29] .is_wysiwyg = "true";
defparam \reg_file|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N33
cyclonev_lcell_comb \reg_file|registers[18][29]~feeder (
// Equation(s):
// \reg_file|registers[18][29]~feeder_combout  = ( \mux_jal|output[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][29]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y17_N34
dffeas \reg_file|registers[18][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][29] .is_wysiwyg = "true";
defparam \reg_file|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y14_N20
dffeas \reg_file|registers[30][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][29] .is_wysiwyg = "true";
defparam \reg_file|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N21
cyclonev_lcell_comb \reg_file|Mux2~2 (
// Equation(s):
// \reg_file|Mux2~2_combout  = ( \reg_file|registers[18][29]~q  & ( \reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[26][29]~q )))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])) # 
// (\reg_file|registers[22][29]~q ))) ) ) ) # ( !\reg_file|registers[18][29]~q  & ( \reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[26][29]~q  & sinstruction_IFID[24])))) # (sinstruction_IFID[23] & 
// (((sinstruction_IFID[24])) # (\reg_file|registers[22][29]~q ))) ) ) ) # ( \reg_file|registers[18][29]~q  & ( !\reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24]) # (\reg_file|registers[26][29]~q )))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[22][29]~q  & ((!sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[18][29]~q  & ( !\reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[26][29]~q  & 
// sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|registers[22][29]~q  & ((!sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[22][29]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[26][29]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[18][29]~q ),
	.dataf(!\reg_file|registers[30][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~2 .extended_lut = "off";
defparam \reg_file|Mux2~2 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N4
dffeas \reg_file|registers[23][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][29] .is_wysiwyg = "true";
defparam \reg_file|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N14
dffeas \reg_file|registers[27][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][29] .is_wysiwyg = "true";
defparam \reg_file|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N56
dffeas \reg_file|registers[31][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][29] .is_wysiwyg = "true";
defparam \reg_file|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y15_N35
dffeas \reg_file|registers[19][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][29] .is_wysiwyg = "true";
defparam \reg_file|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N42
cyclonev_lcell_comb \reg_file|Mux2~3 (
// Equation(s):
// \reg_file|Mux2~3_combout  = ( \reg_file|registers[31][29]~q  & ( \reg_file|registers[19][29]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[23][29]~q ))) # (sinstruction_IFID[24] & (((\reg_file|registers[27][29]~q ) # 
// (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][29]~q  & ( \reg_file|registers[19][29]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|registers[23][29]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & 
// \reg_file|registers[27][29]~q )))) ) ) ) # ( \reg_file|registers[31][29]~q  & ( !\reg_file|registers[19][29]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][29]~q  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & 
// (((\reg_file|registers[27][29]~q ) # (sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[31][29]~q  & ( !\reg_file|registers[19][29]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[23][29]~q  & (sinstruction_IFID[23]))) # 
// (sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[27][29]~q )))) ) ) )

	.dataa(!\reg_file|registers[23][29]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[27][29]~q ),
	.datae(!\reg_file|registers[31][29]~q ),
	.dataf(!\reg_file|registers[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~3 .extended_lut = "off";
defparam \reg_file|Mux2~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_file|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y14_N2
dffeas \reg_file|registers[21][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][29] .is_wysiwyg = "true";
defparam \reg_file|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N1
dffeas \reg_file|registers[29][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][29] .is_wysiwyg = "true";
defparam \reg_file|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N53
dffeas \reg_file|registers[17][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][29] .is_wysiwyg = "true";
defparam \reg_file|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y15_N8
dffeas \reg_file|registers[25][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][29] .is_wysiwyg = "true";
defparam \reg_file|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N3
cyclonev_lcell_comb \reg_file|Mux2~1 (
// Equation(s):
// \reg_file|Mux2~1_combout  = ( \reg_file|registers[17][29]~q  & ( \reg_file|registers[25][29]~q  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|registers[21][29]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][29]~q )))) ) ) 
// ) # ( !\reg_file|registers[17][29]~q  & ( \reg_file|registers[25][29]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[21][29]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[29][29]~q ))))) ) ) ) # ( \reg_file|registers[17][29]~q  & ( !\reg_file|registers[25][29]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])))) # (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[21][29]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][29]~q ))))) ) ) ) # ( !\reg_file|registers[17][29]~q  & ( !\reg_file|registers[25][29]~q  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[21][29]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[29][29]~q ))))) ) ) )

	.dataa(!\reg_file|registers[21][29]~q ),
	.datab(!\reg_file|registers[29][29]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[17][29]~q ),
	.dataf(!\reg_file|registers[25][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~1 .extended_lut = "off";
defparam \reg_file|Mux2~1 .lut_mask = 64'h0503F50305F3F5F3;
defparam \reg_file|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N51
cyclonev_lcell_comb \reg_file|registers[24][29]~feeder (
// Equation(s):
// \reg_file|registers[24][29]~feeder_combout  = \mux_jal|output[29]~29_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[29]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][29]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][29]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[24][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N53
dffeas \reg_file|registers[24][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][29] .is_wysiwyg = "true";
defparam \reg_file|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y14_N23
dffeas \reg_file|registers[20][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][29] .is_wysiwyg = "true";
defparam \reg_file|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \reg_file|registers[28][29]~feeder (
// Equation(s):
// \reg_file|registers[28][29]~feeder_combout  = \mux_jal|output[29]~29_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[29]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[28][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[28][29]~feeder .extended_lut = "off";
defparam \reg_file|registers[28][29]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[28][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y16_N44
dffeas \reg_file|registers[28][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[28][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][29] .is_wysiwyg = "true";
defparam \reg_file|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y17_N23
dffeas \reg_file|registers[16][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][29] .is_wysiwyg = "true";
defparam \reg_file|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N21
cyclonev_lcell_comb \reg_file|Mux2~0 (
// Equation(s):
// \reg_file|Mux2~0_combout  = ( \reg_file|registers[28][29]~q  & ( \reg_file|registers[16][29]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[20][29]~q )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # 
// (\reg_file|registers[24][29]~q ))) ) ) ) # ( !\reg_file|registers[28][29]~q  & ( \reg_file|registers[16][29]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|registers[20][29]~q )))) # (sinstruction_IFID[24] & 
// (\reg_file|registers[24][29]~q  & ((!sinstruction_IFID[23])))) ) ) ) # ( \reg_file|registers[28][29]~q  & ( !\reg_file|registers[16][29]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[20][29]~q  & sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[24][29]~q ))) ) ) ) # ( !\reg_file|registers[28][29]~q  & ( !\reg_file|registers[16][29]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[20][29]~q  & 
// sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|registers[24][29]~q  & ((!sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|registers[24][29]~q ),
	.datab(!\reg_file|registers[20][29]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[28][29]~q ),
	.dataf(!\reg_file|registers[16][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~0 .extended_lut = "off";
defparam \reg_file|Mux2~0 .lut_mask = 64'h0530053FF530F53F;
defparam \reg_file|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N6
cyclonev_lcell_comb \reg_file|Mux2~4 (
// Equation(s):
// \reg_file|Mux2~4_combout  = ( \reg_file|Mux2~1_combout  & ( \reg_file|Mux2~0_combout  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & (\reg_file|Mux2~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux2~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux2~1_combout  & ( \reg_file|Mux2~0_combout  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux2~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux2~3_combout ))))) 
// ) ) ) # ( \reg_file|Mux2~1_combout  & ( !\reg_file|Mux2~0_combout  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux2~2_combout )) # (sinstruction_IFID[21] & 
// ((\reg_file|Mux2~3_combout ))))) ) ) ) # ( !\reg_file|Mux2~1_combout  & ( !\reg_file|Mux2~0_combout  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & (\reg_file|Mux2~2_combout )) # (sinstruction_IFID[21] & ((\reg_file|Mux2~3_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|Mux2~2_combout ),
	.datad(!\reg_file|Mux2~3_combout ),
	.datae(!\reg_file|Mux2~1_combout ),
	.dataf(!\reg_file|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~4 .extended_lut = "off";
defparam \reg_file|Mux2~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N14
dffeas \reg_file|registers[7][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][29] .is_wysiwyg = "true";
defparam \reg_file|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N56
dffeas \reg_file|registers[4][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][29] .is_wysiwyg = "true";
defparam \reg_file|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N43
dffeas \reg_file|registers[6][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][29] .is_wysiwyg = "true";
defparam \reg_file|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y16_N37
dffeas \reg_file|registers[5][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][29] .is_wysiwyg = "true";
defparam \reg_file|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N42
cyclonev_lcell_comb \reg_file|Mux2~8 (
// Equation(s):
// \reg_file|Mux2~8_combout  = ( \reg_file|registers[6][29]~q  & ( \reg_file|registers[5][29]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[4][29]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # 
// (\reg_file|registers[7][29]~q ))) ) ) ) # ( !\reg_file|registers[6][29]~q  & ( \reg_file|registers[5][29]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[4][29]~q ) # (sinstruction_IFID[21])))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[7][29]~q  & (sinstruction_IFID[21]))) ) ) ) # ( \reg_file|registers[6][29]~q  & ( !\reg_file|registers[5][29]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[4][29]~q )))) # (sinstruction_IFID[22] & 
// (((!sinstruction_IFID[21])) # (\reg_file|registers[7][29]~q ))) ) ) ) # ( !\reg_file|registers[6][29]~q  & ( !\reg_file|registers[5][29]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21] & \reg_file|registers[4][29]~q )))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[7][29]~q  & (sinstruction_IFID[21]))) ) ) )

	.dataa(!\reg_file|registers[7][29]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!sinstruction_IFID[21]),
	.datad(!\reg_file|registers[4][29]~q ),
	.datae(!\reg_file|registers[6][29]~q ),
	.dataf(!\reg_file|registers[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~8 .extended_lut = "off";
defparam \reg_file|Mux2~8 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_file|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N38
dffeas \reg_file|registers[13][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][29] .is_wysiwyg = "true";
defparam \reg_file|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N20
dffeas \reg_file|registers[14][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][29] .is_wysiwyg = "true";
defparam \reg_file|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N45
cyclonev_lcell_comb \reg_file|registers[12][29]~feeder (
// Equation(s):
// \reg_file|registers[12][29]~feeder_combout  = \mux_jal|output[29]~29_combout 

	.dataa(gnd),
	.datab(!\mux_jal|output[29]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][29]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][29]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|registers[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N46
dffeas \reg_file|registers[12][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][29] .is_wysiwyg = "true";
defparam \reg_file|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N8
dffeas \reg_file|registers[15][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][29] .is_wysiwyg = "true";
defparam \reg_file|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N9
cyclonev_lcell_comb \reg_file|Mux2~7 (
// Equation(s):
// \reg_file|Mux2~7_combout  = ( \reg_file|registers[12][29]~q  & ( \reg_file|registers[15][29]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[14][29]~q )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|registers[13][29]~q ))) ) ) ) # ( !\reg_file|registers[12][29]~q  & ( \reg_file|registers[15][29]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[14][29]~q )))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])) # (\reg_file|registers[13][29]~q ))) ) ) ) # ( \reg_file|registers[12][29]~q  & ( !\reg_file|registers[15][29]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[14][29]~q )))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[13][29]~q  & (!sinstruction_IFID[22]))) ) ) ) # ( !\reg_file|registers[12][29]~q  & ( !\reg_file|registers[15][29]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[14][29]~q )))) 
// # (sinstruction_IFID[21] & (\reg_file|registers[13][29]~q  & (!sinstruction_IFID[22]))) ) ) )

	.dataa(!\reg_file|registers[13][29]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[14][29]~q ),
	.datae(!\reg_file|registers[12][29]~q ),
	.dataf(!\reg_file|registers[15][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~7 .extended_lut = "off";
defparam \reg_file|Mux2~7 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg_file|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y18_N38
dffeas \reg_file|registers[9][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][29] .is_wysiwyg = "true";
defparam \reg_file|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N44
dffeas \reg_file|registers[10][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][29] .is_wysiwyg = "true";
defparam \reg_file|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y18_N37
dffeas \reg_file|registers[11][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][29] .is_wysiwyg = "true";
defparam \reg_file|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y18_N26
dffeas \reg_file|registers[8][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][29] .is_wysiwyg = "true";
defparam \reg_file|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N36
cyclonev_lcell_comb \reg_file|Mux2~5 (
// Equation(s):
// \reg_file|Mux2~5_combout  = ( \reg_file|registers[11][29]~q  & ( \reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[10][29]~q )))) # (sinstruction_IFID[21] & (((sinstruction_IFID[22])) # 
// (\reg_file|registers[9][29]~q ))) ) ) ) # ( !\reg_file|registers[11][29]~q  & ( \reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22]) # (\reg_file|registers[10][29]~q )))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[9][29]~q  & (!sinstruction_IFID[22]))) ) ) ) # ( \reg_file|registers[11][29]~q  & ( !\reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[10][29]~q )))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])) # (\reg_file|registers[9][29]~q ))) ) ) ) # ( !\reg_file|registers[11][29]~q  & ( !\reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22] & \reg_file|registers[10][29]~q )))) # 
// (sinstruction_IFID[21] & (\reg_file|registers[9][29]~q  & (!sinstruction_IFID[22]))) ) ) )

	.dataa(!\reg_file|registers[9][29]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[10][29]~q ),
	.datae(!\reg_file|registers[11][29]~q ),
	.dataf(!\reg_file|registers[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~5 .extended_lut = "off";
defparam \reg_file|Mux2~5 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg_file|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y17_N56
dffeas \reg_file|registers[2][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][29] .is_wysiwyg = "true";
defparam \reg_file|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N51
cyclonev_lcell_comb \reg_file|registers[1][29]~feeder (
// Equation(s):
// \reg_file|registers[1][29]~feeder_combout  = ( \mux_jal|output[29]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[1][29]~feeder .extended_lut = "off";
defparam \reg_file|registers[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y16_N53
dffeas \reg_file|registers[1][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][29] .is_wysiwyg = "true";
defparam \reg_file|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y17_N2
dffeas \reg_file|registers[3][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[29]~29_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][29] .is_wysiwyg = "true";
defparam \reg_file|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N48
cyclonev_lcell_comb \reg_file|registers[0][29]~feeder (
// Equation(s):
// \reg_file|registers[0][29]~feeder_combout  = \mux_jal|output[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_jal|output[29]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][29]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|registers[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N50
dffeas \reg_file|registers[0][29] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][29] .is_wysiwyg = "true";
defparam \reg_file|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N0
cyclonev_lcell_comb \reg_file|Mux2~6 (
// Equation(s):
// \reg_file|Mux2~6_combout  = ( \reg_file|registers[3][29]~q  & ( \reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][29]~q )))) # (sinstruction_IFID[22] & (((\reg_file|registers[2][29]~q )) # 
// (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[3][29]~q  & ( \reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[22] & ((!sinstruction_IFID[21]) # ((\reg_file|registers[1][29]~q )))) # (sinstruction_IFID[22] & (!sinstruction_IFID[21] & 
// (\reg_file|registers[2][29]~q ))) ) ) ) # ( \reg_file|registers[3][29]~q  & ( !\reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[1][29]~q )))) # (sinstruction_IFID[22] & 
// (((\reg_file|registers[2][29]~q )) # (sinstruction_IFID[21]))) ) ) ) # ( !\reg_file|registers[3][29]~q  & ( !\reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21] & ((\reg_file|registers[1][29]~q )))) # (sinstruction_IFID[22] 
// & (!sinstruction_IFID[21] & (\reg_file|registers[2][29]~q ))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[2][29]~q ),
	.datad(!\reg_file|registers[1][29]~q ),
	.datae(!\reg_file|registers[3][29]~q ),
	.dataf(!\reg_file|registers[0][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~6 .extended_lut = "off";
defparam \reg_file|Mux2~6 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N33
cyclonev_lcell_comb \reg_file|Mux2~9 (
// Equation(s):
// \reg_file|Mux2~9_combout  = ( \reg_file|Mux2~5_combout  & ( \reg_file|Mux2~6_combout  & ( (!sinstruction_IFID[23]) # ((!sinstruction_IFID[24] & (\reg_file|Mux2~8_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux2~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux2~5_combout  & ( \reg_file|Mux2~6_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # (\reg_file|Mux2~8_combout ))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|Mux2~7_combout )))) ) ) ) # ( 
// \reg_file|Mux2~5_combout  & ( !\reg_file|Mux2~6_combout  & ( (!sinstruction_IFID[24] & (\reg_file|Mux2~8_combout  & (sinstruction_IFID[23]))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # (\reg_file|Mux2~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux2~5_combout  & ( !\reg_file|Mux2~6_combout  & ( (sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|Mux2~8_combout )) # (sinstruction_IFID[24] & ((\reg_file|Mux2~7_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|Mux2~8_combout ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|Mux2~7_combout ),
	.datae(!\reg_file|Mux2~5_combout ),
	.dataf(!\reg_file|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~9 .extended_lut = "off";
defparam \reg_file|Mux2~9 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_file|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N9
cyclonev_lcell_comb \reg_file|Mux2~10 (
// Equation(s):
// \reg_file|Mux2~10_combout  = ( \reg_file|Mux2~4_combout  & ( \reg_file|Mux2~9_combout  ) ) # ( !\reg_file|Mux2~4_combout  & ( \reg_file|Mux2~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux2~4_combout  & ( !\reg_file|Mux2~9_combout  & ( 
// sinstruction_IFID[25] ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux2~4_combout ),
	.dataf(!\reg_file|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~10 .extended_lut = "off";
defparam \reg_file|Mux2~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_file|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N10
dffeas \sreaddata1_IDEX[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[29] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N34
dffeas \pc_mips|pc_output[29] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[29]~28_combout ),
	.asdata(sreaddata1_IDEX[29]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[29] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N21
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( \pc_mips|pc_output [29] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( \pc_mips|pc_output [29] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N23
dffeas \spc_IFID[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[30] .is_wysiwyg = "true";
defparam \spc_IFID[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N44
dffeas \spc_IDEX[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[30] .is_wysiwyg = "true";
defparam \spc_IDEX[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~113_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[30]))) ) + ( (!\sjump_IDEX~q  & sinstruction_IFID[15]) ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( (!\sjump_IDEX~q  & (\Add0~113_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[30]))) ) + ( (!\sjump_IDEX~q  & sinstruction_IFID[15]) ) + ( \Add1~110  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(!sinstruction_IFID[15]),
	.datac(!\Add0~113_sumout ),
	.datad(!spc_IFID[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000DDDD00000A5F;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \mux_jr|output[30]~29 (
// Equation(s):
// \mux_jr|output[30]~29_combout  = (!\sjump_IDEX~q  & ((!\reset_stages~0_combout  & ((\Add1~113_sumout ))) # (\reset_stages~0_combout  & (spc_IDEX[30])))) # (\sjump_IDEX~q  & (((\Add1~113_sumout ))))

	.dataa(!\sjump_IDEX~q ),
	.datab(!\reset_stages~0_combout ),
	.datac(!spc_IDEX[30]),
	.datad(!\Add1~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[30]~29 .extended_lut = "off";
defparam \mux_jr|output[30]~29 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \mux_jr|output[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N41
dffeas \spc_EXMEM[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[30] .is_wysiwyg = "true";
defparam \spc_EXMEM[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N37
dffeas \spc_MEMWB[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[30]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[30] .is_wysiwyg = "true";
defparam \spc_MEMWB[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N6
cyclonev_lcell_comb \mux_jal|output[30]~30 (
// Equation(s):
// \mux_jal|output[30]~30_combout  = ( \alu_main|Result [28] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[30]) ) ) # ( !\alu_main|Result [28] & ( (\sjal_MEMWB~q  & spc_MEMWB[30]) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(gnd),
	.datac(!spc_MEMWB[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[30]~30 .extended_lut = "off";
defparam \mux_jal|output[30]~30 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mux_jal|output[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N2
dffeas \reg_file|registers[30][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][30] .is_wysiwyg = "true";
defparam \reg_file|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N24
cyclonev_lcell_comb \reg_file|registers[18][30]~feeder (
// Equation(s):
// \reg_file|registers[18][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y18_N25
dffeas \reg_file|registers[18][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][30] .is_wysiwyg = "true";
defparam \reg_file|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N55
dffeas \reg_file|registers[26][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][30] .is_wysiwyg = "true";
defparam \reg_file|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y18_N33
cyclonev_lcell_comb \reg_file|registers[22][30]~feeder (
// Equation(s):
// \reg_file|registers[22][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y18_N35
dffeas \reg_file|registers[22][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][30] .is_wysiwyg = "true";
defparam \reg_file|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N3
cyclonev_lcell_comb \reg_file|Mux1~2 (
// Equation(s):
// \reg_file|Mux1~2_combout  = ( \reg_file|registers[26][30]~q  & ( \reg_file|registers[22][30]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[18][30]~q )))) # (sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # 
// (\reg_file|registers[30][30]~q ))) ) ) ) # ( !\reg_file|registers[26][30]~q  & ( \reg_file|registers[22][30]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[18][30]~q  & !sinstruction_IFID[24])))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])) # (\reg_file|registers[30][30]~q ))) ) ) ) # ( \reg_file|registers[26][30]~q  & ( !\reg_file|registers[22][30]~q  & ( (!sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[18][30]~q )))) # 
// (sinstruction_IFID[23] & (\reg_file|registers[30][30]~q  & ((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[26][30]~q  & ( !\reg_file|registers[22][30]~q  & ( (!sinstruction_IFID[23] & (((\reg_file|registers[18][30]~q  & 
// !sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (\reg_file|registers[30][30]~q  & ((sinstruction_IFID[24])))) ) ) )

	.dataa(!\reg_file|registers[30][30]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[18][30]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[26][30]~q ),
	.dataf(!\reg_file|registers[22][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~2 .extended_lut = "off";
defparam \reg_file|Mux1~2 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_file|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y17_N32
dffeas \reg_file|registers[16][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][30] .is_wysiwyg = "true";
defparam \reg_file|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N55
dffeas \reg_file|registers[28][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][30] .is_wysiwyg = "true";
defparam \reg_file|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N31
dffeas \reg_file|registers[20][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][30] .is_wysiwyg = "true";
defparam \reg_file|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N42
cyclonev_lcell_comb \reg_file|registers[24][30]~feeder (
// Equation(s):
// \reg_file|registers[24][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[24][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[24][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[24][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[24][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y16_N44
dffeas \reg_file|registers[24][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][30] .is_wysiwyg = "true";
defparam \reg_file|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y16_N30
cyclonev_lcell_comb \reg_file|Mux1~0 (
// Equation(s):
// \reg_file|Mux1~0_combout  = ( \reg_file|registers[20][30]~q  & ( \reg_file|registers[24][30]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[16][30]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # 
// (\reg_file|registers[28][30]~q )))) ) ) ) # ( !\reg_file|registers[20][30]~q  & ( \reg_file|registers[24][30]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[16][30]~q  & ((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23]) # (\reg_file|registers[28][30]~q )))) ) ) ) # ( \reg_file|registers[20][30]~q  & ( !\reg_file|registers[24][30]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[16][30]~q ))) # 
// (sinstruction_IFID[24] & (((\reg_file|registers[28][30]~q  & sinstruction_IFID[23])))) ) ) ) # ( !\reg_file|registers[20][30]~q  & ( !\reg_file|registers[24][30]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[16][30]~q  & 
// ((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((\reg_file|registers[28][30]~q  & sinstruction_IFID[23])))) ) ) )

	.dataa(!\reg_file|registers[16][30]~q ),
	.datab(!\reg_file|registers[28][30]~q ),
	.datac(!sinstruction_IFID[24]),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[20][30]~q ),
	.dataf(!\reg_file|registers[24][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~0 .extended_lut = "off";
defparam \reg_file|Mux1~0 .lut_mask = 64'h500350F35F035FF3;
defparam \reg_file|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N38
dffeas \reg_file|registers[29][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][30] .is_wysiwyg = "true";
defparam \reg_file|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N33
cyclonev_lcell_comb \reg_file|registers[17][30]~feeder (
// Equation(s):
// \reg_file|registers[17][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[17][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N35
dffeas \reg_file|registers[17][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][30] .is_wysiwyg = "true";
defparam \reg_file|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N55
dffeas \reg_file|registers[21][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][30] .is_wysiwyg = "true";
defparam \reg_file|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N52
dffeas \reg_file|registers[25][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][30] .is_wysiwyg = "true";
defparam \reg_file|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N54
cyclonev_lcell_comb \reg_file|Mux1~1 (
// Equation(s):
// \reg_file|Mux1~1_combout  = ( \reg_file|registers[21][30]~q  & ( \reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[17][30]~q ) # (sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23])) # 
// (\reg_file|registers[29][30]~q ))) ) ) ) # ( !\reg_file|registers[21][30]~q  & ( \reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[17][30]~q )))) # (sinstruction_IFID[24] & 
// (((!sinstruction_IFID[23])) # (\reg_file|registers[29][30]~q ))) ) ) ) # ( \reg_file|registers[21][30]~q  & ( !\reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[24] & (((\reg_file|registers[17][30]~q ) # (sinstruction_IFID[23])))) # 
// (sinstruction_IFID[24] & (\reg_file|registers[29][30]~q  & (sinstruction_IFID[23]))) ) ) ) # ( !\reg_file|registers[21][30]~q  & ( !\reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|registers[17][30]~q )))) 
// # (sinstruction_IFID[24] & (\reg_file|registers[29][30]~q  & (sinstruction_IFID[23]))) ) ) )

	.dataa(!\reg_file|registers[29][30]~q ),
	.datab(!sinstruction_IFID[24]),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[17][30]~q ),
	.datae(!\reg_file|registers[21][30]~q ),
	.dataf(!\reg_file|registers[25][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~1 .extended_lut = "off";
defparam \reg_file|Mux1~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y15_N25
dffeas \reg_file|registers[27][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][30] .is_wysiwyg = "true";
defparam \reg_file|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y15_N40
dffeas \reg_file|registers[23][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][30] .is_wysiwyg = "true";
defparam \reg_file|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y16_N49
dffeas \reg_file|registers[31][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][30] .is_wysiwyg = "true";
defparam \reg_file|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N3
cyclonev_lcell_comb \reg_file|registers[19][30]~feeder (
// Equation(s):
// \reg_file|registers[19][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N5
dffeas \reg_file|registers[19][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][30] .is_wysiwyg = "true";
defparam \reg_file|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N48
cyclonev_lcell_comb \reg_file|Mux1~3 (
// Equation(s):
// \reg_file|Mux1~3_combout  = ( \reg_file|registers[31][30]~q  & ( \reg_file|registers[19][30]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[27][30]~q ))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # 
// (\reg_file|registers[23][30]~q )))) ) ) ) # ( !\reg_file|registers[31][30]~q  & ( \reg_file|registers[19][30]~q  & ( (!sinstruction_IFID[23] & (((!sinstruction_IFID[24])) # (\reg_file|registers[27][30]~q ))) # (sinstruction_IFID[23] & 
// (((\reg_file|registers[23][30]~q  & !sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][30]~q  & ( !\reg_file|registers[19][30]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[27][30]~q  & ((sinstruction_IFID[24])))) # 
// (sinstruction_IFID[23] & (((sinstruction_IFID[24]) # (\reg_file|registers[23][30]~q )))) ) ) ) # ( !\reg_file|registers[31][30]~q  & ( !\reg_file|registers[19][30]~q  & ( (!sinstruction_IFID[23] & (\reg_file|registers[27][30]~q  & 
// ((sinstruction_IFID[24])))) # (sinstruction_IFID[23] & (((\reg_file|registers[23][30]~q  & !sinstruction_IFID[24])))) ) ) )

	.dataa(!sinstruction_IFID[23]),
	.datab(!\reg_file|registers[27][30]~q ),
	.datac(!\reg_file|registers[23][30]~q ),
	.datad(!sinstruction_IFID[24]),
	.datae(!\reg_file|registers[31][30]~q ),
	.dataf(!\reg_file|registers[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~3 .extended_lut = "off";
defparam \reg_file|Mux1~3 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_file|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y16_N42
cyclonev_lcell_comb \reg_file|Mux1~4 (
// Equation(s):
// \reg_file|Mux1~4_combout  = ( \reg_file|Mux1~1_combout  & ( \reg_file|Mux1~3_combout  & ( ((!sinstruction_IFID[22] & ((\reg_file|Mux1~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux1~2_combout ))) # (sinstruction_IFID[21]) ) ) ) # ( 
// !\reg_file|Mux1~1_combout  & ( \reg_file|Mux1~3_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux1~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux1~2_combout )))) # (sinstruction_IFID[21] & 
// (((sinstruction_IFID[22])))) ) ) ) # ( \reg_file|Mux1~1_combout  & ( !\reg_file|Mux1~3_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux1~0_combout ))) # (sinstruction_IFID[22] & (\reg_file|Mux1~2_combout )))) # 
// (sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) ) ) ) # ( !\reg_file|Mux1~1_combout  & ( !\reg_file|Mux1~3_combout  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|Mux1~0_combout ))) # (sinstruction_IFID[22] & 
// (\reg_file|Mux1~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux1~2_combout ),
	.datab(!\reg_file|Mux1~0_combout ),
	.datac(!sinstruction_IFID[21]),
	.datad(!sinstruction_IFID[22]),
	.datae(!\reg_file|Mux1~1_combout ),
	.dataf(!\reg_file|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~4 .extended_lut = "off";
defparam \reg_file|Mux1~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N41
dffeas \reg_file|registers[7][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][30] .is_wysiwyg = "true";
defparam \reg_file|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y15_N56
dffeas \reg_file|registers[5][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][30] .is_wysiwyg = "true";
defparam \reg_file|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y14_N13
dffeas \reg_file|registers[6][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][30] .is_wysiwyg = "true";
defparam \reg_file|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N15
cyclonev_lcell_comb \reg_file|registers[4][30]~feeder (
// Equation(s):
// \reg_file|registers[4][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[4][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y20_N17
dffeas \reg_file|registers[4][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][30] .is_wysiwyg = "true";
defparam \reg_file|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N12
cyclonev_lcell_comb \reg_file|Mux1~8 (
// Equation(s):
// \reg_file|Mux1~8_combout  = ( \reg_file|registers[6][30]~q  & ( \reg_file|registers[4][30]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[5][30]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][30]~q ))) ) ) ) # 
// ( !\reg_file|registers[6][30]~q  & ( \reg_file|registers[4][30]~q  & ( (!sinstruction_IFID[21] & (((!sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][30]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[7][30]~q )))) ) ) ) # ( \reg_file|registers[6][30]~q  & ( !\reg_file|registers[4][30]~q  & ( (!sinstruction_IFID[21] & (((sinstruction_IFID[22])))) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][30]~q 
// ))) # (sinstruction_IFID[22] & (\reg_file|registers[7][30]~q )))) ) ) ) # ( !\reg_file|registers[6][30]~q  & ( !\reg_file|registers[4][30]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[5][30]~q ))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[7][30]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][30]~q ),
	.datab(!sinstruction_IFID[21]),
	.datac(!sinstruction_IFID[22]),
	.datad(!\reg_file|registers[5][30]~q ),
	.datae(!\reg_file|registers[6][30]~q ),
	.dataf(!\reg_file|registers[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~8 .extended_lut = "off";
defparam \reg_file|Mux1~8 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N44
dffeas \reg_file|registers[3][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][30] .is_wysiwyg = "true";
defparam \reg_file|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y15_N38
dffeas \reg_file|registers[2][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][30] .is_wysiwyg = "true";
defparam \reg_file|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N51
cyclonev_lcell_comb \reg_file|registers[0][30]~feeder (
// Equation(s):
// \reg_file|registers[0][30]~feeder_combout  = \mux_jal|output[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mux_jal|output[30]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][30]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \reg_file|registers[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y15_N52
dffeas \reg_file|registers[0][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][30] .is_wysiwyg = "true";
defparam \reg_file|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N29
dffeas \reg_file|registers[1][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][30] .is_wysiwyg = "true";
defparam \reg_file|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N39
cyclonev_lcell_comb \reg_file|Mux1~6 (
// Equation(s):
// \reg_file|Mux1~6_combout  = ( \reg_file|registers[0][30]~q  & ( \reg_file|registers[1][30]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][30]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][30]~q ))) ) ) ) # 
// ( !\reg_file|registers[0][30]~q  & ( \reg_file|registers[1][30]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][30]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][30]~q )))) ) ) ) # ( \reg_file|registers[0][30]~q  & ( !\reg_file|registers[1][30]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][30]~q ))) 
// # (sinstruction_IFID[21] & (\reg_file|registers[3][30]~q )))) ) ) ) # ( !\reg_file|registers[0][30]~q  & ( !\reg_file|registers[1][30]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][30]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][30]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[3][30]~q ),
	.datad(!\reg_file|registers[2][30]~q ),
	.datae(!\reg_file|registers[0][30]~q ),
	.dataf(!\reg_file|registers[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~6 .extended_lut = "off";
defparam \reg_file|Mux1~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y17_N53
dffeas \reg_file|registers[8][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][30] .is_wysiwyg = "true";
defparam \reg_file|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N56
dffeas \reg_file|registers[10][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][30] .is_wysiwyg = "true";
defparam \reg_file|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y17_N25
dffeas \reg_file|registers[11][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][30] .is_wysiwyg = "true";
defparam \reg_file|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N12
cyclonev_lcell_comb \reg_file|registers[9][30]~feeder (
// Equation(s):
// \reg_file|registers[9][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y18_N13
dffeas \reg_file|registers[9][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][30] .is_wysiwyg = "true";
defparam \reg_file|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N24
cyclonev_lcell_comb \reg_file|Mux1~5 (
// Equation(s):
// \reg_file|Mux1~5_combout  = ( \reg_file|registers[11][30]~q  & ( \reg_file|registers[9][30]~q  & ( ((!sinstruction_IFID[22] & (\reg_file|registers[8][30]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][30]~q )))) # (sinstruction_IFID[21]) ) ) ) 
// # ( !\reg_file|registers[11][30]~q  & ( \reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21])) # (\reg_file|registers[8][30]~q ))) # (sinstruction_IFID[22] & (((\reg_file|registers[10][30]~q  & !sinstruction_IFID[21])))) ) 
// ) ) # ( \reg_file|registers[11][30]~q  & ( !\reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[8][30]~q  & ((!sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|registers[10][30]~q 
// )))) ) ) ) # ( !\reg_file|registers[11][30]~q  & ( !\reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[8][30]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[10][30]~q ))))) ) ) )

	.dataa(!\reg_file|registers[8][30]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[10][30]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[11][30]~q ),
	.dataf(!\reg_file|registers[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~5 .extended_lut = "off";
defparam \reg_file|Mux1~5 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_file|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y21_N52
dffeas \reg_file|registers[14][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][30] .is_wysiwyg = "true";
defparam \reg_file|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y19_N29
dffeas \reg_file|registers[12][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][30] .is_wysiwyg = "true";
defparam \reg_file|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y21_N44
dffeas \reg_file|registers[15][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[30]~30_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][30] .is_wysiwyg = "true";
defparam \reg_file|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N24
cyclonev_lcell_comb \reg_file|registers[13][30]~feeder (
// Equation(s):
// \reg_file|registers[13][30]~feeder_combout  = ( \mux_jal|output[30]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][30]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y19_N26
dffeas \reg_file|registers[13][30] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][30] .is_wysiwyg = "true";
defparam \reg_file|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N42
cyclonev_lcell_comb \reg_file|Mux1~7 (
// Equation(s):
// \reg_file|Mux1~7_combout  = ( \reg_file|registers[15][30]~q  & ( \reg_file|registers[13][30]~q  & ( ((!sinstruction_IFID[22] & ((\reg_file|registers[12][30]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[14][30]~q ))) # (sinstruction_IFID[21]) ) ) 
// ) # ( !\reg_file|registers[15][30]~q  & ( \reg_file|registers[13][30]~q  & ( (!sinstruction_IFID[22] & (((sinstruction_IFID[21]) # (\reg_file|registers[12][30]~q )))) # (sinstruction_IFID[22] & (\reg_file|registers[14][30]~q  & 
// ((!sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[15][30]~q  & ( !\reg_file|registers[13][30]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[12][30]~q  & !sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[14][30]~q ))) ) ) ) # ( !\reg_file|registers[15][30]~q  & ( !\reg_file|registers[13][30]~q  & ( (!sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[12][30]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[14][30]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[14][30]~q ),
	.datac(!\reg_file|registers[12][30]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[15][30]~q ),
	.dataf(!\reg_file|registers[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~7 .extended_lut = "off";
defparam \reg_file|Mux1~7 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg_file|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N18
cyclonev_lcell_comb \reg_file|Mux1~9 (
// Equation(s):
// \reg_file|Mux1~9_combout  = ( \reg_file|Mux1~5_combout  & ( \reg_file|Mux1~7_combout  & ( ((!sinstruction_IFID[23] & ((\reg_file|Mux1~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux1~8_combout ))) # (sinstruction_IFID[24]) ) ) ) # ( 
// !\reg_file|Mux1~5_combout  & ( \reg_file|Mux1~7_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux1~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux1~8_combout )))) # (sinstruction_IFID[24] & (sinstruction_IFID[23])) 
// ) ) ) # ( \reg_file|Mux1~5_combout  & ( !\reg_file|Mux1~7_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux1~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux1~8_combout )))) # (sinstruction_IFID[24] & 
// (!sinstruction_IFID[23])) ) ) ) # ( !\reg_file|Mux1~5_combout  & ( !\reg_file|Mux1~7_combout  & ( (!sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|Mux1~6_combout ))) # (sinstruction_IFID[23] & (\reg_file|Mux1~8_combout )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|Mux1~8_combout ),
	.datad(!\reg_file|Mux1~6_combout ),
	.datae(!\reg_file|Mux1~5_combout ),
	.dataf(!\reg_file|Mux1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~9 .extended_lut = "off";
defparam \reg_file|Mux1~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_file|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N24
cyclonev_lcell_comb \reg_file|Mux1~10 (
// Equation(s):
// \reg_file|Mux1~10_combout  = ( \reg_file|Mux1~4_combout  & ( \reg_file|Mux1~9_combout  ) ) # ( !\reg_file|Mux1~4_combout  & ( \reg_file|Mux1~9_combout  & ( !sinstruction_IFID[25] ) ) ) # ( \reg_file|Mux1~4_combout  & ( !\reg_file|Mux1~9_combout  & ( 
// sinstruction_IFID[25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[25]),
	.datad(gnd),
	.datae(!\reg_file|Mux1~4_combout ),
	.dataf(!\reg_file|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~10 .extended_lut = "off";
defparam \reg_file|Mux1~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_file|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N26
dffeas \sreaddata1_IDEX[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[30] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N43
dffeas \pc_mips|pc_output[30] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[30]~29_combout ),
	.asdata(sreaddata1_IDEX[30]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[30] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N24
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \pc_mips|pc_output [30] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( \pc_mips|pc_output [30] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mips|pc_output [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N44
dffeas \spc_IFID[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IFID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IFID[31] .is_wysiwyg = "true";
defparam \spc_IFID[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y13_N26
dffeas \spc_IDEX[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IFID[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_IDEX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_IDEX[31] .is_wysiwyg = "true";
defparam \spc_IDEX[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N27
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( (!\sjump_IDEX~q  & (\Add0~117_sumout )) # (\sjump_IDEX~q  & ((spc_IFID[31]))) ) + ( GND ) + ( \Add1~114  ))

	.dataa(!\sjump_IDEX~q ),
	.datab(gnd),
	.datac(!\Add0~117_sumout ),
	.datad(!spc_IFID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FFFF00000A5F;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N12
cyclonev_lcell_comb \mux_jr|output[31]~30 (
// Equation(s):
// \mux_jr|output[31]~30_combout  = ( \Add1~117_sumout  & ( (!\reset_stages~0_combout ) # ((\sjump_IDEX~q ) # (spc_IDEX[31])) ) ) # ( !\Add1~117_sumout  & ( (\reset_stages~0_combout  & (spc_IDEX[31] & !\sjump_IDEX~q )) ) )

	.dataa(!\reset_stages~0_combout ),
	.datab(!spc_IDEX[31]),
	.datac(gnd),
	.datad(!\sjump_IDEX~q ),
	.datae(!\Add1~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jr|output[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jr|output[31]~30 .extended_lut = "off";
defparam \mux_jr|output[31]~30 .lut_mask = 64'h1100BBFF1100BBFF;
defparam \mux_jr|output[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N55
dffeas \spc_EXMEM[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_IDEX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_EXMEM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_EXMEM[31] .is_wysiwyg = "true";
defparam \spc_EXMEM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N4
dffeas \spc_MEMWB[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(spc_EXMEM[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spc_MEMWB[31]),
	.prn(vcc));
// synopsys translate_off
defparam \spc_MEMWB[31] .is_wysiwyg = "true";
defparam \spc_MEMWB[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N30
cyclonev_lcell_comb \mux_jal|output[31]~31 (
// Equation(s):
// \mux_jal|output[31]~31_combout  = ( \alu_main|Result [28] & ( (!\sjal_MEMWB~q ) # (spc_MEMWB[31]) ) ) # ( !\alu_main|Result [28] & ( (\sjal_MEMWB~q  & spc_MEMWB[31]) ) )

	.dataa(!\sjal_MEMWB~q ),
	.datab(!spc_MEMWB[31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_jal|output[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_jal|output[31]~31 .extended_lut = "off";
defparam \mux_jal|output[31]~31 .lut_mask = 64'h11111111BBBBBBBB;
defparam \mux_jal|output[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y17_N44
dffeas \reg_file|registers[25][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[25][31] .is_wysiwyg = "true";
defparam \reg_file|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N8
dffeas \reg_file|registers[29][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[29][31] .is_wysiwyg = "true";
defparam \reg_file|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y15_N26
dffeas \reg_file|registers[21][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[21][31] .is_wysiwyg = "true";
defparam \reg_file|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y17_N4
dffeas \reg_file|registers[17][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[17][31] .is_wysiwyg = "true";
defparam \reg_file|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N24
cyclonev_lcell_comb \reg_file|Mux0~1 (
// Equation(s):
// \reg_file|Mux0~1_combout  = ( \reg_file|registers[21][31]~q  & ( \reg_file|registers[17][31]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & (\reg_file|registers[25][31]~q )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][31]~q )))) ) ) 
// ) # ( !\reg_file|registers[21][31]~q  & ( \reg_file|registers[17][31]~q  & ( (!sinstruction_IFID[24] & (!sinstruction_IFID[23])) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[25][31]~q )) # (sinstruction_IFID[23] & 
// ((\reg_file|registers[29][31]~q ))))) ) ) ) # ( \reg_file|registers[21][31]~q  & ( !\reg_file|registers[17][31]~q  & ( (!sinstruction_IFID[24] & (sinstruction_IFID[23])) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[25][31]~q 
// )) # (sinstruction_IFID[23] & ((\reg_file|registers[29][31]~q ))))) ) ) ) # ( !\reg_file|registers[21][31]~q  & ( !\reg_file|registers[17][31]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & (\reg_file|registers[25][31]~q )) # 
// (sinstruction_IFID[23] & ((\reg_file|registers[29][31]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!sinstruction_IFID[23]),
	.datac(!\reg_file|registers[25][31]~q ),
	.datad(!\reg_file|registers[29][31]~q ),
	.datae(!\reg_file|registers[21][31]~q ),
	.dataf(!\reg_file|registers[17][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~1 .extended_lut = "off";
defparam \reg_file|Mux0~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y15_N33
cyclonev_lcell_comb \reg_file|registers[19][31]~feeder (
// Equation(s):
// \reg_file|registers[19][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[19][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[19][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[19][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[19][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y15_N34
dffeas \reg_file|registers[19][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[19][31] .is_wysiwyg = "true";
defparam \reg_file|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y15_N46
dffeas \reg_file|registers[27][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[27][31] .is_wysiwyg = "true";
defparam \reg_file|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y15_N47
dffeas \reg_file|registers[31][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[31][31] .is_wysiwyg = "true";
defparam \reg_file|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N57
cyclonev_lcell_comb \reg_file|registers[23][31]~feeder (
// Equation(s):
// \reg_file|registers[23][31]~feeder_combout  = \mux_jal|output[31]~31_combout 

	.dataa(!\mux_jal|output[31]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[23][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[23][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[23][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|registers[23][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y15_N59
dffeas \reg_file|registers[23][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[23][31] .is_wysiwyg = "true";
defparam \reg_file|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N45
cyclonev_lcell_comb \reg_file|Mux0~3 (
// Equation(s):
// \reg_file|Mux0~3_combout  = ( \reg_file|registers[31][31]~q  & ( \reg_file|registers[23][31]~q  & ( ((!sinstruction_IFID[24] & (\reg_file|registers[19][31]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[27][31]~q )))) # (sinstruction_IFID[23]) ) ) 
// ) # ( !\reg_file|registers[31][31]~q  & ( \reg_file|registers[23][31]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[19][31]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[27][31]~q ))))) # (sinstruction_IFID[23] & 
// (((!sinstruction_IFID[24])))) ) ) ) # ( \reg_file|registers[31][31]~q  & ( !\reg_file|registers[23][31]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & (\reg_file|registers[19][31]~q )) # (sinstruction_IFID[24] & 
// ((\reg_file|registers[27][31]~q ))))) # (sinstruction_IFID[23] & (((sinstruction_IFID[24])))) ) ) ) # ( !\reg_file|registers[31][31]~q  & ( !\reg_file|registers[23][31]~q  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & 
// (\reg_file|registers[19][31]~q )) # (sinstruction_IFID[24] & ((\reg_file|registers[27][31]~q ))))) ) ) )

	.dataa(!\reg_file|registers[19][31]~q ),
	.datab(!sinstruction_IFID[23]),
	.datac(!sinstruction_IFID[24]),
	.datad(!\reg_file|registers[27][31]~q ),
	.datae(!\reg_file|registers[31][31]~q ),
	.dataf(!\reg_file|registers[23][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~3 .extended_lut = "off";
defparam \reg_file|Mux0~3 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N54
cyclonev_lcell_comb \reg_file|registers[18][31]~feeder (
// Equation(s):
// \reg_file|registers[18][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[18][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[18][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N55
dffeas \reg_file|registers[18][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[18][31] .is_wysiwyg = "true";
defparam \reg_file|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N15
cyclonev_lcell_comb \reg_file|registers[30][31]~feeder (
// Equation(s):
// \reg_file|registers[30][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[30][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[30][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[30][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[30][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y19_N17
dffeas \reg_file|registers[30][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[30][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[30][31] .is_wysiwyg = "true";
defparam \reg_file|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N25
dffeas \reg_file|registers[26][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[26][31] .is_wysiwyg = "true";
defparam \reg_file|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y19_N15
cyclonev_lcell_comb \reg_file|registers[22][31]~feeder (
// Equation(s):
// \reg_file|registers[22][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[22][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[22][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y19_N16
dffeas \reg_file|registers[22][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[22][31] .is_wysiwyg = "true";
defparam \reg_file|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y19_N6
cyclonev_lcell_comb \reg_file|Mux0~2 (
// Equation(s):
// \reg_file|Mux0~2_combout  = ( \reg_file|registers[26][31]~q  & ( \reg_file|registers[22][31]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[18][31]~q ))) # (sinstruction_IFID[24] & (((!sinstruction_IFID[23]) # 
// (\reg_file|registers[30][31]~q )))) ) ) ) # ( !\reg_file|registers[26][31]~q  & ( \reg_file|registers[22][31]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|registers[18][31]~q ))) # (sinstruction_IFID[24] & 
// (((sinstruction_IFID[23] & \reg_file|registers[30][31]~q )))) ) ) ) # ( \reg_file|registers[26][31]~q  & ( !\reg_file|registers[22][31]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][31]~q  & (!sinstruction_IFID[23]))) # (sinstruction_IFID[24] 
// & (((!sinstruction_IFID[23]) # (\reg_file|registers[30][31]~q )))) ) ) ) # ( !\reg_file|registers[26][31]~q  & ( !\reg_file|registers[22][31]~q  & ( (!sinstruction_IFID[24] & (\reg_file|registers[18][31]~q  & (!sinstruction_IFID[23]))) # 
// (sinstruction_IFID[24] & (((sinstruction_IFID[23] & \reg_file|registers[30][31]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[18][31]~q ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|registers[30][31]~q ),
	.datae(!\reg_file|registers[26][31]~q ),
	.dataf(!\reg_file|registers[22][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~2 .extended_lut = "off";
defparam \reg_file|Mux0~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_file|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y16_N32
dffeas \reg_file|registers[28][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[28][31] .is_wysiwyg = "true";
defparam \reg_file|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N14
dffeas \reg_file|registers[24][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[24][31] .is_wysiwyg = "true";
defparam \reg_file|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y16_N44
dffeas \reg_file|registers[20][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[20][31] .is_wysiwyg = "true";
defparam \reg_file|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y17_N45
cyclonev_lcell_comb \reg_file|registers[16][31]~feeder (
// Equation(s):
// \reg_file|registers[16][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[16][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[16][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[16][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[16][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y17_N47
dffeas \reg_file|registers[16][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[16][31] .is_wysiwyg = "true";
defparam \reg_file|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N42
cyclonev_lcell_comb \reg_file|Mux0~0 (
// Equation(s):
// \reg_file|Mux0~0_combout  = ( \reg_file|registers[20][31]~q  & ( \reg_file|registers[16][31]~q  & ( (!sinstruction_IFID[24]) # ((!sinstruction_IFID[23] & ((\reg_file|registers[24][31]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[28][31]~q ))) ) ) 
// ) # ( !\reg_file|registers[20][31]~q  & ( \reg_file|registers[16][31]~q  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & ((\reg_file|registers[24][31]~q ))) # (sinstruction_IFID[23] & 
// (\reg_file|registers[28][31]~q )))) ) ) ) # ( \reg_file|registers[20][31]~q  & ( !\reg_file|registers[16][31]~q  & ( (!sinstruction_IFID[24] & (((sinstruction_IFID[23])))) # (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[24][31]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[28][31]~q )))) ) ) ) # ( !\reg_file|registers[20][31]~q  & ( !\reg_file|registers[16][31]~q  & ( (sinstruction_IFID[24] & ((!sinstruction_IFID[23] & 
// ((\reg_file|registers[24][31]~q ))) # (sinstruction_IFID[23] & (\reg_file|registers[28][31]~q )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|registers[28][31]~q ),
	.datac(!\reg_file|registers[24][31]~q ),
	.datad(!sinstruction_IFID[23]),
	.datae(!\reg_file|registers[20][31]~q ),
	.dataf(!\reg_file|registers[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~0 .extended_lut = "off";
defparam \reg_file|Mux0~0 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_file|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N51
cyclonev_lcell_comb \reg_file|Mux0~4 (
// Equation(s):
// \reg_file|Mux0~4_combout  = ( \reg_file|Mux0~2_combout  & ( \reg_file|Mux0~0_combout  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|Mux0~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux0~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux0~2_combout  & ( \reg_file|Mux0~0_combout  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|Mux0~1_combout ))) # (sinstruction_IFID[22] & (((\reg_file|Mux0~3_combout  & sinstruction_IFID[21])))) ) ) ) # ( 
// \reg_file|Mux0~2_combout  & ( !\reg_file|Mux0~0_combout  & ( (!sinstruction_IFID[22] & (\reg_file|Mux0~1_combout  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|Mux0~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux0~2_combout  & ( !\reg_file|Mux0~0_combout  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|Mux0~1_combout )) # (sinstruction_IFID[22] & ((\reg_file|Mux0~3_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|Mux0~1_combout ),
	.datac(!\reg_file|Mux0~3_combout ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|Mux0~2_combout ),
	.dataf(!\reg_file|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~4 .extended_lut = "off";
defparam \reg_file|Mux0~4 .lut_mask = 64'h00275527AA27FF27;
defparam \reg_file|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y18_N49
dffeas \reg_file|registers[10][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[10][31] .is_wysiwyg = "true";
defparam \reg_file|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N42
cyclonev_lcell_comb \reg_file|registers[9][31]~feeder (
// Equation(s):
// \reg_file|registers[9][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[9][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y18_N44
dffeas \reg_file|registers[9][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[9][31] .is_wysiwyg = "true";
defparam \reg_file|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N27
cyclonev_lcell_comb \reg_file|registers[11][31]~feeder (
// Equation(s):
// \reg_file|registers[11][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[11][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[11][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[11][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[11][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y18_N29
dffeas \reg_file|registers[11][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[11][31] .is_wysiwyg = "true";
defparam \reg_file|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N11
dffeas \reg_file|registers[8][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[8][31] .is_wysiwyg = "true";
defparam \reg_file|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N21
cyclonev_lcell_comb \reg_file|Mux0~5 (
// Equation(s):
// \reg_file|Mux0~5_combout  = ( \reg_file|registers[11][31]~q  & ( \reg_file|registers[8][31]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[9][31]~q )))) # (sinstruction_IFID[22] & (((sinstruction_IFID[21])) # 
// (\reg_file|registers[10][31]~q ))) ) ) ) # ( !\reg_file|registers[11][31]~q  & ( \reg_file|registers[8][31]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[9][31]~q )))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[10][31]~q  & ((!sinstruction_IFID[21])))) ) ) ) # ( \reg_file|registers[11][31]~q  & ( !\reg_file|registers[8][31]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[9][31]~q  & sinstruction_IFID[21])))) # (sinstruction_IFID[22] 
// & (((sinstruction_IFID[21])) # (\reg_file|registers[10][31]~q ))) ) ) ) # ( !\reg_file|registers[11][31]~q  & ( !\reg_file|registers[8][31]~q  & ( (!sinstruction_IFID[22] & (((\reg_file|registers[9][31]~q  & sinstruction_IFID[21])))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[10][31]~q  & ((!sinstruction_IFID[21])))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!\reg_file|registers[10][31]~q ),
	.datac(!\reg_file|registers[9][31]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[11][31]~q ),
	.dataf(!\reg_file|registers[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~5 .extended_lut = "off";
defparam \reg_file|Mux0~5 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_file|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y17_N8
dffeas \reg_file|registers[3][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[3][31] .is_wysiwyg = "true";
defparam \reg_file|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y17_N5
dffeas \reg_file|registers[2][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[2][31] .is_wysiwyg = "true";
defparam \reg_file|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N33
cyclonev_lcell_comb \reg_file|registers[0][31]~feeder (
// Equation(s):
// \reg_file|registers[0][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[0][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y14_N35
dffeas \reg_file|registers[0][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[0][31] .is_wysiwyg = "true";
defparam \reg_file|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y17_N23
dffeas \reg_file|registers[1][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[1][31] .is_wysiwyg = "true";
defparam \reg_file|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N39
cyclonev_lcell_comb \reg_file|Mux0~6 (
// Equation(s):
// \reg_file|Mux0~6_combout  = ( \reg_file|registers[0][31]~q  & ( \reg_file|registers[1][31]~q  & ( (!sinstruction_IFID[22]) # ((!sinstruction_IFID[21] & ((\reg_file|registers[2][31]~q ))) # (sinstruction_IFID[21] & (\reg_file|registers[3][31]~q ))) ) ) ) # 
// ( !\reg_file|registers[0][31]~q  & ( \reg_file|registers[1][31]~q  & ( (!sinstruction_IFID[22] & (sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][31]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][31]~q )))) ) ) ) # ( \reg_file|registers[0][31]~q  & ( !\reg_file|registers[1][31]~q  & ( (!sinstruction_IFID[22] & (!sinstruction_IFID[21])) # (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][31]~q ))) 
// # (sinstruction_IFID[21] & (\reg_file|registers[3][31]~q )))) ) ) ) # ( !\reg_file|registers[0][31]~q  & ( !\reg_file|registers[1][31]~q  & ( (sinstruction_IFID[22] & ((!sinstruction_IFID[21] & ((\reg_file|registers[2][31]~q ))) # (sinstruction_IFID[21] & 
// (\reg_file|registers[3][31]~q )))) ) ) )

	.dataa(!sinstruction_IFID[22]),
	.datab(!sinstruction_IFID[21]),
	.datac(!\reg_file|registers[3][31]~q ),
	.datad(!\reg_file|registers[2][31]~q ),
	.datae(!\reg_file|registers[0][31]~q ),
	.dataf(!\reg_file|registers[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~6 .extended_lut = "off";
defparam \reg_file|Mux0~6 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N30
cyclonev_lcell_comb \reg_file|registers[15][31]~feeder (
// Equation(s):
// \reg_file|registers[15][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[15][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[15][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[15][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[15][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N32
dffeas \reg_file|registers[15][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[15][31] .is_wysiwyg = "true";
defparam \reg_file|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N48
cyclonev_lcell_comb \reg_file|registers[13][31]~feeder (
// Equation(s):
// \reg_file|registers[13][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[13][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[13][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[13][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[13][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y16_N50
dffeas \reg_file|registers[13][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[13][31] .is_wysiwyg = "true";
defparam \reg_file|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N1
dffeas \reg_file|registers[14][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[14][31] .is_wysiwyg = "true";
defparam \reg_file|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y19_N15
cyclonev_lcell_comb \reg_file|registers[12][31]~feeder (
// Equation(s):
// \reg_file|registers[12][31]~feeder_combout  = ( \mux_jal|output[31]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_jal|output[31]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|registers[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|registers[12][31]~feeder .extended_lut = "off";
defparam \reg_file|registers[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|registers[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y19_N17
dffeas \reg_file|registers[12][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|registers[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[12][31] .is_wysiwyg = "true";
defparam \reg_file|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N27
cyclonev_lcell_comb \reg_file|Mux0~7 (
// Equation(s):
// \reg_file|Mux0~7_combout  = ( \reg_file|registers[14][31]~q  & ( \reg_file|registers[12][31]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & ((\reg_file|registers[13][31]~q ))) # (sinstruction_IFID[22] & (\reg_file|registers[15][31]~q ))) ) ) 
// ) # ( !\reg_file|registers[14][31]~q  & ( \reg_file|registers[12][31]~q  & ( (!sinstruction_IFID[21] & (!sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[13][31]~q ))) # (sinstruction_IFID[22] & 
// (\reg_file|registers[15][31]~q )))) ) ) ) # ( \reg_file|registers[14][31]~q  & ( !\reg_file|registers[12][31]~q  & ( (!sinstruction_IFID[21] & (sinstruction_IFID[22])) # (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[13][31]~q 
// ))) # (sinstruction_IFID[22] & (\reg_file|registers[15][31]~q )))) ) ) ) # ( !\reg_file|registers[14][31]~q  & ( !\reg_file|registers[12][31]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & ((\reg_file|registers[13][31]~q ))) # 
// (sinstruction_IFID[22] & (\reg_file|registers[15][31]~q )))) ) ) )

	.dataa(!sinstruction_IFID[21]),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[15][31]~q ),
	.datad(!\reg_file|registers[13][31]~q ),
	.datae(!\reg_file|registers[14][31]~q ),
	.dataf(!\reg_file|registers[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~7 .extended_lut = "off";
defparam \reg_file|Mux0~7 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y14_N26
dffeas \reg_file|registers[5][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[5][31] .is_wysiwyg = "true";
defparam \reg_file|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N2
dffeas \reg_file|registers[7][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[7][31] .is_wysiwyg = "true";
defparam \reg_file|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y14_N20
dffeas \reg_file|registers[6][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[6][31] .is_wysiwyg = "true";
defparam \reg_file|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y18_N2
dffeas \reg_file|registers[4][31] (
	.clk(!\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux_jal|output[31]~31_combout ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|registers[4][31] .is_wysiwyg = "true";
defparam \reg_file|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N18
cyclonev_lcell_comb \reg_file|Mux0~8 (
// Equation(s):
// \reg_file|Mux0~8_combout  = ( \reg_file|registers[6][31]~q  & ( \reg_file|registers[4][31]~q  & ( (!sinstruction_IFID[21]) # ((!sinstruction_IFID[22] & (\reg_file|registers[5][31]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][31]~q )))) ) ) ) # 
// ( !\reg_file|registers[6][31]~q  & ( \reg_file|registers[4][31]~q  & ( (!sinstruction_IFID[22] & (((!sinstruction_IFID[21])) # (\reg_file|registers[5][31]~q ))) # (sinstruction_IFID[22] & (((\reg_file|registers[7][31]~q  & sinstruction_IFID[21])))) ) ) ) 
// # ( \reg_file|registers[6][31]~q  & ( !\reg_file|registers[4][31]~q  & ( (!sinstruction_IFID[22] & (\reg_file|registers[5][31]~q  & ((sinstruction_IFID[21])))) # (sinstruction_IFID[22] & (((!sinstruction_IFID[21]) # (\reg_file|registers[7][31]~q )))) ) ) 
// ) # ( !\reg_file|registers[6][31]~q  & ( !\reg_file|registers[4][31]~q  & ( (sinstruction_IFID[21] & ((!sinstruction_IFID[22] & (\reg_file|registers[5][31]~q )) # (sinstruction_IFID[22] & ((\reg_file|registers[7][31]~q ))))) ) ) )

	.dataa(!\reg_file|registers[5][31]~q ),
	.datab(!sinstruction_IFID[22]),
	.datac(!\reg_file|registers[7][31]~q ),
	.datad(!sinstruction_IFID[21]),
	.datae(!\reg_file|registers[6][31]~q ),
	.dataf(!\reg_file|registers[4][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~8 .extended_lut = "off";
defparam \reg_file|Mux0~8 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y15_N48
cyclonev_lcell_comb \reg_file|Mux0~9 (
// Equation(s):
// \reg_file|Mux0~9_combout  = ( \reg_file|Mux0~7_combout  & ( \reg_file|Mux0~8_combout  & ( ((!sinstruction_IFID[24] & ((\reg_file|Mux0~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux0~5_combout ))) # (sinstruction_IFID[23]) ) ) ) # ( 
// !\reg_file|Mux0~7_combout  & ( \reg_file|Mux0~8_combout  & ( (!sinstruction_IFID[24] & (((\reg_file|Mux0~6_combout ) # (sinstruction_IFID[23])))) # (sinstruction_IFID[24] & (\reg_file|Mux0~5_combout  & (!sinstruction_IFID[23]))) ) ) ) # ( 
// \reg_file|Mux0~7_combout  & ( !\reg_file|Mux0~8_combout  & ( (!sinstruction_IFID[24] & (((!sinstruction_IFID[23] & \reg_file|Mux0~6_combout )))) # (sinstruction_IFID[24] & (((sinstruction_IFID[23])) # (\reg_file|Mux0~5_combout ))) ) ) ) # ( 
// !\reg_file|Mux0~7_combout  & ( !\reg_file|Mux0~8_combout  & ( (!sinstruction_IFID[23] & ((!sinstruction_IFID[24] & ((\reg_file|Mux0~6_combout ))) # (sinstruction_IFID[24] & (\reg_file|Mux0~5_combout )))) ) ) )

	.dataa(!sinstruction_IFID[24]),
	.datab(!\reg_file|Mux0~5_combout ),
	.datac(!sinstruction_IFID[23]),
	.datad(!\reg_file|Mux0~6_combout ),
	.datae(!\reg_file|Mux0~7_combout ),
	.dataf(!\reg_file|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~9 .extended_lut = "off";
defparam \reg_file|Mux0~9 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y15_N54
cyclonev_lcell_comb \reg_file|Mux0~10 (
// Equation(s):
// \reg_file|Mux0~10_combout  = ( \reg_file|Mux0~9_combout  & ( (!sinstruction_IFID[25]) # (\reg_file|Mux0~4_combout ) ) ) # ( !\reg_file|Mux0~9_combout  & ( (sinstruction_IFID[25] & \reg_file|Mux0~4_combout ) ) )

	.dataa(!sinstruction_IFID[25]),
	.datab(gnd),
	.datac(!\reg_file|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~10 .extended_lut = "off";
defparam \reg_file|Mux0~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y15_N55
dffeas \sreaddata1_IDEX[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\reg_file|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_stages~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sreaddata1_IDEX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \sreaddata1_IDEX[31] .is_wysiwyg = "true";
defparam \sreaddata1_IDEX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N13
dffeas \pc_mips|pc_output[31] (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\mux_jr|output[31]~30_combout ),
	.asdata(sreaddata1_IDEX[31]),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sjr_IDEX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_mips|pc_output [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_mips|pc_output[31] .is_wysiwyg = "true";
defparam \pc_mips|pc_output[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N27
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \pc_mips|pc_output [31] ) + ( GND ) + ( \Add0~114  ))

	.dataa(!\pc_mips|pc_output [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N36
cyclonev_lcell_comb \reg_file|Mux63~0 (
// Equation(s):
// \reg_file|Mux63~0_combout  = ( \reg_file|registers[24][0]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[28][0]~q ) ) ) ) # ( !\reg_file|registers[24][0]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[28][0]~q  & 
// sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[24][0]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[16][0]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][0]~q ))) ) ) ) # ( !\reg_file|registers[24][0]~q  
// & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[16][0]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][0]~q ))) ) ) )

	.dataa(!\reg_file|registers[28][0]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[16][0]~q ),
	.datad(!\reg_file|registers[20][0]~q ),
	.datae(!\reg_file|registers[24][0]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~0 .extended_lut = "off";
defparam \reg_file|Mux63~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \reg_file|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N42
cyclonev_lcell_comb \reg_file|Mux63~1 (
// Equation(s):
// \reg_file|Mux63~1_combout  = ( \reg_file|registers[29][0]~q  & ( \reg_file|registers[21][0]~q  & ( ((!sinstruction_IFID[19] & (\reg_file|registers[17][0]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][0]~q )))) # (sinstruction_IFID[18]) ) ) ) # 
// ( !\reg_file|registers[29][0]~q  & ( \reg_file|registers[21][0]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[17][0]~q ))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18] & \reg_file|registers[25][0]~q )))) ) ) ) 
// # ( \reg_file|registers[29][0]~q  & ( !\reg_file|registers[21][0]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][0]~q  & (!sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (((\reg_file|registers[25][0]~q ) # (sinstruction_IFID[18])))) ) ) ) 
// # ( !\reg_file|registers[29][0]~q  & ( !\reg_file|registers[21][0]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[17][0]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][0]~q ))))) ) ) )

	.dataa(!\reg_file|registers[17][0]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[25][0]~q ),
	.datae(!\reg_file|registers[29][0]~q ),
	.dataf(!\reg_file|registers[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~1 .extended_lut = "off";
defparam \reg_file|Mux63~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_file|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N24
cyclonev_lcell_comb \reg_file|Mux63~3 (
// Equation(s):
// \reg_file|Mux63~3_combout  = ( \reg_file|registers[27][0]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[23][0]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[31][0]~q ))) ) ) ) # ( !\reg_file|registers[27][0]~q  & 
// ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[23][0]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[31][0]~q ))) ) ) ) # ( \reg_file|registers[27][0]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[19][0]~q ) # 
// (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[27][0]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & \reg_file|registers[19][0]~q ) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[23][0]~q ),
	.datac(!\reg_file|registers[19][0]~q ),
	.datad(!\reg_file|registers[31][0]~q ),
	.datae(!\reg_file|registers[27][0]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~3 .extended_lut = "off";
defparam \reg_file|Mux63~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg_file|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N12
cyclonev_lcell_comb \reg_file|Mux63~2 (
// Equation(s):
// \reg_file|Mux63~2_combout  = ( \reg_file|registers[26][0]~q  & ( \reg_file|registers[30][0]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[18][0]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][0]~q ))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[26][0]~q  & ( \reg_file|registers[30][0]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][0]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][0]~q )))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[26][0]~q  & ( !\reg_file|registers[30][0]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][0]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][0]~q 
// )))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[26][0]~q  & ( !\reg_file|registers[30][0]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][0]~q ))) # (sinstruction_IFID[18] 
// & (\reg_file|registers[22][0]~q )))) ) ) )

	.dataa(!\reg_file|registers[22][0]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[18][0]~q ),
	.datae(!\reg_file|registers[26][0]~q ),
	.dataf(!\reg_file|registers[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~2 .extended_lut = "off";
defparam \reg_file|Mux63~2 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_file|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \reg_file|Mux63~4 (
// Equation(s):
// \reg_file|Mux63~4_combout  = ( \reg_file|Mux63~2_combout  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|Mux63~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux63~3_combout ))) ) ) ) # ( !\reg_file|Mux63~2_combout  & ( 
// sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|Mux63~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux63~3_combout ))) ) ) ) # ( \reg_file|Mux63~2_combout  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|Mux63~0_combout ) ) ) ) # ( !\reg_file|Mux63~2_combout  & ( !sinstruction_IFID[16] & ( (\reg_file|Mux63~0_combout  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|Mux63~0_combout ),
	.datab(!\reg_file|Mux63~1_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux63~3_combout ),
	.datae(!\reg_file|Mux63~2_combout ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~4 .extended_lut = "off";
defparam \reg_file|Mux63~4 .lut_mask = 64'h50505F5F303F303F;
defparam \reg_file|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N6
cyclonev_lcell_comb \reg_file|Mux63~8 (
// Equation(s):
// \reg_file|Mux63~8_combout  = ( \reg_file|registers[5][0]~q  & ( \reg_file|registers[7][0]~q  & ( ((!sinstruction_IFID[17] & ((\reg_file|registers[4][0]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][0]~q ))) # (sinstruction_IFID[16]) ) ) ) # ( 
// !\reg_file|registers[5][0]~q  & ( \reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][0]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][0]~q )))) # (sinstruction_IFID[16] & 
// (((sinstruction_IFID[17])))) ) ) ) # ( \reg_file|registers[5][0]~q  & ( !\reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][0]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][0]~q )))) # 
// (sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[5][0]~q  & ( !\reg_file|registers[7][0]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][0]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[6][0]~q )))) ) ) )

	.dataa(!\reg_file|registers[6][0]~q ),
	.datab(!\reg_file|registers[4][0]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][0]~q ),
	.dataf(!\reg_file|registers[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~8 .extended_lut = "off";
defparam \reg_file|Mux63~8 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N42
cyclonev_lcell_comb \reg_file|Mux63~5 (
// Equation(s):
// \reg_file|Mux63~5_combout  = ( \reg_file|registers[10][0]~q  & ( \reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[8][0]~q )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # 
// (\reg_file|registers[11][0]~q ))) ) ) ) # ( !\reg_file|registers[10][0]~q  & ( \reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[8][0]~q )))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][0]~q  & ((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[10][0]~q  & ( !\reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[8][0]~q  & !sinstruction_IFID[16])))) # (sinstruction_IFID[17] & 
// (((!sinstruction_IFID[16])) # (\reg_file|registers[11][0]~q ))) ) ) ) # ( !\reg_file|registers[10][0]~q  & ( !\reg_file|registers[9][0]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[8][0]~q  & !sinstruction_IFID[16])))) # (sinstruction_IFID[17] 
// & (\reg_file|registers[11][0]~q  & ((sinstruction_IFID[16])))) ) ) )

	.dataa(!\reg_file|registers[11][0]~q ),
	.datab(!\reg_file|registers[8][0]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][0]~q ),
	.dataf(!\reg_file|registers[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~5 .extended_lut = "off";
defparam \reg_file|Mux63~5 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N24
cyclonev_lcell_comb \reg_file|Mux63~6 (
// Equation(s):
// \reg_file|Mux63~6_combout  = ( \reg_file|registers[2][0]~q  & ( \reg_file|registers[3][0]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][0]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][0]~q ))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|registers[2][0]~q  & ( \reg_file|registers[3][0]~q  & ( (!sinstruction_IFID[16] & (!sinstruction_IFID[17] & ((\reg_file|registers[0][0]~q )))) # (sinstruction_IFID[16] & (((\reg_file|registers[1][0]~q )) # (sinstruction_IFID[17]))) ) ) ) # ( 
// \reg_file|registers[2][0]~q  & ( !\reg_file|registers[3][0]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[0][0]~q )) # (sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (!sinstruction_IFID[17] & (\reg_file|registers[1][0]~q ))) ) ) ) # ( 
// !\reg_file|registers[2][0]~q  & ( !\reg_file|registers[3][0]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][0]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][0]~q )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[1][0]~q ),
	.datad(!\reg_file|registers[0][0]~q ),
	.datae(!\reg_file|registers[2][0]~q ),
	.dataf(!\reg_file|registers[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~6 .extended_lut = "off";
defparam \reg_file|Mux63~6 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_file|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N18
cyclonev_lcell_comb \reg_file|Mux63~7 (
// Equation(s):
// \reg_file|Mux63~7_combout  = ( \reg_file|registers[14][0]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][0]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][0]~q ))) ) ) ) # ( !\reg_file|registers[14][0]~q  & 
// ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][0]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][0]~q ))) ) ) ) # ( \reg_file|registers[14][0]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[12][0]~q ) ) ) ) # ( !\reg_file|registers[14][0]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[12][0]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[12][0]~q ),
	.datab(!\reg_file|registers[13][0]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[15][0]~q ),
	.datae(!\reg_file|registers[14][0]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~7 .extended_lut = "off";
defparam \reg_file|Mux63~7 .lut_mask = 64'h50505F5F303F303F;
defparam \reg_file|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N51
cyclonev_lcell_comb \reg_file|Mux63~9 (
// Equation(s):
// \reg_file|Mux63~9_combout  = ( \reg_file|Mux63~6_combout  & ( \reg_file|Mux63~7_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|Mux63~8_combout ))) # (sinstruction_IFID[19] & (((\reg_file|Mux63~5_combout ) # 
// (sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|Mux63~6_combout  & ( \reg_file|Mux63~7_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux63~8_combout  & (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (((\reg_file|Mux63~5_combout ) # 
// (sinstruction_IFID[18])))) ) ) ) # ( \reg_file|Mux63~6_combout  & ( !\reg_file|Mux63~7_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|Mux63~8_combout ))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18] & 
// \reg_file|Mux63~5_combout )))) ) ) ) # ( !\reg_file|Mux63~6_combout  & ( !\reg_file|Mux63~7_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux63~8_combout  & (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18] & 
// \reg_file|Mux63~5_combout )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|Mux63~8_combout ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|Mux63~5_combout ),
	.datae(!\reg_file|Mux63~6_combout ),
	.dataf(!\reg_file|Mux63~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~9 .extended_lut = "off";
defparam \reg_file|Mux63~9 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_file|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N42
cyclonev_lcell_comb \reg_file|Mux63~10 (
// Equation(s):
// \reg_file|Mux63~10_combout  = ( \reg_file|Mux63~4_combout  & ( \reg_file|Mux63~9_combout  ) ) # ( !\reg_file|Mux63~4_combout  & ( \reg_file|Mux63~9_combout  & ( !sinstruction_IFID[20] ) ) ) # ( \reg_file|Mux63~4_combout  & ( !\reg_file|Mux63~9_combout  & 
// ( sinstruction_IFID[20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[20]),
	.datad(gnd),
	.datae(!\reg_file|Mux63~4_combout ),
	.dataf(!\reg_file|Mux63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~10 .extended_lut = "off";
defparam \reg_file|Mux63~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_file|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N0
cyclonev_lcell_comb \reg_file|Mux62~1 (
// Equation(s):
// \reg_file|Mux62~1_combout  = ( sinstruction_IFID[18] & ( \reg_file|registers[29][1]~q  & ( (\reg_file|registers[21][1]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !sinstruction_IFID[18] & ( \reg_file|registers[29][1]~q  & ( (!sinstruction_IFID[19] & 
// (\reg_file|registers[17][1]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][1]~q ))) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|registers[29][1]~q  & ( (!sinstruction_IFID[19] & \reg_file|registers[21][1]~q ) ) ) ) # ( !sinstruction_IFID[18] 
// & ( !\reg_file|registers[29][1]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][1]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][1]~q ))) ) ) )

	.dataa(!\reg_file|registers[17][1]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[25][1]~q ),
	.datad(!\reg_file|registers[21][1]~q ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|registers[29][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~1 .extended_lut = "off";
defparam \reg_file|Mux62~1 .lut_mask = 64'h474700CC474733FF;
defparam \reg_file|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N24
cyclonev_lcell_comb \reg_file|Mux62~3 (
// Equation(s):
// \reg_file|Mux62~3_combout  = ( \reg_file|registers[27][1]~q  & ( \reg_file|registers[31][1]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[19][1]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][1]~q ))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[27][1]~q  & ( \reg_file|registers[31][1]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][1]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[23][1]~q ))) ) ) ) 
// # ( \reg_file|registers[27][1]~q  & ( !\reg_file|registers[31][1]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[19][1]~q )))) # (sinstruction_IFID[18] & (\reg_file|registers[23][1]~q  & ((!sinstruction_IFID[19])))) ) ) 
// ) # ( !\reg_file|registers[27][1]~q  & ( !\reg_file|registers[31][1]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][1]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][1]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[23][1]~q ),
	.datac(!\reg_file|registers[19][1]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[27][1]~q ),
	.dataf(!\reg_file|registers[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~3 .extended_lut = "off";
defparam \reg_file|Mux62~3 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \reg_file|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N0
cyclonev_lcell_comb \reg_file|Mux62~2 (
// Equation(s):
// \reg_file|Mux62~2_combout  = ( \reg_file|registers[18][1]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[26][1]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[30][1]~q )) ) ) ) # ( !\reg_file|registers[18][1]~q  & 
// ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[26][1]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[30][1]~q )) ) ) ) # ( \reg_file|registers[18][1]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # 
// (\reg_file|registers[22][1]~q ) ) ) ) # ( !\reg_file|registers[18][1]~q  & ( !sinstruction_IFID[19] & ( (\reg_file|registers[22][1]~q  & sinstruction_IFID[18]) ) ) )

	.dataa(!\reg_file|registers[22][1]~q ),
	.datab(!\reg_file|registers[30][1]~q ),
	.datac(!\reg_file|registers[26][1]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[18][1]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~2 .extended_lut = "off";
defparam \reg_file|Mux62~2 .lut_mask = 64'h0055FF550F330F33;
defparam \reg_file|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N18
cyclonev_lcell_comb \reg_file|Mux62~0 (
// Equation(s):
// \reg_file|Mux62~0_combout  = ( \reg_file|registers[28][1]~q  & ( \reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[24][1]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[20][1]~q ))) ) ) ) # ( !\reg_file|registers[28][1]~q  & ( \reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[24][1]~q )))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[20][1]~q  & ((!sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[28][1]~q  & ( !\reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[24][1]~q  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19])) # (\reg_file|registers[20][1]~q ))) ) ) ) # ( !\reg_file|registers[28][1]~q  & ( !\reg_file|registers[16][1]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[24][1]~q  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] 
// & (\reg_file|registers[20][1]~q  & ((!sinstruction_IFID[19])))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[20][1]~q ),
	.datac(!\reg_file|registers[24][1]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[28][1]~q ),
	.dataf(!\reg_file|registers[16][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~0 .extended_lut = "off";
defparam \reg_file|Mux62~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg_file|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N24
cyclonev_lcell_comb \reg_file|Mux62~4 (
// Equation(s):
// \reg_file|Mux62~4_combout  = ( sinstruction_IFID[16] & ( \reg_file|Mux62~0_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux62~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux62~3_combout ))) ) ) ) # ( !sinstruction_IFID[16] & ( 
// \reg_file|Mux62~0_combout  & ( (!sinstruction_IFID[17]) # (\reg_file|Mux62~2_combout ) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|Mux62~0_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux62~1_combout )) # (sinstruction_IFID[17] & 
// ((\reg_file|Mux62~3_combout ))) ) ) ) # ( !sinstruction_IFID[16] & ( !\reg_file|Mux62~0_combout  & ( (sinstruction_IFID[17] & \reg_file|Mux62~2_combout ) ) ) )

	.dataa(!\reg_file|Mux62~1_combout ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|Mux62~3_combout ),
	.datad(!\reg_file|Mux62~2_combout ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~4 .extended_lut = "off";
defparam \reg_file|Mux62~4 .lut_mask = 64'h00334747CCFF4747;
defparam \reg_file|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N18
cyclonev_lcell_comb \reg_file|Mux62~7 (
// Equation(s):
// \reg_file|Mux62~7_combout  = ( \reg_file|registers[14][1]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[15][1]~q ) ) ) ) # ( !\reg_file|registers[14][1]~q  & ( sinstruction_IFID[17] & ( (sinstruction_IFID[16] & 
// \reg_file|registers[15][1]~q ) ) ) ) # ( \reg_file|registers[14][1]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][1]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][1]~q ))) ) ) ) # ( 
// !\reg_file|registers[14][1]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][1]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][1]~q ))) ) ) )

	.dataa(!\reg_file|registers[12][1]~q ),
	.datab(!\reg_file|registers[13][1]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[15][1]~q ),
	.datae(!\reg_file|registers[14][1]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~7 .extended_lut = "off";
defparam \reg_file|Mux62~7 .lut_mask = 64'h53535353000FF0FF;
defparam \reg_file|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N36
cyclonev_lcell_comb \reg_file|Mux62~8 (
// Equation(s):
// \reg_file|Mux62~8_combout  = ( \reg_file|registers[5][1]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][1]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][1]~q ))) ) ) ) # ( !\reg_file|registers[5][1]~q  & ( 
// sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][1]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][1]~q ))) ) ) ) # ( \reg_file|registers[5][1]~q  & ( !sinstruction_IFID[17] & ( (sinstruction_IFID[16]) # 
// (\reg_file|registers[4][1]~q ) ) ) ) # ( !\reg_file|registers[5][1]~q  & ( !sinstruction_IFID[17] & ( (\reg_file|registers[4][1]~q  & !sinstruction_IFID[16]) ) ) )

	.dataa(!\reg_file|registers[6][1]~q ),
	.datab(!\reg_file|registers[7][1]~q ),
	.datac(!\reg_file|registers[4][1]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[5][1]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~8 .extended_lut = "off";
defparam \reg_file|Mux62~8 .lut_mask = 64'h0F000FFF55335533;
defparam \reg_file|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N24
cyclonev_lcell_comb \reg_file|Mux62~5 (
// Equation(s):
// \reg_file|Mux62~5_combout  = ( \reg_file|registers[10][1]~q  & ( \reg_file|registers[8][1]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[9][1]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][1]~q )))) ) ) ) # 
// ( !\reg_file|registers[10][1]~q  & ( \reg_file|registers[8][1]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[9][1]~q ))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16] & \reg_file|registers[11][1]~q )))) ) ) ) # 
// ( \reg_file|registers[10][1]~q  & ( !\reg_file|registers[8][1]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][1]~q  & (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[11][1]~q )))) ) ) ) # ( 
// !\reg_file|registers[10][1]~q  & ( !\reg_file|registers[8][1]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[9][1]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][1]~q ))))) ) ) )

	.dataa(!\reg_file|registers[9][1]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[11][1]~q ),
	.datae(!\reg_file|registers[10][1]~q ),
	.dataf(!\reg_file|registers[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~5 .extended_lut = "off";
defparam \reg_file|Mux62~5 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N24
cyclonev_lcell_comb \reg_file|Mux62~6 (
// Equation(s):
// \reg_file|Mux62~6_combout  = ( \reg_file|registers[2][1]~q  & ( \reg_file|registers[0][1]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[1][1]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[3][1]~q ))) ) ) ) # ( 
// !\reg_file|registers[2][1]~q  & ( \reg_file|registers[0][1]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[1][1]~q )))) # (sinstruction_IFID[17] & (\reg_file|registers[3][1]~q  & ((sinstruction_IFID[16])))) ) ) ) # ( 
// \reg_file|registers[2][1]~q  & ( !\reg_file|registers[0][1]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[1][1]~q  & sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[3][1]~q ))) ) ) ) # ( 
// !\reg_file|registers[2][1]~q  & ( !\reg_file|registers[0][1]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[1][1]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[3][1]~q )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[3][1]~q ),
	.datac(!\reg_file|registers[1][1]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[2][1]~q ),
	.dataf(!\reg_file|registers[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~6 .extended_lut = "off";
defparam \reg_file|Mux62~6 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y14_N48
cyclonev_lcell_comb \reg_file|Mux62~9 (
// Equation(s):
// \reg_file|Mux62~9_combout  = ( \reg_file|Mux62~6_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|Mux62~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux62~7_combout )) ) ) ) # ( !\reg_file|Mux62~6_combout  & ( 
// sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|Mux62~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux62~7_combout )) ) ) ) # ( \reg_file|Mux62~6_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19]) # 
// (\reg_file|Mux62~5_combout ) ) ) ) # ( !\reg_file|Mux62~6_combout  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19] & \reg_file|Mux62~5_combout ) ) ) )

	.dataa(!\reg_file|Mux62~7_combout ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|Mux62~8_combout ),
	.datad(!\reg_file|Mux62~5_combout ),
	.datae(!\reg_file|Mux62~6_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~9 .extended_lut = "off";
defparam \reg_file|Mux62~9 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \reg_file|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N15
cyclonev_lcell_comb \reg_file|Mux62~10 (
// Equation(s):
// \reg_file|Mux62~10_combout  = ( sinstruction_IFID[20] & ( \reg_file|Mux62~4_combout  ) ) # ( !sinstruction_IFID[20] & ( \reg_file|Mux62~9_combout  ) )

	.dataa(!\reg_file|Mux62~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux62~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sinstruction_IFID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~10 .extended_lut = "off";
defparam \reg_file|Mux62~10 .lut_mask = 64'h0F0F0F0F55555555;
defparam \reg_file|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N18
cyclonev_lcell_comb \reg_file|Mux61~1 (
// Equation(s):
// \reg_file|Mux61~1_combout  = ( \reg_file|registers[29][2]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[25][2]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[29][2]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[25][2]~q ) ) ) ) # ( \reg_file|registers[29][2]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][2]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][2]~q ))) ) ) ) # ( 
// !\reg_file|registers[29][2]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][2]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][2]~q ))) ) ) )

	.dataa(!\reg_file|registers[17][2]~q ),
	.datab(!\reg_file|registers[21][2]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[25][2]~q ),
	.datae(!\reg_file|registers[29][2]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~1 .extended_lut = "off";
defparam \reg_file|Mux61~1 .lut_mask = 64'h5353535300F00FFF;
defparam \reg_file|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N6
cyclonev_lcell_comb \reg_file|Mux61~3 (
// Equation(s):
// \reg_file|Mux61~3_combout  = ( \reg_file|registers[27][2]~q  & ( \reg_file|registers[23][2]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[19][2]~q ) # (sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # 
// (\reg_file|registers[31][2]~q ))) ) ) ) # ( !\reg_file|registers[27][2]~q  & ( \reg_file|registers[23][2]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[19][2]~q ) # (sinstruction_IFID[18])))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[31][2]~q  & (sinstruction_IFID[18]))) ) ) ) # ( \reg_file|registers[27][2]~q  & ( !\reg_file|registers[23][2]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18] & \reg_file|registers[19][2]~q )))) # (sinstruction_IFID[19] & 
// (((!sinstruction_IFID[18])) # (\reg_file|registers[31][2]~q ))) ) ) ) # ( !\reg_file|registers[27][2]~q  & ( !\reg_file|registers[23][2]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18] & \reg_file|registers[19][2]~q )))) # 
// (sinstruction_IFID[19] & (\reg_file|registers[31][2]~q  & (sinstruction_IFID[18]))) ) ) )

	.dataa(!\reg_file|registers[31][2]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[19][2]~q ),
	.datae(!\reg_file|registers[27][2]~q ),
	.dataf(!\reg_file|registers[23][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~3 .extended_lut = "off";
defparam \reg_file|Mux61~3 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_file|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N57
cyclonev_lcell_comb \reg_file|Mux61~2 (
// Equation(s):
// \reg_file|Mux61~2_combout  = ( \reg_file|registers[26][2]~q  & ( \reg_file|registers[30][2]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[18][2]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][2]~q ))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[26][2]~q  & ( \reg_file|registers[30][2]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][2]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][2]~q )))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[26][2]~q  & ( !\reg_file|registers[30][2]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][2]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][2]~q 
// )))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[26][2]~q  & ( !\reg_file|registers[30][2]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][2]~q ))) # (sinstruction_IFID[18] 
// & (\reg_file|registers[22][2]~q )))) ) ) )

	.dataa(!\reg_file|registers[22][2]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[18][2]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[26][2]~q ),
	.dataf(!\reg_file|registers[30][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~2 .extended_lut = "off";
defparam \reg_file|Mux61~2 .lut_mask = 64'h0C443F440C773F77;
defparam \reg_file|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N39
cyclonev_lcell_comb \reg_file|Mux61~0 (
// Equation(s):
// \reg_file|Mux61~0_combout  = ( \reg_file|registers[16][2]~q  & ( \reg_file|registers[20][2]~q  & ( (!sinstruction_IFID[19]) # ((!sinstruction_IFID[18] & ((\reg_file|registers[24][2]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[28][2]~q ))) ) ) ) 
// # ( !\reg_file|registers[16][2]~q  & ( \reg_file|registers[20][2]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19] & \reg_file|registers[24][2]~q )))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # (\reg_file|registers[28][2]~q ))) ) ) 
// ) # ( \reg_file|registers[16][2]~q  & ( !\reg_file|registers[20][2]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[24][2]~q )))) # (sinstruction_IFID[18] & (\reg_file|registers[28][2]~q  & (sinstruction_IFID[19]))) ) ) 
// ) # ( !\reg_file|registers[16][2]~q  & ( !\reg_file|registers[20][2]~q  & ( (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[24][2]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[28][2]~q )))) ) ) )

	.dataa(!\reg_file|registers[28][2]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[24][2]~q ),
	.datae(!\reg_file|registers[16][2]~q ),
	.dataf(!\reg_file|registers[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~0 .extended_lut = "off";
defparam \reg_file|Mux61~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \reg_file|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N24
cyclonev_lcell_comb \reg_file|Mux61~4 (
// Equation(s):
// \reg_file|Mux61~4_combout  = ( \reg_file|Mux61~2_combout  & ( \reg_file|Mux61~0_combout  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|Mux61~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux61~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux61~2_combout  & ( \reg_file|Mux61~0_combout  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|Mux61~1_combout ))) # (sinstruction_IFID[17] & (((\reg_file|Mux61~3_combout  & sinstruction_IFID[16])))) ) ) ) # ( 
// \reg_file|Mux61~2_combout  & ( !\reg_file|Mux61~0_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux61~1_combout  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|Mux61~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux61~2_combout  & ( !\reg_file|Mux61~0_combout  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|Mux61~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux61~3_combout ))))) ) ) )

	.dataa(!\reg_file|Mux61~1_combout ),
	.datab(!\reg_file|Mux61~3_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|Mux61~2_combout ),
	.dataf(!\reg_file|Mux61~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~4 .extended_lut = "off";
defparam \reg_file|Mux61~4 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N45
cyclonev_lcell_comb \reg_file|Mux61~8 (
// Equation(s):
// \reg_file|Mux61~8_combout  = ( \reg_file|registers[5][2]~q  & ( \reg_file|registers[6][2]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[4][2]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16]) # 
// ((\reg_file|registers[7][2]~q )))) ) ) ) # ( !\reg_file|registers[5][2]~q  & ( \reg_file|registers[6][2]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & (\reg_file|registers[4][2]~q ))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16]) # 
// ((\reg_file|registers[7][2]~q )))) ) ) ) # ( \reg_file|registers[5][2]~q  & ( !\reg_file|registers[6][2]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[4][2]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (sinstruction_IFID[16] & 
// ((\reg_file|registers[7][2]~q )))) ) ) ) # ( !\reg_file|registers[5][2]~q  & ( !\reg_file|registers[6][2]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & (\reg_file|registers[4][2]~q ))) # (sinstruction_IFID[17] & (sinstruction_IFID[16] & 
// ((\reg_file|registers[7][2]~q )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[4][2]~q ),
	.datad(!\reg_file|registers[7][2]~q ),
	.datae(!\reg_file|registers[5][2]~q ),
	.dataf(!\reg_file|registers[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~8 .extended_lut = "off";
defparam \reg_file|Mux61~8 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_file|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N42
cyclonev_lcell_comb \reg_file|Mux61~7 (
// Equation(s):
// \reg_file|Mux61~7_combout  = ( \reg_file|registers[14][2]~q  & ( \reg_file|registers[12][2]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[13][2]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][2]~q )))) ) ) ) 
// # ( !\reg_file|registers[14][2]~q  & ( \reg_file|registers[12][2]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][2]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[15][2]~q ))))) ) ) ) # ( \reg_file|registers[14][2]~q  & ( !\reg_file|registers[12][2]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][2]~q 
// )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][2]~q ))))) ) ) ) # ( !\reg_file|registers[14][2]~q  & ( !\reg_file|registers[12][2]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][2]~q )) # 
// (sinstruction_IFID[17] & ((\reg_file|registers[15][2]~q ))))) ) ) )

	.dataa(!\reg_file|registers[13][2]~q ),
	.datab(!\reg_file|registers[15][2]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[14][2]~q ),
	.dataf(!\reg_file|registers[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~7 .extended_lut = "off";
defparam \reg_file|Mux61~7 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_file|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N36
cyclonev_lcell_comb \reg_file|Mux61~6 (
// Equation(s):
// \reg_file|Mux61~6_combout  = ( \reg_file|registers[2][2]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[1][2]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[3][2]~q ))) ) ) ) # ( !\reg_file|registers[2][2]~q  & ( 
// sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[1][2]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[3][2]~q ))) ) ) ) # ( \reg_file|registers[2][2]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[0][2]~q ) ) ) ) # ( !\reg_file|registers[2][2]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[0][2]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[1][2]~q ),
	.datab(!\reg_file|registers[3][2]~q ),
	.datac(!\reg_file|registers[0][2]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][2]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~6 .extended_lut = "off";
defparam \reg_file|Mux61~6 .lut_mask = 64'h0F000FFF55335533;
defparam \reg_file|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N30
cyclonev_lcell_comb \reg_file|Mux61~5 (
// Equation(s):
// \reg_file|Mux61~5_combout  = ( \reg_file|registers[10][2]~q  & ( \reg_file|registers[8][2]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[9][2]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][2]~q )))) ) ) ) # 
// ( !\reg_file|registers[10][2]~q  & ( \reg_file|registers[8][2]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[9][2]~q ))) # (sinstruction_IFID[17] & (((\reg_file|registers[11][2]~q  & sinstruction_IFID[16])))) ) ) ) # 
// ( \reg_file|registers[10][2]~q  & ( !\reg_file|registers[8][2]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][2]~q  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[11][2]~q )))) ) ) ) # 
// ( !\reg_file|registers[10][2]~q  & ( !\reg_file|registers[8][2]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[9][2]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][2]~q ))))) ) ) )

	.dataa(!\reg_file|registers[9][2]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[11][2]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][2]~q ),
	.dataf(!\reg_file|registers[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~5 .extended_lut = "off";
defparam \reg_file|Mux61~5 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N6
cyclonev_lcell_comb \reg_file|Mux61~9 (
// Equation(s):
// \reg_file|Mux61~9_combout  = ( \reg_file|Mux61~6_combout  & ( \reg_file|Mux61~5_combout  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & (\reg_file|Mux61~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux61~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux61~6_combout  & ( \reg_file|Mux61~5_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux61~8_combout  & (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|Mux61~7_combout )))) ) ) ) # ( 
// \reg_file|Mux61~6_combout  & ( !\reg_file|Mux61~5_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|Mux61~8_combout ))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|Mux61~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux61~6_combout  & ( !\reg_file|Mux61~5_combout  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|Mux61~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux61~7_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|Mux61~8_combout ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|Mux61~7_combout ),
	.datae(!\reg_file|Mux61~6_combout ),
	.dataf(!\reg_file|Mux61~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~9 .extended_lut = "off";
defparam \reg_file|Mux61~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_file|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y17_N36
cyclonev_lcell_comb \reg_file|Mux61~10 (
// Equation(s):
// \reg_file|Mux61~10_combout  = ( \reg_file|Mux61~9_combout  & ( sinstruction_IFID[20] & ( \reg_file|Mux61~4_combout  ) ) ) # ( !\reg_file|Mux61~9_combout  & ( sinstruction_IFID[20] & ( \reg_file|Mux61~4_combout  ) ) ) # ( \reg_file|Mux61~9_combout  & ( 
// !sinstruction_IFID[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux61~4_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux61~9_combout ),
	.dataf(!sinstruction_IFID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~10 .extended_lut = "off";
defparam \reg_file|Mux61~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \reg_file|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N48
cyclonev_lcell_comb \reg_file|Mux60~1 (
// Equation(s):
// \reg_file|Mux60~1_combout  = ( \reg_file|registers[29][3]~q  & ( \reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[25][3]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[21][3]~q ))) ) ) ) # ( !\reg_file|registers[29][3]~q  & ( \reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[25][3]~q )))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[21][3]~q  & (!sinstruction_IFID[19]))) ) ) ) # ( \reg_file|registers[29][3]~q  & ( !\reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19] & \reg_file|registers[25][3]~q )))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19])) # (\reg_file|registers[21][3]~q ))) ) ) ) # ( !\reg_file|registers[29][3]~q  & ( !\reg_file|registers[17][3]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19] & \reg_file|registers[25][3]~q )))) # (sinstruction_IFID[18] 
// & (\reg_file|registers[21][3]~q  & (!sinstruction_IFID[19]))) ) ) )

	.dataa(!\reg_file|registers[21][3]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[25][3]~q ),
	.datae(!\reg_file|registers[29][3]~q ),
	.dataf(!\reg_file|registers[17][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~1 .extended_lut = "off";
defparam \reg_file|Mux60~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg_file|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N15
cyclonev_lcell_comb \reg_file|Mux60~0 (
// Equation(s):
// \reg_file|Mux60~0_combout  = ( \reg_file|registers[28][3]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[24][3]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[28][3]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[24][3]~q ) ) ) ) # ( \reg_file|registers[28][3]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[16][3]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][3]~q )) ) ) ) # ( 
// !\reg_file|registers[28][3]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[16][3]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][3]~q )) ) ) )

	.dataa(!\reg_file|registers[20][3]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[24][3]~q ),
	.datad(!\reg_file|registers[16][3]~q ),
	.datae(!\reg_file|registers[28][3]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~0 .extended_lut = "off";
defparam \reg_file|Mux60~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \reg_file|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N27
cyclonev_lcell_comb \reg_file|Mux60~2 (
// Equation(s):
// \reg_file|Mux60~2_combout  = ( \reg_file|registers[30][3]~q  & ( \reg_file|registers[26][3]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[18][3]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][3]~q )))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[30][3]~q  & ( \reg_file|registers[26][3]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][3]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][3]~q ))))) # (sinstruction_IFID[19] & 
// (((!sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[30][3]~q  & ( !\reg_file|registers[26][3]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][3]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][3]~q 
// ))))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[30][3]~q  & ( !\reg_file|registers[26][3]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][3]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[22][3]~q ))))) ) ) )

	.dataa(!\reg_file|registers[18][3]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[22][3]~q ),
	.datae(!\reg_file|registers[30][3]~q ),
	.dataf(!\reg_file|registers[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~2 .extended_lut = "off";
defparam \reg_file|Mux60~2 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N3
cyclonev_lcell_comb \reg_file|Mux60~3 (
// Equation(s):
// \reg_file|Mux60~3_combout  = ( \reg_file|registers[27][3]~q  & ( \reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|registers[23][3]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][3]~q ))) ) ) ) 
// # ( !\reg_file|registers[27][3]~q  & ( \reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[18] & (!sinstruction_IFID[19])) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][3]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[31][3]~q )))) ) ) ) # ( \reg_file|registers[27][3]~q  & ( !\reg_file|registers[19][3]~q  & ( (!sinstruction_IFID[18] & (sinstruction_IFID[19])) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][3]~q ))) # 
// (sinstruction_IFID[19] & (\reg_file|registers[31][3]~q )))) ) ) ) # ( !\reg_file|registers[27][3]~q  & ( !\reg_file|registers[19][3]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][3]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[31][3]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[31][3]~q ),
	.datad(!\reg_file|registers[23][3]~q ),
	.datae(!\reg_file|registers[27][3]~q ),
	.dataf(!\reg_file|registers[19][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~3 .extended_lut = "off";
defparam \reg_file|Mux60~3 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N9
cyclonev_lcell_comb \reg_file|Mux60~4 (
// Equation(s):
// \reg_file|Mux60~4_combout  = ( \reg_file|Mux60~3_combout  & ( sinstruction_IFID[17] & ( (\reg_file|Mux60~2_combout ) # (sinstruction_IFID[16]) ) ) ) # ( !\reg_file|Mux60~3_combout  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & 
// \reg_file|Mux60~2_combout ) ) ) ) # ( \reg_file|Mux60~3_combout  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|Mux60~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux60~1_combout )) ) ) ) # ( !\reg_file|Mux60~3_combout  & ( 
// !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|Mux60~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux60~1_combout )) ) ) )

	.dataa(!\reg_file|Mux60~1_combout ),
	.datab(!\reg_file|Mux60~0_combout ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|Mux60~2_combout ),
	.datae(!\reg_file|Mux60~3_combout ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~4 .extended_lut = "off";
defparam \reg_file|Mux60~4 .lut_mask = 64'h3535353500F00FFF;
defparam \reg_file|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N48
cyclonev_lcell_comb \reg_file|Mux60~6 (
// Equation(s):
// \reg_file|Mux60~6_combout  = ( \reg_file|registers[2][3]~q  & ( \reg_file|registers[3][3]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][3]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][3]~q ))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|registers[2][3]~q  & ( \reg_file|registers[3][3]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[0][3]~q )))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[1][3]~q ))) ) ) ) # ( 
// \reg_file|registers[2][3]~q  & ( !\reg_file|registers[3][3]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[0][3]~q ) # (sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (\reg_file|registers[1][3]~q  & (!sinstruction_IFID[17]))) ) ) ) # ( 
// !\reg_file|registers[2][3]~q  & ( !\reg_file|registers[3][3]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][3]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][3]~q )))) ) ) )

	.dataa(!\reg_file|registers[1][3]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[0][3]~q ),
	.datae(!\reg_file|registers[2][3]~q ),
	.dataf(!\reg_file|registers[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~6 .extended_lut = "off";
defparam \reg_file|Mux60~6 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg_file|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N15
cyclonev_lcell_comb \reg_file|Mux60~5 (
// Equation(s):
// \reg_file|Mux60~5_combout  = ( \reg_file|registers[8][3]~q  & ( \reg_file|registers[9][3]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & ((\reg_file|registers[10][3]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[11][3]~q ))) ) ) ) # 
// ( !\reg_file|registers[8][3]~q  & ( \reg_file|registers[9][3]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[10][3]~q  & sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|registers[11][3]~q ))) ) ) ) # 
// ( \reg_file|registers[8][3]~q  & ( !\reg_file|registers[9][3]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|registers[10][3]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[11][3]~q  & ((sinstruction_IFID[17])))) ) ) ) # 
// ( !\reg_file|registers[8][3]~q  & ( !\reg_file|registers[9][3]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[10][3]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[11][3]~q )))) ) ) )

	.dataa(!\reg_file|registers[11][3]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[10][3]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[8][3]~q ),
	.dataf(!\reg_file|registers[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~5 .extended_lut = "off";
defparam \reg_file|Mux60~5 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_file|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N6
cyclonev_lcell_comb \reg_file|Mux60~7 (
// Equation(s):
// \reg_file|Mux60~7_combout  = ( \reg_file|registers[14][3]~q  & ( \reg_file|registers[12][3]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[13][3]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][3]~q )))) ) ) ) 
// # ( !\reg_file|registers[14][3]~q  & ( \reg_file|registers[12][3]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][3]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[15][3]~q ))))) ) ) ) # ( \reg_file|registers[14][3]~q  & ( !\reg_file|registers[12][3]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][3]~q 
// )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][3]~q ))))) ) ) ) # ( !\reg_file|registers[14][3]~q  & ( !\reg_file|registers[12][3]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][3]~q )) # 
// (sinstruction_IFID[17] & ((\reg_file|registers[15][3]~q ))))) ) ) )

	.dataa(!\reg_file|registers[13][3]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[15][3]~q ),
	.datae(!\reg_file|registers[14][3]~q ),
	.dataf(!\reg_file|registers[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~7 .extended_lut = "off";
defparam \reg_file|Mux60~7 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N18
cyclonev_lcell_comb \reg_file|Mux60~8 (
// Equation(s):
// \reg_file|Mux60~8_combout  = ( sinstruction_IFID[16] & ( \reg_file|registers[4][3]~q  & ( (!sinstruction_IFID[17] & ((\reg_file|registers[5][3]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[7][3]~q )) ) ) ) # ( !sinstruction_IFID[16] & ( 
// \reg_file|registers[4][3]~q  & ( (!sinstruction_IFID[17]) # (\reg_file|registers[6][3]~q ) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|registers[4][3]~q  & ( (!sinstruction_IFID[17] & ((\reg_file|registers[5][3]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[7][3]~q )) ) ) ) # ( !sinstruction_IFID[16] & ( !\reg_file|registers[4][3]~q  & ( (\reg_file|registers[6][3]~q  & sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[6][3]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[7][3]~q ),
	.datad(!\reg_file|registers[5][3]~q ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|registers[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~8 .extended_lut = "off";
defparam \reg_file|Mux60~8 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg_file|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N24
cyclonev_lcell_comb \reg_file|Mux60~9 (
// Equation(s):
// \reg_file|Mux60~9_combout  = ( \reg_file|Mux60~8_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19]) # (\reg_file|Mux60~7_combout ) ) ) ) # ( !\reg_file|Mux60~8_combout  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19] & 
// \reg_file|Mux60~7_combout ) ) ) ) # ( \reg_file|Mux60~8_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux60~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux60~5_combout ))) ) ) ) # ( !\reg_file|Mux60~8_combout  & ( 
// !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux60~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux60~5_combout ))) ) ) )

	.dataa(!\reg_file|Mux60~6_combout ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|Mux60~5_combout ),
	.datad(!\reg_file|Mux60~7_combout ),
	.datae(!\reg_file|Mux60~8_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~9 .extended_lut = "off";
defparam \reg_file|Mux60~9 .lut_mask = 64'h474747470033CCFF;
defparam \reg_file|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N57
cyclonev_lcell_comb \reg_file|Mux60~10 (
// Equation(s):
// \reg_file|Mux60~10_combout  = ( sinstruction_IFID[20] & ( \reg_file|Mux60~9_combout  & ( \reg_file|Mux60~4_combout  ) ) ) # ( !sinstruction_IFID[20] & ( \reg_file|Mux60~9_combout  ) ) # ( sinstruction_IFID[20] & ( !\reg_file|Mux60~9_combout  & ( 
// \reg_file|Mux60~4_combout  ) ) )

	.dataa(!\reg_file|Mux60~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!sinstruction_IFID[20]),
	.dataf(!\reg_file|Mux60~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~10 .extended_lut = "off";
defparam \reg_file|Mux60~10 .lut_mask = 64'h00005555FFFF5555;
defparam \reg_file|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N57
cyclonev_lcell_comb \reg_file|Mux59~0 (
// Equation(s):
// \reg_file|Mux59~0_combout  = ( \reg_file|registers[20][4]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[24][4]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[28][4]~q )) ) ) ) # ( !\reg_file|registers[20][4]~q  & 
// ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[24][4]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[28][4]~q )) ) ) ) # ( \reg_file|registers[20][4]~q  & ( !sinstruction_IFID[19] & ( (sinstruction_IFID[18]) # 
// (\reg_file|registers[16][4]~q ) ) ) ) # ( !\reg_file|registers[20][4]~q  & ( !sinstruction_IFID[19] & ( (\reg_file|registers[16][4]~q  & !sinstruction_IFID[18]) ) ) )

	.dataa(!\reg_file|registers[16][4]~q ),
	.datab(!\reg_file|registers[28][4]~q ),
	.datac(!\reg_file|registers[24][4]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[20][4]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~0 .extended_lut = "off";
defparam \reg_file|Mux59~0 .lut_mask = 64'h550055FF0F330F33;
defparam \reg_file|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N6
cyclonev_lcell_comb \reg_file|Mux59~3 (
// Equation(s):
// \reg_file|Mux59~3_combout  = ( \reg_file|registers[27][4]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[31][4]~q ) ) ) ) # ( !\reg_file|registers[27][4]~q  & ( sinstruction_IFID[19] & ( (sinstruction_IFID[18] & 
// \reg_file|registers[31][4]~q ) ) ) ) # ( \reg_file|registers[27][4]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][4]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][4]~q ))) ) ) ) # ( 
// !\reg_file|registers[27][4]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][4]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][4]~q ))) ) ) )

	.dataa(!\reg_file|registers[19][4]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[31][4]~q ),
	.datad(!\reg_file|registers[23][4]~q ),
	.datae(!\reg_file|registers[27][4]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~3 .extended_lut = "off";
defparam \reg_file|Mux59~3 .lut_mask = 64'h447744770303CFCF;
defparam \reg_file|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N51
cyclonev_lcell_comb \reg_file|Mux59~2 (
// Equation(s):
// \reg_file|Mux59~2_combout  = ( \reg_file|registers[26][4]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[30][4]~q ) ) ) ) # ( !\reg_file|registers[26][4]~q  & ( sinstruction_IFID[19] & ( (sinstruction_IFID[18] & 
// \reg_file|registers[30][4]~q ) ) ) ) # ( \reg_file|registers[26][4]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][4]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][4]~q )) ) ) ) # ( 
// !\reg_file|registers[26][4]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][4]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][4]~q )) ) ) )

	.dataa(!\reg_file|registers[22][4]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[18][4]~q ),
	.datad(!\reg_file|registers[30][4]~q ),
	.datae(!\reg_file|registers[26][4]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~2 .extended_lut = "off";
defparam \reg_file|Mux59~2 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \reg_file|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N15
cyclonev_lcell_comb \reg_file|Mux59~1 (
// Equation(s):
// \reg_file|Mux59~1_combout  = ( \reg_file|registers[29][4]~q  & ( \reg_file|registers[17][4]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[21][4]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # 
// (\reg_file|registers[25][4]~q ))) ) ) ) # ( !\reg_file|registers[29][4]~q  & ( \reg_file|registers[17][4]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[21][4]~q )))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[25][4]~q  & (!sinstruction_IFID[18]))) ) ) ) # ( \reg_file|registers[29][4]~q  & ( !\reg_file|registers[17][4]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[21][4]~q )))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18])) # (\reg_file|registers[25][4]~q ))) ) ) ) # ( !\reg_file|registers[29][4]~q  & ( !\reg_file|registers[17][4]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[21][4]~q )))) # (sinstruction_IFID[19] 
// & (\reg_file|registers[25][4]~q  & (!sinstruction_IFID[18]))) ) ) )

	.dataa(!\reg_file|registers[25][4]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[21][4]~q ),
	.datae(!\reg_file|registers[29][4]~q ),
	.dataf(!\reg_file|registers[17][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~1 .extended_lut = "off";
defparam \reg_file|Mux59~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg_file|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N54
cyclonev_lcell_comb \reg_file|Mux59~4 (
// Equation(s):
// \reg_file|Mux59~4_combout  = ( \reg_file|Mux59~2_combout  & ( \reg_file|Mux59~1_combout  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|Mux59~0_combout ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|Mux59~3_combout )))) ) ) ) # ( !\reg_file|Mux59~2_combout  & ( \reg_file|Mux59~1_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux59~0_combout  & (!sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|Mux59~3_combout )))) ) ) ) # ( \reg_file|Mux59~2_combout  & ( !\reg_file|Mux59~1_combout  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|Mux59~0_combout ))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17] & 
// \reg_file|Mux59~3_combout )))) ) ) ) # ( !\reg_file|Mux59~2_combout  & ( !\reg_file|Mux59~1_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux59~0_combout  & (!sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17] & 
// \reg_file|Mux59~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux59~0_combout ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux59~3_combout ),
	.datae(!\reg_file|Mux59~2_combout ),
	.dataf(!\reg_file|Mux59~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~4 .extended_lut = "off";
defparam \reg_file|Mux59~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N24
cyclonev_lcell_comb \reg_file|Mux59~8 (
// Equation(s):
// \reg_file|Mux59~8_combout  = ( \reg_file|registers[5][4]~q  & ( \reg_file|registers[4][4]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & (\reg_file|registers[6][4]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][4]~q )))) ) ) ) # ( 
// !\reg_file|registers[5][4]~q  & ( \reg_file|registers[4][4]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|registers[6][4]~q ))) # (sinstruction_IFID[16] & (((\reg_file|registers[7][4]~q  & sinstruction_IFID[17])))) ) ) ) # ( 
// \reg_file|registers[5][4]~q  & ( !\reg_file|registers[4][4]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][4]~q  & ((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|registers[7][4]~q )))) ) ) ) # ( 
// !\reg_file|registers[5][4]~q  & ( !\reg_file|registers[4][4]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[6][4]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][4]~q ))))) ) ) )

	.dataa(!\reg_file|registers[6][4]~q ),
	.datab(!\reg_file|registers[7][4]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][4]~q ),
	.dataf(!\reg_file|registers[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~8 .extended_lut = "off";
defparam \reg_file|Mux59~8 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N42
cyclonev_lcell_comb \reg_file|Mux59~5 (
// Equation(s):
// \reg_file|Mux59~5_combout  = ( \reg_file|registers[10][4]~q  & ( \reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][4]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][4]~q ))) ) ) ) # 
// ( !\reg_file|registers[10][4]~q  & ( \reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[9][4]~q )))) # (sinstruction_IFID[17] & (\reg_file|registers[11][4]~q  & ((sinstruction_IFID[16])))) ) ) ) # 
// ( \reg_file|registers[10][4]~q  & ( !\reg_file|registers[8][4]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[9][4]~q  & sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[11][4]~q ))) ) ) ) # 
// ( !\reg_file|registers[10][4]~q  & ( !\reg_file|registers[8][4]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][4]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][4]~q )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[11][4]~q ),
	.datac(!\reg_file|registers[9][4]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][4]~q ),
	.dataf(!\reg_file|registers[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~5 .extended_lut = "off";
defparam \reg_file|Mux59~5 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N27
cyclonev_lcell_comb \reg_file|Mux59~6 (
// Equation(s):
// \reg_file|Mux59~6_combout  = ( \reg_file|registers[2][4]~q  & ( \reg_file|registers[3][4]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][4]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][4]~q ))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|registers[2][4]~q  & ( \reg_file|registers[3][4]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][4]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][4]~q )))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][4]~q  & ( !\reg_file|registers[3][4]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][4]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][4]~q )))) # 
// (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[2][4]~q  & ( !\reg_file|registers[3][4]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][4]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[1][4]~q )))) ) ) )

	.dataa(!\reg_file|registers[1][4]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[0][4]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[2][4]~q ),
	.dataf(!\reg_file|registers[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~6 .extended_lut = "off";
defparam \reg_file|Mux59~6 .lut_mask = 64'h0C443F440C773F77;
defparam \reg_file|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N42
cyclonev_lcell_comb \reg_file|Mux59~7 (
// Equation(s):
// \reg_file|Mux59~7_combout  = ( sinstruction_IFID[16] & ( \reg_file|registers[13][4]~q  & ( (!sinstruction_IFID[17]) # (\reg_file|registers[15][4]~q ) ) ) ) # ( !sinstruction_IFID[16] & ( \reg_file|registers[13][4]~q  & ( (!sinstruction_IFID[17] & 
// (\reg_file|registers[12][4]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[14][4]~q ))) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|registers[13][4]~q  & ( (\reg_file|registers[15][4]~q  & sinstruction_IFID[17]) ) ) ) # ( !sinstruction_IFID[16] 
// & ( !\reg_file|registers[13][4]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][4]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[14][4]~q ))) ) ) )

	.dataa(!\reg_file|registers[12][4]~q ),
	.datab(!\reg_file|registers[15][4]~q ),
	.datac(!\reg_file|registers[14][4]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|registers[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~7 .extended_lut = "off";
defparam \reg_file|Mux59~7 .lut_mask = 64'h550F0033550FFF33;
defparam \reg_file|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N48
cyclonev_lcell_comb \reg_file|Mux59~9 (
// Equation(s):
// \reg_file|Mux59~9_combout  = ( \reg_file|Mux59~6_combout  & ( \reg_file|Mux59~7_combout  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|Mux59~5_combout )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|Mux59~8_combout ))) ) ) ) # ( !\reg_file|Mux59~6_combout  & ( \reg_file|Mux59~7_combout  & ( (!sinstruction_IFID[18] & (((\reg_file|Mux59~5_combout  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|Mux59~8_combout ))) ) ) ) # ( \reg_file|Mux59~6_combout  & ( !\reg_file|Mux59~7_combout  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|Mux59~5_combout )))) # (sinstruction_IFID[18] & (\reg_file|Mux59~8_combout  & 
// ((!sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|Mux59~6_combout  & ( !\reg_file|Mux59~7_combout  & ( (!sinstruction_IFID[18] & (((\reg_file|Mux59~5_combout  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|Mux59~8_combout  & 
// ((!sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|Mux59~8_combout ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|Mux59~5_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux59~6_combout ),
	.dataf(!\reg_file|Mux59~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~9 .extended_lut = "off";
defparam \reg_file|Mux59~9 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N57
cyclonev_lcell_comb \reg_file|Mux59~10 (
// Equation(s):
// \reg_file|Mux59~10_combout  = ( \reg_file|Mux59~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux59~4_combout ) ) ) # ( !\reg_file|Mux59~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux59~4_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux59~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux59~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~10 .extended_lut = "off";
defparam \reg_file|Mux59~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N9
cyclonev_lcell_comb \reg_file|Mux58~2 (
// Equation(s):
// \reg_file|Mux58~2_combout  = ( \reg_file|registers[26][5]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[30][5]~q ) ) ) ) # ( !\reg_file|registers[26][5]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[30][5]~q  & 
// sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[26][5]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][5]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][5]~q )) ) ) ) # ( !\reg_file|registers[26][5]~q  
// & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][5]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][5]~q )) ) ) )

	.dataa(!\reg_file|registers[30][5]~q ),
	.datab(!\reg_file|registers[22][5]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[18][5]~q ),
	.datae(!\reg_file|registers[26][5]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~2 .extended_lut = "off";
defparam \reg_file|Mux58~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \reg_file|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N18
cyclonev_lcell_comb \reg_file|Mux58~0 (
// Equation(s):
// \reg_file|Mux58~0_combout  = ( \reg_file|registers[16][5]~q  & ( \reg_file|registers[24][5]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & (\reg_file|registers[20][5]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[28][5]~q )))) ) ) ) 
// # ( !\reg_file|registers[16][5]~q  & ( \reg_file|registers[24][5]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[20][5]~q  & (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[28][5]~q )))) ) ) ) 
// # ( \reg_file|registers[16][5]~q  & ( !\reg_file|registers[24][5]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|registers[20][5]~q ))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[28][5]~q )))) ) ) 
// ) # ( !\reg_file|registers[16][5]~q  & ( !\reg_file|registers[24][5]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[20][5]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[28][5]~q ))))) ) ) )

	.dataa(!\reg_file|registers[20][5]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[28][5]~q ),
	.datae(!\reg_file|registers[16][5]~q ),
	.dataf(!\reg_file|registers[24][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~0 .extended_lut = "off";
defparam \reg_file|Mux58~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_file|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N21
cyclonev_lcell_comb \reg_file|Mux58~3 (
// Equation(s):
// \reg_file|Mux58~3_combout  = ( \reg_file|registers[27][5]~q  & ( \reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|registers[23][5]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][5]~q ))) ) ) ) 
// # ( !\reg_file|registers[27][5]~q  & ( \reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][5]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[31][5]~q )))) ) ) ) # ( \reg_file|registers[27][5]~q  & ( !\reg_file|registers[19][5]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][5]~q 
// ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][5]~q )))) ) ) ) # ( !\reg_file|registers[27][5]~q  & ( !\reg_file|registers[19][5]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][5]~q ))) # 
// (sinstruction_IFID[19] & (\reg_file|registers[31][5]~q )))) ) ) )

	.dataa(!\reg_file|registers[31][5]~q ),
	.datab(!\reg_file|registers[23][5]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[27][5]~q ),
	.dataf(!\reg_file|registers[19][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~3 .extended_lut = "off";
defparam \reg_file|Mux58~3 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N36
cyclonev_lcell_comb \reg_file|Mux58~1 (
// Equation(s):
// \reg_file|Mux58~1_combout  = ( \reg_file|registers[29][5]~q  & ( \reg_file|registers[21][5]~q  & ( ((!sinstruction_IFID[19] & ((\reg_file|registers[17][5]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][5]~q ))) # (sinstruction_IFID[18]) ) ) ) # 
// ( !\reg_file|registers[29][5]~q  & ( \reg_file|registers[21][5]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[17][5]~q ) # (sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (\reg_file|registers[25][5]~q  & (!sinstruction_IFID[18]))) ) ) ) # 
// ( \reg_file|registers[29][5]~q  & ( !\reg_file|registers[21][5]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18] & \reg_file|registers[17][5]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[25][5]~q ))) ) ) ) 
// # ( !\reg_file|registers[29][5]~q  & ( !\reg_file|registers[21][5]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[17][5]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][5]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[25][5]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[17][5]~q ),
	.datae(!\reg_file|registers[29][5]~q ),
	.dataf(!\reg_file|registers[21][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~1 .extended_lut = "off";
defparam \reg_file|Mux58~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N33
cyclonev_lcell_comb \reg_file|Mux58~4 (
// Equation(s):
// \reg_file|Mux58~4_combout  = ( sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|Mux58~3_combout  ) ) ) # ( !sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|Mux58~1_combout  ) ) ) # ( sinstruction_IFID[17] & ( 
// !sinstruction_IFID[16] & ( \reg_file|Mux58~2_combout  ) ) ) # ( !sinstruction_IFID[17] & ( !sinstruction_IFID[16] & ( \reg_file|Mux58~0_combout  ) ) )

	.dataa(!\reg_file|Mux58~2_combout ),
	.datab(!\reg_file|Mux58~0_combout ),
	.datac(!\reg_file|Mux58~3_combout ),
	.datad(!\reg_file|Mux58~1_combout ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~4 .extended_lut = "off";
defparam \reg_file|Mux58~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \reg_file|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N36
cyclonev_lcell_comb \reg_file|Mux58~8 (
// Equation(s):
// \reg_file|Mux58~8_combout  = ( \reg_file|registers[6][5]~q  & ( \reg_file|registers[7][5]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[4][5]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[5][5]~q )))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|registers[6][5]~q  & ( \reg_file|registers[7][5]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[4][5]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[5][5]~q )))) ) ) ) # ( 
// \reg_file|registers[6][5]~q  & ( !\reg_file|registers[7][5]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[4][5]~q ))) # (sinstruction_IFID[16] & (((\reg_file|registers[5][5]~q  & !sinstruction_IFID[17])))) ) ) ) # ( 
// !\reg_file|registers[6][5]~q  & ( !\reg_file|registers[7][5]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[4][5]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[5][5]~q ))))) ) ) )

	.dataa(!\reg_file|registers[4][5]~q ),
	.datab(!\reg_file|registers[5][5]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[6][5]~q ),
	.dataf(!\reg_file|registers[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~8 .extended_lut = "off";
defparam \reg_file|Mux58~8 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N42
cyclonev_lcell_comb \reg_file|Mux58~7 (
// Equation(s):
// \reg_file|Mux58~7_combout  = ( \reg_file|registers[14][5]~q  & ( \reg_file|registers[12][5]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[13][5]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][5]~q ))) ) ) ) 
// # ( !\reg_file|registers[14][5]~q  & ( \reg_file|registers[12][5]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[13][5]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[15][5]~q )))) ) ) ) # ( \reg_file|registers[14][5]~q  & ( !\reg_file|registers[12][5]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[13][5]~q 
// ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][5]~q )))) ) ) ) # ( !\reg_file|registers[14][5]~q  & ( !\reg_file|registers[12][5]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[13][5]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[15][5]~q )))) ) ) )

	.dataa(!\reg_file|registers[15][5]~q ),
	.datab(!\reg_file|registers[13][5]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[14][5]~q ),
	.dataf(!\reg_file|registers[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~7 .extended_lut = "off";
defparam \reg_file|Mux58~7 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N24
cyclonev_lcell_comb \reg_file|Mux58~6 (
// Equation(s):
// \reg_file|Mux58~6_combout  = ( \reg_file|registers[2][5]~q  & ( \reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][5]~q ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|registers[3][5]~q )))) ) ) ) # ( !\reg_file|registers[2][5]~q  & ( \reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][5]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|registers[3][5]~q )))) ) ) ) # ( \reg_file|registers[2][5]~q  & ( !\reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][5]~q ))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[3][5]~q  & sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[2][5]~q  & ( !\reg_file|registers[1][5]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][5]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[3][5]~q  & sinstruction_IFID[17])))) ) ) )

	.dataa(!\reg_file|registers[0][5]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[3][5]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][5]~q ),
	.dataf(!\reg_file|registers[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~6 .extended_lut = "off";
defparam \reg_file|Mux58~6 .lut_mask = 64'h440344CF770377CF;
defparam \reg_file|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y18_N54
cyclonev_lcell_comb \reg_file|Mux58~5 (
// Equation(s):
// \reg_file|Mux58~5_combout  = ( \reg_file|registers[10][5]~q  & ( \reg_file|registers[11][5]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[8][5]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[9][5]~q ))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|registers[10][5]~q  & ( \reg_file|registers[11][5]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[8][5]~q  & !sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[9][5]~q ))) ) ) ) # ( 
// \reg_file|registers[10][5]~q  & ( !\reg_file|registers[11][5]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[8][5]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[9][5]~q  & ((!sinstruction_IFID[17])))) ) ) ) # ( 
// !\reg_file|registers[10][5]~q  & ( !\reg_file|registers[11][5]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[8][5]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[9][5]~q )))) ) ) )

	.dataa(!\reg_file|registers[9][5]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[8][5]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[10][5]~q ),
	.dataf(!\reg_file|registers[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~5 .extended_lut = "off";
defparam \reg_file|Mux58~5 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_file|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N42
cyclonev_lcell_comb \reg_file|Mux58~9 (
// Equation(s):
// \reg_file|Mux58~9_combout  = ( sinstruction_IFID[18] & ( \reg_file|Mux58~5_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux58~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux58~7_combout ))) ) ) ) # ( !sinstruction_IFID[18] & ( 
// \reg_file|Mux58~5_combout  & ( (\reg_file|Mux58~6_combout ) # (sinstruction_IFID[19]) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|Mux58~5_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux58~8_combout )) # (sinstruction_IFID[19] & 
// ((\reg_file|Mux58~7_combout ))) ) ) ) # ( !sinstruction_IFID[18] & ( !\reg_file|Mux58~5_combout  & ( (!sinstruction_IFID[19] & \reg_file|Mux58~6_combout ) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|Mux58~8_combout ),
	.datac(!\reg_file|Mux58~7_combout ),
	.datad(!\reg_file|Mux58~6_combout ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|Mux58~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~9 .extended_lut = "off";
defparam \reg_file|Mux58~9 .lut_mask = 64'h00AA272755FF2727;
defparam \reg_file|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y14_N12
cyclonev_lcell_comb \reg_file|Mux58~10 (
// Equation(s):
// \reg_file|Mux58~10_combout  = ( \reg_file|Mux58~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux58~4_combout ) ) ) # ( !\reg_file|Mux58~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux58~4_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[20]),
	.datac(!\reg_file|Mux58~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux58~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~10 .extended_lut = "off";
defparam \reg_file|Mux58~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \reg_file|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N0
cyclonev_lcell_comb \reg_file|Mux57~5 (
// Equation(s):
// \reg_file|Mux57~5_combout  = ( \reg_file|registers[10][6]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][6]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][6]~q )) ) ) ) # ( !\reg_file|registers[10][6]~q  & ( 
// sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][6]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][6]~q )) ) ) ) # ( \reg_file|registers[10][6]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[8][6]~q ) ) ) ) # ( !\reg_file|registers[10][6]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[8][6]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[8][6]~q ),
	.datab(!\reg_file|registers[11][6]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[9][6]~q ),
	.datae(!\reg_file|registers[10][6]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~5 .extended_lut = "off";
defparam \reg_file|Mux57~5 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg_file|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N24
cyclonev_lcell_comb \reg_file|Mux57~7 (
// Equation(s):
// \reg_file|Mux57~7_combout  = ( \reg_file|registers[14][6]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][6]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][6]~q ))) ) ) ) # ( !\reg_file|registers[14][6]~q  & 
// ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][6]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][6]~q ))) ) ) ) # ( \reg_file|registers[14][6]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[12][6]~q ) ) ) ) # ( !\reg_file|registers[14][6]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[12][6]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[12][6]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[13][6]~q ),
	.datad(!\reg_file|registers[15][6]~q ),
	.datae(!\reg_file|registers[14][6]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~7 .extended_lut = "off";
defparam \reg_file|Mux57~7 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg_file|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N18
cyclonev_lcell_comb \reg_file|Mux57~6 (
// Equation(s):
// \reg_file|Mux57~6_combout  = ( \reg_file|registers[0][6]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[2][6]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[3][6]~q ))) ) ) ) # ( !\reg_file|registers[0][6]~q  & ( 
// sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[2][6]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[3][6]~q ))) ) ) ) # ( \reg_file|registers[0][6]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # 
// (\reg_file|registers[1][6]~q ) ) ) ) # ( !\reg_file|registers[0][6]~q  & ( !sinstruction_IFID[17] & ( (sinstruction_IFID[16] & \reg_file|registers[1][6]~q ) ) ) )

	.dataa(!\reg_file|registers[2][6]~q ),
	.datab(!\reg_file|registers[3][6]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[1][6]~q ),
	.datae(!\reg_file|registers[0][6]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~6 .extended_lut = "off";
defparam \reg_file|Mux57~6 .lut_mask = 64'h000FF0FF53535353;
defparam \reg_file|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N42
cyclonev_lcell_comb \reg_file|Mux57~8 (
// Equation(s):
// \reg_file|Mux57~8_combout  = ( sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|registers[7][6]~q  ) ) ) # ( !sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|registers[5][6]~q  ) ) ) # ( sinstruction_IFID[17] & ( 
// !sinstruction_IFID[16] & ( \reg_file|registers[6][6]~q  ) ) ) # ( !sinstruction_IFID[17] & ( !sinstruction_IFID[16] & ( \reg_file|registers[4][6]~q  ) ) )

	.dataa(!\reg_file|registers[6][6]~q ),
	.datab(!\reg_file|registers[4][6]~q ),
	.datac(!\reg_file|registers[5][6]~q ),
	.datad(!\reg_file|registers[7][6]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~8 .extended_lut = "off";
defparam \reg_file|Mux57~8 .lut_mask = 64'h333355550F0F00FF;
defparam \reg_file|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N21
cyclonev_lcell_comb \reg_file|Mux57~9 (
// Equation(s):
// \reg_file|Mux57~9_combout  = ( \reg_file|Mux57~8_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19]) # (\reg_file|Mux57~7_combout ) ) ) ) # ( !\reg_file|Mux57~8_combout  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19] & 
// \reg_file|Mux57~7_combout ) ) ) ) # ( \reg_file|Mux57~8_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|Mux57~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux57~5_combout )) ) ) ) # ( !\reg_file|Mux57~8_combout  & ( 
// !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|Mux57~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux57~5_combout )) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|Mux57~5_combout ),
	.datac(!\reg_file|Mux57~7_combout ),
	.datad(!\reg_file|Mux57~6_combout ),
	.datae(!\reg_file|Mux57~8_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~9 .extended_lut = "off";
defparam \reg_file|Mux57~9 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \reg_file|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N12
cyclonev_lcell_comb \reg_file|Mux57~2 (
// Equation(s):
// \reg_file|Mux57~2_combout  = ( \reg_file|registers[26][6]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][6]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][6]~q ))) ) ) ) # ( !\reg_file|registers[26][6]~q  & 
// ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][6]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][6]~q ))) ) ) ) # ( \reg_file|registers[26][6]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[18][6]~q ) # 
// (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[26][6]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & \reg_file|registers[18][6]~q ) ) ) )

	.dataa(!\reg_file|registers[22][6]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[30][6]~q ),
	.datad(!\reg_file|registers[18][6]~q ),
	.datae(!\reg_file|registers[26][6]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~2 .extended_lut = "off";
defparam \reg_file|Mux57~2 .lut_mask = 64'h00CC33FF47474747;
defparam \reg_file|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N12
cyclonev_lcell_comb \reg_file|Mux57~3 (
// Equation(s):
// \reg_file|Mux57~3_combout  = ( \reg_file|registers[27][6]~q  & ( \reg_file|registers[23][6]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[19][6]~q ))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # 
// (\reg_file|registers[31][6]~q )))) ) ) ) # ( !\reg_file|registers[27][6]~q  & ( \reg_file|registers[23][6]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][6]~q  & ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19]) 
// # (\reg_file|registers[31][6]~q )))) ) ) ) # ( \reg_file|registers[27][6]~q  & ( !\reg_file|registers[23][6]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[19][6]~q ))) # (sinstruction_IFID[18] & 
// (((\reg_file|registers[31][6]~q  & sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[27][6]~q  & ( !\reg_file|registers[23][6]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][6]~q  & ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((\reg_file|registers[31][6]~q  & sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[19][6]~q ),
	.datab(!\reg_file|registers[31][6]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[27][6]~q ),
	.dataf(!\reg_file|registers[23][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~3 .extended_lut = "off";
defparam \reg_file|Mux57~3 .lut_mask = 64'h500350F35F035FF3;
defparam \reg_file|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N27
cyclonev_lcell_comb \reg_file|Mux57~0 (
// Equation(s):
// \reg_file|Mux57~0_combout  = ( \reg_file|registers[28][6]~q  & ( \reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|registers[20][6]~q ))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18]) # 
// (\reg_file|registers[24][6]~q )))) ) ) ) # ( !\reg_file|registers[28][6]~q  & ( \reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|registers[20][6]~q ))) # (sinstruction_IFID[19] & 
// (((\reg_file|registers[24][6]~q  & !sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[28][6]~q  & ( !\reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[20][6]~q  & ((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18]) # (\reg_file|registers[24][6]~q )))) ) ) ) # ( !\reg_file|registers[28][6]~q  & ( !\reg_file|registers[16][6]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[20][6]~q  & ((sinstruction_IFID[18])))) # (sinstruction_IFID[19] 
// & (((\reg_file|registers[24][6]~q  & !sinstruction_IFID[18])))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[20][6]~q ),
	.datac(!\reg_file|registers[24][6]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[28][6]~q ),
	.dataf(!\reg_file|registers[16][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~0 .extended_lut = "off";
defparam \reg_file|Mux57~0 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_file|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N0
cyclonev_lcell_comb \reg_file|Mux57~1 (
// Equation(s):
// \reg_file|Mux57~1_combout  = ( \reg_file|registers[29][6]~q  & ( \reg_file|registers[25][6]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[17][6]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][6]~q )))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[29][6]~q  & ( \reg_file|registers[25][6]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[17][6]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][6]~q ))))) # (sinstruction_IFID[19] & 
// (!sinstruction_IFID[18])) ) ) ) # ( \reg_file|registers[29][6]~q  & ( !\reg_file|registers[25][6]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[17][6]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][6]~q ))))) 
// # (sinstruction_IFID[19] & (sinstruction_IFID[18])) ) ) ) # ( !\reg_file|registers[29][6]~q  & ( !\reg_file|registers[25][6]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[17][6]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[21][6]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[17][6]~q ),
	.datad(!\reg_file|registers[21][6]~q ),
	.datae(!\reg_file|registers[29][6]~q ),
	.dataf(!\reg_file|registers[25][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~1 .extended_lut = "off";
defparam \reg_file|Mux57~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N30
cyclonev_lcell_comb \reg_file|Mux57~4 (
// Equation(s):
// \reg_file|Mux57~4_combout  = ( \reg_file|Mux57~0_combout  & ( \reg_file|Mux57~1_combout  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & (\reg_file|Mux57~2_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux57~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux57~0_combout  & ( \reg_file|Mux57~1_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux57~2_combout  & ((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|Mux57~3_combout )))) ) ) ) # ( 
// \reg_file|Mux57~0_combout  & ( !\reg_file|Mux57~1_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|Mux57~2_combout ))) # (sinstruction_IFID[16] & (((\reg_file|Mux57~3_combout  & sinstruction_IFID[17])))) ) ) ) # ( 
// !\reg_file|Mux57~0_combout  & ( !\reg_file|Mux57~1_combout  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|Mux57~2_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux57~3_combout ))))) ) ) )

	.dataa(!\reg_file|Mux57~2_combout ),
	.datab(!\reg_file|Mux57~3_combout ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|Mux57~0_combout ),
	.dataf(!\reg_file|Mux57~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~4 .extended_lut = "off";
defparam \reg_file|Mux57~4 .lut_mask = 64'h0053F0530F53FF53;
defparam \reg_file|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N54
cyclonev_lcell_comb \reg_file|Mux57~10 (
// Equation(s):
// \reg_file|Mux57~10_combout  = ( \reg_file|Mux57~4_combout  & ( (\reg_file|Mux57~9_combout ) # (sinstruction_IFID[20]) ) ) # ( !\reg_file|Mux57~4_combout  & ( (!sinstruction_IFID[20] & \reg_file|Mux57~9_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux57~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~10 .extended_lut = "off";
defparam \reg_file|Mux57~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_file|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N18
cyclonev_lcell_comb \reg_file|Mux56~1 (
// Equation(s):
// \reg_file|Mux56~1_combout  = ( \reg_file|registers[29][7]~q  & ( \reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[21][7]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # 
// (\reg_file|registers[25][7]~q ))) ) ) ) # ( !\reg_file|registers[29][7]~q  & ( \reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[21][7]~q )))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[25][7]~q  & ((!sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[29][7]~q  & ( !\reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[21][7]~q  & sinstruction_IFID[18])))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18])) # (\reg_file|registers[25][7]~q ))) ) ) ) # ( !\reg_file|registers[29][7]~q  & ( !\reg_file|registers[17][7]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[21][7]~q  & sinstruction_IFID[18])))) # (sinstruction_IFID[19] 
// & (\reg_file|registers[25][7]~q  & ((!sinstruction_IFID[18])))) ) ) )

	.dataa(!\reg_file|registers[25][7]~q ),
	.datab(!\reg_file|registers[21][7]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[29][7]~q ),
	.dataf(!\reg_file|registers[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~1 .extended_lut = "off";
defparam \reg_file|Mux56~1 .lut_mask = 64'h0530053FF530F53F;
defparam \reg_file|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N12
cyclonev_lcell_comb \reg_file|Mux56~2 (
// Equation(s):
// \reg_file|Mux56~2_combout  = ( \reg_file|registers[26][7]~q  & ( \reg_file|registers[22][7]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[18][7]~q )))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|registers[30][7]~q ))) ) ) ) # ( !\reg_file|registers[26][7]~q  & ( \reg_file|registers[22][7]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[18][7]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) 
// # (\reg_file|registers[30][7]~q ))) ) ) ) # ( \reg_file|registers[26][7]~q  & ( !\reg_file|registers[22][7]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[18][7]~q )))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[30][7]~q  & ((sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[26][7]~q  & ( !\reg_file|registers[22][7]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[18][7]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[30][7]~q  & ((sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[30][7]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[18][7]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][7]~q ),
	.dataf(!\reg_file|registers[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~2 .extended_lut = "off";
defparam \reg_file|Mux56~2 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_file|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N24
cyclonev_lcell_comb \reg_file|Mux56~0 (
// Equation(s):
// \reg_file|Mux56~0_combout  = ( \reg_file|registers[28][7]~q  & ( \reg_file|registers[24][7]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[16][7]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][7]~q )))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[28][7]~q  & ( \reg_file|registers[24][7]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[16][7]~q )) # (sinstruction_IFID[19]))) # (sinstruction_IFID[18] & (!sinstruction_IFID[19] & ((\reg_file|registers[20][7]~q )))) ) ) ) 
// # ( \reg_file|registers[28][7]~q  & ( !\reg_file|registers[24][7]~q  & ( (!sinstruction_IFID[18] & (!sinstruction_IFID[19] & (\reg_file|registers[16][7]~q ))) # (sinstruction_IFID[18] & (((\reg_file|registers[20][7]~q )) # (sinstruction_IFID[19]))) ) ) ) 
// # ( !\reg_file|registers[28][7]~q  & ( !\reg_file|registers[24][7]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[16][7]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][7]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[16][7]~q ),
	.datad(!\reg_file|registers[20][7]~q ),
	.datae(!\reg_file|registers[28][7]~q ),
	.dataf(!\reg_file|registers[24][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~0 .extended_lut = "off";
defparam \reg_file|Mux56~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_file|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y15_N30
cyclonev_lcell_comb \reg_file|Mux56~3 (
// Equation(s):
// \reg_file|Mux56~3_combout  = ( \reg_file|registers[27][7]~q  & ( \reg_file|registers[31][7]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[19][7]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][7]~q ))) # (sinstruction_IFID[19]) ) ) ) # 
// ( !\reg_file|registers[27][7]~q  & ( \reg_file|registers[31][7]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[19][7]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[23][7]~q ))) ) ) ) 
// # ( \reg_file|registers[27][7]~q  & ( !\reg_file|registers[31][7]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][7]~q ) # (sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|registers[23][7]~q  & (!sinstruction_IFID[19]))) ) ) ) 
// # ( !\reg_file|registers[27][7]~q  & ( !\reg_file|registers[31][7]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][7]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][7]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[23][7]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[19][7]~q ),
	.datae(!\reg_file|registers[27][7]~q ),
	.dataf(!\reg_file|registers[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~3 .extended_lut = "off";
defparam \reg_file|Mux56~3 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_file|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N36
cyclonev_lcell_comb \reg_file|Mux56~4 (
// Equation(s):
// \reg_file|Mux56~4_combout  = ( sinstruction_IFID[17] & ( \reg_file|Mux56~3_combout  & ( (sinstruction_IFID[16]) # (\reg_file|Mux56~2_combout ) ) ) ) # ( !sinstruction_IFID[17] & ( \reg_file|Mux56~3_combout  & ( (!sinstruction_IFID[16] & 
// ((\reg_file|Mux56~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux56~1_combout )) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|Mux56~3_combout  & ( (\reg_file|Mux56~2_combout  & !sinstruction_IFID[16]) ) ) ) # ( !sinstruction_IFID[17] & ( 
// !\reg_file|Mux56~3_combout  & ( (!sinstruction_IFID[16] & ((\reg_file|Mux56~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux56~1_combout )) ) ) )

	.dataa(!\reg_file|Mux56~1_combout ),
	.datab(!\reg_file|Mux56~2_combout ),
	.datac(!\reg_file|Mux56~0_combout ),
	.datad(!sinstruction_IFID[16]),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|Mux56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~4 .extended_lut = "off";
defparam \reg_file|Mux56~4 .lut_mask = 64'h0F5533000F5533FF;
defparam \reg_file|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N30
cyclonev_lcell_comb \reg_file|Mux56~6 (
// Equation(s):
// \reg_file|Mux56~6_combout  = ( \reg_file|registers[2][7]~q  & ( \reg_file|registers[1][7]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][7]~q ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|registers[3][7]~q )))) ) ) ) # ( !\reg_file|registers[2][7]~q  & ( \reg_file|registers[1][7]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][7]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|registers[3][7]~q )))) ) ) ) # ( \reg_file|registers[2][7]~q  & ( !\reg_file|registers[1][7]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][7]~q ))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[3][7]~q  & sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[2][7]~q  & ( !\reg_file|registers[1][7]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][7]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[3][7]~q  & sinstruction_IFID[17])))) ) ) )

	.dataa(!\reg_file|registers[0][7]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[3][7]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][7]~q ),
	.dataf(!\reg_file|registers[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~6 .extended_lut = "off";
defparam \reg_file|Mux56~6 .lut_mask = 64'h440344CF770377CF;
defparam \reg_file|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N24
cyclonev_lcell_comb \reg_file|Mux56~5 (
// Equation(s):
// \reg_file|Mux56~5_combout  = ( sinstruction_IFID[17] & ( \reg_file|registers[8][7]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[10][7]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[11][7]~q )) ) ) ) # ( !sinstruction_IFID[17] & ( 
// \reg_file|registers[8][7]~q  & ( (!sinstruction_IFID[16]) # (\reg_file|registers[9][7]~q ) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|registers[8][7]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[10][7]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[11][7]~q )) ) ) ) # ( !sinstruction_IFID[17] & ( !\reg_file|registers[8][7]~q  & ( (\reg_file|registers[9][7]~q  & sinstruction_IFID[16]) ) ) )

	.dataa(!\reg_file|registers[9][7]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[11][7]~q ),
	.datad(!\reg_file|registers[10][7]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|registers[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~5 .extended_lut = "off";
defparam \reg_file|Mux56~5 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg_file|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N24
cyclonev_lcell_comb \reg_file|Mux56~8 (
// Equation(s):
// \reg_file|Mux56~8_combout  = ( \reg_file|registers[6][7]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[7][7]~q ) ) ) ) # ( !\reg_file|registers[6][7]~q  & ( sinstruction_IFID[17] & ( (sinstruction_IFID[16] & 
// \reg_file|registers[7][7]~q ) ) ) ) # ( \reg_file|registers[6][7]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[4][7]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[5][7]~q )) ) ) ) # ( 
// !\reg_file|registers[6][7]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[4][7]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[5][7]~q )) ) ) )

	.dataa(!\reg_file|registers[5][7]~q ),
	.datab(!\reg_file|registers[4][7]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[7][7]~q ),
	.datae(!\reg_file|registers[6][7]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~8 .extended_lut = "off";
defparam \reg_file|Mux56~8 .lut_mask = 64'h35353535000FF0FF;
defparam \reg_file|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N12
cyclonev_lcell_comb \reg_file|Mux56~7 (
// Equation(s):
// \reg_file|Mux56~7_combout  = ( \reg_file|registers[13][7]~q  & ( \reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & ((\reg_file|registers[14][7]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[15][7]~q ))) ) ) ) 
// # ( !\reg_file|registers[13][7]~q  & ( \reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[14][7]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[15][7]~q )))) ) ) ) # ( \reg_file|registers[13][7]~q  & ( !\reg_file|registers[12][7]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[14][7]~q 
// ))) # (sinstruction_IFID[16] & (\reg_file|registers[15][7]~q )))) ) ) ) # ( !\reg_file|registers[13][7]~q  & ( !\reg_file|registers[12][7]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[14][7]~q ))) # 
// (sinstruction_IFID[16] & (\reg_file|registers[15][7]~q )))) ) ) )

	.dataa(!\reg_file|registers[15][7]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[14][7]~q ),
	.datae(!\reg_file|registers[13][7]~q ),
	.dataf(!\reg_file|registers[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~7 .extended_lut = "off";
defparam \reg_file|Mux56~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N21
cyclonev_lcell_comb \reg_file|Mux56~9 (
// Equation(s):
// \reg_file|Mux56~9_combout  = ( sinstruction_IFID[18] & ( sinstruction_IFID[19] & ( \reg_file|Mux56~7_combout  ) ) ) # ( !sinstruction_IFID[18] & ( sinstruction_IFID[19] & ( \reg_file|Mux56~5_combout  ) ) ) # ( sinstruction_IFID[18] & ( 
// !sinstruction_IFID[19] & ( \reg_file|Mux56~8_combout  ) ) ) # ( !sinstruction_IFID[18] & ( !sinstruction_IFID[19] & ( \reg_file|Mux56~6_combout  ) ) )

	.dataa(!\reg_file|Mux56~6_combout ),
	.datab(!\reg_file|Mux56~5_combout ),
	.datac(!\reg_file|Mux56~8_combout ),
	.datad(!\reg_file|Mux56~7_combout ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~9 .extended_lut = "off";
defparam \reg_file|Mux56~9 .lut_mask = 64'h55550F0F333300FF;
defparam \reg_file|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N33
cyclonev_lcell_comb \reg_file|Mux56~10 (
// Equation(s):
// \reg_file|Mux56~10_combout  = ( \reg_file|Mux56~9_combout  & ( sinstruction_IFID[20] & ( \reg_file|Mux56~4_combout  ) ) ) # ( !\reg_file|Mux56~9_combout  & ( sinstruction_IFID[20] & ( \reg_file|Mux56~4_combout  ) ) ) # ( \reg_file|Mux56~9_combout  & ( 
// !sinstruction_IFID[20] ) )

	.dataa(!\reg_file|Mux56~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux56~9_combout ),
	.dataf(!sinstruction_IFID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~10 .extended_lut = "off";
defparam \reg_file|Mux56~10 .lut_mask = 64'h0000FFFF55555555;
defparam \reg_file|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N54
cyclonev_lcell_comb \reg_file|Mux55~3 (
// Equation(s):
// \reg_file|Mux55~3_combout  = ( \reg_file|registers[27][8]~q  & ( \reg_file|registers[19][8]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & (\reg_file|registers[23][8]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[31][8]~q )))) ) ) ) 
// # ( !\reg_file|registers[27][8]~q  & ( \reg_file|registers[19][8]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # ((\reg_file|registers[23][8]~q )))) # (sinstruction_IFID[19] & (sinstruction_IFID[18] & ((\reg_file|registers[31][8]~q )))) ) ) 
// ) # ( \reg_file|registers[27][8]~q  & ( !\reg_file|registers[19][8]~q  & ( (!sinstruction_IFID[19] & (sinstruction_IFID[18] & (\reg_file|registers[23][8]~q ))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # ((\reg_file|registers[31][8]~q )))) ) ) 
// ) # ( !\reg_file|registers[27][8]~q  & ( !\reg_file|registers[19][8]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[23][8]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[31][8]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[23][8]~q ),
	.datad(!\reg_file|registers[31][8]~q ),
	.datae(!\reg_file|registers[27][8]~q ),
	.dataf(!\reg_file|registers[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~3 .extended_lut = "off";
defparam \reg_file|Mux55~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N36
cyclonev_lcell_comb \reg_file|Mux55~2 (
// Equation(s):
// \reg_file|Mux55~2_combout  = ( \reg_file|registers[26][8]~q  & ( \reg_file|registers[22][8]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[18][8]~q )) # (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # 
// ((\reg_file|registers[30][8]~q )))) ) ) ) # ( !\reg_file|registers[26][8]~q  & ( \reg_file|registers[22][8]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[18][8]~q )) # (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (sinstruction_IFID[18] & 
// ((\reg_file|registers[30][8]~q )))) ) ) ) # ( \reg_file|registers[26][8]~q  & ( !\reg_file|registers[22][8]~q  & ( (!sinstruction_IFID[19] & (!sinstruction_IFID[18] & (\reg_file|registers[18][8]~q ))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # 
// ((\reg_file|registers[30][8]~q )))) ) ) ) # ( !\reg_file|registers[26][8]~q  & ( !\reg_file|registers[22][8]~q  & ( (!sinstruction_IFID[19] & (!sinstruction_IFID[18] & (\reg_file|registers[18][8]~q ))) # (sinstruction_IFID[19] & (sinstruction_IFID[18] & 
// ((\reg_file|registers[30][8]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[18][8]~q ),
	.datad(!\reg_file|registers[30][8]~q ),
	.datae(!\reg_file|registers[26][8]~q ),
	.dataf(!\reg_file|registers[22][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~2 .extended_lut = "off";
defparam \reg_file|Mux55~2 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N30
cyclonev_lcell_comb \reg_file|Mux55~1 (
// Equation(s):
// \reg_file|Mux55~1_combout  = ( \reg_file|registers[29][8]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][8]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[29][8]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[21][8]~q ) ) ) ) # ( \reg_file|registers[29][8]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][8]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][8]~q ))) ) ) ) # ( 
// !\reg_file|registers[29][8]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][8]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][8]~q ))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[17][8]~q ),
	.datac(!\reg_file|registers[25][8]~q ),
	.datad(!\reg_file|registers[21][8]~q ),
	.datae(!\reg_file|registers[29][8]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~1 .extended_lut = "off";
defparam \reg_file|Mux55~1 .lut_mask = 64'h2727272700AA55FF;
defparam \reg_file|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N30
cyclonev_lcell_comb \reg_file|Mux55~0 (
// Equation(s):
// \reg_file|Mux55~0_combout  = ( \reg_file|registers[28][8]~q  & ( \reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[24][8]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[20][8]~q ))) ) ) ) # ( !\reg_file|registers[28][8]~q  & ( \reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[24][8]~q )))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[20][8]~q  & ((!sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[28][8]~q  & ( !\reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[24][8]~q  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19])) # (\reg_file|registers[20][8]~q ))) ) ) ) # ( !\reg_file|registers[28][8]~q  & ( !\reg_file|registers[16][8]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[24][8]~q  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] 
// & (\reg_file|registers[20][8]~q  & ((!sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[20][8]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[24][8]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[28][8]~q ),
	.dataf(!\reg_file|registers[16][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~0 .extended_lut = "off";
defparam \reg_file|Mux55~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N18
cyclonev_lcell_comb \reg_file|Mux55~4 (
// Equation(s):
// \reg_file|Mux55~4_combout  = ( \reg_file|Mux55~0_combout  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|Mux55~1_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux55~3_combout )) ) ) ) # ( !\reg_file|Mux55~0_combout  & ( 
// sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|Mux55~1_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux55~3_combout )) ) ) ) # ( \reg_file|Mux55~0_combout  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # 
// (\reg_file|Mux55~2_combout ) ) ) ) # ( !\reg_file|Mux55~0_combout  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17] & \reg_file|Mux55~2_combout ) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|Mux55~3_combout ),
	.datac(!\reg_file|Mux55~2_combout ),
	.datad(!\reg_file|Mux55~1_combout ),
	.datae(!\reg_file|Mux55~0_combout ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~4 .extended_lut = "off";
defparam \reg_file|Mux55~4 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \reg_file|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N45
cyclonev_lcell_comb \reg_file|Mux55~8 (
// Equation(s):
// \reg_file|Mux55~8_combout  = ( \reg_file|registers[5][8]~q  & ( \reg_file|registers[4][8]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & ((\reg_file|registers[6][8]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][8]~q ))) ) ) ) # ( 
// !\reg_file|registers[5][8]~q  & ( \reg_file|registers[4][8]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|registers[6][8]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[7][8]~q  & ((sinstruction_IFID[17])))) ) ) ) # ( 
// \reg_file|registers[5][8]~q  & ( !\reg_file|registers[4][8]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[6][8]~q  & sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|registers[7][8]~q ))) ) ) ) # ( 
// !\reg_file|registers[5][8]~q  & ( !\reg_file|registers[4][8]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[6][8]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][8]~q )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[7][8]~q ),
	.datac(!\reg_file|registers[6][8]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][8]~q ),
	.dataf(!\reg_file|registers[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~8 .extended_lut = "off";
defparam \reg_file|Mux55~8 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N30
cyclonev_lcell_comb \reg_file|Mux55~7 (
// Equation(s):
// \reg_file|Mux55~7_combout  = ( \reg_file|registers[14][8]~q  & ( \reg_file|registers[12][8]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[13][8]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][8]~q ))) ) ) ) 
// # ( !\reg_file|registers[14][8]~q  & ( \reg_file|registers[12][8]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[13][8]~q )))) # (sinstruction_IFID[17] & (\reg_file|registers[15][8]~q  & ((sinstruction_IFID[16])))) ) ) 
// ) # ( \reg_file|registers[14][8]~q  & ( !\reg_file|registers[12][8]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[13][8]~q  & sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[15][8]~q ))) ) 
// ) ) # ( !\reg_file|registers[14][8]~q  & ( !\reg_file|registers[12][8]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[13][8]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][8]~q )))) ) ) )

	.dataa(!\reg_file|registers[15][8]~q ),
	.datab(!\reg_file|registers[13][8]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][8]~q ),
	.dataf(!\reg_file|registers[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~7 .extended_lut = "off";
defparam \reg_file|Mux55~7 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N6
cyclonev_lcell_comb \reg_file|Mux55~6 (
// Equation(s):
// \reg_file|Mux55~6_combout  = ( \reg_file|registers[3][8]~q  & ( \reg_file|registers[2][8]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[0][8]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][8]~q )))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|registers[3][8]~q  & ( \reg_file|registers[2][8]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][8]~q ))) # (sinstruction_IFID[16] & (((\reg_file|registers[1][8]~q  & !sinstruction_IFID[17])))) ) ) ) # ( 
// \reg_file|registers[3][8]~q  & ( !\reg_file|registers[2][8]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][8]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[1][8]~q )))) ) ) ) # ( 
// !\reg_file|registers[3][8]~q  & ( !\reg_file|registers[2][8]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][8]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][8]~q ))))) ) ) )

	.dataa(!\reg_file|registers[0][8]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[1][8]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[3][8]~q ),
	.dataf(!\reg_file|registers[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~6 .extended_lut = "off";
defparam \reg_file|Mux55~6 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_file|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N48
cyclonev_lcell_comb \reg_file|Mux55~5 (
// Equation(s):
// \reg_file|Mux55~5_combout  = ( \reg_file|registers[10][8]~q  & ( \reg_file|registers[8][8]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][8]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][8]~q ))) ) ) ) # 
// ( !\reg_file|registers[10][8]~q  & ( \reg_file|registers[8][8]~q  & ( (!sinstruction_IFID[16] & (!sinstruction_IFID[17])) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][8]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][8]~q )))) ) ) ) # ( \reg_file|registers[10][8]~q  & ( !\reg_file|registers[8][8]~q  & ( (!sinstruction_IFID[16] & (sinstruction_IFID[17])) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][8]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[11][8]~q )))) ) ) ) # ( !\reg_file|registers[10][8]~q  & ( !\reg_file|registers[8][8]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][8]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][8]~q )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[11][8]~q ),
	.datad(!\reg_file|registers[9][8]~q ),
	.datae(!\reg_file|registers[10][8]~q ),
	.dataf(!\reg_file|registers[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~5 .extended_lut = "off";
defparam \reg_file|Mux55~5 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N33
cyclonev_lcell_comb \reg_file|Mux55~9 (
// Equation(s):
// \reg_file|Mux55~9_combout  = ( \reg_file|Mux55~6_combout  & ( \reg_file|Mux55~5_combout  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & (\reg_file|Mux55~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux55~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux55~6_combout  & ( \reg_file|Mux55~5_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux55~8_combout  & (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|Mux55~7_combout )))) ) ) ) # ( 
// \reg_file|Mux55~6_combout  & ( !\reg_file|Mux55~5_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|Mux55~8_combout ))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|Mux55~7_combout )))) ) ) ) # ( 
// !\reg_file|Mux55~6_combout  & ( !\reg_file|Mux55~5_combout  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|Mux55~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux55~7_combout ))))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|Mux55~8_combout ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|Mux55~7_combout ),
	.datae(!\reg_file|Mux55~6_combout ),
	.dataf(!\reg_file|Mux55~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~9 .extended_lut = "off";
defparam \reg_file|Mux55~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg_file|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N36
cyclonev_lcell_comb \reg_file|Mux55~10 (
// Equation(s):
// \reg_file|Mux55~10_combout  = ( \reg_file|Mux55~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux55~4_combout ) ) ) # ( !\reg_file|Mux55~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux55~4_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux55~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux55~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~10 .extended_lut = "off";
defparam \reg_file|Mux55~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N57
cyclonev_lcell_comb \reg_file|Mux54~3 (
// Equation(s):
// \reg_file|Mux54~3_combout  = ( \reg_file|registers[27][9]~q  & ( \reg_file|registers[23][9]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[19][9]~q ))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # 
// (\reg_file|registers[31][9]~q )))) ) ) ) # ( !\reg_file|registers[27][9]~q  & ( \reg_file|registers[23][9]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][9]~q  & (!sinstruction_IFID[19]))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # 
// (\reg_file|registers[31][9]~q )))) ) ) ) # ( \reg_file|registers[27][9]~q  & ( !\reg_file|registers[23][9]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[19][9]~q ))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19] 
// & \reg_file|registers[31][9]~q )))) ) ) ) # ( !\reg_file|registers[27][9]~q  & ( !\reg_file|registers[23][9]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][9]~q  & (!sinstruction_IFID[19]))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19] & 
// \reg_file|registers[31][9]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[19][9]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[31][9]~q ),
	.datae(!\reg_file|registers[27][9]~q ),
	.dataf(!\reg_file|registers[23][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~3 .extended_lut = "off";
defparam \reg_file|Mux54~3 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_file|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N42
cyclonev_lcell_comb \reg_file|Mux54~1 (
// Equation(s):
// \reg_file|Mux54~1_combout  = ( \reg_file|registers[29][9]~q  & ( \reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[25][9]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[21][9]~q ))) ) ) ) # ( !\reg_file|registers[29][9]~q  & ( \reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|registers[25][9]~q )))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[21][9]~q  & ((!sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[29][9]~q  & ( !\reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[25][9]~q  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19])) # (\reg_file|registers[21][9]~q ))) ) ) ) # ( !\reg_file|registers[29][9]~q  & ( !\reg_file|registers[17][9]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[25][9]~q  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] 
// & (\reg_file|registers[21][9]~q  & ((!sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[21][9]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[25][9]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[29][9]~q ),
	.dataf(!\reg_file|registers[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~1 .extended_lut = "off";
defparam \reg_file|Mux54~1 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N42
cyclonev_lcell_comb \reg_file|Mux54~2 (
// Equation(s):
// \reg_file|Mux54~2_combout  = ( \reg_file|registers[26][9]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][9]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][9]~q ))) ) ) ) # ( !\reg_file|registers[26][9]~q  & 
// ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][9]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][9]~q ))) ) ) ) # ( \reg_file|registers[26][9]~q  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # 
// (\reg_file|registers[18][9]~q ) ) ) ) # ( !\reg_file|registers[26][9]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[18][9]~q  & !sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|registers[18][9]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[22][9]~q ),
	.datad(!\reg_file|registers[30][9]~q ),
	.datae(!\reg_file|registers[26][9]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~2 .extended_lut = "off";
defparam \reg_file|Mux54~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg_file|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N36
cyclonev_lcell_comb \reg_file|Mux54~0 (
// Equation(s):
// \reg_file|Mux54~0_combout  = ( sinstruction_IFID[18] & ( sinstruction_IFID[19] & ( \reg_file|registers[28][9]~q  ) ) ) # ( !sinstruction_IFID[18] & ( sinstruction_IFID[19] & ( \reg_file|registers[24][9]~q  ) ) ) # ( sinstruction_IFID[18] & ( 
// !sinstruction_IFID[19] & ( \reg_file|registers[20][9]~q  ) ) ) # ( !sinstruction_IFID[18] & ( !sinstruction_IFID[19] & ( \reg_file|registers[16][9]~q  ) ) )

	.dataa(!\reg_file|registers[24][9]~q ),
	.datab(!\reg_file|registers[20][9]~q ),
	.datac(!\reg_file|registers[28][9]~q ),
	.datad(!\reg_file|registers[16][9]~q ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~0 .extended_lut = "off";
defparam \reg_file|Mux54~0 .lut_mask = 64'h00FF333355550F0F;
defparam \reg_file|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N18
cyclonev_lcell_comb \reg_file|Mux54~4 (
// Equation(s):
// \reg_file|Mux54~4_combout  = ( \reg_file|Mux54~2_combout  & ( \reg_file|Mux54~0_combout  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|Mux54~1_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux54~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux54~2_combout  & ( \reg_file|Mux54~0_combout  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|Mux54~1_combout )))) # (sinstruction_IFID[17] & (\reg_file|Mux54~3_combout  & ((sinstruction_IFID[16])))) ) ) ) # ( 
// \reg_file|Mux54~2_combout  & ( !\reg_file|Mux54~0_combout  & ( (!sinstruction_IFID[17] & (((\reg_file|Mux54~1_combout  & sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|Mux54~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux54~2_combout  & ( !\reg_file|Mux54~0_combout  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux54~1_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux54~3_combout )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|Mux54~3_combout ),
	.datac(!\reg_file|Mux54~1_combout ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|Mux54~2_combout ),
	.dataf(!\reg_file|Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~4 .extended_lut = "off";
defparam \reg_file|Mux54~4 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N0
cyclonev_lcell_comb \reg_file|Mux54~7 (
// Equation(s):
// \reg_file|Mux54~7_combout  = ( \reg_file|registers[14][9]~q  & ( \reg_file|registers[15][9]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[12][9]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][9]~q )))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[14][9]~q  & ( \reg_file|registers[15][9]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][9]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][9]~q ))))) # (sinstruction_IFID[17] & 
// (sinstruction_IFID[16])) ) ) ) # ( \reg_file|registers[14][9]~q  & ( !\reg_file|registers[15][9]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][9]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][9]~q ))))) # 
// (sinstruction_IFID[17] & (!sinstruction_IFID[16])) ) ) ) # ( !\reg_file|registers[14][9]~q  & ( !\reg_file|registers[15][9]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][9]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[13][9]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[12][9]~q ),
	.datad(!\reg_file|registers[13][9]~q ),
	.datae(!\reg_file|registers[14][9]~q ),
	.dataf(!\reg_file|registers[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~7 .extended_lut = "off";
defparam \reg_file|Mux54~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y20_N6
cyclonev_lcell_comb \reg_file|Mux54~8 (
// Equation(s):
// \reg_file|Mux54~8_combout  = ( \reg_file|registers[5][9]~q  & ( \reg_file|registers[4][9]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & (\reg_file|registers[6][9]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][9]~q )))) ) ) ) # ( 
// !\reg_file|registers[5][9]~q  & ( \reg_file|registers[4][9]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[6][9]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[7][9]~q ))))) ) ) ) # ( \reg_file|registers[5][9]~q  & ( !\reg_file|registers[4][9]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[6][9]~q )) # 
// (sinstruction_IFID[16] & ((\reg_file|registers[7][9]~q ))))) ) ) ) # ( !\reg_file|registers[5][9]~q  & ( !\reg_file|registers[4][9]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[6][9]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[7][9]~q ))))) ) ) )

	.dataa(!\reg_file|registers[6][9]~q ),
	.datab(!\reg_file|registers[7][9]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[5][9]~q ),
	.dataf(!\reg_file|registers[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~8 .extended_lut = "off";
defparam \reg_file|Mux54~8 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_file|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N6
cyclonev_lcell_comb \reg_file|Mux54~5 (
// Equation(s):
// \reg_file|Mux54~5_combout  = ( \reg_file|registers[10][9]~q  & ( \reg_file|registers[9][9]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[8][9]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16]) # 
// ((\reg_file|registers[11][9]~q )))) ) ) ) # ( !\reg_file|registers[10][9]~q  & ( \reg_file|registers[9][9]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[8][9]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (sinstruction_IFID[16] & 
// (\reg_file|registers[11][9]~q ))) ) ) ) # ( \reg_file|registers[10][9]~q  & ( !\reg_file|registers[9][9]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & ((\reg_file|registers[8][9]~q )))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16]) # 
// ((\reg_file|registers[11][9]~q )))) ) ) ) # ( !\reg_file|registers[10][9]~q  & ( !\reg_file|registers[9][9]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & ((\reg_file|registers[8][9]~q )))) # (sinstruction_IFID[17] & (sinstruction_IFID[16] & 
// (\reg_file|registers[11][9]~q ))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[11][9]~q ),
	.datad(!\reg_file|registers[8][9]~q ),
	.datae(!\reg_file|registers[10][9]~q ),
	.dataf(!\reg_file|registers[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~5 .extended_lut = "off";
defparam \reg_file|Mux54~5 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N30
cyclonev_lcell_comb \reg_file|Mux54~6 (
// Equation(s):
// \reg_file|Mux54~6_combout  = ( \reg_file|registers[3][9]~q  & ( \reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|registers[2][9]~q ))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17]) # 
// (\reg_file|registers[1][9]~q )))) ) ) ) # ( !\reg_file|registers[3][9]~q  & ( \reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|registers[2][9]~q ))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[1][9]~q  & !sinstruction_IFID[17])))) ) ) ) # ( \reg_file|registers[3][9]~q  & ( !\reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[2][9]~q  & ((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((sinstruction_IFID[17]) # (\reg_file|registers[1][9]~q )))) ) ) ) # ( !\reg_file|registers[3][9]~q  & ( !\reg_file|registers[0][9]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[2][9]~q  & ((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[1][9]~q  & !sinstruction_IFID[17])))) ) ) )

	.dataa(!\reg_file|registers[2][9]~q ),
	.datab(!\reg_file|registers[1][9]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[3][9]~q ),
	.dataf(!\reg_file|registers[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~6 .extended_lut = "off";
defparam \reg_file|Mux54~6 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N21
cyclonev_lcell_comb \reg_file|Mux54~9 (
// Equation(s):
// \reg_file|Mux54~9_combout  = ( \reg_file|Mux54~6_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|Mux54~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux54~7_combout )) ) ) ) # ( !\reg_file|Mux54~6_combout  & ( 
// sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|Mux54~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux54~7_combout )) ) ) ) # ( \reg_file|Mux54~6_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19]) # 
// (\reg_file|Mux54~5_combout ) ) ) ) # ( !\reg_file|Mux54~6_combout  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19] & \reg_file|Mux54~5_combout ) ) ) )

	.dataa(!\reg_file|Mux54~7_combout ),
	.datab(!\reg_file|Mux54~8_combout ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|Mux54~5_combout ),
	.datae(!\reg_file|Mux54~6_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~9 .extended_lut = "off";
defparam \reg_file|Mux54~9 .lut_mask = 64'h000FF0FF35353535;
defparam \reg_file|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N12
cyclonev_lcell_comb \reg_file|Mux54~10 (
// Equation(s):
// \reg_file|Mux54~10_combout  = ( \reg_file|Mux54~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux54~4_combout ) ) ) # ( !\reg_file|Mux54~9_combout  & ( (\reg_file|Mux54~4_combout  & sinstruction_IFID[20]) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux54~4_combout ),
	.datac(!sinstruction_IFID[20]),
	.datad(gnd),
	.datae(!\reg_file|Mux54~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~10 .extended_lut = "off";
defparam \reg_file|Mux54~10 .lut_mask = 64'h0303F3F30303F3F3;
defparam \reg_file|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N42
cyclonev_lcell_comb \reg_file|Mux53~5 (
// Equation(s):
// \reg_file|Mux53~5_combout  = ( \reg_file|registers[10][10]~q  & ( \reg_file|registers[8][10]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][10]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][10]~q ))) ) ) 
// ) # ( !\reg_file|registers[10][10]~q  & ( \reg_file|registers[8][10]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][10]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][10]~q )))) ) ) ) # ( \reg_file|registers[10][10]~q  & ( !\reg_file|registers[8][10]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][10]~q 
// ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][10]~q )))) ) ) ) # ( !\reg_file|registers[10][10]~q  & ( !\reg_file|registers[8][10]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][10]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[11][10]~q )))) ) ) )

	.dataa(!\reg_file|registers[11][10]~q ),
	.datab(!\reg_file|registers[9][10]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[10][10]~q ),
	.dataf(!\reg_file|registers[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~5 .extended_lut = "off";
defparam \reg_file|Mux53~5 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N0
cyclonev_lcell_comb \reg_file|Mux53~8 (
// Equation(s):
// \reg_file|Mux53~8_combout  = ( sinstruction_IFID[17] & ( \reg_file|registers[5][10]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][10]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][10]~q ))) ) ) ) # ( !sinstruction_IFID[17] & ( 
// \reg_file|registers[5][10]~q  & ( (sinstruction_IFID[16]) # (\reg_file|registers[4][10]~q ) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|registers[5][10]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][10]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[7][10]~q ))) ) ) ) # ( !sinstruction_IFID[17] & ( !\reg_file|registers[5][10]~q  & ( (\reg_file|registers[4][10]~q  & !sinstruction_IFID[16]) ) ) )

	.dataa(!\reg_file|registers[4][10]~q ),
	.datab(!\reg_file|registers[6][10]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[7][10]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|registers[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~8 .extended_lut = "off";
defparam \reg_file|Mux53~8 .lut_mask = 64'h5050303F5F5F303F;
defparam \reg_file|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N36
cyclonev_lcell_comb \reg_file|Mux53~7 (
// Equation(s):
// \reg_file|Mux53~7_combout  = ( \reg_file|registers[14][10]~q  & ( \reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[12][10]~q ))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # 
// (\reg_file|registers[15][10]~q )))) ) ) ) # ( !\reg_file|registers[14][10]~q  & ( \reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[12][10]~q ))) # (sinstruction_IFID[17] & 
// (((\reg_file|registers[15][10]~q  & sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[14][10]~q  & ( !\reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][10]~q  & ((!sinstruction_IFID[16])))) # 
// (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[15][10]~q )))) ) ) ) # ( !\reg_file|registers[14][10]~q  & ( !\reg_file|registers[13][10]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][10]~q  & 
// ((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((\reg_file|registers[15][10]~q  & sinstruction_IFID[16])))) ) ) )

	.dataa(!\reg_file|registers[12][10]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[15][10]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][10]~q ),
	.dataf(!\reg_file|registers[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~7 .extended_lut = "off";
defparam \reg_file|Mux53~7 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_file|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N36
cyclonev_lcell_comb \reg_file|Mux53~6 (
// Equation(s):
// \reg_file|Mux53~6_combout  = ( \reg_file|registers[2][10]~q  & ( \reg_file|registers[0][10]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[1][10]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[3][10]~q ))) ) ) ) 
// # ( !\reg_file|registers[2][10]~q  & ( \reg_file|registers[0][10]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[1][10]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[3][10]~q )))) ) ) ) # ( \reg_file|registers[2][10]~q  & ( !\reg_file|registers[0][10]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[1][10]~q 
// ))) # (sinstruction_IFID[17] & (\reg_file|registers[3][10]~q )))) ) ) ) # ( !\reg_file|registers[2][10]~q  & ( !\reg_file|registers[0][10]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[1][10]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[3][10]~q )))) ) ) )

	.dataa(!\reg_file|registers[3][10]~q ),
	.datab(!\reg_file|registers[1][10]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][10]~q ),
	.dataf(!\reg_file|registers[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~6 .extended_lut = "off";
defparam \reg_file|Mux53~6 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N48
cyclonev_lcell_comb \reg_file|Mux53~9 (
// Equation(s):
// \reg_file|Mux53~9_combout  = ( sinstruction_IFID[18] & ( \reg_file|Mux53~6_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux53~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux53~7_combout ))) ) ) ) # ( !sinstruction_IFID[18] & ( 
// \reg_file|Mux53~6_combout  & ( (!sinstruction_IFID[19]) # (\reg_file|Mux53~5_combout ) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|Mux53~6_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux53~8_combout )) # (sinstruction_IFID[19] & 
// ((\reg_file|Mux53~7_combout ))) ) ) ) # ( !sinstruction_IFID[18] & ( !\reg_file|Mux53~6_combout  & ( (\reg_file|Mux53~5_combout  & sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|Mux53~5_combout ),
	.datab(!\reg_file|Mux53~8_combout ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|Mux53~7_combout ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|Mux53~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~9 .extended_lut = "off";
defparam \reg_file|Mux53~9 .lut_mask = 64'h0505303FF5F5303F;
defparam \reg_file|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N30
cyclonev_lcell_comb \reg_file|Mux53~2 (
// Equation(s):
// \reg_file|Mux53~2_combout  = ( \reg_file|registers[26][10]~q  & ( \reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[18][10]~q ))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # 
// (\reg_file|registers[30][10]~q )))) ) ) ) # ( !\reg_file|registers[26][10]~q  & ( \reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[18][10]~q ))) # (sinstruction_IFID[19] & 
// (((\reg_file|registers[30][10]~q  & sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[26][10]~q  & ( !\reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[18][10]~q  & ((!sinstruction_IFID[18])))) # 
// (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[30][10]~q )))) ) ) ) # ( !\reg_file|registers[26][10]~q  & ( !\reg_file|registers[22][10]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[18][10]~q  & 
// ((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((\reg_file|registers[30][10]~q  & sinstruction_IFID[18])))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[18][10]~q ),
	.datac(!\reg_file|registers[30][10]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[26][10]~q ),
	.dataf(!\reg_file|registers[22][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~2 .extended_lut = "off";
defparam \reg_file|Mux53~2 .lut_mask = 64'h2205770522AF77AF;
defparam \reg_file|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N30
cyclonev_lcell_comb \reg_file|Mux53~1 (
// Equation(s):
// \reg_file|Mux53~1_combout  = ( \reg_file|registers[21][10]~q  & ( \reg_file|registers[17][10]~q  & ( (!sinstruction_IFID[19]) # ((!sinstruction_IFID[18] & ((\reg_file|registers[25][10]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[29][10]~q ))) ) 
// ) ) # ( !\reg_file|registers[21][10]~q  & ( \reg_file|registers[17][10]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19]) # ((\reg_file|registers[25][10]~q )))) # (sinstruction_IFID[18] & (sinstruction_IFID[19] & (\reg_file|registers[29][10]~q 
// ))) ) ) ) # ( \reg_file|registers[21][10]~q  & ( !\reg_file|registers[17][10]~q  & ( (!sinstruction_IFID[18] & (sinstruction_IFID[19] & ((\reg_file|registers[25][10]~q )))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19]) # 
// ((\reg_file|registers[29][10]~q )))) ) ) ) # ( !\reg_file|registers[21][10]~q  & ( !\reg_file|registers[17][10]~q  & ( (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[25][10]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[29][10]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[29][10]~q ),
	.datad(!\reg_file|registers[25][10]~q ),
	.datae(!\reg_file|registers[21][10]~q ),
	.dataf(!\reg_file|registers[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~1 .extended_lut = "off";
defparam \reg_file|Mux53~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N12
cyclonev_lcell_comb \reg_file|Mux53~0 (
// Equation(s):
// \reg_file|Mux53~0_combout  = ( \reg_file|registers[28][10]~q  & ( \reg_file|registers[24][10]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[16][10]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][10]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[28][10]~q  & ( \reg_file|registers[24][10]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[16][10]~q ) # (sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|registers[20][10]~q  & (!sinstruction_IFID[19]))) 
// ) ) ) # ( \reg_file|registers[28][10]~q  & ( !\reg_file|registers[24][10]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[16][10]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[20][10]~q ))) ) ) ) # ( !\reg_file|registers[28][10]~q  & ( !\reg_file|registers[24][10]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[16][10]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[20][10]~q )))) ) ) )

	.dataa(!\reg_file|registers[20][10]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[16][10]~q ),
	.datae(!\reg_file|registers[28][10]~q ),
	.dataf(!\reg_file|registers[24][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~0 .extended_lut = "off";
defparam \reg_file|Mux53~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N33
cyclonev_lcell_comb \reg_file|Mux53~3 (
// Equation(s):
// \reg_file|Mux53~3_combout  = ( \reg_file|registers[27][10]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[31][10]~q ) ) ) ) # ( !\reg_file|registers[27][10]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[31][10]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[27][10]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][10]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][10]~q ))) ) ) ) # ( 
// !\reg_file|registers[27][10]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][10]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][10]~q ))) ) ) )

	.dataa(!\reg_file|registers[31][10]~q ),
	.datab(!\reg_file|registers[19][10]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[23][10]~q ),
	.datae(!\reg_file|registers[27][10]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~3 .extended_lut = "off";
defparam \reg_file|Mux53~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg_file|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N45
cyclonev_lcell_comb \reg_file|Mux53~4 (
// Equation(s):
// \reg_file|Mux53~4_combout  = ( sinstruction_IFID[16] & ( \reg_file|Mux53~3_combout  & ( (sinstruction_IFID[17]) # (\reg_file|Mux53~1_combout ) ) ) ) # ( !sinstruction_IFID[16] & ( \reg_file|Mux53~3_combout  & ( (!sinstruction_IFID[17] & 
// ((\reg_file|Mux53~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux53~2_combout )) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|Mux53~3_combout  & ( (\reg_file|Mux53~1_combout  & !sinstruction_IFID[17]) ) ) ) # ( !sinstruction_IFID[16] & ( 
// !\reg_file|Mux53~3_combout  & ( (!sinstruction_IFID[17] & ((\reg_file|Mux53~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux53~2_combout )) ) ) )

	.dataa(!\reg_file|Mux53~2_combout ),
	.datab(!\reg_file|Mux53~1_combout ),
	.datac(!\reg_file|Mux53~0_combout ),
	.datad(!sinstruction_IFID[17]),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|Mux53~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~4 .extended_lut = "off";
defparam \reg_file|Mux53~4 .lut_mask = 64'h0F5533000F5533FF;
defparam \reg_file|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N18
cyclonev_lcell_comb \reg_file|Mux53~10 (
// Equation(s):
// \reg_file|Mux53~10_combout  = ( \reg_file|Mux53~4_combout  & ( (\reg_file|Mux53~9_combout ) # (sinstruction_IFID[20]) ) ) # ( !\reg_file|Mux53~4_combout  & ( (!sinstruction_IFID[20] & \reg_file|Mux53~9_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux53~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~10 .extended_lut = "off";
defparam \reg_file|Mux53~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_file|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N0
cyclonev_lcell_comb \reg_file|Mux52~7 (
// Equation(s):
// \reg_file|Mux52~7_combout  = ( \reg_file|registers[14][11]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[15][11]~q ) ) ) ) # ( !\reg_file|registers[14][11]~q  & ( sinstruction_IFID[17] & ( (\reg_file|registers[15][11]~q  
// & sinstruction_IFID[16]) ) ) ) # ( \reg_file|registers[14][11]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][11]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][11]~q ))) ) ) ) # ( 
// !\reg_file|registers[14][11]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][11]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][11]~q ))) ) ) )

	.dataa(!\reg_file|registers[15][11]~q ),
	.datab(!\reg_file|registers[12][11]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[13][11]~q ),
	.datae(!\reg_file|registers[14][11]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~7 .extended_lut = "off";
defparam \reg_file|Mux52~7 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg_file|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \reg_file|Mux52~8 (
// Equation(s):
// \reg_file|Mux52~8_combout  = ( \reg_file|registers[5][11]~q  & ( \reg_file|registers[7][11]~q  & ( ((!sinstruction_IFID[17] & (\reg_file|registers[4][11]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][11]~q )))) # (sinstruction_IFID[16]) ) ) ) # 
// ( !\reg_file|registers[5][11]~q  & ( \reg_file|registers[7][11]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][11]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][11]~q ))))) # (sinstruction_IFID[16] & 
// (((sinstruction_IFID[17])))) ) ) ) # ( \reg_file|registers[5][11]~q  & ( !\reg_file|registers[7][11]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][11]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][11]~q 
// ))))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[5][11]~q  & ( !\reg_file|registers[7][11]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][11]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[6][11]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[4][11]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[6][11]~q ),
	.datae(!\reg_file|registers[5][11]~q ),
	.dataf(!\reg_file|registers[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~8 .extended_lut = "off";
defparam \reg_file|Mux52~8 .lut_mask = 64'h202A707A252F757F;
defparam \reg_file|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N18
cyclonev_lcell_comb \reg_file|Mux52~5 (
// Equation(s):
// \reg_file|Mux52~5_combout  = ( \reg_file|registers[10][11]~q  & ( \reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][11]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][11]~q ))) ) ) 
// ) # ( !\reg_file|registers[10][11]~q  & ( \reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][11]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][11]~q )))) ) ) ) # ( \reg_file|registers[10][11]~q  & ( !\reg_file|registers[8][11]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][11]~q 
// ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][11]~q )))) ) ) ) # ( !\reg_file|registers[10][11]~q  & ( !\reg_file|registers[8][11]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][11]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[11][11]~q )))) ) ) )

	.dataa(!\reg_file|registers[11][11]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[9][11]~q ),
	.datae(!\reg_file|registers[10][11]~q ),
	.dataf(!\reg_file|registers[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~5 .extended_lut = "off";
defparam \reg_file|Mux52~5 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N24
cyclonev_lcell_comb \reg_file|Mux52~6 (
// Equation(s):
// \reg_file|Mux52~6_combout  = ( \reg_file|registers[3][11]~q  & ( sinstruction_IFID[16] & ( (\reg_file|registers[1][11]~q ) # (sinstruction_IFID[17]) ) ) ) # ( !\reg_file|registers[3][11]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & 
// \reg_file|registers[1][11]~q ) ) ) ) # ( \reg_file|registers[3][11]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[0][11]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[2][11]~q )) ) ) ) # ( 
// !\reg_file|registers[3][11]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[0][11]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[2][11]~q )) ) ) )

	.dataa(!\reg_file|registers[2][11]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[0][11]~q ),
	.datad(!\reg_file|registers[1][11]~q ),
	.datae(!\reg_file|registers[3][11]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~6 .extended_lut = "off";
defparam \reg_file|Mux52~6 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \reg_file|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N54
cyclonev_lcell_comb \reg_file|Mux52~9 (
// Equation(s):
// \reg_file|Mux52~9_combout  = ( \reg_file|Mux52~5_combout  & ( \reg_file|Mux52~6_combout  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|Mux52~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux52~7_combout ))) ) ) ) # ( 
// !\reg_file|Mux52~5_combout  & ( \reg_file|Mux52~6_combout  & ( (!sinstruction_IFID[18] & (!sinstruction_IFID[19])) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux52~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux52~7_combout 
// )))) ) ) ) # ( \reg_file|Mux52~5_combout  & ( !\reg_file|Mux52~6_combout  & ( (!sinstruction_IFID[18] & (sinstruction_IFID[19])) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux52~8_combout ))) # (sinstruction_IFID[19] & 
// (\reg_file|Mux52~7_combout )))) ) ) ) # ( !\reg_file|Mux52~5_combout  & ( !\reg_file|Mux52~6_combout  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux52~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux52~7_combout )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|Mux52~7_combout ),
	.datad(!\reg_file|Mux52~8_combout ),
	.datae(!\reg_file|Mux52~5_combout ),
	.dataf(!\reg_file|Mux52~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~9 .extended_lut = "off";
defparam \reg_file|Mux52~9 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N36
cyclonev_lcell_comb \reg_file|Mux52~3 (
// Equation(s):
// \reg_file|Mux52~3_combout  = ( \reg_file|registers[27][11]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[31][11]~q ) ) ) ) # ( !\reg_file|registers[27][11]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[31][11]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[27][11]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][11]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][11]~q ))) ) ) ) # ( 
// !\reg_file|registers[27][11]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][11]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][11]~q ))) ) ) )

	.dataa(!\reg_file|registers[31][11]~q ),
	.datab(!\reg_file|registers[19][11]~q ),
	.datac(!\reg_file|registers[23][11]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[27][11]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~3 .extended_lut = "off";
defparam \reg_file|Mux52~3 .lut_mask = 64'h330F330F0055FF55;
defparam \reg_file|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N42
cyclonev_lcell_comb \reg_file|Mux52~1 (
// Equation(s):
// \reg_file|Mux52~1_combout  = ( \reg_file|registers[29][11]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[25][11]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[29][11]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[25][11]~q ) ) ) ) # ( \reg_file|registers[29][11]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[17][11]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[21][11]~q )) ) ) ) # ( 
// !\reg_file|registers[29][11]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[17][11]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[21][11]~q )) ) ) )

	.dataa(!\reg_file|registers[21][11]~q ),
	.datab(!\reg_file|registers[17][11]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[25][11]~q ),
	.datae(!\reg_file|registers[29][11]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~1 .extended_lut = "off";
defparam \reg_file|Mux52~1 .lut_mask = 64'h3535353500F00FFF;
defparam \reg_file|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \reg_file|Mux52~2 (
// Equation(s):
// \reg_file|Mux52~2_combout  = ( \reg_file|registers[18][11]~q  & ( \reg_file|registers[30][11]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # (\reg_file|registers[26][11]~q ))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19]) # 
// (\reg_file|registers[22][11]~q )))) ) ) ) # ( !\reg_file|registers[18][11]~q  & ( \reg_file|registers[30][11]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[26][11]~q  & ((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19]) # (\reg_file|registers[22][11]~q )))) ) ) ) # ( \reg_file|registers[18][11]~q  & ( !\reg_file|registers[30][11]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # (\reg_file|registers[26][11]~q ))) # 
// (sinstruction_IFID[18] & (((\reg_file|registers[22][11]~q  & !sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[18][11]~q  & ( !\reg_file|registers[30][11]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[26][11]~q  & 
// ((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((\reg_file|registers[22][11]~q  & !sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[26][11]~q ),
	.datab(!\reg_file|registers[22][11]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[18][11]~q ),
	.dataf(!\reg_file|registers[30][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~2 .extended_lut = "off";
defparam \reg_file|Mux52~2 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N9
cyclonev_lcell_comb \reg_file|Mux52~0 (
// Equation(s):
// \reg_file|Mux52~0_combout  = ( \reg_file|registers[20][11]~q  & ( \reg_file|registers[16][11]~q  & ( (!sinstruction_IFID[19]) # ((!sinstruction_IFID[18] & (\reg_file|registers[24][11]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[28][11]~q )))) ) 
// ) ) # ( !\reg_file|registers[20][11]~q  & ( \reg_file|registers[16][11]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[24][11]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[28][11]~q ))))) ) ) ) # ( \reg_file|registers[20][11]~q  & ( !\reg_file|registers[16][11]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[24][11]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[28][11]~q ))))) ) ) ) # ( !\reg_file|registers[20][11]~q  & ( !\reg_file|registers[16][11]~q  & ( (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[24][11]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[28][11]~q ))))) ) ) )

	.dataa(!\reg_file|registers[24][11]~q ),
	.datab(!\reg_file|registers[28][11]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[20][11]~q ),
	.dataf(!\reg_file|registers[16][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~0 .extended_lut = "off";
defparam \reg_file|Mux52~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_file|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N54
cyclonev_lcell_comb \reg_file|Mux52~4 (
// Equation(s):
// \reg_file|Mux52~4_combout  = ( sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|Mux52~3_combout  ) ) ) # ( !sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|Mux52~1_combout  ) ) ) # ( sinstruction_IFID[17] & ( 
// !sinstruction_IFID[16] & ( \reg_file|Mux52~2_combout  ) ) ) # ( !sinstruction_IFID[17] & ( !sinstruction_IFID[16] & ( \reg_file|Mux52~0_combout  ) ) )

	.dataa(!\reg_file|Mux52~3_combout ),
	.datab(!\reg_file|Mux52~1_combout ),
	.datac(!\reg_file|Mux52~2_combout ),
	.datad(!\reg_file|Mux52~0_combout ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~4 .extended_lut = "off";
defparam \reg_file|Mux52~4 .lut_mask = 64'h00FF0F0F33335555;
defparam \reg_file|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N12
cyclonev_lcell_comb \reg_file|Mux52~10 (
// Equation(s):
// \reg_file|Mux52~10_combout  = (!sinstruction_IFID[20] & (\reg_file|Mux52~9_combout )) # (sinstruction_IFID[20] & ((\reg_file|Mux52~4_combout )))

	.dataa(gnd),
	.datab(!\reg_file|Mux52~9_combout ),
	.datac(!\reg_file|Mux52~4_combout ),
	.datad(!sinstruction_IFID[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~10 .extended_lut = "off";
defparam \reg_file|Mux52~10 .lut_mask = 64'h330F330F330F330F;
defparam \reg_file|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N57
cyclonev_lcell_comb \reg_file|Mux51~0 (
// Equation(s):
// \reg_file|Mux51~0_combout  = ( \reg_file|registers[28][12]~q  & ( \reg_file|registers[24][12]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[16][12]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][12]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[28][12]~q  & ( \reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[16][12]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][12]~q )))) # (sinstruction_IFID[19] & 
// (((!sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[28][12]~q  & ( !\reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[16][12]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[20][12]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[28][12]~q  & ( !\reg_file|registers[24][12]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// ((\reg_file|registers[16][12]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][12]~q )))) ) ) )

	.dataa(!\reg_file|registers[20][12]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[16][12]~q ),
	.datae(!\reg_file|registers[28][12]~q ),
	.dataf(!\reg_file|registers[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~0 .extended_lut = "off";
defparam \reg_file|Mux51~0 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N36
cyclonev_lcell_comb \reg_file|Mux51~2 (
// Equation(s):
// \reg_file|Mux51~2_combout  = ( \reg_file|registers[26][12]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[22][12]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][12]~q )) ) ) ) # ( !\reg_file|registers[26][12]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[22][12]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][12]~q )) ) ) ) # ( \reg_file|registers[26][12]~q  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # 
// (\reg_file|registers[18][12]~q ) ) ) ) # ( !\reg_file|registers[26][12]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[18][12]~q  & !sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|registers[30][12]~q ),
	.datab(!\reg_file|registers[22][12]~q ),
	.datac(!\reg_file|registers[18][12]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][12]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~2 .extended_lut = "off";
defparam \reg_file|Mux51~2 .lut_mask = 64'h0F000FFF33553355;
defparam \reg_file|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N30
cyclonev_lcell_comb \reg_file|Mux51~3 (
// Equation(s):
// \reg_file|Mux51~3_combout  = ( \reg_file|registers[27][12]~q  & ( \reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][12]~q ) # (sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|registers[31][12]~q ))) ) ) ) # ( !\reg_file|registers[27][12]~q  & ( \reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[19][12]~q )))) # (sinstruction_IFID[18] & 
// (((!sinstruction_IFID[19])) # (\reg_file|registers[31][12]~q ))) ) ) ) # ( \reg_file|registers[27][12]~q  & ( !\reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][12]~q ) # (sinstruction_IFID[19])))) # 
// (sinstruction_IFID[18] & (\reg_file|registers[31][12]~q  & (sinstruction_IFID[19]))) ) ) ) # ( !\reg_file|registers[27][12]~q  & ( !\reg_file|registers[23][12]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[19][12]~q )))) 
// # (sinstruction_IFID[18] & (\reg_file|registers[31][12]~q  & (sinstruction_IFID[19]))) ) ) )

	.dataa(!\reg_file|registers[31][12]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[19][12]~q ),
	.datae(!\reg_file|registers[27][12]~q ),
	.dataf(!\reg_file|registers[23][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~3 .extended_lut = "off";
defparam \reg_file|Mux51~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N54
cyclonev_lcell_comb \reg_file|Mux51~1 (
// Equation(s):
// \reg_file|Mux51~1_combout  = ( \reg_file|registers[29][12]~q  & ( \reg_file|registers[21][12]~q  & ( ((!sinstruction_IFID[19] & ((\reg_file|registers[17][12]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][12]~q ))) # (sinstruction_IFID[18]) ) ) 
// ) # ( !\reg_file|registers[29][12]~q  & ( \reg_file|registers[21][12]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[17][12]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][12]~q )))) # (sinstruction_IFID[18] & 
// (!sinstruction_IFID[19])) ) ) ) # ( \reg_file|registers[29][12]~q  & ( !\reg_file|registers[21][12]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[17][12]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][12]~q 
// )))) # (sinstruction_IFID[18] & (sinstruction_IFID[19])) ) ) ) # ( !\reg_file|registers[29][12]~q  & ( !\reg_file|registers[21][12]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[17][12]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[25][12]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[25][12]~q ),
	.datad(!\reg_file|registers[17][12]~q ),
	.datae(!\reg_file|registers[29][12]~q ),
	.dataf(!\reg_file|registers[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~1 .extended_lut = "off";
defparam \reg_file|Mux51~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N12
cyclonev_lcell_comb \reg_file|Mux51~4 (
// Equation(s):
// \reg_file|Mux51~4_combout  = ( sinstruction_IFID[17] & ( \reg_file|Mux51~1_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux51~2_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux51~3_combout ))) ) ) ) # ( !sinstruction_IFID[17] & ( 
// \reg_file|Mux51~1_combout  & ( (sinstruction_IFID[16]) # (\reg_file|Mux51~0_combout ) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|Mux51~1_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux51~2_combout )) # (sinstruction_IFID[16] & 
// ((\reg_file|Mux51~3_combout ))) ) ) ) # ( !sinstruction_IFID[17] & ( !\reg_file|Mux51~1_combout  & ( (\reg_file|Mux51~0_combout  & !sinstruction_IFID[16]) ) ) )

	.dataa(!\reg_file|Mux51~0_combout ),
	.datab(!\reg_file|Mux51~2_combout ),
	.datac(!\reg_file|Mux51~3_combout ),
	.datad(!sinstruction_IFID[16]),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~4 .extended_lut = "off";
defparam \reg_file|Mux51~4 .lut_mask = 64'h5500330F55FF330F;
defparam \reg_file|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N12
cyclonev_lcell_comb \reg_file|Mux51~6 (
// Equation(s):
// \reg_file|Mux51~6_combout  = ( \reg_file|registers[2][12]~q  & ( \reg_file|registers[0][12]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[1][12]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[3][12]~q )))) ) ) ) 
// # ( !\reg_file|registers[2][12]~q  & ( \reg_file|registers[0][12]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[1][12]~q ))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16] & \reg_file|registers[3][12]~q )))) ) ) 
// ) # ( \reg_file|registers[2][12]~q  & ( !\reg_file|registers[0][12]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[1][12]~q  & (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[3][12]~q )))) ) ) 
// ) # ( !\reg_file|registers[2][12]~q  & ( !\reg_file|registers[0][12]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[1][12]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[3][12]~q ))))) ) ) )

	.dataa(!\reg_file|registers[1][12]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[3][12]~q ),
	.datae(!\reg_file|registers[2][12]~q ),
	.dataf(!\reg_file|registers[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~6 .extended_lut = "off";
defparam \reg_file|Mux51~6 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N51
cyclonev_lcell_comb \reg_file|Mux51~5 (
// Equation(s):
// \reg_file|Mux51~5_combout  = ( \reg_file|registers[10][12]~q  & ( \reg_file|registers[11][12]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[8][12]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[9][12]~q ))) # (sinstruction_IFID[17]) ) ) ) 
// # ( !\reg_file|registers[10][12]~q  & ( \reg_file|registers[11][12]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[8][12]~q  & !sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[9][12]~q ))) ) 
// ) ) # ( \reg_file|registers[10][12]~q  & ( !\reg_file|registers[11][12]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[8][12]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[9][12]~q  & 
// ((!sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[10][12]~q  & ( !\reg_file|registers[11][12]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[8][12]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[9][12]~q 
// )))) ) ) )

	.dataa(!\reg_file|registers[9][12]~q ),
	.datab(!\reg_file|registers[8][12]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[10][12]~q ),
	.dataf(!\reg_file|registers[11][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~5 .extended_lut = "off";
defparam \reg_file|Mux51~5 .lut_mask = 64'h350035F0350F35FF;
defparam \reg_file|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N33
cyclonev_lcell_comb \reg_file|Mux51~7 (
// Equation(s):
// \reg_file|Mux51~7_combout  = ( \reg_file|registers[14][12]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[15][12]~q ) ) ) ) # ( !\reg_file|registers[14][12]~q  & ( sinstruction_IFID[17] & ( (\reg_file|registers[15][12]~q  
// & sinstruction_IFID[16]) ) ) ) # ( \reg_file|registers[14][12]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[12][12]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][12]~q )) ) ) ) # ( 
// !\reg_file|registers[14][12]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[12][12]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][12]~q )) ) ) )

	.dataa(!\reg_file|registers[15][12]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[13][12]~q ),
	.datad(!\reg_file|registers[12][12]~q ),
	.datae(!\reg_file|registers[14][12]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~7 .extended_lut = "off";
defparam \reg_file|Mux51~7 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \reg_file|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N42
cyclonev_lcell_comb \reg_file|Mux51~8 (
// Equation(s):
// \reg_file|Mux51~8_combout  = ( \reg_file|registers[5][12]~q  & ( \reg_file|registers[7][12]~q  & ( ((!sinstruction_IFID[17] & ((\reg_file|registers[4][12]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][12]~q ))) # (sinstruction_IFID[16]) ) ) ) # 
// ( !\reg_file|registers[5][12]~q  & ( \reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][12]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][12]~q )))) # (sinstruction_IFID[16] & 
// (((sinstruction_IFID[17])))) ) ) ) # ( \reg_file|registers[5][12]~q  & ( !\reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][12]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][12]~q 
// )))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[5][12]~q  & ( !\reg_file|registers[7][12]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][12]~q ))) # (sinstruction_IFID[17] 
// & (\reg_file|registers[6][12]~q )))) ) ) )

	.dataa(!\reg_file|registers[6][12]~q ),
	.datab(!\reg_file|registers[4][12]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][12]~q ),
	.dataf(!\reg_file|registers[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~8 .extended_lut = "off";
defparam \reg_file|Mux51~8 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N6
cyclonev_lcell_comb \reg_file|Mux51~9 (
// Equation(s):
// \reg_file|Mux51~9_combout  = ( sinstruction_IFID[19] & ( sinstruction_IFID[18] & ( \reg_file|Mux51~7_combout  ) ) ) # ( !sinstruction_IFID[19] & ( sinstruction_IFID[18] & ( \reg_file|Mux51~8_combout  ) ) ) # ( sinstruction_IFID[19] & ( 
// !sinstruction_IFID[18] & ( \reg_file|Mux51~5_combout  ) ) ) # ( !sinstruction_IFID[19] & ( !sinstruction_IFID[18] & ( \reg_file|Mux51~6_combout  ) ) )

	.dataa(!\reg_file|Mux51~6_combout ),
	.datab(!\reg_file|Mux51~5_combout ),
	.datac(!\reg_file|Mux51~7_combout ),
	.datad(!\reg_file|Mux51~8_combout ),
	.datae(!sinstruction_IFID[19]),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~9 .extended_lut = "off";
defparam \reg_file|Mux51~9 .lut_mask = 64'h5555333300FF0F0F;
defparam \reg_file|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N24
cyclonev_lcell_comb \reg_file|Mux51~10 (
// Equation(s):
// \reg_file|Mux51~10_combout  = ( \reg_file|Mux51~4_combout  & ( \reg_file|Mux51~9_combout  ) ) # ( !\reg_file|Mux51~4_combout  & ( \reg_file|Mux51~9_combout  & ( !sinstruction_IFID[20] ) ) ) # ( \reg_file|Mux51~4_combout  & ( !\reg_file|Mux51~9_combout  & 
// ( sinstruction_IFID[20] ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux51~4_combout ),
	.dataf(!\reg_file|Mux51~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~10 .extended_lut = "off";
defparam \reg_file|Mux51~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \reg_file|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N12
cyclonev_lcell_comb \reg_file|Mux50~8 (
// Equation(s):
// \reg_file|Mux50~8_combout  = ( \reg_file|registers[4][13]~q  & ( \reg_file|registers[6][13]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[5][13]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[7][13]~q )))) ) ) ) 
// # ( !\reg_file|registers[4][13]~q  & ( \reg_file|registers[6][13]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[5][13]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[7][13]~q ))))) ) ) ) # ( \reg_file|registers[4][13]~q  & ( !\reg_file|registers[6][13]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[5][13]~q 
// )) # (sinstruction_IFID[17] & ((\reg_file|registers[7][13]~q ))))) ) ) ) # ( !\reg_file|registers[4][13]~q  & ( !\reg_file|registers[6][13]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[5][13]~q )) # 
// (sinstruction_IFID[17] & ((\reg_file|registers[7][13]~q ))))) ) ) )

	.dataa(!\reg_file|registers[5][13]~q ),
	.datab(!\reg_file|registers[7][13]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[4][13]~q ),
	.dataf(!\reg_file|registers[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~8 .extended_lut = "off";
defparam \reg_file|Mux50~8 .lut_mask = 64'h0503F50305F3F5F3;
defparam \reg_file|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N30
cyclonev_lcell_comb \reg_file|Mux50~5 (
// Equation(s):
// \reg_file|Mux50~5_combout  = ( \reg_file|registers[10][13]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][13]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][13]~q ))) ) ) ) # ( !\reg_file|registers[10][13]~q  
// & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][13]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][13]~q ))) ) ) ) # ( \reg_file|registers[10][13]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[8][13]~q ) ) ) ) # ( !\reg_file|registers[10][13]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[8][13]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[9][13]~q ),
	.datab(!\reg_file|registers[8][13]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[11][13]~q ),
	.datae(!\reg_file|registers[10][13]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~5 .extended_lut = "off";
defparam \reg_file|Mux50~5 .lut_mask = 64'h30303F3F505F505F;
defparam \reg_file|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N36
cyclonev_lcell_comb \reg_file|Mux50~6 (
// Equation(s):
// \reg_file|Mux50~6_combout  = ( \reg_file|registers[2][13]~q  & ( \reg_file|registers[3][13]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][13]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][13]~q ))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][13]~q  & ( \reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][13]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][13]~q )))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][13]~q  & ( !\reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][13]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][13]~q 
// )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[2][13]~q  & ( !\reg_file|registers[3][13]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][13]~q ))) # (sinstruction_IFID[16] 
// & (\reg_file|registers[1][13]~q )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[1][13]~q ),
	.datac(!\reg_file|registers[0][13]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[2][13]~q ),
	.dataf(!\reg_file|registers[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~6 .extended_lut = "off";
defparam \reg_file|Mux50~6 .lut_mask = 64'h0A225F220A775F77;
defparam \reg_file|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N33
cyclonev_lcell_comb \reg_file|Mux50~7 (
// Equation(s):
// \reg_file|Mux50~7_combout  = ( \reg_file|registers[14][13]~q  & ( \reg_file|registers[15][13]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[12][13]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][13]~q )))) # (sinstruction_IFID[17]) ) ) 
// ) # ( !\reg_file|registers[14][13]~q  & ( \reg_file|registers[15][13]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][13]~q  & (!sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (((\reg_file|registers[13][13]~q ) # (sinstruction_IFID[17])))) 
// ) ) ) # ( \reg_file|registers[14][13]~q  & ( !\reg_file|registers[15][13]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[12][13]~q ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[13][13]~q 
// )))) ) ) ) # ( !\reg_file|registers[14][13]~q  & ( !\reg_file|registers[15][13]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][13]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][13]~q ))))) ) ) )

	.dataa(!\reg_file|registers[12][13]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[13][13]~q ),
	.datae(!\reg_file|registers[14][13]~q ),
	.dataf(!\reg_file|registers[15][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~7 .extended_lut = "off";
defparam \reg_file|Mux50~7 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg_file|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N6
cyclonev_lcell_comb \reg_file|Mux50~9 (
// Equation(s):
// \reg_file|Mux50~9_combout  = ( \reg_file|Mux50~7_combout  & ( sinstruction_IFID[19] & ( (\reg_file|Mux50~5_combout ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|Mux50~7_combout  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|Mux50~5_combout ) ) ) ) # ( \reg_file|Mux50~7_combout  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|Mux50~6_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux50~8_combout )) ) ) ) # ( !\reg_file|Mux50~7_combout  & ( 
// !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|Mux50~6_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux50~8_combout )) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|Mux50~8_combout ),
	.datac(!\reg_file|Mux50~5_combout ),
	.datad(!\reg_file|Mux50~6_combout ),
	.datae(!\reg_file|Mux50~7_combout ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~9 .extended_lut = "off";
defparam \reg_file|Mux50~9 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \reg_file|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N33
cyclonev_lcell_comb \reg_file|Mux50~1 (
// Equation(s):
// \reg_file|Mux50~1_combout  = ( \reg_file|registers[29][13]~q  & ( \reg_file|registers[25][13]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[17][13]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][13]~q )))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[29][13]~q  & ( \reg_file|registers[25][13]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[17][13]~q ))) # (sinstruction_IFID[18] & (((\reg_file|registers[21][13]~q  & 
// !sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[29][13]~q  & ( !\reg_file|registers[25][13]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][13]~q  & ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19]) # 
// (\reg_file|registers[21][13]~q )))) ) ) ) # ( !\reg_file|registers[29][13]~q  & ( !\reg_file|registers[25][13]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[17][13]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[21][13]~q ))))) ) ) )

	.dataa(!\reg_file|registers[17][13]~q ),
	.datab(!\reg_file|registers[21][13]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[29][13]~q ),
	.dataf(!\reg_file|registers[25][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~1 .extended_lut = "off";
defparam \reg_file|Mux50~1 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N30
cyclonev_lcell_comb \reg_file|Mux50~2 (
// Equation(s):
// \reg_file|Mux50~2_combout  = ( \reg_file|registers[22][13]~q  & ( \reg_file|registers[18][13]~q  & ( (!sinstruction_IFID[19]) # ((!sinstruction_IFID[18] & (\reg_file|registers[26][13]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[30][13]~q )))) ) 
// ) ) # ( !\reg_file|registers[22][13]~q  & ( \reg_file|registers[18][13]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[26][13]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[30][13]~q ))))) ) ) ) # ( \reg_file|registers[22][13]~q  & ( !\reg_file|registers[18][13]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[26][13]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[30][13]~q ))))) ) ) ) # ( !\reg_file|registers[22][13]~q  & ( !\reg_file|registers[18][13]~q  & ( (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[26][13]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[30][13]~q ))))) ) ) )

	.dataa(!\reg_file|registers[26][13]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[30][13]~q ),
	.datae(!\reg_file|registers[22][13]~q ),
	.dataf(!\reg_file|registers[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~2 .extended_lut = "off";
defparam \reg_file|Mux50~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N24
cyclonev_lcell_comb \reg_file|Mux50~0 (
// Equation(s):
// \reg_file|Mux50~0_combout  = ( \reg_file|registers[28][13]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[20][13]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[28][13]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[20][13]~q ) ) ) ) # ( \reg_file|registers[28][13]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][13]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][13]~q )) ) ) ) # ( 
// !\reg_file|registers[28][13]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][13]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][13]~q )) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[20][13]~q ),
	.datac(!\reg_file|registers[24][13]~q ),
	.datad(!\reg_file|registers[16][13]~q ),
	.datae(!\reg_file|registers[28][13]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~0 .extended_lut = "off";
defparam \reg_file|Mux50~0 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N57
cyclonev_lcell_comb \reg_file|Mux50~3 (
// Equation(s):
// \reg_file|Mux50~3_combout  = ( sinstruction_IFID[18] & ( \reg_file|registers[23][13]~q  & ( (!sinstruction_IFID[19]) # (\reg_file|registers[31][13]~q ) ) ) ) # ( !sinstruction_IFID[18] & ( \reg_file|registers[23][13]~q  & ( (!sinstruction_IFID[19] & 
// ((\reg_file|registers[19][13]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[27][13]~q )) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|registers[23][13]~q  & ( (sinstruction_IFID[19] & \reg_file|registers[31][13]~q ) ) ) ) # ( 
// !sinstruction_IFID[18] & ( !\reg_file|registers[23][13]~q  & ( (!sinstruction_IFID[19] & ((\reg_file|registers[19][13]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[27][13]~q )) ) ) )

	.dataa(!\reg_file|registers[27][13]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[31][13]~q ),
	.datad(!\reg_file|registers[19][13]~q ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|registers[23][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~3 .extended_lut = "off";
defparam \reg_file|Mux50~3 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg_file|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N18
cyclonev_lcell_comb \reg_file|Mux50~4 (
// Equation(s):
// \reg_file|Mux50~4_combout  = ( sinstruction_IFID[16] & ( \reg_file|Mux50~3_combout  & ( (sinstruction_IFID[17]) # (\reg_file|Mux50~1_combout ) ) ) ) # ( !sinstruction_IFID[16] & ( \reg_file|Mux50~3_combout  & ( (!sinstruction_IFID[17] & 
// ((\reg_file|Mux50~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux50~2_combout )) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|Mux50~3_combout  & ( (\reg_file|Mux50~1_combout  & !sinstruction_IFID[17]) ) ) ) # ( !sinstruction_IFID[16] & ( 
// !\reg_file|Mux50~3_combout  & ( (!sinstruction_IFID[17] & ((\reg_file|Mux50~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux50~2_combout )) ) ) )

	.dataa(!\reg_file|Mux50~1_combout ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|Mux50~2_combout ),
	.datad(!\reg_file|Mux50~0_combout ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|Mux50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~4 .extended_lut = "off";
defparam \reg_file|Mux50~4 .lut_mask = 64'h03CF444403CF7777;
defparam \reg_file|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N42
cyclonev_lcell_comb \reg_file|Mux50~10 (
// Equation(s):
// \reg_file|Mux50~10_combout  = (!sinstruction_IFID[20] & (\reg_file|Mux50~9_combout )) # (sinstruction_IFID[20] & ((\reg_file|Mux50~4_combout )))

	.dataa(gnd),
	.datab(!\reg_file|Mux50~9_combout ),
	.datac(!sinstruction_IFID[20]),
	.datad(!\reg_file|Mux50~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~10 .extended_lut = "off";
defparam \reg_file|Mux50~10 .lut_mask = 64'h303F303F303F303F;
defparam \reg_file|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N18
cyclonev_lcell_comb \reg_file|Mux49~1 (
// Equation(s):
// \reg_file|Mux49~1_combout  = ( \reg_file|registers[29][14]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[21][14]~q ) ) ) ) # ( !\reg_file|registers[29][14]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][14]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[29][14]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][14]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][14]~q ))) ) ) ) # ( 
// !\reg_file|registers[29][14]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][14]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][14]~q ))) ) ) )

	.dataa(!\reg_file|registers[17][14]~q ),
	.datab(!\reg_file|registers[21][14]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[25][14]~q ),
	.datae(!\reg_file|registers[29][14]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~1 .extended_lut = "off";
defparam \reg_file|Mux49~1 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_file|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N48
cyclonev_lcell_comb \reg_file|Mux49~0 (
// Equation(s):
// \reg_file|Mux49~0_combout  = ( \reg_file|registers[28][14]~q  & ( \reg_file|registers[24][14]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[16][14]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][14]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[28][14]~q  & ( \reg_file|registers[24][14]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[16][14]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][14]~q )))) # (sinstruction_IFID[19] & 
// (((!sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[28][14]~q  & ( !\reg_file|registers[24][14]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[16][14]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[20][14]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[28][14]~q  & ( !\reg_file|registers[24][14]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// ((\reg_file|registers[16][14]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][14]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[20][14]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[16][14]~q ),
	.datae(!\reg_file|registers[28][14]~q ),
	.dataf(!\reg_file|registers[24][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~0 .extended_lut = "off";
defparam \reg_file|Mux49~0 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N24
cyclonev_lcell_comb \reg_file|Mux49~3 (
// Equation(s):
// \reg_file|Mux49~3_combout  = ( \reg_file|registers[27][14]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][14]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][14]~q )) ) ) ) # ( !\reg_file|registers[27][14]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][14]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][14]~q )) ) ) ) # ( \reg_file|registers[27][14]~q  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # 
// (\reg_file|registers[19][14]~q ) ) ) ) # ( !\reg_file|registers[27][14]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[19][14]~q  & !sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|registers[19][14]~q ),
	.datab(!\reg_file|registers[31][14]~q ),
	.datac(!\reg_file|registers[23][14]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[27][14]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~3 .extended_lut = "off";
defparam \reg_file|Mux49~3 .lut_mask = 64'h550055FF0F330F33;
defparam \reg_file|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N36
cyclonev_lcell_comb \reg_file|Mux49~2 (
// Equation(s):
// \reg_file|Mux49~2_combout  = ( sinstruction_IFID[19] & ( sinstruction_IFID[18] & ( \reg_file|registers[30][14]~q  ) ) ) # ( !sinstruction_IFID[19] & ( sinstruction_IFID[18] & ( \reg_file|registers[22][14]~q  ) ) ) # ( sinstruction_IFID[19] & ( 
// !sinstruction_IFID[18] & ( \reg_file|registers[26][14]~q  ) ) ) # ( !sinstruction_IFID[19] & ( !sinstruction_IFID[18] & ( \reg_file|registers[18][14]~q  ) ) )

	.dataa(!\reg_file|registers[22][14]~q ),
	.datab(!\reg_file|registers[30][14]~q ),
	.datac(!\reg_file|registers[18][14]~q ),
	.datad(!\reg_file|registers[26][14]~q ),
	.datae(!sinstruction_IFID[19]),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~2 .extended_lut = "off";
defparam \reg_file|Mux49~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \reg_file|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N9
cyclonev_lcell_comb \reg_file|Mux49~4 (
// Equation(s):
// \reg_file|Mux49~4_combout  = ( \reg_file|Mux49~3_combout  & ( \reg_file|Mux49~2_combout  & ( ((!sinstruction_IFID[16] & ((\reg_file|Mux49~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux49~1_combout ))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|Mux49~3_combout  & ( \reg_file|Mux49~2_combout  & ( (!sinstruction_IFID[16] & (((\reg_file|Mux49~0_combout ) # (sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (\reg_file|Mux49~1_combout  & (!sinstruction_IFID[17]))) ) ) ) # ( 
// \reg_file|Mux49~3_combout  & ( !\reg_file|Mux49~2_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|Mux49~0_combout )))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|Mux49~1_combout ))) ) ) ) # ( 
// !\reg_file|Mux49~3_combout  & ( !\reg_file|Mux49~2_combout  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux49~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux49~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux49~1_combout ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux49~0_combout ),
	.datae(!\reg_file|Mux49~3_combout ),
	.dataf(!\reg_file|Mux49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~4 .extended_lut = "off";
defparam \reg_file|Mux49~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N36
cyclonev_lcell_comb \reg_file|Mux49~6 (
// Equation(s):
// \reg_file|Mux49~6_combout  = ( \reg_file|registers[2][14]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[3][14]~q ) ) ) ) # ( !\reg_file|registers[2][14]~q  & ( sinstruction_IFID[17] & ( (sinstruction_IFID[16] & 
// \reg_file|registers[3][14]~q ) ) ) ) # ( \reg_file|registers[2][14]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[0][14]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][14]~q )) ) ) ) # ( 
// !\reg_file|registers[2][14]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[0][14]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][14]~q )) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[3][14]~q ),
	.datac(!\reg_file|registers[1][14]~q ),
	.datad(!\reg_file|registers[0][14]~q ),
	.datae(!\reg_file|registers[2][14]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~6 .extended_lut = "off";
defparam \reg_file|Mux49~6 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \reg_file|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N54
cyclonev_lcell_comb \reg_file|Mux49~8 (
// Equation(s):
// \reg_file|Mux49~8_combout  = ( \reg_file|registers[5][14]~q  & ( \reg_file|registers[7][14]~q  & ( ((!sinstruction_IFID[17] & ((\reg_file|registers[4][14]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][14]~q ))) # (sinstruction_IFID[16]) ) ) ) # 
// ( !\reg_file|registers[5][14]~q  & ( \reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & ((\reg_file|registers[4][14]~q )))) # (sinstruction_IFID[17] & (((\reg_file|registers[6][14]~q )) # (sinstruction_IFID[16]))) ) ) ) 
// # ( \reg_file|registers[5][14]~q  & ( !\reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[4][14]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (!sinstruction_IFID[16] & (\reg_file|registers[6][14]~q ))) ) ) ) 
// # ( !\reg_file|registers[5][14]~q  & ( !\reg_file|registers[7][14]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[4][14]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][14]~q )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[6][14]~q ),
	.datad(!\reg_file|registers[4][14]~q ),
	.datae(!\reg_file|registers[5][14]~q ),
	.dataf(!\reg_file|registers[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~8 .extended_lut = "off";
defparam \reg_file|Mux49~8 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_file|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N12
cyclonev_lcell_comb \reg_file|Mux49~5 (
// Equation(s):
// \reg_file|Mux49~5_combout  = ( \reg_file|registers[10][14]~q  & ( \reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][14]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][14]~q ))) ) ) 
// ) # ( !\reg_file|registers[10][14]~q  & ( \reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][14]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][14]~q )))) ) ) ) # ( \reg_file|registers[10][14]~q  & ( !\reg_file|registers[8][14]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][14]~q 
// ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][14]~q )))) ) ) ) # ( !\reg_file|registers[10][14]~q  & ( !\reg_file|registers[8][14]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][14]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[11][14]~q )))) ) ) )

	.dataa(!\reg_file|registers[11][14]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[9][14]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[10][14]~q ),
	.dataf(!\reg_file|registers[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~5 .extended_lut = "off";
defparam \reg_file|Mux49~5 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N42
cyclonev_lcell_comb \reg_file|Mux49~7 (
// Equation(s):
// \reg_file|Mux49~7_combout  = ( \reg_file|registers[14][14]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[15][14]~q ) ) ) ) # ( !\reg_file|registers[14][14]~q  & ( sinstruction_IFID[17] & ( (sinstruction_IFID[16] & 
// \reg_file|registers[15][14]~q ) ) ) ) # ( \reg_file|registers[14][14]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[12][14]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][14]~q )) ) ) ) # ( 
// !\reg_file|registers[14][14]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[12][14]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][14]~q )) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[13][14]~q ),
	.datac(!\reg_file|registers[12][14]~q ),
	.datad(!\reg_file|registers[15][14]~q ),
	.datae(!\reg_file|registers[14][14]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~7 .extended_lut = "off";
defparam \reg_file|Mux49~7 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \reg_file|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N18
cyclonev_lcell_comb \reg_file|Mux49~9 (
// Equation(s):
// \reg_file|Mux49~9_combout  = ( sinstruction_IFID[18] & ( \reg_file|Mux49~7_combout  & ( (\reg_file|Mux49~8_combout ) # (sinstruction_IFID[19]) ) ) ) # ( !sinstruction_IFID[18] & ( \reg_file|Mux49~7_combout  & ( (!sinstruction_IFID[19] & 
// (\reg_file|Mux49~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux49~5_combout ))) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|Mux49~7_combout  & ( (!sinstruction_IFID[19] & \reg_file|Mux49~8_combout ) ) ) ) # ( !sinstruction_IFID[18] & ( 
// !\reg_file|Mux49~7_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux49~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux49~5_combout ))) ) ) )

	.dataa(!\reg_file|Mux49~6_combout ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|Mux49~8_combout ),
	.datad(!\reg_file|Mux49~5_combout ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|Mux49~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~9 .extended_lut = "off";
defparam \reg_file|Mux49~9 .lut_mask = 64'h44770C0C44773F3F;
defparam \reg_file|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N12
cyclonev_lcell_comb \reg_file|Mux49~10 (
// Equation(s):
// \reg_file|Mux49~10_combout  = ( \reg_file|Mux49~4_combout  & ( \reg_file|Mux49~9_combout  ) ) # ( !\reg_file|Mux49~4_combout  & ( \reg_file|Mux49~9_combout  & ( !sinstruction_IFID[20] ) ) ) # ( \reg_file|Mux49~4_combout  & ( !\reg_file|Mux49~9_combout  & 
// ( sinstruction_IFID[20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sinstruction_IFID[20]),
	.datad(gnd),
	.datae(!\reg_file|Mux49~4_combout ),
	.dataf(!\reg_file|Mux49~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~10 .extended_lut = "off";
defparam \reg_file|Mux49~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_file|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N12
cyclonev_lcell_comb \reg_file|Mux48~3 (
// Equation(s):
// \reg_file|Mux48~3_combout  = ( sinstruction_IFID[19] & ( \reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[27][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[31][15]~q ))) ) ) ) # ( !sinstruction_IFID[19] & ( 
// \reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[18]) # (\reg_file|registers[23][15]~q ) ) ) ) # ( sinstruction_IFID[19] & ( !\reg_file|registers[19][15]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[27][15]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[31][15]~q ))) ) ) ) # ( !sinstruction_IFID[19] & ( !\reg_file|registers[19][15]~q  & ( (\reg_file|registers[23][15]~q  & sinstruction_IFID[18]) ) ) )

	.dataa(!\reg_file|registers[23][15]~q ),
	.datab(!\reg_file|registers[27][15]~q ),
	.datac(!\reg_file|registers[31][15]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!sinstruction_IFID[19]),
	.dataf(!\reg_file|registers[19][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~3 .extended_lut = "off";
defparam \reg_file|Mux48~3 .lut_mask = 64'h0055330FFF55330F;
defparam \reg_file|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N33
cyclonev_lcell_comb \reg_file|Mux48~1 (
// Equation(s):
// \reg_file|Mux48~1_combout  = ( \reg_file|registers[17][15]~q  & ( \reg_file|registers[21][15]~q  & ( (!sinstruction_IFID[19]) # ((!sinstruction_IFID[18] & (\reg_file|registers[25][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[29][15]~q )))) ) 
// ) ) # ( !\reg_file|registers[17][15]~q  & ( \reg_file|registers[21][15]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[25][15]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[29][15]~q ))))) ) ) ) # ( \reg_file|registers[17][15]~q  & ( !\reg_file|registers[21][15]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[25][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[29][15]~q ))))) ) ) ) # ( !\reg_file|registers[17][15]~q  & ( !\reg_file|registers[21][15]~q  & ( (sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[25][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[29][15]~q ))))) ) ) )

	.dataa(!\reg_file|registers[25][15]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[29][15]~q ),
	.datae(!\reg_file|registers[17][15]~q ),
	.dataf(!\reg_file|registers[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~1 .extended_lut = "off";
defparam \reg_file|Mux48~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_file|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N36
cyclonev_lcell_comb \reg_file|Mux48~2 (
// Equation(s):
// \reg_file|Mux48~2_combout  = ( \reg_file|registers[26][15]~q  & ( \reg_file|registers[30][15]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[18][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][15]~q )))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[26][15]~q  & ( \reg_file|registers[30][15]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][15]~q ))))) # (sinstruction_IFID[19] & 
// (sinstruction_IFID[18])) ) ) ) # ( \reg_file|registers[26][15]~q  & ( !\reg_file|registers[30][15]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][15]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][15]~q 
// ))))) # (sinstruction_IFID[19] & (!sinstruction_IFID[18])) ) ) ) # ( !\reg_file|registers[26][15]~q  & ( !\reg_file|registers[30][15]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][15]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[22][15]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[18][15]~q ),
	.datad(!\reg_file|registers[22][15]~q ),
	.datae(!\reg_file|registers[26][15]~q ),
	.dataf(!\reg_file|registers[30][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~2 .extended_lut = "off";
defparam \reg_file|Mux48~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y16_N0
cyclonev_lcell_comb \reg_file|Mux48~0 (
// Equation(s):
// \reg_file|Mux48~0_combout  = ( \reg_file|registers[28][15]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[20][15]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[28][15]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[20][15]~q ) ) ) ) # ( \reg_file|registers[28][15]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][15]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][15]~q )) ) ) ) # ( 
// !\reg_file|registers[28][15]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][15]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][15]~q )) ) ) )

	.dataa(!\reg_file|registers[24][15]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[16][15]~q ),
	.datad(!\reg_file|registers[20][15]~q ),
	.datae(!\reg_file|registers[28][15]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~0 .extended_lut = "off";
defparam \reg_file|Mux48~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \reg_file|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N48
cyclonev_lcell_comb \reg_file|Mux48~4 (
// Equation(s):
// \reg_file|Mux48~4_combout  = ( \reg_file|Mux48~2_combout  & ( \reg_file|Mux48~0_combout  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|Mux48~1_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux48~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux48~2_combout  & ( \reg_file|Mux48~0_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux48~1_combout ))) # (sinstruction_IFID[17] & 
// (\reg_file|Mux48~3_combout )))) ) ) ) # ( \reg_file|Mux48~2_combout  & ( !\reg_file|Mux48~0_combout  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux48~1_combout ))) # 
// (sinstruction_IFID[17] & (\reg_file|Mux48~3_combout )))) ) ) ) # ( !\reg_file|Mux48~2_combout  & ( !\reg_file|Mux48~0_combout  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux48~1_combout ))) # (sinstruction_IFID[17] & 
// (\reg_file|Mux48~3_combout )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|Mux48~3_combout ),
	.datac(!\reg_file|Mux48~1_combout ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|Mux48~2_combout ),
	.dataf(!\reg_file|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~4 .extended_lut = "off";
defparam \reg_file|Mux48~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg_file|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y16_N6
cyclonev_lcell_comb \reg_file|Mux48~6 (
// Equation(s):
// \reg_file|Mux48~6_combout  = ( \reg_file|registers[2][15]~q  & ( \reg_file|registers[1][15]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[0][15]~q ) # (sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # 
// (\reg_file|registers[3][15]~q ))) ) ) ) # ( !\reg_file|registers[2][15]~q  & ( \reg_file|registers[1][15]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[0][15]~q ) # (sinstruction_IFID[16])))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[3][15]~q  & (sinstruction_IFID[16]))) ) ) ) # ( \reg_file|registers[2][15]~q  & ( !\reg_file|registers[1][15]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16] & \reg_file|registers[0][15]~q )))) # (sinstruction_IFID[17] & 
// (((!sinstruction_IFID[16])) # (\reg_file|registers[3][15]~q ))) ) ) ) # ( !\reg_file|registers[2][15]~q  & ( !\reg_file|registers[1][15]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16] & \reg_file|registers[0][15]~q )))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[3][15]~q  & (sinstruction_IFID[16]))) ) ) )

	.dataa(!\reg_file|registers[3][15]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[0][15]~q ),
	.datae(!\reg_file|registers[2][15]~q ),
	.dataf(!\reg_file|registers[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~6 .extended_lut = "off";
defparam \reg_file|Mux48~6 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg_file|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N6
cyclonev_lcell_comb \reg_file|Mux48~8 (
// Equation(s):
// \reg_file|Mux48~8_combout  = ( \reg_file|registers[5][15]~q  & ( \reg_file|registers[6][15]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[4][15]~q ) # (sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # 
// (\reg_file|registers[7][15]~q ))) ) ) ) # ( !\reg_file|registers[5][15]~q  & ( \reg_file|registers[6][15]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16] & \reg_file|registers[4][15]~q )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) 
// # (\reg_file|registers[7][15]~q ))) ) ) ) # ( \reg_file|registers[5][15]~q  & ( !\reg_file|registers[6][15]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[4][15]~q ) # (sinstruction_IFID[16])))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[7][15]~q  & (sinstruction_IFID[16]))) ) ) ) # ( !\reg_file|registers[5][15]~q  & ( !\reg_file|registers[6][15]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16] & \reg_file|registers[4][15]~q )))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[7][15]~q  & (sinstruction_IFID[16]))) ) ) )

	.dataa(!\reg_file|registers[7][15]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[4][15]~q ),
	.datae(!\reg_file|registers[5][15]~q ),
	.dataf(!\reg_file|registers[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~8 .extended_lut = "off";
defparam \reg_file|Mux48~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N36
cyclonev_lcell_comb \reg_file|Mux48~5 (
// Equation(s):
// \reg_file|Mux48~5_combout  = ( \reg_file|registers[10][15]~q  & ( \reg_file|registers[9][15]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[8][15]~q )) # (sinstruction_IFID[17]))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17]) # 
// ((\reg_file|registers[11][15]~q )))) ) ) ) # ( !\reg_file|registers[10][15]~q  & ( \reg_file|registers[9][15]~q  & ( (!sinstruction_IFID[16] & (!sinstruction_IFID[17] & (\reg_file|registers[8][15]~q ))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17]) 
// # ((\reg_file|registers[11][15]~q )))) ) ) ) # ( \reg_file|registers[10][15]~q  & ( !\reg_file|registers[9][15]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[8][15]~q )) # (sinstruction_IFID[17]))) # (sinstruction_IFID[16] & 
// (sinstruction_IFID[17] & ((\reg_file|registers[11][15]~q )))) ) ) ) # ( !\reg_file|registers[10][15]~q  & ( !\reg_file|registers[9][15]~q  & ( (!sinstruction_IFID[16] & (!sinstruction_IFID[17] & (\reg_file|registers[8][15]~q ))) # (sinstruction_IFID[16] & 
// (sinstruction_IFID[17] & ((\reg_file|registers[11][15]~q )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[8][15]~q ),
	.datad(!\reg_file|registers[11][15]~q ),
	.datae(!\reg_file|registers[10][15]~q ),
	.dataf(!\reg_file|registers[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~5 .extended_lut = "off";
defparam \reg_file|Mux48~5 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_file|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y16_N48
cyclonev_lcell_comb \reg_file|Mux48~7 (
// Equation(s):
// \reg_file|Mux48~7_combout  = ( \reg_file|registers[14][15]~q  & ( \reg_file|registers[13][15]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[12][15]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16]) # 
// ((\reg_file|registers[15][15]~q )))) ) ) ) # ( !\reg_file|registers[14][15]~q  & ( \reg_file|registers[13][15]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[12][15]~q )) # (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & 
// (sinstruction_IFID[16] & (\reg_file|registers[15][15]~q ))) ) ) ) # ( \reg_file|registers[14][15]~q  & ( !\reg_file|registers[13][15]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & ((\reg_file|registers[12][15]~q )))) # (sinstruction_IFID[17] 
// & ((!sinstruction_IFID[16]) # ((\reg_file|registers[15][15]~q )))) ) ) ) # ( !\reg_file|registers[14][15]~q  & ( !\reg_file|registers[13][15]~q  & ( (!sinstruction_IFID[17] & (!sinstruction_IFID[16] & ((\reg_file|registers[12][15]~q )))) # 
// (sinstruction_IFID[17] & (sinstruction_IFID[16] & (\reg_file|registers[15][15]~q ))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[15][15]~q ),
	.datad(!\reg_file|registers[12][15]~q ),
	.datae(!\reg_file|registers[14][15]~q ),
	.dataf(!\reg_file|registers[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~7 .extended_lut = "off";
defparam \reg_file|Mux48~7 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N30
cyclonev_lcell_comb \reg_file|Mux48~9 (
// Equation(s):
// \reg_file|Mux48~9_combout  = ( \reg_file|Mux48~7_combout  & ( sinstruction_IFID[18] & ( (\reg_file|Mux48~8_combout ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|Mux48~7_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|Mux48~8_combout ) ) ) ) # ( \reg_file|Mux48~7_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux48~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux48~5_combout ))) ) ) ) # ( !\reg_file|Mux48~7_combout  & ( 
// !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux48~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux48~5_combout ))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|Mux48~6_combout ),
	.datac(!\reg_file|Mux48~8_combout ),
	.datad(!\reg_file|Mux48~5_combout ),
	.datae(!\reg_file|Mux48~7_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~9 .extended_lut = "off";
defparam \reg_file|Mux48~9 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg_file|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N54
cyclonev_lcell_comb \reg_file|Mux48~10 (
// Equation(s):
// \reg_file|Mux48~10_combout  = ( sinstruction_IFID[20] & ( \reg_file|Mux48~4_combout  ) ) # ( !sinstruction_IFID[20] & ( \reg_file|Mux48~9_combout  ) )

	.dataa(!\reg_file|Mux48~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux48~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sinstruction_IFID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~10 .extended_lut = "off";
defparam \reg_file|Mux48~10 .lut_mask = 64'h0F0F0F0F55555555;
defparam \reg_file|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N12
cyclonev_lcell_comb \reg_file|Mux47~8 (
// Equation(s):
// \reg_file|Mux47~8_combout  = ( sinstruction_IFID[16] & ( \reg_file|registers[6][16]~q  & ( (!sinstruction_IFID[17] & ((\reg_file|registers[5][16]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[7][16]~q )) ) ) ) # ( !sinstruction_IFID[16] & ( 
// \reg_file|registers[6][16]~q  & ( (\reg_file|registers[4][16]~q ) # (sinstruction_IFID[17]) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|registers[6][16]~q  & ( (!sinstruction_IFID[17] & ((\reg_file|registers[5][16]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[7][16]~q )) ) ) ) # ( !sinstruction_IFID[16] & ( !\reg_file|registers[6][16]~q  & ( (!sinstruction_IFID[17] & \reg_file|registers[4][16]~q ) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[7][16]~q ),
	.datac(!\reg_file|registers[5][16]~q ),
	.datad(!\reg_file|registers[4][16]~q ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|registers[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~8 .extended_lut = "off";
defparam \reg_file|Mux47~8 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \reg_file|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N6
cyclonev_lcell_comb \reg_file|Mux47~7 (
// Equation(s):
// \reg_file|Mux47~7_combout  = ( \reg_file|registers[14][16]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[15][16]~q ) ) ) ) # ( !\reg_file|registers[14][16]~q  & ( sinstruction_IFID[17] & ( (sinstruction_IFID[16] & 
// \reg_file|registers[15][16]~q ) ) ) ) # ( \reg_file|registers[14][16]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[12][16]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][16]~q )) ) ) ) # ( 
// !\reg_file|registers[14][16]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[12][16]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][16]~q )) ) ) )

	.dataa(!\reg_file|registers[13][16]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[12][16]~q ),
	.datad(!\reg_file|registers[15][16]~q ),
	.datae(!\reg_file|registers[14][16]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~7 .extended_lut = "off";
defparam \reg_file|Mux47~7 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \reg_file|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y17_N12
cyclonev_lcell_comb \reg_file|Mux47~5 (
// Equation(s):
// \reg_file|Mux47~5_combout  = ( \reg_file|registers[10][16]~q  & ( \reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[8][16]~q ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|registers[11][16]~q )))) ) ) ) # ( !\reg_file|registers[10][16]~q  & ( \reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[8][16]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((!sinstruction_IFID[17]) # (\reg_file|registers[11][16]~q )))) ) ) ) # ( \reg_file|registers[10][16]~q  & ( !\reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[8][16]~q ))) # 
// (sinstruction_IFID[16] & (((\reg_file|registers[11][16]~q  & sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[10][16]~q  & ( !\reg_file|registers[9][16]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[8][16]~q  & ((!sinstruction_IFID[17])))) 
// # (sinstruction_IFID[16] & (((\reg_file|registers[11][16]~q  & sinstruction_IFID[17])))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[8][16]~q ),
	.datac(!\reg_file|registers[11][16]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[10][16]~q ),
	.dataf(!\reg_file|registers[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~5 .extended_lut = "off";
defparam \reg_file|Mux47~5 .lut_mask = 64'h220522AF770577AF;
defparam \reg_file|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N30
cyclonev_lcell_comb \reg_file|Mux47~6 (
// Equation(s):
// \reg_file|Mux47~6_combout  = ( \reg_file|registers[2][16]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[3][16]~q ) ) ) ) # ( !\reg_file|registers[2][16]~q  & ( sinstruction_IFID[17] & ( (\reg_file|registers[3][16]~q  & 
// sinstruction_IFID[16]) ) ) ) # ( \reg_file|registers[2][16]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][16]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][16]~q ))) ) ) ) # ( !\reg_file|registers[2][16]~q  
// & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][16]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][16]~q ))) ) ) )

	.dataa(!\reg_file|registers[0][16]~q ),
	.datab(!\reg_file|registers[3][16]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[1][16]~q ),
	.datae(!\reg_file|registers[2][16]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~6 .extended_lut = "off";
defparam \reg_file|Mux47~6 .lut_mask = 64'h505F505F0303F3F3;
defparam \reg_file|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N6
cyclonev_lcell_comb \reg_file|Mux47~9 (
// Equation(s):
// \reg_file|Mux47~9_combout  = ( sinstruction_IFID[19] & ( \reg_file|Mux47~6_combout  & ( (!sinstruction_IFID[18] & ((\reg_file|Mux47~5_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux47~7_combout )) ) ) ) # ( !sinstruction_IFID[19] & ( 
// \reg_file|Mux47~6_combout  & ( (!sinstruction_IFID[18]) # (\reg_file|Mux47~8_combout ) ) ) ) # ( sinstruction_IFID[19] & ( !\reg_file|Mux47~6_combout  & ( (!sinstruction_IFID[18] & ((\reg_file|Mux47~5_combout ))) # (sinstruction_IFID[18] & 
// (\reg_file|Mux47~7_combout )) ) ) ) # ( !sinstruction_IFID[19] & ( !\reg_file|Mux47~6_combout  & ( (\reg_file|Mux47~8_combout  & sinstruction_IFID[18]) ) ) )

	.dataa(!\reg_file|Mux47~8_combout ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|Mux47~7_combout ),
	.datad(!\reg_file|Mux47~5_combout ),
	.datae(!sinstruction_IFID[19]),
	.dataf(!\reg_file|Mux47~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~9 .extended_lut = "off";
defparam \reg_file|Mux47~9 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg_file|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N36
cyclonev_lcell_comb \reg_file|Mux47~2 (
// Equation(s):
// \reg_file|Mux47~2_combout  = ( \reg_file|registers[26][16]~q  & ( \reg_file|registers[18][16]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|registers[22][16]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][16]~q ))) ) 
// ) ) # ( !\reg_file|registers[26][16]~q  & ( \reg_file|registers[18][16]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[22][16]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[30][16]~q )))) ) ) ) # ( \reg_file|registers[26][16]~q  & ( !\reg_file|registers[18][16]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[22][16]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][16]~q )))) ) ) ) # ( !\reg_file|registers[26][16]~q  & ( !\reg_file|registers[18][16]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[22][16]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][16]~q )))) ) ) )

	.dataa(!\reg_file|registers[30][16]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[22][16]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][16]~q ),
	.dataf(!\reg_file|registers[18][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~2 .extended_lut = "off";
defparam \reg_file|Mux47~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N54
cyclonev_lcell_comb \reg_file|Mux47~0 (
// Equation(s):
// \reg_file|Mux47~0_combout  = ( \reg_file|registers[28][16]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[20][16]~q ) ) ) ) # ( !\reg_file|registers[28][16]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[20][16]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[28][16]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[16][16]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[24][16]~q ))) ) ) ) # ( 
// !\reg_file|registers[28][16]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[16][16]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[24][16]~q ))) ) ) )

	.dataa(!\reg_file|registers[20][16]~q ),
	.datab(!\reg_file|registers[16][16]~q ),
	.datac(!\reg_file|registers[24][16]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[28][16]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~0 .extended_lut = "off";
defparam \reg_file|Mux47~0 .lut_mask = 64'h330F330F550055FF;
defparam \reg_file|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N54
cyclonev_lcell_comb \reg_file|Mux47~3 (
// Equation(s):
// \reg_file|Mux47~3_combout  = ( \reg_file|registers[31][16]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[27][16]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[31][16]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[27][16]~q ) ) ) ) # ( \reg_file|registers[31][16]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][16]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][16]~q ))) ) ) ) # ( 
// !\reg_file|registers[31][16]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][16]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][16]~q ))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[19][16]~q ),
	.datac(!\reg_file|registers[23][16]~q ),
	.datad(!\reg_file|registers[27][16]~q ),
	.datae(!\reg_file|registers[31][16]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~3 .extended_lut = "off";
defparam \reg_file|Mux47~3 .lut_mask = 64'h2727272700AA55FF;
defparam \reg_file|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N33
cyclonev_lcell_comb \reg_file|Mux47~1 (
// Equation(s):
// \reg_file|Mux47~1_combout  = ( \reg_file|registers[29][16]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[25][16]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[29][16]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[25][16]~q ) ) ) ) # ( \reg_file|registers[29][16]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][16]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][16]~q ))) ) ) ) # ( 
// !\reg_file|registers[29][16]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][16]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][16]~q ))) ) ) )

	.dataa(!\reg_file|registers[17][16]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[21][16]~q ),
	.datad(!\reg_file|registers[25][16]~q ),
	.datae(!\reg_file|registers[29][16]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~1 .extended_lut = "off";
defparam \reg_file|Mux47~1 .lut_mask = 64'h4747474700CC33FF;
defparam \reg_file|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N3
cyclonev_lcell_comb \reg_file|Mux47~4 (
// Equation(s):
// \reg_file|Mux47~4_combout  = ( \reg_file|Mux47~3_combout  & ( \reg_file|Mux47~1_combout  & ( ((!sinstruction_IFID[17] & ((\reg_file|Mux47~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux47~2_combout ))) # (sinstruction_IFID[16]) ) ) ) # ( 
// !\reg_file|Mux47~3_combout  & ( \reg_file|Mux47~1_combout  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux47~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux47~2_combout )))) # (sinstruction_IFID[16] & 
// (((!sinstruction_IFID[17])))) ) ) ) # ( \reg_file|Mux47~3_combout  & ( !\reg_file|Mux47~1_combout  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux47~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux47~2_combout )))) # 
// (sinstruction_IFID[16] & (((sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|Mux47~3_combout  & ( !\reg_file|Mux47~1_combout  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|Mux47~0_combout ))) # (sinstruction_IFID[17] & 
// (\reg_file|Mux47~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux47~2_combout ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux47~0_combout ),
	.datae(!\reg_file|Mux47~3_combout ),
	.dataf(!\reg_file|Mux47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~4 .extended_lut = "off";
defparam \reg_file|Mux47~4 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N12
cyclonev_lcell_comb \reg_file|Mux47~10 (
// Equation(s):
// \reg_file|Mux47~10_combout  = ( \reg_file|Mux47~4_combout  & ( (sinstruction_IFID[20]) # (\reg_file|Mux47~9_combout ) ) ) # ( !\reg_file|Mux47~4_combout  & ( (\reg_file|Mux47~9_combout  & !sinstruction_IFID[20]) ) )

	.dataa(!\reg_file|Mux47~9_combout ),
	.datab(gnd),
	.datac(!sinstruction_IFID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~10 .extended_lut = "off";
defparam \reg_file|Mux47~10 .lut_mask = 64'h505050505F5F5F5F;
defparam \reg_file|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N54
cyclonev_lcell_comb \reg_file|Mux46~1 (
// Equation(s):
// \reg_file|Mux46~1_combout  = ( \reg_file|registers[29][17]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][17]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[29][17]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[21][17]~q ) ) ) ) # ( \reg_file|registers[29][17]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][17]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][17]~q )) ) ) ) # ( 
// !\reg_file|registers[29][17]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][17]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][17]~q )) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[21][17]~q ),
	.datac(!\reg_file|registers[25][17]~q ),
	.datad(!\reg_file|registers[17][17]~q ),
	.datae(!\reg_file|registers[29][17]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~1 .extended_lut = "off";
defparam \reg_file|Mux46~1 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N24
cyclonev_lcell_comb \reg_file|Mux46~2 (
// Equation(s):
// \reg_file|Mux46~2_combout  = ( \reg_file|registers[26][17]~q  & ( \reg_file|registers[22][17]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[18][17]~q )))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|registers[30][17]~q ))) ) ) ) # ( !\reg_file|registers[26][17]~q  & ( \reg_file|registers[22][17]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[18][17]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((!sinstruction_IFID[19])) # (\reg_file|registers[30][17]~q ))) ) ) ) # ( \reg_file|registers[26][17]~q  & ( !\reg_file|registers[22][17]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[18][17]~q )))) # 
// (sinstruction_IFID[18] & (\reg_file|registers[30][17]~q  & ((sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[26][17]~q  & ( !\reg_file|registers[22][17]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[18][17]~q  & 
// !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|registers[30][17]~q  & ((sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[30][17]~q ),
	.datab(!\reg_file|registers[18][17]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][17]~q ),
	.dataf(!\reg_file|registers[22][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~2 .extended_lut = "off";
defparam \reg_file|Mux46~2 .lut_mask = 64'h300530F53F053FF5;
defparam \reg_file|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N48
cyclonev_lcell_comb \reg_file|Mux46~3 (
// Equation(s):
// \reg_file|Mux46~3_combout  = ( \reg_file|registers[27][17]~q  & ( \reg_file|registers[31][17]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][17]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[27][17]~q  & ( \reg_file|registers[31][17]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][17]~q )))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[27][17]~q  & ( !\reg_file|registers[31][17]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[23][17]~q )))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[27][17]~q  & ( !\reg_file|registers[31][17]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// ((\reg_file|registers[19][17]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][17]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[23][17]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[19][17]~q ),
	.datae(!\reg_file|registers[27][17]~q ),
	.dataf(!\reg_file|registers[31][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~3 .extended_lut = "off";
defparam \reg_file|Mux46~3 .lut_mask = 64'h02A252F207A757F7;
defparam \reg_file|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N48
cyclonev_lcell_comb \reg_file|Mux46~0 (
// Equation(s):
// \reg_file|Mux46~0_combout  = ( \reg_file|registers[28][17]~q  & ( \reg_file|registers[24][17]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[16][17]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][17]~q )))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[28][17]~q  & ( \reg_file|registers[24][17]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[16][17]~q ))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[20][17]~q 
// )))) ) ) ) # ( \reg_file|registers[28][17]~q  & ( !\reg_file|registers[24][17]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[16][17]~q  & (!sinstruction_IFID[19]))) # (sinstruction_IFID[18] & (((\reg_file|registers[20][17]~q ) # 
// (sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[28][17]~q  & ( !\reg_file|registers[24][17]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[16][17]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][17]~q 
// ))))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[16][17]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[20][17]~q ),
	.datae(!\reg_file|registers[28][17]~q ),
	.dataf(!\reg_file|registers[24][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~0 .extended_lut = "off";
defparam \reg_file|Mux46~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_file|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N15
cyclonev_lcell_comb \reg_file|Mux46~4 (
// Equation(s):
// \reg_file|Mux46~4_combout  = ( \reg_file|Mux46~0_combout  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|Mux46~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux46~3_combout ))) ) ) ) # ( !\reg_file|Mux46~0_combout  & ( 
// sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|Mux46~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux46~3_combout ))) ) ) ) # ( \reg_file|Mux46~0_combout  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # 
// (\reg_file|Mux46~2_combout ) ) ) ) # ( !\reg_file|Mux46~0_combout  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17] & \reg_file|Mux46~2_combout ) ) ) )

	.dataa(!\reg_file|Mux46~1_combout ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|Mux46~2_combout ),
	.datad(!\reg_file|Mux46~3_combout ),
	.datae(!\reg_file|Mux46~0_combout ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~4 .extended_lut = "off";
defparam \reg_file|Mux46~4 .lut_mask = 64'h0303CFCF44774477;
defparam \reg_file|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N30
cyclonev_lcell_comb \reg_file|Mux46~6 (
// Equation(s):
// \reg_file|Mux46~6_combout  = ( \reg_file|registers[2][17]~q  & ( \reg_file|registers[3][17]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[0][17]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][17]~q )))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][17]~q  & ( \reg_file|registers[3][17]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][17]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][17]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][17]~q  & ( !\reg_file|registers[3][17]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][17]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][17]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[2][17]~q  & ( !\reg_file|registers[3][17]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][17]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[1][17]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[0][17]~q ),
	.datac(!\reg_file|registers[1][17]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[2][17]~q ),
	.dataf(!\reg_file|registers[3][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~6 .extended_lut = "off";
defparam \reg_file|Mux46~6 .lut_mask = 64'h220A770A225F775F;
defparam \reg_file|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N0
cyclonev_lcell_comb \reg_file|Mux46~5 (
// Equation(s):
// \reg_file|Mux46~5_combout  = ( \reg_file|registers[10][17]~q  & ( \reg_file|registers[8][17]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][17]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][17]~q ))) ) ) 
// ) # ( !\reg_file|registers[10][17]~q  & ( \reg_file|registers[8][17]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[9][17]~q )))) # (sinstruction_IFID[17] & (\reg_file|registers[11][17]~q  & ((sinstruction_IFID[16])))) 
// ) ) ) # ( \reg_file|registers[10][17]~q  & ( !\reg_file|registers[8][17]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[9][17]~q  & sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[11][17]~q 
// ))) ) ) ) # ( !\reg_file|registers[10][17]~q  & ( !\reg_file|registers[8][17]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][17]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][17]~q )))) ) ) )

	.dataa(!\reg_file|registers[11][17]~q ),
	.datab(!\reg_file|registers[9][17]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][17]~q ),
	.dataf(!\reg_file|registers[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~5 .extended_lut = "off";
defparam \reg_file|Mux46~5 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N36
cyclonev_lcell_comb \reg_file|Mux46~8 (
// Equation(s):
// \reg_file|Mux46~8_combout  = ( \reg_file|registers[5][17]~q  & ( \reg_file|registers[7][17]~q  & ( ((!sinstruction_IFID[17] & (\reg_file|registers[4][17]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][17]~q )))) # (sinstruction_IFID[16]) ) ) ) # 
// ( !\reg_file|registers[5][17]~q  & ( \reg_file|registers[7][17]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][17]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][17]~q ))))) # (sinstruction_IFID[16] & 
// (((sinstruction_IFID[17])))) ) ) ) # ( \reg_file|registers[5][17]~q  & ( !\reg_file|registers[7][17]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][17]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][17]~q 
// ))))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[5][17]~q  & ( !\reg_file|registers[7][17]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][17]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[6][17]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[4][17]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[6][17]~q ),
	.datae(!\reg_file|registers[5][17]~q ),
	.dataf(!\reg_file|registers[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~8 .extended_lut = "off";
defparam \reg_file|Mux46~8 .lut_mask = 64'h202A707A252F757F;
defparam \reg_file|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y19_N42
cyclonev_lcell_comb \reg_file|Mux46~7 (
// Equation(s):
// \reg_file|Mux46~7_combout  = ( sinstruction_IFID[17] & ( \reg_file|registers[12][17]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[14][17]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[15][17]~q )) ) ) ) # ( !sinstruction_IFID[17] & ( 
// \reg_file|registers[12][17]~q  & ( (!sinstruction_IFID[16]) # (\reg_file|registers[13][17]~q ) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|registers[12][17]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[14][17]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[15][17]~q )) ) ) ) # ( !sinstruction_IFID[17] & ( !\reg_file|registers[12][17]~q  & ( (sinstruction_IFID[16] & \reg_file|registers[13][17]~q ) ) ) )

	.dataa(!\reg_file|registers[15][17]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[13][17]~q ),
	.datad(!\reg_file|registers[14][17]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|registers[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~7 .extended_lut = "off";
defparam \reg_file|Mux46~7 .lut_mask = 64'h030311DDCFCF11DD;
defparam \reg_file|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N36
cyclonev_lcell_comb \reg_file|Mux46~9 (
// Equation(s):
// \reg_file|Mux46~9_combout  = ( \reg_file|Mux46~8_combout  & ( \reg_file|Mux46~7_combout  & ( ((!sinstruction_IFID[19] & (\reg_file|Mux46~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux46~5_combout )))) # (sinstruction_IFID[18]) ) ) ) # ( 
// !\reg_file|Mux46~8_combout  & ( \reg_file|Mux46~7_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|Mux46~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux46~5_combout ))))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19])))) ) ) ) # ( \reg_file|Mux46~8_combout  & ( !\reg_file|Mux46~7_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|Mux46~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux46~5_combout ))))) # 
// (sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|Mux46~8_combout  & ( !\reg_file|Mux46~7_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|Mux46~6_combout )) # (sinstruction_IFID[19] & 
// ((\reg_file|Mux46~5_combout ))))) ) ) )

	.dataa(!\reg_file|Mux46~6_combout ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|Mux46~5_combout ),
	.datae(!\reg_file|Mux46~8_combout ),
	.dataf(!\reg_file|Mux46~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~9 .extended_lut = "off";
defparam \reg_file|Mux46~9 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N36
cyclonev_lcell_comb \reg_file|Mux46~10 (
// Equation(s):
// \reg_file|Mux46~10_combout  = ( \reg_file|Mux46~9_combout  & ( sinstruction_IFID[20] & ( \reg_file|Mux46~4_combout  ) ) ) # ( !\reg_file|Mux46~9_combout  & ( sinstruction_IFID[20] & ( \reg_file|Mux46~4_combout  ) ) ) # ( \reg_file|Mux46~9_combout  & ( 
// !sinstruction_IFID[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux46~4_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux46~9_combout ),
	.dataf(!sinstruction_IFID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~10 .extended_lut = "off";
defparam \reg_file|Mux46~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \reg_file|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N54
cyclonev_lcell_comb \reg_file|Mux45~1 (
// Equation(s):
// \reg_file|Mux45~1_combout  = ( \reg_file|registers[29][18]~q  & ( \reg_file|registers[21][18]~q  & ( ((!sinstruction_IFID[19] & ((\reg_file|registers[17][18]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][18]~q ))) # (sinstruction_IFID[18]) ) ) 
// ) # ( !\reg_file|registers[29][18]~q  & ( \reg_file|registers[21][18]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[17][18]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][18]~q )))) # (sinstruction_IFID[18] & 
// (((!sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[29][18]~q  & ( !\reg_file|registers[21][18]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[17][18]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[25][18]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[29][18]~q  & ( !\reg_file|registers[21][18]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[17][18]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][18]~q )))) ) ) )

	.dataa(!\reg_file|registers[25][18]~q ),
	.datab(!\reg_file|registers[17][18]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[29][18]~q ),
	.dataf(!\reg_file|registers[21][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~1 .extended_lut = "off";
defparam \reg_file|Mux45~1 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N57
cyclonev_lcell_comb \reg_file|Mux45~0 (
// Equation(s):
// \reg_file|Mux45~0_combout  = ( \reg_file|registers[24][18]~q  & ( \reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[16][18]~q )) # (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # 
// ((\reg_file|registers[28][18]~q )))) ) ) ) # ( !\reg_file|registers[24][18]~q  & ( \reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[16][18]~q )) # (sinstruction_IFID[18]))) # (sinstruction_IFID[19] & 
// (sinstruction_IFID[18] & ((\reg_file|registers[28][18]~q )))) ) ) ) # ( \reg_file|registers[24][18]~q  & ( !\reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[19] & (!sinstruction_IFID[18] & (\reg_file|registers[16][18]~q ))) # (sinstruction_IFID[19] 
// & ((!sinstruction_IFID[18]) # ((\reg_file|registers[28][18]~q )))) ) ) ) # ( !\reg_file|registers[24][18]~q  & ( !\reg_file|registers[20][18]~q  & ( (!sinstruction_IFID[19] & (!sinstruction_IFID[18] & (\reg_file|registers[16][18]~q ))) # 
// (sinstruction_IFID[19] & (sinstruction_IFID[18] & ((\reg_file|registers[28][18]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[16][18]~q ),
	.datad(!\reg_file|registers[28][18]~q ),
	.datae(!\reg_file|registers[24][18]~q ),
	.dataf(!\reg_file|registers[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~0 .extended_lut = "off";
defparam \reg_file|Mux45~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N54
cyclonev_lcell_comb \reg_file|Mux45~2 (
// Equation(s):
// \reg_file|Mux45~2_combout  = ( \reg_file|registers[26][18]~q  & ( \reg_file|registers[18][18]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & (\reg_file|registers[22][18]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][18]~q )))) ) 
// ) ) # ( !\reg_file|registers[26][18]~q  & ( \reg_file|registers[18][18]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[22][18]~q )) # (sinstruction_IFID[19] & 
// ((\reg_file|registers[30][18]~q ))))) ) ) ) # ( \reg_file|registers[26][18]~q  & ( !\reg_file|registers[18][18]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// (\reg_file|registers[22][18]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][18]~q ))))) ) ) ) # ( !\reg_file|registers[26][18]~q  & ( !\reg_file|registers[18][18]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// (\reg_file|registers[22][18]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][18]~q ))))) ) ) )

	.dataa(!\reg_file|registers[22][18]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[30][18]~q ),
	.datae(!\reg_file|registers[26][18]~q ),
	.dataf(!\reg_file|registers[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~2 .extended_lut = "off";
defparam \reg_file|Mux45~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N42
cyclonev_lcell_comb \reg_file|Mux45~3 (
// Equation(s):
// \reg_file|Mux45~3_combout  = ( \reg_file|registers[27][18]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[31][18]~q ) ) ) ) # ( !\reg_file|registers[27][18]~q  & ( sinstruction_IFID[19] & ( (sinstruction_IFID[18] & 
// \reg_file|registers[31][18]~q ) ) ) ) # ( \reg_file|registers[27][18]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][18]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][18]~q ))) ) ) ) # ( 
// !\reg_file|registers[27][18]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][18]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][18]~q ))) ) ) )

	.dataa(!\reg_file|registers[19][18]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[23][18]~q ),
	.datad(!\reg_file|registers[31][18]~q ),
	.datae(!\reg_file|registers[27][18]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~3 .extended_lut = "off";
defparam \reg_file|Mux45~3 .lut_mask = 64'h474747470033CCFF;
defparam \reg_file|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N12
cyclonev_lcell_comb \reg_file|Mux45~4 (
// Equation(s):
// \reg_file|Mux45~4_combout  = ( \reg_file|Mux45~2_combout  & ( \reg_file|Mux45~3_combout  & ( ((!sinstruction_IFID[16] & ((\reg_file|Mux45~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux45~1_combout ))) # (sinstruction_IFID[17]) ) ) ) # ( 
// !\reg_file|Mux45~2_combout  & ( \reg_file|Mux45~3_combout  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux45~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux45~1_combout )))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|Mux45~2_combout  & ( !\reg_file|Mux45~3_combout  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux45~0_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux45~1_combout )))) # 
// (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|Mux45~2_combout  & ( !\reg_file|Mux45~3_combout  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux45~0_combout ))) # (sinstruction_IFID[16] & 
// (\reg_file|Mux45~1_combout )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|Mux45~1_combout ),
	.datac(!\reg_file|Mux45~0_combout ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|Mux45~2_combout ),
	.dataf(!\reg_file|Mux45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~4 .extended_lut = "off";
defparam \reg_file|Mux45~4 .lut_mask = 64'h0A225F220A775F77;
defparam \reg_file|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N42
cyclonev_lcell_comb \reg_file|Mux45~6 (
// Equation(s):
// \reg_file|Mux45~6_combout  = ( \reg_file|registers[2][18]~q  & ( \reg_file|registers[1][18]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][18]~q ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # 
// (\reg_file|registers[3][18]~q )))) ) ) ) # ( !\reg_file|registers[2][18]~q  & ( \reg_file|registers[1][18]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][18]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17]) 
// # (\reg_file|registers[3][18]~q )))) ) ) ) # ( \reg_file|registers[2][18]~q  & ( !\reg_file|registers[1][18]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][18]~q ))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[3][18]~q  & sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[2][18]~q  & ( !\reg_file|registers[1][18]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][18]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((\reg_file|registers[3][18]~q  & sinstruction_IFID[17])))) ) ) )

	.dataa(!\reg_file|registers[0][18]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[3][18]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][18]~q ),
	.dataf(!\reg_file|registers[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~6 .extended_lut = "off";
defparam \reg_file|Mux45~6 .lut_mask = 64'h440344CF770377CF;
defparam \reg_file|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N12
cyclonev_lcell_comb \reg_file|Mux45~8 (
// Equation(s):
// \reg_file|Mux45~8_combout  = ( sinstruction_IFID[17] & ( \reg_file|registers[4][18]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[6][18]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][18]~q )) ) ) ) # ( !sinstruction_IFID[17] & ( 
// \reg_file|registers[4][18]~q  & ( (!sinstruction_IFID[16]) # (\reg_file|registers[5][18]~q ) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|registers[4][18]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[6][18]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[7][18]~q )) ) ) ) # ( !sinstruction_IFID[17] & ( !\reg_file|registers[4][18]~q  & ( (sinstruction_IFID[16] & \reg_file|registers[5][18]~q ) ) ) )

	.dataa(!\reg_file|registers[7][18]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[6][18]~q ),
	.datad(!\reg_file|registers[5][18]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|registers[4][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~8 .extended_lut = "off";
defparam \reg_file|Mux45~8 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \reg_file|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N54
cyclonev_lcell_comb \reg_file|Mux45~5 (
// Equation(s):
// \reg_file|Mux45~5_combout  = ( \reg_file|registers[10][18]~q  & ( \reg_file|registers[9][18]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[8][18]~q ))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # 
// (\reg_file|registers[11][18]~q )))) ) ) ) # ( !\reg_file|registers[10][18]~q  & ( \reg_file|registers[9][18]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[8][18]~q ))) # (sinstruction_IFID[17] & 
// (((\reg_file|registers[11][18]~q  & sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[10][18]~q  & ( !\reg_file|registers[9][18]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[8][18]~q  & ((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] 
// & (((!sinstruction_IFID[16]) # (\reg_file|registers[11][18]~q )))) ) ) ) # ( !\reg_file|registers[10][18]~q  & ( !\reg_file|registers[9][18]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[8][18]~q  & ((!sinstruction_IFID[16])))) # 
// (sinstruction_IFID[17] & (((\reg_file|registers[11][18]~q  & sinstruction_IFID[16])))) ) ) )

	.dataa(!\reg_file|registers[8][18]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[11][18]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][18]~q ),
	.dataf(!\reg_file|registers[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~5 .extended_lut = "off";
defparam \reg_file|Mux45~5 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_file|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N48
cyclonev_lcell_comb \reg_file|Mux45~7 (
// Equation(s):
// \reg_file|Mux45~7_combout  = ( \reg_file|registers[14][18]~q  & ( \reg_file|registers[15][18]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[12][18]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][18]~q )))) # (sinstruction_IFID[17]) ) ) 
// ) # ( !\reg_file|registers[14][18]~q  & ( \reg_file|registers[15][18]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][18]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][18]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[14][18]~q  & ( !\reg_file|registers[15][18]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][18]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][18]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[14][18]~q  & ( !\reg_file|registers[15][18]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][18]~q )) # 
// (sinstruction_IFID[16] & ((\reg_file|registers[13][18]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[12][18]~q ),
	.datac(!\reg_file|registers[13][18]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][18]~q ),
	.dataf(!\reg_file|registers[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~7 .extended_lut = "off";
defparam \reg_file|Mux45~7 .lut_mask = 64'h220A770A225F775F;
defparam \reg_file|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N36
cyclonev_lcell_comb \reg_file|Mux45~9 (
// Equation(s):
// \reg_file|Mux45~9_combout  = ( \reg_file|Mux45~7_combout  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|Mux45~8_combout ) ) ) ) # ( !\reg_file|Mux45~7_combout  & ( sinstruction_IFID[18] & ( (\reg_file|Mux45~8_combout  & 
// !sinstruction_IFID[19]) ) ) ) # ( \reg_file|Mux45~7_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux45~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux45~5_combout ))) ) ) ) # ( !\reg_file|Mux45~7_combout  & ( 
// !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux45~6_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux45~5_combout ))) ) ) )

	.dataa(!\reg_file|Mux45~6_combout ),
	.datab(!\reg_file|Mux45~8_combout ),
	.datac(!\reg_file|Mux45~5_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux45~7_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~9 .extended_lut = "off";
defparam \reg_file|Mux45~9 .lut_mask = 64'h550F550F330033FF;
defparam \reg_file|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N21
cyclonev_lcell_comb \reg_file|Mux45~10 (
// Equation(s):
// \reg_file|Mux45~10_combout  = ( \reg_file|Mux45~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux45~4_combout ) ) ) # ( !\reg_file|Mux45~9_combout  & ( (\reg_file|Mux45~4_combout  & sinstruction_IFID[20]) ) )

	.dataa(!\reg_file|Mux45~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!sinstruction_IFID[20]),
	.datae(!\reg_file|Mux45~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~10 .extended_lut = "off";
defparam \reg_file|Mux45~10 .lut_mask = 64'h0055FF550055FF55;
defparam \reg_file|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y20_N18
cyclonev_lcell_comb \reg_file|Mux44~0 (
// Equation(s):
// \reg_file|Mux44~0_combout  = ( \reg_file|registers[28][19]~q  & ( \reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[20][19]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # 
// (\reg_file|registers[24][19]~q ))) ) ) ) # ( !\reg_file|registers[28][19]~q  & ( \reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[20][19]~q )))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[24][19]~q  & (!sinstruction_IFID[18]))) ) ) ) # ( \reg_file|registers[28][19]~q  & ( !\reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[20][19]~q )))) # (sinstruction_IFID[19] 
// & (((sinstruction_IFID[18])) # (\reg_file|registers[24][19]~q ))) ) ) ) # ( !\reg_file|registers[28][19]~q  & ( !\reg_file|registers[16][19]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[20][19]~q )))) # 
// (sinstruction_IFID[19] & (\reg_file|registers[24][19]~q  & (!sinstruction_IFID[18]))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[24][19]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[20][19]~q ),
	.datae(!\reg_file|registers[28][19]~q ),
	.dataf(!\reg_file|registers[16][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~0 .extended_lut = "off";
defparam \reg_file|Mux44~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg_file|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N9
cyclonev_lcell_comb \reg_file|Mux44~2 (
// Equation(s):
// \reg_file|Mux44~2_combout  = ( \reg_file|registers[26][19]~q  & ( \reg_file|registers[18][19]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|registers[22][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][19]~q ))) ) 
// ) ) # ( !\reg_file|registers[26][19]~q  & ( \reg_file|registers[18][19]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[22][19]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[30][19]~q )))) ) ) ) # ( \reg_file|registers[26][19]~q  & ( !\reg_file|registers[18][19]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[22][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][19]~q )))) ) ) ) # ( !\reg_file|registers[26][19]~q  & ( !\reg_file|registers[18][19]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[22][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][19]~q )))) ) ) )

	.dataa(!\reg_file|registers[30][19]~q ),
	.datab(!\reg_file|registers[22][19]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][19]~q ),
	.dataf(!\reg_file|registers[18][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~2 .extended_lut = "off";
defparam \reg_file|Mux44~2 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N12
cyclonev_lcell_comb \reg_file|Mux44~3 (
// Equation(s):
// \reg_file|Mux44~3_combout  = ( sinstruction_IFID[18] & ( \reg_file|registers[31][19]~q  & ( (\reg_file|registers[23][19]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !sinstruction_IFID[18] & ( \reg_file|registers[31][19]~q  & ( (!sinstruction_IFID[19] & 
// ((\reg_file|registers[19][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[27][19]~q )) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|registers[31][19]~q  & ( (!sinstruction_IFID[19] & \reg_file|registers[23][19]~q ) ) ) ) # ( 
// !sinstruction_IFID[18] & ( !\reg_file|registers[31][19]~q  & ( (!sinstruction_IFID[19] & ((\reg_file|registers[19][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[27][19]~q )) ) ) )

	.dataa(!\reg_file|registers[27][19]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[23][19]~q ),
	.datad(!\reg_file|registers[19][19]~q ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|registers[31][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~3 .extended_lut = "off";
defparam \reg_file|Mux44~3 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \reg_file|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N48
cyclonev_lcell_comb \reg_file|Mux44~1 (
// Equation(s):
// \reg_file|Mux44~1_combout  = ( \reg_file|registers[29][19]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][19]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[29][19]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[21][19]~q ) ) ) ) # ( \reg_file|registers[29][19]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][19]~q )) ) ) ) # ( 
// !\reg_file|registers[29][19]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][19]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][19]~q )) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[21][19]~q ),
	.datac(!\reg_file|registers[25][19]~q ),
	.datad(!\reg_file|registers[17][19]~q ),
	.datae(!\reg_file|registers[29][19]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~1 .extended_lut = "off";
defparam \reg_file|Mux44~1 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y19_N57
cyclonev_lcell_comb \reg_file|Mux44~4 (
// Equation(s):
// \reg_file|Mux44~4_combout  = ( \reg_file|Mux44~3_combout  & ( \reg_file|Mux44~1_combout  & ( ((!sinstruction_IFID[17] & (\reg_file|Mux44~0_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux44~2_combout )))) # (sinstruction_IFID[16]) ) ) ) # ( 
// !\reg_file|Mux44~3_combout  & ( \reg_file|Mux44~1_combout  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|Mux44~0_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux44~2_combout ))))) # (sinstruction_IFID[16] & 
// (((!sinstruction_IFID[17])))) ) ) ) # ( \reg_file|Mux44~3_combout  & ( !\reg_file|Mux44~1_combout  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|Mux44~0_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux44~2_combout ))))) # 
// (sinstruction_IFID[16] & (((sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|Mux44~3_combout  & ( !\reg_file|Mux44~1_combout  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|Mux44~0_combout )) # (sinstruction_IFID[17] & 
// ((\reg_file|Mux44~2_combout ))))) ) ) )

	.dataa(!\reg_file|Mux44~0_combout ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|Mux44~2_combout ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|Mux44~3_combout ),
	.dataf(!\reg_file|Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~4 .extended_lut = "off";
defparam \reg_file|Mux44~4 .lut_mask = 64'h440C443F770C773F;
defparam \reg_file|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N54
cyclonev_lcell_comb \reg_file|Mux44~7 (
// Equation(s):
// \reg_file|Mux44~7_combout  = ( \reg_file|registers[14][19]~q  & ( \reg_file|registers[15][19]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[12][19]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][19]~q )))) # (sinstruction_IFID[17]) ) ) 
// ) # ( !\reg_file|registers[14][19]~q  & ( \reg_file|registers[15][19]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][19]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[13][19]~q 
// )))) ) ) ) # ( \reg_file|registers[14][19]~q  & ( !\reg_file|registers[15][19]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[12][19]~q ))) # (sinstruction_IFID[16] & (((\reg_file|registers[13][19]~q  & 
// !sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|registers[14][19]~q  & ( !\reg_file|registers[15][19]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][19]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][19]~q 
// ))))) ) ) )

	.dataa(!\reg_file|registers[12][19]~q ),
	.datab(!\reg_file|registers[13][19]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[14][19]~q ),
	.dataf(!\reg_file|registers[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~7 .extended_lut = "off";
defparam \reg_file|Mux44~7 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N0
cyclonev_lcell_comb \reg_file|Mux44~5 (
// Equation(s):
// \reg_file|Mux44~5_combout  = ( \reg_file|registers[8][19]~q  & ( \reg_file|registers[10][19]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[9][19]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][19]~q )))) ) ) 
// ) # ( !\reg_file|registers[8][19]~q  & ( \reg_file|registers[10][19]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][19]~q  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[11][19]~q )))) 
// ) ) ) # ( \reg_file|registers[8][19]~q  & ( !\reg_file|registers[10][19]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[9][19]~q ))) # (sinstruction_IFID[17] & (((\reg_file|registers[11][19]~q  & 
// sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[8][19]~q  & ( !\reg_file|registers[10][19]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[9][19]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][19]~q 
// ))))) ) ) )

	.dataa(!\reg_file|registers[9][19]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[11][19]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[8][19]~q ),
	.dataf(!\reg_file|registers[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~5 .extended_lut = "off";
defparam \reg_file|Mux44~5 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_file|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y16_N39
cyclonev_lcell_comb \reg_file|Mux44~8 (
// Equation(s):
// \reg_file|Mux44~8_combout  = ( \reg_file|registers[5][19]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[6][19]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][19]~q )) ) ) ) # ( !\reg_file|registers[5][19]~q  & 
// ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[6][19]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][19]~q )) ) ) ) # ( \reg_file|registers[5][19]~q  & ( !sinstruction_IFID[17] & ( (sinstruction_IFID[16]) # 
// (\reg_file|registers[4][19]~q ) ) ) ) # ( !\reg_file|registers[5][19]~q  & ( !sinstruction_IFID[17] & ( (\reg_file|registers[4][19]~q  & !sinstruction_IFID[16]) ) ) )

	.dataa(!\reg_file|registers[7][19]~q ),
	.datab(!\reg_file|registers[4][19]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[6][19]~q ),
	.datae(!\reg_file|registers[5][19]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~8 .extended_lut = "off";
defparam \reg_file|Mux44~8 .lut_mask = 64'h30303F3F05F505F5;
defparam \reg_file|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N36
cyclonev_lcell_comb \reg_file|Mux44~6 (
// Equation(s):
// \reg_file|Mux44~6_combout  = ( \reg_file|registers[2][19]~q  & ( \reg_file|registers[1][19]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[0][19]~q )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # 
// (\reg_file|registers[3][19]~q ))) ) ) ) # ( !\reg_file|registers[2][19]~q  & ( \reg_file|registers[1][19]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[0][19]~q )))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[3][19]~q  & ((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][19]~q  & ( !\reg_file|registers[1][19]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[0][19]~q  & !sinstruction_IFID[16])))) # (sinstruction_IFID[17] & 
// (((!sinstruction_IFID[16])) # (\reg_file|registers[3][19]~q ))) ) ) ) # ( !\reg_file|registers[2][19]~q  & ( !\reg_file|registers[1][19]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[0][19]~q  & !sinstruction_IFID[16])))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[3][19]~q  & ((sinstruction_IFID[16])))) ) ) )

	.dataa(!\reg_file|registers[3][19]~q ),
	.datab(!\reg_file|registers[0][19]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[2][19]~q ),
	.dataf(!\reg_file|registers[1][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~6 .extended_lut = "off";
defparam \reg_file|Mux44~6 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N51
cyclonev_lcell_comb \reg_file|Mux44~9 (
// Equation(s):
// \reg_file|Mux44~9_combout  = ( sinstruction_IFID[18] & ( \reg_file|Mux44~6_combout  & ( (!sinstruction_IFID[19] & ((\reg_file|Mux44~8_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux44~7_combout )) ) ) ) # ( !sinstruction_IFID[18] & ( 
// \reg_file|Mux44~6_combout  & ( (!sinstruction_IFID[19]) # (\reg_file|Mux44~5_combout ) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|Mux44~6_combout  & ( (!sinstruction_IFID[19] & ((\reg_file|Mux44~8_combout ))) # (sinstruction_IFID[19] & 
// (\reg_file|Mux44~7_combout )) ) ) ) # ( !sinstruction_IFID[18] & ( !\reg_file|Mux44~6_combout  & ( (\reg_file|Mux44~5_combout  & sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|Mux44~7_combout ),
	.datab(!\reg_file|Mux44~5_combout ),
	.datac(!\reg_file|Mux44~8_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|Mux44~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~9 .extended_lut = "off";
defparam \reg_file|Mux44~9 .lut_mask = 64'h00330F55FF330F55;
defparam \reg_file|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y19_N12
cyclonev_lcell_comb \reg_file|Mux44~10 (
// Equation(s):
// \reg_file|Mux44~10_combout  = ( \reg_file|Mux44~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux44~4_combout ) ) ) # ( !\reg_file|Mux44~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux44~4_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux44~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~10 .extended_lut = "off";
defparam \reg_file|Mux44~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N36
cyclonev_lcell_comb \reg_file|Mux43~8 (
// Equation(s):
// \reg_file|Mux43~8_combout  = ( \reg_file|registers[5][20]~q  & ( \reg_file|registers[4][20]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & ((\reg_file|registers[6][20]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][20]~q ))) ) ) ) 
// # ( !\reg_file|registers[5][20]~q  & ( \reg_file|registers[4][20]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|registers[6][20]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[7][20]~q  & ((sinstruction_IFID[17])))) ) ) 
// ) # ( \reg_file|registers[5][20]~q  & ( !\reg_file|registers[4][20]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[6][20]~q  & sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|registers[7][20]~q ))) ) 
// ) ) # ( !\reg_file|registers[5][20]~q  & ( !\reg_file|registers[4][20]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[6][20]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][20]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][20]~q ),
	.datab(!\reg_file|registers[6][20]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][20]~q ),
	.dataf(!\reg_file|registers[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~8 .extended_lut = "off";
defparam \reg_file|Mux43~8 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N54
cyclonev_lcell_comb \reg_file|Mux43~6 (
// Equation(s):
// \reg_file|Mux43~6_combout  = ( \reg_file|registers[2][20]~q  & ( \reg_file|registers[1][20]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[0][20]~q ))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # 
// (\reg_file|registers[3][20]~q )))) ) ) ) # ( !\reg_file|registers[2][20]~q  & ( \reg_file|registers[1][20]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[0][20]~q ))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16] 
// & \reg_file|registers[3][20]~q )))) ) ) ) # ( \reg_file|registers[2][20]~q  & ( !\reg_file|registers[1][20]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[0][20]~q  & (!sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) 
// # (\reg_file|registers[3][20]~q )))) ) ) ) # ( !\reg_file|registers[2][20]~q  & ( !\reg_file|registers[1][20]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[0][20]~q  & (!sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16] 
// & \reg_file|registers[3][20]~q )))) ) ) )

	.dataa(!\reg_file|registers[0][20]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[3][20]~q ),
	.datae(!\reg_file|registers[2][20]~q ),
	.dataf(!\reg_file|registers[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~6 .extended_lut = "off";
defparam \reg_file|Mux43~6 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg_file|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N33
cyclonev_lcell_comb \reg_file|Mux43~7 (
// Equation(s):
// \reg_file|Mux43~7_combout  = ( \reg_file|registers[14][20]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[13][20]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][20]~q )) ) ) ) # ( !\reg_file|registers[14][20]~q 
//  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[13][20]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][20]~q )) ) ) ) # ( \reg_file|registers[14][20]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[12][20]~q ) ) ) ) # ( !\reg_file|registers[14][20]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[12][20]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[12][20]~q ),
	.datab(!\reg_file|registers[15][20]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[13][20]~q ),
	.datae(!\reg_file|registers[14][20]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~7 .extended_lut = "off";
defparam \reg_file|Mux43~7 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg_file|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N48
cyclonev_lcell_comb \reg_file|Mux43~5 (
// Equation(s):
// \reg_file|Mux43~5_combout  = ( \reg_file|registers[10][20]~q  & ( \reg_file|registers[11][20]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[8][20]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][20]~q )))) # (sinstruction_IFID[17]) ) ) ) 
// # ( !\reg_file|registers[10][20]~q  & ( \reg_file|registers[11][20]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][20]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][20]~q ))))) # (sinstruction_IFID[17] & 
// (sinstruction_IFID[16])) ) ) ) # ( \reg_file|registers[10][20]~q  & ( !\reg_file|registers[11][20]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][20]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][20]~q ))))) 
// # (sinstruction_IFID[17] & (!sinstruction_IFID[16])) ) ) ) # ( !\reg_file|registers[10][20]~q  & ( !\reg_file|registers[11][20]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][20]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[9][20]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[8][20]~q ),
	.datad(!\reg_file|registers[9][20]~q ),
	.datae(!\reg_file|registers[10][20]~q ),
	.dataf(!\reg_file|registers[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~5 .extended_lut = "off";
defparam \reg_file|Mux43~5 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y18_N54
cyclonev_lcell_comb \reg_file|Mux43~9 (
// Equation(s):
// \reg_file|Mux43~9_combout  = ( sinstruction_IFID[19] & ( \reg_file|Mux43~5_combout  & ( (!sinstruction_IFID[18]) # (\reg_file|Mux43~7_combout ) ) ) ) # ( !sinstruction_IFID[19] & ( \reg_file|Mux43~5_combout  & ( (!sinstruction_IFID[18] & 
// ((\reg_file|Mux43~6_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux43~8_combout )) ) ) ) # ( sinstruction_IFID[19] & ( !\reg_file|Mux43~5_combout  & ( (sinstruction_IFID[18] & \reg_file|Mux43~7_combout ) ) ) ) # ( !sinstruction_IFID[19] & ( 
// !\reg_file|Mux43~5_combout  & ( (!sinstruction_IFID[18] & ((\reg_file|Mux43~6_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux43~8_combout )) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|Mux43~8_combout ),
	.datac(!\reg_file|Mux43~6_combout ),
	.datad(!\reg_file|Mux43~7_combout ),
	.datae(!sinstruction_IFID[19]),
	.dataf(!\reg_file|Mux43~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~9 .extended_lut = "off";
defparam \reg_file|Mux43~9 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \reg_file|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N54
cyclonev_lcell_comb \reg_file|Mux43~3 (
// Equation(s):
// \reg_file|Mux43~3_combout  = ( \reg_file|registers[27][20]~q  & ( \reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][20]~q ) # (sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|registers[31][20]~q ))) ) ) ) # ( !\reg_file|registers[27][20]~q  & ( \reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[19][20]~q )))) # (sinstruction_IFID[18] & 
// (((!sinstruction_IFID[19])) # (\reg_file|registers[31][20]~q ))) ) ) ) # ( \reg_file|registers[27][20]~q  & ( !\reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][20]~q ) # (sinstruction_IFID[19])))) # 
// (sinstruction_IFID[18] & (\reg_file|registers[31][20]~q  & (sinstruction_IFID[19]))) ) ) ) # ( !\reg_file|registers[27][20]~q  & ( !\reg_file|registers[23][20]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[19][20]~q )))) 
// # (sinstruction_IFID[18] & (\reg_file|registers[31][20]~q  & (sinstruction_IFID[19]))) ) ) )

	.dataa(!\reg_file|registers[31][20]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[19][20]~q ),
	.datae(!\reg_file|registers[27][20]~q ),
	.dataf(!\reg_file|registers[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~3 .extended_lut = "off";
defparam \reg_file|Mux43~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N51
cyclonev_lcell_comb \reg_file|Mux43~0 (
// Equation(s):
// \reg_file|Mux43~0_combout  = ( \reg_file|registers[28][20]~q  & ( \reg_file|registers[20][20]~q  & ( ((!sinstruction_IFID[19] & ((\reg_file|registers[16][20]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][20]~q ))) # (sinstruction_IFID[18]) ) ) 
// ) # ( !\reg_file|registers[28][20]~q  & ( \reg_file|registers[20][20]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18]) # (\reg_file|registers[16][20]~q )))) # (sinstruction_IFID[19] & (\reg_file|registers[24][20]~q  & 
// ((!sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[28][20]~q  & ( !\reg_file|registers[20][20]~q  & ( (!sinstruction_IFID[19] & (((\reg_file|registers[16][20]~q  & !sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # 
// (\reg_file|registers[24][20]~q ))) ) ) ) # ( !\reg_file|registers[28][20]~q  & ( !\reg_file|registers[20][20]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[16][20]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[24][20]~q )))) ) ) )

	.dataa(!\reg_file|registers[24][20]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[16][20]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[28][20]~q ),
	.dataf(!\reg_file|registers[20][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~0 .extended_lut = "off";
defparam \reg_file|Mux43~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg_file|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N48
cyclonev_lcell_comb \reg_file|Mux43~1 (
// Equation(s):
// \reg_file|Mux43~1_combout  = ( \reg_file|registers[29][20]~q  & ( \reg_file|registers[25][20]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[17][20]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][20]~q )))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[29][20]~q  & ( \reg_file|registers[25][20]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[17][20]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][20]~q ))))) # (sinstruction_IFID[19] & 
// (((!sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[29][20]~q  & ( !\reg_file|registers[25][20]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[17][20]~q )) # (sinstruction_IFID[18] & 
// ((\reg_file|registers[21][20]~q ))))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[29][20]~q  & ( !\reg_file|registers[25][20]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// (\reg_file|registers[17][20]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][20]~q ))))) ) ) )

	.dataa(!\reg_file|registers[17][20]~q ),
	.datab(!\reg_file|registers[21][20]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[29][20]~q ),
	.dataf(!\reg_file|registers[25][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~1 .extended_lut = "off";
defparam \reg_file|Mux43~1 .lut_mask = 64'h5030503F5F305F3F;
defparam \reg_file|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y18_N48
cyclonev_lcell_comb \reg_file|Mux43~2 (
// Equation(s):
// \reg_file|Mux43~2_combout  = ( \reg_file|registers[26][20]~q  & ( \reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[18][20]~q ))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # 
// (\reg_file|registers[30][20]~q )))) ) ) ) # ( !\reg_file|registers[26][20]~q  & ( \reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[18][20]~q ))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18] & \reg_file|registers[30][20]~q )))) ) ) ) # ( \reg_file|registers[26][20]~q  & ( !\reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[18][20]~q  & (!sinstruction_IFID[18]))) # (sinstruction_IFID[19] 
// & (((!sinstruction_IFID[18]) # (\reg_file|registers[30][20]~q )))) ) ) ) # ( !\reg_file|registers[26][20]~q  & ( !\reg_file|registers[22][20]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[18][20]~q  & (!sinstruction_IFID[18]))) # 
// (sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[30][20]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[18][20]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[30][20]~q ),
	.datae(!\reg_file|registers[26][20]~q ),
	.dataf(!\reg_file|registers[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~2 .extended_lut = "off";
defparam \reg_file|Mux43~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_file|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N6
cyclonev_lcell_comb \reg_file|Mux43~4 (
// Equation(s):
// \reg_file|Mux43~4_combout  = ( sinstruction_IFID[17] & ( \reg_file|Mux43~2_combout  & ( (!sinstruction_IFID[16]) # (\reg_file|Mux43~3_combout ) ) ) ) # ( !sinstruction_IFID[17] & ( \reg_file|Mux43~2_combout  & ( (!sinstruction_IFID[16] & 
// (\reg_file|Mux43~0_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux43~1_combout ))) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|Mux43~2_combout  & ( (\reg_file|Mux43~3_combout  & sinstruction_IFID[16]) ) ) ) # ( !sinstruction_IFID[17] & ( 
// !\reg_file|Mux43~2_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux43~0_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux43~1_combout ))) ) ) )

	.dataa(!\reg_file|Mux43~3_combout ),
	.datab(!\reg_file|Mux43~0_combout ),
	.datac(!\reg_file|Mux43~1_combout ),
	.datad(!sinstruction_IFID[16]),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|Mux43~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~4 .extended_lut = "off";
defparam \reg_file|Mux43~4 .lut_mask = 64'h330F0055330FFF55;
defparam \reg_file|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N27
cyclonev_lcell_comb \reg_file|Mux43~10 (
// Equation(s):
// \reg_file|Mux43~10_combout  = ( \reg_file|Mux43~4_combout  & ( (\reg_file|Mux43~9_combout ) # (sinstruction_IFID[20]) ) ) # ( !\reg_file|Mux43~4_combout  & ( (!sinstruction_IFID[20] & \reg_file|Mux43~9_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux43~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~10 .extended_lut = "off";
defparam \reg_file|Mux43~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_file|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N30
cyclonev_lcell_comb \reg_file|Mux42~0 (
// Equation(s):
// \reg_file|Mux42~0_combout  = ( \reg_file|registers[28][21]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[20][21]~q ) ) ) ) # ( !\reg_file|registers[28][21]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[20][21]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[28][21]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][21]~q )) ) ) ) # ( 
// !\reg_file|registers[28][21]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][21]~q )) ) ) )

	.dataa(!\reg_file|registers[24][21]~q ),
	.datab(!\reg_file|registers[20][21]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[16][21]~q ),
	.datae(!\reg_file|registers[28][21]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~0 .extended_lut = "off";
defparam \reg_file|Mux42~0 .lut_mask = 64'h05F505F530303F3F;
defparam \reg_file|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N0
cyclonev_lcell_comb \reg_file|Mux42~1 (
// Equation(s):
// \reg_file|Mux42~1_combout  = ( \reg_file|registers[29][21]~q  & ( \reg_file|registers[25][21]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[17][21]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[21][21]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[29][21]~q  & ( \reg_file|registers[25][21]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[17][21]~q )))) # (sinstruction_IFID[18] & (\reg_file|registers[21][21]~q  & 
// ((!sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[29][21]~q  & ( !\reg_file|registers[25][21]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[17][21]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[21][21]~q ))) ) ) ) # ( !\reg_file|registers[29][21]~q  & ( !\reg_file|registers[25][21]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[17][21]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[21][21]~q )))) ) ) )

	.dataa(!\reg_file|registers[21][21]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[17][21]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[29][21]~q ),
	.dataf(!\reg_file|registers[25][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~1 .extended_lut = "off";
defparam \reg_file|Mux42~1 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg_file|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y17_N42
cyclonev_lcell_comb \reg_file|Mux42~2 (
// Equation(s):
// \reg_file|Mux42~2_combout  = ( \reg_file|registers[26][21]~q  & ( \reg_file|registers[18][21]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|registers[22][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][21]~q ))) ) 
// ) ) # ( !\reg_file|registers[26][21]~q  & ( \reg_file|registers[18][21]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[22][21]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[30][21]~q )))) ) ) ) # ( \reg_file|registers[26][21]~q  & ( !\reg_file|registers[18][21]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[22][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][21]~q )))) ) ) ) # ( !\reg_file|registers[26][21]~q  & ( !\reg_file|registers[18][21]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & 
// ((\reg_file|registers[22][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[30][21]~q )))) ) ) )

	.dataa(!\reg_file|registers[30][21]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[22][21]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][21]~q ),
	.dataf(!\reg_file|registers[18][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~2 .extended_lut = "off";
defparam \reg_file|Mux42~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N18
cyclonev_lcell_comb \reg_file|Mux42~3 (
// Equation(s):
// \reg_file|Mux42~3_combout  = ( \reg_file|registers[27][21]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][21]~q )) ) ) ) # ( !\reg_file|registers[27][21]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][21]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][21]~q )) ) ) ) # ( \reg_file|registers[27][21]~q  & ( !sinstruction_IFID[18] & ( 
// (\reg_file|registers[19][21]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[27][21]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & \reg_file|registers[19][21]~q ) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[31][21]~q ),
	.datac(!\reg_file|registers[23][21]~q ),
	.datad(!\reg_file|registers[19][21]~q ),
	.datae(!\reg_file|registers[27][21]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~3 .extended_lut = "off";
defparam \reg_file|Mux42~3 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \reg_file|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N21
cyclonev_lcell_comb \reg_file|Mux42~4 (
// Equation(s):
// \reg_file|Mux42~4_combout  = ( \reg_file|Mux42~3_combout  & ( sinstruction_IFID[17] & ( (\reg_file|Mux42~2_combout ) # (sinstruction_IFID[16]) ) ) ) # ( !\reg_file|Mux42~3_combout  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & 
// \reg_file|Mux42~2_combout ) ) ) ) # ( \reg_file|Mux42~3_combout  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|Mux42~0_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux42~1_combout ))) ) ) ) # ( !\reg_file|Mux42~3_combout  & ( 
// !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|Mux42~0_combout )) # (sinstruction_IFID[16] & ((\reg_file|Mux42~1_combout ))) ) ) )

	.dataa(!\reg_file|Mux42~0_combout ),
	.datab(!\reg_file|Mux42~1_combout ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|Mux42~2_combout ),
	.datae(!\reg_file|Mux42~3_combout ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~4 .extended_lut = "off";
defparam \reg_file|Mux42~4 .lut_mask = 64'h5353535300F00FFF;
defparam \reg_file|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N12
cyclonev_lcell_comb \reg_file|Mux42~8 (
// Equation(s):
// \reg_file|Mux42~8_combout  = ( \reg_file|registers[5][21]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # (\reg_file|registers[7][21]~q ) ) ) ) # ( !\reg_file|registers[5][21]~q  & ( sinstruction_IFID[16] & ( (sinstruction_IFID[17] & 
// \reg_file|registers[7][21]~q ) ) ) ) # ( \reg_file|registers[5][21]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[4][21]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][21]~q )) ) ) ) # ( 
// !\reg_file|registers[5][21]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[4][21]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][21]~q )) ) ) )

	.dataa(!\reg_file|registers[6][21]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[7][21]~q ),
	.datad(!\reg_file|registers[4][21]~q ),
	.datae(!\reg_file|registers[5][21]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~8 .extended_lut = "off";
defparam \reg_file|Mux42~8 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \reg_file|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y20_N48
cyclonev_lcell_comb \reg_file|Mux42~5 (
// Equation(s):
// \reg_file|Mux42~5_combout  = ( \reg_file|registers[10][21]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][21]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][21]~q )) ) ) ) # ( !\reg_file|registers[10][21]~q  
// & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][21]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][21]~q )) ) ) ) # ( \reg_file|registers[10][21]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[8][21]~q ) ) ) ) # ( !\reg_file|registers[10][21]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[8][21]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[8][21]~q ),
	.datab(!\reg_file|registers[11][21]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[9][21]~q ),
	.datae(!\reg_file|registers[10][21]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~5 .extended_lut = "off";
defparam \reg_file|Mux42~5 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg_file|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N3
cyclonev_lcell_comb \reg_file|Mux42~7 (
// Equation(s):
// \reg_file|Mux42~7_combout  = ( \reg_file|registers[12][21]~q  & ( \reg_file|registers[14][21]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[13][21]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][21]~q ))) ) 
// ) ) # ( !\reg_file|registers[12][21]~q  & ( \reg_file|registers[14][21]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[13][21]~q  & sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[15][21]~q 
// ))) ) ) ) # ( \reg_file|registers[12][21]~q  & ( !\reg_file|registers[14][21]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[13][21]~q )))) # (sinstruction_IFID[17] & (\reg_file|registers[15][21]~q  & 
// ((sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[12][21]~q  & ( !\reg_file|registers[14][21]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[13][21]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[15][21]~q 
// )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[15][21]~q ),
	.datac(!\reg_file|registers[13][21]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[12][21]~q ),
	.dataf(!\reg_file|registers[14][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~7 .extended_lut = "off";
defparam \reg_file|Mux42~7 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_file|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N18
cyclonev_lcell_comb \reg_file|Mux42~6 (
// Equation(s):
// \reg_file|Mux42~6_combout  = ( \reg_file|registers[2][21]~q  & ( \reg_file|registers[3][21]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][21]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][21]~q ))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][21]~q  & ( \reg_file|registers[3][21]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[0][21]~q  & !sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[1][21]~q ))) ) ) ) 
// # ( \reg_file|registers[2][21]~q  & ( !\reg_file|registers[3][21]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[0][21]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[1][21]~q  & ((!sinstruction_IFID[17])))) ) ) 
// ) # ( !\reg_file|registers[2][21]~q  & ( !\reg_file|registers[3][21]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][21]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][21]~q )))) ) ) )

	.dataa(!\reg_file|registers[1][21]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[0][21]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][21]~q ),
	.dataf(!\reg_file|registers[3][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~6 .extended_lut = "off";
defparam \reg_file|Mux42~6 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_file|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y19_N24
cyclonev_lcell_comb \reg_file|Mux42~9 (
// Equation(s):
// \reg_file|Mux42~9_combout  = ( \reg_file|Mux42~6_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux42~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux42~7_combout ))) ) ) ) # ( !\reg_file|Mux42~6_combout  & ( 
// sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux42~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux42~7_combout ))) ) ) ) # ( \reg_file|Mux42~6_combout  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19]) # 
// (\reg_file|Mux42~5_combout ) ) ) ) # ( !\reg_file|Mux42~6_combout  & ( !sinstruction_IFID[18] & ( (\reg_file|Mux42~5_combout  & sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|Mux42~8_combout ),
	.datab(!\reg_file|Mux42~5_combout ),
	.datac(!\reg_file|Mux42~7_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux42~6_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~9 .extended_lut = "off";
defparam \reg_file|Mux42~9 .lut_mask = 64'h0033FF33550F550F;
defparam \reg_file|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y19_N21
cyclonev_lcell_comb \reg_file|Mux42~10 (
// Equation(s):
// \reg_file|Mux42~10_combout  = ( \reg_file|Mux42~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux42~4_combout ) ) ) # ( !\reg_file|Mux42~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux42~4_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|Mux42~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux42~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~10 .extended_lut = "off";
defparam \reg_file|Mux42~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \reg_file|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N18
cyclonev_lcell_comb \reg_file|Mux41~5 (
// Equation(s):
// \reg_file|Mux41~5_combout  = ( \reg_file|registers[10][22]~q  & ( \reg_file|registers[11][22]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[8][22]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][22]~q )))) # (sinstruction_IFID[17]) ) ) ) 
// # ( !\reg_file|registers[10][22]~q  & ( \reg_file|registers[11][22]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][22]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][22]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[10][22]~q  & ( !\reg_file|registers[11][22]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][22]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][22]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[10][22]~q  & ( !\reg_file|registers[11][22]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][22]~q )) # (sinstruction_IFID[16] 
// & ((\reg_file|registers[9][22]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[8][22]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[9][22]~q ),
	.datae(!\reg_file|registers[10][22]~q ),
	.dataf(!\reg_file|registers[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~5 .extended_lut = "off";
defparam \reg_file|Mux41~5 .lut_mask = 64'h202A707A252F757F;
defparam \reg_file|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N18
cyclonev_lcell_comb \reg_file|Mux41~6 (
// Equation(s):
// \reg_file|Mux41~6_combout  = ( \reg_file|registers[2][22]~q  & ( \reg_file|registers[3][22]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[0][22]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][22]~q )))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][22]~q  & ( \reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][22]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][22]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][22]~q  & ( !\reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][22]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][22]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[2][22]~q  & ( !\reg_file|registers[3][22]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][22]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[1][22]~q ))))) ) ) )

	.dataa(!\reg_file|registers[0][22]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[1][22]~q ),
	.datae(!\reg_file|registers[2][22]~q ),
	.dataf(!\reg_file|registers[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~6 .extended_lut = "off";
defparam \reg_file|Mux41~6 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y14_N36
cyclonev_lcell_comb \reg_file|Mux41~8 (
// Equation(s):
// \reg_file|Mux41~8_combout  = ( sinstruction_IFID[17] & ( \reg_file|registers[7][22]~q  & ( (\reg_file|registers[6][22]~q ) # (sinstruction_IFID[16]) ) ) ) # ( !sinstruction_IFID[17] & ( \reg_file|registers[7][22]~q  & ( (!sinstruction_IFID[16] & 
// ((\reg_file|registers[4][22]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[5][22]~q )) ) ) ) # ( sinstruction_IFID[17] & ( !\reg_file|registers[7][22]~q  & ( (!sinstruction_IFID[16] & \reg_file|registers[6][22]~q ) ) ) ) # ( !sinstruction_IFID[17] 
// & ( !\reg_file|registers[7][22]~q  & ( (!sinstruction_IFID[16] & ((\reg_file|registers[4][22]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[5][22]~q )) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[6][22]~q ),
	.datac(!\reg_file|registers[5][22]~q ),
	.datad(!\reg_file|registers[4][22]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!\reg_file|registers[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~8 .extended_lut = "off";
defparam \reg_file|Mux41~8 .lut_mask = 64'h05AF222205AF7777;
defparam \reg_file|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N6
cyclonev_lcell_comb \reg_file|Mux41~7 (
// Equation(s):
// \reg_file|Mux41~7_combout  = ( \reg_file|registers[14][22]~q  & ( \reg_file|registers[13][22]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[12][22]~q ) # (sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # 
// (\reg_file|registers[15][22]~q ))) ) ) ) # ( !\reg_file|registers[14][22]~q  & ( \reg_file|registers[13][22]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[12][22]~q )))) # (sinstruction_IFID[16] & 
// (((!sinstruction_IFID[17])) # (\reg_file|registers[15][22]~q ))) ) ) ) # ( \reg_file|registers[14][22]~q  & ( !\reg_file|registers[13][22]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[12][22]~q ) # (sinstruction_IFID[17])))) # 
// (sinstruction_IFID[16] & (\reg_file|registers[15][22]~q  & (sinstruction_IFID[17]))) ) ) ) # ( !\reg_file|registers[14][22]~q  & ( !\reg_file|registers[13][22]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[12][22]~q )))) 
// # (sinstruction_IFID[16] & (\reg_file|registers[15][22]~q  & (sinstruction_IFID[17]))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[15][22]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[12][22]~q ),
	.datae(!\reg_file|registers[14][22]~q ),
	.dataf(!\reg_file|registers[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~7 .extended_lut = "off";
defparam \reg_file|Mux41~7 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_file|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N48
cyclonev_lcell_comb \reg_file|Mux41~9 (
// Equation(s):
// \reg_file|Mux41~9_combout  = ( \reg_file|Mux41~8_combout  & ( \reg_file|Mux41~7_combout  & ( ((!sinstruction_IFID[19] & ((\reg_file|Mux41~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux41~5_combout ))) # (sinstruction_IFID[18]) ) ) ) # ( 
// !\reg_file|Mux41~8_combout  & ( \reg_file|Mux41~7_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux41~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux41~5_combout )))) # (sinstruction_IFID[18] & 
// (((sinstruction_IFID[19])))) ) ) ) # ( \reg_file|Mux41~8_combout  & ( !\reg_file|Mux41~7_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux41~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux41~5_combout )))) # 
// (sinstruction_IFID[18] & (((!sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|Mux41~8_combout  & ( !\reg_file|Mux41~7_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux41~6_combout ))) # (sinstruction_IFID[19] & 
// (\reg_file|Mux41~5_combout )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|Mux41~5_combout ),
	.datac(!\reg_file|Mux41~6_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux41~8_combout ),
	.dataf(!\reg_file|Mux41~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~9 .extended_lut = "off";
defparam \reg_file|Mux41~9 .lut_mask = 64'h0A225F220A775F77;
defparam \reg_file|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N30
cyclonev_lcell_comb \reg_file|Mux41~0 (
// Equation(s):
// \reg_file|Mux41~0_combout  = ( \reg_file|registers[28][22]~q  & ( \reg_file|registers[20][22]~q  & ( ((!sinstruction_IFID[19] & (\reg_file|registers[16][22]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[24][22]~q )))) # (sinstruction_IFID[18]) ) ) 
// ) # ( !\reg_file|registers[28][22]~q  & ( \reg_file|registers[20][22]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[16][22]~q ))) # (sinstruction_IFID[19] & (((\reg_file|registers[24][22]~q  & 
// !sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[28][22]~q  & ( !\reg_file|registers[20][22]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[16][22]~q  & ((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18]) # 
// (\reg_file|registers[24][22]~q )))) ) ) ) # ( !\reg_file|registers[28][22]~q  & ( !\reg_file|registers[20][22]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[16][22]~q )) # (sinstruction_IFID[19] & 
// ((\reg_file|registers[24][22]~q ))))) ) ) )

	.dataa(!\reg_file|registers[16][22]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[24][22]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[28][22]~q ),
	.dataf(!\reg_file|registers[20][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~0 .extended_lut = "off";
defparam \reg_file|Mux41~0 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_file|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N6
cyclonev_lcell_comb \reg_file|Mux41~1 (
// Equation(s):
// \reg_file|Mux41~1_combout  = ( \reg_file|registers[29][22]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[21][22]~q ) ) ) ) # ( !\reg_file|registers[29][22]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][22]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[29][22]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][22]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][22]~q )) ) ) ) # ( 
// !\reg_file|registers[29][22]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][22]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][22]~q )) ) ) )

	.dataa(!\reg_file|registers[25][22]~q ),
	.datab(!\reg_file|registers[17][22]~q ),
	.datac(!\reg_file|registers[21][22]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[29][22]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~1 .extended_lut = "off";
defparam \reg_file|Mux41~1 .lut_mask = 64'h335533550F000FFF;
defparam \reg_file|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N18
cyclonev_lcell_comb \reg_file|Mux41~3 (
// Equation(s):
// \reg_file|Mux41~3_combout  = ( \reg_file|registers[27][22]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][22]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][22]~q )) ) ) ) # ( !\reg_file|registers[27][22]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][22]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][22]~q )) ) ) ) # ( \reg_file|registers[27][22]~q  & ( !sinstruction_IFID[18] & ( 
// (\reg_file|registers[19][22]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[27][22]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & \reg_file|registers[19][22]~q ) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[31][22]~q ),
	.datac(!\reg_file|registers[19][22]~q ),
	.datad(!\reg_file|registers[23][22]~q ),
	.datae(!\reg_file|registers[27][22]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~3 .extended_lut = "off";
defparam \reg_file|Mux41~3 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \reg_file|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N54
cyclonev_lcell_comb \reg_file|Mux41~2 (
// Equation(s):
// \reg_file|Mux41~2_combout  = ( sinstruction_IFID[18] & ( \reg_file|registers[30][22]~q  & ( (\reg_file|registers[22][22]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !sinstruction_IFID[18] & ( \reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[19] & 
// ((\reg_file|registers[18][22]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[26][22]~q )) ) ) ) # ( sinstruction_IFID[18] & ( !\reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[19] & \reg_file|registers[22][22]~q ) ) ) ) # ( 
// !sinstruction_IFID[18] & ( !\reg_file|registers[30][22]~q  & ( (!sinstruction_IFID[19] & ((\reg_file|registers[18][22]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[26][22]~q )) ) ) )

	.dataa(!\reg_file|registers[26][22]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[18][22]~q ),
	.datad(!\reg_file|registers[22][22]~q ),
	.datae(!sinstruction_IFID[18]),
	.dataf(!\reg_file|registers[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~2 .extended_lut = "off";
defparam \reg_file|Mux41~2 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \reg_file|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N33
cyclonev_lcell_comb \reg_file|Mux41~4 (
// Equation(s):
// \reg_file|Mux41~4_combout  = ( \reg_file|Mux41~2_combout  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|Mux41~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux41~3_combout ))) ) ) ) # ( !\reg_file|Mux41~2_combout  & ( 
// sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|Mux41~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux41~3_combout ))) ) ) ) # ( \reg_file|Mux41~2_combout  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|Mux41~0_combout ) ) ) ) # ( !\reg_file|Mux41~2_combout  & ( !sinstruction_IFID[16] & ( (\reg_file|Mux41~0_combout  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|Mux41~0_combout ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|Mux41~1_combout ),
	.datad(!\reg_file|Mux41~3_combout ),
	.datae(!\reg_file|Mux41~2_combout ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~4 .extended_lut = "off";
defparam \reg_file|Mux41~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg_file|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y13_N18
cyclonev_lcell_comb \reg_file|Mux41~10 (
// Equation(s):
// \reg_file|Mux41~10_combout  = ( \reg_file|Mux41~4_combout  & ( sinstruction_IFID[20] ) ) # ( \reg_file|Mux41~4_combout  & ( !sinstruction_IFID[20] & ( \reg_file|Mux41~9_combout  ) ) ) # ( !\reg_file|Mux41~4_combout  & ( !sinstruction_IFID[20] & ( 
// \reg_file|Mux41~9_combout  ) ) )

	.dataa(!\reg_file|Mux41~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux41~4_combout ),
	.dataf(!sinstruction_IFID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~10 .extended_lut = "off";
defparam \reg_file|Mux41~10 .lut_mask = 64'h555555550000FFFF;
defparam \reg_file|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N30
cyclonev_lcell_comb \reg_file|Mux40~2 (
// Equation(s):
// \reg_file|Mux40~2_combout  = ( \reg_file|registers[26][23]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[30][23]~q ) ) ) ) # ( !\reg_file|registers[26][23]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[30][23]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[26][23]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][23]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][23]~q )) ) ) ) # ( 
// !\reg_file|registers[26][23]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][23]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][23]~q )) ) ) )

	.dataa(!\reg_file|registers[30][23]~q ),
	.datab(!\reg_file|registers[22][23]~q ),
	.datac(!\reg_file|registers[18][23]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[26][23]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~2 .extended_lut = "off";
defparam \reg_file|Mux40~2 .lut_mask = 64'h0F330F330055FF55;
defparam \reg_file|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N48
cyclonev_lcell_comb \reg_file|Mux40~0 (
// Equation(s):
// \reg_file|Mux40~0_combout  = ( \reg_file|registers[28][23]~q  & ( \reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[20][23]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # 
// (\reg_file|registers[24][23]~q ))) ) ) ) # ( !\reg_file|registers[28][23]~q  & ( \reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[20][23]~q )))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[24][23]~q  & (!sinstruction_IFID[18]))) ) ) ) # ( \reg_file|registers[28][23]~q  & ( !\reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[20][23]~q )))) # (sinstruction_IFID[19] 
// & (((sinstruction_IFID[18])) # (\reg_file|registers[24][23]~q ))) ) ) ) # ( !\reg_file|registers[28][23]~q  & ( !\reg_file|registers[16][23]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[20][23]~q )))) # 
// (sinstruction_IFID[19] & (\reg_file|registers[24][23]~q  & (!sinstruction_IFID[18]))) ) ) )

	.dataa(!\reg_file|registers[24][23]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[20][23]~q ),
	.datae(!\reg_file|registers[28][23]~q ),
	.dataf(!\reg_file|registers[16][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~0 .extended_lut = "off";
defparam \reg_file|Mux40~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg_file|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N21
cyclonev_lcell_comb \reg_file|Mux40~3 (
// Equation(s):
// \reg_file|Mux40~3_combout  = ( \reg_file|registers[27][23]~q  & ( \reg_file|registers[31][23]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[19][23]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][23]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[27][23]~q  & ( \reg_file|registers[31][23]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][23]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][23]~q )))) # (sinstruction_IFID[19] & 
// (((sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[27][23]~q  & ( !\reg_file|registers[31][23]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][23]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[23][23]~q )))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])))) ) ) ) # ( !\reg_file|registers[27][23]~q  & ( !\reg_file|registers[31][23]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & 
// ((\reg_file|registers[19][23]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][23]~q )))) ) ) )

	.dataa(!\reg_file|registers[23][23]~q ),
	.datab(!\reg_file|registers[19][23]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[27][23]~q ),
	.dataf(!\reg_file|registers[31][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~3 .extended_lut = "off";
defparam \reg_file|Mux40~3 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N0
cyclonev_lcell_comb \reg_file|Mux40~1 (
// Equation(s):
// \reg_file|Mux40~1_combout  = ( \reg_file|registers[29][23]~q  & ( \reg_file|registers[17][23]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # (\reg_file|registers[25][23]~q ))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19]) # 
// (\reg_file|registers[21][23]~q )))) ) ) ) # ( !\reg_file|registers[29][23]~q  & ( \reg_file|registers[17][23]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # (\reg_file|registers[25][23]~q ))) # (sinstruction_IFID[18] & 
// (((\reg_file|registers[21][23]~q  & !sinstruction_IFID[19])))) ) ) ) # ( \reg_file|registers[29][23]~q  & ( !\reg_file|registers[17][23]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[25][23]~q  & ((sinstruction_IFID[19])))) # 
// (sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[21][23]~q )))) ) ) ) # ( !\reg_file|registers[29][23]~q  & ( !\reg_file|registers[17][23]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[25][23]~q  & 
// ((sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((\reg_file|registers[21][23]~q  & !sinstruction_IFID[19])))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[25][23]~q ),
	.datac(!\reg_file|registers[21][23]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[29][23]~q ),
	.dataf(!\reg_file|registers[17][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~1 .extended_lut = "off";
defparam \reg_file|Mux40~1 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_file|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N33
cyclonev_lcell_comb \reg_file|Mux40~4 (
// Equation(s):
// \reg_file|Mux40~4_combout  = ( \reg_file|Mux40~1_combout  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # (\reg_file|Mux40~3_combout ) ) ) ) # ( !\reg_file|Mux40~1_combout  & ( sinstruction_IFID[16] & ( (sinstruction_IFID[17] & 
// \reg_file|Mux40~3_combout ) ) ) ) # ( \reg_file|Mux40~1_combout  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|Mux40~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux40~2_combout )) ) ) ) # ( !\reg_file|Mux40~1_combout  & ( 
// !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|Mux40~0_combout ))) # (sinstruction_IFID[17] & (\reg_file|Mux40~2_combout )) ) ) )

	.dataa(!\reg_file|Mux40~2_combout ),
	.datab(!\reg_file|Mux40~0_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux40~3_combout ),
	.datae(!\reg_file|Mux40~1_combout ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~4 .extended_lut = "off";
defparam \reg_file|Mux40~4 .lut_mask = 64'h35353535000FF0FF;
defparam \reg_file|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y13_N12
cyclonev_lcell_comb \reg_file|Mux40~8 (
// Equation(s):
// \reg_file|Mux40~8_combout  = ( \reg_file|registers[5][23]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # (\reg_file|registers[7][23]~q ) ) ) ) # ( !\reg_file|registers[5][23]~q  & ( sinstruction_IFID[16] & ( (\reg_file|registers[7][23]~q  & 
// sinstruction_IFID[17]) ) ) ) # ( \reg_file|registers[5][23]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[4][23]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][23]~q )) ) ) ) # ( !\reg_file|registers[5][23]~q  
// & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[4][23]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[6][23]~q )) ) ) )

	.dataa(!\reg_file|registers[6][23]~q ),
	.datab(!\reg_file|registers[7][23]~q ),
	.datac(!\reg_file|registers[4][23]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][23]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~8 .extended_lut = "off";
defparam \reg_file|Mux40~8 .lut_mask = 64'h0F550F550033FF33;
defparam \reg_file|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N18
cyclonev_lcell_comb \reg_file|Mux40~6 (
// Equation(s):
// \reg_file|Mux40~6_combout  = ( \reg_file|registers[0][23]~q  & ( \reg_file|registers[2][23]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[1][23]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[3][23]~q ))) ) ) ) 
// # ( !\reg_file|registers[0][23]~q  & ( \reg_file|registers[2][23]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16] & \reg_file|registers[1][23]~q )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[3][23]~q ))) ) ) 
// ) # ( \reg_file|registers[0][23]~q  & ( !\reg_file|registers[2][23]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[1][23]~q )))) # (sinstruction_IFID[17] & (\reg_file|registers[3][23]~q  & (sinstruction_IFID[16]))) ) ) 
// ) # ( !\reg_file|registers[0][23]~q  & ( !\reg_file|registers[2][23]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[1][23]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[3][23]~q )))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[3][23]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[1][23]~q ),
	.datae(!\reg_file|registers[0][23]~q ),
	.dataf(!\reg_file|registers[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~6 .extended_lut = "off";
defparam \reg_file|Mux40~6 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_file|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N39
cyclonev_lcell_comb \reg_file|Mux40~7 (
// Equation(s):
// \reg_file|Mux40~7_combout  = ( \reg_file|registers[14][23]~q  & ( \reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[13][23]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][23]~q )))) ) 
// ) ) # ( !\reg_file|registers[14][23]~q  & ( \reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[13][23]~q ))) # (sinstruction_IFID[17] & (((\reg_file|registers[15][23]~q  & 
// sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[14][23]~q  & ( !\reg_file|registers[12][23]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][23]~q  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # 
// (\reg_file|registers[15][23]~q )))) ) ) ) # ( !\reg_file|registers[14][23]~q  & ( !\reg_file|registers[12][23]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][23]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[15][23]~q ))))) ) ) )

	.dataa(!\reg_file|registers[13][23]~q ),
	.datab(!\reg_file|registers[15][23]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][23]~q ),
	.dataf(!\reg_file|registers[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~7 .extended_lut = "off";
defparam \reg_file|Mux40~7 .lut_mask = 64'h00530F53F053FF53;
defparam \reg_file|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y20_N6
cyclonev_lcell_comb \reg_file|Mux40~5 (
// Equation(s):
// \reg_file|Mux40~5_combout  = ( \reg_file|registers[10][23]~q  & ( \reg_file|registers[11][23]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[8][23]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][23]~q )))) # (sinstruction_IFID[17]) ) ) ) 
// # ( !\reg_file|registers[10][23]~q  & ( \reg_file|registers[11][23]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][23]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][23]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[10][23]~q  & ( !\reg_file|registers[11][23]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][23]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][23]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[10][23]~q  & ( !\reg_file|registers[11][23]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][23]~q )) # (sinstruction_IFID[16] 
// & ((\reg_file|registers[9][23]~q ))))) ) ) )

	.dataa(!\reg_file|registers[8][23]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[9][23]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][23]~q ),
	.dataf(!\reg_file|registers[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~5 .extended_lut = "off";
defparam \reg_file|Mux40~5 .lut_mask = 64'h440C770C443F773F;
defparam \reg_file|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y15_N57
cyclonev_lcell_comb \reg_file|Mux40~9 (
// Equation(s):
// \reg_file|Mux40~9_combout  = ( \reg_file|Mux40~5_combout  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux40~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux40~7_combout ))) ) ) ) # ( !\reg_file|Mux40~5_combout  & ( 
// sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|Mux40~8_combout )) # (sinstruction_IFID[19] & ((\reg_file|Mux40~7_combout ))) ) ) ) # ( \reg_file|Mux40~5_combout  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # 
// (\reg_file|Mux40~6_combout ) ) ) ) # ( !\reg_file|Mux40~5_combout  & ( !sinstruction_IFID[18] & ( (\reg_file|Mux40~6_combout  & !sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|Mux40~8_combout ),
	.datab(!\reg_file|Mux40~6_combout ),
	.datac(!\reg_file|Mux40~7_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux40~5_combout ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~9 .extended_lut = "off";
defparam \reg_file|Mux40~9 .lut_mask = 64'h330033FF550F550F;
defparam \reg_file|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N48
cyclonev_lcell_comb \reg_file|Mux40~10 (
// Equation(s):
// \reg_file|Mux40~10_combout  = ( \reg_file|Mux40~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux40~4_combout ) ) ) # ( !\reg_file|Mux40~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux40~4_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[20]),
	.datac(!\reg_file|Mux40~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux40~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~10 .extended_lut = "off";
defparam \reg_file|Mux40~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \reg_file|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N51
cyclonev_lcell_comb \reg_file|Mux39~1 (
// Equation(s):
// \reg_file|Mux39~1_combout  = ( \reg_file|registers[29][24]~q  & ( \reg_file|registers[21][24]~q  & ( ((!sinstruction_IFID[19] & (\reg_file|registers[17][24]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[25][24]~q )))) # (sinstruction_IFID[18]) ) ) 
// ) # ( !\reg_file|registers[29][24]~q  & ( \reg_file|registers[21][24]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[17][24]~q ))) # (sinstruction_IFID[19] & (((\reg_file|registers[25][24]~q  & 
// !sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[29][24]~q  & ( !\reg_file|registers[21][24]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[17][24]~q  & ((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18]) # 
// (\reg_file|registers[25][24]~q )))) ) ) ) # ( !\reg_file|registers[29][24]~q  & ( !\reg_file|registers[21][24]~q  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[17][24]~q )) # (sinstruction_IFID[19] & 
// ((\reg_file|registers[25][24]~q ))))) ) ) )

	.dataa(!\reg_file|registers[17][24]~q ),
	.datab(!\reg_file|registers[25][24]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[29][24]~q ),
	.dataf(!\reg_file|registers[21][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~1 .extended_lut = "off";
defparam \reg_file|Mux39~1 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y16_N42
cyclonev_lcell_comb \reg_file|Mux39~3 (
// Equation(s):
// \reg_file|Mux39~3_combout  = ( \reg_file|registers[27][24]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[31][24]~q ) ) ) ) # ( !\reg_file|registers[27][24]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[31][24]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[27][24]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][24]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][24]~q ))) ) ) ) # ( 
// !\reg_file|registers[27][24]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][24]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[23][24]~q ))) ) ) )

	.dataa(!\reg_file|registers[31][24]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[19][24]~q ),
	.datad(!\reg_file|registers[23][24]~q ),
	.datae(!\reg_file|registers[27][24]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~3 .extended_lut = "off";
defparam \reg_file|Mux39~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \reg_file|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N54
cyclonev_lcell_comb \reg_file|Mux39~0 (
// Equation(s):
// \reg_file|Mux39~0_combout  = ( \reg_file|registers[28][24]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[24][24]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[28][24]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[24][24]~q ) ) ) ) # ( \reg_file|registers[28][24]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[16][24]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][24]~q ))) ) ) ) # ( 
// !\reg_file|registers[28][24]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[16][24]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[20][24]~q ))) ) ) )

	.dataa(!\reg_file|registers[16][24]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[24][24]~q ),
	.datad(!\reg_file|registers[20][24]~q ),
	.datae(!\reg_file|registers[28][24]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~0 .extended_lut = "off";
defparam \reg_file|Mux39~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg_file|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N21
cyclonev_lcell_comb \reg_file|Mux39~2 (
// Equation(s):
// \reg_file|Mux39~2_combout  = ( \reg_file|registers[26][24]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[30][24]~q ) ) ) ) # ( !\reg_file|registers[26][24]~q  & ( sinstruction_IFID[19] & ( (sinstruction_IFID[18] & 
// \reg_file|registers[30][24]~q ) ) ) ) # ( \reg_file|registers[26][24]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][24]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][24]~q )) ) ) ) # ( 
// !\reg_file|registers[26][24]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][24]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][24]~q )) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[22][24]~q ),
	.datac(!\reg_file|registers[30][24]~q ),
	.datad(!\reg_file|registers[18][24]~q ),
	.datae(!\reg_file|registers[26][24]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~2 .extended_lut = "off";
defparam \reg_file|Mux39~2 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \reg_file|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N3
cyclonev_lcell_comb \reg_file|Mux39~4 (
// Equation(s):
// \reg_file|Mux39~4_combout  = ( sinstruction_IFID[16] & ( \reg_file|Mux39~2_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux39~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux39~3_combout ))) ) ) ) # ( !sinstruction_IFID[16] & ( 
// \reg_file|Mux39~2_combout  & ( (\reg_file|Mux39~0_combout ) # (sinstruction_IFID[17]) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|Mux39~2_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux39~1_combout )) # (sinstruction_IFID[17] & 
// ((\reg_file|Mux39~3_combout ))) ) ) ) # ( !sinstruction_IFID[16] & ( !\reg_file|Mux39~2_combout  & ( (!sinstruction_IFID[17] & \reg_file|Mux39~0_combout ) ) ) )

	.dataa(!\reg_file|Mux39~1_combout ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|Mux39~3_combout ),
	.datad(!\reg_file|Mux39~0_combout ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|Mux39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~4 .extended_lut = "off";
defparam \reg_file|Mux39~4 .lut_mask = 64'h00CC474733FF4747;
defparam \reg_file|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N39
cyclonev_lcell_comb \reg_file|Mux39~6 (
// Equation(s):
// \reg_file|Mux39~6_combout  = ( sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|registers[3][24]~q  ) ) ) # ( !sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|registers[1][24]~q  ) ) ) # ( sinstruction_IFID[17] & ( 
// !sinstruction_IFID[16] & ( \reg_file|registers[2][24]~q  ) ) ) # ( !sinstruction_IFID[17] & ( !sinstruction_IFID[16] & ( \reg_file|registers[0][24]~q  ) ) )

	.dataa(!\reg_file|registers[2][24]~q ),
	.datab(!\reg_file|registers[3][24]~q ),
	.datac(!\reg_file|registers[0][24]~q ),
	.datad(!\reg_file|registers[1][24]~q ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~6 .extended_lut = "off";
defparam \reg_file|Mux39~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \reg_file|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N30
cyclonev_lcell_comb \reg_file|Mux39~8 (
// Equation(s):
// \reg_file|Mux39~8_combout  = ( \reg_file|registers[5][24]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][24]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][24]~q ))) ) ) ) # ( !\reg_file|registers[5][24]~q  & 
// ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][24]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][24]~q ))) ) ) ) # ( \reg_file|registers[5][24]~q  & ( !sinstruction_IFID[17] & ( (\reg_file|registers[4][24]~q ) # 
// (sinstruction_IFID[16]) ) ) ) # ( !\reg_file|registers[5][24]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & \reg_file|registers[4][24]~q ) ) ) )

	.dataa(!\reg_file|registers[6][24]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[4][24]~q ),
	.datad(!\reg_file|registers[7][24]~q ),
	.datae(!\reg_file|registers[5][24]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~8 .extended_lut = "off";
defparam \reg_file|Mux39~8 .lut_mask = 64'h0C0C3F3F44774477;
defparam \reg_file|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N18
cyclonev_lcell_comb \reg_file|Mux39~7 (
// Equation(s):
// \reg_file|Mux39~7_combout  = ( \reg_file|registers[14][24]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16]) # (\reg_file|registers[15][24]~q ) ) ) ) # ( !\reg_file|registers[14][24]~q  & ( sinstruction_IFID[17] & ( (\reg_file|registers[15][24]~q  
// & sinstruction_IFID[16]) ) ) ) # ( \reg_file|registers[14][24]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][24]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][24]~q ))) ) ) ) # ( 
// !\reg_file|registers[14][24]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[12][24]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][24]~q ))) ) ) )

	.dataa(!\reg_file|registers[12][24]~q ),
	.datab(!\reg_file|registers[13][24]~q ),
	.datac(!\reg_file|registers[15][24]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][24]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~7 .extended_lut = "off";
defparam \reg_file|Mux39~7 .lut_mask = 64'h55335533000FFF0F;
defparam \reg_file|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N54
cyclonev_lcell_comb \reg_file|Mux39~5 (
// Equation(s):
// \reg_file|Mux39~5_combout  = ( \reg_file|registers[10][24]~q  & ( \reg_file|registers[11][24]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[8][24]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][24]~q )))) # (sinstruction_IFID[17]) ) ) ) 
// # ( !\reg_file|registers[10][24]~q  & ( \reg_file|registers[11][24]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[8][24]~q  & (!sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (((\reg_file|registers[9][24]~q ) # (sinstruction_IFID[17])))) ) ) 
// ) # ( \reg_file|registers[10][24]~q  & ( !\reg_file|registers[11][24]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[8][24]~q ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[9][24]~q )))) 
// ) ) ) # ( !\reg_file|registers[10][24]~q  & ( !\reg_file|registers[11][24]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[8][24]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[9][24]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[8][24]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[9][24]~q ),
	.datae(!\reg_file|registers[10][24]~q ),
	.dataf(!\reg_file|registers[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~5 .extended_lut = "off";
defparam \reg_file|Mux39~5 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_file|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y17_N54
cyclonev_lcell_comb \reg_file|Mux39~9 (
// Equation(s):
// \reg_file|Mux39~9_combout  = ( \reg_file|Mux39~7_combout  & ( \reg_file|Mux39~5_combout  & ( ((!sinstruction_IFID[18] & (\reg_file|Mux39~6_combout )) # (sinstruction_IFID[18] & ((\reg_file|Mux39~8_combout )))) # (sinstruction_IFID[19]) ) ) ) # ( 
// !\reg_file|Mux39~7_combout  & ( \reg_file|Mux39~5_combout  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|Mux39~6_combout ))) # (sinstruction_IFID[18] & (((\reg_file|Mux39~8_combout  & !sinstruction_IFID[19])))) ) ) ) # ( 
// \reg_file|Mux39~7_combout  & ( !\reg_file|Mux39~5_combout  & ( (!sinstruction_IFID[18] & (\reg_file|Mux39~6_combout  & ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|Mux39~8_combout )))) ) ) ) # ( 
// !\reg_file|Mux39~7_combout  & ( !\reg_file|Mux39~5_combout  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|Mux39~6_combout )) # (sinstruction_IFID[18] & ((\reg_file|Mux39~8_combout ))))) ) ) )

	.dataa(!\reg_file|Mux39~6_combout ),
	.datab(!\reg_file|Mux39~8_combout ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux39~7_combout ),
	.dataf(!\reg_file|Mux39~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~9 .extended_lut = "off";
defparam \reg_file|Mux39~9 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N54
cyclonev_lcell_comb \reg_file|Mux39~10 (
// Equation(s):
// \reg_file|Mux39~10_combout  = ( \reg_file|Mux39~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux39~4_combout ) ) ) # ( !\reg_file|Mux39~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux39~4_combout ) ) )

	.dataa(!sinstruction_IFID[20]),
	.datab(gnd),
	.datac(!\reg_file|Mux39~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~10 .extended_lut = "off";
defparam \reg_file|Mux39~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \reg_file|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N54
cyclonev_lcell_comb \reg_file|Mux38~5 (
// Equation(s):
// \reg_file|Mux38~5_combout  = ( \reg_file|registers[10][25]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][25]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][25]~q )) ) ) ) # ( !\reg_file|registers[10][25]~q  
// & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][25]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][25]~q )) ) ) ) # ( \reg_file|registers[10][25]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[8][25]~q ) ) ) ) # ( !\reg_file|registers[10][25]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[8][25]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[11][25]~q ),
	.datab(!\reg_file|registers[8][25]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[9][25]~q ),
	.datae(!\reg_file|registers[10][25]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~5 .extended_lut = "off";
defparam \reg_file|Mux38~5 .lut_mask = 64'h30303F3F05F505F5;
defparam \reg_file|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N18
cyclonev_lcell_comb \reg_file|Mux38~6 (
// Equation(s):
// \reg_file|Mux38~6_combout  = ( \reg_file|registers[1][25]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # (\reg_file|registers[3][25]~q ) ) ) ) # ( !\reg_file|registers[1][25]~q  & ( sinstruction_IFID[16] & ( (\reg_file|registers[3][25]~q  & 
// sinstruction_IFID[17]) ) ) ) # ( \reg_file|registers[1][25]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[0][25]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[2][25]~q ))) ) ) ) # ( !\reg_file|registers[1][25]~q  
// & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[0][25]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[2][25]~q ))) ) ) )

	.dataa(!\reg_file|registers[0][25]~q ),
	.datab(!\reg_file|registers[3][25]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[2][25]~q ),
	.datae(!\reg_file|registers[1][25]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~6 .extended_lut = "off";
defparam \reg_file|Mux38~6 .lut_mask = 64'h505F505F0303F3F3;
defparam \reg_file|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y21_N48
cyclonev_lcell_comb \reg_file|Mux38~7 (
// Equation(s):
// \reg_file|Mux38~7_combout  = ( \reg_file|registers[14][25]~q  & ( \reg_file|registers[15][25]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[12][25]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][25]~q ))) # (sinstruction_IFID[17]) ) ) 
// ) # ( !\reg_file|registers[14][25]~q  & ( \reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[12][25]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][25]~q )))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[14][25]~q  & ( !\reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[12][25]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[13][25]~q )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[14][25]~q  & ( !\reg_file|registers[15][25]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & 
// ((\reg_file|registers[12][25]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[13][25]~q )))) ) ) )

	.dataa(!\reg_file|registers[13][25]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[12][25]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][25]~q ),
	.dataf(!\reg_file|registers[15][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~7 .extended_lut = "off";
defparam \reg_file|Mux38~7 .lut_mask = 64'h0C443F440C773F77;
defparam \reg_file|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N15
cyclonev_lcell_comb \reg_file|Mux38~8 (
// Equation(s):
// \reg_file|Mux38~8_combout  = ( \reg_file|registers[6][25]~q  & ( \reg_file|registers[5][25]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[4][25]~q ) # (sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # 
// (\reg_file|registers[7][25]~q ))) ) ) ) # ( !\reg_file|registers[6][25]~q  & ( \reg_file|registers[5][25]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[4][25]~q )))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) 
// # (\reg_file|registers[7][25]~q ))) ) ) ) # ( \reg_file|registers[6][25]~q  & ( !\reg_file|registers[5][25]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[4][25]~q ) # (sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[7][25]~q  & (sinstruction_IFID[17]))) ) ) ) # ( !\reg_file|registers[6][25]~q  & ( !\reg_file|registers[5][25]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17] & \reg_file|registers[4][25]~q )))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[7][25]~q  & (sinstruction_IFID[17]))) ) ) )

	.dataa(!\reg_file|registers[7][25]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[4][25]~q ),
	.datae(!\reg_file|registers[6][25]~q ),
	.dataf(!\reg_file|registers[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~8 .extended_lut = "off";
defparam \reg_file|Mux38~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg_file|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N18
cyclonev_lcell_comb \reg_file|Mux38~9 (
// Equation(s):
// \reg_file|Mux38~9_combout  = ( \reg_file|Mux38~7_combout  & ( \reg_file|Mux38~8_combout  & ( ((!sinstruction_IFID[19] & ((\reg_file|Mux38~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux38~5_combout ))) # (sinstruction_IFID[18]) ) ) ) # ( 
// !\reg_file|Mux38~7_combout  & ( \reg_file|Mux38~8_combout  & ( (!sinstruction_IFID[19] & (((\reg_file|Mux38~6_combout ) # (sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (\reg_file|Mux38~5_combout  & (!sinstruction_IFID[18]))) ) ) ) # ( 
// \reg_file|Mux38~7_combout  & ( !\reg_file|Mux38~8_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18] & \reg_file|Mux38~6_combout )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|Mux38~5_combout ))) ) ) ) # ( 
// !\reg_file|Mux38~7_combout  & ( !\reg_file|Mux38~8_combout  & ( (!sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|Mux38~6_combout ))) # (sinstruction_IFID[19] & (\reg_file|Mux38~5_combout )))) ) ) )

	.dataa(!\reg_file|Mux38~5_combout ),
	.datab(!sinstruction_IFID[19]),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|Mux38~6_combout ),
	.datae(!\reg_file|Mux38~7_combout ),
	.dataf(!\reg_file|Mux38~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~9 .extended_lut = "off";
defparam \reg_file|Mux38~9 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg_file|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N18
cyclonev_lcell_comb \reg_file|Mux38~2 (
// Equation(s):
// \reg_file|Mux38~2_combout  = ( \reg_file|registers[26][25]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[30][25]~q ) ) ) ) # ( !\reg_file|registers[26][25]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[30][25]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[26][25]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][25]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][25]~q )) ) ) ) # ( 
// !\reg_file|registers[26][25]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[18][25]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][25]~q )) ) ) )

	.dataa(!\reg_file|registers[22][25]~q ),
	.datab(!\reg_file|registers[18][25]~q ),
	.datac(!\reg_file|registers[30][25]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[26][25]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~2 .extended_lut = "off";
defparam \reg_file|Mux38~2 .lut_mask = 64'h33553355000FFF0F;
defparam \reg_file|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N6
cyclonev_lcell_comb \reg_file|Mux38~1 (
// Equation(s):
// \reg_file|Mux38~1_combout  = ( \reg_file|registers[29][25]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[25][25]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[29][25]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[25][25]~q ) ) ) ) # ( \reg_file|registers[29][25]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[17][25]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[21][25]~q )) ) ) ) # ( 
// !\reg_file|registers[29][25]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[17][25]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[21][25]~q )) ) ) )

	.dataa(!\reg_file|registers[21][25]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[17][25]~q ),
	.datad(!\reg_file|registers[25][25]~q ),
	.datae(!\reg_file|registers[29][25]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~1 .extended_lut = "off";
defparam \reg_file|Mux38~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \reg_file|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y16_N6
cyclonev_lcell_comb \reg_file|Mux38~0 (
// Equation(s):
// \reg_file|Mux38~0_combout  = ( \reg_file|registers[28][25]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[20][25]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[28][25]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[20][25]~q ) ) ) ) # ( \reg_file|registers[28][25]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][25]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][25]~q )) ) ) ) # ( 
// !\reg_file|registers[28][25]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[16][25]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[24][25]~q )) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[20][25]~q ),
	.datac(!\reg_file|registers[24][25]~q ),
	.datad(!\reg_file|registers[16][25]~q ),
	.datae(!\reg_file|registers[28][25]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~0 .extended_lut = "off";
defparam \reg_file|Mux38~0 .lut_mask = 64'h05AF05AF22227777;
defparam \reg_file|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N36
cyclonev_lcell_comb \reg_file|Mux38~3 (
// Equation(s):
// \reg_file|Mux38~3_combout  = ( \reg_file|registers[27][25]~q  & ( \reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[19][25]~q ))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # 
// (\reg_file|registers[31][25]~q )))) ) ) ) # ( !\reg_file|registers[27][25]~q  & ( \reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[19][25]~q ))) # (sinstruction_IFID[19] & 
// (((\reg_file|registers[31][25]~q  & sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[27][25]~q  & ( !\reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[19][25]~q  & ((!sinstruction_IFID[18])))) # 
// (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[31][25]~q )))) ) ) ) # ( !\reg_file|registers[27][25]~q  & ( !\reg_file|registers[23][25]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[19][25]~q  & 
// ((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((\reg_file|registers[31][25]~q  & sinstruction_IFID[18])))) ) ) )

	.dataa(!\reg_file|registers[19][25]~q ),
	.datab(!\reg_file|registers[31][25]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[27][25]~q ),
	.dataf(!\reg_file|registers[23][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~3 .extended_lut = "off";
defparam \reg_file|Mux38~3 .lut_mask = 64'h50035F0350F35FF3;
defparam \reg_file|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N0
cyclonev_lcell_comb \reg_file|Mux38~4 (
// Equation(s):
// \reg_file|Mux38~4_combout  = ( \reg_file|Mux38~0_combout  & ( \reg_file|Mux38~3_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|Mux38~2_combout ))) # (sinstruction_IFID[16] & (((\reg_file|Mux38~1_combout ) # 
// (sinstruction_IFID[17])))) ) ) ) # ( !\reg_file|Mux38~0_combout  & ( \reg_file|Mux38~3_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux38~2_combout  & (sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (((\reg_file|Mux38~1_combout ) # 
// (sinstruction_IFID[17])))) ) ) ) # ( \reg_file|Mux38~0_combout  & ( !\reg_file|Mux38~3_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # (\reg_file|Mux38~2_combout ))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17] & 
// \reg_file|Mux38~1_combout )))) ) ) ) # ( !\reg_file|Mux38~0_combout  & ( !\reg_file|Mux38~3_combout  & ( (!sinstruction_IFID[16] & (\reg_file|Mux38~2_combout  & (sinstruction_IFID[17]))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17] & 
// \reg_file|Mux38~1_combout )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|Mux38~2_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux38~1_combout ),
	.datae(!\reg_file|Mux38~0_combout ),
	.dataf(!\reg_file|Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~4 .extended_lut = "off";
defparam \reg_file|Mux38~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_file|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N12
cyclonev_lcell_comb \reg_file|Mux38~10 (
// Equation(s):
// \reg_file|Mux38~10_combout  = (!sinstruction_IFID[20] & (\reg_file|Mux38~9_combout )) # (sinstruction_IFID[20] & ((\reg_file|Mux38~4_combout )))

	.dataa(gnd),
	.datab(!sinstruction_IFID[20]),
	.datac(!\reg_file|Mux38~9_combout ),
	.datad(!\reg_file|Mux38~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~10 .extended_lut = "off";
defparam \reg_file|Mux38~10 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \reg_file|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N12
cyclonev_lcell_comb \reg_file|Mux37~1 (
// Equation(s):
// \reg_file|Mux37~1_combout  = ( \reg_file|registers[29][26]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][26]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[29][26]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[21][26]~q ) ) ) ) # ( \reg_file|registers[29][26]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][26]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][26]~q )) ) ) ) # ( 
// !\reg_file|registers[29][26]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][26]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][26]~q )) ) ) )

	.dataa(!\reg_file|registers[25][26]~q ),
	.datab(!\reg_file|registers[17][26]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[21][26]~q ),
	.datae(!\reg_file|registers[29][26]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~1 .extended_lut = "off";
defparam \reg_file|Mux37~1 .lut_mask = 64'h3535353500F00FFF;
defparam \reg_file|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N42
cyclonev_lcell_comb \reg_file|Mux37~2 (
// Equation(s):
// \reg_file|Mux37~2_combout  = ( \reg_file|registers[26][26]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][26]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][26]~q ))) ) ) ) # ( !\reg_file|registers[26][26]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][26]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][26]~q ))) ) ) ) # ( \reg_file|registers[26][26]~q  & ( !sinstruction_IFID[18] & ( 
// (\reg_file|registers[18][26]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[26][26]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & \reg_file|registers[18][26]~q ) ) ) )

	.dataa(!\reg_file|registers[22][26]~q ),
	.datab(!\reg_file|registers[30][26]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[18][26]~q ),
	.datae(!\reg_file|registers[26][26]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~2 .extended_lut = "off";
defparam \reg_file|Mux37~2 .lut_mask = 64'h00F00FFF53535353;
defparam \reg_file|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N48
cyclonev_lcell_comb \reg_file|Mux37~3 (
// Equation(s):
// \reg_file|Mux37~3_combout  = ( \reg_file|registers[27][26]~q  & ( \reg_file|registers[23][26]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[19][26]~q ))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # 
// (\reg_file|registers[31][26]~q )))) ) ) ) # ( !\reg_file|registers[27][26]~q  & ( \reg_file|registers[23][26]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][26]~q  & ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((!sinstruction_IFID[19]) # (\reg_file|registers[31][26]~q )))) ) ) ) # ( \reg_file|registers[27][26]~q  & ( !\reg_file|registers[23][26]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[19][26]~q ))) # 
// (sinstruction_IFID[18] & (((\reg_file|registers[31][26]~q  & sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[27][26]~q  & ( !\reg_file|registers[23][26]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[19][26]~q  & 
// ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((\reg_file|registers[31][26]~q  & sinstruction_IFID[19])))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[19][26]~q ),
	.datac(!\reg_file|registers[31][26]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[27][26]~q ),
	.dataf(!\reg_file|registers[23][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~3 .extended_lut = "off";
defparam \reg_file|Mux37~3 .lut_mask = 64'h220522AF770577AF;
defparam \reg_file|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N33
cyclonev_lcell_comb \reg_file|Mux37~0 (
// Equation(s):
// \reg_file|Mux37~0_combout  = ( \reg_file|registers[28][26]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[20][26]~q ) ) ) ) # ( !\reg_file|registers[28][26]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[20][26]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[28][26]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[16][26]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[24][26]~q ))) ) ) ) # ( 
// !\reg_file|registers[28][26]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[16][26]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[24][26]~q ))) ) ) )

	.dataa(!\reg_file|registers[16][26]~q ),
	.datab(!\reg_file|registers[20][26]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[24][26]~q ),
	.datae(!\reg_file|registers[28][26]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~0 .extended_lut = "off";
defparam \reg_file|Mux37~0 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_file|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N42
cyclonev_lcell_comb \reg_file|Mux37~4 (
// Equation(s):
// \reg_file|Mux37~4_combout  = ( \reg_file|Mux37~3_combout  & ( \reg_file|Mux37~0_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|Mux37~2_combout )))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # 
// (\reg_file|Mux37~1_combout ))) ) ) ) # ( !\reg_file|Mux37~3_combout  & ( \reg_file|Mux37~0_combout  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17]) # (\reg_file|Mux37~2_combout )))) # (sinstruction_IFID[16] & (\reg_file|Mux37~1_combout  & 
// ((!sinstruction_IFID[17])))) ) ) ) # ( \reg_file|Mux37~3_combout  & ( !\reg_file|Mux37~0_combout  & ( (!sinstruction_IFID[16] & (((\reg_file|Mux37~2_combout  & sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # 
// (\reg_file|Mux37~1_combout ))) ) ) ) # ( !\reg_file|Mux37~3_combout  & ( !\reg_file|Mux37~0_combout  & ( (!sinstruction_IFID[16] & (((\reg_file|Mux37~2_combout  & sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (\reg_file|Mux37~1_combout  & 
// ((!sinstruction_IFID[17])))) ) ) )

	.dataa(!\reg_file|Mux37~1_combout ),
	.datab(!\reg_file|Mux37~2_combout ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|Mux37~3_combout ),
	.dataf(!\reg_file|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~4 .extended_lut = "off";
defparam \reg_file|Mux37~4 .lut_mask = 64'h0530053FF530F53F;
defparam \reg_file|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N48
cyclonev_lcell_comb \reg_file|Mux37~8 (
// Equation(s):
// \reg_file|Mux37~8_combout  = ( \reg_file|registers[5][26]~q  & ( \reg_file|registers[6][26]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[4][26]~q )))) # (sinstruction_IFID[16] & (((!sinstruction_IFID[17])) # 
// (\reg_file|registers[7][26]~q ))) ) ) ) # ( !\reg_file|registers[5][26]~q  & ( \reg_file|registers[6][26]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[4][26]~q )))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[7][26]~q  & ((sinstruction_IFID[17])))) ) ) ) # ( \reg_file|registers[5][26]~q  & ( !\reg_file|registers[6][26]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[4][26]~q  & !sinstruction_IFID[17])))) # (sinstruction_IFID[16] & 
// (((!sinstruction_IFID[17])) # (\reg_file|registers[7][26]~q ))) ) ) ) # ( !\reg_file|registers[5][26]~q  & ( !\reg_file|registers[6][26]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[4][26]~q  & !sinstruction_IFID[17])))) # 
// (sinstruction_IFID[16] & (\reg_file|registers[7][26]~q  & ((sinstruction_IFID[17])))) ) ) )

	.dataa(!\reg_file|registers[7][26]~q ),
	.datab(!\reg_file|registers[4][26]~q ),
	.datac(!sinstruction_IFID[16]),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][26]~q ),
	.dataf(!\reg_file|registers[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~8 .extended_lut = "off";
defparam \reg_file|Mux37~8 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N42
cyclonev_lcell_comb \reg_file|Mux37~5 (
// Equation(s):
// \reg_file|Mux37~5_combout  = ( \reg_file|registers[10][26]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][26]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][26]~q )) ) ) ) # ( !\reg_file|registers[10][26]~q  
// & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & ((\reg_file|registers[9][26]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][26]~q )) ) ) ) # ( \reg_file|registers[10][26]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[8][26]~q ) 
// # (sinstruction_IFID[17]) ) ) ) # ( !\reg_file|registers[10][26]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & \reg_file|registers[8][26]~q ) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[8][26]~q ),
	.datac(!\reg_file|registers[11][26]~q ),
	.datad(!\reg_file|registers[9][26]~q ),
	.datae(!\reg_file|registers[10][26]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~5 .extended_lut = "off";
defparam \reg_file|Mux37~5 .lut_mask = 64'h2222777705AF05AF;
defparam \reg_file|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y17_N15
cyclonev_lcell_comb \reg_file|Mux37~7 (
// Equation(s):
// \reg_file|Mux37~7_combout  = ( \reg_file|registers[15][26]~q  & ( \reg_file|registers[12][26]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[13][26]~q )))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16])) # 
// (\reg_file|registers[14][26]~q ))) ) ) ) # ( !\reg_file|registers[15][26]~q  & ( \reg_file|registers[12][26]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[13][26]~q )))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[14][26]~q  & ((!sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[15][26]~q  & ( !\reg_file|registers[12][26]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[13][26]~q  & sinstruction_IFID[16])))) # 
// (sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[14][26]~q ))) ) ) ) # ( !\reg_file|registers[15][26]~q  & ( !\reg_file|registers[12][26]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[13][26]~q  & 
// sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (\reg_file|registers[14][26]~q  & ((!sinstruction_IFID[16])))) ) ) )

	.dataa(!\reg_file|registers[14][26]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[13][26]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[15][26]~q ),
	.dataf(!\reg_file|registers[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~7 .extended_lut = "off";
defparam \reg_file|Mux37~7 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N30
cyclonev_lcell_comb \reg_file|Mux37~6 (
// Equation(s):
// \reg_file|Mux37~6_combout  = ( \reg_file|registers[2][26]~q  & ( \reg_file|registers[3][26]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[0][26]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][26]~q )))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][26]~q  & ( \reg_file|registers[3][26]~q  & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][26]~q  & ((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[1][26]~q )))) ) ) ) 
// # ( \reg_file|registers[2][26]~q  & ( !\reg_file|registers[3][26]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[0][26]~q ))) # (sinstruction_IFID[16] & (((\reg_file|registers[1][26]~q  & !sinstruction_IFID[17])))) ) ) 
// ) # ( !\reg_file|registers[2][26]~q  & ( !\reg_file|registers[3][26]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][26]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][26]~q ))))) ) ) )

	.dataa(!\reg_file|registers[0][26]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[1][26]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][26]~q ),
	.dataf(!\reg_file|registers[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~6 .extended_lut = "off";
defparam \reg_file|Mux37~6 .lut_mask = 64'h470047CC473347FF;
defparam \reg_file|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N15
cyclonev_lcell_comb \reg_file|Mux37~9 (
// Equation(s):
// \reg_file|Mux37~9_combout  = ( \reg_file|Mux37~7_combout  & ( \reg_file|Mux37~6_combout  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|Mux37~5_combout )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|Mux37~8_combout ))) ) ) ) # ( !\reg_file|Mux37~7_combout  & ( \reg_file|Mux37~6_combout  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19]) # (\reg_file|Mux37~5_combout )))) # (sinstruction_IFID[18] & (\reg_file|Mux37~8_combout  & 
// ((!sinstruction_IFID[19])))) ) ) ) # ( \reg_file|Mux37~7_combout  & ( !\reg_file|Mux37~6_combout  & ( (!sinstruction_IFID[18] & (((\reg_file|Mux37~5_combout  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|Mux37~8_combout ))) ) ) ) # ( !\reg_file|Mux37~7_combout  & ( !\reg_file|Mux37~6_combout  & ( (!sinstruction_IFID[18] & (((\reg_file|Mux37~5_combout  & sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|Mux37~8_combout  & 
// ((!sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|Mux37~8_combout ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|Mux37~5_combout ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux37~7_combout ),
	.dataf(!\reg_file|Mux37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~9 .extended_lut = "off";
defparam \reg_file|Mux37~9 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y20_N12
cyclonev_lcell_comb \reg_file|Mux37~10 (
// Equation(s):
// \reg_file|Mux37~10_combout  = ( \reg_file|Mux37~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux37~4_combout ) ) ) # ( !\reg_file|Mux37~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux37~4_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[20]),
	.datac(!\reg_file|Mux37~4_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux37~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~10 .extended_lut = "off";
defparam \reg_file|Mux37~10 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \reg_file|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N48
cyclonev_lcell_comb \reg_file|Mux36~3 (
// Equation(s):
// \reg_file|Mux36~3_combout  = ( \reg_file|registers[31][27]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[23][27]~q ) # (sinstruction_IFID[19]) ) ) ) # ( !\reg_file|registers[31][27]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & 
// \reg_file|registers[23][27]~q ) ) ) ) # ( \reg_file|registers[31][27]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[19][27]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[27][27]~q ))) ) ) ) # ( 
// !\reg_file|registers[31][27]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[19][27]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[27][27]~q ))) ) ) )

	.dataa(!\reg_file|registers[19][27]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[23][27]~q ),
	.datad(!\reg_file|registers[27][27]~q ),
	.datae(!\reg_file|registers[31][27]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~3 .extended_lut = "off";
defparam \reg_file|Mux36~3 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg_file|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N42
cyclonev_lcell_comb \reg_file|Mux36~2 (
// Equation(s):
// \reg_file|Mux36~2_combout  = ( \reg_file|registers[26][27]~q  & ( \reg_file|registers[30][27]~q  & ( ((!sinstruction_IFID[18] & (\reg_file|registers[18][27]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][27]~q )))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[26][27]~q  & ( \reg_file|registers[30][27]~q  & ( (!sinstruction_IFID[18] & (\reg_file|registers[18][27]~q  & ((!sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[22][27]~q 
// )))) ) ) ) # ( \reg_file|registers[26][27]~q  & ( !\reg_file|registers[30][27]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[18][27]~q ))) # (sinstruction_IFID[18] & (((\reg_file|registers[22][27]~q  & 
// !sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[26][27]~q  & ( !\reg_file|registers[30][27]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & (\reg_file|registers[18][27]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][27]~q 
// ))))) ) ) )

	.dataa(!\reg_file|registers[18][27]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[22][27]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][27]~q ),
	.dataf(!\reg_file|registers[30][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~2 .extended_lut = "off";
defparam \reg_file|Mux36~2 .lut_mask = 64'h470047CC473347FF;
defparam \reg_file|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N0
cyclonev_lcell_comb \reg_file|Mux36~0 (
// Equation(s):
// \reg_file|Mux36~0_combout  = ( \reg_file|registers[24][27]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[28][27]~q ) ) ) ) # ( !\reg_file|registers[24][27]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[28][27]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[24][27]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[16][27]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][27]~q )) ) ) ) # ( 
// !\reg_file|registers[24][27]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|registers[16][27]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[20][27]~q )) ) ) )

	.dataa(!\reg_file|registers[20][27]~q ),
	.datab(!\reg_file|registers[16][27]~q ),
	.datac(!\reg_file|registers[28][27]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[24][27]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~0 .extended_lut = "off";
defparam \reg_file|Mux36~0 .lut_mask = 64'h33553355000FFF0F;
defparam \reg_file|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N42
cyclonev_lcell_comb \reg_file|Mux36~1 (
// Equation(s):
// \reg_file|Mux36~1_combout  = ( \reg_file|registers[29][27]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[25][27]~q ) # (sinstruction_IFID[18]) ) ) ) # ( !\reg_file|registers[29][27]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & 
// \reg_file|registers[25][27]~q ) ) ) ) # ( \reg_file|registers[29][27]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][27]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][27]~q ))) ) ) ) # ( 
// !\reg_file|registers[29][27]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[17][27]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[21][27]~q ))) ) ) )

	.dataa(!\reg_file|registers[17][27]~q ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[21][27]~q ),
	.datad(!\reg_file|registers[25][27]~q ),
	.datae(!\reg_file|registers[29][27]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~1 .extended_lut = "off";
defparam \reg_file|Mux36~1 .lut_mask = 64'h4747474700CC33FF;
defparam \reg_file|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N18
cyclonev_lcell_comb \reg_file|Mux36~4 (
// Equation(s):
// \reg_file|Mux36~4_combout  = ( \reg_file|Mux36~0_combout  & ( \reg_file|Mux36~1_combout  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & ((\reg_file|Mux36~2_combout ))) # (sinstruction_IFID[16] & (\reg_file|Mux36~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux36~0_combout  & ( \reg_file|Mux36~1_combout  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux36~2_combout ))) # (sinstruction_IFID[16] & 
// (\reg_file|Mux36~3_combout )))) ) ) ) # ( \reg_file|Mux36~0_combout  & ( !\reg_file|Mux36~1_combout  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux36~2_combout ))) # 
// (sinstruction_IFID[16] & (\reg_file|Mux36~3_combout )))) ) ) ) # ( !\reg_file|Mux36~0_combout  & ( !\reg_file|Mux36~1_combout  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|Mux36~2_combout ))) # (sinstruction_IFID[16] & 
// (\reg_file|Mux36~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux36~3_combout ),
	.datab(!\reg_file|Mux36~2_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|Mux36~0_combout ),
	.dataf(!\reg_file|Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~4 .extended_lut = "off";
defparam \reg_file|Mux36~4 .lut_mask = 64'h0305F30503F5F3F5;
defparam \reg_file|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y19_N36
cyclonev_lcell_comb \reg_file|Mux36~7 (
// Equation(s):
// \reg_file|Mux36~7_combout  = ( \reg_file|registers[14][27]~q  & ( \reg_file|registers[13][27]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[12][27]~q ))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # 
// (\reg_file|registers[15][27]~q )))) ) ) ) # ( !\reg_file|registers[14][27]~q  & ( \reg_file|registers[13][27]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[12][27]~q ))) # (sinstruction_IFID[17] & 
// (((\reg_file|registers[15][27]~q  & sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[14][27]~q  & ( !\reg_file|registers[13][27]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][27]~q  & ((!sinstruction_IFID[16])))) # 
// (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|registers[15][27]~q )))) ) ) ) # ( !\reg_file|registers[14][27]~q  & ( !\reg_file|registers[13][27]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][27]~q  & 
// ((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((\reg_file|registers[15][27]~q  & sinstruction_IFID[16])))) ) ) )

	.dataa(!\reg_file|registers[12][27]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[15][27]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[14][27]~q ),
	.dataf(!\reg_file|registers[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~7 .extended_lut = "off";
defparam \reg_file|Mux36~7 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_file|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y17_N21
cyclonev_lcell_comb \reg_file|Mux36~6 (
// Equation(s):
// \reg_file|Mux36~6_combout  = ( \reg_file|registers[3][27]~q  & ( sinstruction_IFID[17] & ( (\reg_file|registers[2][27]~q ) # (sinstruction_IFID[16]) ) ) ) # ( !\reg_file|registers[3][27]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & 
// \reg_file|registers[2][27]~q ) ) ) ) # ( \reg_file|registers[3][27]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][27]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][27]~q ))) ) ) ) # ( 
// !\reg_file|registers[3][27]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[0][27]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][27]~q ))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[0][27]~q ),
	.datac(!\reg_file|registers[1][27]~q ),
	.datad(!\reg_file|registers[2][27]~q ),
	.datae(!\reg_file|registers[3][27]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~6 .extended_lut = "off";
defparam \reg_file|Mux36~6 .lut_mask = 64'h2727272700AA55FF;
defparam \reg_file|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N42
cyclonev_lcell_comb \reg_file|Mux36~5 (
// Equation(s):
// \reg_file|Mux36~5_combout  = ( \reg_file|registers[10][27]~q  & ( \reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[8][27]~q )) # (sinstruction_IFID[17]))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17]) # 
// ((\reg_file|registers[11][27]~q )))) ) ) ) # ( !\reg_file|registers[10][27]~q  & ( \reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[16] & (!sinstruction_IFID[17] & ((\reg_file|registers[8][27]~q )))) # (sinstruction_IFID[16] & 
// ((!sinstruction_IFID[17]) # ((\reg_file|registers[11][27]~q )))) ) ) ) # ( \reg_file|registers[10][27]~q  & ( !\reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[8][27]~q )) # (sinstruction_IFID[17]))) # 
// (sinstruction_IFID[16] & (sinstruction_IFID[17] & (\reg_file|registers[11][27]~q ))) ) ) ) # ( !\reg_file|registers[10][27]~q  & ( !\reg_file|registers[9][27]~q  & ( (!sinstruction_IFID[16] & (!sinstruction_IFID[17] & ((\reg_file|registers[8][27]~q )))) # 
// (sinstruction_IFID[16] & (sinstruction_IFID[17] & (\reg_file|registers[11][27]~q ))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[11][27]~q ),
	.datad(!\reg_file|registers[8][27]~q ),
	.datae(!\reg_file|registers[10][27]~q ),
	.dataf(!\reg_file|registers[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~5 .extended_lut = "off";
defparam \reg_file|Mux36~5 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y18_N24
cyclonev_lcell_comb \reg_file|Mux36~8 (
// Equation(s):
// \reg_file|Mux36~8_combout  = ( \reg_file|registers[7][27]~q  & ( \reg_file|registers[5][27]~q  & ( ((!sinstruction_IFID[17] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][27]~q )))) # (sinstruction_IFID[16]) ) ) ) # 
// ( !\reg_file|registers[7][27]~q  & ( \reg_file|registers[5][27]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][27]~q ))))) # (sinstruction_IFID[16] & 
// (!sinstruction_IFID[17])) ) ) ) # ( \reg_file|registers[7][27]~q  & ( !\reg_file|registers[5][27]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][27]~q ))))) 
// # (sinstruction_IFID[16] & (sinstruction_IFID[17])) ) ) ) # ( !\reg_file|registers[7][27]~q  & ( !\reg_file|registers[5][27]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[4][27]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[6][27]~q ))))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[4][27]~q ),
	.datad(!\reg_file|registers[6][27]~q ),
	.datae(!\reg_file|registers[7][27]~q ),
	.dataf(!\reg_file|registers[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~8 .extended_lut = "off";
defparam \reg_file|Mux36~8 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N39
cyclonev_lcell_comb \reg_file|Mux36~9 (
// Equation(s):
// \reg_file|Mux36~9_combout  = ( sinstruction_IFID[19] & ( \reg_file|Mux36~8_combout  & ( (!sinstruction_IFID[18] & ((\reg_file|Mux36~5_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux36~7_combout )) ) ) ) # ( !sinstruction_IFID[19] & ( 
// \reg_file|Mux36~8_combout  & ( (\reg_file|Mux36~6_combout ) # (sinstruction_IFID[18]) ) ) ) # ( sinstruction_IFID[19] & ( !\reg_file|Mux36~8_combout  & ( (!sinstruction_IFID[18] & ((\reg_file|Mux36~5_combout ))) # (sinstruction_IFID[18] & 
// (\reg_file|Mux36~7_combout )) ) ) ) # ( !sinstruction_IFID[19] & ( !\reg_file|Mux36~8_combout  & ( (!sinstruction_IFID[18] & \reg_file|Mux36~6_combout ) ) ) )

	.dataa(!\reg_file|Mux36~7_combout ),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|Mux36~6_combout ),
	.datad(!\reg_file|Mux36~5_combout ),
	.datae(!sinstruction_IFID[19]),
	.dataf(!\reg_file|Mux36~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~9 .extended_lut = "off";
defparam \reg_file|Mux36~9 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \reg_file|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N39
cyclonev_lcell_comb \reg_file|Mux36~10 (
// Equation(s):
// \reg_file|Mux36~10_combout  = ( sinstruction_IFID[20] & ( \reg_file|Mux36~9_combout  & ( \reg_file|Mux36~4_combout  ) ) ) # ( !sinstruction_IFID[20] & ( \reg_file|Mux36~9_combout  ) ) # ( sinstruction_IFID[20] & ( !\reg_file|Mux36~9_combout  & ( 
// \reg_file|Mux36~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux36~4_combout ),
	.datad(gnd),
	.datae(!sinstruction_IFID[20]),
	.dataf(!\reg_file|Mux36~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~10 .extended_lut = "off";
defparam \reg_file|Mux36~10 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \reg_file|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y20_N36
cyclonev_lcell_comb \reg_file|Mux35~3 (
// Equation(s):
// \reg_file|Mux35~3_combout  = ( \reg_file|registers[27][28]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][28]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][28]~q )) ) ) ) # ( !\reg_file|registers[27][28]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[23][28]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][28]~q )) ) ) ) # ( \reg_file|registers[27][28]~q  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # 
// (\reg_file|registers[19][28]~q ) ) ) ) # ( !\reg_file|registers[27][28]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[19][28]~q  & !sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|registers[19][28]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[31][28]~q ),
	.datad(!\reg_file|registers[23][28]~q ),
	.datae(!\reg_file|registers[27][28]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~3 .extended_lut = "off";
defparam \reg_file|Mux35~3 .lut_mask = 64'h4444777703CF03CF;
defparam \reg_file|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y19_N6
cyclonev_lcell_comb \reg_file|Mux35~0 (
// Equation(s):
// \reg_file|Mux35~0_combout  = ( \reg_file|registers[24][28]~q  & ( \reg_file|registers[20][28]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[16][28]~q )))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|registers[28][28]~q ))) ) ) ) # ( !\reg_file|registers[24][28]~q  & ( \reg_file|registers[20][28]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[16][28]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & 
// (((!sinstruction_IFID[19])) # (\reg_file|registers[28][28]~q ))) ) ) ) # ( \reg_file|registers[24][28]~q  & ( !\reg_file|registers[20][28]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[16][28]~q )))) # 
// (sinstruction_IFID[18] & (\reg_file|registers[28][28]~q  & ((sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[24][28]~q  & ( !\reg_file|registers[20][28]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[16][28]~q  & 
// !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|registers[28][28]~q  & ((sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|registers[28][28]~q ),
	.datab(!\reg_file|registers[16][28]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[24][28]~q ),
	.dataf(!\reg_file|registers[20][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~0 .extended_lut = "off";
defparam \reg_file|Mux35~0 .lut_mask = 64'h300530F53F053FF5;
defparam \reg_file|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y18_N36
cyclonev_lcell_comb \reg_file|Mux35~2 (
// Equation(s):
// \reg_file|Mux35~2_combout  = ( \reg_file|registers[26][28]~q  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18]) # (\reg_file|registers[30][28]~q ) ) ) ) # ( !\reg_file|registers[26][28]~q  & ( sinstruction_IFID[19] & ( (\reg_file|registers[30][28]~q  
// & sinstruction_IFID[18]) ) ) ) # ( \reg_file|registers[26][28]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[18][28]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][28]~q ))) ) ) ) # ( 
// !\reg_file|registers[26][28]~q  & ( !sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & (\reg_file|registers[18][28]~q )) # (sinstruction_IFID[18] & ((\reg_file|registers[22][28]~q ))) ) ) )

	.dataa(!\reg_file|registers[18][28]~q ),
	.datab(!\reg_file|registers[30][28]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[22][28]~q ),
	.datae(!\reg_file|registers[26][28]~q ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~2 .extended_lut = "off";
defparam \reg_file|Mux35~2 .lut_mask = 64'h505F505F0303F3F3;
defparam \reg_file|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N30
cyclonev_lcell_comb \reg_file|Mux35~1 (
// Equation(s):
// \reg_file|Mux35~1_combout  = ( \reg_file|registers[29][28]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[21][28]~q ) ) ) ) # ( !\reg_file|registers[29][28]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][28]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[29][28]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][28]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][28]~q )) ) ) ) # ( 
// !\reg_file|registers[29][28]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][28]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][28]~q )) ) ) )

	.dataa(!\reg_file|registers[21][28]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[25][28]~q ),
	.datad(!\reg_file|registers[17][28]~q ),
	.datae(!\reg_file|registers[29][28]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~1 .extended_lut = "off";
defparam \reg_file|Mux35~1 .lut_mask = 64'h03CF03CF44447777;
defparam \reg_file|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N6
cyclonev_lcell_comb \reg_file|Mux35~4 (
// Equation(s):
// \reg_file|Mux35~4_combout  = ( sinstruction_IFID[16] & ( \reg_file|Mux35~1_combout  & ( (!sinstruction_IFID[17]) # (\reg_file|Mux35~3_combout ) ) ) ) # ( !sinstruction_IFID[16] & ( \reg_file|Mux35~1_combout  & ( (!sinstruction_IFID[17] & 
// (\reg_file|Mux35~0_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux35~2_combout ))) ) ) ) # ( sinstruction_IFID[16] & ( !\reg_file|Mux35~1_combout  & ( (\reg_file|Mux35~3_combout  & sinstruction_IFID[17]) ) ) ) # ( !sinstruction_IFID[16] & ( 
// !\reg_file|Mux35~1_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux35~0_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux35~2_combout ))) ) ) )

	.dataa(!\reg_file|Mux35~3_combout ),
	.datab(!\reg_file|Mux35~0_combout ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|Mux35~2_combout ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!\reg_file|Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~4 .extended_lut = "off";
defparam \reg_file|Mux35~4 .lut_mask = 64'h303F0505303FF5F5;
defparam \reg_file|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y17_N18
cyclonev_lcell_comb \reg_file|Mux35~7 (
// Equation(s):
// \reg_file|Mux35~7_combout  = ( \reg_file|registers[15][28]~q  & ( sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # (\reg_file|registers[13][28]~q ) ) ) ) # ( !\reg_file|registers[15][28]~q  & ( sinstruction_IFID[16] & ( (\reg_file|registers[13][28]~q  
// & !sinstruction_IFID[17]) ) ) ) # ( \reg_file|registers[15][28]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][28]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[14][28]~q ))) ) ) ) # ( 
// !\reg_file|registers[15][28]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[12][28]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[14][28]~q ))) ) ) )

	.dataa(!\reg_file|registers[13][28]~q ),
	.datab(!\reg_file|registers[12][28]~q ),
	.datac(!\reg_file|registers[14][28]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[15][28]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~7 .extended_lut = "off";
defparam \reg_file|Mux35~7 .lut_mask = 64'h330F330F550055FF;
defparam \reg_file|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y18_N30
cyclonev_lcell_comb \reg_file|Mux35~6 (
// Equation(s):
// \reg_file|Mux35~6_combout  = ( \reg_file|registers[2][28]~q  & ( \reg_file|registers[3][28]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][28]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][28]~q ))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][28]~q  & ( \reg_file|registers[3][28]~q  & ( (!sinstruction_IFID[16] & (((\reg_file|registers[0][28]~q  & !sinstruction_IFID[17])))) # (sinstruction_IFID[16] & (((sinstruction_IFID[17])) # (\reg_file|registers[1][28]~q ))) ) ) ) 
// # ( \reg_file|registers[2][28]~q  & ( !\reg_file|registers[3][28]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17]) # (\reg_file|registers[0][28]~q )))) # (sinstruction_IFID[16] & (\reg_file|registers[1][28]~q  & ((!sinstruction_IFID[17])))) ) ) 
// ) # ( !\reg_file|registers[2][28]~q  & ( !\reg_file|registers[3][28]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][28]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][28]~q )))) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[1][28]~q ),
	.datac(!\reg_file|registers[0][28]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[2][28]~q ),
	.dataf(!\reg_file|registers[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~6 .extended_lut = "off";
defparam \reg_file|Mux35~6 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \reg_file|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N9
cyclonev_lcell_comb \reg_file|Mux35~8 (
// Equation(s):
// \reg_file|Mux35~8_combout  = ( \reg_file|registers[5][28]~q  & ( \reg_file|registers[4][28]~q  & ( (!sinstruction_IFID[17]) # ((!sinstruction_IFID[16] & ((\reg_file|registers[6][28]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][28]~q ))) ) ) ) 
// # ( !\reg_file|registers[5][28]~q  & ( \reg_file|registers[4][28]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[6][28]~q ))) # (sinstruction_IFID[16] & 
// (\reg_file|registers[7][28]~q )))) ) ) ) # ( \reg_file|registers[5][28]~q  & ( !\reg_file|registers[4][28]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[6][28]~q 
// ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][28]~q )))) ) ) ) # ( !\reg_file|registers[5][28]~q  & ( !\reg_file|registers[4][28]~q  & ( (sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[6][28]~q ))) # 
// (sinstruction_IFID[16] & (\reg_file|registers[7][28]~q )))) ) ) )

	.dataa(!\reg_file|registers[7][28]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|registers[6][28]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[5][28]~q ),
	.dataf(!\reg_file|registers[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~8 .extended_lut = "off";
defparam \reg_file|Mux35~8 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y18_N24
cyclonev_lcell_comb \reg_file|Mux35~5 (
// Equation(s):
// \reg_file|Mux35~5_combout  = ( \reg_file|registers[9][28]~q  & ( \reg_file|registers[11][28]~q  & ( ((!sinstruction_IFID[17] & (\reg_file|registers[8][28]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[10][28]~q )))) # (sinstruction_IFID[16]) ) ) ) 
// # ( !\reg_file|registers[9][28]~q  & ( \reg_file|registers[11][28]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[8][28]~q  & ((!sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[10][28]~q )))) ) 
// ) ) # ( \reg_file|registers[9][28]~q  & ( !\reg_file|registers[11][28]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16])) # (\reg_file|registers[8][28]~q ))) # (sinstruction_IFID[17] & (((\reg_file|registers[10][28]~q  & 
// !sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[9][28]~q  & ( !\reg_file|registers[11][28]~q  & ( (!sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[8][28]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[10][28]~q 
// ))))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[8][28]~q ),
	.datac(!\reg_file|registers[10][28]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[9][28]~q ),
	.dataf(!\reg_file|registers[11][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~5 .extended_lut = "off";
defparam \reg_file|Mux35~5 .lut_mask = 64'h270027AA275527FF;
defparam \reg_file|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N48
cyclonev_lcell_comb \reg_file|Mux35~9 (
// Equation(s):
// \reg_file|Mux35~9_combout  = ( \reg_file|Mux35~8_combout  & ( \reg_file|Mux35~5_combout  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|Mux35~6_combout )))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|Mux35~7_combout ))) ) ) ) # ( !\reg_file|Mux35~8_combout  & ( \reg_file|Mux35~5_combout  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|Mux35~6_combout )))) # (sinstruction_IFID[18] & (\reg_file|Mux35~7_combout  & 
// ((sinstruction_IFID[19])))) ) ) ) # ( \reg_file|Mux35~8_combout  & ( !\reg_file|Mux35~5_combout  & ( (!sinstruction_IFID[18] & (((\reg_file|Mux35~6_combout  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((!sinstruction_IFID[19])) # 
// (\reg_file|Mux35~7_combout ))) ) ) ) # ( !\reg_file|Mux35~8_combout  & ( !\reg_file|Mux35~5_combout  & ( (!sinstruction_IFID[18] & (((\reg_file|Mux35~6_combout  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|Mux35~7_combout  & 
// ((sinstruction_IFID[19])))) ) ) )

	.dataa(!\reg_file|Mux35~7_combout ),
	.datab(!\reg_file|Mux35~6_combout ),
	.datac(!sinstruction_IFID[18]),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|Mux35~8_combout ),
	.dataf(!\reg_file|Mux35~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~9 .extended_lut = "off";
defparam \reg_file|Mux35~9 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y18_N15
cyclonev_lcell_comb \reg_file|Mux35~10 (
// Equation(s):
// \reg_file|Mux35~10_combout  = ( \reg_file|Mux35~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux35~4_combout ) ) ) # ( !\reg_file|Mux35~9_combout  & ( (sinstruction_IFID[20] & \reg_file|Mux35~4_combout ) ) )

	.dataa(gnd),
	.datab(!sinstruction_IFID[20]),
	.datac(!\reg_file|Mux35~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux35~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~10 .extended_lut = "off";
defparam \reg_file|Mux35~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \reg_file|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N18
cyclonev_lcell_comb \reg_file|Mux34~7 (
// Equation(s):
// \reg_file|Mux34~7_combout  = ( \reg_file|registers[14][29]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][29]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][29]~q ))) ) ) ) # ( !\reg_file|registers[14][29]~q 
//  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][29]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][29]~q ))) ) ) ) # ( \reg_file|registers[14][29]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[12][29]~q ) ) ) ) # ( !\reg_file|registers[14][29]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[12][29]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[13][29]~q ),
	.datab(!\reg_file|registers[15][29]~q ),
	.datac(!\reg_file|registers[12][29]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[14][29]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~7 .extended_lut = "off";
defparam \reg_file|Mux34~7 .lut_mask = 64'h0F000FFF55335533;
defparam \reg_file|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N6
cyclonev_lcell_comb \reg_file|Mux34~6 (
// Equation(s):
// \reg_file|Mux34~6_combout  = ( \reg_file|registers[3][29]~q  & ( \reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[1][29]~q ))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16]) # 
// (\reg_file|registers[2][29]~q )))) ) ) ) # ( !\reg_file|registers[3][29]~q  & ( \reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[1][29]~q ))) # (sinstruction_IFID[17] & 
// (((\reg_file|registers[2][29]~q  & !sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[3][29]~q  & ( !\reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[1][29]~q  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16]) # (\reg_file|registers[2][29]~q )))) ) ) ) # ( !\reg_file|registers[3][29]~q  & ( !\reg_file|registers[0][29]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[1][29]~q  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] 
// & (((\reg_file|registers[2][29]~q  & !sinstruction_IFID[16])))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[1][29]~q ),
	.datac(!\reg_file|registers[2][29]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[3][29]~q ),
	.dataf(!\reg_file|registers[0][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~6 .extended_lut = "off";
defparam \reg_file|Mux34~6 .lut_mask = 64'h05220577AF22AF77;
defparam \reg_file|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y18_N42
cyclonev_lcell_comb \reg_file|Mux34~5 (
// Equation(s):
// \reg_file|Mux34~5_combout  = ( \reg_file|registers[10][29]~q  & ( \reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & ((\reg_file|registers[9][29]~q ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][29]~q ))) ) ) 
// ) # ( !\reg_file|registers[10][29]~q  & ( \reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[16] & (((!sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][29]~q ))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][29]~q )))) ) ) ) # ( \reg_file|registers[10][29]~q  & ( !\reg_file|registers[8][29]~q  & ( (!sinstruction_IFID[16] & (((sinstruction_IFID[17])))) # (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][29]~q 
// ))) # (sinstruction_IFID[17] & (\reg_file|registers[11][29]~q )))) ) ) ) # ( !\reg_file|registers[10][29]~q  & ( !\reg_file|registers[8][29]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & ((\reg_file|registers[9][29]~q ))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[11][29]~q )))) ) ) )

	.dataa(!\reg_file|registers[11][29]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[9][29]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[10][29]~q ),
	.dataf(!\reg_file|registers[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~5 .extended_lut = "off";
defparam \reg_file|Mux34~5 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y16_N36
cyclonev_lcell_comb \reg_file|Mux34~8 (
// Equation(s):
// \reg_file|Mux34~8_combout  = ( \reg_file|registers[5][29]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[6][29]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][29]~q )) ) ) ) # ( !\reg_file|registers[5][29]~q  & 
// ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & ((\reg_file|registers[6][29]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[7][29]~q )) ) ) ) # ( \reg_file|registers[5][29]~q  & ( !sinstruction_IFID[17] & ( (\reg_file|registers[4][29]~q ) # 
// (sinstruction_IFID[16]) ) ) ) # ( !\reg_file|registers[5][29]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & \reg_file|registers[4][29]~q ) ) ) )

	.dataa(!sinstruction_IFID[16]),
	.datab(!\reg_file|registers[4][29]~q ),
	.datac(!\reg_file|registers[7][29]~q ),
	.datad(!\reg_file|registers[6][29]~q ),
	.datae(!\reg_file|registers[5][29]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~8 .extended_lut = "off";
defparam \reg_file|Mux34~8 .lut_mask = 64'h2222777705AF05AF;
defparam \reg_file|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N54
cyclonev_lcell_comb \reg_file|Mux34~9 (
// Equation(s):
// \reg_file|Mux34~9_combout  = ( \reg_file|Mux34~5_combout  & ( \reg_file|Mux34~8_combout  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18]) # (\reg_file|Mux34~6_combout )))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # 
// (\reg_file|Mux34~7_combout ))) ) ) ) # ( !\reg_file|Mux34~5_combout  & ( \reg_file|Mux34~8_combout  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18]) # (\reg_file|Mux34~6_combout )))) # (sinstruction_IFID[19] & (\reg_file|Mux34~7_combout  & 
// ((sinstruction_IFID[18])))) ) ) ) # ( \reg_file|Mux34~5_combout  & ( !\reg_file|Mux34~8_combout  & ( (!sinstruction_IFID[19] & (((\reg_file|Mux34~6_combout  & !sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # 
// (\reg_file|Mux34~7_combout ))) ) ) ) # ( !\reg_file|Mux34~5_combout  & ( !\reg_file|Mux34~8_combout  & ( (!sinstruction_IFID[19] & (((\reg_file|Mux34~6_combout  & !sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (\reg_file|Mux34~7_combout  & 
// ((sinstruction_IFID[18])))) ) ) )

	.dataa(!\reg_file|Mux34~7_combout ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|Mux34~6_combout ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|Mux34~5_combout ),
	.dataf(!\reg_file|Mux34~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~9 .extended_lut = "off";
defparam \reg_file|Mux34~9 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \reg_file|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N48
cyclonev_lcell_comb \reg_file|Mux34~0 (
// Equation(s):
// \reg_file|Mux34~0_combout  = ( \reg_file|registers[16][29]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[20][29]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[28][29]~q ))) ) ) ) # ( !\reg_file|registers[16][29]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[20][29]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[28][29]~q ))) ) ) ) # ( \reg_file|registers[16][29]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19]) # 
// (\reg_file|registers[24][29]~q ) ) ) ) # ( !\reg_file|registers[16][29]~q  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19] & \reg_file|registers[24][29]~q ) ) ) )

	.dataa(!\reg_file|registers[20][29]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[28][29]~q ),
	.datad(!\reg_file|registers[24][29]~q ),
	.datae(!\reg_file|registers[16][29]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~0 .extended_lut = "off";
defparam \reg_file|Mux34~0 .lut_mask = 64'h0033CCFF47474747;
defparam \reg_file|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N30
cyclonev_lcell_comb \reg_file|Mux34~2 (
// Equation(s):
// \reg_file|Mux34~2_combout  = ( \reg_file|registers[26][29]~q  & ( \reg_file|registers[30][29]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[18][29]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[22][29]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[26][29]~q  & ( \reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[18][29]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[22][29]~q 
// ))) ) ) ) # ( \reg_file|registers[26][29]~q  & ( !\reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[18][29]~q )))) # (sinstruction_IFID[18] & (\reg_file|registers[22][29]~q  & 
// ((!sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[26][29]~q  & ( !\reg_file|registers[30][29]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[18][29]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[22][29]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[22][29]~q ),
	.datac(!\reg_file|registers[18][29]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[26][29]~q ),
	.dataf(!\reg_file|registers[30][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~2 .extended_lut = "off";
defparam \reg_file|Mux34~2 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \reg_file|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N12
cyclonev_lcell_comb \reg_file|Mux34~3 (
// Equation(s):
// \reg_file|Mux34~3_combout  = ( \reg_file|registers[27][29]~q  & ( \reg_file|registers[23][29]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[19][29]~q ))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # 
// (\reg_file|registers[31][29]~q )))) ) ) ) # ( !\reg_file|registers[27][29]~q  & ( \reg_file|registers[23][29]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18])) # (\reg_file|registers[19][29]~q ))) # (sinstruction_IFID[19] & 
// (((\reg_file|registers[31][29]~q  & sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[27][29]~q  & ( !\reg_file|registers[23][29]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[19][29]~q  & ((!sinstruction_IFID[18])))) # 
// (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[31][29]~q )))) ) ) ) # ( !\reg_file|registers[27][29]~q  & ( !\reg_file|registers[23][29]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[19][29]~q  & 
// ((!sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((\reg_file|registers[31][29]~q  & sinstruction_IFID[18])))) ) ) )

	.dataa(!\reg_file|registers[19][29]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[31][29]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[27][29]~q ),
	.dataf(!\reg_file|registers[23][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~3 .extended_lut = "off";
defparam \reg_file|Mux34~3 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_file|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N0
cyclonev_lcell_comb \reg_file|Mux34~1 (
// Equation(s):
// \reg_file|Mux34~1_combout  = ( \reg_file|registers[29][29]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[21][29]~q ) ) ) ) # ( !\reg_file|registers[29][29]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][29]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[29][29]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][29]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][29]~q )) ) ) ) # ( 
// !\reg_file|registers[29][29]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][29]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][29]~q )) ) ) )

	.dataa(!\reg_file|registers[21][29]~q ),
	.datab(!\reg_file|registers[25][29]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[17][29]~q ),
	.datae(!\reg_file|registers[29][29]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~1 .extended_lut = "off";
defparam \reg_file|Mux34~1 .lut_mask = 64'h03F303F350505F5F;
defparam \reg_file|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y14_N12
cyclonev_lcell_comb \reg_file|Mux34~4 (
// Equation(s):
// \reg_file|Mux34~4_combout  = ( sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|Mux34~3_combout  ) ) ) # ( !sinstruction_IFID[17] & ( sinstruction_IFID[16] & ( \reg_file|Mux34~1_combout  ) ) ) # ( sinstruction_IFID[17] & ( 
// !sinstruction_IFID[16] & ( \reg_file|Mux34~2_combout  ) ) ) # ( !sinstruction_IFID[17] & ( !sinstruction_IFID[16] & ( \reg_file|Mux34~0_combout  ) ) )

	.dataa(!\reg_file|Mux34~0_combout ),
	.datab(!\reg_file|Mux34~2_combout ),
	.datac(!\reg_file|Mux34~3_combout ),
	.datad(!\reg_file|Mux34~1_combout ),
	.datae(!sinstruction_IFID[17]),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~4 .extended_lut = "off";
defparam \reg_file|Mux34~4 .lut_mask = 64'h5555333300FF0F0F;
defparam \reg_file|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y15_N51
cyclonev_lcell_comb \reg_file|Mux34~10 (
// Equation(s):
// \reg_file|Mux34~10_combout  = ( \reg_file|Mux34~4_combout  & ( (sinstruction_IFID[20]) # (\reg_file|Mux34~9_combout ) ) ) # ( !\reg_file|Mux34~4_combout  & ( (\reg_file|Mux34~9_combout  & !sinstruction_IFID[20]) ) )

	.dataa(!\reg_file|Mux34~9_combout ),
	.datab(!sinstruction_IFID[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~10 .extended_lut = "off";
defparam \reg_file|Mux34~10 .lut_mask = 64'h4444444477777777;
defparam \reg_file|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N36
cyclonev_lcell_comb \reg_file|Mux33~1 (
// Equation(s):
// \reg_file|Mux33~1_combout  = ( \reg_file|registers[29][30]~q  & ( \reg_file|registers[25][30]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[17][30]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[21][30]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[29][30]~q  & ( \reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[17][30]~q ) # (sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (\reg_file|registers[21][30]~q  & (!sinstruction_IFID[19]))) 
// ) ) ) # ( \reg_file|registers[29][30]~q  & ( !\reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[18] & (((!sinstruction_IFID[19] & \reg_file|registers[17][30]~q )))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # 
// (\reg_file|registers[21][30]~q ))) ) ) ) # ( !\reg_file|registers[29][30]~q  & ( !\reg_file|registers[25][30]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[17][30]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[21][30]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[21][30]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[17][30]~q ),
	.datae(!\reg_file|registers[29][30]~q ),
	.dataf(!\reg_file|registers[25][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~1 .extended_lut = "off";
defparam \reg_file|Mux33~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y15_N24
cyclonev_lcell_comb \reg_file|Mux33~3 (
// Equation(s):
// \reg_file|Mux33~3_combout  = ( \reg_file|registers[27][30]~q  & ( \reg_file|registers[31][30]~q  & ( ((!sinstruction_IFID[18] & ((\reg_file|registers[19][30]~q ))) # (sinstruction_IFID[18] & (\reg_file|registers[23][30]~q ))) # (sinstruction_IFID[19]) ) ) 
// ) # ( !\reg_file|registers[27][30]~q  & ( \reg_file|registers[31][30]~q  & ( (!sinstruction_IFID[18] & (((\reg_file|registers[19][30]~q  & !sinstruction_IFID[19])))) # (sinstruction_IFID[18] & (((sinstruction_IFID[19])) # (\reg_file|registers[23][30]~q 
// ))) ) ) ) # ( \reg_file|registers[27][30]~q  & ( !\reg_file|registers[31][30]~q  & ( (!sinstruction_IFID[18] & (((sinstruction_IFID[19]) # (\reg_file|registers[19][30]~q )))) # (sinstruction_IFID[18] & (\reg_file|registers[23][30]~q  & 
// ((!sinstruction_IFID[19])))) ) ) ) # ( !\reg_file|registers[27][30]~q  & ( !\reg_file|registers[31][30]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18] & ((\reg_file|registers[19][30]~q ))) # (sinstruction_IFID[18] & 
// (\reg_file|registers[23][30]~q )))) ) ) )

	.dataa(!sinstruction_IFID[18]),
	.datab(!\reg_file|registers[23][30]~q ),
	.datac(!\reg_file|registers[19][30]~q ),
	.datad(!sinstruction_IFID[19]),
	.datae(!\reg_file|registers[27][30]~q ),
	.dataf(!\reg_file|registers[31][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~3 .extended_lut = "off";
defparam \reg_file|Mux33~3 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \reg_file|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N54
cyclonev_lcell_comb \reg_file|Mux33~0 (
// Equation(s):
// \reg_file|Mux33~0_combout  = ( \reg_file|registers[28][30]~q  & ( \reg_file|registers[16][30]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[20][30]~q )))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18])) # 
// (\reg_file|registers[24][30]~q ))) ) ) ) # ( !\reg_file|registers[28][30]~q  & ( \reg_file|registers[16][30]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # (\reg_file|registers[20][30]~q )))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[24][30]~q  & (!sinstruction_IFID[18]))) ) ) ) # ( \reg_file|registers[28][30]~q  & ( !\reg_file|registers[16][30]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[20][30]~q )))) # (sinstruction_IFID[19] 
// & (((sinstruction_IFID[18])) # (\reg_file|registers[24][30]~q ))) ) ) ) # ( !\reg_file|registers[28][30]~q  & ( !\reg_file|registers[16][30]~q  & ( (!sinstruction_IFID[19] & (((sinstruction_IFID[18] & \reg_file|registers[20][30]~q )))) # 
// (sinstruction_IFID[19] & (\reg_file|registers[24][30]~q  & (!sinstruction_IFID[18]))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!\reg_file|registers[24][30]~q ),
	.datac(!sinstruction_IFID[18]),
	.datad(!\reg_file|registers[20][30]~q ),
	.datae(!\reg_file|registers[28][30]~q ),
	.dataf(!\reg_file|registers[16][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~0 .extended_lut = "off";
defparam \reg_file|Mux33~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg_file|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y20_N54
cyclonev_lcell_comb \reg_file|Mux33~2 (
// Equation(s):
// \reg_file|Mux33~2_combout  = ( \reg_file|registers[26][30]~q  & ( \reg_file|registers[18][30]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & (\reg_file|registers[22][30]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][30]~q )))) ) 
// ) ) # ( !\reg_file|registers[26][30]~q  & ( \reg_file|registers[18][30]~q  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|registers[22][30]~q ))) # (sinstruction_IFID[19] & (((\reg_file|registers[30][30]~q  & 
// sinstruction_IFID[18])))) ) ) ) # ( \reg_file|registers[26][30]~q  & ( !\reg_file|registers[18][30]~q  & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][30]~q  & ((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((!sinstruction_IFID[18]) # 
// (\reg_file|registers[30][30]~q )))) ) ) ) # ( !\reg_file|registers[26][30]~q  & ( !\reg_file|registers[18][30]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & (\reg_file|registers[22][30]~q )) # (sinstruction_IFID[19] & 
// ((\reg_file|registers[30][30]~q ))))) ) ) )

	.dataa(!\reg_file|registers[22][30]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[30][30]~q ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|registers[26][30]~q ),
	.dataf(!\reg_file|registers[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~2 .extended_lut = "off";
defparam \reg_file|Mux33~2 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y16_N42
cyclonev_lcell_comb \reg_file|Mux33~4 (
// Equation(s):
// \reg_file|Mux33~4_combout  = ( \reg_file|Mux33~0_combout  & ( \reg_file|Mux33~2_combout  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|Mux33~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux33~3_combout )))) ) ) ) # ( 
// !\reg_file|Mux33~0_combout  & ( \reg_file|Mux33~2_combout  & ( (!sinstruction_IFID[17] & (\reg_file|Mux33~1_combout  & ((sinstruction_IFID[16])))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # (\reg_file|Mux33~3_combout )))) ) ) ) # ( 
// \reg_file|Mux33~0_combout  & ( !\reg_file|Mux33~2_combout  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|Mux33~1_combout ))) # (sinstruction_IFID[17] & (((\reg_file|Mux33~3_combout  & sinstruction_IFID[16])))) ) ) ) # ( 
// !\reg_file|Mux33~0_combout  & ( !\reg_file|Mux33~2_combout  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|Mux33~1_combout )) # (sinstruction_IFID[17] & ((\reg_file|Mux33~3_combout ))))) ) ) )

	.dataa(!\reg_file|Mux33~1_combout ),
	.datab(!sinstruction_IFID[17]),
	.datac(!\reg_file|Mux33~3_combout ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|Mux33~0_combout ),
	.dataf(!\reg_file|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~4 .extended_lut = "off";
defparam \reg_file|Mux33~4 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_file|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N54
cyclonev_lcell_comb \reg_file|Mux33~8 (
// Equation(s):
// \reg_file|Mux33~8_combout  = ( \reg_file|registers[5][30]~q  & ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][30]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][30]~q ))) ) ) ) # ( !\reg_file|registers[5][30]~q  & 
// ( sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & (\reg_file|registers[6][30]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[7][30]~q ))) ) ) ) # ( \reg_file|registers[5][30]~q  & ( !sinstruction_IFID[17] & ( (\reg_file|registers[4][30]~q ) # 
// (sinstruction_IFID[16]) ) ) ) # ( !\reg_file|registers[5][30]~q  & ( !sinstruction_IFID[17] & ( (!sinstruction_IFID[16] & \reg_file|registers[4][30]~q ) ) ) )

	.dataa(!\reg_file|registers[6][30]~q ),
	.datab(!sinstruction_IFID[16]),
	.datac(!\reg_file|registers[7][30]~q ),
	.datad(!\reg_file|registers[4][30]~q ),
	.datae(!\reg_file|registers[5][30]~q ),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~8 .extended_lut = "off";
defparam \reg_file|Mux33~8 .lut_mask = 64'h00CC33FF47474747;
defparam \reg_file|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N54
cyclonev_lcell_comb \reg_file|Mux33~5 (
// Equation(s):
// \reg_file|Mux33~5_combout  = ( \reg_file|registers[10][30]~q  & ( \reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[8][30]~q )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # 
// (\reg_file|registers[11][30]~q ))) ) ) ) # ( !\reg_file|registers[10][30]~q  & ( \reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[17] & (((sinstruction_IFID[16]) # (\reg_file|registers[8][30]~q )))) # (sinstruction_IFID[17] & 
// (\reg_file|registers[11][30]~q  & ((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[10][30]~q  & ( !\reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[8][30]~q  & !sinstruction_IFID[16])))) # (sinstruction_IFID[17] 
// & (((!sinstruction_IFID[16])) # (\reg_file|registers[11][30]~q ))) ) ) ) # ( !\reg_file|registers[10][30]~q  & ( !\reg_file|registers[9][30]~q  & ( (!sinstruction_IFID[17] & (((\reg_file|registers[8][30]~q  & !sinstruction_IFID[16])))) # 
// (sinstruction_IFID[17] & (\reg_file|registers[11][30]~q  & ((sinstruction_IFID[16])))) ) ) )

	.dataa(!sinstruction_IFID[17]),
	.datab(!\reg_file|registers[11][30]~q ),
	.datac(!\reg_file|registers[8][30]~q ),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[10][30]~q ),
	.dataf(!\reg_file|registers[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~5 .extended_lut = "off";
defparam \reg_file|Mux33~5 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg_file|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y21_N51
cyclonev_lcell_comb \reg_file|Mux33~7 (
// Equation(s):
// \reg_file|Mux33~7_combout  = ( \reg_file|registers[14][30]~q  & ( \reg_file|registers[15][30]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[12][30]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][30]~q )))) # (sinstruction_IFID[17]) ) ) 
// ) # ( !\reg_file|registers[14][30]~q  & ( \reg_file|registers[15][30]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][30]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][30]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[14][30]~q  & ( !\reg_file|registers[15][30]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][30]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[13][30]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[14][30]~q  & ( !\reg_file|registers[15][30]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[12][30]~q )) # 
// (sinstruction_IFID[16] & ((\reg_file|registers[13][30]~q ))))) ) ) )

	.dataa(!\reg_file|registers[12][30]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[13][30]~q ),
	.datae(!\reg_file|registers[14][30]~q ),
	.dataf(!\reg_file|registers[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~7 .extended_lut = "off";
defparam \reg_file|Mux33~7 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y15_N33
cyclonev_lcell_comb \reg_file|Mux33~6 (
// Equation(s):
// \reg_file|Mux33~6_combout  = ( \reg_file|registers[2][30]~q  & ( \reg_file|registers[3][30]~q  & ( ((!sinstruction_IFID[16] & ((\reg_file|registers[0][30]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][30]~q ))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][30]~q  & ( \reg_file|registers[3][30]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][30]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][30]~q )))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][30]~q  & ( !\reg_file|registers[3][30]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][30]~q ))) # (sinstruction_IFID[16] & (\reg_file|registers[1][30]~q 
// )))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[2][30]~q  & ( !\reg_file|registers[3][30]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & ((\reg_file|registers[0][30]~q ))) # (sinstruction_IFID[16] 
// & (\reg_file|registers[1][30]~q )))) ) ) )

	.dataa(!\reg_file|registers[1][30]~q ),
	.datab(!\reg_file|registers[0][30]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!sinstruction_IFID[16]),
	.datae(!\reg_file|registers[2][30]~q ),
	.dataf(!\reg_file|registers[3][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~6 .extended_lut = "off";
defparam \reg_file|Mux33~6 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y17_N48
cyclonev_lcell_comb \reg_file|Mux33~9 (
// Equation(s):
// \reg_file|Mux33~9_combout  = ( \reg_file|Mux33~7_combout  & ( \reg_file|Mux33~6_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|Mux33~8_combout ))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18]) # 
// (\reg_file|Mux33~5_combout )))) ) ) ) # ( !\reg_file|Mux33~7_combout  & ( \reg_file|Mux33~6_combout  & ( (!sinstruction_IFID[19] & (((!sinstruction_IFID[18])) # (\reg_file|Mux33~8_combout ))) # (sinstruction_IFID[19] & (((\reg_file|Mux33~5_combout  & 
// !sinstruction_IFID[18])))) ) ) ) # ( \reg_file|Mux33~7_combout  & ( !\reg_file|Mux33~6_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux33~8_combout  & ((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((sinstruction_IFID[18]) # 
// (\reg_file|Mux33~5_combout )))) ) ) ) # ( !\reg_file|Mux33~7_combout  & ( !\reg_file|Mux33~6_combout  & ( (!sinstruction_IFID[19] & (\reg_file|Mux33~8_combout  & ((sinstruction_IFID[18])))) # (sinstruction_IFID[19] & (((\reg_file|Mux33~5_combout  & 
// !sinstruction_IFID[18])))) ) ) )

	.dataa(!\reg_file|Mux33~8_combout ),
	.datab(!\reg_file|Mux33~5_combout ),
	.datac(!sinstruction_IFID[19]),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|Mux33~7_combout ),
	.dataf(!\reg_file|Mux33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~9 .extended_lut = "off";
defparam \reg_file|Mux33~9 .lut_mask = 64'h0350035FF350F35F;
defparam \reg_file|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N30
cyclonev_lcell_comb \reg_file|Mux33~10 (
// Equation(s):
// \reg_file|Mux33~10_combout  = ( \reg_file|Mux33~9_combout  & ( (!sinstruction_IFID[20]) # (\reg_file|Mux33~4_combout ) ) ) # ( !\reg_file|Mux33~9_combout  & ( (\reg_file|Mux33~4_combout  & sinstruction_IFID[20]) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux33~4_combout ),
	.datac(gnd),
	.datad(!sinstruction_IFID[20]),
	.datae(gnd),
	.dataf(!\reg_file|Mux33~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~10 .extended_lut = "off";
defparam \reg_file|Mux33~10 .lut_mask = 64'h00330033FF33FF33;
defparam \reg_file|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N24
cyclonev_lcell_comb \reg_file|Mux32~2 (
// Equation(s):
// \reg_file|Mux32~2_combout  = ( \reg_file|registers[26][31]~q  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][31]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][31]~q ))) ) ) ) # ( !\reg_file|registers[26][31]~q 
//  & ( sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & (\reg_file|registers[22][31]~q )) # (sinstruction_IFID[19] & ((\reg_file|registers[30][31]~q ))) ) ) ) # ( \reg_file|registers[26][31]~q  & ( !sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # 
// (\reg_file|registers[18][31]~q ) ) ) ) # ( !\reg_file|registers[26][31]~q  & ( !sinstruction_IFID[18] & ( (\reg_file|registers[18][31]~q  & !sinstruction_IFID[19]) ) ) )

	.dataa(!\reg_file|registers[18][31]~q ),
	.datab(!\reg_file|registers[22][31]~q ),
	.datac(!sinstruction_IFID[19]),
	.datad(!\reg_file|registers[30][31]~q ),
	.datae(!\reg_file|registers[26][31]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~2 .extended_lut = "off";
defparam \reg_file|Mux32~2 .lut_mask = 64'h50505F5F303F303F;
defparam \reg_file|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N45
cyclonev_lcell_comb \reg_file|Mux32~3 (
// Equation(s):
// \reg_file|Mux32~3_combout  = ( \reg_file|registers[27][31]~q  & ( \reg_file|registers[19][31]~q  & ( (!sinstruction_IFID[18]) # ((!sinstruction_IFID[19] & ((\reg_file|registers[23][31]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[31][31]~q ))) ) 
// ) ) # ( !\reg_file|registers[27][31]~q  & ( \reg_file|registers[19][31]~q  & ( (!sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # ((\reg_file|registers[23][31]~q )))) # (sinstruction_IFID[19] & (sinstruction_IFID[18] & (\reg_file|registers[31][31]~q 
// ))) ) ) ) # ( \reg_file|registers[27][31]~q  & ( !\reg_file|registers[19][31]~q  & ( (!sinstruction_IFID[19] & (sinstruction_IFID[18] & ((\reg_file|registers[23][31]~q )))) # (sinstruction_IFID[19] & ((!sinstruction_IFID[18]) # 
// ((\reg_file|registers[31][31]~q )))) ) ) ) # ( !\reg_file|registers[27][31]~q  & ( !\reg_file|registers[19][31]~q  & ( (sinstruction_IFID[18] & ((!sinstruction_IFID[19] & ((\reg_file|registers[23][31]~q ))) # (sinstruction_IFID[19] & 
// (\reg_file|registers[31][31]~q )))) ) ) )

	.dataa(!sinstruction_IFID[19]),
	.datab(!sinstruction_IFID[18]),
	.datac(!\reg_file|registers[31][31]~q ),
	.datad(!\reg_file|registers[23][31]~q ),
	.datae(!\reg_file|registers[27][31]~q ),
	.dataf(!\reg_file|registers[19][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~3 .extended_lut = "off";
defparam \reg_file|Mux32~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y15_N6
cyclonev_lcell_comb \reg_file|Mux32~1 (
// Equation(s):
// \reg_file|Mux32~1_combout  = ( \reg_file|registers[29][31]~q  & ( sinstruction_IFID[18] & ( (sinstruction_IFID[19]) # (\reg_file|registers[21][31]~q ) ) ) ) # ( !\reg_file|registers[29][31]~q  & ( sinstruction_IFID[18] & ( (\reg_file|registers[21][31]~q  
// & !sinstruction_IFID[19]) ) ) ) # ( \reg_file|registers[29][31]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][31]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][31]~q )) ) ) ) # ( 
// !\reg_file|registers[29][31]~q  & ( !sinstruction_IFID[18] & ( (!sinstruction_IFID[19] & ((\reg_file|registers[17][31]~q ))) # (sinstruction_IFID[19] & (\reg_file|registers[25][31]~q )) ) ) )

	.dataa(!\reg_file|registers[21][31]~q ),
	.datab(!sinstruction_IFID[19]),
	.datac(!\reg_file|registers[25][31]~q ),
	.datad(!\reg_file|registers[17][31]~q ),
	.datae(!\reg_file|registers[29][31]~q ),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~1 .extended_lut = "off";
defparam \reg_file|Mux32~1 .lut_mask = 64'h03CF03CF44447777;
defparam \reg_file|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y16_N48
cyclonev_lcell_comb \reg_file|Mux32~0 (
// Equation(s):
// \reg_file|Mux32~0_combout  = ( sinstruction_IFID[19] & ( sinstruction_IFID[18] & ( \reg_file|registers[28][31]~q  ) ) ) # ( !sinstruction_IFID[19] & ( sinstruction_IFID[18] & ( \reg_file|registers[20][31]~q  ) ) ) # ( sinstruction_IFID[19] & ( 
// !sinstruction_IFID[18] & ( \reg_file|registers[24][31]~q  ) ) ) # ( !sinstruction_IFID[19] & ( !sinstruction_IFID[18] & ( \reg_file|registers[16][31]~q  ) ) )

	.dataa(!\reg_file|registers[24][31]~q ),
	.datab(!\reg_file|registers[28][31]~q ),
	.datac(!\reg_file|registers[16][31]~q ),
	.datad(!\reg_file|registers[20][31]~q ),
	.datae(!sinstruction_IFID[19]),
	.dataf(!sinstruction_IFID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~0 .extended_lut = "off";
defparam \reg_file|Mux32~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \reg_file|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y17_N30
cyclonev_lcell_comb \reg_file|Mux32~4 (
// Equation(s):
// \reg_file|Mux32~4_combout  = ( sinstruction_IFID[16] & ( sinstruction_IFID[17] & ( \reg_file|Mux32~3_combout  ) ) ) # ( !sinstruction_IFID[16] & ( sinstruction_IFID[17] & ( \reg_file|Mux32~2_combout  ) ) ) # ( sinstruction_IFID[16] & ( 
// !sinstruction_IFID[17] & ( \reg_file|Mux32~1_combout  ) ) ) # ( !sinstruction_IFID[16] & ( !sinstruction_IFID[17] & ( \reg_file|Mux32~0_combout  ) ) )

	.dataa(!\reg_file|Mux32~2_combout ),
	.datab(!\reg_file|Mux32~3_combout ),
	.datac(!\reg_file|Mux32~1_combout ),
	.datad(!\reg_file|Mux32~0_combout ),
	.datae(!sinstruction_IFID[16]),
	.dataf(!sinstruction_IFID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~4 .extended_lut = "off";
defparam \reg_file|Mux32~4 .lut_mask = 64'h00FF0F0F55553333;
defparam \reg_file|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y16_N0
cyclonev_lcell_comb \reg_file|Mux32~7 (
// Equation(s):
// \reg_file|Mux32~7_combout  = ( \reg_file|registers[14][31]~q  & ( \reg_file|registers[12][31]~q  & ( (!sinstruction_IFID[16]) # ((!sinstruction_IFID[17] & (\reg_file|registers[13][31]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[15][31]~q )))) ) 
// ) ) # ( !\reg_file|registers[14][31]~q  & ( \reg_file|registers[12][31]~q  & ( (!sinstruction_IFID[17] & (((!sinstruction_IFID[16])) # (\reg_file|registers[13][31]~q ))) # (sinstruction_IFID[17] & (((sinstruction_IFID[16] & \reg_file|registers[15][31]~q 
// )))) ) ) ) # ( \reg_file|registers[14][31]~q  & ( !\reg_file|registers[12][31]~q  & ( (!sinstruction_IFID[17] & (\reg_file|registers[13][31]~q  & (sinstruction_IFID[16]))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16]) # 
// (\reg_file|registers[15][31]~q )))) ) ) ) # ( !\reg_file|registers[14][31]~q  & ( !\reg_file|registers[12][31]~q  & ( (sinstruction_IFID[16] & ((!sinstruction_IFID[17] & (\reg_file|registers[13][31]~q )) # (sinstruction_IFID[17] & 
// ((\reg_file|registers[15][31]~q ))))) ) ) )

	.dataa(!\reg_file|registers[13][31]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[15][31]~q ),
	.datae(!\reg_file|registers[14][31]~q ),
	.dataf(!\reg_file|registers[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~7 .extended_lut = "off";
defparam \reg_file|Mux32~7 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N48
cyclonev_lcell_comb \reg_file|Mux32~5 (
// Equation(s):
// \reg_file|Mux32~5_combout  = ( \reg_file|registers[10][31]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][31]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][31]~q ))) ) ) ) # ( !\reg_file|registers[10][31]~q  
// & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[9][31]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[11][31]~q ))) ) ) ) # ( \reg_file|registers[10][31]~q  & ( !sinstruction_IFID[16] & ( (sinstruction_IFID[17]) # 
// (\reg_file|registers[8][31]~q ) ) ) ) # ( !\reg_file|registers[10][31]~q  & ( !sinstruction_IFID[16] & ( (\reg_file|registers[8][31]~q  & !sinstruction_IFID[17]) ) ) )

	.dataa(!\reg_file|registers[9][31]~q ),
	.datab(!\reg_file|registers[8][31]~q ),
	.datac(!sinstruction_IFID[17]),
	.datad(!\reg_file|registers[11][31]~q ),
	.datae(!\reg_file|registers[10][31]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~5 .extended_lut = "off";
defparam \reg_file|Mux32~5 .lut_mask = 64'h30303F3F505F505F;
defparam \reg_file|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y17_N3
cyclonev_lcell_comb \reg_file|Mux32~6 (
// Equation(s):
// \reg_file|Mux32~6_combout  = ( \reg_file|registers[2][31]~q  & ( \reg_file|registers[3][31]~q  & ( ((!sinstruction_IFID[16] & (\reg_file|registers[0][31]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][31]~q )))) # (sinstruction_IFID[17]) ) ) ) # 
// ( !\reg_file|registers[2][31]~q  & ( \reg_file|registers[3][31]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][31]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][31]~q ))))) # (sinstruction_IFID[17] & 
// (((sinstruction_IFID[16])))) ) ) ) # ( \reg_file|registers[2][31]~q  & ( !\reg_file|registers[3][31]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][31]~q )) # (sinstruction_IFID[16] & ((\reg_file|registers[1][31]~q 
// ))))) # (sinstruction_IFID[17] & (((!sinstruction_IFID[16])))) ) ) ) # ( !\reg_file|registers[2][31]~q  & ( !\reg_file|registers[3][31]~q  & ( (!sinstruction_IFID[17] & ((!sinstruction_IFID[16] & (\reg_file|registers[0][31]~q )) # (sinstruction_IFID[16] & 
// ((\reg_file|registers[1][31]~q ))))) ) ) )

	.dataa(!\reg_file|registers[0][31]~q ),
	.datab(!sinstruction_IFID[17]),
	.datac(!sinstruction_IFID[16]),
	.datad(!\reg_file|registers[1][31]~q ),
	.datae(!\reg_file|registers[2][31]~q ),
	.dataf(!\reg_file|registers[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~6 .extended_lut = "off";
defparam \reg_file|Mux32~6 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y14_N24
cyclonev_lcell_comb \reg_file|Mux32~8 (
// Equation(s):
// \reg_file|Mux32~8_combout  = ( \reg_file|registers[5][31]~q  & ( sinstruction_IFID[16] & ( (!sinstruction_IFID[17]) # (\reg_file|registers[7][31]~q ) ) ) ) # ( !\reg_file|registers[5][31]~q  & ( sinstruction_IFID[16] & ( (\reg_file|registers[7][31]~q  & 
// sinstruction_IFID[17]) ) ) ) # ( \reg_file|registers[5][31]~q  & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[4][31]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][31]~q ))) ) ) ) # ( !\reg_file|registers[5][31]~q  
// & ( !sinstruction_IFID[16] & ( (!sinstruction_IFID[17] & (\reg_file|registers[4][31]~q )) # (sinstruction_IFID[17] & ((\reg_file|registers[6][31]~q ))) ) ) )

	.dataa(!\reg_file|registers[7][31]~q ),
	.datab(!\reg_file|registers[4][31]~q ),
	.datac(!\reg_file|registers[6][31]~q ),
	.datad(!sinstruction_IFID[17]),
	.datae(!\reg_file|registers[5][31]~q ),
	.dataf(!sinstruction_IFID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~8 .extended_lut = "off";
defparam \reg_file|Mux32~8 .lut_mask = 64'h330F330F0055FF55;
defparam \reg_file|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y15_N12
cyclonev_lcell_comb \reg_file|Mux32~9 (
// Equation(s):
// \reg_file|Mux32~9_combout  = ( \reg_file|Mux32~8_combout  & ( sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|Mux32~5_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux32~7_combout )) ) ) ) # ( !\reg_file|Mux32~8_combout  & ( 
// sinstruction_IFID[19] & ( (!sinstruction_IFID[18] & ((\reg_file|Mux32~5_combout ))) # (sinstruction_IFID[18] & (\reg_file|Mux32~7_combout )) ) ) ) # ( \reg_file|Mux32~8_combout  & ( !sinstruction_IFID[19] & ( (sinstruction_IFID[18]) # 
// (\reg_file|Mux32~6_combout ) ) ) ) # ( !\reg_file|Mux32~8_combout  & ( !sinstruction_IFID[19] & ( (\reg_file|Mux32~6_combout  & !sinstruction_IFID[18]) ) ) )

	.dataa(!\reg_file|Mux32~7_combout ),
	.datab(!\reg_file|Mux32~5_combout ),
	.datac(!\reg_file|Mux32~6_combout ),
	.datad(!sinstruction_IFID[18]),
	.datae(!\reg_file|Mux32~8_combout ),
	.dataf(!sinstruction_IFID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~9 .extended_lut = "off";
defparam \reg_file|Mux32~9 .lut_mask = 64'h0F000FFF33553355;
defparam \reg_file|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y15_N30
cyclonev_lcell_comb \reg_file|Mux32~10 (
// Equation(s):
// \reg_file|Mux32~10_combout  = ( sinstruction_IFID[20] & ( \reg_file|Mux32~4_combout  ) ) # ( !sinstruction_IFID[20] & ( \reg_file|Mux32~9_combout  ) )

	.dataa(!\reg_file|Mux32~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux32~9_combout ),
	.datad(gnd),
	.datae(!sinstruction_IFID[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~10 .extended_lut = "off";
defparam \reg_file|Mux32~10 .lut_mask = 64'h0F0F55550F0F5555;
defparam \reg_file|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N25
dffeas \main_alu_out[0]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[0]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N53
dffeas \main_alu_out[1]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[1]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N42
cyclonev_lcell_comb \main_alu_out[2]~reg0feeder (
// Equation(s):
// \main_alu_out[2]~reg0feeder_combout  = ( \alu_main|Result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[2]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N44
dffeas \main_alu_out[2]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[2]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N38
dffeas \main_alu_out[3]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[3]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N56
dffeas \main_alu_out[4]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[4]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N16
dffeas \main_alu_out[5]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[5]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N32
dffeas \main_alu_out[6]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[6]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N6
cyclonev_lcell_comb \main_alu_out[7]~reg0feeder (
// Equation(s):
// \main_alu_out[7]~reg0feeder_combout  = ( \alu_main|Result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[7]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N7
dffeas \main_alu_out[7]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[7]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N28
dffeas \main_alu_out[8]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[8]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N15
cyclonev_lcell_comb \main_alu_out[9]~reg0feeder (
// Equation(s):
// \main_alu_out[9]~reg0feeder_combout  = ( \alu_main|Result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[9]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[9]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N16
dffeas \main_alu_out[9]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[9]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N30
cyclonev_lcell_comb \main_alu_out[10]~reg0feeder (
// Equation(s):
// \main_alu_out[10]~reg0feeder_combout  = ( \alu_main|Result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[10]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N31
dffeas \main_alu_out[10]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[10]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N10
dffeas \main_alu_out[11]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[11]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N57
cyclonev_lcell_comb \main_alu_out[12]~reg0feeder (
// Equation(s):
// \main_alu_out[12]~reg0feeder_combout  = ( \alu_main|Result [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[12]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N59
dffeas \main_alu_out[12]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[12]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N41
dffeas \main_alu_out[13]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[13]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N13
dffeas \main_alu_out[14]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[14]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N10
dffeas \main_alu_out[15]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\alu_main|Result [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[15]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N49
dffeas \main_alu_out[16]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[16]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N48
cyclonev_lcell_comb \main_alu_out[17]~reg0feeder (
// Equation(s):
// \main_alu_out[17]~reg0feeder_combout  = ( \alu_main|Result [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[17]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[17]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[17]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[17]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N50
dffeas \main_alu_out[17]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[17]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N32
dffeas \main_alu_out[18]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[18]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y13_N54
cyclonev_lcell_comb \main_alu_out[19]~reg0feeder (
// Equation(s):
// \main_alu_out[19]~reg0feeder_combout  = ( \alu_main|Result [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_main|Result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_alu_out[19]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_alu_out[19]~reg0feeder .extended_lut = "off";
defparam \main_alu_out[19]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_alu_out[19]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y13_N56
dffeas \main_alu_out[19]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[19]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N13
dffeas \main_alu_out[20]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[20]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N49
dffeas \main_alu_out[21]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\main_alu_out[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[21]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N50
dffeas \main_alu_out[22]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[22]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N58
dffeas \main_alu_out[23]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[23]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y13_N17
dffeas \main_alu_out[24]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[24]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N58
dffeas \main_alu_out[25]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[25]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N8
dffeas \main_alu_out[26]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[26]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y13_N52
dffeas \main_alu_out[27]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(\alu_main|Result [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[27]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N20
dffeas \main_alu_out[28]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[28]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N23
dffeas \main_alu_out[29]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[29]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N22
dffeas \main_alu_out[30]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[30]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N8
dffeas \main_alu_out[31]~reg0 (
	.clk(\slow_clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_main|Result [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_stages~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_alu_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_alu_out[31]~reg0 .is_wysiwyg = "true";
defparam \main_alu_out[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \fast_clock~input (
	.i(fast_clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fast_clock~input_o ));
// synopsys translate_off
defparam \fast_clock~input .bus_hold = "false";
defparam \fast_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
