{
  "Top": "canny",
  "RtlTop": "canny",
  "RtlPrefix": "",
  "RtlSubPrefix": "canny_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "src_address0",
          "name": "src_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_ce0",
          "name": "src_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_d0",
          "name": "src_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_q0",
          "name": "src_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "src_we0",
          "name": "src_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_address1",
          "name": "src_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_ce1",
          "name": "src_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_d1",
          "name": "src_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_q1",
          "name": "src_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "src_we1",
          "name": "src_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dst_address0",
          "name": "dst_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_ce0",
          "name": "dst_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_d0",
          "name": "dst_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_q0",
          "name": "dst_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "dst_we0",
          "name": "dst_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_address1",
          "name": "dst_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_ce1",
          "name": "dst_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_d1",
          "name": "dst_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_q1",
          "name": "dst_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "dst_we1",
          "name": "dst_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "upperThresh": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "upperThresh",
          "name": "upperThresh",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lowerThresh": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "lowerThresh",
          "name": "lowerThresh",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top canny -name canny",
      "set_directive_top canny -name canny"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "canny"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "6.129",
    "IsCombinational": "0",
    "II": "17444",
    "Latency": "17453"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "canny",
    "Version": "1.0",
    "DisplayName": "Canny",
    "Revision": "2112768564",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_canny_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/canny.cpp"],
    "Vhdl": [
      "impl\/vhdl\/canny_ConvertXY.vhd",
      "impl\/vhdl\/canny_entry_proc.vhd",
      "impl\/vhdl\/canny_fifo_w13_d16384_A.vhd",
      "impl\/vhdl\/canny_fifo_w20_d21846_A.vhd",
      "impl\/vhdl\/canny_fifo_w26_d16384_A.vhd",
      "impl\/vhdl\/canny_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/canny_fifo_w32_d16384_A.vhd",
      "impl\/vhdl\/canny_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/canny_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_7ns_15ns_16_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_7ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_7ns_16ns_17_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_7ns_17ns_17_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_7ns_17ns_18_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_8s_16s_17_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_9ns_17ns_18_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_9ns_17s_18_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_9ns_18ns_18_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_9ns_18ns_19_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_10ns_18s_19_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_10ns_19ns_20_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_10s_17s_19_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_10s_18ns_19_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_10s_18s_19_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_10s_19s_19_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_8ns_11s_19s_20_4_1.vhd",
      "impl\/vhdl\/canny_mac_muladd_13s_13s_26s_26_4_1.vhd",
      "impl\/vhdl\/canny_MergeFilter.vhd",
      "impl\/vhdl\/canny_MergeFilter_LineBuff_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/canny_mul_8ns_8ns_15_3_1.vhd",
      "impl\/vhdl\/canny_mul_8ns_8s_16_3_1.vhd",
      "impl\/vhdl\/canny_mul_8ns_10ns_17_3_1.vhd",
      "impl\/vhdl\/canny_mul_8ns_10s_18_3_1.vhd",
      "impl\/vhdl\/canny_mul_32s_32s_32_5_1.vhd",
      "impl\/vhdl\/canny_mul_mul_8ns_11s_19_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_13s_13s_26_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_20s_13s_32_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_26s_6ns_32_4_1.vhd",
      "impl\/vhdl\/canny_mul_mul_26s_9ns_32_4_1.vhd",
      "impl\/vhdl\/canny_NonMaximumSuppression.vhd",
      "impl\/vhdl\/canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.vhd",
      "impl\/vhdl\/canny_start_for_ConvertXY_U0.vhd",
      "impl\/vhdl\/canny_start_for_NonMaximumSuppression_U0.vhd",
      "impl\/vhdl\/canny.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/canny_ConvertXY.v",
      "impl\/verilog\/canny_entry_proc.v",
      "impl\/verilog\/canny_fifo_w13_d16384_A.v",
      "impl\/verilog\/canny_fifo_w20_d21846_A.v",
      "impl\/verilog\/canny_fifo_w26_d16384_A.v",
      "impl\/verilog\/canny_fifo_w32_d4_S.v",
      "impl\/verilog\/canny_fifo_w32_d16384_A.v",
      "impl\/verilog\/canny_flow_control_loop_pipe.v",
      "impl\/verilog\/canny_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/canny_mac_muladd_8ns_7ns_15ns_16_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_7ns_16ns_16_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_7ns_16ns_17_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_7ns_17ns_17_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_7ns_17ns_18_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_8s_16s_17_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_9ns_17ns_18_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_9ns_17s_18_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_9ns_18ns_18_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_9ns_18ns_19_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_10ns_18s_19_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_10ns_19ns_20_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_10s_17s_19_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_10s_18ns_19_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_10s_18s_19_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_10s_19s_19_4_1.v",
      "impl\/verilog\/canny_mac_muladd_8ns_11s_19s_20_4_1.v",
      "impl\/verilog\/canny_mac_muladd_13s_13s_26s_26_4_1.v",
      "impl\/verilog\/canny_MergeFilter.v",
      "impl\/verilog\/canny_MergeFilter_LineBuff_RAM_AUTO_1R1W.v",
      "impl\/verilog\/canny_mul_8ns_8ns_15_3_1.v",
      "impl\/verilog\/canny_mul_8ns_8s_16_3_1.v",
      "impl\/verilog\/canny_mul_8ns_10ns_17_3_1.v",
      "impl\/verilog\/canny_mul_8ns_10s_18_3_1.v",
      "impl\/verilog\/canny_mul_32s_32s_32_5_1.v",
      "impl\/verilog\/canny_mul_mul_8ns_11s_19_4_1.v",
      "impl\/verilog\/canny_mul_mul_13s_13s_26_4_1.v",
      "impl\/verilog\/canny_mul_mul_20s_13s_32_4_1.v",
      "impl\/verilog\/canny_mul_mul_26s_6ns_32_4_1.v",
      "impl\/verilog\/canny_mul_mul_26s_9ns_32_4_1.v",
      "impl\/verilog\/canny_NonMaximumSuppression.v",
      "impl\/verilog\/canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W.v",
      "impl\/verilog\/canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W.v",
      "impl\/verilog\/canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.v",
      "impl\/verilog\/canny_start_for_ConvertXY_U0.v",
      "impl\/verilog\/canny_start_for_NonMaximumSuppression_U0.v",
      "impl\/verilog\/canny.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/canny.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "src_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"src_address0": "DATA"},
      "ports": ["src_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"src_d0": "DATA"},
      "ports": ["src_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"src_q0": "DATA"},
      "ports": ["src_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"src_address1": "DATA"},
      "ports": ["src_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"src_d1": "DATA"},
      "ports": ["src_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"src_q1": "DATA"},
      "ports": ["src_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "dst_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"dst_address0": "DATA"},
      "ports": ["dst_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"dst_d0": "DATA"},
      "ports": ["dst_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"dst_q0": "DATA"},
      "ports": ["dst_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"dst_address1": "DATA"},
      "ports": ["dst_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"dst_d1": "DATA"},
      "ports": ["dst_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"dst_q1": "DATA"},
      "ports": ["dst_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "upperThresh": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"upperThresh": "DATA"},
      "ports": ["upperThresh"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "upperThresh"
        }]
    },
    "lowerThresh": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"lowerThresh": "DATA"},
      "ports": ["lowerThresh"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "lowerThresh"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "src_address0": {
      "dir": "out",
      "width": "14"
    },
    "src_ce0": {
      "dir": "out",
      "width": "1"
    },
    "src_d0": {
      "dir": "out",
      "width": "32"
    },
    "src_q0": {
      "dir": "in",
      "width": "32"
    },
    "src_we0": {
      "dir": "out",
      "width": "1"
    },
    "src_address1": {
      "dir": "out",
      "width": "14"
    },
    "src_ce1": {
      "dir": "out",
      "width": "1"
    },
    "src_d1": {
      "dir": "out",
      "width": "32"
    },
    "src_q1": {
      "dir": "in",
      "width": "32"
    },
    "src_we1": {
      "dir": "out",
      "width": "1"
    },
    "dst_address0": {
      "dir": "out",
      "width": "14"
    },
    "dst_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dst_d0": {
      "dir": "out",
      "width": "32"
    },
    "dst_q0": {
      "dir": "in",
      "width": "32"
    },
    "dst_we0": {
      "dir": "out",
      "width": "1"
    },
    "dst_address1": {
      "dir": "out",
      "width": "14"
    },
    "dst_ce1": {
      "dir": "out",
      "width": "1"
    },
    "dst_d1": {
      "dir": "out",
      "width": "32"
    },
    "dst_q1": {
      "dir": "in",
      "width": "32"
    },
    "dst_we1": {
      "dir": "out",
      "width": "1"
    },
    "upperThresh": {
      "dir": "in",
      "width": "32"
    },
    "lowerThresh": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "canny",
      "Instances": [
        {
          "ModuleName": "MergeFilter",
          "InstanceName": "MergeFilter_U0"
        },
        {
          "ModuleName": "ConvertXY",
          "InstanceName": "ConvertXY_U0"
        },
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "NonMaximumSuppression",
          "InstanceName": "NonMaximumSuppression_U0",
          "Instances": [{
              "ModuleName": "NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1",
              "InstanceName": "grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MergeFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvertXY": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "NonMaximumSuppression": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "canny": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.13",
          "Estimate": "1.935"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MergeFilter": {
        "Latency": {
          "LatencyBest": "17443",
          "LatencyAvg": "17443",
          "LatencyWorst": "17443",
          "PipelineII": "17443",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.13",
          "Estimate": "3.721"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1",
            "TripCount": "17424",
            "Latency": "17441",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "36",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "16",
          "FF": "2571",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1451",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ConvertXY": {
        "Latency": {
          "LatencyBest": "16395",
          "LatencyAvg": "16395",
          "LatencyWorst": "16395",
          "PipelineII": "16395",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.13",
          "Estimate": "2.319"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_141_1",
            "TripCount": "16384",
            "Latency": "16393",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "437",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "241",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1": {
        "Latency": {
          "LatencyBest": "16391",
          "LatencyAvg": "16391",
          "LatencyWorst": "16391",
          "PipelineII": "16391",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.13",
          "Estimate": "3.451"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_193_1",
            "TripCount": "16384",
            "Latency": "16389",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "1357",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1088",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "NonMaximumSuppression": {
        "Latency": {
          "LatencyBest": "16397",
          "LatencyAvg": "16397",
          "LatencyWorst": "16397",
          "PipelineII": "16397",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.13",
          "Estimate": "3.871"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1588",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1195",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "canny": {
        "Latency": {
          "LatencyBest": "17453",
          "LatencyAvg": "17453",
          "LatencyWorst": "17453",
          "PipelineII": "17444",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.13",
          "Estimate": "3.871"
        },
        "Area": {
          "BRAM_18K": "202",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "72",
          "DSP": "47",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "21",
          "FF": "5940",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "3665",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-13 19:24:47 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
