# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated {C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:42:32 on Apr 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated" C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 23:42:32 on Apr 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated {C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:42:32 on Apr 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated" C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v 
# -- Compiling module decoder_test
# 
# Top level modules:
# 	decoder_test
# End time: 23:42:32 on Apr 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  decoder_test
# vsim -gui "+altera" -l msim_transcript -do "decoder_run_msim_rtl_verilog.do" 
# Start time: 23:42:32 on Apr 09,2018
# Loading work.decoder_test
# Loading work.decoder
# ** Warning: (vsim-3017) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(34): [TFMPC] - Too few port connections. Expected 13, found 10.
# 
#         Region: /decoder_test/dec
# ** Warning: (vsim-3722) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(34): [TFMPC] - Missing connection for port 'BS'.
# 
# ** Warning: (vsim-3722) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(34): [TFMPC] - Missing connection for port 'OFF'.
# 
# ** Warning: (vsim-3722) C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(34): [TFMPC] - Missing connection for port 'HALT'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# MSIM> 
# MSIM> # 0
# MSIM> INST = [0000][000][000][000000] (imm)
# MSIM>   DR  = 000			[ OK ]
# MSIM>   SA  = 000			[ OK ]
# MSIM>   SB  = 000			[ OK ]
# MSIM>   IMM = 000000		[ OK ]
# MSIM>   MB  = x			[ AI ]
# MSIM>   MB  = 000			[ OK ]
# MSIM>   MB  = x			[ AI ]
# MSIM>   MB  = 0			[ OK ]
# MSIM>   MB  = 0			[ OK ]
# MSIM> 
# MSIM> Prelab 5a Score:  1 /  1
# ** Note: $stop    : C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v(120)
#    Time: 200 ns  Iteration: 0  Instance: /decoder_test
# Break in Module decoder_test at C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v line 120
# Simulation Breakpoint: Break in Module decoder_test at C:/Users/nicole-PC/Documents/ece2300/lab5/Lab5/lab5/lab5_dist_updated/decoder_test.v line 120
# MACRO ./decoder_run_msim_rtl_verilog.do PAUSED at line 17
# End time: 23:43:58 on Apr 09,2018, Elapsed time: 0:01:26
# Errors: 0, Warnings: 4
