timestamp 1540580360
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use pfet$1 pfet$1_0 1 0 -1019 0 1 900
use pfet$1 pfet$1_1 1 0 0 0 1 900
use nfet nfet_0 1 0 -1019 0 1 0
use nfet nfet_1 1 0 0 0 1 0
port "GND" 2 241 273 241 273 m1
port "Vin" 4 -832 669 -832 669 m1
port "Vctrl" 5 71 740 71 740 m1
port "VDD" 1 269 1180 269 1180 m1
port "Vout" 3 -1063 730 -1063 730 m1
node "m1_n72_480#" 1 127.373 -72 480 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22816 1084 0 0 0 0 0 0 0 0
node "GND" 2 589.133 241 273 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111666 1728 65328 2404 0 0 0 0 0 0
node "Vin" 1 111.037 -832 669 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22448 1068 0 0 0 0 0 0 0 0
node "Vctrl" 5 842.527 71 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125984 5340 0 0 0 0 0 0 0 0
node "VDD" 2 663.657 269 1180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113928 1734 65384 2406 0 0 0 0 0 0
node "Vout" 1 148.258 -1063 730 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22678 1078 0 0 0 0 0 0 0 0
node "m1_n976_802#" 4 662.891 -976 802 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85284 3800 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_n976_802#" "GND" 0.763333
cap "Vctrl" "Vin" 134.147
cap "GND" "VDD" 88.1657
cap "Vctrl" "m1_n72_480#" 303.057
cap "m1_n976_802#" "Vctrl" 34.5893
cap "Vctrl" "VDD" 1.9982
cap "Vout" "GND" 0.323337
cap "m1_n72_480#" "Vin" 24.8459
cap "m1_n976_802#" "Vin" 137.374
cap "m1_n976_802#" "m1_n72_480#" 4.40133
cap "Vctrl" "Vout" 136.268
cap "Vin" "VDD" 0.341513
cap "m1_n72_480#" "VDD" 11.6154
cap "m1_n976_802#" "VDD" 96.8603
cap "Vout" "Vin" 31.4822
cap "m1_n976_802#" "Vout" 131.848
cap "Vctrl" "GND" 575.092
cap "GND" "Vin" 18.045
cap "m1_n72_480#" "GND" 19.4359
cap "nfet_1/a_30_620#" "nfet_0/a_n84_0#" 538.005
cap "nfet_0/a_n84_0#" "pfet$1_1/w_n230_n138#" 15.6779
cap "nfet_1/a_n84_0#" "nfet_1/a_30_620#" 642.739
cap "nfet_1/a_n84_0#" "pfet$1_1/w_n230_n138#" 33.1475
cap "nfet_1/a_216_0#" "nfet_0/a_94_0#" -8.17565
cap "nfet_0/a_n84_0#" "nfet_1/a_216_0#" 1.47111
cap "nfet_1/a_30_620#" "pfet$1_1/w_n230_n138#" 7.16649
cap "nfet_0/a_n84_0#" "nfet_0/a_94_0#" -311.968
cap "nfet_1/a_n84_0#" "nfet_1/a_216_0#" -102.428
cap "nfet_1/a_n84_0#" "nfet_0/a_94_0#" 405.887
cap "nfet_1/a_30_620#" "nfet_1/a_216_0#" 90.7556
cap "nfet_1/a_30_620#" "nfet_0/a_94_0#" 634.637
cap "nfet_1/a_n84_0#" "nfet_0/a_n84_0#" 411.578
cap "nfet_1/a_216_0#" "pfet$1_1/w_n230_n138#" 35.0678
cap "nfet_0/a_94_0#" "pfet$1_1/w_n230_n138#" 24.1016
cap "nfet_1/a_216_0#" "nfet_1/a_30_620#" 0.049802
cap "nfet_1/a_216_0#" "pfet$1_1/w_n230_n138#" 13.1922
cap "nfet_1/a_216_0#" "nfet_1/a_n84_0#" 0.404948
cap "nfet_1/a_30_620#" "pfet$1_1/w_n230_n138#" 8.62842
cap "nfet_1/a_n84_0#" "nfet_1/a_216_0#" 0.946087
cap "nfet_0/a_94_0#" "pfet$1_1/w_n230_n138#" 6.46352
cap "nfet_0/a_n84_0#" "nfet_1/a_n84_0#" 81.8081
cap "pfet$1_1/w_n230_n138#" "nfet_1/a_216_0#" -1.39126
cap "pfet$1_1/w_n230_n138#" "nfet_1/a_n84_0#" 161.859
cap "pfet$1_1/w_n230_n138#" "nfet_0/a_n84_0#" 1.81907
cap "nfet_1/a_30_620#" "nfet_1/a_n84_0#" 4.00267
cap "nfet_0/a_94_0#" "nfet_1/a_n84_0#" 113.072
cap "nfet_0/a_94_0#" "nfet_0/a_n84_0#" -26.8461
cap "pfet$1_1/w_n230_n138#" "nfet_1/a_216_0#" 0.590825
cap "pfet$1_1/w_n230_n138#" "nfet_1/a_n84_0#" 0.470003
cap "pfet$1_1/w_n230_n138#" "nfet_1/a_30_620#" 0.253637
cap "pfet$1_1/w_n230_n138#" "nfet_0/a_n84_0#" 0.00278167
cap "pfet$1_1/w_n230_n138#" "nfet_0/a_94_0#" 0.00356781
merge "nfet_1/a_216_0#" "nfet_1/a_94_0#" -406.06 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -79012 -2546 0 0 0 0 0 0 0 0
merge "nfet_1/a_94_0#" "nfet_0/a_216_0#"
merge "nfet_0/a_216_0#" "GND"
merge "GND" "pfet$1_1/VSUBS"
merge "pfet$1_1/VSUBS" "pfet$1_0/VSUBS"
merge "pfet$1_0/VSUBS" "VSUBS"
merge "pfet$1_1/w_n230_n138#" "pfet$1_1/a_94_0#" -584.651 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -79572 -2550 0 0 0 0 0 0 0 0
merge "pfet$1_1/a_94_0#" "pfet$1_0/w_n230_n138#"
merge "pfet$1_0/w_n230_n138#" "VDD"
merge "nfet_0/a_n84_0#" "pfet$1_0/a_n92_0#" -83.5211 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3542 -338 0 0 0 0 0 0 0 0
merge "pfet$1_0/a_n92_0#" "Vout"
merge "nfet_0/a_94_0#" "pfet$1_0/a_94_0#" -103.764 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3312 -328 0 0 0 0 0 0 0 0
merge "pfet$1_0/a_94_0#" "Vin"
merge "nfet_1/a_n84_0#" "pfet$1_1/a_n92_0#" -589.819 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6118 -634 0 0 0 0 0 0 0 0
merge "pfet$1_1/a_n92_0#" "m1_n72_480#"
merge "m1_n72_480#" "pfet$1_0/a_28_n136#"
merge "pfet$1_0/a_28_n136#" "m1_n976_802#"
merge "nfet_1/a_30_620#" "nfet_0/a_30_620#" -570.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14082 -810 0 0 0 0 0 0 0 0
merge "nfet_0/a_30_620#" "pfet$1_1/a_28_n136#"
merge "pfet$1_1/a_28_n136#" "Vctrl"
