{:input (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_5, wire1_5);\n  wire \\:missing_edge ;\n  input wire0_5;\n  wire wire0_5;\n  output wire1_5;\n  wire wire1_5;\n  wire wire2;\n  wire wire3;\n  wire wire4;\n  assign wire2 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_5 = wire0_5;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/896D4622.v:3.1-17.10\" *)\nmodule postsynth(wire0_5, wire1_5);\n  (* src = \"/tmp/fuzzmount745B5940/896D4622.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/896D4622.v:5.9-5.16\" *)\n  input wire0_5;\n  wire wire0_5;\n  (* src = \"/tmp/fuzzmount745B5940/896D4622.v:7.10-7.17\" *)\n  output wire1_5;\n  wire wire1_5;\n  (* src = \"/tmp/fuzzmount745B5940/896D4622.v:9.8-9.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount745B5940/896D4622.v:10.8-10.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount745B5940/896D4622.v:11.8-11.13\" *)\n  wire wire4;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_5 = wire0_5;\n  assign wire2 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:25:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx/src/top.v'.\nSBY 23:25:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] Copy '/tmp/fuzzmount745B5940/896D4622.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx/src/896D4622.v'.\nSBY 23:25:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] Copy '/tmp/fuzzmount745B5940/896D4622.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx/src/896D4622.post.v'.\nSBY 23:25:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] engine_0: abc pdr\nSBY 23:25:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] base: >      ^\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] base: finished (returncode=1)\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] base: task failed. ERROR.\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx'.\nSBY 23:25:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfms11_bx] DONE (ERROR, rc=16)\n", :err ""}}}