// Seed: 1145319515
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_4 = 32'd0,
    parameter id_5 = 32'd59
) (
    input tri1 id_0,
    input tri1 _id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 _id_4,
    output wand _id_5,
    input supply1 id_6
);
  logic [id_5 : -1] id_8;
  xnor primCall (id_3, id_9, id_2, id_10);
  wire id_9 = id_6, id_10 = id_0;
  wire id_11 = !id_0;
  module_0 modCall_1 (
      id_11,
      id_8
  );
  parameter id_12 = 1;
  logic [id_1 : id_4] id_13;
  assign id_5 = id_0;
endmodule
