{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661882799028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661882799028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 15:06:38 2022 " "Processing started: Tue Aug 30 15:06:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661882799028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1661882799028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1661882799028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1661882799083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1661882799289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1661882799290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882799390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882799390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661882799528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661882801590 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1661882801963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1661882802152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882802152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:data\|reduz\[1\] datapath:data\|reduz\[1\] " "create_clock -period 1.000 -name datapath:data\|reduz\[1\] datapath:data\|reduz\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661882802179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661882802179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661882802179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Unidade_controle:UC\|SIn Unidade_controle:UC\|SIn " "create_clock -period 1.000 -name Unidade_controle:UC\|SIn Unidade_controle:UC\|SIn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661882802179 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661882802179 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  to: data\|minst\|rom_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[31\] " "From: datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  to: data\|minst\|rom_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661882802195 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1661882802195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1661882802209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661882802211 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1661882802212 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1661882802223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661882817880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661882817880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -180.832 " "Worst-case setup slack is -180.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882817881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882817881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -180.832           -5297.532 clk  " " -180.832           -5297.532 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882817881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -176.066         -176085.553 datapath:data\|reduz\[1\]  " " -176.066         -176085.553 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882817881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -167.071            -167.071 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " " -167.071            -167.071 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882817881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584              -0.952 Unidade_controle:UC\|SIn  " "   -0.584              -0.952 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882817881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882817881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.819 " "Worst-case hold slack is -6.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.819             -90.110 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.819             -90.110 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850             -11.991 clk  " "   -2.850             -11.991 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447              -6.930 datapath:data\|reduz\[1\]  " "   -1.447              -6.930 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 Unidade_controle:UC\|SIn  " "    1.044               0.000 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882818059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661882818060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661882818061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.528 clk  " "   -3.000             -45.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1367.732 datapath:data\|reduz\[1\]  " "   -2.693           -1367.732 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Unidade_controle:UC\|SIn  " "   -1.285              -2.570 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -1.763 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.069              -1.763 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882818063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882818063 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661882839411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661882839458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661882840747 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  to: data\|minst\|rom_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[31\] " "From: datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  to: data\|minst\|rom_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661882841023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1661882841023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661882841025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661882841284 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661882841284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -164.160 " "Worst-case setup slack is -164.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -164.160           -4810.232 clk  " " -164.160           -4810.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -160.092         -159997.692 datapath:data\|reduz\[1\]  " " -160.092         -159997.692 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -151.684            -151.684 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " " -151.684            -151.684 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431              -0.678 Unidade_controle:UC\|SIn  " "   -0.431              -0.678 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882841287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.319 " "Worst-case hold slack is -6.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.319             -83.939 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.319             -83.939 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596             -10.963 clk  " "   -2.596             -10.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -6.237 datapath:data\|reduz\[1\]  " "   -1.298              -6.237 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 Unidade_controle:UC\|SIn  " "    0.961               0.000 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882841456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661882841460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661882841463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.484 clk  " "   -3.000             -45.484 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1367.556 datapath:data\|reduz\[1\]  " "   -2.649           -1367.556 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.721 Unidade_controle:UC\|SIn  " "   -1.285              -2.721 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -7.013 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.226              -7.013 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882841469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882841469 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661882863156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661882863258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661882864628 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  to: data\|minst\|rom_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[31\] " "From: datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  to: data\|minst\|rom_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1661882864912 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1661882864912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661882864913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1661882865083 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661882865083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -89.762 " "Worst-case setup slack is -89.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.762           -2629.388 clk  " "  -89.762           -2629.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.039          -87752.484 datapath:data\|reduz\[1\]  " "  -88.039          -87752.484 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.601             -83.601 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -83.601             -83.601 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 Unidade_controle:UC\|SIn  " "    0.210               0.000 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882865094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.442 " "Worst-case hold slack is -3.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.442             -46.017 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.442             -46.017 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740              -8.798 clk  " "   -1.740              -8.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840              -5.640 datapath:data\|reduz\[1\]  " "   -0.840              -5.640 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 Unidade_controle:UC\|SIn  " "    0.484               0.000 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882865264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661882865269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661882865275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.253 clk  " "   -3.000             -38.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1060.000 datapath:data\|reduz\[1\]  " "   -1.000           -1060.000 datapath:data\|reduz\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Unidade_controle:UC\|SIn  " "   -1.000              -2.000 Unidade_controle:UC\|SIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -2.671 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.102              -2.671 datapath:data\|Mem_instr:minst\|altsyncram:rom_rtl_0\|altsyncram_pp61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661882865282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661882865282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661882889400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661882890492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661882890865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 15:08:10 2022 " "Processing ended: Tue Aug 30 15:08:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661882890865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661882890865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661882890865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661882890865 ""}
