static u32 get_accel_mask(u32 fuse)\r\n{\r\nreturn ADF_C62XIOV_ACCELERATORS_MASK;\r\n}\r\nstatic u32 get_ae_mask(u32 fuse)\r\n{\r\nreturn ADF_C62XIOV_ACCELENGINES_MASK;\r\n}\r\nstatic u32 get_num_accels(struct adf_hw_device_data *self)\r\n{\r\nreturn ADF_C62XIOV_MAX_ACCELERATORS;\r\n}\r\nstatic u32 get_num_aes(struct adf_hw_device_data *self)\r\n{\r\nreturn ADF_C62XIOV_MAX_ACCELENGINES;\r\n}\r\nstatic u32 get_misc_bar_id(struct adf_hw_device_data *self)\r\n{\r\nreturn ADF_C62XIOV_PMISC_BAR;\r\n}\r\nstatic u32 get_etr_bar_id(struct adf_hw_device_data *self)\r\n{\r\nreturn ADF_C62XIOV_ETR_BAR;\r\n}\r\nstatic enum dev_sku_info get_sku(struct adf_hw_device_data *self)\r\n{\r\nreturn DEV_SKU_VF;\r\n}\r\nstatic u32 get_pf2vf_offset(u32 i)\r\n{\r\nreturn ADF_C62XIOV_PF2VF_OFFSET;\r\n}\r\nstatic u32 get_vintmsk_offset(u32 i)\r\n{\r\nreturn ADF_C62XIOV_VINTMSK_OFFSET;\r\n}\r\nstatic int adf_vf_int_noop(struct adf_accel_dev *accel_dev)\r\n{\r\nreturn 0;\r\n}\r\nstatic void adf_vf_void_noop(struct adf_accel_dev *accel_dev)\r\n{\r\n}\r\nvoid adf_init_hw_data_c62xiov(struct adf_hw_device_data *hw_data)\r\n{\r\nhw_data->dev_class = &c62xiov_class;\r\nhw_data->num_banks = ADF_C62XIOV_ETR_MAX_BANKS;\r\nhw_data->num_accel = ADF_C62XIOV_MAX_ACCELERATORS;\r\nhw_data->num_logical_accel = 1;\r\nhw_data->num_engines = ADF_C62XIOV_MAX_ACCELENGINES;\r\nhw_data->tx_rx_gap = ADF_C62XIOV_RX_RINGS_OFFSET;\r\nhw_data->tx_rings_mask = ADF_C62XIOV_TX_RINGS_MASK;\r\nhw_data->alloc_irq = adf_vf_isr_resource_alloc;\r\nhw_data->free_irq = adf_vf_isr_resource_free;\r\nhw_data->enable_error_correction = adf_vf_void_noop;\r\nhw_data->init_admin_comms = adf_vf_int_noop;\r\nhw_data->exit_admin_comms = adf_vf_void_noop;\r\nhw_data->send_admin_init = adf_vf2pf_init;\r\nhw_data->init_arb = adf_vf_int_noop;\r\nhw_data->exit_arb = adf_vf_void_noop;\r\nhw_data->disable_iov = adf_vf2pf_shutdown;\r\nhw_data->get_accel_mask = get_accel_mask;\r\nhw_data->get_ae_mask = get_ae_mask;\r\nhw_data->get_num_accels = get_num_accels;\r\nhw_data->get_num_aes = get_num_aes;\r\nhw_data->get_etr_bar_id = get_etr_bar_id;\r\nhw_data->get_misc_bar_id = get_misc_bar_id;\r\nhw_data->get_pf2vf_offset = get_pf2vf_offset;\r\nhw_data->get_vintmsk_offset = get_vintmsk_offset;\r\nhw_data->get_sku = get_sku;\r\nhw_data->enable_ints = adf_vf_void_noop;\r\nhw_data->enable_vf2pf_comms = adf_enable_vf2pf_comms;\r\nhw_data->min_iov_compat_ver = ADF_PFVF_COMPATIBILITY_VERSION;\r\nhw_data->dev_class->instances++;\r\nadf_devmgr_update_class_index(hw_data);\r\n}\r\nvoid adf_clean_hw_data_c62xiov(struct adf_hw_device_data *hw_data)\r\n{\r\nhw_data->dev_class->instances--;\r\nadf_devmgr_update_class_index(hw_data);\r\n}
