synthesis:  version Diamond Version 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 06 09:14:52 2017


Command Line:  synthesis -f prac6_impl1_lattice.synproj -gui -msgset C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = topMOD.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1 (searchpath added)
-p C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/div00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/osc00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/packagediv00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/topdiv00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/Registry.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/pkgTop.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/topMOD.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1/source/BCD_7SEG.vhd
NGD file = prac6_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_6_v2/impl1". VHDL-1504
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/div00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/div00.vhd(6): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/div00.vhd(10): analyzing entity div00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/div00.vhd(17): analyzing architecture div0. VHDL-1010
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/osc00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/osc00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/osc00.vhd(8): analyzing entity osc00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/osc00.vhd(13): analyzing architecture osc0. VHDL-1010
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/packagediv00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/packagediv00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/packagediv00.vhd(8): analyzing package packagediv00. VHDL-1014
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topdiv00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topdiv00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topdiv00.vhd(9): analyzing entity topdiv00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topdiv00.vhd(17): analyzing architecture topdiv0. VHDL-1010
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/registry.vhd. VHDL-1481
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/registry.vhd(5): analyzing entity registry. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/registry.vhd(12): analyzing architecture behavioral. VHDL-1010
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/pkgtop.vhd. VHDL-1481
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/pkgtop.vhd(4): analyzing package pkgtop. VHDL-1014
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topmod.vhd. VHDL-1481
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topmod.vhd(6): analyzing entity topmod. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topmod.vhd(22): analyzing architecture behavioral. VHDL-1010
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/bcd_7seg.vhd. VHDL-1481
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/bcd_7seg.vhd(6): analyzing entity bcd_7seg. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/bcd_7seg.vhd(13): analyzing architecture behavioral. VHDL-1010
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
unit topMOD is not yet analyzed. VHDL-1485
c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topmod.vhd(6): executing topMOD(Behavioral)

WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_6_v2/impl1/source/topmod.vhd(20): replacing existing netlist topMOD(Behavioral). VHDL-1205
Top module name (VHDL): topMOD
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = topMOD.
######## Converting I/O port oscraw0 to output.
######## Converting I/O port oscdiv0 to output.
######## Converting I/O port DATO[3] to input.
######## Converting I/O port DATO[2] to input.
######## Converting I/O port DATO[1] to input.
######## Converting I/O port DATO[0] to input.
######## Converting I/O port Q[3] to output.
######## Converting I/O port Q[2] to output.
######## Converting I/O port Q[1] to output.
######## Converting I/O port Q[0] to output.
######## Missing driver on net CD[3]. Patching with GND.
######## Missing driver on net CD[2]. Patching with GND.
######## Missing driver on net CD[1]. Patching with GND.
######## Missing driver on net CD[0]. Patching with GND.



GSR instance connected to net CLR_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in topMOD_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'DERECHA' has no load.
WARNING - synthesis: input pad net 'DERECHA' has no legal load.
WARNING - synthesis: logical net 'IZQUIERDA' has no load.
WARNING - synthesis: input pad net 'IZQUIERDA' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file prac6_impl1.ngd.

################### Begin Area Report (topMOD)######################
Number of register bits => 34 of 7209 (0 % )
CCU2D => 11
FD1P3AX => 13
FD1P3IX => 21
GSR => 1
IB => 12
INV => 1
LUT4 => 66
OB => 17
PFUMX => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("2.08")(1,4) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : OS00/OS01/oscdiv0_c, loads : 18
  Net : OS00/OS00/oscraw0_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : OS00/OS01/clkdiv_N_23_enable_22, loads : 21
  Net : REG0/oscdiv0_c_enable_8, loads : 4
  Net : REG0/oscdiv0_c_enable_4, loads : 4
  Net : CLR_c, loads : 2
  Net : OS00/OS01/clkdiv_N_23_enable_4, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : OS00/OS00/clkdiv_N_23, loads : 21
  Net : OS00/OS01/clkdiv_N_23_enable_22, loads : 21
  Net : OS00/OS01/n709, loads : 21
  Net : CRTL_c_2, loads : 16
  Net : CRTL_c_0, loads : 16
  Net : REG0/Q_c_0, loads : 15
  Net : REG0/Q_c_1, loads : 14
  Net : REG0/Q_c_2, loads : 12
  Net : CLR_c, loads : 11
  Net : CRTL_c_1, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscdiv0_c]               |    1.000 MHz|  155.015 MHz|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscraw0_c]               |    1.000 MHz|  109.493 MHz|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.371  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.234  secs
--------------------------------------------------------------
