--- a/arch/arm/dts/mt7981.dtsi
+++ b/arch/arm/dts/mt7981.dtsi
@@ -272,43 +272,49 @@
 	};
 
 	spi0: spi@1100a000 {
-		compatible = "mediatek,ipm-spi";
+		compatible = "mediatek,spi-ipm";
 		reg = <0x1100a000 0x100>;
-		clocks = <&infracfg CLK_INFRA_SPI0_CK>,
-			 <&topckgen CLK_TOP_SPI_SEL>;
+		clocks = <&topckgen CLK_TOP_CB_M_D2>,
+			 <&topckgen CLK_TOP_SPI_SEL>,
+			 <&infracfg CLK_INFRA_SPI0_CK>,
+			 <&infracfg CLK_INFRA_SPI0_HCK_CK>;
 		assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>,
 				  <&infracfg CLK_INFRA_SPI0_SEL>;
 		assigned-clock-parents = <&topckgen CLK_TOP_CB_M_D2>,
 					 <&topckgen CLK_TOP_SPI_SEL>;
-		clock-names = "spi-clk", "sel-clk";
+		clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 		interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
 		status = "disabled";
 	};
 
 	spi1: spi@1100b000 {
-		compatible = "mediatek,ipm-spi";
+		compatible = "mediatek,spi-ipm";
 		reg = <0x1100b000 0x100>;
 		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
-		clocks = <&infracfg CLK_INFRA_SPI1_CK>,
-			 <&topckgen CLK_TOP_SPIM_MST_SEL>;
+		clocks = <&topckgen CLK_TOP_CB_M_D2>,
+			 <&topckgen CLK_TOP_SPIM_MST_SEL>,
+			 <&infracfg CLK_INFRA_SPI1_CK>,
+			 <&infracfg CLK_INFRA_SPI1_HCK_CK>;
 		assigned-clocks = <&topckgen CLK_TOP_SPIM_MST_SEL>,
 				  <&infracfg CLK_INFRA_SPI1_SEL>;
 		assigned-clock-parents = <&topckgen CLK_TOP_CB_M_D2>,
 					 <&topckgen CLK_TOP_SPIM_MST_SEL>;
-		clock-names = "spi-clk", "sel-clk";
+		clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 		status = "disabled";
 	};
 
 	spi2: spi@11009000 {
-		compatible = "mediatek,ipm-spi";
+		compatible = "mediatek,spi-ipm";
 		reg = <0x11009000 0x100>;
-		clocks = <&infracfg CLK_INFRA_SPI2_CK>,
-			 <&topckgen CLK_TOP_SPI_SEL>;
+		clocks = <&topckgen CLK_TOP_CB_M_D2>,
+			 <&topckgen CLK_TOP_SPI_SEL>,
+			 <&infracfg CLK_INFRA_SPI2_CK>,
+			 <&infracfg CLK_INFRA_SPI2_HCK_CK>;
 		assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>,
 				  <&infracfg CLK_INFRA_SPI2_SEL>;
 		assigned-clock-parents = <&topckgen CLK_TOP_CB_M_D2>,
 					 <&topckgen CLK_TOP_SPI_SEL>;
-		clock-names = "spi-clk", "sel-clk";
+		clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
 		status = "disabled";
 	};
--- a/arch/arm/dts/mt7981-rfb.dts
+++ b/arch/arm/dts/mt7981-rfb.dts
@@ -139,7 +139,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
@@ -162,7 +161,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi2_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7986a-bpi-r3-sd.dts
+++ b/arch/arm/dts/mt7986a-bpi-r3-sd.dts
@@ -173,7 +173,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7986a-rfb.dts
+++ b/arch/arm/dts/mt7986a-rfb.dts
@@ -178,7 +178,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7986a-sd-rfb.dts
+++ b/arch/arm/dts/mt7986a-sd-rfb.dts
@@ -142,7 +142,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7986b-rfb.dts
+++ b/arch/arm/dts/mt7986b-rfb.dts
@@ -165,7 +165,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7986b-sd-rfb.dts
+++ b/arch/arm/dts/mt7986b-sd-rfb.dts
@@ -138,7 +138,6 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&spi_flash_pins>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7986.dtsi
+++ b/arch/arm/dts/mt7986.dtsi
@@ -255,23 +255,32 @@
 	};
 
 	spi0: spi@1100a000 {
-		compatible = "mediatek,ipm-spi";
+		compatible = "mediatek,spi-ipm";
 		reg = <0x1100a000 0x100>;
-		clocks = <&infracfg CLK_INFRA_SPI0_CK>,
-			 <&topckgen CLK_TOP_SPI_SEL>;
+		clocks = <&topckgen CLK_TOP_MPLL_D2>,
+			 <&topckgen CLK_TOP_SPI_SEL>,
+			 <&infracfg CLK_INFRA_SPI0_CK>,
+			 <&infracfg CLK_INFRA_SPI0_HCK_CK>;
 		assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>,
 				  <&infracfg CLK_INFRA_SPI0_SEL>;
 		assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>,
 					 <&topckgen CLK_TOP_SPI_SEL>;
-		clock-names = "sel-clk", "spi-clk";
+		clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 		interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
 		status = "disabled";
 	};
 
 	spi1: spi@1100b000 {
-		compatible = "mediatek,ipm-spi";
+		compatible = "mediatek,spi-ipm";
 		reg = <0x1100b000 0x100>;
 		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&topckgen CLK_TOP_MPLL_D2>,
+			 <&topckgen CLK_TOP_SPIM_MST_SEL>,
+			 <&infracfg CLK_INFRA_SPI1_CK>,
+			 <&infracfg CLK_INFRA_SPI1_HCK_CK>;
+		assigned-clocks = <&topckgen CLK_TOP_SPIM_MST_SEL>;
+		assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>;
+		clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 		status = "disabled";
 	};
 
--- a/arch/arm/dts/mt7987a-emmc-rfb-u-boot.dtsi
+++ b/arch/arm/dts/mt7987a-emmc-rfb-u-boot.dtsi
@@ -82,7 +82,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7987a-rfb-u-boot.dtsi
+++ b/arch/arm/dts/mt7987a-rfb-u-boot.dtsi
@@ -64,7 +64,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
@@ -88,7 +87,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7987a-sd-rfb-u-boot.dtsi
+++ b/arch/arm/dts/mt7987a-sd-rfb-u-boot.dtsi
@@ -80,7 +80,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7987a-spim-nand-rfb.dts
+++ b/arch/arm/dts/mt7987a-spim-nand-rfb.dts
@@ -1,36 +1,20 @@
-// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+// SPDX-License-Identifier: (GPL-2.0-only OR MIT)
 
-/dts-v1/;
 #include "mt7987a.dtsi"
-#include "mt7987-spim-nand.dtsi"
-#include <dt-bindings/input/input.h>
+#include "mt7987-pinctrl.dtsi"
+#include "mt7987a-rfb-u-boot.dtsi"
 
 / {
-	model = "MediaTek MT7987A SPIM-NAND RFB";
-	compatible = "mediatek,mt7987a-spim-snand",
-		     "mediatek,mt7987a", "mediatek,mt7987";
+	model = "mt7987";
+	compatible = "mediatek,mt7987", "mediatek,mt7987-spim-nand-rfb";
 
-	chosen {
-		bootargs = "console=ttyS0,115200n1 loglevel=8  \
-			    earlycon=uart8250,mmio32,0x11000000 \
-			    pci=pcie_bus_perf ubi.block=0,firmware \
-			    root=/dev/fit0 rootwait";
+	bl2_verify {
+		bl2_compatible = "spim-nand";
 	};
-	gpio-keys {
-		compatible = "gpio-keys";
-
-		reset {
-			label = "reset";
-			linux,code = <KEY_RESTART>;
-			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
-			debounce-interval = <10>;
-		};
+};
 
-		wps {
-			label = "wps";
-			linux,code = <KEY_WPS_BUTTON>;
-			gpios = <&pio 0 GPIO_ACTIVE_LOW>;
-			debounce-interval = <10>;
-		};
-	};
+&spi0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_flash_pins>;
+	status = "okay";
 };
--- a/arch/arm/dts/mt7987a-u-boot.dtsi
+++ b/arch/arm/dts/mt7987a-u-boot.dtsi
@@ -47,24 +47,3 @@
 	pinctrl-0 = <&pcie1_pins>;
 	status = "disabled";
 };
-
-&spi0 {
-	compatible = "mediatek,ipm-spi";
-	clocks = <&infracfg CLK_INFRA_104M_SPI0>,
-		 <&topckgen CLK_TOP_SPI_SEL>;
-	clock-names = "spi-clk", "sel-clk";
-};
-
-&spi1 {
-	compatible = "mediatek,ipm-spi";
-	clocks = <&infracfg CLK_INFRA_104M_SPI1>,
-		 <&topckgen CLK_TOP_SPIM_MST_SEL>;
-	clock-names = "spi-clk", "sel-clk";
-};
-
-&spi2 {
-	compatible = "mediatek,ipm-spi";
-	clocks = <&infracfg CLK_INFRA_104M_SPI2_BCK>,
-		 <&topckgen CLK_TOP_SPI_SEL>;
-	clock-names = "spi-clk", "sel-clk";
-};
--- /dev/null
+++ b/arch/arm/dts/mt7988-an8831x-rfb.dts
@@ -0,0 +1,274 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (c) 2022 MediaTek Inc.
+ * Author: Sam Shih <sam.shih@mediatek.com>
+ */
+
+/dts-v1/;
+#include "mt7988.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "mt7988-rfb";
+	compatible = "mediatek,mt7988-rfb";
+
+	chosen {
+		stdout-path = &uart0;
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0 0x40000000 0 0x10000000>;
+	};
+
+	reg_3p3v: regulator-3p3v {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-3.3V";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_1p8v: regulator-1p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-1.8V";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+};
+
+&uart0 {
+	status = "okay";
+};
+
+&i2c1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c1_pins>;
+	status = "okay";
+};
+
+&eth0 {
+	status = "okay";
+	phy-mode = "usxgmii";
+	mediatek,switch = "mt7988";
+
+	fixed-link {
+		speed = <10000>;
+		full-duplex;
+		pause;
+	};
+};
+
+&eth1 {
+	status = "okay";
+	phy-mode = "xgmii";
+	phy-handle = <&phy0>;
+
+	phy0: ethernet-phy@0 {
+		compatible = "ethernet-phy-id0033.9c11";
+		reg = <15>;
+		phy-mode = "xgmii";
+	};
+};
+
+&eth2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&mdio_pins>;
+	phy-mode = "usxgmii";
+	phy-handle = <&phy24>;
+
+	mdio {
+		clock-frequency = <12000000>;
+	};
+
+	phy24: eth-phy@24 {
+		compatible = "ethernet-phy-id7500.9410";
+		reg = <24>;
+		reset-gpios = <&pio 71 GPIO_ACTIVE_LOW>;
+		reset-assert-us = <200000>;
+		reset-deassert-us = <350000>;
+	};
+};
+
+&pcie0 {
+	status = "okay";
+};
+
+&pcie1 {
+	status = "okay";
+};
+
+/* PCIE2 not working in u-boot */
+&pcie2 {
+	status = "disabled";
+};
+
+/* PCIE3 not working in u-boot */
+&pcie3 {
+	status = "disabled";
+};
+
+&pio {
+	mdio_pins: mdio_pins {
+		conf-mdc {
+			groups = "mdc_mdio0";
+			drive-strength = <MTK_DRIVE_10mA>;
+		};
+	};
+
+	i2c1_pins: i2c1-pins {
+		mux {
+			function = "i2c";
+			groups = "i2c1_0";
+		};
+	};
+
+	pwm_pins: pwm-pins {
+		mux {
+			function = "pwm";
+			groups = "pwm0", "pwm1", "pwm2", "pwm3", "pwm4",
+				 "pwm5", "pwm6", "pwm7";
+		};
+	};
+
+	spi0_pins: spi0-pins {
+		mux {
+			function = "spi";
+			groups = "spi0", "spi0_wp_hold";
+		};
+
+		conf-pu {
+			pins = "SPI0_CSB", "SPI0_HOLD", "SPI0_WP";
+			drive-strength = <MTK_DRIVE_4mA>;
+			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
+		};
+
+		conf-pd {
+			pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
+			drive-strength = <MTK_DRIVE_4mA>;
+			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
+		};
+
+	};
+
+	spi2_pins: spi2-pins {
+		mux {
+			function = "spi";
+			groups = "spi2", "spi2_wp_hold";
+		};
+
+		conf-pu {
+			pins = "SPI2_CSB", "SPI2_HOLD", "SPI2_WP";
+			drive-strength = <MTK_DRIVE_8mA>;
+			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
+		};
+
+		conf-pd {
+			pins = "SPI2_CLK", "SPI2_MOSI", "SPI2_MISO";
+			drive-strength = <MTK_DRIVE_8mA>;
+			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
+		};
+	};
+
+	mmc0_pins_default: mmc0default {
+		mux {
+			function = "flash";
+			groups =  "emmc_51";
+		};
+
+		conf-cmd-dat {
+			pins = "EMMC_DATA_0", "EMMC_DATA_1", "EMMC_DATA_2",
+			       "EMMC_DATA_3", "EMMC_DATA_4", "EMMC_DATA_5",
+			       "EMMC_DATA_6", "EMMC_DATA_7", "EMMC_CMD";
+			input-enable;
+			drive-strength = <MTK_DRIVE_4mA>;
+			mediatek,pull-up-adv = <1>;	/* pull-up 10K */
+		};
+
+		conf-clk {
+			pins = "EMMC_CK";
+			drive-strength = <MTK_DRIVE_6mA>;
+			mediatek,pull-down-adv = <2>;	/* pull-down 50K */
+		};
+
+		conf-dsl {
+			pins = "EMMC_DSL";
+			mediatek,pull-down-adv = <2>;	/* pull-down 50K */
+		};
+
+		conf-rst {
+			pins = "EMMC_RSTB";
+			drive-strength = <MTK_DRIVE_4mA>;
+			mediatek,pull-up-adv = <1>;	/* pull-up 10K */
+		};
+	};
+};
+
+&pwm {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pwm_pins>;
+	status = "okay";
+};
+
+&spi0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_pins>;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	must_tx;
+	enhance_timing;
+	dma_ext;
+	ipm_design;
+	support_quad;
+	tick_dly = <2>;
+	sample_sel = <0>;
+
+	spi_nand@0 {
+		compatible = "spi-nand";
+		reg = <0>;
+		spi-max-frequency = <52000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+	};
+};
+
+&spi2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi2_pins>;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	must_tx;
+	enhance_timing;
+	dma_ext;
+	ipm_design;
+	support_quad;
+	tick_dly = <2>;
+	sample_sel = <0>;
+
+	spi_nor@0 {
+		compatible = "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <52000000>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+	};
+};
+
+&mmc0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&mmc0_pins_default>;
+	max-frequency = <52000000>;
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	cap-mmc-hw-reset;
+	vmmc-supply = <&reg_3p3v>;
+	vqmmc-supply = <&reg_1p8v>;
+	non-removable;
+	status = "okay";
+};
--- a/arch/arm/dts/mt7988.dtsi
+++ b/arch/arm/dts/mt7988.dtsi
@@ -541,29 +541,53 @@
 		status = "disabled";
 	};
 
-	spi0: spi@1100a000 {
-		compatible = "mediatek,ipm-spi";
+	spi0: spi@11007000 {
+		compatible = "mediatek,spi-ipm";
 		reg = <0 0x11007000 0 0x100>;
-		clocks = <&spi_clk>,
-			 <&spi_clk>;
-		clock-names = "sel-clk", "spi-clk";
 		interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&topckgen CLK_TOP_MPLL_D2>,
+			 <&topckgen CLK_TOP_SPI_SEL>,
+			 <&infracfg CLK_INFRA_104M_SPI0>,
+			 <&infracfg CLK_INFRA_66M_SPI0_HCK>;
+		assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>,
+				  <&infracfg CLK_INFRA_MUX_SPI0_SEL>;
+		assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>,
+					 <&topckgen CLK_TOP_SPI_SEL>;
+		clock-names = "parent-clk", "sel-clk", "spi-clk",
+			      "hclk";
 		status = "disabled";
 	};
 
-	spi1: spi@1100b000 {
-		compatible = "mediatek,ipm-spi";
+	spi1: spi@11008000 {
+		compatible = "mediatek,spi-ipm";
 		reg = <0 0x11008000 0 0x100>;
 		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&topckgen CLK_TOP_MPLL_D2>,
+			 <&topckgen CLK_TOP_SPIM_MST_SEL>,
+			 <&infracfg CLK_INFRA_104M_SPI1>,
+			 <&infracfg CLK_INFRA_66M_SPI1_HCK>;
+		assigned-clocks = <&topckgen CLK_TOP_SPIM_MST_SEL>,
+				  <&infracfg CLK_INFRA_MUX_SPI1_SEL>;
+		assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>,
+					 <&topckgen CLK_TOP_SPIM_MST_SEL>;
+		clock-names = "parent-clk", "sel-clk", "spi-clk",
+			      "hclk";
 		status = "disabled";
 	};
 
 	spi2: spi@11009000 {
-		compatible = "mediatek,ipm-spi";
+		compatible = "mediatek,spi-ipm";
 		reg = <0 0x11009000 0 0x100>;
-		clocks = <&spi_clk>,
-			 <&spi_clk>;
-		clock-names = "sel-clk", "spi-clk";
+		clocks = <&topckgen CLK_TOP_MPLL_D2>,
+			 <&topckgen CLK_TOP_SPI_SEL>,
+			 <&infracfg CLK_INFRA_104M_SPI2_BCK>,
+			 <&infracfg CLK_INFRA_66M_SPI2_HCK>;
+		assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>,
+				  <&infracfg CLK_INFRA_MUX_SPI2_SEL>;
+		assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>,
+					 <&topckgen CLK_TOP_SPI_SEL>;
+		clock-names = "parent-clk", "sel-clk", "spi-clk",
+			      "hclk";
 		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
 		status = "disabled";
 	};
--- a/arch/arm/dts/mt7988-rfb.dts
+++ b/arch/arm/dts/mt7988-rfb.dts
@@ -220,7 +220,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
@@ -243,7 +242,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- a/arch/arm/dts/mt7988-sd-rfb.dts
+++ b/arch/arm/dts/mt7988-sd-rfb.dts
@@ -112,7 +112,6 @@
 	#address-cells = <1>;
 	#size-cells = <0>;
 	status = "okay";
-	must_tx;
 	enhance_timing;
 	dma_ext;
 	ipm_design;
--- /dev/null
+++ b/arch/arm/dts/mt7988-spim-nand-an8831x-rfb.dts
@@ -0,0 +1,17 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (c) 2022 MediaTek Inc.
+ * Author: Sam Shih <sam.shih@mediatek.com>
+ */
+
+/dts-v1/;
+#include "mt7988-an8831x-rfb.dts"
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	compatible = "mediatek,mt7988-rfb", "mediatek,mt7988-spim-nand-rfb";
+
+	bl2_verify {
+		bl2_compatible = "spim-nand";
+	};
+};
