Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Feb 27 23:33:43 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   108 |
| Unused register locations in slices containing registers |   238 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           14 |
|      4 |            1 |
|      6 |            1 |
|      8 |            9 |
|     10 |            5 |
|     12 |            3 |
|     14 |            2 |
|    16+ |           73 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             418 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1128 |          170 |
| Yes          | No                    | No                     |             422 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2378 |          369 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                         Enable Signal                         |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[1]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/tft_spi/spi/dataClk                                                                   |                                                               |                                                  |                1 |              2 |
|  AudVid/tft_spi/spi/TilesWrite_XAddress0_reg_rep[3]                                           |                                                               |                                                  |                1 |              2 |
|  sd_spi/DataClock                                                                             | AudVid/sd_spi/SPI_CS_i_1_n_0                                  |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                                               | AudVid/tft_spi/counter/CS_reg                    |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[7]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[4]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/p_1_in                                      |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[3]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[2]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[6]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/Data_reg[0]                                                       | AudVid/sd_spi/spi/Data[5]_i_1_n_0                             |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_WorkCLK                            |                                                               |                                                  |                1 |              2 |
|  clk100_IBUF_BUFG                                                                             | serial_tx_i_1_n_0                                             | soc_int_rst                                      |                1 |              2 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/icache/refill_offset                | lm32_cpu/instruction_unit/icache/SR[0]           |                1 |              4 |
|  sd_spi/DataClock                                                                             |                                                               |                                                  |                3 |              6 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/icache/state[3]_i_2_n_0             | lm32_cpu/instruction_unit/icache/SR[0]           |                2 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_rx_fifo_consume[1]_i_1_n_0                           | soc_int_rst                                      |                1 |              8 |
|  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/CLK                                        |                                                               |                                                  |                1 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_rx_fifo_wrport_we                                    | soc_int_rst                                      |                1 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_tx_fifo_wrport_we                                    | soc_int_rst                                      |                1 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_tx_fifo_consume[1]_i_1_n_0                           | soc_int_rst                                      |                1 |              8 |
|  AudVid/sd_spi/spiInitClock/CLK                                                               |                                                               |                                                  |                1 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_phy_sink_ready142_out                                | soc_uart_phy_tx_bitcount[3]_i_1_n_0              |                1 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_phy_rx_bitcount                                      | soc_uart_phy_rx_bitcount[3]_i_1_n_0              |                1 |              8 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_rx_fifo_level0[4]_i_1_n_0                            | soc_int_rst                                      |                2 |             10 |
| ~AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/count_reg[3]                          |                                                               |                                                  |                3 |             10 |
|  clk100_IBUF_BUFG                                                                             | csrbank0_Track2ControlRegisterCSR0_re                         | soc_int_rst                                      |                1 |             10 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_tx_fifo_level0[4]_i_1_n_0                            | soc_int_rst                                      |                2 |             10 |
|  clk100_IBUF_BUFG                                                                             | csrbank0_Track1ControlRegisterCSR0_re                         | soc_int_rst                                      |                1 |             10 |
| ~AudVid/audvid_clockmanager/Reloj2/CLK                                                        |                                                               |                                                  |                1 |             12 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/interrupt_unit/product_reg__0[0]                     | lm32_cpu/load_store_unit/dcache/SR[0]            |                2 |             12 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_WorkCLK                            |                                                               | AudVid/sd_spi/spiInitClock/clear                 |                2 |             12 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                                               | AudVid/WriteAudio_Track1EndAddress[13]_i_1_n_0   |                2 |             14 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                                               | AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_0   |                3 |             14 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_phy_tx_reg[7]_i_1_n_0                                | soc_int_rst                                      |                2 |             16 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_tx_fifo_syncfifo_re                                  |                                                  |                2 |             16 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_phy_source_payload_data[7]_i_1_n_0                   | soc_int_rst                                      |                1 |             16 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/icache/flush_set                    | lm32_cpu/instruction_unit/icache/SR[0]           |                3 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             | AudVid/TilesPositionsRegister_reg_192_255_0_2_i_1_n_0         |                                                  |                2 |             16 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_rx_fifo_syncfifo_re                                  |                                                  |                2 |             16 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/flush_set                     | lm32_cpu/instruction_unit/icache/SR[0]           |                2 |             16 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_phy_rx_reg                                           | soc_int_rst                                      |                1 |             16 |
|  sd_spi/DataClock                                                                             | AudVid/sd_spi/OutputData                                      |                                                  |                5 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk |                                                               |                                                  |                1 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk   |                                                               |                                                  |                1 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk    |                                                               |                                                  |                1 |             16 |
|  AudVid/sd_spi/spiInitClock/CLK                                                               | AudVid/sd_spi/spi/p_1_in                                      |                                                  |                1 |             16 |
|  AudVid/tft_spi/spi/TilesWrite_XAddress0_reg_rep[3]                                           | AudVid/TilesWrite_XPosition                                   |                                                  |                3 |             16 |
|  AudVid/tft_spi/spi/TilesWrite_XAddress0_reg_rep[3]                                           | AudVid/TilesWrite_Started                                     |                                                  |                2 |             16 |
|  AudVid/tft_spi/spi/TilesWrite_XAddress0_reg_rep[3]                                           | AudVid/TilesWrite_Started                                     | AudVid/TilesWrite_XPosition                      |                3 |             16 |
|  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk          |                                                               |                                                  |                1 |             16 |
|  clk100_IBUF_BUFG                                                                             |                                                               | p_0_out[7]                                       |                3 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             | AudVid/TilesPositionsRegister_reg_0_63_0_2_i_1_n_0            |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             | AudVid/TilesPositionsRegister_reg_64_127_0_2_i_1_n_0          |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             | AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1_n_0         |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             | AudVid/TilesPositionsRegister_reg_128_191_0_2_i_1_n_0         |                                                  |                2 |             16 |
| ~AudVid/i2s/Data_reg[15]_0                                                                    | AudVid/WriteAudio_Track2AddressCount                          | AudVid/WriteAudio_Track2AddressCount[23]_i_1_n_0 |                3 |             16 |
| ~AudVid/i2s/Data_reg[15]_0                                                                    | AudVid/WriteAudio_Track1AddressCount                          | AudVid/WriteAudio_Track1AddressCount[23]_i_1_n_0 |                3 |             16 |
|  AudVid/tft_spi/spi/TilesWrite_XAddress0_reg_rep[3]                                           | AudVid/TilesWrite_TilePosition[0]_i_2_n_0                     | AudVid/TilesWrite_TilePosition[0]_i_1_n_0        |                4 |             18 |
|  sd_spi/DataClock                                                                             | AudVid/sd_spi/UtilCount                                       | AudVid/sd_spi/UtilCount[9]_i_1_n_0               |                3 |             18 |
| ~sd_spi/DataClock                                                                             | SD_EnableDataRead                                             |                                                  |                2 |             20 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/E[0]                                |                                                  |                4 |             20 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/mc_arithmetic/right_shift_result_reg[31]             |                                                  |                6 |             20 |
| ~AudVid/i2s/Data_reg[15]_0                                                                    |                                                               |                                                  |                3 |             26 |
|  clk100_IBUF_BUFG                                                                             |                                                               | interface0_bank_bus_dat_r[13]_i_1_n_0            |                3 |             28 |
|  clk100_IBUF_BUFG                                                                             | csrbank0_TilesControlRegisterCSR0_re                          | soc_int_rst                                      |                2 |             28 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/icache/i_adr_o_reg[11]              | lm32_cpu/instruction_unit/icache/SR[0]           |                4 |             30 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_tx_fifo_wrport_we                                    |                                                  |                2 |             32 |
| ~AudVid/i2s/Data_reg[15]_0                                                                    | AudVid/WriteAudio_Track2AddressCount                          |                                                  |                5 |             32 |
|  clk100_IBUF_BUFG                                                                             | soc_uart_rx_fifo_wrport_we                                    |                                                  |                2 |             32 |
| ~AudVid/i2s/Data_reg[15]_0                                                                    | AudVid/WriteAudio_Track1AddressCount                          |                                                  |                5 |             32 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                                               | AudVid/i2s/squaregenerator/clear                 |                5 |             36 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[3]                | lm32_cpu/instruction_unit/icache/SR[0]           |                5 |             38 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/wb_data_m_reg[31]_0                  | lm32_cpu/load_store_unit/count_reg[0]            |                5 |             40 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/E[0]                          | lm32_cpu/instruction_unit/icache/SR[0]           |               10 |             46 |
|  SD_EnableDataRead                                                                            |                                                               |                                                  |               10 |             48 |
|  AudVid/tft_spi/spi/dataClk                                                                   |                                                               | AudVid/tft_spi/counter/count[24]_i_1_n_0         |                6 |             50 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1__0_n_0 |                                                  |                8 |             56 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/restart_address_reg[31]_0[0]  | lm32_cpu/instruction_unit/icache/SR[0]           |                7 |             60 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0   |                                                  |                9 |             60 |
|  clk100_IBUF_BUFG                                                                             |                                                               | soc_uart_phy_phase_accumulator_rx[30]_i_1_n_0    |                8 |             62 |
|  clk100_IBUF_BUFG                                                                             |                                                               | interface1_bank_bus_dat_r[31]_i_1_n_0            |               12 |             64 |
|  clk100_IBUF_BUFG                                                                             | csrbank2_load0_re                                             | soc_int_rst                                      |                7 |             64 |
|  clk100_IBUF_BUFG                                                                             | csrbank1_scratch0_re                                          | soc_int_rst                                      |                6 |             64 |
|  clk100_IBUF_BUFG                                                                             |                                                               | interface4_bank_bus_dat_r[31]_i_1_n_0            |                5 |             64 |
|  clk100_IBUF_BUFG                                                                             |                                                               | soc_uart_phy_phase_accumulator_tx[31]_i_1_n_0    |                8 |             64 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/wb_load_complete                     | lm32_cpu/instruction_unit/icache/SR[0]           |                7 |             64 |
|  clk100_IBUF_BUFG                                                                             | soc_ctrl_bus_errors                                           | soc_int_rst                                      |                8 |             64 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/interrupt_unit/d_cyc_o116_out                        | lm32_cpu/instruction_unit/icache/SR[0]           |                7 |             64 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_0      | lm32_cpu/instruction_unit/icache/SR[0]           |                9 |             64 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                 | lm32_cpu/instruction_unit/icache/SR[0]           |               15 |             64 |
|  clk100_IBUF_BUFG                                                                             | csrbank2_reload0_re                                           | soc_int_rst                                      |                7 |             64 |
|  clk100_IBUF_BUFG                                                                             |                                                               | interface2_bank_bus_dat_r[31]_i_1_n_0            |                9 |             64 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/mc_arithmetic/result_x[31]_i_1_n_0                   | lm32_cpu/instruction_unit/icache/SR[0]           |               14 |             64 |
|  clk100_IBUF_BUFG                                                                             | csrbank4_tuning_word0_re                                      | soc_int_rst                                      |                7 |             64 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/mc_arithmetic/b                                      | lm32_cpu/instruction_unit/icache/SR[0]           |                7 |             64 |
|  clk100_IBUF_BUFG                                                                             | soc_timer0_update_value_re                                    | soc_int_rst                                      |                6 |             64 |
|  clk100_IBUF_BUFG                                                                             |                                                               |                                                  |               20 |             68 |
|  sd_spi/DataClock                                                                             | AudVid/sd_spi/spi/FSM_onehot_count_reg[0]                     |                                                  |                9 |             68 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                      | lm32_cpu/instruction_unit/icache/SR[0]           |               22 |            140 |
|  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterCLK                             |                                                               |                                                  |               19 |            162 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/instruction_unit/E[0]                                | lm32_cpu/instruction_unit/icache/SR[0]           |               30 |            184 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w          |                                                  |               12 |            192 |
|  clk100_IBUF_BUFG                                                                             |                                                               | soc_int_rst                                      |               40 |            266 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/interrupt_unit/product_reg__0[0]                     | lm32_cpu/instruction_unit/icache/SR[0]           |               55 |            324 |
|  clk100_IBUF_BUFG                                                                             |                                                               | lm32_cpu/instruction_unit/icache/SR[0]           |               63 |            372 |
|  clk100_IBUF_BUFG                                                                             | lm32_cpu/mc_arithmetic/right_shift_result_reg[31]             | lm32_cpu/instruction_unit/icache/SR[0]           |               86 |            442 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------+------------------+----------------+


