entity rom_final is
   port (
      in_rom_input_index  : in      bit_vector(7 downto 0);
      in_rom_neuron_index : in      bit_vector(3 downto 0);
      out_data_rom        : out     bit_vector(31 downto 0);
      vdd                 : in      bit;
      vss                 : in      bit
 );
end rom_final;

architecture structural of rom_final is
Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa3ao322_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx2_x2
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a2a24_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      i7  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx3_x1
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      nq   : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx3_x2
   port (
      cmd0 : in      bit;
      cmd1 : in      bit;
      i0   : in      bit;
      i1   : in      bit;
      i2   : in      bit;
      q    : out     bit;
      vdd  : in      bit;
      vss  : in      bit
 );
end component;

Component buf_x8
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal mbk_buf_not_in_rom_input_index  : bit_vector( 4 downto 3);
signal mbk_buf_not_in_rom_neuron_index : bit_vector( 1 downto 0);
signal not_in_rom_input_index          : bit_vector( 7 downto 0);
signal not_in_rom_neuron_index         : bit_vector( 3 downto 0);
signal xr2_x1_sig                      : bit;
signal xr2_x1_5_sig                    : bit;
signal xr2_x1_4_sig                    : bit;
signal xr2_x1_3_sig                    : bit;
signal xr2_x1_2_sig                    : bit;
signal on12_x1_sig                     : bit;
signal on12_x1_9_sig                   : bit;
signal on12_x1_8_sig                   : bit;
signal on12_x1_7_sig                   : bit;
signal on12_x1_75_sig                  : bit;
signal on12_x1_74_sig                  : bit;
signal on12_x1_73_sig                  : bit;
signal on12_x1_72_sig                  : bit;
signal on12_x1_71_sig                  : bit;
signal on12_x1_70_sig                  : bit;
signal on12_x1_6_sig                   : bit;
signal on12_x1_69_sig                  : bit;
signal on12_x1_68_sig                  : bit;
signal on12_x1_67_sig                  : bit;
signal on12_x1_66_sig                  : bit;
signal on12_x1_65_sig                  : bit;
signal on12_x1_64_sig                  : bit;
signal on12_x1_63_sig                  : bit;
signal on12_x1_62_sig                  : bit;
signal on12_x1_61_sig                  : bit;
signal on12_x1_60_sig                  : bit;
signal on12_x1_5_sig                   : bit;
signal on12_x1_59_sig                  : bit;
signal on12_x1_58_sig                  : bit;
signal on12_x1_57_sig                  : bit;
signal on12_x1_56_sig                  : bit;
signal on12_x1_55_sig                  : bit;
signal on12_x1_54_sig                  : bit;
signal on12_x1_53_sig                  : bit;
signal on12_x1_52_sig                  : bit;
signal on12_x1_51_sig                  : bit;
signal on12_x1_50_sig                  : bit;
signal on12_x1_4_sig                   : bit;
signal on12_x1_49_sig                  : bit;
signal on12_x1_48_sig                  : bit;
signal on12_x1_47_sig                  : bit;
signal on12_x1_46_sig                  : bit;
signal on12_x1_45_sig                  : bit;
signal on12_x1_44_sig                  : bit;
signal on12_x1_43_sig                  : bit;
signal on12_x1_42_sig                  : bit;
signal on12_x1_41_sig                  : bit;
signal on12_x1_40_sig                  : bit;
signal on12_x1_3_sig                   : bit;
signal on12_x1_39_sig                  : bit;
signal on12_x1_38_sig                  : bit;
signal on12_x1_37_sig                  : bit;
signal on12_x1_36_sig                  : bit;
signal on12_x1_35_sig                  : bit;
signal on12_x1_34_sig                  : bit;
signal on12_x1_33_sig                  : bit;
signal on12_x1_32_sig                  : bit;
signal on12_x1_31_sig                  : bit;
signal on12_x1_30_sig                  : bit;
signal on12_x1_2_sig                   : bit;
signal on12_x1_29_sig                  : bit;
signal on12_x1_28_sig                  : bit;
signal on12_x1_27_sig                  : bit;
signal on12_x1_26_sig                  : bit;
signal on12_x1_25_sig                  : bit;
signal on12_x1_24_sig                  : bit;
signal on12_x1_23_sig                  : bit;
signal on12_x1_22_sig                  : bit;
signal on12_x1_21_sig                  : bit;
signal on12_x1_20_sig                  : bit;
signal on12_x1_19_sig                  : bit;
signal on12_x1_18_sig                  : bit;
signal on12_x1_17_sig                  : bit;
signal on12_x1_16_sig                  : bit;
signal on12_x1_15_sig                  : bit;
signal on12_x1_14_sig                  : bit;
signal on12_x1_13_sig                  : bit;
signal on12_x1_12_sig                  : bit;
signal on12_x1_11_sig                  : bit;
signal on12_x1_10_sig                  : bit;
signal oa3ao322_x2_sig                 : bit;
signal oa3ao322_x2_2_sig               : bit;
signal oa2ao222_x2_sig                 : bit;
signal oa2ao222_x2_9_sig               : bit;
signal oa2ao222_x2_99_sig              : bit;
signal oa2ao222_x2_98_sig              : bit;
signal oa2ao222_x2_97_sig              : bit;
signal oa2ao222_x2_96_sig              : bit;
signal oa2ao222_x2_95_sig              : bit;
signal oa2ao222_x2_94_sig              : bit;
signal oa2ao222_x2_93_sig              : bit;
signal oa2ao222_x2_92_sig              : bit;
signal oa2ao222_x2_91_sig              : bit;
signal oa2ao222_x2_90_sig              : bit;
signal oa2ao222_x2_8_sig               : bit;
signal oa2ao222_x2_89_sig              : bit;
signal oa2ao222_x2_88_sig              : bit;
signal oa2ao222_x2_87_sig              : bit;
signal oa2ao222_x2_86_sig              : bit;
signal oa2ao222_x2_85_sig              : bit;
signal oa2ao222_x2_84_sig              : bit;
signal oa2ao222_x2_83_sig              : bit;
signal oa2ao222_x2_82_sig              : bit;
signal oa2ao222_x2_81_sig              : bit;
signal oa2ao222_x2_80_sig              : bit;
signal oa2ao222_x2_7_sig               : bit;
signal oa2ao222_x2_79_sig              : bit;
signal oa2ao222_x2_78_sig              : bit;
signal oa2ao222_x2_77_sig              : bit;
signal oa2ao222_x2_76_sig              : bit;
signal oa2ao222_x2_75_sig              : bit;
signal oa2ao222_x2_74_sig              : bit;
signal oa2ao222_x2_73_sig              : bit;
signal oa2ao222_x2_72_sig              : bit;
signal oa2ao222_x2_71_sig              : bit;
signal oa2ao222_x2_70_sig              : bit;
signal oa2ao222_x2_6_sig               : bit;
signal oa2ao222_x2_69_sig              : bit;
signal oa2ao222_x2_68_sig              : bit;
signal oa2ao222_x2_67_sig              : bit;
signal oa2ao222_x2_66_sig              : bit;
signal oa2ao222_x2_65_sig              : bit;
signal oa2ao222_x2_64_sig              : bit;
signal oa2ao222_x2_63_sig              : bit;
signal oa2ao222_x2_62_sig              : bit;
signal oa2ao222_x2_61_sig              : bit;
signal oa2ao222_x2_60_sig              : bit;
signal oa2ao222_x2_5_sig               : bit;
signal oa2ao222_x2_59_sig              : bit;
signal oa2ao222_x2_58_sig              : bit;
signal oa2ao222_x2_57_sig              : bit;
signal oa2ao222_x2_56_sig              : bit;
signal oa2ao222_x2_55_sig              : bit;
signal oa2ao222_x2_54_sig              : bit;
signal oa2ao222_x2_53_sig              : bit;
signal oa2ao222_x2_52_sig              : bit;
signal oa2ao222_x2_51_sig              : bit;
signal oa2ao222_x2_50_sig              : bit;
signal oa2ao222_x2_4_sig               : bit;
signal oa2ao222_x2_49_sig              : bit;
signal oa2ao222_x2_48_sig              : bit;
signal oa2ao222_x2_47_sig              : bit;
signal oa2ao222_x2_46_sig              : bit;
signal oa2ao222_x2_45_sig              : bit;
signal oa2ao222_x2_44_sig              : bit;
signal oa2ao222_x2_43_sig              : bit;
signal oa2ao222_x2_42_sig              : bit;
signal oa2ao222_x2_41_sig              : bit;
signal oa2ao222_x2_40_sig              : bit;
signal oa2ao222_x2_3_sig               : bit;
signal oa2ao222_x2_39_sig              : bit;
signal oa2ao222_x2_38_sig              : bit;
signal oa2ao222_x2_37_sig              : bit;
signal oa2ao222_x2_36_sig              : bit;
signal oa2ao222_x2_35_sig              : bit;
signal oa2ao222_x2_34_sig              : bit;
signal oa2ao222_x2_33_sig              : bit;
signal oa2ao222_x2_32_sig              : bit;
signal oa2ao222_x2_31_sig              : bit;
signal oa2ao222_x2_30_sig              : bit;
signal oa2ao222_x2_2_sig               : bit;
signal oa2ao222_x2_29_sig              : bit;
signal oa2ao222_x2_28_sig              : bit;
signal oa2ao222_x2_27_sig              : bit;
signal oa2ao222_x2_26_sig              : bit;
signal oa2ao222_x2_25_sig              : bit;
signal oa2ao222_x2_24_sig              : bit;
signal oa2ao222_x2_245_sig             : bit;
signal oa2ao222_x2_244_sig             : bit;
signal oa2ao222_x2_243_sig             : bit;
signal oa2ao222_x2_242_sig             : bit;
signal oa2ao222_x2_241_sig             : bit;
signal oa2ao222_x2_240_sig             : bit;
signal oa2ao222_x2_23_sig              : bit;
signal oa2ao222_x2_239_sig             : bit;
signal oa2ao222_x2_238_sig             : bit;
signal oa2ao222_x2_237_sig             : bit;
signal oa2ao222_x2_236_sig             : bit;
signal oa2ao222_x2_235_sig             : bit;
signal oa2ao222_x2_234_sig             : bit;
signal oa2ao222_x2_233_sig             : bit;
signal oa2ao222_x2_232_sig             : bit;
signal oa2ao222_x2_231_sig             : bit;
signal oa2ao222_x2_230_sig             : bit;
signal oa2ao222_x2_22_sig              : bit;
signal oa2ao222_x2_229_sig             : bit;
signal oa2ao222_x2_228_sig             : bit;
signal oa2ao222_x2_227_sig             : bit;
signal oa2ao222_x2_226_sig             : bit;
signal oa2ao222_x2_225_sig             : bit;
signal oa2ao222_x2_224_sig             : bit;
signal oa2ao222_x2_223_sig             : bit;
signal oa2ao222_x2_222_sig             : bit;
signal oa2ao222_x2_221_sig             : bit;
signal oa2ao222_x2_220_sig             : bit;
signal oa2ao222_x2_21_sig              : bit;
signal oa2ao222_x2_219_sig             : bit;
signal oa2ao222_x2_218_sig             : bit;
signal oa2ao222_x2_217_sig             : bit;
signal oa2ao222_x2_216_sig             : bit;
signal oa2ao222_x2_215_sig             : bit;
signal oa2ao222_x2_214_sig             : bit;
signal oa2ao222_x2_213_sig             : bit;
signal oa2ao222_x2_212_sig             : bit;
signal oa2ao222_x2_211_sig             : bit;
signal oa2ao222_x2_210_sig             : bit;
signal oa2ao222_x2_20_sig              : bit;
signal oa2ao222_x2_209_sig             : bit;
signal oa2ao222_x2_208_sig             : bit;
signal oa2ao222_x2_207_sig             : bit;
signal oa2ao222_x2_206_sig             : bit;
signal oa2ao222_x2_205_sig             : bit;
signal oa2ao222_x2_204_sig             : bit;
signal oa2ao222_x2_203_sig             : bit;
signal oa2ao222_x2_202_sig             : bit;
signal oa2ao222_x2_201_sig             : bit;
signal oa2ao222_x2_200_sig             : bit;
signal oa2ao222_x2_19_sig              : bit;
signal oa2ao222_x2_199_sig             : bit;
signal oa2ao222_x2_198_sig             : bit;
signal oa2ao222_x2_197_sig             : bit;
signal oa2ao222_x2_196_sig             : bit;
signal oa2ao222_x2_195_sig             : bit;
signal oa2ao222_x2_194_sig             : bit;
signal oa2ao222_x2_193_sig             : bit;
signal oa2ao222_x2_192_sig             : bit;
signal oa2ao222_x2_191_sig             : bit;
signal oa2ao222_x2_190_sig             : bit;
signal oa2ao222_x2_18_sig              : bit;
signal oa2ao222_x2_189_sig             : bit;
signal oa2ao222_x2_188_sig             : bit;
signal oa2ao222_x2_187_sig             : bit;
signal oa2ao222_x2_186_sig             : bit;
signal oa2ao222_x2_185_sig             : bit;
signal oa2ao222_x2_184_sig             : bit;
signal oa2ao222_x2_183_sig             : bit;
signal oa2ao222_x2_182_sig             : bit;
signal oa2ao222_x2_181_sig             : bit;
signal oa2ao222_x2_180_sig             : bit;
signal oa2ao222_x2_17_sig              : bit;
signal oa2ao222_x2_179_sig             : bit;
signal oa2ao222_x2_178_sig             : bit;
signal oa2ao222_x2_177_sig             : bit;
signal oa2ao222_x2_176_sig             : bit;
signal oa2ao222_x2_175_sig             : bit;
signal oa2ao222_x2_174_sig             : bit;
signal oa2ao222_x2_173_sig             : bit;
signal oa2ao222_x2_172_sig             : bit;
signal oa2ao222_x2_171_sig             : bit;
signal oa2ao222_x2_170_sig             : bit;
signal oa2ao222_x2_16_sig              : bit;
signal oa2ao222_x2_169_sig             : bit;
signal oa2ao222_x2_168_sig             : bit;
signal oa2ao222_x2_167_sig             : bit;
signal oa2ao222_x2_166_sig             : bit;
signal oa2ao222_x2_165_sig             : bit;
signal oa2ao222_x2_164_sig             : bit;
signal oa2ao222_x2_163_sig             : bit;
signal oa2ao222_x2_162_sig             : bit;
signal oa2ao222_x2_161_sig             : bit;
signal oa2ao222_x2_160_sig             : bit;
signal oa2ao222_x2_15_sig              : bit;
signal oa2ao222_x2_159_sig             : bit;
signal oa2ao222_x2_158_sig             : bit;
signal oa2ao222_x2_157_sig             : bit;
signal oa2ao222_x2_156_sig             : bit;
signal oa2ao222_x2_155_sig             : bit;
signal oa2ao222_x2_154_sig             : bit;
signal oa2ao222_x2_153_sig             : bit;
signal oa2ao222_x2_152_sig             : bit;
signal oa2ao222_x2_151_sig             : bit;
signal oa2ao222_x2_150_sig             : bit;
signal oa2ao222_x2_14_sig              : bit;
signal oa2ao222_x2_149_sig             : bit;
signal oa2ao222_x2_148_sig             : bit;
signal oa2ao222_x2_147_sig             : bit;
signal oa2ao222_x2_146_sig             : bit;
signal oa2ao222_x2_145_sig             : bit;
signal oa2ao222_x2_144_sig             : bit;
signal oa2ao222_x2_143_sig             : bit;
signal oa2ao222_x2_142_sig             : bit;
signal oa2ao222_x2_141_sig             : bit;
signal oa2ao222_x2_140_sig             : bit;
signal oa2ao222_x2_13_sig              : bit;
signal oa2ao222_x2_139_sig             : bit;
signal oa2ao222_x2_138_sig             : bit;
signal oa2ao222_x2_137_sig             : bit;
signal oa2ao222_x2_136_sig             : bit;
signal oa2ao222_x2_135_sig             : bit;
signal oa2ao222_x2_134_sig             : bit;
signal oa2ao222_x2_133_sig             : bit;
signal oa2ao222_x2_132_sig             : bit;
signal oa2ao222_x2_131_sig             : bit;
signal oa2ao222_x2_130_sig             : bit;
signal oa2ao222_x2_12_sig              : bit;
signal oa2ao222_x2_129_sig             : bit;
signal oa2ao222_x2_128_sig             : bit;
signal oa2ao222_x2_127_sig             : bit;
signal oa2ao222_x2_126_sig             : bit;
signal oa2ao222_x2_125_sig             : bit;
signal oa2ao222_x2_124_sig             : bit;
signal oa2ao222_x2_123_sig             : bit;
signal oa2ao222_x2_122_sig             : bit;
signal oa2ao222_x2_121_sig             : bit;
signal oa2ao222_x2_120_sig             : bit;
signal oa2ao222_x2_11_sig              : bit;
signal oa2ao222_x2_119_sig             : bit;
signal oa2ao222_x2_118_sig             : bit;
signal oa2ao222_x2_117_sig             : bit;
signal oa2ao222_x2_116_sig             : bit;
signal oa2ao222_x2_115_sig             : bit;
signal oa2ao222_x2_114_sig             : bit;
signal oa2ao222_x2_113_sig             : bit;
signal oa2ao222_x2_112_sig             : bit;
signal oa2ao222_x2_111_sig             : bit;
signal oa2ao222_x2_110_sig             : bit;
signal oa2ao222_x2_10_sig              : bit;
signal oa2ao222_x2_109_sig             : bit;
signal oa2ao222_x2_108_sig             : bit;
signal oa2ao222_x2_107_sig             : bit;
signal oa2ao222_x2_106_sig             : bit;
signal oa2ao222_x2_105_sig             : bit;
signal oa2ao222_x2_104_sig             : bit;
signal oa2ao222_x2_103_sig             : bit;
signal oa2ao222_x2_102_sig             : bit;
signal oa2ao222_x2_101_sig             : bit;
signal oa2ao222_x2_100_sig             : bit;
signal oa2a2a23_x2_sig                 : bit;
signal oa2a2a23_x2_9_sig               : bit;
signal oa2a2a23_x2_8_sig               : bit;
signal oa2a2a23_x2_7_sig               : bit;
signal oa2a2a23_x2_6_sig               : bit;
signal oa2a2a23_x2_5_sig               : bit;
signal oa2a2a23_x2_4_sig               : bit;
signal oa2a2a23_x2_3_sig               : bit;
signal oa2a2a23_x2_2_sig               : bit;
signal oa2a22_x2_sig                   : bit;
signal oa2a22_x2_9_sig                 : bit;
signal oa2a22_x2_8_sig                 : bit;
signal oa2a22_x2_7_sig                 : bit;
signal oa2a22_x2_6_sig                 : bit;
signal oa2a22_x2_5_sig                 : bit;
signal oa2a22_x2_4_sig                 : bit;
signal oa2a22_x2_3_sig                 : bit;
signal oa2a22_x2_2_sig                 : bit;
signal oa2a22_x2_15_sig                : bit;
signal oa2a22_x2_14_sig                : bit;
signal oa2a22_x2_13_sig                : bit;
signal oa2a22_x2_12_sig                : bit;
signal oa2a22_x2_11_sig                : bit;
signal oa2a22_x2_10_sig                : bit;
signal oa22_x2_sig                     : bit;
signal oa22_x2_9_sig                   : bit;
signal oa22_x2_99_sig                  : bit;
signal oa22_x2_98_sig                  : bit;
signal oa22_x2_97_sig                  : bit;
signal oa22_x2_96_sig                  : bit;
signal oa22_x2_95_sig                  : bit;
signal oa22_x2_94_sig                  : bit;
signal oa22_x2_93_sig                  : bit;
signal oa22_x2_92_sig                  : bit;
signal oa22_x2_91_sig                  : bit;
signal oa22_x2_90_sig                  : bit;
signal oa22_x2_8_sig                   : bit;
signal oa22_x2_89_sig                  : bit;
signal oa22_x2_88_sig                  : bit;
signal oa22_x2_87_sig                  : bit;
signal oa22_x2_86_sig                  : bit;
signal oa22_x2_85_sig                  : bit;
signal oa22_x2_84_sig                  : bit;
signal oa22_x2_83_sig                  : bit;
signal oa22_x2_82_sig                  : bit;
signal oa22_x2_81_sig                  : bit;
signal oa22_x2_80_sig                  : bit;
signal oa22_x2_7_sig                   : bit;
signal oa22_x2_79_sig                  : bit;
signal oa22_x2_78_sig                  : bit;
signal oa22_x2_77_sig                  : bit;
signal oa22_x2_76_sig                  : bit;
signal oa22_x2_75_sig                  : bit;
signal oa22_x2_74_sig                  : bit;
signal oa22_x2_748_sig                 : bit;
signal oa22_x2_747_sig                 : bit;
signal oa22_x2_746_sig                 : bit;
signal oa22_x2_745_sig                 : bit;
signal oa22_x2_744_sig                 : bit;
signal oa22_x2_743_sig                 : bit;
signal oa22_x2_742_sig                 : bit;
signal oa22_x2_741_sig                 : bit;
signal oa22_x2_740_sig                 : bit;
signal oa22_x2_73_sig                  : bit;
signal oa22_x2_739_sig                 : bit;
signal oa22_x2_738_sig                 : bit;
signal oa22_x2_737_sig                 : bit;
signal oa22_x2_736_sig                 : bit;
signal oa22_x2_735_sig                 : bit;
signal oa22_x2_734_sig                 : bit;
signal oa22_x2_733_sig                 : bit;
signal oa22_x2_732_sig                 : bit;
signal oa22_x2_731_sig                 : bit;
signal oa22_x2_730_sig                 : bit;
signal oa22_x2_72_sig                  : bit;
signal oa22_x2_729_sig                 : bit;
signal oa22_x2_728_sig                 : bit;
signal oa22_x2_727_sig                 : bit;
signal oa22_x2_726_sig                 : bit;
signal oa22_x2_725_sig                 : bit;
signal oa22_x2_724_sig                 : bit;
signal oa22_x2_723_sig                 : bit;
signal oa22_x2_722_sig                 : bit;
signal oa22_x2_721_sig                 : bit;
signal oa22_x2_720_sig                 : bit;
signal oa22_x2_71_sig                  : bit;
signal oa22_x2_719_sig                 : bit;
signal oa22_x2_718_sig                 : bit;
signal oa22_x2_717_sig                 : bit;
signal oa22_x2_716_sig                 : bit;
signal oa22_x2_715_sig                 : bit;
signal oa22_x2_714_sig                 : bit;
signal oa22_x2_713_sig                 : bit;
signal oa22_x2_712_sig                 : bit;
signal oa22_x2_711_sig                 : bit;
signal oa22_x2_710_sig                 : bit;
signal oa22_x2_70_sig                  : bit;
signal oa22_x2_709_sig                 : bit;
signal oa22_x2_708_sig                 : bit;
signal oa22_x2_707_sig                 : bit;
signal oa22_x2_706_sig                 : bit;
signal oa22_x2_705_sig                 : bit;
signal oa22_x2_704_sig                 : bit;
signal oa22_x2_703_sig                 : bit;
signal oa22_x2_702_sig                 : bit;
signal oa22_x2_701_sig                 : bit;
signal oa22_x2_700_sig                 : bit;
signal oa22_x2_6_sig                   : bit;
signal oa22_x2_69_sig                  : bit;
signal oa22_x2_699_sig                 : bit;
signal oa22_x2_698_sig                 : bit;
signal oa22_x2_697_sig                 : bit;
signal oa22_x2_696_sig                 : bit;
signal oa22_x2_695_sig                 : bit;
signal oa22_x2_694_sig                 : bit;
signal oa22_x2_693_sig                 : bit;
signal oa22_x2_692_sig                 : bit;
signal oa22_x2_691_sig                 : bit;
signal oa22_x2_690_sig                 : bit;
signal oa22_x2_68_sig                  : bit;
signal oa22_x2_689_sig                 : bit;
signal oa22_x2_688_sig                 : bit;
signal oa22_x2_687_sig                 : bit;
signal oa22_x2_686_sig                 : bit;
signal oa22_x2_685_sig                 : bit;
signal oa22_x2_684_sig                 : bit;
signal oa22_x2_683_sig                 : bit;
signal oa22_x2_682_sig                 : bit;
signal oa22_x2_681_sig                 : bit;
signal oa22_x2_680_sig                 : bit;
signal oa22_x2_67_sig                  : bit;
signal oa22_x2_679_sig                 : bit;
signal oa22_x2_678_sig                 : bit;
signal oa22_x2_677_sig                 : bit;
signal oa22_x2_676_sig                 : bit;
signal oa22_x2_675_sig                 : bit;
signal oa22_x2_674_sig                 : bit;
signal oa22_x2_673_sig                 : bit;
signal oa22_x2_672_sig                 : bit;
signal oa22_x2_671_sig                 : bit;
signal oa22_x2_670_sig                 : bit;
signal oa22_x2_66_sig                  : bit;
signal oa22_x2_669_sig                 : bit;
signal oa22_x2_668_sig                 : bit;
signal oa22_x2_667_sig                 : bit;
signal oa22_x2_666_sig                 : bit;
signal oa22_x2_665_sig                 : bit;
signal oa22_x2_664_sig                 : bit;
signal oa22_x2_663_sig                 : bit;
signal oa22_x2_662_sig                 : bit;
signal oa22_x2_661_sig                 : bit;
signal oa22_x2_660_sig                 : bit;
signal oa22_x2_65_sig                  : bit;
signal oa22_x2_659_sig                 : bit;
signal oa22_x2_658_sig                 : bit;
signal oa22_x2_657_sig                 : bit;
signal oa22_x2_656_sig                 : bit;
signal oa22_x2_655_sig                 : bit;
signal oa22_x2_654_sig                 : bit;
signal oa22_x2_653_sig                 : bit;
signal oa22_x2_652_sig                 : bit;
signal oa22_x2_651_sig                 : bit;
signal oa22_x2_650_sig                 : bit;
signal oa22_x2_64_sig                  : bit;
signal oa22_x2_649_sig                 : bit;
signal oa22_x2_648_sig                 : bit;
signal oa22_x2_647_sig                 : bit;
signal oa22_x2_646_sig                 : bit;
signal oa22_x2_645_sig                 : bit;
signal oa22_x2_644_sig                 : bit;
signal oa22_x2_643_sig                 : bit;
signal oa22_x2_642_sig                 : bit;
signal oa22_x2_641_sig                 : bit;
signal oa22_x2_640_sig                 : bit;
signal oa22_x2_63_sig                  : bit;
signal oa22_x2_639_sig                 : bit;
signal oa22_x2_638_sig                 : bit;
signal oa22_x2_637_sig                 : bit;
signal oa22_x2_636_sig                 : bit;
signal oa22_x2_635_sig                 : bit;
signal oa22_x2_634_sig                 : bit;
signal oa22_x2_633_sig                 : bit;
signal oa22_x2_632_sig                 : bit;
signal oa22_x2_631_sig                 : bit;
signal oa22_x2_630_sig                 : bit;
signal oa22_x2_62_sig                  : bit;
signal oa22_x2_629_sig                 : bit;
signal oa22_x2_628_sig                 : bit;
signal oa22_x2_627_sig                 : bit;
signal oa22_x2_626_sig                 : bit;
signal oa22_x2_625_sig                 : bit;
signal oa22_x2_624_sig                 : bit;
signal oa22_x2_623_sig                 : bit;
signal oa22_x2_622_sig                 : bit;
signal oa22_x2_621_sig                 : bit;
signal oa22_x2_620_sig                 : bit;
signal oa22_x2_61_sig                  : bit;
signal oa22_x2_619_sig                 : bit;
signal oa22_x2_618_sig                 : bit;
signal oa22_x2_617_sig                 : bit;
signal oa22_x2_616_sig                 : bit;
signal oa22_x2_615_sig                 : bit;
signal oa22_x2_614_sig                 : bit;
signal oa22_x2_613_sig                 : bit;
signal oa22_x2_612_sig                 : bit;
signal oa22_x2_611_sig                 : bit;
signal oa22_x2_610_sig                 : bit;
signal oa22_x2_60_sig                  : bit;
signal oa22_x2_609_sig                 : bit;
signal oa22_x2_608_sig                 : bit;
signal oa22_x2_607_sig                 : bit;
signal oa22_x2_606_sig                 : bit;
signal oa22_x2_605_sig                 : bit;
signal oa22_x2_604_sig                 : bit;
signal oa22_x2_603_sig                 : bit;
signal oa22_x2_602_sig                 : bit;
signal oa22_x2_601_sig                 : bit;
signal oa22_x2_600_sig                 : bit;
signal oa22_x2_5_sig                   : bit;
signal oa22_x2_59_sig                  : bit;
signal oa22_x2_599_sig                 : bit;
signal oa22_x2_598_sig                 : bit;
signal oa22_x2_597_sig                 : bit;
signal oa22_x2_596_sig                 : bit;
signal oa22_x2_595_sig                 : bit;
signal oa22_x2_594_sig                 : bit;
signal oa22_x2_593_sig                 : bit;
signal oa22_x2_592_sig                 : bit;
signal oa22_x2_591_sig                 : bit;
signal oa22_x2_590_sig                 : bit;
signal oa22_x2_58_sig                  : bit;
signal oa22_x2_589_sig                 : bit;
signal oa22_x2_588_sig                 : bit;
signal oa22_x2_587_sig                 : bit;
signal oa22_x2_586_sig                 : bit;
signal oa22_x2_585_sig                 : bit;
signal oa22_x2_584_sig                 : bit;
signal oa22_x2_583_sig                 : bit;
signal oa22_x2_582_sig                 : bit;
signal oa22_x2_581_sig                 : bit;
signal oa22_x2_580_sig                 : bit;
signal oa22_x2_57_sig                  : bit;
signal oa22_x2_579_sig                 : bit;
signal oa22_x2_578_sig                 : bit;
signal oa22_x2_577_sig                 : bit;
signal oa22_x2_576_sig                 : bit;
signal oa22_x2_575_sig                 : bit;
signal oa22_x2_574_sig                 : bit;
signal oa22_x2_573_sig                 : bit;
signal oa22_x2_572_sig                 : bit;
signal oa22_x2_571_sig                 : bit;
signal oa22_x2_570_sig                 : bit;
signal oa22_x2_56_sig                  : bit;
signal oa22_x2_569_sig                 : bit;
signal oa22_x2_568_sig                 : bit;
signal oa22_x2_567_sig                 : bit;
signal oa22_x2_566_sig                 : bit;
signal oa22_x2_565_sig                 : bit;
signal oa22_x2_564_sig                 : bit;
signal oa22_x2_563_sig                 : bit;
signal oa22_x2_562_sig                 : bit;
signal oa22_x2_561_sig                 : bit;
signal oa22_x2_560_sig                 : bit;
signal oa22_x2_55_sig                  : bit;
signal oa22_x2_559_sig                 : bit;
signal oa22_x2_558_sig                 : bit;
signal oa22_x2_557_sig                 : bit;
signal oa22_x2_556_sig                 : bit;
signal oa22_x2_555_sig                 : bit;
signal oa22_x2_554_sig                 : bit;
signal oa22_x2_553_sig                 : bit;
signal oa22_x2_552_sig                 : bit;
signal oa22_x2_551_sig                 : bit;
signal oa22_x2_550_sig                 : bit;
signal oa22_x2_54_sig                  : bit;
signal oa22_x2_549_sig                 : bit;
signal oa22_x2_548_sig                 : bit;
signal oa22_x2_547_sig                 : bit;
signal oa22_x2_546_sig                 : bit;
signal oa22_x2_545_sig                 : bit;
signal oa22_x2_544_sig                 : bit;
signal oa22_x2_543_sig                 : bit;
signal oa22_x2_542_sig                 : bit;
signal oa22_x2_541_sig                 : bit;
signal oa22_x2_540_sig                 : bit;
signal oa22_x2_53_sig                  : bit;
signal oa22_x2_539_sig                 : bit;
signal oa22_x2_538_sig                 : bit;
signal oa22_x2_537_sig                 : bit;
signal oa22_x2_536_sig                 : bit;
signal oa22_x2_535_sig                 : bit;
signal oa22_x2_534_sig                 : bit;
signal oa22_x2_533_sig                 : bit;
signal oa22_x2_532_sig                 : bit;
signal oa22_x2_531_sig                 : bit;
signal oa22_x2_530_sig                 : bit;
signal oa22_x2_52_sig                  : bit;
signal oa22_x2_529_sig                 : bit;
signal oa22_x2_528_sig                 : bit;
signal oa22_x2_527_sig                 : bit;
signal oa22_x2_526_sig                 : bit;
signal oa22_x2_525_sig                 : bit;
signal oa22_x2_524_sig                 : bit;
signal oa22_x2_523_sig                 : bit;
signal oa22_x2_522_sig                 : bit;
signal oa22_x2_521_sig                 : bit;
signal oa22_x2_520_sig                 : bit;
signal oa22_x2_51_sig                  : bit;
signal oa22_x2_519_sig                 : bit;
signal oa22_x2_518_sig                 : bit;
signal oa22_x2_517_sig                 : bit;
signal oa22_x2_516_sig                 : bit;
signal oa22_x2_515_sig                 : bit;
signal oa22_x2_514_sig                 : bit;
signal oa22_x2_513_sig                 : bit;
signal oa22_x2_512_sig                 : bit;
signal oa22_x2_511_sig                 : bit;
signal oa22_x2_510_sig                 : bit;
signal oa22_x2_50_sig                  : bit;
signal oa22_x2_509_sig                 : bit;
signal oa22_x2_508_sig                 : bit;
signal oa22_x2_507_sig                 : bit;
signal oa22_x2_506_sig                 : bit;
signal oa22_x2_505_sig                 : bit;
signal oa22_x2_504_sig                 : bit;
signal oa22_x2_503_sig                 : bit;
signal oa22_x2_502_sig                 : bit;
signal oa22_x2_501_sig                 : bit;
signal oa22_x2_500_sig                 : bit;
signal oa22_x2_4_sig                   : bit;
signal oa22_x2_49_sig                  : bit;
signal oa22_x2_499_sig                 : bit;
signal oa22_x2_498_sig                 : bit;
signal oa22_x2_497_sig                 : bit;
signal oa22_x2_496_sig                 : bit;
signal oa22_x2_495_sig                 : bit;
signal oa22_x2_494_sig                 : bit;
signal oa22_x2_493_sig                 : bit;
signal oa22_x2_492_sig                 : bit;
signal oa22_x2_491_sig                 : bit;
signal oa22_x2_490_sig                 : bit;
signal oa22_x2_48_sig                  : bit;
signal oa22_x2_489_sig                 : bit;
signal oa22_x2_488_sig                 : bit;
signal oa22_x2_487_sig                 : bit;
signal oa22_x2_486_sig                 : bit;
signal oa22_x2_485_sig                 : bit;
signal oa22_x2_484_sig                 : bit;
signal oa22_x2_483_sig                 : bit;
signal oa22_x2_482_sig                 : bit;
signal oa22_x2_481_sig                 : bit;
signal oa22_x2_480_sig                 : bit;
signal oa22_x2_47_sig                  : bit;
signal oa22_x2_479_sig                 : bit;
signal oa22_x2_478_sig                 : bit;
signal oa22_x2_477_sig                 : bit;
signal oa22_x2_476_sig                 : bit;
signal oa22_x2_475_sig                 : bit;
signal oa22_x2_474_sig                 : bit;
signal oa22_x2_473_sig                 : bit;
signal oa22_x2_472_sig                 : bit;
signal oa22_x2_471_sig                 : bit;
signal oa22_x2_470_sig                 : bit;
signal oa22_x2_46_sig                  : bit;
signal oa22_x2_469_sig                 : bit;
signal oa22_x2_468_sig                 : bit;
signal oa22_x2_467_sig                 : bit;
signal oa22_x2_466_sig                 : bit;
signal oa22_x2_465_sig                 : bit;
signal oa22_x2_464_sig                 : bit;
signal oa22_x2_463_sig                 : bit;
signal oa22_x2_462_sig                 : bit;
signal oa22_x2_461_sig                 : bit;
signal oa22_x2_460_sig                 : bit;
signal oa22_x2_45_sig                  : bit;
signal oa22_x2_459_sig                 : bit;
signal oa22_x2_458_sig                 : bit;
signal oa22_x2_457_sig                 : bit;
signal oa22_x2_456_sig                 : bit;
signal oa22_x2_455_sig                 : bit;
signal oa22_x2_454_sig                 : bit;
signal oa22_x2_453_sig                 : bit;
signal oa22_x2_452_sig                 : bit;
signal oa22_x2_451_sig                 : bit;
signal oa22_x2_450_sig                 : bit;
signal oa22_x2_44_sig                  : bit;
signal oa22_x2_449_sig                 : bit;
signal oa22_x2_448_sig                 : bit;
signal oa22_x2_447_sig                 : bit;
signal oa22_x2_446_sig                 : bit;
signal oa22_x2_445_sig                 : bit;
signal oa22_x2_444_sig                 : bit;
signal oa22_x2_443_sig                 : bit;
signal oa22_x2_442_sig                 : bit;
signal oa22_x2_441_sig                 : bit;
signal oa22_x2_440_sig                 : bit;
signal oa22_x2_43_sig                  : bit;
signal oa22_x2_439_sig                 : bit;
signal oa22_x2_438_sig                 : bit;
signal oa22_x2_437_sig                 : bit;
signal oa22_x2_436_sig                 : bit;
signal oa22_x2_435_sig                 : bit;
signal oa22_x2_434_sig                 : bit;
signal oa22_x2_433_sig                 : bit;
signal oa22_x2_432_sig                 : bit;
signal oa22_x2_431_sig                 : bit;
signal oa22_x2_430_sig                 : bit;
signal oa22_x2_42_sig                  : bit;
signal oa22_x2_429_sig                 : bit;
signal oa22_x2_428_sig                 : bit;
signal oa22_x2_427_sig                 : bit;
signal oa22_x2_426_sig                 : bit;
signal oa22_x2_425_sig                 : bit;
signal oa22_x2_424_sig                 : bit;
signal oa22_x2_423_sig                 : bit;
signal oa22_x2_422_sig                 : bit;
signal oa22_x2_421_sig                 : bit;
signal oa22_x2_420_sig                 : bit;
signal oa22_x2_41_sig                  : bit;
signal oa22_x2_419_sig                 : bit;
signal oa22_x2_418_sig                 : bit;
signal oa22_x2_417_sig                 : bit;
signal oa22_x2_416_sig                 : bit;
signal oa22_x2_415_sig                 : bit;
signal oa22_x2_414_sig                 : bit;
signal oa22_x2_413_sig                 : bit;
signal oa22_x2_412_sig                 : bit;
signal oa22_x2_411_sig                 : bit;
signal oa22_x2_410_sig                 : bit;
signal oa22_x2_40_sig                  : bit;
signal oa22_x2_409_sig                 : bit;
signal oa22_x2_408_sig                 : bit;
signal oa22_x2_407_sig                 : bit;
signal oa22_x2_406_sig                 : bit;
signal oa22_x2_405_sig                 : bit;
signal oa22_x2_404_sig                 : bit;
signal oa22_x2_403_sig                 : bit;
signal oa22_x2_402_sig                 : bit;
signal oa22_x2_401_sig                 : bit;
signal oa22_x2_400_sig                 : bit;
signal oa22_x2_3_sig                   : bit;
signal oa22_x2_39_sig                  : bit;
signal oa22_x2_399_sig                 : bit;
signal oa22_x2_398_sig                 : bit;
signal oa22_x2_397_sig                 : bit;
signal oa22_x2_396_sig                 : bit;
signal oa22_x2_395_sig                 : bit;
signal oa22_x2_394_sig                 : bit;
signal oa22_x2_393_sig                 : bit;
signal oa22_x2_392_sig                 : bit;
signal oa22_x2_391_sig                 : bit;
signal oa22_x2_390_sig                 : bit;
signal oa22_x2_38_sig                  : bit;
signal oa22_x2_389_sig                 : bit;
signal oa22_x2_388_sig                 : bit;
signal oa22_x2_387_sig                 : bit;
signal oa22_x2_386_sig                 : bit;
signal oa22_x2_385_sig                 : bit;
signal oa22_x2_384_sig                 : bit;
signal oa22_x2_383_sig                 : bit;
signal oa22_x2_382_sig                 : bit;
signal oa22_x2_381_sig                 : bit;
signal oa22_x2_380_sig                 : bit;
signal oa22_x2_37_sig                  : bit;
signal oa22_x2_379_sig                 : bit;
signal oa22_x2_378_sig                 : bit;
signal oa22_x2_377_sig                 : bit;
signal oa22_x2_376_sig                 : bit;
signal oa22_x2_375_sig                 : bit;
signal oa22_x2_374_sig                 : bit;
signal oa22_x2_373_sig                 : bit;
signal oa22_x2_372_sig                 : bit;
signal oa22_x2_371_sig                 : bit;
signal oa22_x2_370_sig                 : bit;
signal oa22_x2_36_sig                  : bit;
signal oa22_x2_369_sig                 : bit;
signal oa22_x2_368_sig                 : bit;
signal oa22_x2_367_sig                 : bit;
signal oa22_x2_366_sig                 : bit;
signal oa22_x2_365_sig                 : bit;
signal oa22_x2_364_sig                 : bit;
signal oa22_x2_363_sig                 : bit;
signal oa22_x2_362_sig                 : bit;
signal oa22_x2_361_sig                 : bit;
signal oa22_x2_360_sig                 : bit;
signal oa22_x2_35_sig                  : bit;
signal oa22_x2_359_sig                 : bit;
signal oa22_x2_358_sig                 : bit;
signal oa22_x2_357_sig                 : bit;
signal oa22_x2_356_sig                 : bit;
signal oa22_x2_355_sig                 : bit;
signal oa22_x2_354_sig                 : bit;
signal oa22_x2_353_sig                 : bit;
signal oa22_x2_352_sig                 : bit;
signal oa22_x2_351_sig                 : bit;
signal oa22_x2_350_sig                 : bit;
signal oa22_x2_34_sig                  : bit;
signal oa22_x2_349_sig                 : bit;
signal oa22_x2_348_sig                 : bit;
signal oa22_x2_347_sig                 : bit;
signal oa22_x2_346_sig                 : bit;
signal oa22_x2_345_sig                 : bit;
signal oa22_x2_344_sig                 : bit;
signal oa22_x2_343_sig                 : bit;
signal oa22_x2_342_sig                 : bit;
signal oa22_x2_341_sig                 : bit;
signal oa22_x2_340_sig                 : bit;
signal oa22_x2_33_sig                  : bit;
signal oa22_x2_339_sig                 : bit;
signal oa22_x2_338_sig                 : bit;
signal oa22_x2_337_sig                 : bit;
signal oa22_x2_336_sig                 : bit;
signal oa22_x2_335_sig                 : bit;
signal oa22_x2_334_sig                 : bit;
signal oa22_x2_333_sig                 : bit;
signal oa22_x2_332_sig                 : bit;
signal oa22_x2_331_sig                 : bit;
signal oa22_x2_330_sig                 : bit;
signal oa22_x2_32_sig                  : bit;
signal oa22_x2_329_sig                 : bit;
signal oa22_x2_328_sig                 : bit;
signal oa22_x2_327_sig                 : bit;
signal oa22_x2_326_sig                 : bit;
signal oa22_x2_325_sig                 : bit;
signal oa22_x2_324_sig                 : bit;
signal oa22_x2_323_sig                 : bit;
signal oa22_x2_322_sig                 : bit;
signal oa22_x2_321_sig                 : bit;
signal oa22_x2_320_sig                 : bit;
signal oa22_x2_31_sig                  : bit;
signal oa22_x2_319_sig                 : bit;
signal oa22_x2_318_sig                 : bit;
signal oa22_x2_317_sig                 : bit;
signal oa22_x2_316_sig                 : bit;
signal oa22_x2_315_sig                 : bit;
signal oa22_x2_314_sig                 : bit;
signal oa22_x2_313_sig                 : bit;
signal oa22_x2_312_sig                 : bit;
signal oa22_x2_311_sig                 : bit;
signal oa22_x2_310_sig                 : bit;
signal oa22_x2_30_sig                  : bit;
signal oa22_x2_309_sig                 : bit;
signal oa22_x2_308_sig                 : bit;
signal oa22_x2_307_sig                 : bit;
signal oa22_x2_306_sig                 : bit;
signal oa22_x2_305_sig                 : bit;
signal oa22_x2_304_sig                 : bit;
signal oa22_x2_303_sig                 : bit;
signal oa22_x2_302_sig                 : bit;
signal oa22_x2_301_sig                 : bit;
signal oa22_x2_300_sig                 : bit;
signal oa22_x2_2_sig                   : bit;
signal oa22_x2_29_sig                  : bit;
signal oa22_x2_299_sig                 : bit;
signal oa22_x2_298_sig                 : bit;
signal oa22_x2_297_sig                 : bit;
signal oa22_x2_296_sig                 : bit;
signal oa22_x2_295_sig                 : bit;
signal oa22_x2_294_sig                 : bit;
signal oa22_x2_293_sig                 : bit;
signal oa22_x2_292_sig                 : bit;
signal oa22_x2_291_sig                 : bit;
signal oa22_x2_290_sig                 : bit;
signal oa22_x2_28_sig                  : bit;
signal oa22_x2_289_sig                 : bit;
signal oa22_x2_288_sig                 : bit;
signal oa22_x2_287_sig                 : bit;
signal oa22_x2_286_sig                 : bit;
signal oa22_x2_285_sig                 : bit;
signal oa22_x2_284_sig                 : bit;
signal oa22_x2_283_sig                 : bit;
signal oa22_x2_282_sig                 : bit;
signal oa22_x2_281_sig                 : bit;
signal oa22_x2_280_sig                 : bit;
signal oa22_x2_27_sig                  : bit;
signal oa22_x2_279_sig                 : bit;
signal oa22_x2_278_sig                 : bit;
signal oa22_x2_277_sig                 : bit;
signal oa22_x2_276_sig                 : bit;
signal oa22_x2_275_sig                 : bit;
signal oa22_x2_274_sig                 : bit;
signal oa22_x2_273_sig                 : bit;
signal oa22_x2_272_sig                 : bit;
signal oa22_x2_271_sig                 : bit;
signal oa22_x2_270_sig                 : bit;
signal oa22_x2_26_sig                  : bit;
signal oa22_x2_269_sig                 : bit;
signal oa22_x2_268_sig                 : bit;
signal oa22_x2_267_sig                 : bit;
signal oa22_x2_266_sig                 : bit;
signal oa22_x2_265_sig                 : bit;
signal oa22_x2_264_sig                 : bit;
signal oa22_x2_263_sig                 : bit;
signal oa22_x2_262_sig                 : bit;
signal oa22_x2_261_sig                 : bit;
signal oa22_x2_260_sig                 : bit;
signal oa22_x2_25_sig                  : bit;
signal oa22_x2_259_sig                 : bit;
signal oa22_x2_258_sig                 : bit;
signal oa22_x2_257_sig                 : bit;
signal oa22_x2_256_sig                 : bit;
signal oa22_x2_255_sig                 : bit;
signal oa22_x2_254_sig                 : bit;
signal oa22_x2_253_sig                 : bit;
signal oa22_x2_252_sig                 : bit;
signal oa22_x2_251_sig                 : bit;
signal oa22_x2_250_sig                 : bit;
signal oa22_x2_24_sig                  : bit;
signal oa22_x2_249_sig                 : bit;
signal oa22_x2_248_sig                 : bit;
signal oa22_x2_247_sig                 : bit;
signal oa22_x2_246_sig                 : bit;
signal oa22_x2_245_sig                 : bit;
signal oa22_x2_244_sig                 : bit;
signal oa22_x2_243_sig                 : bit;
signal oa22_x2_242_sig                 : bit;
signal oa22_x2_241_sig                 : bit;
signal oa22_x2_240_sig                 : bit;
signal oa22_x2_23_sig                  : bit;
signal oa22_x2_239_sig                 : bit;
signal oa22_x2_238_sig                 : bit;
signal oa22_x2_237_sig                 : bit;
signal oa22_x2_236_sig                 : bit;
signal oa22_x2_235_sig                 : bit;
signal oa22_x2_234_sig                 : bit;
signal oa22_x2_233_sig                 : bit;
signal oa22_x2_232_sig                 : bit;
signal oa22_x2_231_sig                 : bit;
signal oa22_x2_230_sig                 : bit;
signal oa22_x2_22_sig                  : bit;
signal oa22_x2_229_sig                 : bit;
signal oa22_x2_228_sig                 : bit;
signal oa22_x2_227_sig                 : bit;
signal oa22_x2_226_sig                 : bit;
signal oa22_x2_225_sig                 : bit;
signal oa22_x2_224_sig                 : bit;
signal oa22_x2_223_sig                 : bit;
signal oa22_x2_222_sig                 : bit;
signal oa22_x2_221_sig                 : bit;
signal oa22_x2_220_sig                 : bit;
signal oa22_x2_21_sig                  : bit;
signal oa22_x2_219_sig                 : bit;
signal oa22_x2_218_sig                 : bit;
signal oa22_x2_217_sig                 : bit;
signal oa22_x2_216_sig                 : bit;
signal oa22_x2_215_sig                 : bit;
signal oa22_x2_214_sig                 : bit;
signal oa22_x2_213_sig                 : bit;
signal oa22_x2_212_sig                 : bit;
signal oa22_x2_211_sig                 : bit;
signal oa22_x2_210_sig                 : bit;
signal oa22_x2_20_sig                  : bit;
signal oa22_x2_209_sig                 : bit;
signal oa22_x2_208_sig                 : bit;
signal oa22_x2_207_sig                 : bit;
signal oa22_x2_206_sig                 : bit;
signal oa22_x2_205_sig                 : bit;
signal oa22_x2_204_sig                 : bit;
signal oa22_x2_203_sig                 : bit;
signal oa22_x2_202_sig                 : bit;
signal oa22_x2_201_sig                 : bit;
signal oa22_x2_200_sig                 : bit;
signal oa22_x2_19_sig                  : bit;
signal oa22_x2_199_sig                 : bit;
signal oa22_x2_198_sig                 : bit;
signal oa22_x2_197_sig                 : bit;
signal oa22_x2_196_sig                 : bit;
signal oa22_x2_195_sig                 : bit;
signal oa22_x2_194_sig                 : bit;
signal oa22_x2_193_sig                 : bit;
signal oa22_x2_192_sig                 : bit;
signal oa22_x2_191_sig                 : bit;
signal oa22_x2_190_sig                 : bit;
signal oa22_x2_18_sig                  : bit;
signal oa22_x2_189_sig                 : bit;
signal oa22_x2_188_sig                 : bit;
signal oa22_x2_187_sig                 : bit;
signal oa22_x2_186_sig                 : bit;
signal oa22_x2_185_sig                 : bit;
signal oa22_x2_184_sig                 : bit;
signal oa22_x2_183_sig                 : bit;
signal oa22_x2_182_sig                 : bit;
signal oa22_x2_181_sig                 : bit;
signal oa22_x2_180_sig                 : bit;
signal oa22_x2_17_sig                  : bit;
signal oa22_x2_179_sig                 : bit;
signal oa22_x2_178_sig                 : bit;
signal oa22_x2_177_sig                 : bit;
signal oa22_x2_176_sig                 : bit;
signal oa22_x2_175_sig                 : bit;
signal oa22_x2_174_sig                 : bit;
signal oa22_x2_173_sig                 : bit;
signal oa22_x2_172_sig                 : bit;
signal oa22_x2_171_sig                 : bit;
signal oa22_x2_170_sig                 : bit;
signal oa22_x2_16_sig                  : bit;
signal oa22_x2_169_sig                 : bit;
signal oa22_x2_168_sig                 : bit;
signal oa22_x2_167_sig                 : bit;
signal oa22_x2_166_sig                 : bit;
signal oa22_x2_165_sig                 : bit;
signal oa22_x2_164_sig                 : bit;
signal oa22_x2_163_sig                 : bit;
signal oa22_x2_162_sig                 : bit;
signal oa22_x2_161_sig                 : bit;
signal oa22_x2_160_sig                 : bit;
signal oa22_x2_15_sig                  : bit;
signal oa22_x2_159_sig                 : bit;
signal oa22_x2_158_sig                 : bit;
signal oa22_x2_157_sig                 : bit;
signal oa22_x2_156_sig                 : bit;
signal oa22_x2_155_sig                 : bit;
signal oa22_x2_154_sig                 : bit;
signal oa22_x2_153_sig                 : bit;
signal oa22_x2_152_sig                 : bit;
signal oa22_x2_151_sig                 : bit;
signal oa22_x2_150_sig                 : bit;
signal oa22_x2_14_sig                  : bit;
signal oa22_x2_149_sig                 : bit;
signal oa22_x2_148_sig                 : bit;
signal oa22_x2_147_sig                 : bit;
signal oa22_x2_146_sig                 : bit;
signal oa22_x2_145_sig                 : bit;
signal oa22_x2_144_sig                 : bit;
signal oa22_x2_143_sig                 : bit;
signal oa22_x2_142_sig                 : bit;
signal oa22_x2_141_sig                 : bit;
signal oa22_x2_140_sig                 : bit;
signal oa22_x2_13_sig                  : bit;
signal oa22_x2_139_sig                 : bit;
signal oa22_x2_138_sig                 : bit;
signal oa22_x2_137_sig                 : bit;
signal oa22_x2_136_sig                 : bit;
signal oa22_x2_135_sig                 : bit;
signal oa22_x2_134_sig                 : bit;
signal oa22_x2_133_sig                 : bit;
signal oa22_x2_132_sig                 : bit;
signal oa22_x2_131_sig                 : bit;
signal oa22_x2_130_sig                 : bit;
signal oa22_x2_12_sig                  : bit;
signal oa22_x2_129_sig                 : bit;
signal oa22_x2_128_sig                 : bit;
signal oa22_x2_127_sig                 : bit;
signal oa22_x2_126_sig                 : bit;
signal oa22_x2_125_sig                 : bit;
signal oa22_x2_124_sig                 : bit;
signal oa22_x2_123_sig                 : bit;
signal oa22_x2_122_sig                 : bit;
signal oa22_x2_121_sig                 : bit;
signal oa22_x2_120_sig                 : bit;
signal oa22_x2_11_sig                  : bit;
signal oa22_x2_119_sig                 : bit;
signal oa22_x2_118_sig                 : bit;
signal oa22_x2_117_sig                 : bit;
signal oa22_x2_116_sig                 : bit;
signal oa22_x2_115_sig                 : bit;
signal oa22_x2_114_sig                 : bit;
signal oa22_x2_113_sig                 : bit;
signal oa22_x2_112_sig                 : bit;
signal oa22_x2_111_sig                 : bit;
signal oa22_x2_110_sig                 : bit;
signal oa22_x2_10_sig                  : bit;
signal oa22_x2_109_sig                 : bit;
signal oa22_x2_108_sig                 : bit;
signal oa22_x2_107_sig                 : bit;
signal oa22_x2_106_sig                 : bit;
signal oa22_x2_105_sig                 : bit;
signal oa22_x2_104_sig                 : bit;
signal oa22_x2_103_sig                 : bit;
signal oa22_x2_102_sig                 : bit;
signal oa22_x2_101_sig                 : bit;
signal oa22_x2_100_sig                 : bit;
signal o4_x2_sig                       : bit;
signal o4_x2_8_sig                     : bit;
signal o4_x2_7_sig                     : bit;
signal o4_x2_6_sig                     : bit;
signal o4_x2_5_sig                     : bit;
signal o4_x2_4_sig                     : bit;
signal o4_x2_3_sig                     : bit;
signal o4_x2_2_sig                     : bit;
signal o3_x2_sig                       : bit;
signal o3_x2_9_sig                     : bit;
signal o3_x2_95_sig                    : bit;
signal o3_x2_94_sig                    : bit;
signal o3_x2_93_sig                    : bit;
signal o3_x2_92_sig                    : bit;
signal o3_x2_91_sig                    : bit;
signal o3_x2_90_sig                    : bit;
signal o3_x2_8_sig                     : bit;
signal o3_x2_89_sig                    : bit;
signal o3_x2_88_sig                    : bit;
signal o3_x2_87_sig                    : bit;
signal o3_x2_86_sig                    : bit;
signal o3_x2_85_sig                    : bit;
signal o3_x2_84_sig                    : bit;
signal o3_x2_83_sig                    : bit;
signal o3_x2_82_sig                    : bit;
signal o3_x2_81_sig                    : bit;
signal o3_x2_80_sig                    : bit;
signal o3_x2_7_sig                     : bit;
signal o3_x2_79_sig                    : bit;
signal o3_x2_78_sig                    : bit;
signal o3_x2_77_sig                    : bit;
signal o3_x2_76_sig                    : bit;
signal o3_x2_75_sig                    : bit;
signal o3_x2_74_sig                    : bit;
signal o3_x2_73_sig                    : bit;
signal o3_x2_72_sig                    : bit;
signal o3_x2_71_sig                    : bit;
signal o3_x2_70_sig                    : bit;
signal o3_x2_6_sig                     : bit;
signal o3_x2_69_sig                    : bit;
signal o3_x2_68_sig                    : bit;
signal o3_x2_67_sig                    : bit;
signal o3_x2_66_sig                    : bit;
signal o3_x2_65_sig                    : bit;
signal o3_x2_64_sig                    : bit;
signal o3_x2_63_sig                    : bit;
signal o3_x2_62_sig                    : bit;
signal o3_x2_61_sig                    : bit;
signal o3_x2_60_sig                    : bit;
signal o3_x2_5_sig                     : bit;
signal o3_x2_59_sig                    : bit;
signal o3_x2_58_sig                    : bit;
signal o3_x2_57_sig                    : bit;
signal o3_x2_56_sig                    : bit;
signal o3_x2_55_sig                    : bit;
signal o3_x2_54_sig                    : bit;
signal o3_x2_53_sig                    : bit;
signal o3_x2_52_sig                    : bit;
signal o3_x2_51_sig                    : bit;
signal o3_x2_50_sig                    : bit;
signal o3_x2_4_sig                     : bit;
signal o3_x2_49_sig                    : bit;
signal o3_x2_48_sig                    : bit;
signal o3_x2_47_sig                    : bit;
signal o3_x2_46_sig                    : bit;
signal o3_x2_45_sig                    : bit;
signal o3_x2_44_sig                    : bit;
signal o3_x2_43_sig                    : bit;
signal o3_x2_42_sig                    : bit;
signal o3_x2_41_sig                    : bit;
signal o3_x2_40_sig                    : bit;
signal o3_x2_3_sig                     : bit;
signal o3_x2_39_sig                    : bit;
signal o3_x2_38_sig                    : bit;
signal o3_x2_37_sig                    : bit;
signal o3_x2_36_sig                    : bit;
signal o3_x2_35_sig                    : bit;
signal o3_x2_34_sig                    : bit;
signal o3_x2_33_sig                    : bit;
signal o3_x2_32_sig                    : bit;
signal o3_x2_31_sig                    : bit;
signal o3_x2_30_sig                    : bit;
signal o3_x2_2_sig                     : bit;
signal o3_x2_29_sig                    : bit;
signal o3_x2_28_sig                    : bit;
signal o3_x2_27_sig                    : bit;
signal o3_x2_26_sig                    : bit;
signal o3_x2_25_sig                    : bit;
signal o3_x2_24_sig                    : bit;
signal o3_x2_23_sig                    : bit;
signal o3_x2_22_sig                    : bit;
signal o3_x2_21_sig                    : bit;
signal o3_x2_20_sig                    : bit;
signal o3_x2_19_sig                    : bit;
signal o3_x2_18_sig                    : bit;
signal o3_x2_17_sig                    : bit;
signal o3_x2_16_sig                    : bit;
signal o3_x2_15_sig                    : bit;
signal o3_x2_14_sig                    : bit;
signal o3_x2_13_sig                    : bit;
signal o3_x2_12_sig                    : bit;
signal o3_x2_11_sig                    : bit;
signal o3_x2_10_sig                    : bit;
signal o2_x2_sig                       : bit;
signal o2_x2_9_sig                     : bit;
signal o2_x2_99_sig                    : bit;
signal o2_x2_98_sig                    : bit;
signal o2_x2_97_sig                    : bit;
signal o2_x2_96_sig                    : bit;
signal o2_x2_95_sig                    : bit;
signal o2_x2_94_sig                    : bit;
signal o2_x2_93_sig                    : bit;
signal o2_x2_92_sig                    : bit;
signal o2_x2_91_sig                    : bit;
signal o2_x2_90_sig                    : bit;
signal o2_x2_8_sig                     : bit;
signal o2_x2_89_sig                    : bit;
signal o2_x2_88_sig                    : bit;
signal o2_x2_87_sig                    : bit;
signal o2_x2_86_sig                    : bit;
signal o2_x2_85_sig                    : bit;
signal o2_x2_84_sig                    : bit;
signal o2_x2_83_sig                    : bit;
signal o2_x2_82_sig                    : bit;
signal o2_x2_81_sig                    : bit;
signal o2_x2_80_sig                    : bit;
signal o2_x2_7_sig                     : bit;
signal o2_x2_79_sig                    : bit;
signal o2_x2_78_sig                    : bit;
signal o2_x2_77_sig                    : bit;
signal o2_x2_76_sig                    : bit;
signal o2_x2_75_sig                    : bit;
signal o2_x2_74_sig                    : bit;
signal o2_x2_73_sig                    : bit;
signal o2_x2_72_sig                    : bit;
signal o2_x2_71_sig                    : bit;
signal o2_x2_70_sig                    : bit;
signal o2_x2_6_sig                     : bit;
signal o2_x2_69_sig                    : bit;
signal o2_x2_68_sig                    : bit;
signal o2_x2_67_sig                    : bit;
signal o2_x2_66_sig                    : bit;
signal o2_x2_65_sig                    : bit;
signal o2_x2_64_sig                    : bit;
signal o2_x2_63_sig                    : bit;
signal o2_x2_62_sig                    : bit;
signal o2_x2_61_sig                    : bit;
signal o2_x2_60_sig                    : bit;
signal o2_x2_5_sig                     : bit;
signal o2_x2_59_sig                    : bit;
signal o2_x2_58_sig                    : bit;
signal o2_x2_57_sig                    : bit;
signal o2_x2_56_sig                    : bit;
signal o2_x2_55_sig                    : bit;
signal o2_x2_54_sig                    : bit;
signal o2_x2_53_sig                    : bit;
signal o2_x2_52_sig                    : bit;
signal o2_x2_51_sig                    : bit;
signal o2_x2_50_sig                    : bit;
signal o2_x2_4_sig                     : bit;
signal o2_x2_49_sig                    : bit;
signal o2_x2_48_sig                    : bit;
signal o2_x2_47_sig                    : bit;
signal o2_x2_46_sig                    : bit;
signal o2_x2_45_sig                    : bit;
signal o2_x2_44_sig                    : bit;
signal o2_x2_43_sig                    : bit;
signal o2_x2_42_sig                    : bit;
signal o2_x2_41_sig                    : bit;
signal o2_x2_40_sig                    : bit;
signal o2_x2_3_sig                     : bit;
signal o2_x2_39_sig                    : bit;
signal o2_x2_38_sig                    : bit;
signal o2_x2_37_sig                    : bit;
signal o2_x2_36_sig                    : bit;
signal o2_x2_35_sig                    : bit;
signal o2_x2_34_sig                    : bit;
signal o2_x2_33_sig                    : bit;
signal o2_x2_32_sig                    : bit;
signal o2_x2_31_sig                    : bit;
signal o2_x2_30_sig                    : bit;
signal o2_x2_2_sig                     : bit;
signal o2_x2_29_sig                    : bit;
signal o2_x2_28_sig                    : bit;
signal o2_x2_27_sig                    : bit;
signal o2_x2_26_sig                    : bit;
signal o2_x2_25_sig                    : bit;
signal o2_x2_24_sig                    : bit;
signal o2_x2_23_sig                    : bit;
signal o2_x2_22_sig                    : bit;
signal o2_x2_21_sig                    : bit;
signal o2_x2_20_sig                    : bit;
signal o2_x2_19_sig                    : bit;
signal o2_x2_191_sig                   : bit;
signal o2_x2_190_sig                   : bit;
signal o2_x2_18_sig                    : bit;
signal o2_x2_189_sig                   : bit;
signal o2_x2_188_sig                   : bit;
signal o2_x2_187_sig                   : bit;
signal o2_x2_186_sig                   : bit;
signal o2_x2_185_sig                   : bit;
signal o2_x2_184_sig                   : bit;
signal o2_x2_183_sig                   : bit;
signal o2_x2_182_sig                   : bit;
signal o2_x2_181_sig                   : bit;
signal o2_x2_180_sig                   : bit;
signal o2_x2_17_sig                    : bit;
signal o2_x2_179_sig                   : bit;
signal o2_x2_178_sig                   : bit;
signal o2_x2_177_sig                   : bit;
signal o2_x2_176_sig                   : bit;
signal o2_x2_175_sig                   : bit;
signal o2_x2_174_sig                   : bit;
signal o2_x2_173_sig                   : bit;
signal o2_x2_172_sig                   : bit;
signal o2_x2_171_sig                   : bit;
signal o2_x2_170_sig                   : bit;
signal o2_x2_16_sig                    : bit;
signal o2_x2_169_sig                   : bit;
signal o2_x2_168_sig                   : bit;
signal o2_x2_167_sig                   : bit;
signal o2_x2_166_sig                   : bit;
signal o2_x2_165_sig                   : bit;
signal o2_x2_164_sig                   : bit;
signal o2_x2_163_sig                   : bit;
signal o2_x2_162_sig                   : bit;
signal o2_x2_161_sig                   : bit;
signal o2_x2_160_sig                   : bit;
signal o2_x2_15_sig                    : bit;
signal o2_x2_159_sig                   : bit;
signal o2_x2_158_sig                   : bit;
signal o2_x2_157_sig                   : bit;
signal o2_x2_156_sig                   : bit;
signal o2_x2_155_sig                   : bit;
signal o2_x2_154_sig                   : bit;
signal o2_x2_153_sig                   : bit;
signal o2_x2_152_sig                   : bit;
signal o2_x2_151_sig                   : bit;
signal o2_x2_150_sig                   : bit;
signal o2_x2_14_sig                    : bit;
signal o2_x2_149_sig                   : bit;
signal o2_x2_148_sig                   : bit;
signal o2_x2_147_sig                   : bit;
signal o2_x2_146_sig                   : bit;
signal o2_x2_145_sig                   : bit;
signal o2_x2_144_sig                   : bit;
signal o2_x2_143_sig                   : bit;
signal o2_x2_142_sig                   : bit;
signal o2_x2_141_sig                   : bit;
signal o2_x2_140_sig                   : bit;
signal o2_x2_13_sig                    : bit;
signal o2_x2_139_sig                   : bit;
signal o2_x2_138_sig                   : bit;
signal o2_x2_137_sig                   : bit;
signal o2_x2_136_sig                   : bit;
signal o2_x2_135_sig                   : bit;
signal o2_x2_134_sig                   : bit;
signal o2_x2_133_sig                   : bit;
signal o2_x2_132_sig                   : bit;
signal o2_x2_131_sig                   : bit;
signal o2_x2_130_sig                   : bit;
signal o2_x2_12_sig                    : bit;
signal o2_x2_129_sig                   : bit;
signal o2_x2_128_sig                   : bit;
signal o2_x2_127_sig                   : bit;
signal o2_x2_126_sig                   : bit;
signal o2_x2_125_sig                   : bit;
signal o2_x2_124_sig                   : bit;
signal o2_x2_123_sig                   : bit;
signal o2_x2_122_sig                   : bit;
signal o2_x2_121_sig                   : bit;
signal o2_x2_120_sig                   : bit;
signal o2_x2_11_sig                    : bit;
signal o2_x2_119_sig                   : bit;
signal o2_x2_118_sig                   : bit;
signal o2_x2_117_sig                   : bit;
signal o2_x2_116_sig                   : bit;
signal o2_x2_115_sig                   : bit;
signal o2_x2_114_sig                   : bit;
signal o2_x2_113_sig                   : bit;
signal o2_x2_112_sig                   : bit;
signal o2_x2_111_sig                   : bit;
signal o2_x2_110_sig                   : bit;
signal o2_x2_10_sig                    : bit;
signal o2_x2_109_sig                   : bit;
signal o2_x2_108_sig                   : bit;
signal o2_x2_107_sig                   : bit;
signal o2_x2_106_sig                   : bit;
signal o2_x2_105_sig                   : bit;
signal o2_x2_104_sig                   : bit;
signal o2_x2_103_sig                   : bit;
signal o2_x2_102_sig                   : bit;
signal o2_x2_101_sig                   : bit;
signal o2_x2_100_sig                   : bit;
signal nxr2_x1_sig                     : bit;
signal nxr2_x1_5_sig                   : bit;
signal nxr2_x1_4_sig                   : bit;
signal nxr2_x1_3_sig                   : bit;
signal nxr2_x1_2_sig                   : bit;
signal not_aux999                      : bit;
signal not_aux998                      : bit;
signal not_aux997                      : bit;
signal not_aux996                      : bit;
signal not_aux995                      : bit;
signal not_aux993                      : bit;
signal not_aux991                      : bit;
signal not_aux990                      : bit;
signal not_aux99                       : bit;
signal not_aux989                      : bit;
signal not_aux988                      : bit;
signal not_aux986                      : bit;
signal not_aux984                      : bit;
signal not_aux983                      : bit;
signal not_aux982                      : bit;
signal not_aux980                      : bit;
signal not_aux98                       : bit;
signal not_aux978                      : bit;
signal not_aux975                      : bit;
signal not_aux974                      : bit;
signal not_aux972                      : bit;
signal not_aux971                      : bit;
signal not_aux970                      : bit;
signal not_aux97                       : bit;
signal not_aux969                      : bit;
signal not_aux968                      : bit;
signal not_aux967                      : bit;
signal not_aux966                      : bit;
signal not_aux965                      : bit;
signal not_aux964                      : bit;
signal not_aux962                      : bit;
signal not_aux960                      : bit;
signal not_aux96                       : bit;
signal not_aux959                      : bit;
signal not_aux958                      : bit;
signal not_aux955                      : bit;
signal not_aux954                      : bit;
signal not_aux953                      : bit;
signal not_aux952                      : bit;
signal not_aux951                      : bit;
signal not_aux950                      : bit;
signal not_aux95                       : bit;
signal not_aux946                      : bit;
signal not_aux945                      : bit;
signal not_aux944                      : bit;
signal not_aux943                      : bit;
signal not_aux942                      : bit;
signal not_aux941                      : bit;
signal not_aux940                      : bit;
signal not_aux94                       : bit;
signal not_aux939                      : bit;
signal not_aux938                      : bit;
signal not_aux937                      : bit;
signal not_aux934                      : bit;
signal not_aux933                      : bit;
signal not_aux932                      : bit;
signal not_aux93                       : bit;
signal not_aux928                      : bit;
signal not_aux927                      : bit;
signal not_aux926                      : bit;
signal not_aux925                      : bit;
signal not_aux922                      : bit;
signal not_aux921                      : bit;
signal not_aux920                      : bit;
signal not_aux92                       : bit;
signal not_aux919                      : bit;
signal not_aux918                      : bit;
signal not_aux917                      : bit;
signal not_aux916                      : bit;
signal not_aux915                      : bit;
signal not_aux914                      : bit;
signal not_aux913                      : bit;
signal not_aux91                       : bit;
signal not_aux900                      : bit;
signal not_aux90                       : bit;
signal not_aux9                        : bit;
signal not_aux899                      : bit;
signal not_aux894                      : bit;
signal not_aux89                       : bit;
signal not_aux887                      : bit;
signal not_aux885                      : bit;
signal not_aux884                      : bit;
signal not_aux883                      : bit;
signal not_aux881                      : bit;
signal not_aux880                      : bit;
signal not_aux88                       : bit;
signal not_aux877                      : bit;
signal not_aux875                      : bit;
signal not_aux871                      : bit;
signal not_aux87                       : bit;
signal not_aux869                      : bit;
signal not_aux866                      : bit;
signal not_aux86                       : bit;
signal not_aux857                      : bit;
signal not_aux853                      : bit;
signal not_aux852                      : bit;
signal not_aux85                       : bit;
signal not_aux848                      : bit;
signal not_aux842                      : bit;
signal not_aux840                      : bit;
signal not_aux84                       : bit;
signal not_aux838                      : bit;
signal not_aux836                      : bit;
signal not_aux835                      : bit;
signal not_aux83                       : bit;
signal not_aux829                      : bit;
signal not_aux826                      : bit;
signal not_aux824                      : bit;
signal not_aux822                      : bit;
signal not_aux820                      : bit;
signal not_aux82                       : bit;
signal not_aux818                      : bit;
signal not_aux817                      : bit;
signal not_aux816                      : bit;
signal not_aux814                      : bit;
signal not_aux813                      : bit;
signal not_aux811                      : bit;
signal not_aux81                       : bit;
signal not_aux807                      : bit;
signal not_aux804                      : bit;
signal not_aux802                      : bit;
signal not_aux801                      : bit;
signal not_aux800                      : bit;
signal not_aux80                       : bit;
signal not_aux8                        : bit;
signal not_aux798                      : bit;
signal not_aux797                      : bit;
signal not_aux796                      : bit;
signal not_aux794                      : bit;
signal not_aux793                      : bit;
signal not_aux79                       : bit;
signal not_aux786                      : bit;
signal not_aux785                      : bit;
signal not_aux782                      : bit;
signal not_aux781                      : bit;
signal not_aux780                      : bit;
signal not_aux78                       : bit;
signal not_aux777                      : bit;
signal not_aux771                      : bit;
signal not_aux770                      : bit;
signal not_aux77                       : bit;
signal not_aux769                      : bit;
signal not_aux767                      : bit;
signal not_aux766                      : bit;
signal not_aux765                      : bit;
signal not_aux764                      : bit;
signal not_aux763                      : bit;
signal not_aux762                      : bit;
signal not_aux761                      : bit;
signal not_aux760                      : bit;
signal not_aux76                       : bit;
signal not_aux759                      : bit;
signal not_aux757                      : bit;
signal not_aux756                      : bit;
signal not_aux754                      : bit;
signal not_aux753                      : bit;
signal not_aux752                      : bit;
signal not_aux750                      : bit;
signal not_aux75                       : bit;
signal not_aux747                      : bit;
signal not_aux746                      : bit;
signal not_aux745                      : bit;
signal not_aux741                      : bit;
signal not_aux740                      : bit;
signal not_aux74                       : bit;
signal not_aux739                      : bit;
signal not_aux738                      : bit;
signal not_aux737                      : bit;
signal not_aux73                       : bit;
signal not_aux728                      : bit;
signal not_aux726                      : bit;
signal not_aux725                      : bit;
signal not_aux724                      : bit;
signal not_aux722                      : bit;
signal not_aux721                      : bit;
signal not_aux72                       : bit;
signal not_aux716                      : bit;
signal not_aux710                      : bit;
signal not_aux71                       : bit;
signal not_aux709                      : bit;
signal not_aux708                      : bit;
signal not_aux706                      : bit;
signal not_aux704                      : bit;
signal not_aux703                      : bit;
signal not_aux702                      : bit;
signal not_aux701                      : bit;
signal not_aux700                      : bit;
signal not_aux70                       : bit;
signal not_aux7                        : bit;
signal not_aux699                      : bit;
signal not_aux698                      : bit;
signal not_aux697                      : bit;
signal not_aux696                      : bit;
signal not_aux695                      : bit;
signal not_aux694                      : bit;
signal not_aux693                      : bit;
signal not_aux692                      : bit;
signal not_aux691                      : bit;
signal not_aux690                      : bit;
signal not_aux69                       : bit;
signal not_aux689                      : bit;
signal not_aux688                      : bit;
signal not_aux685                      : bit;
signal not_aux683                      : bit;
signal not_aux681                      : bit;
signal not_aux68                       : bit;
signal not_aux679                      : bit;
signal not_aux678                      : bit;
signal not_aux677                      : bit;
signal not_aux676                      : bit;
signal not_aux675                      : bit;
signal not_aux674                      : bit;
signal not_aux673                      : bit;
signal not_aux672                      : bit;
signal not_aux671                      : bit;
signal not_aux670                      : bit;
signal not_aux67                       : bit;
signal not_aux669                      : bit;
signal not_aux664                      : bit;
signal not_aux663                      : bit;
signal not_aux662                      : bit;
signal not_aux66                       : bit;
signal not_aux659                      : bit;
signal not_aux658                      : bit;
signal not_aux657                      : bit;
signal not_aux656                      : bit;
signal not_aux654                      : bit;
signal not_aux652                      : bit;
signal not_aux651                      : bit;
signal not_aux65                       : bit;
signal not_aux648                      : bit;
signal not_aux645                      : bit;
signal not_aux644                      : bit;
signal not_aux643                      : bit;
signal not_aux64                       : bit;
signal not_aux639                      : bit;
signal not_aux637                      : bit;
signal not_aux636                      : bit;
signal not_aux635                      : bit;
signal not_aux634                      : bit;
signal not_aux633                      : bit;
signal not_aux632                      : bit;
signal not_aux630                      : bit;
signal not_aux63                       : bit;
signal not_aux629                      : bit;
signal not_aux627                      : bit;
signal not_aux626                      : bit;
signal not_aux624                      : bit;
signal not_aux623                      : bit;
signal not_aux622                      : bit;
signal not_aux620                      : bit;
signal not_aux62                       : bit;
signal not_aux617                      : bit;
signal not_aux616                      : bit;
signal not_aux615                      : bit;
signal not_aux614                      : bit;
signal not_aux612                      : bit;
signal not_aux611                      : bit;
signal not_aux61                       : bit;
signal not_aux609                      : bit;
signal not_aux608                      : bit;
signal not_aux607                      : bit;
signal not_aux606                      : bit;
signal not_aux605                      : bit;
signal not_aux604                      : bit;
signal not_aux603                      : bit;
signal not_aux602                      : bit;
signal not_aux600                      : bit;
signal not_aux60                       : bit;
signal not_aux6                        : bit;
signal not_aux599                      : bit;
signal not_aux598                      : bit;
signal not_aux596                      : bit;
signal not_aux595                      : bit;
signal not_aux594                      : bit;
signal not_aux593                      : bit;
signal not_aux592                      : bit;
signal not_aux591                      : bit;
signal not_aux590                      : bit;
signal not_aux59                       : bit;
signal not_aux587                      : bit;
signal not_aux585                      : bit;
signal not_aux584                      : bit;
signal not_aux583                      : bit;
signal not_aux582                      : bit;
signal not_aux580                      : bit;
signal not_aux58                       : bit;
signal not_aux579                      : bit;
signal not_aux578                      : bit;
signal not_aux577                      : bit;
signal not_aux576                      : bit;
signal not_aux574                      : bit;
signal not_aux573                      : bit;
signal not_aux572                      : bit;
signal not_aux571                      : bit;
signal not_aux570                      : bit;
signal not_aux57                       : bit;
signal not_aux569                      : bit;
signal not_aux568                      : bit;
signal not_aux567                      : bit;
signal not_aux566                      : bit;
signal not_aux565                      : bit;
signal not_aux564                      : bit;
signal not_aux563                      : bit;
signal not_aux562                      : bit;
signal not_aux561                      : bit;
signal not_aux560                      : bit;
signal not_aux56                       : bit;
signal not_aux559                      : bit;
signal not_aux558                      : bit;
signal not_aux557                      : bit;
signal not_aux556                      : bit;
signal not_aux555                      : bit;
signal not_aux554                      : bit;
signal not_aux553                      : bit;
signal not_aux552                      : bit;
signal not_aux551                      : bit;
signal not_aux550                      : bit;
signal not_aux55                       : bit;
signal not_aux549                      : bit;
signal not_aux548                      : bit;
signal not_aux547                      : bit;
signal not_aux546                      : bit;
signal not_aux545                      : bit;
signal not_aux544                      : bit;
signal not_aux543                      : bit;
signal not_aux542                      : bit;
signal not_aux541                      : bit;
signal not_aux540                      : bit;
signal not_aux54                       : bit;
signal not_aux539                      : bit;
signal not_aux538                      : bit;
signal not_aux537                      : bit;
signal not_aux536                      : bit;
signal not_aux535                      : bit;
signal not_aux532                      : bit;
signal not_aux531                      : bit;
signal not_aux53                       : bit;
signal not_aux529                      : bit;
signal not_aux528                      : bit;
signal not_aux527                      : bit;
signal not_aux526                      : bit;
signal not_aux525                      : bit;
signal not_aux524                      : bit;
signal not_aux523                      : bit;
signal not_aux522                      : bit;
signal not_aux521                      : bit;
signal not_aux520                      : bit;
signal not_aux52                       : bit;
signal not_aux519                      : bit;
signal not_aux518                      : bit;
signal not_aux516                      : bit;
signal not_aux514                      : bit;
signal not_aux513                      : bit;
signal not_aux512                      : bit;
signal not_aux511                      : bit;
signal not_aux510                      : bit;
signal not_aux51                       : bit;
signal not_aux509                      : bit;
signal not_aux508                      : bit;
signal not_aux506                      : bit;
signal not_aux505                      : bit;
signal not_aux504                      : bit;
signal not_aux503                      : bit;
signal not_aux502                      : bit;
signal not_aux501                      : bit;
signal not_aux500                      : bit;
signal not_aux50                       : bit;
signal not_aux5                        : bit;
signal not_aux499                      : bit;
signal not_aux498                      : bit;
signal not_aux497                      : bit;
signal not_aux496                      : bit;
signal not_aux495                      : bit;
signal not_aux494                      : bit;
signal not_aux492                      : bit;
signal not_aux490                      : bit;
signal not_aux49                       : bit;
signal not_aux489                      : bit;
signal not_aux487                      : bit;
signal not_aux486                      : bit;
signal not_aux485                      : bit;
signal not_aux484                      : bit;
signal not_aux483                      : bit;
signal not_aux482                      : bit;
signal not_aux481                      : bit;
signal not_aux480                      : bit;
signal not_aux48                       : bit;
signal not_aux479                      : bit;
signal not_aux478                      : bit;
signal not_aux477                      : bit;
signal not_aux476                      : bit;
signal not_aux475                      : bit;
signal not_aux474                      : bit;
signal not_aux473                      : bit;
signal not_aux472                      : bit;
signal not_aux471                      : bit;
signal not_aux470                      : bit;
signal not_aux47                       : bit;
signal not_aux469                      : bit;
signal not_aux468                      : bit;
signal not_aux467                      : bit;
signal not_aux466                      : bit;
signal not_aux465                      : bit;
signal not_aux463                      : bit;
signal not_aux461                      : bit;
signal not_aux460                      : bit;
signal not_aux46                       : bit;
signal not_aux459                      : bit;
signal not_aux458                      : bit;
signal not_aux457                      : bit;
signal not_aux456                      : bit;
signal not_aux455                      : bit;
signal not_aux454                      : bit;
signal not_aux453                      : bit;
signal not_aux452                      : bit;
signal not_aux451                      : bit;
signal not_aux450                      : bit;
signal not_aux45                       : bit;
signal not_aux449                      : bit;
signal not_aux448                      : bit;
signal not_aux446                      : bit;
signal not_aux445                      : bit;
signal not_aux444                      : bit;
signal not_aux443                      : bit;
signal not_aux442                      : bit;
signal not_aux441                      : bit;
signal not_aux440                      : bit;
signal not_aux44                       : bit;
signal not_aux439                      : bit;
signal not_aux438                      : bit;
signal not_aux437                      : bit;
signal not_aux436                      : bit;
signal not_aux435                      : bit;
signal not_aux434                      : bit;
signal not_aux432                      : bit;
signal not_aux431                      : bit;
signal not_aux430                      : bit;
signal not_aux43                       : bit;
signal not_aux429                      : bit;
signal not_aux428                      : bit;
signal not_aux427                      : bit;
signal not_aux426                      : bit;
signal not_aux425                      : bit;
signal not_aux424                      : bit;
signal not_aux423                      : bit;
signal not_aux422                      : bit;
signal not_aux42                       : bit;
signal not_aux419                      : bit;
signal not_aux418                      : bit;
signal not_aux417                      : bit;
signal not_aux416                      : bit;
signal not_aux415                      : bit;
signal not_aux414                      : bit;
signal not_aux413                      : bit;
signal not_aux412                      : bit;
signal not_aux411                      : bit;
signal not_aux410                      : bit;
signal not_aux41                       : bit;
signal not_aux408                      : bit;
signal not_aux407                      : bit;
signal not_aux406                      : bit;
signal not_aux405                      : bit;
signal not_aux404                      : bit;
signal not_aux402                      : bit;
signal not_aux401                      : bit;
signal not_aux400                      : bit;
signal not_aux40                       : bit;
signal not_aux4                        : bit;
signal not_aux399                      : bit;
signal not_aux398                      : bit;
signal not_aux397                      : bit;
signal not_aux396                      : bit;
signal not_aux394                      : bit;
signal not_aux393                      : bit;
signal not_aux391                      : bit;
signal not_aux390                      : bit;
signal not_aux39                       : bit;
signal not_aux389                      : bit;
signal not_aux387                      : bit;
signal not_aux386                      : bit;
signal not_aux385                      : bit;
signal not_aux384                      : bit;
signal not_aux383                      : bit;
signal not_aux382                      : bit;
signal not_aux381                      : bit;
signal not_aux380                      : bit;
signal not_aux38                       : bit;
signal not_aux379                      : bit;
signal not_aux378                      : bit;
signal not_aux377                      : bit;
signal not_aux376                      : bit;
signal not_aux375                      : bit;
signal not_aux374                      : bit;
signal not_aux373                      : bit;
signal not_aux372                      : bit;
signal not_aux371                      : bit;
signal not_aux370                      : bit;
signal not_aux37                       : bit;
signal not_aux369                      : bit;
signal not_aux368                      : bit;
signal not_aux367                      : bit;
signal not_aux366                      : bit;
signal not_aux365                      : bit;
signal not_aux364                      : bit;
signal not_aux363                      : bit;
signal not_aux362                      : bit;
signal not_aux361                      : bit;
signal not_aux360                      : bit;
signal not_aux36                       : bit;
signal not_aux359                      : bit;
signal not_aux358                      : bit;
signal not_aux357                      : bit;
signal not_aux356                      : bit;
signal not_aux355                      : bit;
signal not_aux354                      : bit;
signal not_aux353                      : bit;
signal not_aux352                      : bit;
signal not_aux351                      : bit;
signal not_aux350                      : bit;
signal not_aux35                       : bit;
signal not_aux349                      : bit;
signal not_aux346                      : bit;
signal not_aux345                      : bit;
signal not_aux343                      : bit;
signal not_aux342                      : bit;
signal not_aux341                      : bit;
signal not_aux34                       : bit;
signal not_aux339                      : bit;
signal not_aux338                      : bit;
signal not_aux336                      : bit;
signal not_aux335                      : bit;
signal not_aux334                      : bit;
signal not_aux333                      : bit;
signal not_aux332                      : bit;
signal not_aux331                      : bit;
signal not_aux330                      : bit;
signal not_aux33                       : bit;
signal not_aux329                      : bit;
signal not_aux328                      : bit;
signal not_aux327                      : bit;
signal not_aux326                      : bit;
signal not_aux324                      : bit;
signal not_aux323                      : bit;
signal not_aux322                      : bit;
signal not_aux321                      : bit;
signal not_aux320                      : bit;
signal not_aux32                       : bit;
signal not_aux319                      : bit;
signal not_aux318                      : bit;
signal not_aux317                      : bit;
signal not_aux316                      : bit;
signal not_aux315                      : bit;
signal not_aux314                      : bit;
signal not_aux313                      : bit;
signal not_aux312                      : bit;
signal not_aux311                      : bit;
signal not_aux310                      : bit;
signal not_aux31                       : bit;
signal not_aux309                      : bit;
signal not_aux308                      : bit;
signal not_aux307                      : bit;
signal not_aux306                      : bit;
signal not_aux305                      : bit;
signal not_aux304                      : bit;
signal not_aux303                      : bit;
signal not_aux302                      : bit;
signal not_aux301                      : bit;
signal not_aux300                      : bit;
signal not_aux30                       : bit;
signal not_aux3                        : bit;
signal not_aux299                      : bit;
signal not_aux298                      : bit;
signal not_aux297                      : bit;
signal not_aux296                      : bit;
signal not_aux295                      : bit;
signal not_aux294                      : bit;
signal not_aux293                      : bit;
signal not_aux292                      : bit;
signal not_aux291                      : bit;
signal not_aux290                      : bit;
signal not_aux29                       : bit;
signal not_aux289                      : bit;
signal not_aux288                      : bit;
signal not_aux287                      : bit;
signal not_aux286                      : bit;
signal not_aux284                      : bit;
signal not_aux283                      : bit;
signal not_aux282                      : bit;
signal not_aux281                      : bit;
signal not_aux280                      : bit;
signal not_aux28                       : bit;
signal not_aux279                      : bit;
signal not_aux278                      : bit;
signal not_aux277                      : bit;
signal not_aux276                      : bit;
signal not_aux275                      : bit;
signal not_aux274                      : bit;
signal not_aux273                      : bit;
signal not_aux272                      : bit;
signal not_aux271                      : bit;
signal not_aux270                      : bit;
signal not_aux27                       : bit;
signal not_aux269                      : bit;
signal not_aux268                      : bit;
signal not_aux267                      : bit;
signal not_aux266                      : bit;
signal not_aux265                      : bit;
signal not_aux264                      : bit;
signal not_aux263                      : bit;
signal not_aux261                      : bit;
signal not_aux260                      : bit;
signal not_aux26                       : bit;
signal not_aux259                      : bit;
signal not_aux258                      : bit;
signal not_aux257                      : bit;
signal not_aux256                      : bit;
signal not_aux255                      : bit;
signal not_aux254                      : bit;
signal not_aux253                      : bit;
signal not_aux250                      : bit;
signal not_aux25                       : bit;
signal not_aux249                      : bit;
signal not_aux248                      : bit;
signal not_aux247                      : bit;
signal not_aux246                      : bit;
signal not_aux245                      : bit;
signal not_aux243                      : bit;
signal not_aux242                      : bit;
signal not_aux241                      : bit;
signal not_aux240                      : bit;
signal not_aux24                       : bit;
signal not_aux239                      : bit;
signal not_aux238                      : bit;
signal not_aux237                      : bit;
signal not_aux236                      : bit;
signal not_aux234                      : bit;
signal not_aux233                      : bit;
signal not_aux232                      : bit;
signal not_aux231                      : bit;
signal not_aux230                      : bit;
signal not_aux23                       : bit;
signal not_aux229                      : bit;
signal not_aux228                      : bit;
signal not_aux227                      : bit;
signal not_aux226                      : bit;
signal not_aux225                      : bit;
signal not_aux224                      : bit;
signal not_aux223                      : bit;
signal not_aux222                      : bit;
signal not_aux221                      : bit;
signal not_aux220                      : bit;
signal not_aux22                       : bit;
signal not_aux219                      : bit;
signal not_aux218                      : bit;
signal not_aux217                      : bit;
signal not_aux216                      : bit;
signal not_aux214                      : bit;
signal not_aux213                      : bit;
signal not_aux212                      : bit;
signal not_aux211                      : bit;
signal not_aux210                      : bit;
signal not_aux21                       : bit;
signal not_aux209                      : bit;
signal not_aux208                      : bit;
signal not_aux207                      : bit;
signal not_aux206                      : bit;
signal not_aux205                      : bit;
signal not_aux204                      : bit;
signal not_aux203                      : bit;
signal not_aux202                      : bit;
signal not_aux201                      : bit;
signal not_aux200                      : bit;
signal not_aux20                       : bit;
signal not_aux2                        : bit;
signal not_aux199                      : bit;
signal not_aux198                      : bit;
signal not_aux197                      : bit;
signal not_aux196                      : bit;
signal not_aux195                      : bit;
signal not_aux193                      : bit;
signal not_aux192                      : bit;
signal not_aux191                      : bit;
signal not_aux190                      : bit;
signal not_aux19                       : bit;
signal not_aux189                      : bit;
signal not_aux188                      : bit;
signal not_aux187                      : bit;
signal not_aux186                      : bit;
signal not_aux185                      : bit;
signal not_aux184                      : bit;
signal not_aux183                      : bit;
signal not_aux1814                     : bit;
signal not_aux1813                     : bit;
signal not_aux1812                     : bit;
signal not_aux181                      : bit;
signal not_aux1809                     : bit;
signal not_aux1807                     : bit;
signal not_aux1806                     : bit;
signal not_aux1803                     : bit;
signal not_aux180                      : bit;
signal not_aux18                       : bit;
signal not_aux178                      : bit;
signal not_aux176                      : bit;
signal not_aux173                      : bit;
signal not_aux1723                     : bit;
signal not_aux1720                     : bit;
signal not_aux1715                     : bit;
signal not_aux1712                     : bit;
signal not_aux171                      : bit;
signal not_aux1705                     : bit;
signal not_aux1704                     : bit;
signal not_aux1703                     : bit;
signal not_aux170                      : bit;
signal not_aux17                       : bit;
signal not_aux1699                     : bit;
signal not_aux1698                     : bit;
signal not_aux1694                     : bit;
signal not_aux1692                     : bit;
signal not_aux1690                     : bit;
signal not_aux169                      : bit;
signal not_aux1689                     : bit;
signal not_aux1688                     : bit;
signal not_aux1685                     : bit;
signal not_aux1684                     : bit;
signal not_aux1682                     : bit;
signal not_aux1681                     : bit;
signal not_aux168                      : bit;
signal not_aux1679                     : bit;
signal not_aux1678                     : bit;
signal not_aux1677                     : bit;
signal not_aux1674                     : bit;
signal not_aux1673                     : bit;
signal not_aux1670                     : bit;
signal not_aux167                      : bit;
signal not_aux1665                     : bit;
signal not_aux1662                     : bit;
signal not_aux1661                     : bit;
signal not_aux1660                     : bit;
signal not_aux166                      : bit;
signal not_aux1659                     : bit;
signal not_aux1656                     : bit;
signal not_aux1655                     : bit;
signal not_aux1652                     : bit;
signal not_aux1651                     : bit;
signal not_aux1650                     : bit;
signal not_aux165                      : bit;
signal not_aux1649                     : bit;
signal not_aux1648                     : bit;
signal not_aux1642                     : bit;
signal not_aux164                      : bit;
signal not_aux1631                     : bit;
signal not_aux163                      : bit;
signal not_aux1625                     : bit;
signal not_aux1623                     : bit;
signal not_aux162                      : bit;
signal not_aux1612                     : bit;
signal not_aux161                      : bit;
signal not_aux1605                     : bit;
signal not_aux160                      : bit;
signal not_aux16                       : bit;
signal not_aux1599                     : bit;
signal not_aux159                      : bit;
signal not_aux1589                     : bit;
signal not_aux1583                     : bit;
signal not_aux158                      : bit;
signal not_aux1576                     : bit;
signal not_aux1574                     : bit;
signal not_aux1569                     : bit;
signal not_aux1567                     : bit;
signal not_aux1565                     : bit;
signal not_aux1563                     : bit;
signal not_aux156                      : bit;
signal not_aux1558                     : bit;
signal not_aux1553                     : bit;
signal not_aux155                      : bit;
signal not_aux154                      : bit;
signal not_aux1538                     : bit;
signal not_aux1536                     : bit;
signal not_aux1531                     : bit;
signal not_aux1530                     : bit;
signal not_aux153                      : bit;
signal not_aux1527                     : bit;
signal not_aux1524                     : bit;
signal not_aux1522                     : bit;
signal not_aux1520                     : bit;
signal not_aux152                      : bit;
signal not_aux1519                     : bit;
signal not_aux1517                     : bit;
signal not_aux151                      : bit;
signal not_aux1508                     : bit;
signal not_aux1506                     : bit;
signal not_aux150                      : bit;
signal not_aux15                       : bit;
signal not_aux1494                     : bit;
signal not_aux149                      : bit;
signal not_aux1487                     : bit;
signal not_aux148                      : bit;
signal not_aux1479                     : bit;
signal not_aux147                      : bit;
signal not_aux1468                     : bit;
signal not_aux1465                     : bit;
signal not_aux146                      : bit;
signal not_aux1454                     : bit;
signal not_aux1450                     : bit;
signal not_aux145                      : bit;
signal not_aux1448                     : bit;
signal not_aux1443                     : bit;
signal not_aux144                      : bit;
signal not_aux1434                     : bit;
signal not_aux1431                     : bit;
signal not_aux143                      : bit;
signal not_aux1425                     : bit;
signal not_aux1423                     : bit;
signal not_aux1422                     : bit;
signal not_aux1420                     : bit;
signal not_aux142                      : bit;
signal not_aux1418                     : bit;
signal not_aux1416                     : bit;
signal not_aux1411                     : bit;
signal not_aux141                      : bit;
signal not_aux1407                     : bit;
signal not_aux140                      : bit;
signal not_aux14                       : bit;
signal not_aux1395                     : bit;
signal not_aux139                      : bit;
signal not_aux1384                     : bit;
signal not_aux1382                     : bit;
signal not_aux138                      : bit;
signal not_aux1378                     : bit;
signal not_aux1376                     : bit;
signal not_aux1374                     : bit;
signal not_aux1371                     : bit;
signal not_aux137                      : bit;
signal not_aux1369                     : bit;
signal not_aux1368                     : bit;
signal not_aux1364                     : bit;
signal not_aux1361                     : bit;
signal not_aux136                      : bit;
signal not_aux1357                     : bit;
signal not_aux1354                     : bit;
signal not_aux135                      : bit;
signal not_aux1349                     : bit;
signal not_aux1346                     : bit;
signal not_aux134                      : bit;
signal not_aux1339                     : bit;
signal not_aux1338                     : bit;
signal not_aux1336                     : bit;
signal not_aux1335                     : bit;
signal not_aux1332                     : bit;
signal not_aux1330                     : bit;
signal not_aux133                      : bit;
signal not_aux1329                     : bit;
signal not_aux1327                     : bit;
signal not_aux1325                     : bit;
signal not_aux1323                     : bit;
signal not_aux1322                     : bit;
signal not_aux1320                     : bit;
signal not_aux132                      : bit;
signal not_aux1319                     : bit;
signal not_aux1318                     : bit;
signal not_aux1316                     : bit;
signal not_aux1314                     : bit;
signal not_aux1312                     : bit;
signal not_aux1311                     : bit;
signal not_aux1310                     : bit;
signal not_aux131                      : bit;
signal not_aux1309                     : bit;
signal not_aux1305                     : bit;
signal not_aux1300                     : bit;
signal not_aux130                      : bit;
signal not_aux13                       : bit;
signal not_aux1294                     : bit;
signal not_aux1292                     : bit;
signal not_aux1283                     : bit;
signal not_aux128                      : bit;
signal not_aux1278                     : bit;
signal not_aux1271                     : bit;
signal not_aux1270                     : bit;
signal not_aux127                      : bit;
signal not_aux126                      : bit;
signal not_aux1254                     : bit;
signal not_aux125                      : bit;
signal not_aux1241                     : bit;
signal not_aux124                      : bit;
signal not_aux123                      : bit;
signal not_aux1229                     : bit;
signal not_aux1228                     : bit;
signal not_aux1226                     : bit;
signal not_aux1222                     : bit;
signal not_aux122                      : bit;
signal not_aux1217                     : bit;
signal not_aux1215                     : bit;
signal not_aux1212                     : bit;
signal not_aux1211                     : bit;
signal not_aux121                      : bit;
signal not_aux1207                     : bit;
signal not_aux1201                     : bit;
signal not_aux120                      : bit;
signal not_aux12                       : bit;
signal not_aux1194                     : bit;
signal not_aux1193                     : bit;
signal not_aux1192                     : bit;
signal not_aux1190                     : bit;
signal not_aux1189                     : bit;
signal not_aux1186                     : bit;
signal not_aux118                      : bit;
signal not_aux1179                     : bit;
signal not_aux1173                     : bit;
signal not_aux117                      : bit;
signal not_aux1163                     : bit;
signal not_aux1161                     : bit;
signal not_aux116                      : bit;
signal not_aux1159                     : bit;
signal not_aux1150                     : bit;
signal not_aux115                      : bit;
signal not_aux1143                     : bit;
signal not_aux114                      : bit;
signal not_aux1139                     : bit;
signal not_aux1138                     : bit;
signal not_aux1133                     : bit;
signal not_aux1131                     : bit;
signal not_aux1123                     : bit;
signal not_aux1121                     : bit;
signal not_aux1120                     : bit;
signal not_aux112                      : bit;
signal not_aux1117                     : bit;
signal not_aux1116                     : bit;
signal not_aux1112                     : bit;
signal not_aux1111                     : bit;
signal not_aux111                      : bit;
signal not_aux1105                     : bit;
signal not_aux110                      : bit;
signal not_aux11                       : bit;
signal not_aux1097                     : bit;
signal not_aux1095                     : bit;
signal not_aux1092                     : bit;
signal not_aux1091                     : bit;
signal not_aux1090                     : bit;
signal not_aux109                      : bit;
signal not_aux1088                     : bit;
signal not_aux1087                     : bit;
signal not_aux1086                     : bit;
signal not_aux1084                     : bit;
signal not_aux1082                     : bit;
signal not_aux1081                     : bit;
signal not_aux1080                     : bit;
signal not_aux1079                     : bit;
signal not_aux1078                     : bit;
signal not_aux1076                     : bit;
signal not_aux1074                     : bit;
signal not_aux1073                     : bit;
signal not_aux1070                     : bit;
signal not_aux107                      : bit;
signal not_aux1068                     : bit;
signal not_aux1067                     : bit;
signal not_aux1065                     : bit;
signal not_aux1064                     : bit;
signal not_aux1063                     : bit;
signal not_aux1062                     : bit;
signal not_aux1060                     : bit;
signal not_aux106                      : bit;
signal not_aux1059                     : bit;
signal not_aux1057                     : bit;
signal not_aux1055                     : bit;
signal not_aux1054                     : bit;
signal not_aux1051                     : bit;
signal not_aux105                      : bit;
signal not_aux1049                     : bit;
signal not_aux1048                     : bit;
signal not_aux1047                     : bit;
signal not_aux1046                     : bit;
signal not_aux1044                     : bit;
signal not_aux1041                     : bit;
signal not_aux104                      : bit;
signal not_aux1038                     : bit;
signal not_aux1034                     : bit;
signal not_aux1031                     : bit;
signal not_aux103                      : bit;
signal not_aux1029                     : bit;
signal not_aux1026                     : bit;
signal not_aux1025                     : bit;
signal not_aux1024                     : bit;
signal not_aux1021                     : bit;
signal not_aux1020                     : bit;
signal not_aux102                      : bit;
signal not_aux1019                     : bit;
signal not_aux1018                     : bit;
signal not_aux1016                     : bit;
signal not_aux1015                     : bit;
signal not_aux1014                     : bit;
signal not_aux1013                     : bit;
signal not_aux1012                     : bit;
signal not_aux1011                     : bit;
signal not_aux1010                     : bit;
signal not_aux101                      : bit;
signal not_aux1009                     : bit;
signal not_aux1008                     : bit;
signal not_aux1001                     : bit;
signal not_aux1000                     : bit;
signal not_aux10                       : bit;
signal not_aux1                        : bit;
signal not_aux0                        : bit;
signal noa2ao222_x1_sig                : bit;
signal noa2ao222_x1_9_sig              : bit;
signal noa2ao222_x1_8_sig              : bit;
signal noa2ao222_x1_7_sig              : bit;
signal noa2ao222_x1_6_sig              : bit;
signal noa2ao222_x1_5_sig              : bit;
signal noa2ao222_x1_56_sig             : bit;
signal noa2ao222_x1_55_sig             : bit;
signal noa2ao222_x1_54_sig             : bit;
signal noa2ao222_x1_53_sig             : bit;
signal noa2ao222_x1_52_sig             : bit;
signal noa2ao222_x1_51_sig             : bit;
signal noa2ao222_x1_50_sig             : bit;
signal noa2ao222_x1_4_sig              : bit;
signal noa2ao222_x1_49_sig             : bit;
signal noa2ao222_x1_48_sig             : bit;
signal noa2ao222_x1_47_sig             : bit;
signal noa2ao222_x1_46_sig             : bit;
signal noa2ao222_x1_45_sig             : bit;
signal noa2ao222_x1_44_sig             : bit;
signal noa2ao222_x1_43_sig             : bit;
signal noa2ao222_x1_42_sig             : bit;
signal noa2ao222_x1_41_sig             : bit;
signal noa2ao222_x1_40_sig             : bit;
signal noa2ao222_x1_3_sig              : bit;
signal noa2ao222_x1_39_sig             : bit;
signal noa2ao222_x1_38_sig             : bit;
signal noa2ao222_x1_37_sig             : bit;
signal noa2ao222_x1_36_sig             : bit;
signal noa2ao222_x1_35_sig             : bit;
signal noa2ao222_x1_34_sig             : bit;
signal noa2ao222_x1_33_sig             : bit;
signal noa2ao222_x1_32_sig             : bit;
signal noa2ao222_x1_31_sig             : bit;
signal noa2ao222_x1_30_sig             : bit;
signal noa2ao222_x1_2_sig              : bit;
signal noa2ao222_x1_29_sig             : bit;
signal noa2ao222_x1_28_sig             : bit;
signal noa2ao222_x1_27_sig             : bit;
signal noa2ao222_x1_26_sig             : bit;
signal noa2ao222_x1_25_sig             : bit;
signal noa2ao222_x1_24_sig             : bit;
signal noa2ao222_x1_23_sig             : bit;
signal noa2ao222_x1_22_sig             : bit;
signal noa2ao222_x1_21_sig             : bit;
signal noa2ao222_x1_20_sig             : bit;
signal noa2ao222_x1_19_sig             : bit;
signal noa2ao222_x1_18_sig             : bit;
signal noa2ao222_x1_17_sig             : bit;
signal noa2ao222_x1_16_sig             : bit;
signal noa2ao222_x1_15_sig             : bit;
signal noa2ao222_x1_14_sig             : bit;
signal noa2ao222_x1_13_sig             : bit;
signal noa2ao222_x1_12_sig             : bit;
signal noa2ao222_x1_11_sig             : bit;
signal noa2ao222_x1_10_sig             : bit;
signal noa2a2a2a24_x1_sig              : bit;
signal noa2a2a23_x1_sig                : bit;
signal noa2a2a23_x1_9_sig              : bit;
signal noa2a2a23_x1_8_sig              : bit;
signal noa2a2a23_x1_7_sig              : bit;
signal noa2a2a23_x1_6_sig              : bit;
signal noa2a2a23_x1_5_sig              : bit;
signal noa2a2a23_x1_4_sig              : bit;
signal noa2a2a23_x1_3_sig              : bit;
signal noa2a2a23_x1_2_sig              : bit;
signal noa2a2a23_x1_12_sig             : bit;
signal noa2a2a23_x1_11_sig             : bit;
signal noa2a2a23_x1_10_sig             : bit;
signal noa2a22_x1_sig                  : bit;
signal noa2a22_x1_6_sig                : bit;
signal noa2a22_x1_5_sig                : bit;
signal noa2a22_x1_4_sig                : bit;
signal noa2a22_x1_3_sig                : bit;
signal noa2a22_x1_2_sig                : bit;
signal noa22_x1_sig                    : bit;
signal noa22_x1_9_sig                  : bit;
signal noa22_x1_99_sig                 : bit;
signal noa22_x1_98_sig                 : bit;
signal noa22_x1_97_sig                 : bit;
signal noa22_x1_96_sig                 : bit;
signal noa22_x1_95_sig                 : bit;
signal noa22_x1_94_sig                 : bit;
signal noa22_x1_93_sig                 : bit;
signal noa22_x1_92_sig                 : bit;
signal noa22_x1_91_sig                 : bit;
signal noa22_x1_90_sig                 : bit;
signal noa22_x1_8_sig                  : bit;
signal noa22_x1_89_sig                 : bit;
signal noa22_x1_88_sig                 : bit;
signal noa22_x1_87_sig                 : bit;
signal noa22_x1_86_sig                 : bit;
signal noa22_x1_85_sig                 : bit;
signal noa22_x1_84_sig                 : bit;
signal noa22_x1_849_sig                : bit;
signal noa22_x1_848_sig                : bit;
signal noa22_x1_847_sig                : bit;
signal noa22_x1_846_sig                : bit;
signal noa22_x1_845_sig                : bit;
signal noa22_x1_844_sig                : bit;
signal noa22_x1_843_sig                : bit;
signal noa22_x1_842_sig                : bit;
signal noa22_x1_841_sig                : bit;
signal noa22_x1_840_sig                : bit;
signal noa22_x1_83_sig                 : bit;
signal noa22_x1_839_sig                : bit;
signal noa22_x1_838_sig                : bit;
signal noa22_x1_837_sig                : bit;
signal noa22_x1_836_sig                : bit;
signal noa22_x1_835_sig                : bit;
signal noa22_x1_834_sig                : bit;
signal noa22_x1_833_sig                : bit;
signal noa22_x1_832_sig                : bit;
signal noa22_x1_831_sig                : bit;
signal noa22_x1_830_sig                : bit;
signal noa22_x1_82_sig                 : bit;
signal noa22_x1_829_sig                : bit;
signal noa22_x1_828_sig                : bit;
signal noa22_x1_827_sig                : bit;
signal noa22_x1_826_sig                : bit;
signal noa22_x1_825_sig                : bit;
signal noa22_x1_824_sig                : bit;
signal noa22_x1_823_sig                : bit;
signal noa22_x1_822_sig                : bit;
signal noa22_x1_821_sig                : bit;
signal noa22_x1_820_sig                : bit;
signal noa22_x1_81_sig                 : bit;
signal noa22_x1_819_sig                : bit;
signal noa22_x1_818_sig                : bit;
signal noa22_x1_817_sig                : bit;
signal noa22_x1_816_sig                : bit;
signal noa22_x1_815_sig                : bit;
signal noa22_x1_814_sig                : bit;
signal noa22_x1_813_sig                : bit;
signal noa22_x1_812_sig                : bit;
signal noa22_x1_811_sig                : bit;
signal noa22_x1_810_sig                : bit;
signal noa22_x1_80_sig                 : bit;
signal noa22_x1_809_sig                : bit;
signal noa22_x1_808_sig                : bit;
signal noa22_x1_807_sig                : bit;
signal noa22_x1_806_sig                : bit;
signal noa22_x1_805_sig                : bit;
signal noa22_x1_804_sig                : bit;
signal noa22_x1_803_sig                : bit;
signal noa22_x1_802_sig                : bit;
signal noa22_x1_801_sig                : bit;
signal noa22_x1_800_sig                : bit;
signal noa22_x1_7_sig                  : bit;
signal noa22_x1_79_sig                 : bit;
signal noa22_x1_799_sig                : bit;
signal noa22_x1_798_sig                : bit;
signal noa22_x1_797_sig                : bit;
signal noa22_x1_796_sig                : bit;
signal noa22_x1_795_sig                : bit;
signal noa22_x1_794_sig                : bit;
signal noa22_x1_793_sig                : bit;
signal noa22_x1_792_sig                : bit;
signal noa22_x1_791_sig                : bit;
signal noa22_x1_790_sig                : bit;
signal noa22_x1_78_sig                 : bit;
signal noa22_x1_789_sig                : bit;
signal noa22_x1_788_sig                : bit;
signal noa22_x1_787_sig                : bit;
signal noa22_x1_786_sig                : bit;
signal noa22_x1_785_sig                : bit;
signal noa22_x1_784_sig                : bit;
signal noa22_x1_783_sig                : bit;
signal noa22_x1_782_sig                : bit;
signal noa22_x1_781_sig                : bit;
signal noa22_x1_780_sig                : bit;
signal noa22_x1_77_sig                 : bit;
signal noa22_x1_779_sig                : bit;
signal noa22_x1_778_sig                : bit;
signal noa22_x1_777_sig                : bit;
signal noa22_x1_776_sig                : bit;
signal noa22_x1_775_sig                : bit;
signal noa22_x1_774_sig                : bit;
signal noa22_x1_773_sig                : bit;
signal noa22_x1_772_sig                : bit;
signal noa22_x1_771_sig                : bit;
signal noa22_x1_770_sig                : bit;
signal noa22_x1_76_sig                 : bit;
signal noa22_x1_769_sig                : bit;
signal noa22_x1_768_sig                : bit;
signal noa22_x1_767_sig                : bit;
signal noa22_x1_766_sig                : bit;
signal noa22_x1_765_sig                : bit;
signal noa22_x1_764_sig                : bit;
signal noa22_x1_763_sig                : bit;
signal noa22_x1_762_sig                : bit;
signal noa22_x1_761_sig                : bit;
signal noa22_x1_760_sig                : bit;
signal noa22_x1_75_sig                 : bit;
signal noa22_x1_759_sig                : bit;
signal noa22_x1_758_sig                : bit;
signal noa22_x1_757_sig                : bit;
signal noa22_x1_756_sig                : bit;
signal noa22_x1_755_sig                : bit;
signal noa22_x1_754_sig                : bit;
signal noa22_x1_753_sig                : bit;
signal noa22_x1_752_sig                : bit;
signal noa22_x1_751_sig                : bit;
signal noa22_x1_750_sig                : bit;
signal noa22_x1_74_sig                 : bit;
signal noa22_x1_749_sig                : bit;
signal noa22_x1_748_sig                : bit;
signal noa22_x1_747_sig                : bit;
signal noa22_x1_746_sig                : bit;
signal noa22_x1_745_sig                : bit;
signal noa22_x1_744_sig                : bit;
signal noa22_x1_743_sig                : bit;
signal noa22_x1_742_sig                : bit;
signal noa22_x1_741_sig                : bit;
signal noa22_x1_740_sig                : bit;
signal noa22_x1_73_sig                 : bit;
signal noa22_x1_739_sig                : bit;
signal noa22_x1_738_sig                : bit;
signal noa22_x1_737_sig                : bit;
signal noa22_x1_736_sig                : bit;
signal noa22_x1_735_sig                : bit;
signal noa22_x1_734_sig                : bit;
signal noa22_x1_733_sig                : bit;
signal noa22_x1_732_sig                : bit;
signal noa22_x1_731_sig                : bit;
signal noa22_x1_730_sig                : bit;
signal noa22_x1_72_sig                 : bit;
signal noa22_x1_729_sig                : bit;
signal noa22_x1_728_sig                : bit;
signal noa22_x1_727_sig                : bit;
signal noa22_x1_726_sig                : bit;
signal noa22_x1_725_sig                : bit;
signal noa22_x1_724_sig                : bit;
signal noa22_x1_723_sig                : bit;
signal noa22_x1_722_sig                : bit;
signal noa22_x1_721_sig                : bit;
signal noa22_x1_720_sig                : bit;
signal noa22_x1_71_sig                 : bit;
signal noa22_x1_719_sig                : bit;
signal noa22_x1_718_sig                : bit;
signal noa22_x1_717_sig                : bit;
signal noa22_x1_716_sig                : bit;
signal noa22_x1_715_sig                : bit;
signal noa22_x1_714_sig                : bit;
signal noa22_x1_713_sig                : bit;
signal noa22_x1_712_sig                : bit;
signal noa22_x1_711_sig                : bit;
signal noa22_x1_710_sig                : bit;
signal noa22_x1_70_sig                 : bit;
signal noa22_x1_709_sig                : bit;
signal noa22_x1_708_sig                : bit;
signal noa22_x1_707_sig                : bit;
signal noa22_x1_706_sig                : bit;
signal noa22_x1_705_sig                : bit;
signal noa22_x1_704_sig                : bit;
signal noa22_x1_703_sig                : bit;
signal noa22_x1_702_sig                : bit;
signal noa22_x1_701_sig                : bit;
signal noa22_x1_700_sig                : bit;
signal noa22_x1_6_sig                  : bit;
signal noa22_x1_69_sig                 : bit;
signal noa22_x1_699_sig                : bit;
signal noa22_x1_698_sig                : bit;
signal noa22_x1_697_sig                : bit;
signal noa22_x1_696_sig                : bit;
signal noa22_x1_695_sig                : bit;
signal noa22_x1_694_sig                : bit;
signal noa22_x1_693_sig                : bit;
signal noa22_x1_692_sig                : bit;
signal noa22_x1_691_sig                : bit;
signal noa22_x1_690_sig                : bit;
signal noa22_x1_68_sig                 : bit;
signal noa22_x1_689_sig                : bit;
signal noa22_x1_688_sig                : bit;
signal noa22_x1_687_sig                : bit;
signal noa22_x1_686_sig                : bit;
signal noa22_x1_685_sig                : bit;
signal noa22_x1_684_sig                : bit;
signal noa22_x1_683_sig                : bit;
signal noa22_x1_682_sig                : bit;
signal noa22_x1_681_sig                : bit;
signal noa22_x1_680_sig                : bit;
signal noa22_x1_67_sig                 : bit;
signal noa22_x1_679_sig                : bit;
signal noa22_x1_678_sig                : bit;
signal noa22_x1_677_sig                : bit;
signal noa22_x1_676_sig                : bit;
signal noa22_x1_675_sig                : bit;
signal noa22_x1_674_sig                : bit;
signal noa22_x1_673_sig                : bit;
signal noa22_x1_672_sig                : bit;
signal noa22_x1_671_sig                : bit;
signal noa22_x1_670_sig                : bit;
signal noa22_x1_66_sig                 : bit;
signal noa22_x1_669_sig                : bit;
signal noa22_x1_668_sig                : bit;
signal noa22_x1_667_sig                : bit;
signal noa22_x1_666_sig                : bit;
signal noa22_x1_665_sig                : bit;
signal noa22_x1_664_sig                : bit;
signal noa22_x1_663_sig                : bit;
signal noa22_x1_662_sig                : bit;
signal noa22_x1_661_sig                : bit;
signal noa22_x1_660_sig                : bit;
signal noa22_x1_65_sig                 : bit;
signal noa22_x1_659_sig                : bit;
signal noa22_x1_658_sig                : bit;
signal noa22_x1_657_sig                : bit;
signal noa22_x1_656_sig                : bit;
signal noa22_x1_655_sig                : bit;
signal noa22_x1_654_sig                : bit;
signal noa22_x1_653_sig                : bit;
signal noa22_x1_652_sig                : bit;
signal noa22_x1_651_sig                : bit;
signal noa22_x1_650_sig                : bit;
signal noa22_x1_64_sig                 : bit;
signal noa22_x1_649_sig                : bit;
signal noa22_x1_648_sig                : bit;
signal noa22_x1_647_sig                : bit;
signal noa22_x1_646_sig                : bit;
signal noa22_x1_645_sig                : bit;
signal noa22_x1_644_sig                : bit;
signal noa22_x1_643_sig                : bit;
signal noa22_x1_642_sig                : bit;
signal noa22_x1_641_sig                : bit;
signal noa22_x1_640_sig                : bit;
signal noa22_x1_63_sig                 : bit;
signal noa22_x1_639_sig                : bit;
signal noa22_x1_638_sig                : bit;
signal noa22_x1_637_sig                : bit;
signal noa22_x1_636_sig                : bit;
signal noa22_x1_635_sig                : bit;
signal noa22_x1_634_sig                : bit;
signal noa22_x1_633_sig                : bit;
signal noa22_x1_632_sig                : bit;
signal noa22_x1_631_sig                : bit;
signal noa22_x1_630_sig                : bit;
signal noa22_x1_62_sig                 : bit;
signal noa22_x1_629_sig                : bit;
signal noa22_x1_628_sig                : bit;
signal noa22_x1_627_sig                : bit;
signal noa22_x1_626_sig                : bit;
signal noa22_x1_625_sig                : bit;
signal noa22_x1_624_sig                : bit;
signal noa22_x1_623_sig                : bit;
signal noa22_x1_622_sig                : bit;
signal noa22_x1_621_sig                : bit;
signal noa22_x1_620_sig                : bit;
signal noa22_x1_61_sig                 : bit;
signal noa22_x1_619_sig                : bit;
signal noa22_x1_618_sig                : bit;
signal noa22_x1_617_sig                : bit;
signal noa22_x1_616_sig                : bit;
signal noa22_x1_615_sig                : bit;
signal noa22_x1_614_sig                : bit;
signal noa22_x1_613_sig                : bit;
signal noa22_x1_612_sig                : bit;
signal noa22_x1_611_sig                : bit;
signal noa22_x1_610_sig                : bit;
signal noa22_x1_60_sig                 : bit;
signal noa22_x1_609_sig                : bit;
signal noa22_x1_608_sig                : bit;
signal noa22_x1_607_sig                : bit;
signal noa22_x1_606_sig                : bit;
signal noa22_x1_605_sig                : bit;
signal noa22_x1_604_sig                : bit;
signal noa22_x1_603_sig                : bit;
signal noa22_x1_602_sig                : bit;
signal noa22_x1_601_sig                : bit;
signal noa22_x1_600_sig                : bit;
signal noa22_x1_5_sig                  : bit;
signal noa22_x1_59_sig                 : bit;
signal noa22_x1_599_sig                : bit;
signal noa22_x1_598_sig                : bit;
signal noa22_x1_597_sig                : bit;
signal noa22_x1_596_sig                : bit;
signal noa22_x1_595_sig                : bit;
signal noa22_x1_594_sig                : bit;
signal noa22_x1_593_sig                : bit;
signal noa22_x1_592_sig                : bit;
signal noa22_x1_591_sig                : bit;
signal noa22_x1_590_sig                : bit;
signal noa22_x1_58_sig                 : bit;
signal noa22_x1_589_sig                : bit;
signal noa22_x1_588_sig                : bit;
signal noa22_x1_587_sig                : bit;
signal noa22_x1_586_sig                : bit;
signal noa22_x1_585_sig                : bit;
signal noa22_x1_584_sig                : bit;
signal noa22_x1_583_sig                : bit;
signal noa22_x1_582_sig                : bit;
signal noa22_x1_581_sig                : bit;
signal noa22_x1_580_sig                : bit;
signal noa22_x1_57_sig                 : bit;
signal noa22_x1_579_sig                : bit;
signal noa22_x1_578_sig                : bit;
signal noa22_x1_577_sig                : bit;
signal noa22_x1_576_sig                : bit;
signal noa22_x1_575_sig                : bit;
signal noa22_x1_574_sig                : bit;
signal noa22_x1_573_sig                : bit;
signal noa22_x1_572_sig                : bit;
signal noa22_x1_571_sig                : bit;
signal noa22_x1_570_sig                : bit;
signal noa22_x1_56_sig                 : bit;
signal noa22_x1_569_sig                : bit;
signal noa22_x1_568_sig                : bit;
signal noa22_x1_567_sig                : bit;
signal noa22_x1_566_sig                : bit;
signal noa22_x1_565_sig                : bit;
signal noa22_x1_564_sig                : bit;
signal noa22_x1_563_sig                : bit;
signal noa22_x1_562_sig                : bit;
signal noa22_x1_561_sig                : bit;
signal noa22_x1_560_sig                : bit;
signal noa22_x1_55_sig                 : bit;
signal noa22_x1_559_sig                : bit;
signal noa22_x1_558_sig                : bit;
signal noa22_x1_557_sig                : bit;
signal noa22_x1_556_sig                : bit;
signal noa22_x1_555_sig                : bit;
signal noa22_x1_554_sig                : bit;
signal noa22_x1_553_sig                : bit;
signal noa22_x1_552_sig                : bit;
signal noa22_x1_551_sig                : bit;
signal noa22_x1_550_sig                : bit;
signal noa22_x1_54_sig                 : bit;
signal noa22_x1_549_sig                : bit;
signal noa22_x1_548_sig                : bit;
signal noa22_x1_547_sig                : bit;
signal noa22_x1_546_sig                : bit;
signal noa22_x1_545_sig                : bit;
signal noa22_x1_544_sig                : bit;
signal noa22_x1_543_sig                : bit;
signal noa22_x1_542_sig                : bit;
signal noa22_x1_541_sig                : bit;
signal noa22_x1_540_sig                : bit;
signal noa22_x1_53_sig                 : bit;
signal noa22_x1_539_sig                : bit;
signal noa22_x1_538_sig                : bit;
signal noa22_x1_537_sig                : bit;
signal noa22_x1_536_sig                : bit;
signal noa22_x1_535_sig                : bit;
signal noa22_x1_534_sig                : bit;
signal noa22_x1_533_sig                : bit;
signal noa22_x1_532_sig                : bit;
signal noa22_x1_531_sig                : bit;
signal noa22_x1_530_sig                : bit;
signal noa22_x1_52_sig                 : bit;
signal noa22_x1_529_sig                : bit;
signal noa22_x1_528_sig                : bit;
signal noa22_x1_527_sig                : bit;
signal noa22_x1_526_sig                : bit;
signal noa22_x1_525_sig                : bit;
signal noa22_x1_524_sig                : bit;
signal noa22_x1_523_sig                : bit;
signal noa22_x1_522_sig                : bit;
signal noa22_x1_521_sig                : bit;
signal noa22_x1_520_sig                : bit;
signal noa22_x1_51_sig                 : bit;
signal noa22_x1_519_sig                : bit;
signal noa22_x1_518_sig                : bit;
signal noa22_x1_517_sig                : bit;
signal noa22_x1_516_sig                : bit;
signal noa22_x1_515_sig                : bit;
signal noa22_x1_514_sig                : bit;
signal noa22_x1_513_sig                : bit;
signal noa22_x1_512_sig                : bit;
signal noa22_x1_511_sig                : bit;
signal noa22_x1_510_sig                : bit;
signal noa22_x1_50_sig                 : bit;
signal noa22_x1_509_sig                : bit;
signal noa22_x1_508_sig                : bit;
signal noa22_x1_507_sig                : bit;
signal noa22_x1_506_sig                : bit;
signal noa22_x1_505_sig                : bit;
signal noa22_x1_504_sig                : bit;
signal noa22_x1_503_sig                : bit;
signal noa22_x1_502_sig                : bit;
signal noa22_x1_501_sig                : bit;
signal noa22_x1_500_sig                : bit;
signal noa22_x1_4_sig                  : bit;
signal noa22_x1_49_sig                 : bit;
signal noa22_x1_499_sig                : bit;
signal noa22_x1_498_sig                : bit;
signal noa22_x1_497_sig                : bit;
signal noa22_x1_496_sig                : bit;
signal noa22_x1_495_sig                : bit;
signal noa22_x1_494_sig                : bit;
signal noa22_x1_493_sig                : bit;
signal noa22_x1_492_sig                : bit;
signal noa22_x1_491_sig                : bit;
signal noa22_x1_490_sig                : bit;
signal noa22_x1_48_sig                 : bit;
signal noa22_x1_489_sig                : bit;
signal noa22_x1_488_sig                : bit;
signal noa22_x1_487_sig                : bit;
signal noa22_x1_486_sig                : bit;
signal noa22_x1_485_sig                : bit;
signal noa22_x1_484_sig                : bit;
signal noa22_x1_483_sig                : bit;
signal noa22_x1_482_sig                : bit;
signal noa22_x1_481_sig                : bit;
signal noa22_x1_480_sig                : bit;
signal noa22_x1_47_sig                 : bit;
signal noa22_x1_479_sig                : bit;
signal noa22_x1_478_sig                : bit;
signal noa22_x1_477_sig                : bit;
signal noa22_x1_476_sig                : bit;
signal noa22_x1_475_sig                : bit;
signal noa22_x1_474_sig                : bit;
signal noa22_x1_473_sig                : bit;
signal noa22_x1_472_sig                : bit;
signal noa22_x1_471_sig                : bit;
signal noa22_x1_470_sig                : bit;
signal noa22_x1_46_sig                 : bit;
signal noa22_x1_469_sig                : bit;
signal noa22_x1_468_sig                : bit;
signal noa22_x1_467_sig                : bit;
signal noa22_x1_466_sig                : bit;
signal noa22_x1_465_sig                : bit;
signal noa22_x1_464_sig                : bit;
signal noa22_x1_463_sig                : bit;
signal noa22_x1_462_sig                : bit;
signal noa22_x1_461_sig                : bit;
signal noa22_x1_460_sig                : bit;
signal noa22_x1_45_sig                 : bit;
signal noa22_x1_459_sig                : bit;
signal noa22_x1_458_sig                : bit;
signal noa22_x1_457_sig                : bit;
signal noa22_x1_456_sig                : bit;
signal noa22_x1_455_sig                : bit;
signal noa22_x1_454_sig                : bit;
signal noa22_x1_453_sig                : bit;
signal noa22_x1_452_sig                : bit;
signal noa22_x1_451_sig                : bit;
signal noa22_x1_450_sig                : bit;
signal noa22_x1_44_sig                 : bit;
signal noa22_x1_449_sig                : bit;
signal noa22_x1_448_sig                : bit;
signal noa22_x1_447_sig                : bit;
signal noa22_x1_446_sig                : bit;
signal noa22_x1_445_sig                : bit;
signal noa22_x1_444_sig                : bit;
signal noa22_x1_443_sig                : bit;
signal noa22_x1_442_sig                : bit;
signal noa22_x1_441_sig                : bit;
signal noa22_x1_440_sig                : bit;
signal noa22_x1_43_sig                 : bit;
signal noa22_x1_439_sig                : bit;
signal noa22_x1_438_sig                : bit;
signal noa22_x1_437_sig                : bit;
signal noa22_x1_436_sig                : bit;
signal noa22_x1_435_sig                : bit;
signal noa22_x1_434_sig                : bit;
signal noa22_x1_433_sig                : bit;
signal noa22_x1_432_sig                : bit;
signal noa22_x1_431_sig                : bit;
signal noa22_x1_430_sig                : bit;
signal noa22_x1_42_sig                 : bit;
signal noa22_x1_429_sig                : bit;
signal noa22_x1_428_sig                : bit;
signal noa22_x1_427_sig                : bit;
signal noa22_x1_426_sig                : bit;
signal noa22_x1_425_sig                : bit;
signal noa22_x1_424_sig                : bit;
signal noa22_x1_423_sig                : bit;
signal noa22_x1_422_sig                : bit;
signal noa22_x1_421_sig                : bit;
signal noa22_x1_420_sig                : bit;
signal noa22_x1_41_sig                 : bit;
signal noa22_x1_419_sig                : bit;
signal noa22_x1_418_sig                : bit;
signal noa22_x1_417_sig                : bit;
signal noa22_x1_416_sig                : bit;
signal noa22_x1_415_sig                : bit;
signal noa22_x1_414_sig                : bit;
signal noa22_x1_413_sig                : bit;
signal noa22_x1_412_sig                : bit;
signal noa22_x1_411_sig                : bit;
signal noa22_x1_410_sig                : bit;
signal noa22_x1_40_sig                 : bit;
signal noa22_x1_409_sig                : bit;
signal noa22_x1_408_sig                : bit;
signal noa22_x1_407_sig                : bit;
signal noa22_x1_406_sig                : bit;
signal noa22_x1_405_sig                : bit;
signal noa22_x1_404_sig                : bit;
signal noa22_x1_403_sig                : bit;
signal noa22_x1_402_sig                : bit;
signal noa22_x1_401_sig                : bit;
signal noa22_x1_400_sig                : bit;
signal noa22_x1_3_sig                  : bit;
signal noa22_x1_39_sig                 : bit;
signal noa22_x1_399_sig                : bit;
signal noa22_x1_398_sig                : bit;
signal noa22_x1_397_sig                : bit;
signal noa22_x1_396_sig                : bit;
signal noa22_x1_395_sig                : bit;
signal noa22_x1_394_sig                : bit;
signal noa22_x1_393_sig                : bit;
signal noa22_x1_392_sig                : bit;
signal noa22_x1_391_sig                : bit;
signal noa22_x1_390_sig                : bit;
signal noa22_x1_38_sig                 : bit;
signal noa22_x1_389_sig                : bit;
signal noa22_x1_388_sig                : bit;
signal noa22_x1_387_sig                : bit;
signal noa22_x1_386_sig                : bit;
signal noa22_x1_385_sig                : bit;
signal noa22_x1_384_sig                : bit;
signal noa22_x1_383_sig                : bit;
signal noa22_x1_382_sig                : bit;
signal noa22_x1_381_sig                : bit;
signal noa22_x1_380_sig                : bit;
signal noa22_x1_37_sig                 : bit;
signal noa22_x1_379_sig                : bit;
signal noa22_x1_378_sig                : bit;
signal noa22_x1_377_sig                : bit;
signal noa22_x1_376_sig                : bit;
signal noa22_x1_375_sig                : bit;
signal noa22_x1_374_sig                : bit;
signal noa22_x1_373_sig                : bit;
signal noa22_x1_372_sig                : bit;
signal noa22_x1_371_sig                : bit;
signal noa22_x1_370_sig                : bit;
signal noa22_x1_36_sig                 : bit;
signal noa22_x1_369_sig                : bit;
signal noa22_x1_368_sig                : bit;
signal noa22_x1_367_sig                : bit;
signal noa22_x1_366_sig                : bit;
signal noa22_x1_365_sig                : bit;
signal noa22_x1_364_sig                : bit;
signal noa22_x1_363_sig                : bit;
signal noa22_x1_362_sig                : bit;
signal noa22_x1_361_sig                : bit;
signal noa22_x1_360_sig                : bit;
signal noa22_x1_35_sig                 : bit;
signal noa22_x1_359_sig                : bit;
signal noa22_x1_358_sig                : bit;
signal noa22_x1_357_sig                : bit;
signal noa22_x1_356_sig                : bit;
signal noa22_x1_355_sig                : bit;
signal noa22_x1_354_sig                : bit;
signal noa22_x1_353_sig                : bit;
signal noa22_x1_352_sig                : bit;
signal noa22_x1_351_sig                : bit;
signal noa22_x1_350_sig                : bit;
signal noa22_x1_34_sig                 : bit;
signal noa22_x1_349_sig                : bit;
signal noa22_x1_348_sig                : bit;
signal noa22_x1_347_sig                : bit;
signal noa22_x1_346_sig                : bit;
signal noa22_x1_345_sig                : bit;
signal noa22_x1_344_sig                : bit;
signal noa22_x1_343_sig                : bit;
signal noa22_x1_342_sig                : bit;
signal noa22_x1_341_sig                : bit;
signal noa22_x1_340_sig                : bit;
signal noa22_x1_33_sig                 : bit;
signal noa22_x1_339_sig                : bit;
signal noa22_x1_338_sig                : bit;
signal noa22_x1_337_sig                : bit;
signal noa22_x1_336_sig                : bit;
signal noa22_x1_335_sig                : bit;
signal noa22_x1_334_sig                : bit;
signal noa22_x1_333_sig                : bit;
signal noa22_x1_332_sig                : bit;
signal noa22_x1_331_sig                : bit;
signal noa22_x1_330_sig                : bit;
signal noa22_x1_32_sig                 : bit;
signal noa22_x1_329_sig                : bit;
signal noa22_x1_328_sig                : bit;
signal noa22_x1_327_sig                : bit;
signal noa22_x1_326_sig                : bit;
signal noa22_x1_325_sig                : bit;
signal noa22_x1_324_sig                : bit;
signal noa22_x1_323_sig                : bit;
signal noa22_x1_322_sig                : bit;
signal noa22_x1_321_sig                : bit;
signal noa22_x1_320_sig                : bit;
signal noa22_x1_31_sig                 : bit;
signal noa22_x1_319_sig                : bit;
signal noa22_x1_318_sig                : bit;
signal noa22_x1_317_sig                : bit;
signal noa22_x1_316_sig                : bit;
signal noa22_x1_315_sig                : bit;
signal noa22_x1_314_sig                : bit;
signal noa22_x1_313_sig                : bit;
signal noa22_x1_312_sig                : bit;
signal noa22_x1_311_sig                : bit;
signal noa22_x1_310_sig                : bit;
signal noa22_x1_30_sig                 : bit;
signal noa22_x1_309_sig                : bit;
signal noa22_x1_308_sig                : bit;
signal noa22_x1_307_sig                : bit;
signal noa22_x1_306_sig                : bit;
signal noa22_x1_305_sig                : bit;
signal noa22_x1_304_sig                : bit;
signal noa22_x1_303_sig                : bit;
signal noa22_x1_302_sig                : bit;
signal noa22_x1_301_sig                : bit;
signal noa22_x1_300_sig                : bit;
signal noa22_x1_2_sig                  : bit;
signal noa22_x1_29_sig                 : bit;
signal noa22_x1_299_sig                : bit;
signal noa22_x1_298_sig                : bit;
signal noa22_x1_297_sig                : bit;
signal noa22_x1_296_sig                : bit;
signal noa22_x1_295_sig                : bit;
signal noa22_x1_294_sig                : bit;
signal noa22_x1_293_sig                : bit;
signal noa22_x1_292_sig                : bit;
signal noa22_x1_291_sig                : bit;
signal noa22_x1_290_sig                : bit;
signal noa22_x1_28_sig                 : bit;
signal noa22_x1_289_sig                : bit;
signal noa22_x1_288_sig                : bit;
signal noa22_x1_287_sig                : bit;
signal noa22_x1_286_sig                : bit;
signal noa22_x1_285_sig                : bit;
signal noa22_x1_284_sig                : bit;
signal noa22_x1_283_sig                : bit;
signal noa22_x1_282_sig                : bit;
signal noa22_x1_281_sig                : bit;
signal noa22_x1_280_sig                : bit;
signal noa22_x1_27_sig                 : bit;
signal noa22_x1_279_sig                : bit;
signal noa22_x1_278_sig                : bit;
signal noa22_x1_277_sig                : bit;
signal noa22_x1_276_sig                : bit;
signal noa22_x1_275_sig                : bit;
signal noa22_x1_274_sig                : bit;
signal noa22_x1_273_sig                : bit;
signal noa22_x1_272_sig                : bit;
signal noa22_x1_271_sig                : bit;
signal noa22_x1_270_sig                : bit;
signal noa22_x1_26_sig                 : bit;
signal noa22_x1_269_sig                : bit;
signal noa22_x1_268_sig                : bit;
signal noa22_x1_267_sig                : bit;
signal noa22_x1_266_sig                : bit;
signal noa22_x1_265_sig                : bit;
signal noa22_x1_264_sig                : bit;
signal noa22_x1_263_sig                : bit;
signal noa22_x1_262_sig                : bit;
signal noa22_x1_261_sig                : bit;
signal noa22_x1_260_sig                : bit;
signal noa22_x1_25_sig                 : bit;
signal noa22_x1_259_sig                : bit;
signal noa22_x1_258_sig                : bit;
signal noa22_x1_257_sig                : bit;
signal noa22_x1_256_sig                : bit;
signal noa22_x1_255_sig                : bit;
signal noa22_x1_254_sig                : bit;
signal noa22_x1_253_sig                : bit;
signal noa22_x1_252_sig                : bit;
signal noa22_x1_251_sig                : bit;
signal noa22_x1_250_sig                : bit;
signal noa22_x1_24_sig                 : bit;
signal noa22_x1_249_sig                : bit;
signal noa22_x1_248_sig                : bit;
signal noa22_x1_247_sig                : bit;
signal noa22_x1_246_sig                : bit;
signal noa22_x1_245_sig                : bit;
signal noa22_x1_244_sig                : bit;
signal noa22_x1_243_sig                : bit;
signal noa22_x1_242_sig                : bit;
signal noa22_x1_241_sig                : bit;
signal noa22_x1_240_sig                : bit;
signal noa22_x1_23_sig                 : bit;
signal noa22_x1_239_sig                : bit;
signal noa22_x1_238_sig                : bit;
signal noa22_x1_237_sig                : bit;
signal noa22_x1_236_sig                : bit;
signal noa22_x1_235_sig                : bit;
signal noa22_x1_234_sig                : bit;
signal noa22_x1_233_sig                : bit;
signal noa22_x1_232_sig                : bit;
signal noa22_x1_231_sig                : bit;
signal noa22_x1_230_sig                : bit;
signal noa22_x1_22_sig                 : bit;
signal noa22_x1_229_sig                : bit;
signal noa22_x1_228_sig                : bit;
signal noa22_x1_227_sig                : bit;
signal noa22_x1_226_sig                : bit;
signal noa22_x1_225_sig                : bit;
signal noa22_x1_224_sig                : bit;
signal noa22_x1_223_sig                : bit;
signal noa22_x1_222_sig                : bit;
signal noa22_x1_221_sig                : bit;
signal noa22_x1_220_sig                : bit;
signal noa22_x1_21_sig                 : bit;
signal noa22_x1_219_sig                : bit;
signal noa22_x1_218_sig                : bit;
signal noa22_x1_217_sig                : bit;
signal noa22_x1_216_sig                : bit;
signal noa22_x1_215_sig                : bit;
signal noa22_x1_214_sig                : bit;
signal noa22_x1_213_sig                : bit;
signal noa22_x1_212_sig                : bit;
signal noa22_x1_211_sig                : bit;
signal noa22_x1_210_sig                : bit;
signal noa22_x1_20_sig                 : bit;
signal noa22_x1_209_sig                : bit;
signal noa22_x1_208_sig                : bit;
signal noa22_x1_207_sig                : bit;
signal noa22_x1_206_sig                : bit;
signal noa22_x1_205_sig                : bit;
signal noa22_x1_204_sig                : bit;
signal noa22_x1_203_sig                : bit;
signal noa22_x1_202_sig                : bit;
signal noa22_x1_201_sig                : bit;
signal noa22_x1_200_sig                : bit;
signal noa22_x1_19_sig                 : bit;
signal noa22_x1_199_sig                : bit;
signal noa22_x1_198_sig                : bit;
signal noa22_x1_197_sig                : bit;
signal noa22_x1_196_sig                : bit;
signal noa22_x1_195_sig                : bit;
signal noa22_x1_194_sig                : bit;
signal noa22_x1_193_sig                : bit;
signal noa22_x1_192_sig                : bit;
signal noa22_x1_191_sig                : bit;
signal noa22_x1_190_sig                : bit;
signal noa22_x1_18_sig                 : bit;
signal noa22_x1_189_sig                : bit;
signal noa22_x1_188_sig                : bit;
signal noa22_x1_187_sig                : bit;
signal noa22_x1_186_sig                : bit;
signal noa22_x1_185_sig                : bit;
signal noa22_x1_184_sig                : bit;
signal noa22_x1_183_sig                : bit;
signal noa22_x1_182_sig                : bit;
signal noa22_x1_181_sig                : bit;
signal noa22_x1_180_sig                : bit;
signal noa22_x1_17_sig                 : bit;
signal noa22_x1_179_sig                : bit;
signal noa22_x1_178_sig                : bit;
signal noa22_x1_177_sig                : bit;
signal noa22_x1_176_sig                : bit;
signal noa22_x1_175_sig                : bit;
signal noa22_x1_174_sig                : bit;
signal noa22_x1_173_sig                : bit;
signal noa22_x1_172_sig                : bit;
signal noa22_x1_171_sig                : bit;
signal noa22_x1_170_sig                : bit;
signal noa22_x1_16_sig                 : bit;
signal noa22_x1_169_sig                : bit;
signal noa22_x1_168_sig                : bit;
signal noa22_x1_167_sig                : bit;
signal noa22_x1_166_sig                : bit;
signal noa22_x1_165_sig                : bit;
signal noa22_x1_164_sig                : bit;
signal noa22_x1_163_sig                : bit;
signal noa22_x1_162_sig                : bit;
signal noa22_x1_161_sig                : bit;
signal noa22_x1_160_sig                : bit;
signal noa22_x1_15_sig                 : bit;
signal noa22_x1_159_sig                : bit;
signal noa22_x1_158_sig                : bit;
signal noa22_x1_157_sig                : bit;
signal noa22_x1_156_sig                : bit;
signal noa22_x1_155_sig                : bit;
signal noa22_x1_154_sig                : bit;
signal noa22_x1_153_sig                : bit;
signal noa22_x1_152_sig                : bit;
signal noa22_x1_151_sig                : bit;
signal noa22_x1_150_sig                : bit;
signal noa22_x1_14_sig                 : bit;
signal noa22_x1_149_sig                : bit;
signal noa22_x1_148_sig                : bit;
signal noa22_x1_147_sig                : bit;
signal noa22_x1_146_sig                : bit;
signal noa22_x1_145_sig                : bit;
signal noa22_x1_144_sig                : bit;
signal noa22_x1_143_sig                : bit;
signal noa22_x1_142_sig                : bit;
signal noa22_x1_141_sig                : bit;
signal noa22_x1_140_sig                : bit;
signal noa22_x1_13_sig                 : bit;
signal noa22_x1_139_sig                : bit;
signal noa22_x1_138_sig                : bit;
signal noa22_x1_137_sig                : bit;
signal noa22_x1_136_sig                : bit;
signal noa22_x1_135_sig                : bit;
signal noa22_x1_134_sig                : bit;
signal noa22_x1_133_sig                : bit;
signal noa22_x1_132_sig                : bit;
signal noa22_x1_131_sig                : bit;
signal noa22_x1_130_sig                : bit;
signal noa22_x1_12_sig                 : bit;
signal noa22_x1_129_sig                : bit;
signal noa22_x1_128_sig                : bit;
signal noa22_x1_127_sig                : bit;
signal noa22_x1_126_sig                : bit;
signal noa22_x1_125_sig                : bit;
signal noa22_x1_124_sig                : bit;
signal noa22_x1_123_sig                : bit;
signal noa22_x1_122_sig                : bit;
signal noa22_x1_121_sig                : bit;
signal noa22_x1_120_sig                : bit;
signal noa22_x1_11_sig                 : bit;
signal noa22_x1_119_sig                : bit;
signal noa22_x1_118_sig                : bit;
signal noa22_x1_117_sig                : bit;
signal noa22_x1_116_sig                : bit;
signal noa22_x1_115_sig                : bit;
signal noa22_x1_114_sig                : bit;
signal noa22_x1_113_sig                : bit;
signal noa22_x1_112_sig                : bit;
signal noa22_x1_111_sig                : bit;
signal noa22_x1_110_sig                : bit;
signal noa22_x1_10_sig                 : bit;
signal noa22_x1_109_sig                : bit;
signal noa22_x1_108_sig                : bit;
signal noa22_x1_107_sig                : bit;
signal noa22_x1_106_sig                : bit;
signal noa22_x1_105_sig                : bit;
signal noa22_x1_104_sig                : bit;
signal noa22_x1_103_sig                : bit;
signal noa22_x1_102_sig                : bit;
signal noa22_x1_101_sig                : bit;
signal noa22_x1_100_sig                : bit;
signal no4_x1_sig                      : bit;
signal no4_x1_7_sig                    : bit;
signal no4_x1_6_sig                    : bit;
signal no4_x1_5_sig                    : bit;
signal no4_x1_4_sig                    : bit;
signal no4_x1_3_sig                    : bit;
signal no4_x1_2_sig                    : bit;
signal no3_x1_sig                      : bit;
signal no3_x1_9_sig                    : bit;
signal no3_x1_99_sig                   : bit;
signal no3_x1_98_sig                   : bit;
signal no3_x1_97_sig                   : bit;
signal no3_x1_96_sig                   : bit;
signal no3_x1_95_sig                   : bit;
signal no3_x1_94_sig                   : bit;
signal no3_x1_93_sig                   : bit;
signal no3_x1_92_sig                   : bit;
signal no3_x1_91_sig                   : bit;
signal no3_x1_90_sig                   : bit;
signal no3_x1_8_sig                    : bit;
signal no3_x1_89_sig                   : bit;
signal no3_x1_88_sig                   : bit;
signal no3_x1_87_sig                   : bit;
signal no3_x1_86_sig                   : bit;
signal no3_x1_85_sig                   : bit;
signal no3_x1_84_sig                   : bit;
signal no3_x1_83_sig                   : bit;
signal no3_x1_82_sig                   : bit;
signal no3_x1_81_sig                   : bit;
signal no3_x1_80_sig                   : bit;
signal no3_x1_7_sig                    : bit;
signal no3_x1_79_sig                   : bit;
signal no3_x1_78_sig                   : bit;
signal no3_x1_77_sig                   : bit;
signal no3_x1_76_sig                   : bit;
signal no3_x1_75_sig                   : bit;
signal no3_x1_74_sig                   : bit;
signal no3_x1_73_sig                   : bit;
signal no3_x1_72_sig                   : bit;
signal no3_x1_71_sig                   : bit;
signal no3_x1_70_sig                   : bit;
signal no3_x1_6_sig                    : bit;
signal no3_x1_69_sig                   : bit;
signal no3_x1_68_sig                   : bit;
signal no3_x1_67_sig                   : bit;
signal no3_x1_66_sig                   : bit;
signal no3_x1_65_sig                   : bit;
signal no3_x1_64_sig                   : bit;
signal no3_x1_63_sig                   : bit;
signal no3_x1_62_sig                   : bit;
signal no3_x1_61_sig                   : bit;
signal no3_x1_60_sig                   : bit;
signal no3_x1_5_sig                    : bit;
signal no3_x1_59_sig                   : bit;
signal no3_x1_58_sig                   : bit;
signal no3_x1_57_sig                   : bit;
signal no3_x1_56_sig                   : bit;
signal no3_x1_55_sig                   : bit;
signal no3_x1_54_sig                   : bit;
signal no3_x1_53_sig                   : bit;
signal no3_x1_52_sig                   : bit;
signal no3_x1_51_sig                   : bit;
signal no3_x1_50_sig                   : bit;
signal no3_x1_4_sig                    : bit;
signal no3_x1_49_sig                   : bit;
signal no3_x1_48_sig                   : bit;
signal no3_x1_47_sig                   : bit;
signal no3_x1_46_sig                   : bit;
signal no3_x1_45_sig                   : bit;
signal no3_x1_44_sig                   : bit;
signal no3_x1_43_sig                   : bit;
signal no3_x1_42_sig                   : bit;
signal no3_x1_41_sig                   : bit;
signal no3_x1_40_sig                   : bit;
signal no3_x1_3_sig                    : bit;
signal no3_x1_39_sig                   : bit;
signal no3_x1_38_sig                   : bit;
signal no3_x1_37_sig                   : bit;
signal no3_x1_36_sig                   : bit;
signal no3_x1_35_sig                   : bit;
signal no3_x1_34_sig                   : bit;
signal no3_x1_33_sig                   : bit;
signal no3_x1_32_sig                   : bit;
signal no3_x1_31_sig                   : bit;
signal no3_x1_30_sig                   : bit;
signal no3_x1_2_sig                    : bit;
signal no3_x1_29_sig                   : bit;
signal no3_x1_28_sig                   : bit;
signal no3_x1_27_sig                   : bit;
signal no3_x1_26_sig                   : bit;
signal no3_x1_25_sig                   : bit;
signal no3_x1_24_sig                   : bit;
signal no3_x1_23_sig                   : bit;
signal no3_x1_22_sig                   : bit;
signal no3_x1_21_sig                   : bit;
signal no3_x1_20_sig                   : bit;
signal no3_x1_19_sig                   : bit;
signal no3_x1_18_sig                   : bit;
signal no3_x1_17_sig                   : bit;
signal no3_x1_16_sig                   : bit;
signal no3_x1_15_sig                   : bit;
signal no3_x1_14_sig                   : bit;
signal no3_x1_13_sig                   : bit;
signal no3_x1_12_sig                   : bit;
signal no3_x1_123_sig                  : bit;
signal no3_x1_122_sig                  : bit;
signal no3_x1_121_sig                  : bit;
signal no3_x1_120_sig                  : bit;
signal no3_x1_11_sig                   : bit;
signal no3_x1_119_sig                  : bit;
signal no3_x1_118_sig                  : bit;
signal no3_x1_117_sig                  : bit;
signal no3_x1_116_sig                  : bit;
signal no3_x1_115_sig                  : bit;
signal no3_x1_114_sig                  : bit;
signal no3_x1_113_sig                  : bit;
signal no3_x1_112_sig                  : bit;
signal no3_x1_111_sig                  : bit;
signal no3_x1_110_sig                  : bit;
signal no3_x1_10_sig                   : bit;
signal no3_x1_109_sig                  : bit;
signal no3_x1_108_sig                  : bit;
signal no3_x1_107_sig                  : bit;
signal no3_x1_106_sig                  : bit;
signal no3_x1_105_sig                  : bit;
signal no3_x1_104_sig                  : bit;
signal no3_x1_103_sig                  : bit;
signal no3_x1_102_sig                  : bit;
signal no3_x1_101_sig                  : bit;
signal no3_x1_100_sig                  : bit;
signal no2_x1_sig                      : bit;
signal no2_x1_9_sig                    : bit;
signal no2_x1_99_sig                   : bit;
signal no2_x1_98_sig                   : bit;
signal no2_x1_97_sig                   : bit;
signal no2_x1_96_sig                   : bit;
signal no2_x1_95_sig                   : bit;
signal no2_x1_94_sig                   : bit;
signal no2_x1_93_sig                   : bit;
signal no2_x1_92_sig                   : bit;
signal no2_x1_91_sig                   : bit;
signal no2_x1_90_sig                   : bit;
signal no2_x1_8_sig                    : bit;
signal no2_x1_89_sig                   : bit;
signal no2_x1_88_sig                   : bit;
signal no2_x1_87_sig                   : bit;
signal no2_x1_86_sig                   : bit;
signal no2_x1_85_sig                   : bit;
signal no2_x1_84_sig                   : bit;
signal no2_x1_83_sig                   : bit;
signal no2_x1_82_sig                   : bit;
signal no2_x1_81_sig                   : bit;
signal no2_x1_80_sig                   : bit;
signal no2_x1_7_sig                    : bit;
signal no2_x1_79_sig                   : bit;
signal no2_x1_78_sig                   : bit;
signal no2_x1_77_sig                   : bit;
signal no2_x1_76_sig                   : bit;
signal no2_x1_75_sig                   : bit;
signal no2_x1_74_sig                   : bit;
signal no2_x1_73_sig                   : bit;
signal no2_x1_72_sig                   : bit;
signal no2_x1_71_sig                   : bit;
signal no2_x1_70_sig                   : bit;
signal no2_x1_6_sig                    : bit;
signal no2_x1_69_sig                   : bit;
signal no2_x1_68_sig                   : bit;
signal no2_x1_67_sig                   : bit;
signal no2_x1_66_sig                   : bit;
signal no2_x1_65_sig                   : bit;
signal no2_x1_64_sig                   : bit;
signal no2_x1_63_sig                   : bit;
signal no2_x1_62_sig                   : bit;
signal no2_x1_61_sig                   : bit;
signal no2_x1_60_sig                   : bit;
signal no2_x1_5_sig                    : bit;
signal no2_x1_59_sig                   : bit;
signal no2_x1_58_sig                   : bit;
signal no2_x1_57_sig                   : bit;
signal no2_x1_56_sig                   : bit;
signal no2_x1_55_sig                   : bit;
signal no2_x1_54_sig                   : bit;
signal no2_x1_53_sig                   : bit;
signal no2_x1_52_sig                   : bit;
signal no2_x1_51_sig                   : bit;
signal no2_x1_50_sig                   : bit;
signal no2_x1_4_sig                    : bit;
signal no2_x1_49_sig                   : bit;
signal no2_x1_48_sig                   : bit;
signal no2_x1_47_sig                   : bit;
signal no2_x1_46_sig                   : bit;
signal no2_x1_45_sig                   : bit;
signal no2_x1_44_sig                   : bit;
signal no2_x1_43_sig                   : bit;
signal no2_x1_42_sig                   : bit;
signal no2_x1_41_sig                   : bit;
signal no2_x1_40_sig                   : bit;
signal no2_x1_3_sig                    : bit;
signal no2_x1_39_sig                   : bit;
signal no2_x1_38_sig                   : bit;
signal no2_x1_37_sig                   : bit;
signal no2_x1_36_sig                   : bit;
signal no2_x1_35_sig                   : bit;
signal no2_x1_34_sig                   : bit;
signal no2_x1_33_sig                   : bit;
signal no2_x1_32_sig                   : bit;
signal no2_x1_31_sig                   : bit;
signal no2_x1_30_sig                   : bit;
signal no2_x1_2_sig                    : bit;
signal no2_x1_29_sig                   : bit;
signal no2_x1_28_sig                   : bit;
signal no2_x1_27_sig                   : bit;
signal no2_x1_26_sig                   : bit;
signal no2_x1_25_sig                   : bit;
signal no2_x1_24_sig                   : bit;
signal no2_x1_23_sig                   : bit;
signal no2_x1_22_sig                   : bit;
signal no2_x1_21_sig                   : bit;
signal no2_x1_20_sig                   : bit;
signal no2_x1_19_sig                   : bit;
signal no2_x1_18_sig                   : bit;
signal no2_x1_17_sig                   : bit;
signal no2_x1_16_sig                   : bit;
signal no2_x1_15_sig                   : bit;
signal no2_x1_14_sig                   : bit;
signal no2_x1_144_sig                  : bit;
signal no2_x1_143_sig                  : bit;
signal no2_x1_142_sig                  : bit;
signal no2_x1_141_sig                  : bit;
signal no2_x1_140_sig                  : bit;
signal no2_x1_13_sig                   : bit;
signal no2_x1_139_sig                  : bit;
signal no2_x1_138_sig                  : bit;
signal no2_x1_137_sig                  : bit;
signal no2_x1_136_sig                  : bit;
signal no2_x1_135_sig                  : bit;
signal no2_x1_134_sig                  : bit;
signal no2_x1_133_sig                  : bit;
signal no2_x1_132_sig                  : bit;
signal no2_x1_131_sig                  : bit;
signal no2_x1_130_sig                  : bit;
signal no2_x1_12_sig                   : bit;
signal no2_x1_129_sig                  : bit;
signal no2_x1_128_sig                  : bit;
signal no2_x1_127_sig                  : bit;
signal no2_x1_126_sig                  : bit;
signal no2_x1_125_sig                  : bit;
signal no2_x1_124_sig                  : bit;
signal no2_x1_123_sig                  : bit;
signal no2_x1_122_sig                  : bit;
signal no2_x1_121_sig                  : bit;
signal no2_x1_120_sig                  : bit;
signal no2_x1_11_sig                   : bit;
signal no2_x1_119_sig                  : bit;
signal no2_x1_118_sig                  : bit;
signal no2_x1_117_sig                  : bit;
signal no2_x1_116_sig                  : bit;
signal no2_x1_115_sig                  : bit;
signal no2_x1_114_sig                  : bit;
signal no2_x1_113_sig                  : bit;
signal no2_x1_112_sig                  : bit;
signal no2_x1_111_sig                  : bit;
signal no2_x1_110_sig                  : bit;
signal no2_x1_10_sig                   : bit;
signal no2_x1_109_sig                  : bit;
signal no2_x1_108_sig                  : bit;
signal no2_x1_107_sig                  : bit;
signal no2_x1_106_sig                  : bit;
signal no2_x1_105_sig                  : bit;
signal no2_x1_104_sig                  : bit;
signal no2_x1_103_sig                  : bit;
signal no2_x1_102_sig                  : bit;
signal no2_x1_101_sig                  : bit;
signal no2_x1_100_sig                  : bit;
signal nmx3_x1_sig                     : bit;
signal nmx3_x1_9_sig                   : bit;
signal nmx3_x1_99_sig                  : bit;
signal nmx3_x1_98_sig                  : bit;
signal nmx3_x1_97_sig                  : bit;
signal nmx3_x1_96_sig                  : bit;
signal nmx3_x1_95_sig                  : bit;
signal nmx3_x1_94_sig                  : bit;
signal nmx3_x1_93_sig                  : bit;
signal nmx3_x1_92_sig                  : bit;
signal nmx3_x1_91_sig                  : bit;
signal nmx3_x1_90_sig                  : bit;
signal nmx3_x1_8_sig                   : bit;
signal nmx3_x1_89_sig                  : bit;
signal nmx3_x1_88_sig                  : bit;
signal nmx3_x1_87_sig                  : bit;
signal nmx3_x1_86_sig                  : bit;
signal nmx3_x1_85_sig                  : bit;
signal nmx3_x1_84_sig                  : bit;
signal nmx3_x1_83_sig                  : bit;
signal nmx3_x1_82_sig                  : bit;
signal nmx3_x1_81_sig                  : bit;
signal nmx3_x1_80_sig                  : bit;
signal nmx3_x1_7_sig                   : bit;
signal nmx3_x1_79_sig                  : bit;
signal nmx3_x1_78_sig                  : bit;
signal nmx3_x1_77_sig                  : bit;
signal nmx3_x1_76_sig                  : bit;
signal nmx3_x1_75_sig                  : bit;
signal nmx3_x1_74_sig                  : bit;
signal nmx3_x1_73_sig                  : bit;
signal nmx3_x1_72_sig                  : bit;
signal nmx3_x1_71_sig                  : bit;
signal nmx3_x1_70_sig                  : bit;
signal nmx3_x1_6_sig                   : bit;
signal nmx3_x1_69_sig                  : bit;
signal nmx3_x1_68_sig                  : bit;
signal nmx3_x1_67_sig                  : bit;
signal nmx3_x1_66_sig                  : bit;
signal nmx3_x1_65_sig                  : bit;
signal nmx3_x1_64_sig                  : bit;
signal nmx3_x1_63_sig                  : bit;
signal nmx3_x1_62_sig                  : bit;
signal nmx3_x1_61_sig                  : bit;
signal nmx3_x1_60_sig                  : bit;
signal nmx3_x1_5_sig                   : bit;
signal nmx3_x1_59_sig                  : bit;
signal nmx3_x1_58_sig                  : bit;
signal nmx3_x1_57_sig                  : bit;
signal nmx3_x1_56_sig                  : bit;
signal nmx3_x1_55_sig                  : bit;
signal nmx3_x1_54_sig                  : bit;
signal nmx3_x1_53_sig                  : bit;
signal nmx3_x1_52_sig                  : bit;
signal nmx3_x1_51_sig                  : bit;
signal nmx3_x1_50_sig                  : bit;
signal nmx3_x1_4_sig                   : bit;
signal nmx3_x1_49_sig                  : bit;
signal nmx3_x1_48_sig                  : bit;
signal nmx3_x1_47_sig                  : bit;
signal nmx3_x1_46_sig                  : bit;
signal nmx3_x1_45_sig                  : bit;
signal nmx3_x1_44_sig                  : bit;
signal nmx3_x1_43_sig                  : bit;
signal nmx3_x1_42_sig                  : bit;
signal nmx3_x1_41_sig                  : bit;
signal nmx3_x1_40_sig                  : bit;
signal nmx3_x1_3_sig                   : bit;
signal nmx3_x1_39_sig                  : bit;
signal nmx3_x1_38_sig                  : bit;
signal nmx3_x1_37_sig                  : bit;
signal nmx3_x1_36_sig                  : bit;
signal nmx3_x1_35_sig                  : bit;
signal nmx3_x1_34_sig                  : bit;
signal nmx3_x1_33_sig                  : bit;
signal nmx3_x1_32_sig                  : bit;
signal nmx3_x1_31_sig                  : bit;
signal nmx3_x1_30_sig                  : bit;
signal nmx3_x1_2_sig                   : bit;
signal nmx3_x1_29_sig                  : bit;
signal nmx3_x1_28_sig                  : bit;
signal nmx3_x1_27_sig                  : bit;
signal nmx3_x1_26_sig                  : bit;
signal nmx3_x1_25_sig                  : bit;
signal nmx3_x1_24_sig                  : bit;
signal nmx3_x1_23_sig                  : bit;
signal nmx3_x1_22_sig                  : bit;
signal nmx3_x1_21_sig                  : bit;
signal nmx3_x1_213_sig                 : bit;
signal nmx3_x1_212_sig                 : bit;
signal nmx3_x1_211_sig                 : bit;
signal nmx3_x1_210_sig                 : bit;
signal nmx3_x1_20_sig                  : bit;
signal nmx3_x1_209_sig                 : bit;
signal nmx3_x1_208_sig                 : bit;
signal nmx3_x1_207_sig                 : bit;
signal nmx3_x1_206_sig                 : bit;
signal nmx3_x1_205_sig                 : bit;
signal nmx3_x1_204_sig                 : bit;
signal nmx3_x1_203_sig                 : bit;
signal nmx3_x1_202_sig                 : bit;
signal nmx3_x1_201_sig                 : bit;
signal nmx3_x1_200_sig                 : bit;
signal nmx3_x1_19_sig                  : bit;
signal nmx3_x1_199_sig                 : bit;
signal nmx3_x1_198_sig                 : bit;
signal nmx3_x1_197_sig                 : bit;
signal nmx3_x1_196_sig                 : bit;
signal nmx3_x1_195_sig                 : bit;
signal nmx3_x1_194_sig                 : bit;
signal nmx3_x1_193_sig                 : bit;
signal nmx3_x1_192_sig                 : bit;
signal nmx3_x1_191_sig                 : bit;
signal nmx3_x1_190_sig                 : bit;
signal nmx3_x1_18_sig                  : bit;
signal nmx3_x1_189_sig                 : bit;
signal nmx3_x1_188_sig                 : bit;
signal nmx3_x1_187_sig                 : bit;
signal nmx3_x1_186_sig                 : bit;
signal nmx3_x1_185_sig                 : bit;
signal nmx3_x1_184_sig                 : bit;
signal nmx3_x1_183_sig                 : bit;
signal nmx3_x1_182_sig                 : bit;
signal nmx3_x1_181_sig                 : bit;
signal nmx3_x1_180_sig                 : bit;
signal nmx3_x1_17_sig                  : bit;
signal nmx3_x1_179_sig                 : bit;
signal nmx3_x1_178_sig                 : bit;
signal nmx3_x1_177_sig                 : bit;
signal nmx3_x1_176_sig                 : bit;
signal nmx3_x1_175_sig                 : bit;
signal nmx3_x1_174_sig                 : bit;
signal nmx3_x1_173_sig                 : bit;
signal nmx3_x1_172_sig                 : bit;
signal nmx3_x1_171_sig                 : bit;
signal nmx3_x1_170_sig                 : bit;
signal nmx3_x1_16_sig                  : bit;
signal nmx3_x1_169_sig                 : bit;
signal nmx3_x1_168_sig                 : bit;
signal nmx3_x1_167_sig                 : bit;
signal nmx3_x1_166_sig                 : bit;
signal nmx3_x1_165_sig                 : bit;
signal nmx3_x1_164_sig                 : bit;
signal nmx3_x1_163_sig                 : bit;
signal nmx3_x1_162_sig                 : bit;
signal nmx3_x1_161_sig                 : bit;
signal nmx3_x1_160_sig                 : bit;
signal nmx3_x1_15_sig                  : bit;
signal nmx3_x1_159_sig                 : bit;
signal nmx3_x1_158_sig                 : bit;
signal nmx3_x1_157_sig                 : bit;
signal nmx3_x1_156_sig                 : bit;
signal nmx3_x1_155_sig                 : bit;
signal nmx3_x1_154_sig                 : bit;
signal nmx3_x1_153_sig                 : bit;
signal nmx3_x1_152_sig                 : bit;
signal nmx3_x1_151_sig                 : bit;
signal nmx3_x1_150_sig                 : bit;
signal nmx3_x1_14_sig                  : bit;
signal nmx3_x1_149_sig                 : bit;
signal nmx3_x1_148_sig                 : bit;
signal nmx3_x1_147_sig                 : bit;
signal nmx3_x1_146_sig                 : bit;
signal nmx3_x1_145_sig                 : bit;
signal nmx3_x1_144_sig                 : bit;
signal nmx3_x1_143_sig                 : bit;
signal nmx3_x1_142_sig                 : bit;
signal nmx3_x1_141_sig                 : bit;
signal nmx3_x1_140_sig                 : bit;
signal nmx3_x1_13_sig                  : bit;
signal nmx3_x1_139_sig                 : bit;
signal nmx3_x1_138_sig                 : bit;
signal nmx3_x1_137_sig                 : bit;
signal nmx3_x1_136_sig                 : bit;
signal nmx3_x1_135_sig                 : bit;
signal nmx3_x1_134_sig                 : bit;
signal nmx3_x1_133_sig                 : bit;
signal nmx3_x1_132_sig                 : bit;
signal nmx3_x1_131_sig                 : bit;
signal nmx3_x1_130_sig                 : bit;
signal nmx3_x1_12_sig                  : bit;
signal nmx3_x1_129_sig                 : bit;
signal nmx3_x1_128_sig                 : bit;
signal nmx3_x1_127_sig                 : bit;
signal nmx3_x1_126_sig                 : bit;
signal nmx3_x1_125_sig                 : bit;
signal nmx3_x1_124_sig                 : bit;
signal nmx3_x1_123_sig                 : bit;
signal nmx3_x1_122_sig                 : bit;
signal nmx3_x1_121_sig                 : bit;
signal nmx3_x1_120_sig                 : bit;
signal nmx3_x1_11_sig                  : bit;
signal nmx3_x1_119_sig                 : bit;
signal nmx3_x1_118_sig                 : bit;
signal nmx3_x1_117_sig                 : bit;
signal nmx3_x1_116_sig                 : bit;
signal nmx3_x1_115_sig                 : bit;
signal nmx3_x1_114_sig                 : bit;
signal nmx3_x1_113_sig                 : bit;
signal nmx3_x1_112_sig                 : bit;
signal nmx3_x1_111_sig                 : bit;
signal nmx3_x1_110_sig                 : bit;
signal nmx3_x1_10_sig                  : bit;
signal nmx3_x1_109_sig                 : bit;
signal nmx3_x1_108_sig                 : bit;
signal nmx3_x1_107_sig                 : bit;
signal nmx3_x1_106_sig                 : bit;
signal nmx3_x1_105_sig                 : bit;
signal nmx3_x1_104_sig                 : bit;
signal nmx3_x1_103_sig                 : bit;
signal nmx3_x1_102_sig                 : bit;
signal nmx3_x1_101_sig                 : bit;
signal nmx3_x1_100_sig                 : bit;
signal nmx2_x1_sig                     : bit;
signal nmx2_x1_9_sig                   : bit;
signal nmx2_x1_8_sig                   : bit;
signal nmx2_x1_7_sig                   : bit;
signal nmx2_x1_6_sig                   : bit;
signal nmx2_x1_67_sig                  : bit;
signal nmx2_x1_66_sig                  : bit;
signal nmx2_x1_65_sig                  : bit;
signal nmx2_x1_64_sig                  : bit;
signal nmx2_x1_63_sig                  : bit;
signal nmx2_x1_62_sig                  : bit;
signal nmx2_x1_61_sig                  : bit;
signal nmx2_x1_60_sig                  : bit;
signal nmx2_x1_5_sig                   : bit;
signal nmx2_x1_59_sig                  : bit;
signal nmx2_x1_58_sig                  : bit;
signal nmx2_x1_57_sig                  : bit;
signal nmx2_x1_56_sig                  : bit;
signal nmx2_x1_55_sig                  : bit;
signal nmx2_x1_54_sig                  : bit;
signal nmx2_x1_53_sig                  : bit;
signal nmx2_x1_52_sig                  : bit;
signal nmx2_x1_51_sig                  : bit;
signal nmx2_x1_50_sig                  : bit;
signal nmx2_x1_4_sig                   : bit;
signal nmx2_x1_49_sig                  : bit;
signal nmx2_x1_48_sig                  : bit;
signal nmx2_x1_47_sig                  : bit;
signal nmx2_x1_46_sig                  : bit;
signal nmx2_x1_45_sig                  : bit;
signal nmx2_x1_44_sig                  : bit;
signal nmx2_x1_43_sig                  : bit;
signal nmx2_x1_42_sig                  : bit;
signal nmx2_x1_41_sig                  : bit;
signal nmx2_x1_40_sig                  : bit;
signal nmx2_x1_3_sig                   : bit;
signal nmx2_x1_39_sig                  : bit;
signal nmx2_x1_38_sig                  : bit;
signal nmx2_x1_37_sig                  : bit;
signal nmx2_x1_36_sig                  : bit;
signal nmx2_x1_35_sig                  : bit;
signal nmx2_x1_34_sig                  : bit;
signal nmx2_x1_33_sig                  : bit;
signal nmx2_x1_32_sig                  : bit;
signal nmx2_x1_31_sig                  : bit;
signal nmx2_x1_30_sig                  : bit;
signal nmx2_x1_2_sig                   : bit;
signal nmx2_x1_29_sig                  : bit;
signal nmx2_x1_28_sig                  : bit;
signal nmx2_x1_27_sig                  : bit;
signal nmx2_x1_26_sig                  : bit;
signal nmx2_x1_25_sig                  : bit;
signal nmx2_x1_24_sig                  : bit;
signal nmx2_x1_23_sig                  : bit;
signal nmx2_x1_22_sig                  : bit;
signal nmx2_x1_21_sig                  : bit;
signal nmx2_x1_20_sig                  : bit;
signal nmx2_x1_19_sig                  : bit;
signal nmx2_x1_18_sig                  : bit;
signal nmx2_x1_17_sig                  : bit;
signal nmx2_x1_16_sig                  : bit;
signal nmx2_x1_15_sig                  : bit;
signal nmx2_x1_14_sig                  : bit;
signal nmx2_x1_13_sig                  : bit;
signal nmx2_x1_12_sig                  : bit;
signal nmx2_x1_11_sig                  : bit;
signal nmx2_x1_10_sig                  : bit;
signal nao2o22_x1_sig                  : bit;
signal nao2o22_x1_9_sig                : bit;
signal nao2o22_x1_99_sig               : bit;
signal nao2o22_x1_98_sig               : bit;
signal nao2o22_x1_97_sig               : bit;
signal nao2o22_x1_96_sig               : bit;
signal nao2o22_x1_95_sig               : bit;
signal nao2o22_x1_94_sig               : bit;
signal nao2o22_x1_93_sig               : bit;
signal nao2o22_x1_92_sig               : bit;
signal nao2o22_x1_91_sig               : bit;
signal nao2o22_x1_90_sig               : bit;
signal nao2o22_x1_8_sig                : bit;
signal nao2o22_x1_89_sig               : bit;
signal nao2o22_x1_88_sig               : bit;
signal nao2o22_x1_87_sig               : bit;
signal nao2o22_x1_86_sig               : bit;
signal nao2o22_x1_85_sig               : bit;
signal nao2o22_x1_84_sig               : bit;
signal nao2o22_x1_83_sig               : bit;
signal nao2o22_x1_82_sig               : bit;
signal nao2o22_x1_81_sig               : bit;
signal nao2o22_x1_80_sig               : bit;
signal nao2o22_x1_7_sig                : bit;
signal nao2o22_x1_79_sig               : bit;
signal nao2o22_x1_78_sig               : bit;
signal nao2o22_x1_77_sig               : bit;
signal nao2o22_x1_76_sig               : bit;
signal nao2o22_x1_75_sig               : bit;
signal nao2o22_x1_74_sig               : bit;
signal nao2o22_x1_73_sig               : bit;
signal nao2o22_x1_72_sig               : bit;
signal nao2o22_x1_71_sig               : bit;
signal nao2o22_x1_70_sig               : bit;
signal nao2o22_x1_6_sig                : bit;
signal nao2o22_x1_69_sig               : bit;
signal nao2o22_x1_68_sig               : bit;
signal nao2o22_x1_67_sig               : bit;
signal nao2o22_x1_66_sig               : bit;
signal nao2o22_x1_65_sig               : bit;
signal nao2o22_x1_64_sig               : bit;
signal nao2o22_x1_63_sig               : bit;
signal nao2o22_x1_62_sig               : bit;
signal nao2o22_x1_61_sig               : bit;
signal nao2o22_x1_60_sig               : bit;
signal nao2o22_x1_5_sig                : bit;
signal nao2o22_x1_59_sig               : bit;
signal nao2o22_x1_58_sig               : bit;
signal nao2o22_x1_57_sig               : bit;
signal nao2o22_x1_56_sig               : bit;
signal nao2o22_x1_55_sig               : bit;
signal nao2o22_x1_54_sig               : bit;
signal nao2o22_x1_53_sig               : bit;
signal nao2o22_x1_52_sig               : bit;
signal nao2o22_x1_51_sig               : bit;
signal nao2o22_x1_50_sig               : bit;
signal nao2o22_x1_4_sig                : bit;
signal nao2o22_x1_49_sig               : bit;
signal nao2o22_x1_48_sig               : bit;
signal nao2o22_x1_47_sig               : bit;
signal nao2o22_x1_46_sig               : bit;
signal nao2o22_x1_45_sig               : bit;
signal nao2o22_x1_44_sig               : bit;
signal nao2o22_x1_43_sig               : bit;
signal nao2o22_x1_42_sig               : bit;
signal nao2o22_x1_41_sig               : bit;
signal nao2o22_x1_40_sig               : bit;
signal nao2o22_x1_3_sig                : bit;
signal nao2o22_x1_39_sig               : bit;
signal nao2o22_x1_38_sig               : bit;
signal nao2o22_x1_37_sig               : bit;
signal nao2o22_x1_36_sig               : bit;
signal nao2o22_x1_35_sig               : bit;
signal nao2o22_x1_34_sig               : bit;
signal nao2o22_x1_33_sig               : bit;
signal nao2o22_x1_32_sig               : bit;
signal nao2o22_x1_31_sig               : bit;
signal nao2o22_x1_30_sig               : bit;
signal nao2o22_x1_2_sig                : bit;
signal nao2o22_x1_29_sig               : bit;
signal nao2o22_x1_28_sig               : bit;
signal nao2o22_x1_289_sig              : bit;
signal nao2o22_x1_288_sig              : bit;
signal nao2o22_x1_287_sig              : bit;
signal nao2o22_x1_286_sig              : bit;
signal nao2o22_x1_285_sig              : bit;
signal nao2o22_x1_284_sig              : bit;
signal nao2o22_x1_283_sig              : bit;
signal nao2o22_x1_282_sig              : bit;
signal nao2o22_x1_281_sig              : bit;
signal nao2o22_x1_280_sig              : bit;
signal nao2o22_x1_27_sig               : bit;
signal nao2o22_x1_279_sig              : bit;
signal nao2o22_x1_278_sig              : bit;
signal nao2o22_x1_277_sig              : bit;
signal nao2o22_x1_276_sig              : bit;
signal nao2o22_x1_275_sig              : bit;
signal nao2o22_x1_274_sig              : bit;
signal nao2o22_x1_273_sig              : bit;
signal nao2o22_x1_272_sig              : bit;
signal nao2o22_x1_271_sig              : bit;
signal nao2o22_x1_270_sig              : bit;
signal nao2o22_x1_26_sig               : bit;
signal nao2o22_x1_269_sig              : bit;
signal nao2o22_x1_268_sig              : bit;
signal nao2o22_x1_267_sig              : bit;
signal nao2o22_x1_266_sig              : bit;
signal nao2o22_x1_265_sig              : bit;
signal nao2o22_x1_264_sig              : bit;
signal nao2o22_x1_263_sig              : bit;
signal nao2o22_x1_262_sig              : bit;
signal nao2o22_x1_261_sig              : bit;
signal nao2o22_x1_260_sig              : bit;
signal nao2o22_x1_25_sig               : bit;
signal nao2o22_x1_259_sig              : bit;
signal nao2o22_x1_258_sig              : bit;
signal nao2o22_x1_257_sig              : bit;
signal nao2o22_x1_256_sig              : bit;
signal nao2o22_x1_255_sig              : bit;
signal nao2o22_x1_254_sig              : bit;
signal nao2o22_x1_253_sig              : bit;
signal nao2o22_x1_252_sig              : bit;
signal nao2o22_x1_251_sig              : bit;
signal nao2o22_x1_250_sig              : bit;
signal nao2o22_x1_24_sig               : bit;
signal nao2o22_x1_249_sig              : bit;
signal nao2o22_x1_248_sig              : bit;
signal nao2o22_x1_247_sig              : bit;
signal nao2o22_x1_246_sig              : bit;
signal nao2o22_x1_245_sig              : bit;
signal nao2o22_x1_244_sig              : bit;
signal nao2o22_x1_243_sig              : bit;
signal nao2o22_x1_242_sig              : bit;
signal nao2o22_x1_241_sig              : bit;
signal nao2o22_x1_240_sig              : bit;
signal nao2o22_x1_23_sig               : bit;
signal nao2o22_x1_239_sig              : bit;
signal nao2o22_x1_238_sig              : bit;
signal nao2o22_x1_237_sig              : bit;
signal nao2o22_x1_236_sig              : bit;
signal nao2o22_x1_235_sig              : bit;
signal nao2o22_x1_234_sig              : bit;
signal nao2o22_x1_233_sig              : bit;
signal nao2o22_x1_232_sig              : bit;
signal nao2o22_x1_231_sig              : bit;
signal nao2o22_x1_230_sig              : bit;
signal nao2o22_x1_22_sig               : bit;
signal nao2o22_x1_229_sig              : bit;
signal nao2o22_x1_228_sig              : bit;
signal nao2o22_x1_227_sig              : bit;
signal nao2o22_x1_226_sig              : bit;
signal nao2o22_x1_225_sig              : bit;
signal nao2o22_x1_224_sig              : bit;
signal nao2o22_x1_223_sig              : bit;
signal nao2o22_x1_222_sig              : bit;
signal nao2o22_x1_221_sig              : bit;
signal nao2o22_x1_220_sig              : bit;
signal nao2o22_x1_21_sig               : bit;
signal nao2o22_x1_219_sig              : bit;
signal nao2o22_x1_218_sig              : bit;
signal nao2o22_x1_217_sig              : bit;
signal nao2o22_x1_216_sig              : bit;
signal nao2o22_x1_215_sig              : bit;
signal nao2o22_x1_214_sig              : bit;
signal nao2o22_x1_213_sig              : bit;
signal nao2o22_x1_212_sig              : bit;
signal nao2o22_x1_211_sig              : bit;
signal nao2o22_x1_210_sig              : bit;
signal nao2o22_x1_20_sig               : bit;
signal nao2o22_x1_209_sig              : bit;
signal nao2o22_x1_208_sig              : bit;
signal nao2o22_x1_207_sig              : bit;
signal nao2o22_x1_206_sig              : bit;
signal nao2o22_x1_205_sig              : bit;
signal nao2o22_x1_204_sig              : bit;
signal nao2o22_x1_203_sig              : bit;
signal nao2o22_x1_202_sig              : bit;
signal nao2o22_x1_201_sig              : bit;
signal nao2o22_x1_200_sig              : bit;
signal nao2o22_x1_19_sig               : bit;
signal nao2o22_x1_199_sig              : bit;
signal nao2o22_x1_198_sig              : bit;
signal nao2o22_x1_197_sig              : bit;
signal nao2o22_x1_196_sig              : bit;
signal nao2o22_x1_195_sig              : bit;
signal nao2o22_x1_194_sig              : bit;
signal nao2o22_x1_193_sig              : bit;
signal nao2o22_x1_192_sig              : bit;
signal nao2o22_x1_191_sig              : bit;
signal nao2o22_x1_190_sig              : bit;
signal nao2o22_x1_18_sig               : bit;
signal nao2o22_x1_189_sig              : bit;
signal nao2o22_x1_188_sig              : bit;
signal nao2o22_x1_187_sig              : bit;
signal nao2o22_x1_186_sig              : bit;
signal nao2o22_x1_185_sig              : bit;
signal nao2o22_x1_184_sig              : bit;
signal nao2o22_x1_183_sig              : bit;
signal nao2o22_x1_182_sig              : bit;
signal nao2o22_x1_181_sig              : bit;
signal nao2o22_x1_180_sig              : bit;
signal nao2o22_x1_17_sig               : bit;
signal nao2o22_x1_179_sig              : bit;
signal nao2o22_x1_178_sig              : bit;
signal nao2o22_x1_177_sig              : bit;
signal nao2o22_x1_176_sig              : bit;
signal nao2o22_x1_175_sig              : bit;
signal nao2o22_x1_174_sig              : bit;
signal nao2o22_x1_173_sig              : bit;
signal nao2o22_x1_172_sig              : bit;
signal nao2o22_x1_171_sig              : bit;
signal nao2o22_x1_170_sig              : bit;
signal nao2o22_x1_16_sig               : bit;
signal nao2o22_x1_169_sig              : bit;
signal nao2o22_x1_168_sig              : bit;
signal nao2o22_x1_167_sig              : bit;
signal nao2o22_x1_166_sig              : bit;
signal nao2o22_x1_165_sig              : bit;
signal nao2o22_x1_164_sig              : bit;
signal nao2o22_x1_163_sig              : bit;
signal nao2o22_x1_162_sig              : bit;
signal nao2o22_x1_161_sig              : bit;
signal nao2o22_x1_160_sig              : bit;
signal nao2o22_x1_15_sig               : bit;
signal nao2o22_x1_159_sig              : bit;
signal nao2o22_x1_158_sig              : bit;
signal nao2o22_x1_157_sig              : bit;
signal nao2o22_x1_156_sig              : bit;
signal nao2o22_x1_155_sig              : bit;
signal nao2o22_x1_154_sig              : bit;
signal nao2o22_x1_153_sig              : bit;
signal nao2o22_x1_152_sig              : bit;
signal nao2o22_x1_151_sig              : bit;
signal nao2o22_x1_150_sig              : bit;
signal nao2o22_x1_14_sig               : bit;
signal nao2o22_x1_149_sig              : bit;
signal nao2o22_x1_148_sig              : bit;
signal nao2o22_x1_147_sig              : bit;
signal nao2o22_x1_146_sig              : bit;
signal nao2o22_x1_145_sig              : bit;
signal nao2o22_x1_144_sig              : bit;
signal nao2o22_x1_143_sig              : bit;
signal nao2o22_x1_142_sig              : bit;
signal nao2o22_x1_141_sig              : bit;
signal nao2o22_x1_140_sig              : bit;
signal nao2o22_x1_13_sig               : bit;
signal nao2o22_x1_139_sig              : bit;
signal nao2o22_x1_138_sig              : bit;
signal nao2o22_x1_137_sig              : bit;
signal nao2o22_x1_136_sig              : bit;
signal nao2o22_x1_135_sig              : bit;
signal nao2o22_x1_134_sig              : bit;
signal nao2o22_x1_133_sig              : bit;
signal nao2o22_x1_132_sig              : bit;
signal nao2o22_x1_131_sig              : bit;
signal nao2o22_x1_130_sig              : bit;
signal nao2o22_x1_12_sig               : bit;
signal nao2o22_x1_129_sig              : bit;
signal nao2o22_x1_128_sig              : bit;
signal nao2o22_x1_127_sig              : bit;
signal nao2o22_x1_126_sig              : bit;
signal nao2o22_x1_125_sig              : bit;
signal nao2o22_x1_124_sig              : bit;
signal nao2o22_x1_123_sig              : bit;
signal nao2o22_x1_122_sig              : bit;
signal nao2o22_x1_121_sig              : bit;
signal nao2o22_x1_120_sig              : bit;
signal nao2o22_x1_11_sig               : bit;
signal nao2o22_x1_119_sig              : bit;
signal nao2o22_x1_118_sig              : bit;
signal nao2o22_x1_117_sig              : bit;
signal nao2o22_x1_116_sig              : bit;
signal nao2o22_x1_115_sig              : bit;
signal nao2o22_x1_114_sig              : bit;
signal nao2o22_x1_113_sig              : bit;
signal nao2o22_x1_112_sig              : bit;
signal nao2o22_x1_111_sig              : bit;
signal nao2o22_x1_110_sig              : bit;
signal nao2o22_x1_10_sig               : bit;
signal nao2o22_x1_109_sig              : bit;
signal nao2o22_x1_108_sig              : bit;
signal nao2o22_x1_107_sig              : bit;
signal nao2o22_x1_106_sig              : bit;
signal nao2o22_x1_105_sig              : bit;
signal nao2o22_x1_104_sig              : bit;
signal nao2o22_x1_103_sig              : bit;
signal nao2o22_x1_102_sig              : bit;
signal nao2o22_x1_101_sig              : bit;
signal nao2o22_x1_100_sig              : bit;
signal nao22_x1_sig                    : bit;
signal nao22_x1_9_sig                  : bit;
signal nao22_x1_99_sig                 : bit;
signal nao22_x1_98_sig                 : bit;
signal nao22_x1_97_sig                 : bit;
signal nao22_x1_96_sig                 : bit;
signal nao22_x1_95_sig                 : bit;
signal nao22_x1_94_sig                 : bit;
signal nao22_x1_93_sig                 : bit;
signal nao22_x1_92_sig                 : bit;
signal nao22_x1_91_sig                 : bit;
signal nao22_x1_90_sig                 : bit;
signal nao22_x1_8_sig                  : bit;
signal nao22_x1_89_sig                 : bit;
signal nao22_x1_88_sig                 : bit;
signal nao22_x1_87_sig                 : bit;
signal nao22_x1_86_sig                 : bit;
signal nao22_x1_85_sig                 : bit;
signal nao22_x1_84_sig                 : bit;
signal nao22_x1_83_sig                 : bit;
signal nao22_x1_82_sig                 : bit;
signal nao22_x1_81_sig                 : bit;
signal nao22_x1_80_sig                 : bit;
signal nao22_x1_7_sig                  : bit;
signal nao22_x1_79_sig                 : bit;
signal nao22_x1_78_sig                 : bit;
signal nao22_x1_77_sig                 : bit;
signal nao22_x1_76_sig                 : bit;
signal nao22_x1_75_sig                 : bit;
signal nao22_x1_74_sig                 : bit;
signal nao22_x1_73_sig                 : bit;
signal nao22_x1_72_sig                 : bit;
signal nao22_x1_71_sig                 : bit;
signal nao22_x1_70_sig                 : bit;
signal nao22_x1_6_sig                  : bit;
signal nao22_x1_69_sig                 : bit;
signal nao22_x1_68_sig                 : bit;
signal nao22_x1_67_sig                 : bit;
signal nao22_x1_66_sig                 : bit;
signal nao22_x1_65_sig                 : bit;
signal nao22_x1_64_sig                 : bit;
signal nao22_x1_63_sig                 : bit;
signal nao22_x1_62_sig                 : bit;
signal nao22_x1_61_sig                 : bit;
signal nao22_x1_60_sig                 : bit;
signal nao22_x1_5_sig                  : bit;
signal nao22_x1_59_sig                 : bit;
signal nao22_x1_58_sig                 : bit;
signal nao22_x1_57_sig                 : bit;
signal nao22_x1_56_sig                 : bit;
signal nao22_x1_55_sig                 : bit;
signal nao22_x1_54_sig                 : bit;
signal nao22_x1_53_sig                 : bit;
signal nao22_x1_52_sig                 : bit;
signal nao22_x1_51_sig                 : bit;
signal nao22_x1_50_sig                 : bit;
signal nao22_x1_4_sig                  : bit;
signal nao22_x1_49_sig                 : bit;
signal nao22_x1_48_sig                 : bit;
signal nao22_x1_47_sig                 : bit;
signal nao22_x1_46_sig                 : bit;
signal nao22_x1_45_sig                 : bit;
signal nao22_x1_44_sig                 : bit;
signal nao22_x1_43_sig                 : bit;
signal nao22_x1_42_sig                 : bit;
signal nao22_x1_41_sig                 : bit;
signal nao22_x1_40_sig                 : bit;
signal nao22_x1_3_sig                  : bit;
signal nao22_x1_39_sig                 : bit;
signal nao22_x1_394_sig                : bit;
signal nao22_x1_393_sig                : bit;
signal nao22_x1_392_sig                : bit;
signal nao22_x1_391_sig                : bit;
signal nao22_x1_390_sig                : bit;
signal nao22_x1_38_sig                 : bit;
signal nao22_x1_389_sig                : bit;
signal nao22_x1_388_sig                : bit;
signal nao22_x1_387_sig                : bit;
signal nao22_x1_386_sig                : bit;
signal nao22_x1_385_sig                : bit;
signal nao22_x1_384_sig                : bit;
signal nao22_x1_383_sig                : bit;
signal nao22_x1_382_sig                : bit;
signal nao22_x1_381_sig                : bit;
signal nao22_x1_380_sig                : bit;
signal nao22_x1_37_sig                 : bit;
signal nao22_x1_379_sig                : bit;
signal nao22_x1_378_sig                : bit;
signal nao22_x1_377_sig                : bit;
signal nao22_x1_376_sig                : bit;
signal nao22_x1_375_sig                : bit;
signal nao22_x1_374_sig                : bit;
signal nao22_x1_373_sig                : bit;
signal nao22_x1_372_sig                : bit;
signal nao22_x1_371_sig                : bit;
signal nao22_x1_370_sig                : bit;
signal nao22_x1_36_sig                 : bit;
signal nao22_x1_369_sig                : bit;
signal nao22_x1_368_sig                : bit;
signal nao22_x1_367_sig                : bit;
signal nao22_x1_366_sig                : bit;
signal nao22_x1_365_sig                : bit;
signal nao22_x1_364_sig                : bit;
signal nao22_x1_363_sig                : bit;
signal nao22_x1_362_sig                : bit;
signal nao22_x1_361_sig                : bit;
signal nao22_x1_360_sig                : bit;
signal nao22_x1_35_sig                 : bit;
signal nao22_x1_359_sig                : bit;
signal nao22_x1_358_sig                : bit;
signal nao22_x1_357_sig                : bit;
signal nao22_x1_356_sig                : bit;
signal nao22_x1_355_sig                : bit;
signal nao22_x1_354_sig                : bit;
signal nao22_x1_353_sig                : bit;
signal nao22_x1_352_sig                : bit;
signal nao22_x1_351_sig                : bit;
signal nao22_x1_350_sig                : bit;
signal nao22_x1_34_sig                 : bit;
signal nao22_x1_349_sig                : bit;
signal nao22_x1_348_sig                : bit;
signal nao22_x1_347_sig                : bit;
signal nao22_x1_346_sig                : bit;
signal nao22_x1_345_sig                : bit;
signal nao22_x1_344_sig                : bit;
signal nao22_x1_343_sig                : bit;
signal nao22_x1_342_sig                : bit;
signal nao22_x1_341_sig                : bit;
signal nao22_x1_340_sig                : bit;
signal nao22_x1_33_sig                 : bit;
signal nao22_x1_339_sig                : bit;
signal nao22_x1_338_sig                : bit;
signal nao22_x1_337_sig                : bit;
signal nao22_x1_336_sig                : bit;
signal nao22_x1_335_sig                : bit;
signal nao22_x1_334_sig                : bit;
signal nao22_x1_333_sig                : bit;
signal nao22_x1_332_sig                : bit;
signal nao22_x1_331_sig                : bit;
signal nao22_x1_330_sig                : bit;
signal nao22_x1_32_sig                 : bit;
signal nao22_x1_329_sig                : bit;
signal nao22_x1_328_sig                : bit;
signal nao22_x1_327_sig                : bit;
signal nao22_x1_326_sig                : bit;
signal nao22_x1_325_sig                : bit;
signal nao22_x1_324_sig                : bit;
signal nao22_x1_323_sig                : bit;
signal nao22_x1_322_sig                : bit;
signal nao22_x1_321_sig                : bit;
signal nao22_x1_320_sig                : bit;
signal nao22_x1_31_sig                 : bit;
signal nao22_x1_319_sig                : bit;
signal nao22_x1_318_sig                : bit;
signal nao22_x1_317_sig                : bit;
signal nao22_x1_316_sig                : bit;
signal nao22_x1_315_sig                : bit;
signal nao22_x1_314_sig                : bit;
signal nao22_x1_313_sig                : bit;
signal nao22_x1_312_sig                : bit;
signal nao22_x1_311_sig                : bit;
signal nao22_x1_310_sig                : bit;
signal nao22_x1_30_sig                 : bit;
signal nao22_x1_309_sig                : bit;
signal nao22_x1_308_sig                : bit;
signal nao22_x1_307_sig                : bit;
signal nao22_x1_306_sig                : bit;
signal nao22_x1_305_sig                : bit;
signal nao22_x1_304_sig                : bit;
signal nao22_x1_303_sig                : bit;
signal nao22_x1_302_sig                : bit;
signal nao22_x1_301_sig                : bit;
signal nao22_x1_300_sig                : bit;
signal nao22_x1_2_sig                  : bit;
signal nao22_x1_29_sig                 : bit;
signal nao22_x1_299_sig                : bit;
signal nao22_x1_298_sig                : bit;
signal nao22_x1_297_sig                : bit;
signal nao22_x1_296_sig                : bit;
signal nao22_x1_295_sig                : bit;
signal nao22_x1_294_sig                : bit;
signal nao22_x1_293_sig                : bit;
signal nao22_x1_292_sig                : bit;
signal nao22_x1_291_sig                : bit;
signal nao22_x1_290_sig                : bit;
signal nao22_x1_28_sig                 : bit;
signal nao22_x1_289_sig                : bit;
signal nao22_x1_288_sig                : bit;
signal nao22_x1_287_sig                : bit;
signal nao22_x1_286_sig                : bit;
signal nao22_x1_285_sig                : bit;
signal nao22_x1_284_sig                : bit;
signal nao22_x1_283_sig                : bit;
signal nao22_x1_282_sig                : bit;
signal nao22_x1_281_sig                : bit;
signal nao22_x1_280_sig                : bit;
signal nao22_x1_27_sig                 : bit;
signal nao22_x1_279_sig                : bit;
signal nao22_x1_278_sig                : bit;
signal nao22_x1_277_sig                : bit;
signal nao22_x1_276_sig                : bit;
signal nao22_x1_275_sig                : bit;
signal nao22_x1_274_sig                : bit;
signal nao22_x1_273_sig                : bit;
signal nao22_x1_272_sig                : bit;
signal nao22_x1_271_sig                : bit;
signal nao22_x1_270_sig                : bit;
signal nao22_x1_26_sig                 : bit;
signal nao22_x1_269_sig                : bit;
signal nao22_x1_268_sig                : bit;
signal nao22_x1_267_sig                : bit;
signal nao22_x1_266_sig                : bit;
signal nao22_x1_265_sig                : bit;
signal nao22_x1_264_sig                : bit;
signal nao22_x1_263_sig                : bit;
signal nao22_x1_262_sig                : bit;
signal nao22_x1_261_sig                : bit;
signal nao22_x1_260_sig                : bit;
signal nao22_x1_25_sig                 : bit;
signal nao22_x1_259_sig                : bit;
signal nao22_x1_258_sig                : bit;
signal nao22_x1_257_sig                : bit;
signal nao22_x1_256_sig                : bit;
signal nao22_x1_255_sig                : bit;
signal nao22_x1_254_sig                : bit;
signal nao22_x1_253_sig                : bit;
signal nao22_x1_252_sig                : bit;
signal nao22_x1_251_sig                : bit;
signal nao22_x1_250_sig                : bit;
signal nao22_x1_24_sig                 : bit;
signal nao22_x1_249_sig                : bit;
signal nao22_x1_248_sig                : bit;
signal nao22_x1_247_sig                : bit;
signal nao22_x1_246_sig                : bit;
signal nao22_x1_245_sig                : bit;
signal nao22_x1_244_sig                : bit;
signal nao22_x1_243_sig                : bit;
signal nao22_x1_242_sig                : bit;
signal nao22_x1_241_sig                : bit;
signal nao22_x1_240_sig                : bit;
signal nao22_x1_23_sig                 : bit;
signal nao22_x1_239_sig                : bit;
signal nao22_x1_238_sig                : bit;
signal nao22_x1_237_sig                : bit;
signal nao22_x1_236_sig                : bit;
signal nao22_x1_235_sig                : bit;
signal nao22_x1_234_sig                : bit;
signal nao22_x1_233_sig                : bit;
signal nao22_x1_232_sig                : bit;
signal nao22_x1_231_sig                : bit;
signal nao22_x1_230_sig                : bit;
signal nao22_x1_22_sig                 : bit;
signal nao22_x1_229_sig                : bit;
signal nao22_x1_228_sig                : bit;
signal nao22_x1_227_sig                : bit;
signal nao22_x1_226_sig                : bit;
signal nao22_x1_225_sig                : bit;
signal nao22_x1_224_sig                : bit;
signal nao22_x1_223_sig                : bit;
signal nao22_x1_222_sig                : bit;
signal nao22_x1_221_sig                : bit;
signal nao22_x1_220_sig                : bit;
signal nao22_x1_21_sig                 : bit;
signal nao22_x1_219_sig                : bit;
signal nao22_x1_218_sig                : bit;
signal nao22_x1_217_sig                : bit;
signal nao22_x1_216_sig                : bit;
signal nao22_x1_215_sig                : bit;
signal nao22_x1_214_sig                : bit;
signal nao22_x1_213_sig                : bit;
signal nao22_x1_212_sig                : bit;
signal nao22_x1_211_sig                : bit;
signal nao22_x1_210_sig                : bit;
signal nao22_x1_20_sig                 : bit;
signal nao22_x1_209_sig                : bit;
signal nao22_x1_208_sig                : bit;
signal nao22_x1_207_sig                : bit;
signal nao22_x1_206_sig                : bit;
signal nao22_x1_205_sig                : bit;
signal nao22_x1_204_sig                : bit;
signal nao22_x1_203_sig                : bit;
signal nao22_x1_202_sig                : bit;
signal nao22_x1_201_sig                : bit;
signal nao22_x1_200_sig                : bit;
signal nao22_x1_19_sig                 : bit;
signal nao22_x1_199_sig                : bit;
signal nao22_x1_198_sig                : bit;
signal nao22_x1_197_sig                : bit;
signal nao22_x1_196_sig                : bit;
signal nao22_x1_195_sig                : bit;
signal nao22_x1_194_sig                : bit;
signal nao22_x1_193_sig                : bit;
signal nao22_x1_192_sig                : bit;
signal nao22_x1_191_sig                : bit;
signal nao22_x1_190_sig                : bit;
signal nao22_x1_18_sig                 : bit;
signal nao22_x1_189_sig                : bit;
signal nao22_x1_188_sig                : bit;
signal nao22_x1_187_sig                : bit;
signal nao22_x1_186_sig                : bit;
signal nao22_x1_185_sig                : bit;
signal nao22_x1_184_sig                : bit;
signal nao22_x1_183_sig                : bit;
signal nao22_x1_182_sig                : bit;
signal nao22_x1_181_sig                : bit;
signal nao22_x1_180_sig                : bit;
signal nao22_x1_17_sig                 : bit;
signal nao22_x1_179_sig                : bit;
signal nao22_x1_178_sig                : bit;
signal nao22_x1_177_sig                : bit;
signal nao22_x1_176_sig                : bit;
signal nao22_x1_175_sig                : bit;
signal nao22_x1_174_sig                : bit;
signal nao22_x1_173_sig                : bit;
signal nao22_x1_172_sig                : bit;
signal nao22_x1_171_sig                : bit;
signal nao22_x1_170_sig                : bit;
signal nao22_x1_16_sig                 : bit;
signal nao22_x1_169_sig                : bit;
signal nao22_x1_168_sig                : bit;
signal nao22_x1_167_sig                : bit;
signal nao22_x1_166_sig                : bit;
signal nao22_x1_165_sig                : bit;
signal nao22_x1_164_sig                : bit;
signal nao22_x1_163_sig                : bit;
signal nao22_x1_162_sig                : bit;
signal nao22_x1_161_sig                : bit;
signal nao22_x1_160_sig                : bit;
signal nao22_x1_15_sig                 : bit;
signal nao22_x1_159_sig                : bit;
signal nao22_x1_158_sig                : bit;
signal nao22_x1_157_sig                : bit;
signal nao22_x1_156_sig                : bit;
signal nao22_x1_155_sig                : bit;
signal nao22_x1_154_sig                : bit;
signal nao22_x1_153_sig                : bit;
signal nao22_x1_152_sig                : bit;
signal nao22_x1_151_sig                : bit;
signal nao22_x1_150_sig                : bit;
signal nao22_x1_14_sig                 : bit;
signal nao22_x1_149_sig                : bit;
signal nao22_x1_148_sig                : bit;
signal nao22_x1_147_sig                : bit;
signal nao22_x1_146_sig                : bit;
signal nao22_x1_145_sig                : bit;
signal nao22_x1_144_sig                : bit;
signal nao22_x1_143_sig                : bit;
signal nao22_x1_142_sig                : bit;
signal nao22_x1_141_sig                : bit;
signal nao22_x1_140_sig                : bit;
signal nao22_x1_13_sig                 : bit;
signal nao22_x1_139_sig                : bit;
signal nao22_x1_138_sig                : bit;
signal nao22_x1_137_sig                : bit;
signal nao22_x1_136_sig                : bit;
signal nao22_x1_135_sig                : bit;
signal nao22_x1_134_sig                : bit;
signal nao22_x1_133_sig                : bit;
signal nao22_x1_132_sig                : bit;
signal nao22_x1_131_sig                : bit;
signal nao22_x1_130_sig                : bit;
signal nao22_x1_12_sig                 : bit;
signal nao22_x1_129_sig                : bit;
signal nao22_x1_128_sig                : bit;
signal nao22_x1_127_sig                : bit;
signal nao22_x1_126_sig                : bit;
signal nao22_x1_125_sig                : bit;
signal nao22_x1_124_sig                : bit;
signal nao22_x1_123_sig                : bit;
signal nao22_x1_122_sig                : bit;
signal nao22_x1_121_sig                : bit;
signal nao22_x1_120_sig                : bit;
signal nao22_x1_11_sig                 : bit;
signal nao22_x1_119_sig                : bit;
signal nao22_x1_118_sig                : bit;
signal nao22_x1_117_sig                : bit;
signal nao22_x1_116_sig                : bit;
signal nao22_x1_115_sig                : bit;
signal nao22_x1_114_sig                : bit;
signal nao22_x1_113_sig                : bit;
signal nao22_x1_112_sig                : bit;
signal nao22_x1_111_sig                : bit;
signal nao22_x1_110_sig                : bit;
signal nao22_x1_10_sig                 : bit;
signal nao22_x1_109_sig                : bit;
signal nao22_x1_108_sig                : bit;
signal nao22_x1_107_sig                : bit;
signal nao22_x1_106_sig                : bit;
signal nao22_x1_105_sig                : bit;
signal nao22_x1_104_sig                : bit;
signal nao22_x1_103_sig                : bit;
signal nao22_x1_102_sig                : bit;
signal nao22_x1_101_sig                : bit;
signal nao22_x1_100_sig                : bit;
signal na4_x1_sig                      : bit;
signal na4_x1_9_sig                    : bit;
signal na4_x1_8_sig                    : bit;
signal na4_x1_7_sig                    : bit;
signal na4_x1_6_sig                    : bit;
signal na4_x1_5_sig                    : bit;
signal na4_x1_4_sig                    : bit;
signal na4_x1_3_sig                    : bit;
signal na4_x1_33_sig                   : bit;
signal na4_x1_32_sig                   : bit;
signal na4_x1_31_sig                   : bit;
signal na4_x1_30_sig                   : bit;
signal na4_x1_2_sig                    : bit;
signal na4_x1_29_sig                   : bit;
signal na4_x1_28_sig                   : bit;
signal na4_x1_27_sig                   : bit;
signal na4_x1_26_sig                   : bit;
signal na4_x1_25_sig                   : bit;
signal na4_x1_24_sig                   : bit;
signal na4_x1_23_sig                   : bit;
signal na4_x1_22_sig                   : bit;
signal na4_x1_21_sig                   : bit;
signal na4_x1_20_sig                   : bit;
signal na4_x1_19_sig                   : bit;
signal na4_x1_18_sig                   : bit;
signal na4_x1_17_sig                   : bit;
signal na4_x1_16_sig                   : bit;
signal na4_x1_15_sig                   : bit;
signal na4_x1_14_sig                   : bit;
signal na4_x1_13_sig                   : bit;
signal na4_x1_12_sig                   : bit;
signal na4_x1_11_sig                   : bit;
signal na4_x1_10_sig                   : bit;
signal na3_x1_sig                      : bit;
signal na3_x1_9_sig                    : bit;
signal na3_x1_99_sig                   : bit;
signal na3_x1_98_sig                   : bit;
signal na3_x1_97_sig                   : bit;
signal na3_x1_96_sig                   : bit;
signal na3_x1_95_sig                   : bit;
signal na3_x1_94_sig                   : bit;
signal na3_x1_93_sig                   : bit;
signal na3_x1_92_sig                   : bit;
signal na3_x1_91_sig                   : bit;
signal na3_x1_90_sig                   : bit;
signal na3_x1_8_sig                    : bit;
signal na3_x1_89_sig                   : bit;
signal na3_x1_88_sig                   : bit;
signal na3_x1_87_sig                   : bit;
signal na3_x1_86_sig                   : bit;
signal na3_x1_85_sig                   : bit;
signal na3_x1_84_sig                   : bit;
signal na3_x1_83_sig                   : bit;
signal na3_x1_82_sig                   : bit;
signal na3_x1_81_sig                   : bit;
signal na3_x1_80_sig                   : bit;
signal na3_x1_7_sig                    : bit;
signal na3_x1_79_sig                   : bit;
signal na3_x1_78_sig                   : bit;
signal na3_x1_77_sig                   : bit;
signal na3_x1_76_sig                   : bit;
signal na3_x1_75_sig                   : bit;
signal na3_x1_74_sig                   : bit;
signal na3_x1_73_sig                   : bit;
signal na3_x1_72_sig                   : bit;
signal na3_x1_71_sig                   : bit;
signal na3_x1_70_sig                   : bit;
signal na3_x1_6_sig                    : bit;
signal na3_x1_69_sig                   : bit;
signal na3_x1_68_sig                   : bit;
signal na3_x1_67_sig                   : bit;
signal na3_x1_66_sig                   : bit;
signal na3_x1_65_sig                   : bit;
signal na3_x1_64_sig                   : bit;
signal na3_x1_63_sig                   : bit;
signal na3_x1_62_sig                   : bit;
signal na3_x1_61_sig                   : bit;
signal na3_x1_60_sig                   : bit;
signal na3_x1_5_sig                    : bit;
signal na3_x1_59_sig                   : bit;
signal na3_x1_58_sig                   : bit;
signal na3_x1_57_sig                   : bit;
signal na3_x1_56_sig                   : bit;
signal na3_x1_55_sig                   : bit;
signal na3_x1_54_sig                   : bit;
signal na3_x1_53_sig                   : bit;
signal na3_x1_52_sig                   : bit;
signal na3_x1_51_sig                   : bit;
signal na3_x1_50_sig                   : bit;
signal na3_x1_4_sig                    : bit;
signal na3_x1_49_sig                   : bit;
signal na3_x1_48_sig                   : bit;
signal na3_x1_47_sig                   : bit;
signal na3_x1_46_sig                   : bit;
signal na3_x1_45_sig                   : bit;
signal na3_x1_44_sig                   : bit;
signal na3_x1_43_sig                   : bit;
signal na3_x1_42_sig                   : bit;
signal na3_x1_41_sig                   : bit;
signal na3_x1_40_sig                   : bit;
signal na3_x1_3_sig                    : bit;
signal na3_x1_39_sig                   : bit;
signal na3_x1_38_sig                   : bit;
signal na3_x1_37_sig                   : bit;
signal na3_x1_36_sig                   : bit;
signal na3_x1_35_sig                   : bit;
signal na3_x1_34_sig                   : bit;
signal na3_x1_33_sig                   : bit;
signal na3_x1_32_sig                   : bit;
signal na3_x1_31_sig                   : bit;
signal na3_x1_30_sig                   : bit;
signal na3_x1_2_sig                    : bit;
signal na3_x1_29_sig                   : bit;
signal na3_x1_28_sig                   : bit;
signal na3_x1_27_sig                   : bit;
signal na3_x1_26_sig                   : bit;
signal na3_x1_25_sig                   : bit;
signal na3_x1_24_sig                   : bit;
signal na3_x1_23_sig                   : bit;
signal na3_x1_22_sig                   : bit;
signal na3_x1_225_sig                  : bit;
signal na3_x1_224_sig                  : bit;
signal na3_x1_223_sig                  : bit;
signal na3_x1_222_sig                  : bit;
signal na3_x1_221_sig                  : bit;
signal na3_x1_220_sig                  : bit;
signal na3_x1_21_sig                   : bit;
signal na3_x1_219_sig                  : bit;
signal na3_x1_218_sig                  : bit;
signal na3_x1_217_sig                  : bit;
signal na3_x1_216_sig                  : bit;
signal na3_x1_215_sig                  : bit;
signal na3_x1_214_sig                  : bit;
signal na3_x1_213_sig                  : bit;
signal na3_x1_212_sig                  : bit;
signal na3_x1_211_sig                  : bit;
signal na3_x1_210_sig                  : bit;
signal na3_x1_20_sig                   : bit;
signal na3_x1_209_sig                  : bit;
signal na3_x1_208_sig                  : bit;
signal na3_x1_207_sig                  : bit;
signal na3_x1_206_sig                  : bit;
signal na3_x1_205_sig                  : bit;
signal na3_x1_204_sig                  : bit;
signal na3_x1_203_sig                  : bit;
signal na3_x1_202_sig                  : bit;
signal na3_x1_201_sig                  : bit;
signal na3_x1_200_sig                  : bit;
signal na3_x1_19_sig                   : bit;
signal na3_x1_199_sig                  : bit;
signal na3_x1_198_sig                  : bit;
signal na3_x1_197_sig                  : bit;
signal na3_x1_196_sig                  : bit;
signal na3_x1_195_sig                  : bit;
signal na3_x1_194_sig                  : bit;
signal na3_x1_193_sig                  : bit;
signal na3_x1_192_sig                  : bit;
signal na3_x1_191_sig                  : bit;
signal na3_x1_190_sig                  : bit;
signal na3_x1_18_sig                   : bit;
signal na3_x1_189_sig                  : bit;
signal na3_x1_188_sig                  : bit;
signal na3_x1_187_sig                  : bit;
signal na3_x1_186_sig                  : bit;
signal na3_x1_185_sig                  : bit;
signal na3_x1_184_sig                  : bit;
signal na3_x1_183_sig                  : bit;
signal na3_x1_182_sig                  : bit;
signal na3_x1_181_sig                  : bit;
signal na3_x1_180_sig                  : bit;
signal na3_x1_17_sig                   : bit;
signal na3_x1_179_sig                  : bit;
signal na3_x1_178_sig                  : bit;
signal na3_x1_177_sig                  : bit;
signal na3_x1_176_sig                  : bit;
signal na3_x1_175_sig                  : bit;
signal na3_x1_174_sig                  : bit;
signal na3_x1_173_sig                  : bit;
signal na3_x1_172_sig                  : bit;
signal na3_x1_171_sig                  : bit;
signal na3_x1_170_sig                  : bit;
signal na3_x1_16_sig                   : bit;
signal na3_x1_169_sig                  : bit;
signal na3_x1_168_sig                  : bit;
signal na3_x1_167_sig                  : bit;
signal na3_x1_166_sig                  : bit;
signal na3_x1_165_sig                  : bit;
signal na3_x1_164_sig                  : bit;
signal na3_x1_163_sig                  : bit;
signal na3_x1_162_sig                  : bit;
signal na3_x1_161_sig                  : bit;
signal na3_x1_160_sig                  : bit;
signal na3_x1_15_sig                   : bit;
signal na3_x1_159_sig                  : bit;
signal na3_x1_158_sig                  : bit;
signal na3_x1_157_sig                  : bit;
signal na3_x1_156_sig                  : bit;
signal na3_x1_155_sig                  : bit;
signal na3_x1_154_sig                  : bit;
signal na3_x1_153_sig                  : bit;
signal na3_x1_152_sig                  : bit;
signal na3_x1_151_sig                  : bit;
signal na3_x1_150_sig                  : bit;
signal na3_x1_14_sig                   : bit;
signal na3_x1_149_sig                  : bit;
signal na3_x1_148_sig                  : bit;
signal na3_x1_147_sig                  : bit;
signal na3_x1_146_sig                  : bit;
signal na3_x1_145_sig                  : bit;
signal na3_x1_144_sig                  : bit;
signal na3_x1_143_sig                  : bit;
signal na3_x1_142_sig                  : bit;
signal na3_x1_141_sig                  : bit;
signal na3_x1_140_sig                  : bit;
signal na3_x1_13_sig                   : bit;
signal na3_x1_139_sig                  : bit;
signal na3_x1_138_sig                  : bit;
signal na3_x1_137_sig                  : bit;
signal na3_x1_136_sig                  : bit;
signal na3_x1_135_sig                  : bit;
signal na3_x1_134_sig                  : bit;
signal na3_x1_133_sig                  : bit;
signal na3_x1_132_sig                  : bit;
signal na3_x1_131_sig                  : bit;
signal na3_x1_130_sig                  : bit;
signal na3_x1_12_sig                   : bit;
signal na3_x1_129_sig                  : bit;
signal na3_x1_128_sig                  : bit;
signal na3_x1_127_sig                  : bit;
signal na3_x1_126_sig                  : bit;
signal na3_x1_125_sig                  : bit;
signal na3_x1_124_sig                  : bit;
signal na3_x1_123_sig                  : bit;
signal na3_x1_122_sig                  : bit;
signal na3_x1_121_sig                  : bit;
signal na3_x1_120_sig                  : bit;
signal na3_x1_11_sig                   : bit;
signal na3_x1_119_sig                  : bit;
signal na3_x1_118_sig                  : bit;
signal na3_x1_117_sig                  : bit;
signal na3_x1_116_sig                  : bit;
signal na3_x1_115_sig                  : bit;
signal na3_x1_114_sig                  : bit;
signal na3_x1_113_sig                  : bit;
signal na3_x1_112_sig                  : bit;
signal na3_x1_111_sig                  : bit;
signal na3_x1_110_sig                  : bit;
signal na3_x1_10_sig                   : bit;
signal na3_x1_109_sig                  : bit;
signal na3_x1_108_sig                  : bit;
signal na3_x1_107_sig                  : bit;
signal na3_x1_106_sig                  : bit;
signal na3_x1_105_sig                  : bit;
signal na3_x1_104_sig                  : bit;
signal na3_x1_103_sig                  : bit;
signal na3_x1_102_sig                  : bit;
signal na3_x1_101_sig                  : bit;
signal na3_x1_100_sig                  : bit;
signal na2_x1_sig                      : bit;
signal na2_x1_9_sig                    : bit;
signal na2_x1_99_sig                   : bit;
signal na2_x1_98_sig                   : bit;
signal na2_x1_97_sig                   : bit;
signal na2_x1_96_sig                   : bit;
signal na2_x1_95_sig                   : bit;
signal na2_x1_94_sig                   : bit;
signal na2_x1_93_sig                   : bit;
signal na2_x1_92_sig                   : bit;
signal na2_x1_91_sig                   : bit;
signal na2_x1_90_sig                   : bit;
signal na2_x1_8_sig                    : bit;
signal na2_x1_89_sig                   : bit;
signal na2_x1_894_sig                  : bit;
signal na2_x1_893_sig                  : bit;
signal na2_x1_892_sig                  : bit;
signal na2_x1_891_sig                  : bit;
signal na2_x1_890_sig                  : bit;
signal na2_x1_88_sig                   : bit;
signal na2_x1_889_sig                  : bit;
signal na2_x1_888_sig                  : bit;
signal na2_x1_887_sig                  : bit;
signal na2_x1_886_sig                  : bit;
signal na2_x1_885_sig                  : bit;
signal na2_x1_884_sig                  : bit;
signal na2_x1_883_sig                  : bit;
signal na2_x1_882_sig                  : bit;
signal na2_x1_881_sig                  : bit;
signal na2_x1_880_sig                  : bit;
signal na2_x1_87_sig                   : bit;
signal na2_x1_879_sig                  : bit;
signal na2_x1_878_sig                  : bit;
signal na2_x1_877_sig                  : bit;
signal na2_x1_876_sig                  : bit;
signal na2_x1_875_sig                  : bit;
signal na2_x1_874_sig                  : bit;
signal na2_x1_873_sig                  : bit;
signal na2_x1_872_sig                  : bit;
signal na2_x1_871_sig                  : bit;
signal na2_x1_870_sig                  : bit;
signal na2_x1_86_sig                   : bit;
signal na2_x1_869_sig                  : bit;
signal na2_x1_868_sig                  : bit;
signal na2_x1_867_sig                  : bit;
signal na2_x1_866_sig                  : bit;
signal na2_x1_865_sig                  : bit;
signal na2_x1_864_sig                  : bit;
signal na2_x1_863_sig                  : bit;
signal na2_x1_862_sig                  : bit;
signal na2_x1_861_sig                  : bit;
signal na2_x1_860_sig                  : bit;
signal na2_x1_85_sig                   : bit;
signal na2_x1_859_sig                  : bit;
signal na2_x1_858_sig                  : bit;
signal na2_x1_857_sig                  : bit;
signal na2_x1_856_sig                  : bit;
signal na2_x1_855_sig                  : bit;
signal na2_x1_854_sig                  : bit;
signal na2_x1_853_sig                  : bit;
signal na2_x1_852_sig                  : bit;
signal na2_x1_851_sig                  : bit;
signal na2_x1_850_sig                  : bit;
signal na2_x1_84_sig                   : bit;
signal na2_x1_849_sig                  : bit;
signal na2_x1_848_sig                  : bit;
signal na2_x1_847_sig                  : bit;
signal na2_x1_846_sig                  : bit;
signal na2_x1_845_sig                  : bit;
signal na2_x1_844_sig                  : bit;
signal na2_x1_843_sig                  : bit;
signal na2_x1_842_sig                  : bit;
signal na2_x1_841_sig                  : bit;
signal na2_x1_840_sig                  : bit;
signal na2_x1_83_sig                   : bit;
signal na2_x1_839_sig                  : bit;
signal na2_x1_838_sig                  : bit;
signal na2_x1_837_sig                  : bit;
signal na2_x1_836_sig                  : bit;
signal na2_x1_835_sig                  : bit;
signal na2_x1_834_sig                  : bit;
signal na2_x1_833_sig                  : bit;
signal na2_x1_832_sig                  : bit;
signal na2_x1_831_sig                  : bit;
signal na2_x1_830_sig                  : bit;
signal na2_x1_82_sig                   : bit;
signal na2_x1_829_sig                  : bit;
signal na2_x1_828_sig                  : bit;
signal na2_x1_827_sig                  : bit;
signal na2_x1_826_sig                  : bit;
signal na2_x1_825_sig                  : bit;
signal na2_x1_824_sig                  : bit;
signal na2_x1_823_sig                  : bit;
signal na2_x1_822_sig                  : bit;
signal na2_x1_821_sig                  : bit;
signal na2_x1_820_sig                  : bit;
signal na2_x1_81_sig                   : bit;
signal na2_x1_819_sig                  : bit;
signal na2_x1_818_sig                  : bit;
signal na2_x1_817_sig                  : bit;
signal na2_x1_816_sig                  : bit;
signal na2_x1_815_sig                  : bit;
signal na2_x1_814_sig                  : bit;
signal na2_x1_813_sig                  : bit;
signal na2_x1_812_sig                  : bit;
signal na2_x1_811_sig                  : bit;
signal na2_x1_810_sig                  : bit;
signal na2_x1_80_sig                   : bit;
signal na2_x1_809_sig                  : bit;
signal na2_x1_808_sig                  : bit;
signal na2_x1_807_sig                  : bit;
signal na2_x1_806_sig                  : bit;
signal na2_x1_805_sig                  : bit;
signal na2_x1_804_sig                  : bit;
signal na2_x1_803_sig                  : bit;
signal na2_x1_802_sig                  : bit;
signal na2_x1_801_sig                  : bit;
signal na2_x1_800_sig                  : bit;
signal na2_x1_7_sig                    : bit;
signal na2_x1_79_sig                   : bit;
signal na2_x1_799_sig                  : bit;
signal na2_x1_798_sig                  : bit;
signal na2_x1_797_sig                  : bit;
signal na2_x1_796_sig                  : bit;
signal na2_x1_795_sig                  : bit;
signal na2_x1_794_sig                  : bit;
signal na2_x1_793_sig                  : bit;
signal na2_x1_792_sig                  : bit;
signal na2_x1_791_sig                  : bit;
signal na2_x1_790_sig                  : bit;
signal na2_x1_78_sig                   : bit;
signal na2_x1_789_sig                  : bit;
signal na2_x1_788_sig                  : bit;
signal na2_x1_787_sig                  : bit;
signal na2_x1_786_sig                  : bit;
signal na2_x1_785_sig                  : bit;
signal na2_x1_784_sig                  : bit;
signal na2_x1_783_sig                  : bit;
signal na2_x1_782_sig                  : bit;
signal na2_x1_781_sig                  : bit;
signal na2_x1_780_sig                  : bit;
signal na2_x1_77_sig                   : bit;
signal na2_x1_779_sig                  : bit;
signal na2_x1_778_sig                  : bit;
signal na2_x1_777_sig                  : bit;
signal na2_x1_776_sig                  : bit;
signal na2_x1_775_sig                  : bit;
signal na2_x1_774_sig                  : bit;
signal na2_x1_773_sig                  : bit;
signal na2_x1_772_sig                  : bit;
signal na2_x1_771_sig                  : bit;
signal na2_x1_770_sig                  : bit;
signal na2_x1_76_sig                   : bit;
signal na2_x1_769_sig                  : bit;
signal na2_x1_768_sig                  : bit;
signal na2_x1_767_sig                  : bit;
signal na2_x1_766_sig                  : bit;
signal na2_x1_765_sig                  : bit;
signal na2_x1_764_sig                  : bit;
signal na2_x1_763_sig                  : bit;
signal na2_x1_762_sig                  : bit;
signal na2_x1_761_sig                  : bit;
signal na2_x1_760_sig                  : bit;
signal na2_x1_75_sig                   : bit;
signal na2_x1_759_sig                  : bit;
signal na2_x1_758_sig                  : bit;
signal na2_x1_757_sig                  : bit;
signal na2_x1_756_sig                  : bit;
signal na2_x1_755_sig                  : bit;
signal na2_x1_754_sig                  : bit;
signal na2_x1_753_sig                  : bit;
signal na2_x1_752_sig                  : bit;
signal na2_x1_751_sig                  : bit;
signal na2_x1_750_sig                  : bit;
signal na2_x1_74_sig                   : bit;
signal na2_x1_749_sig                  : bit;
signal na2_x1_748_sig                  : bit;
signal na2_x1_747_sig                  : bit;
signal na2_x1_746_sig                  : bit;
signal na2_x1_745_sig                  : bit;
signal na2_x1_744_sig                  : bit;
signal na2_x1_743_sig                  : bit;
signal na2_x1_742_sig                  : bit;
signal na2_x1_741_sig                  : bit;
signal na2_x1_740_sig                  : bit;
signal na2_x1_73_sig                   : bit;
signal na2_x1_739_sig                  : bit;
signal na2_x1_738_sig                  : bit;
signal na2_x1_737_sig                  : bit;
signal na2_x1_736_sig                  : bit;
signal na2_x1_735_sig                  : bit;
signal na2_x1_734_sig                  : bit;
signal na2_x1_733_sig                  : bit;
signal na2_x1_732_sig                  : bit;
signal na2_x1_731_sig                  : bit;
signal na2_x1_730_sig                  : bit;
signal na2_x1_72_sig                   : bit;
signal na2_x1_729_sig                  : bit;
signal na2_x1_728_sig                  : bit;
signal na2_x1_727_sig                  : bit;
signal na2_x1_726_sig                  : bit;
signal na2_x1_725_sig                  : bit;
signal na2_x1_724_sig                  : bit;
signal na2_x1_723_sig                  : bit;
signal na2_x1_722_sig                  : bit;
signal na2_x1_721_sig                  : bit;
signal na2_x1_720_sig                  : bit;
signal na2_x1_71_sig                   : bit;
signal na2_x1_719_sig                  : bit;
signal na2_x1_718_sig                  : bit;
signal na2_x1_717_sig                  : bit;
signal na2_x1_716_sig                  : bit;
signal na2_x1_715_sig                  : bit;
signal na2_x1_714_sig                  : bit;
signal na2_x1_713_sig                  : bit;
signal na2_x1_712_sig                  : bit;
signal na2_x1_711_sig                  : bit;
signal na2_x1_710_sig                  : bit;
signal na2_x1_70_sig                   : bit;
signal na2_x1_709_sig                  : bit;
signal na2_x1_708_sig                  : bit;
signal na2_x1_707_sig                  : bit;
signal na2_x1_706_sig                  : bit;
signal na2_x1_705_sig                  : bit;
signal na2_x1_704_sig                  : bit;
signal na2_x1_703_sig                  : bit;
signal na2_x1_702_sig                  : bit;
signal na2_x1_701_sig                  : bit;
signal na2_x1_700_sig                  : bit;
signal na2_x1_6_sig                    : bit;
signal na2_x1_69_sig                   : bit;
signal na2_x1_699_sig                  : bit;
signal na2_x1_698_sig                  : bit;
signal na2_x1_697_sig                  : bit;
signal na2_x1_696_sig                  : bit;
signal na2_x1_695_sig                  : bit;
signal na2_x1_694_sig                  : bit;
signal na2_x1_693_sig                  : bit;
signal na2_x1_692_sig                  : bit;
signal na2_x1_691_sig                  : bit;
signal na2_x1_690_sig                  : bit;
signal na2_x1_68_sig                   : bit;
signal na2_x1_689_sig                  : bit;
signal na2_x1_688_sig                  : bit;
signal na2_x1_687_sig                  : bit;
signal na2_x1_686_sig                  : bit;
signal na2_x1_685_sig                  : bit;
signal na2_x1_684_sig                  : bit;
signal na2_x1_683_sig                  : bit;
signal na2_x1_682_sig                  : bit;
signal na2_x1_681_sig                  : bit;
signal na2_x1_680_sig                  : bit;
signal na2_x1_67_sig                   : bit;
signal na2_x1_679_sig                  : bit;
signal na2_x1_678_sig                  : bit;
signal na2_x1_677_sig                  : bit;
signal na2_x1_676_sig                  : bit;
signal na2_x1_675_sig                  : bit;
signal na2_x1_674_sig                  : bit;
signal na2_x1_673_sig                  : bit;
signal na2_x1_672_sig                  : bit;
signal na2_x1_671_sig                  : bit;
signal na2_x1_670_sig                  : bit;
signal na2_x1_66_sig                   : bit;
signal na2_x1_669_sig                  : bit;
signal na2_x1_668_sig                  : bit;
signal na2_x1_667_sig                  : bit;
signal na2_x1_666_sig                  : bit;
signal na2_x1_665_sig                  : bit;
signal na2_x1_664_sig                  : bit;
signal na2_x1_663_sig                  : bit;
signal na2_x1_662_sig                  : bit;
signal na2_x1_661_sig                  : bit;
signal na2_x1_660_sig                  : bit;
signal na2_x1_65_sig                   : bit;
signal na2_x1_659_sig                  : bit;
signal na2_x1_658_sig                  : bit;
signal na2_x1_657_sig                  : bit;
signal na2_x1_656_sig                  : bit;
signal na2_x1_655_sig                  : bit;
signal na2_x1_654_sig                  : bit;
signal na2_x1_653_sig                  : bit;
signal na2_x1_652_sig                  : bit;
signal na2_x1_651_sig                  : bit;
signal na2_x1_650_sig                  : bit;
signal na2_x1_64_sig                   : bit;
signal na2_x1_649_sig                  : bit;
signal na2_x1_648_sig                  : bit;
signal na2_x1_647_sig                  : bit;
signal na2_x1_646_sig                  : bit;
signal na2_x1_645_sig                  : bit;
signal na2_x1_644_sig                  : bit;
signal na2_x1_643_sig                  : bit;
signal na2_x1_642_sig                  : bit;
signal na2_x1_641_sig                  : bit;
signal na2_x1_640_sig                  : bit;
signal na2_x1_63_sig                   : bit;
signal na2_x1_639_sig                  : bit;
signal na2_x1_638_sig                  : bit;
signal na2_x1_637_sig                  : bit;
signal na2_x1_636_sig                  : bit;
signal na2_x1_635_sig                  : bit;
signal na2_x1_634_sig                  : bit;
signal na2_x1_633_sig                  : bit;
signal na2_x1_632_sig                  : bit;
signal na2_x1_631_sig                  : bit;
signal na2_x1_630_sig                  : bit;
signal na2_x1_62_sig                   : bit;
signal na2_x1_629_sig                  : bit;
signal na2_x1_628_sig                  : bit;
signal na2_x1_627_sig                  : bit;
signal na2_x1_626_sig                  : bit;
signal na2_x1_625_sig                  : bit;
signal na2_x1_624_sig                  : bit;
signal na2_x1_623_sig                  : bit;
signal na2_x1_622_sig                  : bit;
signal na2_x1_621_sig                  : bit;
signal na2_x1_620_sig                  : bit;
signal na2_x1_61_sig                   : bit;
signal na2_x1_619_sig                  : bit;
signal na2_x1_618_sig                  : bit;
signal na2_x1_617_sig                  : bit;
signal na2_x1_616_sig                  : bit;
signal na2_x1_615_sig                  : bit;
signal na2_x1_614_sig                  : bit;
signal na2_x1_613_sig                  : bit;
signal na2_x1_612_sig                  : bit;
signal na2_x1_611_sig                  : bit;
signal na2_x1_610_sig                  : bit;
signal na2_x1_60_sig                   : bit;
signal na2_x1_609_sig                  : bit;
signal na2_x1_608_sig                  : bit;
signal na2_x1_607_sig                  : bit;
signal na2_x1_606_sig                  : bit;
signal na2_x1_605_sig                  : bit;
signal na2_x1_604_sig                  : bit;
signal na2_x1_603_sig                  : bit;
signal na2_x1_602_sig                  : bit;
signal na2_x1_601_sig                  : bit;
signal na2_x1_600_sig                  : bit;
signal na2_x1_5_sig                    : bit;
signal na2_x1_59_sig                   : bit;
signal na2_x1_599_sig                  : bit;
signal na2_x1_598_sig                  : bit;
signal na2_x1_597_sig                  : bit;
signal na2_x1_596_sig                  : bit;
signal na2_x1_595_sig                  : bit;
signal na2_x1_594_sig                  : bit;
signal na2_x1_593_sig                  : bit;
signal na2_x1_592_sig                  : bit;
signal na2_x1_591_sig                  : bit;
signal na2_x1_590_sig                  : bit;
signal na2_x1_58_sig                   : bit;
signal na2_x1_589_sig                  : bit;
signal na2_x1_588_sig                  : bit;
signal na2_x1_587_sig                  : bit;
signal na2_x1_586_sig                  : bit;
signal na2_x1_585_sig                  : bit;
signal na2_x1_584_sig                  : bit;
signal na2_x1_583_sig                  : bit;
signal na2_x1_582_sig                  : bit;
signal na2_x1_581_sig                  : bit;
signal na2_x1_580_sig                  : bit;
signal na2_x1_57_sig                   : bit;
signal na2_x1_579_sig                  : bit;
signal na2_x1_578_sig                  : bit;
signal na2_x1_577_sig                  : bit;
signal na2_x1_576_sig                  : bit;
signal na2_x1_575_sig                  : bit;
signal na2_x1_574_sig                  : bit;
signal na2_x1_573_sig                  : bit;
signal na2_x1_572_sig                  : bit;
signal na2_x1_571_sig                  : bit;
signal na2_x1_570_sig                  : bit;
signal na2_x1_56_sig                   : bit;
signal na2_x1_569_sig                  : bit;
signal na2_x1_568_sig                  : bit;
signal na2_x1_567_sig                  : bit;
signal na2_x1_566_sig                  : bit;
signal na2_x1_565_sig                  : bit;
signal na2_x1_564_sig                  : bit;
signal na2_x1_563_sig                  : bit;
signal na2_x1_562_sig                  : bit;
signal na2_x1_561_sig                  : bit;
signal na2_x1_560_sig                  : bit;
signal na2_x1_55_sig                   : bit;
signal na2_x1_559_sig                  : bit;
signal na2_x1_558_sig                  : bit;
signal na2_x1_557_sig                  : bit;
signal na2_x1_556_sig                  : bit;
signal na2_x1_555_sig                  : bit;
signal na2_x1_554_sig                  : bit;
signal na2_x1_553_sig                  : bit;
signal na2_x1_552_sig                  : bit;
signal na2_x1_551_sig                  : bit;
signal na2_x1_550_sig                  : bit;
signal na2_x1_54_sig                   : bit;
signal na2_x1_549_sig                  : bit;
signal na2_x1_548_sig                  : bit;
signal na2_x1_547_sig                  : bit;
signal na2_x1_546_sig                  : bit;
signal na2_x1_545_sig                  : bit;
signal na2_x1_544_sig                  : bit;
signal na2_x1_543_sig                  : bit;
signal na2_x1_542_sig                  : bit;
signal na2_x1_541_sig                  : bit;
signal na2_x1_540_sig                  : bit;
signal na2_x1_53_sig                   : bit;
signal na2_x1_539_sig                  : bit;
signal na2_x1_538_sig                  : bit;
signal na2_x1_537_sig                  : bit;
signal na2_x1_536_sig                  : bit;
signal na2_x1_535_sig                  : bit;
signal na2_x1_534_sig                  : bit;
signal na2_x1_533_sig                  : bit;
signal na2_x1_532_sig                  : bit;
signal na2_x1_531_sig                  : bit;
signal na2_x1_530_sig                  : bit;
signal na2_x1_52_sig                   : bit;
signal na2_x1_529_sig                  : bit;
signal na2_x1_528_sig                  : bit;
signal na2_x1_527_sig                  : bit;
signal na2_x1_526_sig                  : bit;
signal na2_x1_525_sig                  : bit;
signal na2_x1_524_sig                  : bit;
signal na2_x1_523_sig                  : bit;
signal na2_x1_522_sig                  : bit;
signal na2_x1_521_sig                  : bit;
signal na2_x1_520_sig                  : bit;
signal na2_x1_51_sig                   : bit;
signal na2_x1_519_sig                  : bit;
signal na2_x1_518_sig                  : bit;
signal na2_x1_517_sig                  : bit;
signal na2_x1_516_sig                  : bit;
signal na2_x1_515_sig                  : bit;
signal na2_x1_514_sig                  : bit;
signal na2_x1_513_sig                  : bit;
signal na2_x1_512_sig                  : bit;
signal na2_x1_511_sig                  : bit;
signal na2_x1_510_sig                  : bit;
signal na2_x1_50_sig                   : bit;
signal na2_x1_509_sig                  : bit;
signal na2_x1_508_sig                  : bit;
signal na2_x1_507_sig                  : bit;
signal na2_x1_506_sig                  : bit;
signal na2_x1_505_sig                  : bit;
signal na2_x1_504_sig                  : bit;
signal na2_x1_503_sig                  : bit;
signal na2_x1_502_sig                  : bit;
signal na2_x1_501_sig                  : bit;
signal na2_x1_500_sig                  : bit;
signal na2_x1_4_sig                    : bit;
signal na2_x1_49_sig                   : bit;
signal na2_x1_499_sig                  : bit;
signal na2_x1_498_sig                  : bit;
signal na2_x1_497_sig                  : bit;
signal na2_x1_496_sig                  : bit;
signal na2_x1_495_sig                  : bit;
signal na2_x1_494_sig                  : bit;
signal na2_x1_493_sig                  : bit;
signal na2_x1_492_sig                  : bit;
signal na2_x1_491_sig                  : bit;
signal na2_x1_490_sig                  : bit;
signal na2_x1_48_sig                   : bit;
signal na2_x1_489_sig                  : bit;
signal na2_x1_488_sig                  : bit;
signal na2_x1_487_sig                  : bit;
signal na2_x1_486_sig                  : bit;
signal na2_x1_485_sig                  : bit;
signal na2_x1_484_sig                  : bit;
signal na2_x1_483_sig                  : bit;
signal na2_x1_482_sig                  : bit;
signal na2_x1_481_sig                  : bit;
signal na2_x1_480_sig                  : bit;
signal na2_x1_47_sig                   : bit;
signal na2_x1_479_sig                  : bit;
signal na2_x1_478_sig                  : bit;
signal na2_x1_477_sig                  : bit;
signal na2_x1_476_sig                  : bit;
signal na2_x1_475_sig                  : bit;
signal na2_x1_474_sig                  : bit;
signal na2_x1_473_sig                  : bit;
signal na2_x1_472_sig                  : bit;
signal na2_x1_471_sig                  : bit;
signal na2_x1_470_sig                  : bit;
signal na2_x1_46_sig                   : bit;
signal na2_x1_469_sig                  : bit;
signal na2_x1_468_sig                  : bit;
signal na2_x1_467_sig                  : bit;
signal na2_x1_466_sig                  : bit;
signal na2_x1_465_sig                  : bit;
signal na2_x1_464_sig                  : bit;
signal na2_x1_463_sig                  : bit;
signal na2_x1_462_sig                  : bit;
signal na2_x1_461_sig                  : bit;
signal na2_x1_460_sig                  : bit;
signal na2_x1_45_sig                   : bit;
signal na2_x1_459_sig                  : bit;
signal na2_x1_458_sig                  : bit;
signal na2_x1_457_sig                  : bit;
signal na2_x1_456_sig                  : bit;
signal na2_x1_455_sig                  : bit;
signal na2_x1_454_sig                  : bit;
signal na2_x1_453_sig                  : bit;
signal na2_x1_452_sig                  : bit;
signal na2_x1_451_sig                  : bit;
signal na2_x1_450_sig                  : bit;
signal na2_x1_44_sig                   : bit;
signal na2_x1_449_sig                  : bit;
signal na2_x1_448_sig                  : bit;
signal na2_x1_447_sig                  : bit;
signal na2_x1_446_sig                  : bit;
signal na2_x1_445_sig                  : bit;
signal na2_x1_444_sig                  : bit;
signal na2_x1_443_sig                  : bit;
signal na2_x1_442_sig                  : bit;
signal na2_x1_441_sig                  : bit;
signal na2_x1_440_sig                  : bit;
signal na2_x1_43_sig                   : bit;
signal na2_x1_439_sig                  : bit;
signal na2_x1_438_sig                  : bit;
signal na2_x1_437_sig                  : bit;
signal na2_x1_436_sig                  : bit;
signal na2_x1_435_sig                  : bit;
signal na2_x1_434_sig                  : bit;
signal na2_x1_433_sig                  : bit;
signal na2_x1_432_sig                  : bit;
signal na2_x1_431_sig                  : bit;
signal na2_x1_430_sig                  : bit;
signal na2_x1_42_sig                   : bit;
signal na2_x1_429_sig                  : bit;
signal na2_x1_428_sig                  : bit;
signal na2_x1_427_sig                  : bit;
signal na2_x1_426_sig                  : bit;
signal na2_x1_425_sig                  : bit;
signal na2_x1_424_sig                  : bit;
signal na2_x1_423_sig                  : bit;
signal na2_x1_422_sig                  : bit;
signal na2_x1_421_sig                  : bit;
signal na2_x1_420_sig                  : bit;
signal na2_x1_41_sig                   : bit;
signal na2_x1_419_sig                  : bit;
signal na2_x1_418_sig                  : bit;
signal na2_x1_417_sig                  : bit;
signal na2_x1_416_sig                  : bit;
signal na2_x1_415_sig                  : bit;
signal na2_x1_414_sig                  : bit;
signal na2_x1_413_sig                  : bit;
signal na2_x1_412_sig                  : bit;
signal na2_x1_411_sig                  : bit;
signal na2_x1_410_sig                  : bit;
signal na2_x1_40_sig                   : bit;
signal na2_x1_409_sig                  : bit;
signal na2_x1_408_sig                  : bit;
signal na2_x1_407_sig                  : bit;
signal na2_x1_406_sig                  : bit;
signal na2_x1_405_sig                  : bit;
signal na2_x1_404_sig                  : bit;
signal na2_x1_403_sig                  : bit;
signal na2_x1_402_sig                  : bit;
signal na2_x1_401_sig                  : bit;
signal na2_x1_400_sig                  : bit;
signal na2_x1_3_sig                    : bit;
signal na2_x1_39_sig                   : bit;
signal na2_x1_399_sig                  : bit;
signal na2_x1_398_sig                  : bit;
signal na2_x1_397_sig                  : bit;
signal na2_x1_396_sig                  : bit;
signal na2_x1_395_sig                  : bit;
signal na2_x1_394_sig                  : bit;
signal na2_x1_393_sig                  : bit;
signal na2_x1_392_sig                  : bit;
signal na2_x1_391_sig                  : bit;
signal na2_x1_390_sig                  : bit;
signal na2_x1_38_sig                   : bit;
signal na2_x1_389_sig                  : bit;
signal na2_x1_388_sig                  : bit;
signal na2_x1_387_sig                  : bit;
signal na2_x1_386_sig                  : bit;
signal na2_x1_385_sig                  : bit;
signal na2_x1_384_sig                  : bit;
signal na2_x1_383_sig                  : bit;
signal na2_x1_382_sig                  : bit;
signal na2_x1_381_sig                  : bit;
signal na2_x1_380_sig                  : bit;
signal na2_x1_37_sig                   : bit;
signal na2_x1_379_sig                  : bit;
signal na2_x1_378_sig                  : bit;
signal na2_x1_377_sig                  : bit;
signal na2_x1_376_sig                  : bit;
signal na2_x1_375_sig                  : bit;
signal na2_x1_374_sig                  : bit;
signal na2_x1_373_sig                  : bit;
signal na2_x1_372_sig                  : bit;
signal na2_x1_371_sig                  : bit;
signal na2_x1_370_sig                  : bit;
signal na2_x1_36_sig                   : bit;
signal na2_x1_369_sig                  : bit;
signal na2_x1_368_sig                  : bit;
signal na2_x1_367_sig                  : bit;
signal na2_x1_366_sig                  : bit;
signal na2_x1_365_sig                  : bit;
signal na2_x1_364_sig                  : bit;
signal na2_x1_363_sig                  : bit;
signal na2_x1_362_sig                  : bit;
signal na2_x1_361_sig                  : bit;
signal na2_x1_360_sig                  : bit;
signal na2_x1_35_sig                   : bit;
signal na2_x1_359_sig                  : bit;
signal na2_x1_358_sig                  : bit;
signal na2_x1_357_sig                  : bit;
signal na2_x1_356_sig                  : bit;
signal na2_x1_355_sig                  : bit;
signal na2_x1_354_sig                  : bit;
signal na2_x1_353_sig                  : bit;
signal na2_x1_352_sig                  : bit;
signal na2_x1_351_sig                  : bit;
signal na2_x1_350_sig                  : bit;
signal na2_x1_34_sig                   : bit;
signal na2_x1_349_sig                  : bit;
signal na2_x1_348_sig                  : bit;
signal na2_x1_347_sig                  : bit;
signal na2_x1_346_sig                  : bit;
signal na2_x1_345_sig                  : bit;
signal na2_x1_344_sig                  : bit;
signal na2_x1_343_sig                  : bit;
signal na2_x1_342_sig                  : bit;
signal na2_x1_341_sig                  : bit;
signal na2_x1_340_sig                  : bit;
signal na2_x1_33_sig                   : bit;
signal na2_x1_339_sig                  : bit;
signal na2_x1_338_sig                  : bit;
signal na2_x1_337_sig                  : bit;
signal na2_x1_336_sig                  : bit;
signal na2_x1_335_sig                  : bit;
signal na2_x1_334_sig                  : bit;
signal na2_x1_333_sig                  : bit;
signal na2_x1_332_sig                  : bit;
signal na2_x1_331_sig                  : bit;
signal na2_x1_330_sig                  : bit;
signal na2_x1_32_sig                   : bit;
signal na2_x1_329_sig                  : bit;
signal na2_x1_328_sig                  : bit;
signal na2_x1_327_sig                  : bit;
signal na2_x1_326_sig                  : bit;
signal na2_x1_325_sig                  : bit;
signal na2_x1_324_sig                  : bit;
signal na2_x1_323_sig                  : bit;
signal na2_x1_322_sig                  : bit;
signal na2_x1_321_sig                  : bit;
signal na2_x1_320_sig                  : bit;
signal na2_x1_31_sig                   : bit;
signal na2_x1_319_sig                  : bit;
signal na2_x1_318_sig                  : bit;
signal na2_x1_317_sig                  : bit;
signal na2_x1_316_sig                  : bit;
signal na2_x1_315_sig                  : bit;
signal na2_x1_314_sig                  : bit;
signal na2_x1_313_sig                  : bit;
signal na2_x1_312_sig                  : bit;
signal na2_x1_311_sig                  : bit;
signal na2_x1_310_sig                  : bit;
signal na2_x1_30_sig                   : bit;
signal na2_x1_309_sig                  : bit;
signal na2_x1_308_sig                  : bit;
signal na2_x1_307_sig                  : bit;
signal na2_x1_306_sig                  : bit;
signal na2_x1_305_sig                  : bit;
signal na2_x1_304_sig                  : bit;
signal na2_x1_303_sig                  : bit;
signal na2_x1_302_sig                  : bit;
signal na2_x1_301_sig                  : bit;
signal na2_x1_300_sig                  : bit;
signal na2_x1_2_sig                    : bit;
signal na2_x1_29_sig                   : bit;
signal na2_x1_299_sig                  : bit;
signal na2_x1_298_sig                  : bit;
signal na2_x1_297_sig                  : bit;
signal na2_x1_296_sig                  : bit;
signal na2_x1_295_sig                  : bit;
signal na2_x1_294_sig                  : bit;
signal na2_x1_293_sig                  : bit;
signal na2_x1_292_sig                  : bit;
signal na2_x1_291_sig                  : bit;
signal na2_x1_290_sig                  : bit;
signal na2_x1_28_sig                   : bit;
signal na2_x1_289_sig                  : bit;
signal na2_x1_288_sig                  : bit;
signal na2_x1_287_sig                  : bit;
signal na2_x1_286_sig                  : bit;
signal na2_x1_285_sig                  : bit;
signal na2_x1_284_sig                  : bit;
signal na2_x1_283_sig                  : bit;
signal na2_x1_282_sig                  : bit;
signal na2_x1_281_sig                  : bit;
signal na2_x1_280_sig                  : bit;
signal na2_x1_27_sig                   : bit;
signal na2_x1_279_sig                  : bit;
signal na2_x1_278_sig                  : bit;
signal na2_x1_277_sig                  : bit;
signal na2_x1_276_sig                  : bit;
signal na2_x1_275_sig                  : bit;
signal na2_x1_274_sig                  : bit;
signal na2_x1_273_sig                  : bit;
signal na2_x1_272_sig                  : bit;
signal na2_x1_271_sig                  : bit;
signal na2_x1_270_sig                  : bit;
signal na2_x1_26_sig                   : bit;
signal na2_x1_269_sig                  : bit;
signal na2_x1_268_sig                  : bit;
signal na2_x1_267_sig                  : bit;
signal na2_x1_266_sig                  : bit;
signal na2_x1_265_sig                  : bit;
signal na2_x1_264_sig                  : bit;
signal na2_x1_263_sig                  : bit;
signal na2_x1_262_sig                  : bit;
signal na2_x1_261_sig                  : bit;
signal na2_x1_260_sig                  : bit;
signal na2_x1_25_sig                   : bit;
signal na2_x1_259_sig                  : bit;
signal na2_x1_258_sig                  : bit;
signal na2_x1_257_sig                  : bit;
signal na2_x1_256_sig                  : bit;
signal na2_x1_255_sig                  : bit;
signal na2_x1_254_sig                  : bit;
signal na2_x1_253_sig                  : bit;
signal na2_x1_252_sig                  : bit;
signal na2_x1_251_sig                  : bit;
signal na2_x1_250_sig                  : bit;
signal na2_x1_24_sig                   : bit;
signal na2_x1_249_sig                  : bit;
signal na2_x1_248_sig                  : bit;
signal na2_x1_247_sig                  : bit;
signal na2_x1_246_sig                  : bit;
signal na2_x1_245_sig                  : bit;
signal na2_x1_244_sig                  : bit;
signal na2_x1_243_sig                  : bit;
signal na2_x1_242_sig                  : bit;
signal na2_x1_241_sig                  : bit;
signal na2_x1_240_sig                  : bit;
signal na2_x1_23_sig                   : bit;
signal na2_x1_239_sig                  : bit;
signal na2_x1_238_sig                  : bit;
signal na2_x1_237_sig                  : bit;
signal na2_x1_236_sig                  : bit;
signal na2_x1_235_sig                  : bit;
signal na2_x1_234_sig                  : bit;
signal na2_x1_233_sig                  : bit;
signal na2_x1_232_sig                  : bit;
signal na2_x1_231_sig                  : bit;
signal na2_x1_230_sig                  : bit;
signal na2_x1_22_sig                   : bit;
signal na2_x1_229_sig                  : bit;
signal na2_x1_228_sig                  : bit;
signal na2_x1_227_sig                  : bit;
signal na2_x1_226_sig                  : bit;
signal na2_x1_225_sig                  : bit;
signal na2_x1_224_sig                  : bit;
signal na2_x1_223_sig                  : bit;
signal na2_x1_222_sig                  : bit;
signal na2_x1_221_sig                  : bit;
signal na2_x1_220_sig                  : bit;
signal na2_x1_21_sig                   : bit;
signal na2_x1_219_sig                  : bit;
signal na2_x1_218_sig                  : bit;
signal na2_x1_217_sig                  : bit;
signal na2_x1_216_sig                  : bit;
signal na2_x1_215_sig                  : bit;
signal na2_x1_214_sig                  : bit;
signal na2_x1_213_sig                  : bit;
signal na2_x1_212_sig                  : bit;
signal na2_x1_211_sig                  : bit;
signal na2_x1_210_sig                  : bit;
signal na2_x1_20_sig                   : bit;
signal na2_x1_209_sig                  : bit;
signal na2_x1_208_sig                  : bit;
signal na2_x1_207_sig                  : bit;
signal na2_x1_206_sig                  : bit;
signal na2_x1_205_sig                  : bit;
signal na2_x1_204_sig                  : bit;
signal na2_x1_203_sig                  : bit;
signal na2_x1_202_sig                  : bit;
signal na2_x1_201_sig                  : bit;
signal na2_x1_200_sig                  : bit;
signal na2_x1_19_sig                   : bit;
signal na2_x1_199_sig                  : bit;
signal na2_x1_198_sig                  : bit;
signal na2_x1_197_sig                  : bit;
signal na2_x1_196_sig                  : bit;
signal na2_x1_195_sig                  : bit;
signal na2_x1_194_sig                  : bit;
signal na2_x1_193_sig                  : bit;
signal na2_x1_192_sig                  : bit;
signal na2_x1_191_sig                  : bit;
signal na2_x1_190_sig                  : bit;
signal na2_x1_18_sig                   : bit;
signal na2_x1_189_sig                  : bit;
signal na2_x1_188_sig                  : bit;
signal na2_x1_187_sig                  : bit;
signal na2_x1_186_sig                  : bit;
signal na2_x1_185_sig                  : bit;
signal na2_x1_184_sig                  : bit;
signal na2_x1_183_sig                  : bit;
signal na2_x1_182_sig                  : bit;
signal na2_x1_181_sig                  : bit;
signal na2_x1_180_sig                  : bit;
signal na2_x1_17_sig                   : bit;
signal na2_x1_179_sig                  : bit;
signal na2_x1_178_sig                  : bit;
signal na2_x1_177_sig                  : bit;
signal na2_x1_176_sig                  : bit;
signal na2_x1_175_sig                  : bit;
signal na2_x1_174_sig                  : bit;
signal na2_x1_173_sig                  : bit;
signal na2_x1_172_sig                  : bit;
signal na2_x1_171_sig                  : bit;
signal na2_x1_170_sig                  : bit;
signal na2_x1_16_sig                   : bit;
signal na2_x1_169_sig                  : bit;
signal na2_x1_168_sig                  : bit;
signal na2_x1_167_sig                  : bit;
signal na2_x1_166_sig                  : bit;
signal na2_x1_165_sig                  : bit;
signal na2_x1_164_sig                  : bit;
signal na2_x1_163_sig                  : bit;
signal na2_x1_162_sig                  : bit;
signal na2_x1_161_sig                  : bit;
signal na2_x1_160_sig                  : bit;
signal na2_x1_15_sig                   : bit;
signal na2_x1_159_sig                  : bit;
signal na2_x1_158_sig                  : bit;
signal na2_x1_157_sig                  : bit;
signal na2_x1_156_sig                  : bit;
signal na2_x1_155_sig                  : bit;
signal na2_x1_154_sig                  : bit;
signal na2_x1_153_sig                  : bit;
signal na2_x1_152_sig                  : bit;
signal na2_x1_151_sig                  : bit;
signal na2_x1_150_sig                  : bit;
signal na2_x1_14_sig                   : bit;
signal na2_x1_149_sig                  : bit;
signal na2_x1_148_sig                  : bit;
signal na2_x1_147_sig                  : bit;
signal na2_x1_146_sig                  : bit;
signal na2_x1_145_sig                  : bit;
signal na2_x1_144_sig                  : bit;
signal na2_x1_143_sig                  : bit;
signal na2_x1_142_sig                  : bit;
signal na2_x1_141_sig                  : bit;
signal na2_x1_140_sig                  : bit;
signal na2_x1_13_sig                   : bit;
signal na2_x1_139_sig                  : bit;
signal na2_x1_138_sig                  : bit;
signal na2_x1_137_sig                  : bit;
signal na2_x1_136_sig                  : bit;
signal na2_x1_135_sig                  : bit;
signal na2_x1_134_sig                  : bit;
signal na2_x1_133_sig                  : bit;
signal na2_x1_132_sig                  : bit;
signal na2_x1_131_sig                  : bit;
signal na2_x1_130_sig                  : bit;
signal na2_x1_12_sig                   : bit;
signal na2_x1_129_sig                  : bit;
signal na2_x1_128_sig                  : bit;
signal na2_x1_127_sig                  : bit;
signal na2_x1_126_sig                  : bit;
signal na2_x1_125_sig                  : bit;
signal na2_x1_124_sig                  : bit;
signal na2_x1_123_sig                  : bit;
signal na2_x1_122_sig                  : bit;
signal na2_x1_121_sig                  : bit;
signal na2_x1_120_sig                  : bit;
signal na2_x1_11_sig                   : bit;
signal na2_x1_119_sig                  : bit;
signal na2_x1_118_sig                  : bit;
signal na2_x1_117_sig                  : bit;
signal na2_x1_116_sig                  : bit;
signal na2_x1_115_sig                  : bit;
signal na2_x1_114_sig                  : bit;
signal na2_x1_113_sig                  : bit;
signal na2_x1_112_sig                  : bit;
signal na2_x1_111_sig                  : bit;
signal na2_x1_110_sig                  : bit;
signal na2_x1_10_sig                   : bit;
signal na2_x1_109_sig                  : bit;
signal na2_x1_108_sig                  : bit;
signal na2_x1_107_sig                  : bit;
signal na2_x1_106_sig                  : bit;
signal na2_x1_105_sig                  : bit;
signal na2_x1_104_sig                  : bit;
signal na2_x1_103_sig                  : bit;
signal na2_x1_102_sig                  : bit;
signal na2_x1_101_sig                  : bit;
signal na2_x1_100_sig                  : bit;
signal mx3_x2_sig                      : bit;
signal mx3_x2_9_sig                    : bit;
signal mx3_x2_99_sig                   : bit;
signal mx3_x2_98_sig                   : bit;
signal mx3_x2_97_sig                   : bit;
signal mx3_x2_96_sig                   : bit;
signal mx3_x2_95_sig                   : bit;
signal mx3_x2_94_sig                   : bit;
signal mx3_x2_93_sig                   : bit;
signal mx3_x2_92_sig                   : bit;
signal mx3_x2_91_sig                   : bit;
signal mx3_x2_90_sig                   : bit;
signal mx3_x2_8_sig                    : bit;
signal mx3_x2_89_sig                   : bit;
signal mx3_x2_88_sig                   : bit;
signal mx3_x2_87_sig                   : bit;
signal mx3_x2_86_sig                   : bit;
signal mx3_x2_85_sig                   : bit;
signal mx3_x2_84_sig                   : bit;
signal mx3_x2_83_sig                   : bit;
signal mx3_x2_82_sig                   : bit;
signal mx3_x2_81_sig                   : bit;
signal mx3_x2_80_sig                   : bit;
signal mx3_x2_7_sig                    : bit;
signal mx3_x2_79_sig                   : bit;
signal mx3_x2_78_sig                   : bit;
signal mx3_x2_77_sig                   : bit;
signal mx3_x2_76_sig                   : bit;
signal mx3_x2_75_sig                   : bit;
signal mx3_x2_74_sig                   : bit;
signal mx3_x2_73_sig                   : bit;
signal mx3_x2_72_sig                   : bit;
signal mx3_x2_71_sig                   : bit;
signal mx3_x2_70_sig                   : bit;
signal mx3_x2_6_sig                    : bit;
signal mx3_x2_69_sig                   : bit;
signal mx3_x2_68_sig                   : bit;
signal mx3_x2_67_sig                   : bit;
signal mx3_x2_66_sig                   : bit;
signal mx3_x2_65_sig                   : bit;
signal mx3_x2_64_sig                   : bit;
signal mx3_x2_63_sig                   : bit;
signal mx3_x2_62_sig                   : bit;
signal mx3_x2_61_sig                   : bit;
signal mx3_x2_60_sig                   : bit;
signal mx3_x2_5_sig                    : bit;
signal mx3_x2_59_sig                   : bit;
signal mx3_x2_58_sig                   : bit;
signal mx3_x2_57_sig                   : bit;
signal mx3_x2_56_sig                   : bit;
signal mx3_x2_55_sig                   : bit;
signal mx3_x2_54_sig                   : bit;
signal mx3_x2_53_sig                   : bit;
signal mx3_x2_52_sig                   : bit;
signal mx3_x2_51_sig                   : bit;
signal mx3_x2_50_sig                   : bit;
signal mx3_x2_4_sig                    : bit;
signal mx3_x2_49_sig                   : bit;
signal mx3_x2_48_sig                   : bit;
signal mx3_x2_47_sig                   : bit;
signal mx3_x2_46_sig                   : bit;
signal mx3_x2_45_sig                   : bit;
signal mx3_x2_44_sig                   : bit;
signal mx3_x2_43_sig                   : bit;
signal mx3_x2_42_sig                   : bit;
signal mx3_x2_41_sig                   : bit;
signal mx3_x2_40_sig                   : bit;
signal mx3_x2_3_sig                    : bit;
signal mx3_x2_39_sig                   : bit;
signal mx3_x2_38_sig                   : bit;
signal mx3_x2_37_sig                   : bit;
signal mx3_x2_36_sig                   : bit;
signal mx3_x2_35_sig                   : bit;
signal mx3_x2_34_sig                   : bit;
signal mx3_x2_33_sig                   : bit;
signal mx3_x2_32_sig                   : bit;
signal mx3_x2_31_sig                   : bit;
signal mx3_x2_30_sig                   : bit;
signal mx3_x2_2_sig                    : bit;
signal mx3_x2_29_sig                   : bit;
signal mx3_x2_28_sig                   : bit;
signal mx3_x2_27_sig                   : bit;
signal mx3_x2_26_sig                   : bit;
signal mx3_x2_25_sig                   : bit;
signal mx3_x2_24_sig                   : bit;
signal mx3_x2_23_sig                   : bit;
signal mx3_x2_22_sig                   : bit;
signal mx3_x2_21_sig                   : bit;
signal mx3_x2_20_sig                   : bit;
signal mx3_x2_19_sig                   : bit;
signal mx3_x2_18_sig                   : bit;
signal mx3_x2_17_sig                   : bit;
signal mx3_x2_16_sig                   : bit;
signal mx3_x2_15_sig                   : bit;
signal mx3_x2_14_sig                   : bit;
signal mx3_x2_13_sig                   : bit;
signal mx3_x2_12_sig                   : bit;
signal mx3_x2_11_sig                   : bit;
signal mx3_x2_10_sig                   : bit;
signal mx3_x2_105_sig                  : bit;
signal mx3_x2_104_sig                  : bit;
signal mx3_x2_103_sig                  : bit;
signal mx3_x2_102_sig                  : bit;
signal mx3_x2_101_sig                  : bit;
signal mx3_x2_100_sig                  : bit;
signal mx2_x2_sig                      : bit;
signal mx2_x2_9_sig                    : bit;
signal mx2_x2_8_sig                    : bit;
signal mx2_x2_7_sig                    : bit;
signal mx2_x2_78_sig                   : bit;
signal mx2_x2_77_sig                   : bit;
signal mx2_x2_76_sig                   : bit;
signal mx2_x2_75_sig                   : bit;
signal mx2_x2_74_sig                   : bit;
signal mx2_x2_73_sig                   : bit;
signal mx2_x2_72_sig                   : bit;
signal mx2_x2_71_sig                   : bit;
signal mx2_x2_70_sig                   : bit;
signal mx2_x2_6_sig                    : bit;
signal mx2_x2_69_sig                   : bit;
signal mx2_x2_68_sig                   : bit;
signal mx2_x2_67_sig                   : bit;
signal mx2_x2_66_sig                   : bit;
signal mx2_x2_65_sig                   : bit;
signal mx2_x2_64_sig                   : bit;
signal mx2_x2_63_sig                   : bit;
signal mx2_x2_62_sig                   : bit;
signal mx2_x2_61_sig                   : bit;
signal mx2_x2_60_sig                   : bit;
signal mx2_x2_5_sig                    : bit;
signal mx2_x2_59_sig                   : bit;
signal mx2_x2_58_sig                   : bit;
signal mx2_x2_57_sig                   : bit;
signal mx2_x2_56_sig                   : bit;
signal mx2_x2_55_sig                   : bit;
signal mx2_x2_54_sig                   : bit;
signal mx2_x2_53_sig                   : bit;
signal mx2_x2_52_sig                   : bit;
signal mx2_x2_51_sig                   : bit;
signal mx2_x2_50_sig                   : bit;
signal mx2_x2_4_sig                    : bit;
signal mx2_x2_49_sig                   : bit;
signal mx2_x2_48_sig                   : bit;
signal mx2_x2_47_sig                   : bit;
signal mx2_x2_46_sig                   : bit;
signal mx2_x2_45_sig                   : bit;
signal mx2_x2_44_sig                   : bit;
signal mx2_x2_43_sig                   : bit;
signal mx2_x2_42_sig                   : bit;
signal mx2_x2_41_sig                   : bit;
signal mx2_x2_40_sig                   : bit;
signal mx2_x2_3_sig                    : bit;
signal mx2_x2_39_sig                   : bit;
signal mx2_x2_38_sig                   : bit;
signal mx2_x2_37_sig                   : bit;
signal mx2_x2_36_sig                   : bit;
signal mx2_x2_35_sig                   : bit;
signal mx2_x2_34_sig                   : bit;
signal mx2_x2_33_sig                   : bit;
signal mx2_x2_32_sig                   : bit;
signal mx2_x2_31_sig                   : bit;
signal mx2_x2_30_sig                   : bit;
signal mx2_x2_2_sig                    : bit;
signal mx2_x2_29_sig                   : bit;
signal mx2_x2_28_sig                   : bit;
signal mx2_x2_27_sig                   : bit;
signal mx2_x2_26_sig                   : bit;
signal mx2_x2_25_sig                   : bit;
signal mx2_x2_24_sig                   : bit;
signal mx2_x2_23_sig                   : bit;
signal mx2_x2_22_sig                   : bit;
signal mx2_x2_21_sig                   : bit;
signal mx2_x2_20_sig                   : bit;
signal mx2_x2_19_sig                   : bit;
signal mx2_x2_18_sig                   : bit;
signal mx2_x2_17_sig                   : bit;
signal mx2_x2_16_sig                   : bit;
signal mx2_x2_15_sig                   : bit;
signal mx2_x2_14_sig                   : bit;
signal mx2_x2_13_sig                   : bit;
signal mx2_x2_12_sig                   : bit;
signal mx2_x2_11_sig                   : bit;
signal mx2_x2_10_sig                   : bit;
signal mbk_buf_not_aux1651             : bit;
signal mbk_buf_not_aux1649             : bit;
signal mbk_buf_not_aux1648             : bit;
signal mbk_buf_not_aux125              : bit;
signal inv_x2_sig                      : bit;
signal inv_x2_9_sig                    : bit;
signal inv_x2_99_sig                   : bit;
signal inv_x2_98_sig                   : bit;
signal inv_x2_97_sig                   : bit;
signal inv_x2_96_sig                   : bit;
signal inv_x2_95_sig                   : bit;
signal inv_x2_94_sig                   : bit;
signal inv_x2_93_sig                   : bit;
signal inv_x2_92_sig                   : bit;
signal inv_x2_91_sig                   : bit;
signal inv_x2_90_sig                   : bit;
signal inv_x2_8_sig                    : bit;
signal inv_x2_89_sig                   : bit;
signal inv_x2_88_sig                   : bit;
signal inv_x2_87_sig                   : bit;
signal inv_x2_86_sig                   : bit;
signal inv_x2_85_sig                   : bit;
signal inv_x2_84_sig                   : bit;
signal inv_x2_83_sig                   : bit;
signal inv_x2_82_sig                   : bit;
signal inv_x2_81_sig                   : bit;
signal inv_x2_80_sig                   : bit;
signal inv_x2_7_sig                    : bit;
signal inv_x2_79_sig                   : bit;
signal inv_x2_78_sig                   : bit;
signal inv_x2_77_sig                   : bit;
signal inv_x2_76_sig                   : bit;
signal inv_x2_75_sig                   : bit;
signal inv_x2_74_sig                   : bit;
signal inv_x2_73_sig                   : bit;
signal inv_x2_72_sig                   : bit;
signal inv_x2_71_sig                   : bit;
signal inv_x2_70_sig                   : bit;
signal inv_x2_6_sig                    : bit;
signal inv_x2_69_sig                   : bit;
signal inv_x2_68_sig                   : bit;
signal inv_x2_67_sig                   : bit;
signal inv_x2_66_sig                   : bit;
signal inv_x2_65_sig                   : bit;
signal inv_x2_64_sig                   : bit;
signal inv_x2_63_sig                   : bit;
signal inv_x2_62_sig                   : bit;
signal inv_x2_61_sig                   : bit;
signal inv_x2_60_sig                   : bit;
signal inv_x2_5_sig                    : bit;
signal inv_x2_59_sig                   : bit;
signal inv_x2_58_sig                   : bit;
signal inv_x2_57_sig                   : bit;
signal inv_x2_56_sig                   : bit;
signal inv_x2_55_sig                   : bit;
signal inv_x2_54_sig                   : bit;
signal inv_x2_53_sig                   : bit;
signal inv_x2_52_sig                   : bit;
signal inv_x2_51_sig                   : bit;
signal inv_x2_50_sig                   : bit;
signal inv_x2_4_sig                    : bit;
signal inv_x2_49_sig                   : bit;
signal inv_x2_48_sig                   : bit;
signal inv_x2_47_sig                   : bit;
signal inv_x2_46_sig                   : bit;
signal inv_x2_45_sig                   : bit;
signal inv_x2_44_sig                   : bit;
signal inv_x2_43_sig                   : bit;
signal inv_x2_42_sig                   : bit;
signal inv_x2_41_sig                   : bit;
signal inv_x2_40_sig                   : bit;
signal inv_x2_3_sig                    : bit;
signal inv_x2_39_sig                   : bit;
signal inv_x2_38_sig                   : bit;
signal inv_x2_37_sig                   : bit;
signal inv_x2_36_sig                   : bit;
signal inv_x2_35_sig                   : bit;
signal inv_x2_34_sig                   : bit;
signal inv_x2_33_sig                   : bit;
signal inv_x2_32_sig                   : bit;
signal inv_x2_31_sig                   : bit;
signal inv_x2_30_sig                   : bit;
signal inv_x2_2_sig                    : bit;
signal inv_x2_29_sig                   : bit;
signal inv_x2_28_sig                   : bit;
signal inv_x2_27_sig                   : bit;
signal inv_x2_26_sig                   : bit;
signal inv_x2_25_sig                   : bit;
signal inv_x2_24_sig                   : bit;
signal inv_x2_23_sig                   : bit;
signal inv_x2_22_sig                   : bit;
signal inv_x2_21_sig                   : bit;
signal inv_x2_20_sig                   : bit;
signal inv_x2_19_sig                   : bit;
signal inv_x2_197_sig                  : bit;
signal inv_x2_196_sig                  : bit;
signal inv_x2_195_sig                  : bit;
signal inv_x2_194_sig                  : bit;
signal inv_x2_193_sig                  : bit;
signal inv_x2_192_sig                  : bit;
signal inv_x2_191_sig                  : bit;
signal inv_x2_190_sig                  : bit;
signal inv_x2_18_sig                   : bit;
signal inv_x2_189_sig                  : bit;
signal inv_x2_188_sig                  : bit;
signal inv_x2_187_sig                  : bit;
signal inv_x2_186_sig                  : bit;
signal inv_x2_185_sig                  : bit;
signal inv_x2_184_sig                  : bit;
signal inv_x2_183_sig                  : bit;
signal inv_x2_182_sig                  : bit;
signal inv_x2_181_sig                  : bit;
signal inv_x2_180_sig                  : bit;
signal inv_x2_17_sig                   : bit;
signal inv_x2_179_sig                  : bit;
signal inv_x2_178_sig                  : bit;
signal inv_x2_177_sig                  : bit;
signal inv_x2_176_sig                  : bit;
signal inv_x2_175_sig                  : bit;
signal inv_x2_174_sig                  : bit;
signal inv_x2_173_sig                  : bit;
signal inv_x2_172_sig                  : bit;
signal inv_x2_171_sig                  : bit;
signal inv_x2_170_sig                  : bit;
signal inv_x2_16_sig                   : bit;
signal inv_x2_169_sig                  : bit;
signal inv_x2_168_sig                  : bit;
signal inv_x2_167_sig                  : bit;
signal inv_x2_166_sig                  : bit;
signal inv_x2_165_sig                  : bit;
signal inv_x2_164_sig                  : bit;
signal inv_x2_163_sig                  : bit;
signal inv_x2_162_sig                  : bit;
signal inv_x2_161_sig                  : bit;
signal inv_x2_160_sig                  : bit;
signal inv_x2_15_sig                   : bit;
signal inv_x2_159_sig                  : bit;
signal inv_x2_158_sig                  : bit;
signal inv_x2_157_sig                  : bit;
signal inv_x2_156_sig                  : bit;
signal inv_x2_155_sig                  : bit;
signal inv_x2_154_sig                  : bit;
signal inv_x2_153_sig                  : bit;
signal inv_x2_152_sig                  : bit;
signal inv_x2_151_sig                  : bit;
signal inv_x2_150_sig                  : bit;
signal inv_x2_14_sig                   : bit;
signal inv_x2_149_sig                  : bit;
signal inv_x2_148_sig                  : bit;
signal inv_x2_147_sig                  : bit;
signal inv_x2_146_sig                  : bit;
signal inv_x2_145_sig                  : bit;
signal inv_x2_144_sig                  : bit;
signal inv_x2_143_sig                  : bit;
signal inv_x2_142_sig                  : bit;
signal inv_x2_141_sig                  : bit;
signal inv_x2_140_sig                  : bit;
signal inv_x2_13_sig                   : bit;
signal inv_x2_139_sig                  : bit;
signal inv_x2_138_sig                  : bit;
signal inv_x2_137_sig                  : bit;
signal inv_x2_136_sig                  : bit;
signal inv_x2_135_sig                  : bit;
signal inv_x2_134_sig                  : bit;
signal inv_x2_133_sig                  : bit;
signal inv_x2_132_sig                  : bit;
signal inv_x2_131_sig                  : bit;
signal inv_x2_130_sig                  : bit;
signal inv_x2_12_sig                   : bit;
signal inv_x2_129_sig                  : bit;
signal inv_x2_128_sig                  : bit;
signal inv_x2_127_sig                  : bit;
signal inv_x2_126_sig                  : bit;
signal inv_x2_125_sig                  : bit;
signal inv_x2_124_sig                  : bit;
signal inv_x2_123_sig                  : bit;
signal inv_x2_122_sig                  : bit;
signal inv_x2_121_sig                  : bit;
signal inv_x2_120_sig                  : bit;
signal inv_x2_11_sig                   : bit;
signal inv_x2_119_sig                  : bit;
signal inv_x2_118_sig                  : bit;
signal inv_x2_117_sig                  : bit;
signal inv_x2_116_sig                  : bit;
signal inv_x2_115_sig                  : bit;
signal inv_x2_114_sig                  : bit;
signal inv_x2_113_sig                  : bit;
signal inv_x2_112_sig                  : bit;
signal inv_x2_111_sig                  : bit;
signal inv_x2_110_sig                  : bit;
signal inv_x2_10_sig                   : bit;
signal inv_x2_109_sig                  : bit;
signal inv_x2_108_sig                  : bit;
signal inv_x2_107_sig                  : bit;
signal inv_x2_106_sig                  : bit;
signal inv_x2_105_sig                  : bit;
signal inv_x2_104_sig                  : bit;
signal inv_x2_103_sig                  : bit;
signal inv_x2_102_sig                  : bit;
signal inv_x2_101_sig                  : bit;
signal inv_x2_100_sig                  : bit;
signal aux997                          : bit;
signal aux994                          : bit;
signal aux991                          : bit;
signal aux990                          : bit;
signal aux99                           : bit;
signal aux988                          : bit;
signal aux987                          : bit;
signal aux985                          : bit;
signal aux984                          : bit;
signal aux98                           : bit;
signal aux979                          : bit;
signal aux978                          : bit;
signal aux976                          : bit;
signal aux973                          : bit;
signal aux97                           : bit;
signal aux967                          : bit;
signal aux966                          : bit;
signal aux964                          : bit;
signal aux963                          : bit;
signal aux962                          : bit;
signal aux961                          : bit;
signal aux96                           : bit;
signal aux956                          : bit;
signal aux95                           : bit;
signal aux949                          : bit;
signal aux946                          : bit;
signal aux943                          : bit;
signal aux942                          : bit;
signal aux941                          : bit;
signal aux94                           : bit;
signal aux936                          : bit;
signal aux931                          : bit;
signal aux93                           : bit;
signal aux920                          : bit;
signal aux92                           : bit;
signal aux917                          : bit;
signal aux915                          : bit;
signal aux913                          : bit;
signal aux912                          : bit;
signal aux910                          : bit;
signal aux91                           : bit;
signal aux908                          : bit;
signal aux907                          : bit;
signal aux906                          : bit;
signal aux905                          : bit;
signal aux9                            : bit;
signal aux895                          : bit;
signal aux892                          : bit;
signal aux891                          : bit;
signal aux889                          : bit;
signal aux887                          : bit;
signal aux886                          : bit;
signal aux881                          : bit;
signal aux88                           : bit;
signal aux879                          : bit;
signal aux872                          : bit;
signal aux870                          : bit;
signal aux868                          : bit;
signal aux867                          : bit;
signal aux863                          : bit;
signal aux861                          : bit;
signal aux86                           : bit;
signal aux858                          : bit;
signal aux856                          : bit;
signal aux851                          : bit;
signal aux85                           : bit;
signal aux840                          : bit;
signal aux84                           : bit;
signal aux839                          : bit;
signal aux838                          : bit;
signal aux837                          : bit;
signal aux83                           : bit;
signal aux827                          : bit;
signal aux826                          : bit;
signal aux821                          : bit;
signal aux82                           : bit;
signal aux817                          : bit;
signal aux815                          : bit;
signal aux812                          : bit;
signal aux809                          : bit;
signal aux808                          : bit;
signal aux806                          : bit;
signal aux805                          : bit;
signal aux804                          : bit;
signal aux803                          : bit;
signal aux801                          : bit;
signal aux798                          : bit;
signal aux795                          : bit;
signal aux794                          : bit;
signal aux792                          : bit;
signal aux79                           : bit;
signal aux78                           : bit;
signal aux776                          : bit;
signal aux771                          : bit;
signal aux768                          : bit;
signal aux765                          : bit;
signal aux764                          : bit;
signal aux762                          : bit;
signal aux761                          : bit;
signal aux758                          : bit;
signal aux755                          : bit;
signal aux751                          : bit;
signal aux75                           : bit;
signal aux742                          : bit;
signal aux741                          : bit;
signal aux739                          : bit;
signal aux738                          : bit;
signal aux735                          : bit;
signal aux73                           : bit;
signal aux727                          : bit;
signal aux722                          : bit;
signal aux720                          : bit;
signal aux72                           : bit;
signal aux718                          : bit;
signal aux712                          : bit;
signal aux711                          : bit;
signal aux71                           : bit;
signal aux709                          : bit;
signal aux708                          : bit;
signal aux707                          : bit;
signal aux706                          : bit;
signal aux704                          : bit;
signal aux7                            : bit;
signal aux699                          : bit;
signal aux697                          : bit;
signal aux69                           : bit;
signal aux687                          : bit;
signal aux686                          : bit;
signal aux685                          : bit;
signal aux683                          : bit;
signal aux682                          : bit;
signal aux680                          : bit;
signal aux68                           : bit;
signal aux677                          : bit;
signal aux673                          : bit;
signal aux672                          : bit;
signal aux67                           : bit;
signal aux664                          : bit;
signal aux663                          : bit;
signal aux661                          : bit;
signal aux660                          : bit;
signal aux66                           : bit;
signal aux656                          : bit;
signal aux655                          : bit;
signal aux653                          : bit;
signal aux652                          : bit;
signal aux650                          : bit;
signal aux65                           : bit;
signal aux649                          : bit;
signal aux648                          : bit;
signal aux647                          : bit;
signal aux646                          : bit;
signal aux640                          : bit;
signal aux638                          : bit;
signal aux637                          : bit;
signal aux636                          : bit;
signal aux635                          : bit;
signal aux634                          : bit;
signal aux633                          : bit;
signal aux631                          : bit;
signal aux630                          : bit;
signal aux628                          : bit;
signal aux625                          : bit;
signal aux622                          : bit;
signal aux621                          : bit;
signal aux620                          : bit;
signal aux62                           : bit;
signal aux619                          : bit;
signal aux618                          : bit;
signal aux617                          : bit;
signal aux612                          : bit;
signal aux605                          : bit;
signal aux603                          : bit;
signal aux6                            : bit;
signal aux597                          : bit;
signal aux596                          : bit;
signal aux595                          : bit;
signal aux593                          : bit;
signal aux592                          : bit;
signal aux59                           : bit;
signal aux588                          : bit;
signal aux586                          : bit;
signal aux585                          : bit;
signal aux583                          : bit;
signal aux575                          : bit;
signal aux573                          : bit;
signal aux572                          : bit;
signal aux570                          : bit;
signal aux567                          : bit;
signal aux562                          : bit;
signal aux561                          : bit;
signal aux56                           : bit;
signal aux559                          : bit;
signal aux556                          : bit;
signal aux552                          : bit;
signal aux550                          : bit;
signal aux547                          : bit;
signal aux541                          : bit;
signal aux54                           : bit;
signal aux538                          : bit;
signal aux537                          : bit;
signal aux536                          : bit;
signal aux533                          : bit;
signal aux530                          : bit;
signal aux53                           : bit;
signal aux529                          : bit;
signal aux528                          : bit;
signal aux522                          : bit;
signal aux520                          : bit;
signal aux52                           : bit;
signal aux517                          : bit;
signal aux514                          : bit;
signal aux510                          : bit;
signal aux51                           : bit;
signal aux507                          : bit;
signal aux506                          : bit;
signal aux503                          : bit;
signal aux501                          : bit;
signal aux50                           : bit;
signal aux5                            : bit;
signal aux499                          : bit;
signal aux498                          : bit;
signal aux497                          : bit;
signal aux496                          : bit;
signal aux493                          : bit;
signal aux491                          : bit;
signal aux486                          : bit;
signal aux485                          : bit;
signal aux484                          : bit;
signal aux480                          : bit;
signal aux48                           : bit;
signal aux479                          : bit;
signal aux475                          : bit;
signal aux474                          : bit;
signal aux472                          : bit;
signal aux470                          : bit;
signal aux47                           : bit;
signal aux468                          : bit;
signal aux464                          : bit;
signal aux462                          : bit;
signal aux461                          : bit;
signal aux46                           : bit;
signal aux459                          : bit;
signal aux458                          : bit;
signal aux455                          : bit;
signal aux454                          : bit;
signal aux452                          : bit;
signal aux450                          : bit;
signal aux449                          : bit;
signal aux448                          : bit;
signal aux447                          : bit;
signal aux446                          : bit;
signal aux445                          : bit;
signal aux442                          : bit;
signal aux440                          : bit;
signal aux44                           : bit;
signal aux438                          : bit;
signal aux436                          : bit;
signal aux435                          : bit;
signal aux434                          : bit;
signal aux433                          : bit;
signal aux431                          : bit;
signal aux429                          : bit;
signal aux427                          : bit;
signal aux424                          : bit;
signal aux423                          : bit;
signal aux421                          : bit;
signal aux42                           : bit;
signal aux419                          : bit;
signal aux418                          : bit;
signal aux417                          : bit;
signal aux413                          : bit;
signal aux412                          : bit;
signal aux410                          : bit;
signal aux409                          : bit;
signal aux404                          : bit;
signal aux403                          : bit;
signal aux400                          : bit;
signal aux399                          : bit;
signal aux397                          : bit;
signal aux396                          : bit;
signal aux395                          : bit;
signal aux394                          : bit;
signal aux392                          : bit;
signal aux391                          : bit;
signal aux390                          : bit;
signal aux39                           : bit;
signal aux387                          : bit;
signal aux384                          : bit;
signal aux382                          : bit;
signal aux381                          : bit;
signal aux380                          : bit;
signal aux38                           : bit;
signal aux379                          : bit;
signal aux372                          : bit;
signal aux370                          : bit;
signal aux37                           : bit;
signal aux365                          : bit;
signal aux364                          : bit;
signal aux363                          : bit;
signal aux361                          : bit;
signal aux360                          : bit;
signal aux359                          : bit;
signal aux358                          : bit;
signal aux356                          : bit;
signal aux353                          : bit;
signal aux352                          : bit;
signal aux35                           : bit;
signal aux348                          : bit;
signal aux347                          : bit;
signal aux344                          : bit;
signal aux343                          : bit;
signal aux340                          : bit;
signal aux34                           : bit;
signal aux339                          : bit;
signal aux336                          : bit;
signal aux334                          : bit;
signal aux333                          : bit;
signal aux330                          : bit;
signal aux329                          : bit;
signal aux328                          : bit;
signal aux326                          : bit;
signal aux325                          : bit;
signal aux324                          : bit;
signal aux323                          : bit;
signal aux321                          : bit;
signal aux320                          : bit;
signal aux32                           : bit;
signal aux318                          : bit;
signal aux317                          : bit;
signal aux314                          : bit;
signal aux313                          : bit;
signal aux312                          : bit;
signal aux308                          : bit;
signal aux306                          : bit;
signal aux305                          : bit;
signal aux30                           : bit;
signal aux3                            : bit;
signal aux299                          : bit;
signal aux298                          : bit;
signal aux297                          : bit;
signal aux296                          : bit;
signal aux295                          : bit;
signal aux294                          : bit;
signal aux293                          : bit;
signal aux29                           : bit;
signal aux289                          : bit;
signal aux288                          : bit;
signal aux286                          : bit;
signal aux285                          : bit;
signal aux284                          : bit;
signal aux283                          : bit;
signal aux282                          : bit;
signal aux279                          : bit;
signal aux278                          : bit;
signal aux270                          : bit;
signal aux268                          : bit;
signal aux260                          : bit;
signal aux26                           : bit;
signal aux256                          : bit;
signal aux255                          : bit;
signal aux254                          : bit;
signal aux253                          : bit;
signal aux252                          : bit;
signal aux251                          : bit;
signal aux250                          : bit;
signal aux25                           : bit;
signal aux247                          : bit;
signal aux245                          : bit;
signal aux244                          : bit;
signal aux243                          : bit;
signal aux240                          : bit;
signal aux239                          : bit;
signal aux237                          : bit;
signal aux234                          : bit;
signal aux232                          : bit;
signal aux231                          : bit;
signal aux230                          : bit;
signal aux229                          : bit;
signal aux227                          : bit;
signal aux225                          : bit;
signal aux224                          : bit;
signal aux223                          : bit;
signal aux222                          : bit;
signal aux219                          : bit;
signal aux218                          : bit;
signal aux217                          : bit;
signal aux216                          : bit;
signal aux215                          : bit;
signal aux214                          : bit;
signal aux213                          : bit;
signal aux212                          : bit;
signal aux210                          : bit;
signal aux21                           : bit;
signal aux208                          : bit;
signal aux206                          : bit;
signal aux204                          : bit;
signal aux201                          : bit;
signal aux20                           : bit;
signal aux199                          : bit;
signal aux197                          : bit;
signal aux196                          : bit;
signal aux195                          : bit;
signal aux194                          : bit;
signal aux193                          : bit;
signal aux192                          : bit;
signal aux190                          : bit;
signal aux19                           : bit;
signal aux187                          : bit;
signal aux186                          : bit;
signal aux184                          : bit;
signal aux182                          : bit;
signal aux1817                         : bit;
signal aux1816                         : bit;
signal aux1815                         : bit;
signal aux1811                         : bit;
signal aux1810                         : bit;
signal aux181                          : bit;
signal aux1808                         : bit;
signal aux1805                         : bit;
signal aux1804                         : bit;
signal aux180                          : bit;
signal aux18                           : bit;
signal aux179                          : bit;
signal aux178                          : bit;
signal aux177                          : bit;
signal aux176                          : bit;
signal aux175                          : bit;
signal aux1729                         : bit;
signal aux1728                         : bit;
signal aux1727                         : bit;
signal aux1726                         : bit;
signal aux1725                         : bit;
signal aux1724                         : bit;
signal aux1722                         : bit;
signal aux1721                         : bit;
signal aux172                          : bit;
signal aux1719                         : bit;
signal aux1718                         : bit;
signal aux1717                         : bit;
signal aux1716                         : bit;
signal aux1714                         : bit;
signal aux1713                         : bit;
signal aux1712                         : bit;
signal aux1711                         : bit;
signal aux1710                         : bit;
signal aux171                          : bit;
signal aux1709                         : bit;
signal aux1708                         : bit;
signal aux1707                         : bit;
signal aux1706                         : bit;
signal aux1704                         : bit;
signal aux1702                         : bit;
signal aux1701                         : bit;
signal aux1700                         : bit;
signal aux170                          : bit;
signal aux17                           : bit;
signal aux1697                         : bit;
signal aux1696                         : bit;
signal aux1695                         : bit;
signal aux1694                         : bit;
signal aux1693                         : bit;
signal aux1691                         : bit;
signal aux169                          : bit;
signal aux1689                         : bit;
signal aux1688                         : bit;
signal aux1687                         : bit;
signal aux1686                         : bit;
signal aux1683                         : bit;
signal aux1680                         : bit;
signal aux168                          : bit;
signal aux1676                         : bit;
signal aux1675                         : bit;
signal aux1674                         : bit;
signal aux1673                         : bit;
signal aux1672                         : bit;
signal aux1671                         : bit;
signal aux167                          : bit;
signal aux1669                         : bit;
signal aux1668                         : bit;
signal aux1667                         : bit;
signal aux1666                         : bit;
signal aux1664                         : bit;
signal aux1663                         : bit;
signal aux1660                         : bit;
signal aux166                          : bit;
signal aux1658                         : bit;
signal aux1657                         : bit;
signal aux1656                         : bit;
signal aux1655                         : bit;
signal aux1654                         : bit;
signal aux1653                         : bit;
signal aux1651                         : bit;
signal aux1650                         : bit;
signal aux165                          : bit;
signal aux1649                         : bit;
signal aux1648                         : bit;
signal aux1647                         : bit;
signal aux1646                         : bit;
signal aux1643                         : bit;
signal aux164                          : bit;
signal aux1639                         : bit;
signal aux1638                         : bit;
signal aux1637                         : bit;
signal aux1633                         : bit;
signal aux1632                         : bit;
signal aux1628                         : bit;
signal aux1627                         : bit;
signal aux1626                         : bit;
signal aux1624                         : bit;
signal aux1618                         : bit;
signal aux1616                         : bit;
signal aux1613                         : bit;
signal aux161                          : bit;
signal aux1607                         : bit;
signal aux1604                         : bit;
signal aux1601                         : bit;
signal aux160                          : bit;
signal aux16                           : bit;
signal aux1595                         : bit;
signal aux1591                         : bit;
signal aux1588                         : bit;
signal aux1586                         : bit;
signal aux1585                         : bit;
signal aux1581                         : bit;
signal aux158                          : bit;
signal aux1577                         : bit;
signal aux1573                         : bit;
signal aux1571                         : bit;
signal aux1570                         : bit;
signal aux157                          : bit;
signal aux1562                         : bit;
signal aux156                          : bit;
signal aux1551                         : bit;
signal aux155                          : bit;
signal aux1549                         : bit;
signal aux1548                         : bit;
signal aux1543                         : bit;
signal aux1541                         : bit;
signal aux1540                         : bit;
signal aux1539                         : bit;
signal aux1535                         : bit;
signal aux1534                         : bit;
signal aux1533                         : bit;
signal aux153                          : bit;
signal aux1528                         : bit;
signal aux1526                         : bit;
signal aux1525                         : bit;
signal aux1523                         : bit;
signal aux152                          : bit;
signal aux1518                         : bit;
signal aux1516                         : bit;
signal aux1515                         : bit;
signal aux1514                         : bit;
signal aux1513                         : bit;
signal aux1512                         : bit;
signal aux151                          : bit;
signal aux1509                         : bit;
signal aux15                           : bit;
signal aux1497                         : bit;
signal aux1495                         : bit;
signal aux1491                         : bit;
signal aux1490                         : bit;
signal aux149                          : bit;
signal aux1489                         : bit;
signal aux1488                         : bit;
signal aux1485                         : bit;
signal aux1484                         : bit;
signal aux1483                         : bit;
signal aux1481                         : bit;
signal aux1480                         : bit;
signal aux148                          : bit;
signal aux1473                         : bit;
signal aux1471                         : bit;
signal aux147                          : bit;
signal aux146                          : bit;
signal aux1459                         : bit;
signal aux1452                         : bit;
signal aux1449                         : bit;
signal aux1441                         : bit;
signal aux144                          : bit;
signal aux1437                         : bit;
signal aux1435                         : bit;
signal aux143                          : bit;
signal aux142                          : bit;
signal aux1415                         : bit;
signal aux141                          : bit;
signal aux1409                         : bit;
signal aux1405                         : bit;
signal aux1401                         : bit;
signal aux140                          : bit;
signal aux14                           : bit;
signal aux1399                         : bit;
signal aux1394                         : bit;
signal aux1389                         : bit;
signal aux1387                         : bit;
signal aux1383                         : bit;
signal aux1380                         : bit;
signal aux138                          : bit;
signal aux1375                         : bit;
signal aux1373                         : bit;
signal aux1372                         : bit;
signal aux1370                         : bit;
signal aux1367                         : bit;
signal aux1365                         : bit;
signal aux1360                         : bit;
signal aux1359                         : bit;
signal aux1358                         : bit;
signal aux1356                         : bit;
signal aux1355                         : bit;
signal aux1353                         : bit;
signal aux1352                         : bit;
signal aux1348                         : bit;
signal aux1344                         : bit;
signal aux1343                         : bit;
signal aux1342                         : bit;
signal aux1341                         : bit;
signal aux134                          : bit;
signal aux1339                         : bit;
signal aux1337                         : bit;
signal aux1335                         : bit;
signal aux1334                         : bit;
signal aux1333                         : bit;
signal aux1331                         : bit;
signal aux1328                         : bit;
signal aux1327                         : bit;
signal aux1326                         : bit;
signal aux1324                         : bit;
signal aux1318                         : bit;
signal aux1317                         : bit;
signal aux1315                         : bit;
signal aux1313                         : bit;
signal aux131                          : bit;
signal aux1309                         : bit;
signal aux13                           : bit;
signal aux1294                         : bit;
signal aux1293                         : bit;
signal aux1292                         : bit;
signal aux1290                         : bit;
signal aux129                          : bit;
signal aux1288                         : bit;
signal aux1285                         : bit;
signal aux1284                         : bit;
signal aux1282                         : bit;
signal aux128                          : bit;
signal aux1275                         : bit;
signal aux1274                         : bit;
signal aux1269                         : bit;
signal aux1268                         : bit;
signal aux1267                         : bit;
signal aux1266                         : bit;
signal aux1263                         : bit;
signal aux1262                         : bit;
signal aux1260                         : bit;
signal aux126                          : bit;
signal aux1259                         : bit;
signal aux1258                         : bit;
signal aux125                          : bit;
signal aux1249                         : bit;
signal aux1247                         : bit;
signal aux1243                         : bit;
signal aux1240                         : bit;
signal aux1238                         : bit;
signal aux1237                         : bit;
signal aux1236                         : bit;
signal aux1235                         : bit;
signal aux1232                         : bit;
signal aux1231                         : bit;
signal aux123                          : bit;
signal aux1227                         : bit;
signal aux1224                         : bit;
signal aux1220                         : bit;
signal aux122                          : bit;
signal aux1219                         : bit;
signal aux1218                         : bit;
signal aux1214                         : bit;
signal aux1213                         : bit;
signal aux121                          : bit;
signal aux1208                         : bit;
signal aux1206                         : bit;
signal aux1205                         : bit;
signal aux120                          : bit;
signal aux12                           : bit;
signal aux1195                         : bit;
signal aux1184                         : bit;
signal aux118                          : bit;
signal aux1178                         : bit;
signal aux1173                         : bit;
signal aux117                          : bit;
signal aux116                          : bit;
signal aux1155                         : bit;
signal aux1152                         : bit;
signal aux115                          : bit;
signal aux1144                         : bit;
signal aux1142                         : bit;
signal aux1141                         : bit;
signal aux1133                         : bit;
signal aux1132                         : bit;
signal aux113                          : bit;
signal aux1129                         : bit;
signal aux1128                         : bit;
signal aux1122                         : bit;
signal aux1121                         : bit;
signal aux112                          : bit;
signal aux1119                         : bit;
signal aux1118                         : bit;
signal aux1113                         : bit;
signal aux1112                         : bit;
signal aux111                          : bit;
signal aux110                          : bit;
signal aux11                           : bit;
signal aux1098                         : bit;
signal aux1097                         : bit;
signal aux1096                         : bit;
signal aux1094                         : bit;
signal aux1093                         : bit;
signal aux1091                         : bit;
signal aux109                          : bit;
signal aux1089                         : bit;
signal aux1087                         : bit;
signal aux1082                         : bit;
signal aux108                          : bit;
signal aux1077                         : bit;
signal aux1076                         : bit;
signal aux1075                         : bit;
signal aux1073                         : bit;
signal aux1072                         : bit;
signal aux1071                         : bit;
signal aux107                          : bit;
signal aux1068                         : bit;
signal aux1062                         : bit;
signal aux1061                         : bit;
signal aux1060                         : bit;
signal aux106                          : bit;
signal aux1058                         : bit;
signal aux1056                         : bit;
signal aux1050                         : bit;
signal aux105                          : bit;
signal aux1045                         : bit;
signal aux1044                         : bit;
signal aux1042                         : bit;
signal aux1041                         : bit;
signal aux1040                         : bit;
signal aux104                          : bit;
signal aux1037                         : bit;
signal aux1035                         : bit;
signal aux1033                         : bit;
signal aux1032                         : bit;
signal aux1030                         : bit;
signal aux103                          : bit;
signal aux1028                         : bit;
signal aux1025                         : bit;
signal aux1024                         : bit;
signal aux1022                         : bit;
signal aux1017                         : bit;
signal aux1016                         : bit;
signal aux1013                         : bit;
signal aux1012                         : bit;
signal aux101                          : bit;
signal aux1007                         : bit;
signal aux1005                         : bit;
signal aux1004                         : bit;
signal aux1003                         : bit;
signal aux1002                         : bit;
signal aux1000                         : bit;
signal aux100                          : bit;
signal aux1                            : bit;
signal aux0                            : bit;
signal ao2o22_x2_sig                   : bit;
signal ao2o22_x2_9_sig                 : bit;
signal ao2o22_x2_8_sig                 : bit;
signal ao2o22_x2_7_sig                 : bit;
signal ao2o22_x2_6_sig                 : bit;
signal ao2o22_x2_5_sig                 : bit;
signal ao2o22_x2_4_sig                 : bit;
signal ao2o22_x2_43_sig                : bit;
signal ao2o22_x2_42_sig                : bit;
signal ao2o22_x2_41_sig                : bit;
signal ao2o22_x2_40_sig                : bit;
signal ao2o22_x2_3_sig                 : bit;
signal ao2o22_x2_39_sig                : bit;
signal ao2o22_x2_38_sig                : bit;
signal ao2o22_x2_37_sig                : bit;
signal ao2o22_x2_36_sig                : bit;
signal ao2o22_x2_35_sig                : bit;
signal ao2o22_x2_34_sig                : bit;
signal ao2o22_x2_33_sig                : bit;
signal ao2o22_x2_32_sig                : bit;
signal ao2o22_x2_31_sig                : bit;
signal ao2o22_x2_30_sig                : bit;
signal ao2o22_x2_2_sig                 : bit;
signal ao2o22_x2_29_sig                : bit;
signal ao2o22_x2_28_sig                : bit;
signal ao2o22_x2_27_sig                : bit;
signal ao2o22_x2_26_sig                : bit;
signal ao2o22_x2_25_sig                : bit;
signal ao2o22_x2_24_sig                : bit;
signal ao2o22_x2_23_sig                : bit;
signal ao2o22_x2_22_sig                : bit;
signal ao2o22_x2_21_sig                : bit;
signal ao2o22_x2_20_sig                : bit;
signal ao2o22_x2_19_sig                : bit;
signal ao2o22_x2_18_sig                : bit;
signal ao2o22_x2_17_sig                : bit;
signal ao2o22_x2_16_sig                : bit;
signal ao2o22_x2_15_sig                : bit;
signal ao2o22_x2_14_sig                : bit;
signal ao2o22_x2_13_sig                : bit;
signal ao2o22_x2_12_sig                : bit;
signal ao2o22_x2_11_sig                : bit;
signal ao2o22_x2_10_sig                : bit;
signal ao22_x2_sig                     : bit;
signal ao22_x2_9_sig                   : bit;
signal ao22_x2_99_sig                  : bit;
signal ao22_x2_98_sig                  : bit;
signal ao22_x2_97_sig                  : bit;
signal ao22_x2_96_sig                  : bit;
signal ao22_x2_95_sig                  : bit;
signal ao22_x2_94_sig                  : bit;
signal ao22_x2_93_sig                  : bit;
signal ao22_x2_92_sig                  : bit;
signal ao22_x2_91_sig                  : bit;
signal ao22_x2_90_sig                  : bit;
signal ao22_x2_8_sig                   : bit;
signal ao22_x2_89_sig                  : bit;
signal ao22_x2_88_sig                  : bit;
signal ao22_x2_87_sig                  : bit;
signal ao22_x2_86_sig                  : bit;
signal ao22_x2_85_sig                  : bit;
signal ao22_x2_84_sig                  : bit;
signal ao22_x2_83_sig                  : bit;
signal ao22_x2_82_sig                  : bit;
signal ao22_x2_81_sig                  : bit;
signal ao22_x2_80_sig                  : bit;
signal ao22_x2_7_sig                   : bit;
signal ao22_x2_79_sig                  : bit;
signal ao22_x2_78_sig                  : bit;
signal ao22_x2_77_sig                  : bit;
signal ao22_x2_76_sig                  : bit;
signal ao22_x2_75_sig                  : bit;
signal ao22_x2_74_sig                  : bit;
signal ao22_x2_73_sig                  : bit;
signal ao22_x2_72_sig                  : bit;
signal ao22_x2_71_sig                  : bit;
signal ao22_x2_70_sig                  : bit;
signal ao22_x2_6_sig                   : bit;
signal ao22_x2_69_sig                  : bit;
signal ao22_x2_68_sig                  : bit;
signal ao22_x2_67_sig                  : bit;
signal ao22_x2_66_sig                  : bit;
signal ao22_x2_65_sig                  : bit;
signal ao22_x2_64_sig                  : bit;
signal ao22_x2_63_sig                  : bit;
signal ao22_x2_62_sig                  : bit;
signal ao22_x2_61_sig                  : bit;
signal ao22_x2_60_sig                  : bit;
signal ao22_x2_5_sig                   : bit;
signal ao22_x2_59_sig                  : bit;
signal ao22_x2_58_sig                  : bit;
signal ao22_x2_57_sig                  : bit;
signal ao22_x2_56_sig                  : bit;
signal ao22_x2_55_sig                  : bit;
signal ao22_x2_54_sig                  : bit;
signal ao22_x2_53_sig                  : bit;
signal ao22_x2_52_sig                  : bit;
signal ao22_x2_51_sig                  : bit;
signal ao22_x2_50_sig                  : bit;
signal ao22_x2_4_sig                   : bit;
signal ao22_x2_49_sig                  : bit;
signal ao22_x2_48_sig                  : bit;
signal ao22_x2_47_sig                  : bit;
signal ao22_x2_46_sig                  : bit;
signal ao22_x2_45_sig                  : bit;
signal ao22_x2_44_sig                  : bit;
signal ao22_x2_43_sig                  : bit;
signal ao22_x2_42_sig                  : bit;
signal ao22_x2_41_sig                  : bit;
signal ao22_x2_40_sig                  : bit;
signal ao22_x2_3_sig                   : bit;
signal ao22_x2_39_sig                  : bit;
signal ao22_x2_38_sig                  : bit;
signal ao22_x2_37_sig                  : bit;
signal ao22_x2_36_sig                  : bit;
signal ao22_x2_35_sig                  : bit;
signal ao22_x2_34_sig                  : bit;
signal ao22_x2_33_sig                  : bit;
signal ao22_x2_32_sig                  : bit;
signal ao22_x2_31_sig                  : bit;
signal ao22_x2_30_sig                  : bit;
signal ao22_x2_2_sig                   : bit;
signal ao22_x2_29_sig                  : bit;
signal ao22_x2_28_sig                  : bit;
signal ao22_x2_27_sig                  : bit;
signal ao22_x2_26_sig                  : bit;
signal ao22_x2_25_sig                  : bit;
signal ao22_x2_24_sig                  : bit;
signal ao22_x2_23_sig                  : bit;
signal ao22_x2_22_sig                  : bit;
signal ao22_x2_21_sig                  : bit;
signal ao22_x2_210_sig                 : bit;
signal ao22_x2_20_sig                  : bit;
signal ao22_x2_209_sig                 : bit;
signal ao22_x2_208_sig                 : bit;
signal ao22_x2_207_sig                 : bit;
signal ao22_x2_206_sig                 : bit;
signal ao22_x2_205_sig                 : bit;
signal ao22_x2_204_sig                 : bit;
signal ao22_x2_203_sig                 : bit;
signal ao22_x2_202_sig                 : bit;
signal ao22_x2_201_sig                 : bit;
signal ao22_x2_200_sig                 : bit;
signal ao22_x2_19_sig                  : bit;
signal ao22_x2_199_sig                 : bit;
signal ao22_x2_198_sig                 : bit;
signal ao22_x2_197_sig                 : bit;
signal ao22_x2_196_sig                 : bit;
signal ao22_x2_195_sig                 : bit;
signal ao22_x2_194_sig                 : bit;
signal ao22_x2_193_sig                 : bit;
signal ao22_x2_192_sig                 : bit;
signal ao22_x2_191_sig                 : bit;
signal ao22_x2_190_sig                 : bit;
signal ao22_x2_18_sig                  : bit;
signal ao22_x2_189_sig                 : bit;
signal ao22_x2_188_sig                 : bit;
signal ao22_x2_187_sig                 : bit;
signal ao22_x2_186_sig                 : bit;
signal ao22_x2_185_sig                 : bit;
signal ao22_x2_184_sig                 : bit;
signal ao22_x2_183_sig                 : bit;
signal ao22_x2_182_sig                 : bit;
signal ao22_x2_181_sig                 : bit;
signal ao22_x2_180_sig                 : bit;
signal ao22_x2_17_sig                  : bit;
signal ao22_x2_179_sig                 : bit;
signal ao22_x2_178_sig                 : bit;
signal ao22_x2_177_sig                 : bit;
signal ao22_x2_176_sig                 : bit;
signal ao22_x2_175_sig                 : bit;
signal ao22_x2_174_sig                 : bit;
signal ao22_x2_173_sig                 : bit;
signal ao22_x2_172_sig                 : bit;
signal ao22_x2_171_sig                 : bit;
signal ao22_x2_170_sig                 : bit;
signal ao22_x2_16_sig                  : bit;
signal ao22_x2_169_sig                 : bit;
signal ao22_x2_168_sig                 : bit;
signal ao22_x2_167_sig                 : bit;
signal ao22_x2_166_sig                 : bit;
signal ao22_x2_165_sig                 : bit;
signal ao22_x2_164_sig                 : bit;
signal ao22_x2_163_sig                 : bit;
signal ao22_x2_162_sig                 : bit;
signal ao22_x2_161_sig                 : bit;
signal ao22_x2_160_sig                 : bit;
signal ao22_x2_15_sig                  : bit;
signal ao22_x2_159_sig                 : bit;
signal ao22_x2_158_sig                 : bit;
signal ao22_x2_157_sig                 : bit;
signal ao22_x2_156_sig                 : bit;
signal ao22_x2_155_sig                 : bit;
signal ao22_x2_154_sig                 : bit;
signal ao22_x2_153_sig                 : bit;
signal ao22_x2_152_sig                 : bit;
signal ao22_x2_151_sig                 : bit;
signal ao22_x2_150_sig                 : bit;
signal ao22_x2_14_sig                  : bit;
signal ao22_x2_149_sig                 : bit;
signal ao22_x2_148_sig                 : bit;
signal ao22_x2_147_sig                 : bit;
signal ao22_x2_146_sig                 : bit;
signal ao22_x2_145_sig                 : bit;
signal ao22_x2_144_sig                 : bit;
signal ao22_x2_143_sig                 : bit;
signal ao22_x2_142_sig                 : bit;
signal ao22_x2_141_sig                 : bit;
signal ao22_x2_140_sig                 : bit;
signal ao22_x2_13_sig                  : bit;
signal ao22_x2_139_sig                 : bit;
signal ao22_x2_138_sig                 : bit;
signal ao22_x2_137_sig                 : bit;
signal ao22_x2_136_sig                 : bit;
signal ao22_x2_135_sig                 : bit;
signal ao22_x2_134_sig                 : bit;
signal ao22_x2_133_sig                 : bit;
signal ao22_x2_132_sig                 : bit;
signal ao22_x2_131_sig                 : bit;
signal ao22_x2_130_sig                 : bit;
signal ao22_x2_12_sig                  : bit;
signal ao22_x2_129_sig                 : bit;
signal ao22_x2_128_sig                 : bit;
signal ao22_x2_127_sig                 : bit;
signal ao22_x2_126_sig                 : bit;
signal ao22_x2_125_sig                 : bit;
signal ao22_x2_124_sig                 : bit;
signal ao22_x2_123_sig                 : bit;
signal ao22_x2_122_sig                 : bit;
signal ao22_x2_121_sig                 : bit;
signal ao22_x2_120_sig                 : bit;
signal ao22_x2_11_sig                  : bit;
signal ao22_x2_119_sig                 : bit;
signal ao22_x2_118_sig                 : bit;
signal ao22_x2_117_sig                 : bit;
signal ao22_x2_116_sig                 : bit;
signal ao22_x2_115_sig                 : bit;
signal ao22_x2_114_sig                 : bit;
signal ao22_x2_113_sig                 : bit;
signal ao22_x2_112_sig                 : bit;
signal ao22_x2_111_sig                 : bit;
signal ao22_x2_110_sig                 : bit;
signal ao22_x2_10_sig                  : bit;
signal ao22_x2_109_sig                 : bit;
signal ao22_x2_108_sig                 : bit;
signal ao22_x2_107_sig                 : bit;
signal ao22_x2_106_sig                 : bit;
signal ao22_x2_105_sig                 : bit;
signal ao22_x2_104_sig                 : bit;
signal ao22_x2_103_sig                 : bit;
signal ao22_x2_102_sig                 : bit;
signal ao22_x2_101_sig                 : bit;
signal ao22_x2_100_sig                 : bit;
signal an12_x1_sig                     : bit;
signal an12_x1_9_sig                   : bit;
signal an12_x1_8_sig                   : bit;
signal an12_x1_7_sig                   : bit;
signal an12_x1_6_sig                   : bit;
signal an12_x1_5_sig                   : bit;
signal an12_x1_56_sig                  : bit;
signal an12_x1_55_sig                  : bit;
signal an12_x1_54_sig                  : bit;
signal an12_x1_53_sig                  : bit;
signal an12_x1_52_sig                  : bit;
signal an12_x1_51_sig                  : bit;
signal an12_x1_50_sig                  : bit;
signal an12_x1_4_sig                   : bit;
signal an12_x1_49_sig                  : bit;
signal an12_x1_48_sig                  : bit;
signal an12_x1_47_sig                  : bit;
signal an12_x1_46_sig                  : bit;
signal an12_x1_45_sig                  : bit;
signal an12_x1_44_sig                  : bit;
signal an12_x1_43_sig                  : bit;
signal an12_x1_42_sig                  : bit;
signal an12_x1_41_sig                  : bit;
signal an12_x1_40_sig                  : bit;
signal an12_x1_3_sig                   : bit;
signal an12_x1_39_sig                  : bit;
signal an12_x1_38_sig                  : bit;
signal an12_x1_37_sig                  : bit;
signal an12_x1_36_sig                  : bit;
signal an12_x1_35_sig                  : bit;
signal an12_x1_34_sig                  : bit;
signal an12_x1_33_sig                  : bit;
signal an12_x1_32_sig                  : bit;
signal an12_x1_31_sig                  : bit;
signal an12_x1_30_sig                  : bit;
signal an12_x1_2_sig                   : bit;
signal an12_x1_29_sig                  : bit;
signal an12_x1_28_sig                  : bit;
signal an12_x1_27_sig                  : bit;
signal an12_x1_26_sig                  : bit;
signal an12_x1_25_sig                  : bit;
signal an12_x1_24_sig                  : bit;
signal an12_x1_23_sig                  : bit;
signal an12_x1_22_sig                  : bit;
signal an12_x1_21_sig                  : bit;
signal an12_x1_20_sig                  : bit;
signal an12_x1_19_sig                  : bit;
signal an12_x1_18_sig                  : bit;
signal an12_x1_17_sig                  : bit;
signal an12_x1_16_sig                  : bit;
signal an12_x1_15_sig                  : bit;
signal an12_x1_14_sig                  : bit;
signal an12_x1_13_sig                  : bit;
signal an12_x1_12_sig                  : bit;
signal an12_x1_11_sig                  : bit;
signal an12_x1_10_sig                  : bit;
signal a4_x2_sig                       : bit;
signal a4_x2_9_sig                     : bit;
signal a4_x2_8_sig                     : bit;
signal a4_x2_7_sig                     : bit;
signal a4_x2_6_sig                     : bit;
signal a4_x2_5_sig                     : bit;
signal a4_x2_4_sig                     : bit;
signal a4_x2_3_sig                     : bit;
signal a4_x2_33_sig                    : bit;
signal a4_x2_32_sig                    : bit;
signal a4_x2_31_sig                    : bit;
signal a4_x2_30_sig                    : bit;
signal a4_x2_2_sig                     : bit;
signal a4_x2_29_sig                    : bit;
signal a4_x2_28_sig                    : bit;
signal a4_x2_27_sig                    : bit;
signal a4_x2_26_sig                    : bit;
signal a4_x2_25_sig                    : bit;
signal a4_x2_24_sig                    : bit;
signal a4_x2_23_sig                    : bit;
signal a4_x2_22_sig                    : bit;
signal a4_x2_21_sig                    : bit;
signal a4_x2_20_sig                    : bit;
signal a4_x2_19_sig                    : bit;
signal a4_x2_18_sig                    : bit;
signal a4_x2_17_sig                    : bit;
signal a4_x2_16_sig                    : bit;
signal a4_x2_15_sig                    : bit;
signal a4_x2_14_sig                    : bit;
signal a4_x2_13_sig                    : bit;
signal a4_x2_12_sig                    : bit;
signal a4_x2_11_sig                    : bit;
signal a4_x2_10_sig                    : bit;
signal a3_x2_sig                       : bit;
signal a3_x2_9_sig                     : bit;
signal a3_x2_99_sig                    : bit;
signal a3_x2_98_sig                    : bit;
signal a3_x2_97_sig                    : bit;
signal a3_x2_96_sig                    : bit;
signal a3_x2_95_sig                    : bit;
signal a3_x2_94_sig                    : bit;
signal a3_x2_93_sig                    : bit;
signal a3_x2_92_sig                    : bit;
signal a3_x2_91_sig                    : bit;
signal a3_x2_90_sig                    : bit;
signal a3_x2_8_sig                     : bit;
signal a3_x2_89_sig                    : bit;
signal a3_x2_88_sig                    : bit;
signal a3_x2_87_sig                    : bit;
signal a3_x2_86_sig                    : bit;
signal a3_x2_85_sig                    : bit;
signal a3_x2_84_sig                    : bit;
signal a3_x2_83_sig                    : bit;
signal a3_x2_82_sig                    : bit;
signal a3_x2_81_sig                    : bit;
signal a3_x2_80_sig                    : bit;
signal a3_x2_7_sig                     : bit;
signal a3_x2_79_sig                    : bit;
signal a3_x2_78_sig                    : bit;
signal a3_x2_77_sig                    : bit;
signal a3_x2_76_sig                    : bit;
signal a3_x2_75_sig                    : bit;
signal a3_x2_74_sig                    : bit;
signal a3_x2_73_sig                    : bit;
signal a3_x2_72_sig                    : bit;
signal a3_x2_71_sig                    : bit;
signal a3_x2_70_sig                    : bit;
signal a3_x2_6_sig                     : bit;
signal a3_x2_69_sig                    : bit;
signal a3_x2_68_sig                    : bit;
signal a3_x2_67_sig                    : bit;
signal a3_x2_66_sig                    : bit;
signal a3_x2_65_sig                    : bit;
signal a3_x2_64_sig                    : bit;
signal a3_x2_63_sig                    : bit;
signal a3_x2_62_sig                    : bit;
signal a3_x2_61_sig                    : bit;
signal a3_x2_60_sig                    : bit;
signal a3_x2_5_sig                     : bit;
signal a3_x2_59_sig                    : bit;
signal a3_x2_58_sig                    : bit;
signal a3_x2_57_sig                    : bit;
signal a3_x2_56_sig                    : bit;
signal a3_x2_55_sig                    : bit;
signal a3_x2_54_sig                    : bit;
signal a3_x2_53_sig                    : bit;
signal a3_x2_52_sig                    : bit;
signal a3_x2_51_sig                    : bit;
signal a3_x2_50_sig                    : bit;
signal a3_x2_4_sig                     : bit;
signal a3_x2_49_sig                    : bit;
signal a3_x2_48_sig                    : bit;
signal a3_x2_47_sig                    : bit;
signal a3_x2_46_sig                    : bit;
signal a3_x2_45_sig                    : bit;
signal a3_x2_44_sig                    : bit;
signal a3_x2_43_sig                    : bit;
signal a3_x2_42_sig                    : bit;
signal a3_x2_41_sig                    : bit;
signal a3_x2_40_sig                    : bit;
signal a3_x2_3_sig                     : bit;
signal a3_x2_39_sig                    : bit;
signal a3_x2_38_sig                    : bit;
signal a3_x2_37_sig                    : bit;
signal a3_x2_36_sig                    : bit;
signal a3_x2_35_sig                    : bit;
signal a3_x2_34_sig                    : bit;
signal a3_x2_33_sig                    : bit;
signal a3_x2_32_sig                    : bit;
signal a3_x2_31_sig                    : bit;
signal a3_x2_30_sig                    : bit;
signal a3_x2_2_sig                     : bit;
signal a3_x2_29_sig                    : bit;
signal a3_x2_28_sig                    : bit;
signal a3_x2_27_sig                    : bit;
signal a3_x2_26_sig                    : bit;
signal a3_x2_25_sig                    : bit;
signal a3_x2_24_sig                    : bit;
signal a3_x2_23_sig                    : bit;
signal a3_x2_22_sig                    : bit;
signal a3_x2_21_sig                    : bit;
signal a3_x2_20_sig                    : bit;
signal a3_x2_19_sig                    : bit;
signal a3_x2_18_sig                    : bit;
signal a3_x2_17_sig                    : bit;
signal a3_x2_16_sig                    : bit;
signal a3_x2_15_sig                    : bit;
signal a3_x2_14_sig                    : bit;
signal a3_x2_144_sig                   : bit;
signal a3_x2_143_sig                   : bit;
signal a3_x2_142_sig                   : bit;
signal a3_x2_141_sig                   : bit;
signal a3_x2_140_sig                   : bit;
signal a3_x2_13_sig                    : bit;
signal a3_x2_139_sig                   : bit;
signal a3_x2_138_sig                   : bit;
signal a3_x2_137_sig                   : bit;
signal a3_x2_136_sig                   : bit;
signal a3_x2_135_sig                   : bit;
signal a3_x2_134_sig                   : bit;
signal a3_x2_133_sig                   : bit;
signal a3_x2_132_sig                   : bit;
signal a3_x2_131_sig                   : bit;
signal a3_x2_130_sig                   : bit;
signal a3_x2_12_sig                    : bit;
signal a3_x2_129_sig                   : bit;
signal a3_x2_128_sig                   : bit;
signal a3_x2_127_sig                   : bit;
signal a3_x2_126_sig                   : bit;
signal a3_x2_125_sig                   : bit;
signal a3_x2_124_sig                   : bit;
signal a3_x2_123_sig                   : bit;
signal a3_x2_122_sig                   : bit;
signal a3_x2_121_sig                   : bit;
signal a3_x2_120_sig                   : bit;
signal a3_x2_11_sig                    : bit;
signal a3_x2_119_sig                   : bit;
signal a3_x2_118_sig                   : bit;
signal a3_x2_117_sig                   : bit;
signal a3_x2_116_sig                   : bit;
signal a3_x2_115_sig                   : bit;
signal a3_x2_114_sig                   : bit;
signal a3_x2_113_sig                   : bit;
signal a3_x2_112_sig                   : bit;
signal a3_x2_111_sig                   : bit;
signal a3_x2_110_sig                   : bit;
signal a3_x2_10_sig                    : bit;
signal a3_x2_109_sig                   : bit;
signal a3_x2_108_sig                   : bit;
signal a3_x2_107_sig                   : bit;
signal a3_x2_106_sig                   : bit;
signal a3_x2_105_sig                   : bit;
signal a3_x2_104_sig                   : bit;
signal a3_x2_103_sig                   : bit;
signal a3_x2_102_sig                   : bit;
signal a3_x2_101_sig                   : bit;
signal a3_x2_100_sig                   : bit;
signal a2_x2_sig                       : bit;
signal a2_x2_9_sig                     : bit;
signal a2_x2_99_sig                    : bit;
signal a2_x2_98_sig                    : bit;
signal a2_x2_97_sig                    : bit;
signal a2_x2_96_sig                    : bit;
signal a2_x2_95_sig                    : bit;
signal a2_x2_94_sig                    : bit;
signal a2_x2_93_sig                    : bit;
signal a2_x2_92_sig                    : bit;
signal a2_x2_91_sig                    : bit;
signal a2_x2_90_sig                    : bit;
signal a2_x2_8_sig                     : bit;
signal a2_x2_89_sig                    : bit;
signal a2_x2_88_sig                    : bit;
signal a2_x2_87_sig                    : bit;
signal a2_x2_86_sig                    : bit;
signal a2_x2_85_sig                    : bit;
signal a2_x2_84_sig                    : bit;
signal a2_x2_83_sig                    : bit;
signal a2_x2_82_sig                    : bit;
signal a2_x2_81_sig                    : bit;
signal a2_x2_80_sig                    : bit;
signal a2_x2_7_sig                     : bit;
signal a2_x2_79_sig                    : bit;
signal a2_x2_78_sig                    : bit;
signal a2_x2_77_sig                    : bit;
signal a2_x2_76_sig                    : bit;
signal a2_x2_75_sig                    : bit;
signal a2_x2_74_sig                    : bit;
signal a2_x2_73_sig                    : bit;
signal a2_x2_72_sig                    : bit;
signal a2_x2_71_sig                    : bit;
signal a2_x2_70_sig                    : bit;
signal a2_x2_6_sig                     : bit;
signal a2_x2_69_sig                    : bit;
signal a2_x2_68_sig                    : bit;
signal a2_x2_67_sig                    : bit;
signal a2_x2_66_sig                    : bit;
signal a2_x2_65_sig                    : bit;
signal a2_x2_64_sig                    : bit;
signal a2_x2_63_sig                    : bit;
signal a2_x2_62_sig                    : bit;
signal a2_x2_61_sig                    : bit;
signal a2_x2_60_sig                    : bit;
signal a2_x2_5_sig                     : bit;
signal a2_x2_59_sig                    : bit;
signal a2_x2_58_sig                    : bit;
signal a2_x2_57_sig                    : bit;
signal a2_x2_56_sig                    : bit;
signal a2_x2_55_sig                    : bit;
signal a2_x2_54_sig                    : bit;
signal a2_x2_53_sig                    : bit;
signal a2_x2_52_sig                    : bit;
signal a2_x2_51_sig                    : bit;
signal a2_x2_50_sig                    : bit;
signal a2_x2_4_sig                     : bit;
signal a2_x2_49_sig                    : bit;
signal a2_x2_48_sig                    : bit;
signal a2_x2_47_sig                    : bit;
signal a2_x2_46_sig                    : bit;
signal a2_x2_45_sig                    : bit;
signal a2_x2_44_sig                    : bit;
signal a2_x2_43_sig                    : bit;
signal a2_x2_42_sig                    : bit;
signal a2_x2_41_sig                    : bit;
signal a2_x2_40_sig                    : bit;
signal a2_x2_3_sig                     : bit;
signal a2_x2_39_sig                    : bit;
signal a2_x2_38_sig                    : bit;
signal a2_x2_37_sig                    : bit;
signal a2_x2_36_sig                    : bit;
signal a2_x2_35_sig                    : bit;
signal a2_x2_34_sig                    : bit;
signal a2_x2_33_sig                    : bit;
signal a2_x2_32_sig                    : bit;
signal a2_x2_328_sig                   : bit;
signal a2_x2_327_sig                   : bit;
signal a2_x2_326_sig                   : bit;
signal a2_x2_325_sig                   : bit;
signal a2_x2_324_sig                   : bit;
signal a2_x2_323_sig                   : bit;
signal a2_x2_322_sig                   : bit;
signal a2_x2_321_sig                   : bit;
signal a2_x2_320_sig                   : bit;
signal a2_x2_31_sig                    : bit;
signal a2_x2_319_sig                   : bit;
signal a2_x2_318_sig                   : bit;
signal a2_x2_317_sig                   : bit;
signal a2_x2_316_sig                   : bit;
signal a2_x2_315_sig                   : bit;
signal a2_x2_314_sig                   : bit;
signal a2_x2_313_sig                   : bit;
signal a2_x2_312_sig                   : bit;
signal a2_x2_311_sig                   : bit;
signal a2_x2_310_sig                   : bit;
signal a2_x2_30_sig                    : bit;
signal a2_x2_309_sig                   : bit;
signal a2_x2_308_sig                   : bit;
signal a2_x2_307_sig                   : bit;
signal a2_x2_306_sig                   : bit;
signal a2_x2_305_sig                   : bit;
signal a2_x2_304_sig                   : bit;
signal a2_x2_303_sig                   : bit;
signal a2_x2_302_sig                   : bit;
signal a2_x2_301_sig                   : bit;
signal a2_x2_300_sig                   : bit;
signal a2_x2_2_sig                     : bit;
signal a2_x2_29_sig                    : bit;
signal a2_x2_299_sig                   : bit;
signal a2_x2_298_sig                   : bit;
signal a2_x2_297_sig                   : bit;
signal a2_x2_296_sig                   : bit;
signal a2_x2_295_sig                   : bit;
signal a2_x2_294_sig                   : bit;
signal a2_x2_293_sig                   : bit;
signal a2_x2_292_sig                   : bit;
signal a2_x2_291_sig                   : bit;
signal a2_x2_290_sig                   : bit;
signal a2_x2_28_sig                    : bit;
signal a2_x2_289_sig                   : bit;
signal a2_x2_288_sig                   : bit;
signal a2_x2_287_sig                   : bit;
signal a2_x2_286_sig                   : bit;
signal a2_x2_285_sig                   : bit;
signal a2_x2_284_sig                   : bit;
signal a2_x2_283_sig                   : bit;
signal a2_x2_282_sig                   : bit;
signal a2_x2_281_sig                   : bit;
signal a2_x2_280_sig                   : bit;
signal a2_x2_27_sig                    : bit;
signal a2_x2_279_sig                   : bit;
signal a2_x2_278_sig                   : bit;
signal a2_x2_277_sig                   : bit;
signal a2_x2_276_sig                   : bit;
signal a2_x2_275_sig                   : bit;
signal a2_x2_274_sig                   : bit;
signal a2_x2_273_sig                   : bit;
signal a2_x2_272_sig                   : bit;
signal a2_x2_271_sig                   : bit;
signal a2_x2_270_sig                   : bit;
signal a2_x2_26_sig                    : bit;
signal a2_x2_269_sig                   : bit;
signal a2_x2_268_sig                   : bit;
signal a2_x2_267_sig                   : bit;
signal a2_x2_266_sig                   : bit;
signal a2_x2_265_sig                   : bit;
signal a2_x2_264_sig                   : bit;
signal a2_x2_263_sig                   : bit;
signal a2_x2_262_sig                   : bit;
signal a2_x2_261_sig                   : bit;
signal a2_x2_260_sig                   : bit;
signal a2_x2_25_sig                    : bit;
signal a2_x2_259_sig                   : bit;
signal a2_x2_258_sig                   : bit;
signal a2_x2_257_sig                   : bit;
signal a2_x2_256_sig                   : bit;
signal a2_x2_255_sig                   : bit;
signal a2_x2_254_sig                   : bit;
signal a2_x2_253_sig                   : bit;
signal a2_x2_252_sig                   : bit;
signal a2_x2_251_sig                   : bit;
signal a2_x2_250_sig                   : bit;
signal a2_x2_24_sig                    : bit;
signal a2_x2_249_sig                   : bit;
signal a2_x2_248_sig                   : bit;
signal a2_x2_247_sig                   : bit;
signal a2_x2_246_sig                   : bit;
signal a2_x2_245_sig                   : bit;
signal a2_x2_244_sig                   : bit;
signal a2_x2_243_sig                   : bit;
signal a2_x2_242_sig                   : bit;
signal a2_x2_241_sig                   : bit;
signal a2_x2_240_sig                   : bit;
signal a2_x2_23_sig                    : bit;
signal a2_x2_239_sig                   : bit;
signal a2_x2_238_sig                   : bit;
signal a2_x2_237_sig                   : bit;
signal a2_x2_236_sig                   : bit;
signal a2_x2_235_sig                   : bit;
signal a2_x2_234_sig                   : bit;
signal a2_x2_233_sig                   : bit;
signal a2_x2_232_sig                   : bit;
signal a2_x2_231_sig                   : bit;
signal a2_x2_230_sig                   : bit;
signal a2_x2_22_sig                    : bit;
signal a2_x2_229_sig                   : bit;
signal a2_x2_228_sig                   : bit;
signal a2_x2_227_sig                   : bit;
signal a2_x2_226_sig                   : bit;
signal a2_x2_225_sig                   : bit;
signal a2_x2_224_sig                   : bit;
signal a2_x2_223_sig                   : bit;
signal a2_x2_222_sig                   : bit;
signal a2_x2_221_sig                   : bit;
signal a2_x2_220_sig                   : bit;
signal a2_x2_21_sig                    : bit;
signal a2_x2_219_sig                   : bit;
signal a2_x2_218_sig                   : bit;
signal a2_x2_217_sig                   : bit;
signal a2_x2_216_sig                   : bit;
signal a2_x2_215_sig                   : bit;
signal a2_x2_214_sig                   : bit;
signal a2_x2_213_sig                   : bit;
signal a2_x2_212_sig                   : bit;
signal a2_x2_211_sig                   : bit;
signal a2_x2_210_sig                   : bit;
signal a2_x2_20_sig                    : bit;
signal a2_x2_209_sig                   : bit;
signal a2_x2_208_sig                   : bit;
signal a2_x2_207_sig                   : bit;
signal a2_x2_206_sig                   : bit;
signal a2_x2_205_sig                   : bit;
signal a2_x2_204_sig                   : bit;
signal a2_x2_203_sig                   : bit;
signal a2_x2_202_sig                   : bit;
signal a2_x2_201_sig                   : bit;
signal a2_x2_200_sig                   : bit;
signal a2_x2_19_sig                    : bit;
signal a2_x2_199_sig                   : bit;
signal a2_x2_198_sig                   : bit;
signal a2_x2_197_sig                   : bit;
signal a2_x2_196_sig                   : bit;
signal a2_x2_195_sig                   : bit;
signal a2_x2_194_sig                   : bit;
signal a2_x2_193_sig                   : bit;
signal a2_x2_192_sig                   : bit;
signal a2_x2_191_sig                   : bit;
signal a2_x2_190_sig                   : bit;
signal a2_x2_18_sig                    : bit;
signal a2_x2_189_sig                   : bit;
signal a2_x2_188_sig                   : bit;
signal a2_x2_187_sig                   : bit;
signal a2_x2_186_sig                   : bit;
signal a2_x2_185_sig                   : bit;
signal a2_x2_184_sig                   : bit;
signal a2_x2_183_sig                   : bit;
signal a2_x2_182_sig                   : bit;
signal a2_x2_181_sig                   : bit;
signal a2_x2_180_sig                   : bit;
signal a2_x2_17_sig                    : bit;
signal a2_x2_179_sig                   : bit;
signal a2_x2_178_sig                   : bit;
signal a2_x2_177_sig                   : bit;
signal a2_x2_176_sig                   : bit;
signal a2_x2_175_sig                   : bit;
signal a2_x2_174_sig                   : bit;
signal a2_x2_173_sig                   : bit;
signal a2_x2_172_sig                   : bit;
signal a2_x2_171_sig                   : bit;
signal a2_x2_170_sig                   : bit;
signal a2_x2_16_sig                    : bit;
signal a2_x2_169_sig                   : bit;
signal a2_x2_168_sig                   : bit;
signal a2_x2_167_sig                   : bit;
signal a2_x2_166_sig                   : bit;
signal a2_x2_165_sig                   : bit;
signal a2_x2_164_sig                   : bit;
signal a2_x2_163_sig                   : bit;
signal a2_x2_162_sig                   : bit;
signal a2_x2_161_sig                   : bit;
signal a2_x2_160_sig                   : bit;
signal a2_x2_15_sig                    : bit;
signal a2_x2_159_sig                   : bit;
signal a2_x2_158_sig                   : bit;
signal a2_x2_157_sig                   : bit;
signal a2_x2_156_sig                   : bit;
signal a2_x2_155_sig                   : bit;
signal a2_x2_154_sig                   : bit;
signal a2_x2_153_sig                   : bit;
signal a2_x2_152_sig                   : bit;
signal a2_x2_151_sig                   : bit;
signal a2_x2_150_sig                   : bit;
signal a2_x2_14_sig                    : bit;
signal a2_x2_149_sig                   : bit;
signal a2_x2_148_sig                   : bit;
signal a2_x2_147_sig                   : bit;
signal a2_x2_146_sig                   : bit;
signal a2_x2_145_sig                   : bit;
signal a2_x2_144_sig                   : bit;
signal a2_x2_143_sig                   : bit;
signal a2_x2_142_sig                   : bit;
signal a2_x2_141_sig                   : bit;
signal a2_x2_140_sig                   : bit;
signal a2_x2_13_sig                    : bit;
signal a2_x2_139_sig                   : bit;
signal a2_x2_138_sig                   : bit;
signal a2_x2_137_sig                   : bit;
signal a2_x2_136_sig                   : bit;
signal a2_x2_135_sig                   : bit;
signal a2_x2_134_sig                   : bit;
signal a2_x2_133_sig                   : bit;
signal a2_x2_132_sig                   : bit;
signal a2_x2_131_sig                   : bit;
signal a2_x2_130_sig                   : bit;
signal a2_x2_12_sig                    : bit;
signal a2_x2_129_sig                   : bit;
signal a2_x2_128_sig                   : bit;
signal a2_x2_127_sig                   : bit;
signal a2_x2_126_sig                   : bit;
signal a2_x2_125_sig                   : bit;
signal a2_x2_124_sig                   : bit;
signal a2_x2_123_sig                   : bit;
signal a2_x2_122_sig                   : bit;
signal a2_x2_121_sig                   : bit;
signal a2_x2_120_sig                   : bit;
signal a2_x2_11_sig                    : bit;
signal a2_x2_119_sig                   : bit;
signal a2_x2_118_sig                   : bit;
signal a2_x2_117_sig                   : bit;
signal a2_x2_116_sig                   : bit;
signal a2_x2_115_sig                   : bit;
signal a2_x2_114_sig                   : bit;
signal a2_x2_113_sig                   : bit;
signal a2_x2_112_sig                   : bit;
signal a2_x2_111_sig                   : bit;
signal a2_x2_110_sig                   : bit;
signal a2_x2_10_sig                    : bit;
signal a2_x2_109_sig                   : bit;
signal a2_x2_108_sig                   : bit;
signal a2_x2_107_sig                   : bit;
signal a2_x2_106_sig                   : bit;
signal a2_x2_105_sig                   : bit;
signal a2_x2_104_sig                   : bit;
signal a2_x2_103_sig                   : bit;
signal a2_x2_102_sig                   : bit;
signal a2_x2_101_sig                   : bit;
signal a2_x2_100_sig                   : bit;

begin

on12_x1_ins : on12_x1
   port map (
      i0  => aux1334,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => not_aux1229,
      i1  => on12_x1_sig,
      i2  => not_in_rom_neuron_index(1),
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => not_aux1530,
      i1  => not_aux579,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => not_aux752,
      i1  => not_aux326,
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => not_aux412,
      i1  => not_aux455,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_2_sig,
      i1  => na2_x1_sig,
      nq  => nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1589_ins : na3_x1
   port map (
      i0  => nmx2_x1_sig,
      i1  => oa22_x2_2_sig,
      i2  => oa22_x2_sig,
      nq  => not_aux1589,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => not_aux5,
      i1  => not_aux1193,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux497,
      i2  => not_aux612,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1599_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_sig,
      i2  => noa22_x1_sig,
      i3  => aux1543,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1599,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => not_aux253,
      i1  => not_aux485,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_aux329,
      i1  => aux1695,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux440,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => not_aux498,
      i1  => o2_x2_sig,
      i2  => not_aux38,
      i3  => na2_x1_3_sig,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1605_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_sig,
      i2  => noa22_x1_2_sig,
      i3  => aux1551,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1605,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => not_aux478,
      i1  => not_aux524,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => aux562,
      i1  => in_rom_neuron_index(0),
      i2  => aux37,
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1612_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => o3_x2_sig,
      i2  => noa22_x1_3_sig,
      i3  => aux1208,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1612,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => aux38,
      i1  => in_rom_neuron_index(0),
      i2  => aux19,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux712,
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_aux725,
      i1  => not_aux563,
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_2_sig,
      i2  => not_aux1565,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1623_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_2_sig,
      i2  => a2_x2_sig,
      i3  => no3_x1_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1623,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => not_aux574,
      i1  => not_aux1311,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => aux1512,
      i1  => in_rom_neuron_index(0),
      i2  => aux1533,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1625_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa22_x2_3_sig,
      i2  => aux1155,
      i3  => noa22_x1_4_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1625,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => not_aux279,
      i1  => aux468,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_aux445,
      i1  => not_aux612,
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_aux286,
      i1  => aux1112,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na2_x1_4_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      i3  => a2_x2_3_sig,
      i4  => o2_x2_2_sig,
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_aux523,
      i1  => not_aux144,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => na2_x1_5_sig,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1631_ins : na2_x1
   port map (
      i0  => na3_x1_sig,
      i1  => noa2ao222_x1_sig,
      nq  => not_aux1631,
      vdd => vdd,
      vss => vss
   );

not_aux1642_ins : na4_x1
   port map (
      i0  => not_aux958,
      i1  => not_aux766,
      i2  => in_rom_neuron_index(1),
      i3  => aux109,
      nq  => not_aux1642,
      vdd => vdd,
      vss => vss
   );

not_aux1538_ins : o3_x2
   port map (
      i0  => aux176,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux1538,
      vdd => vdd,
      vss => vss
   );

not_aux1553_ins : oa22_x2
   port map (
      i0  => not_aux186,
      i1  => not_aux607,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1553,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_aux1133,
      i1  => not_aux21,
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => a2_x2_4_sig,
      i1  => not_aux663,
      i2  => in_rom_input_index(4),
      i3  => not_in_rom_input_index(6),
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1558_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => o4_x2_sig,
      q   => not_aux1558,
      vdd => vdd,
      vss => vss
   );

not_aux1563_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux631,
      nq  => not_aux1563,
      vdd => vdd,
      vss => vss
   );

not_aux1565_ins : oa22_x2
   port map (
      i0  => not_aux4,
      i1  => not_aux234,
      i2  => not_in_rom_neuron_index(0),
      q   => not_aux1565,
      vdd => vdd,
      vss => vss
   );

not_aux1567_ins : oa22_x2
   port map (
      i0  => not_aux526,
      i1  => not_aux1357,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1567,
      vdd => vdd,
      vss => vss
   );

not_aux1569_ins : oa22_x2
   port map (
      i0  => not_aux499,
      i1  => not_aux502,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1569,
      vdd => vdd,
      vss => vss
   );

not_aux1574_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1573,
      nq  => not_aux1574,
      vdd => vdd,
      vss => vss
   );

not_aux1583_ins : oa22_x2
   port map (
      i0  => not_aux452,
      i1  => not_aux1090,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1583,
      vdd => vdd,
      vss => vss
   );

not_aux1576_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux32,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1576,
      vdd => vdd,
      vss => vss
   );

not_aux1536_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux429,
      q   => not_aux1536,
      vdd => vdd,
      vss => vss
   );

not_aux1527_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux107,
      nq  => not_aux1527,
      vdd => vdd,
      vss => vss
   );

not_aux1530_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux217,
      nq  => not_aux1530,
      vdd => vdd,
      vss => vss
   );

not_aux1531_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => not_aux1531,
      vdd => vdd,
      vss => vss
   );

not_aux1522_ins : oa22_x2
   port map (
      i0  => not_aux572,
      i1  => not_aux453,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1522,
      vdd => vdd,
      vss => vss
   );

not_aux1524_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux941,
      q   => not_aux1524,
      vdd => vdd,
      vss => vss
   );

not_aux1517_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux208,
      q   => not_aux1517,
      vdd => vdd,
      vss => vss
   );

not_aux1520_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux370,
      nq  => not_aux1520,
      vdd => vdd,
      vss => vss
   );

not_aux1519_ins : a2_x2
   port map (
      i0  => not_aux66,
      i1  => not_aux255,
      q   => not_aux1519,
      vdd => vdd,
      vss => vss
   );

not_aux1508_ins : na2_x1
   port map (
      i0  => not_aux429,
      i1  => aux29,
      nq  => not_aux1508,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux1495,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1506_ins : o3_x2
   port map (
      i0  => inv_x2_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux1506,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_aux955,
      i1  => in_rom_neuron_index(0),
      i2  => aux279,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1431_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => not_aux107,
      i2  => not_aux50,
      i3  => in_rom_neuron_index(0),
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1431,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux636,
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => aux1355,
      i1  => not_aux1335,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_aux156,
      i1  => not_aux255,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => a2_x2_6_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => an12_x1_sig,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1434_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_3_sig,
      i2  => aux1380,
      i3  => a2_x2_5_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1434,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux272,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_aux102,
      i1  => not_aux361,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_2_ins : noa2ao222_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => aux1701,
      i2  => noa22_x1_5_sig,
      i3  => aux193,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_aux309,
      i1  => not_aux446,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => na2_x1_7_sig,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1443_ins : na2_x1
   port map (
      i0  => na3_x1_3_sig,
      i1  => noa2ao222_x1_2_sig,
      nq  => not_aux1443,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1313,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux37,
      i2  => not_aux117,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => na3_x1_5_sig,
      i1  => in_rom_neuron_index(1),
      i2  => o2_x2_3_sig,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_aux443,
      i1  => not_aux612,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_3_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_8_sig,
      i2  => aux618,
      i3  => not_aux42,
      i4  => in_rom_neuron_index(0),
      nq  => noa2ao222_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1448_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => noa2ao222_x1_3_sig,
      i2  => na3_x1_4_sig,
      nq  => not_aux1448,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_aux12,
      i1  => aux1317,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => o2_x2_4_sig,
      i1  => in_rom_neuron_index(0),
      i2  => aux1389,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1450_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => oa22_x2_4_sig,
      i2  => aux1394,
      q   => not_aux1450,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => not_aux65,
      i1  => not_aux562,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_aux622,
      i1  => not_aux506,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => a2_x2_7_sig,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux30,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => o2_x2_5_sig,
      i1  => o3_x2_2_sig,
      i2  => oa22_x2_5_sig,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux380,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1454_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => o2_x2_6_sig,
      i2  => na3_x1_6_sig,
      q   => not_aux1454,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => not_aux951,
      i1  => not_aux144,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_aux688,
      i1  => not_aux569,
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_aux785,
      i1  => not_aux91,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_11_sig,
      i2  => aux1141,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1465_ins : mx3_x2
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_6_sig,
      i1   => na2_x1_10_sig,
      i2   => na2_x1_9_sig,
      q    => not_aux1465,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => not_aux644,
      i1  => not_aux83,
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_12_sig,
      i2  => aux1401,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1468_ins : oa22_x2
   port map (
      i0  => oa22_x2_7_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux1399,
      q   => not_aux1468,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_aux1015,
      i1  => not_aux918,
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => not_aux725,
      i1  => aux314,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_aux323,
      i1  => not_aux223,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_8_sig,
      i2  => not_aux1411,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1479_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_4_sig,
      i1   => na2_x1_14_sig,
      i2   => na2_x1_13_sig,
      q    => not_aux1479,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => not_aux342,
      i1  => not_aux160,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => aux1721,
      i1  => not_aux429,
      i2  => in_rom_neuron_index(0),
      i3  => aux1075,
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_aux221,
      i1  => not_aux951,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_16_sig,
      i2  => oa2a22_x2_sig,
      i3  => in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_15_sig,
      nq  => noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => aux815,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1487_ins : na2_x1
   port map (
      i0  => na3_x1_7_sig,
      i1  => noa2a2a23_x1_sig,
      nq  => not_aux1487,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux38,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1494_ins : na3_x1
   port map (
      i0  => not_aux1207,
      i1  => in_rom_neuron_index(1),
      i2  => o2_x2_7_sig,
      nq  => not_aux1494,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => aux680,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1378_ins : o3_x2
   port map (
      i0  => inv_x2_2_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux1378,
      vdd => vdd,
      vss => vss
   );

not_aux1382_ins : o3_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => in_rom_neuron_index(3),
      i2  => aux410,
      q   => not_aux1382,
      vdd => vdd,
      vss => vss
   );

not_aux1384_ins : a2_x2
   port map (
      i0  => not_aux942,
      i1  => not_aux294,
      q   => not_aux1384,
      vdd => vdd,
      vss => vss
   );

not_aux1395_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux187,
      nq  => not_aux1395,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => aux1405,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1407_ins : o3_x2
   port map (
      i0  => inv_x2_3_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux1407,
      vdd => vdd,
      vss => vss
   );

not_aux1411_ins : oa22_x2
   port map (
      i0  => not_aux128,
      i1  => aux73,
      i2  => not_in_rom_neuron_index(0),
      q   => not_aux1411,
      vdd => vdd,
      vss => vss
   );

not_aux1376_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux324,
      nq  => not_aux1376,
      vdd => vdd,
      vss => vss
   );

not_aux1416_ins : a2_x2
   port map (
      i0  => not_aux679,
      i1  => not_aux468,
      q   => not_aux1416,
      vdd => vdd,
      vss => vss
   );

not_aux1418_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux147,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1418,
      vdd => vdd,
      vss => vss
   );

not_aux1420_ins : na2_x1
   port map (
      i0  => not_aux299,
      i1  => not_aux160,
      nq  => not_aux1420,
      vdd => vdd,
      vss => vss
   );

not_aux1422_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux333,
      q   => not_aux1422,
      vdd => vdd,
      vss => vss
   );

not_aux1423_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux528,
      nq  => not_aux1423,
      vdd => vdd,
      vss => vss
   );

not_aux1425_ins : nao22_x1
   port map (
      i0  => not_aux123,
      i1  => aux1358,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => not_aux1425,
      vdd => vdd,
      vss => vss
   );

not_aux1357_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux161,
      nq  => not_aux1357,
      vdd => vdd,
      vss => vss
   );

not_aux1723_ins : o2_x2
   port map (
      i0  => not_aux663,
      i1  => mbk_buf_not_aux1651,
      q   => not_aux1723,
      vdd => vdd,
      vss => vss
   );

not_aux1361_ins : a2_x2
   port map (
      i0  => not_aux1057,
      i1  => not_aux364,
      q   => not_aux1361,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => aux37,
      i1  => not_aux90,
      i2  => aux199,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1364_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no3_x1_2_sig,
      q   => not_aux1364,
      vdd => vdd,
      vss => vss
   );

not_aux1368_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux156,
      nq  => not_aux1368,
      vdd => vdd,
      vss => vss
   );

not_aux1369_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux277,
      q   => not_aux1369,
      vdd => vdd,
      vss => vss
   );

not_aux1371_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux429,
      nq  => not_aux1371,
      vdd => vdd,
      vss => vss
   );

not_aux1374_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux210,
      nq  => not_aux1374,
      vdd => vdd,
      vss => vss
   );

not_aux1720_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux56,
      q   => not_aux1720,
      vdd => vdd,
      vss => vss
   );

not_aux1349_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux543,
      nq  => not_aux1349,
      vdd => vdd,
      vss => vss
   );

not_aux1354_ins : a2_x2
   port map (
      i0  => not_aux32,
      i1  => mbk_buf_not_aux125,
      q   => not_aux1354,
      vdd => vdd,
      vss => vss
   );

not_aux1346_ins : na3_x1
   port map (
      i0  => not_aux222,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux6,
      nq  => not_aux1346,
      vdd => vdd,
      vss => vss
   );

not_aux1335_ins : inv_x2
   port map (
      i   => aux1335,
      nq  => not_aux1335,
      vdd => vdd,
      vss => vss
   );

not_aux1336_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux96,
      nq  => not_aux1336,
      vdd => vdd,
      vss => vss
   );

not_aux1338_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux282,
      nq  => not_aux1338,
      vdd => vdd,
      vss => vss
   );

not_aux1339_ins : inv_x2
   port map (
      i   => aux1339,
      nq  => not_aux1339,
      vdd => vdd,
      vss => vss
   );

not_aux1329_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux217,
      q   => not_aux1329,
      vdd => vdd,
      vss => vss
   );

not_aux1327_ins : inv_x2
   port map (
      i   => aux1327,
      nq  => not_aux1327,
      vdd => vdd,
      vss => vss
   );

not_aux1330_ins : a2_x2
   port map (
      i0  => not_aux497,
      i1  => not_aux455,
      q   => not_aux1330,
      vdd => vdd,
      vss => vss
   );

not_aux1309_ins : inv_x2
   port map (
      i   => aux1309,
      nq  => not_aux1309,
      vdd => vdd,
      vss => vss
   );

not_aux1715_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux109,
      q   => not_aux1715,
      vdd => vdd,
      vss => vss
   );

not_aux1294_ins : inv_x2
   port map (
      i   => aux1294,
      nq  => not_aux1294,
      vdd => vdd,
      vss => vss
   );

not_aux1814_ins : no2_x1
   port map (
      i0  => not_aux16,
      i1  => aux498,
      nq  => not_aux1814,
      vdd => vdd,
      vss => vss
   );

not_aux1332_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux104,
      nq  => not_aux1332,
      vdd => vdd,
      vss => vss
   );

not_aux922_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux290,
      q   => not_aux922,
      vdd => vdd,
      vss => vss
   );

not_aux1310_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux503,
      nq  => not_aux1310,
      vdd => vdd,
      vss => vss
   );

not_aux1311_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux459,
      nq  => not_aux1311,
      vdd => vdd,
      vss => vss
   );

not_aux1312_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux202,
      q   => not_aux1312,
      vdd => vdd,
      vss => vss
   );

not_aux1314_ins : a2_x2
   port map (
      i0  => not_aux128,
      i1  => not_aux160,
      q   => not_aux1314,
      vdd => vdd,
      vss => vss
   );

not_aux1316_ins : on12_x1
   port map (
      i0  => aux1315,
      i1  => in_rom_neuron_index(0),
      q   => not_aux1316,
      vdd => vdd,
      vss => vss
   );

not_aux1318_ins : inv_x2
   port map (
      i   => aux1318,
      nq  => not_aux1318,
      vdd => vdd,
      vss => vss
   );

not_aux1320_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux0,
      q   => not_aux1320,
      vdd => vdd,
      vss => vss
   );

not_aux1319_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => mbk_buf_not_aux125,
      q   => not_aux1319,
      vdd => vdd,
      vss => vss
   );

not_aux1322_ins : oa22_x2
   port map (
      i0  => not_aux66,
      i1  => aux11,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux1322,
      vdd => vdd,
      vss => vss
   );

not_aux1323_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux117,
      nq  => not_aux1323,
      vdd => vdd,
      vss => vss
   );

not_aux1325_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux503,
      nq  => not_aux1325,
      vdd => vdd,
      vss => vss
   );

not_aux1222_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux190,
      nq  => not_aux1222,
      vdd => vdd,
      vss => vss
   );

not_aux1712_ins : inv_x2
   port map (
      i   => aux1712,
      nq  => not_aux1712,
      vdd => vdd,
      vss => vss
   );

not_aux1292_ins : inv_x2
   port map (
      i   => aux1292,
      nq  => not_aux1292,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => not_in_rom_input_index(6),
      i1  => in_rom_input_index(4),
      i2  => not_aux953,
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1300_ins : na4_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_3_sig,
      i2  => in_rom_neuron_index(0),
      i3  => not_in_rom_neuron_index(3),
      nq  => not_aux1300,
      vdd => vdd,
      vss => vss
   );

not_aux1305_ins : a2_x2
   port map (
      i0  => not_aux617,
      i1  => not_aux120,
      q   => not_aux1305,
      vdd => vdd,
      vss => vss
   );

not_aux1215_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux177,
      nq  => not_aux1215,
      vdd => vdd,
      vss => vss
   );

not_aux1217_ins : na3_x1
   port map (
      i0  => not_aux59,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux107,
      nq  => not_aux1217,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_aux596,
      i1  => not_aux120,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1226_ins : nao2o22_x1
   port map (
      i0  => a2_x2_9_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux817,
      nq  => not_aux1226,
      vdd => vdd,
      vss => vss
   );

not_aux1228_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux180,
      nq  => not_aux1228,
      vdd => vdd,
      vss => vss
   );

not_aux1229_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux111,
      nq  => not_aux1229,
      vdd => vdd,
      vss => vss
   );

not_aux1241_ins : a2_x2
   port map (
      i0  => not_aux156,
      i1  => not_aux142,
      q   => not_aux1241,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_aux329,
      i1  => aux20,
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_aux699,
      i1  => not_aux58,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_18_sig,
      i2  => aux1141,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1254_ins : mx3_x2
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_8_sig,
      i1   => na2_x1_17_sig,
      i2   => aux106,
      q    => not_aux1254,
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux65,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1270,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1271_ins : na4_x1
   port map (
      i0  => oa22_x2_10_sig,
      i1  => not_aux1192,
      i2  => not_aux1189,
      i3  => oa22_x2_9_sig,
      nq  => not_aux1271,
      vdd => vdd,
      vss => vss
   );

not_aux1270_ins : o2_x2
   port map (
      i0  => not_aux536,
      i1  => aux106,
      q   => not_aux1270,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_aux765,
      i1  => not_aux311,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_19_sig,
      i2  => aux1195,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1278_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => noa22_x1_6_sig,
      i2  => not_aux1201,
      nq  => not_aux1278,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_aux659,
      i1  => not_aux399,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1283_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_20_sig,
      i2  => aux1206,
      q   => not_aux1283,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => aux314,
      i1  => not_aux670,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => not_aux243,
      i1  => not_aux836,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1105_ins : nao22_x1
   port map (
      i0  => noa22_x1_8_sig,
      i1  => noa22_x1_7_sig,
      i2  => in_rom_neuron_index(1),
      nq  => not_aux1105,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_aux561,
      i1  => not_aux64,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => aux313,
      i1  => in_rom_neuron_index(0),
      i2  => aux417,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1111_ins : o4_x2
   port map (
      i0  => no3_x1_4_sig,
      i1  => no2_x1_sig,
      i2  => in_rom_neuron_index(1),
      i3  => not_in_rom_neuron_index(3),
      q   => not_aux1111,
      vdd => vdd,
      vss => vss
   );

not_aux1112_ins : inv_x2
   port map (
      i   => aux1112,
      nq  => not_aux1112,
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => aux1113,
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1116_ins : o4_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => inv_x2_4_sig,
      i2  => in_rom_neuron_index(3),
      i3  => aux410,
      q   => not_aux1116,
      vdd => vdd,
      vss => vss
   );

not_aux1117_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux392,
      nq  => not_aux1117,
      vdd => vdd,
      vss => vss
   );

not_aux1120_ins : a2_x2
   port map (
      i0  => not_aux380,
      i1  => not_aux208,
      q   => not_aux1120,
      vdd => vdd,
      vss => vss
   );

not_aux1123_ins : na2_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux247,
      nq  => not_aux1123,
      vdd => vdd,
      vss => vss
   );

not_aux1121_ins : inv_x2
   port map (
      i   => aux1121,
      nq  => not_aux1121,
      vdd => vdd,
      vss => vss
   );

not_aux1131_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux122,
      q   => not_aux1131,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => not_aux112,
      i1  => not_aux1133,
      i2  => mbk_buf_not_aux125,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1138_ins : o4_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => ao22_x2_sig,
      i2  => in_rom_neuron_index(3),
      i3  => not_in_rom_input_index(6),
      q   => not_aux1138,
      vdd => vdd,
      vss => vss
   );

not_aux1133_ins : inv_x2
   port map (
      i   => aux1133,
      nq  => not_aux1133,
      vdd => vdd,
      vss => vss
   );

not_aux1139_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux191,
      nq  => not_aux1139,
      vdd => vdd,
      vss => vss
   );

not_aux1143_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1142,
      nq  => not_aux1143,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => not_aux429,
      i1  => aux363,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => aux1144,
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => inv_x2_5_sig,
      i1  => not_aux151,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1150_ins : nao22_x1
   port map (
      i0  => noa22_x1_10_sig,
      i1  => noa22_x1_9_sig,
      i2  => in_rom_neuron_index(1),
      nq  => not_aux1150,
      vdd => vdd,
      vss => vss
   );

not_aux1161_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1159,
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux1161,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_aux106,
      i1  => not_aux324,
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1159_ins : ao2o22_x2
   port map (
      i0  => a2_x2_10_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux353,
      q   => not_aux1159,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => aux352,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1163,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => not_in_rom_neuron_index(3),
      i1  => in_rom_neuron_index(1),
      i2  => ao22_x2_2_sig,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => aux227,
      i1  => in_rom_neuron_index(0),
      i2  => aux93,
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => no3_x1_7_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux817,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1813_ins : no2_x1
   port map (
      i0  => no3_x1_6_sig,
      i1  => no3_x1_5_sig,
      nq  => not_aux1813,
      vdd => vdd,
      vss => vss
   );

not_aux1163_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux186,
      nq  => not_aux1163,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => aux1184,
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1186_ins : o3_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => in_rom_neuron_index(3),
      i2  => inv_x2_6_sig,
      q   => not_aux1186,
      vdd => vdd,
      vss => vss
   );

not_aux1173_ins : inv_x2
   port map (
      i   => aux1173,
      nq  => not_aux1173,
      vdd => vdd,
      vss => vss
   );

not_aux1179_ins : a2_x2
   port map (
      i0  => not_aux32,
      i1  => not_aux210,
      q   => not_aux1179,
      vdd => vdd,
      vss => vss
   );

not_aux1189_ins : na4_x1
   port map (
      i0  => not_aux204,
      i1  => aux314,
      i2  => in_rom_neuron_index(0),
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => not_aux1189,
      vdd => vdd,
      vss => vss
   );

not_aux1192_ins : oa22_x2
   port map (
      i0  => not_aux208,
      i1  => not_aux1190,
      i2  => in_rom_neuron_index(0),
      q   => not_aux1192,
      vdd => vdd,
      vss => vss
   );

not_aux1190_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux22,
      nq  => not_aux1190,
      vdd => vdd,
      vss => vss
   );

not_aux1193_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux413,
      q   => not_aux1193,
      vdd => vdd,
      vss => vss
   );

not_aux1194_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux312,
      nq  => not_aux1194,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => not_aux329,
      i1  => not_aux526,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => not_aux455,
      i1  => not_aux305,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1201_ins : nao22_x1
   port map (
      i0  => noa22_x1_12_sig,
      i1  => noa22_x1_11_sig,
      i2  => in_rom_neuron_index(1),
      nq  => not_aux1201,
      vdd => vdd,
      vss => vss
   );

not_aux1207_ins : no2_x1
   port map (
      i0  => not_aux109,
      i1  => aux208,
      nq  => not_aux1207,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => not_aux6,
      i1  => not_aux160,
      i2  => not_aux329,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1211_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_sig,
      q   => not_aux1211,
      vdd => vdd,
      vss => vss
   );

not_aux1212_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux620,
      nq  => not_aux1212,
      vdd => vdd,
      vss => vss
   );

not_aux1070_ins : o3_x2
   port map (
      i0  => not_aux634,
      i1  => in_rom_input_index(4),
      i2  => aux410,
      q   => not_aux1070,
      vdd => vdd,
      vss => vss
   );

not_aux1073_ins : inv_x2
   port map (
      i   => aux1073,
      nq  => not_aux1073,
      vdd => vdd,
      vss => vss
   );

not_aux1076_ins : inv_x2
   port map (
      i   => aux1076,
      nq  => not_aux1076,
      vdd => vdd,
      vss => vss
   );

not_aux1078_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux51,
      nq  => not_aux1078,
      vdd => vdd,
      vss => vss
   );

not_aux1079_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux29,
      nq  => not_aux1079,
      vdd => vdd,
      vss => vss
   );

not_aux1081_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux9,
      nq  => not_aux1081,
      vdd => vdd,
      vss => vss
   );

not_aux1082_ins : inv_x2
   port map (
      i   => aux1082,
      nq  => not_aux1082,
      vdd => vdd,
      vss => vss
   );

not_aux1074_ins : na2_x1
   port map (
      i0  => not_aux106,
      i1  => not_aux520,
      nq  => not_aux1074,
      vdd => vdd,
      vss => vss
   );

not_aux1084_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux168,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1084,
      vdd => vdd,
      vss => vss
   );

not_aux1086_ins : oa22_x2
   port map (
      i0  => not_aux60,
      i1  => not_aux248,
      i2  => in_rom_neuron_index(0),
      q   => not_aux1086,
      vdd => vdd,
      vss => vss
   );

not_aux1087_ins : inv_x2
   port map (
      i   => aux1087,
      nq  => not_aux1087,
      vdd => vdd,
      vss => vss
   );

not_aux1088_ins : o2_x2
   port map (
      i0  => not_aux19,
      i1  => aux210,
      q   => not_aux1088,
      vdd => vdd,
      vss => vss
   );

not_aux1090_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux304,
      nq  => not_aux1090,
      vdd => vdd,
      vss => vss
   );

not_aux1092_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1091,
      nq  => not_aux1092,
      vdd => vdd,
      vss => vss
   );

not_aux1091_ins : inv_x2
   port map (
      i   => aux1091,
      nq  => not_aux1091,
      vdd => vdd,
      vss => vss
   );

not_aux1095_ins : on12_x1
   port map (
      i0  => aux157,
      i1  => in_rom_neuron_index(0),
      q   => not_aux1095,
      vdd => vdd,
      vss => vss
   );

not_aux1080_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux508,
      q   => not_aux1080,
      vdd => vdd,
      vss => vss
   );

not_aux1097_ins : inv_x2
   port map (
      i   => aux1097,
      nq  => not_aux1097,
      vdd => vdd,
      vss => vss
   );

not_aux1038_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux305,
      nq  => not_aux1038,
      vdd => vdd,
      vss => vss
   );

not_aux1041_ins : inv_x2
   port map (
      i   => aux1041,
      nq  => not_aux1041,
      vdd => vdd,
      vss => vss
   );

not_aux1044_ins : inv_x2
   port map (
      i   => aux1044,
      nq  => not_aux1044,
      vdd => vdd,
      vss => vss
   );

not_aux1046_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux345,
      q   => not_aux1046,
      vdd => vdd,
      vss => vss
   );

not_aux1047_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux207,
      q   => not_aux1047,
      vdd => vdd,
      vss => vss
   );

not_aux1048_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux522,
      nq  => not_aux1048,
      vdd => vdd,
      vss => vss
   );

not_aux1049_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux380,
      nq  => not_aux1049,
      vdd => vdd,
      vss => vss
   );

not_aux1051_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux35,
      nq  => not_aux1051,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_aux617,
      i1  => not_aux105,
      i2  => aux6,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1054_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_2_sig,
      q   => not_aux1054,
      vdd => vdd,
      vss => vss
   );

not_aux1055_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux445,
      nq  => not_aux1055,
      vdd => vdd,
      vss => vss
   );

not_aux1057_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux538,
      q   => not_aux1057,
      vdd => vdd,
      vss => vss
   );

not_aux1059_ins : on12_x1
   port map (
      i0  => aux348,
      i1  => not_in_rom_input_index(2),
      q   => not_aux1059,
      vdd => vdd,
      vss => vss
   );

not_aux1060_ins : inv_x2
   port map (
      i   => aux1060,
      nq  => not_aux1060,
      vdd => vdd,
      vss => vss
   );

not_aux1062_ins : inv_x2
   port map (
      i   => aux1062,
      nq  => not_aux1062,
      vdd => vdd,
      vss => vss
   );

not_aux1063_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux273,
      nq  => not_aux1063,
      vdd => vdd,
      vss => vss
   );

not_aux1064_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux367,
      q   => not_aux1064,
      vdd => vdd,
      vss => vss
   );

not_aux1065_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux289,
      q   => not_aux1065,
      vdd => vdd,
      vss => vss
   );

not_aux1067_ins : na3_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => aux536,
      nq  => not_aux1067,
      vdd => vdd,
      vss => vss
   );

not_aux1068_ins : inv_x2
   port map (
      i   => aux1068,
      nq  => not_aux1068,
      vdd => vdd,
      vss => vss
   );

not_aux1008_ins : a2_x2
   port map (
      i0  => not_aux410,
      i1  => not_aux37,
      q   => not_aux1008,
      vdd => vdd,
      vss => vss
   );

not_aux1010_ins : na3_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux429,
      i2  => not_aux105,
      nq  => not_aux1010,
      vdd => vdd,
      vss => vss
   );

not_aux919_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux90,
      nq  => not_aux919,
      vdd => vdd,
      vss => vss
   );

not_aux934_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux448,
      nq  => not_aux934,
      vdd => vdd,
      vss => vss
   );

not_aux1011_ins : a2_x2
   port map (
      i0  => not_aux162,
      i1  => not_aux438,
      q   => not_aux1011,
      vdd => vdd,
      vss => vss
   );

not_aux1012_ins : inv_x2
   port map (
      i   => aux1012,
      nq  => not_aux1012,
      vdd => vdd,
      vss => vss
   );

not_aux1705_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux30,
      q   => not_aux1705,
      vdd => vdd,
      vss => vss
   );

not_aux1013_ins : inv_x2
   port map (
      i   => aux1013,
      nq  => not_aux1013,
      vdd => vdd,
      vss => vss
   );

not_aux1014_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux550,
      nq  => not_aux1014,
      vdd => vdd,
      vss => vss
   );

not_aux1015_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux202,
      nq  => not_aux1015,
      vdd => vdd,
      vss => vss
   );

not_aux1704_ins : inv_x2
   port map (
      i   => aux1704,
      nq  => not_aux1704,
      vdd => vdd,
      vss => vss
   );

not_aux1703_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux109,
      q   => not_aux1703,
      vdd => vdd,
      vss => vss
   );

not_aux1016_ins : inv_x2
   port map (
      i   => aux1016,
      nq  => not_aux1016,
      vdd => vdd,
      vss => vss
   );

not_aux1018_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux394,
      nq  => not_aux1018,
      vdd => vdd,
      vss => vss
   );

not_aux1019_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux915,
      nq  => not_aux1019,
      vdd => vdd,
      vss => vss
   );

not_aux1020_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux282,
      q   => not_aux1020,
      vdd => vdd,
      vss => vss
   );

not_aux1021_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux410,
      nq  => not_aux1021,
      vdd => vdd,
      vss => vss
   );

not_aux1812_ins : no2_x1
   port map (
      i0  => not_aux141,
      i1  => aux208,
      nq  => not_aux1812,
      vdd => vdd,
      vss => vss
   );

not_aux1024_ins : inv_x2
   port map (
      i   => aux1024,
      nq  => not_aux1024,
      vdd => vdd,
      vss => vss
   );

not_aux1025_ins : inv_x2
   port map (
      i   => aux1025,
      nq  => not_aux1025,
      vdd => vdd,
      vss => vss
   );

not_aux1026_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux543,
      nq  => not_aux1026,
      vdd => vdd,
      vss => vss
   );

not_aux1029_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux380,
      q   => not_aux1029,
      vdd => vdd,
      vss => vss
   );

not_aux1031_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux397,
      q   => not_aux1031,
      vdd => vdd,
      vss => vss
   );

not_aux1034_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux277,
      q   => not_aux1034,
      vdd => vdd,
      vss => vss
   );

not_aux1009_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux397,
      q   => not_aux1009,
      vdd => vdd,
      vss => vss
   );

not_aux978_ins : inv_x2
   port map (
      i   => aux978,
      nq  => not_aux978,
      vdd => vdd,
      vss => vss
   );

not_aux980_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux436,
      q   => not_aux980,
      vdd => vdd,
      vss => vss
   );

not_aux928_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux69,
      q   => not_aux928,
      vdd => vdd,
      vss => vss
   );

not_aux983_ins : na2_x1
   port map (
      i0  => not_aux106,
      i1  => not_aux187,
      nq  => not_aux983,
      vdd => vdd,
      vss => vss
   );

not_aux984_ins : inv_x2
   port map (
      i   => aux984,
      nq  => not_aux984,
      vdd => vdd,
      vss => vss
   );

not_aux986_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux317,
      nq  => not_aux986,
      vdd => vdd,
      vss => vss
   );

not_aux988_ins : inv_x2
   port map (
      i   => aux988,
      nq  => not_aux988,
      vdd => vdd,
      vss => vss
   );

not_aux989_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux308,
      q   => not_aux989,
      vdd => vdd,
      vss => vss
   );

not_aux990_ins : inv_x2
   port map (
      i   => aux990,
      nq  => not_aux990,
      vdd => vdd,
      vss => vss
   );

not_aux991_ins : inv_x2
   port map (
      i   => aux991,
      nq  => not_aux991,
      vdd => vdd,
      vss => vss
   );

not_aux1699_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux184,
      nq  => not_aux1699,
      vdd => vdd,
      vss => vss
   );

not_aux993_ins : na3_x1
   port map (
      i0  => not_aux255,
      i1  => in_rom_neuron_index(0),
      i2  => aux85,
      nq  => not_aux993,
      vdd => vdd,
      vss => vss
   );

not_aux995_ins : a2_x2
   port map (
      i0  => not_aux99,
      i1  => not_aux171,
      q   => not_aux995,
      vdd => vdd,
      vss => vss
   );

not_aux925_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux44,
      nq  => not_aux925,
      vdd => vdd,
      vss => vss
   );

not_aux982_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux149,
      q   => not_aux982,
      vdd => vdd,
      vss => vss
   );

not_aux996_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux335,
      q   => not_aux996,
      vdd => vdd,
      vss => vss
   );

not_aux997_ins : inv_x2
   port map (
      i   => aux997,
      nq  => not_aux997,
      vdd => vdd,
      vss => vss
   );

not_aux998_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux538,
      nq  => not_aux998,
      vdd => vdd,
      vss => vss
   );

not_aux999_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux471,
      nq  => not_aux999,
      vdd => vdd,
      vss => vss
   );

not_aux1000_ins : inv_x2
   port map (
      i   => aux1000,
      nq  => not_aux1000,
      vdd => vdd,
      vss => vss
   );

not_aux1001_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux471,
      q   => not_aux1001,
      vdd => vdd,
      vss => vss
   );

not_aux466_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux241,
      nq  => not_aux466,
      vdd => vdd,
      vss => vss
   );

not_aux1698_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux25,
      q   => not_aux1698,
      vdd => vdd,
      vss => vss
   );

not_aux938_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux151,
      nq  => not_aux938,
      vdd => vdd,
      vss => vss
   );

not_aux939_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux106,
      q   => not_aux939,
      vdd => vdd,
      vss => vss
   );

not_aux940_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux40,
      nq  => not_aux940,
      vdd => vdd,
      vss => vss
   );

not_aux941_ins : inv_x2
   port map (
      i   => aux941,
      nq  => not_aux941,
      vdd => vdd,
      vss => vss
   );

not_aux943_ins : inv_x2
   port map (
      i   => aux943,
      nq  => not_aux943,
      vdd => vdd,
      vss => vss
   );

not_aux946_ins : inv_x2
   port map (
      i   => aux946,
      nq  => not_aux946,
      vdd => vdd,
      vss => vss
   );

not_aux945_ins : na2_x1
   port map (
      i0  => not_aux526,
      i1  => not_aux54,
      nq  => not_aux945,
      vdd => vdd,
      vss => vss
   );

not_aux1694_ins : inv_x2
   port map (
      i   => aux1694,
      nq  => not_aux1694,
      vdd => vdd,
      vss => vss
   );

not_aux950_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux949,
      nq  => not_aux950,
      vdd => vdd,
      vss => vss
   );

not_aux942_ins : inv_x2
   port map (
      i   => aux942,
      nq  => not_aux942,
      vdd => vdd,
      vss => vss
   );

not_aux944_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux59,
      nq  => not_aux944,
      vdd => vdd,
      vss => vss
   );

not_aux952_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux289,
      nq  => not_aux952,
      vdd => vdd,
      vss => vss
   );

not_aux954_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux953,
      q   => not_aux954,
      vdd => vdd,
      vss => vss
   );

not_aux953_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux92,
      q   => not_aux953,
      vdd => vdd,
      vss => vss
   );

not_aux955_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux190,
      nq  => not_aux955,
      vdd => vdd,
      vss => vss
   );

not_aux958_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux29,
      q   => not_aux958,
      vdd => vdd,
      vss => vss
   );

not_aux959_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux197,
      nq  => not_aux959,
      vdd => vdd,
      vss => vss
   );

not_aux1692_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux190,
      q   => not_aux1692,
      vdd => vdd,
      vss => vss
   );

not_aux960_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux189,
      nq  => not_aux960,
      vdd => vdd,
      vss => vss
   );

not_aux962_ins : inv_x2
   port map (
      i   => aux962,
      nq  => not_aux962,
      vdd => vdd,
      vss => vss
   );

not_aux916_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux310,
      nq  => not_aux916,
      vdd => vdd,
      vss => vss
   );

not_aux964_ins : inv_x2
   port map (
      i   => aux964,
      nq  => not_aux964,
      vdd => vdd,
      vss => vss
   );

not_aux926_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux321,
      nq  => not_aux926,
      vdd => vdd,
      vss => vss
   );

not_aux965_ins : a2_x2
   port map (
      i0  => not_aux162,
      i1  => not_aux142,
      q   => not_aux965,
      vdd => vdd,
      vss => vss
   );

not_aux966_ins : inv_x2
   port map (
      i   => aux966,
      nq  => not_aux966,
      vdd => vdd,
      vss => vss
   );

not_aux967_ins : inv_x2
   port map (
      i   => aux967,
      nq  => not_aux967,
      vdd => vdd,
      vss => vss
   );

not_aux969_ins : a2_x2
   port map (
      i0  => not_aux212,
      i1  => not_aux217,
      q   => not_aux969,
      vdd => vdd,
      vss => vss
   );

not_aux951_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux396,
      q   => not_aux951,
      vdd => vdd,
      vss => vss
   );

not_aux971_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux543,
      q   => not_aux971,
      vdd => vdd,
      vss => vss
   );

not_aux972_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux360,
      nq  => not_aux972,
      vdd => vdd,
      vss => vss
   );

not_aux970_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux367,
      q   => not_aux970,
      vdd => vdd,
      vss => vss
   );

not_aux974_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux255,
      nq  => not_aux974,
      vdd => vdd,
      vss => vss
   );

not_aux975_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux367,
      nq  => not_aux975,
      vdd => vdd,
      vss => vss
   );

not_aux968_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux39,
      nq  => not_aux968,
      vdd => vdd,
      vss => vss
   );

not_aux1690_ins : o2_x2
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux1690,
      vdd => vdd,
      vss => vss
   );

not_aux1689_ins : inv_x2
   port map (
      i   => aux1689,
      nq  => not_aux1689,
      vdd => vdd,
      vss => vss
   );

not_aux913_ins : inv_x2
   port map (
      i   => aux913,
      nq  => not_aux913,
      vdd => vdd,
      vss => vss
   );

not_aux914_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux210,
      q   => not_aux914,
      vdd => vdd,
      vss => vss
   );

not_aux915_ins : inv_x2
   port map (
      i   => aux915,
      nq  => not_aux915,
      vdd => vdd,
      vss => vss
   );

not_aux917_ins : inv_x2
   port map (
      i   => aux917,
      nq  => not_aux917,
      vdd => vdd,
      vss => vss
   );

not_aux918_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux4,
      q   => not_aux918,
      vdd => vdd,
      vss => vss
   );

not_aux921_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux413,
      nq  => not_aux921,
      vdd => vdd,
      vss => vss
   );

not_aux927_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux190,
      q   => not_aux927,
      vdd => vdd,
      vss => vss
   );

not_aux932_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux390,
      q   => not_aux932,
      vdd => vdd,
      vss => vss
   );

not_aux933_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux508,
      q   => not_aux933,
      vdd => vdd,
      vss => vss
   );

not_aux1688_ins : inv_x2
   port map (
      i   => aux1688,
      nq  => not_aux1688,
      vdd => vdd,
      vss => vss
   );

not_aux920_ins : inv_x2
   port map (
      i   => aux920,
      nq  => not_aux920,
      vdd => vdd,
      vss => vss
   );

not_aux937_ins : no2_x1
   port map (
      i0  => not_aux109,
      i1  => aux37,
      nq  => not_aux937,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux58,
      i2  => aux720,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

not_aux829_ins : oa22_x2
   port map (
      i0  => oa22_x2_11_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux718,
      q   => not_aux829,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => aux180,
      i1  => not_aux30,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => not_aux429,
      i1  => aux25,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_11_sig,
      i2  => not_aux671,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

not_aux835_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_5_sig,
      i2  => ao22_x2_3_sig,
      i3  => aux727,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux835,
      vdd => vdd,
      vss => vss
   );

not_aux836_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux288,
      nq  => not_aux836,
      vdd => vdd,
      vss => vss
   );

not_aux838_ins : inv_x2
   port map (
      i   => aux838,
      nq  => not_aux838,
      vdd => vdd,
      vss => vss
   );

not_aux840_ins : inv_x2
   port map (
      i   => aux840,
      nq  => not_aux840,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_aux158,
      i1  => not_aux243,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

not_aux842_ins : nao2o22_x1
   port map (
      i0  => a2_x2_12_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux121,
      nq  => not_aux842,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => not_aux670,
      i1  => not_aux159,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_aux652,
      i1  => not_aux115,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_21_sig,
      i2  => aux530,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

not_aux848_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa22_x2_12_sig,
      i2  => noa22_x1_13_sig,
      i3  => aux758,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux848,
      vdd => vdd,
      vss => vss
   );

not_aux852_ins : na2_x1
   port map (
      i0  => not_aux352,
      i1  => not_in_rom_input_index(2),
      nq  => not_aux852,
      vdd => vdd,
      vss => vss
   );

not_aux853_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux256,
      q   => not_aux853,
      vdd => vdd,
      vss => vss
   );

not_aux857_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(2),
      i1  => not_aux210,
      q   => not_aux857,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => not_aux106,
      i1  => aux380,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

not_aux866_ins : oa22_x2
   port map (
      i0  => nao22_x1_6_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux776,
      q   => not_aux866,
      vdd => vdd,
      vss => vss
   );

not_aux869_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux868,
      nq  => not_aux869,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux872,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => aux320,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux99,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_aux605,
      i1  => not_aux452,
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => a2_x2_13_sig,
      i1  => na2_x1_22_sig,
      i2  => o3_x2_3_sig,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

not_aux875_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_8_sig,
      i2  => aux1726,
      i3  => an12_x1_2_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux875,
      vdd => vdd,
      vss => vss
   );

not_aux871_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux247,
      nq  => not_aux871,
      vdd => vdd,
      vss => vss
   );

not_aux877_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux69,
      nq  => not_aux877,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_aux881,
      i1  => not_aux128,
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => a2_x2_14_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux880,
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => aux360,
      i1  => in_rom_input_index(3),
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_2_ins : noa2a2a23_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux883,
      i2  => xr2_x1_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(0),
      i4  => in_rom_neuron_index(1),
      i5  => nao2o22_x1_sig,
      nq  => noa2a2a23_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => aux66,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

not_aux884_ins : na2_x1
   port map (
      i0  => na3_x1_9_sig,
      i1  => noa2a2a23_x1_2_sig,
      nq  => not_aux884,
      vdd => vdd,
      vss => vss
   );

not_aux880_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux208,
      nq  => not_aux880,
      vdd => vdd,
      vss => vss
   );

not_aux881_ins : inv_x2
   port map (
      i   => aux881,
      nq  => not_aux881,
      vdd => vdd,
      vss => vss
   );

not_aux883_ins : xr2_x1
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => in_rom_input_index(2),
      q   => not_aux883,
      vdd => vdd,
      vss => vss
   );

not_aux885_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux52,
      q   => not_aux885,
      vdd => vdd,
      vss => vss
   );

not_aux887_ins : inv_x2
   port map (
      i   => aux887,
      nq  => not_aux887,
      vdd => vdd,
      vss => vss
   );

not_aux894_ins : o3_x2
   port map (
      i0  => not_aux0,
      i1  => in_rom_neuron_index(0),
      i2  => aux380,
      q   => not_aux894,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => not_aux308,
      i1  => not_aux7,
      i2  => not_aux32,
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

not_aux899_ins : oa2ao222_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na3_x1_10_sig,
      i2  => not_aux4,
      i3  => aux612,
      i4  => in_rom_neuron_index(0),
      q   => not_aux899,
      vdd => vdd,
      vss => vss
   );

not_aux900_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux448,
      q   => not_aux900,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_aux634,
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => not_aux633,
      i1  => not_in_rom_input_index(2),
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux716_ins : nao22_x1
   port map (
      i0  => no2_x1_3_sig,
      i1  => aux712,
      i2  => no2_x1_2_sig,
      nq  => not_aux716,
      vdd => vdd,
      vss => vss
   );

not_aux724_ins : o3_x2
   port map (
      i0  => aux722,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux724,
      vdd => vdd,
      vss => vss
   );

not_aux722_ins : inv_x2
   port map (
      i   => aux722,
      nq  => not_aux722,
      vdd => vdd,
      vss => vss
   );

not_aux726_ins : na2_x1
   port map (
      i0  => not_aux406,
      i1  => not_aux725,
      nq  => not_aux726,
      vdd => vdd,
      vss => vss
   );

not_aux725_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux161,
      nq  => not_aux725,
      vdd => vdd,
      vss => vss
   );

not_aux728_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux1,
      nq  => not_aux728,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => aux735,
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

not_aux737_ins : o3_x2
   port map (
      i0  => inv_x2_7_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_neuron_index(3),
      q   => not_aux737,
      vdd => vdd,
      vss => vss
   );

not_aux738_ins : inv_x2
   port map (
      i   => aux738,
      nq  => not_aux738,
      vdd => vdd,
      vss => vss
   );

not_aux740_ins : a2_x2
   port map (
      i0  => not_aux259,
      i1  => not_aux104,
      q   => not_aux740,
      vdd => vdd,
      vss => vss
   );

not_aux741_ins : inv_x2
   port map (
      i   => aux741,
      nq  => not_aux741,
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => aux742,
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

not_aux745_ins : o4_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => inv_x2_8_sig,
      i2  => in_rom_neuron_index(3),
      i3  => aux410,
      q   => not_aux745,
      vdd => vdd,
      vss => vss
   );

not_aux746_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux29,
      q   => not_aux746,
      vdd => vdd,
      vss => vss
   );

not_aux747_ins : na2_x1
   port map (
      i0  => not_aux227,
      i1  => not_in_rom_input_index(2),
      nq  => not_aux747,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => aux656,
      i1  => in_rom_neuron_index(0),
      i2  => aux158,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux750_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => o3_x2_4_sig,
      nq  => not_aux750,
      vdd => vdd,
      vss => vss
   );

not_aux752_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux304,
      nq  => not_aux752,
      vdd => vdd,
      vss => vss
   );

not_aux753_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux123,
      nq  => not_aux753,
      vdd => vdd,
      vss => vss
   );

not_aux756_ins : on12_x1
   port map (
      i0  => aux755,
      i1  => in_rom_neuron_index(0),
      q   => not_aux756,
      vdd => vdd,
      vss => vss
   );

not_aux754_ins : a2_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux187,
      q   => not_aux754,
      vdd => vdd,
      vss => vss
   );

not_aux757_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux141,
      q   => not_aux757,
      vdd => vdd,
      vss => vss
   );

not_aux759_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux223,
      q   => not_aux759,
      vdd => vdd,
      vss => vss
   );

not_aux760_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux11,
      nq  => not_aux760,
      vdd => vdd,
      vss => vss
   );

not_aux761_ins : inv_x2
   port map (
      i   => aux761,
      nq  => not_aux761,
      vdd => vdd,
      vss => vss
   );

not_aux763_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux762,
      q   => not_aux763,
      vdd => vdd,
      vss => vss
   );

not_aux762_ins : inv_x2
   port map (
      i   => aux762,
      nq  => not_aux762,
      vdd => vdd,
      vss => vss
   );

not_aux764_ins : inv_x2
   port map (
      i   => aux764,
      nq  => not_aux764,
      vdd => vdd,
      vss => vss
   );

not_aux721_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux427,
      q   => not_aux721,
      vdd => vdd,
      vss => vss
   );

not_aux765_ins : inv_x2
   port map (
      i   => aux765,
      nq  => not_aux765,
      vdd => vdd,
      vss => vss
   );

not_aux766_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux0,
      q   => not_aux766,
      vdd => vdd,
      vss => vss
   );

not_aux767_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux67,
      nq  => not_aux767,
      vdd => vdd,
      vss => vss
   );

not_aux769_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux111,
      q   => not_aux769,
      vdd => vdd,
      vss => vss
   );

not_aux770_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux19,
      nq  => not_aux770,
      vdd => vdd,
      vss => vss
   );

not_aux771_ins : inv_x2
   port map (
      i   => aux771,
      nq  => not_aux771,
      vdd => vdd,
      vss => vss
   );

not_aux777_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux445,
      q   => not_aux777,
      vdd => vdd,
      vss => vss
   );

not_aux780_ins : o4_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_aux663,
      i2  => in_rom_neuron_index(3),
      i3  => not_in_rom_input_index(6),
      q   => not_aux780,
      vdd => vdd,
      vss => vss
   );

not_aux782_ins : a2_x2
   port map (
      i0  => not_aux781,
      i1  => not_aux106,
      q   => not_aux782,
      vdd => vdd,
      vss => vss
   );

not_aux781_ins : a2_x2
   port map (
      i0  => not_aux243,
      i1  => not_aux38,
      q   => not_aux781,
      vdd => vdd,
      vss => vss
   );

not_aux739_ins : inv_x2
   port map (
      i   => aux739,
      nq  => not_aux739,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux3,
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

not_aux1685_ins : no3_x1
   port map (
      i0  => a2_x2_15_sig,
      i1  => not_aux11,
      i2  => aux176,
      nq  => not_aux1685,
      vdd => vdd,
      vss => vss
   );

not_aux785_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux46,
      nq  => not_aux785,
      vdd => vdd,
      vss => vss
   );

not_aux786_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux67,
      nq  => not_aux786,
      vdd => vdd,
      vss => vss
   );

not_aux793_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux146,
      q   => not_aux793,
      vdd => vdd,
      vss => vss
   );

not_aux794_ins : inv_x2
   port map (
      i   => aux794,
      nq  => not_aux794,
      vdd => vdd,
      vss => vss
   );

not_aux796_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux795,
      q   => not_aux796,
      vdd => vdd,
      vss => vss
   );

not_aux797_ins : a2_x2
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux180,
      q   => not_aux797,
      vdd => vdd,
      vss => vss
   );

not_aux798_ins : inv_x2
   port map (
      i   => aux798,
      nq  => not_aux798,
      vdd => vdd,
      vss => vss
   );

not_aux800_ins : na3_x1
   port map (
      i0  => not_aux187,
      i1  => in_rom_neuron_index(0),
      i2  => aux34,
      nq  => not_aux800,
      vdd => vdd,
      vss => vss
   );

not_aux802_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux801,
      q   => not_aux802,
      vdd => vdd,
      vss => vss
   );

not_aux801_ins : inv_x2
   port map (
      i   => aux801,
      nq  => not_aux801,
      vdd => vdd,
      vss => vss
   );

not_aux804_ins : inv_x2
   port map (
      i   => aux804,
      nq  => not_aux804,
      vdd => vdd,
      vss => vss
   );

not_aux807_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux806,
      q   => not_aux807,
      vdd => vdd,
      vss => vss
   );

not_aux1684_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => in_rom_neuron_index(1),
      q   => not_aux1684,
      vdd => vdd,
      vss => vss
   );

not_aux811_ins : oa22_x2
   port map (
      i0  => not_aux265,
      i1  => not_aux270,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux811,
      vdd => vdd,
      vss => vss
   );

not_aux813_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => mbk_buf_not_in_rom_input_index(3),
      nq  => not_aux813,
      vdd => vdd,
      vss => vss
   );

not_aux816_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux38,
      nq  => not_aux816,
      vdd => vdd,
      vss => vss
   );

not_aux817_ins : inv_x2
   port map (
      i   => aux817,
      nq  => not_aux817,
      vdd => vdd,
      vss => vss
   );

not_aux818_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux186,
      q   => not_aux818,
      vdd => vdd,
      vss => vss
   );

not_aux820_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux635,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => not_aux820,
      vdd => vdd,
      vss => vss
   );

not_aux814_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux53,
      q   => not_aux814,
      vdd => vdd,
      vss => vss
   );

not_aux822_ins : o2_x2
   port map (
      i0  => not_aux106,
      i1  => aux223,
      q   => not_aux822,
      vdd => vdd,
      vss => vss
   );

not_aux824_ins : oa22_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux82,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux824,
      vdd => vdd,
      vss => vss
   );

not_aux826_ins : inv_x2
   port map (
      i   => aux826,
      nq  => not_aux826,
      vdd => vdd,
      vss => vss
   );

not_aux633_ins : inv_x2
   port map (
      i   => aux633,
      nq  => not_aux633,
      vdd => vdd,
      vss => vss
   );

not_aux634_ins : inv_x2
   port map (
      i   => aux634,
      nq  => not_aux634,
      vdd => vdd,
      vss => vss
   );

not_aux636_ins : inv_x2
   port map (
      i   => aux636,
      nq  => not_aux636,
      vdd => vdd,
      vss => vss
   );

not_aux635_ins : inv_x2
   port map (
      i   => aux635,
      nq  => not_aux635,
      vdd => vdd,
      vss => vss
   );

not_aux637_ins : inv_x2
   port map (
      i   => aux637,
      nq  => not_aux637,
      vdd => vdd,
      vss => vss
   );

not_aux639_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux0,
      q   => not_aux639,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_aux253,
      i1  => not_aux293,
      i2  => not_aux187,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux643_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_3_sig,
      q   => not_aux643,
      vdd => vdd,
      vss => vss
   );

not_aux645_ins : na2_x1
   port map (
      i0  => not_aux644,
      i1  => not_aux167,
      nq  => not_aux645,
      vdd => vdd,
      vss => vss
   );

not_aux644_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux396,
      nq  => not_aux644,
      vdd => vdd,
      vss => vss
   );

not_aux1682_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux16,
      nq  => not_aux1682,
      vdd => vdd,
      vss => vss
   );

not_aux648_ins : inv_x2
   port map (
      i   => aux648,
      nq  => not_aux648,
      vdd => vdd,
      vss => vss
   );

not_aux651_ins : na2_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux210,
      nq  => not_aux651,
      vdd => vdd,
      vss => vss
   );

not_aux652_ins : inv_x2
   port map (
      i   => aux652,
      nq  => not_aux652,
      vdd => vdd,
      vss => vss
   );

not_aux654_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux487,
      nq  => not_aux654,
      vdd => vdd,
      vss => vss
   );

not_aux656_ins : inv_x2
   port map (
      i   => aux656,
      nq  => not_aux656,
      vdd => vdd,
      vss => vss
   );

not_aux657_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux138,
      nq  => not_aux657,
      vdd => vdd,
      vss => vss
   );

not_aux1681_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux247,
      q   => not_aux1681,
      vdd => vdd,
      vss => vss
   );

not_aux658_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux503,
      q   => not_aux658,
      vdd => vdd,
      vss => vss
   );

not_aux659_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux393,
      nq  => not_aux659,
      vdd => vdd,
      vss => vss
   );

not_aux662_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux0,
      nq  => not_aux662,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => not_aux664,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(3),
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux669_ins : o4_x2
   port map (
      i0  => ao22_x2_4_sig,
      i1  => not_aux663,
      i2  => in_rom_input_index(4),
      i3  => not_in_rom_input_index(6),
      q   => not_aux669,
      vdd => vdd,
      vss => vss
   );

not_aux664_ins : inv_x2
   port map (
      i   => aux664,
      nq  => not_aux664,
      vdd => vdd,
      vss => vss
   );

not_aux671_ins : a2_x2
   port map (
      i0  => not_aux670,
      i1  => not_aux243,
      q   => not_aux671,
      vdd => vdd,
      vss => vss
   );

not_aux670_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux328,
      q   => not_aux670,
      vdd => vdd,
      vss => vss
   );

not_aux674_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux501,
      nq  => not_aux674,
      vdd => vdd,
      vss => vss
   );

not_aux673_ins : inv_x2
   port map (
      i   => aux673,
      nq  => not_aux673,
      vdd => vdd,
      vss => vss
   );

not_aux672_ins : inv_x2
   port map (
      i   => aux672,
      nq  => not_aux672,
      vdd => vdd,
      vss => vss
   );

not_aux675_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux283,
      nq  => not_aux675,
      vdd => vdd,
      vss => vss
   );

not_aux676_ins : o2_x2
   port map (
      i0  => not_aux50,
      i1  => aux180,
      q   => not_aux676,
      vdd => vdd,
      vss => vss
   );

not_aux663_ins : inv_x2
   port map (
      i   => aux663,
      nq  => not_aux663,
      vdd => vdd,
      vss => vss
   );

not_aux677_ins : inv_x2
   port map (
      i   => aux677,
      nq  => not_aux677,
      vdd => vdd,
      vss => vss
   );

not_aux678_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux365,
      nq  => not_aux678,
      vdd => vdd,
      vss => vss
   );

not_aux679_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux413,
      q   => not_aux679,
      vdd => vdd,
      vss => vss
   );

not_aux681_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux120,
      nq  => not_aux681,
      vdd => vdd,
      vss => vss
   );

not_aux683_ins : inv_x2
   port map (
      i   => aux683,
      nq  => not_aux683,
      vdd => vdd,
      vss => vss
   );

not_aux1809_ins : a2_x2
   port map (
      i0  => not_aux78,
      i1  => not_in_rom_input_index(1),
      q   => not_aux1809,
      vdd => vdd,
      vss => vss
   );

not_aux685_ins : inv_x2
   port map (
      i   => aux685,
      nq  => not_aux685,
      vdd => vdd,
      vss => vss
   );

not_aux688_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux300,
      q   => not_aux688,
      vdd => vdd,
      vss => vss
   );

not_aux689_ins : o2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux352,
      q   => not_aux689,
      vdd => vdd,
      vss => vss
   );

not_aux691_ins : on12_x1
   port map (
      i0  => aux628,
      i1  => in_rom_neuron_index(0),
      q   => not_aux691,
      vdd => vdd,
      vss => vss
   );

not_aux692_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux204,
      q   => not_aux692,
      vdd => vdd,
      vss => vss
   );

not_aux693_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux92,
      nq  => not_aux693,
      vdd => vdd,
      vss => vss
   );

not_aux694_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux12,
      q   => not_aux694,
      vdd => vdd,
      vss => vss
   );

not_aux695_ins : no2_x1
   port map (
      i0  => not_aux12,
      i1  => aux223,
      nq  => not_aux695,
      vdd => vdd,
      vss => vss
   );

not_aux696_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux27,
      nq  => not_aux696,
      vdd => vdd,
      vss => vss
   );

not_aux697_ins : inv_x2
   port map (
      i   => aux697,
      nq  => not_aux697,
      vdd => vdd,
      vss => vss
   );

not_aux698_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux40,
      q   => not_aux698,
      vdd => vdd,
      vss => vss
   );

not_aux699_ins : inv_x2
   port map (
      i   => aux699,
      nq  => not_aux699,
      vdd => vdd,
      vss => vss
   );

not_aux700_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux149,
      nq  => not_aux700,
      vdd => vdd,
      vss => vss
   );

not_aux701_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux101,
      nq  => not_aux701,
      vdd => vdd,
      vss => vss
   );

not_aux702_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux125,
      nq  => not_aux702,
      vdd => vdd,
      vss => vss
   );

not_aux703_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux255,
      nq  => not_aux703,
      vdd => vdd,
      vss => vss
   );

not_aux704_ins : inv_x2
   port map (
      i   => aux704,
      nq  => not_aux704,
      vdd => vdd,
      vss => vss
   );

not_aux690_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux37,
      nq  => not_aux690,
      vdd => vdd,
      vss => vss
   );

not_aux706_ins : inv_x2
   port map (
      i   => aux706,
      nq  => not_aux706,
      vdd => vdd,
      vss => vss
   );

not_aux708_ins : inv_x2
   port map (
      i   => aux708,
      nq  => not_aux708,
      vdd => vdd,
      vss => vss
   );

not_aux709_ins : inv_x2
   port map (
      i   => aux709,
      nq  => not_aux709,
      vdd => vdd,
      vss => vss
   );

not_aux710_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux345,
      nq  => not_aux710,
      vdd => vdd,
      vss => vss
   );

not_aux556_ins : inv_x2
   port map (
      i   => aux556,
      nq  => not_aux556,
      vdd => vdd,
      vss => vss
   );

not_aux557_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux339,
      nq  => not_aux557,
      vdd => vdd,
      vss => vss
   );

not_aux558_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux550,
      q   => not_aux558,
      vdd => vdd,
      vss => vss
   );

not_aux559_ins : inv_x2
   port map (
      i   => aux559,
      nq  => not_aux559,
      vdd => vdd,
      vss => vss
   );

not_aux560_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux541,
      q   => not_aux560,
      vdd => vdd,
      vss => vss
   );

not_aux561_ins : inv_x2
   port map (
      i   => aux561,
      nq  => not_aux561,
      vdd => vdd,
      vss => vss
   );

not_aux562_ins : inv_x2
   port map (
      i   => aux562,
      nq  => not_aux562,
      vdd => vdd,
      vss => vss
   );

not_aux563_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux4,
      q   => not_aux563,
      vdd => vdd,
      vss => vss
   );

not_aux564_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => not_aux94,
      q   => not_aux564,
      vdd => vdd,
      vss => vss
   );

not_aux565_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux101,
      nq  => not_aux565,
      vdd => vdd,
      vss => vss
   );

not_aux1807_ins : a2_x2
   port map (
      i0  => not_aux501,
      i1  => not_aux429,
      q   => not_aux1807,
      vdd => vdd,
      vss => vss
   );

not_aux566_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux277,
      nq  => not_aux566,
      vdd => vdd,
      vss => vss
   );

not_aux567_ins : inv_x2
   port map (
      i   => aux567,
      nq  => not_aux567,
      vdd => vdd,
      vss => vss
   );

not_aux568_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux256,
      nq  => not_aux568,
      vdd => vdd,
      vss => vss
   );

not_aux569_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux75,
      nq  => not_aux569,
      vdd => vdd,
      vss => vss
   );

not_aux570_ins : inv_x2
   port map (
      i   => aux570,
      nq  => not_aux570,
      vdd => vdd,
      vss => vss
   );

not_aux571_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux501,
      nq  => not_aux571,
      vdd => vdd,
      vss => vss
   );

not_aux572_ins : inv_x2
   port map (
      i   => aux572,
      nq  => not_aux572,
      vdd => vdd,
      vss => vss
   );

not_aux573_ins : inv_x2
   port map (
      i   => aux573,
      nq  => not_aux573,
      vdd => vdd,
      vss => vss
   );

not_aux574_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux62,
      nq  => not_aux574,
      vdd => vdd,
      vss => vss
   );

not_aux576_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux69,
      nq  => not_aux576,
      vdd => vdd,
      vss => vss
   );

not_aux578_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux32,
      nq  => not_aux578,
      vdd => vdd,
      vss => vss
   );

not_aux579_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux156,
      q   => not_aux579,
      vdd => vdd,
      vss => vss
   );

not_aux580_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux178,
      nq  => not_aux580,
      vdd => vdd,
      vss => vss
   );

not_aux582_ins : na3_x1
   port map (
      i0  => not_aux105,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux34,
      nq  => not_aux582,
      vdd => vdd,
      vss => vss
   );

not_aux583_ins : inv_x2
   port map (
      i   => aux583,
      nq  => not_aux583,
      vdd => vdd,
      vss => vss
   );

not_aux584_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux170,
      nq  => not_aux584,
      vdd => vdd,
      vss => vss
   );

not_aux585_ins : inv_x2
   port map (
      i   => aux585,
      nq  => not_aux585,
      vdd => vdd,
      vss => vss
   );

not_aux587_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux268,
      nq  => not_aux587,
      vdd => vdd,
      vss => vss
   );

not_aux590_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux328,
      q   => not_aux590,
      vdd => vdd,
      vss => vss
   );

not_aux591_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux17,
      nq  => not_aux591,
      vdd => vdd,
      vss => vss
   );

not_aux593_ins : inv_x2
   port map (
      i   => aux593,
      nq  => not_aux593,
      vdd => vdd,
      vss => vss
   );

not_aux594_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux189,
      nq  => not_aux594,
      vdd => vdd,
      vss => vss
   );

not_aux595_ins : inv_x2
   port map (
      i   => aux595,
      nq  => not_aux595,
      vdd => vdd,
      vss => vss
   );

not_aux596_ins : inv_x2
   port map (
      i   => aux596,
      nq  => not_aux596,
      vdd => vdd,
      vss => vss
   );

not_aux1679_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux112,
      nq  => not_aux1679,
      vdd => vdd,
      vss => vss
   );

not_aux598_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux187,
      nq  => not_aux598,
      vdd => vdd,
      vss => vss
   );

not_aux1678_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1651,
      nq  => not_aux1678,
      vdd => vdd,
      vss => vss
   );

not_aux599_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux13,
      nq  => not_aux599,
      vdd => vdd,
      vss => vss
   );

not_aux602_ins : oa22_x2
   port map (
      i0  => not_aux528,
      i1  => not_aux600,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux602,
      vdd => vdd,
      vss => vss
   );

not_aux600_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux363,
      nq  => not_aux600,
      vdd => vdd,
      vss => vss
   );

not_aux603_ins : inv_x2
   port map (
      i   => aux603,
      nq  => not_aux603,
      vdd => vdd,
      vss => vss
   );

not_aux604_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux170,
      nq  => not_aux604,
      vdd => vdd,
      vss => vss
   );

not_aux605_ins : inv_x2
   port map (
      i   => aux605,
      nq  => not_aux605,
      vdd => vdd,
      vss => vss
   );

not_aux606_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux288,
      nq  => not_aux606,
      vdd => vdd,
      vss => vss
   );

not_aux607_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux397,
      nq  => not_aux607,
      vdd => vdd,
      vss => vss
   );

not_aux608_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux297,
      nq  => not_aux608,
      vdd => vdd,
      vss => vss
   );

not_aux577_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux237,
      nq  => not_aux577,
      vdd => vdd,
      vss => vss
   );

not_aux609_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux503,
      q   => not_aux609,
      vdd => vdd,
      vss => vss
   );

not_aux611_ins : na3_x1
   port map (
      i0  => not_aux146,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux78,
      nq  => not_aux611,
      vdd => vdd,
      vss => vss
   );

not_aux614_ins : oa22_x2
   port map (
      i0  => not_aux373,
      i1  => not_aux612,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux614,
      vdd => vdd,
      vss => vss
   );

not_aux612_ins : inv_x2
   port map (
      i   => aux612,
      nq  => not_aux612,
      vdd => vdd,
      vss => vss
   );

not_aux615_ins : a2_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux38,
      q   => not_aux615,
      vdd => vdd,
      vss => vss
   );

not_aux616_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux538,
      nq  => not_aux616,
      vdd => vdd,
      vss => vss
   );

not_aux620_ins : inv_x2
   port map (
      i   => aux620,
      nq  => not_aux620,
      vdd => vdd,
      vss => vss
   );

not_aux622_ins : inv_x2
   port map (
      i   => aux622,
      nq  => not_aux622,
      vdd => vdd,
      vss => vss
   );

not_aux623_ins : a2_x2
   port map (
      i0  => not_aux146,
      i1  => not_aux617,
      q   => not_aux623,
      vdd => vdd,
      vss => vss
   );

not_aux624_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux83,
      nq  => not_aux624,
      vdd => vdd,
      vss => vss
   );

not_aux617_ins : inv_x2
   port map (
      i   => aux617,
      nq  => not_aux617,
      vdd => vdd,
      vss => vss
   );

not_aux626_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux541,
      nq  => not_aux626,
      vdd => vdd,
      vss => vss
   );

not_aux627_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux141,
      nq  => not_aux627,
      vdd => vdd,
      vss => vss
   );

not_aux629_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux204,
      nq  => not_aux629,
      vdd => vdd,
      vss => vss
   );

not_aux630_ins : inv_x2
   port map (
      i   => aux630,
      nq  => not_aux630,
      vdd => vdd,
      vss => vss
   );

not_aux592_ins : inv_x2
   port map (
      i   => aux592,
      nq  => not_aux592,
      vdd => vdd,
      vss => vss
   );

not_aux632_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux459,
      q   => not_aux632,
      vdd => vdd,
      vss => vss
   );

not_aux461_ins : inv_x2
   port map (
      i   => aux461,
      nq  => not_aux461,
      vdd => vdd,
      vss => vss
   );

not_aux463_ins : o2_x2
   port map (
      i0  => not_aux19,
      i1  => aux352,
      q   => not_aux463,
      vdd => vdd,
      vss => vss
   );

not_aux1677_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux62,
      q   => not_aux1677,
      vdd => vdd,
      vss => vss
   );

not_aux465_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux196,
      q   => not_aux465,
      vdd => vdd,
      vss => vss
   );

not_aux468_ins : inv_x2
   port map (
      i   => aux468,
      nq  => not_aux468,
      vdd => vdd,
      vss => vss
   );

not_aux472_ins : inv_x2
   port map (
      i   => aux472,
      nq  => not_aux472,
      vdd => vdd,
      vss => vss
   );

not_aux471_ins : a2_x2
   port map (
      i0  => not_aux59,
      i1  => not_aux161,
      q   => not_aux471,
      vdd => vdd,
      vss => vss
   );

not_aux474_ins : inv_x2
   port map (
      i   => aux474,
      nq  => not_aux474,
      vdd => vdd,
      vss => vss
   );

not_aux475_ins : inv_x2
   port map (
      i   => aux475,
      nq  => not_aux475,
      vdd => vdd,
      vss => vss
   );

not_aux476_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux427,
      q   => not_aux476,
      vdd => vdd,
      vss => vss
   );

not_aux477_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux131,
      q   => not_aux477,
      vdd => vdd,
      vss => vss
   );

not_aux478_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux345,
      nq  => not_aux478,
      vdd => vdd,
      vss => vss
   );

not_aux479_ins : inv_x2
   port map (
      i   => aux479,
      nq  => not_aux479,
      vdd => vdd,
      vss => vss
   );

not_aux480_ins : inv_x2
   port map (
      i   => aux480,
      nq  => not_aux480,
      vdd => vdd,
      vss => vss
   );

not_aux481_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux48,
      nq  => not_aux481,
      vdd => vdd,
      vss => vss
   );

not_aux482_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux56,
      q   => not_aux482,
      vdd => vdd,
      vss => vss
   );

not_aux483_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux170,
      q   => not_aux483,
      vdd => vdd,
      vss => vss
   );

not_aux470_ins : inv_x2
   port map (
      i   => aux470,
      nq  => not_aux470,
      vdd => vdd,
      vss => vss
   );

not_aux484_ins : inv_x2
   port map (
      i   => aux484,
      nq  => not_aux484,
      vdd => vdd,
      vss => vss
   );

not_aux485_ins : inv_x2
   port map (
      i   => aux485,
      nq  => not_aux485,
      vdd => vdd,
      vss => vss
   );

not_aux486_ins : inv_x2
   port map (
      i   => aux486,
      nq  => not_aux486,
      vdd => vdd,
      vss => vss
   );

not_aux487_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux162,
      q   => not_aux487,
      vdd => vdd,
      vss => vss
   );

not_aux489_ins : na3_x1
   port map (
      i0  => not_aux111,
      i1  => in_rom_neuron_index(0),
      i2  => aux62,
      nq  => not_aux489,
      vdd => vdd,
      vss => vss
   );

not_aux490_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux38,
      q   => not_aux490,
      vdd => vdd,
      vss => vss
   );

not_aux492_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux17,
      nq  => not_aux492,
      vdd => vdd,
      vss => vss
   );

not_aux494_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux335,
      nq  => not_aux494,
      vdd => vdd,
      vss => vss
   );

not_aux496_ins : inv_x2
   port map (
      i   => aux496,
      nq  => not_aux496,
      vdd => vdd,
      vss => vss
   );

not_aux497_ins : inv_x2
   port map (
      i   => aux497,
      nq  => not_aux497,
      vdd => vdd,
      vss => vss
   );

not_aux498_ins : inv_x2
   port map (
      i   => aux498,
      nq  => not_aux498,
      vdd => vdd,
      vss => vss
   );

not_aux499_ins : inv_x2
   port map (
      i   => aux499,
      nq  => not_aux499,
      vdd => vdd,
      vss => vss
   );

not_aux500_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux88,
      nq  => not_aux500,
      vdd => vdd,
      vss => vss
   );

not_aux503_ins : inv_x2
   port map (
      i   => aux503,
      nq  => not_aux503,
      vdd => vdd,
      vss => vss
   );

not_aux504_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux300,
      q   => not_aux504,
      vdd => vdd,
      vss => vss
   );

not_aux505_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux231,
      nq  => not_aux505,
      vdd => vdd,
      vss => vss
   );

not_aux506_ins : inv_x2
   port map (
      i   => aux506,
      nq  => not_aux506,
      vdd => vdd,
      vss => vss
   );

not_aux1674_ins : inv_x2
   port map (
      i   => aux1674,
      nq  => not_aux1674,
      vdd => vdd,
      vss => vss
   );

not_aux509_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux508,
      nq  => not_aux509,
      vdd => vdd,
      vss => vss
   );

not_aux511_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux393,
      nq  => not_aux511,
      vdd => vdd,
      vss => vss
   );

not_aux512_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux436,
      nq  => not_aux512,
      vdd => vdd,
      vss => vss
   );

not_aux513_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux153,
      nq  => not_aux513,
      vdd => vdd,
      vss => vss
   );

not_aux1673_ins : inv_x2
   port map (
      i   => aux1673,
      nq  => not_aux1673,
      vdd => vdd,
      vss => vss
   );

not_aux514_ins : inv_x2
   port map (
      i   => aux514,
      nq  => not_aux514,
      vdd => vdd,
      vss => vss
   );

not_aux516_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux317,
      nq  => not_aux516,
      vdd => vdd,
      vss => vss
   );

not_aux519_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux79,
      nq  => not_aux519,
      vdd => vdd,
      vss => vss
   );

not_aux518_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux20,
      nq  => not_aux518,
      vdd => vdd,
      vss => vss
   );

not_aux520_ins : inv_x2
   port map (
      i   => aux520,
      nq  => not_aux520,
      vdd => vdd,
      vss => vss
   );

not_aux522_ins : inv_x2
   port map (
      i   => aux522,
      nq  => not_aux522,
      vdd => vdd,
      vss => vss
   );

not_aux523_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux508,
      nq  => not_aux523,
      vdd => vdd,
      vss => vss
   );

not_aux508_ins : o2_x2
   port map (
      i0  => not_aux53,
      i1  => aux170,
      q   => not_aux508,
      vdd => vdd,
      vss => vss
   );

not_aux524_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux76,
      q   => not_aux524,
      vdd => vdd,
      vss => vss
   );

not_aux525_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux11,
      q   => not_aux525,
      vdd => vdd,
      vss => vss
   );

not_aux526_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux73,
      nq  => not_aux526,
      vdd => vdd,
      vss => vss
   );

not_aux527_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux310,
      q   => not_aux527,
      vdd => vdd,
      vss => vss
   );

not_aux528_ins : inv_x2
   port map (
      i   => aux528,
      nq  => not_aux528,
      vdd => vdd,
      vss => vss
   );

not_aux473_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux445,
      nq  => not_aux473,
      vdd => vdd,
      vss => vss
   );

not_aux529_ins : inv_x2
   port map (
      i   => aux529,
      nq  => not_aux529,
      vdd => vdd,
      vss => vss
   );

not_aux467_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux365,
      nq  => not_aux467,
      vdd => vdd,
      vss => vss
   );

not_aux531_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux363,
      q   => not_aux531,
      vdd => vdd,
      vss => vss
   );

not_aux495_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux1,
      nq  => not_aux495,
      vdd => vdd,
      vss => vss
   );

not_aux532_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux239,
      nq  => not_aux532,
      vdd => vdd,
      vss => vss
   );

not_aux535_ins : oa22_x2
   port map (
      i0  => not_aux521,
      i1  => not_aux77,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux535,
      vdd => vdd,
      vss => vss
   );

not_aux521_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux501,
      q   => not_aux521,
      vdd => vdd,
      vss => vss
   );

not_aux501_ins : inv_x2
   port map (
      i   => aux501,
      nq  => not_aux501,
      vdd => vdd,
      vss => vss
   );

not_aux537_ins : inv_x2
   port map (
      i   => aux537,
      nq  => not_aux537,
      vdd => vdd,
      vss => vss
   );

not_aux469_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux22,
      q   => not_aux469,
      vdd => vdd,
      vss => vss
   );

not_aux539_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux538,
      q   => not_aux539,
      vdd => vdd,
      vss => vss
   );

not_aux538_ins : inv_x2
   port map (
      i   => aux538,
      nq  => not_aux538,
      vdd => vdd,
      vss => vss
   );

not_aux536_ins : inv_x2
   port map (
      i   => aux536,
      nq  => not_aux536,
      vdd => vdd,
      vss => vss
   );

not_aux540_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux196,
      nq  => not_aux540,
      vdd => vdd,
      vss => vss
   );

not_aux510_ins : inv_x2
   port map (
      i   => aux510,
      nq  => not_aux510,
      vdd => vdd,
      vss => vss
   );

not_aux542_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux541,
      q   => not_aux542,
      vdd => vdd,
      vss => vss
   );

not_aux541_ins : inv_x2
   port map (
      i   => aux541,
      nq  => not_aux541,
      vdd => vdd,
      vss => vss
   );

not_aux544_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux543,
      q   => not_aux544,
      vdd => vdd,
      vss => vss
   );

not_aux543_ins : a2_x2
   port map (
      i0  => not_aux75,
      i1  => not_aux39,
      q   => not_aux543,
      vdd => vdd,
      vss => vss
   );

not_aux545_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux42,
      nq  => not_aux545,
      vdd => vdd,
      vss => vss
   );

not_aux502_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux73,
      nq  => not_aux502,
      vdd => vdd,
      vss => vss
   );

not_aux546_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux245,
      nq  => not_aux546,
      vdd => vdd,
      vss => vss
   );

not_aux547_ins : inv_x2
   port map (
      i   => aux547,
      nq  => not_aux547,
      vdd => vdd,
      vss => vss
   );

not_aux548_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux436,
      q   => not_aux548,
      vdd => vdd,
      vss => vss
   );

not_aux549_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux94,
      q   => not_aux549,
      vdd => vdd,
      vss => vss
   );

not_aux551_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux550,
      q   => not_aux551,
      vdd => vdd,
      vss => vss
   );

not_aux550_ins : inv_x2
   port map (
      i   => aux550,
      nq  => not_aux550,
      vdd => vdd,
      vss => vss
   );

not_aux552_ins : inv_x2
   port map (
      i   => aux552,
      nq  => not_aux552,
      vdd => vdd,
      vss => vss
   );

not_aux553_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux110,
      q   => not_aux553,
      vdd => vdd,
      vss => vss
   );

not_aux554_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux30,
      nq  => not_aux554,
      vdd => vdd,
      vss => vss
   );

not_aux555_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux237,
      q   => not_aux555,
      vdd => vdd,
      vss => vss
   );

not_aux319_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux247,
      q   => not_aux319,
      vdd => vdd,
      vss => vss
   );

not_aux320_ins : inv_x2
   port map (
      i   => aux320,
      nq  => not_aux320,
      vdd => vdd,
      vss => vss
   );

not_aux322_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux321,
      q   => not_aux322,
      vdd => vdd,
      vss => vss
   );

not_aux327_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux72,
      q   => not_aux327,
      vdd => vdd,
      vss => vss
   );

not_aux329_ins : inv_x2
   port map (
      i   => aux329,
      nq  => not_aux329,
      vdd => vdd,
      vss => vss
   );

not_aux330_ins : inv_x2
   port map (
      i   => aux330,
      nq  => not_aux330,
      vdd => vdd,
      vss => vss
   );

not_aux331_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux3,
      q   => not_aux331,
      vdd => vdd,
      vss => vss
   );

not_aux333_ins : inv_x2
   port map (
      i   => aux333,
      nq  => not_aux333,
      vdd => vdd,
      vss => vss
   );

not_aux334_ins : inv_x2
   port map (
      i   => aux334,
      nq  => not_aux334,
      vdd => vdd,
      vss => vss
   );

not_aux336_ins : inv_x2
   port map (
      i   => aux336,
      nq  => not_aux336,
      vdd => vdd,
      vss => vss
   );

not_aux335_ins : a2_x2
   port map (
      i0  => not_aux260,
      i1  => not_aux85,
      q   => not_aux335,
      vdd => vdd,
      vss => vss
   );

not_aux338_ins : o3_x2
   port map (
      i0  => not_aux204,
      i1  => in_rom_neuron_index(0),
      i2  => aux210,
      q   => not_aux338,
      vdd => vdd,
      vss => vss
   );

not_aux341_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux216,
      nq  => not_aux341,
      vdd => vdd,
      vss => vss
   );

not_aux342_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux86,
      q   => not_aux342,
      vdd => vdd,
      vss => vss
   );

not_aux346_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux345,
      q   => not_aux346,
      vdd => vdd,
      vss => vss
   );

not_aux349_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux348,
      q   => not_aux349,
      vdd => vdd,
      vss => vss
   );

not_aux350_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux144,
      nq  => not_aux350,
      vdd => vdd,
      vss => vss
   );

not_aux351_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux73,
      q   => not_aux351,
      vdd => vdd,
      vss => vss
   );

not_aux354_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux353,
      nq  => not_aux354,
      vdd => vdd,
      vss => vss
   );

not_aux353_ins : inv_x2
   port map (
      i   => aux353,
      nq  => not_aux353,
      vdd => vdd,
      vss => vss
   );

not_aux355_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux68,
      q   => not_aux355,
      vdd => vdd,
      vss => vss
   );

not_aux357_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux356,
      nq  => not_aux357,
      vdd => vdd,
      vss => vss
   );

not_aux358_ins : inv_x2
   port map (
      i   => aux358,
      nq  => not_aux358,
      vdd => vdd,
      vss => vss
   );

not_aux359_ins : inv_x2
   port map (
      i   => aux359,
      nq  => not_aux359,
      vdd => vdd,
      vss => vss
   );

not_aux361_ins : inv_x2
   port map (
      i   => aux361,
      nq  => not_aux361,
      vdd => vdd,
      vss => vss
   );

not_aux326_ins : inv_x2
   port map (
      i   => aux326,
      nq  => not_aux326,
      vdd => vdd,
      vss => vss
   );

not_aux364_ins : inv_x2
   port map (
      i   => aux364,
      nq  => not_aux364,
      vdd => vdd,
      vss => vss
   );

not_aux369_ins : na2_x1
   port map (
      i0  => not_aux368,
      i1  => not_aux366,
      nq  => not_aux369,
      vdd => vdd,
      vss => vss
   );

not_aux366_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux365,
      q   => not_aux366,
      vdd => vdd,
      vss => vss
   );

not_aux365_ins : inv_x2
   port map (
      i   => aux365,
      nq  => not_aux365,
      vdd => vdd,
      vss => vss
   );

not_aux368_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux367,
      nq  => not_aux368,
      vdd => vdd,
      vss => vss
   );

not_aux367_ins : o2_x2
   port map (
      i0  => not_aux21,
      i1  => aux231,
      q   => not_aux367,
      vdd => vdd,
      vss => vss
   );

not_aux371_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux370,
      q   => not_aux371,
      vdd => vdd,
      vss => vss
   );

not_aux374_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux109,
      nq  => not_aux374,
      vdd => vdd,
      vss => vss
   );

not_aux376_ins : o2_x2
   port map (
      i0  => not_aux352,
      i1  => not_in_rom_input_index(0),
      q   => not_aux376,
      vdd => vdd,
      vss => vss
   );

not_aux352_ins : inv_x2
   port map (
      i   => aux352,
      nq  => not_aux352,
      vdd => vdd,
      vss => vss
   );

not_aux377_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux35,
      q   => not_aux377,
      vdd => vdd,
      vss => vss
   );

not_aux378_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux184,
      nq  => not_aux378,
      vdd => vdd,
      vss => vss
   );

not_aux379_ins : inv_x2
   port map (
      i   => aux379,
      nq  => not_aux379,
      vdd => vdd,
      vss => vss
   );

not_aux1670_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux6,
      q   => not_aux1670,
      vdd => vdd,
      vss => vss
   );

not_aux381_ins : inv_x2
   port map (
      i   => aux381,
      nq  => not_aux381,
      vdd => vdd,
      vss => vss
   );

not_aux382_ins : inv_x2
   port map (
      i   => aux382,
      nq  => not_aux382,
      vdd => vdd,
      vss => vss
   );

not_aux383_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux90,
      q   => not_aux383,
      vdd => vdd,
      vss => vss
   );

not_aux384_ins : inv_x2
   port map (
      i   => aux384,
      nq  => not_aux384,
      vdd => vdd,
      vss => vss
   );

not_aux386_ins : na2_x1
   port map (
      i0  => not_aux385,
      i1  => not_aux332,
      nq  => not_aux386,
      vdd => vdd,
      vss => vss
   );

not_aux385_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux46,
      nq  => not_aux385,
      vdd => vdd,
      vss => vss
   );

not_aux332_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux131,
      nq  => not_aux332,
      vdd => vdd,
      vss => vss
   );

not_aux387_ins : inv_x2
   port map (
      i   => aux387,
      nq  => not_aux387,
      vdd => vdd,
      vss => vss
   );

not_aux389_ins : oa22_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux33,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => not_aux389,
      vdd => vdd,
      vss => vss
   );

not_aux391_ins : inv_x2
   port map (
      i   => aux391,
      nq  => not_aux391,
      vdd => vdd,
      vss => vss
   );

not_aux390_ins : inv_x2
   port map (
      i   => aux390,
      nq  => not_aux390,
      vdd => vdd,
      vss => vss
   );

not_aux398_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux397,
      nq  => not_aux398,
      vdd => vdd,
      vss => vss
   );

not_aux397_ins : inv_x2
   port map (
      i   => aux397,
      nq  => not_aux397,
      vdd => vdd,
      vss => vss
   );

not_aux399_ins : inv_x2
   port map (
      i   => aux399,
      nq  => not_aux399,
      vdd => vdd,
      vss => vss
   );

not_aux401_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux317,
      q   => not_aux401,
      vdd => vdd,
      vss => vss
   );

not_aux402_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux101,
      q   => not_aux402,
      vdd => vdd,
      vss => vss
   );

not_aux362_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux48,
      q   => not_aux362,
      vdd => vdd,
      vss => vss
   );

not_aux323_ins : inv_x2
   port map (
      i   => aux323,
      nq  => not_aux323,
      vdd => vdd,
      vss => vss
   );

not_aux343_ins : inv_x2
   port map (
      i   => aux343,
      nq  => not_aux343,
      vdd => vdd,
      vss => vss
   );

not_aux404_ins : inv_x2
   port map (
      i   => aux404,
      nq  => not_aux404,
      vdd => vdd,
      vss => vss
   );

not_aux405_ins : a2_x2
   port map (
      i0  => not_aux356,
      i1  => not_aux160,
      q   => not_aux405,
      vdd => vdd,
      vss => vss
   );

not_aux356_ins : inv_x2
   port map (
      i   => aux356,
      nq  => not_aux356,
      vdd => vdd,
      vss => vss
   );

not_aux406_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux68,
      nq  => not_aux406,
      vdd => vdd,
      vss => vss
   );

not_aux407_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux360,
      q   => not_aux407,
      vdd => vdd,
      vss => vss
   );

not_aux360_ins : inv_x2
   port map (
      i   => aux360,
      nq  => not_aux360,
      vdd => vdd,
      vss => vss
   );

not_aux408_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux370,
      q   => not_aux408,
      vdd => vdd,
      vss => vss
   );

not_aux370_ins : inv_x2
   port map (
      i   => aux370,
      nq  => not_aux370,
      vdd => vdd,
      vss => vss
   );

not_aux339_ins : inv_x2
   port map (
      i   => aux339,
      nq  => not_aux339,
      vdd => vdd,
      vss => vss
   );

not_aux410_ins : inv_x2
   port map (
      i   => aux410,
      nq  => not_aux410,
      vdd => vdd,
      vss => vss
   );

not_aux411_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux363,
      nq  => not_aux411,
      vdd => vdd,
      vss => vss
   );

not_aux363_ins : inv_x2
   port map (
      i   => aux363,
      nq  => not_aux363,
      vdd => vdd,
      vss => vss
   );

not_aux380_ins : inv_x2
   port map (
      i   => aux380,
      nq  => not_aux380,
      vdd => vdd,
      vss => vss
   );

not_aux412_ins : inv_x2
   port map (
      i   => aux412,
      nq  => not_aux412,
      vdd => vdd,
      vss => vss
   );

not_aux413_ins : inv_x2
   port map (
      i   => aux413,
      nq  => not_aux413,
      vdd => vdd,
      vss => vss
   );

not_aux414_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux273,
      nq  => not_aux414,
      vdd => vdd,
      vss => vss
   );

not_aux415_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux297,
      q   => not_aux415,
      vdd => vdd,
      vss => vss
   );

not_aux416_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux149,
      q   => not_aux416,
      vdd => vdd,
      vss => vss
   );

not_aux417_ins : inv_x2
   port map (
      i   => aux417,
      nq  => not_aux417,
      vdd => vdd,
      vss => vss
   );

not_aux345_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => aux68,
      nq  => not_aux345,
      vdd => vdd,
      vss => vss
   );

not_aux419_ins : inv_x2
   port map (
      i   => aux419,
      nq  => not_aux419,
      vdd => vdd,
      vss => vss
   );

not_aux422_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux27,
      nq  => not_aux422,
      vdd => vdd,
      vss => vss
   );

not_aux394_ins : inv_x2
   port map (
      i   => aux394,
      nq  => not_aux394,
      vdd => vdd,
      vss => vss
   );

not_aux393_ins : a2_x2
   port map (
      i0  => not_aux161,
      i1  => not_aux68,
      q   => not_aux393,
      vdd => vdd,
      vss => vss
   );

not_aux418_ins : inv_x2
   port map (
      i   => aux418,
      nq  => not_aux418,
      vdd => vdd,
      vss => vss
   );

not_aux1665_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux149,
      nq  => not_aux1665,
      vdd => vdd,
      vss => vss
   );

not_aux423_ins : inv_x2
   port map (
      i   => aux423,
      nq  => not_aux423,
      vdd => vdd,
      vss => vss
   );

not_aux424_ins : inv_x2
   port map (
      i   => aux424,
      nq  => not_aux424,
      vdd => vdd,
      vss => vss
   );

not_aux425_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux153,
      q   => not_aux425,
      vdd => vdd,
      vss => vss
   );

not_aux372_ins : inv_x2
   port map (
      i   => aux372,
      nq  => not_aux372,
      vdd => vdd,
      vss => vss
   );

not_aux426_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux56,
      nq  => not_aux426,
      vdd => vdd,
      vss => vss
   );

not_aux428_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux427,
      nq  => not_aux428,
      vdd => vdd,
      vss => vss
   );

not_aux430_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux126,
      q   => not_aux430,
      vdd => vdd,
      vss => vss
   );

not_aux431_ins : inv_x2
   port map (
      i   => aux431,
      nq  => not_aux431,
      vdd => vdd,
      vss => vss
   );

not_aux432_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux300,
      nq  => not_aux432,
      vdd => vdd,
      vss => vss
   );

not_aux434_ins : inv_x2
   port map (
      i   => aux434,
      nq  => not_aux434,
      vdd => vdd,
      vss => vss
   );

not_aux427_ins : inv_x2
   port map (
      i   => aux427,
      nq  => not_aux427,
      vdd => vdd,
      vss => vss
   );

not_aux437_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux436,
      nq  => not_aux437,
      vdd => vdd,
      vss => vss
   );

not_aux436_ins : inv_x2
   port map (
      i   => aux436,
      nq  => not_aux436,
      vdd => vdd,
      vss => vss
   );

not_aux439_ins : a2_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux438,
      q   => not_aux439,
      vdd => vdd,
      vss => vss
   );

not_aux438_ins : inv_x2
   port map (
      i   => aux438,
      nq  => not_aux438,
      vdd => vdd,
      vss => vss
   );

not_aux1806_ins : no2_x1
   port map (
      i0  => not_aux21,
      i1  => aux440,
      nq  => not_aux1806,
      vdd => vdd,
      vss => vss
   );

not_aux440_ins : inv_x2
   port map (
      i   => aux440,
      nq  => not_aux440,
      vdd => vdd,
      vss => vss
   );

not_aux441_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux25,
      q   => not_aux441,
      vdd => vdd,
      vss => vss
   );

not_aux442_ins : inv_x2
   port map (
      i   => aux442,
      nq  => not_aux442,
      vdd => vdd,
      vss => vss
   );

not_aux318_ins : inv_x2
   port map (
      i   => aux318,
      nq  => not_aux318,
      vdd => vdd,
      vss => vss
   );

not_aux435_ins : inv_x2
   port map (
      i   => aux435,
      nq  => not_aux435,
      vdd => vdd,
      vss => vss
   );

not_aux429_ins : inv_x2
   port map (
      i   => aux429,
      nq  => not_aux429,
      vdd => vdd,
      vss => vss
   );

not_aux443_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux4,
      nq  => not_aux443,
      vdd => vdd,
      vss => vss
   );

not_aux444_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux7,
      nq  => not_aux444,
      vdd => vdd,
      vss => vss
   );

not_aux375_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux109,
      q   => not_aux375,
      vdd => vdd,
      vss => vss
   );

not_aux448_ins : inv_x2
   port map (
      i   => aux448,
      nq  => not_aux448,
      vdd => vdd,
      vss => vss
   );

not_aux449_ins : inv_x2
   port map (
      i   => aux449,
      nq  => not_aux449,
      vdd => vdd,
      vss => vss
   );

not_aux373_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux59,
      q   => not_aux373,
      vdd => vdd,
      vss => vss
   );

not_aux446_ins : inv_x2
   port map (
      i   => aux446,
      nq  => not_aux446,
      vdd => vdd,
      vss => vss
   );

not_aux445_ins : inv_x2
   port map (
      i   => aux445,
      nq  => not_aux445,
      vdd => vdd,
      vss => vss
   );

not_aux1662_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux288,
      q   => not_aux1662,
      vdd => vdd,
      vss => vss
   );

not_aux450_ins : inv_x2
   port map (
      i   => aux450,
      nq  => not_aux450,
      vdd => vdd,
      vss => vss
   );

not_aux451_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux328,
      nq  => not_aux451,
      vdd => vdd,
      vss => vss
   );

not_aux328_ins : inv_x2
   port map (
      i   => aux328,
      nq  => not_aux328,
      vdd => vdd,
      vss => vss
   );

not_aux452_ins : inv_x2
   port map (
      i   => aux452,
      nq  => not_aux452,
      vdd => vdd,
      vss => vss
   );

not_aux453_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux27,
      q   => not_aux453,
      vdd => vdd,
      vss => vss
   );

not_aux454_ins : inv_x2
   port map (
      i   => aux454,
      nq  => not_aux454,
      vdd => vdd,
      vss => vss
   );

not_aux260_ins : inv_x2
   port map (
      i   => aux260,
      nq  => not_aux260,
      vdd => vdd,
      vss => vss
   );

not_aux455_ins : inv_x2
   port map (
      i   => aux455,
      nq  => not_aux455,
      vdd => vdd,
      vss => vss
   );

not_aux324_ins : inv_x2
   port map (
      i   => aux324,
      nq  => not_aux324,
      vdd => vdd,
      vss => vss
   );

not_aux456_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux64,
      nq  => not_aux456,
      vdd => vdd,
      vss => vss
   );

not_aux457_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux321,
      nq  => not_aux457,
      vdd => vdd,
      vss => vss
   );

not_aux321_ins : inv_x2
   port map (
      i   => aux321,
      nq  => not_aux321,
      vdd => vdd,
      vss => vss
   );

not_aux1661_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux26,
      nq  => not_aux1661,
      vdd => vdd,
      vss => vss
   );

not_aux458_ins : inv_x2
   port map (
      i   => aux458,
      nq  => not_aux458,
      vdd => vdd,
      vss => vss
   );

not_aux400_ins : inv_x2
   port map (
      i   => aux400,
      nq  => not_aux400,
      vdd => vdd,
      vss => vss
   );

not_aux396_ins : inv_x2
   port map (
      i   => aux396,
      nq  => not_aux396,
      vdd => vdd,
      vss => vss
   );

not_aux460_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux459,
      q   => not_aux460,
      vdd => vdd,
      vss => vss
   );

not_aux459_ins : inv_x2
   port map (
      i   => aux459,
      nq  => not_aux459,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux1,
      q   => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_aux5_ins : inv_x2
   port map (
      i   => aux5,
      nq  => not_aux5,
      vdd => vdd,
      vss => vss
   );

not_aux4_ins : xr2_x1
   port map (
      i0  => aux3,
      i1  => in_rom_input_index(1),
      q   => not_aux4,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux7,
      nq  => not_aux8,
      vdd => vdd,
      vss => vss
   );

not_aux10_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux9,
      nq  => not_aux10,
      vdd => vdd,
      vss => vss
   );

not_aux1660_ins : inv_x2
   port map (
      i   => aux1660,
      nq  => not_aux1660,
      vdd => vdd,
      vss => vss
   );

not_aux18_ins : inv_x2
   port map (
      i   => aux18,
      nq  => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_aux28_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux27,
      q   => not_aux28,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux30,
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : inv_x2
   port map (
      i   => aux32,
      nq  => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux35,
      nq  => not_aux36,
      vdd => vdd,
      vss => vss
   );

not_aux35_ins : inv_x2
   port map (
      i   => aux35,
      nq  => not_aux35,
      vdd => vdd,
      vss => vss
   );

not_aux1659_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux6,
      nq  => not_aux1659,
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux40,
      nq  => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_aux40_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => aux39,
      q   => not_aux40,
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux42,
      q   => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux48,
      nq  => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : a2_x2
   port map (
      i0  => not_aux52,
      i1  => not_aux54,
      q   => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_aux57_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux56,
      q   => not_aux57,
      vdd => vdd,
      vss => vss
   );

not_aux60_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux59,
      nq  => not_aux60,
      vdd => vdd,
      vss => vss
   );

not_aux63_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux62,
      nq  => not_aux63,
      vdd => vdd,
      vss => vss
   );

not_aux65_ins : inv_x2
   port map (
      i   => aux65,
      nq  => not_aux65,
      vdd => vdd,
      vss => vss
   );

not_aux70_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux69,
      q   => not_aux70,
      vdd => vdd,
      vss => vss
   );

not_aux71_ins : inv_x2
   port map (
      i   => aux71,
      nq  => not_aux71,
      vdd => vdd,
      vss => vss
   );

not_aux72_ins : inv_x2
   port map (
      i   => aux72,
      nq  => not_aux72,
      vdd => vdd,
      vss => vss
   );

not_aux7_ins : inv_x2
   port map (
      i   => aux7,
      nq  => not_aux7,
      vdd => vdd,
      vss => vss
   );

not_aux74_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux73,
      q   => not_aux74,
      vdd => vdd,
      vss => vss
   );

not_aux73_ins : inv_x2
   port map (
      i   => aux73,
      nq  => not_aux73,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux76,
      nq  => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_aux78_ins : inv_x2
   port map (
      i   => aux78,
      nq  => not_aux78,
      vdd => vdd,
      vss => vss
   );

not_aux80_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux79,
      q   => not_aux80,
      vdd => vdd,
      vss => vss
   );

not_aux79_ins : inv_x2
   port map (
      i   => aux79,
      nq  => not_aux79,
      vdd => vdd,
      vss => vss
   );

not_aux82_ins : inv_x2
   port map (
      i   => aux82,
      nq  => not_aux82,
      vdd => vdd,
      vss => vss
   );

not_aux84_ins : inv_x2
   port map (
      i   => aux84,
      nq  => not_aux84,
      vdd => vdd,
      vss => vss
   );

not_aux87_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux86,
      nq  => not_aux87,
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : inv_x2
   port map (
      i   => aux88,
      nq  => not_aux88,
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux9,
      q   => not_aux24,
      vdd => vdd,
      vss => vss
   );

not_aux89_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux83,
      q   => not_aux89,
      vdd => vdd,
      vss => vss
   );

not_aux27_ins : no2_x1
   port map (
      i0  => not_aux16,
      i1  => aux26,
      nq  => not_aux27,
      vdd => vdd,
      vss => vss
   );

not_aux94_ins : inv_x2
   port map (
      i   => aux94,
      nq  => not_aux94,
      vdd => vdd,
      vss => vss
   );

not_aux97_ins : inv_x2
   port map (
      i   => aux97,
      nq  => not_aux97,
      vdd => vdd,
      vss => vss
   );

not_aux99_ins : inv_x2
   port map (
      i   => aux99,
      nq  => not_aux99,
      vdd => vdd,
      vss => vss
   );

not_aux102_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux101,
      q   => not_aux102,
      vdd => vdd,
      vss => vss
   );

not_aux101_ins : inv_x2
   port map (
      i   => aux101,
      nq  => not_aux101,
      vdd => vdd,
      vss => vss
   );

not_aux114_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux113,
      nq  => not_aux114,
      vdd => vdd,
      vss => vss
   );

not_aux116_ins : inv_x2
   port map (
      i   => aux116,
      nq  => not_aux116,
      vdd => vdd,
      vss => vss
   );

not_aux118_ins : inv_x2
   port map (
      i   => aux118,
      nq  => not_aux118,
      vdd => vdd,
      vss => vss
   );

not_aux1803_ins : a2_x2
   port map (
      i0  => not_aux1,
      i1  => not_aux122,
      q   => not_aux1803,
      vdd => vdd,
      vss => vss
   );

not_aux122_ins : inv_x2
   port map (
      i   => aux122,
      nq  => not_aux122,
      vdd => vdd,
      vss => vss
   );

not_aux69_ins : inv_x2
   port map (
      i   => aux69,
      nq  => not_aux69,
      vdd => vdd,
      vss => vss
   );

not_aux124_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux123,
      q   => not_aux124,
      vdd => vdd,
      vss => vss
   );

not_aux123_ins : inv_x2
   port map (
      i   => aux123,
      nq  => not_aux123,
      vdd => vdd,
      vss => vss
   );

not_aux127_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux126,
      nq  => not_aux127,
      vdd => vdd,
      vss => vss
   );

not_aux130_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux129,
      nq  => not_aux130,
      vdd => vdd,
      vss => vss
   );

not_aux128_ins : inv_x2
   port map (
      i   => aux128,
      nq  => not_aux128,
      vdd => vdd,
      vss => vss
   );

not_aux132_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux131,
      nq  => not_aux132,
      vdd => vdd,
      vss => vss
   );

not_aux131_ins : inv_x2
   port map (
      i   => aux131,
      nq  => not_aux131,
      vdd => vdd,
      vss => vss
   );

not_aux133_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux44,
      nq  => not_aux133,
      vdd => vdd,
      vss => vss
   );

not_aux134_ins : inv_x2
   port map (
      i   => aux134,
      nq  => not_aux134,
      vdd => vdd,
      vss => vss
   );

not_aux136_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux135,
      nq  => not_aux136,
      vdd => vdd,
      vss => vss
   );

not_aux137_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux85,
      nq  => not_aux137,
      vdd => vdd,
      vss => vss
   );

not_aux61_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux48,
      q   => not_aux61,
      vdd => vdd,
      vss => vss
   );

not_aux48_ins : inv_x2
   port map (
      i   => aux48,
      nq  => not_aux48,
      vdd => vdd,
      vss => vss
   );

not_aux139_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux138,
      q   => not_aux139,
      vdd => vdd,
      vss => vss
   );

not_aux58_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux30,
      nq  => not_aux58,
      vdd => vdd,
      vss => vss
   );

not_aux30_ins : inv_x2
   port map (
      i   => aux30,
      nq  => not_aux30,
      vdd => vdd,
      vss => vss
   );

not_aux140_ins : inv_x2
   port map (
      i   => aux140,
      nq  => not_aux140,
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux44,
      q   => not_aux45,
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : inv_x2
   port map (
      i   => aux44,
      nq  => not_aux44,
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux13,
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

not_aux81_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux42,
      q   => not_aux81,
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : inv_x2
   port map (
      i   => aux42,
      nq  => not_aux42,
      vdd => vdd,
      vss => vss
   );

not_aux143_ins : inv_x2
   port map (
      i   => aux143,
      nq  => not_aux143,
      vdd => vdd,
      vss => vss
   );

not_aux145_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux144,
      q   => not_aux145,
      vdd => vdd,
      vss => vss
   );

not_aux144_ins : inv_x2
   port map (
      i   => aux144,
      nq  => not_aux144,
      vdd => vdd,
      vss => vss
   );

not_aux148_ins : inv_x2
   port map (
      i   => aux148,
      nq  => not_aux148,
      vdd => vdd,
      vss => vss
   );

not_aux147_ins : inv_x2
   port map (
      i   => aux147,
      nq  => not_aux147,
      vdd => vdd,
      vss => vss
   );

not_aux150_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux149,
      nq  => not_aux150,
      vdd => vdd,
      vss => vss
   );

not_aux149_ins : inv_x2
   port map (
      i   => aux149,
      nq  => not_aux149,
      vdd => vdd,
      vss => vss
   );

not_aux152_ins : inv_x2
   port map (
      i   => aux152,
      nq  => not_aux152,
      vdd => vdd,
      vss => vss
   );

not_aux154_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux153,
      q   => not_aux154,
      vdd => vdd,
      vss => vss
   );

not_aux153_ins : inv_x2
   port map (
      i   => aux153,
      nq  => not_aux153,
      vdd => vdd,
      vss => vss
   );

not_aux155_ins : inv_x2
   port map (
      i   => aux155,
      nq  => not_aux155,
      vdd => vdd,
      vss => vss
   );

not_aux47_ins : inv_x2
   port map (
      i   => aux47,
      nq  => not_aux47,
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : inv_x2
   port map (
      i   => aux46,
      nq  => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux22,
      nq  => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : o2_x2
   port map (
      i0  => not_aux21,
      i1  => aux20,
      q   => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux158_ins : inv_x2
   port map (
      i   => aux158,
      nq  => not_aux158,
      vdd => vdd,
      vss => vss
   );

not_aux159_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux90,
      q   => not_aux159,
      vdd => vdd,
      vss => vss
   );

not_aux163_ins : a2_x2
   port map (
      i0  => not_aux162,
      i1  => not_aux160,
      q   => not_aux163,
      vdd => vdd,
      vss => vss
   );

not_aux162_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux161,
      q   => not_aux162,
      vdd => vdd,
      vss => vss
   );

not_aux165_ins : inv_x2
   port map (
      i   => aux165,
      nq  => not_aux165,
      vdd => vdd,
      vss => vss
   );

not_aux146_ins : inv_x2
   port map (
      i   => aux146,
      nq  => not_aux146,
      vdd => vdd,
      vss => vss
   );

not_aux166_ins : inv_x2
   port map (
      i   => aux166,
      nq  => not_aux166,
      vdd => vdd,
      vss => vss
   );

not_aux168_ins : inv_x2
   port map (
      i   => aux168,
      nq  => not_aux168,
      vdd => vdd,
      vss => vss
   );

not_aux169_ins : inv_x2
   port map (
      i   => aux169,
      nq  => not_aux169,
      vdd => vdd,
      vss => vss
   );

not_aux171_ins : inv_x2
   port map (
      i   => aux171,
      nq  => not_aux171,
      vdd => vdd,
      vss => vss
   );

not_aux170_ins : inv_x2
   port map (
      i   => aux170,
      nq  => not_aux170,
      vdd => vdd,
      vss => vss
   );

not_aux173_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux15,
      q   => not_aux173,
      vdd => vdd,
      vss => vss
   );

not_aux176_ins : inv_x2
   port map (
      i   => aux176,
      nq  => not_aux176,
      vdd => vdd,
      vss => vss
   );

not_aux178_ins : inv_x2
   port map (
      i   => aux178,
      nq  => not_aux178,
      vdd => vdd,
      vss => vss
   );

not_aux117_ins : inv_x2
   port map (
      i   => aux117,
      nq  => not_aux117,
      vdd => vdd,
      vss => vss
   );

not_aux115_ins : inv_x2
   port map (
      i   => aux115,
      nq  => not_aux115,
      vdd => vdd,
      vss => vss
   );

not_aux181_ins : inv_x2
   port map (
      i   => aux181,
      nq  => not_aux181,
      vdd => vdd,
      vss => vss
   );

not_aux180_ins : inv_x2
   port map (
      i   => aux180,
      nq  => not_aux180,
      vdd => vdd,
      vss => vss
   );

not_aux183_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux86,
      q   => not_aux183,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : inv_x2
   port map (
      i   => aux86,
      nq  => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_aux185_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux184,
      q   => not_aux185,
      vdd => vdd,
      vss => vss
   );

not_aux188_ins : a2_x2
   port map (
      i0  => not_aux186,
      i1  => not_aux187,
      q   => not_aux188,
      vdd => vdd,
      vss => vss
   );

not_aux186_ins : inv_x2
   port map (
      i   => aux186,
      nq  => not_aux186,
      vdd => vdd,
      vss => vss
   );

not_aux187_ins : inv_x8
   port map (
      i   => aux187,
      nq  => not_aux187,
      vdd => vdd,
      vss => vss
   );

not_aux192_ins : inv_x2
   port map (
      i   => aux192,
      nq  => not_aux192,
      vdd => vdd,
      vss => vss
   );

not_aux191_ins : a2_x2
   port map (
      i0  => not_aux190,
      i1  => aux0,
      q   => not_aux191,
      vdd => vdd,
      vss => vss
   );

not_aux54_ins : inv_x2
   port map (
      i   => aux54,
      nq  => not_aux54,
      vdd => vdd,
      vss => vss
   );

not_aux1656_ins : inv_x2
   port map (
      i   => aux1656,
      nq  => not_aux1656,
      vdd => vdd,
      vss => vss
   );

not_aux1655_ins : inv_x2
   port map (
      i   => aux1655,
      nq  => not_aux1655,
      vdd => vdd,
      vss => vss
   );

not_aux195_ins : inv_x2
   port map (
      i   => aux195,
      nq  => not_aux195,
      vdd => vdd,
      vss => vss
   );

not_aux198_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux197,
      q   => not_aux198,
      vdd => vdd,
      vss => vss
   );

not_aux200_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux199,
      nq  => not_aux200,
      vdd => vdd,
      vss => vss
   );

not_aux199_ins : inv_x2
   port map (
      i   => aux199,
      nq  => not_aux199,
      vdd => vdd,
      vss => vss
   );

not_aux201_ins : inv_x2
   port map (
      i   => aux201,
      nq  => not_aux201,
      vdd => vdd,
      vss => vss
   );

not_aux93_ins : inv_x2
   port map (
      i   => aux93,
      nq  => not_aux93,
      vdd => vdd,
      vss => vss
   );

not_aux203_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux202,
      nq  => not_aux203,
      vdd => vdd,
      vss => vss
   );

not_aux205_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux204,
      q   => not_aux205,
      vdd => vdd,
      vss => vss
   );

not_aux204_ins : inv_x2
   port map (
      i   => aux204,
      nq  => not_aux204,
      vdd => vdd,
      vss => vss
   );

not_aux206_ins : inv_x2
   port map (
      i   => aux206,
      nq  => not_aux206,
      vdd => vdd,
      vss => vss
   );

not_aux207_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux202,
      q   => not_aux207,
      vdd => vdd,
      vss => vss
   );

not_aux202_ins : o2_x2
   port map (
      i0  => not_aux53,
      i1  => aux98,
      q   => not_aux202,
      vdd => vdd,
      vss => vss
   );

not_aux209_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => aux208,
      q   => not_aux209,
      vdd => vdd,
      vss => vss
   );

not_aux208_ins : inv_x2
   port map (
      i   => aux208,
      nq  => not_aux208,
      vdd => vdd,
      vss => vss
   );

not_aux210_ins : inv_x2
   port map (
      i   => aux210,
      nq  => not_aux210,
      vdd => vdd,
      vss => vss
   );

not_aux66_ins : inv_x2
   port map (
      i   => aux66,
      nq  => not_aux66,
      vdd => vdd,
      vss => vss
   );

not_aux211_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux20,
      q   => not_aux211,
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : inv_x2
   port map (
      i   => aux20,
      nq  => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_aux212_ins : inv_x2
   port map (
      i   => aux212,
      nq  => not_aux212,
      vdd => vdd,
      vss => vss
   );

not_aux214_ins : inv_x2
   port map (
      i   => aux214,
      nq  => not_aux214,
      vdd => vdd,
      vss => vss
   );

not_aux112_ins : inv_x2
   port map (
      i   => aux112,
      nq  => not_aux112,
      vdd => vdd,
      vss => vss
   );

not_aux220_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux219,
      q   => not_aux220,
      vdd => vdd,
      vss => vss
   );

not_aux221_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux184,
      nq  => not_aux221,
      vdd => vdd,
      vss => vss
   );

not_aux224_ins : inv_x2
   port map (
      i   => aux224,
      nq  => not_aux224,
      vdd => vdd,
      vss => vss
   );

not_aux223_ins : inv_x2
   port map (
      i   => aux223,
      nq  => not_aux223,
      vdd => vdd,
      vss => vss
   );

not_aux225_ins : inv_x2
   port map (
      i   => aux225,
      nq  => not_aux225,
      vdd => vdd,
      vss => vss
   );

not_aux226_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux141,
      nq  => not_aux226,
      vdd => vdd,
      vss => vss
   );

not_aux141_ins : inv_x2
   port map (
      i   => aux141,
      nq  => not_aux141,
      vdd => vdd,
      vss => vss
   );

not_aux227_ins : inv_x2
   port map (
      i   => aux227,
      nq  => not_aux227,
      vdd => vdd,
      vss => vss
   );

not_aux228_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux17,
      q   => not_aux228,
      vdd => vdd,
      vss => vss
   );

not_aux17_ins : inv_x2
   port map (
      i   => aux17,
      nq  => not_aux17,
      vdd => vdd,
      vss => vss
   );

not_aux193_ins : inv_x2
   port map (
      i   => aux193,
      nq  => not_aux193,
      vdd => vdd,
      vss => vss
   );

not_aux229_ins : inv_x2
   port map (
      i   => aux229,
      nq  => not_aux229,
      vdd => vdd,
      vss => vss
   );

not_aux233_ins : a2_x2
   port map (
      i0  => not_aux232,
      i1  => not_aux230,
      q   => not_aux233,
      vdd => vdd,
      vss => vss
   );

not_aux230_ins : inv_x2
   port map (
      i   => aux230,
      nq  => not_aux230,
      vdd => vdd,
      vss => vss
   );

not_aux232_ins : inv_x2
   port map (
      i   => aux232,
      nq  => not_aux232,
      vdd => vdd,
      vss => vss
   );

not_aux236_ins : nao22_x1
   port map (
      i0  => not_aux11,
      i1  => aux234,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => not_aux236,
      vdd => vdd,
      vss => vss
   );

not_aux234_ins : inv_x2
   port map (
      i   => aux234,
      nq  => not_aux234,
      vdd => vdd,
      vss => vss
   );

not_aux238_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux237,
      nq  => not_aux238,
      vdd => vdd,
      vss => vss
   );

not_aux237_ins : inv_x2
   port map (
      i   => aux237,
      nq  => not_aux237,
      vdd => vdd,
      vss => vss
   );

not_aux240_ins : inv_x2
   port map (
      i   => aux240,
      nq  => not_aux240,
      vdd => vdd,
      vss => vss
   );

not_aux242_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux241,
      q   => not_aux242,
      vdd => vdd,
      vss => vss
   );

not_aux243_ins : inv_x2
   port map (
      i   => aux243,
      nq  => not_aux243,
      vdd => vdd,
      vss => vss
   );

not_aux213_ins : inv_x2
   port map (
      i   => aux213,
      nq  => not_aux213,
      vdd => vdd,
      vss => vss
   );

not_aux103_ins : inv_x2
   port map (
      i   => aux103,
      nq  => not_aux103,
      vdd => vdd,
      vss => vss
   );

not_aux246_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux245,
      nq  => not_aux246,
      vdd => vdd,
      vss => vss
   );

not_aux248_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux247,
      nq  => not_aux248,
      vdd => vdd,
      vss => vss
   );

not_aux91_ins : inv_x2
   port map (
      i   => aux91,
      nq  => not_aux91,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : xr2_x1
   port map (
      i0  => aux19,
      i1  => in_rom_input_index(1),
      q   => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : inv_x2
   port map (
      i   => aux125,
      nq  => not_aux125,
      vdd => vdd,
      vss => vss
   );

not_aux250_ins : inv_x2
   port map (
      i   => aux250,
      nq  => not_aux250,
      vdd => vdd,
      vss => vss
   );

not_aux104_ins : inv_x2
   port map (
      i   => aux104,
      nq  => not_aux104,
      vdd => vdd,
      vss => vss
   );

not_aux253_ins : inv_x2
   port map (
      i   => aux253,
      nq  => not_aux253,
      vdd => vdd,
      vss => vss
   );

not_aux254_ins : inv_x2
   port map (
      i   => aux254,
      nq  => not_aux254,
      vdd => vdd,
      vss => vss
   );

not_aux255_ins : inv_x2
   port map (
      i   => aux255,
      nq  => not_aux255,
      vdd => vdd,
      vss => vss
   );

not_aux218_ins : inv_x2
   port map (
      i   => aux218,
      nq  => not_aux218,
      vdd => vdd,
      vss => vss
   );

not_aux83_ins : inv_x2
   port map (
      i   => aux83,
      nq  => not_aux83,
      vdd => vdd,
      vss => vss
   );

not_aux257_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux256,
      nq  => not_aux257,
      vdd => vdd,
      vss => vss
   );

not_aux256_ins : inv_x2
   port map (
      i   => aux256,
      nq  => not_aux256,
      vdd => vdd,
      vss => vss
   );

not_aux258_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux216,
      q   => not_aux258,
      vdd => vdd,
      vss => vss
   );

not_aux263_ins : oa22_x2
   port map (
      i0  => not_aux259,
      i1  => not_aux261,
      i2  => in_rom_neuron_index(0),
      q   => not_aux263,
      vdd => vdd,
      vss => vss
   );

not_aux259_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux135,
      q   => not_aux259,
      vdd => vdd,
      vss => vss
   );

not_aux135_ins : o2_x2
   port map (
      i0  => not_aux12,
      i1  => not_aux53,
      q   => not_aux135,
      vdd => vdd,
      vss => vss
   );

not_aux261_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux56,
      nq  => not_aux261,
      vdd => vdd,
      vss => vss
   );

not_aux56_ins : inv_x2
   port map (
      i   => aux56,
      nq  => not_aux56,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : inv_x2
   port map (
      i   => aux37,
      nq  => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_aux264_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux121,
      nq  => not_aux264,
      vdd => vdd,
      vss => vss
   );

not_aux265_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux9,
      q   => not_aux265,
      vdd => vdd,
      vss => vss
   );

not_aux9_ins : inv_x2
   port map (
      i   => aux9,
      nq  => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux266_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux34,
      q   => not_aux266,
      vdd => vdd,
      vss => vss
   );

not_aux267_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux151,
      q   => not_aux267,
      vdd => vdd,
      vss => vss
   );

not_aux151_ins : inv_x2
   port map (
      i   => aux151,
      nq  => not_aux151,
      vdd => vdd,
      vss => vss
   );

not_aux167_ins : inv_x2
   port map (
      i   => aux167,
      nq  => not_aux167,
      vdd => vdd,
      vss => vss
   );

not_aux268_ins : inv_x2
   port map (
      i   => aux268,
      nq  => not_aux268,
      vdd => vdd,
      vss => vss
   );

not_aux269_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux245,
      q   => not_aux269,
      vdd => vdd,
      vss => vss
   );

not_aux245_ins : inv_x2
   port map (
      i   => aux245,
      nq  => not_aux245,
      vdd => vdd,
      vss => vss
   );

not_aux270_ins : inv_x2
   port map (
      i   => aux270,
      nq  => not_aux270,
      vdd => vdd,
      vss => vss
   );

not_aux271_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux241,
      q   => not_aux271,
      vdd => vdd,
      vss => vss
   );

not_aux241_ins : a2_x2
   port map (
      i0  => not_aux85,
      i1  => not_aux26,
      q   => not_aux241,
      vdd => vdd,
      vss => vss
   );

not_aux85_ins : inv_x2
   port map (
      i   => aux85,
      nq  => not_aux85,
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : inv_x2
   port map (
      i   => aux26,
      nq  => not_aux26,
      vdd => vdd,
      vss => vss
   );

not_aux272_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux189,
      q   => not_aux272,
      vdd => vdd,
      vss => vss
   );

not_aux189_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => not_in_rom_input_index(2),
      q   => not_aux189,
      vdd => vdd,
      vss => vss
   );

not_aux274_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux273,
      q   => not_aux274,
      vdd => vdd,
      vss => vss
   );

not_aux273_ins : a2_x2
   port map (
      i0  => not_aux39,
      i1  => not_aux247,
      q   => not_aux273,
      vdd => vdd,
      vss => vss
   );

not_aux39_ins : inv_x2
   port map (
      i   => aux39,
      nq  => not_aux39,
      vdd => vdd,
      vss => vss
   );

not_aux275_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux184,
      q   => not_aux275,
      vdd => vdd,
      vss => vss
   );

not_aux184_ins : inv_x2
   port map (
      i   => aux184,
      nq  => not_aux184,
      vdd => vdd,
      vss => vss
   );

not_aux276_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux126,
      q   => not_aux276,
      vdd => vdd,
      vss => vss
   );

not_aux126_ins : inv_x2
   port map (
      i   => aux126,
      nq  => not_aux126,
      vdd => vdd,
      vss => vss
   );

not_aux278_ins : inv_x2
   port map (
      i   => aux278,
      nq  => not_aux278,
      vdd => vdd,
      vss => vss
   );

not_aux277_ins : na2_x1
   port map (
      i0  => not_aux51,
      i1  => not_aux64,
      nq  => not_aux277,
      vdd => vdd,
      vss => vss
   );

not_aux64_ins : o2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux25,
      q   => not_aux64,
      vdd => vdd,
      vss => vss
   );

not_aux279_ins : inv_x2
   port map (
      i   => aux279,
      nq  => not_aux279,
      vdd => vdd,
      vss => vss
   );

not_aux280_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux239,
      nq  => not_aux280,
      vdd => vdd,
      vss => vss
   );

not_aux281_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux52,
      q   => not_aux281,
      vdd => vdd,
      vss => vss
   );

not_aux52_ins : inv_x2
   port map (
      i   => aux52,
      nq  => not_aux52,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : inv_x2
   port map (
      i   => aux51,
      nq  => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux282_ins : inv_x2
   port map (
      i   => aux282,
      nq  => not_aux282,
      vdd => vdd,
      vss => vss
   );

not_aux231_ins : inv_x2
   port map (
      i   => aux231,
      nq  => not_aux231,
      vdd => vdd,
      vss => vss
   );

not_aux284_ins : inv_x2
   port map (
      i   => aux284,
      nq  => not_aux284,
      vdd => vdd,
      vss => vss
   );

not_aux283_ins : inv_x2
   port map (
      i   => aux283,
      nq  => not_aux283,
      vdd => vdd,
      vss => vss
   );

not_aux107_ins : inv_x2
   port map (
      i   => aux107,
      nq  => not_aux107,
      vdd => vdd,
      vss => vss
   );

not_aux106_ins : inv_x2
   port map (
      i   => aux106,
      nq  => not_aux106,
      vdd => vdd,
      vss => vss
   );

not_aux286_ins : inv_x2
   port map (
      i   => aux286,
      nq  => not_aux286,
      vdd => vdd,
      vss => vss
   );

not_aux142_ins : inv_x2
   port map (
      i   => aux142,
      nq  => not_aux142,
      vdd => vdd,
      vss => vss
   );

not_aux197_ins : inv_x2
   port map (
      i   => aux197,
      nq  => not_aux197,
      vdd => vdd,
      vss => vss
   );

not_aux287_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux76,
      nq  => not_aux287,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : na2_x1
   port map (
      i0  => not_aux75,
      i1  => not_aux29,
      nq  => not_aux76,
      vdd => vdd,
      vss => vss
   );

not_aux75_ins : inv_x2
   port map (
      i   => aux75,
      nq  => not_aux75,
      vdd => vdd,
      vss => vss
   );

not_aux217_ins : inv_x2
   port map (
      i   => aux217,
      nq  => not_aux217,
      vdd => vdd,
      vss => vss
   );

not_aux249_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux92,
      q   => not_aux249,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : inv_x2
   port map (
      i   => aux92,
      nq  => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux289_ins : inv_x2
   port map (
      i   => aux289,
      nq  => not_aux289,
      vdd => vdd,
      vss => vss
   );

not_aux291_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux290,
      nq  => not_aux291,
      vdd => vdd,
      vss => vss
   );

not_aux290_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => aux239,
      q   => not_aux290,
      vdd => vdd,
      vss => vss
   );

not_aux239_ins : inv_x2
   port map (
      i   => aux239,
      nq  => not_aux239,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : inv_x2
   port map (
      i   => aux21,
      nq  => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_aux292_ins : o2_x2
   port map (
      i0  => not_aux196,
      i1  => aux222,
      q   => not_aux292,
      vdd => vdd,
      vss => vss
   );

not_aux222_ins : inv_x2
   port map (
      i   => aux222,
      nq  => not_aux222,
      vdd => vdd,
      vss => vss
   );

not_aux62_ins : inv_x2
   port map (
      i   => aux62,
      nq  => not_aux62,
      vdd => vdd,
      vss => vss
   );

not_aux293_ins : inv_x2
   port map (
      i   => aux293,
      nq  => not_aux293,
      vdd => vdd,
      vss => vss
   );

not_aux295_ins : inv_x2
   port map (
      i   => aux295,
      nq  => not_aux295,
      vdd => vdd,
      vss => vss
   );

not_aux120_ins : inv_x2
   port map (
      i   => aux120,
      nq  => not_aux120,
      vdd => vdd,
      vss => vss
   );

not_aux294_ins : inv_x2
   port map (
      i   => aux294,
      nq  => not_aux294,
      vdd => vdd,
      vss => vss
   );

not_aux68_ins : inv_x2
   port map (
      i   => aux68,
      nq  => not_aux68,
      vdd => vdd,
      vss => vss
   );

not_aux1652_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux219,
      q   => not_aux1652,
      vdd => vdd,
      vss => vss
   );

not_aux219_ins : inv_x2
   port map (
      i   => aux219,
      nq  => not_aux219,
      vdd => vdd,
      vss => vss
   );

not_aux161_ins : inv_x2
   port map (
      i   => aux161,
      nq  => not_aux161,
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : inv_x2
   port map (
      i   => aux19,
      nq  => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux296_ins : inv_x2
   port map (
      i   => aux296,
      nq  => not_aux296,
      vdd => vdd,
      vss => vss
   );

not_aux298_ins : inv_x2
   port map (
      i   => aux298,
      nq  => not_aux298,
      vdd => vdd,
      vss => vss
   );

not_aux297_ins : inv_x2
   port map (
      i   => aux297,
      nq  => not_aux297,
      vdd => vdd,
      vss => vss
   );

not_aux299_ins : inv_x2
   port map (
      i   => aux299,
      nq  => not_aux299,
      vdd => vdd,
      vss => vss
   );

not_aux288_ins : inv_x2
   port map (
      i   => aux288,
      nq  => not_aux288,
      vdd => vdd,
      vss => vss
   );

not_aux301_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux300,
      nq  => not_aux301,
      vdd => vdd,
      vss => vss
   );

not_aux300_ins : na2_x1
   port map (
      i0  => not_aux190,
      i1  => not_aux121,
      nq  => not_aux300,
      vdd => vdd,
      vss => vss
   );

not_aux121_ins : inv_x2
   port map (
      i   => aux121,
      nq  => not_aux121,
      vdd => vdd,
      vss => vss
   );

not_aux50_ins : inv_x8
   port map (
      i   => aux50,
      nq  => not_aux50,
      vdd => vdd,
      vss => vss
   );

not_aux164_ins : inv_x2
   port map (
      i   => aux164,
      nq  => not_aux164,
      vdd => vdd,
      vss => vss
   );

not_aux67_ins : inv_x2
   port map (
      i   => aux67,
      nq  => not_aux67,
      vdd => vdd,
      vss => vss
   );

not_aux302_ins : na2_x1
   port map (
      i0  => not_aux14,
      i1  => not_aux111,
      nq  => not_aux302,
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : inv_x2
   port map (
      i   => aux14,
      nq  => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_aux13_ins : inv_x2
   port map (
      i   => aux13,
      nq  => not_aux13,
      vdd => vdd,
      vss => vss
   );

not_aux111_ins : inv_x2
   port map (
      i   => aux111,
      nq  => not_aux111,
      vdd => vdd,
      vss => vss
   );

not_aux1651_ins : inv_x2
   port map (
      i   => aux1651,
      nq  => not_aux1651,
      vdd => vdd,
      vss => vss
   );

not_aux105_ins : inv_x2
   port map (
      i   => aux105,
      nq  => not_aux105,
      vdd => vdd,
      vss => vss
   );

not_aux156_ins : inv_x2
   port map (
      i   => aux156,
      nq  => not_aux156,
      vdd => vdd,
      vss => vss
   );

not_aux110_ins : inv_x2
   port map (
      i   => aux110,
      nq  => not_aux110,
      vdd => vdd,
      vss => vss
   );

not_aux109_ins : inv_x2
   port map (
      i   => aux109,
      nq  => not_aux109,
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : inv_x8
   port map (
      i   => aux53,
      nq  => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_aux303_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux138,
      q   => not_aux303,
      vdd => vdd,
      vss => vss
   );

not_aux138_ins : inv_x2
   port map (
      i   => aux138,
      nq  => not_aux138,
      vdd => vdd,
      vss => vss
   );

not_aux96_ins : inv_x2
   port map (
      i   => aux96,
      nq  => not_aux96,
      vdd => vdd,
      vss => vss
   );

not_aux1650_ins : inv_x2
   port map (
      i   => aux1650,
      nq  => not_aux1650,
      vdd => vdd,
      vss => vss
   );

not_aux1649_ins : inv_x2
   port map (
      i   => aux1649,
      nq  => not_aux1649,
      vdd => vdd,
      vss => vss
   );

not_aux305_ins : inv_x2
   port map (
      i   => aux305,
      nq  => not_aux305,
      vdd => vdd,
      vss => vss
   );

not_aux304_ins : a2_x2
   port map (
      i0  => not_aux247,
      i1  => not_aux190,
      q   => not_aux304,
      vdd => vdd,
      vss => vss
   );

not_aux247_ins : inv_x2
   port map (
      i   => aux247,
      nq  => not_aux247,
      vdd => vdd,
      vss => vss
   );

not_aux190_ins : inv_x2
   port map (
      i   => aux190,
      nq  => not_aux190,
      vdd => vdd,
      vss => vss
   );

not_aux306_ins : inv_x2
   port map (
      i   => aux306,
      nq  => not_aux306,
      vdd => vdd,
      vss => vss
   );

not_aux307_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux1,
      q   => not_aux307,
      vdd => vdd,
      vss => vss
   );

not_aux1_ins : inv_x2
   port map (
      i   => aux1,
      nq  => not_aux1,
      vdd => vdd,
      vss => vss
   );

not_aux0_ins : inv_x2
   port map (
      i   => aux0,
      nq  => not_aux0,
      vdd => vdd,
      vss => vss
   );

not_aux308_ins : inv_x2
   port map (
      i   => aux308,
      nq  => not_aux308,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : inv_x2
   port map (
      i   => aux38,
      nq  => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux309_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux98,
      nq  => not_aux309,
      vdd => vdd,
      vss => vss
   );

not_aux98_ins : inv_x2
   port map (
      i   => aux98,
      nq  => not_aux98,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : inv_x2
   port map (
      i   => aux15,
      nq  => not_aux15,
      vdd => vdd,
      vss => vss
   );

not_aux311_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux310,
      nq  => not_aux311,
      vdd => vdd,
      vss => vss
   );

not_aux310_ins : na2_x1
   port map (
      i0  => not_aux216,
      i1  => not_aux59,
      nq  => not_aux310,
      vdd => vdd,
      vss => vss
   );

not_aux216_ins : inv_x2
   port map (
      i   => aux216,
      nq  => not_aux216,
      vdd => vdd,
      vss => vss
   );

not_aux3_ins : inv_x2
   port map (
      i   => aux3,
      nq  => not_aux3,
      vdd => vdd,
      vss => vss
   );

not_aux59_ins : inv_x2
   port map (
      i   => aux59,
      nq  => not_aux59,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : inv_x2
   port map (
      i   => aux25,
      nq  => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux313_ins : inv_x2
   port map (
      i   => aux313,
      nq  => not_aux313,
      vdd => vdd,
      vss => vss
   );

not_aux312_ins : inv_x2
   port map (
      i   => aux312,
      nq  => not_aux312,
      vdd => vdd,
      vss => vss
   );

not_aux6_ins : inv_x2
   port map (
      i   => aux6,
      nq  => not_aux6,
      vdd => vdd,
      vss => vss
   );

not_aux1648_ins : inv_x2
   port map (
      i   => aux1648,
      nq  => not_aux1648,
      vdd => vdd,
      vss => vss
   );

not_aux16_ins : inv_x2
   port map (
      i   => aux16,
      nq  => not_aux16,
      vdd => vdd,
      vss => vss
   );

not_aux314_ins : inv_x2
   port map (
      i   => aux314,
      nq  => not_aux314,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : inv_x2
   port map (
      i   => aux95,
      nq  => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_aux315_ins : na2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux196,
      nq  => not_aux315,
      vdd => vdd,
      vss => vss
   );

not_aux196_ins : inv_x2
   port map (
      i   => aux196,
      nq  => not_aux196,
      vdd => vdd,
      vss => vss
   );

not_aux34_ins : inv_x2
   port map (
      i   => aux34,
      nq  => not_aux34,
      vdd => vdd,
      vss => vss
   );

not_aux316_ins : a2_x2
   port map (
      i0  => not_aux29,
      i1  => aux11,
      q   => not_aux316,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : inv_x2
   port map (
      i   => aux29,
      nq  => not_aux29,
      vdd => vdd,
      vss => vss
   );

not_aux317_ins : inv_x2
   port map (
      i   => aux317,
      nq  => not_aux317,
      vdd => vdd,
      vss => vss
   );

not_aux11_ins : inv_x2
   port map (
      i   => aux11,
      nq  => not_aux11,
      vdd => vdd,
      vss => vss
   );

not_aux160_ins : inv_x2
   port map (
      i   => aux160,
      nq  => not_aux160,
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : inv_x2
   port map (
      i   => aux12,
      nq  => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_7_ins : inv_x2
   port map (
      i   => in_rom_input_index(7),
      nq  => not_in_rom_input_index(7),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_6_ins : inv_x2
   port map (
      i   => in_rom_input_index(6),
      nq  => not_in_rom_input_index(6),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_5_ins : inv_x2
   port map (
      i   => in_rom_input_index(5),
      nq  => not_in_rom_input_index(5),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_4_ins : inv_x2
   port map (
      i   => in_rom_input_index(4),
      nq  => not_in_rom_input_index(4),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_3_ins : inv_x2
   port map (
      i   => in_rom_input_index(3),
      nq  => not_in_rom_input_index(3),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_2_ins : inv_x8
   port map (
      i   => in_rom_input_index(2),
      nq  => not_in_rom_input_index(2),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_1_ins : inv_x8
   port map (
      i   => in_rom_input_index(1),
      nq  => not_in_rom_input_index(1),
      vdd => vdd,
      vss => vss
   );

not_in_rom_input_index_0_ins : inv_x8
   port map (
      i   => in_rom_input_index(0),
      nq  => not_in_rom_input_index(0),
      vdd => vdd,
      vss => vss
   );

not_in_rom_neuron_index_3_ins : inv_x2
   port map (
      i   => in_rom_neuron_index(3),
      nq  => not_in_rom_neuron_index(3),
      vdd => vdd,
      vss => vss
   );

not_in_rom_neuron_index_2_ins : inv_x2
   port map (
      i   => in_rom_neuron_index(2),
      nq  => not_in_rom_neuron_index(2),
      vdd => vdd,
      vss => vss
   );

not_in_rom_neuron_index_1_ins : inv_x2
   port map (
      i   => in_rom_neuron_index(1),
      nq  => not_in_rom_neuron_index(1),
      vdd => vdd,
      vss => vss
   );

not_in_rom_neuron_index_0_ins : inv_x8
   port map (
      i   => in_rom_neuron_index(0),
      nq  => not_in_rom_neuron_index(0),
      vdd => vdd,
      vss => vss
   );

aux1817_ins : a2_x2
   port map (
      i0  => not_aux167,
      i1  => not_aux121,
      q   => aux1817,
      vdd => vdd,
      vss => vss
   );

aux1816_ins : na2_x1
   port map (
      i0  => not_aux74,
      i1  => not_aux247,
      nq  => aux1816,
      vdd => vdd,
      vss => vss
   );

aux1815_ins : o2_x2
   port map (
      i0  => not_aux160,
      i1  => aux1339,
      q   => aux1815,
      vdd => vdd,
      vss => vss
   );

aux1811_ins : na2_x1
   port map (
      i0  => not_aux190,
      i1  => not_aux115,
      nq  => aux1811,
      vdd => vdd,
      vss => vss
   );

aux1810_ins : a2_x2
   port map (
      i0  => not_aux210,
      i1  => aux79,
      q   => aux1810,
      vdd => vdd,
      vss => vss
   );

aux1808_ins : na2_x1
   port map (
      i0  => not_aux498,
      i1  => not_aux121,
      nq  => aux1808,
      vdd => vdd,
      vss => vss
   );

aux1805_ins : a2_x2
   port map (
      i0  => not_aux253,
      i1  => not_aux104,
      q   => aux1805,
      vdd => vdd,
      vss => vss
   );

aux1804_ins : an12_x1
   port map (
      i0  => aux182,
      i1  => not_aux181,
      q   => aux1804,
      vdd => vdd,
      vss => vss
   );

aux1729_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux98,
      q   => aux1729,
      vdd => vdd,
      vss => vss
   );

aux1728_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux20,
      q   => aux1728,
      vdd => vdd,
      vss => vss
   );

aux1727_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux73,
      q   => aux1727,
      vdd => vdd,
      vss => vss
   );

aux1726_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux331,
      q   => aux1726,
      vdd => vdd,
      vss => vss
   );

aux1725_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux34,
      q   => aux1725,
      vdd => vdd,
      vss => vss
   );

aux1724_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux51,
      q   => aux1724,
      vdd => vdd,
      vss => vss
   );

aux1722_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux6,
      q   => aux1722,
      vdd => vdd,
      vss => vss
   );

aux1721_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux62,
      nq  => aux1721,
      vdd => vdd,
      vss => vss
   );

aux1719_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux247,
      q   => aux1719,
      vdd => vdd,
      vss => vss
   );

aux1718_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux131,
      q   => aux1718,
      vdd => vdd,
      vss => vss
   );

aux1717_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux365,
      q   => aux1717,
      vdd => vdd,
      vss => vss
   );

aux1716_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux21,
      nq  => aux1716,
      vdd => vdd,
      vss => vss
   );

aux1714_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux117,
      nq  => aux1714,
      vdd => vdd,
      vss => vss
   );

aux1713_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux86,
      q   => aux1713,
      vdd => vdd,
      vss => vss
   );

aux1712_ins : a2_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_in_rom_input_index(6),
      q   => aux1712,
      vdd => vdd,
      vss => vss
   );

aux1711_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux34,
      nq  => aux1711,
      vdd => vdd,
      vss => vss
   );

aux1710_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux29,
      nq  => aux1710,
      vdd => vdd,
      vss => vss
   );

aux1709_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux321,
      q   => aux1709,
      vdd => vdd,
      vss => vss
   );

aux1708_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux13,
      nq  => aux1708,
      vdd => vdd,
      vss => vss
   );

aux1707_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux253,
      q   => aux1707,
      vdd => vdd,
      vss => vss
   );

aux1706_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux30,
      q   => aux1706,
      vdd => vdd,
      vss => vss
   );

aux1704_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux53,
      nq  => aux1704,
      vdd => vdd,
      vss => vss
   );

aux1702_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux7,
      q   => aux1702,
      vdd => vdd,
      vss => vss
   );

aux1701_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux304,
      nq  => aux1701,
      vdd => vdd,
      vss => vss
   );

aux1700_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux20,
      nq  => aux1700,
      vdd => vdd,
      vss => vss
   );

aux1697_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux141,
      nq  => aux1697,
      vdd => vdd,
      vss => vss
   );

aux1696_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux48,
      q   => aux1696,
      vdd => vdd,
      vss => vss
   );

aux1695_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux106,
      q   => aux1695,
      vdd => vdd,
      vss => vss
   );

aux1694_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux3,
      nq  => aux1694,
      vdd => vdd,
      vss => vss
   );

aux1693_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux663,
      nq  => aux1693,
      vdd => vdd,
      vss => vss
   );

aux1691_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux312,
      nq  => aux1691,
      vdd => vdd,
      vss => vss
   );

aux1689_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux34,
      q   => aux1689,
      vdd => vdd,
      vss => vss
   );

aux1688_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_in_rom_neuron_index(3),
      q   => aux1688,
      vdd => vdd,
      vss => vss
   );

aux1687_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux190,
      q   => aux1687,
      vdd => vdd,
      vss => vss
   );

aux1686_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux106,
      q   => aux1686,
      vdd => vdd,
      vss => vss
   );

aux1683_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_neuron_index(1),
      nq  => aux1683,
      vdd => vdd,
      vss => vss
   );

aux1680_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux365,
      nq  => aux1680,
      vdd => vdd,
      vss => vss
   );

aux1676_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux85,
      q   => aux1676,
      vdd => vdd,
      vss => vss
   );

aux1675_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux11,
      q   => aux1675,
      vdd => vdd,
      vss => vss
   );

aux1674_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1651,
      nq  => aux1674,
      vdd => vdd,
      vss => vss
   );

aux1673_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux334,
      nq  => aux1673,
      vdd => vdd,
      vss => vss
   );

aux1672_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux312,
      q   => aux1672,
      vdd => vdd,
      vss => vss
   );

aux1671_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux9,
      nq  => aux1671,
      vdd => vdd,
      vss => vss
   );

aux1669_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux300,
      nq  => aux1669,
      vdd => vdd,
      vss => vss
   );

aux1668_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux170,
      q   => aux1668,
      vdd => vdd,
      vss => vss
   );

aux1667_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux69,
      nq  => aux1667,
      vdd => vdd,
      vss => vss
   );

aux1666_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux317,
      q   => aux1666,
      vdd => vdd,
      vss => vss
   );

aux1664_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux196,
      q   => aux1664,
      vdd => vdd,
      vss => vss
   );

aux1663_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux448,
      q   => aux1663,
      vdd => vdd,
      vss => vss
   );

aux1660_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux11,
      nq  => aux1660,
      vdd => vdd,
      vss => vss
   );

aux1658_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux27,
      nq  => aux1658,
      vdd => vdd,
      vss => vss
   );

aux1657_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux68,
      q   => aux1657,
      vdd => vdd,
      vss => vss
   );

aux1656_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1655,
      nq  => aux1656,
      vdd => vdd,
      vss => vss
   );

aux1655_ins : no2_x1
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_in_rom_input_index(6),
      nq  => aux1655,
      vdd => vdd,
      vss => vss
   );

aux1654_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(2),
      i1  => in_rom_input_index(6),
      nq  => aux1654,
      vdd => vdd,
      vss => vss
   );

aux1653_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux62,
      q   => aux1653,
      vdd => vdd,
      vss => vss
   );

aux1651_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_in_rom_neuron_index(3),
      nq  => aux1651,
      vdd => vdd,
      vss => vss
   );

aux1650_ins : no2_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => not_in_rom_neuron_index(2),
      nq  => aux1650,
      vdd => vdd,
      vss => vss
   );

aux1649_ins : no2_x1
   port map (
      i0  => in_rom_input_index(4),
      i1  => in_rom_neuron_index(3),
      nq  => aux1649,
      vdd => vdd,
      vss => vss
   );

aux1648_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_in_rom_input_index(4),
      nq  => aux1648,
      vdd => vdd,
      vss => vss
   );

aux1647_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux16,
      nq  => aux1647,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => not_aux606,
      i1  => not_aux146,
      i2  => not_aux958,
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

aux1646_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => na3_x1_11_sig,
      i1  => aux827,
      nq  => aux1646,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => aux1061,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1576,
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1219,
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => aux347,
      i1  => a2_x2_16_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

aux1643_ins : a4_x2
   port map (
      i0  => nao22_x1_7_sig,
      i1  => o2_x2_8_sig,
      i2  => not_aux824,
      i3  => on12_x1_2_sig,
      q   => aux1643,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => not_aux71,
      i1  => not_aux762,
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

aux1639_ins : ao22_x2
   port map (
      i0  => a2_x2_17_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1583,
      q   => aux1639,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux747,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => not_aux284,
      i1  => not_aux223,
      i2  => o2_x2_9_sig,
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => aux1375,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_12_sig,
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

aux1638_ins : noa22_x1
   port map (
      i0  => oa22_x2_13_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux1581,
      nq  => aux1638,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => aux29,
      i1  => in_rom_input_index(3),
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => nxr2_x1_sig,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => not_aux983,
      i1  => aux1268,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => not_aux657,
      i1  => not_aux329,
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_18_sig,
      i2  => not_aux1411,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

aux1637_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => nao22_x1_8_sig,
      i2  => on12_x1_3_sig,
      i3  => an12_x1_3_sig,
      i4  => in_rom_neuron_index(1),
      nq  => aux1637,
      vdd => vdd,
      vss => vss
   );

aux1633_ins : a2_x2
   port map (
      i0  => not_aux518,
      i1  => not_aux243,
      q   => aux1633,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => aux1549,
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

aux1632_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => inv_x2_9_sig,
      i2  => aux809,
      nq  => aux1632,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => aux1528,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

aux1628_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => inv_x2_10_sig,
      i2  => aux1178,
      nq  => aux1628,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => not_aux1041,
      i1  => not_aux472,
      i2  => not_aux88,
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

aux1627_ins : noa22_x1
   port map (
      i0  => aux1315,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_13_sig,
      nq  => aux1627,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => not_aux89,
      i1  => not_aux570,
      i2  => not_aux200,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

aux1626_ins : ao22_x2
   port map (
      i0  => aux470,
      i1  => not_aux1694,
      i2  => a3_x2_4_sig,
      q   => aux1626,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => aux1535,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

aux1624_ins : ao22_x2
   port map (
      i0  => inv_x2_11_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1567,
      q   => aux1624,
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => not_aux615,
      i1  => not_aux109,
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

aux1618_ins : ao22_x2
   port map (
      i0  => a2_x2_19_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1569,
      q   => aux1618,
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => not_aux120,
      i1  => aux123,
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_20_sig,
      i2  => not_aux1563,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

aux1616_ins : noa22_x1
   port map (
      i0  => nao22_x1_9_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux1562,
      nq  => aux1616,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => not_aux101,
      i1  => not_aux617,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux279,
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux66,
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => aux53,
      i1  => in_rom_neuron_index(1),
      i2  => o2_x2_10_sig,
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

aux1613_ins : a4_x2
   port map (
      i0  => na3_x1_14_sig,
      i1  => o3_x2_5_sig,
      i2  => not_aux1553,
      i3  => oa22_x2_14_sig,
      q   => aux1613,
      vdd => vdd,
      vss => vss
   );

aux1607_ins : no3_x1
   port map (
      i0  => aux547,
      i1  => in_rom_neuron_index(0),
      i2  => aux18,
      nq  => aux1607,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_aux826,
      i1  => not_aux504,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => not_aux572,
      i1  => not_aux270,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

aux1604_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_24_sig,
      i1  => na2_x1_23_sig,
      nq  => aux1604,
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => aux1337,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => inv_x2_12_sig,
      i2  => not_aux1011,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => not_aux37,
      i1  => aux1707,
      i2  => nao22_x1_10_sig,
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

aux1601_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa22_x2_15_sig,
      i2  => aux1548,
      nq  => aux1601,
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux38,
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux637,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

aux1595_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na2_x1_25_sig,
      i2  => a2_x2_21_sig,
      i3  => in_rom_neuron_index(0),
      i4  => in_rom_neuron_index(1),
      nq  => aux1595,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => not_aux281,
      i1  => not_aux451,
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

aux1591_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_26_sig,
      i1  => not_aux817,
      nq  => aux1591,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => not_aux556,
      i1  => not_aux425,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

aux1588_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_27_sig,
      i2  => aux1540,
      nq  => aux1588,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => aux837,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => not_aux1217,
      i1  => not_aux1215,
      i2  => on12_x1_4_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_aux128,
      i1  => not_in_rom_input_index(2),
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_28_sig,
      i2  => aux1227,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

aux1586_ins : ao22_x2
   port map (
      i0  => noa22_x1_14_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a3_x2_5_sig,
      q   => aux1586,
      vdd => vdd,
      vss => vss
   );

aux1585_ins : an12_x1
   port map (
      i0  => not_aux410,
      i1  => aux1541,
      q   => aux1585,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux624,
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => aux464,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

aux1581_ins : noa22_x1
   port map (
      i0  => on12_x1_5_sig,
      i1  => na2_x1_29_sig,
      i2  => in_rom_neuron_index(1),
      nq  => aux1581,
      vdd => vdd,
      vss => vss
   );

aux1577_ins : a2_x2
   port map (
      i0  => not_aux441,
      i1  => not_aux201,
      q   => aux1577,
      vdd => vdd,
      vss => vss
   );

aux1573_ins : o2_x2
   port map (
      i0  => not_aux50,
      i1  => aux210,
      q   => aux1573,
      vdd => vdd,
      vss => vss
   );

aux1571_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1570,
      q   => aux1571,
      vdd => vdd,
      vss => vss
   );

aux1570_ins : na2_x1
   port map (
      i0  => not_aux918,
      i1  => not_aux590,
      nq  => aux1570,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux227,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => not_aux419,
      i1  => not_aux106,
      i2  => na2_x1_30_sig,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

aux1562_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_6_sig,
      nq  => aux1562,
      vdd => vdd,
      vss => vss
   );

aux1551_ins : noa22_x1
   port map (
      i0  => not_aux266,
      i1  => not_aux91,
      i2  => in_rom_neuron_index(0),
      nq  => aux1551,
      vdd => vdd,
      vss => vss
   );

aux1549_ins : na2_x1
   port map (
      i0  => not_aux941,
      i1  => not_aux379,
      nq  => aux1549,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux380,
      i2  => not_aux396,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_7_sig,
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1341,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

aux1548_ins : noa22_x1
   port map (
      i0  => na2_x1_31_sig,
      i1  => o2_x2_11_sig,
      i2  => in_rom_neuron_index(1),
      nq  => aux1548,
      vdd => vdd,
      vss => vss
   );

aux1543_ins : noa22_x1
   port map (
      i0  => not_aux147,
      i1  => not_aux767,
      i2  => in_rom_neuron_index(0),
      nq  => aux1543,
      vdd => vdd,
      vss => vss
   );

aux1541_ins : xr2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      q   => aux1541,
      vdd => vdd,
      vss => vss
   );

aux1540_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1091,
      nq  => aux1540,
      vdd => vdd,
      vss => vss
   );

aux1539_ins : a2_x2
   port map (
      i0  => not_aux607,
      i1  => not_aux593,
      q   => aux1539,
      vdd => vdd,
      vss => vss
   );

aux1535_ins : na2_x1
   port map (
      i0  => not_aux361,
      i1  => not_aux399,
      nq  => aux1535,
      vdd => vdd,
      vss => vss
   );

aux1534_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux21,
      q   => aux1534,
      vdd => vdd,
      vss => vss
   );

aux1533_ins : noa22_x1
   port map (
      i0  => not_aux204,
      i1  => not_aux623,
      i2  => in_rom_neuron_index(0),
      nq  => aux1533,
      vdd => vdd,
      vss => vss
   );

aux1528_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => aux520,
      nq  => aux1528,
      vdd => vdd,
      vss => vss
   );

aux1526_ins : a2_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux352,
      q   => aux1526,
      vdd => vdd,
      vss => vss
   );

aux1525_ins : na2_x1
   port map (
      i0  => not_aux1319,
      i1  => not_aux913,
      nq  => aux1525,
      vdd => vdd,
      vss => vss
   );

aux1523_ins : na2_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux520,
      nq  => aux1523,
      vdd => vdd,
      vss => vss
   );

aux1518_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux21,
      nq  => aux1518,
      vdd => vdd,
      vss => vss
   );

aux1516_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux12,
      q   => aux1516,
      vdd => vdd,
      vss => vss
   );

aux1515_ins : na2_x1
   port map (
      i0  => not_aux32,
      i1  => not_aux223,
      nq  => aux1515,
      vdd => vdd,
      vss => vss
   );

aux1514_ins : a2_x2
   port map (
      i0  => not_aux606,
      i1  => not_aux270,
      q   => aux1514,
      vdd => vdd,
      vss => vss
   );

aux1513_ins : a2_x2
   port map (
      i0  => not_aux454,
      i1  => not_aux771,
      q   => aux1513,
      vdd => vdd,
      vss => vss
   );

aux1512_ins : a2_x2
   port map (
      i0  => not_aux496,
      i1  => not_aux771,
      q   => aux1512,
      vdd => vdd,
      vss => vss
   );

aux1509_ins : na2_x1
   port map (
      i0  => not_aux478,
      i1  => not_aux65,
      nq  => aux1509,
      vdd => vdd,
      vss => vss
   );

aux1497_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1495,
      i2  => in_rom_neuron_index(3),
      nq  => aux1497,
      vdd => vdd,
      vss => vss
   );

aux1495_ins : a2_x2
   port map (
      i0  => not_aux883,
      i1  => not_aux1422,
      q   => aux1495,
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => not_aux499,
      i1  => not_aux89,
      i2  => not_aux559,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

aux1491_ins : noa22_x1
   port map (
      i0  => aux181,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_15_sig,
      nq  => aux1491,
      vdd => vdd,
      vss => vss
   );

aux1490_ins : a2_x2
   port map (
      i0  => not_aux13,
      i1  => not_aux107,
      q   => aux1490,
      vdd => vdd,
      vss => vss
   );

aux1489_ins : a4_x2
   port map (
      i0  => not_aux501,
      i1  => not_aux1024,
      i2  => not_aux1212,
      i3  => not_aux143,
      q   => aux1489,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux766,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_aux565,
      i1  => not_aux1318,
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => na2_x1_32_sig,
      i1  => not_aux691,
      i2  => a3_x2_8_sig,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_aux306,
      i1  => not_aux187,
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_2_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_33_sig,
      i1  => aux672,
      nq  => nmx2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

aux1488_ins : ao22_x2
   port map (
      i0  => nmx2_x1_2_sig,
      i1  => in_rom_neuron_index(1),
      i2  => noa22_x1_15_sig,
      q   => aux1488,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => not_aux1416,
      i1  => not_aux173,
      i2  => not_aux1418,
      i3  => in_rom_neuron_index(1),
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => not_aux211,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux66,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

aux1485_ins : noa22_x1
   port map (
      i0  => na3_x1_16_sig,
      i1  => in_rom_neuron_index(1),
      i2  => nao2o22_x1_2_sig,
      nq  => aux1485,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux617,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => not_aux11,
      i1  => na2_x1_34_sig,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1483,
      i2  => no2_x1_4_sig,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

aux1484_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => nao22_x1_11_sig,
      i2  => aux1415,
      nq  => aux1484,
      vdd => vdd,
      vss => vss
   );

aux1483_ins : a2_x2
   port map (
      i0  => not_aux105,
      i1  => not_in_rom_input_index(2),
      q   => aux1483,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1173,
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => not_aux314,
      i1  => aux1480,
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

aux1481_ins : a3_x2
   port map (
      i0  => not_aux218,
      i1  => no2_x1_5_sig,
      i2  => na2_x1_35_sig,
      q   => aux1481,
      vdd => vdd,
      vss => vss
   );

aux1480_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux259,
      nq  => aux1480,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => not_aux425,
      i1  => not_aux118,
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

aux1473_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_36_sig,
      i2  => aux1409,
      nq  => aux1473,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => not_aux346,
      i1  => not_aux329,
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => not_aux92,
      i1  => aux751,
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => not_aux643,
      i1  => aux1155,
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

aux1471_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => on12_x1_7_sig,
      i1   => on12_x1_6_sig,
      i2   => na2_x1_37_sig,
      nq   => aux1471,
      vdd  => vdd,
      vss  => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => aux592,
      i1  => in_rom_neuron_index(0),
      i2  => aux144,
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => not_aux364,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux115,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

aux1459_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => na3_x1_17_sig,
      i1  => o3_x2_6_sig,
      nq  => aux1459,
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_aux1193,
      i1  => not_aux980,
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

aux1452_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_38_sig,
      i1  => not_aux164,
      nq  => aux1452,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => not_aux754,
      i1  => not_aux30,
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

aux1449_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_39_sig,
      i1  => not_aux171,
      nq  => aux1449,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => aux312,
      i1  => not_aux105,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux381,
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

aux1441_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na2_x1_40_sig,
      i2  => noa22_x1_16_sig,
      i3  => aux1387,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => aux1441,
      vdd => vdd,
      vss => vss
   );

aux1437_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => not_aux1292,
      i2  => aux1383,
      i3  => in_rom_neuron_index(0),
      i4  => in_rom_neuron_index(1),
      nq  => aux1437,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux169,
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

aux1435_ins : a4_x2
   port map (
      i0  => o2_x2_12_sig,
      i1  => not_aux920,
      i2  => not_aux354,
      i3  => not_aux972,
      q   => aux1435,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux55,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_22_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux37,
      q   => a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

aux1415_ins : ao22_x2
   port map (
      i0  => a2_x2_22_sig,
      i1  => no2_x1_6_sig,
      i2  => in_rom_neuron_index(1),
      q   => aux1415,
      vdd => vdd,
      vss => vss
   );

aux1409_ins : no3_x1
   port map (
      i0  => aux223,
      i1  => in_rom_neuron_index(0),
      i2  => aux73,
      nq  => aux1409,
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => not_aux258,
      i1  => not_aux229,
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

aux1405_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_41_sig,
      i1  => aux1360,
      q   => aux1405,
      vdd => vdd,
      vss => vss
   );

aux1401_ins : ao22_x2
   port map (
      i0  => not_aux29,
      i1  => aux111,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => aux1401,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => aux429,
      i1  => aux59,
      i2  => in_rom_neuron_index(0),
      i3  => aux223,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

aux1399_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no4_x1_sig,
      nq  => aux1399,
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux936,
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_aux431,
      i1  => not_aux1309,
      i2  => not_aux38,
      i3  => na2_x1_42_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

aux1394_ins : a2_x2
   port map (
      i0  => na4_x1_2_sig,
      i1  => in_rom_neuron_index(1),
      q   => aux1394,
      vdd => vdd,
      vss => vss
   );

aux1389_ins : noa22_x1
   port map (
      i0  => not_aux547,
      i1  => not_aux407,
      i2  => in_rom_neuron_index(0),
      nq  => aux1389,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => not_aux231,
      i1  => not_aux128,
      i2  => not_aux38,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

aux1387_ins : a2_x2
   port map (
      i0  => na3_x1_18_sig,
      i1  => in_rom_neuron_index(0),
      q   => aux1387,
      vdd => vdd,
      vss => vss
   );

aux1383_ins : na2_x1
   port map (
      i0  => not_aux1008,
      i1  => not_aux73,
      nq  => aux1383,
      vdd => vdd,
      vss => vss
   );

aux1380_ins : noa22_x1
   port map (
      i0  => not_aux90,
      i1  => not_aux38,
      i2  => in_rom_neuron_index(0),
      nq  => aux1380,
      vdd => vdd,
      vss => vss
   );

aux1375_ins : nxr2_x1
   port map (
      i0  => not_aux210,
      i1  => in_rom_input_index(2),
      nq  => aux1375,
      vdd => vdd,
      vss => vss
   );

aux1373_ins : na2_x1
   port map (
      i0  => not_aux128,
      i1  => aux16,
      nq  => aux1373,
      vdd => vdd,
      vss => vss
   );

aux1372_ins : na2_x1
   port map (
      i0  => not_aux475,
      i1  => not_aux572,
      nq  => aux1372,
      vdd => vdd,
      vss => vss
   );

aux1370_ins : a2_x2
   port map (
      i0  => not_aux255,
      i1  => aux216,
      q   => aux1370,
      vdd => vdd,
      vss => vss
   );

aux1367_ins : no3_x1
   port map (
      i0  => aux111,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(1),
      nq  => aux1367,
      vdd => vdd,
      vss => vss
   );

aux1365_ins : a2_x2
   port map (
      i0  => not_aux183,
      i1  => not_aux452,
      q   => aux1365,
      vdd => vdd,
      vss => vss
   );

aux1360_ins : na2_x1
   port map (
      i0  => not_aux526,
      i1  => not_aux547,
      nq  => aux1360,
      vdd => vdd,
      vss => vss
   );

aux1359_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      q   => aux1359,
      vdd => vdd,
      vss => vss
   );

aux1358_ins : a2_x2
   port map (
      i0  => not_aux593,
      i1  => not_aux37,
      q   => aux1358,
      vdd => vdd,
      vss => vss
   );

aux1356_ins : na2_x1
   port map (
      i0  => not_aux339,
      i1  => not_aux120,
      nq  => aux1356,
      vdd => vdd,
      vss => vss
   );

aux1355_ins : na2_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux243,
      nq  => aux1355,
      vdd => vdd,
      vss => vss
   );

aux1353_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux991,
      nq  => aux1353,
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => not_aux121,
      i1  => not_aux156,
      i2  => not_aux380,
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

aux1352_ins : a2_x2
   port map (
      i0  => na3_x1_19_sig,
      i1  => in_rom_neuron_index(0),
      q   => aux1352,
      vdd => vdd,
      vss => vss
   );

aux1348_ins : a2_x2
   port map (
      i0  => not_aux167,
      i1  => not_aux373,
      q   => aux1348,
      vdd => vdd,
      vss => vss
   );

aux1344_ins : a2_x2
   port map (
      i0  => not_aux70,
      i1  => not_aux78,
      q   => aux1344,
      vdd => vdd,
      vss => vss
   );

aux1343_ins : a2_x2
   port map (
      i0  => not_aux926,
      i1  => not_aux678,
      q   => aux1343,
      vdd => vdd,
      vss => vss
   );

aux1342_ins : na2_x1
   port map (
      i0  => not_aux183,
      i1  => not_aux89,
      nq  => aux1342,
      vdd => vdd,
      vss => vss
   );

aux1341_ins : o2_x2
   port map (
      i0  => not_aux501,
      i1  => aux520,
      q   => aux1341,
      vdd => vdd,
      vss => vss
   );

aux1339_ins : a2_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_neuron_index(0),
      q   => aux1339,
      vdd => vdd,
      vss => vss
   );

aux1337_ins : a2_x2
   port map (
      i0  => not_aux111,
      i1  => not_aux21,
      q   => aux1337,
      vdd => vdd,
      vss => vss
   );

aux1335_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux603,
      nq  => aux1335,
      vdd => vdd,
      vss => vss
   );

aux1334_ins : a2_x2
   port map (
      i0  => not_aux97,
      i1  => not_aux107,
      q   => aux1334,
      vdd => vdd,
      vss => vss
   );

aux1333_ins : no2_x1
   port map (
      i0  => not_aux365,
      i1  => aux625,
      nq  => aux1333,
      vdd => vdd,
      vss => vss
   );

aux1331_ins : o2_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_neuron_index(0),
      q   => aux1331,
      vdd => vdd,
      vss => vss
   );

aux1328_ins : na2_x1
   port map (
      i0  => not_aux548,
      i1  => not_aux322,
      nq  => aux1328,
      vdd => vdd,
      vss => vss
   );

aux1327_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux312,
      nq  => aux1327,
      vdd => vdd,
      vss => vss
   );

aux1326_ins : a2_x2
   port map (
      i0  => not_aux435,
      i1  => not_aux438,
      q   => aux1326,
      vdd => vdd,
      vss => vss
   );

aux1324_ins : no2_x1
   port map (
      i0  => not_aux135,
      i1  => not_aux536,
      nq  => aux1324,
      vdd => vdd,
      vss => vss
   );

aux1318_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux26,
      q   => aux1318,
      vdd => vdd,
      vss => vss
   );

aux1317_ins : a2_x2
   port map (
      i0  => not_aux412,
      i1  => not_aux470,
      q   => aux1317,
      vdd => vdd,
      vss => vss
   );

aux1315_ins : a2_x2
   port map (
      i0  => not_aux208,
      i1  => not_in_rom_input_index(2),
      q   => aux1315,
      vdd => vdd,
      vss => vss
   );

aux1313_ins : na2_x1
   port map (
      i0  => not_aux604,
      i1  => not_aux94,
      nq  => aux1313,
      vdd => vdd,
      vss => vss
   );

aux1309_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux410,
      nq  => aux1309,
      vdd => vdd,
      vss => vss
   );

aux1294_ins : a2_x2
   port map (
      i0  => not_aux12,
      i1  => not_aux255,
      q   => aux1294,
      vdd => vdd,
      vss => vss
   );

aux1293_ins : a2_x2
   port map (
      i0  => not_aux652,
      i1  => not_aux339,
      q   => aux1293,
      vdd => vdd,
      vss => vss
   );

aux1292_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux617,
      q   => aux1292,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux50,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1288,
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

aux1290_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => on12_x1_8_sig,
      i2  => no2_x1_7_sig,
      i3  => not_aux144,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => aux1290,
      vdd => vdd,
      vss => vss
   );

aux1288_ins : o2_x2
   port map (
      i0  => not_aux109,
      i1  => aux603,
      q   => aux1288,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => not_aux536,
      i1  => aux107,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux578,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => o2_x2_13_sig,
      i1  => not_aux1211,
      i2  => nao22_x1_12_sig,
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => not_aux15,
      i1  => not_aux213,
      q   => mx2_x2_sig,
      vdd => vdd,
      vss => vss
   );

aux1285_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => mx2_x2_sig,
      i2  => na3_x1_20_sig,
      nq  => aux1285,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => not_aux440,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux644,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

aux1284_ins : na2_x1
   port map (
      i0  => not_aux166,
      i1  => na3_x1_21_sig,
      nq  => aux1284,
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => not_aux225,
      i1  => not_aux214,
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_44_ins : na2_x1
   port map (
      i0  => not_aux523,
      i1  => not_aux443,
      nq  => na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_2_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_44_sig,
      i1  => na2_x1_43_sig,
      q   => mx2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

aux1282_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => mx2_x2_2_sig,
      i2  => aux1205,
      nq  => aux1282,
      vdd => vdd,
      vss => vss
   );

aux1275_ins : a2_x2
   port map (
      i0  => not_aux574,
      i1  => not_aux375,
      q   => aux1275,
      vdd => vdd,
      vss => vss
   );

na2_x1_45_ins : na2_x1
   port map (
      i0  => not_aux767,
      i1  => not_aux313,
      nq  => na2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_46_ins : na2_x1
   port map (
      i0  => not_aux411,
      i1  => not_aux118,
      nq  => na2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

aux1274_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_46_sig,
      i1  => na2_x1_45_sig,
      nq  => aux1274,
      vdd => vdd,
      vss => vss
   );

aux1269_ins : a2_x2
   port map (
      i0  => not_aux728,
      i1  => not_aux456,
      q   => aux1269,
      vdd => vdd,
      vss => vss
   );

aux1268_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1267,
      q   => aux1268,
      vdd => vdd,
      vss => vss
   );

aux1267_ins : na2_x1
   port map (
      i0  => not_aux66,
      i1  => mbk_buf_not_aux125,
      nq  => aux1267,
      vdd => vdd,
      vss => vss
   );

na2_x1_47_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux880,
      nq  => na2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => not_aux87,
      i1  => not_aux579,
      i2  => not_aux522,
      i3  => na2_x1_47_sig,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => aux1263,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux165,
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => o2_x2_14_sig,
      i1  => not_aux692,
      i2  => not_aux32,
      i3  => inv_x2_13_sig,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

aux1266_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => na4_x1_4_sig,
      i1  => na4_x1_3_sig,
      nq  => aux1266,
      vdd => vdd,
      vss => vss
   );

aux1263_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux165,
      q   => aux1263,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => not_aux1121,
      i1  => not_in_rom_input_index(2),
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

aux1262_ins : noa22_x1
   port map (
      i0  => o2_x2_15_sig,
      i1  => in_rom_neuron_index(0),
      i2  => aux1152,
      nq  => aux1262,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux241,
      i1  => aux1259,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => no2_x1_8_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1143,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

aux1260_ins : ao22_x2
   port map (
      i0  => ao22_x2_5_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1150,
      q   => aux1260,
      vdd => vdd,
      vss => vss
   );

aux1259_ins : na2_x1
   port map (
      i0  => not_aux160,
      i1  => not_aux104,
      nq  => aux1259,
      vdd => vdd,
      vss => vss
   );

na2_x1_48_ins : na2_x1
   port map (
      i0  => not_aux700,
      i1  => not_aux379,
      nq  => na2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_49_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux255,
      nq  => na2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

aux1258_ins : noa22_x1
   port map (
      i0  => na2_x1_49_sig,
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_48_sig,
      nq  => aux1258,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => aux711,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_14_sig,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => not_aux571,
      i1  => not_aux1026,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => aux1133,
      i1  => oa22_x2_16_sig,
      i2  => o3_x2_7_sig,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

aux1249_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1129,
      i2  => na3_x1_22_sig,
      nq  => aux1249,
      vdd => vdd,
      vss => vss
   );

na2_x1_50_ins : na2_x1
   port map (
      i0  => not_aux8,
      i1  => not_aux257,
      nq  => na2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_51_ins : na2_x1
   port map (
      i0  => not_aux406,
      i1  => not_aux1081,
      nq  => na2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_3_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_51_sig,
      i1  => na2_x1_50_sig,
      q   => mx2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

aux1247_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => mx2_x2_3_sig,
      i2  => aux1128,
      nq  => aux1247,
      vdd => vdd,
      vss => vss
   );

aux1243_ins : no3_x1
   port map (
      i0  => aux101,
      i1  => in_rom_neuron_index(0),
      i2  => aux180,
      nq  => aux1243,
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => aux1238,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

aux1240_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => inv_x2_15_sig,
      i2  => aux1237,
      nq  => aux1240,
      vdd => vdd,
      vss => vss
   );

aux1238_ins : a2_x2
   port map (
      i0  => not_aux497,
      i1  => not_aux146,
      q   => aux1238,
      vdd => vdd,
      vss => vss
   );

aux1237_ins : na2_x1
   port map (
      i0  => not_aux82,
      i1  => not_aux208,
      nq  => aux1237,
      vdd => vdd,
      vss => vss
   );

aux1236_ins : na2_x1
   port map (
      i0  => not_aux144,
      i1  => not_aux208,
      nq  => aux1236,
      vdd => vdd,
      vss => vss
   );

na2_x1_52_ins : na2_x1
   port map (
      i0  => not_aux1015,
      i1  => not_aux47,
      nq  => na2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_53_ins : na2_x1
   port map (
      i0  => not_aux441,
      i1  => not_aux652,
      nq  => na2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

aux1235_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_53_sig,
      i1  => na2_x1_52_sig,
      nq  => aux1235,
      vdd => vdd,
      vss => vss
   );

aux1232_ins : a2_x2
   port map (
      i0  => not_aux516,
      i1  => not_aux361,
      q   => aux1232,
      vdd => vdd,
      vss => vss
   );

aux1231_ins : a3_x2
   port map (
      i0  => not_aux440,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux670,
      q   => aux1231,
      vdd => vdd,
      vss => vss
   );

aux1227_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux324,
      nq  => aux1227,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => not_aux260,
      i1  => not_aux536,
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => aux1220,
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_4_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux1219,
      i1  => inv_x2_16_sig,
      q   => mx2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

aux1224_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_4_sig,
      i1   => aux409,
      i2   => o2_x2_16_sig,
      nq   => aux1224,
      vdd  => vdd,
      vss  => vss
   );

aux1220_ins : no2_x1
   port map (
      i0  => not_aux191,
      i1  => not_aux536,
      nq  => aux1220,
      vdd => vdd,
      vss => vss
   );

aux1219_ins : na2_x1
   port map (
      i0  => not_aux635,
      i1  => not_in_rom_input_index(2),
      nq  => aux1219,
      vdd => vdd,
      vss => vss
   );

aux1218_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux498,
      nq  => aux1218,
      vdd => vdd,
      vss => vss
   );

aux1214_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux82,
      nq  => aux1214,
      vdd => vdd,
      vss => vss
   );

aux1213_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux0,
      q   => aux1213,
      vdd => vdd,
      vss => vss
   );

aux1208_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux382,
      nq  => aux1208,
      vdd => vdd,
      vss => vss
   );

aux1206_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1044,
      q   => aux1206,
      vdd => vdd,
      vss => vss
   );

na2_x1_54_ins : na2_x1
   port map (
      i0  => not_aux124,
      i1  => not_aux52,
      nq  => na2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => not_aux1097,
      i1  => not_aux168,
      i2  => na2_x1_54_sig,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

aux1205_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_9_sig,
      nq  => aux1205,
      vdd => vdd,
      vss => vss
   );

aux1195_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux612,
      q   => aux1195,
      vdd => vdd,
      vss => vss
   );

na2_x1_55_ins : na2_x1
   port map (
      i0  => not_aux87,
      i1  => not_aux547,
      nq  => na2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_56_ins : na2_x1
   port map (
      i0  => not_aux30,
      i1  => not_aux1173,
      nq  => na2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_57_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux1179,
      nq  => na2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_57_sig,
      i2  => aux1178,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

aux1184_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_17_sig,
      i1   => na2_x1_56_sig,
      i2   => na2_x1_55_sig,
      q    => aux1184,
      vdd  => vdd,
      vss  => vss
   );

aux1178_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux895,
      nq  => aux1178,
      vdd => vdd,
      vss => vss
   );

aux1173_ins : na2_x1
   port map (
      i0  => not_aux125,
      i1  => not_aux324,
      nq  => aux1173,
      vdd => vdd,
      vss => vss
   );

aux1155_ins : ao22_x2
   port map (
      i0  => not_aux73,
      i1  => not_aux635,
      i2  => in_rom_neuron_index(0),
      q   => aux1155,
      vdd => vdd,
      vss => vss
   );

aux1152_ins : noa22_x1
   port map (
      i0  => not_aux504,
      i1  => not_aux143,
      i2  => in_rom_neuron_index(0),
      nq  => aux1152,
      vdd => vdd,
      vss => vss
   );

aux1144_ins : na2_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux380,
      nq  => aux1144,
      vdd => vdd,
      vss => vss
   );

aux1142_ins : na2_x1
   port map (
      i0  => not_aux352,
      i1  => aux3,
      nq  => aux1142,
      vdd => vdd,
      vss => vss
   );

aux1141_ins : noa22_x1
   port map (
      i0  => not_aux697,
      i1  => not_aux1139,
      i2  => in_rom_neuron_index(0),
      nq  => aux1141,
      vdd => vdd,
      vss => vss
   );

aux1133_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      nq  => aux1133,
      vdd => vdd,
      vss => vss
   );

aux1132_ins : o2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux635,
      q   => aux1132,
      vdd => vdd,
      vss => vss
   );

aux1129_ins : na2_x1
   port map (
      i0  => not_aux617,
      i1  => aux365,
      nq  => aux1129,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => not_aux330,
      i1  => not_aux644,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_23_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux514,
      q   => a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

aux1128_ins : ao22_x2
   port map (
      i0  => a2_x2_23_sig,
      i1  => noa22_x1_17_sig,
      i2  => in_rom_neuron_index(1),
      q   => aux1128,
      vdd => vdd,
      vss => vss
   );

aux1122_ins : a2_x2
   port map (
      i0  => not_aux836,
      i1  => not_aux234,
      q   => aux1122,
      vdd => vdd,
      vss => vss
   );

aux1121_ins : xr2_x1
   port map (
      i0  => not_aux210,
      i1  => in_rom_input_index(0),
      q   => aux1121,
      vdd => vdd,
      vss => vss
   );

aux1119_ins : a2_x2
   port map (
      i0  => not_aux607,
      i1  => not_aux767,
      q   => aux1119,
      vdd => vdd,
      vss => vss
   );

aux1118_ins : a2_x2
   port map (
      i0  => not_aux158,
      i1  => not_aux766,
      q   => aux1118,
      vdd => vdd,
      vss => vss
   );

aux1113_ins : na2_x1
   port map (
      i0  => not_aux633,
      i1  => aux294,
      nq  => aux1113,
      vdd => vdd,
      vss => vss
   );

aux1112_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_input_index(1),
      q   => aux1112,
      vdd => vdd,
      vss => vss
   );

aux1098_ins : na2_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux111,
      nq  => aux1098,
      vdd => vdd,
      vss => vss
   );

aux1097_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_neuron_index(0),
      q   => aux1097,
      vdd => vdd,
      vss => vss
   );

aux1096_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => mbk_buf_not_in_rom_input_index(3),
      q   => aux1096,
      vdd => vdd,
      vss => vss
   );

aux1094_ins : a2_x2
   port map (
      i0  => not_aux563,
      i1  => not_aux15,
      q   => aux1094,
      vdd => vdd,
      vss => vss
   );

aux1093_ins : na2_x1
   port map (
      i0  => not_aux545,
      i1  => not_aux329,
      nq  => aux1093,
      vdd => vdd,
      vss => vss
   );

aux1091_ins : o2_x2
   port map (
      i0  => not_aux50,
      i1  => aux352,
      q   => aux1091,
      vdd => vdd,
      vss => vss
   );

aux1089_ins : na2_x1
   port map (
      i0  => not_aux978,
      i1  => not_aux45,
      nq  => aux1089,
      vdd => vdd,
      vss => vss
   );

aux1087_ins : no2_x1
   port map (
      i0  => not_aux11,
      i1  => aux294,
      nq  => aux1087,
      vdd => vdd,
      vss => vss
   );

aux1082_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux123,
      q   => aux1082,
      vdd => vdd,
      vss => vss
   );

aux1077_ins : na2_x1
   port map (
      i0  => not_aux1076,
      i1  => not_aux136,
      nq  => aux1077,
      vdd => vdd,
      vss => vss
   );

aux1076_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux370,
      q   => aux1076,
      vdd => vdd,
      vss => vss
   );

aux1075_ins : a2_x2
   port map (
      i0  => not_aux429,
      i1  => not_in_rom_input_index(1),
      q   => aux1075,
      vdd => vdd,
      vss => vss
   );

aux1073_ins : na2_x1
   port map (
      i0  => not_aux181,
      i1  => not_in_rom_input_index(2),
      nq  => aux1073,
      vdd => vdd,
      vss => vss
   );

aux1072_ins : on12_x1
   port map (
      i0  => not_in_rom_input_index(2),
      i1  => aux1071,
      q   => aux1072,
      vdd => vdd,
      vss => vss
   );

aux1071_ins : nxr2_x1
   port map (
      i0  => not_aux352,
      i1  => in_rom_input_index(0),
      nq  => aux1071,
      vdd => vdd,
      vss => vss
   );

aux1068_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux413,
      q   => aux1068,
      vdd => vdd,
      vss => vss
   );

aux1062_ins : no2_x1
   port map (
      i0  => not_aux352,
      i1  => not_aux15,
      nq  => aux1062,
      vdd => vdd,
      vss => vss
   );

aux1061_ins : a2_x2
   port map (
      i0  => not_aux928,
      i1  => not_aux771,
      q   => aux1061,
      vdd => vdd,
      vss => vss
   );

aux1060_ins : na2_x1
   port map (
      i0  => not_aux617,
      i1  => not_aux210,
      nq  => aux1060,
      vdd => vdd,
      vss => vss
   );

aux1058_ins : na2_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux117,
      nq  => aux1058,
      vdd => vdd,
      vss => vss
   );

aux1056_ins : na2_x1
   port map (
      i0  => not_aux378,
      i1  => not_aux229,
      nq  => aux1056,
      vdd => vdd,
      vss => vss
   );

aux1050_ins : a2_x2
   port map (
      i0  => not_aux371,
      i1  => not_aux74,
      q   => aux1050,
      vdd => vdd,
      vss => vss
   );

aux1045_ins : na2_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux32,
      nq  => aux1045,
      vdd => vdd,
      vss => vss
   );

aux1044_ins : a2_x2
   port map (
      i0  => not_aux510,
      i1  => not_aux74,
      q   => aux1044,
      vdd => vdd,
      vss => vss
   );

aux1042_ins : na2_x1
   port map (
      i0  => not_aux319,
      i1  => not_aux223,
      nq  => aux1042,
      vdd => vdd,
      vss => vss
   );

aux1041_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux37,
      nq  => aux1041,
      vdd => vdd,
      vss => vss
   );

aux1040_ins : no3_x1
   port map (
      i0  => not_aux25,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux964,
      nq  => aux1040,
      vdd => vdd,
      vss => vss
   );

aux1037_ins : noa22_x1
   port map (
      i0  => not_aux331,
      i1  => not_aux152,
      i2  => in_rom_neuron_index(0),
      nq  => aux1037,
      vdd => vdd,
      vss => vss
   );

aux1035_ins : na2_x1
   port map (
      i0  => not_aux407,
      i1  => not_aux128,
      nq  => aux1035,
      vdd => vdd,
      vss => vss
   );

aux1033_ins : na2_x1
   port map (
      i0  => not_aux609,
      i1  => not_aux296,
      nq  => aux1033,
      vdd => vdd,
      vss => vss
   );

aux1032_ins : na2_x1
   port map (
      i0  => not_aux529,
      i1  => not_aux19,
      nq  => aux1032,
      vdd => vdd,
      vss => vss
   );

aux1030_ins : a2_x2
   port map (
      i0  => not_aux117,
      i1  => not_in_rom_input_index(2),
      q   => aux1030,
      vdd => vdd,
      vss => vss
   );

aux1028_ins : noa22_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux685,
      i2  => in_rom_neuron_index(0),
      nq  => aux1028,
      vdd => vdd,
      vss => vss
   );

aux1025_ins : na2_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux160,
      nq  => aux1025,
      vdd => vdd,
      vss => vss
   );

aux1024_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux620,
      nq  => aux1024,
      vdd => vdd,
      vss => vss
   );

aux1022_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1021,
      nq  => aux1022,
      vdd => vdd,
      vss => vss
   );

aux1017_ins : a2_x2
   port map (
      i0  => not_aux18,
      i1  => not_aux180,
      q   => aux1017,
      vdd => vdd,
      vss => vss
   );

aux1016_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux85,
      q   => aux1016,
      vdd => vdd,
      vss => vss
   );

aux1013_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux68,
      q   => aux1013,
      vdd => vdd,
      vss => vss
   );

aux1012_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux22,
      nq  => aux1012,
      vdd => vdd,
      vss => vss
   );

aux1007_ins : na3_x1
   port map (
      i0  => not_aux617,
      i1  => not_aux103,
      i2  => not_aux121,
      nq  => aux1007,
      vdd => vdd,
      vss => vss
   );

aux1005_ins : no2_x1
   port map (
      i0  => not_aux352,
      i1  => not_aux50,
      nq  => aux1005,
      vdd => vdd,
      vss => vss
   );

aux1004_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux88,
      nq  => aux1004,
      vdd => vdd,
      vss => vss
   );

aux1003_ins : na2_x1
   port map (
      i0  => not_aux146,
      i1  => not_aux212,
      nq  => aux1003,
      vdd => vdd,
      vss => vss
   );

aux1002_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux536,
      nq  => aux1002,
      vdd => vdd,
      vss => vss
   );

aux1000_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux151,
      q   => aux1000,
      vdd => vdd,
      vss => vss
   );

aux997_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux35,
      nq  => aux997,
      vdd => vdd,
      vss => vss
   );

aux994_ins : na2_x1
   port map (
      i0  => not_aux320,
      i1  => not_aux107,
      nq  => aux994,
      vdd => vdd,
      vss => vss
   );

aux991_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux97,
      nq  => aux991,
      vdd => vdd,
      vss => vss
   );

aux990_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux230,
      q   => aux990,
      vdd => vdd,
      vss => vss
   );

aux988_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      nq  => aux988,
      vdd => vdd,
      vss => vss
   );

aux987_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux50,
      q   => aux987,
      vdd => vdd,
      vss => vss
   );

aux985_ins : a2_x2
   port map (
      i0  => not_aux460,
      i1  => not_aux5,
      q   => aux985,
      vdd => vdd,
      vss => vss
   );

aux984_ins : na2_x1
   port map (
      i0  => not_aux187,
      i1  => not_aux117,
      nq  => aux984,
      vdd => vdd,
      vss => vss
   );

aux979_ins : na2_x1
   port map (
      i0  => not_aux82,
      i1  => not_aux66,
      nq  => aux979,
      vdd => vdd,
      vss => vss
   );

aux978_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux245,
      nq  => aux978,
      vdd => vdd,
      vss => vss
   );

aux976_ins : a2_x2
   port map (
      i0  => not_aux217,
      i1  => not_aux21,
      q   => aux976,
      vdd => vdd,
      vss => vss
   );

aux973_ins : na2_x1
   port map (
      i0  => not_aux394,
      i1  => not_aux339,
      nq  => aux973,
      vdd => vdd,
      vss => vss
   );

aux967_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux316,
      q   => aux967,
      vdd => vdd,
      vss => vss
   );

aux966_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux324,
      nq  => aux966,
      vdd => vdd,
      vss => vss
   );

aux964_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux117,
      nq  => aux964,
      vdd => vdd,
      vss => vss
   );

aux963_ins : a2_x2
   port map (
      i0  => not_aux499,
      i1  => not_aux766,
      q   => aux963,
      vdd => vdd,
      vss => vss
   );

aux962_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux98,
      q   => aux962,
      vdd => vdd,
      vss => vss
   );

aux961_ins : a2_x2
   port map (
      i0  => not_aux960,
      i1  => not_aux658,
      q   => aux961,
      vdd => vdd,
      vss => vss
   );

aux956_ins : na2_x1
   port map (
      i0  => not_aux505,
      i1  => not_aux955,
      nq  => aux956,
      vdd => vdd,
      vss => vss
   );

aux949_ins : na2_x1
   port map (
      i0  => not_aux318,
      i1  => not_aux97,
      nq  => aux949,
      vdd => vdd,
      vss => vss
   );

aux946_ins : na2_x1
   port map (
      i0  => not_aux32,
      i1  => not_aux105,
      nq  => aux946,
      vdd => vdd,
      vss => vss
   );

aux943_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux204,
      q   => aux943,
      vdd => vdd,
      vss => vss
   );

aux942_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux51,
      nq  => aux942,
      vdd => vdd,
      vss => vss
   );

aux941_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux312,
      nq  => aux941,
      vdd => vdd,
      vss => vss
   );

aux936_ins : na2_x1
   port map (
      i0  => not_aux272,
      i1  => not_aux497,
      nq  => aux936,
      vdd => vdd,
      vss => vss
   );

aux931_ins : na2_x1
   port map (
      i0  => not_aux32,
      i1  => not_aux142,
      nq  => aux931,
      vdd => vdd,
      vss => vss
   );

aux920_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux304,
      nq  => aux920,
      vdd => vdd,
      vss => vss
   );

aux917_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux120,
      nq  => aux917,
      vdd => vdd,
      vss => vss
   );

aux915_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux97,
      q   => aux915,
      vdd => vdd,
      vss => vss
   );

aux913_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux620,
      q   => aux913,
      vdd => vdd,
      vss => vss
   );

aux912_ins : a3_x2
   port map (
      i0  => not_aux826,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux43,
      q   => aux912,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux12,
      i1  => aux908,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

aux910_ins : ao22_x2
   port map (
      i0  => no2_x1_9_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux824,
      q   => aux910,
      vdd => vdd,
      vss => vss
   );

aux908_ins : na2_x1
   port map (
      i0  => not_aux166,
      i1  => not_aux187,
      nq  => aux908,
      vdd => vdd,
      vss => vss
   );

aux907_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux180,
      q   => aux907,
      vdd => vdd,
      vss => vss
   );

aux906_ins : a2_x2
   port map (
      i0  => not_aux706,
      i1  => not_aux818,
      q   => aux906,
      vdd => vdd,
      vss => vss
   );

na2_x1_58_ins : na2_x1
   port map (
      i0  => not_aux900,
      i1  => not_aux218,
      nq  => na2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_24_ins : a2_x2
   port map (
      i0  => not_aux475,
      i1  => not_aux563,
      q   => a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_24_sig,
      i2  => not_aux807,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

aux905_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_13_sig,
      i1   => not_aux804,
      i2   => na2_x1_58_sig,
      nq   => aux905,
      vdd  => vdd,
      vss  => vss
   );

aux895_ins : no2_x1
   port map (
      i0  => not_aux170,
      i1  => aux180,
      nq  => aux895,
      vdd => vdd,
      vss => vss
   );

aux892_ins : nxr2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_neuron_index(0),
      nq  => aux892,
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => not_aux438,
      i1  => in_rom_neuron_index(0),
      i2  => aux12,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

aux891_ins : a2_x2
   port map (
      i0  => na3_x1_23_sig,
      i1  => not_aux796,
      q   => aux891,
      vdd => vdd,
      vss => vss
   );

na3_x1_24_ins : na3_x1
   port map (
      i0  => not_aux887,
      i1  => not_aux794,
      i2  => not_aux506,
      nq  => na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => aux491,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_24_sig,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

aux889_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa22_x2_18_sig,
      i2  => aux792,
      nq  => aux889,
      vdd => vdd,
      vss => vss
   );

aux887_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux771,
      nq  => aux887,
      vdd => vdd,
      vss => vss
   );

na2_x1_59_ins : na2_x1
   port map (
      i0  => not_aux207,
      i1  => not_aux446,
      nq  => na2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_60_ins : na2_x1
   port map (
      i0  => not_aux786,
      i1  => not_aux885,
      nq  => na2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

aux886_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_60_sig,
      i1  => na2_x1_59_sig,
      nq  => aux886,
      vdd => vdd,
      vss => vss
   );

aux881_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux316,
      nq  => aux881,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => aux111,
      i1  => not_aux53,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_61_ins : na2_x1
   port map (
      i0  => not_aux877,
      i1  => not_aux110,
      nq  => na2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

aux879_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_61_sig,
      i2  => no3_x1_8_sig,
      nq  => aux879,
      vdd => vdd,
      vss => vss
   );

aux872_ins : na2_x1
   port map (
      i0  => not_aux871,
      i1  => not_aux483,
      nq  => aux872,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => not_aux672,
      i1  => not_aux499,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_25_ins : na3_x1
   port map (
      i0  => not_aux869,
      i1  => in_rom_neuron_index(1),
      i2  => oa22_x2_19_sig,
      nq  => na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => not_aux782,
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

aux870_ins : nao22_x1
   port map (
      i0  => aux867,
      i1  => inv_x2_17_sig,
      i2  => na3_x1_25_sig,
      nq  => aux870,
      vdd => vdd,
      vss => vss
   );

aux868_ins : na2_x1
   port map (
      i0  => not_aux322,
      i1  => not_aux14,
      nq  => aux868,
      vdd => vdd,
      vss => vss
   );

aux867_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux112,
      q   => aux867,
      vdd => vdd,
      vss => vss
   );

na3_x1_26_ins : na3_x1
   port map (
      i0  => not_aux164,
      i1  => not_aux110,
      i2  => aux21,
      nq  => na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux861,
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

aux863_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o2_x2_17_sig,
      i1   => na3_x1_26_sig,
      i2   => not_aux110,
      nq   => aux863,
      vdd  => vdd,
      vss  => vss
   );

aux861_ins : a2_x2
   port map (
      i0  => not_aux288,
      i1  => not_aux486,
      q   => aux861,
      vdd => vdd,
      vss => vss
   );

aux858_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux857,
      nq  => aux858,
      vdd => vdd,
      vss => vss
   );

na2_x1_62_ins : na2_x1
   port map (
      i0  => not_aux407,
      i1  => not_aux54,
      nq  => na2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_63_ins : na2_x1
   port map (
      i0  => not_aux481,
      i1  => not_aux853,
      nq  => na2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

aux856_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_63_sig,
      i1  => na2_x1_62_sig,
      nq  => aux856,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => aux618,
      i1  => not_aux83,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

aux851_ins : on12_x1
   port map (
      i0  => not_aux166,
      i1  => no3_x1_9_sig,
      q   => aux851,
      vdd => vdd,
      vss => vss
   );

aux840_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux299,
      q   => aux840,
      vdd => vdd,
      vss => vss
   );

aux839_ins : ao22_x2
   port map (
      i0  => aux838,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux750,
      q   => aux839,
      vdd => vdd,
      vss => vss
   );

aux838_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux294,
      q   => aux838,
      vdd => vdd,
      vss => vss
   );

aux837_ins : na2_x1
   port map (
      i0  => not_aux836,
      i1  => not_aux115,
      nq  => aux837,
      vdd => vdd,
      vss => vss
   );

aux827_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux92,
      nq  => aux827,
      vdd => vdd,
      vss => vss
   );

aux826_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux96,
      q   => aux826,
      vdd => vdd,
      vss => vss
   );

aux821_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      nq  => aux821,
      vdd => vdd,
      vss => vss
   );

aux817_ins : o2_x2
   port map (
      i0  => not_aux106,
      i1  => aux243,
      q   => aux817,
      vdd => vdd,
      vss => vss
   );

aux815_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux128,
      q   => aux815,
      vdd => vdd,
      vss => vss
   );

aux812_ins : an12_x1
   port map (
      i0  => aux809,
      i1  => not_aux811,
      q   => aux812,
      vdd => vdd,
      vss => vss
   );

aux809_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux808,
      nq  => aux809,
      vdd => vdd,
      vss => vss
   );

aux808_ins : xr2_x1
   port map (
      i0  => aux66,
      i1  => in_rom_input_index(2),
      q   => aux808,
      vdd => vdd,
      vss => vss
   );

aux806_ins : na2_x1
   port map (
      i0  => not_aux477,
      i1  => not_aux39,
      nq  => aux806,
      vdd => vdd,
      vss => vss
   );

aux805_ins : o2_x2
   port map (
      i0  => not_aux106,
      i1  => aux324,
      q   => aux805,
      vdd => vdd,
      vss => vss
   );

aux804_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux273,
      nq  => aux804,
      vdd => vdd,
      vss => vss
   );

aux803_ins : a2_x2
   port map (
      i0  => not_aux427,
      i1  => not_aux234,
      q   => aux803,
      vdd => vdd,
      vss => vss
   );

aux801_ins : na2_x1
   port map (
      i0  => not_aux635,
      i1  => not_aux0,
      nq  => aux801,
      vdd => vdd,
      vss => vss
   );

aux798_ins : na2_x1
   port map (
      i0  => not_aux121,
      i1  => not_aux380,
      nq  => aux798,
      vdd => vdd,
      vss => vss
   );

aux795_ins : a2_x2
   port map (
      i0  => not_aux133,
      i1  => not_aux593,
      q   => aux795,
      vdd => vdd,
      vss => vss
   );

aux794_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux550,
      q   => aux794,
      vdd => vdd,
      vss => vss
   );

na2_x1_64_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux294,
      nq  => na2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => not_aux622,
      i1  => not_aux455,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

aux792_ins : noa22_x1
   port map (
      i0  => oa22_x2_20_sig,
      i1  => na2_x1_64_sig,
      i2  => in_rom_neuron_index(1),
      nq  => aux792,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => not_aux291,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux326,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

aux776_ins : no4_x1
   port map (
      i0  => aux121,
      i1  => a3_x2_10_sig,
      i2  => in_rom_neuron_index(1),
      i3  => aux771,
      nq  => aux776,
      vdd => vdd,
      vss => vss
   );

aux771_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux39,
      nq  => aux771,
      vdd => vdd,
      vss => vss
   );

aux768_ins : a2_x2
   port map (
      i0  => not_aux546,
      i1  => not_aux767,
      q   => aux768,
      vdd => vdd,
      vss => vss
   );

aux765_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux138,
      q   => aux765,
      vdd => vdd,
      vss => vss
   );

aux764_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_input_index(2),
      nq  => aux764,
      vdd => vdd,
      vss => vss
   );

aux762_ins : a2_x2
   port map (
      i0  => not_aux180,
      i1  => not_in_rom_input_index(2),
      q   => aux762,
      vdd => vdd,
      vss => vss
   );

aux761_ins : na2_x1
   port map (
      i0  => not_aux146,
      i1  => not_aux115,
      nq  => aux761,
      vdd => vdd,
      vss => vss
   );

aux758_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux588,
      q   => aux758,
      vdd => vdd,
      vss => vss
   );

aux755_ins : na2_x1
   port map (
      i0  => not_aux754,
      i1  => not_aux213,
      nq  => aux755,
      vdd => vdd,
      vss => vss
   );

aux751_ins : a2_x2
   port map (
      i0  => not_aux593,
      i1  => not_aux324,
      q   => aux751,
      vdd => vdd,
      vss => vss
   );

aux742_ins : na2_x1
   port map (
      i0  => not_aux633,
      i1  => aux617,
      nq  => aux742,
      vdd => vdd,
      vss => vss
   );

aux741_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux42,
      q   => aux741,
      vdd => vdd,
      vss => vss
   );

aux739_ins : a2_x2
   port map (
      i0  => not_aux208,
      i1  => not_in_rom_input_index(0),
      q   => aux739,
      vdd => vdd,
      vss => vss
   );

aux738_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux105,
      q   => aux738,
      vdd => vdd,
      vss => vss
   );

na3_x1_27_ins : na3_x1
   port map (
      i0  => not_aux520,
      i1  => not_aux164,
      i2  => not_aux328,
      nq  => na3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_28_ins : na3_x1
   port map (
      i0  => not_aux41,
      i1  => not_aux186,
      i2  => not_aux50,
      nq  => na3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

aux735_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na3_x1_28_sig,
      i1  => na3_x1_27_sig,
      q   => aux735,
      vdd => vdd,
      vss => vss
   );

aux727_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux726,
      q   => aux727,
      vdd => vdd,
      vss => vss
   );

aux722_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux339,
      nq  => aux722,
      vdd => vdd,
      vss => vss
   );

aux720_ins : ao22_x2
   port map (
      i0  => not_aux83,
      i1  => aux95,
      i2  => not_in_rom_neuron_index(0),
      q   => aux720,
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => aux347,
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

aux718_ins : noa22_x1
   port map (
      i0  => inv_x2_18_sig,
      i1  => not_aux636,
      i2  => in_rom_neuron_index(1),
      nq  => aux718,
      vdd => vdd,
      vss => vss
   );

aux712_ins : na2_x1
   port map (
      i0  => not_aux561,
      i1  => not_aux53,
      nq  => aux712,
      vdd => vdd,
      vss => vss
   );

aux711_ins : na2_x1
   port map (
      i0  => not_aux255,
      i1  => not_in_rom_input_index(2),
      nq  => aux711,
      vdd => vdd,
      vss => vss
   );

aux709_ins : na2_x1
   port map (
      i0  => not_aux241,
      i1  => not_aux296,
      nq  => aux709,
      vdd => vdd,
      vss => vss
   );

aux708_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux166,
      q   => aux708,
      vdd => vdd,
      vss => vss
   );

aux707_ins : na2_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux210,
      nq  => aux707,
      vdd => vdd,
      vss => vss
   );

aux706_ins : na2_x1
   port map (
      i0  => not_aux374,
      i1  => not_aux146,
      nq  => aux706,
      vdd => vdd,
      vss => vss
   );

aux704_ins : na2_x1
   port map (
      i0  => not_aux32,
      i1  => not_aux38,
      nq  => aux704,
      vdd => vdd,
      vss => vss
   );

aux699_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux219,
      nq  => aux699,
      vdd => vdd,
      vss => vss
   );

aux697_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux75,
      q   => aux697,
      vdd => vdd,
      vss => vss
   );

aux687_ins : na2_x1
   port map (
      i0  => not_aux115,
      i1  => aux536,
      nq  => aux687,
      vdd => vdd,
      vss => vss
   );

aux686_ins : na2_x1
   port map (
      i0  => not_aux496,
      i1  => not_aux142,
      nq  => aux686,
      vdd => vdd,
      vss => vss
   );

aux685_ins : a2_x2
   port map (
      i0  => not_aux499,
      i1  => not_aux156,
      q   => aux685,
      vdd => vdd,
      vss => vss
   );

aux683_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => aux201,
      q   => aux683,
      vdd => vdd,
      vss => vss
   );

aux682_ins : na2_x1
   port map (
      i0  => not_aux166,
      i1  => not_aux324,
      nq  => aux682,
      vdd => vdd,
      vss => vss
   );

aux680_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux454,
      q   => aux680,
      vdd => vdd,
      vss => vss
   );

aux677_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      q   => aux677,
      vdd => vdd,
      vss => vss
   );

aux673_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux290,
      nq  => aux673,
      vdd => vdd,
      vss => vss
   );

aux672_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux216,
      q   => aux672,
      vdd => vdd,
      vss => vss
   );

aux664_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      nq  => aux664,
      vdd => vdd,
      vss => vss
   );

aux663_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux79,
      q   => aux663,
      vdd => vdd,
      vss => vss
   );

aux661_ins : a2_x2
   port map (
      i0  => not_aux29,
      i1  => not_aux230,
      q   => aux661,
      vdd => vdd,
      vss => vss
   );

aux660_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux107,
      nq  => aux660,
      vdd => vdd,
      vss => vss
   );

aux656_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux310,
      nq  => aux656,
      vdd => vdd,
      vss => vss
   );

aux655_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux104,
      nq  => aux655,
      vdd => vdd,
      vss => vss
   );

aux653_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux617,
      nq  => aux653,
      vdd => vdd,
      vss => vss
   );

aux652_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux213,
      nq  => aux652,
      vdd => vdd,
      vss => vss
   );

aux650_ins : na2_x1
   port map (
      i0  => not_aux128,
      i1  => not_aux217,
      nq  => aux650,
      vdd => vdd,
      vss => vss
   );

aux649_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux111,
      q   => aux649,
      vdd => vdd,
      vss => vss
   );

aux648_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux26,
      q   => aux648,
      vdd => vdd,
      vss => vss
   );

aux647_ins : no2_x1
   port map (
      i0  => not_aux184,
      i1  => aux646,
      nq  => aux647,
      vdd => vdd,
      vss => vss
   );

aux646_ins : na2_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux208,
      nq  => aux646,
      vdd => vdd,
      vss => vss
   );

aux640_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux180,
      q   => aux640,
      vdd => vdd,
      vss => vss
   );

aux638_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux637,
      q   => aux638,
      vdd => vdd,
      vss => vss
   );

aux637_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux241,
      q   => aux637,
      vdd => vdd,
      vss => vss
   );

aux636_ins : na2_x1
   port map (
      i0  => not_aux635,
      i1  => not_aux12,
      nq  => aux636,
      vdd => vdd,
      vss => vss
   );

aux635_ins : na2_x1
   port map (
      i0  => not_aux324,
      i1  => not_aux255,
      nq  => aux635,
      vdd => vdd,
      vss => vss
   );

aux634_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => in_rom_neuron_index(1),
      nq  => aux634,
      vdd => vdd,
      vss => vss
   );

aux633_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_neuron_index(1),
      q   => aux633,
      vdd => vdd,
      vss => vss
   );

aux631_ins : a2_x2
   port map (
      i0  => not_aux254,
      i1  => not_aux10,
      q   => aux631,
      vdd => vdd,
      vss => vss
   );

aux630_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux40,
      nq  => aux630,
      vdd => vdd,
      vss => vss
   );

aux628_ins : no2_x1
   port map (
      i0  => not_aux106,
      i1  => aux111,
      nq  => aux628,
      vdd => vdd,
      vss => vss
   );

aux625_ins : na2_x1
   port map (
      i0  => not_aux617,
      i1  => not_aux223,
      nq  => aux625,
      vdd => vdd,
      vss => vss
   );

aux622_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux16,
      nq  => aux622,
      vdd => vdd,
      vss => vss
   );

aux621_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux314,
      q   => aux621,
      vdd => vdd,
      vss => vss
   );

aux620_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux50,
      nq  => aux620,
      vdd => vdd,
      vss => vss
   );

aux619_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux66,
      nq  => aux619,
      vdd => vdd,
      vss => vss
   );

aux618_ins : na2_x1
   port map (
      i0  => not_aux617,
      i1  => not_aux95,
      nq  => aux618,
      vdd => vdd,
      vss => vss
   );

aux617_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux12,
      q   => aux617,
      vdd => vdd,
      vss => vss
   );

aux612_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux62,
      nq  => aux612,
      vdd => vdd,
      vss => vss
   );

aux605_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux501,
      nq  => aux605,
      vdd => vdd,
      vss => vss
   );

aux603_ins : na2_x1
   port map (
      i0  => not_aux37,
      i1  => not_aux142,
      nq  => aux603,
      vdd => vdd,
      vss => vss
   );

aux597_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_input_index(0),
      q   => aux597,
      vdd => vdd,
      vss => vss
   );

aux596_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux153,
      q   => aux596,
      vdd => vdd,
      vss => vss
   );

aux595_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux85,
      nq  => aux595,
      vdd => vdd,
      vss => vss
   );

aux593_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux11,
      nq  => aux593,
      vdd => vdd,
      vss => vss
   );

aux592_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux20,
      q   => aux592,
      vdd => vdd,
      vss => vss
   );

aux588_ins : no2_x1
   port map (
      i0  => not_aux0,
      i1  => aux99,
      nq  => aux588,
      vdd => vdd,
      vss => vss
   );

aux586_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux585,
      nq  => aux586,
      vdd => vdd,
      vss => vss
   );

aux585_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux166,
      nq  => aux585,
      vdd => vdd,
      vss => vss
   );

aux583_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux75,
      nq  => aux583,
      vdd => vdd,
      vss => vss
   );

aux575_ins : a2_x2
   port map (
      i0  => not_aux47,
      i1  => not_aux288,
      q   => aux575,
      vdd => vdd,
      vss => vss
   );

aux573_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux52,
      q   => aux573,
      vdd => vdd,
      vss => vss
   );

aux572_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux253,
      q   => aux572,
      vdd => vdd,
      vss => vss
   );

aux570_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux260,
      nq  => aux570,
      vdd => vdd,
      vss => vss
   );

aux567_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux219,
      q   => aux567,
      vdd => vdd,
      vss => vss
   );

aux562_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux283,
      q   => aux562,
      vdd => vdd,
      vss => vss
   );

aux561_ins : na2_x1
   port map (
      i0  => not_aux429,
      i1  => not_aux217,
      nq  => aux561,
      vdd => vdd,
      vss => vss
   );

aux559_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux180,
      nq  => aux559,
      vdd => vdd,
      vss => vss
   );

aux556_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux360,
      q   => aux556,
      vdd => vdd,
      vss => vss
   );

aux552_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux283,
      nq  => aux552,
      vdd => vdd,
      vss => vss
   );

aux550_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_aux11,
      nq  => aux550,
      vdd => vdd,
      vss => vss
   );

aux547_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux11,
      nq  => aux547,
      vdd => vdd,
      vss => vss
   );

aux541_ins : na2_x1
   port map (
      i0  => not_aux96,
      i1  => not_aux64,
      nq  => aux541,
      vdd => vdd,
      vss => vss
   );

aux538_ins : na2_x1
   port map (
      i0  => not_aux29,
      i1  => not_aux92,
      nq  => aux538,
      vdd => vdd,
      vss => vss
   );

aux537_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux328,
      q   => aux537,
      vdd => vdd,
      vss => vss
   );

aux536_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux50,
      nq  => aux536,
      vdd => vdd,
      vss => vss
   );

aux533_ins : a2_x2
   port map (
      i0  => not_aux532,
      i1  => not_aux362,
      q   => aux533,
      vdd => vdd,
      vss => vss
   );

aux530_ins : na2_x1
   port map (
      i0  => not_aux437,
      i1  => not_aux187,
      nq  => aux530,
      vdd => vdd,
      vss => vss
   );

aux529_ins : na2_x1
   port map (
      i0  => not_aux94,
      i1  => not_aux38,
      nq  => aux529,
      vdd => vdd,
      vss => vss
   );

aux528_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux15,
      nq  => aux528,
      vdd => vdd,
      vss => vss
   );

aux522_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux317,
      nq  => aux522,
      vdd => vdd,
      vss => vss
   );

aux520_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux3,
      q   => aux520,
      vdd => vdd,
      vss => vss
   );

aux517_ins : na2_x1
   port map (
      i0  => not_aux384,
      i1  => not_aux516,
      nq  => aux517,
      vdd => vdd,
      vss => vss
   );

aux514_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux448,
      q   => aux514,
      vdd => vdd,
      vss => vss
   );

aux510_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux190,
      nq  => aux510,
      vdd => vdd,
      vss => vss
   );

aux507_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux16,
      q   => aux507,
      vdd => vdd,
      vss => vss
   );

aux506_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux131,
      nq  => aux506,
      vdd => vdd,
      vss => vss
   );

aux503_ins : a2_x2
   port map (
      i0  => not_aux59,
      i1  => not_aux62,
      q   => aux503,
      vdd => vdd,
      vss => vss
   );

aux501_ins : nxr2_x1
   port map (
      i0  => not_aux50,
      i1  => in_rom_input_index(1),
      nq  => aux501,
      vdd => vdd,
      vss => vss
   );

aux499_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux34,
      nq  => aux499,
      vdd => vdd,
      vss => vss
   );

aux498_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux59,
      nq  => aux498,
      vdd => vdd,
      vss => vss
   );

aux497_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux3,
      nq  => aux497,
      vdd => vdd,
      vss => vss
   );

aux496_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux46,
      nq  => aux496,
      vdd => vdd,
      vss => vss
   );

aux493_ins : na2_x1
   port map (
      i0  => not_aux492,
      i1  => not_aux333,
      nq  => aux493,
      vdd => vdd,
      vss => vss
   );

aux491_ins : na2_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux180,
      nq  => aux491,
      vdd => vdd,
      vss => vss
   );

aux486_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux396,
      nq  => aux486,
      vdd => vdd,
      vss => vss
   );

aux485_ins : na2_x1
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux187,
      nq  => aux485,
      vdd => vdd,
      vss => vss
   );

aux484_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux393,
      nq  => aux484,
      vdd => vdd,
      vss => vss
   );

aux480_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux365,
      nq  => aux480,
      vdd => vdd,
      vss => vss
   );

aux479_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux253,
      q   => aux479,
      vdd => vdd,
      vss => vss
   );

aux475_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux76,
      nq  => aux475,
      vdd => vdd,
      vss => vss
   );

aux474_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux294,
      nq  => aux474,
      vdd => vdd,
      vss => vss
   );

aux472_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux471,
      nq  => aux472,
      vdd => vdd,
      vss => vss
   );

aux470_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux53,
      nq  => aux470,
      vdd => vdd,
      vss => vss
   );

aux468_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux459,
      q   => aux468,
      vdd => vdd,
      vss => vss
   );

aux464_ins : a2_x2
   port map (
      i0  => not_aux390,
      i1  => not_aux161,
      q   => aux464,
      vdd => vdd,
      vss => vss
   );

aux462_ins : na2_x1
   port map (
      i0  => not_aux212,
      i1  => not_aux105,
      nq  => aux462,
      vdd => vdd,
      vss => vss
   );

aux461_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux123,
      nq  => aux461,
      vdd => vdd,
      vss => vss
   );

aux459_ins : na2_x1
   port map (
      i0  => not_aux247,
      i1  => not_aux29,
      nq  => aux459,
      vdd => vdd,
      vss => vss
   );

aux458_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux316,
      q   => aux458,
      vdd => vdd,
      vss => vss
   );

aux455_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux62,
      nq  => aux455,
      vdd => vdd,
      vss => vss
   );

aux454_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux260,
      nq  => aux454,
      vdd => vdd,
      vss => vss
   );

aux452_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux191,
      nq  => aux452,
      vdd => vdd,
      vss => vss
   );

aux450_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux44,
      nq  => aux450,
      vdd => vdd,
      vss => vss
   );

aux449_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux321,
      nq  => aux449,
      vdd => vdd,
      vss => vss
   );

aux448_ins : o2_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux106,
      q   => aux448,
      vdd => vdd,
      vss => vss
   );

aux447_ins : na2_x1
   port map (
      i0  => not_aux446,
      i1  => not_aux375,
      nq  => aux447,
      vdd => vdd,
      vss => vss
   );

aux446_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux445,
      nq  => aux446,
      vdd => vdd,
      vss => vss
   );

aux445_ins : o2_x2
   port map (
      i0  => not_aux12,
      i1  => aux67,
      q   => aux445,
      vdd => vdd,
      vss => vss
   );

aux442_ins : na2_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux115,
      nq  => aux442,
      vdd => vdd,
      vss => vss
   );

aux440_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux79,
      nq  => aux440,
      vdd => vdd,
      vss => vss
   );

aux438_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux67,
      nq  => aux438,
      vdd => vdd,
      vss => vss
   );

aux436_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => not_aux12,
      q   => aux436,
      vdd => vdd,
      vss => vss
   );

aux435_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux7,
      nq  => aux435,
      vdd => vdd,
      vss => vss
   );

aux434_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux427,
      q   => aux434,
      vdd => vdd,
      vss => vss
   );

aux433_ins : na2_x1
   port map (
      i0  => not_aux242,
      i1  => not_aux432,
      nq  => aux433,
      vdd => vdd,
      vss => vss
   );

aux431_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux253,
      nq  => aux431,
      vdd => vdd,
      vss => vss
   );

aux429_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_in_rom_input_index(3),
      nq  => aux429,
      vdd => vdd,
      vss => vss
   );

aux427_ins : na2_x1
   port map (
      i0  => not_aux29,
      i1  => not_aux15,
      nq  => aux427,
      vdd => vdd,
      vss => vss
   );

aux424_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux260,
      q   => aux424,
      vdd => vdd,
      vss => vss
   );

aux423_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux213,
      nq  => aux423,
      vdd => vdd,
      vss => vss
   );

aux421_ins : noa22_x1
   port map (
      i0  => not_aux94,
      i1  => not_aux80,
      i2  => in_rom_neuron_index(0),
      nq  => aux421,
      vdd => vdd,
      vss => vss
   );

aux419_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux15,
      q   => aux419,
      vdd => vdd,
      vss => vss
   );

aux418_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux135,
      nq  => aux418,
      vdd => vdd,
      vss => vss
   );

aux417_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux213,
      q   => aux417,
      vdd => vdd,
      vss => vss
   );

aux413_ins : a2_x2
   port map (
      i0  => not_aux67,
      i1  => not_aux96,
      q   => aux413,
      vdd => vdd,
      vss => vss
   );

aux412_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux6,
      q   => aux412,
      vdd => vdd,
      vss => vss
   );

aux410_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux247,
      nq  => aux410,
      vdd => vdd,
      vss => vss
   );

aux409_ins : a2_x2
   port map (
      i0  => not_aux289,
      i1  => not_aux339,
      q   => aux409,
      vdd => vdd,
      vss => vss
   );

aux404_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux191,
      q   => aux404,
      vdd => vdd,
      vss => vss
   );

aux403_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux213,
      q   => aux403,
      vdd => vdd,
      vss => vss
   );

aux400_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux396,
      q   => aux400,
      vdd => vdd,
      vss => vss
   );

aux399_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux141,
      nq  => aux399,
      vdd => vdd,
      vss => vss
   );

aux397_ins : a2_x2
   port map (
      i0  => not_aux253,
      i1  => not_aux75,
      q   => aux397,
      vdd => vdd,
      vss => vss
   );

aux396_ins : o2_x2
   port map (
      i0  => not_aux12,
      i1  => not_aux16,
      q   => aux396,
      vdd => vdd,
      vss => vss
   );

aux395_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux394,
      nq  => aux395,
      vdd => vdd,
      vss => vss
   );

aux394_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux393,
      nq  => aux394,
      vdd => vdd,
      vss => vss
   );

aux392_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_input_index(2),
      q   => aux392,
      vdd => vdd,
      vss => vss
   );

aux391_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux390,
      q   => aux391,
      vdd => vdd,
      vss => vss
   );

aux390_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux68,
      nq  => aux390,
      vdd => vdd,
      vss => vss
   );

aux387_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux26,
      nq  => aux387,
      vdd => vdd,
      vss => vss
   );

aux384_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux121,
      q   => aux384,
      vdd => vdd,
      vss => vss
   );

aux382_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux15,
      nq  => aux382,
      vdd => vdd,
      vss => vss
   );

aux381_ins : na2_x1
   port map (
      i0  => not_aux380,
      i1  => not_aux187,
      nq  => aux381,
      vdd => vdd,
      vss => vss
   );

aux380_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux21,
      q   => aux380,
      vdd => vdd,
      vss => vss
   );

aux379_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux85,
      nq  => aux379,
      vdd => vdd,
      vss => vss
   );

aux372_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux260,
      q   => aux372,
      vdd => vdd,
      vss => vss
   );

aux370_ins : na2_x1
   port map (
      i0  => not_aux247,
      i1  => aux34,
      nq  => aux370,
      vdd => vdd,
      vss => vss
   );

aux365_ins : nxr2_x1
   port map (
      i0  => not_aux21,
      i1  => in_rom_input_index(2),
      nq  => aux365,
      vdd => vdd,
      vss => vss
   );

aux364_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux363,
      nq  => aux364,
      vdd => vdd,
      vss => vss
   );

aux363_ins : o2_x2
   port map (
      i0  => not_aux53,
      i1  => aux26,
      q   => aux363,
      vdd => vdd,
      vss => vss
   );

aux361_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux360,
      nq  => aux361,
      vdd => vdd,
      vss => vss
   );

aux360_ins : no2_x1
   port map (
      i0  => not_aux21,
      i1  => aux67,
      nq  => aux360,
      vdd => vdd,
      vss => vss
   );

aux359_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_input_index(1),
      q   => aux359,
      vdd => vdd,
      vss => vss
   );

aux358_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux103,
      nq  => aux358,
      vdd => vdd,
      vss => vss
   );

aux356_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux75,
      nq  => aux356,
      vdd => vdd,
      vss => vss
   );

aux353_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux352,
      q   => aux353,
      vdd => vdd,
      vss => vss
   );

aux352_ins : nxr2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(1),
      nq  => aux352,
      vdd => vdd,
      vss => vss
   );

aux348_ins : na2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux210,
      nq  => aux348,
      vdd => vdd,
      vss => vss
   );

aux347_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_in_rom_input_index(0),
      nq  => aux347,
      vdd => vdd,
      vss => vss
   );

aux344_ins : na2_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux187,
      nq  => aux344,
      vdd => vdd,
      vss => vss
   );

aux343_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux142,
      nq  => aux343,
      vdd => vdd,
      vss => vss
   );

aux340_ins : no2_x1
   port map (
      i0  => not_aux0,
      i1  => aux339,
      nq  => aux340,
      vdd => vdd,
      vss => vss
   );

aux339_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux190,
      nq  => aux339,
      vdd => vdd,
      vss => vss
   );

aux336_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux335,
      nq  => aux336,
      vdd => vdd,
      vss => vss
   );

aux334_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux237,
      nq  => aux334,
      vdd => vdd,
      vss => vss
   );

aux333_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux0,
      nq  => aux333,
      vdd => vdd,
      vss => vss
   );

aux330_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux30,
      nq  => aux330,
      vdd => vdd,
      vss => vss
   );

aux329_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux50,
      q   => aux329,
      vdd => vdd,
      vss => vss
   );

aux328_ins : xr2_x1
   port map (
      i0  => aux15,
      i1  => in_rom_input_index(1),
      q   => aux328,
      vdd => vdd,
      vss => vss
   );

aux326_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux16,
      nq  => aux326,
      vdd => vdd,
      vss => vss
   );

aux325_ins : na2_x1
   port map (
      i0  => not_aux324,
      i1  => not_aux213,
      nq  => aux325,
      vdd => vdd,
      vss => vss
   );

aux324_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(0),
      q   => aux324,
      vdd => vdd,
      vss => vss
   );

aux323_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux316,
      nq  => aux323,
      vdd => vdd,
      vss => vss
   );

aux321_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => aux3,
      nq  => aux321,
      vdd => vdd,
      vss => vss
   );

aux320_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux19,
      nq  => aux320,
      vdd => vdd,
      vss => vss
   );

aux318_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux13,
      nq  => aux318,
      vdd => vdd,
      vss => vss
   );

aux317_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux11,
      nq  => aux317,
      vdd => vdd,
      vss => vss
   );

aux314_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux12,
      q   => aux314,
      vdd => vdd,
      vss => vss
   );

aux313_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux312,
      q   => aux313,
      vdd => vdd,
      vss => vss
   );

aux312_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux6,
      q   => aux312,
      vdd => vdd,
      vss => vss
   );

aux308_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux216,
      nq  => aux308,
      vdd => vdd,
      vss => vss
   );

aux306_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux98,
      nq  => aux306,
      vdd => vdd,
      vss => vss
   );

aux305_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux304,
      nq  => aux305,
      vdd => vdd,
      vss => vss
   );

aux299_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux288,
      nq  => aux299,
      vdd => vdd,
      vss => vss
   );

aux298_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux297,
      nq  => aux298,
      vdd => vdd,
      vss => vss
   );

aux297_ins : na2_x1
   port map (
      i0  => not_aux121,
      i1  => aux34,
      nq  => aux297,
      vdd => vdd,
      vss => vss
   );

aux296_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux15,
      q   => aux296,
      vdd => vdd,
      vss => vss
   );

aux295_ins : na2_x1
   port map (
      i0  => not_aux294,
      i1  => not_aux120,
      nq  => aux295,
      vdd => vdd,
      vss => vss
   );

aux294_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux68,
      nq  => aux294,
      vdd => vdd,
      vss => vss
   );

aux293_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux25,
      q   => aux293,
      vdd => vdd,
      vss => vss
   );

aux289_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux288,
      nq  => aux289,
      vdd => vdd,
      vss => vss
   );

aux288_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux6,
      nq  => aux288,
      vdd => vdd,
      vss => vss
   );

aux286_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux142,
      q   => aux286,
      vdd => vdd,
      vss => vss
   );

aux285_ins : na2_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux120,
      nq  => aux285,
      vdd => vdd,
      vss => vss
   );

aux284_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux283,
      nq  => aux284,
      vdd => vdd,
      vss => vss
   );

aux283_ins : na2_x1
   port map (
      i0  => not_aux190,
      i1  => aux53,
      nq  => aux283,
      vdd => vdd,
      vss => vss
   );

aux282_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux231,
      nq  => aux282,
      vdd => vdd,
      vss => vss
   );

aux279_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux21,
      q   => aux279,
      vdd => vdd,
      vss => vss
   );

aux278_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux277,
      q   => aux278,
      vdd => vdd,
      vss => vss
   );

aux270_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux64,
      q   => aux270,
      vdd => vdd,
      vss => vss
   );

aux268_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux239,
      nq  => aux268,
      vdd => vdd,
      vss => vss
   );

aux260_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux19,
      q   => aux260,
      vdd => vdd,
      vss => vss
   );

aux256_ins : na2_x1
   port map (
      i0  => not_aux50,
      i1  => aux34,
      nq  => aux256,
      vdd => vdd,
      vss => vss
   );

aux255_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(0),
      nq  => aux255,
      vdd => vdd,
      vss => vss
   );

aux254_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux219,
      q   => aux254,
      vdd => vdd,
      vss => vss
   );

aux253_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux3,
      q   => aux253,
      vdd => vdd,
      vss => vss
   );

aux252_ins : a2_x2
   port map (
      i0  => not_aux26,
      i1  => aux251,
      q   => aux252,
      vdd => vdd,
      vss => vss
   );

aux251_ins : a2_x2
   port map (
      i0  => not_aux250,
      i1  => mbk_buf_not_aux125,
      q   => aux251,
      vdd => vdd,
      vss => vss
   );

aux250_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux25,
      q   => aux250,
      vdd => vdd,
      vss => vss
   );

aux247_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux15,
      nq  => aux247,
      vdd => vdd,
      vss => vss
   );

aux245_ins : no2_x1
   port map (
      i0  => not_aux21,
      i1  => aux75,
      nq  => aux245,
      vdd => vdd,
      vss => vss
   );

aux244_ins : a2_x2
   port map (
      i0  => not_aux242,
      i1  => not_aux243,
      q   => aux244,
      vdd => vdd,
      vss => vss
   );

aux243_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux6,
      nq  => aux243,
      vdd => vdd,
      vss => vss
   );

aux240_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux239,
      nq  => aux240,
      vdd => vdd,
      vss => vss
   );

aux239_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux21,
      nq  => aux239,
      vdd => vdd,
      vss => vss
   );

aux237_ins : na2_x1
   port map (
      i0  => not_aux50,
      i1  => aux53,
      nq  => aux237,
      vdd => vdd,
      vss => vss
   );

aux234_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux3,
      q   => aux234,
      vdd => vdd,
      vss => vss
   );

aux232_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux231,
      nq  => aux232,
      vdd => vdd,
      vss => vss
   );

aux231_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux16,
      nq  => aux231,
      vdd => vdd,
      vss => vss
   );

aux230_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux64,
      nq  => aux230,
      vdd => vdd,
      vss => vss
   );

aux229_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux19,
      q   => aux229,
      vdd => vdd,
      vss => vss
   );

aux227_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux21,
      nq  => aux227,
      vdd => vdd,
      vss => vss
   );

aux225_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux52,
      q   => aux225,
      vdd => vdd,
      vss => vss
   );

aux224_ins : na2_x1
   port map (
      i0  => not_aux223,
      i1  => not_aux104,
      nq  => aux224,
      vdd => vdd,
      vss => vss
   );

aux223_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux16,
      q   => aux223,
      vdd => vdd,
      vss => vss
   );

aux222_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux19,
      q   => aux222,
      vdd => vdd,
      vss => vss
   );

aux219_ins : o2_x2
   port map (
      i0  => not_aux12,
      i1  => aux161,
      q   => aux219,
      vdd => vdd,
      vss => vss
   );

aux218_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux83,
      nq  => aux218,
      vdd => vdd,
      vss => vss
   );

aux217_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_in_rom_input_index(3),
      q   => aux217,
      vdd => vdd,
      vss => vss
   );

aux216_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux3,
      q   => aux216,
      vdd => vdd,
      vss => vss
   );

aux215_ins : na2_x1
   port map (
      i0  => not_aux214,
      i1  => not_aux160,
      nq  => aux215,
      vdd => vdd,
      vss => vss
   );

aux214_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux213,
      q   => aux214,
      vdd => vdd,
      vss => vss
   );

aux213_ins : a2_x2
   port map (
      i0  => not_aux29,
      i1  => aux0,
      q   => aux213,
      vdd => vdd,
      vss => vss
   );

aux212_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux96,
      nq  => aux212,
      vdd => vdd,
      vss => vss
   );

aux210_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(1),
      nq  => aux210,
      vdd => vdd,
      vss => vss
   );

aux208_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_in_rom_input_index(3),
      nq  => aux208,
      vdd => vdd,
      vss => vss
   );

aux206_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux126,
      q   => aux206,
      vdd => vdd,
      vss => vss
   );

aux204_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux11,
      nq  => aux204,
      vdd => vdd,
      vss => vss
   );

aux201_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux29,
      q   => aux201,
      vdd => vdd,
      vss => vss
   );

aux199_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux121,
      nq  => aux199,
      vdd => vdd,
      vss => vss
   );

aux197_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux196,
      nq  => aux197,
      vdd => vdd,
      vss => vss
   );

aux196_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux34,
      nq  => aux196,
      vdd => vdd,
      vss => vss
   );

aux195_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux160,
      q   => aux195,
      vdd => vdd,
      vss => vss
   );

aux194_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux193,
      nq  => aux194,
      vdd => vdd,
      vss => vss
   );

aux193_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux160,
      nq  => aux193,
      vdd => vdd,
      vss => vss
   );

aux192_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux191,
      nq  => aux192,
      vdd => vdd,
      vss => vss
   );

aux190_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux3,
      nq  => aux190,
      vdd => vdd,
      vss => vss
   );

aux187_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux16,
      q   => aux187,
      vdd => vdd,
      vss => vss
   );

aux186_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux6,
      q   => aux186,
      vdd => vdd,
      vss => vss
   );

aux184_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux0,
      nq  => aux184,
      vdd => vdd,
      vss => vss
   );

aux182_ins : a2_x2
   port map (
      i0  => not_aux66,
      i1  => not_in_rom_input_index(2),
      q   => aux182,
      vdd => vdd,
      vss => vss
   );

aux181_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux180,
      q   => aux181,
      vdd => vdd,
      vss => vss
   );

aux180_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(1),
      q   => aux180,
      vdd => vdd,
      vss => vss
   );

aux179_ins : a2_x2
   port map (
      i0  => not_aux115,
      i1  => not_aux38,
      q   => aux179,
      vdd => vdd,
      vss => vss
   );

aux178_ins : xr2_x1
   port map (
      i0  => not_aux117,
      i1  => in_rom_input_index(0),
      q   => aux178,
      vdd => vdd,
      vss => vss
   );

aux177_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux112,
      q   => aux177,
      vdd => vdd,
      vss => vss
   );

aux176_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux66,
      nq  => aux176,
      vdd => vdd,
      vss => vss
   );

aux175_ins : no3_x1
   port map (
      i0  => not_aux110,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux173,
      nq  => aux175,
      vdd => vdd,
      vss => vss
   );

aux172_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux171,
      q   => aux172,
      vdd => vdd,
      vss => vss
   );

aux171_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux170,
      nq  => aux171,
      vdd => vdd,
      vss => vss
   );

aux170_ins : a2_x2
   port map (
      i0  => not_aux29,
      i1  => not_in_rom_input_index(2),
      q   => aux170,
      vdd => vdd,
      vss => vss
   );

aux169_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux135,
      q   => aux169,
      vdd => vdd,
      vss => vss
   );

aux168_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux112,
      nq  => aux168,
      vdd => vdd,
      vss => vss
   );

aux167_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux26,
      nq  => aux167,
      vdd => vdd,
      vss => vss
   );

aux166_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux161,
      nq  => aux166,
      vdd => vdd,
      vss => vss
   );

aux165_ins : na2_x1
   port map (
      i0  => not_aux146,
      i1  => not_aux164,
      nq  => aux165,
      vdd => vdd,
      vss => vss
   );

aux164_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux67,
      nq  => aux164,
      vdd => vdd,
      vss => vss
   );

aux161_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux19,
      nq  => aux161,
      vdd => vdd,
      vss => vss
   );

aux160_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux12,
      q   => aux160,
      vdd => vdd,
      vss => vss
   );

aux158_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux109,
      q   => aux158,
      vdd => vdd,
      vss => vss
   );

aux157_ins : na2_x1
   port map (
      i0  => not_aux156,
      i1  => not_aux120,
      nq  => aux157,
      vdd => vdd,
      vss => vss
   );

aux156_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux34,
      q   => aux156,
      vdd => vdd,
      vss => vss
   );

aux155_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux50,
      nq  => aux155,
      vdd => vdd,
      vss => vss
   );

aux153_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => not_aux0,
      q   => aux153,
      vdd => vdd,
      vss => vss
   );

aux152_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux151,
      nq  => aux152,
      vdd => vdd,
      vss => vss
   );

aux151_ins : no2_x1
   port map (
      i0  => not_aux12,
      i1  => aux3,
      nq  => aux151,
      vdd => vdd,
      vss => vss
   );

aux149_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => not_aux34,
      q   => aux149,
      vdd => vdd,
      vss => vss
   );

aux148_ins : a2_x2
   port map (
      i0  => not_aux146,
      i1  => not_aux147,
      q   => aux148,
      vdd => vdd,
      vss => vss
   );

aux147_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux29,
      q   => aux147,
      vdd => vdd,
      vss => vss
   );

aux146_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux106,
      q   => aux146,
      vdd => vdd,
      vss => vss
   );

aux144_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux106,
      nq  => aux144,
      vdd => vdd,
      vss => vss
   );

aux143_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux20,
      nq  => aux143,
      vdd => vdd,
      vss => vss
   );

aux142_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux0,
      q   => aux142,
      vdd => vdd,
      vss => vss
   );

aux141_ins : na2_x1
   port map (
      i0  => not_aux25,
      i1  => aux12,
      nq  => aux141,
      vdd => vdd,
      vss => vss
   );

aux140_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux51,
      q   => aux140,
      vdd => vdd,
      vss => vss
   );

aux138_ins : o2_x2
   port map (
      i0  => not_aux11,
      i1  => aux96,
      q   => aux138,
      vdd => vdd,
      vss => vss
   );

aux134_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux25,
      nq  => aux134,
      vdd => vdd,
      vss => vss
   );

aux131_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux34,
      nq  => aux131,
      vdd => vdd,
      vss => vss
   );

aux129_ins : na2_x1
   port map (
      i0  => not_aux128,
      i1  => not_aux112,
      nq  => aux129,
      vdd => vdd,
      vss => vss
   );

aux128_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => mbk_buf_not_in_rom_input_index(3),
      nq  => aux128,
      vdd => vdd,
      vss => vss
   );

aux126_ins : na2_x1
   port map (
      i0  => not_aux25,
      i1  => aux0,
      nq  => aux126,
      vdd => vdd,
      vss => vss
   );

aux125_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux53,
      q   => aux125,
      vdd => vdd,
      vss => vss
   );

aux123_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux12,
      nq  => aux123,
      vdd => vdd,
      vss => vss
   );

aux122_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux121,
      nq  => aux122,
      vdd => vdd,
      vss => vss
   );

aux121_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux50,
      nq  => aux121,
      vdd => vdd,
      vss => vss
   );

aux120_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux11,
      q   => aux120,
      vdd => vdd,
      vss => vss
   );

aux118_ins : no2_x1
   port map (
      i0  => not_aux117,
      i1  => aux3,
      nq  => aux118,
      vdd => vdd,
      vss => vss
   );

aux117_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_in_rom_input_index(1),
      nq  => aux117,
      vdd => vdd,
      vss => vss
   );

aux116_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux115,
      nq  => aux116,
      vdd => vdd,
      vss => vss
   );

aux115_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux106,
      nq  => aux115,
      vdd => vdd,
      vss => vss
   );

aux113_ins : a2_x2
   port map (
      i0  => not_aux112,
      i1  => aux106,
      q   => aux113,
      vdd => vdd,
      vss => vss
   );

aux112_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(2),
      nq  => aux112,
      vdd => vdd,
      vss => vss
   );

aux111_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_input_index(2),
      q   => aux111,
      vdd => vdd,
      vss => vss
   );

aux110_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux109,
      nq  => aux110,
      vdd => vdd,
      vss => vss
   );

aux109_ins : xr2_x1
   port map (
      i0  => aux53,
      i1  => in_rom_input_index(2),
      q   => aux109,
      vdd => vdd,
      vss => vss
   );

aux108_ins : na2_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux105,
      nq  => aux108,
      vdd => vdd,
      vss => vss
   );

aux107_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux106,
      q   => aux107,
      vdd => vdd,
      vss => vss
   );

aux106_ins : xr2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_input_index(2),
      q   => aux106,
      vdd => vdd,
      vss => vss
   );

aux105_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_in_rom_input_index(0),
      nq  => aux105,
      vdd => vdd,
      vss => vss
   );

aux104_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux53,
      q   => aux104,
      vdd => vdd,
      vss => vss
   );

aux103_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux34,
      q   => aux103,
      vdd => vdd,
      vss => vss
   );

aux101_ins : a2_x2
   port map (
      i0  => not_aux15,
      i1  => aux34,
      q   => aux101,
      vdd => vdd,
      vss => vss
   );

aux100_ins : a2_x2
   port map (
      i0  => not_aux99,
      i1  => not_aux97,
      q   => aux100,
      vdd => vdd,
      vss => vss
   );

aux99_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux98,
      nq  => aux99,
      vdd => vdd,
      vss => vss
   );

aux98_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux15,
      q   => aux98,
      vdd => vdd,
      vss => vss
   );

aux97_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux96,
      nq  => aux97,
      vdd => vdd,
      vss => vss
   );

aux96_ins : no2_x1
   port map (
      i0  => not_aux15,
      i1  => not_in_rom_input_index(1),
      nq  => aux96,
      vdd => vdd,
      vss => vss
   );

aux95_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux12,
      nq  => aux95,
      vdd => vdd,
      vss => vss
   );

aux94_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux0,
      q   => aux94,
      vdd => vdd,
      vss => vss
   );

aux93_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux92,
      q   => aux93,
      vdd => vdd,
      vss => vss
   );

aux92_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux53,
      nq  => aux92,
      vdd => vdd,
      vss => vss
   );

aux91_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux90,
      q   => aux91,
      vdd => vdd,
      vss => vss
   );

aux88_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux39,
      nq  => aux88,
      vdd => vdd,
      vss => vss
   );

aux86_ins : a2_x2
   port map (
      i0  => not_aux85,
      i1  => not_aux29,
      q   => aux86,
      vdd => vdd,
      vss => vss
   );

aux85_ins : a2_x2
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux50,
      q   => aux85,
      vdd => vdd,
      vss => vss
   );

aux84_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux83,
      q   => aux84,
      vdd => vdd,
      vss => vss
   );

aux83_ins : nxr2_x1
   port map (
      i0  => aux29,
      i1  => in_rom_input_index(2),
      nq  => aux83,
      vdd => vdd,
      vss => vss
   );

aux82_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux6,
      nq  => aux82,
      vdd => vdd,
      vss => vss
   );

aux79_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(2),
      i1  => not_aux53,
      nq  => aux79,
      vdd => vdd,
      vss => vss
   );

aux78_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux19,
      nq  => aux78,
      vdd => vdd,
      vss => vss
   );

aux75_ins : a2_x2
   port map (
      i0  => not_aux25,
      i1  => not_in_rom_input_index(1),
      q   => aux75,
      vdd => vdd,
      vss => vss
   );

aux73_ins : no2_x1
   port map (
      i0  => not_aux6,
      i1  => not_in_rom_input_index(2),
      nq  => aux73,
      vdd => vdd,
      vss => vss
   );

aux72_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux7,
      nq  => aux72,
      vdd => vdd,
      vss => vss
   );

aux71_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux51,
      nq  => aux71,
      vdd => vdd,
      vss => vss
   );

aux69_ins : na2_x1
   port map (
      i0  => not_aux67,
      i1  => not_aux68,
      nq  => aux69,
      vdd => vdd,
      vss => vss
   );

aux68_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux50,
      nq  => aux68,
      vdd => vdd,
      vss => vss
   );

aux67_ins : no2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux3,
      nq  => aux67,
      vdd => vdd,
      vss => vss
   );

aux66_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(3),
      i1  => not_aux29,
      nq  => aux66,
      vdd => vdd,
      vss => vss
   );

aux65_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux64,
      nq  => aux65,
      vdd => vdd,
      vss => vss
   );

aux62_ins : a2_x2
   port map (
      i0  => not_aux15,
      i1  => not_in_rom_input_index(1),
      q   => aux62,
      vdd => vdd,
      vss => vss
   );

aux59_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux25,
      q   => aux59,
      vdd => vdd,
      vss => vss
   );

aux56_ins : na2_x1
   port map (
      i0  => not_aux39,
      i1  => aux0,
      nq  => aux56,
      vdd => vdd,
      vss => vss
   );

aux54_ins : no2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux53,
      nq  => aux54,
      vdd => vdd,
      vss => vss
   );

aux53_ins : na2_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_in_rom_input_index(0),
      nq  => aux53,
      vdd => vdd,
      vss => vss
   );

aux52_ins : no2_x1
   port map (
      i0  => not_aux0,
      i1  => aux51,
      nq  => aux52,
      vdd => vdd,
      vss => vss
   );

aux51_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux50,
      q   => aux51,
      vdd => vdd,
      vss => vss
   );

aux50_ins : no2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_in_rom_input_index(0),
      nq  => aux50,
      vdd => vdd,
      vss => vss
   );

aux48_ins : xr2_x1
   port map (
      i0  => aux16,
      i1  => in_rom_input_index(2),
      q   => aux48,
      vdd => vdd,
      vss => vss
   );

aux47_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux46,
      nq  => aux47,
      vdd => vdd,
      vss => vss
   );

aux46_ins : no2_x1
   port map (
      i0  => not_aux21,
      i1  => not_in_rom_input_index(2),
      nq  => aux46,
      vdd => vdd,
      vss => vss
   );

aux44_ins : no2_x1
   port map (
      i0  => not_aux0,
      i1  => aux3,
      nq  => aux44,
      vdd => vdd,
      vss => vss
   );

aux42_ins : no2_x1
   port map (
      i0  => not_aux11,
      i1  => aux25,
      nq  => aux42,
      vdd => vdd,
      vss => vss
   );

aux39_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_in_rom_input_index(1),
      nq  => aux39,
      vdd => vdd,
      vss => vss
   );

aux38_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux29,
      nq  => aux38,
      vdd => vdd,
      vss => vss
   );

aux37_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux11,
      q   => aux37,
      vdd => vdd,
      vss => vss
   );

aux35_ins : na2_x1
   port map (
      i0  => not_aux25,
      i1  => aux34,
      nq  => aux35,
      vdd => vdd,
      vss => vss
   );

aux34_ins : na2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_input_index(2),
      nq  => aux34,
      vdd => vdd,
      vss => vss
   );

aux32_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux21,
      q   => aux32,
      vdd => vdd,
      vss => vss
   );

aux30_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux29,
      q   => aux30,
      vdd => vdd,
      vss => vss
   );

aux29_ins : a2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_input_index(0),
      q   => aux29,
      vdd => vdd,
      vss => vss
   );

aux26_ins : no2_x1
   port map (
      i0  => not_aux25,
      i1  => not_in_rom_input_index(1),
      nq  => aux26,
      vdd => vdd,
      vss => vss
   );

aux25_ins : xr2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_input_index(2),
      q   => aux25,
      vdd => vdd,
      vss => vss
   );

aux21_ins : na2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_in_rom_input_index(0),
      nq  => aux21,
      vdd => vdd,
      vss => vss
   );

aux20_ins : a2_x2
   port map (
      i0  => not_aux19,
      i1  => not_in_rom_input_index(1),
      q   => aux20,
      vdd => vdd,
      vss => vss
   );

aux19_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_in_rom_input_index(2),
      nq  => aux19,
      vdd => vdd,
      vss => vss
   );

aux18_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux17,
      nq  => aux18,
      vdd => vdd,
      vss => vss
   );

aux17_ins : no2_x1
   port map (
      i0  => not_aux16,
      i1  => aux15,
      nq  => aux17,
      vdd => vdd,
      vss => vss
   );

aux16_ins : na2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_in_rom_input_index(1),
      nq  => aux16,
      vdd => vdd,
      vss => vss
   );

aux15_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_input_index(2),
      nq  => aux15,
      vdd => vdd,
      vss => vss
   );

aux14_ins : a2_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux13,
      q   => aux14,
      vdd => vdd,
      vss => vss
   );

aux13_ins : no2_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux12,
      nq  => aux13,
      vdd => vdd,
      vss => vss
   );

aux12_ins : na2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_in_rom_input_index(2),
      nq  => aux12,
      vdd => vdd,
      vss => vss
   );

aux11_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_in_rom_input_index(1),
      nq  => aux11,
      vdd => vdd,
      vss => vss
   );

aux9_ins : xr2_x1
   port map (
      i0  => aux6,
      i1  => in_rom_input_index(2),
      q   => aux9,
      vdd => vdd,
      vss => vss
   );

aux7_ins : a2_x2
   port map (
      i0  => not_aux6,
      i1  => not_in_rom_input_index(2),
      q   => aux7,
      vdd => vdd,
      vss => vss
   );

aux6_ins : xr2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_input_index(0),
      q   => aux6,
      vdd => vdd,
      vss => vss
   );

aux5_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux4,
      q   => aux5,
      vdd => vdd,
      vss => vss
   );

aux3_ins : a2_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_input_index(2),
      q   => aux3,
      vdd => vdd,
      vss => vss
   );

aux1_ins : no2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux0,
      nq  => aux1,
      vdd => vdd,
      vss => vss
   );

aux0_ins : o2_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_input_index(2),
      q   => aux0,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => not_aux313,
      i1  => not_aux311,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux309,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => noa22_x1_20_sig,
      i1  => noa22_x1_19_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_21_ins : oa22_x2
   port map (
      i0  => not_aux307,
      i1  => not_aux306,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux305,
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => o2_x2_19_sig,
      i1  => not_aux308,
      i2  => oa22_x2_21_sig,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_11_sig,
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => o2_x2_18_sig,
      i1  => nao22_x1_14_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => not_aux160,
      i1  => in_rom_neuron_index(0),
      i2  => aux317,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => not_aux160,
      i1  => not_aux316,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => noa22_x1_22_sig,
      i1  => a3_x2_12_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => not_aux95,
      i1  => not_aux315,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_4_ins : an12_x1
   port map (
      i0  => not_aux314,
      i1  => aux1647,
      q   => an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => an12_x1_4_sig,
      i1  => noa22_x1_23_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => nao22_x1_16_sig,
      i1  => nao22_x1_15_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => not_aux292,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux295,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_65_ins : na2_x1
   port map (
      i0  => not_aux293,
      i1  => aux1653,
      nq  => na2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => na2_x1_65_sig,
      i1  => ao22_x2_6_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => aux285,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => on12_x1_9_sig,
      i1  => not_aux287,
      i2  => not_aux197,
      i3  => not_aux286,
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a4_x2_sig,
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => not_aux289,
      i1  => not_aux291,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => not_aux249,
      i1  => not_aux29,
      i2  => not_aux217,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_13_sig,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => no2_x1_10_sig,
      i1  => noa22_x1_26_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => nao22_x1_17_sig,
      i1  => o2_x2_20_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => not_aux247,
      i1  => not_aux156,
      i2  => not_aux105,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_25_ins : a2_x2
   port map (
      i0  => not_aux303,
      i1  => not_aux110,
      q   => a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => a2_x2_25_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a3_x2_14_sig,
      q   => ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_66_ins : na2_x1
   port map (
      i0  => not_aux164,
      i1  => not_aux301,
      nq  => na2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_26_ins : a2_x2
   port map (
      i0  => not_aux298,
      i1  => not_aux299,
      q   => a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_4_ins : nao2o22_x1
   port map (
      i0  => a2_x2_26_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux1652,
      i3  => aux296,
      nq  => nao2o22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_4_sig,
      i1   => not_aux302,
      i2   => na2_x1_66_sig,
      nq   => nmx3_x1_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_sig,
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_3_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_25_sig,
      i3  => noa22_x1_24_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_2_sig,
      i1  => aux1654,
      i2  => noa22_x1_21_sig,
      i3  => noa22_x1_18_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_22_ins : oa22_x2
   port map (
      i0  => not_aux222,
      i1  => not_aux221,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => not_aux52,
      i1  => aux224,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => nao22_x1_18_sig,
      i1  => oa22_x2_22_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => not_aux218,
      i1  => not_aux220,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => aux217,
      i1  => in_rom_neuron_index(0),
      i2  => aux216,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => no3_x1_10_sig,
      i1  => noa22_x1_29_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => aux215,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_24_ins : oa22_x2
   port map (
      i0  => not_aux112,
      i1  => not_aux64,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_23_ins : oa22_x2
   port map (
      i0  => oa22_x2_24_sig,
      i1  => on12_x1_10_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => oa22_x2_23_sig,
      i1  => nao22_x1_19_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_67_ins : na2_x1
   port map (
      i0  => not_aux207,
      i1  => not_aux206,
      nq  => na2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_68_ins : na2_x1
   port map (
      i0  => not_aux209,
      i1  => not_aux104,
      nq  => na2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_69_ins : na2_x1
   port map (
      i0  => not_aux203,
      i1  => not_aux205,
      nq  => na2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_70_ins : na2_x1
   port map (
      i0  => not_aux93,
      i1  => not_aux201,
      nq  => na2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_5_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_70_sig,
      i1  => na2_x1_69_sig,
      q   => mx2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_2_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_5_sig,
      i1   => na2_x1_68_sig,
      i2   => na2_x1_67_sig,
      nq   => nmx3_x1_2_sig,
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_25_ins : oa22_x2
   port map (
      i0  => not_aux66,
      i1  => not_aux103,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_29_ins : na3_x1
   port map (
      i0  => not_aux211,
      i1  => not_aux212,
      i2  => oa22_x2_25_sig,
      nq  => na3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => aux210,
      i1  => in_rom_neuron_index(0),
      i2  => aux184,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => no3_x1_11_sig,
      i1  => na3_x1_29_sig,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_5_ins : nao2o22_x1
   port map (
      i0  => no2_x1_11_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_2_sig,
      nq  => nao2o22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_5_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_28_sig,
      i3  => noa22_x1_27_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux252,
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_26_ins : oa22_x2
   port map (
      i0  => not_aux120,
      i1  => aux1805,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => oa22_x2_26_sig,
      i1  => o2_x2_21_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_32_ins : noa22_x1
   port map (
      i0  => not_aux249,
      i1  => not_aux91,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_33_ins : noa22_x1
   port map (
      i0  => not_aux248,
      i1  => not_aux246,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => noa22_x1_33_sig,
      i1  => noa22_x1_32_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => not_aux213,
      i1  => aux103,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => aux244,
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_27_ins : oa22_x2
   port map (
      i0  => on12_x1_11_sig,
      i1  => nao22_x1_21_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_31_ins : noa22_x1
   port map (
      i0  => oa22_x2_27_sig,
      i1  => nao22_x1_20_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => not_aux236,
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_71_ins : na2_x1
   port map (
      i0  => not_aux238,
      i1  => not_aux240,
      nq  => na2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_34_ins : noa22_x1
   port map (
      i0  => na2_x1_71_sig,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_19_sig,
      nq  => noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_72_ins : na2_x1
   port map (
      i0  => not_aux226,
      i1  => not_aux225,
      nq  => na2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_73_ins : na2_x1
   port map (
      i0  => not_aux228,
      i1  => not_aux227,
      nq  => na2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_30_ins : na3_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux229,
      nq  => na3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_27_ins : a2_x2
   port map (
      i0  => not_aux193,
      i1  => not_aux233,
      q   => a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_74_ins : na2_x1
   port map (
      i0  => a2_x2_27_sig,
      i1  => na3_x1_30_sig,
      nq  => na2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_3_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_74_sig,
      i1   => na2_x1_73_sig,
      i2   => na2_x1_72_sig,
      nq   => nmx3_x1_3_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_6_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_3_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_34_sig,
      nq  => nao2o22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_6_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_31_sig,
      i3  => noa22_x1_30_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => not_aux29,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux266,
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_36_ins : noa22_x1
   port map (
      i0  => not_aux265,
      i1  => not_aux264,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => noa22_x1_36_sig,
      i1  => a3_x2_15_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_31_ins : na3_x1
   port map (
      i0  => not_aux37,
      i1  => in_rom_neuron_index(0),
      i2  => aux151,
      nq  => na3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_28_ins : oa22_x2
   port map (
      i0  => na3_x1_31_sig,
      i1  => not_aux263,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_35_ins : noa22_x1
   port map (
      i0  => oa22_x2_28_sig,
      i1  => nao22_x1_22_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_32_ins : na3_x1
   port map (
      i0  => not_aux258,
      i1  => not_aux29,
      i2  => not_aux160,
      nq  => na3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_28_ins : a2_x2
   port map (
      i0  => na3_x1_32_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_38_ins : noa22_x1
   port map (
      i0  => not_aux218,
      i1  => not_aux257,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => noa22_x1_38_sig,
      i1  => a2_x2_28_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => aux254,
      i1  => in_rom_neuron_index(0),
      i2  => aux68,
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => not_aux109,
      i1  => aux255,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_29_ins : oa22_x2
   port map (
      i0  => nao22_x1_24_sig,
      i1  => o3_x2_8_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_37_ins : noa22_x1
   port map (
      i0  => oa22_x2_29_sig,
      i1  => nao22_x1_23_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_75_ins : na2_x1
   port map (
      i0  => not_aux271,
      i1  => not_aux270,
      nq  => na2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_76_ins : na2_x1
   port map (
      i0  => not_aux274,
      i1  => not_aux272,
      nq  => na2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_77_ins : na2_x1
   port map (
      i0  => not_aux269,
      i1  => not_aux268,
      nq  => na2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_78_ins : na2_x1
   port map (
      i0  => not_aux267,
      i1  => not_aux167,
      nq  => na2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_6_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_78_sig,
      i1  => na2_x1_77_sig,
      q   => mx2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_4_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_6_sig,
      i1   => na2_x1_76_sig,
      i2   => na2_x1_75_sig,
      nq   => nmx3_x1_4_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_79_ins : na2_x1
   port map (
      i0  => not_aux280,
      i1  => not_aux281,
      nq  => na2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_80_ins : na2_x1
   port map (
      i0  => not_aux284,
      i1  => not_aux282,
      nq  => na2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_81_ins : na2_x1
   port map (
      i0  => not_aux276,
      i1  => not_aux275,
      nq  => na2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_6_ins : oa2ao222_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_81_sig,
      i2  => not_aux279,
      i3  => aux278,
      i4  => in_rom_neuron_index(0),
      q   => oa2ao222_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_5_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_6_sig,
      i1   => na2_x1_80_sig,
      i2   => na2_x1_79_sig,
      nq   => nmx3_x1_5_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_7_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_5_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_4_sig,
      nq  => nao2o22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_5_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_7_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_37_sig,
      i3  => noa22_x1_35_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_5_sig,
      i1   => oa2ao222_x2_4_sig,
      i2   => oa2ao222_x2_3_sig,
      q    => mx3_x2_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux178,
      i1  => not_in_rom_input_index(2),
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => aux176,
      i1  => aux177,
      i2  => no2_x1_12_sig,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_12_sig,
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_40_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux85,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_41_ins : noa22_x1
   port map (
      i0  => aux179,
      i1  => not_aux50,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => noa22_x1_41_sig,
      i1  => noa22_x1_40_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_39_ins : noa22_x1
   port map (
      i0  => nao22_x1_25_sig,
      i1  => o2_x2_22_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_34_ins : na3_x1
   port map (
      i0  => not_aux192,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux54,
      nq  => na3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_82_ins : na2_x1
   port map (
      i0  => not_aux188,
      i1  => not_aux189,
      nq  => na2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_33_ins : na3_x1
   port map (
      i0  => na2_x1_82_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_34_sig,
      nq  => na3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1804,
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_31_ins : oa22_x2
   port map (
      i0  => not_aux183,
      i1  => not_aux185,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_30_ins : oa22_x2
   port map (
      i0  => oa22_x2_31_sig,
      i1  => o2_x2_23_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_42_ins : noa22_x1
   port map (
      i0  => oa22_x2_30_sig,
      i1  => na3_x1_33_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => aux194,
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_35_ins : na3_x1
   port map (
      i0  => not_aux198,
      i1  => not_aux200,
      i2  => inv_x2_20_sig,
      nq  => na3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_32_ins : oa22_x2
   port map (
      i0  => aux195,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_35_sig,
      q   => oa22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_7_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_32_sig,
      i1  => aux1656,
      i2  => noa22_x1_42_sig,
      i3  => noa22_x1_39_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux163,
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_83_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux165,
      nq  => na2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => na2_x1_83_sig,
      i1  => o2_x2_24_sig,
      i2  => not_aux167,
      i3  => not_aux166,
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a4_x2_2_sig,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_34_ins : oa22_x2
   port map (
      i0  => not_aux155,
      i1  => not_aux154,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => not_aux53,
      i1  => aux157,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_33_ins : oa22_x2
   port map (
      i0  => nao22_x1_26_sig,
      i1  => oa22_x2_34_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_44_ins : noa22_x1
   port map (
      i0  => not_aux158,
      i1  => not_aux159,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_45_ins : noa22_x1
   port map (
      i0  => not_aux47,
      i1  => not_aux23,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_27_ins : nao22_x1
   port map (
      i0  => noa22_x1_45_sig,
      i1  => noa22_x1_44_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_43_ins : noa22_x1
   port map (
      i0  => nao22_x1_27_sig,
      i1  => oa22_x2_33_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => noa22_x1_43_sig,
      i1  => no2_x1_13_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_84_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux148,
      nq  => na2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => na2_x1_84_sig,
      i1  => not_aux145,
      i2  => not_aux150,
      i3  => not_aux152,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a4_x2_3_sig,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => not_aux141,
      i1  => aux142,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => aux143,
      i1  => not_aux34,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_28_ins : nao22_x1
   port map (
      i0  => ao22_x2_10_sig,
      i1  => ao22_x2_9_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_36_ins : oa22_x2
   port map (
      i0  => not_aux45,
      i1  => not_aux140,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_37_ins : oa22_x2
   port map (
      i0  => not_aux81,
      i1  => not_aux33,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_35_ins : oa22_x2
   port map (
      i0  => oa22_x2_37_sig,
      i1  => oa22_x2_36_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_46_ins : noa22_x1
   port map (
      i0  => oa22_x2_35_sig,
      i1  => nao22_x1_28_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => noa22_x1_46_sig,
      i1  => no2_x1_14_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_38_ins : oa22_x2
   port map (
      i0  => aux169,
      i1  => in_rom_neuron_index(0),
      i2  => aux168,
      q   => oa22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_3_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(3),
      cmd1 => in_rom_neuron_index(1),
      i0   => aux175,
      i1   => aux172,
      i2   => oa22_x2_38_sig,
      q    => mx3_x2_3_sig,
      vdd  => vdd,
      vss  => vss
   );

oa2ao222_x2_8_ins : oa2ao222_x2
   port map (
      i0  => mx3_x2_3_sig,
      i1  => aux1655,
      i2  => ao22_x2_8_sig,
      i3  => ao22_x2_7_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_85_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux55,
      nq  => na2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_39_ins : oa22_x2
   port map (
      i0  => not_aux47,
      i1  => not_aux49,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_47_ins : noa22_x1
   port map (
      i0  => oa22_x2_39_sig,
      i1  => na2_x1_85_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_41_ins : oa22_x2
   port map (
      i0  => not_aux36,
      i1  => not_aux33,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => not_aux1659,
      i1  => aux37,
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_40_ins : oa22_x2
   port map (
      i0  => o2_x2_25_sig,
      i1  => oa22_x2_41_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_49_ins : noa22_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux43,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_50_ins : noa22_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux41,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_29_ins : nao22_x1
   port map (
      i0  => noa22_x1_50_sig,
      i1  => noa22_x1_49_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_48_ins : noa22_x1
   port map (
      i0  => nao22_x1_29_sig,
      i1  => oa22_x2_40_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_86_ins : na2_x1
   port map (
      i0  => not_aux31,
      i1  => not_aux32,
      nq  => na2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_87_ins : na2_x1
   port map (
      i0  => not_aux28,
      i1  => not_aux24,
      nq  => na2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_3_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_87_sig,
      i1  => na2_x1_86_sig,
      nq  => nmx2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_88_ins : na2_x1
   port map (
      i0  => not_aux2,
      i1  => not_aux5,
      nq  => na2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_89_ins : na2_x1
   port map (
      i0  => not_aux8,
      i1  => not_aux10,
      nq  => na2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_90_ins : na2_x1
   port map (
      i0  => not_aux23,
      i1  => not_aux18,
      nq  => na2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_2_ins : oa2a22_x2
   port map (
      i0  => aux1660,
      i1  => not_aux14,
      i2  => in_rom_neuron_index(0),
      i3  => na2_x1_90_sig,
      q   => oa2a22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_6_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_2_sig,
      i1   => na2_x1_89_sig,
      i2   => na2_x1_88_sig,
      nq   => nmx3_x1_6_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_8_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_6_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_3_sig,
      nq  => nao2o22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_9_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_8_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_48_sig,
      i3  => noa22_x1_47_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_42_ins : oa22_x2
   port map (
      i0  => not_aux70,
      i1  => not_aux71,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_43_ins : oa22_x2
   port map (
      i0  => not_aux74,
      i1  => not_aux72,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_51_ins : noa22_x1
   port map (
      i0  => oa22_x2_43_sig,
      i1  => oa22_x2_42_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux63,
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => not_aux33,
      i1  => not_aux66,
      i2  => o2_x2_26_sig,
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_91_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux65,
      nq  => na2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_44_ins : oa22_x2
   port map (
      i0  => na2_x1_91_sig,
      i1  => a3_x2_16_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_46_ins : oa22_x2
   port map (
      i0  => not_aux58,
      i1  => not_aux57,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_47_ins : oa22_x2
   port map (
      i0  => not_aux61,
      i1  => not_aux60,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_45_ins : oa22_x2
   port map (
      i0  => oa22_x2_47_sig,
      i1  => oa22_x2_46_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_52_ins : noa22_x1
   port map (
      i0  => oa22_x2_45_sig,
      i1  => oa22_x2_44_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_92_ins : na2_x1
   port map (
      i0  => not_aux91,
      i1  => not_aux93,
      nq  => na2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_93_ins : na2_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux89,
      nq  => na2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_4_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_93_sig,
      i1  => na2_x1_92_sig,
      nq  => nmx2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_94_ins : na2_x1
   port map (
      i0  => not_aux82,
      i1  => not_aux84,
      nq  => na2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_95_ins : na2_x1
   port map (
      i0  => not_aux87,
      i1  => not_aux88,
      nq  => na2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_96_ins : na2_x1
   port map (
      i0  => not_aux81,
      i1  => not_aux80,
      nq  => na2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_97_ins : na2_x1
   port map (
      i0  => not_aux77,
      i1  => not_aux78,
      nq  => na2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_7_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_97_sig,
      i1  => na2_x1_96_sig,
      q   => mx2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_7_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_7_sig,
      i1   => na2_x1_95_sig,
      i2   => na2_x1_94_sig,
      nq   => nmx3_x1_7_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_9_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_7_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_4_sig,
      nq  => nao2o22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_10_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_9_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_52_sig,
      i3  => noa22_x1_51_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_48_ins : oa22_x2
   port map (
      i0  => not_aux104,
      i1  => not_aux103,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_98_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux108,
      nq  => na2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_53_ins : noa22_x1
   port map (
      i0  => na2_x1_98_sig,
      i1  => oa22_x2_48_sig,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_49_ins : oa22_x2
   port map (
      i0  => not_aux111,
      i1  => not_aux110,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_54_ins : noa22_x1
   port map (
      i0  => not_aux114,
      i1  => oa22_x2_49_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_51_ins : oa22_x2
   port map (
      i0  => not_aux117,
      i1  => in_rom_input_index(0),
      i2  => aux118,
      q   => oa22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_50_ins : oa22_x2
   port map (
      i0  => oa22_x2_51_sig,
      i1  => in_rom_neuron_index(0),
      i2  => aux116,
      q   => oa22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => oa22_x2_50_sig,
      i1  => noa22_x1_54_sig,
      i2  => noa22_x1_53_sig,
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => no3_x1_13_sig,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_99_ins : na2_x1
   port map (
      i0  => not_aux94,
      i1  => aux1658,
      nq  => na2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_100_ins : na2_x1
   port map (
      i0  => not_aux95,
      i1  => aux1657,
      nq  => na2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_52_ins : oa22_x2
   port map (
      i0  => na2_x1_100_sig,
      i1  => na2_x1_99_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_56_ins : noa22_x1
   port map (
      i0  => not_aux102,
      i1  => not_aux23,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_57_ins : noa22_x1
   port map (
      i0  => aux100,
      i1  => not_aux64,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_30_ins : nao22_x1
   port map (
      i0  => noa22_x1_57_sig,
      i1  => noa22_x1_56_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_55_ins : noa22_x1
   port map (
      i0  => nao22_x1_30_sig,
      i1  => oa22_x2_52_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_101_ins : na2_x1
   port map (
      i0  => not_aux137,
      i1  => not_aux61,
      nq  => na2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_102_ins : na2_x1
   port map (
      i0  => not_aux139,
      i1  => not_aux58,
      nq  => na2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_103_ins : na2_x1
   port map (
      i0  => not_aux136,
      i1  => not_aux134,
      nq  => na2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_104_ins : na2_x1
   port map (
      i0  => not_aux132,
      i1  => not_aux133,
      nq  => na2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_8_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_104_sig,
      i1  => na2_x1_103_sig,
      q   => mx2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_8_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_8_sig,
      i1   => na2_x1_102_sig,
      i2   => na2_x1_101_sig,
      nq   => nmx3_x1_8_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_105_ins : na2_x1
   port map (
      i0  => not_aux1803,
      i1  => not_aux120,
      nq  => na2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_106_ins : na2_x1
   port map (
      i0  => not_aux124,
      i1  => not_aux69,
      nq  => na2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_36_ins : na3_x1
   port map (
      i0  => not_aux127,
      i1  => not_aux130,
      i2  => mbk_buf_not_aux125,
      nq  => na3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_9_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_36_sig,
      i1   => na2_x1_106_sig,
      i2   => na2_x1_105_sig,
      nq   => nmx3_x1_9_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_10_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_9_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_8_sig,
      nq  => nao2o22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_11_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_10_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_55_sig,
      i3  => no2_x1_15_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_4_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_11_sig,
      i1   => oa2ao222_x2_10_sig,
      i2   => oa2ao222_x2_9_sig,
      q    => mx3_x2_4_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_2_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => mx3_x2_4_sig,
      i1   => oa2ao222_x2_8_sig,
      i2   => oa2ao222_x2_7_sig,
      q    => mx3_x2_2_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_0_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_2_sig,
      i1   => mx3_x2_sig,
      i2   => oa2ao222_x2_sig,
      q    => out_data_rom(0),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_107_ins : na2_x1
   port map (
      i0  => not_aux197,
      i1  => aux1672,
      nq  => na2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_53_ins : oa22_x2
   port map (
      i0  => not_aux103,
      i1  => not_aux323,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_58_ins : noa22_x1
   port map (
      i0  => oa22_x2_53_sig,
      i1  => na2_x1_107_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_29_ins : a2_x2
   port map (
      i0  => not_aux80,
      i1  => not_aux319,
      q   => a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_30_ins : a2_x2
   port map (
      i0  => not_aux318,
      i1  => not_aux38,
      q   => a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => a2_x2_30_sig,
      i1  => in_rom_neuron_index(0),
      i2  => a2_x2_29_sig,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_108_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux82,
      nq  => na2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_54_ins : oa22_x2
   port map (
      i0  => na2_x1_108_sig,
      i1  => ao22_x2_11_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_60_ins : noa22_x1
   port map (
      i0  => not_aux320,
      i1  => not_aux322,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_61_ins : noa22_x1
   port map (
      i0  => not_aux6,
      i1  => not_aux115,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_31_ins : nao22_x1
   port map (
      i0  => noa22_x1_61_sig,
      i1  => noa22_x1_60_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_59_ins : noa22_x1
   port map (
      i0  => nao22_x1_31_sig,
      i1  => oa22_x2_54_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_109_ins : na2_x1
   port map (
      i0  => not_aux162,
      i1  => not_aux80,
      nq  => na2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_5_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux325,
      i1  => na2_x1_109_sig,
      nq  => nmx2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux326,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => ao22_x2_12_sig,
      i1  => nmx2_x1_5_sig,
      i2  => in_rom_neuron_index(3),
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_31_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux147,
      q   => a2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => a2_x2_31_sig,
      i1  => aux229,
      i2  => in_rom_neuron_index(1),
      i3  => not_aux321,
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => no4_x1_2_sig,
      i1  => no3_x1_14_sig,
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_37_ins : na3_x1
   port map (
      i0  => not_aux95,
      i1  => in_rom_neuron_index(0),
      i2  => aux245,
      nq  => na3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_32_ins : a2_x2
   port map (
      i0  => na3_x1_37_sig,
      i1  => not_aux327,
      q   => a2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_32_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a2_x2_32_sig,
      i2  => no2_x1_16_sig,
      nq  => nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_12_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_32_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_59_sig,
      i3  => noa22_x1_58_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_110_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux330,
      nq  => na2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => not_aux331,
      i1  => not_aux104,
      i2  => na2_x1_110_sig,
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => not_aux328,
      i1  => in_rom_neuron_index(0),
      i2  => aux329,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_55_ins : oa22_x2
   port map (
      i0  => o3_x2_9_sig,
      i1  => a3_x2_17_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_63_ins : noa22_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux332,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => not_aux30,
      i1  => not_aux160,
      i2  => not_aux324,
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_18_sig,
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_33_ins : nao22_x1
   port map (
      i0  => no2_x1_17_sig,
      i1  => noa22_x1_63_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_62_ins : noa22_x1
   port map (
      i0  => nao22_x1_33_sig,
      i1  => oa22_x2_55_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => aux333,
      i1  => in_rom_neuron_index(0),
      i2  => aux17,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_56_ins : oa22_x2
   port map (
      i0  => not_aux334,
      i1  => not_aux336,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_64_ins : noa22_x1
   port map (
      i0  => oa22_x2_56_sig,
      i1  => o3_x2_10_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => not_aux346,
      i1  => in_rom_neuron_index(1),
      i2  => aux347,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_111_ins : na2_x1
   port map (
      i0  => not_aux343,
      i1  => not_aux74,
      nq  => na2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_65_ins : noa22_x1
   port map (
      i0  => aux344,
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_111_sig,
      nq  => noa22_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => noa22_x1_65_sig,
      i2  => o3_x2_11_sig,
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_33_ins : a2_x2
   port map (
      i0  => not_aux142,
      i1  => aux1671,
      q   => a2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_66_ins : noa22_x1
   port map (
      i0  => not_aux342,
      i1  => not_aux341,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_35_ins : nao22_x1
   port map (
      i0  => aux340,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux338,
      nq  => nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_4_ins : noa2ao222_x1
   port map (
      i0  => nao22_x1_35_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => noa22_x1_66_sig,
      i3  => a2_x2_33_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_34_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa2ao222_x1_4_sig,
      i2  => ao22_x2_13_sig,
      nq  => nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_13_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_34_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_64_sig,
      i3  => noa22_x1_62_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_34_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux369,
      q   => a2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_19_ins : a3_x2
   port map (
      i0  => not_aux162,
      i1  => not_aux50,
      i2  => not_aux117,
      q   => a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_19_sig,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_36_ins : nao22_x1
   port map (
      i0  => no2_x1_18_sig,
      i1  => a2_x2_34_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_57_ins : oa22_x2
   port map (
      i0  => not_aux112,
      i1  => not_aux318,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux78,
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_38_ins : na3_x1
   port map (
      i0  => not_aux371,
      i1  => o2_x2_27_sig,
      i2  => oa22_x2_57_sig,
      nq  => na3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_112_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_38_sig,
      nq  => na2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_67_ins : noa22_x1
   port map (
      i0  => na2_x1_112_sig,
      i1  => nao22_x1_36_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_69_ins : noa22_x1
   port map (
      i0  => not_aux38,
      i1  => aux256,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_5_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux224,
      q   => an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_37_ins : nao22_x1
   port map (
      i0  => an12_x1_5_sig,
      i1  => noa22_x1_69_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_59_ins : oa22_x2
   port map (
      i0  => not_aux362,
      i1  => not_aux281,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_60_ins : oa22_x2
   port map (
      i0  => not_aux74,
      i1  => not_aux364,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_58_ins : oa22_x2
   port map (
      i0  => oa22_x2_60_sig,
      i1  => oa22_x2_59_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_68_ins : noa22_x1
   port map (
      i0  => oa22_x2_58_sig,
      i1  => nao22_x1_37_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_20_ins : a3_x2
   port map (
      i0  => not_aux326,
      i1  => in_rom_neuron_index(0),
      i2  => aux126,
      q   => a3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux361,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => aux359,
      i1  => aux358,
      i2  => not_aux0,
      i3  => aux324,
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_5_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => o4_x2_2_sig,
      i2  => no2_x1_19_sig,
      i3  => a3_x2_20_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux351,
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_61_ins : oa22_x2
   port map (
      i0  => not_aux354,
      i1  => o2_x2_28_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_21_ins : a3_x2
   port map (
      i0  => not_aux355,
      i1  => not_aux357,
      i2  => oa22_x2_61_sig,
      q   => a3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_35_ins : a2_x2
   port map (
      i0  => not_aux349,
      i1  => not_aux350,
      q   => a2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => aux208,
      i1  => not_aux50,
      i2  => a2_x2_35_sig,
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => ao22_x2_15_sig,
      i2  => a3_x2_21_sig,
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_11_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_14_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa2ao222_x1_5_sig,
      nq  => nao2o22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_14_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_11_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_68_sig,
      i3  => noa22_x1_67_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_5_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_14_sig,
      i1   => oa2ao222_x2_13_sig,
      i2   => oa2ao222_x2_12_sig,
      q    => mx3_x2_5_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => aux395,
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_70_ins : noa22_x1
   port map (
      i0  => not_aux200,
      i1  => inv_x2_21_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => aux392,
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_6_ins : an12_x1
   port map (
      i0  => aux172,
      i1  => not_aux193,
      q   => an12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => an12_x1_6_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(1),
      i3  => not_aux391,
      q   => ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_71_ins : noa22_x1
   port map (
      i0  => ao2o22_x2_2_sig,
      i1  => o2_x2_29_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => noa22_x1_71_sig,
      i1  => noa22_x1_70_sig,
      i2  => aux1655,
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_22_ins : a3_x2
   port map (
      i0  => not_aux387,
      i1  => not_aux212,
      i2  => not_aux20,
      q   => a3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_22_sig,
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_72_ins : noa22_x1
   port map (
      i0  => o2_x2_30_sig,
      i1  => not_aux389,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_36_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux386,
      q   => a2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_74_ins : noa22_x1
   port map (
      i0  => not_aux383,
      i1  => not_aux384,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_38_ins : nao22_x1
   port map (
      i0  => noa22_x1_74_sig,
      i1  => a2_x2_36_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_113_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux381,
      nq  => na2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_23_ins : a3_x2
   port map (
      i0  => not_aux382,
      i1  => not_aux156,
      i2  => na2_x1_113_sig,
      q   => a3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => not_aux1670,
      i1  => aux94,
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_62_ins : oa22_x2
   port map (
      i0  => o2_x2_31_sig,
      i1  => a3_x2_23_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_73_ins : noa22_x1
   port map (
      i0  => oa22_x2_62_sig,
      i1  => nao22_x1_38_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => noa22_x1_73_sig,
      i1  => noa22_x1_72_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_63_ins : oa22_x2
   port map (
      i0  => not_aux377,
      i1  => not_aux378,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_64_ins : oa22_x2
   port map (
      i0  => not_aux29,
      i1  => not_aux379,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_75_ins : noa22_x1
   port map (
      i0  => oa22_x2_64_sig,
      i1  => oa22_x2_63_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_77_ins : noa22_x1
   port map (
      i0  => not_aux372,
      i1  => not_aux280,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_24_ins : a3_x2
   port map (
      i0  => not_aux229,
      i1  => in_rom_neuron_index(0),
      i2  => aux283,
      q   => a3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_39_ins : nao22_x1
   port map (
      i0  => a3_x2_24_sig,
      i1  => noa22_x1_77_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_65_ins : oa22_x2
   port map (
      i0  => not_aux210,
      i1  => not_aux375,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_66_ins : oa22_x2
   port map (
      i0  => not_aux373,
      i1  => not_aux374,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_39_ins : na3_x1
   port map (
      i0  => not_aux376,
      i1  => oa22_x2_66_sig,
      i2  => oa22_x2_65_sig,
      nq  => na3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_114_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_39_sig,
      nq  => na2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_76_ins : noa22_x1
   port map (
      i0  => na2_x1_114_sig,
      i1  => nao22_x1_39_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => noa22_x1_76_sig,
      i1  => noa22_x1_75_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => ao22_x2_19_sig,
      i1  => ao22_x2_18_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_78_ins : noa22_x1
   port map (
      i0  => not_aux197,
      i1  => not_aux343,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_25_ins : a3_x2
   port map (
      i0  => aux110,
      i1  => in_rom_neuron_index(1),
      i2  => aux403,
      q   => a3_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_115_ins : na2_x1
   port map (
      i0  => not_aux402,
      i1  => not_aux401,
      nq  => na2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_116_ins : na2_x1
   port map (
      i0  => not_aux362,
      i1  => not_aux323,
      nq  => na2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux211,
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_40_ins : na3_x1
   port map (
      i0  => not_aux133,
      i1  => not_aux289,
      i2  => o2_x2_32_sig,
      nq  => na3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_10_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_40_sig,
      i1   => na2_x1_116_sig,
      i2   => na2_x1_115_sig,
      nq   => nmx3_x1_10_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_117_ins : na2_x1
   port map (
      i0  => not_aux17,
      i1  => not_aux54,
      nq  => na2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_118_ins : na2_x1
   port map (
      i0  => not_aux400,
      i1  => not_aux399,
      nq  => na2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_119_ins : na2_x1
   port map (
      i0  => not_aux398,
      i1  => not_aux156,
      nq  => na2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_120_ins : na2_x1
   port map (
      i0  => not_aux396,
      i1  => not_aux255,
      nq  => na2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_9_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_120_sig,
      i1  => na2_x1_119_sig,
      q   => mx2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_11_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_9_sig,
      i1   => na2_x1_118_sig,
      i2   => na2_x1_117_sig,
      nq   => nmx3_x1_11_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_12_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_11_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_10_sig,
      nq  => nao2o22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_16_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_12_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a3_x2_25_sig,
      i3  => noa22_x1_78_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_15_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_16_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_17_sig,
      i3  => ao22_x2_16_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_68_ins : oa22_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux102,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_33_ins : o2_x2
   port map (
      i0  => not_aux1665,
      i1  => aux423,
      q   => o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_67_ins : oa22_x2
   port map (
      i0  => o2_x2_33_sig,
      i1  => oa22_x2_68_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_80_ins : noa22_x1
   port map (
      i0  => not_aux372,
      i1  => not_aux8,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_81_ins : noa22_x1
   port map (
      i0  => not_aux424,
      i1  => not_aux425,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_40_ins : nao22_x1
   port map (
      i0  => noa22_x1_81_sig,
      i1  => noa22_x1_80_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_79_ins : noa22_x1
   port map (
      i0  => nao22_x1_40_sig,
      i1  => oa22_x2_67_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_37_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux433,
      q   => a2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_83_ins : noa22_x1
   port map (
      i0  => not_aux431,
      i1  => not_aux430,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_41_ins : nao22_x1
   port map (
      i0  => noa22_x1_83_sig,
      i1  => a2_x2_37_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_70_ins : oa22_x2
   port map (
      i0  => not_aux428,
      i1  => not_aux426,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_71_ins : oa22_x2
   port map (
      i0  => not_aux429,
      i1  => aux216,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_69_ins : oa22_x2
   port map (
      i0  => oa22_x2_71_sig,
      i1  => oa22_x2_70_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_82_ins : noa22_x1
   port map (
      i0  => oa22_x2_69_sig,
      i1  => nao22_x1_41_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_121_ins : na2_x1
   port map (
      i0  => not_aux1806,
      i1  => not_aux282,
      nq  => na2_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_122_ins : na2_x1
   port map (
      i0  => not_aux441,
      i1  => mbk_buf_not_aux125,
      nq  => na2_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_123_ins : na2_x1
   port map (
      i0  => not_aux197,
      i1  => not_aux84,
      nq  => na2_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_41_ins : na3_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux66,
      i2  => not_aux109,
      nq  => na3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_10_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na3_x1_41_sig,
      i1  => na2_x1_123_sig,
      q   => mx2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_12_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_10_sig,
      i1   => na2_x1_122_sig,
      i2   => na2_x1_121_sig,
      nq   => nmx3_x1_12_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_124_ins : na2_x1
   port map (
      i0  => not_aux437,
      i1  => not_aux156,
      nq  => na2_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_125_ins : na2_x1
   port map (
      i0  => not_aux439,
      i1  => not_aux15,
      nq  => na2_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_126_ins : na2_x1
   port map (
      i0  => not_aux434,
      i1  => not_aux435,
      nq  => na2_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_3_ins : oa2a22_x2
   port map (
      i0  => na2_x1_126_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux47,
      i3  => aux1664,
      q   => oa2a22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_13_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_3_sig,
      i1   => na2_x1_125_sig,
      i2   => na2_x1_124_sig,
      nq   => nmx3_x1_13_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_13_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_13_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_12_sig,
      nq  => nao2o22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_17_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_13_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_82_sig,
      i3  => noa22_x1_79_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_127_ins : na2_x1
   port map (
      i0  => not_aux408,
      i1  => not_aux407,
      nq  => na2_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_128_ins : na2_x1
   port map (
      i0  => not_aux406,
      i1  => not_aux110,
      nq  => na2_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_6_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_128_sig,
      i1  => na2_x1_127_sig,
      nq  => nmx2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_129_ins : na2_x1
   port map (
      i0  => not_aux404,
      i1  => not_aux64,
      nq  => na2_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_130_ins : na2_x1
   port map (
      i0  => not_aux201,
      i1  => not_aux265,
      nq  => na2_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_42_ins : na3_x1
   port map (
      i0  => not_aux316,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_aux125,
      nq  => na3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_38_ins : a2_x2
   port map (
      i0  => na3_x1_42_sig,
      i1  => not_aux405,
      q   => a2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_39_ins : a2_x2
   port map (
      i0  => not_aux275,
      i1  => not_aux115,
      q   => a2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_42_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_39_sig,
      i2  => a2_x2_38_sig,
      nq  => nao22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_14_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_42_sig,
      i1   => na2_x1_130_sig,
      i2   => na2_x1_129_sig,
      nq   => nmx3_x1_14_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_14_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_14_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_6_sig,
      nq  => nao2o22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_131_ins : na2_x1
   port map (
      i0  => not_aux143,
      i1  => not_aux416,
      nq  => na2_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_132_ins : na2_x1
   port map (
      i0  => not_aux38,
      i1  => not_in_rom_input_index(2),
      nq  => na2_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_7_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_132_sig,
      i1  => na2_x1_131_sig,
      nq  => nmx2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_43_ins : na3_x1
   port map (
      i0  => not_aux412,
      i1  => not_aux380,
      i2  => aux413,
      nq  => na3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_133_ins : na2_x1
   port map (
      i0  => not_aux414,
      i1  => not_aux415,
      nq  => na2_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_40_ins : a2_x2
   port map (
      i0  => not_aux411,
      i1  => not_aux410,
      q   => a2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_16_ins : nao2o22_x1
   port map (
      i0  => a2_x2_40_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux409,
      nq  => nao2o22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_15_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_16_sig,
      i1   => na2_x1_133_sig,
      i2   => na3_x1_43_sig,
      nq   => nmx3_x1_15_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_15_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_15_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_7_sig,
      nq  => nao2o22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => aux421,
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_72_ins : oa22_x2
   port map (
      i0  => not_aux294,
      i1  => not_aux422,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_84_ins : noa22_x1
   port map (
      i0  => oa22_x2_72_sig,
      i1  => inv_x2_22_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => not_aux345,
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => inv_x2_23_sig,
      i1  => not_aux419,
      i2  => aux418,
      i3  => in_rom_neuron_index(0),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => aux417,
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_134_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa2a2a23_x2_sig,
      nq  => na2_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_135_ins : na2_x1
   port map (
      i0  => not_aux166,
      i1  => aux1669,
      nq  => na2_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_74_ins : oa22_x2
   port map (
      i0  => not_aux54,
      i1  => not_aux308,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_73_ins : oa22_x2
   port map (
      i0  => oa22_x2_74_sig,
      i1  => na2_x1_135_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_85_ins : noa22_x1
   port map (
      i0  => oa22_x2_73_sig,
      i1  => na2_x1_134_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_ins : noa2a22_x1
   port map (
      i0  => aux1667,
      i1  => not_aux255,
      i2  => not_aux418,
      i3  => aux1666,
      nq  => noa2a22_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_136_ins : na2_x1
   port map (
      i0  => not_aux47,
      i1  => not_aux104,
      nq  => na2_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_137_ins : na2_x1
   port map (
      i0  => not_aux307,
      i1  => not_aux120,
      nq  => na2_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_138_ins : na2_x1
   port map (
      i0  => not_aux207,
      i1  => not_aux394,
      nq  => na2_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_4_ins : oa2a22_x2
   port map (
      i0  => na2_x1_138_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux255,
      i3  => aux1668,
      q   => oa2a22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_16_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_4_sig,
      i1   => na2_x1_137_sig,
      i2   => na2_x1_136_sig,
      nq   => nmx3_x1_16_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_17_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_16_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2a22_x1_sig,
      nq  => nao2o22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_18_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_17_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_85_sig,
      i3  => noa22_x1_84_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_7_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_18_sig,
      i1   => nao2o22_x1_15_sig,
      i2   => nao2o22_x1_14_sig,
      q    => mx3_x2_7_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_41_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux446,
      q   => a2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_87_ins : noa22_x1
   port map (
      i0  => not_aux373,
      i1  => not_aux240,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_43_ins : nao22_x1
   port map (
      i0  => noa22_x1_87_sig,
      i1  => a2_x2_41_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => aux447,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => aux1663,
      i1  => aux449,
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_75_ins : oa22_x2
   port map (
      i0  => on12_x1_13_sig,
      i1  => on12_x1_12_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_86_ins : noa22_x1
   port map (
      i0  => oa22_x2_75_sig,
      i1  => nao22_x1_43_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_34_ins : o2_x2
   port map (
      i0  => not_aux1662,
      i1  => aux450,
      q   => o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_76_ins : oa22_x2
   port map (
      i0  => not_aux23,
      i1  => not_aux298,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_88_ins : noa22_x1
   port map (
      i0  => oa22_x2_76_sig,
      i1  => o2_x2_34_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => noa22_x1_88_sig,
      i1  => noa22_x1_86_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_77_ins : oa22_x2
   port map (
      i0  => not_aux429,
      i1  => not_aux267,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_78_ins : oa22_x2
   port map (
      i0  => not_aux443,
      i1  => not_aux444,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_89_ins : noa22_x1
   port map (
      i0  => oa22_x2_78_sig,
      i1  => oa22_x2_77_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_91_ins : noa22_x1
   port map (
      i0  => not_aux160,
      i1  => not_aux435,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_92_ins : noa22_x1
   port map (
      i0  => not_aux318,
      i1  => not_aux289,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_44_ins : nao22_x1
   port map (
      i0  => noa22_x1_92_sig,
      i1  => noa22_x1_91_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_139_ins : na2_x1
   port map (
      i0  => not_aux104,
      i1  => aux1657,
      nq  => na2_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_45_ins : nao22_x1
   port map (
      i0  => not_aux21,
      i1  => aux442,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_79_ins : oa22_x2
   port map (
      i0  => nao22_x1_45_sig,
      i1  => na2_x1_139_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_90_ins : noa22_x1
   port map (
      i0  => oa22_x2_79_sig,
      i1  => nao22_x1_44_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => noa22_x1_90_sig,
      i1  => noa22_x1_89_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_140_ins : na2_x1
   port map (
      i0  => not_aux455,
      i1  => not_aux324,
      nq  => na2_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_141_ins : na2_x1
   port map (
      i0  => not_aux456,
      i1  => not_aux268,
      nq  => na2_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_42_ins : a2_x2
   port map (
      i0  => not_aux451,
      i1  => not_aux452,
      q   => a2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_43_ins : a2_x2
   port map (
      i0  => not_aux453,
      i1  => not_aux454,
      q   => a2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_19_ins : nao2o22_x1
   port map (
      i0  => a2_x2_43_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_42_sig,
      nq  => nao2o22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_17_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_19_sig,
      i1   => na2_x1_141_sig,
      i2   => na2_x1_140_sig,
      nq   => nmx3_x1_17_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_142_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux400,
      nq  => na2_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_80_ins : oa22_x2
   port map (
      i0  => not_aux210,
      i1  => not_aux458,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_44_ins : na3_x1
   port map (
      i0  => not_aux460,
      i1  => oa22_x2_80_sig,
      i2  => na2_x1_142_sig,
      nq  => na3_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_143_ins : na2_x1
   port map (
      i0  => not_aux457,
      i1  => not_aux212,
      nq  => na2_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_24_ins : inv_x2
   port map (
      i   => not_aux1661,
      nq  => inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_2_ins : oa2a2a23_x2
   port map (
      i0  => not_aux229,
      i1  => aux85,
      i2  => not_aux217,
      i3  => inv_x2_24_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_143_sig,
      q   => oa2a2a23_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_8_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => oa2a2a23_x2_2_sig,
      i1  => na3_x1_44_sig,
      nq  => nmx2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_18_ins : nao2o22_x1
   port map (
      i0  => nmx2_x1_8_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_17_sig,
      nq  => nao2o22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_19_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_18_sig,
      i1  => aux1650,
      i2  => ao22_x2_21_sig,
      i3  => ao22_x2_20_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_6_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_19_sig,
      i1   => mx3_x2_7_sig,
      i2   => oa2ao222_x2_17_sig,
      q    => mx3_x2_6_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_1_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_6_sig,
      i1   => oa2ao222_x2_15_sig,
      i2   => mx3_x2_5_sig,
      q    => out_data_rom(1),
      vdd  => vdd,
      vss  => vss
   );

a3_x2_26_ins : a3_x2
   port map (
      i0  => not_aux551,
      i1  => not_aux36,
      i2  => not_aux549,
      q   => a3_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_144_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux340,
      nq  => na2_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_93_ins : noa22_x1
   port map (
      i0  => na2_x1_144_sig,
      i1  => a3_x2_26_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_95_ins : noa22_x1
   port map (
      i0  => not_aux320,
      i1  => not_aux127,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_96_ins : noa22_x1
   port map (
      i0  => not_aux548,
      i1  => not_aux276,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_46_ins : nao22_x1
   port map (
      i0  => noa22_x1_96_sig,
      i1  => noa22_x1_95_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_82_ins : oa22_x2
   port map (
      i0  => not_aux375,
      i1  => not_aux426,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_83_ins : oa22_x2
   port map (
      i0  => not_aux547,
      i1  => not_aux75,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_81_ins : oa22_x2
   port map (
      i0  => oa22_x2_83_sig,
      i1  => oa22_x2_82_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_94_ins : noa22_x1
   port map (
      i0  => oa22_x2_81_sig,
      i1  => nao22_x1_46_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => noa22_x1_94_sig,
      i1  => noa22_x1_93_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_84_ins : oa22_x2
   port map (
      i0  => not_aux502,
      i1  => not_aux545,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_85_ins : oa22_x2
   port map (
      i0  => not_aux546,
      i1  => not_aux275,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_97_ins : noa22_x1
   port map (
      i0  => oa22_x2_85_sig,
      i1  => oa22_x2_84_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_99_ins : noa22_x1
   port map (
      i0  => not_aux301,
      i1  => not_aux544,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_100_ins : noa22_x1
   port map (
      i0  => not_aux89,
      i1  => not_aux211,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_47_ins : nao22_x1
   port map (
      i0  => noa22_x1_100_sig,
      i1  => noa22_x1_99_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_87_ins : oa22_x2
   port map (
      i0  => not_aux47,
      i1  => not_aux258,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_88_ins : oa22_x2
   port map (
      i0  => not_aux14,
      i1  => not_aux257,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_86_ins : oa22_x2
   port map (
      i0  => oa22_x2_88_sig,
      i1  => oa22_x2_87_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_98_ins : noa22_x1
   port map (
      i0  => oa22_x2_86_sig,
      i1  => nao22_x1_47_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => noa22_x1_98_sig,
      i1  => noa22_x1_97_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_145_ins : na2_x1
   port map (
      i0  => not_aux258,
      i1  => not_aux383,
      nq  => na2_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_146_ins : na2_x1
   port map (
      i0  => not_aux455,
      i1  => not_aux89,
      nq  => na2_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_147_ins : na2_x1
   port map (
      i0  => not_aux77,
      i1  => not_aux65,
      nq  => na2_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_148_ins : na2_x1
   port map (
      i0  => not_aux453,
      i1  => not_aux319,
      nq  => na2_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_11_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_148_sig,
      i1  => na2_x1_147_sig,
      q   => mx2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_18_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_11_sig,
      i1   => na2_x1_146_sig,
      i2   => na2_x1_145_sig,
      nq   => nmx3_x1_18_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_149_ins : na2_x1
   port map (
      i0  => not_aux428,
      i1  => not_aux382,
      nq  => na2_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_150_ins : na2_x1
   port map (
      i0  => not_aux552,
      i1  => not_aux23,
      nq  => na2_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_44_ins : a2_x2
   port map (
      i0  => not_aux554,
      i1  => not_aux555,
      q   => a2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_48_ins : nao22_x1
   port map (
      i0  => a2_x2_44_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux553,
      nq  => nao22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_19_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_48_sig,
      i1   => na2_x1_150_sig,
      i2   => na2_x1_149_sig,
      nq   => nmx3_x1_19_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_20_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_19_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_18_sig,
      nq  => nao2o22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_20_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_20_sig,
      i1  => aux1650,
      i2  => ao22_x2_23_sig,
      i3  => ao22_x2_22_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_89_ins : oa22_x2
   port map (
      i0  => not_aux526,
      i1  => not_aux372,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_101_ins : noa22_x1
   port map (
      i0  => oa22_x2_89_sig,
      i1  => not_aux525,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_45_ins : na3_x1
   port map (
      i0  => not_aux190,
      i1  => not_aux524,
      i2  => not_aux410,
      nq  => na3_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_45_ins : a2_x2
   port map (
      i0  => na3_x1_45_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_103_ins : noa22_x1
   port map (
      i0  => not_aux523,
      i1  => not_aux280,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_49_ins : nao22_x1
   port map (
      i0  => noa22_x1_103_sig,
      i1  => a2_x2_45_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_91_ins : oa22_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux467,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_92_ins : oa22_x2
   port map (
      i0  => not_aux522,
      i1  => not_aux43,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_90_ins : oa22_x2
   port map (
      i0  => oa22_x2_92_sig,
      i1  => oa22_x2_91_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_102_ins : noa22_x1
   port map (
      i0  => oa22_x2_90_sig,
      i1  => nao22_x1_49_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_151_ins : na2_x1
   port map (
      i0  => not_aux315,
      i1  => not_aux518,
      nq  => na2_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_152_ins : na2_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux520,
      nq  => na2_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_153_ins : na2_x1
   port map (
      i0  => not_aux519,
      i1  => not_aux518,
      nq  => na2_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_12_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux517,
      i1  => na2_x1_153_sig,
      q   => mx2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_20_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_12_sig,
      i1   => na2_x1_152_sig,
      i2   => na2_x1_151_sig,
      nq   => nmx3_x1_20_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_154_ins : na2_x1
   port map (
      i0  => not_aux214,
      i1  => not_aux144,
      nq  => na2_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_155_ins : na2_x1
   port map (
      i0  => not_aux444,
      i1  => not_aux473,
      nq  => na2_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_6_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_155_sig,
      i2  => not_aux53,
      i3  => na2_x1_154_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_21_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_6_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_20_sig,
      nq  => nao2o22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_21_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_21_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_102_sig,
      i3  => noa22_x1_101_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_93_ins : oa22_x2
   port map (
      i0  => not_aux330,
      i1  => not_aux366,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_94_ins : oa22_x2
   port map (
      i0  => not_aux186,
      i1  => not_aux495,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_104_ins : noa22_x1
   port map (
      i0  => oa22_x2_94_sig,
      i1  => oa22_x2_93_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_106_ins : noa22_x1
   port map (
      i0  => not_aux531,
      i1  => not_aux341,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_107_ins : noa22_x1
   port map (
      i0  => aux13,
      i1  => not_aux120,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_50_ins : nao22_x1
   port map (
      i0  => noa22_x1_107_sig,
      i1  => noa22_x1_106_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_156_ins : na2_x1
   port map (
      i0  => not_aux333,
      i1  => aux1658,
      nq  => na2_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_96_ins : oa22_x2
   port map (
      i0  => not_aux467,
      i1  => not_aux150,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_95_ins : oa22_x2
   port map (
      i0  => oa22_x2_96_sig,
      i1  => na2_x1_156_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_105_ins : noa22_x1
   port map (
      i0  => oa22_x2_95_sig,
      i1  => nao22_x1_50_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_157_ins : na2_x1
   port map (
      i0  => not_aux440,
      i1  => not_aux77,
      nq  => na2_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_9_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux530,
      i1  => na2_x1_157_sig,
      nq  => nmx2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_158_ins : na2_x1
   port map (
      i0  => not_aux473,
      i1  => not_aux332,
      nq  => na2_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_159_ins : na2_x1
   port map (
      i0  => not_aux529,
      i1  => not_aux79,
      nq  => na2_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_160_ins : na2_x1
   port map (
      i0  => not_aux311,
      i1  => not_aux412,
      nq  => na2_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_161_ins : na2_x1
   port map (
      i0  => not_aux527,
      i1  => not_aux528,
      nq  => na2_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_13_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_161_sig,
      i1  => na2_x1_160_sig,
      q   => mx2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_21_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_13_sig,
      i1   => na2_x1_159_sig,
      i2   => na2_x1_158_sig,
      nq   => nmx3_x1_21_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_22_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_21_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_9_sig,
      nq  => nao2o22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_22_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_22_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_105_sig,
      i3  => noa22_x1_104_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_109_ins : noa22_x1
   port map (
      i0  => not_aux307,
      i1  => not_aux33,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_110_ins : noa22_x1
   port map (
      i0  => not_aux299,
      i1  => not_aux57,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_51_ins : nao22_x1
   port map (
      i0  => noa22_x1_110_sig,
      i1  => noa22_x1_109_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_35_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux447,
      q   => o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_98_ins : oa22_x2
   port map (
      i0  => not_aux315,
      i1  => not_aux539,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_97_ins : oa22_x2
   port map (
      i0  => oa22_x2_98_sig,
      i1  => o2_x2_35_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_108_ins : noa22_x1
   port map (
      i0  => oa22_x2_97_sig,
      i1  => nao22_x1_51_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_36_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux533,
      q   => o2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_99_ins : oa22_x2
   port map (
      i0  => o2_x2_36_sig,
      i1  => not_aux535,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => not_aux536,
      i1  => aux537,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_112_ins : noa22_x1
   port map (
      i0  => not_aux171,
      i1  => not_aux469,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_52_ins : nao22_x1
   port map (
      i0  => noa22_x1_112_sig,
      i1  => ao22_x2_24_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_111_ins : noa22_x1
   port map (
      i0  => nao22_x1_52_sig,
      i1  => oa22_x2_99_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_162_ins : na2_x1
   port map (
      i0  => not_aux268,
      i1  => not_aux45,
      nq  => na2_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_163_ins : na2_x1
   port map (
      i0  => not_aux542,
      i1  => not_aux115,
      nq  => na2_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_46_ins : na3_x1
   port map (
      i0  => not_aux288,
      i1  => not_aux510,
      i2  => not_aux115,
      nq  => na3_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_164_ins : na2_x1
   port map (
      i0  => not_aux540,
      i1  => not_aux323,
      nq  => na2_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_14_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_164_sig,
      i1  => na3_x1_46_sig,
      q   => mx2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_22_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_14_sig,
      i1   => na2_x1_163_sig,
      i2   => na2_x1_162_sig,
      nq   => nmx3_x1_22_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_165_ins : na2_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux3,
      nq  => na2_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_166_ins : na2_x1
   port map (
      i0  => not_aux72,
      i1  => not_aux329,
      nq  => na2_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_167_ins : na2_x1
   port map (
      i0  => not_aux133,
      i1  => not_aux268,
      nq  => na2_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_24_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_167_sig,
      i2  => aux232,
      i3  => not_aux536,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_23_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_24_sig,
      i1   => na2_x1_166_sig,
      i2   => na2_x1_165_sig,
      nq   => nmx3_x1_23_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_23_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_23_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_22_sig,
      nq  => nao2o22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_23_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_23_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_111_sig,
      i3  => noa22_x1_108_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_8_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_23_sig,
      i1   => oa2ao222_x2_22_sig,
      i2   => oa2ao222_x2_21_sig,
      q    => mx3_x2_8_sig,
      vdd  => vdd,
      vss  => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => not_aux490,
      i1  => aux491,
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_27_ins : a3_x2
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux111,
      q   => a3_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_53_ins : nao22_x1
   port map (
      i0  => a3_x2_27_sig,
      i1  => on12_x1_14_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => not_aux489,
      i1  => not_aux487,
      i2  => not_aux66,
      i3  => not_aux443,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => a4_x2_4_sig,
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_113_ins : noa22_x1
   port map (
      i0  => on12_x1_15_sig,
      i1  => nao22_x1_53_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_16_ins : on12_x1
   port map (
      i0  => not_aux293,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_168_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux493,
      nq  => na2_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_100_ins : oa22_x2
   port map (
      i0  => na2_x1_168_sig,
      i1  => on12_x1_16_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_115_ins : noa22_x1
   port map (
      i0  => not_aux424,
      i1  => not_aux495,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_116_ins : noa22_x1
   port map (
      i0  => not_aux382,
      i1  => not_aux494,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_54_ins : nao22_x1
   port map (
      i0  => noa22_x1_116_sig,
      i1  => noa22_x1_115_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_114_ins : noa22_x1
   port map (
      i0  => nao22_x1_54_sig,
      i1  => oa22_x2_100_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_37_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => aux47,
      q   => o2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_169_ins : na2_x1
   port map (
      i0  => not_aux486,
      i1  => not_aux84,
      nq  => na2_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_170_ins : na2_x1
   port map (
      i0  => not_aux414,
      i1  => not_aux329,
      nq  => na2_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_171_ins : na2_x1
   port map (
      i0  => not_aux485,
      i1  => not_aux239,
      nq  => na2_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_15_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_171_sig,
      i1  => na2_x1_170_sig,
      q   => mx2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_24_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_15_sig,
      i1   => na2_x1_169_sig,
      i2   => o2_x2_37_sig,
      nq   => nmx3_x1_24_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_172_ins : na2_x1
   port map (
      i0  => not_aux319,
      i1  => not_aux380,
      nq  => na2_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_25_ins : inv_x2
   port map (
      i   => not_aux483,
      nq  => inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_173_ins : na2_x1
   port map (
      i0  => not_aux105,
      i1  => aux1675,
      nq  => na2_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => not_aux470,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux484,
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_47_ins : na3_x1
   port map (
      i0  => not_aux373,
      i1  => ao22_x2_25_sig,
      i2  => na2_x1_173_sig,
      nq  => na3_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_25_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => na3_x1_47_sig,
      i1   => inv_x2_25_sig,
      i2   => na2_x1_172_sig,
      nq   => nmx3_x1_25_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_24_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_25_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_24_sig,
      nq  => nao2o22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_25_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_24_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_114_sig,
      i3  => noa22_x1_113_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_174_ins : na2_x1
   port map (
      i0  => not_aux482,
      i1  => not_aux481,
      nq  => na2_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_175_ins : na2_x1
   port map (
      i0  => not_aux479,
      i1  => not_aux480,
      nq  => na2_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_10_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_175_sig,
      i1  => na2_x1_174_sig,
      nq  => nmx2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_176_ins : na2_x1
   port map (
      i0  => not_aux364,
      i1  => not_aux5,
      nq  => na2_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_177_ins : na2_x1
   port map (
      i0  => not_aux478,
      i1  => not_aux361,
      nq  => na2_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_178_ins : na2_x1
   port map (
      i0  => not_aux36,
      i1  => not_aux18,
      nq  => na2_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_179_ins : na2_x1
   port map (
      i0  => not_aux477,
      i1  => not_aux476,
      nq  => na2_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_16_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_179_sig,
      i1  => na2_x1_178_sig,
      q   => mx2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_26_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_16_sig,
      i1   => na2_x1_177_sig,
      i2   => na2_x1_176_sig,
      nq   => nmx3_x1_26_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_25_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_26_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_10_sig,
      nq  => nao2o22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_180_ins : na2_x1
   port map (
      i0  => not_aux274,
      i1  => not_aux475,
      nq  => na2_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_117_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_180_sig,
      i2  => aux474,
      nq  => noa22_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_181_ins : na2_x1
   port map (
      i0  => not_aux185,
      i1  => not_aux160,
      nq  => na2_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_182_ins : na2_x1
   port map (
      i0  => not_aux473,
      i1  => not_aux74,
      nq  => na2_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_11_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_182_sig,
      i1  => na2_x1_181_sig,
      nq  => nmx2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_3_ins : ao2o22_x2
   port map (
      i0  => nmx2_x1_11_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => noa22_x1_117_sig,
      q   => ao2o22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_46_ins : a2_x2
   port map (
      i0  => not_aux469,
      i1  => not_aux438,
      q   => a2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => a2_x2_46_sig,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_183_ins : na2_x1
   port map (
      i0  => not_aux472,
      i1  => not_aux318,
      nq  => na2_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_5_ins : oa2a22_x2
   port map (
      i0  => aux1667,
      i1  => not_aux470,
      i2  => in_rom_neuron_index(0),
      i3  => na2_x1_183_sig,
      q   => oa2a22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_118_ins : noa22_x1
   port map (
      i0  => oa2a22_x2_5_sig,
      i1  => in_rom_neuron_index(1),
      i2  => no3_x1_15_sig,
      nq  => noa22_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_55_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_118_sig,
      i2  => ao2o22_x2_3_sig,
      nq  => nao22_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_184_ins : na2_x1
   port map (
      i0  => not_aux454,
      i1  => aux1676,
      nq  => na2_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_38_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux464,
      q   => o2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_119_ins : noa22_x1
   port map (
      i0  => o2_x2_38_sig,
      i1  => na2_x1_184_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_28_ins : a3_x2
   port map (
      i0  => not_aux156,
      i1  => not_aux223,
      i2  => not_aux50,
      q   => a3_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_28_sig,
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_47_ins : a2_x2
   port map (
      i0  => not_aux1677,
      i1  => not_aux324,
      q   => a2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_56_ins : nao22_x1
   port map (
      i0  => a2_x2_47_sig,
      i1  => no2_x1_20_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_26_ins : inv_x2
   port map (
      i   => not_aux463,
      nq  => inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_121_ins : noa22_x1
   port map (
      i0  => aux462,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_26_sig,
      nq  => noa22_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_57_ins : nao22_x1
   port map (
      i0  => not_aux11,
      i1  => aux461,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_101_ins : oa22_x2
   port map (
      i0  => nao22_x1_57_sig,
      i1  => noa22_x1_121_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_120_ins : noa22_x1
   port map (
      i0  => oa22_x2_101_sig,
      i1  => nao22_x1_56_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_185_ins : na2_x1
   port map (
      i0  => not_aux468,
      i1  => not_aux111,
      nq  => na2_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_186_ins : na2_x1
   port map (
      i0  => not_aux430,
      i1  => not_aux467,
      nq  => na2_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_12_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_186_sig,
      i1  => na2_x1_185_sig,
      nq  => nmx2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_187_ins : na2_x1
   port map (
      i0  => not_aux54,
      i1  => not_aux112,
      nq  => na2_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_48_ins : na3_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux212,
      i2  => not_aux142,
      nq  => na3_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_188_ins : na2_x1
   port map (
      i0  => not_aux465,
      i1  => not_aux110,
      nq  => na2_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_17_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_188_sig,
      i1  => na3_x1_48_sig,
      q   => mx2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_27_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_17_sig,
      i1   => aux244,
      i2   => na2_x1_187_sig,
      nq   => nmx3_x1_27_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_26_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_27_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_12_sig,
      nq  => nao2o22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_26_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_26_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_120_sig,
      i3  => noa22_x1_119_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_10_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_26_sig,
      i1   => nao22_x1_55_sig,
      i2   => nao2o22_x1_25_sig,
      q    => mx3_x2_10_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => not_aux509,
      i1  => not_aux1674,
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_102_ins : oa22_x2
   port map (
      i0  => not_aux286,
      i1  => not_aux193,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_49_ins : na3_x1
   port map (
      i0  => aux334,
      i1  => in_rom_neuron_index(1),
      i2  => aux507,
      nq  => na3_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_122_ins : noa22_x1
   port map (
      i0  => na3_x1_49_sig,
      i1  => oa22_x2_102_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_26_ins : ao22_x2
   port map (
      i0  => noa22_x1_122_sig,
      i1  => no2_x1_21_sig,
      i2  => aux1655,
      q   => ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_103_ins : oa22_x2
   port map (
      i0  => not_aux504,
      i1  => not_aux505,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_104_ins : oa22_x2
   port map (
      i0  => not_aux265,
      i1  => not_aux506,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_123_ins : noa22_x1
   port map (
      i0  => oa22_x2_104_sig,
      i1  => oa22_x2_103_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_27_ins : inv_x2
   port map (
      i   => not_aux500,
      nq  => inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_125_ins : noa22_x1
   port map (
      i0  => not_aux501,
      i1  => not_aux229,
      i2  => inv_x2_27_sig,
      nq  => noa22_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_106_ins : oa22_x2
   port map (
      i0  => not_aux66,
      i1  => not_aux499,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_105_ins : oa22_x2
   port map (
      i0  => oa22_x2_106_sig,
      i1  => noa22_x1_125_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_126_ins : noa22_x1
   port map (
      i0  => not_aux128,
      i1  => aux503,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_127_ins : noa22_x1
   port map (
      i0  => not_aux364,
      i1  => not_aux502,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_58_ins : nao22_x1
   port map (
      i0  => noa22_x1_127_sig,
      i1  => noa22_x1_126_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_124_ins : noa22_x1
   port map (
      i0  => nao22_x1_58_sig,
      i1  => oa22_x2_105_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_28_ins : ao22_x2
   port map (
      i0  => noa22_x1_124_sig,
      i1  => noa22_x1_123_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_107_ins : oa22_x2
   port map (
      i0  => not_aux65,
      i1  => not_aux351,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_39_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux218,
      q   => o2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_29_ins : a3_x2
   port map (
      i0  => o2_x2_39_sig,
      i1  => not_aux431,
      i2  => oa22_x2_107_sig,
      q   => a3_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a3_x2_29_sig,
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_129_ins : noa22_x1
   port map (
      i0  => not_aux255,
      i1  => not_aux62,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_189_ins : na2_x1
   port map (
      i0  => not_aux457,
      i1  => not_aux498,
      nq  => na2_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_59_ins : nao22_x1
   port map (
      i0  => na2_x1_189_sig,
      i1  => noa22_x1_129_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_109_ins : oa22_x2
   port map (
      i0  => not_aux91,
      i1  => not_aux496,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_110_ins : oa22_x2
   port map (
      i0  => not_aux497,
      i1  => not_aux221,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_108_ins : oa22_x2
   port map (
      i0  => oa22_x2_110_sig,
      i1  => oa22_x2_109_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_128_ins : noa22_x1
   port map (
      i0  => oa22_x2_108_sig,
      i1  => nao22_x1_59_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_29_ins : ao22_x2
   port map (
      i0  => noa22_x1_128_sig,
      i1  => no2_x1_22_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_27_ins : ao22_x2
   port map (
      i0  => ao22_x2_29_sig,
      i1  => ao22_x2_28_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_131_ins : noa22_x1
   port map (
      i0  => not_aux266,
      i1  => not_aux510,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_48_ins : a2_x2
   port map (
      i0  => not_aux208,
      i1  => aux1663,
      q   => a2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_60_ins : nao22_x1
   port map (
      i0  => a2_x2_48_sig,
      i1  => noa22_x1_131_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_132_ins : noa22_x1
   port map (
      i0  => not_aux512,
      i1  => not_aux511,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => aux510,
      i1  => not_aux508,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_61_ins : nao22_x1
   port map (
      i0  => no3_x1_16_sig,
      i1  => noa22_x1_132_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_130_ins : noa22_x1
   port map (
      i0  => nao22_x1_61_sig,
      i1  => nao22_x1_60_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_190_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux91,
      nq  => na2_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_30_ins : a3_x2
   port map (
      i0  => not_aux390,
      i1  => not_aux265,
      i2  => na2_x1_190_sig,
      q   => a3_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_12_ins : o3_x2
   port map (
      i0  => not_aux90,
      i1  => in_rom_neuron_index(0),
      i2  => aux111,
      q   => o3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_111_ins : oa22_x2
   port map (
      i0  => o3_x2_12_sig,
      i1  => a3_x2_30_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_134_ins : noa22_x1
   port map (
      i0  => not_aux406,
      i1  => not_aux513,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_135_ins : noa22_x1
   port map (
      i0  => not_aux324,
      i1  => not_aux203,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_62_ins : nao22_x1
   port map (
      i0  => noa22_x1_135_sig,
      i1  => noa22_x1_134_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_133_ins : noa22_x1
   port map (
      i0  => nao22_x1_62_sig,
      i1  => oa22_x2_111_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_28_ins : inv_x2
   port map (
      i   => not_aux327,
      nq  => inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_49_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux514,
      q   => a2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_29_ins : oa2ao222_x2
   port map (
      i0  => not_aux359,
      i1  => aux1673,
      i2  => a2_x2_49_sig,
      i3  => inv_x2_28_sig,
      i4  => in_rom_neuron_index(1),
      q   => oa2ao222_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_28_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_29_sig,
      i1  => aux1656,
      i2  => noa22_x1_133_sig,
      i3  => noa22_x1_130_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_27_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_28_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_27_sig,
      i3  => ao22_x2_26_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_9_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_27_sig,
      i1   => mx3_x2_10_sig,
      i2   => oa2ao222_x2_25_sig,
      q    => mx3_x2_9_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_2_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_9_sig,
      i1   => mx3_x2_8_sig,
      i2   => oa2ao222_x2_20_sig,
      q    => out_data_rom(2),
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_112_ins : oa22_x2
   port map (
      i0  => not_aux522,
      i1  => not_aux556,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_136_ins : noa22_x1
   port map (
      i0  => oa22_x2_112_sig,
      i1  => not_aux557,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_114_ins : oa22_x2
   port map (
      i0  => not_aux199,
      i1  => not_aux220,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_191_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux318,
      nq  => na2_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_113_ins : oa22_x2
   port map (
      i0  => na2_x1_191_sig,
      i1  => oa22_x2_114_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_138_ins : noa22_x1
   port map (
      i0  => not_aux190,
      i1  => not_aux319,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_139_ins : noa22_x1
   port map (
      i0  => not_aux435,
      i1  => not_aux472,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_63_ins : nao22_x1
   port map (
      i0  => noa22_x1_139_sig,
      i1  => noa22_x1_138_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_137_ins : noa22_x1
   port map (
      i0  => nao22_x1_63_sig,
      i1  => oa22_x2_113_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_50_ins : na3_x1
   port map (
      i0  => not_aux190,
      i1  => not_aux299,
      i2  => not_aux410,
      nq  => na3_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_192_ins : na2_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux319,
      nq  => na2_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_13_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_192_sig,
      i1  => na3_x1_50_sig,
      nq  => nmx2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_193_ins : na2_x1
   port map (
      i0  => not_aux558,
      i1  => not_aux275,
      nq  => na2_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_194_ins : na2_x1
   port map (
      i0  => not_aux313,
      i1  => not_aux514,
      nq  => na2_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_50_ins : a2_x2
   port map (
      i0  => not_aux394,
      i1  => not_aux498,
      q   => a2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_51_ins : a2_x2
   port map (
      i0  => not_aux87,
      i1  => not_aux122,
      q   => a2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_64_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_51_sig,
      i2  => a2_x2_50_sig,
      nq  => nao22_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_28_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_64_sig,
      i1   => na2_x1_194_sig,
      i2   => na2_x1_193_sig,
      nq   => nmx3_x1_28_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_27_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_28_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_13_sig,
      nq  => nao2o22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_30_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_27_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_137_sig,
      i3  => noa22_x1_136_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_115_ins : oa22_x2
   port map (
      i0  => not_aux249,
      i1  => not_aux513,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_116_ins : oa22_x2
   port map (
      i0  => not_aux29,
      i1  => not_aux564,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_140_ins : noa22_x1
   port map (
      i0  => oa22_x2_116_sig,
      i1  => oa22_x2_115_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_31_ins : a3_x2
   port map (
      i0  => not_aux560,
      i1  => not_aux559,
      i2  => not_aux120,
      q   => a3_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_195_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux210,
      nq  => na2_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_117_ins : oa22_x2
   port map (
      i0  => na2_x1_195_sig,
      i1  => a3_x2_31_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_142_ins : noa22_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux562,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_143_ins : noa22_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => not_aux561,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_65_ins : nao22_x1
   port map (
      i0  => noa22_x1_143_sig,
      i1  => noa22_x1_142_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_141_ins : noa22_x1
   port map (
      i0  => nao22_x1_65_sig,
      i1  => oa22_x2_117_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_196_ins : na2_x1
   port map (
      i0  => not_aux480,
      i1  => not_aux229,
      nq  => na2_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_197_ins : na2_x1
   port map (
      i0  => not_aux121,
      i1  => not_aux111,
      nq  => na2_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_51_ins : na3_x1
   port map (
      i0  => not_aux123,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux499,
      nq  => na3_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_52_ins : a2_x2
   port map (
      i0  => not_aux565,
      i1  => not_aux457,
      q   => a2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_66_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_52_sig,
      i2  => na3_x1_51_sig,
      nq  => nao22_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_29_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_66_sig,
      i1   => na2_x1_197_sig,
      i2   => na2_x1_196_sig,
      nq   => nmx3_x1_29_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_53_ins : a2_x2
   port map (
      i0  => not_aux453,
      i1  => not_aux566,
      q   => a2_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_4_ins : ao2o22_x2
   port map (
      i0  => a2_x2_53_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux1807,
      q   => ao2o22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_28_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_4_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_29_sig,
      nq  => nao2o22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_31_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_28_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_141_sig,
      i3  => noa22_x1_140_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux80,
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_32_ins : a3_x2
   port map (
      i0  => not_aux326,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(2),
      q   => a3_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => aux573,
      i1  => a3_x2_32_sig,
      i2  => no2_x1_23_sig,
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_40_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_17_sig,
      q   => o2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_145_ins : noa22_x1
   port map (
      i0  => not_aux329,
      i1  => not_aux574,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_146_ins : noa22_x1
   port map (
      i0  => not_aux249,
      i1  => not_aux394,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_67_ins : nao22_x1
   port map (
      i0  => noa22_x1_146_sig,
      i1  => noa22_x1_145_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_144_ins : noa22_x1
   port map (
      i0  => nao22_x1_67_sig,
      i1  => o2_x2_40_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_54_ins : a2_x2
   port map (
      i0  => not_aux571,
      i1  => not_aux212,
      q   => a2_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_30_ins : ao22_x2
   port map (
      i0  => a2_x2_54_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux320,
      q   => ao22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_198_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux572,
      nq  => na2_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_118_ins : oa22_x2
   port map (
      i0  => na2_x1_198_sig,
      i1  => ao22_x2_30_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_120_ins : oa22_x2
   port map (
      i0  => not_aux569,
      i1  => not_aux159,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_121_ins : oa22_x2
   port map (
      i0  => not_aux322,
      i1  => not_aux570,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_119_ins : oa22_x2
   port map (
      i0  => oa22_x2_121_sig,
      i1  => oa22_x2_120_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_147_ins : noa22_x1
   port map (
      i0  => oa22_x2_119_sig,
      i1  => oa22_x2_118_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_55_ins : a2_x2
   port map (
      i0  => not_aux568,
      i1  => not_aux152,
      q   => a2_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_29_ins : inv_x2
   port map (
      i   => aux129,
      nq  => inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => inv_x2_29_sig,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(1),
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => no3_x1_19_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a2_x2_55_sig,
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_199_ins : na2_x1
   port map (
      i0  => not_aux371,
      i1  => not_aux432,
      nq  => na2_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_6_ins : oa2a22_x2
   port map (
      i0  => aux1680,
      i1  => not_aux117,
      i2  => in_rom_neuron_index(0),
      i3  => na2_x1_199_sig,
      q   => oa2a22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_148_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa2a22_x2_6_sig,
      i2  => no3_x1_18_sig,
      nq  => noa22_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_200_ins : na2_x1
   port map (
      i0  => not_aux567,
      i1  => not_aux166,
      nq  => na2_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_56_ins : a2_x2
   port map (
      i0  => not_aux1,
      i1  => not_aux103,
      q   => a2_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_57_ins : a2_x2
   port map (
      i0  => not_aux65,
      i1  => not_aux190,
      q   => a2_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_30_ins : nao2o22_x1
   port map (
      i0  => a2_x2_57_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_56_sig,
      nq  => nao2o22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_30_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_30_sig,
      i1   => aux1808,
      i2   => na2_x1_200_sig,
      nq   => nmx3_x1_30_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_29_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_30_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa22_x1_148_sig,
      nq  => nao2o22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_32_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_29_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_147_sig,
      i3  => noa22_x1_144_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_11_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_32_sig,
      i1   => oa2ao222_x2_31_sig,
      i2   => oa2ao222_x2_30_sig,
      q    => mx3_x2_11_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => not_aux587,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux199,
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_32_ins : ao22_x2
   port map (
      i0  => no3_x1_20_sig,
      i1  => aux586,
      i2  => not_in_rom_neuron_index(3),
      q   => ao22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_31_ins : ao22_x2
   port map (
      i0  => ao22_x2_32_sig,
      i1  => no2_x1_24_sig,
      i2  => aux1655,
      q   => ao22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_123_ins : oa22_x2
   port map (
      i0  => not_aux250,
      i1  => not_aux118,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_122_ins : oa22_x2
   port map (
      i0  => oa22_x2_123_sig,
      i1  => not_aux578,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_41_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux65,
      q   => o2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_124_ins : oa22_x2
   port map (
      i0  => not_aux580,
      i1  => not_aux579,
      i2  => not_in_rom_neuron_index(1),
      q   => oa22_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => oa22_x2_124_sig,
      i1  => o2_x2_41_sig,
      i2  => not_aux199,
      i3  => not_aux582,
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_149_ins : noa22_x1
   port map (
      i0  => a4_x2_5_sig,
      i1  => oa22_x2_122_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_125_ins : oa22_x2
   port map (
      i0  => not_aux218,
      i1  => not_aux428,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_126_ins : oa22_x2
   port map (
      i0  => not_aux584,
      i1  => not_aux583,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_150_ins : noa22_x1
   port map (
      i0  => oa22_x2_126_sig,
      i1  => oa22_x2_125_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_34_ins : ao22_x2
   port map (
      i0  => noa22_x1_150_sig,
      i1  => noa22_x1_149_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_127_ins : oa22_x2
   port map (
      i0  => not_aux218,
      i1  => not_aux532,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_128_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux531,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_151_ins : noa22_x1
   port map (
      i0  => oa22_x2_128_sig,
      i1  => oa22_x2_127_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_52_ins : na3_x1
   port map (
      i0  => not_aux161,
      i1  => not_aux38,
      i2  => not_aux429,
      nq  => na3_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_17_ins : on12_x1
   port map (
      i0  => na3_x1_52_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      q   => on12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_42_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux575,
      q   => o2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_129_ins : oa22_x2
   port map (
      i0  => o2_x2_42_sig,
      i1  => on12_x1_17_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_153_ins : noa22_x1
   port map (
      i0  => not_aux577,
      i1  => not_aux576,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_154_ins : noa22_x1
   port map (
      i0  => not_aux483,
      i1  => not_aux33,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_68_ins : nao22_x1
   port map (
      i0  => noa22_x1_154_sig,
      i1  => noa22_x1_153_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_152_ins : noa22_x1
   port map (
      i0  => nao22_x1_68_sig,
      i1  => oa22_x2_129_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_35_ins : ao22_x2
   port map (
      i0  => noa22_x1_152_sig,
      i1  => noa22_x1_151_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_33_ins : ao22_x2
   port map (
      i0  => ao22_x2_35_sig,
      i1  => ao22_x2_34_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_aux1679,
      i1  => aux1647,
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => aux597,
      i1  => not_aux142,
      i2  => in_rom_neuron_index(1),
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_201_ins : na2_x1
   port map (
      i0  => not_aux150,
      i1  => not_aux590,
      nq  => na2_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_202_ins : na2_x1
   port map (
      i0  => not_aux591,
      i1  => not_aux307,
      nq  => na2_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_58_ins : a2_x2
   port map (
      i0  => not_aux69,
      i1  => not_aux461,
      q   => a2_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_32_ins : nao2o22_x1
   port map (
      i0  => a2_x2_58_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux588,
      nq  => nao2o22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_31_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_32_sig,
      i1   => na2_x1_202_sig,
      i2   => na2_x1_201_sig,
      nq   => nmx3_x1_31_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_203_ins : na2_x1
   port map (
      i0  => not_aux594,
      i1  => not_aux595,
      nq  => na2_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_204_ins : na2_x1
   port map (
      i0  => not_aux596,
      i1  => not_aux362,
      nq  => na2_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_59_ins : a2_x2
   port map (
      i0  => not_aux592,
      i1  => not_aux383,
      q   => a2_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_60_ins : a2_x2
   port map (
      i0  => not_aux477,
      i1  => not_aux593,
      q   => a2_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_33_ins : nao2o22_x1
   port map (
      i0  => a2_x2_60_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_59_sig,
      nq  => nao2o22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_32_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_33_sig,
      i1   => na2_x1_204_sig,
      i2   => na2_x1_203_sig,
      nq   => nmx3_x1_32_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_31_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => nmx3_x1_32_sig,
      i2  => nmx3_x1_31_sig,
      i3  => mbk_buf_not_aux1649,
      nq  => nao2o22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_34_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_31_sig,
      i1  => not_in_rom_input_index(6),
      i2  => no3_x1_21_sig,
      i3  => no2_x1_25_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_33_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_34_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_33_sig,
      i3  => ao22_x2_31_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_53_ins : na3_x1
   port map (
      i0  => not_aux204,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux210,
      nq  => na3_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_131_ins : oa22_x2
   port map (
      i0  => not_aux430,
      i1  => not_aux477,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_130_ins : oa22_x2
   port map (
      i0  => oa22_x2_131_sig,
      i1  => na3_x1_53_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_156_ins : noa22_x1
   port map (
      i0  => not_aux181,
      i1  => aux619,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_30_ins : inv_x2
   port map (
      i   => aux618,
      nq  => inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_157_ins : noa22_x1
   port map (
      i0  => inv_x2_30_sig,
      i1  => not_aux317,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_69_ins : nao22_x1
   port map (
      i0  => noa22_x1_157_sig,
      i1  => noa22_x1_156_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_155_ins : noa22_x1
   port map (
      i0  => nao22_x1_69_sig,
      i1  => oa22_x2_130_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_54_ins : na3_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux622,
      nq  => na3_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_43_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux12,
      q   => o2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_55_ins : na3_x1
   port map (
      i0  => o2_x2_43_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux326,
      nq  => na3_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => na3_x1_55_sig,
      i1  => not_aux549,
      i2  => not_aux2,
      i3  => na3_x1_54_sig,
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => aux620,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(1),
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_70_ins : nao22_x1
   port map (
      i0  => no3_x1_22_sig,
      i1  => aux621,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_158_ins : noa22_x1
   port map (
      i0  => nao22_x1_70_sig,
      i1  => a4_x2_6_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_205_ins : na2_x1
   port map (
      i0  => not_aux616,
      i1  => not_aux218,
      nq  => na2_x1_205_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_56_ins : na3_x1
   port map (
      i0  => not_aux82,
      i1  => not_aux106,
      i2  => not_aux104,
      nq  => na3_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_33_ins : a3_x2
   port map (
      i0  => not_aux312,
      i1  => not_aux465,
      i2  => not_aux199,
      q   => a3_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_61_ins : a2_x2
   port map (
      i0  => not_aux615,
      i1  => not_aux7,
      q   => a2_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_35_ins : nao2o22_x1
   port map (
      i0  => a2_x2_61_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a3_x2_33_sig,
      nq  => nao2o22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_33_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_35_sig,
      i1   => na3_x1_56_sig,
      i2   => na2_x1_205_sig,
      nq   => nmx3_x1_33_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_34_ins : a3_x2
   port map (
      i0  => not_aux332,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux56,
      q   => a3_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_36_ins : ao22_x2
   port map (
      i0  => not_aux4,
      i1  => aux104,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_62_ins : a2_x2
   port map (
      i0  => not_aux454,
      i1  => not_aux410,
      q   => a2_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_71_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_62_sig,
      i2  => not_aux614,
      nq  => nao22_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_7_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_71_sig,
      i2  => ao22_x2_36_sig,
      i3  => a3_x2_34_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_34_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_7_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_33_sig,
      nq  => nao2o22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_35_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_34_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_158_sig,
      i3  => noa22_x1_155_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_63_ins : a2_x2
   port map (
      i0  => not_aux410,
      i1  => not_aux111,
      q   => a2_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_72_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_63_sig,
      i2  => not_aux602,
      nq  => nao22_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_206_ins : na2_x1
   port map (
      i0  => not_aux482,
      i1  => not_aux371,
      nq  => na2_x1_206_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_207_ins : na2_x1
   port map (
      i0  => not_aux498,
      i1  => not_aux366,
      nq  => na2_x1_207_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_208_ins : na2_x1
   port map (
      i0  => not_aux193,
      i1  => not_aux598,
      nq  => na2_x1_208_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_14_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_208_sig,
      i1   => na2_x1_207_sig,
      i2   => na2_x1_206_sig,
      q    => mx3_x2_14_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_209_ins : na2_x1
   port map (
      i0  => not_aux599,
      i1  => not_aux146,
      nq  => na2_x1_209_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_31_ins : inv_x2
   port map (
      i   => not_aux1678,
      nq  => inv_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_3_ins : oa2a2a23_x2
   port map (
      i0  => inv_x2_31_sig,
      i1  => na2_x1_209_sig,
      i2  => mx3_x2_14_sig,
      i3  => not_in_rom_neuron_index(3),
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      i5  => nao22_x1_72_sig,
      q   => oa2a2a23_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_57_ins : na3_x1
   port map (
      i0  => not_aux287,
      i1  => not_aux199,
      i2  => aux34,
      nq  => na3_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_210_ins : na2_x1
   port map (
      i0  => not_aux36,
      i1  => not_aux351,
      nq  => na2_x1_210_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_14_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_210_sig,
      i1  => na3_x1_57_sig,
      nq  => nmx2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_211_ins : na2_x1
   port map (
      i0  => not_aux604,
      i1  => not_aux400,
      nq  => na2_x1_211_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_212_ins : na2_x1
   port map (
      i0  => not_aux79,
      i1  => not_aux38,
      nq  => na2_x1_212_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_13_ins : o3_x2
   port map (
      i0  => aux499,
      i1  => in_rom_neuron_index(0),
      i2  => aux363,
      q   => o3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_214_ins : na2_x1
   port map (
      i0  => not_aux26,
      i1  => not_aux104,
      nq  => na2_x1_214_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_159_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_214_sig,
      i2  => aux603,
      nq  => noa22_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_213_ins : na2_x1
   port map (
      i0  => noa22_x1_159_sig,
      i1  => o3_x2_13_sig,
      nq  => na2_x1_213_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_34_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_213_sig,
      i1   => na2_x1_212_sig,
      i2   => na2_x1_211_sig,
      nq   => nmx3_x1_34_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_36_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_34_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_14_sig,
      nq  => nao2o22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_132_ins : oa22_x2
   port map (
      i0  => not_aux217,
      i1  => not_aux96,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_133_ins : oa22_x2
   port map (
      i0  => not_aux78,
      i1  => not_aux527,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_160_ins : noa22_x1
   port map (
      i0  => oa22_x2_133_sig,
      i1  => oa22_x2_132_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_44_ins : o2_x2
   port map (
      i0  => not_aux4,
      i1  => aux223,
      q   => o2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_58_ins : na3_x1
   port map (
      i0  => not_aux611,
      i1  => in_rom_neuron_index(1),
      i2  => o2_x2_44_sig,
      nq  => na3_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_135_ins : oa22_x2
   port map (
      i0  => not_aux577,
      i1  => not_aux608,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_136_ins : oa22_x2
   port map (
      i0  => not_aux238,
      i1  => not_aux609,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_134_ins : oa22_x2
   port map (
      i0  => oa22_x2_136_sig,
      i1  => oa22_x2_135_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_161_ins : noa22_x1
   port map (
      i0  => oa22_x2_134_sig,
      i1  => na3_x1_58_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_215_ins : na2_x1
   port map (
      i0  => not_aux192,
      i1  => not_aux307,
      nq  => na2_x1_215_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_216_ins : na2_x1
   port map (
      i0  => not_aux607,
      i1  => not_aux383,
      nq  => na2_x1_216_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_15_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_216_sig,
      i1  => na2_x1_215_sig,
      nq  => nmx2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_217_ins : na2_x1
   port map (
      i0  => not_aux606,
      i1  => not_aux605,
      nq  => na2_x1_217_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_64_ins : a2_x2
   port map (
      i0  => not_aux510,
      i1  => not_aux167,
      q   => a2_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_18_ins : on12_x1
   port map (
      i0  => a2_x2_64_sig,
      i1  => not_aux53,
      q   => on12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_218_ins : na2_x1
   port map (
      i0  => not_aux449,
      i1  => not_aux305,
      nq  => na2_x1_218_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_219_ins : na2_x1
   port map (
      i0  => not_aux225,
      i1  => not_aux294,
      nq  => na2_x1_219_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_18_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_219_sig,
      i1  => na2_x1_218_sig,
      q   => mx2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_35_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_18_sig,
      i1   => on12_x1_18_sig,
      i2   => na2_x1_217_sig,
      nq   => nmx3_x1_35_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_37_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_35_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_15_sig,
      nq  => nao2o22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_36_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_37_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_161_sig,
      i3  => noa22_x1_160_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_13_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_36_sig,
      i1   => nao2o22_x1_36_sig,
      i2   => oa2a2a23_x2_3_sig,
      q    => mx3_x2_13_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_163_ins : noa22_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux63,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_164_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux61,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_73_ins : nao22_x1
   port map (
      i0  => noa22_x1_164_sig,
      i1  => noa22_x1_163_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_45_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux631,
      q   => o2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_138_ins : oa22_x2
   port map (
      i0  => not_aux592,
      i1  => not_aux278,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_137_ins : oa22_x2
   port map (
      i0  => oa22_x2_138_sig,
      i1  => o2_x2_45_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_162_ins : noa22_x1
   port map (
      i0  => oa22_x2_137_sig,
      i1  => nao22_x1_73_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_140_ins : oa22_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux632,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_220_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux219,
      nq  => na2_x1_220_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_139_ins : oa22_x2
   port map (
      i0  => na2_x1_220_sig,
      i1  => oa22_x2_140_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_166_ins : noa22_x1
   port map (
      i0  => not_aux435,
      i1  => not_aux394,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_167_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux161,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_74_ins : nao22_x1
   port map (
      i0  => noa22_x1_167_sig,
      i1  => noa22_x1_166_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_165_ins : noa22_x1
   port map (
      i0  => nao22_x1_74_sig,
      i1  => oa22_x2_139_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_35_ins : a3_x2
   port map (
      i0  => not_aux68,
      i1  => not_aux162,
      i2  => not_aux223,
      q   => a3_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_46_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_35_sig,
      q   => o2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_141_ins : oa22_x2
   port map (
      i0  => not_aux630,
      i1  => not_aux629,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_168_ins : noa22_x1
   port map (
      i0  => oa22_x2_141_sig,
      i1  => o2_x2_46_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_59_ins : na3_x1
   port map (
      i0  => not_aux293,
      i1  => not_aux32,
      i2  => not_aux64,
      nq  => na3_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_65_ins : a2_x2
   port map (
      i0  => na3_x1_59_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_170_ins : noa22_x1
   port map (
      i0  => not_aux2,
      i1  => not_aux205,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_75_ins : nao22_x1
   port map (
      i0  => noa22_x1_170_sig,
      i1  => a2_x2_65_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_143_ins : oa22_x2
   port map (
      i0  => not_aux410,
      i1  => not_aux323,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_36_ins : a3_x2
   port map (
      i0  => not_aux387,
      i1  => not_aux155,
      i2  => oa22_x2_143_sig,
      q   => a3_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_221_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux628,
      nq  => na2_x1_221_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_142_ins : oa22_x2
   port map (
      i0  => na2_x1_221_sig,
      i1  => a3_x2_36_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_169_ins : noa22_x1
   port map (
      i0  => oa22_x2_142_sig,
      i1  => nao22_x1_75_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_66_ins : a2_x2
   port map (
      i0  => not_aux626,
      i1  => not_aux311,
      q   => a2_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_67_ins : a2_x2
   port map (
      i0  => not_aux627,
      i1  => not_aux156,
      q   => a2_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_5_ins : ao2o22_x2
   port map (
      i0  => a2_x2_67_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_66_sig,
      q   => ao2o22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_222_ins : na2_x1
   port map (
      i0  => not_aux624,
      i1  => not_aux232,
      nq  => na2_x1_222_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_47_ins : o2_x2
   port map (
      i0  => aux625,
      i1  => aux503,
      q   => o2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_68_ins : a2_x2
   port map (
      i0  => not_aux531,
      i1  => not_aux142,
      q   => a2_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_69_ins : a2_x2
   port map (
      i0  => not_aux623,
      i1  => not_aux393,
      q   => a2_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_39_ins : nao2o22_x1
   port map (
      i0  => a2_x2_69_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_68_sig,
      nq  => nao2o22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_36_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_39_sig,
      i1   => o2_x2_47_sig,
      i2   => na2_x1_222_sig,
      nq   => nmx3_x1_36_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_38_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_36_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_5_sig,
      nq  => nao2o22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_38_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_38_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_169_sig,
      i3  => noa22_x1_168_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_37_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_38_sig,
      i1  => aux1654,
      i2  => noa22_x1_165_sig,
      i3  => noa22_x1_162_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_12_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_37_sig,
      i1   => mx3_x2_13_sig,
      i2   => oa2ao222_x2_35_sig,
      q    => mx3_x2_12_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_3_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_12_sig,
      i1   => oa2ao222_x2_33_sig,
      i2   => mx3_x2_11_sig,
      q    => out_data_rom(3),
      vdd  => vdd,
      vss  => vss
   );

o2_x2_48_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux702,
      q   => o2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_49_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux704,
      q   => o2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_7_ins : a4_x2
   port map (
      i0  => o2_x2_49_sig,
      i1  => not_aux706,
      i2  => not_aux690,
      i3  => o2_x2_48_sig,
      q   => a4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux561,
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_32_ins : inv_x2
   port map (
      i   => not_aux703,
      nq  => inv_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_76_ins : nao22_x1
   port map (
      i0  => inv_x2_32_sig,
      i1  => no2_x1_26_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_171_ins : noa22_x1
   port map (
      i0  => nao22_x1_76_sig,
      i1  => a4_x2_7_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_172_ins : noa22_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux458,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_70_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux707,
      q   => a2_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => not_aux181,
      i1  => in_rom_input_index(2),
      nq  => nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => nxr2_x1_2_sig,
      i1  => a2_x2_70_sig,
      i2  => noa22_x1_172_sig,
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => no3_x1_23_sig,
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_37_ins : ao22_x2
   port map (
      i0  => no2_x1_27_sig,
      i1  => noa22_x1_171_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_144_ins : oa22_x2
   port map (
      i0  => not_aux699,
      i1  => not_aux700,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_145_ins : oa22_x2
   port map (
      i0  => not_aux375,
      i1  => not_aux701,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_145_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_173_ins : noa22_x1
   port map (
      i0  => oa22_x2_145_sig,
      i1  => oa22_x2_144_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_147_ins : oa22_x2
   port map (
      i0  => not_aux401,
      i1  => not_aux697,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_147_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_77_ins : nao22_x1
   port map (
      i0  => not_aux219,
      i1  => aux255,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_146_ins : oa22_x2
   port map (
      i0  => nao22_x1_77_sig,
      i1  => oa22_x2_147_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_146_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_175_ins : noa22_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux282,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_176_ins : noa22_x1
   port map (
      i0  => not_aux324,
      i1  => not_aux698,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_78_ins : nao22_x1
   port map (
      i0  => noa22_x1_176_sig,
      i1  => noa22_x1_175_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_174_ins : noa22_x1
   port map (
      i0  => nao22_x1_78_sig,
      i1  => oa22_x2_146_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_38_ins : ao22_x2
   port map (
      i0  => noa22_x1_174_sig,
      i1  => noa22_x1_173_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_223_ins : na2_x1
   port map (
      i0  => not_aux606,
      i1  => not_aux43,
      nq  => na2_x1_223_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_60_ins : na3_x1
   port map (
      i0  => not_aux308,
      i1  => not_aux164,
      i2  => not_aux328,
      nq  => na3_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_19_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na3_x1_60_sig,
      i1  => na2_x1_223_sig,
      q   => mx2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_37_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_19_sig,
      i1   => aux711,
      i2   => not_aux166,
      nq   => nmx3_x1_37_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_224_ins : na2_x1
   port map (
      i0  => not_aux710,
      i1  => not_aux443,
      nq  => na2_x1_224_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_225_ins : na2_x1
   port map (
      i0  => not_aux518,
      i1  => not_aux537,
      nq  => na2_x1_225_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_148_ins : oa22_x2
   port map (
      i0  => not_aux282,
      i1  => not_aux441,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_148_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_61_ins : na3_x1
   port map (
      i0  => aux709,
      i1  => not_aux708,
      i2  => oa22_x2_148_sig,
      nq  => na3_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_38_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_61_sig,
      i1   => na2_x1_225_sig,
      i2   => na2_x1_224_sig,
      nq   => nmx3_x1_38_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_40_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_38_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_37_sig,
      nq  => nao2o22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_39_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_40_sig,
      i1  => aux1650,
      i2  => ao22_x2_38_sig,
      i3  => ao22_x2_37_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_71_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux486,
      q   => a2_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_72_ins : a2_x2
   port map (
      i0  => not_aux696,
      i1  => not_aux183,
      q   => a2_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_73_ins : a2_x2
   port map (
      i0  => not_aux94,
      i1  => not_aux166,
      q   => a2_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_79_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_73_sig,
      i2  => a2_x2_72_sig,
      nq  => nao22_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_226_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux695,
      nq  => na2_x1_226_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => not_aux551,
      i1  => not_aux250,
      i2  => not_aux694,
      i3  => na2_x1_226_sig,
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_8_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na4_x1_5_sig,
      i2  => nao22_x1_79_sig,
      i3  => a2_x2_71_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_62_ins : na3_x1
   port map (
      i0  => not_aux312,
      i1  => not_aux692,
      i2  => not_aux212,
      nq  => na3_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_227_ins : na2_x1
   port map (
      i0  => not_aux260,
      i1  => not_aux234,
      nq  => na2_x1_227_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_14_ins : o3_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_neuron_index(0),
      i2  => aux117,
      q   => o3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_33_ins : inv_x2
   port map (
      i   => not_aux580,
      nq  => inv_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_177_ins : noa22_x1
   port map (
      i0  => not_aux312,
      i1  => not_aux693,
      i2  => inv_x2_33_sig,
      nq  => noa22_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_228_ins : na2_x1
   port map (
      i0  => noa22_x1_177_sig,
      i1  => o3_x2_14_sig,
      nq  => na2_x1_228_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_39_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_228_sig,
      i1   => na2_x1_227_sig,
      i2   => na3_x1_62_sig,
      nq   => nmx3_x1_39_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_41_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_39_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa2ao222_x1_8_sig,
      nq  => nao2o22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_229_ins : na2_x1
   port map (
      i0  => not_aux688,
      i1  => not_aux479,
      nq  => na2_x1_229_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_50_ins : o2_x2
   port map (
      i0  => not_aux83,
      i1  => aux429,
      q   => o2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_63_ins : na3_x1
   port map (
      i0  => not_aux184,
      i1  => not_aux617,
      i2  => not_aux217,
      nq  => na3_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_20_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux687,
      i1  => na3_x1_63_sig,
      q   => mx2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_40_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_20_sig,
      i1   => o2_x2_50_sig,
      i2   => na2_x1_229_sig,
      nq   => nmx3_x1_40_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_64_ins : na3_x1
   port map (
      i0  => not_aux155,
      i1  => not_aux97,
      i2  => not_aux691,
      nq  => na3_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_178_ins : noa22_x1
   port map (
      i0  => aux53,
      i1  => not_aux156,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_51_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux689,
      q   => o2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => not_aux558,
      i1  => not_aux472,
      i2  => not_aux690,
      i3  => o2_x2_51_sig,
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_9_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na4_x1_6_sig,
      i2  => noa22_x1_178_sig,
      i3  => na3_x1_64_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_42_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_9_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_40_sig,
      nq  => nao2o22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_230_ins : na2_x1
   port map (
      i0  => not_aux473,
      i1  => not_aux329,
      nq  => na2_x1_230_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_231_ins : na2_x1
   port map (
      i0  => not_aux150,
      i1  => not_aux495,
      nq  => na2_x1_231_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_16_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_231_sig,
      i1  => na2_x1_230_sig,
      nq  => nmx2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_52_ins : o2_x2
   port map (
      i0  => not_aux328,
      i1  => aux250,
      q   => o2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_19_ins : on12_x1
   port map (
      i0  => not_aux196,
      i1  => aux686,
      q   => on12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_232_ins : na2_x1
   port map (
      i0  => not_aux153,
      i1  => aux685,
      nq  => na2_x1_232_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_233_ins : na2_x1
   port map (
      i0  => not_aux366,
      i1  => not_aux622,
      nq  => na2_x1_233_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_21_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_233_sig,
      i1  => na2_x1_232_sig,
      q   => mx2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_41_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_21_sig,
      i1   => on12_x1_19_sig,
      i2   => o2_x2_52_sig,
      nq   => nmx3_x1_41_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_43_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_41_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_16_sig,
      nq  => nao2o22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_74_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1809,
      q   => a2_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux189,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_75_ins : a2_x2
   port map (
      i0  => not_aux324,
      i1  => not_aux12,
      q   => a2_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => a2_x2_75_sig,
      i1  => no3_x1_25_sig,
      i2  => a2_x2_74_sig,
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_234_ins : na2_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux96,
      nq  => na2_x1_234_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_22_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux496,
      i1  => aux682,
      q   => mx2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_4_ins : oa2a2a23_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux683,
      i2  => mx2_x2_22_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_234_sig,
      q   => oa2a2a23_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_65_ins : na3_x1
   port map (
      i0  => not_aux324,
      i1  => in_rom_neuron_index(0),
      i2  => aux53,
      nq  => na3_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_76_ins : a2_x2
   port map (
      i0  => not_aux243,
      i1  => not_aux217,
      q   => a2_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_80_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_76_sig,
      i2  => na3_x1_65_sig,
      nq  => nao22_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_179_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_80_sig,
      i2  => oa2a2a23_x2_4_sig,
      nq  => noa22_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_44_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_179_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => no3_x1_24_sig,
      nq  => nao2o22_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_235_ins : na2_x1
   port map (
      i0  => not_aux432,
      i1  => not_aux401,
      nq  => na2_x1_235_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_236_ins : na2_x1
   port map (
      i0  => not_aux137,
      i1  => not_aux94,
      nq  => na2_x1_236_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_17_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_236_sig,
      i1  => na2_x1_235_sig,
      nq  => nmx2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_77_ins : a2_x2
   port map (
      i0  => not_aux681,
      i1  => aux680,
      q   => a2_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_45_ins : nao2o22_x1
   port map (
      i0  => a2_x2_77_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => nmx2_x1_17_sig,
      nq  => nao2o22_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_181_ins : noa22_x1
   port map (
      i0  => not_aux166,
      i1  => not_aux1807,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_182_ins : noa22_x1
   port map (
      i0  => not_aux425,
      i1  => not_aux14,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_81_ins : nao22_x1
   port map (
      i0  => noa22_x1_182_sig,
      i1  => noa22_x1_181_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_15_ins : o3_x2
   port map (
      i0  => not_aux279,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(2),
      q   => o3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_150_ins : oa22_x2
   port map (
      i0  => not_aux112,
      i1  => not_aux465,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_150_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_149_ins : oa22_x2
   port map (
      i0  => oa22_x2_150_sig,
      i1  => o3_x2_15_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_149_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_180_ins : noa22_x1
   port map (
      i0  => oa22_x2_149_sig,
      i1  => nao22_x1_81_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_53_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux95,
      q   => o2_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_8_ins : a4_x2
   port map (
      i0  => o2_x2_53_sig,
      i1  => not_aux315,
      i2  => not_aux391,
      i3  => not_aux120,
      q   => a4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_237_ins : na2_x1
   port map (
      i0  => not_aux139,
      i1  => not_aux10,
      nq  => na2_x1_237_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_238_ins : na2_x1
   port map (
      i0  => not_aux8,
      i1  => not_aux558,
      nq  => na2_x1_238_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_239_ins : na2_x1
   port map (
      i0  => not_aux679,
      i1  => not_aux144,
      nq  => na2_x1_239_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_240_ins : na2_x1
   port map (
      i0  => not_aux477,
      i1  => not_aux678,
      nq  => na2_x1_240_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_23_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_240_sig,
      i1  => na2_x1_239_sig,
      q   => mx2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_42_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_23_sig,
      i1   => na2_x1_238_sig,
      i2   => na2_x1_237_sig,
      nq   => nmx3_x1_42_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_46_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_42_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a4_x2_8_sig,
      nq  => nao2o22_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_40_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_46_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_180_sig,
      i3  => nao2o22_x1_45_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_16_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_40_sig,
      i1   => nao2o22_x1_44_sig,
      i2   => nao2o22_x1_43_sig,
      q    => mx3_x2_16_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_15_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => mx3_x2_16_sig,
      i1   => nao2o22_x1_42_sig,
      i2   => nao2o22_x1_41_sig,
      q    => mx3_x2_15_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_78_ins : a2_x2
   port map (
      i0  => not_aux677,
      i1  => not_aux0,
      q   => a2_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_26_ins : no3_x1
   port map (
      i0  => a2_x2_78_sig,
      i1  => not_aux1656,
      i2  => not_aux663,
      nq  => no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_37_ins : a3_x2
   port map (
      i0  => not_aux570,
      i1  => not_aux85,
      i2  => not_aux155,
      q   => a3_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_28_ins : no3_x1
   port map (
      i0  => aux672,
      i1  => in_rom_neuron_index(0),
      i2  => aux673,
      nq  => no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_27_ins : no3_x1
   port map (
      i0  => no3_x1_28_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a3_x2_37_sig,
      nq  => no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_241_ins : na2_x1
   port map (
      i0  => not_aux675,
      i1  => not_aux197,
      nq  => na2_x1_241_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_24_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_241_sig,
      i1  => not_aux676,
      q   => mx2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_183_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => mx2_x2_24_sig,
      i2  => no3_x1_27_sig,
      nq  => noa22_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_242_ins : na2_x1
   port map (
      i0  => not_aux673,
      i1  => not_aux674,
      nq  => na2_x1_242_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_243_ins : na2_x1
   port map (
      i0  => not_aux485,
      i1  => not_aux328,
      nq  => na2_x1_243_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_79_ins : a2_x2
   port map (
      i0  => not_aux399,
      i1  => not_aux672,
      q   => a2_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_48_ins : nao2o22_x1
   port map (
      i0  => a2_x2_79_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux671,
      nq  => nao2o22_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_43_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_48_sig,
      i1   => na2_x1_243_sig,
      i2   => na2_x1_242_sig,
      nq   => nmx3_x1_43_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_47_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_43_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa22_x1_183_sig,
      nq  => nao2o22_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_151_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_47_sig,
      i1  => not_in_rom_input_index(6),
      i2  => no3_x1_26_sig,
      q   => oa22_x2_151_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_185_ins : noa22_x1
   port map (
      i0  => not_aux115,
      i1  => aux436,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_186_ins : noa22_x1
   port map (
      i0  => not_aux418,
      i1  => not_aux221,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_83_ins : nao22_x1
   port map (
      i0  => noa22_x1_186_sig,
      i1  => noa22_x1_185_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_153_ins : oa22_x2
   port map (
      i0  => not_aux572,
      i1  => not_aux540,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_153_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_154_ins : oa22_x2
   port map (
      i0  => not_aux658,
      i1  => not_aux659,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_154_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_152_ins : oa22_x2
   port map (
      i0  => oa22_x2_154_sig,
      i1  => oa22_x2_153_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_152_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_184_ins : noa22_x1
   port map (
      i0  => oa22_x2_152_sig,
      i1  => nao22_x1_83_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_155_ins : oa22_x2
   port map (
      i0  => not_aux222,
      i1  => not_aux453,
      i2  => aux660,
      q   => oa22_x2_155_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => oa22_x2_155_sig,
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_38_ins : a3_x2
   port map (
      i0  => not_aux662,
      i1  => not_aux167,
      i2  => not_aux255,
      q   => a3_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_80_ins : a2_x2
   port map (
      i0  => not_aux400,
      i1  => not_aux120,
      q   => a2_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_39_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_80_sig,
      i2  => a3_x2_38_sig,
      q   => ao22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_244_ins : na2_x1
   port map (
      i0  => not_aux280,
      i1  => not_aux361,
      nq  => na2_x1_244_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_245_ins : na2_x1
   port map (
      i0  => not_aux590,
      i1  => not_aux542,
      nq  => na2_x1_245_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_156_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux164,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_156_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_54_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux415,
      q   => o2_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_66_ins : na3_x1
   port map (
      i0  => aux661,
      i1  => o2_x2_54_sig,
      i2  => oa22_x2_156_sig,
      nq  => na3_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_44_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_66_sig,
      i1   => na2_x1_245_sig,
      i2   => na2_x1_244_sig,
      nq   => nmx3_x1_44_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_49_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_44_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_39_sig,
      nq  => nao2o22_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_10_ins : noa2ao222_x1
   port map (
      i0  => nao2o22_x1_49_sig,
      i1  => in_rom_input_index(4),
      i2  => no2_x1_28_sig,
      i3  => noa22_x1_184_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      nq  => noa2ao222_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_82_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_10_sig,
      i2  => not_aux669,
      nq  => nao22_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_16_ins : o3_x2
   port map (
      i0  => not_aux636,
      i1  => in_rom_neuron_index(1),
      i2  => aux585,
      q   => o3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_55_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux100,
      q   => o2_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_67_ins : na3_x1
   port map (
      i0  => not_aux94,
      i1  => in_rom_neuron_index(1),
      i2  => o2_x2_55_sig,
      nq  => na3_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_187_ins : noa22_x1
   port map (
      i0  => na3_x1_67_sig,
      i1  => o3_x2_16_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_34_ins : inv_x2
   port map (
      i   => aux638,
      nq  => inv_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_84_ins : nao22_x1
   port map (
      i0  => not_aux29,
      i1  => aux561,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_188_ins : noa22_x1
   port map (
      i0  => nao22_x1_84_sig,
      i1  => inv_x2_34_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_246_ins : na2_x1
   port map (
      i0  => not_aux410,
      i1  => aux634,
      nq  => na2_x1_246_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => in_rom_input_index(4),
      i1  => na2_x1_246_sig,
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_247_ins : na2_x1
   port map (
      i0  => not_aux633,
      i1  => aux484,
      nq  => na2_x1_247_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_41_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_247_sig,
      i1  => no2_x1_29_sig,
      i2  => noa22_x1_188_sig,
      i3  => noa22_x1_187_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_248_ins : na2_x1
   port map (
      i0  => not_aux37,
      i1  => not_aux229,
      nq  => na2_x1_248_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_249_ins : na2_x1
   port map (
      i0  => not_aux652,
      i1  => not_aux65,
      nq  => na2_x1_249_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_18_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_249_sig,
      i1  => na2_x1_248_sig,
      nq  => nmx2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_19_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux419,
      i1  => aux284,
      nq  => nmx2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_50_ins : nao2o22_x1
   port map (
      i0  => nmx2_x1_19_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => nmx2_x1_18_sig,
      nq  => nao2o22_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_56_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux650,
      q   => o2_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_68_ins : na3_x1
   port map (
      i0  => aux649,
      i1  => o2_x2_56_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_190_ins : noa22_x1
   port map (
      i0  => not_aux651,
      i1  => not_aux583,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_191_ins : noa22_x1
   port map (
      i0  => not_aux265,
      i1  => not_aux446,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_85_ins : nao22_x1
   port map (
      i0  => noa22_x1_191_sig,
      i1  => noa22_x1_190_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_189_ins : noa22_x1
   port map (
      i0  => nao22_x1_85_sig,
      i1  => na3_x1_68_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_6_ins : ao2o22_x2
   port map (
      i0  => aux648,
      i1  => not_aux1682,
      i2  => in_rom_neuron_index(0),
      i3  => aux647,
      q   => ao2o22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_35_ins : inv_x2
   port map (
      i   => not_aux643,
      nq  => inv_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_81_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux645,
      q   => a2_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_36_ins : inv_x2
   port map (
      i   => aux640,
      nq  => inv_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => not_aux322,
      i1  => not_aux476,
      i2  => not_aux639,
      i3  => inv_x2_36_sig,
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_11_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na4_x1_7_sig,
      i2  => a2_x2_81_sig,
      i3  => inv_x2_35_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_51_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_11_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_6_sig,
      nq  => nao2o22_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_42_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_51_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_189_sig,
      i3  => nao2o22_x1_50_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_193_ins : noa22_x1
   port map (
      i0  => not_aux558,
      i1  => not_aux254,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_194_ins : noa22_x1
   port map (
      i0  => not_aux93,
      i1  => not_aux422,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_86_ins : nao22_x1
   port map (
      i0  => noa22_x1_194_sig,
      i1  => noa22_x1_193_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_82_ins : a2_x2
   port map (
      i0  => not_aux524,
      i1  => not_aux43,
      q   => a2_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_158_ins : oa22_x2
   port map (
      i0  => not_aux329,
      i1  => not_aux470,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_158_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_157_ins : oa22_x2
   port map (
      i0  => oa22_x2_158_sig,
      i1  => a2_x2_82_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_157_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_192_ins : noa22_x1
   port map (
      i0  => oa22_x2_157_sig,
      i1  => nao22_x1_86_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_69_ins : na3_x1
   port map (
      i0  => not_aux80,
      i1  => not_aux465,
      i2  => not_aux1681,
      nq  => na3_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_250_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_69_sig,
      nq  => na2_x1_250_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_87_ins : nao22_x1
   port map (
      i0  => not_aux501,
      i1  => aux134,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_160_ins : oa22_x2
   port map (
      i0  => not_aux78,
      i1  => not_aux246,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_160_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_159_ins : oa22_x2
   port map (
      i0  => oa22_x2_160_sig,
      i1  => nao22_x1_87_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_159_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_195_ins : noa22_x1
   port map (
      i0  => oa22_x2_159_sig,
      i1  => na2_x1_250_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_3_ins : o4_x2
   port map (
      i0  => not_aux654,
      i1  => aux653,
      i2  => mbk_buf_not_aux1649,
      i3  => aux410,
      q   => o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_161_ins : oa22_x2
   port map (
      i0  => not_aux416,
      i1  => not_aux656,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_161_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_37_ins : inv_x2
   port map (
      i   => aux655,
      nq  => inv_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_162_ins : oa22_x2
   port map (
      i0  => inv_x2_37_sig,
      i1  => not_aux598,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_162_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_70_ins : na3_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux204,
      nq  => na3_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_163_ins : oa22_x2
   port map (
      i0  => not_aux115,
      i1  => not_aux657,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_163_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_9_ins : a4_x2
   port map (
      i0  => oa22_x2_163_sig,
      i1  => na3_x1_70_sig,
      i2  => oa22_x2_162_sig,
      i3  => oa22_x2_161_sig,
      q   => a4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_88_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => a4_x2_9_sig,
      i2  => o4_x2_3_sig,
      nq  => nao22_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_43_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_88_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_195_sig,
      i3  => noa22_x1_192_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_18_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_43_sig,
      i1   => oa2ao222_x2_42_sig,
      i2   => oa2ao222_x2_41_sig,
      q    => mx3_x2_18_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_17_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => mx3_x2_18_sig,
      i1   => nao22_x1_82_sig,
      i2   => oa22_x2_151_sig,
      q    => mx3_x2_17_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_4_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_17_sig,
      i1   => mx3_x2_15_sig,
      i2   => oa2ao222_x2_39_sig,
      q    => out_data_rom(4),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_38_ins : inv_x2
   port map (
      i   => aux815,
      nq  => inv_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_71_ins : na3_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_38_sig,
      nq  => na3_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_89_ins : nao22_x1
   port map (
      i0  => not_aux814,
      i1  => not_aux813,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_196_ins : noa22_x1
   port map (
      i0  => nao22_x1_89_sig,
      i1  => na3_x1_71_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_83_ins : a2_x2
   port map (
      i0  => not_aux816,
      i1  => not_aux817,
      q   => a2_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_57_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux620,
      q   => o2_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_197_ins : noa22_x1
   port map (
      i0  => o2_x2_57_sig,
      i1  => a2_x2_83_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_84_ins : a2_x2
   port map (
      i0  => not_aux25,
      i1  => not_aux429,
      q   => a2_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_40_ins : ao22_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => a2_x2_84_sig,
      i2  => not_aux117,
      q   => ao22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_52_ins : nao2o22_x1
   port map (
      i0  => not_aux1684,
      i1  => ao22_x2_40_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => aux812,
      nq  => nao2o22_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_44_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_52_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_197_sig,
      i3  => noa22_x1_196_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_58_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux822,
      q   => o2_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_72_ins : na3_x1
   port map (
      i0  => not_aux187,
      i1  => not_aux824,
      i2  => o2_x2_58_sig,
      nq  => na3_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_12_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_72_sig,
      i2  => not_aux709,
      i3  => aux821,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_73_ins : na3_x1
   port map (
      i0  => not_aux514,
      i1  => in_rom_neuron_index(1),
      i2  => aux827,
      nq  => na3_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_85_ins : a2_x2
   port map (
      i0  => not_aux826,
      i1  => not_aux476,
      q   => a2_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_7_ins : ao2o22_x2
   port map (
      i0  => a2_x2_85_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux68,
      q   => ao2o22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_41_ins : ao22_x2
   port map (
      i0  => ao2o22_x2_7_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_73_sig,
      q   => ao22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_53_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_41_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => noa2ao222_x1_12_sig,
      nq  => nao2o22_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_86_ins : a2_x2
   port map (
      i0  => not_aux130,
      i1  => not_aux818,
      q   => a2_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_17_ins : o3_x2
   port map (
      i0  => not_aux820,
      i1  => mbk_buf_not_aux1649,
      i2  => a2_x2_86_sig,
      q   => o3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_39_ins : inv_x2
   port map (
      i   => not_aux814,
      nq  => inv_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_13_ins : noa2ao222_x1
   port map (
      i0  => inv_x2_39_sig,
      i1  => aux1683,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      i3  => aux38,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_90_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => noa2ao222_x1_13_sig,
      i2  => o3_x2_17_sig,
      nq  => nao22_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_5_ins : oa2a2a23_x2
   port map (
      i0  => nao22_x1_90_sig,
      i1  => aux1650,
      i2  => not_in_rom_input_index(6),
      i3  => nao2o22_x1_53_sig,
      i4  => oa2ao222_x2_44_sig,
      i5  => aux1654,
      q   => oa2a2a23_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_59_ins : o2_x2
   port map (
      i0  => not_aux1681,
      i1  => aux330,
      q   => o2_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_164_ins : oa22_x2
   port map (
      i0  => not_aux109,
      i1  => not_aux547,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_164_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_198_ins : noa22_x1
   port map (
      i0  => oa22_x2_164_sig,
      i1  => o2_x2_59_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_20_ins : on12_x1
   port map (
      i0  => aux493,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_87_ins : a2_x2
   port map (
      i0  => not_aux208,
      i1  => not_aux3,
      q   => a2_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_91_ins : nao22_x1
   port map (
      i0  => a2_x2_87_sig,
      i1  => aux612,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_165_ins : oa22_x2
   port map (
      i0  => nao22_x1_91_sig,
      i1  => on12_x1_20_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_165_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_251_ins : na2_x1
   port map (
      i0  => not_aux211,
      i1  => not_aux37,
      nq  => na2_x1_251_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_3_ins : noa2a2a23_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux480,
      i2  => not_aux329,
      i3  => aux501,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_251_sig,
      nq  => noa2a2a23_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_60_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => noa2a2a23_x1_3_sig,
      q   => o2_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_199_ins : noa22_x1
   port map (
      i0  => o2_x2_60_sig,
      i1  => oa22_x2_165_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_88_ins : a2_x2
   port map (
      i0  => not_aux82,
      i1  => not_aux1685,
      q   => a2_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_252_ins : na2_x1
   port map (
      i0  => not_aux5,
      i1  => not_aux499,
      nq  => na2_x1_252_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_253_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux739,
      nq  => na2_x1_253_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_40_ins : inv_x2
   port map (
      i   => not_aux782,
      nq  => inv_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_25_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => inv_x2_40_sig,
      i1  => not_aux268,
      q   => mx2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_45_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_25_sig,
      i1   => na2_x1_253_sig,
      i2   => na2_x1_252_sig,
      nq   => nmx3_x1_45_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_54_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_45_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a2_x2_88_sig,
      nq  => nao2o22_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_45_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_54_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_199_sig,
      i3  => noa22_x1_198_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_166_ins : oa22_x2
   port map (
      i0  => not_aux102,
      i1  => not_aux786,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_166_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_167_ins : oa22_x2
   port map (
      i0  => not_aux67,
      i1  => aux636,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_167_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_200_ins : noa22_x1
   port map (
      i0  => oa22_x2_167_sig,
      i1  => oa22_x2_166_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_42_ins : ao22_x2
   port map (
      i0  => not_aux237,
      i1  => aux112,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_202_ins : noa22_x1
   port map (
      i0  => not_aux786,
      i1  => not_aux414,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_92_ins : nao22_x1
   port map (
      i0  => noa22_x1_202_sig,
      i1  => ao22_x2_42_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_169_ins : oa22_x2
   port map (
      i0  => not_aux243,
      i1  => not_aux134,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_169_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_170_ins : oa22_x2
   port map (
      i0  => not_aux110,
      i1  => not_aux785,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_170_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_168_ins : oa22_x2
   port map (
      i0  => oa22_x2_170_sig,
      i1  => oa22_x2_169_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_168_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_201_ins : noa22_x1
   port map (
      i0  => oa22_x2_168_sig,
      i1  => nao22_x1_92_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_41_ins : inv_x2
   port map (
      i   => not_aux796,
      nq  => inv_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_254_ins : na2_x1
   port map (
      i0  => not_aux437,
      i1  => not_aux572,
      nq  => na2_x1_254_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_203_ins : noa22_x1
   port map (
      i0  => na2_x1_254_sig,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_41_sig,
      nq  => noa22_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_255_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux593,
      nq  => na2_x1_255_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => not_aux794,
      i1  => not_aux793,
      i2  => not_aux105,
      i3  => na2_x1_255_sig,
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_204_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_8_sig,
      i2  => aux792,
      nq  => noa22_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_55_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_204_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_203_sig,
      nq  => nao2o22_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_46_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_55_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_201_sig,
      i3  => noa22_x1_200_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_206_ins : noa22_x1
   port map (
      i0  => not_aux437,
      i1  => not_aux284,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_206_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_42_ins : inv_x2
   port map (
      i   => not_aux807,
      nq  => inv_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_93_ins : nao22_x1
   port map (
      i0  => inv_x2_42_sig,
      i1  => noa22_x1_206_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux805,
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_18_ins : o3_x2
   port map (
      i0  => aux804,
      i1  => in_rom_neuron_index(1),
      i2  => no2_x1_30_sig,
      q   => o3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_205_ins : noa22_x1
   port map (
      i0  => o3_x2_18_sig,
      i1  => nao22_x1_93_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_205_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_89_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux447,
      q   => a2_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_208_ins : noa22_x1
   port map (
      i0  => not_aux268,
      i1  => not_aux522,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_208_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_94_ins : nao22_x1
   port map (
      i0  => noa22_x1_208_sig,
      i1  => a2_x2_89_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_172_ins : oa22_x2
   port map (
      i0  => not_aux118,
      i1  => not_aux521,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_172_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_61_ins : o2_x2
   port map (
      i0  => aux803,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      q   => o2_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_171_ins : oa22_x2
   port map (
      i0  => o2_x2_61_sig,
      i1  => oa22_x2_172_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_171_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_207_ins : noa22_x1
   port map (
      i0  => oa22_x2_171_sig,
      i1  => nao22_x1_94_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_207_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_256_ins : na2_x1
   port map (
      i0  => not_aux402,
      i1  => not_aux24,
      nq  => na2_x1_256_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_173_ins : oa22_x2
   port map (
      i0  => aux208,
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_256_sig,
      q   => oa22_x2_173_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_29_ins : no3_x1
   port map (
      i0  => aux50,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux279,
      nq  => no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_74_ins : na3_x1
   port map (
      i0  => not_aux310,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux115,
      nq  => na3_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_257_ins : na2_x1
   port map (
      i0  => not_aux802,
      i1  => na3_x1_74_sig,
      nq  => na2_x1_257_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_14_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na2_x1_257_sig,
      i2  => no3_x1_29_sig,
      i3  => oa22_x2_173_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_258_ins : na2_x1
   port map (
      i0  => not_aux797,
      i1  => not_aux30,
      nq  => na2_x1_258_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_259_ins : na2_x1
   port map (
      i0  => not_aux312,
      i1  => not_aux635,
      nq  => na2_x1_259_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_95_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux798,
      i2  => not_aux800,
      nq  => nao22_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_46_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_95_sig,
      i1   => na2_x1_259_sig,
      i2   => na2_x1_258_sig,
      nq   => nmx3_x1_46_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_56_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_46_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa2ao222_x1_14_sig,
      nq  => nao2o22_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_47_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_56_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_207_sig,
      i3  => noa22_x1_205_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_19_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_47_sig,
      i1   => oa2ao222_x2_46_sig,
      i2   => oa2ao222_x2_45_sig,
      q    => mx3_x2_19_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_63_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux751,
      q   => o2_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_10_ins : a4_x2
   port map (
      i0  => o2_x2_63_sig,
      i1  => not_aux476,
      i2  => not_aux681,
      i3  => not_aux606,
      q   => a4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_62_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a4_x2_10_sig,
      q   => o2_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_43_ins : ao22_x2
   port map (
      i0  => aux111,
      i1  => not_aux64,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_260_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux541,
      nq  => na2_x1_260_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_210_ins : noa22_x1
   port map (
      i0  => na2_x1_260_sig,
      i1  => not_aux752,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_210_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_96_ins : nao22_x1
   port map (
      i0  => noa22_x1_210_sig,
      i1  => ao22_x2_43_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_209_ins : noa22_x1
   port map (
      i0  => nao22_x1_96_sig,
      i1  => o2_x2_62_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_209_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_212_ins : noa22_x1
   port map (
      i0  => not_aux757,
      i1  => not_aux571,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_212_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_43_ins : inv_x2
   port map (
      i   => not_aux756,
      nq  => inv_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_97_ins : nao22_x1
   port map (
      i0  => inv_x2_43_sig,
      i1  => noa22_x1_212_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_175_ins : oa22_x2
   port map (
      i0  => not_aux753,
      i1  => not_aux323,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_175_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_176_ins : oa22_x2
   port map (
      i0  => not_aux443,
      i1  => not_aux697,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_176_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_174_ins : oa22_x2
   port map (
      i0  => oa22_x2_176_sig,
      i1  => oa22_x2_175_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_174_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_211_ins : noa22_x1
   port map (
      i0  => oa22_x2_174_sig,
      i1  => nao22_x1_97_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_211_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_30_ins : no3_x1
   port map (
      i0  => aux559,
      i1  => not_aux747,
      i2  => not_aux746,
      nq  => no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_44_ins : ao22_x2
   port map (
      i0  => no3_x1_30_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux750,
      q   => ao22_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_98_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => ao22_x2_44_sig,
      i2  => not_aux745,
      nq  => nao22_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_48_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_98_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_211_sig,
      i3  => noa22_x1_209_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_261_ins : na2_x1
   port map (
      i0  => not_aux548,
      i1  => not_aux547,
      nq  => na2_x1_261_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_262_ins : na2_x1
   port map (
      i0  => not_aux728,
      i1  => not_aux243,
      nq  => na2_x1_262_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_44_ins : inv_x2
   port map (
      i   => aux727,
      nq  => inv_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_90_ins : a2_x2
   port map (
      i0  => not_aux324,
      i1  => not_aux11,
      q   => a2_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_100_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_90_sig,
      i2  => inv_x2_44_sig,
      nq  => nao22_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_47_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_100_sig,
      i1   => na2_x1_262_sig,
      i2   => na2_x1_261_sig,
      nq   => nmx3_x1_47_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_99_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_47_sig,
      i2  => not_aux737,
      nq  => nao22_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_263_ins : na2_x1
   port map (
      i0  => not_aux66,
      i1  => aux501,
      nq  => na2_x1_263_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_264_ins : na2_x1
   port map (
      i0  => not_aux741,
      i1  => not_aux416,
      nq  => na2_x1_264_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_20_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_264_sig,
      i1  => na2_x1_263_sig,
      nq  => nmx2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_45_ins : inv_x2
   port map (
      i   => not_aux740,
      nq  => inv_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_265_ins : na2_x1
   port map (
      i0  => not_aux474,
      i1  => not_aux738,
      nq  => na2_x1_265_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_266_ins : na2_x1
   port map (
      i0  => not_aux693,
      i1  => not_aux115,
      nq  => na2_x1_266_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_6_ins : oa2a2a23_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_266_sig,
      i2  => na2_x1_265_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => inv_x2_45_sig,
      q   => oa2a2a23_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_101_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux115,
      i2  => not_aux739,
      nq  => nao22_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_213_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_101_sig,
      i2  => oa2a2a23_x2_6_sig,
      nq  => noa22_x1_213_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_57_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_213_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_20_sig,
      nq  => nao2o22_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_46_ins : inv_x2
   port map (
      i   => not_aux716,
      nq  => inv_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_178_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux721,
      i2  => aux720,
      q   => oa22_x2_178_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_214_ins : noa22_x1
   port map (
      i0  => oa22_x2_178_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux718,
      nq  => noa22_x1_214_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_102_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_214_sig,
      i2  => not_aux724,
      nq  => nao22_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_177_ins : oa22_x2
   port map (
      i0  => nao22_x1_102_sig,
      i1  => in_rom_input_index(4),
      i2  => inv_x2_46_sig,
      q   => oa22_x2_177_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_21_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa22_x2_177_sig,
      i1   => nao2o22_x1_57_sig,
      i2   => nao22_x1_99_sig,
      q    => mx3_x2_21_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_47_ins : inv_x2
   port map (
      i   => not_aux669,
      nq  => inv_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_267_ins : na2_x1
   port map (
      i0  => not_aux765,
      i1  => not_aux166,
      nq  => na2_x1_267_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_268_ins : na2_x1
   port map (
      i0  => not_aux60,
      i1  => not_aux721,
      nq  => na2_x1_268_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_21_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_268_sig,
      i1  => na2_x1_267_sig,
      nq  => nmx2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_269_ins : na2_x1
   port map (
      i0  => not_aux478,
      i1  => not_aux104,
      nq  => na2_x1_269_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_215_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_269_sig,
      i2  => aux764,
      nq  => noa22_x1_215_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_58_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_215_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => nmx2_x1_21_sig,
      nq  => nao2o22_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_64_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux763,
      q   => o2_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_217_ins : noa22_x1
   port map (
      i0  => not_aux112,
      i1  => not_aux180,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_217_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_75_ins : na3_x1
   port map (
      i0  => not_aux315,
      i1  => not_aux358,
      i2  => not_aux24,
      nq  => na3_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_103_ins : nao22_x1
   port map (
      i0  => na3_x1_75_sig,
      i1  => noa22_x1_217_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_216_ins : noa22_x1
   port map (
      i0  => nao22_x1_103_sig,
      i1  => o2_x2_64_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_216_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_46_ins : ao22_x2
   port map (
      i0  => noa22_x1_216_sig,
      i1  => nao2o22_x1_58_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_11_ins : a4_x2
   port map (
      i0  => not_aux761,
      i1  => not_aux26,
      i2  => not_aux759,
      i3  => not_aux760,
      q   => a4_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => a4_x2_11_sig,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_7_ins : an12_x1
   port map (
      i0  => aux217,
      i1  => aux1686,
      q   => an12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_91_ins : a2_x2
   port map (
      i0  => not_aux128,
      i1  => not_aux459,
      q   => a2_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_104_ins : nao22_x1
   port map (
      i0  => a2_x2_91_sig,
      i1  => an12_x1_7_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_219_ins : noa22_x1
   port map (
      i0  => not_aux159,
      i1  => not_aux371,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_219_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_105_ins : nao22_x1
   port map (
      i0  => aux758,
      i1  => noa22_x1_219_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_218_ins : noa22_x1
   port map (
      i0  => nao22_x1_105_sig,
      i1  => nao22_x1_104_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_218_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_47_ins : ao22_x2
   port map (
      i0  => noa22_x1_218_sig,
      i1  => no2_x1_31_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_45_ins : ao22_x2
   port map (
      i0  => ao22_x2_47_sig,
      i1  => ao22_x2_46_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_270_ins : na2_x1
   port map (
      i0  => not_aux149,
      i1  => not_aux766,
      nq  => na2_x1_270_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_48_ins : inv_x2
   port map (
      i   => aux768,
      nq  => inv_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => not_aux132,
      i1  => not_aux770,
      i2  => not_aux769,
      i3  => aux279,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_48_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_9_sig,
      i1   => inv_x2_48_sig,
      i2   => na2_x1_270_sig,
      nq   => nmx3_x1_48_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_76_ins : na3_x1
   port map (
      i0  => not_aux117,
      i1  => in_rom_neuron_index(0),
      i2  => aux11,
      nq  => na3_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_39_ins : a3_x2
   port map (
      i0  => not_aux18,
      i1  => not_aux777,
      i2  => not_aux525,
      q   => a3_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_271_ins : na2_x1
   port map (
      i0  => a3_x2_39_sig,
      i1  => na3_x1_76_sig,
      nq  => na2_x1_271_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_220_ins : noa22_x1
   port map (
      i0  => na2_x1_271_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux776,
      nq  => noa22_x1_220_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_8_ins : ao2o22_x2
   port map (
      i0  => noa22_x1_220_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_48_sig,
      q   => ao2o22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_106_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => ao2o22_x2_8_sig,
      i2  => not_aux780,
      nq  => nao22_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_49_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_106_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_45_sig,
      i3  => inv_x2_47_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_20_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_49_sig,
      i1   => mx3_x2_21_sig,
      i2   => oa2ao222_x2_48_sig,
      q    => mx3_x2_20_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_5_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_20_sig,
      i1   => mx3_x2_19_sig,
      i2   => oa2a2a23_x2_5_sig,
      q    => out_data_rom(5),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_49_ins : inv_x2
   port map (
      i   => not_aux724,
      nq  => inv_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_221_ins : noa22_x1
   port map (
      i0  => not_in_rom_neuron_index(3),
      i1  => not_aux829,
      i2  => inv_x2_49_sig,
      nq  => noa22_x1_221_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_107_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => noa22_x1_221_sig,
      i2  => not_aux716,
      nq  => nao22_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_92_ins : a2_x2
   port map (
      i0  => not_aux238,
      i1  => not_aux65,
      q   => a2_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_48_ins : ao22_x2
   port map (
      i0  => a2_x2_92_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux681,
      q   => ao22_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_22_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux330,
      i1  => aux412,
      nq  => nmx2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_59_ins : nao2o22_x1
   port map (
      i0  => nmx2_x1_22_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => ao22_x2_48_sig,
      nq  => nao2o22_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_272_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux837,
      nq  => na2_x1_272_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_65_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux738,
      q   => o2_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_40_ins : a3_x2
   port map (
      i0  => not_aux759,
      i1  => o2_x2_65_sig,
      i2  => na2_x1_272_sig,
      q   => a3_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux617,
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_108_ins : nao22_x1
   port map (
      i0  => aux739,
      i1  => no2_x1_32_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_222_ins : noa22_x1
   port map (
      i0  => nao22_x1_108_sig,
      i1  => a3_x2_40_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_222_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_50_ins : inv_x2
   port map (
      i   => not_aux737,
      nq  => inv_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_179_ins : oa22_x2
   port map (
      i0  => not_in_rom_neuron_index(3),
      i1  => not_aux835,
      i2  => inv_x2_50_sig,
      q   => oa22_x2_179_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_50_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_179_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_222_sig,
      i3  => nao2o22_x1_59_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_273_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux842,
      nq  => na2_x1_273_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_224_ins : noa22_x1
   port map (
      i0  => not_aux593,
      i1  => not_aux826,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_224_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_109_ins : nao22_x1
   port map (
      i0  => noa22_x1_224_sig,
      i1  => aux840,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_223_ins : noa22_x1
   port map (
      i0  => nao22_x1_109_sig,
      i1  => na2_x1_273_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_223_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_226_ins : noa22_x1
   port map (
      i0  => not_aux622,
      i1  => not_aux457,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_226_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_51_ins : inv_x2
   port map (
      i   => not_aux756,
      nq  => inv_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_110_ins : nao22_x1
   port map (
      i0  => inv_x2_51_sig,
      i1  => noa22_x1_226_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_181_ins : oa22_x2
   port map (
      i0  => not_aux624,
      i1  => not_aux674,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_181_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_182_ins : oa22_x2
   port map (
      i0  => not_aux144,
      i1  => not_aux1803,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_182_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_180_ins : oa22_x2
   port map (
      i0  => oa22_x2_182_sig,
      i1  => oa22_x2_181_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_180_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_225_ins : noa22_x1
   port map (
      i0  => oa22_x2_180_sig,
      i1  => nao22_x1_110_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_225_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_111_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux839,
      i2  => not_aux745,
      nq  => nao22_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_51_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_111_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_225_sig,
      i3  => noa22_x1_223_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_22_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_51_sig,
      i1   => oa2ao222_x2_50_sig,
      i2   => nao22_x1_107_sig,
      q    => mx3_x2_22_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_52_ins : inv_x2
   port map (
      i   => not_aux780,
      nq  => inv_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => aux863,
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_93_ins : a2_x2
   port map (
      i0  => not_aux866,
      i1  => aux1648,
      q   => a2_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_49_ins : ao22_x2
   port map (
      i0  => a2_x2_93_sig,
      i1  => no2_x1_33_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_53_ins : inv_x2
   port map (
      i   => aux858,
      nq  => inv_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_113_ins : nao22_x1
   port map (
      i0  => not_aux445,
      i1  => not_aux536,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_227_ins : noa22_x1
   port map (
      i0  => nao22_x1_113_sig,
      i1  => inv_x2_53_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_227_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_41_ins : a3_x2
   port map (
      i0  => not_aux214,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_aux125,
      q   => a3_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_94_ins : a2_x2
   port map (
      i0  => not_aux545,
      i1  => not_aux630,
      q   => a2_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_19_ins : o3_x2
   port map (
      i0  => a2_x2_94_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a3_x2_41_sig,
      q   => o3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_31_ins : no3_x1
   port map (
      i0  => not_aux852,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_54_ins : inv_x2
   port map (
      i   => aux856,
      nq  => inv_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_228_ins : noa22_x1
   port map (
      i0  => inv_x2_54_sig,
      i1  => in_rom_neuron_index(1),
      i2  => no3_x1_31_sig,
      nq  => noa22_x1_228_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_114_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_228_sig,
      i2  => o3_x2_19_sig,
      nq  => nao22_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_55_ins : inv_x2
   port map (
      i   => not_aux848,
      nq  => inv_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_60_ins : nao2o22_x1
   port map (
      i0  => aux851,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_55_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_15_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => nao2o22_x1_60_sig,
      i2  => nao22_x1_114_sig,
      i3  => noa22_x1_227_sig,
      i4  => in_rom_input_index(4),
      nq  => noa2ao222_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_112_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_15_sig,
      i2  => not_aux669,
      nq  => nao22_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_52_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_112_sig,
      i1  => not_in_rom_neuron_index(2),
      i2  => ao22_x2_49_sig,
      i3  => inv_x2_52_sig,
      i4  => in_rom_neuron_index(2),
      q   => oa2ao222_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_61_ins : nao2o22_x1
   port map (
      i0  => aux891,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => aux889,
      nq  => nao2o22_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_56_ins : inv_x2
   port map (
      i   => not_aux884,
      nq  => inv_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_62_ins : nao2o22_x1
   port map (
      i0  => aux886,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_56_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux879,
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_95_ins : a2_x2
   port map (
      i0  => not_aux875,
      i1  => not_in_rom_neuron_index(3),
      q   => a2_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_96_ins : a2_x2
   port map (
      i0  => not_aux124,
      i1  => not_aux1685,
      q   => a2_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_63_ins : nao2o22_x1
   port map (
      i0  => aux870,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a2_x2_96_sig,
      nq  => nao2o22_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_53_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_63_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => a2_x2_95_sig,
      i3  => no2_x1_34_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_24_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_53_sig,
      i1   => nao2o22_x1_62_sig,
      i2   => nao2o22_x1_61_sig,
      q    => mx3_x2_24_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_274_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux899,
      nq  => na2_x1_274_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_230_ins : noa22_x1
   port map (
      i0  => not_aux234,
      i1  => not_aux459,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_230_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_231_ins : noa22_x1
   port map (
      i0  => not_aux160,
      i1  => not_aux637,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_231_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_115_ins : nao22_x1
   port map (
      i0  => noa22_x1_231_sig,
      i1  => noa22_x1_230_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_229_ins : noa22_x1
   port map (
      i0  => nao22_x1_115_sig,
      i1  => na2_x1_274_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_229_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux905,
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_77_ins : na3_x1
   port map (
      i0  => not_aux30,
      i1  => not_aux617,
      i2  => mbk_buf_not_aux125,
      nq  => na3_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_275_ins : na2_x1
   port map (
      i0  => not_aux323,
      i1  => not_aux373,
      nq  => na2_x1_275_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_276_ins : na2_x1
   port map (
      i0  => not_aux894,
      i1  => mbk_buf_not_aux125,
      nq  => na2_x1_276_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_183_ins : oa22_x2
   port map (
      i0  => aux895,
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_276_sig,
      q   => oa22_x2_183_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_49_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_183_sig,
      i1   => na2_x1_275_sig,
      i2   => na3_x1_77_sig,
      nq   => nmx3_x1_49_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_32_ins : no3_x1
   port map (
      i0  => aux892,
      i1  => in_rom_neuron_index(1),
      i2  => not_in_rom_input_index(2),
      nq  => no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_117_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux128,
      i2  => not_aux800,
      nq  => nao22_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_232_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_117_sig,
      i2  => no3_x1_32_sig,
      nq  => noa22_x1_232_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_9_ins : ao2o22_x2
   port map (
      i0  => noa22_x1_232_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_49_sig,
      q   => ao2o22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_57_ins : inv_x2
   port map (
      i   => aux1687,
      nq  => inv_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_78_ins : na3_x1
   port map (
      i0  => inv_x2_57_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux635,
      nq  => na3_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_277_ins : na2_x1
   port map (
      i0  => not_aux187,
      i1  => aux12,
      nq  => na2_x1_277_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_16_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_277_sig,
      i2  => not_aux536,
      i3  => not_aux16,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_50_ins : ao22_x2
   port map (
      i0  => noa2ao222_x1_16_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_78_sig,
      q   => ao22_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_116_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => ao22_x2_50_sig,
      i2  => ao2o22_x2_9_sig,
      nq  => nao22_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_54_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_116_sig,
      i1  => not_in_rom_input_index(6),
      i2  => no2_x1_35_sig,
      i3  => noa22_x1_229_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_42_ins : a3_x2
   port map (
      i0  => not_aux411,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux380,
      q   => a3_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_20_ins : o3_x2
   port map (
      i0  => aux907,
      i1  => in_rom_neuron_index(1),
      i2  => a3_x2_42_sig,
      q   => o3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_21_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux910,
      q   => on12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_233_ins : noa22_x1
   port map (
      i0  => on12_x1_21_sig,
      i1  => o3_x2_20_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_233_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_66_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux912,
      q   => o2_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_79_ins : na3_x1
   port map (
      i0  => not_aux166,
      i1  => in_rom_neuron_index(1),
      i2  => aux827,
      nq  => na3_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_234_ins : noa22_x1
   port map (
      i0  => na3_x1_79_sig,
      i1  => o2_x2_66_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_234_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_278_ins : na2_x1
   port map (
      i0  => not_aux147,
      i1  => not_aux112,
      nq  => na2_x1_278_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_185_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_278_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_185_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_119_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux906,
      i2  => in_rom_neuron_index(3),
      nq  => nao22_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_80_ins : na3_x1
   port map (
      i0  => in_rom_input_index(4),
      i1  => nao22_x1_119_sig,
      i2  => oa22_x2_185_sig,
      nq  => na3_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_97_ins : a2_x2
   port map (
      i0  => not_aux425,
      i1  => not_aux112,
      q   => a2_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_51_ins : ao22_x2
   port map (
      i0  => a2_x2_97_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux811,
      q   => ao22_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_235_ins : noa22_x1
   port map (
      i0  => not_aux293,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(1),
      nq  => noa22_x1_235_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_10_ins : ao2o22_x2
   port map (
      i0  => not_aux1684,
      i1  => noa22_x1_235_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_51_sig,
      q   => ao2o22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_118_ins : nao22_x1
   port map (
      i0  => ao2o22_x2_10_sig,
      i1  => in_rom_input_index(4),
      i2  => na3_x1_80_sig,
      nq  => nao22_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_55_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_118_sig,
      i1  => aux1654,
      i2  => noa22_x1_234_sig,
      i3  => noa22_x1_233_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_58_ins : inv_x2
   port map (
      i   => not_aux818,
      nq  => inv_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_236_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux155,
      i2  => inv_x2_58_sig,
      nq  => noa22_x1_236_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_21_ins : o3_x2
   port map (
      i0  => not_aux820,
      i1  => mbk_buf_not_aux1649,
      i2  => noa22_x1_236_sig,
      q   => o3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_120_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux633,
      i2  => o3_x2_21_sig,
      nq  => nao22_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_184_ins : oa22_x2
   port map (
      i0  => nao22_x1_120_sig,
      i1  => aux1650,
      i2  => oa2ao222_x2_55_sig,
      q   => oa22_x2_184_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_23_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa22_x2_184_sig,
      i1   => oa2ao222_x2_54_sig,
      i2   => mx3_x2_24_sig,
      q    => mx3_x2_23_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_6_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_23_sig,
      i1   => oa2ao222_x2_52_sig,
      i2   => mx3_x2_22_sig,
      q    => out_data_rom(6),
      vdd  => vdd,
      vss  => vss
   );

na3_x1_81_ins : na3_x1
   port map (
      i0  => not_aux128,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux12,
      nq  => na3_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_237_ins : noa22_x1
   port map (
      i0  => na3_x1_81_sig,
      i1  => not_aux166,
      i2  => not_aux1688,
      nq  => noa22_x1_237_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_8_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux906,
      q   => an12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_52_ins : ao22_x2
   port map (
      i0  => an12_x1_8_sig,
      i1  => noa22_x1_237_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_9_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux812,
      q   => an12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_279_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux583,
      nq  => na2_x1_279_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_186_ins : oa22_x2
   port map (
      i0  => na2_x1_279_sig,
      i1  => not_aux525,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_186_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_280_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux910,
      nq  => na2_x1_280_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_238_ins : noa22_x1
   port map (
      i0  => na2_x1_280_sig,
      i1  => oa22_x2_186_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_238_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_53_ins : ao22_x2
   port map (
      i0  => noa22_x1_238_sig,
      i1  => an12_x1_9_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux936,
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_33_ins : no3_x1
   port map (
      i0  => no2_x1_36_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux709,
      nq  => no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_121_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux920,
      i2  => not_aux838,
      nq  => nao22_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_239_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_121_sig,
      i2  => no3_x1_33_sig,
      nq  => noa22_x1_239_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_43_ins : a3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux937,
      q   => a3_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_240_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => aux912,
      i2  => a3_x2_43_sig,
      nq  => noa22_x1_240_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_64_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_240_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => noa22_x1_239_sig,
      nq  => nao2o22_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_56_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_64_sig,
      i1  => aux1650,
      i2  => ao22_x2_53_sig,
      i3  => ao22_x2_52_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_281_ins : na2_x1
   port map (
      i0  => not_aux933,
      i1  => not_aux404,
      nq  => na2_x1_281_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_282_ins : na2_x1
   port map (
      i0  => not_aux932,
      i1  => not_aux305,
      nq  => na2_x1_282_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_283_ins : na2_x1
   port map (
      i0  => not_aux424,
      i1  => not_aux156,
      nq  => na2_x1_283_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_187_ins : oa22_x2
   port map (
      i0  => na2_x1_283_sig,
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_282_sig,
      q   => oa22_x2_187_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_50_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_187_sig,
      i1   => na2_x1_281_sig,
      i2   => not_aux801,
      nq   => nmx3_x1_50_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_284_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux931,
      nq  => na2_x1_284_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_67_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux570,
      q   => o2_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_10_ins : na4_x1
   port map (
      i0  => not_aux620,
      i1  => o2_x2_67_sig,
      i2  => not_aux94,
      i3  => na2_x1_284_sig,
      nq  => na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_51_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_10_sig,
      i1   => aux1810,
      i2   => aux798,
      nq   => nmx3_x1_51_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_65_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_51_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_50_sig,
      nq  => nao2o22_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_59_ins : inv_x2
   port map (
      i   => aux803,
      nq  => inv_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_188_ins : oa22_x2
   port map (
      i0  => not_aux95,
      i1  => not_aux531,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_188_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_241_ins : noa22_x1
   port map (
      i0  => oa22_x2_188_sig,
      i1  => inv_x2_59_sig,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_241_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => not_aux899,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_57_ins : oa2ao222_x2
   port map (
      i0  => aux1648,
      i1  => aux905,
      i2  => no2_x1_37_sig,
      i3  => noa22_x1_241_sig,
      i4  => aux1649,
      q   => oa2ao222_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_242_ins : noa22_x1
   port map (
      i0  => not_aux458,
      i1  => not_aux554,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_242_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_58_ins : oa2ao222_x2
   port map (
      i0  => not_in_rom_neuron_index(3),
      i1  => aux870,
      i2  => noa22_x1_242_sig,
      i3  => not_aux927,
      i4  => aux1651,
      q   => oa2ao222_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_60_ins : inv_x2
   port map (
      i   => aux879,
      nq  => inv_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_66_ins : nao2o22_x1
   port map (
      i0  => inv_x2_60_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux875,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_10_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux889,
      q   => an12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_11_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux891,
      q   => an12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_61_ins : inv_x2
   port map (
      i   => aux886,
      nq  => inv_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_67_ins : nao2o22_x1
   port map (
      i0  => inv_x2_61_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux884,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_59_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_67_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => an12_x1_11_sig,
      i3  => an12_x1_10_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_26_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_59_sig,
      i1   => nao2o22_x1_66_sig,
      i2   => oa2ao222_x2_58_sig,
      q    => mx3_x2_26_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_25_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => mx3_x2_26_sig,
      i1   => oa2ao222_x2_57_sig,
      i2   => nao2o22_x1_65_sig,
      q    => mx3_x2_25_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_68_ins : nao2o22_x1
   port map (
      i0  => aux735,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux835,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_44_ins : a3_x2
   port map (
      i0  => not_aux454,
      i1  => not_aux7,
      i2  => mbk_buf_not_aux125,
      q   => a3_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_54_ins : ao22_x2
   port map (
      i0  => a3_x2_44_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux915,
      q   => ao22_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_62_ins : inv_x2
   port map (
      i   => not_aux914,
      nq  => inv_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_189_ins : oa22_x2
   port map (
      i0  => not_aux243,
      i1  => not_aux593,
      i2  => inv_x2_62_sig,
      q   => oa22_x2_189_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_11_ins : ao2o22_x2
   port map (
      i0  => oa22_x2_189_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => ao22_x2_54_sig,
      q   => ao2o22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_35_ins : no3_x1
   port map (
      i0  => aux1689,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux672,
      nq  => no3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_98_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux913,
      q   => a2_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_190_ins : oa22_x2
   port map (
      i0  => aux452,
      i1  => in_rom_neuron_index(0),
      i2  => aux474,
      q   => oa22_x2_190_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_34_ins : no3_x1
   port map (
      i0  => oa22_x2_190_sig,
      i1  => a2_x2_98_sig,
      i2  => no3_x1_35_sig,
      nq  => no3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_122_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => no3_x1_34_sig,
      i2  => ao2o22_x2_11_sig,
      nq  => nao22_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux829,
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => not_aux722,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_63_ins : inv_x2
   port map (
      i   => not_aux487,
      nq  => inv_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_64_ins : inv_x2
   port map (
      i   => not_aux1690,
      nq  => inv_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_60_ins : oa2ao222_x2
   port map (
      i0  => inv_x2_64_sig,
      i1  => inv_x2_63_sig,
      i2  => no2_x1_39_sig,
      i3  => no2_x1_38_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_28_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_60_sig,
      i1   => nao22_x1_122_sig,
      i2   => nao2o22_x1_68_sig,
      q    => mx3_x2_28_sig,
      vdd  => vdd,
      vss  => vss
   );

an12_x1_12_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux839,
      q   => an12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => aux742,
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_285_ins : na2_x1
   port map (
      i0  => not_aux917,
      i1  => not_aux212,
      nq  => na2_x1_285_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_286_ins : na2_x1
   port map (
      i0  => not_aux771,
      i1  => not_aux187,
      nq  => na2_x1_286_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_243_ins : noa22_x1
   port map (
      i0  => na2_x1_286_sig,
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_285_sig,
      nq  => noa22_x1_243_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_12_ins : ao2o22_x2
   port map (
      i0  => noa22_x1_243_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux842,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      q   => ao2o22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_287_ins : na2_x1
   port map (
      i0  => not_aux137,
      i1  => not_aux187,
      nq  => na2_x1_287_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_65_ins : inv_x2
   port map (
      i   => aux755,
      nq  => inv_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_99_ins : a2_x2
   port map (
      i0  => not_aux156,
      i1  => not_aux83,
      q   => a2_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_100_ins : a2_x2
   port map (
      i0  => not_aux918,
      i1  => not_aux226,
      q   => a2_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_70_ins : nao2o22_x1
   port map (
      i0  => a2_x2_100_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_99_sig,
      nq  => nao2o22_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_52_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => nao2o22_x1_70_sig,
      i1   => inv_x2_65_sig,
      i2   => na2_x1_287_sig,
      nq   => nmx3_x1_52_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_69_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_52_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => ao2o22_x2_12_sig,
      i3  => mbk_buf_not_aux1649,
      nq  => nao2o22_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_61_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_69_sig,
      i1  => in_rom_input_index(6),
      i2  => no2_x1_40_sig,
      i3  => an12_x1_12_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_68_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux848,
      q   => o2_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_22_ins : on12_x1
   port map (
      i0  => aux851,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_244_ins : noa22_x1
   port map (
      i0  => on12_x1_22_sig,
      i1  => o2_x2_68_sig,
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_244_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_191_ins : oa22_x2
   port map (
      i0  => not_aux97,
      i1  => not_aux122,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_191_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_192_ins : oa22_x2
   port map (
      i0  => not_aux390,
      i1  => not_aux921,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_192_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_245_ins : noa22_x1
   port map (
      i0  => oa22_x2_192_sig,
      i1  => oa22_x2_191_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_245_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_288_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux856,
      nq  => na2_x1_288_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_194_ins : oa22_x2
   port map (
      i0  => not_aux74,
      i1  => not_aux920,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_194_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_195_ins : oa22_x2
   port map (
      i0  => not_aux537,
      i1  => not_aux725,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_195_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_193_ins : oa22_x2
   port map (
      i0  => oa22_x2_195_sig,
      i1  => oa22_x2_194_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_193_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_246_ins : noa22_x1
   port map (
      i0  => oa22_x2_193_sig,
      i1  => na2_x1_288_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_246_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_55_ins : ao22_x2
   port map (
      i0  => noa22_x1_246_sig,
      i1  => noa22_x1_245_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_66_ins : inv_x2
   port map (
      i   => aux863,
      nq  => inv_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_71_ins : nao2o22_x1
   port map (
      i0  => inv_x2_66_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => not_aux866,
      i3  => mbk_buf_not_aux1648,
      nq  => nao2o22_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_62_ins : oa2ao222_x2
   port map (
      i0  => aux1650,
      i1  => nao2o22_x1_71_sig,
      i2  => ao22_x2_55_sig,
      i3  => noa22_x1_244_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_27_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_62_sig,
      i1   => oa2ao222_x2_61_sig,
      i2   => mx3_x2_28_sig,
      q    => mx3_x2_27_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_7_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_27_sig,
      i1   => mx3_x2_25_sig,
      i2   => oa2ao222_x2_56_sig,
      q    => out_data_rom(7),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_289_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux973,
      nq  => na2_x1_289_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_196_ins : oa22_x2
   port map (
      i0  => not_aux240,
      i1  => not_aux629,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_196_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_247_ins : noa22_x1
   port map (
      i0  => oa22_x2_196_sig,
      i1  => na2_x1_289_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_247_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_198_ins : oa22_x2
   port map (
      i0  => not_aux526,
      i1  => not_aux972,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_198_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_82_ins : na3_x1
   port map (
      i0  => not_aux380,
      i1  => not_aux429,
      i2  => not_aux62,
      nq  => na3_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_290_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_82_sig,
      nq  => na2_x1_290_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_197_ins : oa22_x2
   port map (
      i0  => na2_x1_290_sig,
      i1  => oa22_x2_198_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_197_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_249_ins : noa22_x1
   port map (
      i0  => not_aux766,
      i1  => not_aux569,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_249_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_250_ins : noa22_x1
   port map (
      i0  => not_aux46,
      i1  => not_aux188,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_250_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_123_ins : nao22_x1
   port map (
      i0  => noa22_x1_250_sig,
      i1  => noa22_x1_249_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_248_ins : noa22_x1
   port map (
      i0  => nao22_x1_123_sig,
      i1  => oa22_x2_197_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_248_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_56_ins : ao22_x2
   port map (
      i0  => noa22_x1_248_sig,
      i1  => noa22_x1_247_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_83_ins : na3_x1
   port map (
      i0  => not_aux211,
      i1  => not_aux307,
      i2  => not_aux50,
      nq  => na3_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_291_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_83_sig,
      nq  => na2_x1_291_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_22_ins : o3_x2
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => in_rom_neuron_index(0),
      i2  => aux142,
      q   => o3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_251_ins : noa22_x1
   port map (
      i0  => o3_x2_22_sig,
      i1  => na2_x1_291_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_251_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_253_ins : noa22_x1
   port map (
      i0  => not_aux210,
      i1  => not_aux558,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_253_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_45_ins : a3_x2
   port map (
      i0  => not_aux272,
      i1  => not_aux59,
      i2  => not_aux429,
      q   => a3_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_45_sig,
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_124_ins : nao22_x1
   port map (
      i0  => no2_x1_41_sig,
      i1  => noa22_x1_253_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_200_ins : oa22_x2
   port map (
      i0  => not_aux584,
      i1  => not_aux970,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_200_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_201_ins : oa22_x2
   port map (
      i0  => not_aux339,
      i1  => not_aux971,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_201_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_199_ins : oa22_x2
   port map (
      i0  => oa22_x2_201_sig,
      i1  => oa22_x2_200_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_199_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_252_ins : noa22_x1
   port map (
      i0  => oa22_x2_199_sig,
      i1  => nao22_x1_124_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_252_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_57_ins : ao22_x2
   port map (
      i0  => noa22_x1_252_sig,
      i1  => noa22_x1_251_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_292_ins : na2_x1
   port map (
      i0  => not_aux968,
      i1  => not_aux522,
      nq  => na2_x1_292_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_293_ins : na2_x1
   port map (
      i0  => not_aux238,
      i1  => not_aux454,
      nq  => na2_x1_293_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_294_ins : na2_x1
   port map (
      i0  => not_aux377,
      i1  => not_aux307,
      nq  => na2_x1_294_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_7_ins : oa2a22_x2
   port map (
      i0  => not_aux306,
      i1  => aux1691,
      i2  => in_rom_neuron_index(0),
      i3  => na2_x1_294_sig,
      q   => oa2a22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_53_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_7_sig,
      i1   => na2_x1_293_sig,
      i2   => na2_x1_292_sig,
      nq   => nmx3_x1_53_sig,
      vdd  => vdd,
      vss  => vss
   );

mx2_x2_26_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux976,
      i1  => aux1811,
      q   => mx2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_202_ins : oa22_x2
   port map (
      i0  => not_aux622,
      i1  => not_aux970,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_202_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_254_ins : noa22_x1
   port map (
      i0  => oa22_x2_202_sig,
      i1  => not_aux974,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_254_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_255_ins : noa22_x1
   port map (
      i0  => not_aux37,
      i1  => not_aux975,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_255_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_256_ins : noa22_x1
   port map (
      i0  => not_aux187,
      i1  => not_aux142,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_256_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_58_ins : ao22_x2
   port map (
      i0  => noa22_x1_256_sig,
      i1  => noa22_x1_255_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_36_ins : no3_x1
   port map (
      i0  => ao22_x2_58_sig,
      i1  => noa22_x1_254_sig,
      i2  => mx2_x2_26_sig,
      nq  => no3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_72_ins : nao2o22_x1
   port map (
      i0  => no3_x1_36_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_53_sig,
      nq  => nao2o22_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_63_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_72_sig,
      i1  => aux1650,
      i2  => ao22_x2_57_sig,
      i3  => ao22_x2_56_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_69_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux963,
      q   => o2_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_203_ins : oa22_x2
   port map (
      i0  => not_aux80,
      i1  => not_aux916,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_203_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_257_ins : noa22_x1
   port map (
      i0  => oa22_x2_203_sig,
      i1  => o2_x2_69_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_257_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_259_ins : noa22_x1
   port map (
      i0  => not_aux622,
      i1  => not_aux383,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_259_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_37_ins : no3_x1
   port map (
      i0  => aux120,
      i1  => not_aux16,
      i2  => aux71,
      nq  => no3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no3_x1_37_sig,
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_125_ins : nao22_x1
   port map (
      i0  => no2_x1_42_sig,
      i1  => noa22_x1_259_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_70_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux961,
      q   => o2_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_205_ins : oa22_x2
   port map (
      i0  => not_aux617,
      i1  => not_aux962,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_205_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_204_ins : oa22_x2
   port map (
      i0  => oa22_x2_205_sig,
      i1  => o2_x2_70_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_204_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_258_ins : noa22_x1
   port map (
      i0  => oa22_x2_204_sig,
      i1  => nao22_x1_125_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_258_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_295_ins : na2_x1
   port map (
      i0  => not_aux440,
      i1  => not_aux112,
      nq  => na2_x1_295_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_296_ins : na2_x1
   port map (
      i0  => not_aux339,
      i1  => not_aux486,
      nq  => na2_x1_296_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_23_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_296_sig,
      i1  => na2_x1_295_sig,
      nq  => nmx2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_297_ins : na2_x1
   port map (
      i0  => not_aux516,
      i1  => not_aux232,
      nq  => na2_x1_297_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_298_ins : na2_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux112,
      nq  => na2_x1_298_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_101_ins : a2_x2
   port map (
      i0  => not_aux567,
      i1  => not_aux2,
      q   => a2_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_74_ins : nao2o22_x1
   port map (
      i0  => a2_x2_101_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux1692,
      i3  => aux270,
      nq  => nao2o22_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_54_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_74_sig,
      i1   => na2_x1_298_sig,
      i2   => na2_x1_297_sig,
      nq   => nmx3_x1_54_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_73_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_54_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_23_sig,
      nq  => nao2o22_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_64_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_73_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_258_sig,
      i3  => noa22_x1_257_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_84_ins : na3_x1
   port map (
      i0  => not_aux208,
      i1  => in_rom_neuron_index(0),
      i2  => aux48,
      nq  => na3_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_39_ins : no3_x1
   port map (
      i0  => aux50,
      i1  => in_rom_neuron_index(0),
      i2  => aux499,
      nq  => no3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_38_ins : no3_x1
   port map (
      i0  => aux387,
      i1  => no3_x1_39_sig,
      i2  => aux122,
      nq  => no3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_206_ins : oa22_x2
   port map (
      i0  => no3_x1_38_sig,
      i1  => na3_x1_84_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_206_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_261_ins : noa22_x1
   port map (
      i0  => not_aux312,
      i1  => not_aux458,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_261_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_46_ins : a3_x2
   port map (
      i0  => not_aux232,
      i1  => not_aux120,
      i2  => not_aux73,
      q   => a3_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_46_sig,
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_126_ins : nao22_x1
   port map (
      i0  => no2_x1_43_sig,
      i1  => noa22_x1_261_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_260_ins : noa22_x1
   port map (
      i0  => nao22_x1_126_sig,
      i1  => oa22_x2_206_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_260_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_207_ins : oa22_x2
   port map (
      i0  => not_aux156,
      i1  => not_aux455,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_207_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_12_ins : a4_x2
   port map (
      i0  => oa22_x2_207_sig,
      i1  => not_aux966,
      i2  => not_aux118,
      i3  => not_aux465,
      q   => a4_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a4_x2_12_sig,
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_47_ins : a3_x2
   port map (
      i0  => not_aux293,
      i1  => not_aux155,
      i2  => not_in_rom_input_index(1),
      q   => a3_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_102_ins : a2_x2
   port map (
      i0  => not_aux710,
      i1  => not_aux120,
      q   => a2_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_13_ins : ao2o22_x2
   port map (
      i0  => a2_x2_102_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a3_x2_47_sig,
      q   => ao2o22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_299_ins : na2_x1
   port map (
      i0  => not_aux926,
      i1  => not_aux293,
      nq  => na2_x1_299_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_300_ins : na2_x1
   port map (
      i0  => not_aux965,
      i1  => not_aux288,
      nq  => na2_x1_300_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_40_ins : no3_x1
   port map (
      i0  => aux85,
      i1  => in_rom_neuron_index(0),
      i2  => aux372,
      nq  => no3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_85_ins : na3_x1
   port map (
      i0  => not_aux15,
      i1  => in_rom_neuron_index(0),
      i2  => aux964,
      nq  => na3_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_23_ins : on12_x1
   port map (
      i0  => na3_x1_85_sig,
      i1  => no3_x1_40_sig,
      q   => on12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_55_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => on12_x1_23_sig,
      i1   => na2_x1_300_sig,
      i2   => na2_x1_299_sig,
      nq   => nmx3_x1_55_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_75_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_55_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_13_sig,
      nq  => nao2o22_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_65_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_75_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => no2_x1_44_sig,
      i3  => noa22_x1_260_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_86_ins : na3_x1
   port map (
      i0  => not_aux247,
      i1  => not_aux66,
      i2  => not_aux160,
      nq  => na3_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_301_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_86_sig,
      nq  => na2_x1_301_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_209_ins : oa22_x2
   port map (
      i0  => not_aux483,
      i1  => not_aux43,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_209_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_208_ins : oa22_x2
   port map (
      i0  => oa22_x2_209_sig,
      i1  => na2_x1_301_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_208_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_87_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux99,
      nq  => na3_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_211_ins : oa22_x2
   port map (
      i0  => not_aux520,
      i1  => not_aux440,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_211_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_210_ins : oa22_x2
   port map (
      i0  => oa22_x2_211_sig,
      i1  => na3_x1_87_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_210_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_262_ins : noa22_x1
   port map (
      i0  => oa22_x2_210_sig,
      i1  => oa22_x2_208_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_262_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_264_ins : noa22_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux968,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_264_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_265_ins : noa22_x1
   port map (
      i0  => not_aux201,
      i1  => not_aux415,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_265_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_127_ins : nao22_x1
   port map (
      i0  => noa22_x1_265_sig,
      i1  => noa22_x1_264_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_23_ins : o3_x2
   port map (
      i0  => not_aux126,
      i1  => in_rom_neuron_index(0),
      i2  => aux115,
      q   => o3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_213_ins : oa22_x2
   port map (
      i0  => not_aux967,
      i1  => not_aux269,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_213_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_212_ins : oa22_x2
   port map (
      i0  => oa22_x2_213_sig,
      i1  => o3_x2_23_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_212_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_263_ins : noa22_x1
   port map (
      i0  => oa22_x2_212_sig,
      i1  => nao22_x1_127_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_263_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_302_ins : na2_x1
   port map (
      i0  => not_aux496,
      i1  => not_aux470,
      nq  => na2_x1_302_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_303_ins : na2_x1
   port map (
      i0  => not_aux412,
      i1  => not_aux47,
      nq  => na2_x1_303_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_41_ins : no3_x1
   port map (
      i0  => aux38,
      i1  => in_rom_neuron_index(0),
      i2  => aux237,
      nq  => no3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_304_ins : na2_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux547,
      nq  => na2_x1_304_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_214_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_304_sig,
      i2  => no3_x1_41_sig,
      q   => oa22_x2_214_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_56_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_214_sig,
      i1   => na2_x1_303_sig,
      i2   => na2_x1_302_sig,
      nq   => nmx3_x1_56_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_305_ins : na2_x1
   port map (
      i0  => not_aux951,
      i1  => not_aux183,
      nq  => na2_x1_305_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_306_ins : na2_x1
   port map (
      i0  => not_aux656,
      i1  => not_aux481,
      nq  => na2_x1_306_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_103_ins : a2_x2
   port map (
      i0  => not_aux271,
      i1  => not_aux725,
      q   => a2_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_104_ins : a2_x2
   port map (
      i0  => not_aux969,
      i1  => not_aux64,
      q   => a2_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_77_ins : nao2o22_x1
   port map (
      i0  => a2_x2_104_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_103_sig,
      nq  => nao2o22_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_57_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_77_sig,
      i1   => na2_x1_306_sig,
      i2   => na2_x1_305_sig,
      nq   => nmx3_x1_57_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_76_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_57_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_56_sig,
      nq  => nao2o22_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_66_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_76_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_263_sig,
      i3  => noa22_x1_262_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_29_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_66_sig,
      i1   => oa2ao222_x2_65_sig,
      i2   => oa2ao222_x2_64_sig,
      q    => mx3_x2_29_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_67_ins : inv_x2
   port map (
      i   => not_aux266,
      nq  => inv_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_17_ins : noa2ao222_x1
   port map (
      i0  => aux1691,
      i1  => not_aux105,
      i2  => aux942,
      i3  => inv_x2_67_sig,
      i4  => in_rom_neuron_index(0),
      nq  => noa2ao222_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_88_ins : na3_x1
   port map (
      i0  => not_aux939,
      i1  => in_rom_neuron_index(1),
      i2  => aux384,
      nq  => na3_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_215_ins : oa22_x2
   port map (
      i0  => not_aux940,
      i1  => not_aux700,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_215_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_24_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux885,
      q   => o3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_216_ins : oa22_x2
   port map (
      i0  => not_aux451,
      i1  => not_aux941,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_216_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_13_ins : a4_x2
   port map (
      i0  => oa22_x2_216_sig,
      i1  => o3_x2_24_sig,
      i2  => oa22_x2_215_sig,
      i3  => na3_x1_88_sig,
      q   => a4_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_78_ins : nao2o22_x1
   port map (
      i0  => a4_x2_13_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2ao222_x1_17_sig,
      nq  => nao2o22_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_307_ins : na2_x1
   port map (
      i0  => not_aux921,
      i1  => not_aux569,
      nq  => na2_x1_307_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_308_ins : na2_x1
   port map (
      i0  => not_aux250,
      i1  => not_aux62,
      nq  => na2_x1_308_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_24_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_308_sig,
      i1  => na2_x1_307_sig,
      nq  => nmx2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_309_ins : na2_x1
   port map (
      i0  => not_aux938,
      i1  => not_aux257,
      nq  => na2_x1_309_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_310_ins : na2_x1
   port map (
      i0  => not_aux596,
      i1  => not_aux230,
      nq  => na2_x1_310_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_311_ins : na2_x1
   port map (
      i0  => not_aux492,
      i1  => not_aux306,
      nq  => na2_x1_311_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_67_ins : oa2ao222_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_311_sig,
      i2  => not_aux83,
      i3  => aux324,
      i4  => in_rom_neuron_index(0),
      q   => oa2ao222_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_58_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_67_sig,
      i1   => na2_x1_310_sig,
      i2   => na2_x1_309_sig,
      nq   => nmx3_x1_58_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_79_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_58_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_24_sig,
      nq  => nao2o22_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_25_ins : o3_x2
   port map (
      i0  => not_aux76,
      i1  => in_rom_neuron_index(0),
      i2  => aux156,
      q   => o3_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_217_ins : oa22_x2
   port map (
      i0  => not_aux49,
      i1  => not_aux192,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_217_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_266_ins : noa22_x1
   port map (
      i0  => oa22_x2_217_sig,
      i1  => o3_x2_25_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_266_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_219_ins : oa22_x2
   port map (
      i0  => not_aux725,
      i1  => not_aux943,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_219_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_312_ins : na2_x1
   port map (
      i0  => not_aux431,
      i1  => aux1668,
      nq  => na2_x1_312_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_218_ins : oa22_x2
   port map (
      i0  => na2_x1_312_sig,
      i1  => oa22_x2_219_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_218_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_268_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux366,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_268_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_313_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(3),
      i1  => not_aux231,
      nq  => na2_x1_313_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_269_ins : noa22_x1
   port map (
      i0  => na2_x1_313_sig,
      i1  => not_aux944,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_269_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_128_ins : nao22_x1
   port map (
      i0  => noa22_x1_269_sig,
      i1  => noa22_x1_268_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_267_ins : noa22_x1
   port map (
      i0  => nao22_x1_128_sig,
      i1  => oa22_x2_218_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_267_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_314_ins : na2_x1
   port map (
      i0  => not_aux375,
      i1  => not_aux885,
      nq  => na2_x1_314_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_2_ins : noa2a22_x1
   port map (
      i0  => na2_x1_314_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux234,
      i3  => aux1696,
      nq  => noa2a22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_315_ins : na2_x1
   port map (
      i0  => not_aux138,
      i1  => not_aux946,
      nq  => na2_x1_315_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_316_ins : na2_x1
   port map (
      i0  => not_aux921,
      i1  => not_aux259,
      nq  => na2_x1_316_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_69_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux945,
      i2  => aux908,
      i3  => aux253,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_59_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_69_sig,
      i1   => na2_x1_316_sig,
      i2   => na2_x1_315_sig,
      nq   => nmx3_x1_59_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_80_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_59_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2a22_x1_2_sig,
      nq  => nao2o22_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_68_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_80_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_267_sig,
      i3  => noa22_x1_266_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_31_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_68_sig,
      i1   => nao2o22_x1_79_sig,
      i2   => nao2o22_x1_78_sig,
      q    => mx3_x2_31_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_271_ins : noa22_x1
   port map (
      i0  => not_aux84,
      i1  => not_aux594,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_271_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_68_ins : inv_x2
   port map (
      i   => not_aux950,
      nq  => inv_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_129_ins : nao22_x1
   port map (
      i0  => inv_x2_68_sig,
      i1  => noa22_x1_271_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_26_ins : o3_x2
   port map (
      i0  => aux204,
      i1  => in_rom_neuron_index(0),
      i2  => aux107,
      q   => o3_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_221_ins : oa22_x2
   port map (
      i0  => not_aux416,
      i1  => not_aux688,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_221_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_220_ins : oa22_x2
   port map (
      i0  => oa22_x2_221_sig,
      i1  => o3_x2_26_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_220_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_270_ins : noa22_x1
   port map (
      i0  => oa22_x2_220_sig,
      i1  => nao22_x1_129_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_270_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_273_ins : noa22_x1
   port map (
      i0  => not_aux143,
      i1  => not_aux87,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_273_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_317_ins : na2_x1
   port map (
      i0  => not_aux117,
      i1  => aux25,
      nq  => na2_x1_317_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_274_ins : noa22_x1
   port map (
      i0  => na2_x1_317_sig,
      i1  => not_aux942,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_274_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_130_ins : nao22_x1
   port map (
      i0  => noa22_x1_274_sig,
      i1  => noa22_x1_273_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_71_ins : o2_x2
   port map (
      i0  => not_aux1694,
      i1  => aux146,
      q   => o2_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_223_ins : oa22_x2
   port map (
      i0  => not_aux272,
      i1  => not_aux494,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_223_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_222_ins : oa22_x2
   port map (
      i0  => oa22_x2_223_sig,
      i1  => o2_x2_71_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_222_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_272_ins : noa22_x1
   port map (
      i0  => oa22_x2_222_sig,
      i1  => nao22_x1_130_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_272_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_69_ins : inv_x2
   port map (
      i   => not_aux945,
      nq  => inv_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_318_ins : na2_x1
   port map (
      i0  => not_aux495,
      i1  => not_aux475,
      nq  => na2_x1_318_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_11_ins : na4_x1
   port map (
      i0  => not_aux319,
      i1  => not_aux557,
      i2  => not_aux91,
      i3  => not_aux236,
      nq  => na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_60_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_11_sig,
      i1   => na2_x1_318_sig,
      i2   => inv_x2_69_sig,
      nq   => nmx3_x1_60_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_319_ins : na2_x1
   port map (
      i0  => not_aux102,
      i1  => not_aux721,
      nq  => na2_x1_319_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_320_ins : na2_x1
   port map (
      i0  => not_aux351,
      i1  => not_aux572,
      nq  => na2_x1_320_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_89_ins : na3_x1
   port map (
      i0  => not_aux259,
      i1  => not_aux115,
      i2  => aux21,
      nq  => na3_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_8_ins : oa2a22_x2
   port map (
      i0  => na3_x1_89_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux104,
      i3  => aux1695,
      q   => oa2a22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_61_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_8_sig,
      i1   => na2_x1_320_sig,
      i2   => na2_x1_319_sig,
      nq   => nmx3_x1_61_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_81_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_61_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_60_sig,
      nq  => nao2o22_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_70_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_81_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_272_sig,
      i3  => noa22_x1_270_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_224_ins : oa22_x2
   port map (
      i0  => not_aux286,
      i1  => not_aux954,
      i2  => mbk_buf_not_aux1651,
      q   => oa22_x2_224_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_226_ins : oa22_x2
   port map (
      i0  => not_aux195,
      i1  => not_aux343,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_226_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_227_ins : oa22_x2
   port map (
      i0  => not_aux952,
      i1  => not_aux343,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_227_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_225_ins : oa22_x2
   port map (
      i0  => oa22_x2_227_sig,
      i1  => oa22_x2_226_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_225_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_275_ins : noa22_x1
   port map (
      i0  => oa22_x2_225_sig,
      i1  => oa22_x2_224_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_275_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_228_ins : oa22_x2
   port map (
      i0  => not_aux399,
      i1  => not_aux951,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_228_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_229_ins : oa22_x2
   port map (
      i0  => not_aux423,
      i1  => not_aux77,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_229_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_276_ins : noa22_x1
   port map (
      i0  => oa22_x2_229_sig,
      i1  => oa22_x2_228_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_276_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_231_ins : oa22_x2
   port map (
      i0  => not_aux918,
      i1  => not_aux336,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_231_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_72_ins : o2_x2
   port map (
      i0  => not_aux1682,
      i1  => aux942,
      q   => o2_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_230_ins : oa22_x2
   port map (
      i0  => o2_x2_72_sig,
      i1  => oa22_x2_231_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_230_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_278_ins : noa22_x1
   port map (
      i0  => not_aux542,
      i1  => not_aux794,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_278_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_48_ins : a3_x2
   port map (
      i0  => not_aux180,
      i1  => not_aux25,
      i2  => not_aux142,
      q   => a3_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_48_sig,
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_131_ins : nao22_x1
   port map (
      i0  => no2_x1_45_sig,
      i1  => noa22_x1_278_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_277_ins : noa22_x1
   port map (
      i0  => nao22_x1_131_sig,
      i1  => oa22_x2_230_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_277_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_60_ins : ao22_x2
   port map (
      i0  => noa22_x1_277_sig,
      i1  => noa22_x1_276_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_27_ins : o3_x2
   port map (
      i0  => aux46,
      i1  => in_rom_neuron_index(0),
      i2  => aux125,
      q   => o3_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_232_ins : oa22_x2
   port map (
      i0  => not_aux187,
      i1  => not_aux124,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_232_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_279_ins : noa22_x1
   port map (
      i0  => oa22_x2_232_sig,
      i1  => o3_x2_27_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_279_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_90_ins : na3_x1
   port map (
      i0  => not_aux94,
      i1  => in_rom_neuron_index(0),
      i2  => aux153,
      nq  => na3_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_28_ins : o3_x2
   port map (
      i0  => aux881,
      i1  => in_rom_neuron_index(0),
      i2  => aux196,
      q   => o3_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_233_ins : oa22_x2
   port map (
      i0  => o3_x2_28_sig,
      i1  => na3_x1_90_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_233_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_281_ins : noa22_x1
   port map (
      i0  => not_aux326,
      i1  => not_aux944,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_281_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_282_ins : noa22_x1
   port map (
      i0  => not_aux486,
      i1  => not_aux323,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_282_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_132_ins : nao22_x1
   port map (
      i0  => noa22_x1_282_sig,
      i1  => noa22_x1_281_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_280_ins : noa22_x1
   port map (
      i0  => nao22_x1_132_sig,
      i1  => oa22_x2_233_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_280_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_61_ins : ao22_x2
   port map (
      i0  => noa22_x1_280_sig,
      i1  => noa22_x1_279_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_59_ins : ao22_x2
   port map (
      i0  => ao22_x2_61_sig,
      i1  => ao22_x2_60_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_321_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux956,
      nq  => na2_x1_321_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_24_ins : on12_x1
   port map (
      i0  => aux1805,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_234_ins : oa22_x2
   port map (
      i0  => on12_x1_24_sig,
      i1  => na2_x1_321_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_234_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_284_ins : noa22_x1
   port map (
      i0  => not_aux104,
      i1  => not_aux229,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_284_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_285_ins : noa22_x1
   port map (
      i0  => not_aux296,
      i1  => not_aux637,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_285_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_133_ins : nao22_x1
   port map (
      i0  => noa22_x1_285_sig,
      i1  => noa22_x1_284_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_283_ins : noa22_x1
   port map (
      i0  => nao22_x1_133_sig,
      i1  => oa22_x2_234_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_283_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_105_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux496,
      q   => a2_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_134_ins : nao22_x1
   port map (
      i0  => a2_x2_105_sig,
      i1  => aux116,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_235_ins : oa22_x2
   port map (
      i0  => not_aux771,
      i1  => not_aux294,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_235_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_91_ins : na3_x1
   port map (
      i0  => not_aux168,
      i1  => not_aux104,
      i2  => oa22_x2_235_sig,
      nq  => na3_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_70_ins : inv_x2
   port map (
      i   => not_aux377,
      nq  => inv_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_4_ins : noa2a2a23_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => inv_x2_70_sig,
      i2  => aux455,
      i3  => in_rom_neuron_index(0),
      i4  => in_rom_neuron_index(1),
      i5  => na3_x1_91_sig,
      nq  => noa2a2a23_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_286_ins : noa22_x1
   port map (
      i0  => noa2a2a23_x1_4_sig,
      i1  => nao22_x1_134_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_286_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_71_ins : inv_x2
   port map (
      i   => not_aux959,
      nq  => inv_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_236_ins : oa22_x2
   port map (
      i0  => aux1693,
      i1  => not_aux958,
      i2  => inv_x2_71_sig,
      q   => oa22_x2_236_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_72_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_236_sig,
      i1  => aux1656,
      i2  => noa22_x1_286_sig,
      i3  => noa22_x1_283_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_71_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_72_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_59_sig,
      i3  => noa22_x1_275_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_30_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_71_sig,
      i1   => oa2ao222_x2_70_sig,
      i2   => mx3_x2_31_sig,
      q    => mx3_x2_30_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_8_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_30_sig,
      i1   => mx3_x2_29_sig,
      i2   => oa2ao222_x2_63_sig,
      q    => out_data_rom(8),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_322_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1002,
      nq  => na2_x1_322_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_73_ins : o2_x2
   port map (
      i0  => not_aux1698,
      i1  => aux111,
      q   => o2_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_237_ins : oa22_x2
   port map (
      i0  => o2_x2_73_sig,
      i1  => na2_x1_322_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_237_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_288_ins : noa22_x1
   port map (
      i0  => not_aux104,
      i1  => not_aux80,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_288_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_72_ins : inv_x2
   port map (
      i   => aux1003,
      nq  => inv_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_289_ins : noa22_x1
   port map (
      i0  => inv_x2_72_sig,
      i1  => not_aux64,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_289_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_135_ins : nao22_x1
   port map (
      i0  => noa22_x1_289_sig,
      i1  => noa22_x1_288_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_287_ins : noa22_x1
   port map (
      i0  => nao22_x1_135_sig,
      i1  => oa22_x2_237_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_287_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_290_ins : noa22_x1
   port map (
      i0  => aux158,
      i1  => in_rom_neuron_index(0),
      i2  => aux1004,
      nq  => noa22_x1_290_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_106_ins : a2_x2
   port map (
      i0  => not_aux632,
      i1  => not_aux380,
      q   => a2_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_14_ins : ao2o22_x2
   port map (
      i0  => a2_x2_106_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux455,
      q   => ao2o22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_82_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_14_sig,
      i1  => in_rom_neuron_index(1),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_290_sig,
      nq  => nao2o22_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_62_ins : ao22_x2
   port map (
      i0  => nao2o22_x1_82_sig,
      i1  => noa22_x1_287_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_291_ins : noa22_x1
   port map (
      i0  => not_aux208,
      i1  => not_aux608,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_291_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_107_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux298,
      q   => a2_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_42_ins : no3_x1
   port map (
      i0  => a2_x2_107_sig,
      i1  => noa22_x1_291_sig,
      i2  => aux806,
      nq  => no3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => no3_x1_42_sig,
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_239_ins : oa22_x2
   port map (
      i0  => not_aux201,
      i1  => not_aux261,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_239_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_323_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux252,
      nq  => na2_x1_323_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_238_ins : oa22_x2
   port map (
      i0  => na2_x1_323_sig,
      i1  => oa22_x2_239_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_238_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_293_ins : noa22_x1
   port map (
      i0  => not_aux632,
      i1  => not_aux475,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_293_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_294_ins : noa22_x1
   port map (
      i0  => not_aux10,
      i1  => not_aux604,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_294_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_136_ins : nao22_x1
   port map (
      i0  => noa22_x1_294_sig,
      i1  => noa22_x1_293_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_292_ins : noa22_x1
   port map (
      i0  => nao22_x1_136_sig,
      i1  => oa22_x2_238_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_292_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_63_ins : ao22_x2
   port map (
      i0  => noa22_x1_292_sig,
      i1  => no2_x1_46_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_92_ins : na3_x1
   port map (
      i0  => not_aux15,
      i1  => not_aux104,
      i2  => not_aux117,
      nq  => na3_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_324_ins : na2_x1
   port map (
      i0  => not_aux504,
      i1  => not_aux265,
      nq  => na2_x1_324_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_325_ins : na2_x1
   port map (
      i0  => not_aux629,
      i1  => not_aux441,
      nq  => na2_x1_325_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_240_ins : oa22_x2
   port map (
      i0  => na2_x1_325_sig,
      i1  => in_rom_neuron_index(0),
      i2  => aux1697,
      q   => oa22_x2_240_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_62_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_240_sig,
      i1   => na2_x1_324_sig,
      i2   => na3_x1_92_sig,
      nq   => nmx3_x1_62_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_93_ins : na3_x1
   port map (
      i0  => not_aux229,
      i1  => in_rom_neuron_index(0),
      i2  => aux73,
      nq  => na3_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_108_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1005,
      q   => a2_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_295_ins : noa22_x1
   port map (
      i0  => not_aux380,
      i1  => not_aux465,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_295_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_137_ins : nao22_x1
   port map (
      i0  => noa22_x1_295_sig,
      i1  => a2_x2_108_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_74_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux161,
      q   => o2_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_242_ins : oa22_x2
   port map (
      i0  => not_aux620,
      i1  => not_aux78,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_242_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_243_ins : oa22_x2
   port map (
      i0  => not_aux128,
      i1  => not_aux416,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_243_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_241_ins : oa22_x2
   port map (
      i0  => oa22_x2_243_sig,
      i1  => oa22_x2_242_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_241_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_14_ins : a4_x2
   port map (
      i0  => oa22_x2_241_sig,
      i1  => o2_x2_74_sig,
      i2  => nao22_x1_137_sig,
      i3  => na3_x1_93_sig,
      q   => a4_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_83_ins : nao2o22_x1
   port map (
      i0  => a4_x2_14_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_62_sig,
      nq  => nao2o22_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_73_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_83_sig,
      i1  => aux1650,
      i2  => ao22_x2_63_sig,
      i3  => ao22_x2_62_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_244_ins : oa22_x2
   port map (
      i0  => not_aux330,
      i1  => not_aux509,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_244_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_245_ins : oa22_x2
   port map (
      i0  => not_aux339,
      i1  => not_aux451,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_245_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_296_ins : noa22_x1
   port map (
      i0  => oa22_x2_245_sig,
      i1  => oa22_x2_244_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_296_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_298_ins : noa22_x1
   port map (
      i0  => not_aux1000,
      i1  => not_aux346,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_298_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_299_ins : noa22_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux999,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_299_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_138_ins : nao22_x1
   port map (
      i0  => noa22_x1_299_sig,
      i1  => noa22_x1_298_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_247_ins : oa22_x2
   port map (
      i0  => not_aux431,
      i1  => not_aux331,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_247_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_248_ins : oa22_x2
   port map (
      i0  => not_aux65,
      i1  => not_aux998,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_248_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_246_ins : oa22_x2
   port map (
      i0  => oa22_x2_248_sig,
      i1  => oa22_x2_247_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_246_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_297_ins : noa22_x1
   port map (
      i0  => oa22_x2_246_sig,
      i1  => nao22_x1_138_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_297_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_94_ins : na3_x1
   port map (
      i0  => not_aux124,
      i1  => not_aux37,
      i2  => not_aux68,
      nq  => na3_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_326_ins : na2_x1
   port map (
      i0  => not_aux417,
      i1  => not_aux997,
      nq  => na2_x1_326_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_25_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_326_sig,
      i1  => na3_x1_94_sig,
      nq  => nmx2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_327_ins : na2_x1
   port map (
      i0  => not_aux982,
      i1  => not_aux925,
      nq  => na2_x1_327_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_328_ins : na2_x1
   port map (
      i0  => not_aux996,
      i1  => not_aux372,
      nq  => na2_x1_328_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_329_ins : na2_x1
   port map (
      i0  => not_aux152,
      i1  => not_aux373,
      nq  => na2_x1_329_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_330_ins : na2_x1
   port map (
      i0  => not_aux305,
      i1  => not_aux571,
      nq  => na2_x1_330_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_27_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_330_sig,
      i1  => na2_x1_329_sig,
      q   => mx2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_63_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_27_sig,
      i1   => na2_x1_328_sig,
      i2   => na2_x1_327_sig,
      nq   => nmx3_x1_63_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_84_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_63_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_25_sig,
      nq  => nao2o22_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_74_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_84_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_297_sig,
      i3  => noa22_x1_296_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_49_ins : a3_x2
   port map (
      i0  => not_aux771,
      i1  => not_aux115,
      i2  => aux16,
      q   => a3_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_75_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_49_sig,
      q   => o2_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_249_ins : oa22_x2
   port map (
      i0  => not_aux137,
      i1  => not_aux599,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_249_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_300_ins : noa22_x1
   port map (
      i0  => oa22_x2_249_sig,
      i1  => o2_x2_75_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_300_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_109_ins : a2_x2
   port map (
      i0  => not_aux343,
      i1  => not_aux233,
      q   => a2_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_76_ins : o2_x2
   port map (
      i0  => not_aux1699,
      i1  => aux499,
      q   => o2_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_250_ins : oa22_x2
   port map (
      i0  => o2_x2_76_sig,
      i1  => a2_x2_109_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_250_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_43_ins : no3_x1
   port map (
      i0  => aux117,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux92,
      nq  => no3_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_95_ins : na3_x1
   port map (
      i0  => not_aux387,
      i1  => not_aux162,
      i2  => not_aux993,
      nq  => na3_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_139_ins : nao22_x1
   port map (
      i0  => na3_x1_95_sig,
      i1  => no3_x1_43_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_301_ins : noa22_x1
   port map (
      i0  => nao22_x1_139_sig,
      i1  => oa22_x2_250_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_301_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_331_ins : na2_x1
   port map (
      i0  => not_aux411,
      i1  => not_aux658,
      nq  => na2_x1_331_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_332_ins : na2_x1
   port map (
      i0  => not_aux271,
      i1  => not_aux221,
      nq  => na2_x1_332_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_26_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_332_sig,
      i1  => na2_x1_331_sig,
      nq  => nmx2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_333_ins : na2_x1
   port map (
      i0  => not_aux995,
      i1  => not_aux75,
      nq  => na2_x1_333_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_334_ins : na2_x1
   port map (
      i0  => not_aux982,
      i1  => not_aux450,
      nq  => na2_x1_334_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_335_ins : na2_x1
   port map (
      i0  => not_aux446,
      i1  => not_aux37,
      nq  => na2_x1_335_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_7_ins : oa2a2a23_x2
   port map (
      i0  => aux536,
      i1  => aux184,
      i2  => aux994,
      i3  => in_rom_neuron_index(0),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_335_sig,
      q   => oa2a2a23_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_64_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a2a23_x2_7_sig,
      i1   => na2_x1_334_sig,
      i2   => na2_x1_333_sig,
      nq   => nmx3_x1_64_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_85_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_64_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_26_sig,
      nq  => nao2o22_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_75_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_85_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_301_sig,
      i3  => noa22_x1_300_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_252_ins : oa22_x2
   port map (
      i0  => not_aux81,
      i1  => not_aux450,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_252_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_140_ins : nao22_x1
   port map (
      i0  => not_aux328,
      i1  => aux296,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_251_ins : oa22_x2
   port map (
      i0  => nao22_x1_140_sig,
      i1  => oa22_x2_252_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_251_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_303_ins : noa22_x1
   port map (
      i0  => not_aux620,
      i1  => not_aux133,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_303_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_304_ins : noa22_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux975,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_304_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_141_ins : nao22_x1
   port map (
      i0  => noa22_x1_304_sig,
      i1  => noa22_x1_303_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_302_ins : noa22_x1
   port map (
      i0  => nao22_x1_141_sig,
      i1  => oa22_x2_251_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_302_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_306_ins : noa22_x1
   port map (
      i0  => not_aux804,
      i1  => not_aux648,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_306_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux527,
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_142_ins : nao22_x1
   port map (
      i0  => no2_x1_47_sig,
      i1  => noa22_x1_306_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_254_ins : oa22_x2
   port map (
      i0  => not_aux124,
      i1  => not_aux226,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_254_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_255_ins : oa22_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux1001,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_255_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_253_ins : oa22_x2
   port map (
      i0  => oa22_x2_255_sig,
      i1  => oa22_x2_254_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_253_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_305_ins : noa22_x1
   port map (
      i0  => oa22_x2_253_sig,
      i1  => nao22_x1_142_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_305_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_336_ins : na2_x1
   port map (
      i0  => not_aux102,
      i1  => not_aux147,
      nq  => na2_x1_336_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_337_ins : na2_x1
   port map (
      i0  => not_aux269,
      i1  => not_aux658,
      nq  => na2_x1_337_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_96_ins : na3_x1
   port map (
      i0  => not_aux458,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux3,
      nq  => na3_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_110_ins : a2_x2
   port map (
      i0  => not_aux836,
      i1  => not_aux187,
      q   => a2_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_143_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_110_sig,
      i2  => na3_x1_96_sig,
      nq  => nao22_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_65_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_143_sig,
      i1   => na2_x1_337_sig,
      i2   => na2_x1_336_sig,
      nq   => nmx3_x1_65_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_338_ins : na2_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux223,
      nq  => na2_x1_338_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_339_ins : na2_x1
   port map (
      i0  => not_aux466,
      i1  => not_aux465,
      nq  => na2_x1_339_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_340_ins : na2_x1
   port map (
      i0  => not_aux918,
      i1  => not_aux15,
      nq  => na2_x1_340_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_341_ins : na2_x1
   port map (
      i0  => not_aux545,
      i1  => not_aux592,
      nq  => na2_x1_341_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_28_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_341_sig,
      i1  => na2_x1_340_sig,
      q   => mx2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_66_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_28_sig,
      i1   => na2_x1_339_sig,
      i2   => na2_x1_338_sig,
      nq   => nmx3_x1_66_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_86_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_66_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_65_sig,
      nq  => nao2o22_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_76_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_86_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_305_sig,
      i3  => noa22_x1_302_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_32_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_76_sig,
      i1   => oa2ao222_x2_75_sig,
      i2   => oa2ao222_x2_74_sig,
      q    => mx3_x2_32_sig,
      vdd  => vdd,
      vss  => vss
   );

ao22_x2_64_ins : ao22_x2
   port map (
      i0  => aux161,
      i1  => aux462,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_308_ins : noa22_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux271,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_308_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_144_ins : nao22_x1
   port map (
      i0  => noa22_x1_308_sig,
      i1  => ao22_x2_64_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_257_ins : oa22_x2
   port map (
      i0  => not_aux307,
      i1  => not_aux692,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_257_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_258_ins : oa22_x2
   port map (
      i0  => not_aux18,
      i1  => not_aux482,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_258_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_256_ins : oa22_x2
   port map (
      i0  => oa22_x2_258_sig,
      i1  => oa22_x2_257_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_256_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_307_ins : noa22_x1
   port map (
      i0  => oa22_x2_256_sig,
      i1  => nao22_x1_144_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_307_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_97_ins : na3_x1
   port map (
      i0  => not_aux232,
      i1  => not_aux29,
      i2  => not_aux217,
      nq  => na3_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_111_ins : a2_x2
   port map (
      i0  => na3_x1_97_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_342_ins : na2_x1
   port map (
      i0  => not_aux198,
      i1  => not_aux928,
      nq  => na2_x1_342_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_145_ins : nao22_x1
   port map (
      i0  => na2_x1_342_sig,
      i1  => a2_x2_111_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_260_ins : oa22_x2
   port map (
      i0  => not_aux256,
      i1  => not_aux518,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_260_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_98_ins : na3_x1
   port map (
      i0  => not_aux944,
      i1  => in_rom_neuron_index(0),
      i2  => aux53,
      nq  => na3_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_259_ins : oa22_x2
   port map (
      i0  => na3_x1_98_sig,
      i1  => oa22_x2_260_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_259_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_309_ins : noa22_x1
   port map (
      i0  => oa22_x2_259_sig,
      i1  => nao22_x1_145_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_309_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_343_ins : na2_x1
   port map (
      i0  => not_aux42,
      i1  => not_aux210,
      nq  => na2_x1_343_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_344_ins : na2_x1
   port map (
      i0  => not_aux982,
      i1  => not_aux451,
      nq  => na2_x1_344_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_345_ins : na2_x1
   port map (
      i0  => not_aux247,
      i1  => not_aux144,
      nq  => na2_x1_345_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_29_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_345_sig,
      i1  => na2_x1_344_sig,
      q   => mx2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_67_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_29_sig,
      i1   => not_aux983,
      i2   => na2_x1_343_sig,
      nq   => nmx3_x1_67_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_346_ins : na2_x1
   port map (
      i0  => not_aux416,
      i1  => not_aux155,
      nq  => na2_x1_346_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_347_ins : na2_x1
   port map (
      i0  => not_aux33,
      i1  => not_aux323,
      nq  => na2_x1_347_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_261_ins : oa22_x2
   port map (
      i0  => not_aux498,
      i1  => not_aux259,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_261_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_77_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux84,
      q   => o2_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_12_ins : na4_x1
   port map (
      i0  => o2_x2_77_sig,
      i1  => not_aux417,
      i2  => not_aux104,
      i3  => oa22_x2_261_sig,
      nq  => na4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_68_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_12_sig,
      i1   => na2_x1_347_sig,
      i2   => na2_x1_346_sig,
      nq   => nmx3_x1_68_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_87_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_68_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_67_sig,
      nq  => nao2o22_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_77_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_87_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_309_sig,
      i3  => noa22_x1_307_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_348_ins : na2_x1
   port map (
      i0  => not_aux523,
      i1  => not_aux545,
      nq  => na2_x1_348_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_349_ins : na2_x1
   port map (
      i0  => not_aux881,
      i1  => not_aux212,
      nq  => na2_x1_349_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_27_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_349_sig,
      i1  => na2_x1_348_sig,
      nq  => nmx2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_350_ins : na2_x1
   port map (
      i0  => not_aux65,
      i1  => not_aux51,
      nq  => na2_x1_350_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_351_ins : na2_x1
   port map (
      i0  => not_aux449,
      i1  => not_aux622,
      nq  => na2_x1_351_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_112_ins : a2_x2
   port map (
      i0  => not_aux205,
      i1  => not_aux171,
      q   => a2_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_146_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_112_sig,
      i2  => not_aux941,
      nq  => nao22_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_262_ins : oa22_x2
   port map (
      i0  => aux771,
      i1  => in_rom_neuron_index(0),
      i2  => nao22_x1_146_sig,
      q   => oa22_x2_262_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_69_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_262_sig,
      i1   => na2_x1_351_sig,
      i2   => na2_x1_350_sig,
      nq   => nmx3_x1_69_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_88_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_69_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_27_sig,
      nq  => nao2o22_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_78_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux518,
      q   => o2_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_50_ins : a3_x2
   port map (
      i0  => not_aux405,
      i1  => not_aux500,
      i2  => o2_x2_78_sig,
      q   => a3_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_51_ins : a3_x2
   port map (
      i0  => not_aux227,
      i1  => in_rom_neuron_index(0),
      i2  => aux44,
      q   => a3_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_310_ins : noa22_x1
   port map (
      i0  => not_aux537,
      i1  => not_aux110,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_310_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_263_ins : oa22_x2
   port map (
      i0  => not_aux187,
      i1  => not_aux570,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_263_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_264_ins : oa22_x2
   port map (
      i0  => not_aux412,
      i1  => not_aux434,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_264_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_113_ins : a2_x2
   port map (
      i0  => not_aux67,
      i1  => not_aux617,
      q   => a2_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_99_ins : na3_x1
   port map (
      i0  => a2_x2_113_sig,
      i1  => oa22_x2_264_sig,
      i2  => oa22_x2_263_sig,
      nq  => na3_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_18_ins : noa2ao222_x1
   port map (
      i0  => na3_x1_99_sig,
      i1  => in_rom_neuron_index(1),
      i2  => noa22_x1_310_sig,
      i3  => a3_x2_51_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_89_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa2ao222_x1_18_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => a3_x2_50_sig,
      nq  => nao2o22_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_73_ins : inv_x2
   port map (
      i   => aux1700,
      nq  => inv_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_147_ins : nao22_x1
   port map (
      i0  => aux1811,
      i1  => aux410,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_311_ins : noa22_x1
   port map (
      i0  => nao22_x1_147_sig,
      i1  => inv_x2_73_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_311_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_52_ins : a3_x2
   port map (
      i0  => not_aux652,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux219,
      q   => a3_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_313_ins : noa22_x1
   port map (
      i0  => not_aux362,
      i1  => not_aux248,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_313_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_148_ins : nao22_x1
   port map (
      i0  => noa22_x1_313_sig,
      i1  => a3_x2_52_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_114_ins : a2_x2
   port map (
      i0  => not_aux292,
      i1  => not_aux939,
      q   => a2_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_352_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux212,
      nq  => na2_x1_352_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_265_ins : oa22_x2
   port map (
      i0  => na2_x1_352_sig,
      i1  => a2_x2_114_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_265_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_312_ins : noa22_x1
   port map (
      i0  => oa22_x2_265_sig,
      i1  => nao22_x1_148_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_312_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_353_ins : na2_x1
   port map (
      i0  => not_aux978,
      i1  => not_aux240,
      nq  => na2_x1_353_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_354_ins : na2_x1
   port map (
      i0  => not_aux318,
      i1  => not_aux171,
      nq  => na2_x1_354_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_79_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux376,
      q   => o2_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_100_ins : na3_x1
   port map (
      i0  => not_aux333,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(0),
      nq  => na3_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_13_ins : na4_x1
   port map (
      i0  => na3_x1_100_sig,
      i1  => not_aux527,
      i2  => not_aux107,
      i3  => o2_x2_79_sig,
      nq  => na4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_70_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_13_sig,
      i1   => na2_x1_354_sig,
      i2   => na2_x1_353_sig,
      nq   => nmx3_x1_70_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_355_ins : na2_x1
   port map (
      i0  => not_aux576,
      i1  => not_aux980,
      nq  => na2_x1_355_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_19_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_355_sig,
      i2  => aux979,
      i3  => in_rom_input_index(2),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_90_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_19_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_70_sig,
      nq  => nao2o22_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_78_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_90_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_312_sig,
      i3  => noa22_x1_311_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_34_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_78_sig,
      i1   => nao2o22_x1_89_sig,
      i2   => nao2o22_x1_88_sig,
      q    => mx3_x2_34_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_aux382,
      i1  => aux988,
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_25_ins : on12_x1
   port map (
      i0  => no2_x1_48_sig,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_29_ins : o3_x2
   port map (
      i0  => not_aux282,
      i1  => in_rom_neuron_index(1),
      i2  => aux987,
      q   => o3_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_267_ins : oa22_x2
   port map (
      i0  => not_aux702,
      i1  => not_aux72,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_267_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_266_ins : oa22_x2
   port map (
      i0  => oa22_x2_267_sig,
      i1  => o3_x2_29_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_266_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_314_ins : noa22_x1
   port map (
      i0  => oa22_x2_266_sig,
      i1  => on12_x1_25_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_314_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_268_ins : oa22_x2
   port map (
      i0  => not_aux313,
      i1  => not_aux434,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_268_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_269_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux317,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_269_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_315_ins : noa22_x1
   port map (
      i0  => oa22_x2_269_sig,
      i1  => oa22_x2_268_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_315_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_317_ins : noa22_x1
   port map (
      i0  => not_aux699,
      i1  => not_aux921,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_317_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_318_ins : noa22_x1
   port map (
      i0  => not_aux317,
      i1  => not_aux984,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_318_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_149_ins : nao22_x1
   port map (
      i0  => noa22_x1_318_sig,
      i1  => noa22_x1_317_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_271_ins : oa22_x2
   port map (
      i0  => not_aux81,
      i1  => not_aux657,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_271_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_272_ins : oa22_x2
   port map (
      i0  => not_aux47,
      i1  => not_aux415,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_272_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_270_ins : oa22_x2
   port map (
      i0  => oa22_x2_272_sig,
      i1  => oa22_x2_271_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_270_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_316_ins : noa22_x1
   port map (
      i0  => oa22_x2_270_sig,
      i1  => nao22_x1_149_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_316_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_66_ins : ao22_x2
   port map (
      i0  => noa22_x1_316_sig,
      i1  => noa22_x1_315_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_273_ins : oa22_x2
   port map (
      i0  => not_aux249,
      i1  => not_aux552,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_273_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_274_ins : oa22_x2
   port map (
      i0  => not_aux460,
      i1  => not_aux986,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_274_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_319_ins : noa22_x1
   port map (
      i0  => oa22_x2_274_sig,
      i1  => oa22_x2_273_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_319_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_321_ins : noa22_x1
   port map (
      i0  => not_aux520,
      i1  => not_aux546,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_321_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux985,
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_150_ins : nao22_x1
   port map (
      i0  => no2_x1_49_sig,
      i1  => noa22_x1_321_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_276_ins : oa22_x2
   port map (
      i0  => not_aux885,
      i1  => not_aux58,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_276_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_277_ins : oa22_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux276,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_277_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_275_ins : oa22_x2
   port map (
      i0  => oa22_x2_277_sig,
      i1  => oa22_x2_276_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_275_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_320_ins : noa22_x1
   port map (
      i0  => oa22_x2_275_sig,
      i1  => nao22_x1_150_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_320_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_67_ins : ao22_x2
   port map (
      i0  => noa22_x1_320_sig,
      i1  => noa22_x1_319_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_65_ins : ao22_x2
   port map (
      i0  => ao22_x2_67_sig,
      i1  => ao22_x2_66_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_115_ins : a2_x2
   port map (
      i0  => not_aux989,
      i1  => not_aux195,
      q   => a2_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_151_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a2_x2_115_sig,
      i2  => not_aux991,
      nq  => nao22_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_116_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux990,
      q   => a2_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_356_ins : na2_x1
   port map (
      i0  => not_aux329,
      i1  => not_aux90,
      nq  => na2_x1_356_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_357_ins : na2_x1
   port map (
      i0  => not_aux556,
      i1  => not_aux318,
      nq  => na2_x1_357_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_358_ins : na2_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux120,
      nq  => na2_x1_358_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_9_ins : oa2a22_x2
   port map (
      i0  => aux1671,
      i1  => not_aux120,
      i2  => in_rom_neuron_index(0),
      i3  => na2_x1_358_sig,
      q   => oa2a22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_71_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_9_sig,
      i1   => na2_x1_357_sig,
      i2   => na2_x1_356_sig,
      nq   => nmx3_x1_71_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_359_ins : na2_x1
   port map (
      i0  => not_aux513,
      i1  => not_aux483,
      nq  => na2_x1_359_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_360_ins : na2_x1
   port map (
      i0  => not_aux431,
      i1  => not_aux166,
      nq  => na2_x1_360_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_101_ins : na3_x1
   port map (
      i0  => not_aux362,
      i1  => not_aux637,
      i2  => not_aux760,
      nq  => na3_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_72_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_101_sig,
      i1   => na2_x1_360_sig,
      i2   => na2_x1_359_sig,
      nq   => nmx3_x1_72_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_91_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_72_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_71_sig,
      nq  => nao2o22_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_80_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_91_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a2_x2_116_sig,
      i3  => nao22_x1_151_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_79_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_80_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_65_sig,
      i3  => noa22_x1_314_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_33_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_79_sig,
      i1   => mx3_x2_34_sig,
      i2   => oa2ao222_x2_77_sig,
      q    => mx3_x2_33_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_9_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_33_sig,
      i1   => mx3_x2_32_sig,
      i2   => oa2ao222_x2_73_sig,
      q    => out_data_rom(9),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_361_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1010,
      nq  => na2_x1_361_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_278_ins : oa22_x2
   port map (
      i0  => not_aux328,
      i1  => not_aux223,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_278_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_322_ins : noa22_x1
   port map (
      i0  => oa22_x2_278_sig,
      i1  => na2_x1_361_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_322_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_324_ins : noa22_x1
   port map (
      i0  => not_aux410,
      i1  => not_aux1009,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_324_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_325_ins : noa22_x1
   port map (
      i0  => not_aux946,
      i1  => not_aux288,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_325_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_152_ins : nao22_x1
   port map (
      i0  => noa22_x1_325_sig,
      i1  => noa22_x1_324_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_280_ins : oa22_x2
   port map (
      i0  => not_aux721,
      i1  => not_aux562,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_280_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_281_ins : oa22_x2
   port map (
      i0  => not_aux39,
      i1  => not_aux1008,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_281_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_279_ins : oa22_x2
   port map (
      i0  => oa22_x2_281_sig,
      i1  => oa22_x2_280_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_279_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_323_ins : noa22_x1
   port map (
      i0  => oa22_x2_279_sig,
      i1  => nao22_x1_152_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_323_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_326_ins : noa22_x1
   port map (
      i0  => aux1706,
      i1  => not_aux617,
      i2  => aux421,
      nq  => noa22_x1_326_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_362_ins : na2_x1
   port map (
      i0  => not_aux880,
      i1  => not_aux319,
      nq  => na2_x1_362_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_363_ins : na2_x1
   port map (
      i0  => not_aux298,
      i1  => not_aux919,
      nq  => na2_x1_363_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_117_ins : a2_x2
   port map (
      i0  => not_aux934,
      i1  => not_aux437,
      q   => a2_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_74_ins : inv_x2
   port map (
      i   => aux1707,
      nq  => inv_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_93_ins : nao2o22_x1
   port map (
      i0  => inv_x2_74_sig,
      i1  => not_aux536,
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_117_sig,
      nq  => nao2o22_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_73_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_93_sig,
      i1   => na2_x1_363_sig,
      i2   => na2_x1_362_sig,
      nq   => nmx3_x1_73_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_92_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_73_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_326_sig,
      nq  => nao2o22_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_81_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_92_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_323_sig,
      i3  => noa22_x1_322_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_30_ins : o3_x2
   port map (
      i0  => aux229,
      i1  => in_rom_neuron_index(0),
      i2  => aux92,
      q   => o3_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_102_ins : na3_x1
   port map (
      i0  => not_aux953,
      i1  => not_aux164,
      i2  => aux21,
      nq  => na3_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_364_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_102_sig,
      nq  => na2_x1_364_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_327_ins : noa22_x1
   port map (
      i0  => na2_x1_364_sig,
      i1  => o3_x2_30_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_327_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_365_ins : na2_x1
   port map (
      i0  => not_aux2,
      i1  => not_aux164,
      nq  => na2_x1_365_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_28_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_365_sig,
      i1  => aux1007,
      nq  => nmx2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_15_ins : ao2o22_x2
   port map (
      i0  => not_aux522,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(1),
      i3  => nmx2_x1_28_sig,
      q   => ao2o22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_103_ins : na3_x1
   port map (
      i0  => not_aux764,
      i1  => in_rom_neuron_index(1),
      i2  => aux38,
      nq  => na3_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_328_ins : noa22_x1
   port map (
      i0  => na3_x1_103_sig,
      i1  => ao2o22_x2_15_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_328_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_366_ins : na2_x1
   port map (
      i0  => not_aux10,
      i1  => mbk_buf_not_aux125,
      nq  => na2_x1_366_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_104_ins : na3_x1
   port map (
      i0  => not_aux97,
      i1  => not_aux13,
      i2  => not_aux111,
      nq  => na3_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_367_ins : na2_x1
   port map (
      i0  => not_aux523,
      i1  => not_aux551,
      nq  => na2_x1_367_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_368_ins : na2_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux470,
      nq  => na2_x1_368_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_30_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_368_sig,
      i1  => na2_x1_367_sig,
      q   => mx2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_74_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_30_sig,
      i1   => na3_x1_104_sig,
      i2   => na2_x1_366_sig,
      nq   => nmx3_x1_74_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_44_ins : no3_x1
   port map (
      i0  => aux501,
      i1  => not_aux536,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_369_ins : na2_x1
   port map (
      i0  => not_aux566,
      i1  => not_aux351,
      nq  => na2_x1_369_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_329_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_369_sig,
      i2  => no3_x1_44_sig,
      nq  => noa22_x1_329_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_94_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_329_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_74_sig,
      nq  => nao2o22_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_82_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_94_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_328_sig,
      i3  => noa22_x1_327_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_370_ins : na2_x1
   port map (
      i0  => not_aux953,
      i1  => not_aux190,
      nq  => na2_x1_370_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_75_ins : inv_x2
   port map (
      i   => not_aux681,
      nq  => inv_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_282_ins : oa22_x2
   port map (
      i0  => aux1704,
      i1  => not_aux766,
      i2  => inv_x2_75_sig,
      q   => oa22_x2_282_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_5_ins : noa2a2a23_x1
   port map (
      i0  => not_aux1703,
      i1  => not_aux296,
      i2  => oa22_x2_282_sig,
      i3  => in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_370_sig,
      nq  => noa2a2a23_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_80_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1015,
      q   => o2_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_105_ins : na3_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux128,
      i2  => aux16,
      nq  => na3_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_26_ins : on12_x1
   port map (
      i0  => na3_x1_105_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      q   => on12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_283_ins : oa22_x2
   port map (
      i0  => on12_x1_26_sig,
      i1  => o2_x2_80_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_283_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_330_ins : noa22_x1
   port map (
      i0  => oa22_x2_283_sig,
      i1  => noa2a2a23_x1_5_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_330_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_285_ins : oa22_x2
   port map (
      i0  => not_aux112,
      i1  => not_aux607,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_285_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_286_ins : oa22_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux59,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_286_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_284_ins : oa22_x2
   port map (
      i0  => oa22_x2_286_sig,
      i1  => oa22_x2_285_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_284_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_81_ins : o2_x2
   port map (
      i0  => not_aux1705,
      i1  => aux1013,
      q   => o2_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_288_ins : oa22_x2
   port map (
      i0  => not_aux1014,
      i1  => not_aux626,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_288_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_287_ins : oa22_x2
   port map (
      i0  => oa22_x2_288_sig,
      i1  => o2_x2_81_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_287_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_331_ins : noa22_x1
   port map (
      i0  => oa22_x2_287_sig,
      i1  => oa22_x2_284_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_331_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_371_ins : na2_x1
   port map (
      i0  => not_aux1011,
      i1  => not_aux96,
      nq  => na2_x1_371_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_372_ins : na2_x1
   port map (
      i0  => not_aux435,
      i1  => not_aux47,
      nq  => na2_x1_372_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_373_ins : na2_x1
   port map (
      i0  => not_aux331,
      i1  => not_aux997,
      nq  => na2_x1_373_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_31_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_373_sig,
      i1  => na2_x1_372_sig,
      q   => mx2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_75_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_31_sig,
      i1   => aux161,
      i2   => na2_x1_371_sig,
      nq   => nmx3_x1_75_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_374_ins : na2_x1
   port map (
      i0  => not_aux220,
      i1  => not_aux18,
      nq  => na2_x1_374_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_375_ins : na2_x1
   port map (
      i0  => not_aux382,
      i1  => not_aux180,
      nq  => na2_x1_375_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_118_ins : a2_x2
   port map (
      i0  => not_aux1012,
      i1  => not_aux567,
      q   => a2_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_119_ins : a2_x2
   port map (
      i0  => not_aux242,
      i1  => not_aux563,
      q   => a2_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_96_ins : nao2o22_x1
   port map (
      i0  => a2_x2_119_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_118_sig,
      nq  => nao2o22_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_76_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_96_sig,
      i1   => na2_x1_375_sig,
      i2   => na2_x1_374_sig,
      nq   => nmx3_x1_76_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_95_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_76_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_75_sig,
      nq  => nao2o22_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_83_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_95_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_331_sig,
      i3  => noa22_x1_330_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_35_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_83_sig,
      i1   => oa2ao222_x2_82_sig,
      i2   => oa2ao222_x2_81_sig,
      q    => mx3_x2_35_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_376_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1022,
      nq  => na2_x1_376_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_83_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1018,
      q   => o2_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_53_ins : a3_x2
   port map (
      i0  => not_aux1020,
      i1  => not_aux1019,
      i2  => o2_x2_83_sig,
      q   => a3_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_82_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => a3_x2_53_sig,
      q   => o2_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_332_ins : noa22_x1
   port map (
      i0  => o2_x2_82_sig,
      i1  => na2_x1_376_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_332_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_289_ins : oa22_x2
   port map (
      i0  => not_aux400,
      i1  => not_aux698,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_289_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_290_ins : oa22_x2
   port map (
      i0  => not_aux571,
      i1  => not_aux877,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_290_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_333_ins : noa22_x1
   port map (
      i0  => oa22_x2_290_sig,
      i1  => oa22_x2_289_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_333_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_335_ins : noa22_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux502,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_335_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_336_ins : noa22_x1
   port map (
      i0  => not_aux804,
      i1  => not_aux1016,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_336_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_153_ins : nao22_x1
   port map (
      i0  => noa22_x1_336_sig,
      i1  => noa22_x1_335_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_292_ins : oa22_x2
   port map (
      i0  => not_aux5,
      i1  => not_aux267,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_292_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_293_ins : oa22_x2
   port map (
      i0  => not_aux967,
      i1  => not_aux700,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_293_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_291_ins : oa22_x2
   port map (
      i0  => oa22_x2_293_sig,
      i1  => oa22_x2_292_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_291_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_334_ins : noa22_x1
   port map (
      i0  => oa22_x2_291_sig,
      i1  => nao22_x1_153_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_334_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_69_ins : ao22_x2
   port map (
      i0  => noa22_x1_334_sig,
      i1  => noa22_x1_333_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_294_ins : oa22_x2
   port map (
      i0  => not_aux637,
      i1  => not_aux31,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_294_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_295_ins : oa22_x2
   port map (
      i0  => not_aux190,
      i1  => not_aux537,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_295_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_337_ins : noa22_x1
   port map (
      i0  => oa22_x2_295_sig,
      i1  => oa22_x2_294_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_337_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_45_ins : no3_x1
   port map (
      i0  => aux125,
      i1  => in_rom_neuron_index(0),
      i2  => aux79,
      nq  => no3_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_13_ins : an12_x1
   port map (
      i0  => aux1017,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_154_ins : nao22_x1
   port map (
      i0  => an12_x1_13_sig,
      i1  => no3_x1_45_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_297_ins : oa22_x2
   port map (
      i0  => not_aux217,
      i1  => not_aux435,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_297_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_298_ins : oa22_x2
   port map (
      i0  => not_aux572,
      i1  => not_aux767,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_298_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_296_ins : oa22_x2
   port map (
      i0  => oa22_x2_298_sig,
      i1  => oa22_x2_297_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_296_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_338_ins : noa22_x1
   port map (
      i0  => oa22_x2_296_sig,
      i1  => nao22_x1_154_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_338_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_70_ins : ao22_x2
   port map (
      i0  => noa22_x1_338_sig,
      i1  => noa22_x1_337_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_68_ins : ao22_x2
   port map (
      i0  => ao22_x2_70_sig,
      i1  => ao22_x2_69_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_300_ins : oa22_x2
   port map (
      i0  => aux699,
      i1  => in_rom_neuron_index(0),
      i2  => aux343,
      q   => oa22_x2_300_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_299_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => oa22_x2_300_sig,
      i2  => aux1024,
      q   => oa22_x2_299_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_120_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux286,
      q   => a2_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_76_ins : inv_x2
   port map (
      i   => not_aux1812,
      nq  => inv_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_377_ins : na2_x1
   port map (
      i0  => not_aux794,
      i1  => not_aux183,
      nq  => na2_x1_377_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_121_ins : a2_x2
   port map (
      i0  => not_aux87,
      i1  => not_aux794,
      q   => a2_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_98_ins : nao2o22_x1
   port map (
      i0  => aux329,
      i1  => not_aux1682,
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_121_sig,
      nq  => nao2o22_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_77_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_98_sig,
      i1   => na2_x1_377_sig,
      i2   => inv_x2_76_sig,
      nq   => nmx3_x1_77_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_106_ins : na3_x1
   port map (
      i0  => not_aux146,
      i1  => not_aux37,
      i2  => not_in_rom_input_index(0),
      nq  => na3_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_122_ins : a2_x2
   port map (
      i0  => not_aux921,
      i1  => not_aux424,
      q   => a2_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_123_ins : a2_x2
   port map (
      i0  => not_aux544,
      i1  => not_aux481,
      q   => a2_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_99_ins : nao2o22_x1
   port map (
      i0  => a2_x2_123_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_122_sig,
      nq  => nao2o22_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_78_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_99_sig,
      i1   => na3_x1_106_sig,
      i2   => aux994,
      nq   => nmx3_x1_78_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_97_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_78_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_77_sig,
      nq  => nao2o22_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_85_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_97_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a2_x2_120_sig,
      i3  => oa22_x2_299_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_84_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_85_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_68_sig,
      i3  => noa22_x1_332_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_340_ins : noa22_x1
   port map (
      i0  => not_aux944,
      i1  => not_aux562,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_340_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_341_ins : noa22_x1
   port map (
      i0  => not_aux606,
      i1  => not_aux472,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_341_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_155_ins : nao22_x1
   port map (
      i0  => noa22_x1_341_sig,
      i1  => noa22_x1_340_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_302_ins : oa22_x2
   port map (
      i0  => not_aux563,
      i1  => not_aux362,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_302_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_303_ins : oa22_x2
   port map (
      i0  => not_aux497,
      i1  => not_aux2,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_303_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_301_ins : oa22_x2
   port map (
      i0  => oa22_x2_303_sig,
      i1  => oa22_x2_302_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_301_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_339_ins : noa22_x1
   port map (
      i0  => oa22_x2_301_sig,
      i1  => nao22_x1_155_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_339_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_378_ins : na2_x1
   port map (
      i0  => not_aux134,
      i1  => not_aux319,
      nq  => na2_x1_378_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_343_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_378_sig,
      i2  => aux358,
      nq  => noa22_x1_343_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_16_ins : ao2o22_x2
   port map (
      i0  => not_aux432,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(1),
      i3  => noa22_x1_343_sig,
      q   => ao2o22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_304_ins : oa22_x2
   port map (
      i0  => not_aux144,
      i1  => not_aux78,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_304_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_305_ins : oa22_x2
   port map (
      i0  => not_aux142,
      i1  => not_aux303,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_305_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_107_ins : na3_x1
   port map (
      i0  => not_aux186,
      i1  => oa22_x2_305_sig,
      i2  => oa22_x2_304_sig,
      nq  => na3_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_379_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_107_sig,
      nq  => na2_x1_379_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_342_ins : noa22_x1
   port map (
      i0  => na2_x1_379_sig,
      i1  => ao2o22_x2_16_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_342_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_380_ins : na2_x1
   port map (
      i0  => not_aux287,
      i1  => not_aux506,
      nq  => na2_x1_380_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_381_ins : na2_x1
   port map (
      i0  => not_aux281,
      i1  => not_aux183,
      nq  => na2_x1_381_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_124_ins : a2_x2
   port map (
      i0  => not_aux1009,
      i1  => not_aux728,
      q   => a2_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_156_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_124_sig,
      i2  => not_aux950,
      nq  => nao22_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_79_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_156_sig,
      i1   => na2_x1_381_sig,
      i2   => na2_x1_380_sig,
      nq   => nmx3_x1_79_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_382_ins : na2_x1
   port map (
      i0  => not_aux689,
      i1  => not_aux25,
      nq  => na2_x1_382_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_383_ins : na2_x1
   port map (
      i0  => not_aux972,
      i1  => not_aux142,
      nq  => na2_x1_383_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_306_ins : oa22_x2
   port map (
      i0  => not_aux104,
      i1  => not_aux189,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_306_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_31_ins : o3_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux279,
      q   => o3_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_14_ins : na4_x1
   port map (
      i0  => o3_x2_31_sig,
      i1  => not_aux97,
      i2  => not_aux164,
      i3  => oa22_x2_306_sig,
      nq  => na4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_80_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_14_sig,
      i1   => na2_x1_383_sig,
      i2   => na2_x1_382_sig,
      nq   => nmx3_x1_80_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_100_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_80_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_79_sig,
      nq  => nao2o22_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_86_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_100_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_342_sig,
      i3  => noa22_x1_339_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_384_ins : na2_x1
   port map (
      i0  => not_aux444,
      i1  => not_aux920,
      nq  => na2_x1_384_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_385_ins : na2_x1
   port map (
      i0  => not_aux159,
      i1  => not_aux270,
      nq  => na2_x1_385_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_29_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_385_sig,
      i1  => na2_x1_384_sig,
      nq  => nmx2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_125_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1030,
      q   => a2_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_27_ins : on12_x1
   port map (
      i0  => not_aux1029,
      i1  => aux682,
      q   => on12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_77_ins : inv_x2
   port map (
      i   => aux1028,
      nq  => inv_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_126_ins : a2_x2
   port map (
      i0  => not_aux430,
      i1  => not_aux766,
      q   => a2_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_157_ins : nao22_x1
   port map (
      i0  => a2_x2_126_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => inv_x2_77_sig,
      nq  => nao22_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_20_ins : noa2ao222_x1
   port map (
      i0  => nao22_x1_157_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => on12_x1_27_sig,
      i3  => a2_x2_125_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_101_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_20_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_29_sig,
      nq  => nao2o22_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_386_ins : na2_x1
   port map (
      i0  => not_aux67,
      i1  => not_aux1025,
      nq  => na2_x1_386_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_387_ins : na2_x1
   port map (
      i0  => not_aux951,
      i1  => not_aux380,
      nq  => na2_x1_387_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_46_ins : no3_x1
   port map (
      i0  => aux29,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux314,
      nq  => no3_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_307_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux596,
      i2  => no3_x1_46_sig,
      q   => oa22_x2_307_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_81_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_307_sig,
      i1   => na2_x1_387_sig,
      i2   => na2_x1_386_sig,
      nq   => nmx3_x1_81_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_388_ins : na2_x1
   port map (
      i0  => not_aux1026,
      i1  => not_aux658,
      nq  => na2_x1_388_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_3_ins : noa2a22_x1
   port map (
      i0  => na2_x1_388_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux547,
      i3  => aux1702,
      nq  => noa2a22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_102_ins : nao2o22_x1
   port map (
      i0  => noa2a22_x1_3_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => nmx3_x1_81_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_389_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1033,
      nq  => na2_x1_389_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_32_ins : o3_x2
   port map (
      i0  => aux13,
      i1  => in_rom_neuron_index(0),
      i2  => aux217,
      q   => o3_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_344_ins : noa22_x1
   port map (
      i0  => o3_x2_32_sig,
      i1  => na2_x1_389_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_344_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_127_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1032,
      q   => a2_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_346_ins : noa22_x1
   port map (
      i0  => not_aux210,
      i1  => not_aux425,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_346_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_158_ins : nao22_x1
   port map (
      i0  => noa22_x1_346_sig,
      i1  => a2_x2_127_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_309_ins : oa22_x2
   port map (
      i0  => not_aux20,
      i1  => not_aux387,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_309_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_310_ins : oa22_x2
   port map (
      i0  => not_aux1031,
      i1  => not_aux944,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_310_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_308_ins : oa22_x2
   port map (
      i0  => oa22_x2_310_sig,
      i1  => oa22_x2_309_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_308_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_345_ins : noa22_x1
   port map (
      i0  => oa22_x2_308_sig,
      i1  => nao22_x1_158_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_345_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_390_ins : na2_x1
   port map (
      i0  => not_aux362,
      i1  => not_aux115,
      nq  => na2_x1_390_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_391_ins : na2_x1
   port map (
      i0  => not_aux675,
      i1  => not_aux210,
      nq  => na2_x1_391_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_392_ins : na2_x1
   port map (
      i0  => not_aux1034,
      i1  => not_aux411,
      nq  => na2_x1_392_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_393_ins : na2_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux382,
      nq  => na2_x1_393_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_32_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_393_sig,
      i1  => na2_x1_392_sig,
      q   => mx2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_82_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_32_sig,
      i1   => na2_x1_391_sig,
      i2   => na2_x1_390_sig,
      nq   => nmx3_x1_82_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_394_ins : na2_x1
   port map (
      i0  => not_aux696,
      i1  => not_aux390,
      nq  => na2_x1_394_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_21_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_394_sig,
      i2  => aux1804,
      i3  => aux410,
      i4  => in_rom_neuron_index(0),
      nq  => noa2ao222_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_103_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_21_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_82_sig,
      nq  => nao2o22_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_87_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_103_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_345_sig,
      i3  => noa22_x1_344_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_37_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_87_sig,
      i1   => nao2o22_x1_102_sig,
      i2   => nao2o22_x1_101_sig,
      q    => mx3_x2_37_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_54_ins : a3_x2
   port map (
      i0  => not_aux318,
      i1  => not_aux96,
      i2  => not_aux120,
      q   => a3_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_84_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_54_sig,
      q   => o2_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_311_ins : oa22_x2
   port map (
      i0  => aux0,
      i1  => not_aux88,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_311_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_347_ins : noa22_x1
   port map (
      i0  => oa22_x2_311_sig,
      i1  => o2_x2_84_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_347_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_395_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1035,
      nq  => na2_x1_395_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_313_ins : oa22_x2
   port map (
      i0  => not_aux201,
      i1  => not_aux609,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_313_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_312_ins : oa22_x2
   port map (
      i0  => oa22_x2_313_sig,
      i1  => na2_x1_395_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_312_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_349_ins : noa22_x1
   port map (
      i0  => not_aux220,
      i1  => not_aux554,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_349_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_14_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1032,
      q   => an12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_159_ins : nao22_x1
   port map (
      i0  => an12_x1_14_sig,
      i1  => noa22_x1_349_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_348_ins : noa22_x1
   port map (
      i0  => nao22_x1_159_sig,
      i1  => oa22_x2_312_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_348_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_71_ins : ao22_x2
   port map (
      i0  => noa22_x1_348_sig,
      i1  => noa22_x1_347_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_314_ins : oa22_x2
   port map (
      i0  => not_aux250,
      i1  => not_aux70,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_314_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_315_ins : oa22_x2
   port map (
      i0  => not_aux267,
      i1  => not_aux960,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_315_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_350_ins : noa22_x1
   port map (
      i0  => oa22_x2_315_sig,
      i1  => oa22_x2_314_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_350_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_352_ins : noa22_x1
   port map (
      i0  => not_aux483,
      i1  => not_aux644,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_352_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_aux1692,
      i1  => aux104,
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_160_ins : nao22_x1
   port map (
      i0  => no2_x1_50_sig,
      i1  => noa22_x1_352_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_317_ins : oa22_x2
   port map (
      i0  => not_aux412,
      i1  => not_aux154,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_317_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_318_ins : oa22_x2
   port map (
      i0  => not_aux551,
      i1  => not_aux41,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_318_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_316_ins : oa22_x2
   port map (
      i0  => oa22_x2_318_sig,
      i1  => oa22_x2_317_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_316_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_351_ins : noa22_x1
   port map (
      i0  => oa22_x2_316_sig,
      i1  => nao22_x1_160_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_351_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_72_ins : ao22_x2
   port map (
      i0  => noa22_x1_351_sig,
      i1  => noa22_x1_350_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_396_ins : na2_x1
   port map (
      i0  => not_aux670,
      i1  => not_aux122,
      nq  => na2_x1_396_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_397_ins : na2_x1
   port map (
      i0  => not_aux675,
      i1  => not_aux383,
      nq  => na2_x1_397_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_398_ins : na2_x1
   port map (
      i0  => not_aux740,
      i1  => not_aux42,
      nq  => na2_x1_398_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_319_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_398_sig,
      i2  => aux1037,
      q   => oa22_x2_319_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_83_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_319_sig,
      i1   => na2_x1_397_sig,
      i2   => na2_x1_396_sig,
      nq   => nmx3_x1_83_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_399_ins : na2_x1
   port map (
      i0  => not_aux416,
      i1  => not_aux294,
      nq  => na2_x1_399_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_128_ins : a2_x2
   port map (
      i0  => not_aux323,
      i1  => not_aux171,
      q   => a2_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_28_ins : on12_x1
   port map (
      i0  => a2_x2_128_sig,
      i1  => not_aux53,
      q   => on12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_129_ins : a2_x2
   port map (
      i0  => not_aux171,
      i1  => not_aux208,
      q   => a2_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_105_ins : nao2o22_x1
   port map (
      i0  => aux1701,
      i1  => aux105,
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_129_sig,
      nq  => nao2o22_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_84_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_105_sig,
      i1   => on12_x1_28_sig,
      i2   => na2_x1_399_sig,
      nq   => nmx3_x1_84_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_104_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_84_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_83_sig,
      nq  => nao2o22_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_88_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_104_sig,
      i1  => aux1650,
      i2  => ao22_x2_72_sig,
      i3  => ao22_x2_71_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_36_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_88_sig,
      i1   => mx3_x2_37_sig,
      i2   => oa2ao222_x2_86_sig,
      q    => mx3_x2_36_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_10_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_36_sig,
      i1   => oa2ao222_x2_84_sig,
      i2   => mx3_x2_35_sig,
      q    => out_data_rom(10),
      vdd  => vdd,
      vss  => vss
   );

o2_x2_85_ins : o2_x2
   port map (
      i0  => not_aux1662,
      i1  => not_aux279,
      q   => o2_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_320_ins : oa22_x2
   port map (
      i0  => not_aux620,
      i1  => not_aux152,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_320_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_353_ins : noa22_x1
   port map (
      i0  => oa22_x2_320_sig,
      i1  => o2_x2_85_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_353_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_15_ins : na4_x1
   port map (
      i0  => not_aux454,
      i1  => not_aux1065,
      i2  => not_aux1067,
      i3  => not_aux166,
      nq  => na4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_400_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_15_sig,
      nq  => na2_x1_400_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_355_ins : noa22_x1
   port map (
      i0  => not_aux299,
      i1  => not_aux548,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_355_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_55_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => not_aux199,
      i2  => not_aux115,
      q   => a3_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_55_sig,
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_161_ins : nao22_x1
   port map (
      i0  => no2_x1_51_sig,
      i1  => noa22_x1_355_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_354_ins : noa22_x1
   port map (
      i0  => nao22_x1_161_sig,
      i1  => na2_x1_400_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_354_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_73_ins : ao22_x2
   port map (
      i0  => noa22_x1_354_sig,
      i1  => noa22_x1_353_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_321_ins : oa22_x2
   port map (
      i0  => not_aux212,
      i1  => not_aux364,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_321_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_322_ins : oa22_x2
   port map (
      i0  => not_aux186,
      i1  => not_aux777,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_322_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_356_ins : noa22_x1
   port map (
      i0  => oa22_x2_322_sig,
      i1  => oa22_x2_321_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_356_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_47_ins : no3_x1
   port map (
      i0  => aux112,
      i1  => in_rom_neuron_index(0),
      i2  => aux541,
      nq  => no3_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_130_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux149,
      q   => a2_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_162_ins : nao22_x1
   port map (
      i0  => a2_x2_130_sig,
      i1  => no3_x1_47_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_33_ins : o3_x2
   port map (
      i0  => not_aux35,
      i1  => in_rom_neuron_index(0),
      i2  => aux180,
      q   => o3_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_324_ins : oa22_x2
   port map (
      i0  => not_aux118,
      i1  => not_aux185,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_324_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_323_ins : oa22_x2
   port map (
      i0  => oa22_x2_324_sig,
      i1  => o3_x2_33_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_323_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_357_ins : noa22_x1
   port map (
      i0  => oa22_x2_323_sig,
      i1  => nao22_x1_162_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_357_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_74_ins : ao22_x2
   port map (
      i0  => noa22_x1_357_sig,
      i1  => noa22_x1_356_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_401_ins : na2_x1
   port map (
      i0  => not_aux258,
      i1  => not_aux38,
      nq  => na2_x1_401_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_131_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1068,
      q   => a2_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_358_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux410,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_358_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_34_ins : o3_x2
   port map (
      i0  => aux299,
      i1  => noa22_x1_358_sig,
      i2  => a2_x2_131_sig,
      q   => o3_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_85_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o3_x2_34_sig,
      i1   => na2_x1_401_sig,
      i2   => aux647,
      nq   => nmx3_x1_85_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_48_ins : no3_x1
   port map (
      i0  => aux208,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux256,
      nq  => no3_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_359_ins : noa22_x1
   port map (
      i0  => not_aux36,
      i1  => not_aux920,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_359_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_108_ins : na3_x1
   port map (
      i0  => not_aux390,
      i1  => not_aux71,
      i2  => not_aux161,
      nq  => na3_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_10_ins : oa2a22_x2
   port map (
      i0  => aux1708,
      i1  => aux536,
      i2  => in_rom_neuron_index(0),
      i3  => na3_x1_108_sig,
      q   => oa2a22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_22_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa2a22_x2_10_sig,
      i2  => noa22_x1_359_sig,
      i3  => no3_x1_48_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_106_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_22_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_85_sig,
      nq  => nao2o22_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_89_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_106_sig,
      i1  => aux1650,
      i2  => ao22_x2_74_sig,
      i3  => ao22_x2_73_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_78_ins : inv_x2
   port map (
      i   => aux1061,
      nq  => inv_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_402_ins : na2_x1
   port map (
      i0  => not_aux604,
      i1  => not_aux265,
      nq  => na2_x1_402_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_132_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux649,
      q   => a2_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_163_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux400,
      i2  => not_aux609,
      nq  => nao22_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_35_ins : o3_x2
   port map (
      i0  => aux438,
      i1  => nao22_x1_163_sig,
      i2  => a2_x2_132_sig,
      q   => o3_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_86_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o3_x2_35_sig,
      i1   => na2_x1_402_sig,
      i2   => inv_x2_78_sig,
      nq   => nmx3_x1_86_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_56_ins : a3_x2
   port map (
      i0  => not_aux95,
      i1  => in_rom_neuron_index(0),
      i2  => aux256,
      q   => a3_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_360_ins : noa22_x1
   port map (
      i0  => not_aux293,
      i1  => not_aux826,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_360_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_403_ins : na2_x1
   port map (
      i0  => not_aux1009,
      i1  => not_aux933,
      nq  => na2_x1_403_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_11_ins : oa2a22_x2
   port map (
      i0  => na2_x1_403_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux117,
      i3  => aux1709,
      q   => oa2a22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_23_ins : noa2ao222_x1
   port map (
      i0  => oa2a22_x2_11_sig,
      i1  => in_rom_neuron_index(1),
      i2  => noa22_x1_360_sig,
      i3  => a3_x2_56_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_107_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_23_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_86_sig,
      nq  => nao2o22_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_404_ins : na2_x1
   port map (
      i0  => not_aux629,
      i1  => not_aux572,
      nq  => na2_x1_404_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_405_ins : na2_x1
   port map (
      i0  => not_aux1064,
      i1  => not_aux476,
      nq  => na2_x1_405_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_406_ins : na2_x1
   port map (
      i0  => not_aux1063,
      i1  => not_aux605,
      nq  => na2_x1_406_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_407_ins : na2_x1
   port map (
      i0  => not_aux463,
      i1  => not_aux1062,
      nq  => na2_x1_407_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_33_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_407_sig,
      i1  => na2_x1_406_sig,
      q   => mx2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_87_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_33_sig,
      i1   => na2_x1_405_sig,
      i2   => na2_x1_404_sig,
      nq   => nmx3_x1_87_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_361_ins : noa22_x1
   port map (
      i0  => not_aux88,
      i1  => not_aux97,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_361_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux186,
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_164_ins : nao22_x1
   port map (
      i0  => no2_x1_52_sig,
      i1  => noa22_x1_361_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_325_ins : oa22_x2
   port map (
      i0  => not_aux272,
      i1  => not_aux599,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_325_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_57_ins : a3_x2
   port map (
      i0  => oa22_x2_325_sig,
      i1  => not_aux681,
      i2  => nao22_x1_164_sig,
      q   => a3_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_408_ins : na2_x1
   port map (
      i0  => not_aux205,
      i1  => not_aux306,
      nq  => na2_x1_408_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_109_ins : na3_x1
   port map (
      i0  => na2_x1_408_sig,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_133_ins : a2_x2
   port map (
      i0  => na3_x1_109_sig,
      i1  => a3_x2_57_sig,
      q   => a2_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_108_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => a2_x2_133_sig,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_87_sig,
      nq  => nao2o22_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_409_ins : na2_x1
   port map (
      i0  => not_aux624,
      i1  => not_aux672,
      nq  => na2_x1_409_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_410_ins : na2_x1
   port map (
      i0  => not_aux599,
      i1  => not_aux351,
      nq  => na2_x1_410_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_30_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_410_sig,
      i1  => na2_x1_409_sig,
      nq  => nmx2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_411_ins : na2_x1
   port map (
      i0  => not_aux438,
      i1  => not_aux68,
      nq  => na2_x1_411_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_412_ins : na2_x1
   port map (
      i0  => not_aux980,
      i1  => not_aux574,
      nq  => na2_x1_412_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_413_ins : na2_x1
   port map (
      i0  => not_aux1059,
      i1  => mbk_buf_not_aux125,
      nq  => na2_x1_413_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_414_ins : na2_x1
   port map (
      i0  => not_aux918,
      i1  => not_aux674,
      nq  => na2_x1_414_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_34_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_414_sig,
      i1  => na2_x1_413_sig,
      q   => mx2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_88_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_34_sig,
      i1   => na2_x1_412_sig,
      i2   => na2_x1_411_sig,
      nq   => nmx3_x1_88_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_109_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_88_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_30_sig,
      nq  => nao2o22_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_415_ins : na2_x1
   port map (
      i0  => not_aux298,
      i1  => not_aux78,
      nq  => na2_x1_415_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_416_ins : na2_x1
   port map (
      i0  => not_aux455,
      i1  => not_aux265,
      nq  => na2_x1_416_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_31_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_416_sig,
      i1  => na2_x1_415_sig,
      nq  => nmx2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_49_ins : no3_x1
   port map (
      i0  => aux7,
      i1  => in_rom_neuron_index(0),
      i2  => aux1000,
      nq  => no3_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_134_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux479,
      q   => a2_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_326_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1058,
      i2  => aux164,
      q   => oa22_x2_326_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_24_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => oa22_x2_326_sig,
      i2  => a2_x2_134_sig,
      i3  => no3_x1_49_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_110_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_24_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_31_sig,
      nq  => nao2o22_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_327_ins : oa22_x2
   port map (
      i0  => not_aux445,
      i1  => not_aux186,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_327_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_328_ins : oa22_x2
   port map (
      i0  => not_aux522,
      i1  => not_aux583,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_328_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_362_ins : noa22_x1
   port map (
      i0  => oa22_x2_328_sig,
      i1  => oa22_x2_327_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_362_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_29_ins : on12_x1
   port map (
      i0  => aux861,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_58_ins : a3_x2
   port map (
      i0  => not_aux162,
      i1  => not_aux199,
      i2  => on12_x1_29_sig,
      q   => a3_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_86_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_58_sig,
      q   => o2_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_364_ins : noa22_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux85,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_364_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_365_ins : noa22_x1
   port map (
      i0  => not_aux249,
      i1  => not_aux26,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_365_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_165_ins : nao22_x1
   port map (
      i0  => noa22_x1_365_sig,
      i1  => noa22_x1_364_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_363_ins : noa22_x1
   port map (
      i0  => nao22_x1_165_sig,
      i1  => o2_x2_86_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_363_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_50_ins : no3_x1
   port map (
      i0  => aux29,
      i1  => in_rom_neuron_index(0),
      i2  => aux329,
      nq  => no3_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_417_ins : na2_x1
   port map (
      i0  => not_aux1060,
      i1  => aux427,
      nq  => na2_x1_417_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_366_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_417_sig,
      i2  => no3_x1_50_sig,
      nq  => noa22_x1_366_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_418_ins : na2_x1
   port map (
      i0  => not_aux154,
      i1  => not_aux378,
      nq  => na2_x1_418_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_135_ins : a2_x2
   port map (
      i0  => not_aux383,
      i1  => not_aux232,
      q   => a2_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_136_ins : a2_x2
   port map (
      i0  => not_aux519,
      i1  => not_aux510,
      q   => a2_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_112_ins : nao2o22_x1
   port map (
      i0  => a2_x2_136_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_135_sig,
      nq  => nao2o22_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_89_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => nao2o22_x1_112_sig,
      i1   => aux108,
      i2   => na2_x1_418_sig,
      nq   => nmx3_x1_89_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_111_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_89_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_366_sig,
      nq  => nao2o22_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_90_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_111_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_363_sig,
      i3  => noa22_x1_362_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_39_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_90_sig,
      i1   => nao2o22_x1_110_sig,
      i2   => nao2o22_x1_109_sig,
      q    => mx3_x2_39_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_38_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => mx3_x2_39_sig,
      i1   => nao2o22_x1_108_sig,
      i2   => nao2o22_x1_107_sig,
      q    => mx3_x2_38_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_87_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux299,
      q   => o2_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_110_ins : na3_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux187,
      nq  => na3_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_15_ins : a4_x2
   port map (
      i0  => na3_x1_110_sig,
      i1  => not_aux339,
      i2  => not_aux144,
      i3  => o2_x2_87_sig,
      q   => a4_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_419_ins : na2_x1
   port map (
      i0  => not_aux437,
      i1  => not_aux429,
      nq  => na2_x1_419_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_420_ins : na2_x1
   port map (
      i0  => not_aux150,
      i1  => not_aux454,
      nq  => na2_x1_420_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_421_ins : na2_x1
   port map (
      i0  => not_aux692,
      i1  => not_aux287,
      nq  => na2_x1_421_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_422_ins : na2_x1
   port map (
      i0  => not_aux1001,
      i1  => not_aux975,
      nq  => na2_x1_422_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_35_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_422_sig,
      i1  => na2_x1_421_sig,
      q   => mx2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_90_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_35_sig,
      i1   => na2_x1_420_sig,
      i2   => na2_x1_419_sig,
      nq   => nmx3_x1_90_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_113_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_90_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a4_x2_15_sig,
      nq  => nao2o22_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_423_ins : na2_x1
   port map (
      i0  => not_aux450,
      i1  => not_aux1016,
      nq  => na2_x1_423_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_424_ins : na2_x1
   port map (
      i0  => not_aux978,
      i1  => not_aux412,
      nq  => na2_x1_424_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_32_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_424_sig,
      i1  => na2_x1_423_sig,
      nq  => nmx2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_88_ins : o2_x2
   port map (
      i0  => not_aux0,
      i1  => aux1045,
      q   => o2_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_425_ins : na2_x1
   port map (
      i0  => not_aux980,
      i1  => not_aux197,
      nq  => na2_x1_425_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_137_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1042,
      q   => a2_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_36_ins : o3_x2
   port map (
      i0  => aux1041,
      i1  => not_aux1044,
      i2  => a2_x2_137_sig,
      q   => o3_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_91_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o3_x2_36_sig,
      i1   => na2_x1_425_sig,
      i2   => o2_x2_88_sig,
      nq   => nmx3_x1_91_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_114_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_91_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_32_sig,
      nq  => nao2o22_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_329_ins : oa22_x2
   port map (
      i0  => not_aux249,
      i1  => not_aux438,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_329_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_330_ins : oa22_x2
   port map (
      i0  => not_aux120,
      i1  => not_aux269,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_330_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_367_ins : noa22_x1
   port map (
      i0  => oa22_x2_330_sig,
      i1  => oa22_x2_329_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_367_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_138_ins : a2_x2
   port map (
      i0  => not_aux469,
      i1  => not_aux331,
      q   => a2_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_51_ins : no3_x1
   port map (
      i0  => a2_x2_138_sig,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_15_ins : an12_x1
   port map (
      i0  => no3_x1_51_sig,
      i1  => not_aux1038,
      q   => an12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_369_ins : noa22_x1
   port map (
      i0  => not_aux156,
      i1  => not_aux320,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_369_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_370_ins : noa22_x1
   port map (
      i0  => not_aux380,
      i1  => not_aux122,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_370_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_166_ins : nao22_x1
   port map (
      i0  => noa22_x1_370_sig,
      i1  => noa22_x1_369_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_368_ins : noa22_x1
   port map (
      i0  => nao22_x1_166_sig,
      i1  => an12_x1_15_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_368_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_426_ins : na2_x1
   port map (
      i0  => not_aux127,
      i1  => not_aux410,
      nq  => na2_x1_426_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_371_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_426_sig,
      i2  => aux1040,
      nq  => noa22_x1_371_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_427_ins : na2_x1
   port map (
      i0  => not_aux206,
      i1  => not_aux721,
      nq  => na2_x1_427_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_428_ins : na2_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux410,
      nq  => na2_x1_428_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_331_ins : oa22_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux94,
      i2  => not_in_rom_neuron_index(0),
      q   => oa22_x2_331_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_16_ins : na4_x1
   port map (
      i0  => not_aux920,
      i1  => not_aux28,
      i2  => not_aux694,
      i3  => oa22_x2_331_sig,
      nq  => na4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_92_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_16_sig,
      i1   => na2_x1_428_sig,
      i2   => na2_x1_427_sig,
      nq   => nmx3_x1_92_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_115_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_92_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_371_sig,
      nq  => nao2o22_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_91_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_115_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_368_sig,
      i3  => noa22_x1_367_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_41_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_91_sig,
      i1   => nao2o22_x1_114_sig,
      i2   => nao2o22_x1_113_sig,
      q    => mx3_x2_41_sig,
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_332_ins : oa22_x2
   port map (
      i0  => not_aux885,
      i1  => not_aux441,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_332_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_90_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => not_aux352,
      q   => o2_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_59_ins : a3_x2
   port map (
      i0  => o2_x2_90_sig,
      i1  => not_aux1049,
      i2  => oa22_x2_332_sig,
      q   => a3_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_89_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_59_sig,
      q   => o2_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_373_ins : noa22_x1
   port map (
      i0  => not_aux593,
      i1  => not_aux332,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_373_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_60_ins : a3_x2
   port map (
      i0  => not_aux20,
      i1  => not_aux156,
      i2  => not_aux520,
      q   => a3_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_60_sig,
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_167_ins : nao22_x1
   port map (
      i0  => no2_x1_53_sig,
      i1  => noa22_x1_373_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_372_ins : noa22_x1
   port map (
      i0  => nao22_x1_167_sig,
      i1  => o2_x2_89_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_372_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_61_ins : a3_x2
   port map (
      i0  => not_aux71,
      i1  => not_aux554,
      i2  => not_aux966,
      q   => a3_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_91_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_61_sig,
      q   => o2_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_375_ins : noa22_x1
   port map (
      i0  => not_aux498,
      i1  => not_aux468,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_375_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1050,
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_168_ins : nao22_x1
   port map (
      i0  => no2_x1_54_sig,
      i1  => noa22_x1_375_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_374_ins : noa22_x1
   port map (
      i0  => nao22_x1_168_sig,
      i1  => o2_x2_91_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_374_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_333_ins : oa22_x2
   port map (
      i0  => not_aux45,
      i1  => not_aux542,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_333_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_111_ins : na3_x1
   port map (
      i0  => not_aux520,
      i1  => in_rom_neuron_index(0),
      i2  => aux9,
      nq  => na3_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_376_ins : noa22_x1
   port map (
      i0  => na3_x1_111_sig,
      i1  => oa22_x2_333_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_376_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_334_ins : oa22_x2
   port map (
      i0  => not_aux140,
      i1  => not_aux560,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_334_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_169_ins : nao22_x1
   port map (
      i0  => not_aux90,
      i1  => aux187,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_377_ins : noa22_x1
   port map (
      i0  => nao22_x1_169_sig,
      i1  => oa22_x2_334_sig,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_377_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_429_ins : na2_x1
   port map (
      i0  => not_aux1046,
      i1  => not_aux380,
      nq  => na2_x1_429_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_430_ins : na2_x1
   port map (
      i0  => not_aux96,
      i1  => not_aux37,
      nq  => na2_x1_430_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_431_ins : na2_x1
   port map (
      i0  => not_aux1047,
      i1  => not_aux1048,
      nq  => na2_x1_431_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_42_ins : mx3_x2
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_431_sig,
      i1   => na2_x1_430_sig,
      i2   => na2_x1_429_sig,
      q    => mx3_x2_42_sig,
      vdd  => vdd,
      vss  => vss
   );

oa2ao222_x2_93_ins : oa2ao222_x2
   port map (
      i0  => aux1649,
      i1  => mx3_x2_42_sig,
      i2  => noa22_x1_377_sig,
      i3  => noa22_x1_376_sig,
      i4  => aux1648,
      q   => oa2ao222_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_92_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_93_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_374_sig,
      i3  => noa22_x1_372_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_378_ins : noa22_x1
   port map (
      i0  => not_aux913,
      i1  => not_aux989,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_378_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_79_ins : inv_x2
   port map (
      i   => aux1022,
      nq  => inv_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_76_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux230,
      i2  => inv_x2_79_sig,
      q   => ao22_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_432_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux391,
      nq  => na2_x1_432_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_379_ins : noa22_x1
   port map (
      i0  => na2_x1_432_sig,
      i1  => ao22_x2_76_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_379_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_75_ins : ao22_x2
   port map (
      i0  => noa22_x1_379_sig,
      i1  => noa22_x1_378_sig,
      i2  => aux1655,
      q   => ao22_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_335_ins : oa22_x2
   port map (
      i0  => not_aux620,
      i1  => not_aux444,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_335_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_336_ins : oa22_x2
   port map (
      i0  => not_aux229,
      i1  => not_aux626,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_336_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_380_ins : noa22_x1
   port map (
      i0  => oa22_x2_336_sig,
      i1  => oa22_x2_335_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_380_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_139_ins : a2_x2
   port map (
      i0  => not_aux620,
      i1  => not_aux461,
      q   => a2_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_116_ins : nao2o22_x1
   port map (
      i0  => a2_x2_139_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux473,
      nq  => nao2o22_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_433_ins : na2_x1
   port map (
      i0  => not_aux570,
      i1  => not_aux528,
      nq  => na2_x1_433_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_337_ins : oa22_x2
   port map (
      i0  => na2_x1_433_sig,
      i1  => in_rom_neuron_index(0),
      i2  => aux660,
      q   => oa22_x2_337_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_434_ins : na2_x1
   port map (
      i0  => not_aux41,
      i1  => not_aux401,
      nq  => na2_x1_434_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_6_ins : noa2a2a23_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_434_sig,
      i2  => oa22_x2_337_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      i4  => in_rom_neuron_index(1),
      i5  => nao2o22_x1_116_sig,
      nq  => noa2a2a23_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa2a2a23_x1_6_sig,
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_78_ins : ao22_x2
   port map (
      i0  => no2_x1_55_sig,
      i1  => noa22_x1_380_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_338_ins : oa22_x2
   port map (
      i0  => not_aux632,
      i1  => not_aux394,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_338_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_339_ins : oa22_x2
   port map (
      i0  => not_aux938,
      i1  => not_aux1055,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_339_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_381_ins : noa22_x1
   port map (
      i0  => oa22_x2_339_sig,
      i1  => oa22_x2_338_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_381_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_341_ins : oa22_x2
   port map (
      i0  => not_aux962,
      i1  => not_aux997,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_341_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_340_ins : oa22_x2
   port map (
      i0  => oa22_x2_341_sig,
      i1  => not_aux1054,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_340_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_37_ins : o3_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      i2  => aux82,
      q   => o3_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_343_ins : oa22_x2
   port map (
      i0  => not_aux467,
      i1  => not_aux1051,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_343_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_342_ins : oa22_x2
   port map (
      i0  => oa22_x2_343_sig,
      i1  => o3_x2_37_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_342_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_382_ins : noa22_x1
   port map (
      i0  => oa22_x2_342_sig,
      i1  => oa22_x2_340_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_382_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_79_ins : ao22_x2
   port map (
      i0  => noa22_x1_382_sig,
      i1  => noa22_x1_381_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_77_ins : ao22_x2
   port map (
      i0  => ao22_x2_79_sig,
      i1  => ao22_x2_78_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_38_ins : o3_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => in_rom_neuron_index(1),
      i2  => not_aux355,
      q   => o3_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_383_ins : noa22_x1
   port map (
      i0  => o3_x2_38_sig,
      i1  => in_rom_input_index(6),
      i2  => not_in_rom_neuron_index(2),
      nq  => noa22_x1_383_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_112_ins : na3_x1
   port map (
      i0  => not_aux7,
      i1  => not_aux771,
      i2  => not_aux617,
      nq  => na3_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_435_ins : na2_x1
   port map (
      i0  => not_aux452,
      i1  => not_aux118,
      nq  => na2_x1_435_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_436_ins : na2_x1
   port map (
      i0  => not_aux154,
      i1  => not_aux266,
      nq  => na2_x1_436_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_113_ins : na3_x1
   port map (
      i0  => not_aux92,
      i1  => not_aux380,
      i2  => not_aux324,
      nq  => na3_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_36_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na3_x1_113_sig,
      i1  => na2_x1_436_sig,
      q   => mx2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_93_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_36_sig,
      i1   => na2_x1_435_sig,
      i2   => na3_x1_112_sig,
      nq   => nmx3_x1_93_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_62_ins : a3_x2
   port map (
      i0  => not_aux155,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux144,
      q   => a3_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_80_ins : inv_x2
   port map (
      i   => aux1056,
      nq  => inv_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_52_ins : no3_x1
   port map (
      i0  => inv_x2_80_sig,
      i1  => a3_x2_62_sig,
      i2  => in_rom_neuron_index(1),
      nq  => no3_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_437_ins : na2_x1
   port map (
      i0  => not_aux192,
      i1  => not_aux1057,
      nq  => na2_x1_437_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_95_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_437_sig,
      i2  => aux595,
      i3  => not_aux90,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_384_ins : noa22_x1
   port map (
      i0  => oa2ao222_x2_95_sig,
      i1  => in_rom_neuron_index(1),
      i2  => no3_x1_52_sig,
      nq  => noa22_x1_384_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_117_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_384_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_93_sig,
      nq  => nao2o22_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_94_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_117_sig,
      i1  => noa22_x1_383_sig,
      i2  => ao22_x2_77_sig,
      i3  => ao22_x2_75_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_40_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_94_sig,
      i1   => oa2ao222_x2_92_sig,
      i2   => mx3_x2_41_sig,
      q    => mx3_x2_40_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_11_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_40_sig,
      i1   => mx3_x2_38_sig,
      i2   => oa2ao222_x2_89_sig,
      q    => out_data_rom(11),
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_385_ins : noa22_x1
   port map (
      i0  => not_aux255,
      i1  => not_aux429,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_385_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_92_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux130,
      q   => o2_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_115_ins : na3_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1097,
      nq  => na3_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_114_ins : na3_x1
   port map (
      i0  => not_aux672,
      i1  => na3_x1_115_sig,
      i2  => o2_x2_92_sig,
      nq  => na3_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_140_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1098,
      q   => a2_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => a2_x2_140_sig,
      i1  => aux146,
      i2  => na3_x1_114_sig,
      i3  => noa22_x1_385_sig,
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => no4_x1_3_sig,
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_141_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux964,
      q   => a2_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_387_ins : noa22_x1
   port map (
      i0  => not_aux659,
      i1  => not_aux871,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_387_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_170_ins : nao22_x1
   port map (
      i0  => noa22_x1_387_sig,
      i1  => a2_x2_141_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_63_ins : a3_x2
   port map (
      i0  => not_aux439,
      i1  => not_aux769,
      i2  => not_aux317,
      q   => a3_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_438_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux333,
      nq  => na2_x1_438_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_344_ins : oa22_x2
   port map (
      i0  => na2_x1_438_sig,
      i1  => a3_x2_63_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_344_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_386_ins : noa22_x1
   port map (
      i0  => oa22_x2_344_sig,
      i1  => nao22_x1_170_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_386_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_16_ins : an12_x1
   port map (
      i0  => aux1096,
      i1  => not_aux914,
      q   => an12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_142_ins : a2_x2
   port map (
      i0  => not_aux1080,
      i1  => not_aux158,
      q   => a2_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_17_ins : ao2o22_x2
   port map (
      i0  => a2_x2_142_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux1652,
      i3  => aux223,
      q   => ao2o22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_118_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_17_sig,
      i1  => in_rom_neuron_index(1),
      i2  => mbk_buf_not_aux1651,
      i3  => an12_x1_16_sig,
      nq  => nao2o22_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_439_ins : na2_x1
   port map (
      i0  => not_aux53,
      i1  => aux892,
      nq  => na2_x1_439_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_389_ins : noa22_x1
   port map (
      i0  => not_aux208,
      i1  => aux92,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_389_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1060,
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_171_ins : nao22_x1
   port map (
      i0  => no2_x1_57_sig,
      i1  => noa22_x1_389_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_388_ins : noa22_x1
   port map (
      i0  => nao22_x1_171_sig,
      i1  => na2_x1_439_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_388_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_64_ins : a3_x2
   port map (
      i0  => not_aux916,
      i1  => not_aux1095,
      i2  => not_aux82,
      q   => a3_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_440_ins : na2_x1
   port map (
      i0  => not_aux91,
      i1  => not_aux94,
      nq  => na2_x1_440_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_441_ins : na2_x1
   port map (
      i0  => not_aux361,
      i1  => not_aux416,
      nq  => na2_x1_441_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_143_ins : a2_x2
   port map (
      i0  => not_aux86,
      i1  => not_aux222,
      q   => a2_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_120_ins : nao2o22_x1
   port map (
      i0  => a2_x2_143_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => aux1094,
      nq  => nao2o22_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_94_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_120_sig,
      i1   => na2_x1_441_sig,
      i2   => na2_x1_440_sig,
      nq   => nmx3_x1_94_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_119_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_94_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a3_x2_64_sig,
      nq  => nao2o22_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_97_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_119_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_388_sig,
      i3  => nao2o22_x1_118_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_96_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_97_sig,
      i1  => aux1654,
      i2  => noa22_x1_386_sig,
      i3  => no2_x1_56_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_442_ins : na2_x1
   port map (
      i0  => not_aux1088,
      i1  => not_aux180,
      nq  => na2_x1_442_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_65_ins : a3_x2
   port map (
      i0  => not_aux722,
      i1  => not_aux838,
      i2  => na2_x1_442_sig,
      q   => a3_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a3_x2_65_sig,
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_66_ins : a3_x2
   port map (
      i0  => not_aux66,
      i1  => in_rom_neuron_index(0),
      i2  => aux396,
      q   => a3_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_391_ins : noa22_x1
   port map (
      i0  => not_aux152,
      i1  => not_aux962,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_391_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_172_ins : nao22_x1
   port map (
      i0  => noa22_x1_391_sig,
      i1  => a3_x2_66_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_93_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1087,
      q   => o2_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_346_ins : oa22_x2
   port map (
      i0  => not_aux65,
      i1  => not_aux382,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_346_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_345_ins : oa22_x2
   port map (
      i0  => oa22_x2_346_sig,
      i1  => o2_x2_93_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_345_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_390_ins : noa22_x1
   port map (
      i0  => oa22_x2_345_sig,
      i1  => nao22_x1_172_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_390_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_53_ins : no3_x1
   port map (
      i0  => aux155,
      i1  => in_rom_neuron_index(0),
      i2  => aux320,
      nq  => no3_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_39_ins : o3_x2
   port map (
      i0  => aux605,
      i1  => mbk_buf_not_aux1651,
      i2  => no3_x1_53_sig,
      q   => o3_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_443_ins : na2_x1
   port map (
      i0  => not_aux531,
      i1  => not_aux526,
      nq  => na2_x1_443_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_116_ins : na3_x1
   port map (
      i0  => not_aux312,
      i1  => not_aux197,
      i2  => not_aux66,
      nq  => na3_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_444_ins : na2_x1
   port map (
      i0  => not_aux1086,
      i1  => not_aux611,
      nq  => na2_x1_444_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_95_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_444_sig,
      i1   => na3_x1_116_sig,
      i2   => na2_x1_443_sig,
      nq   => nmx3_x1_95_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_173_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_95_sig,
      i2  => o3_x2_39_sig,
      nq  => nao22_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_98_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_173_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_390_sig,
      i3  => no2_x1_58_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_347_ins : oa22_x2
   port map (
      i0  => not_aux366,
      i1  => not_aux648,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_347_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_348_ins : oa22_x2
   port map (
      i0  => not_aux425,
      i1  => not_aux134,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_348_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_392_ins : noa22_x1
   port map (
      i0  => oa22_x2_348_sig,
      i1  => oa22_x2_347_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_392_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_144_ins : a2_x2
   port map (
      i0  => not_aux429,
      i1  => aux1686,
      q   => a2_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_117_ins : na3_x1
   port map (
      i0  => not_aux887,
      i1  => not_aux226,
      i2  => not_aux620,
      nq  => na3_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_174_ins : nao22_x1
   port map (
      i0  => na3_x1_117_sig,
      i1  => a2_x2_144_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_175_ins : nao22_x1
   port map (
      i0  => not_aux79,
      i1  => aux324,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_349_ins : oa22_x2
   port map (
      i0  => nao22_x1_175_sig,
      i1  => not_aux1092,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_349_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_393_ins : noa22_x1
   port map (
      i0  => oa22_x2_349_sig,
      i1  => nao22_x1_174_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_393_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_445_ins : na2_x1
   port map (
      i0  => not_aux450,
      i1  => not_aux659,
      nq  => na2_x1_445_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_33_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_445_sig,
      i1  => aux517,
      nq  => nmx2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_446_ins : na2_x1
   port map (
      i0  => not_aux299,
      i1  => not_aux14,
      nq  => na2_x1_446_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_447_ins : na2_x1
   port map (
      i0  => not_aux436,
      i1  => not_aux180,
      nq  => na2_x1_447_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_448_ins : na2_x1
   port map (
      i0  => not_aux1090,
      i1  => not_aux127,
      nq  => na2_x1_448_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_37_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux1089,
      i1  => na2_x1_448_sig,
      q   => mx2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_96_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_37_sig,
      i1   => na2_x1_447_sig,
      i2   => na2_x1_446_sig,
      nq   => nmx3_x1_96_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_121_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_96_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_33_sig,
      nq  => nao2o22_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_99_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_121_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_393_sig,
      i3  => noa22_x1_392_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_395_ins : noa22_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux231,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_395_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_396_ins : noa22_x1
   port map (
      i0  => not_aux375,
      i1  => not_aux449,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_396_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_176_ins : nao22_x1
   port map (
      i0  => noa22_x1_396_sig,
      i1  => noa22_x1_395_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_351_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux265,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_351_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_352_ins : oa22_x2
   port map (
      i0  => not_aux14,
      i1  => not_aux23,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_352_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_350_ins : oa22_x2
   port map (
      i0  => oa22_x2_352_sig,
      i1  => oa22_x2_351_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_350_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_394_ins : noa22_x1
   port map (
      i0  => oa22_x2_350_sig,
      i1  => nao22_x1_176_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_394_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_40_ins : o3_x2
   port map (
      i0  => not_in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      i2  => aux707,
      q   => o3_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_118_ins : na3_x1
   port map (
      i0  => aux1093,
      i1  => in_rom_neuron_index(1),
      i2  => o3_x2_40_sig,
      nq  => na3_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_354_ins : oa22_x2
   port map (
      i0  => not_aux451,
      i1  => not_aux900,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_354_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_355_ins : oa22_x2
   port map (
      i0  => not_aux468,
      i1  => not_aux696,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_355_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_353_ins : oa22_x2
   port map (
      i0  => oa22_x2_355_sig,
      i1  => oa22_x2_354_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_353_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_397_ins : noa22_x1
   port map (
      i0  => oa22_x2_353_sig,
      i1  => na3_x1_118_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_397_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_449_ins : na2_x1
   port map (
      i0  => not_aux777,
      i1  => not_aux437,
      nq  => na2_x1_449_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_450_ins : na2_x1
   port map (
      i0  => not_aux253,
      i1  => not_aux120,
      nq  => na2_x1_450_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_101_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux275,
      i2  => not_aux857,
      i3  => aux379,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_97_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_101_sig,
      i1   => na2_x1_450_sig,
      i2   => na2_x1_449_sig,
      nq   => nmx3_x1_97_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_94_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux178,
      q   => o2_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_119_ins : na3_x1
   port map (
      i0  => not_aux480,
      i1  => not_aux195,
      i2  => o2_x2_94_sig,
      nq  => na3_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_4_ins : noa2a22_x1
   port map (
      i0  => na3_x1_119_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1682,
      i3  => aux182,
      nq  => noa2a22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_145_ins : a2_x2
   port map (
      i0  => not_aux941,
      i1  => not_aux255,
      q   => a2_x2_145_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_18_ins : ao2o22_x2
   port map (
      i0  => a2_x2_145_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux381,
      q   => ao2o22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_80_ins : ao22_x2
   port map (
      i0  => ao2o22_x2_18_sig,
      i1  => in_rom_neuron_index(1),
      i2  => noa2a22_x1_4_sig,
      q   => ao22_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_122_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_80_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_97_sig,
      nq  => nao2o22_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_100_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_122_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_397_sig,
      i3  => noa22_x1_394_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_43_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_100_sig,
      i1   => oa2ao222_x2_99_sig,
      i2   => oa2ao222_x2_98_sig,
      q    => mx3_x2_43_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_451_ins : na2_x1
   port map (
      i0  => not_aux725,
      i1  => not_aux330,
      nq  => na2_x1_451_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_34_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux1077,
      i1  => na2_x1_451_sig,
      nq  => nmx2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_95_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1075,
      q   => o2_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_121_ins : na3_x1
   port map (
      i0  => not_aux333,
      i1  => not_aux94,
      i2  => not_aux35,
      nq  => na3_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_120_ins : na3_x1
   port map (
      i0  => na3_x1_121_sig,
      i1  => in_rom_neuron_index(1),
      i2  => o2_x2_95_sig,
      nq  => na3_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_452_ins : na2_x1
   port map (
      i0  => not_aux752,
      i1  => not_aux416,
      nq  => na2_x1_452_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_35_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_452_sig,
      i1  => not_aux122,
      nq  => nmx2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_81_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nmx2_x1_35_sig,
      i2  => na3_x1_120_sig,
      q   => ao22_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_123_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_81_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_34_sig,
      nq  => nao2o22_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_453_ins : na2_x1
   port map (
      i0  => not_aux147,
      i1  => aux1711,
      nq  => na2_x1_453_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_17_ins : na4_x1
   port map (
      i0  => not_aux354,
      i1  => aux1044,
      i2  => not_aux247,
      i3  => na2_x1_453_sig,
      nq  => na4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_98_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na4_x1_17_sig,
      i1   => aux1056,
      i2   => not_aux794,
      nq   => nmx3_x1_98_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_454_ins : na2_x1
   port map (
      i0  => not_aux674,
      i1  => not_aux268,
      nq  => na2_x1_454_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_398_ins : noa22_x1
   port map (
      i0  => not_aux32,
      i1  => not_aux103,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_398_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_399_ins : noa22_x1
   port map (
      i0  => not_aux112,
      i1  => not_aux66,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_399_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_54_ins : no3_x1
   port map (
      i0  => noa22_x1_399_sig,
      i1  => noa22_x1_398_sig,
      i2  => na2_x1_454_sig,
      nq  => no3_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_124_ins : nao2o22_x1
   port map (
      i0  => no3_x1_54_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_98_sig,
      nq  => nao2o22_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_55_ins : no3_x1
   port map (
      i0  => aux1016,
      i1  => in_rom_neuron_index(0),
      i2  => aux260,
      nq  => no3_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_356_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1072,
      i2  => no3_x1_55_sig,
      q   => oa22_x2_356_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_99_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_356_sig,
      i1   => not_aux1074,
      i2   => aux1073,
      nq   => nmx3_x1_99_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_81_ins : inv_x2
   port map (
      i   => aux638,
      nq  => inv_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_82_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux636,
      i2  => inv_x2_81_sig,
      q   => ao22_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_19_ins : ao2o22_x2
   port map (
      i0  => ao22_x2_82_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_99_sig,
      q   => ao2o22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_177_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => ao2o22_x2_19_sig,
      i2  => not_aux1070,
      nq  => nao22_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_45_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => nao22_x1_177_sig,
      i1   => nao2o22_x1_124_sig,
      i2   => nao2o22_x1_123_sig,
      q    => mx3_x2_45_sig,
      vdd  => vdd,
      vss  => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => aux410,
      i1  => aux474,
      i2  => mbk_buf_not_aux1649,
      i3  => not_aux654,
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_178_ins : nao22_x1
   port map (
      i0  => not_aux109,
      i1  => aux429,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_357_ins : oa22_x2
   port map (
      i0  => nao22_x1_178_sig,
      i1  => not_aux840,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_357_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_359_ins : oa22_x2
   port map (
      i0  => not_aux944,
      i1  => not_aux158,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_359_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_360_ins : oa22_x2
   port map (
      i0  => not_aux1078,
      i1  => not_aux999,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_360_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_358_ins : oa22_x2
   port map (
      i0  => oa22_x2_360_sig,
      i1  => oa22_x2_359_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_358_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_400_ins : noa22_x1
   port map (
      i0  => oa22_x2_358_sig,
      i1  => oa22_x2_357_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_400_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_122_ins : na3_x1
   port map (
      i0  => not_aux549,
      i1  => in_rom_neuron_index(1),
      i2  => aux1072,
      nq  => na3_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_123_ins : na3_x1
   port map (
      i0  => not_aux951,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux288,
      nq  => na3_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_146_ins : a2_x2
   port map (
      i0  => not_aux576,
      i1  => not_aux294,
      q   => a2_x2_146_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_84_ins : ao22_x2
   port map (
      i0  => a2_x2_146_sig,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_123_sig,
      q   => ao22_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_83_ins : ao22_x2
   port map (
      i0  => ao22_x2_84_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_122_sig,
      q   => ao22_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_401_ins : noa22_x1
   port map (
      i0  => not_aux622,
      i1  => not_in_rom_input_index(2),
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_401_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_361_ins : oa22_x2
   port map (
      i0  => not_aux424,
      i1  => not_aux32,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_361_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_18_ins : na4_x1
   port map (
      i0  => not_aux583,
      i1  => not_aux1055,
      i2  => not_aux1079,
      i3  => oa22_x2_361_sig,
      nq  => na4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_25_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_18_sig,
      i2  => noa22_x1_401_sig,
      i3  => aux1037,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_125_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_25_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => ao22_x2_83_sig,
      nq  => nao2o22_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_102_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_125_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_400_sig,
      i3  => no4_x1_4_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_30_ins : on12_x1
   port map (
      i0  => aux1693,
      i1  => aux1710,
      q   => on12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_402_ins : noa22_x1
   port map (
      i0  => on12_x1_30_sig,
      i1  => not_aux1084,
      i2  => not_aux1656,
      nq  => noa22_x1_402_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_404_ins : noa22_x1
   port map (
      i0  => not_aux1081,
      i1  => not_aux595,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_404_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_405_ins : noa22_x1
   port map (
      i0  => not_aux374,
      i1  => not_aux576,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_405_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_179_ins : nao22_x1
   port map (
      i0  => noa22_x1_405_sig,
      i1  => noa22_x1_404_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_363_ins : oa22_x2
   port map (
      i0  => not_aux497,
      i1  => not_aux246,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_363_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_364_ins : oa22_x2
   port map (
      i0  => not_aux196,
      i1  => not_aux761,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_364_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_362_ins : oa22_x2
   port map (
      i0  => oa22_x2_364_sig,
      i1  => oa22_x2_363_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_362_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_403_ins : noa22_x1
   port map (
      i0  => oa22_x2_362_sig,
      i1  => nao22_x1_179_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_403_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_147_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux115,
      q   => a2_x2_147_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_96_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1074,
      q   => o2_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_124_ins : na3_x1
   port map (
      i0  => not_aux197,
      i1  => not_aux155,
      i2  => o2_x2_96_sig,
      nq  => na3_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_180_ins : nao22_x1
   port map (
      i0  => na3_x1_124_sig,
      i1  => a2_x2_147_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_366_ins : oa22_x2
   port map (
      i0  => not_aux652,
      i1  => not_aux853,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_366_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_367_ins : oa22_x2
   port map (
      i0  => not_aux678,
      i1  => not_aux1082,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_367_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_365_ins : oa22_x2
   port map (
      i0  => oa22_x2_367_sig,
      i1  => oa22_x2_366_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_365_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_406_ins : noa22_x1
   port map (
      i0  => oa22_x2_365_sig,
      i1  => nao22_x1_180_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_406_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_85_ins : ao22_x2
   port map (
      i0  => noa22_x1_406_sig,
      i1  => noa22_x1_403_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_86_ins : ao22_x2
   port map (
      i0  => not_aux1677,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(3),
      q   => ao22_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_56_ins : no3_x1
   port map (
      i0  => ao22_x2_86_sig,
      i1  => not_aux1655,
      i2  => not_aux663,
      nq  => no3_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_369_ins : oa22_x2
   port map (
      i0  => not_aux418,
      i1  => not_aux57,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_369_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_370_ins : oa22_x2
   port map (
      i0  => not_aux209,
      i1  => not_aux164,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_370_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_407_ins : noa22_x1
   port map (
      i0  => oa22_x2_370_sig,
      i1  => oa22_x2_369_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_407_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_372_ins : oa22_x2
   port map (
      i0  => not_aux329,
      i1  => not_aux60,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_372_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_181_ins : nao22_x1
   port map (
      i0  => not_aux9,
      i1  => aux353,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_371_ins : oa22_x2
   port map (
      i0  => nao22_x1_181_sig,
      i1  => oa22_x2_372_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_371_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_409_ins : noa22_x1
   port map (
      i0  => not_aux124,
      i1  => not_aux23,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_409_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_410_ins : noa22_x1
   port map (
      i0  => not_aux374,
      i1  => not_aux551,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_410_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_182_ins : nao22_x1
   port map (
      i0  => noa22_x1_410_sig,
      i1  => noa22_x1_409_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_408_ins : noa22_x1
   port map (
      i0  => nao22_x1_182_sig,
      i1  => oa22_x2_371_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_408_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_455_ins : na2_x1
   port map (
      i0  => not_aux249,
      i1  => not_aux296,
      nq  => na2_x1_455_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_456_ins : na2_x1
   port map (
      i0  => not_aux30,
      i1  => aux1071,
      nq  => na2_x1_456_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_36_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_456_sig,
      i1  => na2_x1_455_sig,
      nq  => nmx2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_457_ins : na2_x1
   port map (
      i0  => not_aux1080,
      i1  => not_aux255,
      nq  => na2_x1_457_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_458_ins : na2_x1
   port map (
      i0  => not_aux1014,
      i1  => not_aux502,
      nq  => na2_x1_458_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_459_ins : na2_x1
   port map (
      i0  => not_aux1016,
      i1  => not_aux186,
      nq  => na2_x1_459_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_460_ins : na2_x1
   port map (
      i0  => not_aux18,
      i1  => not_aux249,
      nq  => na2_x1_460_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_38_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_460_sig,
      i1  => na2_x1_459_sig,
      q   => mx2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_100_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_38_sig,
      i1   => na2_x1_458_sig,
      i2   => na2_x1_457_sig,
      nq   => nmx3_x1_100_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_126_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_100_sig,
      i1  => in_rom_neuron_index(3),
      i2  => not_aux1651,
      i3  => nmx2_x1_36_sig,
      nq  => nao2o22_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_104_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_126_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_408_sig,
      i3  => noa22_x1_407_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_368_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_104_sig,
      i1  => not_in_rom_input_index(6),
      i2  => no3_x1_56_sig,
      q   => oa22_x2_368_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_103_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_368_sig,
      i1  => not_in_rom_neuron_index(2),
      i2  => ao22_x2_85_sig,
      i3  => noa22_x1_402_sig,
      i4  => in_rom_neuron_index(2),
      q   => oa2ao222_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_44_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_103_sig,
      i1   => oa2ao222_x2_102_sig,
      i2   => mx3_x2_45_sig,
      q    => mx3_x2_44_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_12_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_44_sig,
      i1   => mx3_x2_43_sig,
      i2   => oa2ao222_x2_96_sig,
      q    => out_data_rom(12),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_82_ins : inv_x2
   port map (
      i   => not_aux669,
      nq  => inv_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_83_ins : inv_x2
   port map (
      i   => aux597,
      nq  => inv_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_411_ins : noa22_x1
   port map (
      i0  => inv_x2_83_sig,
      i1  => not_aux1123,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_411_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_17_ins : an12_x1
   port map (
      i0  => aux1122,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_413_ins : noa22_x1
   port map (
      i0  => not_aux308,
      i1  => not_aux590,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_413_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_183_ins : nao22_x1
   port map (
      i0  => noa22_x1_413_sig,
      i1  => an12_x1_17_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_374_ins : oa22_x2
   port map (
      i0  => not_aux18,
      i1  => not_aux785,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_374_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_375_ins : oa22_x2
   port map (
      i0  => not_aux227,
      i1  => not_aux232,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_375_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_373_ins : oa22_x2
   port map (
      i0  => oa22_x2_375_sig,
      i1  => oa22_x2_374_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_373_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_412_ins : noa22_x1
   port map (
      i0  => oa22_x2_373_sig,
      i1  => nao22_x1_183_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_412_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_88_ins : ao22_x2
   port map (
      i0  => noa22_x1_412_sig,
      i1  => noa22_x1_411_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_57_ins : no3_x1
   port map (
      i0  => not_aux1121,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(2),
      nq  => no3_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_59_ins : no2_x1
   port map (
      i0  => no3_x1_57_sig,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_415_ins : noa22_x1
   port map (
      i0  => not_aux13,
      i1  => not_aux1120,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_415_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_416_ins : noa22_x1
   port map (
      i0  => not_aux612,
      i1  => not_aux383,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_416_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_184_ins : nao22_x1
   port map (
      i0  => noa22_x1_416_sig,
      i1  => noa22_x1_415_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_377_ins : oa22_x2
   port map (
      i0  => not_aux504,
      i1  => not_aux309,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_377_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_378_ins : oa22_x2
   port map (
      i0  => not_aux115,
      i1  => not_aux527,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_378_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_376_ins : oa22_x2
   port map (
      i0  => oa22_x2_378_sig,
      i1  => oa22_x2_377_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_376_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_414_ins : noa22_x1
   port map (
      i0  => oa22_x2_376_sig,
      i1  => nao22_x1_184_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_414_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_89_ins : ao22_x2
   port map (
      i0  => noa22_x1_414_sig,
      i1  => no2_x1_59_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_87_ins : ao22_x2
   port map (
      i0  => ao22_x2_89_sig,
      i1  => ao22_x2_88_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_84_ins : inv_x2
   port map (
      i   => not_aux1138,
      nq  => inv_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_18_ins : an12_x1
   port map (
      i0  => aux1129,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_58_ins : no3_x1
   port map (
      i0  => an12_x1_18_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux801,
      nq  => no3_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_125_ins : na3_x1
   port map (
      i0  => not_aux571,
      i1  => not_aux1131,
      i2  => not_aux919,
      nq  => na3_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_380_ins : oa22_x2
   port map (
      i0  => aux1132,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_125_sig,
      q   => oa22_x2_380_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_417_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa22_x2_380_sig,
      i2  => no3_x1_58_sig,
      nq  => noa22_x1_417_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_461_ins : na2_x1
   port map (
      i0  => not_aux1121,
      i1  => not_in_rom_input_index(2),
      nq  => na2_x1_461_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_462_ins : na2_x1
   port map (
      i0  => not_aux406,
      i1  => not_aux658,
      nq  => na2_x1_462_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_39_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_462_sig,
      i1  => na2_x1_461_sig,
      q   => mx2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_418_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => mx2_x2_39_sig,
      i2  => aux1128,
      nq  => noa22_x1_418_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_127_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_418_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa22_x1_417_sig,
      nq  => nao2o22_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_379_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_127_sig,
      i1  => not_in_rom_input_index(6),
      i2  => inv_x2_84_sig,
      q   => oa22_x2_379_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_105_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_379_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_87_sig,
      i3  => inv_x2_82_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_106_ins : oa2ao222_x2
   port map (
      i0  => not_aux458,
      i1  => aux1687,
      i2  => aux741,
      i3  => not_aux536,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_31_ins : on12_x1
   port map (
      i0  => not_aux709,
      i1  => aux892,
      q   => on12_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_7_ins : noa2a2a23_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => on12_x1_31_sig,
      i2  => not_aux329,
      i3  => aux1651,
      i4  => aux1688,
      i5  => oa2ao222_x2_106_sig,
      nq  => noa2a2a23_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_185_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => noa2a2a23_x1_7_sig,
      i2  => not_aux1070,
      nq  => nao22_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_381_ins : oa22_x2
   port map (
      i0  => not_aux504,
      i1  => not_aux919,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_381_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_463_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux795,
      nq  => na2_x1_463_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_419_ins : noa22_x1
   port map (
      i0  => na2_x1_463_sig,
      i1  => oa22_x2_381_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_419_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_126_ins : na3_x1
   port map (
      i0  => aux1112,
      i1  => in_rom_neuron_index(1),
      i2  => aux429,
      nq  => na3_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_97_ins : o2_x2
   port map (
      i0  => not_aux536,
      i1  => aux997,
      q   => o2_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_148_ins : a2_x2
   port map (
      i0  => not_aux117,
      i1  => not_aux111,
      q   => a2_x2_148_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_186_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_148_sig,
      i2  => not_aux974,
      nq  => nao22_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_464_ins : na2_x1
   port map (
      i0  => not_aux404,
      i1  => not_aux836,
      nq  => na2_x1_464_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_8_ins : noa2a2a23_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_464_sig,
      i2  => nao22_x1_186_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => o2_x2_97_sig,
      nq  => noa2a2a23_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_420_ins : noa22_x1
   port map (
      i0  => noa2a2a23_x1_8_sig,
      i1  => na3_x1_126_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_420_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_465_ins : na2_x1
   port map (
      i0  => not_aux995,
      i1  => not_aux3,
      nq  => na2_x1_465_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_37_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_465_sig,
      i1  => not_aux233,
      nq  => nmx2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_90_ins : ao22_x2
   port map (
      i0  => nmx2_x1_37_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1105,
      q   => ao22_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_187_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => ao22_x2_90_sig,
      i2  => not_aux1111,
      nq  => nao22_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_107_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_187_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_420_sig,
      i3  => noa22_x1_419_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_466_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux212,
      nq  => na2_x1_466_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_98_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1119,
      q   => o2_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_382_ins : oa22_x2
   port map (
      i0  => o2_x2_98_sig,
      i1  => na2_x1_466_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_382_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_91_ins : ao22_x2
   port map (
      i0  => aux1810,
      i1  => aux186,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_422_ins : noa22_x1
   port map (
      i0  => not_aux154,
      i1  => not_aux786,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_422_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_188_ins : nao22_x1
   port map (
      i0  => noa22_x1_422_sig,
      i1  => ao22_x2_91_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_421_ins : noa22_x1
   port map (
      i0  => nao22_x1_188_sig,
      i1  => oa22_x2_382_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_421_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_467_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux251,
      nq  => na2_x1_467_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_67_ins : a3_x2
   port map (
      i0  => not_aux120,
      i1  => not_aux429,
      i2  => aux6,
      q   => a3_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_99_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_67_sig,
      q   => o2_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_383_ins : oa22_x2
   port map (
      i0  => o2_x2_99_sig,
      i1  => na2_x1_467_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_383_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_424_ins : noa22_x1
   port map (
      i0  => not_aux47,
      i1  => not_aux596,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_424_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_425_ins : noa22_x1
   port map (
      i0  => not_aux441,
      i1  => not_aux556,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_425_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_189_ins : nao22_x1
   port map (
      i0  => noa22_x1_425_sig,
      i1  => noa22_x1_424_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_423_ins : noa22_x1
   port map (
      i0  => nao22_x1_189_sig,
      i1  => oa22_x2_383_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_423_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_85_ins : inv_x2
   port map (
      i   => not_aux1117,
      nq  => inv_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_384_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux454,
      i2  => inv_x2_85_sig,
      q   => oa22_x2_384_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_426_ins : noa22_x1
   port map (
      i0  => not_in_rom_input_index(2),
      i1  => not_aux1704,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_426_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_60_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1118,
      nq  => no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_59_ins : no3_x1
   port map (
      i0  => no2_x1_60_sig,
      i1  => noa22_x1_426_sig,
      i2  => oa22_x2_384_sig,
      nq  => no3_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_190_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => no3_x1_59_sig,
      i2  => not_aux1116,
      nq  => nao22_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_108_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_190_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_423_sig,
      i3  => noa22_x1_421_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_46_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_108_sig,
      i1   => oa2ao222_x2_107_sig,
      i2   => nao22_x1_185_sig,
      q    => mx3_x2_46_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_428_ins : noa22_x1
   port map (
      i0  => not_aux266,
      i1  => not_aux1194,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_428_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_429_ins : noa22_x1
   port map (
      i0  => not_aux375,
      i1  => not_aux670,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_429_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_191_ins : nao22_x1
   port map (
      i0  => noa22_x1_429_sig,
      i1  => noa22_x1_428_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_68_ins : a3_x2
   port map (
      i0  => not_aux134,
      i1  => not_aux51,
      i2  => not_aux187,
      q   => a3_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_100_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_68_sig,
      q   => o2_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_386_ins : oa22_x2
   port map (
      i0  => not_aux607,
      i1  => not_aux1193,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_386_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_385_ins : oa22_x2
   port map (
      i0  => oa22_x2_386_sig,
      i1  => o2_x2_100_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_385_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_427_ins : noa22_x1
   port map (
      i0  => oa22_x2_385_sig,
      i1  => nao22_x1_191_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_427_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_431_ins : noa22_x1
   port map (
      i0  => not_aux214,
      i1  => not_aux311,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_431_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_192_ins : nao22_x1
   port map (
      i0  => noa22_x1_431_sig,
      i1  => aux1195,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_430_ins : noa22_x1
   port map (
      i0  => nao22_x1_192_sig,
      i1  => not_aux1201,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_430_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_127_ins : na3_x1
   port map (
      i0  => not_aux199,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux156,
      nq  => na3_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_468_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_127_sig,
      nq  => na2_x1_468_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_387_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux563,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_387_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_16_ins : a4_x2
   port map (
      i0  => oa22_x2_387_sig,
      i1  => not_aux1192,
      i2  => na2_x1_468_sig,
      i3  => not_aux1189,
      q   => a4_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_193_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => a4_x2_16_sig,
      i2  => not_aux1186,
      nq  => nao22_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_109_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_193_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_430_sig,
      i3  => noa22_x1_427_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_469_ins : na2_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux201,
      nq  => na2_x1_469_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_470_ins : na2_x1
   port map (
      i0  => not_aux555,
      i1  => not_aux379,
      nq  => na2_x1_470_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_38_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_470_sig,
      i1  => na2_x1_469_sig,
      nq  => nmx2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_432_ins : noa22_x1
   port map (
      i0  => not_aux547,
      i1  => not_aux169,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_432_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_388_ins : oa22_x2
   port map (
      i0  => not_aux117,
      i1  => not_aux128,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_388_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_128_ins : na3_x1
   port map (
      i0  => not_aux822,
      i1  => not_aux525,
      i2  => oa22_x2_388_sig,
      nq  => na3_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_26_ins : noa2ao222_x1
   port map (
      i0  => na3_x1_128_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => aux1141,
      i3  => noa22_x1_432_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_128_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_26_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_38_sig,
      nq  => nao2o22_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_129_ins : na3_x1
   port map (
      i0  => not_aux54,
      i1  => mbk_buf_not_aux125,
      i2  => not_aux83,
      nq  => na3_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_433_ins : noa22_x1
   port map (
      i0  => na3_x1_129_sig,
      i1  => in_rom_neuron_index(0),
      i2  => aux1152,
      nq  => noa22_x1_433_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_69_ins : a3_x2
   port map (
      i0  => not_aux96,
      i1  => not_aux65,
      i2  => not_aux38,
      q   => a3_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_93_ins : ao22_x2
   port map (
      i0  => a3_x2_69_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1143,
      q   => ao22_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_92_ins : ao22_x2
   port map (
      i0  => ao22_x2_93_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1150,
      q   => ao22_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_129_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_92_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_433_sig,
      nq  => nao2o22_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_435_ins : noa22_x1
   port map (
      i0  => not_aux972,
      i1  => not_aux657,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_435_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_194_ins : nao22_x1
   port map (
      i0  => noa22_x1_435_sig,
      i1  => aux1155,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_17_ins : a4_x2
   port map (
      i0  => not_aux275,
      i1  => not_aux559,
      i2  => not_aux231,
      i3  => not_aux359,
      q   => a4_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_389_ins : oa22_x2
   port map (
      i0  => not_aux32,
      i1  => a4_x2_17_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_389_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_434_ins : noa22_x1
   port map (
      i0  => oa22_x2_389_sig,
      i1  => nao22_x1_194_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_434_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_86_ins : inv_x2
   port map (
      i   => not_aux1161,
      nq  => inv_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_471_ins : na2_x1
   port map (
      i0  => not_aux926,
      i1  => not_aux267,
      nq  => na2_x1_471_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_472_ins : na2_x1
   port map (
      i0  => not_aux456,
      i1  => not_aux227,
      nq  => na2_x1_472_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_87_ins : inv_x2
   port map (
      i   => not_aux1049,
      nq  => inv_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_101_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => inv_x2_87_sig,
      i1   => na2_x1_472_sig,
      i2   => na2_x1_471_sig,
      nq   => nmx3_x1_101_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_195_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_101_sig,
      i2  => not_aux1813,
      nq  => nao22_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_110_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_195_sig,
      i1  => in_rom_input_index(4),
      i2  => inv_x2_86_sig,
      i3  => noa22_x1_434_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_48_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_110_sig,
      i1   => nao2o22_x1_129_sig,
      i2   => nao2o22_x1_128_sig,
      q    => mx3_x2_48_sig,
      vdd  => vdd,
      vss  => vss
   );

a4_x2_18_ins : a4_x2
   port map (
      i0  => not_aux410,
      i1  => not_aux243,
      i2  => in_rom_neuron_index(0),
      i3  => aux34,
      q   => a4_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_61_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a4_x2_18_sig,
      nq  => no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_101_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux585,
      q   => o2_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_88_ins : inv_x2
   port map (
      i   => aux1208,
      nq  => inv_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_390_ins : oa22_x2
   port map (
      i0  => not_aux1207,
      i1  => inv_x2_88_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_390_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_436_ins : noa22_x1
   port map (
      i0  => oa22_x2_390_sig,
      i1  => o2_x2_101_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_436_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_94_ins : ao22_x2
   port map (
      i0  => noa22_x1_436_sig,
      i1  => no2_x1_61_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_391_ins : oa22_x2
   port map (
      i0  => not_aux399,
      i1  => not_aux567,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_391_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_89_ins : inv_x2
   port map (
      i   => aux1206,
      nq  => inv_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_437_ins : noa22_x1
   port map (
      i0  => inv_x2_89_sig,
      i1  => oa22_x2_391_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_437_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_90_ins : inv_x2
   port map (
      i   => aux1205,
      nq  => inv_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_439_ins : noa22_x1
   port map (
      i0  => not_aux225,
      i1  => not_aux495,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_439_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_440_ins : noa22_x1
   port map (
      i0  => not_aux443,
      i1  => not_aux309,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_440_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_196_ins : nao22_x1
   port map (
      i0  => noa22_x1_440_sig,
      i1  => noa22_x1_439_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_438_ins : noa22_x1
   port map (
      i0  => nao22_x1_196_sig,
      i1  => inv_x2_90_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_438_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_95_ins : ao22_x2
   port map (
      i0  => noa22_x1_438_sig,
      i1  => noa22_x1_437_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_130_ins : na3_x1
   port map (
      i0  => aux761,
      i1  => not_aux550,
      i2  => aux1213,
      nq  => na3_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_473_ins : na2_x1
   port map (
      i0  => not_aux1212,
      i1  => not_aux1211,
      nq  => na2_x1_473_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_39_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => na2_x1_473_sig,
      i1  => na3_x1_130_sig,
      nq  => nmx2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_91_ins : inv_x2
   port map (
      i   => aux1214,
      nq  => inv_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_40_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => inv_x2_91_sig,
      i1  => aux1214,
      q   => mx2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_441_ins : noa22_x1
   port map (
      i0  => aux683,
      i1  => not_aux350,
      i2  => mx2_x2_40_sig,
      nq  => noa22_x1_441_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_130_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_441_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx2_x1_39_sig,
      nq  => nao2o22_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_111_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_130_sig,
      i1  => aux1650,
      i2  => ao22_x2_95_sig,
      i3  => ao22_x2_94_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_47_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_111_sig,
      i1   => mx3_x2_48_sig,
      i2   => oa2ao222_x2_109_sig,
      q    => mx3_x2_47_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_13_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_47_sig,
      i1   => mx3_x2_46_sig,
      i2   => oa2ao222_x2_105_sig,
      q    => out_data_rom(13),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_92_ins : inv_x2
   port map (
      i   => not_aux1138,
      nq  => inv_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_62_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux1249,
      nq  => no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_63_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => aux1247,
      nq  => no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_96_ins : ao22_x2
   port map (
      i0  => no2_x1_63_sig,
      i1  => no2_x1_62_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_64_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1243,
      nq  => no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_149_ins : a2_x2
   port map (
      i0  => not_aux306,
      i1  => not_aux429,
      q   => a2_x2_149_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_41_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => a2_x2_149_sig,
      q   => o3_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_474_ins : na2_x1
   port map (
      i0  => not_aux726,
      i1  => o3_x2_41_sig,
      nq  => na2_x1_474_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_66_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1241,
      nq  => no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_150_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux561,
      q   => a2_x2_150_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_97_ins : ao22_x2
   port map (
      i0  => a2_x2_150_sig,
      i1  => no2_x1_66_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_151_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux178,
      q   => a2_x2_151_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_60_ins : no3_x1
   port map (
      i0  => a2_x2_151_sig,
      i1  => ao22_x2_97_sig,
      i2  => na2_x1_474_sig,
      nq  => no3_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_65_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => no3_x1_60_sig,
      nq  => no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_61_ins : no3_x1
   port map (
      i0  => aux1173,
      i1  => not_aux83,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_19_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1236,
      q   => an12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_442_ins : noa22_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux431,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_442_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_475_ins : na2_x1
   port map (
      i0  => not_aux303,
      i1  => not_aux1081,
      nq  => na2_x1_475_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_62_ins : no3_x1
   port map (
      i0  => na2_x1_475_sig,
      i1  => noa22_x1_442_sig,
      i2  => an12_x1_19_sig,
      nq  => no3_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_20_ins : ao2o22_x2
   port map (
      i0  => aux1240,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(1),
      i3  => no3_x1_62_sig,
      q   => ao2o22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_131_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_20_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => no3_x1_61_sig,
      nq  => nao2o22_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_27_ins : noa2ao222_x1
   port map (
      i0  => nao2o22_x1_131_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => no2_x1_65_sig,
      i3  => no2_x1_64_sig,
      i4  => in_rom_input_index(4),
      nq  => noa2ao222_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_197_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_27_sig,
      i2  => not_aux669,
      nq  => nao22_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_112_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_197_sig,
      i1  => not_in_rom_neuron_index(2),
      i2  => ao22_x2_96_sig,
      i3  => inv_x2_92_sig,
      i4  => in_rom_neuron_index(2),
      q   => oa2ao222_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_93_ins : inv_x2
   port map (
      i   => not_aux1070,
      nq  => inv_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_198_ins : nao22_x1
   port map (
      i0  => not_aux536,
      i1  => aux84,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_70_ins : a3_x2
   port map (
      i0  => not_aux1217,
      i1  => not_aux1215,
      i2  => nao22_x1_198_sig,
      q   => a3_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_94_ins : inv_x2
   port map (
      i   => aux867,
      nq  => inv_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_99_ins : ao22_x2
   port map (
      i0  => aux54,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_94_sig,
      q   => ao22_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_98_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => ao22_x2_99_sig,
      i2  => a3_x2_70_sig,
      q   => ao22_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_132_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_98_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => aux1218,
      nq  => nao2o22_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_392_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_132_sig,
      i1  => in_rom_input_index(4),
      i2  => inv_x2_93_sig,
      q   => oa22_x2_392_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_67_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1224,
      nq  => no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_152_ins : a2_x2
   port map (
      i0  => not_aux1226,
      i1  => aux1651,
      q   => a2_x2_152_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_476_ins : na2_x1
   port map (
      i0  => not_aux208,
      i1  => not_aux112,
      nq  => na2_x1_476_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_5_ins : noa2a22_x1
   port map (
      i0  => na2_x1_476_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux429,
      i3  => not_aux393,
      nq  => noa2a22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_100_ins : ao22_x2
   port map (
      i0  => noa2a22_x1_5_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1105,
      q   => ao22_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_199_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => ao22_x2_100_sig,
      i2  => not_aux1111,
      nq  => nao22_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_113_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_199_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => a2_x2_152_sig,
      i3  => no2_x1_67_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_32_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1231,
      q   => on12_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_71_ins : a3_x2
   port map (
      i0  => not_aux10,
      i1  => not_aux526,
      i2  => not_aux1229,
      q   => a3_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_394_ins : oa22_x2
   port map (
      i0  => not_aux255,
      i1  => not_aux617,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_394_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_393_ins : oa22_x2
   port map (
      i0  => oa22_x2_394_sig,
      i1  => a3_x2_71_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_393_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_443_ins : noa22_x1
   port map (
      i0  => oa22_x2_393_sig,
      i1  => on12_x1_32_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_443_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_33_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1235,
      q   => on12_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_102_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1232,
      q   => o2_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_396_ins : oa22_x2
   port map (
      i0  => not_aux333,
      i1  => not_aux757,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_396_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_395_ins : oa22_x2
   port map (
      i0  => oa22_x2_396_sig,
      i1  => o2_x2_102_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_395_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_444_ins : noa22_x1
   port map (
      i0  => oa22_x2_395_sig,
      i1  => on12_x1_33_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_444_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_34_ins : on12_x1
   port map (
      i0  => aux1227,
      i1  => in_rom_neuron_index(1),
      q   => on12_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_19_ins : na4_x1
   port map (
      i0  => not_aux559,
      i1  => not_aux1228,
      i2  => not_aux883,
      i3  => on12_x1_34_sig,
      nq  => na4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_445_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux180,
      i2  => na4_x1_19_sig,
      nq  => noa22_x1_445_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_200_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => noa22_x1_445_sig,
      i2  => not_aux1116,
      nq  => nao22_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_114_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_200_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_444_sig,
      i3  => noa22_x1_443_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_49_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_114_sig,
      i1   => oa2ao222_x2_113_sig,
      i2   => oa22_x2_392_sig,
      q    => mx3_x2_49_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_133_ins : nao2o22_x1
   port map (
      i0  => aux1260,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => aux1262,
      nq  => nao2o22_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_95_ins : inv_x2
   port map (
      i   => not_aux1254,
      nq  => inv_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_134_ins : nao2o22_x1
   port map (
      i0  => aux1258,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_95_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_96_ins : inv_x2
   port map (
      i   => not_aux1813,
      nq  => inv_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_20_ins : an12_x1
   port map (
      i0  => aux1269,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_447_ins : noa22_x1
   port map (
      i0  => not_aux93,
      i1  => not_aux33,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_447_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_201_ins : nao22_x1
   port map (
      i0  => noa22_x1_447_sig,
      i1  => an12_x1_20_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_448_ins : noa22_x1
   port map (
      i0  => not_aux111,
      i1  => not_aux82,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_448_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_202_ins : nao22_x1
   port map (
      i0  => aux1268,
      i1  => noa22_x1_448_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_446_ins : noa22_x1
   port map (
      i0  => nao22_x1_202_sig,
      i1  => nao22_x1_201_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_446_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_203_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1266,
      i2  => not_aux1161,
      nq  => nao22_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_115_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_203_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_446_sig,
      i3  => inv_x2_96_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_51_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_115_sig,
      i1   => nao2o22_x1_134_sig,
      i2   => nao2o22_x1_133_sig,
      q    => mx3_x2_51_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_103_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1274,
      q   => o2_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_153_ins : a2_x2
   port map (
      i0  => not_aux230,
      i1  => aux1687,
      q   => a2_x2_153_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_68_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1275,
      nq  => no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_204_ins : nao22_x1
   port map (
      i0  => no2_x1_68_sig,
      i1  => a2_x2_153_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_449_ins : noa22_x1
   port map (
      i0  => nao22_x1_204_sig,
      i1  => o2_x2_103_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_449_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_154_ins : a2_x2
   port map (
      i0  => not_aux1278,
      i1  => aux1648,
      q   => a2_x2_154_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_97_ins : inv_x2
   port map (
      i   => not_aux1186,
      nq  => inv_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_397_ins : oa22_x2
   port map (
      i0  => aux1648,
      i1  => not_aux1271,
      i2  => inv_x2_97_sig,
      q   => oa22_x2_397_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_116_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_397_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a2_x2_154_sig,
      i3  => noa22_x1_449_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_20_ins : na4_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux270,
      i2  => in_rom_neuron_index(0),
      i3  => aux314,
      nq  => na4_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_205_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1284,
      i2  => in_rom_neuron_index(3),
      nq  => nao22_x1_205_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_72_ins : a3_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => nao22_x1_205_sig,
      i2  => na4_x1_20_sig,
      q   => a3_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_69_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1282,
      nq  => no2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_155_ins : a2_x2
   port map (
      i0  => not_aux1283,
      i1  => aux1651,
      q   => a2_x2_155_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_101_ins : ao22_x2
   port map (
      i0  => a2_x2_155_sig,
      i1  => no2_x1_69_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_135_ins : nao2o22_x1
   port map (
      i0  => aux1290,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => aux1285,
      nq  => nao2o22_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_117_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_135_sig,
      i1  => aux1650,
      i2  => ao22_x2_101_sig,
      i3  => a3_x2_72_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_50_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_117_sig,
      i1   => oa2ao222_x2_116_sig,
      i2   => mx3_x2_51_sig,
      q    => mx3_x2_50_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_14_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_50_sig,
      i1   => mx3_x2_49_sig,
      i2   => oa2ao222_x2_112_sig,
      q    => out_data_rom(14),
      vdd  => vdd,
      vss  => vss
   );

o2_x2_104_ins : o2_x2
   port map (
      i0  => not_aux1283,
      i1  => mbk_buf_not_aux1651,
      q   => o2_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_35_ins : on12_x1
   port map (
      i0  => aux1282,
      i1  => in_rom_neuron_index(3),
      q   => on12_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_450_ins : noa22_x1
   port map (
      i0  => on12_x1_35_sig,
      i1  => o2_x2_104_sig,
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_450_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_21_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1284,
      q   => an12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_73_ins : a3_x2
   port map (
      i0  => not_aux1207,
      i1  => in_rom_neuron_index(0),
      i2  => aux1688,
      q   => a3_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_102_ins : ao22_x2
   port map (
      i0  => a3_x2_73_sig,
      i1  => an12_x1_21_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_98_ins : inv_x2
   port map (
      i   => aux1285,
      nq  => inv_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_99_ins : inv_x2
   port map (
      i   => aux1290,
      nq  => inv_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_136_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => inv_x2_99_sig,
      i2  => inv_x2_98_sig,
      i3  => mbk_buf_not_aux1649,
      nq  => nao2o22_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_118_ins : oa2ao222_x2
   port map (
      i0  => aux1650,
      i1  => nao2o22_x1_136_sig,
      i2  => ao22_x2_102_sig,
      i3  => noa22_x1_450_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_22_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1262,
      q   => an12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_23_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1260,
      q   => an12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_100_ins : inv_x2
   port map (
      i   => aux1258,
      nq  => inv_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_137_ins : nao2o22_x1
   port map (
      i0  => inv_x2_100_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux1254,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_119_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_137_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => an12_x1_23_sig,
      i3  => an12_x1_22_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_24_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1266,
      q   => an12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_156_ins : a2_x2
   port map (
      i0  => not_aux1159,
      i1  => aux1651,
      q   => a2_x2_156_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_477_ins : na2_x1
   port map (
      i0  => not_aux264,
      i1  => not_aux322,
      nq  => na2_x1_477_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_478_ins : na2_x1
   port map (
      i0  => not_aux68,
      i1  => not_aux166,
      nq  => na2_x1_478_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_479_ins : na2_x1
   port map (
      i0  => not_aux560,
      i1  => not_aux443,
      nq  => na2_x1_479_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_41_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_479_sig,
      i1  => na2_x1_478_sig,
      q   => mx2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_102_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_41_sig,
      i1   => aux1269,
      i2   => na2_x1_477_sig,
      nq   => nmx3_x1_102_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_157_ins : a2_x2
   port map (
      i0  => not_aux1068,
      i1  => not_aux484,
      q   => a2_x2_157_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_21_ins : ao2o22_x2
   port map (
      i0  => a2_x2_157_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux1305,
      q   => ao2o22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_138_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_21_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_102_sig,
      nq  => nao2o22_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_120_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_138_sig,
      i1  => in_rom_input_index(4),
      i2  => a2_x2_156_sig,
      i3  => an12_x1_24_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_70_ins : no2_x1
   port map (
      i0  => not_aux1271,
      i1  => mbk_buf_not_aux1648,
      nq  => no2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_71_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => aux1184,
      nq  => no2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_480_ins : na2_x1
   port map (
      i0  => not_aux1031,
      i1  => not_aux156,
      nq  => na2_x1_480_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_103_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => aux1274,
      i1   => na2_x1_480_sig,
      i2   => aux1275,
      nq   => nmx3_x1_103_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_139_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_103_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => not_aux1278,
      i3  => mbk_buf_not_aux1648,
      nq  => nao2o22_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_121_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_139_sig,
      i1  => in_rom_input_index(6),
      i2  => no2_x1_71_sig,
      i3  => no2_x1_70_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_52_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_121_sig,
      i1   => oa2ao222_x2_120_sig,
      i2   => oa2ao222_x2_119_sig,
      q    => mx3_x2_52_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_72_ins : no2_x1
   port map (
      i0  => not_aux1226,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_25_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1224,
      q   => an12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_103_ins : ao22_x2
   port map (
      i0  => an12_x1_25_sig,
      i1  => no2_x1_72_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux201,
      i2  => in_rom_neuron_index(0),
      i3  => in_rom_input_index(2),
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_106_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux412,
      q   => o2_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_132_ins : na3_x1
   port map (
      i0  => not_aux289,
      i1  => not_aux681,
      i2  => o2_x2_106_sig,
      nq  => na3_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_159_ins : a2_x2
   port map (
      i0  => na3_x1_132_sig,
      i1  => in_rom_neuron_index(1),
      q   => a2_x2_159_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_63_ins : no3_x1
   port map (
      i0  => aux1292,
      i1  => a2_x2_159_sig,
      i2  => no4_x1_5_sig,
      nq  => no3_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_105_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => no3_x1_63_sig,
      q   => o2_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_4_ins : o4_x2
   port map (
      i0  => not_aux64,
      i1  => aux1097,
      i2  => in_rom_neuron_index(1),
      i3  => aux112,
      q   => o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_107_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1293,
      q   => o2_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_481_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux122,
      nq  => na2_x1_481_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_398_ins : oa22_x2
   port map (
      i0  => na2_x1_481_sig,
      i1  => o2_x2_107_sig,
      i2  => mbk_buf_not_aux1651,
      q   => oa22_x2_398_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_131_ins : na3_x1
   port map (
      i0  => oa22_x2_398_sig,
      i1  => o4_x2_4_sig,
      i2  => o2_x2_105_sig,
      nq  => na3_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_158_ins : a2_x2
   port map (
      i0  => na3_x1_131_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      q   => a2_x2_158_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_451_ins : noa22_x1
   port map (
      i0  => not_aux915,
      i1  => not_aux1131,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_451_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_482_ins : na2_x1
   port map (
      i0  => not_aux1024,
      i1  => not_aux89,
      nq  => na2_x1_482_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_74_ins : a3_x2
   port map (
      i0  => not_aux255,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux34,
      q   => a3_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_104_ins : ao22_x2
   port map (
      i0  => a3_x2_74_sig,
      i1  => na2_x1_482_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_123_ins : oa2ao222_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => aux1218,
      i2  => ao22_x2_104_sig,
      i3  => noa22_x1_451_sig,
      i4  => not_in_rom_neuron_index(3),
      q   => oa2ao222_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_122_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_123_sig,
      i1  => aux1712,
      i2  => a2_x2_158_sig,
      i3  => ao22_x2_103_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_73_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => aux1113,
      nq  => no2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_108_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1292,
      q   => o2_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_101_ins : inv_x2
   port map (
      i   => aux1118,
      nq  => inv_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_42_ins : o3_x2
   port map (
      i0  => inv_x2_101_sig,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => o3_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_452_ins : noa22_x1
   port map (
      i0  => o3_x2_42_sig,
      i1  => o2_x2_108_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_452_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_483_ins : na2_x1
   port map (
      i0  => not_aux226,
      i1  => not_aux308,
      nq  => na2_x1_483_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_104_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => aux1235,
      i1   => aux1232,
      i2   => na2_x1_483_sig,
      nq   => nmx3_x1_104_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_484_ins : na2_x1
   port map (
      i0  => not_aux207,
      i1  => not_aux351,
      nq  => na2_x1_484_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_105_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => aux1231,
      i1   => na2_x1_484_sig,
      i2   => aux1119,
      nq   => nmx3_x1_105_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_140_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => nmx3_x1_105_sig,
      i2  => nmx3_x1_104_sig,
      i3  => mbk_buf_not_aux1648,
      nq  => nao2o22_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_124_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_140_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_452_sig,
      i3  => no2_x1_73_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_26_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1243,
      q   => an12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_160_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1122,
      q   => a2_x2_160_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_454_ins : noa22_x1
   port map (
      i0  => not_aux309,
      i1  => not_aux341,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_454_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_206_ins : nao22_x1
   port map (
      i0  => noa22_x1_454_sig,
      i1  => a2_x2_160_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_206_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_400_ins : oa22_x2
   port map (
      i0  => not_aux111,
      i1  => not_aux591,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_400_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_401_ins : oa22_x2
   port map (
      i0  => not_aux82,
      i1  => not_aux1064,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_401_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_399_ins : oa22_x2
   port map (
      i0  => oa22_x2_401_sig,
      i1  => oa22_x2_400_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_399_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_453_ins : noa22_x1
   port map (
      i0  => oa22_x2_399_sig,
      i1  => nao22_x1_206_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_453_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_105_ins : ao22_x2
   port map (
      i0  => noa22_x1_453_sig,
      i1  => an12_x1_26_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_485_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1240,
      nq  => na2_x1_485_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_109_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux99,
      q   => o2_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_404_ins : oa22_x2
   port map (
      i0  => not_aux452,
      i1  => not_aux542,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_404_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_403_ins : oa22_x2
   port map (
      i0  => oa22_x2_404_sig,
      i1  => o2_x2_109_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_403_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_402_ins : oa22_x2
   port map (
      i0  => oa22_x2_403_sig,
      i1  => na2_x1_485_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_402_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_134_ins : na3_x1
   port map (
      i0  => aux15,
      i1  => not_aux210,
      i2  => aux1674,
      nq  => na3_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_43_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux301,
      q   => o3_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_133_ins : na3_x1
   port map (
      i0  => o3_x2_43_sig,
      i1  => na3_x1_134_sig,
      i2  => oa22_x2_402_sig,
      nq  => na3_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_161_ins : a2_x2
   port map (
      i0  => na3_x1_133_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      q   => a2_x2_161_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_102_ins : inv_x2
   port map (
      i   => aux1247,
      nq  => inv_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_103_ins : inv_x2
   port map (
      i   => aux1249,
      nq  => inv_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_22_ins : ao2o22_x2
   port map (
      i0  => inv_x2_103_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => inv_x2_102_sig,
      q   => ao2o22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_207_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => ao2o22_x2_22_sig,
      i2  => not_aux1300,
      nq  => nao22_x1_207_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_125_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_207_sig,
      i1  => in_rom_neuron_index(2),
      i2  => a2_x2_161_sig,
      i3  => ao22_x2_105_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_53_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_125_sig,
      i1   => oa2ao222_x2_124_sig,
      i2   => oa2ao222_x2_122_sig,
      q    => mx3_x2_53_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_15_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_53_sig,
      i1   => mx3_x2_52_sig,
      i2   => oa2ao222_x2_118_sig,
      q    => out_data_rom(15),
      vdd  => vdd,
      vss  => vss
   );

no2_x1_74_ins : no2_x1
   port map (
      i0  => not_aux197,
      i1  => not_aux1320,
      nq  => no2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_36_ins : on12_x1
   port map (
      i0  => no2_x1_74_sig,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_208_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux247,
      i2  => aux1673,
      nq  => nao22_x1_208_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_406_ins : oa22_x2
   port map (
      i0  => not_aux1018,
      i1  => not_aux1319,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_406_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_405_ins : oa22_x2
   port map (
      i0  => oa22_x2_406_sig,
      i1  => nao22_x1_208_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_405_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_455_ins : noa22_x1
   port map (
      i0  => oa22_x2_405_sig,
      i1  => on12_x1_36_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_455_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_407_ins : oa22_x2
   port map (
      i0  => not_aux997,
      i1  => not_aux371,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_407_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_408_ins : oa22_x2
   port map (
      i0  => not_aux399,
      i1  => not_aux982,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_408_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_456_ins : noa22_x1
   port map (
      i0  => oa22_x2_408_sig,
      i1  => oa22_x2_407_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_456_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_409_ins : oa22_x2
   port map (
      i0  => not_aux180,
      i1  => not_aux514,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_409_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_75_ins : a3_x2
   port map (
      i0  => not_aux785,
      i1  => not_aux816,
      i2  => oa22_x2_409_sig,
      q   => a3_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_110_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_75_sig,
      q   => o2_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_486_ins : na2_x1
   port map (
      i0  => not_aux25,
      i1  => not_aux352,
      nq  => na2_x1_486_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_458_ins : noa22_x1
   port map (
      i0  => na2_x1_486_sig,
      i1  => not_aux376,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_458_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_459_ins : noa22_x1
   port map (
      i0  => not_aux333,
      i1  => not_aux502,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_459_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_209_ins : nao22_x1
   port map (
      i0  => noa22_x1_459_sig,
      i1  => noa22_x1_458_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_209_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_457_ins : noa22_x1
   port map (
      i0  => nao22_x1_209_sig,
      i1  => o2_x2_110_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_457_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_107_ins : ao22_x2
   port map (
      i0  => noa22_x1_457_sig,
      i1  => noa22_x1_456_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_410_ins : oa22_x2
   port map (
      i0  => not_aux514,
      i1  => not_aux74,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_410_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_411_ins : oa22_x2
   port map (
      i0  => not_aux99,
      i1  => not_aux1318,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_411_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_460_ins : noa22_x1
   port map (
      i0  => oa22_x2_411_sig,
      i1  => oa22_x2_410_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_460_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_37_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1317,
      q   => on12_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_135_ins : na3_x1
   port map (
      i0  => not_aux1316,
      i1  => not_aux155,
      i2  => on12_x1_37_sig,
      nq  => na3_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_487_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_135_sig,
      nq  => na2_x1_487_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_75_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux256,
      nq  => no2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_210_ins : nao22_x1
   port map (
      i0  => no2_x1_75_sig,
      i1  => aux336,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_210_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_413_ins : oa22_x2
   port map (
      i0  => not_aux208,
      i1  => not_aux401,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_413_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_412_ins : oa22_x2
   port map (
      i0  => oa22_x2_413_sig,
      i1  => nao22_x1_210_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_412_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_461_ins : noa22_x1
   port map (
      i0  => oa22_x2_412_sig,
      i1  => na2_x1_487_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_461_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_108_ins : ao22_x2
   port map (
      i0  => noa22_x1_461_sig,
      i1  => noa22_x1_460_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_106_ins : ao22_x2
   port map (
      i0  => ao22_x2_108_sig,
      i1  => ao22_x2_107_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_463_ins : noa22_x1
   port map (
      i0  => not_aux330,
      i1  => not_aux379,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_463_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_464_ins : noa22_x1
   port map (
      i0  => not_aux1031,
      i1  => not_aux159,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_464_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_211_ins : nao22_x1
   port map (
      i0  => noa22_x1_464_sig,
      i1  => noa22_x1_463_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_211_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_415_ins : oa22_x2
   port map (
      i0  => not_aux70,
      i1  => not_aux136,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_415_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_416_ins : oa22_x2
   port map (
      i0  => not_aux78,
      i1  => not_aux486,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_416_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_414_ins : oa22_x2
   port map (
      i0  => oa22_x2_416_sig,
      i1  => oa22_x2_415_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_414_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_462_ins : noa22_x1
   port map (
      i0  => oa22_x2_414_sig,
      i1  => nao22_x1_211_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_462_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_466_ins : noa22_x1
   port map (
      i0  => not_aux766,
      i1  => not_aux270,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_466_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_162_ins : a2_x2
   port map (
      i0  => not_aux562,
      i1  => aux1660,
      q   => a2_x2_162_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_212_ins : nao22_x1
   port map (
      i0  => a2_x2_162_sig,
      i1  => noa22_x1_466_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_212_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_417_ins : oa22_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux268,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_417_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_418_ins : oa22_x2
   port map (
      i0  => not_aux255,
      i1  => not_aux190,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_418_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_76_ins : a3_x2
   port map (
      i0  => not_aux187,
      i1  => oa22_x2_418_sig,
      i2  => oa22_x2_417_sig,
      q   => a3_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_111_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_76_sig,
      q   => o2_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_465_ins : noa22_x1
   port map (
      i0  => o2_x2_111_sig,
      i1  => nao22_x1_212_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_465_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_112_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux97,
      q   => o2_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_136_ins : na3_x1
   port map (
      i0  => not_aux1319,
      i1  => not_aux990,
      i2  => o2_x2_112_sig,
      nq  => na3_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_127_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_136_sig,
      i1  => aux1656,
      i2  => noa22_x1_465_sig,
      i3  => noa22_x1_462_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_126_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_127_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_106_sig,
      i3  => noa22_x1_455_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_419_ins : oa22_x2
   port map (
      i0  => not_aux105,
      i1  => not_aux431,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_419_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_420_ins : oa22_x2
   port map (
      i0  => not_aux312,
      i1  => not_aux442,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_420_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_467_ins : noa22_x1
   port map (
      i0  => oa22_x2_420_sig,
      i1  => oa22_x2_419_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_467_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_469_ins : noa22_x1
   port map (
      i0  => not_aux105,
      i1  => aux256,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_469_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_470_ins : noa22_x1
   port map (
      i0  => not_aux470,
      i1  => not_aux482,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_470_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_213_ins : nao22_x1
   port map (
      i0  => noa22_x1_470_sig,
      i1  => noa22_x1_469_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_213_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_422_ins : oa22_x2
   port map (
      i0  => not_aux296,
      i1  => not_aux425,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_422_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_423_ins : oa22_x2
   port map (
      i0  => not_aux429,
      i1  => aux459,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_423_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_421_ins : oa22_x2
   port map (
      i0  => oa22_x2_423_sig,
      i1  => oa22_x2_422_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_421_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_468_ins : noa22_x1
   port map (
      i0  => oa22_x2_421_sig,
      i1  => nao22_x1_213_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_468_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_488_ins : na2_x1
   port map (
      i0  => not_aux1311,
      i1  => not_aux382,
      nq  => na2_x1_488_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_489_ins : na2_x1
   port map (
      i0  => not_aux57,
      i1  => not_aux555,
      nq  => na2_x1_489_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_137_ins : na3_x1
   port map (
      i0  => not_aux7,
      i1  => not_aux32,
      i2  => not_aux438,
      nq  => na3_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_490_ins : na2_x1
   port map (
      i0  => not_aux132,
      i1  => not_aux93,
      nq  => na2_x1_490_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_42_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_490_sig,
      i1  => na3_x1_137_sig,
      q   => mx2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_106_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_42_sig,
      i1   => na2_x1_489_sig,
      i2   => na2_x1_488_sig,
      nq   => nmx3_x1_106_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_491_ins : na2_x1
   port map (
      i0  => not_aux203,
      i1  => not_aux986,
      nq  => na2_x1_491_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_28_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_491_sig,
      i2  => not_aux12,
      i3  => aux768,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_141_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_28_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_106_sig,
      nq  => nao2o22_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_128_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_141_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_468_sig,
      i3  => noa22_x1_467_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_472_ins : noa22_x1
   port map (
      i0  => not_aux217,
      i1  => not_aux1310,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_472_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_473_ins : noa22_x1
   port map (
      i0  => not_aux275,
      i1  => not_aux922,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_473_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_214_ins : nao22_x1
   port map (
      i0  => noa22_x1_473_sig,
      i1  => noa22_x1_472_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_214_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_44_ins : o3_x2
   port map (
      i0  => aux417,
      i1  => in_rom_neuron_index(0),
      i2  => aux50,
      q   => o3_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_425_ins : oa22_x2
   port map (
      i0  => not_aux65,
      i1  => not_aux333,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_425_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_424_ins : oa22_x2
   port map (
      i0  => oa22_x2_425_sig,
      i1  => o3_x2_44_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_424_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_471_ins : noa22_x1
   port map (
      i0  => oa22_x2_424_sig,
      i1  => nao22_x1_214_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_471_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_45_ins : o3_x2
   port map (
      i0  => aux520,
      i1  => in_rom_neuron_index(0),
      i2  => aux83,
      q   => o3_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_426_ins : oa22_x2
   port map (
      i0  => not_aux1031,
      i1  => not_aux147,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_426_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_474_ins : noa22_x1
   port map (
      i0  => oa22_x2_426_sig,
      i1  => o3_x2_45_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_474_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_492_ins : na2_x1
   port map (
      i0  => not_aux281,
      i1  => not_aux470,
      nq  => na2_x1_492_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_493_ins : na2_x1
   port map (
      i0  => not_aux258,
      i1  => not_aux14,
      nq  => na2_x1_493_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_40_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_493_sig,
      i1  => na2_x1_492_sig,
      nq  => nmx2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_494_ins : na2_x1
   port map (
      i0  => not_aux522,
      i1  => not_aux171,
      nq  => na2_x1_494_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_495_ins : na2_x1
   port map (
      i0  => not_aux710,
      i1  => not_aux134,
      nq  => na2_x1_495_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_427_ins : oa22_x2
   port map (
      i0  => not_aux115,
      i1  => not_aux230,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_427_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_428_ins : oa22_x2
   port map (
      i0  => not_aux293,
      i1  => not_aux107,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_428_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_163_ins : a2_x2
   port map (
      i0  => not_aux185,
      i1  => not_aux97,
      q   => a2_x2_163_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_138_ins : na3_x1
   port map (
      i0  => a2_x2_163_sig,
      i1  => oa22_x2_428_sig,
      i2  => oa22_x2_427_sig,
      nq  => na3_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_107_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_138_sig,
      i1   => na2_x1_495_sig,
      i2   => na2_x1_494_sig,
      nq   => nmx3_x1_107_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_142_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_107_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_40_sig,
      nq  => nao2o22_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_129_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_142_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_474_sig,
      i3  => noa22_x1_471_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_139_ins : na3_x1
   port map (
      i0  => not_aux427,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux180,
      nq  => na3_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_430_ins : oa22_x2
   port map (
      i0  => not_aux222,
      i1  => not_aux1012,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_430_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_429_ins : oa22_x2
   port map (
      i0  => oa22_x2_430_sig,
      i1  => na3_x1_139_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_429_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_164_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1094,
      q   => a2_x2_164_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_476_ins : noa22_x1
   port map (
      i0  => not_aux429,
      i1  => not_aux270,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_476_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_215_ins : nao22_x1
   port map (
      i0  => noa22_x1_476_sig,
      i1  => a2_x2_164_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_215_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_475_ins : noa22_x1
   port map (
      i0  => nao22_x1_215_sig,
      i1  => oa22_x2_429_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_475_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_478_ins : noa22_x1
   port map (
      i0  => not_aux721,
      i1  => not_aux8,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_478_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_64_ins : no3_x1
   port map (
      i0  => aux210,
      i1  => in_rom_neuron_index(0),
      i2  => aux68,
      nq  => no3_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_216_ins : nao22_x1
   port map (
      i0  => no3_x1_64_sig,
      i1  => noa22_x1_478_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_216_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_432_ins : oa22_x2
   port map (
      i0  => not_aux480,
      i1  => not_aux510,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_432_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_433_ins : oa22_x2
   port map (
      i0  => not_aux122,
      i1  => not_aux880,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_433_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_431_ins : oa22_x2
   port map (
      i0  => oa22_x2_433_sig,
      i1  => oa22_x2_432_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_431_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_477_ins : noa22_x1
   port map (
      i0  => oa22_x2_431_sig,
      i1  => nao22_x1_216_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_477_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_496_ins : na2_x1
   port map (
      i0  => not_aux605,
      i1  => not_aux93,
      nq  => na2_x1_496_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_497_ins : na2_x1
   port map (
      i0  => not_aux132,
      i1  => not_aux265,
      nq  => na2_x1_497_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_498_ins : na2_x1
   port map (
      i0  => not_aux629,
      i1  => not_aux99,
      nq  => na2_x1_498_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_499_ins : na2_x1
   port map (
      i0  => not_aux205,
      i1  => not_aux80,
      nq  => na2_x1_499_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_43_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_499_sig,
      i1  => na2_x1_498_sig,
      q   => mx2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_108_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_43_sig,
      i1   => na2_x1_497_sig,
      i2   => na2_x1_496_sig,
      nq   => nmx3_x1_108_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_500_ins : na2_x1
   port map (
      i0  => not_aux1314,
      i1  => not_aux3,
      nq  => na2_x1_500_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_501_ins : na2_x1
   port map (
      i0  => not_aux1312,
      i1  => not_aux81,
      nq  => na2_x1_501_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_502_ins : na2_x1
   port map (
      i0  => not_aux29,
      i1  => not_aux144,
      nq  => na2_x1_502_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_44_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_502_sig,
      i1  => na2_x1_501_sig,
      q   => mx2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_109_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_44_sig,
      i1   => na2_x1_500_sig,
      i2   => aux1313,
      nq   => nmx3_x1_109_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_143_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_109_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_108_sig,
      nq  => nao2o22_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_130_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_143_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_477_sig,
      i3  => noa22_x1_475_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_54_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_130_sig,
      i1   => oa2ao222_x2_129_sig,
      i2   => oa2ao222_x2_128_sig,
      q    => mx3_x2_54_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_165_ins : a2_x2
   port map (
      i0  => not_aux258,
      i1  => not_aux382,
      q   => a2_x2_165_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_109_ins : ao22_x2
   port map (
      i0  => a2_x2_165_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux489,
      q   => ao22_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_41_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux295,
      i1  => aux941,
      nq  => nmx2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_23_ins : ao2o22_x2
   port map (
      i0  => nmx2_x1_41_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => ao22_x2_109_sig,
      q   => ao2o22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_434_ins : oa22_x2
   port map (
      i0  => not_aux118,
      i1  => not_aux483,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_434_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_113_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1323,
      q   => o2_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_140_ins : na3_x1
   port map (
      i0  => not_aux343,
      i1  => o2_x2_113_sig,
      i2  => oa22_x2_434_sig,
      nq  => na3_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_141_ins : na3_x1
   port map (
      i0  => not_aux128,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(1),
      nq  => na3_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_166_ins : a2_x2
   port map (
      i0  => not_aux98,
      i1  => not_aux128,
      q   => a2_x2_166_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_218_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_166_sig,
      i2  => na3_x1_141_sig,
      nq  => nao22_x1_218_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_479_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_218_sig,
      i2  => na3_x1_140_sig,
      nq  => noa22_x1_479_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_217_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_479_sig,
      i2  => ao2o22_x2_23_sig,
      nq  => nao22_x1_217_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_503_ins : na2_x1
   port map (
      i0  => not_aux192,
      i1  => not_aux672,
      nq  => na2_x1_503_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_504_ins : na2_x1
   port map (
      i0  => not_aux418,
      i1  => not_aux620,
      nq  => na2_x1_504_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_142_ins : na3_x1
   port map (
      i0  => not_aux256,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux117,
      nq  => na3_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_104_ins : inv_x2
   port map (
      i   => aux1324,
      nq  => inv_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_219_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => inv_x2_104_sig,
      i2  => na3_x1_142_sig,
      nq  => nao22_x1_219_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_110_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_219_sig,
      i1   => na2_x1_504_sig,
      i2   => na2_x1_503_sig,
      nq   => nmx3_x1_110_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_167_ins : a2_x2
   port map (
      i0  => not_aux777,
      i1  => not_aux600,
      q   => a2_x2_167_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_24_ins : ao2o22_x2
   port map (
      i0  => a2_x2_167_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1699,
      i3  => aux156,
      q   => ao2o22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_144_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_24_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_110_sig,
      nq  => nao2o22_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_435_ins : oa22_x2
   port map (
      i0  => not_aux171,
      i1  => not_aux418,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_435_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_436_ins : oa22_x2
   port map (
      i0  => not_aux63,
      i1  => not_aux627,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_436_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_480_ins : noa22_x1
   port map (
      i0  => oa22_x2_436_sig,
      i1  => oa22_x2_435_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_480_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_482_ins : noa22_x1
   port map (
      i0  => not_aux1173,
      i1  => in_rom_input_index(2),
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_482_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_483_ins : noa22_x1
   port map (
      i0  => not_aux313,
      i1  => not_aux540,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_483_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_220_ins : nao22_x1
   port map (
      i0  => noa22_x1_483_sig,
      i1  => noa22_x1_482_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_220_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_438_ins : oa22_x2
   port map (
      i0  => not_aux187,
      i1  => not_aux460,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_438_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_439_ins : oa22_x2
   port map (
      i0  => not_aux289,
      i1  => not_aux853,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_439_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_437_ins : oa22_x2
   port map (
      i0  => oa22_x2_439_sig,
      i1  => oa22_x2_438_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_437_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_481_ins : noa22_x1
   port map (
      i0  => oa22_x2_437_sig,
      i1  => nao22_x1_220_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_481_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_505_ins : na2_x1
   port map (
      i0  => not_aux518,
      i1  => not_aux757,
      nq  => na2_x1_505_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_506_ins : na2_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux146,
      nq  => na2_x1_506_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_42_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_506_sig,
      i1  => na2_x1_505_sig,
      nq  => nmx2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_507_ins : na2_x1
   port map (
      i0  => not_aux531,
      i1  => not_aux383,
      nq  => na2_x1_507_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_508_ins : na2_x1
   port map (
      i0  => not_aux465,
      i1  => not_aux117,
      nq  => na2_x1_508_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_168_ins : a2_x2
   port map (
      i0  => not_aux467,
      i1  => not_aux394,
      q   => a2_x2_168_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_221_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_168_sig,
      i2  => not_aux1322,
      nq  => nao22_x1_221_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_111_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_221_sig,
      i1   => na2_x1_508_sig,
      i2   => na2_x1_507_sig,
      nq   => nmx3_x1_111_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_145_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_111_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_42_sig,
      nq  => nao2o22_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_131_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_145_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_481_sig,
      i3  => noa22_x1_480_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_56_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_131_sig,
      i1   => nao2o22_x1_144_sig,
      i2   => nao22_x1_217_sig,
      q    => mx3_x2_56_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_509_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux208,
      nq  => na2_x1_509_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_440_ins : oa22_x2
   port map (
      i0  => na2_x1_509_sig,
      i1  => not_aux1059,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_440_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_485_ins : noa22_x1
   port map (
      i0  => not_aux51,
      i1  => not_aux965,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_485_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_486_ins : noa22_x1
   port map (
      i0  => not_aux387,
      i1  => not_aux926,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_486_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_222_ins : nao22_x1
   port map (
      i0  => noa22_x1_486_sig,
      i1  => noa22_x1_485_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_222_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_484_ins : noa22_x1
   port map (
      i0  => nao22_x1_222_sig,
      i1  => oa22_x2_440_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_484_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_488_ins : noa22_x1
   port map (
      i0  => not_aux786,
      i1  => not_aux1325,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_488_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_489_ins : noa22_x1
   port map (
      i0  => not_aux170,
      i1  => not_aux781,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_489_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_223_ins : nao22_x1
   port map (
      i0  => noa22_x1_489_sig,
      i1  => noa22_x1_488_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_223_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_442_ins : oa22_x2
   port map (
      i0  => not_aux212,
      i1  => not_aux60,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_442_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_443_ins : oa22_x2
   port map (
      i0  => not_aux58,
      i1  => not_aux576,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_443_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_441_ins : oa22_x2
   port map (
      i0  => oa22_x2_443_sig,
      i1  => oa22_x2_442_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_441_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_487_ins : noa22_x1
   port map (
      i0  => oa22_x2_441_sig,
      i1  => nao22_x1_223_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_487_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_510_ins : na2_x1
   port map (
      i0  => not_aux465,
      i1  => not_aux146,
      nq  => na2_x1_510_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_511_ins : na2_x1
   port map (
      i0  => not_aux49,
      i1  => not_aux171,
      nq  => na2_x1_511_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_46_ins : o3_x2
   port map (
      i0  => aux1082,
      i1  => in_rom_neuron_index(0),
      i2  => aux52,
      q   => o3_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_224_ins : nao22_x1
   port map (
      i0  => not_aux1682,
      i1  => aux140,
      i2  => o3_x2_46_sig,
      nq  => nao22_x1_224_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_112_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_224_sig,
      i1   => na2_x1_511_sig,
      i2   => na2_x1_510_sig,
      nq   => nmx3_x1_112_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_512_ins : na2_x1
   port map (
      i0  => not_aux482,
      i1  => not_aux223,
      nq  => na2_x1_512_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_513_ins : na2_x1
   port map (
      i0  => not_aux238,
      i1  => not_aux435,
      nq  => na2_x1_513_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_169_ins : a2_x2
   port map (
      i0  => not_aux136,
      i1  => not_aux771,
      q   => a2_x2_169_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_170_ins : a2_x2
   port map (
      i0  => not_aux416,
      i1  => not_aux84,
      q   => a2_x2_170_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_147_ins : nao2o22_x1
   port map (
      i0  => a2_x2_170_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_169_sig,
      nq  => nao2o22_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_113_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_147_sig,
      i1   => na2_x1_513_sig,
      i2   => na2_x1_512_sig,
      nq   => nmx3_x1_113_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_146_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_113_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_112_sig,
      nq  => nao2o22_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_132_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_146_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_487_sig,
      i3  => noa22_x1_484_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => aux1121,
      i1  => in_rom_input_index(2),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_27_ins : an12_x1
   port map (
      i0  => xr2_x1_2_sig,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_65_ins : no3_x1
   port map (
      i0  => aux380,
      i1  => not_aux35,
      i2  => aux323,
      nq  => no3_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_76_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no3_x1_65_sig,
      nq  => no2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_225_ins : nao22_x1
   port map (
      i0  => no2_x1_76_sig,
      i1  => an12_x1_27_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_225_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_491_ins : noa22_x1
   port map (
      i0  => not_aux651,
      i1  => in_rom_input_index(2),
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_491_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_171_ins : a2_x2
   port map (
      i0  => not_aux592,
      i1  => aux1669,
      q   => a2_x2_171_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_226_ins : nao22_x1
   port map (
      i0  => a2_x2_171_sig,
      i1  => noa22_x1_491_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_226_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_490_ins : noa22_x1
   port map (
      i0  => nao22_x1_226_sig,
      i1  => nao22_x1_225_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_490_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_445_ins : oa22_x2
   port map (
      i0  => not_aux199,
      i1  => not_aux339,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_445_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_446_ins : oa22_x2
   port map (
      i0  => not_aux227,
      i1  => not_aux1222,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_446_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_444_ins : oa22_x2
   port map (
      i0  => oa22_x2_446_sig,
      i1  => oa22_x2_445_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_444_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_105_ins : inv_x2
   port map (
      i   => aux1808,
      nq  => inv_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_447_ins : oa22_x2
   port map (
      i0  => not_aux187,
      i1  => not_aux382,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_447_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_19_ins : a4_x2
   port map (
      i0  => oa22_x2_447_sig,
      i1  => inv_x2_105_sig,
      i2  => not_aux120,
      i3  => not_aux358,
      q   => a4_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_114_ins : o2_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => a4_x2_19_sig,
      q   => o2_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_492_ins : noa22_x1
   port map (
      i0  => o2_x2_114_sig,
      i1  => oa22_x2_444_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_492_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_448_ins : oa22_x2
   port map (
      i0  => not_aux721,
      i1  => not_aux457,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_448_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_449_ins : oa22_x2
   port map (
      i0  => not_aux612,
      i1  => not_aux43,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_449_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_493_ins : noa22_x1
   port map (
      i0  => oa22_x2_449_sig,
      i1  => oa22_x2_448_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_493_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_451_ins : oa22_x2
   port map (
      i0  => not_aux228,
      i1  => not_aux426,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_451_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_106_ins : inv_x2
   port map (
      i   => aux1713,
      nq  => inv_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_450_ins : oa22_x2
   port map (
      i0  => inv_x2_106_sig,
      i1  => oa22_x2_451_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_450_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_172_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux103,
      q   => a2_x2_172_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_495_ins : noa22_x1
   port map (
      i0  => not_aux160,
      i1  => not_aux167,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_495_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_47_ins : o3_x2
   port map (
      i0  => aux595,
      i1  => noa22_x1_495_sig,
      i2  => aux506,
      q   => o3_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_227_ins : nao22_x1
   port map (
      i0  => o3_x2_47_sig,
      i1  => a2_x2_172_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_227_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_494_ins : noa22_x1
   port map (
      i0  => nao22_x1_227_sig,
      i1  => oa22_x2_450_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_494_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_228_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux401,
      i2  => aux1326,
      nq  => nao22_x1_228_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_496_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux152,
      i2  => nao22_x1_228_sig,
      nq  => noa22_x1_496_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_514_ins : na2_x1
   port map (
      i0  => not_aux136,
      i1  => not_aux399,
      nq  => na2_x1_514_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_515_ins : na2_x1
   port map (
      i0  => not_aux504,
      i1  => not_aux572,
      nq  => na2_x1_515_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_173_ins : a2_x2
   port map (
      i0  => in_rom_input_index(2),
      i1  => not_aux243,
      q   => a2_x2_173_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_149_ins : nao2o22_x1
   port map (
      i0  => a2_x2_173_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux451,
      nq  => nao2o22_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_114_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_149_sig,
      i1   => na2_x1_515_sig,
      i2   => na2_x1_514_sig,
      nq   => nmx3_x1_114_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_148_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_114_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_496_sig,
      nq  => nao2o22_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_134_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_148_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_494_sig,
      i3  => noa22_x1_493_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_133_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_134_sig,
      i1  => aux1654,
      i2  => noa22_x1_492_sig,
      i3  => noa22_x1_490_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_55_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_133_sig,
      i1   => oa2ao222_x2_132_sig,
      i2   => mx3_x2_56_sig,
      q    => mx3_x2_55_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_16_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_55_sig,
      i1   => mx3_x2_54_sig,
      i2   => oa2ao222_x2_126_sig,
      q    => out_data_rom(16),
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_498_ins : noa22_x1
   port map (
      i0  => not_aux1076,
      i1  => not_aux1001,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_498_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_499_ins : noa22_x1
   port map (
      i0  => not_aux156,
      i1  => not_aux753,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_499_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_229_ins : nao22_x1
   port map (
      i0  => noa22_x1_499_sig,
      i1  => noa22_x1_498_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_229_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_453_ins : oa22_x2
   port map (
      i0  => not_aux693,
      i1  => not_aux484,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_453_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_454_ins : oa22_x2
   port map (
      i0  => not_aux1081,
      i1  => not_aux1080,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_454_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_452_ins : oa22_x2
   port map (
      i0  => oa22_x2_454_sig,
      i1  => oa22_x2_453_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_452_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_497_ins : noa22_x1
   port map (
      i0  => oa22_x2_452_sig,
      i1  => nao22_x1_229_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_497_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_28_ins : an12_x1
   port map (
      i0  => aux1714,
      i1  => not_aux78,
      q   => an12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_174_ins : a2_x2
   port map (
      i0  => not_aux265,
      i1  => not_aux110,
      q   => a2_x2_174_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_48_ins : o3_x2
   port map (
      i0  => a2_x2_174_sig,
      i1  => in_rom_neuron_index(1),
      i2  => an12_x1_28_sig,
      q   => o3_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_455_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux528,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_455_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_21_ins : na4_x1
   port map (
      i0  => not_aux99,
      i1  => not_aux289,
      i2  => not_aux1332,
      i3  => oa22_x2_455_sig,
      nq  => na4_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_516_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_21_sig,
      nq  => na2_x1_516_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_500_ins : noa22_x1
   port map (
      i0  => na2_x1_516_sig,
      i1  => o3_x2_48_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_500_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_456_ins : oa22_x2
   port map (
      i0  => not_aux142,
      i1  => not_aux1814,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_456_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_457_ins : oa22_x2
   port map (
      i0  => not_aux210,
      i1  => not_aux228,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_457_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_501_ins : noa22_x1
   port map (
      i0  => oa22_x2_457_sig,
      i1  => oa22_x2_456_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_501_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_77_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux630,
      nq  => no2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_175_ins : a2_x2
   port map (
      i0  => not_aux501,
      i1  => not_aux94,
      q   => a2_x2_175_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_49_ins : o3_x2
   port map (
      i0  => a2_x2_175_sig,
      i1  => in_rom_neuron_index(1),
      i2  => no2_x1_77_sig,
      q   => o3_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_66_ins : no3_x1
   port map (
      i0  => aux112,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux62,
      nq  => no3_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_517_ins : na2_x1
   port map (
      i0  => not_aux1294,
      i1  => not_aux1163,
      nq  => na2_x1_517_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_230_ins : nao22_x1
   port map (
      i0  => na2_x1_517_sig,
      i1  => no3_x1_66_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_230_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_502_ins : noa22_x1
   port map (
      i0  => nao22_x1_230_sig,
      i1  => o3_x2_49_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_502_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_503_ins : noa22_x1
   port map (
      i0  => not_aux117,
      i1  => not_aux25,
      i2  => aux306,
      nq  => noa22_x1_503_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_176_ins : a2_x2
   port map (
      i0  => not_aux881,
      i1  => not_aux400,
      q   => a2_x2_176_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_25_ins : ao2o22_x2
   port map (
      i0  => a2_x2_176_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => noa22_x1_503_sig,
      q   => ao2o22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_518_ins : na2_x1
   port map (
      i0  => not_aux394,
      i1  => not_aux483,
      nq  => na2_x1_518_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_519_ins : na2_x1
   port map (
      i0  => not_aux133,
      i1  => not_aux230,
      nq  => na2_x1_519_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_50_ins : o3_x2
   port map (
      i0  => not_aux109,
      i1  => in_rom_neuron_index(0),
      i2  => aux214,
      q   => o3_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_177_ins : a2_x2
   port map (
      i0  => not_aux1034,
      i1  => not_aux558,
      q   => a2_x2_177_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_231_ins : nao22_x1
   port map (
      i0  => a2_x2_177_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => o3_x2_50_sig,
      nq  => nao22_x1_231_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_115_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_231_sig,
      i1   => na2_x1_519_sig,
      i2   => na2_x1_518_sig,
      nq   => nmx3_x1_115_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_150_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_115_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_25_sig,
      nq  => nao2o22_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_136_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_150_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_502_sig,
      i3  => noa22_x1_501_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_135_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_136_sig,
      i1  => aux1654,
      i2  => noa22_x1_500_sig,
      i3  => noa22_x1_497_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_520_ins : na2_x1
   port map (
      i0  => aux1711,
      i1  => aux536,
      nq  => na2_x1_520_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_143_ins : na3_x1
   port map (
      i0  => not_aux266,
      i1  => in_rom_neuron_index(0),
      i2  => aux213,
      nq  => na3_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_504_ins : noa22_x1
   port map (
      i0  => na3_x1_143_sig,
      i1  => na2_x1_520_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_504_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_77_ins : a3_x2
   port map (
      i0  => not_aux29,
      i1  => not_aux644,
      i2  => not_aux115,
      q   => a3_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_38_ins : on12_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => a3_x2_77_sig,
      q   => on12_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_178_ins : a2_x2
   port map (
      i0  => not_aux25,
      i1  => not_aux210,
      q   => a2_x2_178_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_232_ins : nao22_x1
   port map (
      i0  => a2_x2_178_sig,
      i1  => aux308,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_232_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_458_ins : oa22_x2
   port map (
      i0  => nao22_x1_232_sig,
      i1  => on12_x1_38_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_458_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_110_ins : ao22_x2
   port map (
      i0  => not_aux11,
      i1  => aux1173,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_506_ins : noa22_x1
   port map (
      i0  => not_aux95,
      i1  => not_aux402,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_506_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_233_ins : nao22_x1
   port map (
      i0  => noa22_x1_506_sig,
      i1  => ao22_x2_110_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_233_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_505_ins : noa22_x1
   port map (
      i0  => nao22_x1_233_sig,
      i1  => oa22_x2_458_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_505_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_179_ins : a2_x2
   port map (
      i0  => not_aux1082,
      i1  => not_aux161,
      q   => a2_x2_179_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_180_ins : a2_x2
   port map (
      i0  => not_aux679,
      i1  => not_aux24,
      q   => a2_x2_180_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_26_ins : ao2o22_x2
   port map (
      i0  => a2_x2_180_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_179_sig,
      q   => ao2o22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_521_ins : na2_x1
   port map (
      i0  => not_aux785,
      i1  => not_aux437,
      nq  => na2_x1_521_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_522_ins : na2_x1
   port map (
      i0  => not_aux41,
      i1  => not_aux366,
      nq  => na2_x1_522_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_523_ins : na2_x1
   port map (
      i0  => not_aux72,
      i1  => not_aux243,
      nq  => na2_x1_523_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_524_ins : na2_x1
   port map (
      i0  => not_aux853,
      i1  => not_aux542,
      nq  => na2_x1_524_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_45_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_524_sig,
      i1  => na2_x1_523_sig,
      q   => mx2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_116_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_45_sig,
      i1   => na2_x1_522_sig,
      i2   => na2_x1_521_sig,
      nq   => nmx3_x1_116_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_151_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_116_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_26_sig,
      nq  => nao2o22_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_137_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_151_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_505_sig,
      i3  => noa22_x1_504_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_181_ins : a2_x2
   port map (
      i0  => not_aux881,
      i1  => not_aux136,
      q   => a2_x2_181_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_111_ins : ao22_x2
   port map (
      i0  => a2_x2_181_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux993,
      q   => ao22_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_525_ins : na2_x1
   port map (
      i0  => not_aux460,
      i1  => not_aux78,
      nq  => na2_x1_525_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_507_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_525_sig,
      i2  => aux294,
      nq  => noa22_x1_507_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_152_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_507_sig,
      i1  => in_rom_neuron_index(1),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_111_sig,
      nq  => nao2o22_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_144_ins : na3_x1
   port map (
      i0  => not_aux104,
      i1  => in_rom_neuron_index(0),
      i2  => aux11,
      nq  => na3_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_51_ins : o3_x2
   port map (
      i0  => aux16,
      i1  => in_rom_neuron_index(0),
      i2  => aux429,
      q   => o3_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_459_ins : oa22_x2
   port map (
      i0  => o3_x2_51_sig,
      i1  => na3_x1_144_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_459_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_509_ins : noa22_x1
   port map (
      i0  => not_aux593,
      i1  => not_aux461,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_509_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_510_ins : noa22_x1
   port map (
      i0  => not_aux111,
      i1  => not_aux311,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_510_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_234_ins : nao22_x1
   port map (
      i0  => noa22_x1_510_sig,
      i1  => noa22_x1_509_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_234_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_508_ins : noa22_x1
   port map (
      i0  => nao22_x1_234_sig,
      i1  => oa22_x2_459_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_508_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_182_ins : a2_x2
   port map (
      i0  => not_aux61,
      i1  => not_aux771,
      q   => a2_x2_182_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_27_ins : ao2o22_x2
   port map (
      i0  => aux868,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_182_sig,
      q   => ao2o22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_526_ins : na2_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux372,
      nq  => na2_x1_526_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_527_ins : na2_x1
   port map (
      i0  => not_aux296,
      i1  => not_aux328,
      nq  => na2_x1_527_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_183_ins : a2_x2
   port map (
      i0  => not_aux457,
      i1  => not_aux111,
      q   => a2_x2_183_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_154_ins : nao2o22_x1
   port map (
      i0  => a2_x2_183_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux1715,
      i3  => aux593,
      nq  => nao2o22_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_117_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_154_sig,
      i1   => na2_x1_527_sig,
      i2   => na2_x1_526_sig,
      nq   => nmx3_x1_117_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_153_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_117_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_27_sig,
      nq  => nao2o22_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_138_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_153_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_508_sig,
      i3  => nao2o22_x1_152_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_528_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux40,
      nq  => na2_x1_528_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_461_ins : oa22_x2
   port map (
      i0  => not_aux187,
      i1  => not_aux321,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_461_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_460_ins : oa22_x2
   port map (
      i0  => oa22_x2_461_sig,
      i1  => na2_x1_528_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_460_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_512_ins : noa22_x1
   port map (
      i0  => not_aux374,
      i1  => not_aux540,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_512_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_513_ins : noa22_x1
   port map (
      i0  => not_aux265,
      i1  => not_aux31,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_513_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_235_ins : nao22_x1
   port map (
      i0  => noa22_x1_513_sig,
      i1  => noa22_x1_512_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_235_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_511_ins : noa22_x1
   port map (
      i0  => nao22_x1_235_sig,
      i1  => oa22_x2_460_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_511_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_463_ins : oa22_x2
   port map (
      i0  => not_aux36,
      i1  => not_aux728,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_463_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_145_ins : na3_x1
   port map (
      i0  => not_aux506,
      i1  => in_rom_neuron_index(0),
      i2  => aux0,
      nq  => na3_x1_145_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_462_ins : oa22_x2
   port map (
      i0  => na3_x1_145_sig,
      i1  => oa22_x2_463_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_462_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_465_ins : oa22_x2
   port map (
      i0  => not_aux232,
      i1  => not_aux8,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_465_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_466_ins : oa22_x2
   port map (
      i0  => not_aux123,
      i1  => not_aux1305,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_466_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_464_ins : oa22_x2
   port map (
      i0  => oa22_x2_466_sig,
      i1  => oa22_x2_465_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_464_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_514_ins : noa22_x1
   port map (
      i0  => oa22_x2_464_sig,
      i1  => oa22_x2_462_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_514_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_78_ins : no2_x1
   port map (
      i0  => not_aux1689,
      i1  => aux296,
      nq  => no2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_67_ins : no3_x1
   port map (
      i0  => aux117,
      i1  => in_rom_neuron_index(0),
      i2  => aux20,
      nq  => no3_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_39_ins : on12_x1
   port map (
      i0  => aux179,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_22_ins : na4_x1
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux546,
      i2  => not_aux1292,
      i3  => on12_x1_39_sig,
      nq  => na4_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_29_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_22_sig,
      i2  => no3_x1_67_sig,
      i3  => no2_x1_78_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_529_ins : na2_x1
   port map (
      i0  => not_aux608,
      i1  => not_aux342,
      nq  => na2_x1_529_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_530_ins : na2_x1
   port map (
      i0  => not_aux1325,
      i1  => not_aux563,
      nq  => na2_x1_530_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_184_ins : a2_x2
   port map (
      i0  => not_aux211,
      i1  => not_aux51,
      q   => a2_x2_184_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_156_ins : nao2o22_x1
   port map (
      i0  => a2_x2_184_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux1715,
      i3  => aux380,
      nq  => nao2o22_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_118_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_156_sig,
      i1   => na2_x1_530_sig,
      i2   => na2_x1_529_sig,
      nq   => nmx3_x1_118_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_155_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_118_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => noa2ao222_x1_29_sig,
      nq  => nao2o22_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_139_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_155_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_514_sig,
      i3  => noa22_x1_511_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_57_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_139_sig,
      i1   => oa2ao222_x2_138_sig,
      i2   => oa2ao222_x2_137_sig,
      q    => mx3_x2_57_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_146_ins : na3_x1
   port map (
      i0  => not_aux460,
      i1  => not_aux537,
      i2  => not_aux3,
      nq  => na3_x1_146_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_185_ins : a2_x2
   port map (
      i0  => na3_x1_146_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_185_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_516_ins : noa22_x1
   port map (
      i0  => not_aux632,
      i1  => not_aux221,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_516_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_236_ins : nao22_x1
   port map (
      i0  => noa22_x1_516_sig,
      i1  => a2_x2_185_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_236_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_468_ins : oa22_x2
   port map (
      i0  => not_aux329,
      i1  => not_aux569,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_468_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => not_aux62,
      i1  => in_rom_input_index(3),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_531_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => xr2_x1_3_sig,
      nq  => na2_x1_531_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_467_ins : oa22_x2
   port map (
      i0  => na2_x1_531_sig,
      i1  => oa22_x2_468_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_467_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_515_ins : noa22_x1
   port map (
      i0  => oa22_x2_467_sig,
      i1  => nao22_x1_236_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_515_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_147_ins : na3_x1
   port map (
      i0  => not_aux483,
      i1  => not_aux390,
      i2  => not_aux67,
      nq  => na3_x1_147_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_186_ins : a2_x2
   port map (
      i0  => na3_x1_147_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_186_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_518_ins : noa22_x1
   port map (
      i0  => not_aux514,
      i1  => not_aux972,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_518_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_237_ins : nao22_x1
   port map (
      i0  => noa22_x1_518_sig,
      i1  => a2_x2_186_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_237_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_115_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux378,
      q   => o2_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_470_ins : oa22_x2
   port map (
      i0  => not_aux331,
      i1  => not_aux679,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_470_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_469_ins : oa22_x2
   port map (
      i0  => oa22_x2_470_sig,
      i1  => o2_x2_115_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_469_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_517_ins : noa22_x1
   port map (
      i0  => oa22_x2_469_sig,
      i1  => nao22_x1_237_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_517_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_532_ins : na2_x1
   port map (
      i0  => not_aux408,
      i1  => not_aux548,
      nq  => na2_x1_532_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_533_ins : na2_x1
   port map (
      i0  => not_aux423,
      i1  => not_aux308,
      nq  => na2_x1_533_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_116_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux685,
      q   => o2_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_148_ins : na3_x1
   port map (
      i0  => not_aux1330,
      i1  => not_aux915,
      i2  => o2_x2_116_sig,
      nq  => na3_x1_148_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_119_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_148_sig,
      i1   => na2_x1_533_sig,
      i2   => na2_x1_532_sig,
      nq   => nmx3_x1_119_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_534_ins : na2_x1
   port map (
      i0  => not_aux407,
      i1  => not_aux243,
      nq  => na2_x1_534_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_535_ins : na2_x1
   port map (
      i0  => not_aux900,
      i1  => not_aux1031,
      nq  => na2_x1_535_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_536_ins : na2_x1
   port map (
      i0  => not_aux652,
      i1  => not_aux721,
      nq  => na2_x1_536_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_537_ins : na2_x1
   port map (
      i0  => not_aux986,
      i1  => not_aux416,
      nq  => na2_x1_537_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_46_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_537_sig,
      i1  => na2_x1_536_sig,
      q   => mx2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_120_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_46_sig,
      i1   => na2_x1_535_sig,
      i2   => na2_x1_534_sig,
      nq   => nmx3_x1_120_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_157_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_120_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_119_sig,
      nq  => nao2o22_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_140_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_157_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_517_sig,
      i3  => noa22_x1_515_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_68_ins : no3_x1
   port map (
      i0  => aux138,
      i1  => in_rom_neuron_index(0),
      i2  => aux14,
      nq  => no3_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_538_ins : na2_x1
   port map (
      i0  => not_aux604,
      i1  => not_aux212,
      nq  => na2_x1_538_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_519_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_538_sig,
      i2  => no3_x1_68_sig,
      nq  => noa22_x1_519_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_539_ins : na2_x1
   port map (
      i0  => not_aux1327,
      i1  => not_aux94,
      nq  => na2_x1_539_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_540_ins : na2_x1
   port map (
      i0  => not_aux853,
      i1  => not_aux120,
      nq  => na2_x1_540_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_471_ins : oa22_x2
   port map (
      i0  => not_aux234,
      i1  => not_aux223,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_471_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_541_ins : na2_x1
   port map (
      i0  => not_aux6,
      i1  => not_aux229,
      nq  => na2_x1_541_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_149_ins : na3_x1
   port map (
      i0  => na2_x1_541_sig,
      i1  => not_aux1323,
      i2  => oa22_x2_471_sig,
      nq  => na3_x1_149_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_121_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_149_sig,
      i1   => na2_x1_540_sig,
      i2   => na2_x1_539_sig,
      nq   => nmx3_x1_121_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_158_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_121_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_519_sig,
      nq  => nao2o22_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_150_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_aux771,
      i2  => not_aux94,
      nq  => na3_x1_150_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_151_ins : na3_x1
   port map (
      i0  => not_aux1327,
      i1  => not_aux96,
      i2  => not_aux164,
      nq  => na3_x1_151_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_43_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na3_x1_151_sig,
      i1  => na3_x1_150_sig,
      nq  => nmx2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_117_ins : o2_x2
   port map (
      i0  => not_aux4,
      i1  => aux229,
      q   => o2_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_542_ins : na2_x1
   port map (
      i0  => not_aux546,
      i1  => not_aux197,
      nq  => na2_x1_542_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_543_ins : na2_x1
   port map (
      i0  => not_aux565,
      i1  => not_aux475,
      nq  => na2_x1_543_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_47_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_543_sig,
      i1  => na2_x1_542_sig,
      q   => mx2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_122_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_47_sig,
      i1   => aux1328,
      i2   => o2_x2_117_sig,
      nq   => nmx3_x1_122_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_159_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_122_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_43_sig,
      nq  => nao2o22_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_20_ins : a4_x2
   port map (
      i0  => not_aux1016,
      i1  => not_aux43,
      i2  => not_aux1329,
      i3  => not_aux1229,
      q   => a4_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_118_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a4_x2_20_sig,
      q   => o2_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_187_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux325,
      q   => a2_x2_187_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_521_ins : noa22_x1
   port map (
      i0  => not_aux704,
      i1  => not_aux75,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_521_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_238_ins : nao22_x1
   port map (
      i0  => noa22_x1_521_sig,
      i1  => a2_x2_187_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_238_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_520_ins : noa22_x1
   port map (
      i0  => nao22_x1_238_sig,
      i1  => o2_x2_118_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_520_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_472_ins : oa22_x2
   port map (
      i0  => not_aux185,
      i1  => not_aux407,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_472_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_473_ins : oa22_x2
   port map (
      i0  => not_aux299,
      i1  => not_aux398,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_473_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_522_ins : noa22_x1
   port map (
      i0  => oa22_x2_473_sig,
      i1  => oa22_x2_472_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_522_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_544_ins : na2_x1
   port map (
      i0  => not_aux446,
      i1  => not_aux232,
      nq  => na2_x1_544_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_545_ins : na2_x1
   port map (
      i0  => not_aux762,
      i1  => not_aux88,
      nq  => na2_x1_545_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_78_ins : a3_x2
   port map (
      i0  => not_aux345,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux296,
      q   => a3_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_79_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux484,
      nq  => no2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_52_ins : o3_x2
   port map (
      i0  => aux552,
      i1  => no2_x1_79_sig,
      i2  => a3_x2_78_sig,
      q   => o3_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_123_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o3_x2_52_sig,
      i1   => na2_x1_545_sig,
      i2   => na2_x1_544_sig,
      nq   => nmx3_x1_123_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_546_ins : na2_x1
   port map (
      i0  => not_aux1327,
      i1  => not_aux115,
      nq  => na2_x1_546_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_30_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_546_sig,
      i2  => aux765,
      i3  => not_aux53,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_160_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_30_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_123_sig,
      nq  => nao2o22_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_141_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_160_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_522_sig,
      i3  => noa22_x1_520_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_59_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_141_sig,
      i1   => nao2o22_x1_159_sig,
      i2   => nao2o22_x1_158_sig,
      q    => mx3_x2_59_sig,
      vdd  => vdd,
      vss  => vss
   );

an12_x1_29_ins : an12_x1
   port map (
      i0  => not_aux268,
      i1  => aux1331,
      q   => an12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_40_ins : on12_x1
   port map (
      i0  => an12_x1_29_sig,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_475_ins : oa22_x2
   port map (
      i0  => not_aux1309,
      i1  => not_aux913,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_475_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_476_ins : oa22_x2
   port map (
      i0  => not_aux952,
      i1  => not_aux193,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_476_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_474_ins : oa22_x2
   port map (
      i0  => oa22_x2_476_sig,
      i1  => oa22_x2_475_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_474_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_523_ins : noa22_x1
   port map (
      i0  => oa22_x2_474_sig,
      i1  => on12_x1_40_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_523_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_188_ins : a2_x2
   port map (
      i0  => not_aux312,
      i1  => not_aux199,
      q   => a2_x2_188_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_114_ins : ao22_x2
   port map (
      i0  => a2_x2_188_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux357,
      q   => ao22_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_79_ins : a3_x2
   port map (
      i0  => not_aux497,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux112,
      q   => a3_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_477_ins : oa22_x2
   port map (
      i0  => not_aux29,
      i1  => not_aux94,
      i2  => a3_x2_79_sig,
      q   => oa22_x2_477_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_161_ins : nao2o22_x1
   port map (
      i0  => oa22_x2_477_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => ao22_x2_114_sig,
      nq  => nao2o22_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_547_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux438,
      nq  => na2_x1_547_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_478_ins : oa22_x2
   port map (
      i0  => na2_x1_547_sig,
      i1  => not_aux212,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_478_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_525_ins : noa22_x1
   port map (
      i0  => not_aux46,
      i1  => not_aux1314,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_525_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_526_ins : noa22_x1
   port map (
      i0  => not_aux424,
      i1  => not_aux99,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_526_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_239_ins : nao22_x1
   port map (
      i0  => noa22_x1_526_sig,
      i1  => noa22_x1_525_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_239_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_524_ins : noa22_x1
   port map (
      i0  => nao22_x1_239_sig,
      i1  => oa22_x2_478_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_524_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_113_ins : ao22_x2
   port map (
      i0  => noa22_x1_524_sig,
      i1  => nao2o22_x1_161_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_479_ins : oa22_x2
   port map (
      i0  => not_aux425,
      i1  => not_aux18,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_479_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_480_ins : oa22_x2
   port map (
      i0  => not_aux106,
      i1  => not_aux412,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_480_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_527_ins : noa22_x1
   port map (
      i0  => oa22_x2_480_sig,
      i1  => oa22_x2_479_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_527_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_189_ins : a2_x2
   port map (
      i0  => not_aux144,
      i1  => aux1672,
      q   => a2_x2_189_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_529_ins : noa22_x1
   port map (
      i0  => not_aux375,
      i1  => not_aux1318,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_529_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_240_ins : nao22_x1
   port map (
      i0  => noa22_x1_529_sig,
      i1  => a2_x2_189_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_240_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_80_ins : a3_x2
   port map (
      i0  => not_aux318,
      i1  => not_aux771,
      i2  => aux0,
      q   => a3_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_119_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_80_sig,
      q   => o2_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_482_ins : oa22_x2
   port map (
      i0  => not_aux699,
      i1  => not_aux49,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_482_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_481_ins : oa22_x2
   port map (
      i0  => oa22_x2_482_sig,
      i1  => o2_x2_119_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_481_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_528_ins : noa22_x1
   port map (
      i0  => oa22_x2_481_sig,
      i1  => nao22_x1_240_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_528_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_115_ins : ao22_x2
   port map (
      i0  => noa22_x1_528_sig,
      i1  => noa22_x1_527_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_112_ins : ao22_x2
   port map (
      i0  => ao22_x2_115_sig,
      i1  => ao22_x2_113_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_530_ins : noa22_x1
   port map (
      i0  => not_aux708,
      i1  => not_aux1020,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_530_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_531_ins : noa22_x1
   port map (
      i0  => not_aux587,
      i1  => not_aux1065,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_531_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_548_ins : na2_x1
   port map (
      i0  => not_aux434,
      i1  => not_aux941,
      nq  => na2_x1_548_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_549_ins : na2_x1
   port map (
      i0  => not_aux853,
      i1  => not_aux282,
      nq  => na2_x1_549_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_69_ins : no3_x1
   port map (
      i0  => aux593,
      i1  => in_rom_neuron_index(0),
      i2  => aux396,
      nq  => no3_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_107_ins : inv_x2
   port map (
      i   => not_aux373,
      nq  => inv_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_550_ins : na2_x1
   port map (
      i0  => not_aux254,
      i1  => not_aux240,
      nq  => na2_x1_550_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_483_ins : oa22_x2
   port map (
      i0  => na2_x1_550_sig,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_107_sig,
      q   => oa22_x2_483_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_120_ins : o2_x2
   port map (
      i0  => oa22_x2_483_sig,
      i1  => no3_x1_69_sig,
      q   => o2_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_124_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o2_x2_120_sig,
      i1   => na2_x1_549_sig,
      i2   => na2_x1_548_sig,
      nq   => nmx3_x1_124_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_152_ins : na3_x1
   port map (
      i0  => not_aux122,
      i1  => not_aux158,
      i2  => not_aux29,
      nq  => na3_x1_152_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_121_ins : o2_x2
   port map (
      i0  => not_aux279,
      i1  => aux399,
      q   => o2_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_144_ins : oa2ao222_x2
   port map (
      i0  => not_aux953,
      i1  => aux1716,
      i2  => aux190,
      i3  => aux931,
      i4  => in_rom_neuron_index(0),
      q   => oa2ao222_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_125_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => oa2ao222_x2_144_sig,
      i1   => o2_x2_121_sig,
      i2   => na3_x1_152_sig,
      nq   => nmx3_x1_125_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_162_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_125_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_124_sig,
      nq  => nao2o22_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_143_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_162_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_531_sig,
      i3  => noa22_x1_530_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_142_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_143_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_112_sig,
      i3  => noa22_x1_523_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_58_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_142_sig,
      i1   => mx3_x2_59_sig,
      i2   => oa2ao222_x2_140_sig,
      q    => mx3_x2_58_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_17_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_58_sig,
      i1   => mx3_x2_57_sig,
      i2   => oa2ao222_x2_135_sig,
      q    => out_data_rom(17),
      vdd  => vdd,
      vss  => vss
   );

o3_x2_53_ins : o3_x2
   port map (
      i0  => not_aux620,
      i1  => in_rom_neuron_index(1),
      i2  => aux988,
      q   => o3_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_122_ins : o2_x2
   port map (
      i0  => not_aux1112,
      i1  => not_aux112,
      q   => o2_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_241_ins : nao22_x1
   port map (
      i0  => o2_x2_122_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => o3_x2_53_sig,
      nq  => nao22_x1_241_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_108_ins : inv_x2
   port map (
      i   => aux586,
      nq  => inv_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_551_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux72,
      nq  => na2_x1_551_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_484_ins : oa22_x2
   port map (
      i0  => na2_x1_551_sig,
      i1  => not_aux954,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_484_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_532_ins : noa22_x1
   port map (
      i0  => oa22_x2_484_sig,
      i1  => inv_x2_108_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_532_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_116_ins : ao22_x2
   port map (
      i0  => noa22_x1_532_sig,
      i1  => nao22_x1_241_sig,
      i2  => aux1655,
      q   => ao22_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_190_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux575,
      q   => a2_x2_190_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_534_ins : noa22_x1
   port map (
      i0  => not_aux218,
      i1  => not_aux630,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_534_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_242_ins : nao22_x1
   port map (
      i0  => noa22_x1_534_sig,
      i1  => a2_x2_190_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_242_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_191_ins : a2_x2
   port map (
      i0  => not_aux149,
      i1  => not_aux333,
      q   => a2_x2_191_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_80_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux695,
      nq  => no2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_70_ins : no3_x1
   port map (
      i0  => aux621,
      i1  => no2_x1_80_sig,
      i2  => a2_x2_191_sig,
      nq  => no3_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_123_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_70_sig,
      q   => o2_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_533_ins : noa22_x1
   port map (
      i0  => o2_x2_123_sig,
      i1  => nao22_x1_242_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_533_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_153_ins : na3_x1
   port map (
      i0  => not_aux128,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux121,
      nq  => na3_x1_153_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_243_ins : nao22_x1
   port map (
      i0  => not_aux27,
      i1  => aux1025,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_243_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_535_ins : noa22_x1
   port map (
      i0  => nao22_x1_243_sig,
      i1  => na3_x1_153_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_535_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_118_ins : ao22_x2
   port map (
      i0  => noa22_x1_535_sig,
      i1  => noa22_x1_533_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_552_ins : na2_x1
   port map (
      i0  => not_aux142,
      i1  => aux1718,
      nq  => na2_x1_552_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_485_ins : oa22_x2
   port map (
      i0  => not_aux470,
      i1  => not_aux319,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_485_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_536_ins : noa22_x1
   port map (
      i0  => oa22_x2_485_sig,
      i1  => na2_x1_552_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_536_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_192_ins : a2_x2
   port map (
      i0  => not_aux266,
      i1  => aux1719,
      q   => a2_x2_192_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_538_ins : noa22_x1
   port map (
      i0  => not_aux382,
      i1  => not_aux441,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_538_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_244_ins : nao22_x1
   port map (
      i0  => noa22_x1_538_sig,
      i1  => a2_x2_192_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_244_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_487_ins : oa22_x2
   port map (
      i0  => not_aux452,
      i1  => not_aux268,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_487_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_488_ins : oa22_x2
   port map (
      i0  => not_aux80,
      i1  => not_aux492,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_488_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_486_ins : oa22_x2
   port map (
      i0  => oa22_x2_488_sig,
      i1  => oa22_x2_487_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_486_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_537_ins : noa22_x1
   port map (
      i0  => oa22_x2_486_sig,
      i1  => nao22_x1_244_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_537_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_119_ins : ao22_x2
   port map (
      i0  => noa22_x1_537_sig,
      i1  => noa22_x1_536_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_117_ins : ao22_x2
   port map (
      i0  => ao22_x2_119_sig,
      i1  => ao22_x2_118_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_539_ins : noa22_x1
   port map (
      i0  => not_aux1338,
      i1  => not_aux1065,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_539_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_81_ins : a3_x2
   port map (
      i0  => not_aux1339,
      i1  => in_rom_neuron_index(1),
      i2  => aux171,
      q   => a3_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_553_ins : na2_x1
   port map (
      i0  => not_aux303,
      i1  => not_aux551,
      nq  => na2_x1_553_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_554_ins : na2_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux73,
      nq  => na2_x1_554_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_555_ins : na2_x1
   port map (
      i0  => not_aux516,
      i1  => not_aux374,
      nq  => na2_x1_555_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_48_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_555_sig,
      i1  => aux1337,
      q   => mx2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_126_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_48_sig,
      i1   => na2_x1_554_sig,
      i2   => na2_x1_553_sig,
      nq   => nmx3_x1_126_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_556_ins : na2_x1
   port map (
      i0  => not_aux110,
      i1  => not_aux672,
      nq  => na2_x1_556_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_557_ins : na2_x1
   port map (
      i0  => not_aux1336,
      i1  => not_aux637,
      nq  => na2_x1_557_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_54_ins : o3_x2
   port map (
      i0  => not_aux153,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux314,
      q   => o3_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_193_ins : a2_x2
   port map (
      i0  => not_aux629,
      i1  => not_aux94,
      q   => a2_x2_193_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_245_ins : nao22_x1
   port map (
      i0  => a2_x2_193_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => o3_x2_54_sig,
      nq  => nao22_x1_245_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_127_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_245_sig,
      i1   => na2_x1_557_sig,
      i2   => na2_x1_556_sig,
      nq   => nmx3_x1_127_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_163_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_127_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_126_sig,
      nq  => nao2o22_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_146_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_163_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a3_x2_81_sig,
      i3  => noa22_x1_539_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_146_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_145_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_146_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_117_sig,
      i3  => ao22_x2_116_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_145_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_71_ins : no3_x1
   port map (
      i0  => aux617,
      i1  => not_aux21,
      i2  => aux455,
      nq  => no3_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_124_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no3_x1_71_sig,
      q   => o2_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_540_ins : noa22_x1
   port map (
      i0  => o2_x2_124_sig,
      i1  => not_aux614,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_540_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_81_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux373,
      nq  => no2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_82_ins : a3_x2
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux112,
      q   => a3_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_72_ins : no3_x1
   port map (
      i0  => aux1220,
      i1  => a3_x2_82_sig,
      i2  => no2_x1_81_sig,
      nq  => no3_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_125_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_72_sig,
      q   => o2_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_542_ins : noa22_x1
   port map (
      i0  => not_aux37,
      i1  => not_aux506,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_542_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_543_ins : noa22_x1
   port map (
      i0  => not_aux331,
      i1  => not_aux1057,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_543_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_246_ins : nao22_x1
   port map (
      i0  => noa22_x1_543_sig,
      i1  => noa22_x1_542_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_246_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_541_ins : noa22_x1
   port map (
      i0  => nao22_x1_246_sig,
      i1  => o2_x2_125_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_541_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_194_ins : a2_x2
   port map (
      i0  => not_aux527,
      i1  => not_aux521,
      q   => a2_x2_194_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_195_ins : a2_x2
   port map (
      i0  => not_aux1139,
      i1  => not_aux454,
      q   => a2_x2_195_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_28_ins : ao2o22_x2
   port map (
      i0  => a2_x2_195_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_194_sig,
      q   => ao2o22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_558_ins : na2_x1
   port map (
      i0  => not_aux542,
      i1  => not_aux10,
      nq  => na2_x1_558_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_559_ins : na2_x1
   port map (
      i0  => not_aux941,
      i1  => not_aux346,
      nq  => na2_x1_559_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_196_ins : a2_x2
   port map (
      i0  => not_aux592,
      i1  => not_aux331,
      q   => a2_x2_196_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_197_ins : a2_x2
   port map (
      i0  => not_aux466,
      i1  => not_aux1222,
      q   => a2_x2_197_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_165_ins : nao2o22_x1
   port map (
      i0  => a2_x2_197_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_196_sig,
      nq  => nao2o22_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_128_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_165_sig,
      i1   => na2_x1_559_sig,
      i2   => na2_x1_558_sig,
      nq   => nmx3_x1_128_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_164_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_128_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_28_sig,
      nq  => nao2o22_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_147_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_164_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_541_sig,
      i3  => noa22_x1_540_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_147_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_489_ins : oa22_x2
   port map (
      i0  => not_aux1031,
      i1  => not_aux1015,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_489_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_490_ins : oa22_x2
   port map (
      i0  => not_aux266,
      i1  => not_aux550,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_490_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_544_ins : noa22_x1
   port map (
      i0  => oa22_x2_490_sig,
      i1  => oa22_x2_489_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_544_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => aux229,
      i2  => in_rom_neuron_index(0),
      i3  => aux106,
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_491_ins : oa22_x2
   port map (
      i0  => not_aux382,
      i1  => not_aux143,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_491_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_55_ins : o3_x2
   port map (
      i0  => not_aux1060,
      i1  => in_rom_neuron_index(1),
      i2  => aux738,
      q   => o3_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_83_ins : a3_x2
   port map (
      i0  => not_aux131,
      i1  => not_aux88,
      i2  => not_aux142,
      q   => a3_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_126_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_83_sig,
      q   => o2_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_154_ins : na3_x1
   port map (
      i0  => o2_x2_126_sig,
      i1  => o3_x2_55_sig,
      i2  => oa22_x2_491_sig,
      nq  => na3_x1_154_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_120_ins : ao22_x2
   port map (
      i0  => na3_x1_154_sig,
      i1  => no4_x1_6_sig,
      i2  => not_in_rom_neuron_index(3),
      q   => ao22_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_560_ins : na2_x1
   port map (
      i0  => not_aux512,
      i1  => not_aux407,
      nq  => na2_x1_560_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_561_ins : na2_x1
   port map (
      i0  => not_aux1057,
      i1  => not_aux457,
      nq  => na2_x1_561_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_73_ins : no3_x1
   port map (
      i0  => aux962,
      i1  => not_aux0,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_562_ins : na2_x1
   port map (
      i0  => not_aux925,
      i1  => not_aux330,
      nq  => na2_x1_562_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_492_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_562_sig,
      i2  => no3_x1_73_sig,
      q   => oa22_x2_492_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_129_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_492_sig,
      i1   => na2_x1_561_sig,
      i2   => na2_x1_560_sig,
      nq   => nmx3_x1_129_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_198_ins : a2_x2
   port map (
      i0  => not_aux528,
      i1  => not_aux346,
      q   => a2_x2_198_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_29_ins : ao2o22_x2
   port map (
      i0  => aux1333,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_198_sig,
      q   => ao2o22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_166_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_29_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_129_sig,
      nq  => nao2o22_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_148_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_166_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => ao22_x2_120_sig,
      i3  => noa22_x1_544_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_148_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_546_ins : noa22_x1
   port map (
      i0  => not_aux105,
      i1  => not_aux696,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_546_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_199_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux7,
      q   => a2_x2_199_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_563_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux78,
      nq  => na2_x1_563_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_84_ins : a3_x2
   port map (
      i0  => na2_x1_563_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux1058,
      q   => a3_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_74_ins : no3_x1
   port map (
      i0  => a3_x2_84_sig,
      i1  => a2_x2_199_sig,
      i2  => noa22_x1_546_sig,
      nq  => no3_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_3_ins : nxr2_x1
   port map (
      i0  => not_aux40,
      i1  => in_rom_input_index(3),
      nq  => nxr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_30_ins : an12_x1
   port map (
      i0  => nxr2_x1_3_sig,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_247_ins : nao22_x1
   port map (
      i0  => an12_x1_30_sig,
      i1  => aux1335,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_247_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_545_ins : noa22_x1
   port map (
      i0  => nao22_x1_247_sig,
      i1  => no3_x1_74_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_545_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_548_ins : noa22_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux320,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_548_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_549_ins : noa22_x1
   port map (
      i0  => not_aux562,
      i1  => not_aux1063,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_549_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_248_ins : nao22_x1
   port map (
      i0  => noa22_x1_549_sig,
      i1  => noa22_x1_548_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_248_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_494_ins : oa22_x2
   port map (
      i0  => not_aux606,
      i1  => not_aux996,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_494_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_495_ins : oa22_x2
   port map (
      i0  => not_aux3,
      i1  => aux1334,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_495_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_493_ins : oa22_x2
   port map (
      i0  => oa22_x2_495_sig,
      i1  => oa22_x2_494_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_493_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_547_ins : noa22_x1
   port map (
      i0  => oa22_x2_493_sig,
      i1  => nao22_x1_248_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_547_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_564_ins : na2_x1
   port map (
      i0  => not_aux65,
      i1  => not_aux301,
      nq  => na2_x1_564_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_565_ins : na2_x1
   port map (
      i0  => not_aux940,
      i1  => not_aux89,
      nq  => na2_x1_565_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_566_ins : na2_x1
   port map (
      i0  => not_aux624,
      i1  => not_aux480,
      nq  => na2_x1_566_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_49_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux533,
      i1  => na2_x1_566_sig,
      q   => mx2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_130_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_49_sig,
      i1   => na2_x1_565_sig,
      i2   => na2_x1_564_sig,
      nq   => nmx3_x1_130_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_200_ins : a2_x2
   port map (
      i0  => not_aux208,
      i1  => aux1664,
      q   => a2_x2_200_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_550_ins : noa22_x1
   port map (
      i0  => not_aux45,
      i1  => not_aux1031,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_550_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_201_ins : a2_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux345,
      q   => a2_x2_201_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_249_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_201_sig,
      i2  => not_aux535,
      nq  => nao22_x1_249_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_31_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_249_sig,
      i2  => noa22_x1_550_sig,
      i3  => a2_x2_200_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_167_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_31_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_130_sig,
      nq  => nao2o22_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_149_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_167_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_547_sig,
      i3  => noa22_x1_545_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_149_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_60_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_149_sig,
      i1   => oa2ao222_x2_148_sig,
      i2   => oa2ao222_x2_147_sig,
      q    => mx3_x2_60_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_567_ins : na2_x1
   port map (
      i0  => not_aux14,
      i1  => not_aux766,
      nq  => na2_x1_567_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_568_ins : na2_x1
   port map (
      i0  => not_aux278,
      i1  => not_aux926,
      nq  => na2_x1_568_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_44_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_568_sig,
      i1  => na2_x1_567_sig,
      nq  => nmx2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_155_ins : na3_x1
   port map (
      i0  => not_aux306,
      i1  => not_aux312,
      i2  => not_aux104,
      nq  => na3_x1_155_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_569_ins : na2_x1
   port map (
      i0  => not_aux495,
      i1  => not_aux548,
      nq  => na2_x1_569_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_156_ins : na3_x1
   port map (
      i0  => not_aux446,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux42,
      nq  => na3_x1_156_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_250_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux369,
      i2  => na3_x1_156_sig,
      nq  => nao22_x1_250_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_131_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_250_sig,
      i1   => na2_x1_569_sig,
      i2   => na3_x1_155_sig,
      nq   => nmx3_x1_131_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_168_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_131_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_44_sig,
      nq  => nao2o22_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_570_ins : na2_x1
   port map (
      i0  => not_aux605,
      i1  => not_aux61,
      nq  => na2_x1_570_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_571_ins : na2_x1
   port map (
      i0  => not_aux877,
      i1  => not_aux476,
      nq  => na2_x1_571_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_45_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_571_sig,
      i1  => na2_x1_570_sig,
      nq  => nmx2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_109_ins : inv_x2
   port map (
      i   => not_aux972,
      nq  => inv_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_496_ins : oa22_x2
   port map (
      i0  => not_aux335,
      i1  => not_in_rom_input_index(3),
      i2  => inv_x2_109_sig,
      q   => oa22_x2_496_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_572_ins : na2_x1
   port map (
      i0  => not_aux374,
      i1  => not_aux171,
      nq  => na2_x1_572_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_150_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_572_sig,
      i2  => aux84,
      i3  => not_aux16,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_150_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_132_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_150_sig,
      i1   => oa22_x2_496_sig,
      i2   => aux1098,
      nq   => nmx3_x1_132_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_169_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_132_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_45_sig,
      nq  => nao2o22_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_41_ins : on12_x1
   port map (
      i0  => aux1035,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_157_ins : na3_x1
   port map (
      i0  => not_aux319,
      i1  => not_aux103,
      i2  => not_aux73,
      nq  => na3_x1_157_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_573_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_157_sig,
      nq  => na2_x1_573_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_551_ins : noa22_x1
   port map (
      i0  => na2_x1_573_sig,
      i1  => on12_x1_41_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_551_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_553_ins : noa22_x1
   port map (
      i0  => not_aux61,
      i1  => not_aux1325,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_553_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_554_ins : noa22_x1
   port map (
      i0  => not_aux330,
      i1  => not_aux132,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_554_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_251_ins : nao22_x1
   port map (
      i0  => noa22_x1_554_sig,
      i1  => noa22_x1_553_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_251_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_498_ins : oa22_x2
   port map (
      i0  => not_aux211,
      i1  => not_aux93,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_498_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_499_ins : oa22_x2
   port map (
      i0  => not_aux572,
      i1  => not_aux154,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_499_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_497_ins : oa22_x2
   port map (
      i0  => oa22_x2_499_sig,
      i1  => oa22_x2_498_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_497_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_552_ins : noa22_x1
   port map (
      i0  => oa22_x2_497_sig,
      i1  => nao22_x1_251_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_552_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_574_ins : na2_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux19,
      nq  => na2_x1_574_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_575_ins : na2_x1
   port map (
      i0  => not_aux184,
      i1  => not_aux1025,
      nq  => na2_x1_575_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_202_ins : a2_x2
   port map (
      i0  => not_aux626,
      i1  => not_aux571,
      q   => a2_x2_202_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_252_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_202_sig,
      i2  => not_aux602,
      nq  => nao22_x1_252_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_133_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_252_sig,
      i1   => na2_x1_575_sig,
      i2   => na2_x1_574_sig,
      nq   => nmx3_x1_133_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_576_ins : na2_x1
   port map (
      i0  => not_aux624,
      i1  => not_aux89,
      nq  => na2_x1_576_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_577_ins : na2_x1
   port map (
      i0  => not_aux524,
      i1  => not_aux417,
      nq  => na2_x1_577_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_32_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_577_sig,
      i2  => not_aux53,
      i3  => na2_x1_576_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_170_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_32_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_133_sig,
      nq  => nao2o22_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_151_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_170_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_552_sig,
      i3  => noa22_x1_551_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_151_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_62_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_151_sig,
      i1   => nao2o22_x1_169_sig,
      i2   => nao2o22_x1_168_sig,
      q    => mx3_x2_62_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_203_ins : a2_x2
   port map (
      i0  => not_aux400,
      i1  => aux1717,
      q   => a2_x2_203_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_204_ins : a2_x2
   port map (
      i0  => not_aux255,
      i1  => aux1700,
      q   => a2_x2_204_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_253_ins : nao22_x1
   port map (
      i0  => a2_x2_204_sig,
      i1  => a2_x2_203_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_253_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_556_ins : noa22_x1
   port map (
      i0  => not_aux112,
      i1  => not_aux616,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_556_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => not_aux105,
      i1  => in_rom_input_index(2),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_31_ins : an12_x1
   port map (
      i0  => xr2_x1_4_sig,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_254_ins : nao22_x1
   port map (
      i0  => an12_x1_31_sig,
      i1  => noa22_x1_556_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_254_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_555_ins : noa22_x1
   port map (
      i0  => nao22_x1_254_sig,
      i1  => nao22_x1_253_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_555_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_558_ins : noa22_x1
   port map (
      i0  => not_aux218,
      i1  => not_aux697,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_558_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_32_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1342,
      q   => an12_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_255_ins : nao22_x1
   port map (
      i0  => an12_x1_32_sig,
      i1  => noa22_x1_558_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_255_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_85_ins : a3_x2
   port map (
      i0  => not_aux546,
      i1  => not_aux68,
      i2  => not_aux166,
      q   => a3_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_127_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_85_sig,
      q   => o2_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_501_ins : oa22_x2
   port map (
      i0  => not_aux637,
      i1  => not_aux629,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_501_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_500_ins : oa22_x2
   port map (
      i0  => oa22_x2_501_sig,
      i1  => o2_x2_127_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_500_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_557_ins : noa22_x1
   port map (
      i0  => oa22_x2_500_sig,
      i1  => nao22_x1_255_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_557_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_110_ins : inv_x2
   port map (
      i   => aux1341,
      nq  => inv_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_578_ins : na2_x1
   port map (
      i0  => not_aux1000,
      i1  => not_aux608,
      nq  => na2_x1_578_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_86_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux54,
      q   => a3_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_82_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux375,
      nq  => no2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_56_ins : o3_x2
   port map (
      i0  => aux1012,
      i1  => no2_x1_82_sig,
      i2  => a3_x2_86_sig,
      q   => o3_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_134_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o3_x2_56_sig,
      i1   => na2_x1_578_sig,
      i2   => inv_x2_110_sig,
      nq   => nmx3_x1_134_sig,
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_502_ins : oa22_x2
   port map (
      i0  => not_aux86,
      i1  => in_rom_input_index(3),
      i2  => aux364,
      q   => oa22_x2_502_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_579_ins : na2_x1
   port map (
      i0  => not_aux401,
      i1  => not_aux81,
      nq  => na2_x1_579_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_205_ins : a2_x2
   port map (
      i0  => not_aux307,
      i1  => not_aux218,
      q   => a2_x2_205_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_206_ins : a2_x2
   port map (
      i0  => not_aux481,
      i1  => not_aux309,
      q   => a2_x2_206_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_172_ins : nao2o22_x1
   port map (
      i0  => a2_x2_206_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_205_sig,
      nq  => nao2o22_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_135_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => nao2o22_x1_172_sig,
      i1   => na2_x1_579_sig,
      i2   => oa22_x2_502_sig,
      nq   => nmx3_x1_135_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_171_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_135_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_134_sig,
      nq  => nao2o22_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_152_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_171_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_557_sig,
      i3  => noa22_x1_555_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_152_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_503_ins : oa22_x2
   port map (
      i0  => not_aux312,
      i1  => not_aux984,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_503_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_504_ins : oa22_x2
   port map (
      i0  => not_aux556,
      i1  => not_aux986,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_504_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_559_ins : noa22_x1
   port map (
      i0  => oa22_x2_504_sig,
      i1  => oa22_x2_503_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_559_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_128_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux201,
      q   => o2_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_23_ins : na4_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux322,
      i2  => not_aux195,
      i3  => o2_x2_128_sig,
      nq  => na4_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_580_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_23_sig,
      nq  => na2_x1_580_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_42_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1343,
      q   => on12_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_256_ins : nao22_x1
   port map (
      i0  => not_aux17,
      i1  => aux32,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_256_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_505_ins : oa22_x2
   port map (
      i0  => nao22_x1_256_sig,
      i1  => on12_x1_42_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_505_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_560_ins : noa22_x1
   port map (
      i0  => oa22_x2_505_sig,
      i1  => na2_x1_580_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_560_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_121_ins : ao22_x2
   port map (
      i0  => noa22_x1_560_sig,
      i1  => noa22_x1_559_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_506_ins : oa22_x2
   port map (
      i0  => not_aux166,
      i1  => not_aux960,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_506_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_507_ins : oa22_x2
   port map (
      i0  => not_aux307,
      i1  => not_aux753,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_507_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_561_ins : noa22_x1
   port map (
      i0  => oa22_x2_507_sig,
      i1  => oa22_x2_506_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_561_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_87_ins : a3_x2
   port map (
      i0  => not_aux415,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1,
      q   => a3_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_563_ins : noa22_x1
   port map (
      i0  => not_aux442,
      i1  => not_aux345,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_563_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_257_ins : nao22_x1
   port map (
      i0  => noa22_x1_563_sig,
      i1  => a3_x2_87_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_257_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_564_ins : noa22_x1
   port map (
      i0  => not_aux112,
      i1  => not_aux37,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_564_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_83_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1082,
      nq  => no2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_57_ins : o3_x2
   port map (
      i0  => aux920,
      i1  => no2_x1_83_sig,
      i2  => noa22_x1_564_sig,
      q   => o3_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_581_ins : na2_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => o3_x2_57_sig,
      nq  => na2_x1_581_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_562_ins : noa22_x1
   port map (
      i0  => na2_x1_581_sig,
      i1  => nao22_x1_257_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_562_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_122_ins : ao22_x2
   port map (
      i0  => noa22_x1_562_sig,
      i1  => noa22_x1_561_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_582_ins : na2_x1
   port map (
      i0  => not_aux630,
      i1  => not_aux223,
      nq  => na2_x1_582_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_583_ins : na2_x1
   port map (
      i0  => not_aux1057,
      i1  => not_aux1051,
      nq  => na2_x1_583_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_584_ins : na2_x1
   port map (
      i0  => not_aux1090,
      i1  => not_aux425,
      nq  => na2_x1_584_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_585_ins : na2_x1
   port map (
      i0  => not_aux701,
      i1  => not_aux1016,
      nq  => na2_x1_585_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_50_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_585_sig,
      i1  => na2_x1_584_sig,
      q   => mx2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_136_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_50_sig,
      i1   => na2_x1_583_sig,
      i2   => na2_x1_582_sig,
      nq   => nmx3_x1_136_sig,
      vdd  => vdd,
      vss  => vss
   );

on12_x1_43_ins : on12_x1
   port map (
      i0  => not_aux288,
      i1  => aux344,
      q   => on12_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_586_ins : na2_x1
   port map (
      i0  => not_aux604,
      i1  => not_aux521,
      nq  => na2_x1_586_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => not_aux255,
      i1  => in_rom_input_index(2),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_51_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux973,
      i1  => xr2_x1_5_sig,
      q   => mx2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_137_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_51_sig,
      i1   => na2_x1_586_sig,
      i2   => on12_x1_43_sig,
      nq   => nmx3_x1_137_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_173_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_137_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_136_sig,
      nq  => nao2o22_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_153_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_173_sig,
      i1  => aux1650,
      i2  => ao22_x2_122_sig,
      i3  => ao22_x2_121_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_153_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_61_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_153_sig,
      i1   => oa2ao222_x2_152_sig,
      i2   => mx3_x2_62_sig,
      q    => mx3_x2_61_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_18_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_61_sig,
      i1   => mx3_x2_60_sig,
      i2   => oa2ao222_x2_145_sig,
      q    => out_data_rom(18),
      vdd  => vdd,
      vss  => vss
   );

no2_x1_84_ins : no2_x1
   port map (
      i0  => not_aux1674,
      i1  => not_aux514,
      nq  => no2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_111_ins : inv_x2
   port map (
      i   => aux194,
      nq  => inv_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_587_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux708,
      nq  => na2_x1_587_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_565_ins : noa22_x1
   port map (
      i0  => na2_x1_587_sig,
      i1  => inv_x2_111_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_565_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_123_ins : ao22_x2
   port map (
      i0  => noa22_x1_565_sig,
      i1  => no2_x1_84_sig,
      i2  => aux1655,
      q   => ao22_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_567_ins : noa22_x1
   port map (
      i0  => not_aux156,
      i1  => not_aux548,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_567_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_588_ins : na2_x1
   port map (
      i0  => not_aux531,
      i1  => not_aux990,
      nq  => na2_x1_588_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_258_ins : nao22_x1
   port map (
      i0  => na2_x1_588_sig,
      i1  => noa22_x1_567_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_258_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_44_ins : on12_x1
   port map (
      i0  => aux1706,
      i1  => not_aux279,
      q   => on12_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_58_ins : o3_x2
   port map (
      i0  => aux459,
      i1  => in_rom_neuron_index(0),
      i2  => aux169,
      q   => o3_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_508_ins : oa22_x2
   port map (
      i0  => o3_x2_58_sig,
      i1  => on12_x1_44_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_508_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_566_ins : noa22_x1
   port map (
      i0  => oa22_x2_508_sig,
      i1  => nao22_x1_258_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_566_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_509_ins : oa22_x2
   port map (
      i0  => not_aux183,
      i1  => not_aux572,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_509_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_510_ins : oa22_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux416,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_510_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_568_ins : noa22_x1
   port map (
      i0  => oa22_x2_510_sig,
      i1  => oa22_x2_509_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_568_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_125_ins : ao22_x2
   port map (
      i0  => noa22_x1_568_sig,
      i1  => noa22_x1_566_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_59_ins : o3_x2
   port map (
      i0  => not_aux317,
      i1  => in_rom_neuron_index(0),
      i2  => aux117,
      q   => o3_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_511_ins : oa22_x2
   port map (
      i0  => not_aux240,
      i1  => not_aux311,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_511_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_569_ins : noa22_x1
   port map (
      i0  => oa22_x2_511_sig,
      i1  => o3_x2_59_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_569_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_589_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1089,
      nq  => na2_x1_589_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_513_ins : oa22_x2
   port map (
      i0  => not_aux1051,
      i1  => not_aux291,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_513_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_512_ins : oa22_x2
   port map (
      i0  => oa22_x2_513_sig,
      i1  => na2_x1_589_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_512_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_571_ins : noa22_x1
   port map (
      i0  => not_aux366,
      i1  => not_aux1016,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_571_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_572_ins : noa22_x1
   port map (
      i0  => not_aux1016,
      i1  => not_aux275,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_572_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_259_ins : nao22_x1
   port map (
      i0  => noa22_x1_572_sig,
      i1  => noa22_x1_571_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_259_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_570_ins : noa22_x1
   port map (
      i0  => nao22_x1_259_sig,
      i1  => oa22_x2_512_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_570_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_126_ins : ao22_x2
   port map (
      i0  => noa22_x1_570_sig,
      i1  => noa22_x1_569_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_124_ins : ao22_x2
   port map (
      i0  => ao22_x2_126_sig,
      i1  => ao22_x2_125_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_590_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux872,
      nq  => na2_x1_590_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_515_ins : oa22_x2
   port map (
      i0  => not_aux301,
      i1  => not_aux287,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_515_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_514_ins : oa22_x2
   port map (
      i0  => oa22_x2_515_sig,
      i1  => na2_x1_590_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_514_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_88_ins : a3_x2
   port map (
      i0  => not_aux499,
      i1  => in_rom_neuron_index(0),
      i2  => aux35,
      q   => a3_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_260_ins : nao22_x1
   port map (
      i0  => aux1040,
      i1  => a3_x2_88_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_260_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_573_ins : noa22_x1
   port map (
      i0  => nao22_x1_260_sig,
      i1  => oa22_x2_514_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_573_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_89_ins : a3_x2
   port map (
      i0  => not_aux510,
      i1  => not_aux404,
      i2  => not_aux288,
      q   => a3_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_85_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_89_sig,
      nq  => no2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_261_ins : nao22_x1
   port map (
      i0  => no2_x1_85_sig,
      i1  => aux1352,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_261_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_516_ins : oa22_x2
   port map (
      i0  => not_aux142,
      i1  => not_aux632,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_516_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_517_ins : oa22_x2
   port map (
      i0  => not_aux111,
      i1  => not_aux380,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_517_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_158_ins : na3_x1
   port map (
      i0  => not_aux331,
      i1  => oa22_x2_517_sig,
      i2  => oa22_x2_516_sig,
      nq  => na3_x1_158_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_591_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_158_sig,
      nq  => na2_x1_591_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_574_ins : noa22_x1
   port map (
      i0  => na2_x1_591_sig,
      i1  => nao22_x1_261_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_574_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_112_ins : inv_x2
   port map (
      i   => aux1353,
      nq  => inv_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_207_ins : a2_x2
   port map (
      i0  => not_aux585,
      i1  => not_aux1021,
      q   => a2_x2_207_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_262_ins : nao22_x1
   port map (
      i0  => a2_x2_207_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => inv_x2_112_sig,
      nq  => nao22_x1_262_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_155_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_262_sig,
      i1  => aux1656,
      i2  => noa22_x1_574_sig,
      i3  => noa22_x1_573_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_155_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_154_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_155_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_124_sig,
      i3  => ao22_x2_123_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_154_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_575_ins : noa22_x1
   port map (
      i0  => not_aux223,
      i1  => not_aux99,
      i2  => not_aux1678,
      nq  => noa22_x1_575_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_208_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux458,
      q   => a2_x2_208_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_577_ins : noa22_x1
   port map (
      i0  => not_aux380,
      i1  => not_aux921,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_577_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_263_ins : nao22_x1
   port map (
      i0  => noa22_x1_577_sig,
      i1  => a2_x2_208_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_263_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_129_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1344,
      q   => o2_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_519_ins : oa22_x2
   port map (
      i0  => not_aux617,
      i1  => not_aux373,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_519_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_518_ins : oa22_x2
   port map (
      i0  => oa22_x2_519_sig,
      i1  => o2_x2_129_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_518_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_576_ins : noa22_x1
   port map (
      i0  => oa22_x2_518_sig,
      i1  => nao22_x1_263_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_576_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_6_ins : noa2a22_x1
   port map (
      i0  => aux1721,
      i1  => not_aux117,
      i2  => not_aux520,
      i3  => aux1696,
      nq  => noa2a22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_592_ins : na2_x1
   port map (
      i0  => not_aux632,
      i1  => not_aux373,
      nq  => na2_x1_592_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_593_ins : na2_x1
   port map (
      i0  => not_aux99,
      i1  => not_aux486,
      nq  => na2_x1_593_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_209_ins : a2_x2
   port map (
      i0  => not_aux228,
      i1  => not_aux199,
      q   => a2_x2_209_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_264_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_209_sig,
      i2  => not_aux1661,
      nq  => nao22_x1_264_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_138_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_264_sig,
      i1   => na2_x1_593_sig,
      i2   => na2_x1_592_sig,
      nq   => nmx3_x1_138_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_174_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_138_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2a22_x1_6_sig,
      nq  => nao2o22_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_156_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_174_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_576_sig,
      i3  => noa22_x1_575_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_156_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_210_ins : a2_x2
   port map (
      i0  => not_aux1346,
      i1  => not_aux97,
      q   => a2_x2_210_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_594_ins : na2_x1
   port map (
      i0  => not_aux593,
      i1  => aux1708,
      nq  => na2_x1_594_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_578_ins : noa22_x1
   port map (
      i0  => na2_x1_594_sig,
      i1  => a2_x2_210_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_578_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_90_ins : a3_x2
   port map (
      i0  => not_aux187,
      i1  => in_rom_neuron_index(0),
      i2  => aux52,
      q   => a3_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_86_ins : no2_x1
   port map (
      i0  => not_aux1720,
      i1  => aux622,
      nq  => no2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_265_ins : nao22_x1
   port map (
      i0  => no2_x1_86_sig,
      i1  => a3_x2_90_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_265_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_130_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux528,
      q   => o2_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_521_ins : oa22_x2
   port map (
      i0  => not_aux452,
      i1  => not_aux885,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_521_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_520_ins : oa22_x2
   port map (
      i0  => oa22_x2_521_sig,
      i1  => o2_x2_130_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_520_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_579_ins : noa22_x1
   port map (
      i0  => oa22_x2_520_sig,
      i1  => nao22_x1_265_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_579_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_595_ins : na2_x1
   port map (
      i0  => not_aux287,
      i1  => not_aux351,
      nq  => na2_x1_595_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_596_ins : na2_x1
   port map (
      i0  => not_aux206,
      i1  => not_aux74,
      nq  => na2_x1_596_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_46_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_596_sig,
      i1  => na2_x1_595_sig,
      nq  => nmx2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_597_ins : na2_x1
   port map (
      i0  => not_aux1080,
      i1  => not_aux171,
      nq  => na2_x1_597_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_598_ins : na2_x1
   port map (
      i0  => not_aux449,
      i1  => not_aux461,
      nq  => na2_x1_598_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_159_ins : na3_x1
   port map (
      i0  => not_aux210,
      i1  => in_rom_neuron_index(0),
      i2  => aux196,
      nq  => na3_x1_159_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_211_ins : a2_x2
   port map (
      i0  => not_aux186,
      i1  => not_aux766,
      q   => a2_x2_211_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_266_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_211_sig,
      i2  => na3_x1_159_sig,
      nq  => nao22_x1_266_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_139_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_266_sig,
      i1   => na2_x1_598_sig,
      i2   => na2_x1_597_sig,
      nq   => nmx3_x1_139_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_175_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_139_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_46_sig,
      nq  => nao2o22_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_157_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_175_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_579_sig,
      i3  => noa22_x1_578_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_157_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_91_ins : a3_x2
   port map (
      i0  => not_aux135,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux227,
      q   => a3_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_599_ins : na2_x1
   port map (
      i0  => not_aux423,
      i1  => not_aux38,
      nq  => na2_x1_599_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_92_ins : a3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_599_sig,
      q   => a3_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_87_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux102,
      nq  => no2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_75_ins : no3_x1
   port map (
      i0  => no2_x1_87_sig,
      i1  => a3_x2_92_sig,
      i2  => a3_x2_91_sig,
      nq  => no3_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_600_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux556,
      nq  => na2_x1_600_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_93_ins : a3_x2
   port map (
      i0  => not_aux374,
      i1  => not_aux29,
      i2  => not_aux160,
      q   => a3_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_131_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_93_sig,
      q   => o2_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_522_ins : oa22_x2
   port map (
      i0  => o2_x2_131_sig,
      i1  => na2_x1_600_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_522_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_580_ins : noa22_x1
   port map (
      i0  => oa22_x2_522_sig,
      i1  => no3_x1_75_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_580_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_94_ins : a3_x2
   port map (
      i0  => not_aux116,
      i1  => not_aux1018,
      i2  => not_aux155,
      q   => a3_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_132_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_94_sig,
      q   => o2_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_582_ins : noa22_x1
   port map (
      i0  => not_aux443,
      i1  => not_aux136,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_582_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_583_ins : noa22_x1
   port map (
      i0  => not_aux513,
      i1  => not_aux900,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_583_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_267_ins : nao22_x1
   port map (
      i0  => noa22_x1_583_sig,
      i1  => noa22_x1_582_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_267_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_581_ins : noa22_x1
   port map (
      i0  => nao22_x1_267_sig,
      i1  => o2_x2_132_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_581_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_601_ins : na2_x1
   port map (
      i0  => not_aux351,
      i1  => not_aux266,
      nq  => na2_x1_601_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_602_ins : na2_x1
   port map (
      i0  => not_aux161,
      i1  => aux1348,
      nq  => na2_x1_602_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_603_ins : na2_x1
   port map (
      i0  => not_aux432,
      i1  => not_aux160,
      nq  => na2_x1_603_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_52_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_603_sig,
      i1  => aux164,
      q   => mx2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_140_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_52_sig,
      i1   => na2_x1_602_sig,
      i2   => na2_x1_601_sig,
      nq   => nmx3_x1_140_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_604_ins : na2_x1
   port map (
      i0  => not_aux480,
      i1  => not_aux166,
      nq  => na2_x1_604_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_133_ins : o2_x2
   port map (
      i0  => not_aux35,
      i1  => aux458,
      q   => o2_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_212_ins : a2_x2
   port map (
      i0  => not_aux1349,
      i1  => not_aux94,
      q   => a2_x2_212_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_213_ins : a2_x2
   port map (
      i0  => not_aux163,
      i1  => not_aux288,
      q   => a2_x2_213_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_177_ins : nao2o22_x1
   port map (
      i0  => a2_x2_213_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_212_sig,
      nq  => nao2o22_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_141_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => nao2o22_x1_177_sig,
      i1   => o2_x2_133_sig,
      i2   => na2_x1_604_sig,
      nq   => nmx3_x1_141_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_176_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_141_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_140_sig,
      nq  => nao2o22_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_158_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_176_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_581_sig,
      i3  => noa22_x1_580_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_158_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_63_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_158_sig,
      i1   => oa2ao222_x2_157_sig,
      i2   => oa2ao222_x2_156_sig,
      q    => mx3_x2_63_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_134_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux972,
      q   => o2_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_160_ins : na3_x1
   port map (
      i0  => not_aux1346,
      i1  => not_aux120,
      i2  => o2_x2_134_sig,
      nq  => na3_x1_160_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_605_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_160_sig,
      nq  => na2_x1_605_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_524_ins : oa22_x2
   port map (
      i0  => not_aux18,
      i1  => not_aux49,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_524_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_606_ins : na2_x1
   port map (
      i0  => not_aux373,
      i1  => not_aux294,
      nq  => na2_x1_606_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_268_ins : nao22_x1
   port map (
      i0  => na2_x1_606_sig,
      i1  => not_aux53,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_268_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_523_ins : oa22_x2
   port map (
      i0  => nao22_x1_268_sig,
      i1  => oa22_x2_524_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_523_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_584_ins : noa22_x1
   port map (
      i0  => oa22_x2_523_sig,
      i1  => na2_x1_605_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_584_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_60_ins : o3_x2
   port map (
      i0  => aux95,
      i1  => in_rom_neuron_index(0),
      i2  => aux131,
      q   => o3_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_608_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux240,
      nq  => na2_x1_608_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_161_ins : na3_x1
   port map (
      i0  => not_aux301,
      i1  => na2_x1_608_sig,
      i2  => o3_x2_60_sig,
      nq  => na3_x1_161_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_607_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_161_sig,
      nq  => na2_x1_607_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_526_ins : oa22_x2
   port map (
      i0  => not_aux877,
      i1  => not_aux1034,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_526_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_527_ins : oa22_x2
   port map (
      i0  => not_aux10,
      i1  => not_aux259,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_527_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_525_ins : oa22_x2
   port map (
      i0  => oa22_x2_527_sig,
      i1  => oa22_x2_526_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_525_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_585_ins : noa22_x1
   port map (
      i0  => oa22_x2_525_sig,
      i1  => na2_x1_607_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_585_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_609_ins : na2_x1
   port map (
      i0  => not_aux577,
      i1  => not_aux605,
      nq  => na2_x1_609_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_610_ins : na2_x1
   port map (
      i0  => not_aux224,
      i1  => not_aux106,
      nq  => na2_x1_610_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_611_ins : na2_x1
   port map (
      i0  => not_aux72,
      i1  => not_aux425,
      nq  => na2_x1_611_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_612_ins : na2_x1
   port map (
      i0  => not_aux1031,
      i1  => not_aux480,
      nq  => na2_x1_612_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_53_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_612_sig,
      i1  => na2_x1_611_sig,
      q   => mx2_x2_53_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_142_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_53_sig,
      i1   => na2_x1_610_sig,
      i2   => na2_x1_609_sig,
      nq   => nmx3_x1_142_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_613_ins : na2_x1
   port map (
      i0  => not_aux10,
      i1  => not_aux118,
      nq  => na2_x1_613_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_135_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => aux573,
      q   => o2_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_113_ins : inv_x2
   port map (
      i   => not_aux471,
      nq  => inv_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_160_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1343,
      i2  => inv_x2_113_sig,
      i3  => aux963,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_160_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_143_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_160_sig,
      i1   => o2_x2_135_sig,
      i2   => na2_x1_613_sig,
      nq   => nmx3_x1_143_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_178_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_143_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_142_sig,
      nq  => nao2o22_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_159_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_178_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_585_sig,
      i3  => noa22_x1_584_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_159_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_614_ins : na2_x1
   port map (
      i0  => not_aux971,
      i1  => not_aux496,
      nq  => na2_x1_614_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_136_ins : o2_x2
   port map (
      i0  => aux1003,
      i1  => not_aux53,
      q   => o2_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_615_ins : na2_x1
   port map (
      i0  => not_aux1354,
      i1  => not_aux170,
      nq  => na2_x1_615_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_616_ins : na2_x1
   port map (
      i0  => not_aux418,
      i1  => not_aux183,
      nq  => na2_x1_616_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_54_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_616_sig,
      i1  => na2_x1_615_sig,
      q   => mx2_x2_54_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_144_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_54_sig,
      i1   => o2_x2_136_sig,
      i2   => na2_x1_614_sig,
      nq   => nmx3_x1_144_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_214_ins : a2_x2
   port map (
      i0  => not_aux540,
      i1  => not_aux926,
      q   => a2_x2_214_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_114_ins : inv_x2
   port map (
      i   => aux1713,
      nq  => inv_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_30_ins : ao2o22_x2
   port map (
      i0  => aux222,
      i1  => inv_x2_114_sig,
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_214_sig,
      q   => ao2o22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_179_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_30_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_144_sig,
      nq  => nao2o22_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_617_ins : na2_x1
   port map (
      i0  => not_aux61,
      i1  => not_aux120,
      nq  => na2_x1_617_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_618_ins : na2_x1
   port map (
      i0  => not_aux29,
      i1  => not_aux353,
      nq  => na2_x1_618_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_47_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_618_sig,
      i1  => na2_x1_617_sig,
      nq  => nmx2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_137_ins : o2_x2
   port map (
      i0  => not_aux536,
      i1  => aux431,
      q   => o2_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_619_ins : na2_x1
   port map (
      i0  => not_aux656,
      i1  => not_aux670,
      nq  => na2_x1_619_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_620_ins : na2_x1
   port map (
      i0  => not_aux1009,
      i1  => not_aux1051,
      nq  => na2_x1_620_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_621_ins : na2_x1
   port map (
      i0  => not_aux591,
      i1  => not_aux45,
      nq  => na2_x1_621_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_55_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_621_sig,
      i1  => na2_x1_620_sig,
      q   => mx2_x2_55_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_145_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_55_sig,
      i1   => na2_x1_619_sig,
      i2   => o2_x2_137_sig,
      nq   => nmx3_x1_145_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_180_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_145_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_47_sig,
      nq  => nao2o22_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_528_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux303,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_528_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_586_ins : noa22_x1
   port map (
      i0  => oa22_x2_528_sig,
      i1  => not_aux358,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_586_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_588_ins : noa22_x1
   port map (
      i0  => not_aux506,
      i1  => not_aux565,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_588_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_589_ins : noa22_x1
   port map (
      i0  => not_aux281,
      i1  => not_aux422,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_589_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_269_ins : nao22_x1
   port map (
      i0  => noa22_x1_589_sig,
      i1  => noa22_x1_588_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_269_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_530_ins : oa22_x2
   port map (
      i0  => not_aux187,
      i1  => not_aux513,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_530_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_531_ins : oa22_x2
   port map (
      i0  => not_aux537,
      i1  => not_aux434,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_531_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_529_ins : oa22_x2
   port map (
      i0  => oa22_x2_531_sig,
      i1  => oa22_x2_530_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_529_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_587_ins : noa22_x1
   port map (
      i0  => oa22_x2_529_sig,
      i1  => nao22_x1_269_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_587_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_622_ins : na2_x1
   port map (
      i0  => not_aux401,
      i1  => not_aux250,
      nq  => na2_x1_622_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_623_ins : na2_x1
   port map (
      i0  => not_aux267,
      i1  => not_aux164,
      nq  => na2_x1_623_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_48_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_623_sig,
      i1  => na2_x1_622_sig,
      nq  => nmx2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_624_ins : na2_x1
   port map (
      i0  => not_aux422,
      i1  => not_aux428,
      nq  => na2_x1_624_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_162_ins : na3_x1
   port map (
      i0  => not_aux7,
      i1  => not_aux144,
      i2  => not_aux88,
      nq  => na3_x1_162_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_532_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux518,
      i2  => aux858,
      q   => oa22_x2_532_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_146_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_532_sig,
      i1   => na3_x1_162_sig,
      i2   => na2_x1_624_sig,
      nq   => nmx3_x1_146_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_181_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_146_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_48_sig,
      nq  => nao2o22_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_161_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_181_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_587_sig,
      i3  => noa22_x1_586_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_161_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_65_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_161_sig,
      i1   => nao2o22_x1_180_sig,
      i2   => nao2o22_x1_179_sig,
      q    => mx3_x2_65_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_95_ins : a3_x2
   port map (
      i0  => not_aux522,
      i1  => not_aux391,
      i2  => not_aux549,
      q   => a3_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_88_ins : no2_x1
   port map (
      i0  => a3_x2_95_sig,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_45_ins : on12_x1
   port map (
      i0  => aux1356,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_21_ins : a4_x2
   port map (
      i0  => not_aux286,
      i1  => not_aux288,
      i2  => not_aux118,
      i3  => on12_x1_45_sig,
      q   => a4_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_138_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a4_x2_21_sig,
      q   => o2_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_591_ins : noa22_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux663,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_591_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_592_ins : noa22_x1
   port map (
      i0  => not_aux721,
      i1  => not_aux377,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_592_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_270_ins : nao22_x1
   port map (
      i0  => noa22_x1_592_sig,
      i1  => noa22_x1_591_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_270_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_590_ins : noa22_x1
   port map (
      i0  => nao22_x1_270_sig,
      i1  => o2_x2_138_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_590_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_127_ins : ao22_x2
   port map (
      i0  => noa22_x1_590_sig,
      i1  => no2_x1_88_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_593_ins : noa22_x1
   port map (
      i0  => not_aux37,
      i1  => not_aux169,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_593_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_215_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1355,
      q   => a2_x2_215_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_76_ins : no3_x1
   port map (
      i0  => a2_x2_215_sig,
      i1  => noa22_x1_593_sig,
      i2  => aux69,
      nq  => no3_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_89_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => no3_x1_76_sig,
      nq  => no2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_77_ins : no3_x1
   port map (
      i0  => aux458,
      i1  => not_aux40,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_163_ins : na3_x1
   port map (
      i0  => not_aux26,
      i1  => not_aux217,
      i2  => not_aux187,
      nq  => na3_x1_163_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_216_ins : a2_x2
   port map (
      i0  => na3_x1_163_sig,
      i1  => in_rom_neuron_index(0),
      q   => a2_x2_216_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_271_ins : nao22_x1
   port map (
      i0  => a2_x2_216_sig,
      i1  => no3_x1_77_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_271_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_534_ins : oa22_x2
   port map (
      i0  => not_aux144,
      i1  => not_aux45,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_534_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_535_ins : oa22_x2
   port map (
      i0  => not_aux881,
      i1  => not_aux544,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_535_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_533_ins : oa22_x2
   port map (
      i0  => oa22_x2_535_sig,
      i1  => oa22_x2_534_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_533_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_594_ins : noa22_x1
   port map (
      i0  => oa22_x2_533_sig,
      i1  => nao22_x1_271_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_594_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_128_ins : ao22_x2
   port map (
      i0  => noa22_x1_594_sig,
      i1  => no2_x1_89_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_536_ins : oa22_x2
   port map (
      i0  => not_aux429,
      i1  => in_rom_input_index(0),
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_536_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_625_ins : na2_x1
   port map (
      i0  => not_aux41,
      i1  => not_aux103,
      nq  => na2_x1_625_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_164_ins : na3_x1
   port map (
      i0  => na2_x1_625_sig,
      i1  => in_rom_neuron_index(1),
      i2  => oa22_x2_536_sig,
      nq  => na3_x1_164_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_626_ins : na2_x1
   port map (
      i0  => not_aux231,
      i1  => not_aux946,
      nq  => na2_x1_626_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_627_ins : na2_x1
   port map (
      i0  => not_aux467,
      i1  => not_aux121,
      nq  => na2_x1_627_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_49_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_627_sig,
      i1  => na2_x1_626_sig,
      nq  => nmx2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_129_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nmx2_x1_49_sig,
      i2  => na3_x1_164_sig,
      q   => ao22_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_78_ins : no3_x1
   port map (
      i0  => aux324,
      i1  => in_rom_neuron_index(0),
      i2  => aux86,
      nq  => no3_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_96_ins : a3_x2
   port map (
      i0  => not_aux180,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux83,
      q   => a3_x2_96_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_595_ins : noa22_x1
   port map (
      i0  => not_aux156,
      i1  => not_aux401,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_595_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_596_ins : noa22_x1
   port map (
      i0  => not_aux105,
      i1  => not_aux143,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_596_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_61_ins : o3_x2
   port map (
      i0  => aux976,
      i1  => noa22_x1_596_sig,
      i2  => noa22_x1_595_sig,
      q   => o3_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_33_ins : noa2ao222_x1
   port map (
      i0  => o3_x2_61_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => a3_x2_96_sig,
      i3  => no3_x1_78_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_182_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_33_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => ao22_x2_129_sig,
      nq  => nao2o22_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_162_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_182_sig,
      i1  => aux1650,
      i2  => ao22_x2_128_sig,
      i3  => ao22_x2_127_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_162_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_64_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_162_sig,
      i1   => mx3_x2_65_sig,
      i2   => oa2ao222_x2_159_sig,
      q    => mx3_x2_64_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_19_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_64_sig,
      i1   => mx3_x2_63_sig,
      i2   => oa2ao222_x2_154_sig,
      q    => out_data_rom(19),
      vdd  => vdd,
      vss  => vss
   );

a3_x2_97_ins : a3_x2
   port map (
      i0  => not_aux1374,
      i1  => not_aux211,
      i2  => not_aux176,
      q   => a3_x2_97_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_628_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux650,
      nq  => na2_x1_628_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_597_ins : noa22_x1
   port map (
      i0  => na2_x1_628_sig,
      i1  => a3_x2_97_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_597_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_629_ins : na2_x1
   port map (
      i0  => in_rom_input_index(1),
      i1  => not_aux255,
      nq  => na2_x1_629_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_139_ins : o2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => in_rom_neuron_index(0),
      q   => o2_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_165_ins : na3_x1
   port map (
      i0  => o2_x2_139_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na2_x1_629_sig,
      nq  => na3_x1_165_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_131_ins : ao22_x2
   port map (
      i0  => not_aux937,
      i1  => aux917,
      i2  => na3_x1_165_sig,
      q   => ao22_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_62_ins : o3_x2
   port map (
      i0  => aux1096,
      i1  => in_rom_neuron_index(1),
      i2  => aux1373,
      q   => o3_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_598_ins : noa22_x1
   port map (
      i0  => o3_x2_62_sig,
      i1  => ao22_x2_131_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_598_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_130_ins : ao22_x2
   port map (
      i0  => noa22_x1_598_sig,
      i1  => noa22_x1_597_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_140_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux753,
      q   => o2_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_24_ins : na4_x1
   port map (
      i0  => not_aux412,
      i1  => not_aux582,
      i2  => not_aux121,
      i3  => o2_x2_140_sig,
      nq  => na4_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_630_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_24_sig,
      nq  => na2_x1_630_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_115_ins : inv_x2
   port map (
      i   => not_aux1371,
      nq  => inv_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_90_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux117,
      nq  => no2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_79_ins : no3_x1
   port map (
      i0  => no2_x1_90_sig,
      i1  => inv_x2_115_sig,
      i2  => aux1372,
      nq  => no3_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_141_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_79_sig,
      q   => o2_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_599_ins : noa22_x1
   port map (
      i0  => o2_x2_141_sig,
      i1  => na2_x1_630_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_599_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_537_ins : oa22_x2
   port map (
      i0  => not_aux962,
      i1  => not_aux900,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_537_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_538_ins : oa22_x2
   port map (
      i0  => not_aux83,
      i1  => not_aux217,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_538_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_600_ins : noa22_x1
   port map (
      i0  => oa22_x2_538_sig,
      i1  => oa22_x2_537_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_600_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_132_ins : ao22_x2
   port map (
      i0  => noa22_x1_600_sig,
      i1  => noa22_x1_599_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_80_ins : no3_x1
   port map (
      i0  => aux1375,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_631_ins : na2_x1
   port map (
      i0  => not_aux192,
      i1  => not_aux104,
      nq  => na2_x1_631_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_166_ins : na3_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_631_sig,
      nq  => na3_x1_166_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_33_ins : an12_x1
   port map (
      i0  => aux619,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_217_ins : a2_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux6,
      q   => a2_x2_217_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_272_ins : nao22_x1
   port map (
      i0  => a2_x2_217_sig,
      i1  => an12_x1_33_sig,
      i2  => na3_x1_166_sig,
      nq  => nao22_x1_272_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_91_ins : no2_x1
   port map (
      i0  => nao22_x1_272_sig,
      i1  => no3_x1_80_sig,
      nq  => no2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_116_ins : inv_x2
   port map (
      i   => not_aux693,
      nq  => inv_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_539_ins : oa22_x2
   port map (
      i0  => not_aux471,
      i1  => in_rom_input_index(3),
      i2  => inv_x2_116_sig,
      q   => oa22_x2_539_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_167_ins : na3_x1
   port map (
      i0  => not_aux1013,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux672,
      nq  => na3_x1_167_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_147_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_167_sig,
      i1   => aux1326,
      i2   => oa22_x2_539_sig,
      nq   => nmx3_x1_147_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_183_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_147_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => no2_x1_91_sig,
      nq  => nao2o22_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_163_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_183_sig,
      i1  => aux1650,
      i2  => ao22_x2_132_sig,
      i3  => ao22_x2_130_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_163_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_117_ins : inv_x2
   port map (
      i   => aux837,
      nq  => inv_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_602_ins : noa22_x1
   port map (
      i0  => aux1722,
      i1  => not_aux112,
      i2  => inv_x2_117_sig,
      nq  => noa22_x1_602_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_540_ins : oa22_x2
   port map (
      i0  => aux16,
      i1  => not_aux112,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_540_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_601_ins : noa22_x1
   port map (
      i0  => oa22_x2_540_sig,
      i1  => noa22_x1_602_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_601_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_218_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux5,
      q   => a2_x2_218_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_604_ins : noa22_x1
   port map (
      i0  => not_aux248,
      i1  => not_aux591,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_604_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_273_ins : nao22_x1
   port map (
      i0  => noa22_x1_604_sig,
      i1  => a2_x2_218_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_273_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_605_ins : noa22_x1
   port map (
      i0  => not_aux106,
      i1  => not_aux380,
      i2  => aux1339,
      nq  => noa22_x1_605_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_63_ins : o3_x2
   port map (
      i0  => in_rom_input_index(0),
      i1  => in_rom_neuron_index(0),
      i2  => aux103,
      q   => o3_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_541_ins : oa22_x2
   port map (
      i0  => o3_x2_63_sig,
      i1  => noa22_x1_605_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_541_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_603_ins : noa22_x1
   port map (
      i0  => oa22_x2_541_sig,
      i1  => nao22_x1_273_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_603_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_632_ins : na2_x1
   port map (
      i0  => not_aux309,
      i1  => not_aux390,
      nq  => na2_x1_632_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_633_ins : na2_x1
   port map (
      i0  => not_aux1026,
      i1  => not_aux486,
      nq  => na2_x1_633_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_634_ins : na2_x1
   port map (
      i0  => not_aux342,
      i1  => not_aux144,
      nq  => na2_x1_634_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_635_ins : na2_x1
   port map (
      i0  => not_aux574,
      i1  => not_aux757,
      nq  => na2_x1_635_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_56_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_635_sig,
      i1  => na2_x1_634_sig,
      q   => mx2_x2_56_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_148_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_56_sig,
      i1   => na2_x1_633_sig,
      i2   => na2_x1_632_sig,
      nq   => nmx3_x1_148_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_636_ins : na2_x1
   port map (
      i0  => not_aux387,
      i1  => not_aux452,
      nq  => na2_x1_636_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_34_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_636_sig,
      i2  => not_aux90,
      i3  => aux485,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_184_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_34_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_148_sig,
      nq  => nao2o22_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_164_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_184_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_603_sig,
      i3  => noa22_x1_601_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_164_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_98_ins : a3_x2
   port map (
      i0  => not_aux105,
      i1  => in_rom_neuron_index(0),
      i2  => aux83,
      q   => a3_x2_98_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_606_ins : noa22_x1
   port map (
      i0  => not_aux105,
      i1  => not_aux622,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_606_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_274_ins : nao22_x1
   port map (
      i0  => noa22_x1_606_sig,
      i1  => a3_x2_98_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_274_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_169_ins : na3_x1
   port map (
      i0  => not_aux441,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(1),
      nq  => na3_x1_169_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_219_ins : a2_x2
   port map (
      i0  => not_aux238,
      i1  => not_aux249,
      q   => a2_x2_219_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_133_ins : ao22_x2
   port map (
      i0  => a2_x2_219_sig,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_169_sig,
      q   => ao22_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_637_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux808,
      nq  => na2_x1_637_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_542_ins : oa22_x2
   port map (
      i0  => na2_x1_637_sig,
      i1  => not_aux1309,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_542_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_168_ins : na3_x1
   port map (
      i0  => oa22_x2_542_sig,
      i1  => ao22_x2_133_sig,
      i2  => nao22_x1_274_sig,
      nq  => na3_x1_168_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_34_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => na3_x1_168_sig,
      q   => an12_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_64_ins : o3_x2
   port map (
      i0  => not_aux83,
      i1  => in_rom_neuron_index(0),
      i2  => aux156,
      q   => o3_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_543_ins : oa22_x2
   port map (
      i0  => not_aux526,
      i1  => not_aux697,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_543_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_607_ins : noa22_x1
   port map (
      i0  => oa22_x2_543_sig,
      i1  => o3_x2_64_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_607_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_220_ins : a2_x2
   port map (
      i0  => not_aux951,
      i1  => not_aux110,
      q   => a2_x2_220_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_221_ins : a2_x2
   port map (
      i0  => not_aux571,
      i1  => not_aux61,
      q   => a2_x2_221_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_31_ins : ao2o22_x2
   port map (
      i0  => a2_x2_221_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_220_sig,
      q   => ao2o22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_638_ins : na2_x1
   port map (
      i0  => not_aux960,
      i1  => not_aux333,
      nq  => na2_x1_638_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_639_ins : na2_x1
   port map (
      i0  => not_aux674,
      i1  => not_aux377,
      nq  => na2_x1_639_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_118_ins : inv_x2
   port map (
      i   => not_aux1086,
      nq  => inv_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_640_ins : na2_x1
   port map (
      i0  => not_aux996,
      i1  => not_aux313,
      nq  => na2_x1_640_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_544_ins : oa22_x2
   port map (
      i0  => na2_x1_640_sig,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_118_sig,
      q   => oa22_x2_544_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_149_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_544_sig,
      i1   => na2_x1_639_sig,
      i2   => na2_x1_638_sig,
      nq   => nmx3_x1_149_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_185_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_149_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_31_sig,
      nq  => nao2o22_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_165_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_185_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_607_sig,
      i3  => an12_x1_34_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_165_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_119_ins : inv_x2
   port map (
      i   => aux1367,
      nq  => inv_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_25_ins : na4_x1
   port map (
      i0  => not_aux171,
      i1  => not_aux1369,
      i2  => not_aux1368,
      i3  => inv_x2_119_sig,
      nq  => na4_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_641_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_25_sig,
      nq  => na2_x1_641_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_609_ins : noa22_x1
   port map (
      i0  => not_aux91,
      i1  => not_aux147,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_609_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_92_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1365,
      nq  => no2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_275_ins : nao22_x1
   port map (
      i0  => no2_x1_92_sig,
      i1  => noa22_x1_609_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_275_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_608_ins : noa22_x1
   port map (
      i0  => nao22_x1_275_sig,
      i1  => na2_x1_641_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_608_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_546_ins : oa22_x2
   port map (
      i0  => not_aux249,
      i1  => not_aux885,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_546_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_170_ins : na3_x1
   port map (
      i0  => not_aux187,
      i1  => in_rom_neuron_index(0),
      i2  => aux0,
      nq  => na3_x1_170_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_545_ins : oa22_x2
   port map (
      i0  => na3_x1_170_sig,
      i1  => oa22_x2_546_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_545_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_46_ins : on12_x1
   port map (
      i0  => not_aux573,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_548_ins : oa22_x2
   port map (
      i0  => not_aux115,
      i1  => not_aux1193,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_548_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_547_ins : oa22_x2
   port map (
      i0  => oa22_x2_548_sig,
      i1  => on12_x1_46_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_547_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_610_ins : noa22_x1
   port map (
      i0  => oa22_x2_547_sig,
      i1  => oa22_x2_545_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_610_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_120_ins : inv_x2
   port map (
      i   => aux1370,
      nq  => inv_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_642_ins : na2_x1
   port map (
      i0  => not_aux201,
      i1  => not_aux375,
      nq  => na2_x1_642_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_643_ins : na2_x1
   port map (
      i0  => not_aux504,
      i1  => not_aux322,
      nq  => na2_x1_643_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_644_ins : na2_x1
   port map (
      i0  => not_aux542,
      i1  => not_aux180,
      nq  => na2_x1_644_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_57_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_644_sig,
      i1  => na2_x1_643_sig,
      q   => mx2_x2_57_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_150_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_57_sig,
      i1   => na2_x1_642_sig,
      i2   => inv_x2_120_sig,
      nq   => nmx3_x1_150_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_645_ins : na2_x1
   port map (
      i0  => not_aux632,
      i1  => not_aux620,
      nq  => na2_x1_645_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_646_ins : na2_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux468,
      nq  => na2_x1_646_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_222_ins : a2_x2
   port map (
      i0  => not_aux366,
      i1  => not_aux572,
      q   => a2_x2_222_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_223_ins : a2_x2
   port map (
      i0  => not_aux532,
      i1  => not_aux199,
      q   => a2_x2_223_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_187_ins : nao2o22_x1
   port map (
      i0  => a2_x2_223_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_222_sig,
      nq  => nao2o22_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_151_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_187_sig,
      i1   => na2_x1_646_sig,
      i2   => na2_x1_645_sig,
      nq   => nmx3_x1_151_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_186_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_151_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_150_sig,
      nq  => nao2o22_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_166_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_186_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_610_sig,
      i3  => noa22_x1_608_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_166_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_66_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_166_sig,
      i1   => oa2ao222_x2_165_sig,
      i2   => oa2ao222_x2_164_sig,
      q    => mx3_x2_66_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_612_ins : noa22_x1
   port map (
      i0  => not_aux184,
      i1  => not_aux95,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_612_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_99_ins : a3_x2
   port map (
      i0  => not_aux223,
      i1  => not_aux161,
      i2  => not_aux294,
      q   => a3_x2_99_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_93_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_99_sig,
      nq  => no2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_276_ins : nao22_x1
   port map (
      i0  => no2_x1_93_sig,
      i1  => noa22_x1_612_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_276_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_550_ins : oa22_x2
   port map (
      i0  => not_aux318,
      i1  => not_aux430,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_550_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_551_ins : oa22_x2
   port map (
      i0  => not_aux446,
      i1  => not_aux794,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_551_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_549_ins : oa22_x2
   port map (
      i0  => oa22_x2_551_sig,
      i1  => oa22_x2_550_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_549_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_611_ins : noa22_x1
   port map (
      i0  => oa22_x2_549_sig,
      i1  => nao22_x1_276_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_611_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_614_ins : noa22_x1
   port map (
      i0  => not_aux380,
      i1  => aux427,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_614_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_615_ins : noa22_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux552,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_615_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_277_ins : nao22_x1
   port map (
      i0  => noa22_x1_615_sig,
      i1  => noa22_x1_614_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_277_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_100_ins : a3_x2
   port map (
      i0  => not_aux383,
      i1  => not_aux617,
      i2  => not_aux50,
      q   => a3_x2_100_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_142_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_100_sig,
      q   => o2_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_553_ins : oa22_x2
   port map (
      i0  => not_aux548,
      i1  => not_aux710,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_553_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_552_ins : oa22_x2
   port map (
      i0  => oa22_x2_553_sig,
      i1  => o2_x2_142_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_552_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_613_ins : noa22_x1
   port map (
      i0  => oa22_x2_552_sig,
      i1  => nao22_x1_277_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_613_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_94_ins : no2_x1
   port map (
      i0  => not_aux677,
      i1  => not_in_rom_input_index(0),
      nq  => no2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_81_ins : no3_x1
   port map (
      i0  => no2_x1_94_sig,
      i1  => aux0,
      i2  => not_aux635,
      nq  => no3_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_554_ins : oa22_x2
   port map (
      i0  => not_aux467,
      i1  => not_aux836,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_554_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_555_ins : oa22_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux383,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_555_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_65_ins : o3_x2
   port map (
      i0  => not_aux1078,
      i1  => in_rom_neuron_index(1),
      i2  => aux1359,
      q   => o3_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_171_ins : na3_x1
   port map (
      i0  => o3_x2_65_sig,
      i1  => oa22_x2_555_sig,
      i2  => oa22_x2_554_sig,
      nq  => na3_x1_171_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_556_ins : oa22_x2
   port map (
      i0  => aux314,
      i1  => in_rom_neuron_index(0),
      i2  => aux1004,
      q   => oa22_x2_556_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_616_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa22_x2_556_sig,
      i2  => na3_x1_171_sig,
      nq  => noa22_x1_616_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_188_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_616_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => no3_x1_81_sig,
      nq  => nao2o22_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_167_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_188_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_613_sig,
      i3  => noa22_x1_611_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_167_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_224_ins : a2_x2
   port map (
      i0  => not_aux141,
      i1  => aux1358,
      q   => a2_x2_224_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_101_ins : a3_x2
   port map (
      i0  => not_aux303,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux771,
      q   => a3_x2_101_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_66_ins : o3_x2
   port map (
      i0  => a3_x2_101_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => a2_x2_224_sig,
      q   => o3_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_647_ins : na2_x1
   port map (
      i0  => not_aux276,
      i1  => not_aux968,
      nq  => na2_x1_647_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_648_ins : na2_x1
   port map (
      i0  => not_aux1357,
      i1  => not_aux132,
      nq  => na2_x1_648_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_82_ins : no3_x1
   port map (
      i0  => aux29,
      i1  => in_rom_neuron_index(0),
      i2  => aux1076,
      nq  => no3_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_649_ins : na2_x1
   port map (
      i0  => not_aux532,
      i1  => not_aux767,
      nq  => na2_x1_649_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_557_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_649_sig,
      i2  => no3_x1_82_sig,
      q   => oa22_x2_557_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_152_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_557_sig,
      i1   => na2_x1_648_sig,
      i2   => na2_x1_647_sig,
      nq   => nmx3_x1_152_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_278_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_152_sig,
      i2  => o3_x2_66_sig,
      nq  => nao22_x1_278_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_650_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux472,
      nq  => na2_x1_650_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_558_ins : oa22_x2
   port map (
      i0  => not_aux496,
      i1  => not_aux1034,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_558_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_102_ins : a3_x2
   port map (
      i0  => not_aux187,
      i1  => oa22_x2_558_sig,
      i2  => na2_x1_650_sig,
      q   => a3_x2_102_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_225_ins : a2_x2
   port map (
      i0  => not_aux146,
      i1  => not_aux66,
      q   => a2_x2_225_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_32_ins : ao2o22_x2
   port map (
      i0  => a2_x2_225_sig,
      i1  => not_aux1674,
      i2  => in_rom_neuron_index(1),
      i3  => a3_x2_102_sig,
      q   => ao2o22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_651_ins : na2_x1
   port map (
      i0  => not_aux1001,
      i1  => not_aux504,
      nq  => na2_x1_651_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_652_ins : na2_x1
   port map (
      i0  => not_aux1090,
      i1  => not_aux606,
      nq  => na2_x1_652_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_559_ins : oa22_x2
   port map (
      i0  => aux687,
      i1  => in_rom_neuron_index(0),
      i2  => aux32,
      q   => oa22_x2_559_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_153_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_559_sig,
      i1   => na2_x1_652_sig,
      i2   => na2_x1_651_sig,
      nq   => nmx3_x1_153_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_279_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_153_sig,
      i2  => ao2o22_x2_32_sig,
      nq  => nao22_x1_279_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_134_ins : ao22_x2
   port map (
      i0  => not_aux633,
      i1  => not_in_rom_input_index(1),
      i2  => aux1062,
      q   => ao22_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_83_ins : no3_x1
   port map (
      i0  => ao22_x2_134_sig,
      i1  => in_rom_input_index(4),
      i2  => not_aux634,
      nq  => no3_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_50_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => not_aux431,
      i1  => not_aux432,
      nq  => nmx2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_172_ins : na3_x1
   port map (
      i0  => not_aux326,
      i1  => not_aux187,
      i2  => not_in_rom_input_index(2),
      nq  => na3_x1_172_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_190_ins : nao2o22_x1
   port map (
      i0  => aux156,
      i1  => aux29,
      i2  => in_rom_neuron_index(0),
      i3  => aux234,
      nq  => nao2o22_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_154_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_190_sig,
      i1   => na3_x1_172_sig,
      i2   => aux1348,
      nq   => nmx3_x1_154_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_189_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_154_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_50_sig,
      nq  => nao2o22_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_560_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_189_sig,
      i1  => in_rom_input_index(4),
      i2  => no3_x1_83_sig,
      q   => oa22_x2_560_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_68_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa22_x2_560_sig,
      i1   => nao22_x1_279_sig,
      i2   => nao22_x1_278_sig,
      q    => mx3_x2_68_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_280_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux6,
      i2  => aux1693,
      nq  => nao22_x1_280_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_617_ins : noa22_x1
   port map (
      i0  => nao22_x1_280_sig,
      i1  => not_aux1084,
      i2  => not_aux1656,
      nq  => noa22_x1_617_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_67_ins : o3_x2
   port map (
      i0  => not_aux396,
      i1  => in_rom_neuron_index(0),
      i2  => aux967,
      q   => o3_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_653_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux225,
      nq  => na2_x1_653_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_103_ins : a3_x2
   port map (
      i0  => not_aux1088,
      i1  => na2_x1_653_sig,
      i2  => o3_x2_67_sig,
      q   => a3_x2_103_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_143_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_103_sig,
      q   => o2_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_136_ins : ao22_x2
   port map (
      i0  => aux160,
      i1  => not_aux42,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_619_ins : noa22_x1
   port map (
      i0  => not_aux280,
      i1  => not_aux741,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_619_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_281_ins : nao22_x1
   port map (
      i0  => noa22_x1_619_sig,
      i1  => ao22_x2_136_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_281_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_618_ins : noa22_x1
   port map (
      i0  => nao22_x1_281_sig,
      i1  => o2_x2_143_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_618_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_121_ins : inv_x2
   port map (
      i   => aux1675,
      nq  => inv_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_104_ins : a3_x2
   port map (
      i0  => not_aux1361,
      i1  => not_aux639,
      i2  => inv_x2_121_sig,
      q   => a3_x2_104_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_144_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_104_sig,
      q   => o2_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_654_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux632,
      nq  => na2_x1_654_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_561_ins : oa22_x2
   port map (
      i0  => not_aux1364,
      i1  => na2_x1_654_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_561_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_620_ins : noa22_x1
   port map (
      i0  => oa22_x2_561_sig,
      i1  => o2_x2_144_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_620_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_135_ins : ao22_x2
   port map (
      i0  => noa22_x1_620_sig,
      i1  => noa22_x1_618_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_47_ins : on12_x1
   port map (
      i0  => aux956,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_562_ins : oa22_x2
   port map (
      i0  => not_aux423,
      i1  => not_aux933,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_562_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_621_ins : noa22_x1
   port map (
      i0  => oa22_x2_562_sig,
      i1  => on12_x1_47_sig,
      i2  => not_aux1651,
      nq  => noa22_x1_621_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_226_ins : a2_x2
   port map (
      i0  => not_aux308,
      i1  => aux1666,
      q   => a2_x2_226_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_623_ins : noa22_x1
   port map (
      i0  => not_aux95,
      i1  => not_aux550,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_623_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_282_ins : nao22_x1
   port map (
      i0  => noa22_x1_623_sig,
      i1  => a2_x2_226_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_282_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_145_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux170,
      q   => o2_x2_145_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_564_ins : oa22_x2
   port map (
      i0  => not_aux248,
      i1  => not_aux955,
      i2  => not_in_rom_neuron_index(0),
      q   => oa22_x2_564_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_563_ins : oa22_x2
   port map (
      i0  => oa22_x2_564_sig,
      i1  => o2_x2_145_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_563_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_622_ins : noa22_x1
   port map (
      i0  => oa22_x2_563_sig,
      i1  => nao22_x1_282_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_622_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_137_ins : ao22_x2
   port map (
      i0  => noa22_x1_622_sig,
      i1  => noa22_x1_621_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_105_ins : a3_x2
   port map (
      i0  => not_aux61,
      i1  => not_aux29,
      i2  => not_aux230,
      q   => a3_x2_105_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_146_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_105_sig,
      q   => o2_x2_146_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_565_ins : oa22_x2
   port map (
      i0  => not_aux45,
      i1  => not_aux516,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_565_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_624_ins : noa22_x1
   port map (
      i0  => oa22_x2_565_sig,
      i1  => o2_x2_146_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_624_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_626_ins : noa22_x1
   port map (
      i0  => not_aux296,
      i1  => not_aux1000,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_626_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_627_ins : noa22_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux757,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_627_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_283_ins : nao22_x1
   port map (
      i0  => noa22_x1_627_sig,
      i1  => noa22_x1_626_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_283_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_48_ins : on12_x1
   port map (
      i0  => aux1360,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_567_ins : oa22_x2
   port map (
      i0  => not_aux14,
      i1  => not_aux5,
      i2  => not_in_rom_neuron_index(0),
      q   => oa22_x2_567_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_566_ins : oa22_x2
   port map (
      i0  => oa22_x2_567_sig,
      i1  => on12_x1_48_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_566_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_625_ins : noa22_x1
   port map (
      i0  => oa22_x2_566_sig,
      i1  => nao22_x1_283_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_625_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_138_ins : ao22_x2
   port map (
      i0  => noa22_x1_625_sig,
      i1  => noa22_x1_624_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_95_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => aux677,
      nq  => no2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_68_ins : o3_x2
   port map (
      i0  => not_aux663,
      i1  => in_rom_neuron_index(3),
      i2  => no2_x1_95_sig,
      q   => o3_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_284_ins : nao22_x1
   port map (
      i0  => not_aux1723,
      i1  => not_aux664,
      i2  => o3_x2_68_sig,
      nq  => nao22_x1_284_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_169_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_284_sig,
      i1  => aux1655,
      i2  => ao22_x2_138_sig,
      i3  => ao22_x2_137_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_169_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_168_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_169_sig,
      i1  => not_in_rom_neuron_index(2),
      i2  => ao22_x2_135_sig,
      i3  => noa22_x1_617_sig,
      i4  => in_rom_neuron_index(2),
      q   => oa2ao222_x2_168_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_67_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_168_sig,
      i1   => mx3_x2_68_sig,
      i2   => oa2ao222_x2_167_sig,
      q    => mx3_x2_67_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_20_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_67_sig,
      i1   => mx3_x2_66_sig,
      i2   => oa2ao222_x2_163_sig,
      q    => out_data_rom(20),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_122_ins : inv_x2
   port map (
      i   => aux1409,
      nq  => inv_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_568_ins : oa22_x2
   port map (
      i0  => not_aux425,
      i1  => not_aux450,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_568_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_628_ins : noa22_x1
   port map (
      i0  => oa22_x2_568_sig,
      i1  => inv_x2_122_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_628_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_285_ins : nao22_x1
   port map (
      i0  => not_aux73,
      i1  => aux635,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_285_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_655_ins : na2_x1
   port map (
      i0  => aux1328,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => na2_x1_655_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_569_ins : oa22_x2
   port map (
      i0  => na2_x1_655_sig,
      i1  => nao22_x1_285_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_569_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_139_ins : ao22_x2
   port map (
      i0  => aux111,
      i1  => not_aux135,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_227_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1238,
      q   => a2_x2_227_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_286_ins : nao22_x1
   port map (
      i0  => a2_x2_227_sig,
      i1  => ao22_x2_139_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_286_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_629_ins : noa22_x1
   port map (
      i0  => nao22_x1_286_sig,
      i1  => oa22_x2_569_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_629_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_84_ins : no3_x1
   port map (
      i0  => aux622,
      i1  => in_rom_neuron_index(0),
      i2  => aux146,
      nq  => no3_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_228_ins : a2_x2
   port map (
      i0  => not_aux311,
      i1  => not_aux93,
      q   => a2_x2_228_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_69_ins : o3_x2
   port map (
      i0  => a2_x2_228_sig,
      i1  => in_rom_neuron_index(1),
      i2  => no3_x1_84_sig,
      q   => o3_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_123_ins : inv_x2
   port map (
      i   => aux1237,
      nq  => inv_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_141_ins : ao22_x2
   port map (
      i0  => inv_x2_123_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1376,
      q   => ao22_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_140_ins : ao22_x2
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => ao22_x2_141_sig,
      i2  => o3_x2_69_sig,
      q   => ao22_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_229_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux520,
      q   => a2_x2_229_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_656_ins : na2_x1
   port map (
      i0  => not_aux263,
      i1  => not_aux1411,
      nq  => na2_x1_656_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_35_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na2_x1_656_sig,
      i2  => a2_x2_229_sig,
      i3  => aux559,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_287_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa2ao222_x1_35_sig,
      i2  => ao22_x2_140_sig,
      nq  => nao22_x1_287_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_170_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_287_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_629_sig,
      i3  => noa22_x1_628_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_170_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_288_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux43,
      i2  => not_aux88,
      nq  => nao22_x1_288_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_96_ins : no2_x1
   port map (
      i0  => nao22_x1_288_sig,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_85_ins : no3_x1
   port map (
      i0  => aux429,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(0),
      nq  => no3_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_657_ins : na2_x1
   port map (
      i0  => not_aux1371,
      i1  => not_aux180,
      nq  => na2_x1_657_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_289_ins : nao22_x1
   port map (
      i0  => na2_x1_657_sig,
      i1  => no3_x1_85_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_289_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_658_ins : na2_x1
   port map (
      i0  => not_aux144,
      i1  => not_aux249,
      nq  => na2_x1_658_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_70_ins : o3_x2
   port map (
      i0  => aux978,
      i1  => not_aux12,
      i2  => aux522,
      q   => o3_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_659_ins : na2_x1
   port map (
      i0  => not_aux320,
      i1  => not_aux37,
      nq  => na2_x1_659_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_570_ins : oa22_x2
   port map (
      i0  => na2_x1_659_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1395,
      q   => oa22_x2_570_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_9_ins : noa2a2a23_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => oa22_x2_570_sig,
      i2  => o3_x2_70_sig,
      i3  => in_rom_neuron_index(0),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_658_sig,
      nq  => noa2a2a23_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_630_ins : noa22_x1
   port map (
      i0  => noa2a2a23_x1_9_sig,
      i1  => nao22_x1_289_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_630_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_173_ins : na3_x1
   port map (
      i0  => not_aux69,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux37,
      nq  => na3_x1_173_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_49_ins : on12_x1
   port map (
      i0  => na3_x1_173_sig,
      i1  => aux1401,
      q   => on12_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_631_ins : noa22_x1
   port map (
      i0  => on12_x1_49_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux1399,
      nq  => noa22_x1_631_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_290_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_631_sig,
      i2  => not_aux1407,
      nq  => nao22_x1_290_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_171_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_290_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_630_sig,
      i3  => no2_x1_96_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_171_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_124_ins : inv_x2
   port map (
      i   => aux1415,
      nq  => inv_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_106_ins : a3_x2
   port map (
      i0  => not_aux764,
      i1  => not_aux115,
      i2  => not_aux227,
      q   => a3_x2_106_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_50_ins : on12_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => a3_x2_106_sig,
      q   => on12_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_632_ins : noa22_x1
   port map (
      i0  => on12_x1_50_sig,
      i1  => inv_x2_124_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_632_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_97_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux67,
      nq  => no2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_51_ins : on12_x1
   port map (
      i0  => not_aux247,
      i1  => aux979,
      q   => on12_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_291_ins : nao22_x1
   port map (
      i0  => on12_x1_51_sig,
      i1  => no2_x1_97_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_291_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_98_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1416,
      nq  => no2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_125_ins : inv_x2
   port map (
      i   => not_aux1418,
      nq  => inv_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_292_ins : nao22_x1
   port map (
      i0  => inv_x2_125_sig,
      i1  => no2_x1_98_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_292_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_633_ins : noa22_x1
   port map (
      i0  => nao22_x1_292_sig,
      i1  => nao22_x1_291_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_633_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_660_ins : na2_x1
   port map (
      i0  => not_aux105,
      i1  => aux52,
      nq  => na2_x1_660_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_71_ins : o3_x2
   port map (
      i0  => aux218,
      i1  => in_rom_neuron_index(0),
      i2  => aux622,
      q   => o3_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_174_ins : na3_x1
   port map (
      i0  => o3_x2_71_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na2_x1_660_sig,
      nq  => na3_x1_174_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_52_ins : on12_x1
   port map (
      i0  => not_aux490,
      i1  => aux805,
      q   => on12_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_661_ins : na2_x1
   port map (
      i0  => not_aux429,
      i1  => aux536,
      nq  => na2_x1_661_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_634_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_661_sig,
      i2  => on12_x1_52_sig,
      nq  => noa22_x1_634_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_142_ins : ao22_x2
   port map (
      i0  => noa22_x1_634_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_174_sig,
      q   => ao22_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_662_ins : na2_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux670,
      nq  => na2_x1_662_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_663_ins : na2_x1
   port map (
      i0  => not_aux248,
      i1  => not_aux201,
      nq  => na2_x1_663_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_126_ins : inv_x2
   port map (
      i   => not_aux1420,
      nq  => inv_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_143_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux32,
      i2  => inv_x2_126_sig,
      q   => ao22_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_230_ins : a2_x2
   port map (
      i0  => not_aux767,
      i1  => not_aux324,
      q   => a2_x2_230_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_293_ins : nao22_x1
   port map (
      i0  => a2_x2_230_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => ao22_x2_143_sig,
      nq  => nao22_x1_293_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_155_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_293_sig,
      i1   => na2_x1_663_sig,
      i2   => na2_x1_662_sig,
      nq   => nmx3_x1_155_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_191_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_155_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => ao22_x2_142_sig,
      nq  => nao2o22_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_172_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_191_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_633_sig,
      i3  => noa22_x1_632_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_172_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_69_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_172_sig,
      i1   => oa2ao222_x2_171_sig,
      i2   => oa2ao222_x2_170_sig,
      q    => mx3_x2_69_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_176_ins : na3_x1
   port map (
      i0  => not_in_rom_input_index(0),
      i1  => in_rom_neuron_index(1),
      i2  => aux1714,
      nq  => na3_x1_176_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_175_ins : na3_x1
   port map (
      i0  => not_aux1422,
      i1  => not_aux1207,
      i2  => na3_x1_176_sig,
      nq  => na3_x1_175_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_107_ins : a3_x2
   port map (
      i0  => not_aux382,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => a3_x2_107_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_145_ins : ao22_x2
   port map (
      i0  => a3_x2_107_sig,
      i1  => na3_x1_175_sig,
      i2  => not_in_rom_neuron_index(3),
      q   => ao22_x2_145_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_127_ins : inv_x2
   port map (
      i   => aux821,
      nq  => inv_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_177_ins : na3_x1
   port map (
      i0  => not_aux248,
      i1  => not_aux270,
      i2  => inv_x2_127_sig,
      nq  => na3_x1_177_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_231_ins : a2_x2
   port map (
      i0  => na3_x1_177_sig,
      i1  => aux1651,
      q   => a2_x2_231_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_144_ins : ao22_x2
   port map (
      i0  => a2_x2_231_sig,
      i1  => ao22_x2_145_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_232_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux167,
      q   => a2_x2_232_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_128_ins : inv_x2
   port map (
      i   => aux1142,
      nq  => inv_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_86_ins : no3_x1
   port map (
      i0  => inv_x2_128_sig,
      i1  => a2_x2_232_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => no3_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => not_aux34,
      i2  => in_rom_neuron_index(0),
      i3  => aux112,
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_664_ins : na2_x1
   port map (
      i0  => not_aux449,
      i1  => not_aux425,
      nq  => na2_x1_664_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_87_ins : no3_x1
   port map (
      i0  => aux429,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(1),
      nq  => no3_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_571_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux105,
      i2  => no3_x1_87_sig,
      q   => oa22_x2_571_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_665_ins : na2_x1
   port map (
      i0  => not_aux135,
      i1  => not_aux128,
      nq  => na2_x1_665_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_8_ins : oa2a2a23_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_665_sig,
      i2  => oa22_x2_571_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_664_sig,
      q   => oa2a2a23_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_147_ins : ao22_x2
   port map (
      i0  => oa2a2a23_x2_8_sig,
      i1  => no4_x1_7_sig,
      i2  => not_in_rom_neuron_index(3),
      q   => ao22_x2_147_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_146_ins : ao22_x2
   port map (
      i0  => ao22_x2_147_sig,
      i1  => no3_x1_86_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_146_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_666_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1372,
      nq  => na2_x1_666_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_147_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1423,
      q   => o2_x2_147_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_233_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux964,
      q   => a2_x2_233_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_294_ins : nao22_x1
   port map (
      i0  => aux988,
      i1  => a2_x2_233_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_294_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_22_ins : a4_x2
   port map (
      i0  => nao22_x1_294_sig,
      i1  => o2_x2_147_sig,
      i2  => not_aux1425,
      i3  => na2_x1_666_sig,
      q   => a4_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_635_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux223,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_635_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_99_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1097,
      nq  => no2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_36_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux907,
      q   => an12_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_5_ins : o4_x2
   port map (
      i0  => an12_x1_36_sig,
      i1  => aux706,
      i2  => no2_x1_99_sig,
      i3  => noa22_x1_635_sig,
      q   => o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_35_ins : an12_x1
   port map (
      i0  => o4_x2_5_sig,
      i1  => not_aux816,
      q   => an12_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_192_ins : nao2o22_x1
   port map (
      i0  => an12_x1_35_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => a4_x2_22_sig,
      nq  => nao2o22_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_173_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_192_sig,
      i1  => aux1650,
      i2  => ao22_x2_146_sig,
      i3  => ao22_x2_144_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_173_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_667_ins : na2_x1
   port map (
      i0  => not_aux93,
      i1  => not_aux652,
      nq  => na2_x1_667_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_668_ins : na2_x1
   port map (
      i0  => not_aux1194,
      i1  => not_aux65,
      nq  => na2_x1_668_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_58_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux1093,
      i1  => na2_x1_668_sig,
      q   => mx2_x2_58_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_156_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_58_sig,
      i1   => not_aux167,
      i2   => na2_x1_667_sig,
      nq   => nmx3_x1_156_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_178_ins : na3_x1
   port map (
      i0  => in_rom_input_index(2),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux227,
      nq  => na3_x1_178_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_26_ins : na4_x1
   port map (
      i0  => not_aux797,
      i1  => not_aux145,
      i2  => not_aux7,
      i3  => na3_x1_178_sig,
      nq  => na4_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_179_ins : na3_x1
   port map (
      i0  => not_aux14,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux115,
      nq  => na3_x1_179_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_51_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => na3_x1_179_sig,
      i1  => na4_x1_26_sig,
      nq  => nmx2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_33_ins : ao2o22_x2
   port map (
      i0  => nmx2_x1_51_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_156_sig,
      q   => ao2o22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_295_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => ao2o22_x2_33_sig,
      i2  => not_aux1138,
      nq  => nao22_x1_295_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_129_ins : inv_x2
   port map (
      i   => aux1394,
      nq  => inv_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_234_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux103,
      q   => a2_x2_234_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_297_ins : nao22_x1
   port map (
      i0  => a2_x2_234_sig,
      i1  => aux1389,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_297_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_636_ins : noa22_x1
   port map (
      i0  => nao22_x1_297_sig,
      i1  => inv_x2_129_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_636_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_572_ins : oa22_x2
   port map (
      i0  => not_aux980,
      i1  => not_aux1336,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_572_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_637_ins : noa22_x1
   port map (
      i0  => not_aux1143,
      i1  => oa22_x2_572_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_637_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_669_ins : na2_x1
   port map (
      i0  => not_aux42,
      i1  => not_aux112,
      nq  => na2_x1_669_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_108_ins : a3_x2
   port map (
      i0  => not_aux703,
      i1  => not_aux193,
      i2  => na2_x1_669_sig,
      q   => a3_x2_108_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_670_ins : na2_x1
   port map (
      i0  => not_aux933,
      i1  => not_aux94,
      nq  => na2_x1_670_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_109_ins : a3_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux118,
      i2  => aux16,
      q   => a3_x2_109_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_638_ins : noa22_x1
   port map (
      i0  => not_aux15,
      i1  => not_aux180,
      i2  => aux431,
      nq  => noa22_x1_638_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_194_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_638_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a3_x2_109_sig,
      nq  => nao2o22_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_157_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_194_sig,
      i1   => not_aux528,
      i2   => na2_x1_670_sig,
      nq   => nmx3_x1_157_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_193_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_157_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => a3_x2_108_sig,
      nq  => nao2o22_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_36_ins : noa2ao222_x1
   port map (
      i0  => nao2o22_x1_193_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_637_sig,
      i3  => noa22_x1_636_sig,
      i4  => in_rom_input_index(4),
      nq  => noa2ao222_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_296_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_36_sig,
      i2  => not_aux669,
      nq  => nao22_x1_296_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_110_ins : a3_x2
   port map (
      i0  => not_aux555,
      i1  => not_aux770,
      i2  => not_aux201,
      q   => a3_x2_110_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_148_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_110_sig,
      q   => o2_x2_148_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_148_ins : ao22_x2
   port map (
      i0  => aux404,
      i1  => not_aux536,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_148_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_640_ins : noa22_x1
   port map (
      i0  => aux761,
      i1  => not_aux9,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_640_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_298_ins : nao22_x1
   port map (
      i0  => noa22_x1_640_sig,
      i1  => ao22_x2_148_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_298_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_639_ins : noa22_x1
   port map (
      i0  => nao22_x1_298_sig,
      i1  => o2_x2_148_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_639_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_111_ins : a3_x2
   port map (
      i0  => not_aux441,
      i1  => not_aux223,
      i2  => not_aux51,
      q   => a3_x2_111_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_149_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_111_sig,
      q   => o2_x2_149_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_573_ins : oa22_x2
   port map (
      i0  => not_aux115,
      i1  => not_aux242,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_573_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_641_ins : noa22_x1
   port map (
      i0  => oa22_x2_573_sig,
      i1  => o2_x2_149_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_641_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_235_ins : a2_x2
   port map (
      i0  => not_aux698,
      i1  => not_aux972,
      q   => a2_x2_235_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_236_ins : a2_x2
   port map (
      i0  => not_aux943,
      i1  => not_aux146,
      q   => a2_x2_236_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_34_ins : ao2o22_x2
   port map (
      i0  => a2_x2_236_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_235_sig,
      q   => ao2o22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_574_ins : oa22_x2
   port map (
      i0  => not_aux50,
      i1  => not_aux208,
      i2  => aux187,
      q   => oa22_x2_574_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_671_ins : na2_x1
   port map (
      i0  => not_aux1013,
      i1  => not_aux741,
      nq  => na2_x1_671_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_575_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_671_sig,
      i2  => aux1380,
      q   => oa22_x2_575_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_158_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_575_sig,
      i1   => oa22_x2_574_sig,
      i2   => not_aux148,
      nq   => nmx3_x1_158_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_195_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_158_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao2o22_x2_34_sig,
      nq  => nao2o22_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_174_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_195_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_641_sig,
      i3  => noa22_x1_639_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_174_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_130_ins : inv_x2
   port map (
      i   => not_aux1070,
      nq  => inv_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_150_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux314,
      q   => o2_x2_150_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_23_ins : a4_x2
   port map (
      i0  => aux11,
      i1  => not_aux520,
      i2  => o2_x2_150_sig,
      i3  => not_aux1376,
      q   => a4_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_149_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux50,
      i2  => a4_x2_23_sig,
      q   => ao22_x2_149_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_299_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => ao22_x2_149_sig,
      i2  => not_aux1378,
      nq  => nao22_x1_299_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_576_ins : oa22_x2
   port map (
      i0  => nao22_x1_299_sig,
      i1  => in_rom_input_index(4),
      i2  => inv_x2_130_sig,
      q   => oa22_x2_576_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_100_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux320,
      nq  => no2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_672_ins : na2_x1
   port map (
      i0  => not_aux118,
      i1  => not_aux187,
      nq  => na2_x1_672_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_300_ins : nao22_x1
   port map (
      i0  => na2_x1_672_sig,
      i1  => no2_x1_100_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_300_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_643_ins : noa22_x1
   port map (
      i0  => not_aux90,
      i1  => not_aux1384,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_643_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_301_ins : nao22_x1
   port map (
      i0  => noa22_x1_643_sig,
      i1  => aux1387,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_301_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_642_ins : noa22_x1
   port map (
      i0  => nao22_x1_301_sig,
      i1  => nao22_x1_300_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_642_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_237_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1344,
      q   => a2_x2_237_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_101_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux645,
      nq  => no2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_302_ins : nao22_x1
   port map (
      i0  => no2_x1_101_sig,
      i1  => a2_x2_237_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_302_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_303_ins : nao22_x1
   port map (
      i0  => not_aux6,
      i1  => aux285,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_303_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_578_ins : oa22_x2
   port map (
      i0  => not_aux3,
      i1  => not_aux1120,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_578_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_577_ins : oa22_x2
   port map (
      i0  => oa22_x2_578_sig,
      i1  => nao22_x1_303_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_577_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_644_ins : noa22_x1
   port map (
      i0  => oa22_x2_577_sig,
      i1  => nao22_x1_302_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_644_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_131_ins : inv_x2
   port map (
      i   => aux1383,
      nq  => inv_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_112_ins : a3_x2
   port map (
      i0  => not_aux1228,
      i1  => not_aux1117,
      i2  => inv_x2_131_sig,
      q   => a3_x2_112_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_673_ins : na2_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux217,
      nq  => na2_x1_673_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_645_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_673_sig,
      i2  => not_aux664,
      nq  => noa22_x1_645_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_150_ins : ao22_x2
   port map (
      i0  => noa22_x1_645_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a3_x2_112_sig,
      q   => ao22_x2_150_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_304_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => ao22_x2_150_sig,
      i2  => not_aux1382,
      nq  => nao22_x1_304_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_175_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_304_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_644_sig,
      i3  => noa22_x1_642_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_175_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_71_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_175_sig,
      i1   => oa22_x2_576_sig,
      i2   => oa2ao222_x2_174_sig,
      q    => mx3_x2_71_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_70_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => mx3_x2_71_sig,
      i1   => nao22_x1_296_sig,
      i2   => nao22_x1_295_sig,
      q    => mx3_x2_70_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_21_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_70_sig,
      i1   => oa2ao222_x2_173_sig,
      i2   => mx3_x2_69_sig,
      q    => out_data_rom(21),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_132_ins : inv_x2
   port map (
      i   => not_aux1138,
      nq  => inv_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_102_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux1459,
      nq  => no2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_238_ins : a2_x2
   port map (
      i0  => not_aux1454,
      i1  => aux1649,
      q   => a2_x2_238_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_151_ins : ao22_x2
   port map (
      i0  => a2_x2_238_sig,
      i1  => no2_x1_102_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_151_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_37_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1450,
      q   => an12_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_103_ins : no2_x1
   port map (
      i0  => aux1452,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_133_ins : inv_x2
   port map (
      i   => not_aux1448,
      nq  => inv_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_196_ins : nao2o22_x1
   port map (
      i0  => aux1449,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_133_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_37_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => nao2o22_x1_196_sig,
      i2  => no2_x1_103_sig,
      i3  => an12_x1_37_sig,
      i4  => in_rom_input_index(4),
      nq  => noa2ao222_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_305_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_37_sig,
      i2  => not_aux669,
      nq  => nao22_x1_305_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_176_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_305_sig,
      i1  => not_in_rom_neuron_index(2),
      i2  => ao22_x2_151_sig,
      i3  => inv_x2_132_sig,
      i4  => in_rom_neuron_index(2),
      q   => oa2ao222_x2_176_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_306_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux1437,
      i2  => not_aux1382,
      nq  => nao22_x1_306_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_134_ins : inv_x2
   port map (
      i   => not_aux1443,
      nq  => inv_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_197_ins : nao2o22_x1
   port map (
      i0  => aux1441,
      i1  => mbk_buf_not_aux1649,
      i2  => inv_x2_134_sig,
      i3  => mbk_buf_not_aux1648,
      nq  => nao2o22_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_135_ins : inv_x2
   port map (
      i   => not_aux1434,
      nq  => inv_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_198_ins : nao2o22_x1
   port map (
      i0  => aux1435,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_135_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_674_ins : na2_x1
   port map (
      i0  => not_aux1068,
      i1  => not_aux269,
      nq  => na2_x1_674_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_52_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_674_sig,
      i1  => not_aux1087,
      nq  => nmx2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_199_ins : nao2o22_x1
   port map (
      i0  => aux34,
      i1  => not_aux1674,
      i2  => in_rom_neuron_index(1),
      i3  => nmx2_x1_52_sig,
      nq  => nao2o22_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_239_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux739,
      q   => a2_x2_239_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_151_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux155,
      q   => o2_x2_151_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_646_ins : noa22_x1
   port map (
      i0  => o2_x2_151_sig,
      i1  => not_aux114,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_646_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_88_ins : no3_x1
   port map (
      i0  => aux1367,
      i1  => noa22_x1_646_sig,
      i2  => a2_x2_239_sig,
      nq  => no3_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_180_ins : na3_x1
   port map (
      i0  => aux984,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => na3_x1_180_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_675_ins : na2_x1
   port map (
      i0  => na3_x1_180_sig,
      i1  => no3_x1_88_sig,
      nq  => na2_x1_675_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_579_ins : oa22_x2
   port map (
      i0  => na2_x1_675_sig,
      i1  => not_in_rom_neuron_index(3),
      i2  => nao2o22_x1_199_sig,
      q   => oa22_x2_579_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_136_ins : inv_x2
   port map (
      i   => not_aux1378,
      nq  => inv_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_647_ins : noa22_x1
   port map (
      i0  => not_in_rom_neuron_index(3),
      i1  => not_aux1431,
      i2  => inv_x2_136_sig,
      nq  => noa22_x1_647_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_307_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => noa22_x1_647_sig,
      i2  => not_aux1070,
      nq  => nao22_x1_307_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_73_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => nao22_x1_307_sig,
      i1   => oa22_x2_579_sig,
      i2   => nao2o22_x1_198_sig,
      q    => mx3_x2_73_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_72_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => mx3_x2_73_sig,
      i1   => nao2o22_x1_197_sig,
      i2   => nao22_x1_306_sig,
      q    => mx3_x2_72_sig,
      vdd  => vdd,
      vss  => vss
   );

o4_x2_6_ins : o4_x2
   port map (
      i0  => aux966,
      i1  => aux1096,
      i2  => not_aux501,
      i3  => aux771,
      q   => o4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_177_ins : oa2ao222_x2
   port map (
      i0  => not_aux1465,
      i1  => not_in_rom_neuron_index(3),
      i2  => aux429,
      i3  => o4_x2_6_sig,
      i4  => aux1651,
      q   => oa2ao222_x2_177_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_137_ins : inv_x2
   port map (
      i   => not_aux1407,
      nq  => inv_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_580_ins : oa22_x2
   port map (
      i1  => not_in_rom_neuron_index(3),
      i0  => not_aux1468,
      i2  => inv_x2_137_sig,
      q   => oa22_x2_580_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_104_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1481,
      nq  => no2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_240_ins : a2_x2
   port map (
      i0  => not_aux1479,
      i1  => not_in_rom_neuron_index(3),
      q   => a2_x2_240_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_200_ins : nao2o22_x1
   port map (
      i0  => aux1473,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => aux1471,
      nq  => nao2o22_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_178_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_200_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => a2_x2_240_sig,
      i3  => no2_x1_104_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_178_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_75_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_178_sig,
      i1   => oa22_x2_580_sig,
      i2   => oa2ao222_x2_177_sig,
      q    => mx3_x2_75_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_105_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux1488,
      nq  => no2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_241_ins : a2_x2
   port map (
      i0  => not_aux1487,
      i1  => aux1649,
      q   => a2_x2_241_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_201_ins : nao2o22_x1
   port map (
      i0  => aux1484,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => aux1485,
      nq  => nao2o22_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_179_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_201_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a2_x2_241_sig,
      i3  => no2_x1_105_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_179_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_38_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux771,
      q   => an12_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_242_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1294,
      q   => a2_x2_242_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_308_ins : nao22_x1
   port map (
      i0  => a2_x2_242_sig,
      i1  => an12_x1_38_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_308_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_676_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1342,
      nq  => na2_x1_676_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_581_ins : oa22_x2
   port map (
      i0  => na2_x1_676_sig,
      i1  => not_aux1425,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_581_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_648_ins : noa22_x1
   port map (
      i0  => oa22_x2_581_sig,
      i1  => nao22_x1_308_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_648_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_113_ins : a3_x2
   port map (
      i0  => not_aux764,
      i1  => not_aux1079,
      i2  => aux144,
      q   => a3_x2_113_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_152_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_113_sig,
      q   => o2_x2_152_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_582_ins : oa22_x2
   port map (
      i0  => not_aux1703,
      i1  => not_aux142,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_582_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_649_ins : noa22_x1
   port map (
      i0  => oa22_x2_582_sig,
      i1  => o2_x2_152_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_649_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_114_ins : a3_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_aux1494,
      i2  => aux1497,
      q   => a3_x2_114_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_138_ins : inv_x2
   port map (
      i   => aux1490,
      nq  => inv_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_139_ins : inv_x2
   port map (
      i   => aux1489,
      nq  => inv_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_159_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => inv_x2_139_sig,
      i1   => inv_x2_138_sig,
      i2   => aux1050,
      nq   => nmx3_x1_159_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_202_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_159_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => aux1491,
      nq  => nao2o22_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_583_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_in_rom_input_index(4),
      i1  => nao2o22_x1_202_sig,
      i2  => a3_x2_114_sig,
      q   => oa22_x2_583_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_180_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_583_sig,
      i1  => aux1654,
      i2  => noa22_x1_649_sig,
      i3  => noa22_x1_648_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_180_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_74_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_180_sig,
      i1   => oa2ao222_x2_179_sig,
      i2   => mx3_x2_75_sig,
      q    => mx3_x2_74_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_22_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_74_sig,
      i1   => mx3_x2_72_sig,
      i2   => oa2ao222_x2_176_sig,
      q    => out_data_rom(22),
      vdd  => vdd,
      vss  => vss
   );

o2_x2_153_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1448,
      q   => o2_x2_153_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_53_ins : on12_x1
   port map (
      i0  => aux1449,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_650_ins : noa22_x1
   port map (
      i0  => on12_x1_53_sig,
      i1  => o2_x2_153_sig,
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_650_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_106_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1450,
      nq  => no2_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_39_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1452,
      q   => an12_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_152_ins : ao22_x2
   port map (
      i0  => an12_x1_39_sig,
      i1  => no2_x1_106_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_152_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_140_ins : inv_x2
   port map (
      i   => aux1459,
      nq  => inv_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_35_ins : ao2o22_x2
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => not_aux1454,
      i2  => mbk_buf_not_aux1648,
      i3  => inv_x2_140_sig,
      q   => ao2o22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_309_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => ao2o22_x2_35_sig,
      i2  => not_aux1300,
      nq  => nao22_x1_309_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_181_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_309_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_152_sig,
      i3  => noa22_x1_650_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_181_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_154_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1431,
      q   => o2_x2_154_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_155_ins : o2_x2
   port map (
      i0  => aux680,
      i1  => mbk_buf_not_aux1651,
      q   => o2_x2_155_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_651_ins : noa22_x1
   port map (
      i0  => o2_x2_155_sig,
      i1  => o2_x2_154_sig,
      i2  => not_aux1712,
      nq  => noa22_x1_651_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_156_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1434,
      q   => o2_x2_156_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_54_ins : on12_x1
   port map (
      i0  => aux1435,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_652_ins : noa22_x1
   port map (
      i0  => on12_x1_54_sig,
      i1  => o2_x2_156_sig,
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_652_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_243_ins : a2_x2
   port map (
      i0  => not_aux972,
      i1  => not_aux306,
      q   => a2_x2_243_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_89_ins : no3_x1
   port map (
      i0  => a2_x2_243_sig,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_677_ins : na2_x1
   port map (
      i0  => not_aux305,
      i1  => not_aux199,
      nq  => na2_x1_677_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_654_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_677_sig,
      i2  => no3_x1_89_sig,
      nq  => noa22_x1_654_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_244_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux529,
      q   => a2_x2_244_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_310_ins : nao22_x1
   port map (
      i0  => aux474,
      i1  => a2_x2_244_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_310_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_653_ins : noa22_x1
   port map (
      i0  => nao22_x1_310_sig,
      i1  => noa22_x1_654_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_653_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_584_ins : oa22_x2
   port map (
      i0  => not_aux36,
      i1  => not_aux334,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_584_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_678_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1087,
      nq  => na2_x1_678_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_655_ins : noa22_x1
   port map (
      i0  => na2_x1_678_sig,
      i1  => oa22_x2_584_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_655_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_154_ins : ao22_x2
   port map (
      i0  => noa22_x1_655_sig,
      i1  => noa22_x1_653_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_154_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_153_ins : ao22_x2
   port map (
      i0  => ao22_x2_154_sig,
      i1  => noa22_x1_652_sig,
      i2  => in_rom_input_index(6),
      q   => ao22_x2_153_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_141_ins : inv_x2
   port map (
      i   => aux1437,
      nq  => inv_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_90_ins : no3_x1
   port map (
      i0  => not_aux1712,
      i1  => inv_x2_141_sig,
      i2  => in_rom_neuron_index(3),
      nq  => no3_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_142_ins : inv_x2
   port map (
      i   => aux1441,
      nq  => inv_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_203_ins : nao2o22_x1
   port map (
      i0  => inv_x2_142_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => not_aux1443,
      i3  => mbk_buf_not_aux1648,
      nq  => nao2o22_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_585_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_203_sig,
      i1  => in_rom_input_index(6),
      i2  => no3_x1_90_sig,
      q   => oa22_x2_585_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_182_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_585_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_153_sig,
      i3  => noa22_x1_651_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_182_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_40_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => aux1488,
      q   => an12_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_107_ins : no2_x1
   port map (
      i0  => not_aux1487,
      i1  => mbk_buf_not_aux1649,
      nq  => no2_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_143_ins : inv_x2
   port map (
      i   => aux1484,
      nq  => inv_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_144_ins : inv_x2
   port map (
      i   => aux1485,
      nq  => inv_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_204_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => inv_x2_144_sig,
      i2  => inv_x2_143_sig,
      i3  => mbk_buf_not_aux1649,
      nq  => nao2o22_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_183_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_204_sig,
      i1  => not_in_rom_input_index(6),
      i2  => no2_x1_107_sig,
      i3  => an12_x1_40_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_183_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_205_ins : nao2o22_x1
   port map (
      i0  => aux1405,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux1468,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_205_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_245_ins : a2_x2
   port map (
      i0  => not_aux218,
      i1  => not_aux88,
      q   => a2_x2_245_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_155_ins : ao22_x2
   port map (
      i0  => a2_x2_245_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1368,
      q   => ao22_x2_155_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_206_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_155_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux1465,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_206_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_108_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1479,
      nq  => no2_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_41_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1481,
      q   => an12_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_145_ins : inv_x2
   port map (
      i   => aux1473,
      nq  => inv_x2_145_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_146_ins : inv_x2
   port map (
      i   => aux1471,
      nq  => inv_x2_146_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_207_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => inv_x2_146_sig,
      i2  => inv_x2_145_sig,
      i3  => mbk_buf_not_aux1651,
      nq  => nao2o22_x1_207_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_184_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_207_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => an12_x1_41_sig,
      i3  => no2_x1_108_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_184_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_77_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_184_sig,
      i1   => nao2o22_x1_206_sig,
      i2   => nao2o22_x1_205_sig,
      q    => mx3_x2_77_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_157_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1494,
      q   => o2_x2_157_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_656_ins : noa22_x1
   port map (
      i0  => not_aux1506,
      i1  => o2_x2_157_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      nq  => noa22_x1_656_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_42_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1491,
      q   => an12_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_55_ins : on12_x1
   port map (
      i0  => aux1489,
      i1  => in_rom_neuron_index(1),
      q   => on12_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_246_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1490,
      q   => a2_x2_246_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_658_ins : noa22_x1
   port map (
      i0  => not_aux330,
      i1  => not_aux371,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_658_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_311_ins : nao22_x1
   port map (
      i0  => noa22_x1_658_sig,
      i1  => a2_x2_246_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_311_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_657_ins : noa22_x1
   port map (
      i0  => nao22_x1_311_sig,
      i1  => on12_x1_55_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_657_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_156_ins : ao22_x2
   port map (
      i0  => noa22_x1_657_sig,
      i1  => an12_x1_42_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_156_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_181_ins : na3_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => aux1294,
      nq  => na3_x1_181_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_157_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux681,
      i2  => na3_x1_181_sig,
      q   => ao22_x2_157_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_679_ins : na2_x1
   port map (
      i0  => not_aux699,
      i1  => not_aux65,
      nq  => na2_x1_679_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_182_ins : na3_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => na2_x1_679_sig,
      nq  => na3_x1_182_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_158_ins : ao22_x2
   port map (
      i0  => aux1815,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_182_sig,
      q   => ao22_x2_158_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_36_ins : ao2o22_x2
   port map (
      i0  => ao22_x2_158_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => in_rom_neuron_index(3),
      i3  => ao22_x2_157_sig,
      q   => ao2o22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_247_ins : a2_x2
   port map (
      i0  => not_aux186,
      i1  => not_aux84,
      q   => a2_x2_247_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_92_ins : no3_x1
   port map (
      i0  => aux104,
      i1  => in_rom_neuron_index(0),
      i2  => aux382,
      nq  => no3_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_91_ins : no3_x1
   port map (
      i0  => no3_x1_92_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a2_x2_247_sig,
      nq  => no3_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_109_ins : no2_x1
   port map (
      i0  => aux887,
      i1  => no3_x1_91_sig,
      nq  => no2_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_312_ins : nao22_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => no2_x1_109_sig,
      i2  => ao2o22_x2_36_sig,
      nq  => nao22_x1_312_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_185_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_312_sig,
      i1  => aux1650,
      i2  => ao22_x2_156_sig,
      i3  => noa22_x1_656_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_185_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_76_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_185_sig,
      i1   => mx3_x2_77_sig,
      i2   => oa2ao222_x2_183_sig,
      q    => mx3_x2_76_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_23_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_76_sig,
      i1   => oa2ao222_x2_182_sig,
      i2   => oa2ao222_x2_181_sig,
      q    => out_data_rom(23),
      vdd  => vdd,
      vss  => vss
   );

o2_x2_158_ins : o2_x2
   port map (
      i0  => not_aux1723,
      i1  => not_aux1320,
      q   => o2_x2_158_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_43_ins : an12_x1
   port map (
      i0  => aux403,
      i1  => in_rom_neuron_index(1),
      q   => an12_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_248_ins : a2_x2
   port map (
      i0  => not_aux553,
      i1  => not_aux702,
      q   => a2_x2_248_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_72_ins : o3_x2
   port map (
      i0  => a2_x2_248_sig,
      i1  => in_rom_neuron_index(3),
      i2  => an12_x1_43_sig,
      q   => o3_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_659_ins : noa22_x1
   port map (
      i0  => o3_x2_72_sig,
      i1  => o2_x2_158_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_659_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_586_ins : oa22_x2
   port map (
      i0  => not_aux10,
      i1  => not_aux933,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_586_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_587_ins : oa22_x2
   port map (
      i0  => not_aux551,
      i1  => not_aux342,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_587_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_660_ins : noa22_x1
   port map (
      i0  => oa22_x2_587_sig,
      i1  => oa22_x2_586_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_660_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_662_ins : noa22_x1
   port map (
      i0  => not_aux29,
      i1  => not_aux142,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_662_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_183_ins : na3_x1
   port map (
      i0  => not_aux971,
      i1  => not_aux1047,
      i2  => not_aux162,
      nq  => na3_x1_183_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_313_ins : nao22_x1
   port map (
      i0  => na3_x1_183_sig,
      i1  => noa22_x1_662_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_313_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_589_ins : oa22_x2
   port map (
      i0  => not_aux111,
      i1  => not_aux341,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_589_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_590_ins : oa22_x2
   port map (
      i0  => not_aux36,
      i1  => not_aux1139,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_590_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_588_ins : oa22_x2
   port map (
      i0  => oa22_x2_590_sig,
      i1  => oa22_x2_589_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_588_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_661_ins : noa22_x1
   port map (
      i0  => oa22_x2_588_sig,
      i1  => nao22_x1_313_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_661_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_160_ins : ao22_x2
   port map (
      i0  => noa22_x1_661_sig,
      i1  => noa22_x1_660_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_160_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_115_ins : a3_x2
   port map (
      i0  => not_aux319,
      i1  => not_aux105,
      i2  => aux34,
      q   => a3_x2_115_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_159_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_115_sig,
      q   => o2_x2_159_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_591_ins : oa22_x2
   port map (
      i0  => not_aux571,
      i1  => not_aux584,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_591_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_663_ins : noa22_x1
   port map (
      i0  => oa22_x2_591_sig,
      i1  => o2_x2_159_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_663_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_249_ins : a2_x2
   port map (
      i0  => not_aux37,
      i1  => aux1702,
      q   => a2_x2_249_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_665_ins : noa22_x1
   port map (
      i0  => not_aux928,
      i1  => not_aux139,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_665_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_314_ins : nao22_x1
   port map (
      i0  => noa22_x1_665_sig,
      i1  => a2_x2_249_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_314_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_93_ins : no3_x1
   port map (
      i0  => aux318,
      i1  => not_aux11,
      i2  => aux364,
      nq  => no3_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_160_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no3_x1_93_sig,
      q   => o2_x2_160_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_593_ins : oa22_x2
   port map (
      i0  => not_aux451,
      i1  => not_aux1369,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_593_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_592_ins : oa22_x2
   port map (
      i0  => oa22_x2_593_sig,
      i1  => o2_x2_160_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_592_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_664_ins : noa22_x1
   port map (
      i0  => oa22_x2_592_sig,
      i1  => nao22_x1_314_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_664_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_161_ins : ao22_x2
   port map (
      i0  => noa22_x1_664_sig,
      i1  => noa22_x1_663_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_161_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_159_ins : ao22_x2
   port map (
      i0  => ao22_x2_161_sig,
      i1  => ao22_x2_160_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_159_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_161_ins : o2_x2
   port map (
      i0  => not_aux1705,
      i1  => not_aux536,
      q   => o2_x2_161_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_184_ins : na3_x1
   port map (
      i0  => not_aux210,
      i1  => in_rom_neuron_index(0),
      i2  => aux92,
      nq  => na3_x1_184_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_594_ins : oa22_x2
   port map (
      i0  => na3_x1_184_sig,
      i1  => o2_x2_161_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_594_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_162_ins : ao22_x2
   port map (
      i0  => not_aux370,
      i1  => aux704,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_162_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_667_ins : noa22_x1
   port map (
      i0  => not_aux280,
      i1  => not_aux1046,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_667_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_315_ins : nao22_x1
   port map (
      i0  => noa22_x1_667_sig,
      i1  => ao22_x2_162_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_315_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_666_ins : noa22_x1
   port map (
      i0  => nao22_x1_315_sig,
      i1  => oa22_x2_594_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_666_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_147_ins : inv_x2
   port map (
      i   => aux1512,
      nq  => inv_x2_147_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_163_ins : ao22_x2
   port map (
      i0  => inv_x2_147_sig,
      i1  => not_aux16,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_163_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_250_ins : a2_x2
   port map (
      i0  => not_aux385,
      i1  => aux1647,
      q   => a2_x2_250_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_316_ins : nao22_x1
   port map (
      i0  => a2_x2_250_sig,
      i1  => ao22_x2_163_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_316_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_116_ins : a3_x2
   port map (
      i0  => not_aux142,
      i1  => not_aux9,
      i2  => not_aux111,
      q   => a3_x2_116_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_162_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_116_sig,
      q   => o2_x2_162_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_596_ins : oa22_x2
   port map (
      i0  => not_aux14,
      i1  => not_aux1009,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_596_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_595_ins : oa22_x2
   port map (
      i0  => oa22_x2_596_sig,
      i1  => o2_x2_162_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_595_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_668_ins : noa22_x1
   port map (
      i0  => oa22_x2_595_sig,
      i1  => nao22_x1_316_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_668_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_73_ins : o3_x2
   port map (
      i0  => not_aux746,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux110,
      q   => o3_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_680_ins : na2_x1
   port map (
      i0  => not_aux959,
      i1  => o3_x2_73_sig,
      nq  => na2_x1_680_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_187_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_680_sig,
      i1  => aux1656,
      i2  => noa22_x1_668_sig,
      i3  => noa22_x1_666_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_187_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_186_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_187_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_159_sig,
      i3  => noa22_x1_659_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_186_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_681_ins : na2_x1
   port map (
      i0  => not_aux519,
      i1  => aux1719,
      nq  => na2_x1_681_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_117_ins : a3_x2
   port map (
      i0  => not_aux239,
      i1  => not_aux104,
      i2  => not_aux105,
      q   => a3_x2_117_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_56_ins : on12_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => a3_x2_117_sig,
      q   => on12_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_597_ins : oa22_x2
   port map (
      i0  => on12_x1_56_sig,
      i1  => na2_x1_681_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_597_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_599_ins : oa22_x2
   port map (
      i0  => not_aux229,
      i1  => not_aux101,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_599_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_600_ins : oa22_x2
   port map (
      i0  => not_aux484,
      i1  => not_aux31,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_600_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_598_ins : oa22_x2
   port map (
      i0  => oa22_x2_600_sig,
      i1  => oa22_x2_599_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_598_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_669_ins : noa22_x1
   port map (
      i0  => oa22_x2_598_sig,
      i1  => oa22_x2_597_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_669_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_163_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1508,
      q   => o2_x2_163_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_118_ins : a3_x2
   port map (
      i0  => not_aux379,
      i1  => not_aux212,
      i2  => o2_x2_163_sig,
      q   => a3_x2_118_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_601_ins : oa22_x2
   port map (
      i0  => aux12,
      i1  => not_aux128,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_601_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_670_ins : noa22_x1
   port map (
      i0  => oa22_x2_601_sig,
      i1  => a3_x2_118_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_670_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_682_ins : na2_x1
   port map (
      i0  => not_aux342,
      i1  => not_aux197,
      nq  => na2_x1_682_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_683_ins : na2_x1
   port map (
      i0  => not_aux584,
      i1  => not_aux140,
      nq  => na2_x1_683_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_684_ins : na2_x1
   port map (
      i0  => not_aux127,
      i1  => not_aux217,
      nq  => na2_x1_684_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_59_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_684_sig,
      i1  => aux1816,
      q   => mx2_x2_59_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_160_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_59_sig,
      i1   => na2_x1_683_sig,
      i2   => na2_x1_682_sig,
      nq   => nmx3_x1_160_sig,
      vdd  => vdd,
      vss  => vss
   );

o2_x2_164_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux319,
      q   => o2_x2_164_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_602_ins : oa22_x2
   port map (
      i0  => mbk_buf_not_aux125,
      i1  => not_aux672,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_602_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_24_ins : a4_x2
   port map (
      i0  => oa22_x2_602_sig,
      i1  => not_aux678,
      i2  => o2_x2_164_sig,
      i3  => not_aux88,
      q   => a4_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_208_ins : nao2o22_x1
   port map (
      i0  => a4_x2_24_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_160_sig,
      nq  => nao2o22_x1_208_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_188_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_208_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_670_sig,
      i3  => noa22_x1_669_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_188_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_74_ins : o3_x2
   port map (
      i0  => aux550,
      i1  => in_rom_neuron_index(0),
      i2  => aux223,
      q   => o3_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_603_ins : oa22_x2
   port map (
      i0  => not_aux1031,
      i1  => not_aux765,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_603_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_671_ins : noa22_x1
   port map (
      i0  => oa22_x2_603_sig,
      i1  => o3_x2_74_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_671_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_185_ins : na3_x1
   port map (
      i0  => not_aux333,
      i1  => in_rom_neuron_index(0),
      i2  => aux141,
      nq  => na3_x1_185_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_148_ins : inv_x2
   port map (
      i   => not_aux375,
      nq  => inv_x2_148_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_94_ins : no3_x1
   port map (
      i0  => inv_x2_148_sig,
      i1  => aux410,
      i2  => aux190,
      nq  => no3_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_57_ins : on12_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => no3_x1_94_sig,
      q   => on12_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_604_ins : oa22_x2
   port map (
      i0  => on12_x1_57_sig,
      i1  => na3_x1_185_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_604_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_606_ins : oa22_x2
   port map (
      i0  => not_aux620,
      i1  => not_aux916,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_606_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_607_ins : oa22_x2
   port map (
      i0  => not_aux218,
      i1  => not_aux584,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_607_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_605_ins : oa22_x2
   port map (
      i0  => oa22_x2_607_sig,
      i1  => oa22_x2_606_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_605_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_672_ins : noa22_x1
   port map (
      i0  => oa22_x2_605_sig,
      i1  => oa22_x2_604_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_672_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_685_ins : na2_x1
   port map (
      i0  => not_aux385,
      i1  => not_aux573,
      nq  => na2_x1_685_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_686_ins : na2_x1
   port map (
      i0  => not_aux699,
      i1  => not_aux944,
      nq  => na2_x1_686_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_53_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_686_sig,
      i1  => na2_x1_685_sig,
      nq  => nmx2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_687_ins : na2_x1
   port map (
      i0  => not_aux97,
      i1  => not_aux37,
      nq  => na2_x1_687_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_688_ins : na2_x1
   port map (
      i0  => not_aux47,
      i1  => not_aux88,
      nq  => na2_x1_688_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_60_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_688_sig,
      i1  => na2_x1_687_sig,
      q   => mx2_x2_60_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_110_ins : no2_x1
   port map (
      i0  => not_aux50,
      i1  => aux117,
      nq  => no2_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_689_ins : na2_x1
   port map (
      i0  => not_aux375,
      i1  => mbk_buf_not_aux125,
      nq  => na2_x1_689_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_12_ins : oa2a22_x2
   port map (
      i0  => na2_x1_689_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux112,
      i3  => aux1710,
      q   => oa2a22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_38_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => oa2a22_x2_12_sig,
      i2  => no2_x1_110_sig,
      i3  => mx2_x2_60_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_209_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa2ao222_x1_38_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_53_sig,
      nq  => nao2o22_x1_209_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_189_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_209_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_672_sig,
      i3  => noa22_x1_671_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_189_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_186_ins : na3_x1
   port map (
      i0  => not_aux296,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(1),
      nq  => na3_x1_186_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_119_ins : a3_x2
   port map (
      i0  => not_aux596,
      i1  => not_aux331,
      i2  => na3_x1_186_sig,
      q   => a3_x2_119_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_75_ins : o3_x2
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => aux296,
      q   => o3_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_608_ins : oa22_x2
   port map (
      i0  => o3_x2_75_sig,
      i1  => a3_x2_119_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_608_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_187_ins : na3_x1
   port map (
      i0  => not_aux412,
      i1  => not_aux223,
      i2  => not_aux50,
      nq  => na3_x1_187_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_690_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_187_sig,
      nq  => na2_x1_690_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_317_ins : nao22_x1
   port map (
      i0  => not_aux964,
      i1  => aux570,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_317_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_609_ins : oa22_x2
   port map (
      i0  => nao22_x1_317_sig,
      i1  => na2_x1_690_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_609_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_673_ins : noa22_x1
   port map (
      i0  => oa22_x2_609_sig,
      i1  => oa22_x2_608_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_673_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_691_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1509,
      nq  => na2_x1_691_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_58_ins : on12_x1
   port map (
      i0  => aux1293,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_610_ins : oa22_x2
   port map (
      i0  => on12_x1_58_sig,
      i1  => na2_x1_691_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_610_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_164_ins : ao22_x2
   port map (
      i0  => not_aux106,
      i1  => aux1045,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => ao22_x2_164_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_675_ins : noa22_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux659,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_675_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_318_ins : nao22_x1
   port map (
      i0  => noa22_x1_675_sig,
      i1  => ao22_x2_164_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_318_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_674_ins : noa22_x1
   port map (
      i0  => nao22_x1_318_sig,
      i1  => oa22_x2_610_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_674_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_251_ins : a2_x2
   port map (
      i0  => not_aux599,
      i1  => not_aux280,
      q   => a2_x2_251_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_120_ins : a3_x2
   port map (
      i0  => not_aux155,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux326,
      q   => a3_x2_120_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_95_ins : no3_x1
   port map (
      i0  => a3_x2_120_sig,
      i1  => in_rom_neuron_index(1),
      i2  => a2_x2_251_sig,
      nq  => no3_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_252_ins : a2_x2
   port map (
      i0  => not_aux275,
      i1  => not_aux356,
      q   => a2_x2_252_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_253_ins : a2_x2
   port map (
      i0  => not_aux627,
      i1  => not_aux228,
      q   => a2_x2_253_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_211_ins : nao2o22_x1
   port map (
      i0  => a2_x2_253_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_252_sig,
      nq  => nao2o22_x1_211_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_676_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao2o22_x1_211_sig,
      i2  => no3_x1_95_sig,
      nq  => noa22_x1_676_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_692_ins : na2_x1
   port map (
      i0  => not_aux752,
      i1  => not_aux77,
      nq  => na2_x1_692_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_693_ins : na2_x1
   port map (
      i0  => not_aux320,
      i1  => not_aux435,
      nq  => na2_x1_693_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_76_ins : o3_x2
   port map (
      i0  => not_aux314,
      i1  => in_rom_neuron_index(0),
      i2  => aux26,
      q   => o3_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_254_ins : a2_x2
   port map (
      i0  => not_aux169,
      i1  => not_aux324,
      q   => a2_x2_254_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_319_ins : nao22_x1
   port map (
      i0  => a2_x2_254_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => o3_x2_76_sig,
      nq  => nao22_x1_319_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_161_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_319_sig,
      i1   => na2_x1_693_sig,
      i2   => na2_x1_692_sig,
      nq   => nmx3_x1_161_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_210_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_161_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => noa22_x1_676_sig,
      nq  => nao2o22_x1_210_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_190_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_210_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_674_sig,
      i3  => noa22_x1_673_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_190_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_78_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_190_sig,
      i1   => oa2ao222_x2_189_sig,
      i2   => oa2ao222_x2_188_sig,
      q    => mx3_x2_78_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_694_ins : na2_x1
   port map (
      i0  => not_aux418,
      i1  => not_aux83,
      nq  => na2_x1_694_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_695_ins : na2_x1
   port map (
      i0  => not_aux457,
      i1  => not_aux58,
      nq  => na2_x1_695_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_696_ins : na2_x1
   port map (
      i0  => not_aux577,
      i1  => not_aux1193,
      nq  => na2_x1_696_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_697_ins : na2_x1
   port map (
      i0  => not_aux1812,
      i1  => not_aux38,
      nq  => na2_x1_697_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_61_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_697_sig,
      i1  => na2_x1_696_sig,
      q   => mx2_x2_61_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_162_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_61_sig,
      i1   => na2_x1_695_sig,
      i2   => na2_x1_694_sig,
      nq   => nmx3_x1_162_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_149_ins : inv_x2
   port map (
      i   => aux1513,
      nq  => inv_x2_149_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_698_ins : na2_x1
   port map (
      i0  => not_aux486,
      i1  => not_aux111,
      nq  => na2_x1_698_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_677_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_698_sig,
      i2  => inv_x2_149_sig,
      nq  => noa22_x1_677_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_165_ins : ao22_x2
   port map (
      i0  => aux53,
      i1  => in_rom_neuron_index(0),
      i2  => noa22_x1_677_sig,
      q   => ao22_x2_165_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_212_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_165_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_162_sig,
      nq  => nao2o22_x1_212_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_699_ins : na2_x1
   port map (
      i0  => not_aux938,
      i1  => not_aux679,
      nq  => na2_x1_699_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_700_ins : na2_x1
   port map (
      i0  => not_aux505,
      i1  => not_aux371,
      nq  => na2_x1_700_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_54_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_700_sig,
      i1  => na2_x1_699_sig,
      nq  => nmx2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_701_ins : na2_x1
   port map (
      i0  => not_aux48,
      i1  => not_aux210,
      nq  => na2_x1_701_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_702_ins : na2_x1
   port map (
      i0  => not_aux430,
      i1  => not_aux372,
      nq  => na2_x1_702_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_703_ins : na2_x1
   port map (
      i0  => not_aux925,
      i1  => not_aux1222,
      nq  => na2_x1_703_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_704_ins : na2_x1
   port map (
      i0  => not_aux871,
      i1  => not_aux226,
      nq  => na2_x1_704_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_62_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_704_sig,
      i1  => na2_x1_703_sig,
      q   => mx2_x2_62_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_163_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_62_sig,
      i1   => na2_x1_702_sig,
      i2   => na2_x1_701_sig,
      nq   => nmx3_x1_163_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_213_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_163_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_54_sig,
      nq  => nao2o22_x1_213_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_121_ins : a3_x2
   port map (
      i0  => not_aux70,
      i1  => not_aux65,
      i2  => not_aux549,
      q   => a3_x2_121_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_188_ins : na3_x1
   port map (
      i0  => not_aux210,
      i1  => in_rom_neuron_index(0),
      i2  => aux30,
      nq  => na3_x1_188_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_678_ins : noa22_x1
   port map (
      i0  => na3_x1_188_sig,
      i1  => a3_x2_121_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_678_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_255_ins : a2_x2
   port map (
      i0  => not_aux572,
      i1  => aux1676,
      q   => a2_x2_255_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_680_ins : noa22_x1
   port map (
      i0  => not_aux461,
      i1  => not_aux569,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_680_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_320_ins : nao22_x1
   port map (
      i0  => noa22_x1_680_sig,
      i1  => a2_x2_255_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_320_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_612_ins : oa22_x2
   port map (
      i0  => not_aux160,
      i1  => not_aux159,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_612_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_613_ins : oa22_x2
   port map (
      i0  => not_aux6,
      i1  => not_aux142,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_613_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_611_ins : oa22_x2
   port map (
      i0  => oa22_x2_613_sig,
      i1  => oa22_x2_612_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_611_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_679_ins : noa22_x1
   port map (
      i0  => oa22_x2_611_sig,
      i1  => nao22_x1_320_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_679_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_256_ins : a2_x2
   port map (
      i0  => not_aux612,
      i1  => aux1726,
      q   => a2_x2_256_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_257_ins : a2_x2
   port map (
      i0  => not_aux1222,
      i1  => not_aux18,
      q   => a2_x2_257_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_77_ins : o3_x2
   port map (
      i0  => a2_x2_257_sig,
      i1  => not_aux1651,
      i2  => a2_x2_256_sig,
      q   => o3_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_705_ins : na2_x1
   port map (
      i0  => not_aux1190,
      i1  => not_aux425,
      nq  => na2_x1_705_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_706_ins : na2_x1
   port map (
      i0  => not_aux529,
      i1  => not_aux3,
      nq  => na2_x1_706_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_707_ins : na2_x1
   port map (
      i0  => not_aux267,
      i1  => not_aux322,
      nq  => na2_x1_707_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_63_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_707_sig,
      i1  => na2_x1_706_sig,
      q   => mx2_x2_63_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_164_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_63_sig,
      i1   => aux434,
      i2   => na2_x1_705_sig,
      nq   => nmx3_x1_164_sig,
      vdd  => vdd,
      vss  => vss
   );

nao22_x1_321_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_164_sig,
      i2  => o3_x2_77_sig,
      nq  => nao22_x1_321_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_191_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_321_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_679_sig,
      i3  => noa22_x1_678_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_191_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_80_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_191_sig,
      i1   => nao2o22_x1_213_sig,
      i2   => nao2o22_x1_212_sig,
      q    => mx3_x2_80_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_681_ins : noa22_x1
   port map (
      i0  => not_aux558,
      i1  => not_aux206,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_681_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_165_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1025,
      q   => o2_x2_165_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_682_ins : noa22_x1
   port map (
      i0  => not_aux350,
      i1  => o2_x2_165_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_682_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_150_ins : inv_x2
   port map (
      i   => not_aux793,
      nq  => inv_x2_150_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_708_ins : na2_x1
   port map (
      i0  => not_aux637,
      i1  => not_aux364,
      nq  => na2_x1_708_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_193_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_708_sig,
      i2  => inv_x2_150_sig,
      i3  => aux1725,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa2ao222_x2_193_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_96_ins : no3_x1
   port map (
      i0  => oa2ao222_x2_193_sig,
      i1  => noa22_x1_682_sig,
      i2  => noa22_x1_681_sig,
      nq  => no3_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_111_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => no3_x1_96_sig,
      nq  => no2_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_615_ins : oa22_x2
   port map (
      i0  => not_aux94,
      i1  => not_aux377,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_615_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_189_ins : na3_x1
   port map (
      i0  => not_aux222,
      i1  => in_rom_neuron_index(0),
      i2  => aux237,
      nq  => na3_x1_189_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_614_ins : oa22_x2
   port map (
      i0  => na3_x1_189_sig,
      i1  => oa22_x2_615_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_614_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_684_ins : noa22_x1
   port map (
      i0  => not_aux89,
      i1  => not_aux670,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_684_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_685_ins : noa22_x1
   port map (
      i0  => not_aux161,
      i1  => not_aux1384,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_685_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_322_ins : nao22_x1
   port map (
      i0  => noa22_x1_685_sig,
      i1  => noa22_x1_684_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_322_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_683_ins : noa22_x1
   port map (
      i0  => nao22_x1_322_sig,
      i1  => oa22_x2_614_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_683_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_709_ins : na2_x1
   port map (
      i0  => not_aux648,
      i1  => not_aux298,
      nq  => na2_x1_709_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_710_ins : na2_x1
   port map (
      i0  => not_aux1809,
      i1  => not_aux293,
      nq  => na2_x1_710_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_151_ins : inv_x2
   port map (
      i   => aux1514,
      nq  => inv_x2_151_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_64_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => inv_x2_151_sig,
      i1  => not_aux258,
      q   => mx2_x2_64_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_165_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_64_sig,
      i1   => na2_x1_710_sig,
      i2   => na2_x1_709_sig,
      nq   => nmx3_x1_165_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_258_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux288,
      q   => a2_x2_258_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_259_ins : a2_x2
   port map (
      i0  => not_aux1080,
      i1  => mbk_buf_not_aux125,
      q   => a2_x2_259_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_323_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_259_sig,
      i2  => not_aux1327,
      nq  => nao22_x1_323_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_78_ins : o3_x2
   port map (
      i0  => aux429,
      i1  => in_rom_neuron_index(0),
      i2  => aux328,
      q   => o3_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_152_ins : inv_x2
   port map (
      i   => aux1724,
      nq  => inv_x2_152_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_166_ins : ao22_x2
   port map (
      i0  => inv_x2_152_sig,
      i1  => aux229,
      i2  => not_aux512,
      q   => ao22_x2_166_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_711_ins : na2_x1
   port map (
      i0  => ao22_x2_166_sig,
      i1  => o3_x2_78_sig,
      nq  => na2_x1_711_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_39_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na2_x1_711_sig,
      i2  => nao22_x1_323_sig,
      i3  => a2_x2_258_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_214_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_39_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_165_sig,
      nq  => nao2o22_x1_214_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_192_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_214_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_683_sig,
      i3  => no2_x1_111_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_192_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_616_ins : oa22_x2
   port map (
      i0  => not_aux962,
      i1  => not_aux519,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_616_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_617_ins : oa22_x2
   port map (
      i0  => not_aux836,
      i1  => not_aux1357,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_617_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_686_ins : noa22_x1
   port map (
      i0  => oa22_x2_617_sig,
      i1  => oa22_x2_616_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_686_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_97_ins : no3_x1
   port map (
      i0  => aux617,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux241,
      nq  => no3_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_324_ins : nao22_x1
   port map (
      i0  => no3_x1_97_sig,
      i1  => aux1263,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_324_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_688_ins : noa22_x1
   port map (
      i0  => not_aux1081,
      i1  => not_aux1046,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_688_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_689_ins : noa22_x1
   port map (
      i0  => not_aux346,
      i1  => not_aux512,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_689_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_325_ins : nao22_x1
   port map (
      i0  => noa22_x1_689_sig,
      i1  => noa22_x1_688_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_325_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_687_ins : noa22_x1
   port map (
      i0  => nao22_x1_325_sig,
      i1  => nao22_x1_324_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_687_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_167_ins : ao22_x2
   port map (
      i0  => noa22_x1_687_sig,
      i1  => noa22_x1_686_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_167_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_79_ins : o3_x2
   port map (
      i0  => not_aux448,
      i1  => in_rom_neuron_index(0),
      i2  => aux510,
      q   => o3_x2_79_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_618_ins : oa22_x2
   port map (
      i0  => not_aux362,
      i1  => not_aux1311,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_618_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_690_ins : noa22_x1
   port map (
      i0  => oa22_x2_618_sig,
      i1  => o3_x2_79_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_690_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_692_ins : noa22_x1
   port map (
      i0  => not_aux306,
      i1  => not_aux84,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_692_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_693_ins : noa22_x1
   port map (
      i0  => not_aux919,
      i1  => not_aux657,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_693_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_326_ins : nao22_x1
   port map (
      i0  => noa22_x1_693_sig,
      i1  => noa22_x1_692_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_326_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_327_ins : nao22_x1
   port map (
      i0  => not_aux53,
      i1  => aux215,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_327_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_620_ins : oa22_x2
   port map (
      i0  => not_aux47,
      i1  => not_aux250,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_620_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_619_ins : oa22_x2
   port map (
      i0  => oa22_x2_620_sig,
      i1  => nao22_x1_327_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_619_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_691_ins : noa22_x1
   port map (
      i0  => oa22_x2_619_sig,
      i1  => nao22_x1_326_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_691_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_168_ins : ao22_x2
   port map (
      i0  => noa22_x1_691_sig,
      i1  => noa22_x1_690_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_168_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_112_ins : no2_x1
   port map (
      i0  => not_aux17,
      i1  => aux646,
      nq  => no2_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_98_ins : no3_x1
   port map (
      i0  => no2_x1_112_sig,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1395,
      nq  => no3_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_260_ins : a2_x2
   port map (
      i0  => not_aux220,
      i1  => not_aux678,
      q   => a2_x2_260_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_261_ins : a2_x2
   port map (
      i0  => not_aux659,
      i1  => not_aux693,
      q   => a2_x2_261_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_216_ins : nao2o22_x1
   port map (
      i0  => a2_x2_261_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_260_sig,
      nq  => nao2o22_x1_216_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_694_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao2o22_x1_216_sig,
      i2  => no3_x1_98_sig,
      nq  => noa22_x1_694_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_712_ins : na2_x1
   port map (
      i0  => not_aux516,
      i1  => not_aux572,
      nq  => na2_x1_712_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_713_ins : na2_x1
   port map (
      i0  => not_aux509,
      i1  => not_aux944,
      nq  => na2_x1_713_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_714_ins : na2_x1
   port map (
      i0  => not_aux1222,
      i1  => not_aux518,
      nq  => na2_x1_714_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_195_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_714_sig,
      i2  => aux5,
      i3  => not_aux536,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_195_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_166_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_195_sig,
      i1   => na2_x1_713_sig,
      i2   => na2_x1_712_sig,
      nq   => nmx3_x1_166_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_215_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_166_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa22_x1_694_sig,
      nq  => nao2o22_x1_215_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_194_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_215_sig,
      i1  => aux1650,
      i2  => ao22_x2_168_sig,
      i3  => ao22_x2_167_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_194_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_79_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_194_sig,
      i1   => oa2ao222_x2_192_sig,
      i2   => mx3_x2_80_sig,
      q    => mx3_x2_79_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_24_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_79_sig,
      i1   => mx3_x2_78_sig,
      i2   => oa2ao222_x2_186_sig,
      q    => out_data_rom(24),
      vdd  => vdd,
      vss  => vss
   );

na2_x1_715_ins : na2_x1
   port map (
      i0  => not_aux1241,
      i1  => not_aux9,
      nq  => na2_x1_715_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_716_ins : na2_x1
   port map (
      i0  => not_aux272,
      i1  => not_aux212,
      nq  => na2_x1_716_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_717_ins : na2_x1
   port map (
      i0  => not_aux670,
      i1  => not_aux431,
      nq  => na2_x1_717_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_718_ins : na2_x1
   port map (
      i0  => not_aux205,
      i1  => not_aux160,
      nq  => na2_x1_718_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_65_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_718_sig,
      i1  => na2_x1_717_sig,
      q   => mx2_x2_65_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_167_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_65_sig,
      i1   => na2_x1_716_sig,
      i2   => na2_x1_715_sig,
      nq   => nmx3_x1_167_sig,
      vdd  => vdd,
      vss  => vss
   );

a3_x2_122_ins : a3_x2
   port map (
      i0  => not_aux222,
      i1  => not_aux365,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => a3_x2_122_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_80_ins : o3_x2
   port map (
      i0  => aux438,
      i1  => aux68,
      i2  => aux78,
      q   => o3_x2_80_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_262_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => o3_x2_80_sig,
      q   => a2_x2_262_sig,
      vdd => vdd,
      vss => vss
   );

oa3ao322_x2_ins : oa3ao322_x2
   port map (
      i0  => not_aux96,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux412,
      i3  => aux617,
      i4  => aux308,
      i5  => aux29,
      i6  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa3ao322_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_40_ins : noa2ao222_x1
   port map (
      i0  => oa3ao322_x2_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => a2_x2_262_sig,
      i3  => a3_x2_122_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_217_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_40_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_167_sig,
      nq  => nao2o22_x1_217_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_719_ins : na2_x1
   port map (
      i0  => not_aux567,
      i1  => not_aux38,
      nq  => na2_x1_719_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_720_ins : na2_x1
   port map (
      i0  => not_aux741,
      i1  => not_aux670,
      nq  => na2_x1_720_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_721_ins : na2_x1
   port map (
      i0  => not_aux922,
      i1  => not_aux1076,
      nq  => na2_x1_721_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_66_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_721_sig,
      i1  => na2_x1_720_sig,
      q   => mx2_x2_66_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_168_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_66_sig,
      i1   => aux1017,
      i2   => na2_x1_719_sig,
      nq   => nmx3_x1_168_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_722_ins : na2_x1
   port map (
      i0  => not_aux398,
      i1  => not_aux258,
      nq  => na2_x1_722_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_723_ins : na2_x1
   port map (
      i0  => not_aux542,
      i1  => not_aux58,
      nq  => na2_x1_723_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_99_ins : no3_x1
   port map (
      i0  => aux117,
      i1  => in_rom_neuron_index(0),
      i2  => aux35,
      nq  => no3_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_724_ins : na2_x1
   port map (
      i0  => not_aux566,
      i1  => not_aux657,
      nq  => na2_x1_724_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_621_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_724_sig,
      i2  => no3_x1_99_sig,
      q   => oa22_x2_621_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_169_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_621_sig,
      i1   => na2_x1_723_sig,
      i2   => na2_x1_722_sig,
      nq   => nmx3_x1_169_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_218_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_169_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_168_sig,
      nq  => nao2o22_x1_218_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_153_ins : inv_x2
   port map (
      i   => aux1516,
      nq  => inv_x2_153_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_25_ins : a4_x2
   port map (
      i0  => inv_x2_153_sig,
      i1  => not_aux1335,
      i2  => not_aux77,
      i3  => not_aux104,
      q   => a4_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_725_ins : na2_x1
   port map (
      i0  => not_aux368,
      i1  => not_aux158,
      nq  => na2_x1_725_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_726_ins : na2_x1
   port map (
      i0  => not_aux372,
      i1  => not_aux110,
      nq  => na2_x1_726_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_727_ins : na2_x1
   port map (
      i0  => not_aux1031,
      i1  => not_aux313,
      nq  => na2_x1_727_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_728_ins : na2_x1
   port map (
      i0  => not_aux1806,
      i1  => not_aux199,
      nq  => na2_x1_728_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_67_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_728_sig,
      i1  => na2_x1_727_sig,
      q   => mx2_x2_67_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_170_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_67_sig,
      i1   => na2_x1_726_sig,
      i2   => na2_x1_725_sig,
      nq   => nmx3_x1_170_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_219_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_170_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a4_x2_25_sig,
      nq  => nao2o22_x1_219_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_729_ins : na2_x1
   port map (
      i0  => not_aux590,
      i1  => not_aux364,
      nq  => na2_x1_729_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_730_ins : na2_x1
   port map (
      i0  => not_aux511,
      i1  => not_aux265,
      nq  => na2_x1_730_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_55_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_730_sig,
      i1  => na2_x1_729_sig,
      nq  => nmx2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_731_ins : na2_x1
   port map (
      i0  => not_aux513,
      i1  => not_aux452,
      nq  => na2_x1_731_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_100_ins : no3_x1
   port map (
      i0  => aux107,
      i1  => in_rom_neuron_index(0),
      i2  => aux397,
      nq  => no3_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_622_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux148,
      i2  => no3_x1_100_sig,
      q   => oa22_x2_622_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_171_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_622_sig,
      i1   => na2_x1_731_sig,
      i2   => aux1033,
      nq   => nmx3_x1_171_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_220_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_171_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_55_sig,
      nq  => nao2o22_x1_220_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_263_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux661,
      q   => a2_x2_263_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_696_ins : noa22_x1
   port map (
      i0  => not_aux1057,
      i1  => not_aux925,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_696_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_328_ins : nao22_x1
   port map (
      i0  => noa22_x1_696_sig,
      i1  => a2_x2_263_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_328_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_624_ins : oa22_x2
   port map (
      i0  => not_aux121,
      i1  => not_aux88,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_624_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_732_ins : na2_x1
   port map (
      i0  => not_aux210,
      i1  => aux1727,
      nq  => na2_x1_732_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_623_ins : oa22_x2
   port map (
      i0  => na2_x1_732_sig,
      i1  => oa22_x2_624_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_623_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_695_ins : noa22_x1
   port map (
      i0  => oa22_x2_623_sig,
      i1  => nao22_x1_328_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_695_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_625_ins : oa22_x2
   port map (
      i0  => not_aux180,
      i1  => not_aux2,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_625_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_123_ins : a3_x2
   port map (
      i0  => oa22_x2_625_sig,
      i1  => not_aux286,
      i2  => aux1091,
      q   => a3_x2_123_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_113_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => a3_x2_123_sig,
      nq  => no2_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_733_ins : na2_x1
   port map (
      i0  => not_aux49,
      i1  => not_aux293,
      nq  => na2_x1_733_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_734_ins : na2_x1
   port map (
      i0  => not_aux315,
      i1  => not_aux1081,
      nq  => na2_x1_734_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_56_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_734_sig,
      i1  => na2_x1_733_sig,
      nq  => nmx2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_735_ins : na2_x1
   port map (
      i0  => not_aux675,
      i1  => not_aux24,
      nq  => na2_x1_735_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_736_ins : na2_x1
   port map (
      i0  => not_aux606,
      i1  => not_aux380,
      nq  => na2_x1_736_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_626_ins : oa22_x2
   port map (
      i0  => not_aux107,
      i1  => not_aux385,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_626_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_737_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1515,
      nq  => na2_x1_737_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_190_ins : na3_x1
   port map (
      i0  => not_aux356,
      i1  => na2_x1_737_sig,
      i2  => oa22_x2_626_sig,
      nq  => na3_x1_190_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_172_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_190_sig,
      i1   => na2_x1_736_sig,
      i2   => na2_x1_735_sig,
      nq   => nmx3_x1_172_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_221_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_172_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_56_sig,
      nq  => nao2o22_x1_221_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_196_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_221_sig,
      i1  => in_rom_input_index(4),
      i2  => no2_x1_113_sig,
      i3  => noa22_x1_695_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_196_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_82_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_196_sig,
      i1   => nao2o22_x1_220_sig,
      i2   => nao2o22_x1_219_sig,
      q    => mx3_x2_82_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_81_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => mx3_x2_82_sig,
      i1   => nao2o22_x1_218_sig,
      i2   => nao2o22_x1_217_sig,
      q    => mx3_x2_81_sig,
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_627_ins : oa22_x2
   port map (
      i0  => not_aux286,
      i1  => not_aux932,
      i2  => mbk_buf_not_aux1651,
      q   => oa22_x2_627_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_81_ins : o3_x2
   port map (
      i0  => not_aux230,
      i1  => in_rom_neuron_index(1),
      i2  => aux764,
      q   => o3_x2_81_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_59_ins : on12_x1
   port map (
      i0  => aux1518,
      i1  => not_aux1679,
      q   => on12_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_628_ins : oa22_x2
   port map (
      i0  => on12_x1_59_sig,
      i1  => o3_x2_81_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_628_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_697_ins : noa22_x1
   port map (
      i0  => oa22_x2_628_sig,
      i1  => oa22_x2_627_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_697_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_191_ins : na3_x1
   port map (
      i0  => not_aux260,
      i1  => not_aux78,
      i2  => not_aux120,
      nq  => na3_x1_191_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_738_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_191_sig,
      nq  => na2_x1_738_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_629_ins : oa22_x2
   port map (
      i0  => not_aux1078,
      i1  => not_aux605,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_629_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_698_ins : noa22_x1
   port map (
      i0  => oa22_x2_629_sig,
      i1  => na2_x1_738_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_698_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_171_ins : ao22_x2
   port map (
      i0  => aux30,
      i1  => aux1515,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_171_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_700_ins : noa22_x1
   port map (
      i0  => not_aux446,
      i1  => not_aux700,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_700_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_329_ins : nao22_x1
   port map (
      i0  => noa22_x1_700_sig,
      i1  => ao22_x2_171_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_329_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_124_ins : a3_x2
   port map (
      i0  => not_aux180,
      i1  => not_aux455,
      i2  => not_aux3,
      q   => a3_x2_124_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_166_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_124_sig,
      q   => o2_x2_166_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_192_ins : na3_x1
   port map (
      i0  => not_aux38,
      i1  => in_rom_neuron_index(0),
      i2  => aux445,
      nq  => na3_x1_192_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_630_ins : oa22_x2
   port map (
      i0  => na3_x1_192_sig,
      i1  => o2_x2_166_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_630_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_699_ins : noa22_x1
   port map (
      i0  => oa22_x2_630_sig,
      i1  => nao22_x1_329_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_699_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_170_ins : ao22_x2
   port map (
      i0  => noa22_x1_699_sig,
      i1  => noa22_x1_698_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_170_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_60_ins : on12_x1
   port map (
      i0  => aux1513,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_631_ins : oa22_x2
   port map (
      i0  => not_aux320,
      i1  => not_aux928,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_631_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_701_ins : noa22_x1
   port map (
      i0  => oa22_x2_631_sig,
      i1  => on12_x1_60_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_701_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_264_ins : a2_x2
   port map (
      i0  => not_aux1517,
      i1  => not_aux386,
      q   => a2_x2_264_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_193_ins : na3_x1
   port map (
      i0  => not_aux396,
      i1  => in_rom_neuron_index(0),
      i2  => aux279,
      nq  => na3_x1_193_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_632_ins : oa22_x2
   port map (
      i0  => na3_x1_193_sig,
      i1  => a2_x2_264_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_632_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_703_ins : noa22_x1
   port map (
      i0  => not_aux324,
      i1  => not_aux542,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_703_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_101_ins : no3_x1
   port map (
      i0  => aux42,
      i1  => in_rom_neuron_index(0),
      i2  => aux105,
      nq  => no3_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_330_ins : nao22_x1
   port map (
      i0  => no3_x1_101_sig,
      i1  => noa22_x1_703_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_330_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_702_ins : noa22_x1
   port map (
      i0  => nao22_x1_330_sig,
      i1  => oa22_x2_632_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_702_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_172_ins : ao22_x2
   port map (
      i0  => noa22_x1_702_sig,
      i1  => noa22_x1_701_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_172_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_169_ins : ao22_x2
   port map (
      i0  => ao22_x2_172_sig,
      i1  => ao22_x2_170_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_169_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_44_ins : an12_x1
   port map (
      i0  => not_aux1673,
      i1  => aux1213,
      q   => an12_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_125_ins : a3_x2
   port map (
      i0  => aux169,
      i1  => in_rom_neuron_index(1),
      i2  => aux1518,
      q   => a3_x2_125_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_739_ins : na2_x1
   port map (
      i0  => not_aux624,
      i1  => not_aux461,
      nq  => na2_x1_739_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_167_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => aux142,
      q   => o2_x2_167_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_194_ins : na3_x1
   port map (
      i0  => not_aux201,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux239,
      nq  => na3_x1_194_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_265_ins : a2_x2
   port map (
      i0  => not_aux804,
      i1  => not_aux208,
      q   => a2_x2_265_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_331_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_265_sig,
      i2  => na3_x1_194_sig,
      nq  => nao22_x1_331_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_173_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_331_sig,
      i1   => o2_x2_167_sig,
      i2   => na2_x1_739_sig,
      nq   => nmx3_x1_173_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_740_ins : na2_x1
   port map (
      i0  => not_aux72,
      i1  => not_aux659,
      nq  => na2_x1_740_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_741_ins : na2_x1
   port map (
      i0  => not_aux967,
      i1  => not_aux960,
      nq  => na2_x1_741_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_266_ins : a2_x2
   port map (
      i0  => not_aux644,
      i1  => not_aux313,
      q   => a2_x2_266_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_267_ins : a2_x2
   port map (
      i0  => not_aux605,
      i1  => not_aux944,
      q   => a2_x2_267_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_223_ins : nao2o22_x1
   port map (
      i0  => a2_x2_267_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_266_sig,
      nq  => nao2o22_x1_223_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_174_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_223_sig,
      i1   => na2_x1_741_sig,
      i2   => na2_x1_740_sig,
      nq   => nmx3_x1_174_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_222_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_174_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_173_sig,
      nq  => nao2o22_x1_222_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_198_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_222_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a3_x2_125_sig,
      i3  => an12_x1_44_sig,
      i4  => aux1656,
      q   => oa2ao222_x2_198_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_197_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_198_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_169_sig,
      i3  => noa22_x1_697_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_197_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_634_ins : oa22_x2
   port map (
      i0  => not_aux622,
      i1  => not_aux938,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_634_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_742_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux192,
      nq  => na2_x1_742_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_633_ins : oa22_x2
   port map (
      i0  => na2_x1_742_sig,
      i1  => oa22_x2_634_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_633_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_705_ins : noa22_x1
   port map (
      i0  => not_aux2,
      i1  => not_aux928,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_705_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_706_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux110,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_706_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_332_ins : nao22_x1
   port map (
      i0  => noa22_x1_706_sig,
      i1  => noa22_x1_705_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_332_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_704_ins : noa22_x1
   port map (
      i0  => nao22_x1_332_sig,
      i1  => oa22_x2_633_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_704_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_635_ins : oa22_x2
   port map (
      i0  => not_aux852,
      i1  => not_aux1354,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_635_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_27_ins : na4_x1
   port map (
      i0  => not_aux771,
      i1  => not_aux951,
      i2  => not_aux200,
      i3  => oa22_x2_635_sig,
      nq  => na4_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_743_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_27_sig,
      nq  => na2_x1_743_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_708_ins : noa22_x1
   port map (
      i0  => not_aux380,
      i1  => not_aux356,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_708_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_709_ins : noa22_x1
   port map (
      i0  => not_aux919,
      i1  => not_aux169,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_709_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_102_ins : no3_x1
   port map (
      i0  => noa22_x1_709_sig,
      i1  => noa22_x1_708_sig,
      i2  => aux1005,
      nq  => no3_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_168_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => no3_x1_102_sig,
      q   => o2_x2_168_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_707_ins : noa22_x1
   port map (
      i0  => o2_x2_168_sig,
      i1  => na2_x1_743_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_707_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_744_ins : na2_x1
   port map (
      i0  => not_aux450,
      i1  => not_aux74,
      nq  => na2_x1_744_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_745_ins : na2_x1
   port map (
      i0  => not_aux566,
      i1  => not_aux1014,
      nq  => na2_x1_745_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_746_ins : na2_x1
   port map (
      i0  => not_aux701,
      i1  => not_aux220,
      nq  => na2_x1_746_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_747_ins : na2_x1
   port map (
      i0  => not_aux398,
      i1  => not_aux721,
      nq  => na2_x1_747_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_68_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_747_sig,
      i1  => na2_x1_746_sig,
      q   => mx2_x2_68_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_175_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_68_sig,
      i1   => na2_x1_745_sig,
      i2   => na2_x1_744_sig,
      nq   => nmx3_x1_175_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_268_ins : a2_x2
   port map (
      i0  => not_aux652,
      i1  => not_aux243,
      q   => a2_x2_268_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_82_ins : o3_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => a2_x2_268_sig,
      q   => o3_x2_82_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_748_ins : na2_x1
   port map (
      i0  => not_aux1041,
      i1  => o3_x2_82_sig,
      nq  => na2_x1_748_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_710_ins : noa22_x1
   port map (
      i0  => not_aux66,
      i1  => not_aux293,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_710_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_269_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1236,
      q   => a2_x2_269_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_173_ins : ao22_x2
   port map (
      i0  => a2_x2_269_sig,
      i1  => noa22_x1_710_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_173_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_749_ins : na2_x1
   port map (
      i0  => not_aux387,
      i1  => not_aux339,
      nq  => na2_x1_749_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_174_ins : ao22_x2
   port map (
      i0  => not_aux53,
      i1  => na2_x1_749_sig,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_174_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_103_ins : no3_x1
   port map (
      i0  => ao22_x2_174_sig,
      i1  => ao22_x2_173_sig,
      i2  => na2_x1_748_sig,
      nq  => no3_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_224_ins : nao2o22_x1
   port map (
      i0  => no3_x1_103_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_175_sig,
      nq  => nao2o22_x1_224_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_199_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_224_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_707_sig,
      i3  => noa22_x1_704_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_199_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_750_ins : na2_x1
   port map (
      i0  => not_aux1139,
      i1  => not_aux555,
      nq  => na2_x1_750_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_751_ins : na2_x1
   port map (
      i0  => not_aux90,
      i1  => not_aux229,
      nq  => na2_x1_751_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_752_ins : na2_x1
   port map (
      i0  => not_aux1520,
      i1  => not_aux574,
      nq  => na2_x1_752_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_753_ins : na2_x1
   port map (
      i0  => not_aux188,
      i1  => not_aux288,
      nq  => na2_x1_753_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_69_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_753_sig,
      i1  => na2_x1_752_sig,
      q   => mx2_x2_69_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_176_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_69_sig,
      i1   => na2_x1_751_sig,
      i2   => na2_x1_750_sig,
      nq   => nmx3_x1_176_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_104_ins : no3_x1
   port map (
      i0  => aux528,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(1),
      nq  => no3_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_754_ins : na2_x1
   port map (
      i0  => not_aux881,
      i1  => not_aux94,
      nq  => na2_x1_754_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_711_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_754_sig,
      i2  => no3_x1_104_sig,
      nq  => noa22_x1_711_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_225_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_711_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => nmx3_x1_176_sig,
      nq  => nao2o22_x1_225_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_755_ins : na2_x1
   port map (
      i0  => not_aux1519,
      i1  => not_aux191,
      nq  => na2_x1_755_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_756_ins : na2_x1
   port map (
      i0  => not_aux658,
      i1  => not_aux89,
      nq  => na2_x1_756_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_57_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_756_sig,
      i1  => na2_x1_755_sig,
      nq  => nmx2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_757_ins : na2_x1
   port map (
      i0  => not_aux212,
      i1  => not_aux804,
      nq  => na2_x1_757_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_758_ins : na2_x1
   port map (
      i0  => not_aux451,
      i1  => not_aux632,
      nq  => na2_x1_758_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_759_ins : na2_x1
   port map (
      i0  => not_aux673,
      i1  => not_aux63,
      nq  => na2_x1_759_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_760_ins : na2_x1
   port map (
      i0  => not_aux577,
      i1  => not_aux486,
      nq  => na2_x1_760_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_70_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_760_sig,
      i1  => na2_x1_759_sig,
      q   => mx2_x2_70_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_177_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_70_sig,
      i1   => na2_x1_758_sig,
      i2   => na2_x1_757_sig,
      nq   => nmx3_x1_177_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_226_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_177_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_57_sig,
      nq  => nao2o22_x1_226_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_636_ins : oa22_x2
   port map (
      i0  => not_aux329,
      i1  => not_aux940,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_636_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_637_ins : oa22_x2
   port map (
      i0  => not_aux766,
      i1  => not_aux571,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_637_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_712_ins : noa22_x1
   port map (
      i0  => oa22_x2_637_sig,
      i1  => oa22_x2_636_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_712_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_714_ins : noa22_x1
   port map (
      i0  => not_aux105,
      i1  => not_aux512,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_714_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_715_ins : noa22_x1
   port map (
      i0  => not_aux212,
      i1  => not_aux140,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_715_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_333_ins : nao22_x1
   port map (
      i0  => noa22_x1_715_sig,
      i1  => noa22_x1_714_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_333_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_639_ins : oa22_x2
   port map (
      i0  => not_aux1814,
      i1  => not_aux268,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_639_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_640_ins : oa22_x2
   port map (
      i0  => not_aux26,
      i1  => not_aux232,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_640_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_638_ins : oa22_x2
   port map (
      i0  => oa22_x2_640_sig,
      i1  => oa22_x2_639_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_638_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_713_ins : noa22_x1
   port map (
      i0  => oa22_x2_638_sig,
      i1  => nao22_x1_333_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_713_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_761_ins : na2_x1
   port map (
      i0  => not_aux467,
      i1  => not_aux362,
      nq  => na2_x1_761_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_762_ins : na2_x1
   port map (
      i0  => not_aux228,
      i1  => not_aux478,
      nq  => na2_x1_762_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_58_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_762_sig,
      i1  => na2_x1_761_sig,
      nq  => nmx2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_763_ins : na2_x1
   port map (
      i0  => not_aux423,
      i1  => not_aux73,
      nq  => na2_x1_763_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_764_ins : na2_x1
   port map (
      i0  => not_aux1063,
      i1  => not_aux520,
      nq  => na2_x1_764_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_195_ins : na3_x1
   port map (
      i0  => not_aux528,
      i1  => not_aux331,
      i2  => not_aux691,
      nq  => na3_x1_195_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_765_ins : na2_x1
   port map (
      i0  => not_aux410,
      i1  => not_aux187,
      nq  => na2_x1_765_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_641_ins : oa22_x2
   port map (
      i0  => na2_x1_765_sig,
      i1  => in_rom_neuron_index(0),
      i2  => na3_x1_195_sig,
      q   => oa22_x2_641_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_178_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_641_sig,
      i1   => na2_x1_764_sig,
      i2   => na2_x1_763_sig,
      nq   => nmx3_x1_178_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_227_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_178_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_58_sig,
      nq  => nao2o22_x1_227_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_200_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_227_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_713_sig,
      i3  => noa22_x1_712_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_200_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_84_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_200_sig,
      i1   => nao2o22_x1_226_sig,
      i2   => nao2o22_x1_225_sig,
      q    => mx3_x2_84_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_717_ins : noa22_x1
   port map (
      i0  => not_aux169,
      i1  => not_aux590,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_717_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_718_ins : noa22_x1
   port map (
      i0  => not_aux546,
      i1  => not_aux140,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_718_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_334_ins : nao22_x1
   port map (
      i0  => noa22_x1_718_sig,
      i1  => noa22_x1_717_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_334_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_643_ins : oa22_x2
   port map (
      i0  => not_aux1519,
      i1  => in_rom_input_index(2),
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_643_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_644_ins : oa22_x2
   port map (
      i0  => not_aux622,
      i1  => not_aux206,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_644_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_642_ins : oa22_x2
   port map (
      i0  => oa22_x2_644_sig,
      i1  => oa22_x2_643_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_642_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_716_ins : noa22_x1
   port map (
      i0  => oa22_x2_642_sig,
      i1  => nao22_x1_334_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_716_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_720_ins : noa22_x1
   port map (
      i0  => not_aux678,
      i1  => not_aux342,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_720_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_721_ins : noa22_x1
   port map (
      i0  => not_aux307,
      i1  => not_aux513,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_721_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_335_ins : nao22_x1
   port map (
      i0  => noa22_x1_721_sig,
      i1  => noa22_x1_720_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_335_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_170_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1374,
      q   => o2_x2_170_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_645_ins : oa22_x2
   port map (
      i0  => not_aux247,
      i1  => not_aux82,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_645_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_26_ins : a4_x2
   port map (
      i0  => oa22_x2_645_sig,
      i1  => o2_x2_170_sig,
      i2  => not_aux199,
      i3  => not_aux431,
      q   => a4_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_169_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a4_x2_26_sig,
      q   => o2_x2_169_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_719_ins : noa22_x1
   port map (
      i0  => o2_x2_169_sig,
      i1  => nao22_x1_335_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_719_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_171_ins : o2_x2
   port map (
      i0  => not_aux1704,
      i1  => aux424,
      q   => o2_x2_171_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_646_ins : oa22_x2
   port map (
      i0  => not_aux307,
      i1  => not_aux933,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_646_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_722_ins : noa22_x1
   port map (
      i0  => oa22_x2_646_sig,
      i1  => o2_x2_171_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_722_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_648_ins : oa22_x2
   port map (
      i0  => not_aux229,
      i1  => not_aux423,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_648_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_196_ins : na3_x1
   port map (
      i0  => not_aux486,
      i1  => in_rom_neuron_index(0),
      i2  => aux360,
      nq  => na3_x1_196_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_647_ins : oa22_x2
   port map (
      i0  => na3_x1_196_sig,
      i1  => oa22_x2_648_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_647_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_724_ins : noa22_x1
   port map (
      i0  => not_aux222,
      i1  => not_aux430,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_724_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_725_ins : noa22_x1
   port map (
      i0  => not_aux294,
      i1  => not_aux211,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_725_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_336_ins : nao22_x1
   port map (
      i0  => noa22_x1_725_sig,
      i1  => noa22_x1_724_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_336_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_723_ins : noa22_x1
   port map (
      i0  => nao22_x1_336_sig,
      i1  => oa22_x2_647_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_723_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_83_ins : o3_x2
   port map (
      i0  => not_aux101,
      i1  => in_rom_neuron_index(0),
      i2  => aux229,
      q   => o3_x2_83_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_61_ins : on12_x1
   port map (
      i0  => o3_x2_83_sig,
      i1  => aux620,
      q   => on12_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_726_ins : noa22_x1
   port map (
      i0  => not_aux112,
      i1  => aux1724,
      i2  => on12_x1_61_sig,
      nq  => noa22_x1_726_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_766_ins : na2_x1
   port map (
      i0  => not_aux437,
      i1  => not_aux54,
      nq  => na2_x1_766_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_270_ins : a2_x2
   port map (
      i0  => not_aux569,
      i1  => not_aux435,
      q   => a2_x2_270_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_229_ins : nao2o22_x1
   port map (
      i0  => a2_x2_270_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux416,
      nq  => nao2o22_x1_229_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_179_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => mbk_buf_not_in_rom_neuron_index(0),
      i0   => nao2o22_x1_229_sig,
      i1   => aux1044,
      i2   => na2_x1_766_sig,
      nq   => nmx3_x1_179_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_228_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_179_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_726_sig,
      nq  => nao2o22_x1_228_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_202_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_228_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_723_sig,
      i3  => noa22_x1_722_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_202_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_201_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_202_sig,
      i1  => aux1654,
      i2  => noa22_x1_719_sig,
      i3  => noa22_x1_716_sig,
      i4  => aux1650,
      q   => oa2ao222_x2_201_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_83_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_201_sig,
      i1   => mx3_x2_84_sig,
      i2   => oa2ao222_x2_199_sig,
      q    => mx3_x2_83_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_25_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_83_sig,
      i1   => oa2ao222_x2_197_sig,
      i2   => mx3_x2_81_sig,
      q    => out_data_rom(25),
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_649_ins : oa22_x2
   port map (
      i0  => not_aux75,
      i1  => not_aux225,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_649_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_650_ins : oa22_x2
   port map (
      i0  => not_aux247,
      i1  => not_aux540,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_650_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_727_ins : noa22_x1
   port map (
      i0  => oa22_x2_650_sig,
      i1  => oa22_x2_649_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_727_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_105_ins : no3_x1
   port map (
      i0  => aux417,
      i1  => not_aux48,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_271_ins : a2_x2
   port map (
      i0  => not_aux156,
      i1  => aux1728,
      q   => a2_x2_271_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_337_ins : nao22_x1
   port map (
      i0  => a2_x2_271_sig,
      i1  => no3_x1_105_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_337_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_114_ins : no2_x1
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux448,
      nq  => no2_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_338_ins : nao22_x1
   port map (
      i0  => no2_x1_114_sig,
      i1  => aux697,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_338_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_652_ins : oa22_x2
   port map (
      i0  => not_aux351,
      i1  => not_aux980,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_652_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_651_ins : oa22_x2
   port map (
      i0  => oa22_x2_652_sig,
      i1  => nao22_x1_338_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_651_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_728_ins : noa22_x1
   port map (
      i0  => oa22_x2_651_sig,
      i1  => nao22_x1_337_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_728_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_175_ins : ao22_x2
   port map (
      i0  => noa22_x1_728_sig,
      i1  => noa22_x1_727_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_175_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_653_ins : oa22_x2
   port map (
      i0  => not_aux61,
      i1  => not_aux933,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_653_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_654_ins : oa22_x2
   port map (
      i0  => not_aux617,
      i1  => not_aux1327,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_654_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_729_ins : noa22_x1
   port map (
      i0  => oa22_x2_654_sig,
      i1  => oa22_x2_653_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_729_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_731_ins : noa22_x1
   port map (
      i0  => not_aux528,
      i1  => not_aux183,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_731_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_732_ins : noa22_x1
   port map (
      i0  => not_aux346,
      i1  => not_aux1001,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_732_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_339_ins : nao22_x1
   port map (
      i0  => noa22_x1_732_sig,
      i1  => noa22_x1_731_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_339_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_340_ins : nao22_x1
   port map (
      i0  => not_aux321,
      i1  => aux147,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_340_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_656_ins : oa22_x2
   port map (
      i0  => not_aux103,
      i1  => not_aux185,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_656_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_655_ins : oa22_x2
   port map (
      i0  => oa22_x2_656_sig,
      i1  => nao22_x1_340_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_655_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_730_ins : noa22_x1
   port map (
      i0  => oa22_x2_655_sig,
      i1  => nao22_x1_339_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_730_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_176_ins : ao22_x2
   port map (
      i0  => noa22_x1_730_sig,
      i1  => noa22_x1_729_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_176_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_767_ins : na2_x1
   port map (
      i0  => not_aux197,
      i1  => not_aux156,
      nq  => na2_x1_767_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_768_ins : na2_x1
   port map (
      i0  => not_aux509,
      i1  => not_aux757,
      nq  => na2_x1_768_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_769_ins : na2_x1
   port map (
      i0  => not_aux93,
      i1  => not_aux312,
      nq  => na2_x1_769_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_770_ins : na2_x1
   port map (
      i0  => not_aux378,
      i1  => not_aux112,
      nq  => na2_x1_770_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_71_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_770_sig,
      i1  => na2_x1_769_sig,
      q   => mx2_x2_71_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_180_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_71_sig,
      i1   => na2_x1_768_sig,
      i2   => na2_x1_767_sig,
      nq   => nmx3_x1_180_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_771_ins : na2_x1
   port map (
      i0  => not_aux46,
      i1  => not_aux186,
      nq  => na2_x1_771_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_772_ins : na2_x1
   port map (
      i0  => not_aux1082,
      i1  => not_aux1012,
      nq  => na2_x1_772_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_154_ins : inv_x2
   port map (
      i   => not_aux338,
      nq  => inv_x2_154_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_657_ins : oa22_x2
   port map (
      i0  => aux1676,
      i1  => not_aux429,
      i2  => inv_x2_154_sig,
      q   => oa22_x2_657_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_181_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_657_sig,
      i1   => na2_x1_772_sig,
      i2   => na2_x1_771_sig,
      nq   => nmx3_x1_181_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_230_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_181_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_180_sig,
      nq  => nao2o22_x1_230_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_203_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_230_sig,
      i1  => aux1650,
      i2  => ao22_x2_176_sig,
      i3  => ao22_x2_175_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_203_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_62_ins : on12_x1
   port map (
      i0  => aux433,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_341_ins : nao22_x1
   port map (
      i0  => not_in_rom_input_index(2),
      i1  => aux1526,
      i2  => in_rom_neuron_index(0),
      nq  => nao22_x1_341_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_733_ins : noa22_x1
   port map (
      i0  => nao22_x1_341_sig,
      i1  => on12_x1_62_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_733_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_272_ins : a2_x2
   port map (
      i0  => not_aux128,
      i1  => aux1675,
      q   => a2_x2_272_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_735_ins : noa22_x1
   port map (
      i0  => not_aux81,
      i1  => not_aux998,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_735_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_342_ins : nao22_x1
   port map (
      i0  => noa22_x1_735_sig,
      i1  => a2_x2_272_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_342_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_126_ins : a3_x2
   port map (
      i0  => not_aux966,
      i1  => not_aux953,
      i2  => not_aux37,
      q   => a3_x2_126_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_197_ins : na3_x1
   port map (
      i0  => not_aux208,
      i1  => in_rom_neuron_index(0),
      i2  => aux1,
      nq  => na3_x1_197_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_658_ins : oa22_x2
   port map (
      i0  => na3_x1_197_sig,
      i1  => a3_x2_126_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_658_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_734_ins : noa22_x1
   port map (
      i0  => oa22_x2_658_sig,
      i1  => nao22_x1_342_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_734_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_773_ins : na2_x1
   port map (
      i0  => not_aux630,
      i1  => not_aux430,
      nq  => na2_x1_773_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_774_ins : na2_x1
   port map (
      i0  => not_aux315,
      i1  => not_aux373,
      nq  => na2_x1_774_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_59_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_774_sig,
      i1  => na2_x1_773_sig,
      nq  => nmx2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_198_ins : na3_x1
   port map (
      i0  => not_aux480,
      i1  => not_aux678,
      i2  => not_aux75,
      nq  => na3_x1_198_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_775_ins : na2_x1
   port map (
      i0  => not_aux309,
      i1  => not_aux460,
      nq  => na2_x1_775_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_205_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_775_sig,
      i2  => aux949,
      i3  => aux161,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_205_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_182_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_205_sig,
      i1   => na3_x1_198_sig,
      i2   => not_aux943,
      nq   => nmx3_x1_182_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_231_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_182_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_59_sig,
      nq  => nao2o22_x1_231_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_204_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_231_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_734_sig,
      i3  => noa22_x1_733_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_204_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_63_ins : on12_x1
   port map (
      i0  => aux1817,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_659_ins : oa22_x2
   port map (
      i0  => not_aux382,
      i1  => not_aux88,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_659_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_736_ins : noa22_x1
   port map (
      i0  => oa22_x2_659_sig,
      i1  => on12_x1_63_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_736_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_738_ins : noa22_x1
   port map (
      i0  => not_aux282,
      i1  => not_aux482,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_738_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_155_ins : inv_x2
   port map (
      i   => not_aux389,
      nq  => inv_x2_155_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_343_ins : nao22_x1
   port map (
      i0  => inv_x2_155_sig,
      i1  => noa22_x1_738_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_343_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_739_ins : noa22_x1
   port map (
      i0  => not_aux520,
      i1  => not_aux185,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_739_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_106_ins : no3_x1
   port map (
      i0  => aux324,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux51,
      nq  => no3_x1_106_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_344_ins : nao22_x1
   port map (
      i0  => no3_x1_106_sig,
      i1  => noa22_x1_739_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_344_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_737_ins : noa22_x1
   port map (
      i0  => nao22_x1_344_sig,
      i1  => nao22_x1_343_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_737_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_156_ins : inv_x2
   port map (
      i   => not_aux476,
      nq  => inv_x2_156_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_157_ins : inv_x2
   port map (
      i   => not_aux659,
      nq  => inv_x2_157_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_41_ins : noa2ao222_x1
   port map (
      i0  => aux314,
      i1  => aux1716,
      i2  => inv_x2_157_sig,
      i3  => inv_x2_156_sig,
      i4  => in_rom_neuron_index(0),
      nq  => noa2ao222_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_776_ins : na2_x1
   port map (
      i0  => not_aux693,
      i1  => not_aux61,
      nq  => na2_x1_776_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_777_ins : na2_x1
   port map (
      i0  => not_aux28,
      i1  => not_aux334,
      nq  => na2_x1_777_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_273_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux567,
      q   => a2_x2_273_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_740_ins : noa22_x1
   port map (
      i0  => not_aux223,
      i1  => not_aux220,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_740_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_84_ins : o3_x2
   port map (
      i0  => aux206,
      i1  => noa22_x1_740_sig,
      i2  => a2_x2_273_sig,
      q   => o3_x2_84_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_183_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => o3_x2_84_sig,
      i1   => na2_x1_777_sig,
      i2   => na2_x1_776_sig,
      nq   => nmx3_x1_183_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_232_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_183_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2ao222_x1_41_sig,
      nq  => nao2o22_x1_232_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_206_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_232_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_737_sig,
      i3  => noa22_x1_736_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_206_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_274_ins : a2_x2
   port map (
      i0  => not_aux105,
      i1  => aux1709,
      q   => a2_x2_274_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_64_ins : on12_x1
   port map (
      i0  => not_aux142,
      i1  => aux1480,
      q   => on12_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_345_ins : nao22_x1
   port map (
      i0  => on12_x1_64_sig,
      i1  => a2_x2_274_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_345_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_172_ins : o2_x2
   port map (
      i0  => not_aux1660,
      i1  => aux826,
      q   => o2_x2_172_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_661_ins : oa22_x2
   port map (
      i0  => not_aux306,
      i1  => not_aux222,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_661_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_660_ins : oa22_x2
   port map (
      i0  => oa22_x2_661_sig,
      i1  => o2_x2_172_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_660_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_741_ins : noa22_x1
   port map (
      i0  => oa22_x2_660_sig,
      i1  => nao22_x1_345_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_741_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_743_ins : noa22_x1
   port map (
      i0  => not_aux288,
      i1  => not_aux496,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_743_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_107_ins : no3_x1
   port map (
      i0  => aux186,
      i1  => not_aux12,
      i2  => aux423,
      nq  => no3_x1_107_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_115_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no3_x1_107_sig,
      nq  => no2_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_346_ins : nao22_x1
   port map (
      i0  => no2_x1_115_sig,
      i1  => noa22_x1_743_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_346_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_173_ins : o2_x2
   port map (
      i0  => not_aux1660,
      i1  => aux424,
      q   => o2_x2_173_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_663_ins : oa22_x2
   port map (
      i0  => not_aux366,
      i1  => not_aux428,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_663_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_662_ins : oa22_x2
   port map (
      i0  => oa22_x2_663_sig,
      i1  => o2_x2_173_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_662_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_742_ins : noa22_x1
   port map (
      i0  => oa22_x2_662_sig,
      i1  => nao22_x1_346_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_742_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_778_ins : na2_x1
   port map (
      i0  => not_aux741,
      i1  => not_aux47,
      nq  => na2_x1_778_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_779_ins : na2_x1
   port map (
      i0  => not_aux313,
      i1  => not_aux504,
      nq  => na2_x1_779_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_780_ins : na2_x1
   port map (
      i0  => not_aux1014,
      i1  => not_aux555,
      nq  => na2_x1_780_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_781_ins : na2_x1
   port map (
      i0  => not_aux919,
      i1  => not_aux158,
      nq  => na2_x1_781_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_72_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_781_sig,
      i1  => na2_x1_780_sig,
      q   => mx2_x2_72_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_184_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_72_sig,
      i1   => na2_x1_779_sig,
      i2   => na2_x1_778_sig,
      nq   => nmx3_x1_184_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_782_ins : na2_x1
   port map (
      i0  => not_aux242,
      i1  => not_aux214,
      nq  => na2_x1_782_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_783_ins : na2_x1
   port map (
      i0  => not_aux969,
      i1  => not_aux13,
      nq  => na2_x1_783_sig,
      vdd => vdd,
      vss => vss
   );

oa3ao322_x2_2_ins : oa3ao322_x2
   port map (
      i0  => not_aux52,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux753,
      i3  => aux204,
      i4  => aux400,
      i5  => aux160,
      i6  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa3ao322_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_185_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa3ao322_x2_2_sig,
      i1   => na2_x1_783_sig,
      i2   => na2_x1_782_sig,
      nq   => nmx3_x1_185_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_233_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_185_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_184_sig,
      nq  => nao2o22_x1_233_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_207_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_233_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_742_sig,
      i3  => noa22_x1_741_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_207_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_85_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_207_sig,
      i1   => oa2ao222_x2_206_sig,
      i2   => oa2ao222_x2_204_sig,
      q    => mx3_x2_85_sig,
      vdd  => vdd,
      vss  => vss
   );

na3_x1_199_ins : na3_x1
   port map (
      i0  => not_aux308,
      i1  => not_aux1524,
      i2  => not_aux212,
      nq  => na3_x1_199_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_784_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_199_sig,
      nq  => na2_x1_784_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_745_ins : noa22_x1
   port map (
      i0  => not_aux80,
      i1  => not_aux322,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_745_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_746_ins : noa22_x1
   port map (
      i0  => not_aux63,
      i1  => not_aux1349,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_746_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_347_ins : nao22_x1
   port map (
      i0  => noa22_x1_746_sig,
      i1  => noa22_x1_745_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_347_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_744_ins : noa22_x1
   port map (
      i0  => nao22_x1_347_sig,
      i1  => na2_x1_784_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_744_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_275_ins : a2_x2
   port map (
      i0  => not_aux334,
      i1  => not_aux523,
      q   => a2_x2_275_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_665_ins : oa22_x2
   port map (
      i0  => not_aux210,
      i1  => not_aux339,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_665_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_664_ins : oa22_x2
   port map (
      i0  => oa22_x2_665_sig,
      i1  => a2_x2_275_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_664_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_667_ins : oa22_x2
   port map (
      i0  => not_aux710,
      i1  => not_aux583,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_667_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_668_ins : oa22_x2
   port map (
      i0  => not_aux377,
      i1  => not_aux519,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_668_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_666_ins : oa22_x2
   port map (
      i0  => oa22_x2_668_sig,
      i1  => oa22_x2_667_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_666_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_747_ins : noa22_x1
   port map (
      i0  => oa22_x2_666_sig,
      i1  => oa22_x2_664_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_747_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_785_ins : na2_x1
   port map (
      i0  => not_aux505,
      i1  => not_aux77,
      nq  => na2_x1_785_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_786_ins : na2_x1
   port map (
      i0  => not_aux919,
      i1  => not_aux14,
      nq  => na2_x1_786_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_276_ins : a2_x2
   port map (
      i0  => not_aux1064,
      i1  => not_aux118,
      q   => a2_x2_276_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_277_ins : a2_x2
   port map (
      i0  => not_aux1318,
      i1  => not_aux632,
      q   => a2_x2_277_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_235_ins : nao2o22_x1
   port map (
      i0  => a2_x2_277_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_276_sig,
      nq  => nao2o22_x1_235_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_186_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_235_sig,
      i1   => na2_x1_786_sig,
      i2   => na2_x1_785_sig,
      nq   => nmx3_x1_186_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_787_ins : na2_x1
   port map (
      i0  => not_aux352,
      i1  => not_in_rom_input_index(0),
      nq  => na2_x1_787_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_788_ins : na2_x1
   port map (
      i0  => not_aux1026,
      i1  => not_aux225,
      nq  => na2_x1_788_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_73_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux1523,
      i1  => aux1333,
      q   => mx2_x2_73_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_187_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_73_sig,
      i1   => na2_x1_788_sig,
      i2   => na2_x1_787_sig,
      nq   => nmx3_x1_187_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_234_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_187_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_186_sig,
      nq  => nao2o22_x1_234_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_208_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_234_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_747_sig,
      i3  => noa22_x1_744_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_208_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_789_ins : na2_x1
   port map (
      i0  => not_aux511,
      i1  => not_aux234,
      nq  => na2_x1_789_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_790_ins : na2_x1
   port map (
      i0  => not_aux871,
      i1  => not_aux94,
      nq  => na2_x1_790_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_60_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_790_sig,
      i1  => na2_x1_789_sig,
      nq  => nmx2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_748_ins : noa22_x1
   port map (
      i0  => not_aux429,
      i1  => not_aux106,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_748_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_278_ins : a2_x2
   port map (
      i0  => not_aux470,
      i1  => aux1729,
      q   => a2_x2_278_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_158_ins : inv_x2
   port map (
      i   => aux1653,
      nq  => inv_x2_158_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_791_ins : na2_x1
   port map (
      i0  => not_aux352,
      i1  => not_aux15,
      nq  => na2_x1_791_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_200_ins : na3_x1
   port map (
      i0  => not_aux917,
      i1  => na2_x1_791_sig,
      i2  => inv_x2_158_sig,
      nq  => na3_x1_200_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_42_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na3_x1_200_sig,
      i2  => a2_x2_278_sig,
      i3  => noa22_x1_748_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_236_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_42_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_60_sig,
      nq  => nao2o22_x1_236_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_792_ins : na2_x1
   port map (
      i0  => not_aux502,
      i1  => not_aux383,
      nq  => na2_x1_792_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_793_ins : na2_x1
   port map (
      i0  => not_aux539,
      i1  => not_aux980,
      nq  => na2_x1_793_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_61_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_793_sig,
      i1  => na2_x1_792_sig,
      nq  => nmx2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_794_ins : na2_x1
   port map (
      i0  => not_aux1139,
      i1  => not_aux284,
      nq  => na2_x1_794_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_201_ins : na3_x1
   port map (
      i0  => not_aux59,
      i1  => not_aux122,
      i2  => not_aux379,
      nq  => na3_x1_201_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_795_ins : na2_x1
   port map (
      i0  => not_aux1327,
      i1  => aux1817,
      nq  => na2_x1_795_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_796_ins : na2_x1
   port map (
      i0  => not_aux243,
      i1  => aux0,
      nq  => na2_x1_796_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_74_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_796_sig,
      i1  => na2_x1_795_sig,
      q   => mx2_x2_74_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_188_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_74_sig,
      i1   => na3_x1_201_sig,
      i2   => na2_x1_794_sig,
      nq   => nmx3_x1_188_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_237_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => nmx3_x1_188_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_61_sig,
      nq  => nao2o22_x1_237_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_85_ins : o3_x2
   port map (
      i0  => not_aux813,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1508,
      q   => o3_x2_85_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_177_ins : ao22_x2
   port map (
      i0  => aux1073,
      i1  => in_rom_neuron_index(0),
      i2  => o3_x2_85_sig,
      q   => ao22_x2_177_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_116_ins : no2_x1
   port map (
      i0  => not_aux1659,
      i1  => aux222,
      nq  => no2_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_348_ins : nao22_x1
   port map (
      i0  => aux143,
      i1  => no2_x1_116_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_348_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_749_ins : noa22_x1
   port map (
      i0  => nao22_x1_348_sig,
      i1  => ao22_x2_177_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_749_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_797_ins : na2_x1
   port map (
      i0  => not_aux356,
      i1  => not_aux103,
      nq  => na2_x1_797_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_750_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_797_sig,
      i2  => aux395,
      nq  => noa22_x1_750_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_279_ins : a2_x2
   port map (
      i0  => not_aux380,
      i1  => not_aux84,
      q   => a2_x2_279_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_37_ins : ao2o22_x2
   port map (
      i0  => a2_x2_279_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux185,
      q   => ao2o22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_238_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_37_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => noa22_x1_750_sig,
      nq  => nao2o22_x1_238_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_280_ins : a2_x2
   port map (
      i0  => not_aux143,
      i1  => not_aux166,
      q   => a2_x2_280_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_178_ins : ao22_x2
   port map (
      i0  => a2_x2_280_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1522,
      q   => ao22_x2_178_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_65_ins : on12_x1
   port map (
      i0  => not_aux373,
      i1  => aux1816,
      q   => on12_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_798_ins : na2_x1
   port map (
      i0  => not_aux1057,
      i1  => not_aux670,
      nq  => na2_x1_798_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_159_ins : inv_x2
   port map (
      i   => aux1729,
      nq  => inv_x2_159_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_240_ins : nao2o22_x1
   port map (
      i0  => inv_x2_159_sig,
      i1  => aux1016,
      i2  => in_rom_neuron_index(0),
      i3  => aux962,
      nq  => nao2o22_x1_240_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_189_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_240_sig,
      i1   => na2_x1_798_sig,
      i2   => on12_x1_65_sig,
      nq   => nmx3_x1_189_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_239_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_189_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_178_sig,
      nq  => nao2o22_x1_239_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_209_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_239_sig,
      i1  => in_rom_input_index(4),
      i2  => nao2o22_x1_238_sig,
      i3  => noa22_x1_749_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_209_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_87_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_209_sig,
      i1   => nao2o22_x1_237_sig,
      i2   => nao2o22_x1_236_sig,
      q    => mx3_x2_87_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_799_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1353,
      nq  => na2_x1_799_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_670_ins : oa22_x2
   port map (
      i0  => not_aux195,
      i1  => not_aux327,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_670_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_671_ins : oa22_x2
   port map (
      i0  => not_aux1338,
      i1  => not_aux553,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => oa22_x2_671_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_669_ins : oa22_x2
   port map (
      i0  => oa22_x2_671_sig,
      i1  => oa22_x2_670_sig,
      i2  => in_rom_neuron_index(3),
      q   => oa22_x2_669_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_751_ins : noa22_x1
   port map (
      i0  => oa22_x2_669_sig,
      i1  => na2_x1_799_sig,
      i2  => not_aux1655,
      nq  => noa22_x1_751_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_281_ins : a2_x2
   port map (
      i0  => not_aux32,
      i1  => aux1718,
      q   => a2_x2_281_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_127_ins : a3_x2
   port map (
      i0  => not_aux306,
      i1  => not_aux483,
      i2  => not_aux75,
      q   => a3_x2_127_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_117_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_127_sig,
      nq  => no2_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_349_ins : nao22_x1
   port map (
      i0  => no2_x1_117_sig,
      i1  => a2_x2_281_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_349_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_128_ins : a3_x2
   port map (
      i0  => not_aux662,
      i1  => not_aux2,
      i2  => not_aux187,
      q   => a3_x2_128_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_174_ins : o2_x2
   port map (
      i0  => not_aux1720,
      i1  => aux217,
      q   => o2_x2_174_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_672_ins : oa22_x2
   port map (
      i0  => o2_x2_174_sig,
      i1  => a3_x2_128_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_672_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_752_ins : noa22_x1
   port map (
      i0  => oa22_x2_672_sig,
      i1  => nao22_x1_349_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_752_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_175_ins : o2_x2
   port map (
      i0  => not_aux1660,
      i1  => aux1318,
      q   => o2_x2_175_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_673_ins : oa22_x2
   port map (
      i0  => not_aux1222,
      i1  => not_aux1014,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_673_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_753_ins : noa22_x1
   port map (
      i0  => oa22_x2_673_sig,
      i1  => o2_x2_175_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_753_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_180_ins : ao22_x2
   port map (
      i0  => noa22_x1_753_sig,
      i1  => noa22_x1_752_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_180_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_674_ins : oa22_x2
   port map (
      i0  => not_aux323,
      i1  => not_aux225,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_674_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_675_ins : oa22_x2
   port map (
      i0  => not_aux112,
      i1  => not_aux28,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_675_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_754_ins : noa22_x1
   port map (
      i0  => oa22_x2_675_sig,
      i1  => oa22_x2_674_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_754_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_756_ins : noa22_x1
   port map (
      i0  => not_aux537,
      i1  => not_aux481,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_756_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_757_ins : noa22_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => not_aux293,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_757_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_350_ins : nao22_x1
   port map (
      i0  => noa22_x1_757_sig,
      i1  => noa22_x1_756_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_350_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_677_ins : oa22_x2
   port map (
      i0  => not_aux804,
      i1  => not_aux960,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_677_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_678_ins : oa22_x2
   port map (
      i0  => not_aux766,
      i1  => not_aux551,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_678_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_676_ins : oa22_x2
   port map (
      i0  => oa22_x2_678_sig,
      i1  => oa22_x2_677_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_676_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_755_ins : noa22_x1
   port map (
      i0  => oa22_x2_676_sig,
      i1  => nao22_x1_350_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_755_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_181_ins : ao22_x2
   port map (
      i0  => noa22_x1_755_sig,
      i1  => noa22_x1_754_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_181_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_179_ins : ao22_x2
   port map (
      i0  => ao22_x2_181_sig,
      i1  => ao22_x2_180_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_179_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_282_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1525,
      q   => a2_x2_282_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_800_ins : na2_x1
   port map (
      i0  => not_aux1310,
      i1  => not_aux124,
      nq  => na2_x1_800_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_801_ins : na2_x1
   port map (
      i0  => not_aux153,
      i1  => not_aux156,
      nq  => na2_x1_801_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_202_ins : na3_x1
   port map (
      i0  => not_aux89,
      i1  => not_aux999,
      i2  => not_aux598,
      nq  => na3_x1_202_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_679_ins : oa22_x2
   port map (
      i0  => aux1694,
      i1  => not_aux112,
      i2  => na3_x1_202_sig,
      q   => oa22_x2_679_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_190_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_679_sig,
      i1   => na2_x1_801_sig,
      i2   => na2_x1_800_sig,
      nq   => nmx3_x1_190_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_802_ins : na2_x1
   port map (
      i0  => not_aux211,
      i1  => not_aux180,
      nq  => na2_x1_802_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_803_ins : na2_x1
   port map (
      i0  => not_aux98,
      i1  => not_aux1010,
      nq  => na2_x1_803_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_283_ins : a2_x2
   port map (
      i0  => not_aux495,
      i1  => not_aux134,
      q   => a2_x2_283_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_284_ins : a2_x2
   port map (
      i0  => not_aux478,
      i1  => not_aux555,
      q   => a2_x2_284_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_242_ins : nao2o22_x1
   port map (
      i0  => a2_x2_284_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_283_sig,
      nq  => nao2o22_x1_242_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_191_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_242_sig,
      i1   => na2_x1_803_sig,
      i2   => na2_x1_802_sig,
      nq   => nmx3_x1_191_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_241_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_191_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_190_sig,
      nq  => nao2o22_x1_241_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_211_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_241_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a2_x2_282_sig,
      i3  => aux175,
      i4  => aux1656,
      q   => oa2ao222_x2_211_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_210_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_211_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_179_sig,
      i3  => noa22_x1_751_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_210_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_86_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_210_sig,
      i1   => mx3_x2_87_sig,
      i2   => oa2ao222_x2_208_sig,
      q    => mx3_x2_86_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_26_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_86_sig,
      i1   => mx3_x2_85_sig,
      i2   => oa2ao222_x2_203_sig,
      q    => out_data_rom(26),
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_680_ins : oa22_x2
   port map (
      i0  => not_aux612,
      i1  => not_aux72,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_680_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_681_ins : oa22_x2
   port map (
      i0  => not_aux73,
      i1  => not_aux390,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_681_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_758_ins : noa22_x1
   port map (
      i0  => oa22_x2_681_sig,
      i1  => oa22_x2_680_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_758_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_86_ins : o3_x2
   port map (
      i0  => aux187,
      i1  => in_rom_neuron_index(0),
      i2  => aux213,
      q   => o3_x2_86_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_804_ins : na2_x1
   port map (
      i0  => not_aux519,
      i1  => not_aux259,
      nq  => na2_x1_804_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_203_ins : na3_x1
   port map (
      i0  => na2_x1_804_sig,
      i1  => in_rom_neuron_index(1),
      i2  => o3_x2_86_sig,
      nq  => na3_x1_203_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_683_ins : oa22_x2
   port map (
      i0  => not_aux604,
      i1  => not_aux934,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_683_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_684_ins : oa22_x2
   port map (
      i0  => not_aux164,
      i1  => not_aux373,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_684_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_682_ins : oa22_x2
   port map (
      i0  => oa22_x2_684_sig,
      i1  => oa22_x2_683_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_682_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_759_ins : noa22_x1
   port map (
      i0  => oa22_x2_682_sig,
      i1  => na3_x1_203_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_759_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_182_ins : ao22_x2
   port map (
      i0  => noa22_x1_759_sig,
      i1  => noa22_x1_758_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_182_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_685_ins : oa22_x2
   port map (
      i0  => not_aux66,
      i1  => not_aux568,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_685_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_760_ins : noa22_x1
   port map (
      i0  => not_aux1322,
      i1  => oa22_x2_685_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_760_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_762_ins : noa22_x1
   port map (
      i0  => not_aux43,
      i1  => not_aux752,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_762_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_763_ins : noa22_x1
   port map (
      i0  => not_aux96,
      i1  => not_aux165,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_763_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_351_ins : nao22_x1
   port map (
      i0  => noa22_x1_763_sig,
      i1  => noa22_x1_762_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_351_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_687_ins : oa22_x2
   port map (
      i0  => not_aux620,
      i1  => not_aux212,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_687_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_688_ins : oa22_x2
   port map (
      i0  => not_aux155,
      i1  => not_aux451,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_688_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_686_ins : oa22_x2
   port map (
      i0  => oa22_x2_688_sig,
      i1  => oa22_x2_687_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_686_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_761_ins : noa22_x1
   port map (
      i0  => oa22_x2_686_sig,
      i1  => nao22_x1_351_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_761_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_183_ins : ao22_x2
   port map (
      i0  => noa22_x1_761_sig,
      i1  => noa22_x1_760_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_183_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_764_ins : noa22_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux122,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_764_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_805_ins : na2_x1
   port map (
      i0  => not_aux1012,
      i1  => not_aux1423,
      nq  => na2_x1_805_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_244_ins : nao2o22_x1
   port map (
      i0  => not_aux279,
      i1  => not_aux1689,
      i2  => in_rom_neuron_index(0),
      i3  => not_aux477,
      nq  => nao2o22_x1_244_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_43_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => nao2o22_x1_244_sig,
      i2  => na2_x1_805_sig,
      i3  => noa22_x1_764_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_129_ins : a3_x2
   port map (
      i0  => not_aux95,
      i1  => in_rom_neuron_index(0),
      i2  => aux321,
      q   => a3_x2_129_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_765_ins : noa22_x1
   port map (
      i0  => not_aux528,
      i1  => not_aux387,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_765_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_689_ins : oa22_x2
   port map (
      i0  => not_aux32,
      i1  => not_aux1081,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_689_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_176_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux24,
      q   => o2_x2_176_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_204_ins : na3_x1
   port map (
      i0  => not_aux281,
      i1  => o2_x2_176_sig,
      i2  => oa22_x2_689_sig,
      nq  => na3_x1_204_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_44_ins : noa2ao222_x1
   port map (
      i0  => na3_x1_204_sig,
      i1  => in_rom_neuron_index(1),
      i2  => noa22_x1_765_sig,
      i3  => a3_x2_129_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_243_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_44_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => noa2ao222_x1_43_sig,
      nq  => nao2o22_x1_243_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_212_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_243_sig,
      i1  => aux1650,
      i2  => ao22_x2_183_sig,
      i3  => ao22_x2_182_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_212_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_806_ins : na2_x1
   port map (
      i0  => not_aux411,
      i1  => not_aux169,
      nq  => na2_x1_806_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_807_ins : na2_x1
   port map (
      i0  => not_aux199,
      i1  => not_aux672,
      nq  => na2_x1_807_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_177_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux272,
      q   => o2_x2_177_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_205_ins : na3_x1
   port map (
      i0  => not_aux74,
      i1  => not_aux913,
      i2  => o2_x2_177_sig,
      nq  => na3_x1_205_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_192_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_205_sig,
      i1   => na2_x1_807_sig,
      i2   => na2_x1_806_sig,
      nq   => nmx3_x1_192_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_808_ins : na2_x1
   port map (
      i0  => not_aux550,
      i1  => not_aux622,
      nq  => na2_x1_808_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_45_ins : an12_x1
   port map (
      i0  => aux1514,
      i1  => not_aux1329,
      q   => an12_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_160_ins : inv_x2
   port map (
      i   => aux1722,
      nq  => inv_x2_160_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_352_ins : nao22_x1
   port map (
      i0  => not_aux536,
      i1  => inv_x2_160_sig,
      i2  => an12_x1_45_sig,
      nq  => nao22_x1_352_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_193_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_352_sig,
      i1   => not_aux946,
      i2   => na2_x1_808_sig,
      nq   => nmx3_x1_193_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_245_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => nmx3_x1_193_sig,
      i2  => nmx3_x1_192_sig,
      i3  => mbk_buf_not_aux1649,
      nq  => nao2o22_x1_245_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_809_ins : na2_x1
   port map (
      i0  => not_aux269,
      i1  => not_aux14,
      nq  => na2_x1_809_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_810_ins : na2_x1
   port map (
      i0  => not_aux102,
      i1  => not_aux78,
      nq  => na2_x1_810_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_811_ins : na2_x1
   port map (
      i0  => not_aux169,
      i1  => not_aux36,
      nq  => na2_x1_811_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_812_ins : na2_x1
   port map (
      i0  => not_aux146,
      i1  => not_aux45,
      nq  => na2_x1_812_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_75_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_812_sig,
      i1  => na2_x1_811_sig,
      q   => mx2_x2_75_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_194_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_75_sig,
      i1   => na2_x1_810_sig,
      i2   => na2_x1_809_sig,
      nq   => nmx3_x1_194_sig,
      vdd  => vdd,
      vss  => vss
   );

a2_x2_286_ins : a2_x2
   port map (
      i0  => not_aux333,
      i1  => not_aux222,
      q   => a2_x2_286_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_87_ins : o3_x2
   port map (
      i0  => a2_x2_286_sig,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => o3_x2_87_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_813_ins : na2_x1
   port map (
      i0  => not_aux1012,
      i1  => not_aux240,
      nq  => na2_x1_813_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_690_ins : oa22_x2
   port map (
      i0  => aux673,
      i1  => in_rom_neuron_index(0),
      i2  => aux655,
      q   => oa22_x2_690_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_10_ins : noa2a2a23_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1324,
      i2  => oa22_x2_690_sig,
      i3  => mbk_buf_not_in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_813_sig,
      nq  => noa2a2a23_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_285_ins : a2_x2
   port map (
      i0  => noa2a2a23_x1_10_sig,
      i1  => o3_x2_87_sig,
      q   => a2_x2_285_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_246_ins : nao2o22_x1
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => a2_x2_285_sig,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_194_sig,
      nq  => nao2o22_x1_246_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_814_ins : na2_x1
   port map (
      i0  => not_aux996,
      i1  => not_aux74,
      nq  => na2_x1_814_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_815_ins : na2_x1
   port map (
      i0  => not_aux87,
      i1  => not_aux1016,
      nq  => na2_x1_815_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_62_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_815_sig,
      i1  => na2_x1_814_sig,
      nq  => nmx2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_816_ins : na2_x1
   port map (
      i0  => not_aux416,
      i1  => not_aux65,
      nq  => na2_x1_816_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_817_ins : na2_x1
   port map (
      i0  => not_aux658,
      i1  => not_aux375,
      nq  => na2_x1_817_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_108_ins : no3_x1
   port map (
      i0  => aux762,
      i1  => in_rom_neuron_index(0),
      i2  => in_rom_input_index(0),
      nq  => no3_x1_108_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_818_ins : na2_x1
   port map (
      i0  => not_aux624,
      i1  => not_aux54,
      nq  => na2_x1_818_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_691_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_818_sig,
      i2  => no3_x1_108_sig,
      q   => oa22_x2_691_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_195_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_691_sig,
      i1   => na2_x1_817_sig,
      i2   => na2_x1_816_sig,
      nq   => nmx3_x1_195_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_247_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_195_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_62_sig,
      nq  => nao2o22_x1_247_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_819_ins : na2_x1
   port map (
      i0  => not_aux428,
      i1  => not_aux80,
      nq  => na2_x1_819_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_820_ins : na2_x1
   port map (
      i0  => not_aux59,
      i1  => not_aux1025,
      nq  => na2_x1_820_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_63_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_820_sig,
      i1  => na2_x1_819_sig,
      nq  => nmx2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_821_ins : na2_x1
   port map (
      i0  => not_aux563,
      i1  => not_aux379,
      nq  => na2_x1_821_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_178_ins : o2_x2
   port map (
      i0  => not_aux1670,
      i1  => aux217,
      q   => o2_x2_178_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_822_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux652,
      nq  => na2_x1_822_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_287_ins : a2_x2
   port map (
      i0  => not_aux452,
      i1  => not_aux438,
      q   => a2_x2_287_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_206_ins : na3_x1
   port map (
      i0  => a2_x2_287_sig,
      i1  => na2_x1_822_sig,
      i2  => o2_x2_178_sig,
      nq  => na3_x1_206_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_196_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_206_sig,
      i1   => na2_x1_821_sig,
      i2   => aux1509,
      nq   => nmx3_x1_196_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_248_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_196_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_63_sig,
      nq  => nao2o22_x1_248_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_692_ins : oa22_x2
   port map (
      i0  => not_aux230,
      i1  => not_aux577,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_692_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_693_ins : oa22_x2
   port map (
      i0  => not_aux190,
      i1  => not_aux564,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_693_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_766_ins : noa22_x1
   port map (
      i0  => oa22_x2_693_sig,
      i1  => oa22_x2_692_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_766_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_768_ins : noa22_x1
   port map (
      i0  => not_aux288,
      i1  => not_aux754,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_768_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_769_ins : noa22_x1
   port map (
      i0  => not_aux470,
      i1  => not_aux307,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_769_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_353_ins : nao22_x1
   port map (
      i0  => noa22_x1_769_sig,
      i1  => noa22_x1_768_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_353_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_695_ins : oa22_x2
   port map (
      i0  => not_aux155,
      i1  => not_aux2,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_695_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_696_ins : oa22_x2
   port map (
      i0  => not_aux443,
      i1  => not_aux49,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_696_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_694_ins : oa22_x2
   port map (
      i0  => oa22_x2_696_sig,
      i1  => oa22_x2_695_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_694_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_767_ins : noa22_x1
   port map (
      i0  => oa22_x2_694_sig,
      i1  => nao22_x1_353_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_767_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_823_ins : na2_x1
   port map (
      i0  => not_aux616,
      i1  => not_aux146,
      nq  => na2_x1_823_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_64_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => aux961,
      i1  => na2_x1_823_sig,
      nq  => nmx2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_824_ins : na2_x1
   port map (
      i0  => not_aux594,
      i1  => not_aux361,
      nq  => na2_x1_824_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_825_ins : na2_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux5,
      nq  => na2_x1_825_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_826_ins : na2_x1
   port map (
      i0  => not_aux1081,
      i1  => not_aux1078,
      nq  => na2_x1_826_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_13_ins : oa2a22_x2
   port map (
      i0  => na2_x1_826_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux617,
      i3  => aux1722,
      q   => oa2a22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_197_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_13_sig,
      i1   => na2_x1_825_sig,
      i2   => na2_x1_824_sig,
      nq   => nmx3_x1_197_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_249_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_197_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_64_sig,
      nq  => nao2o22_x1_249_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_213_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_249_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_767_sig,
      i3  => noa22_x1_766_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_213_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_89_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_213_sig,
      i1   => nao2o22_x1_248_sig,
      i2   => nao2o22_x1_247_sig,
      q    => mx3_x2_89_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_88_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => mx3_x2_89_sig,
      i1   => nao2o22_x1_246_sig,
      i2   => nao2o22_x1_245_sig,
      q    => mx3_x2_88_sig,
      vdd  => vdd,
      vss  => vss
   );

a4_x2_27_ins : a4_x2
   port map (
      i0  => aux1656,
      i1  => aux1331,
      i2  => not_aux1531,
      i3  => aux308,
      q   => a4_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_827_ins : na2_x1
   port map (
      i0  => not_aux526,
      i1  => not_aux480,
      nq  => na2_x1_827_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_828_ins : na2_x1
   port map (
      i0  => not_aux432,
      i1  => not_aux424,
      nq  => na2_x1_828_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_161_ins : inv_x2
   port map (
      i   => aux1352,
      nq  => inv_x2_161_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_288_ins : a2_x2
   port map (
      i0  => not_aux656,
      i1  => not_aux644,
      q   => a2_x2_288_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_354_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_288_sig,
      i2  => inv_x2_161_sig,
      nq  => nao22_x1_354_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_198_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_354_sig,
      i1   => na2_x1_828_sig,
      i2   => na2_x1_827_sig,
      nq   => nmx3_x1_198_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_829_ins : na2_x1
   port map (
      i0  => not_aux38,
      i1  => aux964,
      nq  => na2_x1_829_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_207_ins : na3_x1
   port map (
      i0  => not_aux356,
      i1  => not_aux98,
      i2  => not_aux166,
      nq  => na3_x1_207_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_118_ins : no2_x1
   port map (
      i0  => not_aux44,
      i1  => aux103,
      nq  => no2_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_355_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => no2_x1_118_sig,
      i2  => not_aux1530,
      nq  => nao22_x1_355_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_199_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_355_sig,
      i1   => na3_x1_207_sig,
      i2   => na2_x1_829_sig,
      nq   => nmx3_x1_199_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_250_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_199_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_198_sig,
      nq  => nao2o22_x1_250_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_697_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_250_sig,
      i1  => not_in_rom_input_index(6),
      i2  => a4_x2_27_sig,
      q   => oa22_x2_697_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_289_ins : a2_x2
   port map (
      i0  => not_aux200,
      i1  => not_aux1309,
      q   => a2_x2_289_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_290_ins : a2_x2
   port map (
      i0  => not_aux991,
      i1  => not_aux286,
      q   => a2_x2_290_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_162_ins : inv_x2
   port map (
      i   => aux1525,
      nq  => inv_x2_162_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_38_ins : ao2o22_x2
   port map (
      i0  => inv_x2_162_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => a2_x2_290_sig,
      i3  => not_aux1684,
      q   => ao2o22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_251_ins : nao2o22_x1
   port map (
      i0  => not_aux1655,
      i1  => ao2o22_x2_38_sig,
      i2  => not_aux1690,
      i3  => a2_x2_289_sig,
      nq  => nao2o22_x1_251_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_699_ins : oa22_x2
   port map (
      i0  => not_aux88,
      i1  => not_aux331,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_699_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_179_ins : o2_x2
   port map (
      i0  => not_aux1682,
      i1  => aux115,
      q   => o2_x2_179_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_770_ins : noa22_x1
   port map (
      i0  => o2_x2_179_sig,
      i1  => oa22_x2_699_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_770_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_291_ins : a2_x2
   port map (
      i0  => not_aux499,
      i1  => aux1697,
      q   => a2_x2_291_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_292_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1267,
      q   => a2_x2_292_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_66_ins : on12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1483,
      q   => on12_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_130_ins : a3_x2
   port map (
      i0  => in_rom_input_index(1),
      i1  => in_rom_neuron_index(1),
      i2  => on12_x1_66_sig,
      q   => a3_x2_130_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_109_ins : no3_x1
   port map (
      i0  => a3_x2_130_sig,
      i1  => a2_x2_292_sig,
      i2  => a2_x2_291_sig,
      nq  => no3_x1_109_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_67_ins : on12_x1
   port map (
      i0  => aux1002,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_208_ins : na3_x1
   port map (
      i0  => not_aux520,
      i1  => in_rom_neuron_index(0),
      i2  => aux370,
      nq  => na3_x1_208_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_700_ins : oa22_x2
   port map (
      i0  => na3_x1_208_sig,
      i1  => on12_x1_67_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_700_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_771_ins : noa22_x1
   port map (
      i0  => oa22_x2_700_sig,
      i1  => no3_x1_109_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_771_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_830_ins : na2_x1
   port map (
      i0  => not_aux150,
      i1  => not_aux156,
      nq  => na2_x1_830_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_831_ins : na2_x1
   port map (
      i0  => not_aux475,
      i1  => not_aux461,
      nq  => na2_x1_831_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_65_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_831_sig,
      i1  => na2_x1_830_sig,
      nq  => nmx2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_832_ins : na2_x1
   port map (
      i0  => not_aux942,
      i1  => not_aux65,
      nq  => na2_x1_832_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_28_ins : na4_x1
   port map (
      i0  => not_aux289,
      i1  => not_aux356,
      i2  => not_aux190,
      i3  => not_aux549,
      nq  => na4_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_701_ins : oa22_x2
   port map (
      i0  => aux1668,
      i1  => not_aux117,
      i2  => na4_x1_28_sig,
      q   => oa22_x2_701_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_200_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa22_x2_701_sig,
      i1   => not_aux97,
      i2   => na2_x1_832_sig,
      nq   => nmx3_x1_200_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_252_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_200_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_65_sig,
      nq  => nao2o22_x1_252_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_214_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_252_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_771_sig,
      i3  => noa22_x1_770_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_214_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_698_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_214_sig,
      i1  => not_in_rom_input_index(6),
      i2  => nao2o22_x1_251_sig,
      q   => oa22_x2_698_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_131_ins : a3_x2
   port map (
      i0  => not_aux759,
      i1  => not_aux510,
      i2  => not_aux617,
      q   => a3_x2_131_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_833_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1526,
      nq  => na2_x1_833_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_772_ins : noa22_x1
   port map (
      i0  => na2_x1_833_sig,
      i1  => a3_x2_131_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_772_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_119_ins : no2_x1
   port map (
      i0  => not_aux1698,
      i1  => aux156,
      nq  => no2_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_132_ins : a3_x2
   port map (
      i0  => not_aux15,
      i1  => in_rom_neuron_index(0),
      i2  => aux352,
      q   => a3_x2_132_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_356_ins : nao22_x1
   port map (
      i0  => a3_x2_132_sig,
      i1  => no2_x1_119_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_356_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_834_ins : na2_x1
   port map (
      i0  => not_aux483,
      i1  => not_aux47,
      nq  => na2_x1_834_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_357_ins : nao22_x1
   port map (
      i0  => not_aux53,
      i1  => na2_x1_834_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => nao22_x1_357_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_703_ins : oa22_x2
   port map (
      i0  => not_aux425,
      i1  => not_aux124,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_703_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_702_ins : oa22_x2
   port map (
      i0  => oa22_x2_703_sig,
      i1  => nao22_x1_357_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_702_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_773_ins : noa22_x1
   port map (
      i0  => oa22_x2_702_sig,
      i1  => nao22_x1_356_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_773_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_835_ins : na2_x1
   port map (
      i0  => not_aux162,
      i1  => not_aux183,
      nq  => na2_x1_835_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_45_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_835_sig,
      i2  => not_aux16,
      i3  => aux686,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_774_ins : noa22_x1
   port map (
      i0  => not_aux94,
      i1  => not_aux540,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_774_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_836_ins : na2_x1
   port map (
      i0  => not_aux324,
      i1  => aux1725,
      nq  => na2_x1_836_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_704_ins : oa22_x2
   port map (
      i0  => not_aux199,
      i1  => not_aux497,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_704_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_209_ins : na3_x1
   port map (
      i0  => not_aux380,
      i1  => oa22_x2_704_sig,
      i2  => na2_x1_836_sig,
      nq  => na3_x1_209_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_46_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_209_sig,
      i2  => noa22_x1_774_sig,
      i3  => aux1680,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_253_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_46_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2ao222_x1_45_sig,
      nq  => nao2o22_x1_253_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_215_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_253_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_773_sig,
      i3  => noa22_x1_772_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_215_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_837_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1356,
      nq  => na2_x1_837_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_68_ins : on12_x1
   port map (
      i0  => aux1370,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_775_ins : noa22_x1
   port map (
      i0  => on12_x1_68_sig,
      i1  => na2_x1_837_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_775_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_110_ins : no3_x1
   port map (
      i0  => aux54,
      i1  => not_aux213,
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_110_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_210_ins : na3_x1
   port map (
      i0  => not_aux1327,
      i1  => not_aux816,
      i2  => not_aux294,
      nq  => na3_x1_210_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_358_ins : nao22_x1
   port map (
      i0  => na3_x1_210_sig,
      i1  => no3_x1_110_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_358_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_706_ins : oa22_x2
   port map (
      i0  => not_aux380,
      i1  => not_aux284,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_706_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_707_ins : oa22_x2
   port map (
      i0  => not_aux210,
      i1  => not_aux45,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_707_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_705_ins : oa22_x2
   port map (
      i0  => oa22_x2_707_sig,
      i1  => oa22_x2_706_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_705_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_776_ins : noa22_x1
   port map (
      i0  => oa22_x2_705_sig,
      i1  => nao22_x1_358_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_776_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_293_ins : a2_x2
   port map (
      i0  => not_aux1524,
      i1  => not_aux1038,
      q   => a2_x2_293_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_838_ins : na2_x1
   port map (
      i0  => not_aux319,
      i1  => not_aux771,
      nq  => na2_x1_838_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_88_ins : o3_x2
   port map (
      i0  => not_aux184,
      i1  => in_rom_neuron_index(0),
      i2  => aux329,
      q   => o3_x2_88_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_294_ins : a2_x2
   port map (
      i0  => not_aux97,
      i1  => not_aux1527,
      q   => a2_x2_294_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_839_ins : na2_x1
   port map (
      i0  => a2_x2_294_sig,
      i1  => o3_x2_88_sig,
      nq  => na2_x1_839_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_201_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_839_sig,
      i1   => aux295,
      i2   => na2_x1_838_sig,
      nq   => nmx3_x1_201_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_254_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_201_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => a2_x2_293_sig,
      nq  => nao2o22_x1_254_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_216_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_254_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_776_sig,
      i3  => noa22_x1_775_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_216_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_709_ins : oa22_x2
   port map (
      i0  => not_aux537,
      i1  => not_aux476,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_709_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_180_ins : o2_x2
   port map (
      i0  => not_aux1665,
      i1  => aux330,
      q   => o2_x2_180_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_708_ins : oa22_x2
   port map (
      i0  => o2_x2_180_sig,
      i1  => oa22_x2_709_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_708_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_778_ins : noa22_x1
   port map (
      i0  => not_aux103,
      i1  => not_aux916,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_778_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_779_ins : noa22_x1
   port map (
      i0  => not_aux486,
      i1  => not_aux943,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_779_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_359_ins : nao22_x1
   port map (
      i0  => noa22_x1_779_sig,
      i1  => noa22_x1_778_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_359_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_777_ins : noa22_x1
   port map (
      i0  => nao22_x1_359_sig,
      i1  => oa22_x2_708_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_777_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_295_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1062,
      q   => a2_x2_295_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_120_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux302,
      nq  => no2_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_360_ins : nao22_x1
   port map (
      i0  => no2_x1_120_sig,
      i1  => a2_x2_295_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_360_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_711_ins : oa22_x2
   port map (
      i0  => not_aux526,
      i1  => not_aux573,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_711_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_840_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1528,
      nq  => na2_x1_840_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_710_ins : oa22_x2
   port map (
      i0  => na2_x1_840_sig,
      i1  => oa22_x2_711_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_710_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_780_ins : noa22_x1
   port map (
      i0  => oa22_x2_710_sig,
      i1  => nao22_x1_360_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_780_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_841_ins : na2_x1
   port map (
      i0  => not_aux978,
      i1  => not_aux226,
      nq  => na2_x1_841_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_842_ins : na2_x1
   port map (
      i0  => not_aux332,
      i1  => not_aux121,
      nq  => na2_x1_842_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_361_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1361,
      i2  => not_aux1527,
      nq  => nao22_x1_361_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_202_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_361_sig,
      i1   => na2_x1_842_sig,
      i2   => na2_x1_841_sig,
      nq   => nmx3_x1_202_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_843_ins : na2_x1
   port map (
      i0  => not_aux1520,
      i1  => not_aux804,
      nq  => na2_x1_843_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_296_ins : a2_x2
   port map (
      i0  => not_aux74,
      i1  => not_aux410,
      q   => a2_x2_296_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_256_ins : nao2o22_x1
   port map (
      i0  => a2_x2_296_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => not_aux1179,
      nq  => nao2o22_x1_256_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_203_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao2o22_x1_256_sig,
      i1   => not_aux801,
      i2   => na2_x1_843_sig,
      nq   => nmx3_x1_203_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_255_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_203_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_202_sig,
      nq  => nao2o22_x1_255_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_217_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_255_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_780_sig,
      i3  => noa22_x1_777_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_217_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_91_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => oa2ao222_x2_217_sig,
      i1   => oa2ao222_x2_216_sig,
      i2   => oa2ao222_x2_215_sig,
      q    => mx3_x2_91_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_90_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => mx3_x2_91_sig,
      i1   => oa22_x2_698_sig,
      i2   => oa22_x2_697_sig,
      q    => mx3_x2_90_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_27_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_90_sig,
      i1   => mx3_x2_88_sig,
      i2   => oa2ao222_x2_212_sig,
      q    => out_data_rom(27),
      vdd  => vdd,
      vss  => vss
   );

no3_x1_111_ins : no3_x1
   port map (
      i0  => aux1516,
      i1  => not_aux214,
      i2  => aux988,
      nq  => no3_x1_111_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_121_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => no3_x1_111_sig,
      nq  => no2_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_844_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux240,
      nq  => na2_x1_844_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_713_ins : oa22_x2
   port map (
      i0  => not_aux60,
      i1  => not_aux688,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_713_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_712_ins : oa22_x2
   port map (
      i0  => oa22_x2_713_sig,
      i1  => na2_x1_844_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_712_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_782_ins : noa22_x1
   port map (
      i0  => not_aux266,
      i1  => not_aux60,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_782_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_783_ins : noa22_x1
   port map (
      i0  => not_aux693,
      i1  => not_aux257,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_783_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_362_ins : nao22_x1
   port map (
      i0  => noa22_x1_783_sig,
      i1  => noa22_x1_782_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_362_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_781_ins : noa22_x1
   port map (
      i0  => nao22_x1_362_sig,
      i1  => oa22_x2_712_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_781_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_784_ins : noa22_x1
   port map (
      i0  => aux1309,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_784_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_363_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux410,
      i2  => in_rom_neuron_index(3),
      nq  => nao22_x1_363_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_218_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_363_sig,
      i1  => noa22_x1_784_sig,
      i2  => noa22_x1_781_sig,
      i3  => no2_x1_121_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_218_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_7_ins : o4_x2
   port map (
      i0  => aux187,
      i1  => aux253,
      i2  => in_rom_neuron_index(0),
      i3  => aux120,
      q   => o4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_845_ins : na2_x1
   port map (
      i0  => not_aux767,
      i1  => not_aux419,
      nq  => na2_x1_845_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_211_ins : na3_x1
   port map (
      i0  => na2_x1_845_sig,
      i1  => in_rom_neuron_index(1),
      i2  => o4_x2_7_sig,
      nq  => na3_x1_211_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_714_ins : oa22_x2
   port map (
      i0  => not_aux111,
      i1  => not_aux223,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_714_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_28_ins : a4_x2
   port map (
      i0  => aux11,
      i1  => not_aux630,
      i2  => oa22_x2_714_sig,
      i3  => not_aux974,
      q   => a4_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_181_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a4_x2_28_sig,
      q   => o2_x2_181_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_785_ins : noa22_x1
   port map (
      i0  => o2_x2_181_sig,
      i1  => na3_x1_211_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_785_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_182_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1123,
      q   => o2_x2_182_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_715_ins : oa22_x2
   port map (
      i0  => aux213,
      i1  => not_aux255,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_715_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_786_ins : noa22_x1
   port map (
      i0  => oa22_x2_715_sig,
      i1  => o2_x2_182_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_786_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_297_ins : a2_x2
   port map (
      i0  => not_aux688,
      i1  => not_aux383,
      q   => a2_x2_297_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_184_ins : ao22_x2
   port map (
      i0  => a2_x2_297_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1522,
      q   => ao22_x2_184_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_212_ins : na3_x1
   port map (
      i0  => not_aux147,
      i1  => in_rom_neuron_index(0),
      i2  => not_in_rom_input_index(2),
      nq  => na3_x1_212_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_364_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux255,
      i2  => na3_x1_212_sig,
      nq  => nao22_x1_364_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_365_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux105,
      i2  => not_aux1048,
      nq  => nao22_x1_365_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_163_ins : inv_x2
   port map (
      i   => not_aux1420,
      nq  => inv_x2_163_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_213_ins : na3_x1
   port map (
      i0  => not_aux137,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux243,
      nq  => na3_x1_213_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_11_ins : noa2a2a23_x1
   port map (
      i0  => na3_x1_213_sig,
      i1  => inv_x2_163_sig,
      i2  => nao22_x1_365_sig,
      i3  => in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      i5  => nao22_x1_364_sig,
      nq  => noa2a2a23_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_257_ins : nao2o22_x1
   port map (
      i0  => noa2a2a23_x1_11_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_184_sig,
      nq  => nao2o22_x1_257_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_219_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_257_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_786_sig,
      i3  => noa22_x1_785_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_219_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_113_ins : no3_x1
   port map (
      i0  => not_aux249,
      i1  => in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(0),
      nq  => no3_x1_113_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_112_ins : no3_x1
   port map (
      i0  => aux1309,
      i1  => no3_x1_113_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => no3_x1_112_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_846_ins : na2_x1
   port map (
      i0  => not_aux224,
      i1  => not_aux73,
      nq  => na2_x1_846_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_164_ins : inv_x2
   port map (
      i   => not_aux1095,
      nq  => inv_x2_164_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_716_ins : oa22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux372,
      i2  => inv_x2_164_sig,
      q   => oa22_x2_716_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_12_ins : noa2a2a23_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => aux653,
      i2  => oa22_x2_716_sig,
      i3  => in_rom_neuron_index(1),
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      i5  => na2_x1_846_sig,
      nq  => noa2a2a23_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_717_ins : oa22_x2
   port map (
      i0  => not_aux52,
      i1  => aux536,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_717_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_787_ins : noa22_x1
   port map (
      i0  => oa22_x2_717_sig,
      i1  => noa2a2a23_x1_12_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_787_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_847_ins : na2_x1
   port map (
      i0  => not_aux431,
      i1  => not_aux663,
      nq  => na2_x1_847_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_848_ins : na2_x1
   port map (
      i0  => not_aux186,
      i1  => not_aux997,
      nq  => na2_x1_848_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_849_ins : na2_x1
   port map (
      i0  => not_aux150,
      i1  => not_aux45,
      nq  => na2_x1_849_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_850_ins : na2_x1
   port map (
      i0  => not_aux928,
      i1  => not_aux326,
      nq  => na2_x1_850_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_76_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_850_sig,
      i1  => na2_x1_849_sig,
      q   => mx2_x2_76_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_204_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_76_sig,
      i1   => na2_x1_848_sig,
      i2   => na2_x1_847_sig,
      nq   => nmx3_x1_204_sig,
      vdd  => vdd,
      vss  => vss
   );

na2_x1_851_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1012,
      nq  => na2_x1_851_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_718_ins : oa22_x2
   port map (
      i0  => not_aux142,
      i1  => not_aux651,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_718_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_214_ins : na3_x1
   port map (
      i0  => not_aux111,
      i1  => oa22_x2_718_sig,
      i2  => na2_x1_851_sig,
      nq  => na3_x1_214_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_298_ins : a2_x2
   port map (
      i0  => not_aux117,
      i1  => aux1717,
      q   => a2_x2_298_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_122_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux240,
      nq  => no2_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_8_ins : o4_x2
   port map (
      i0  => no2_x1_122_sig,
      i1  => aux475,
      i2  => aux356,
      i3  => a2_x2_298_sig,
      q   => o4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_66_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(1),
      i0  => o4_x2_8_sig,
      i1  => na3_x1_214_sig,
      nq  => nmx2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_258_ins : nao2o22_x1
   port map (
      i0  => nmx2_x1_66_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_204_sig,
      nq  => nao2o22_x1_258_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_220_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_258_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_787_sig,
      i3  => no3_x1_112_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_220_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_92_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_220_sig,
      i1   => oa2ao222_x2_219_sig,
      i2   => oa2ao222_x2_218_sig,
      q    => mx3_x2_92_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_165_ins : inv_x2
   port map (
      i   => aux1534,
      nq  => inv_x2_165_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_133_ins : a3_x2
   port map (
      i0  => aux663,
      i1  => in_rom_neuron_index(1),
      i2  => inv_x2_165_sig,
      q   => a3_x2_133_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_299_ins : a2_x2
   port map (
      i0  => aux1693,
      i1  => aux507,
      q   => a2_x2_299_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_185_ins : ao22_x2
   port map (
      i0  => a2_x2_299_sig,
      i1  => a3_x2_133_sig,
      i2  => aux1656,
      q   => ao22_x2_185_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_300_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1077,
      q   => a2_x2_300_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_789_ins : noa22_x1
   port map (
      i0  => not_aux111,
      i1  => not_aux1194,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_789_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_366_ins : nao22_x1
   port map (
      i0  => noa22_x1_789_sig,
      i1  => a2_x2_300_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_366_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_790_ins : noa22_x1
   port map (
      i0  => not_aux757,
      i1  => not_aux1013,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_790_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_367_ins : nao22_x1
   port map (
      i0  => aux1028,
      i1  => noa22_x1_790_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_367_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_788_ins : noa22_x1
   port map (
      i0  => nao22_x1_367_sig,
      i1  => nao22_x1_366_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_788_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_792_ins : noa22_x1
   port map (
      i0  => not_aux607,
      i1  => not_aux407,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_792_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_368_ins : nao22_x1
   port map (
      i0  => aux1533,
      i1  => noa22_x1_792_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_368_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_793_ins : noa22_x1
   port map (
      i0  => not_aux521,
      i1  => not_aux70,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_793_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_794_ins : noa22_x1
   port map (
      i0  => not_aux919,
      i1  => not_aux102,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_794_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_369_ins : nao22_x1
   port map (
      i0  => noa22_x1_794_sig,
      i1  => noa22_x1_793_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_369_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_791_ins : noa22_x1
   port map (
      i0  => nao22_x1_369_sig,
      i1  => nao22_x1_368_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_791_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_186_ins : ao22_x2
   port map (
      i0  => noa22_x1_791_sig,
      i1  => noa22_x1_788_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_186_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_853_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux254,
      nq  => na2_x1_853_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_183_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux567,
      q   => o2_x2_183_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_29_ins : na4_x1
   port map (
      i0  => not_aux498,
      i1  => o2_x2_183_sig,
      i2  => not_aux676,
      i3  => na2_x1_853_sig,
      nq  => na4_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_852_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_29_sig,
      nq  => na2_x1_852_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_134_ins : a3_x2
   port map (
      i0  => not_aux136,
      i1  => not_aux38,
      i2  => aux11,
      q   => a3_x2_134_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_184_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_134_sig,
      q   => o2_x2_184_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_720_ins : oa22_x2
   port map (
      i0  => not_aux253,
      i1  => not_aux1330,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_720_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_719_ins : oa22_x2
   port map (
      i0  => oa22_x2_720_sig,
      i1  => o2_x2_184_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_719_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_795_ins : noa22_x1
   port map (
      i0  => oa22_x2_719_sig,
      i1  => na2_x1_852_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_795_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_721_ins : oa22_x2
   port map (
      i0  => not_aux429,
      i1  => not_aux98,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_721_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_722_ins : oa22_x2
   port map (
      i0  => not_aux128,
      i1  => not_aux396,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_722_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_796_ins : noa22_x1
   port map (
      i0  => oa22_x2_722_sig,
      i1  => oa22_x2_721_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_796_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_135_ins : a3_x2
   port map (
      i0  => not_aux962,
      i1  => not_aux763,
      i2  => not_aux941,
      q   => a3_x2_135_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_89_ins : o3_x2
   port map (
      i0  => aux78,
      i1  => in_rom_neuron_index(0),
      i2  => aux223,
      q   => o3_x2_89_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_185_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => aux324,
      q   => o2_x2_185_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_215_ins : na3_x1
   port map (
      i0  => o2_x2_185_sig,
      i1  => in_rom_neuron_index(1),
      i2  => o3_x2_89_sig,
      nq  => na3_x1_215_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_301_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux297,
      q   => a2_x2_301_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_166_ins : inv_x2
   port map (
      i   => not_aux545,
      nq  => inv_x2_166_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_854_ins : na2_x1
   port map (
      i0  => not_aux412,
      i1  => not_aux753,
      nq  => na2_x1_854_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_48_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_854_sig,
      i2  => inv_x2_166_sig,
      i3  => a2_x2_301_sig,
      i4  => in_rom_neuron_index(0),
      nq  => noa2ao222_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_187_ins : ao22_x2
   port map (
      i0  => noa2ao222_x1_48_sig,
      i1  => in_rom_neuron_index(1),
      i2  => na3_x1_215_sig,
      q   => ao22_x2_187_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_259_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => ao22_x2_187_sig,
      i2  => mbk_buf_not_aux1651,
      i3  => a3_x2_135_sig,
      nq  => nao2o22_x1_259_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_47_ins : noa2ao222_x1
   port map (
      i0  => nao2o22_x1_259_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_796_sig,
      i3  => noa22_x1_795_sig,
      i4  => in_rom_input_index(4),
      nq  => noa2ao222_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_370_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_47_sig,
      i2  => not_aux669,
      nq  => nao22_x1_370_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_221_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_370_sig,
      i1  => not_in_rom_neuron_index(2),
      i2  => ao22_x2_186_sig,
      i3  => ao22_x2_185_sig,
      i4  => in_rom_neuron_index(2),
      q   => oa2ao222_x2_221_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_302_ins : a2_x2
   port map (
      i0  => in_rom_input_index(3),
      i1  => not_aux39,
      q   => a2_x2_302_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_216_ins : na3_x1
   port map (
      i0  => not_aux590,
      i1  => not_aux455,
      i2  => not_aux3,
      nq  => na3_x1_216_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_49_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na3_x1_216_sig,
      i2  => a2_x2_302_sig,
      i3  => aux967,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_186_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => aux1030,
      q   => o2_x2_186_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_217_ins : na3_x1
   port map (
      i0  => not_aux135,
      i1  => not_aux94,
      i2  => not_aux380,
      nq  => na3_x1_217_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_855_ins : na2_x1
   port map (
      i0  => not_aux554,
      i1  => not_aux563,
      nq  => na2_x1_855_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_14_ins : oa2a22_x2
   port map (
      i0  => na2_x1_855_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux160,
      i3  => aux1727,
      q   => oa2a22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_205_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2a22_x2_14_sig,
      i1   => na3_x1_217_sig,
      i2   => o2_x2_186_sig,
      nq   => nmx3_x1_205_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_260_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_205_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa2ao222_x1_49_sig,
      nq  => nao2o22_x1_260_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_167_ins : inv_x2
   port map (
      i   => not_aux1364,
      nq  => inv_x2_167_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_856_ins : na2_x1
   port map (
      i0  => not_aux980,
      i1  => not_aux14,
      nq  => na2_x1_856_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_797_ins : noa22_x1
   port map (
      i0  => na2_x1_856_sig,
      i1  => in_rom_neuron_index(0),
      i2  => inv_x2_167_sig,
      nq  => noa22_x1_797_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_857_ins : na2_x1
   port map (
      i0  => not_aux430,
      i1  => not_aux465,
      nq  => na2_x1_857_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_858_ins : na2_x1
   port map (
      i0  => not_aux960,
      i1  => not_aux885,
      nq  => na2_x1_858_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_859_ins : na2_x1
   port map (
      i0  => not_aux504,
      i1  => not_aux766,
      nq  => na2_x1_859_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_77_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_859_sig,
      i1  => na2_x1_858_sig,
      q   => mx2_x2_77_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_206_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_77_sig,
      i1   => na2_x1_857_sig,
      i2   => not_aux152,
      nq   => nmx3_x1_206_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_261_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_206_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => noa22_x1_797_sig,
      nq  => nao2o22_x1_261_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_29_ins : a4_x2
   port map (
      i0  => not_aux218,
      i1  => not_aux167,
      i2  => not_aux161,
      i3  => not_aux549,
      q   => a4_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_798_ins : noa22_x1
   port map (
      i0  => not_aux1292,
      i1  => a4_x2_29_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_798_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_46_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux113,
      q   => an12_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_303_ins : a2_x2
   port map (
      i0  => not_aux982,
      i1  => not_aux227,
      q   => a2_x2_303_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_90_ins : o3_x2
   port map (
      i0  => a2_x2_303_sig,
      i1  => in_rom_neuron_index(1),
      i2  => an12_x1_46_sig,
      q   => o3_x2_90_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_800_ins : noa22_x1
   port map (
      i0  => not_aux227,
      i1  => not_aux544,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_800_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_801_ins : noa22_x1
   port map (
      i0  => not_aux944,
      i1  => not_aux24,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_801_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_371_ins : nao22_x1
   port map (
      i0  => noa22_x1_801_sig,
      i1  => noa22_x1_800_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_371_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_799_ins : noa22_x1
   port map (
      i0  => nao22_x1_371_sig,
      i1  => o3_x2_90_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_799_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_860_ins : na2_x1
   port map (
      i0  => not_aux529,
      i1  => not_aux15,
      nq  => na2_x1_860_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_861_ins : na2_x1
   port map (
      i0  => not_aux757,
      i1  => not_aux229,
      nq  => na2_x1_861_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_67_ins : nmx2_x1
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_861_sig,
      i1  => na2_x1_860_sig,
      nq  => nmx2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_862_ins : na2_x1
   port map (
      i0  => not_aux458,
      i1  => not_aux362,
      nq  => na2_x1_862_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_863_ins : na2_x1
   port map (
      i0  => not_aux137,
      i1  => not_aux757,
      nq  => na2_x1_863_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_223_ins : oa2ao222_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => na2_x1_863_sig,
      i2  => aux1144,
      i3  => not_aux219,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa2ao222_x2_223_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_207_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => oa2ao222_x2_223_sig,
      i1   => na2_x1_862_sig,
      i2   => aux1007,
      nq   => nmx3_x1_207_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_262_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_207_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => nmx2_x1_67_sig,
      nq  => nao2o22_x1_262_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_222_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_262_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_799_sig,
      i3  => noa22_x1_798_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_222_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_94_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_222_sig,
      i1   => nao2o22_x1_261_sig,
      i2   => nao2o22_x1_260_sig,
      q    => mx3_x2_94_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_803_ins : noa22_x1
   port map (
      i0  => not_aux73,
      i1  => not_aux460,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_803_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_804_ins : noa22_x1
   port map (
      i0  => not_aux14,
      i1  => not_aux590,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_804_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_372_ins : nao22_x1
   port map (
      i0  => noa22_x1_804_sig,
      i1  => noa22_x1_803_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_372_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_136_ins : a3_x2
   port map (
      i0  => not_aux164,
      i1  => not_aux15,
      i2  => not_aux117,
      q   => a3_x2_136_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_187_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_136_sig,
      q   => o2_x2_187_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_724_ins : oa22_x2
   port map (
      i0  => not_aux622,
      i1  => not_aux978,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_724_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_723_ins : oa22_x2
   port map (
      i0  => oa22_x2_724_sig,
      i1  => o2_x2_187_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_723_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_802_ins : noa22_x1
   port map (
      i0  => oa22_x2_723_sig,
      i1  => nao22_x1_372_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_802_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_39_ins : ao2o22_x2
   port map (
      i0  => not_aux56,
      i1  => not_aux536,
      i2  => in_rom_neuron_index(0),
      i3  => not_aux352,
      q   => ao2o22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_864_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux118,
      nq  => na2_x1_864_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_725_ins : oa22_x2
   port map (
      i0  => na2_x1_864_sig,
      i1  => ao2o22_x2_39_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_725_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_806_ins : noa22_x1
   port map (
      i0  => not_aux2,
      i1  => not_aux765,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_806_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_807_ins : noa22_x1
   port map (
      i0  => not_aux569,
      i1  => not_aux1222,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_807_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_373_ins : nao22_x1
   port map (
      i0  => noa22_x1_807_sig,
      i1  => noa22_x1_806_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_373_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_805_ins : noa22_x1
   port map (
      i0  => nao22_x1_373_sig,
      i1  => oa22_x2_725_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_805_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_865_ins : na2_x1
   port map (
      i0  => not_aux516,
      i1  => not_aux465,
      nq  => na2_x1_865_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_866_ins : na2_x1
   port map (
      i0  => not_aux400,
      i1  => not_aux377,
      nq  => na2_x1_866_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_867_ins : na2_x1
   port map (
      i0  => not_aux635,
      i1  => not_aux191,
      nq  => na2_x1_867_sig,
      vdd => vdd,
      vss => vss
   );

mx2_x2_78_ins : mx2_x2
   port map (
      cmd => in_rom_neuron_index(0),
      i0  => na2_x1_867_sig,
      i1  => na2_x1_866_sig,
      q   => mx2_x2_78_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_208_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => mx2_x2_78_sig,
      i1   => aux1535,
      i2   => na2_x1_865_sig,
      nq   => nmx3_x1_208_sig,
      vdd  => vdd,
      vss  => vss
   );

no3_x1_114_ins : no3_x1
   port map (
      i0  => aux39,
      i1  => in_rom_neuron_index(0),
      i2  => aux435,
      nq  => no3_x1_114_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_808_ins : noa22_x1
   port map (
      i0  => not_aux329,
      i1  => not_aux1034,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_808_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_868_ins : na2_x1
   port map (
      i0  => not_aux378,
      i1  => not_aux390,
      nq  => na2_x1_868_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_15_ins : oa2a22_x2
   port map (
      i0  => na2_x1_868_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux294,
      i3  => aux1728,
      q   => oa2a22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_50_ins : noa2ao222_x1
   port map (
      i0  => oa2a22_x2_15_sig,
      i1  => in_rom_neuron_index(1),
      i2  => noa22_x1_808_sig,
      i3  => no3_x1_114_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_263_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_50_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_208_sig,
      nq  => nao2o22_x1_263_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_224_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_263_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_805_sig,
      i3  => noa22_x1_802_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_224_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_869_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux946,
      nq  => na2_x1_869_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_47_ins : an12_x1
   port map (
      i0  => aux1375,
      i1  => not_aux1517,
      q   => an12_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_809_ins : noa22_x1
   port map (
      i0  => an12_x1_47_sig,
      i1  => na2_x1_869_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_809_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_91_ins : o3_x2
   port map (
      i0  => not_aux401,
      i1  => in_rom_neuron_index(1),
      i2  => not_aux1112,
      q   => o3_x2_91_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_870_ins : na2_x1
   port map (
      i0  => not_aux92,
      i1  => mbk_buf_not_aux125,
      nq  => na2_x1_870_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_218_ins : na3_x1
   port map (
      i0  => na2_x1_870_sig,
      i1  => not_aux349,
      i2  => o3_x2_91_sig,
      nq  => na3_x1_218_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_304_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux128,
      q   => a2_x2_304_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_305_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux640,
      q   => a2_x2_305_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_115_ins : no3_x1
   port map (
      i0  => a2_x2_305_sig,
      i1  => a2_x2_304_sig,
      i2  => na3_x1_218_sig,
      nq  => no3_x1_115_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_123_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => no3_x1_115_sig,
      nq  => no2_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_188_ins : ao22_x2
   port map (
      i0  => no2_x1_123_sig,
      i1  => noa22_x1_809_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_188_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_726_ins : oa22_x2
   port map (
      i0  => not_aux967,
      i1  => not_aux982,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_726_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_727_ins : oa22_x2
   port map (
      i0  => not_aux452,
      i1  => not_aux475,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_727_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_810_ins : noa22_x1
   port map (
      i0  => oa22_x2_727_sig,
      i1  => oa22_x2_726_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_810_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_812_ins : noa22_x1
   port map (
      i0  => not_aux384,
      i1  => not_aux955,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_812_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_137_ins : a3_x2
   port map (
      i0  => not_aux319,
      i1  => not_aux29,
      i2  => not_aux110,
      q   => a3_x2_137_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_124_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_137_sig,
      nq  => no2_x1_124_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_374_ins : nao22_x1
   port map (
      i0  => no2_x1_124_sig,
      i1  => noa22_x1_812_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_374_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_871_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux329,
      nq  => na2_x1_871_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_51_ins : noa2ao222_x1
   port map (
      i0  => not_aux106,
      i1  => not_aux217,
      i2  => aux66,
      i3  => aux962,
      i4  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa2ao222_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_728_ins : oa22_x2
   port map (
      i0  => noa2ao222_x1_51_sig,
      i1  => na2_x1_871_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_728_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_811_ins : noa22_x1
   port map (
      i0  => oa22_x2_728_sig,
      i1  => nao22_x1_374_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_811_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_189_ins : ao22_x2
   port map (
      i0  => noa22_x1_811_sig,
      i1  => noa22_x1_810_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_189_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_729_ins : oa22_x2
   port map (
      i0  => not_aux499,
      i1  => not_aux128,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_729_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_168_ins : inv_x2
   port map (
      i   => aux1534,
      nq  => inv_x2_168_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_813_ins : noa22_x1
   port map (
      i0  => inv_x2_168_sig,
      i1  => oa22_x2_729_sig,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_813_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_872_ins : na2_x1
   port map (
      i0  => not_aux255,
      i1  => aux1722,
      nq  => na2_x1_872_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_814_ins : noa22_x1
   port map (
      i0  => na2_x1_872_sig,
      i1  => not_aux1029,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa22_x1_814_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_30_ins : na4_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux1536,
      i2  => not_aux286,
      i3  => not_aux223,
      nq  => na4_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_116_ins : no3_x1
   port map (
      i0  => na4_x1_30_sig,
      i1  => noa22_x1_814_sig,
      i2  => noa22_x1_813_sig,
      nq  => no3_x1_116_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_873_ins : na2_x1
   port map (
      i0  => not_aux248,
      i1  => not_aux416,
      nq  => na2_x1_873_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_69_ins : on12_x1
   port map (
      i0  => not_aux639,
      i1  => aux987,
      q   => on12_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a2a24_x1_ins : noa2a2a2a24_x1
   port map (
      i0  => on12_x1_69_sig,
      i1  => in_rom_neuron_index(1),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      i3  => aux286,
      i4  => aux1668,
      i5  => not_aux210,
      i6  => mbk_buf_not_in_rom_neuron_index(0),
      i7  => na2_x1_873_sig,
      nq  => noa2a2a2a24_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_264_ins : nao2o22_x1
   port map (
      i0  => noa2a2a2a24_x1_sig,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => no3_x1_116_sig,
      nq  => nao2o22_x1_264_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_225_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_264_sig,
      i1  => aux1650,
      i2  => ao22_x2_189_sig,
      i3  => ao22_x2_188_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_225_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_93_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_225_sig,
      i1   => oa2ao222_x2_224_sig,
      i2   => mx3_x2_94_sig,
      q    => mx3_x2_93_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_28_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_93_sig,
      i1   => oa2ao222_x2_221_sig,
      i2   => mx3_x2_92_sig,
      q    => out_data_rom(28),
      vdd  => vdd,
      vss  => vss
   );

inv_x2_169_ins : inv_x2
   port map (
      i   => not_aux1538,
      nq  => inv_x2_169_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_190_ins : ao22_x2
   port map (
      i0  => aux1523,
      i1  => not_aux11,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_190_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_816_ins : noa22_x1
   port map (
      i0  => not_aux836,
      i1  => not_aux261,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_816_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_375_ins : nao22_x1
   port map (
      i0  => noa22_x1_816_sig,
      i1  => ao22_x2_190_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_375_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_92_ins : o3_x2
   port map (
      i0  => aux122,
      i1  => in_rom_neuron_index(1),
      i2  => aux915,
      q   => o3_x2_92_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_815_ins : noa22_x1
   port map (
      i0  => o3_x2_92_sig,
      i1  => nao22_x1_375_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_815_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_125_ins : no2_x1
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_aux634,
      nq  => no2_x1_125_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_874_ins : na2_x1
   port map (
      i0  => not_aux1531,
      i1  => aux410,
      nq  => na2_x1_874_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_226_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_874_sig,
      i1  => no2_x1_125_sig,
      i2  => noa22_x1_815_sig,
      i3  => inv_x2_169_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_226_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_188_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1539,
      q   => o2_x2_188_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_730_ins : oa22_x2
   port map (
      i0  => o2_x2_188_sig,
      i1  => not_aux1092,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_730_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_818_ins : noa22_x1
   port map (
      i0  => not_aux425,
      i1  => not_aux443,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_818_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_376_ins : nao22_x1
   port map (
      i0  => aux1540,
      i1  => noa22_x1_818_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_376_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_817_ins : noa22_x1
   port map (
      i0  => nao22_x1_376_sig,
      i1  => oa22_x2_730_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_817_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_138_ins : a3_x2
   port map (
      i0  => not_aux544,
      i1  => not_aux490,
      i2  => not_aux146,
      q   => a3_x2_138_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_875_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1373,
      nq  => na2_x1_875_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_819_ins : noa22_x1
   port map (
      i0  => na2_x1_875_sig,
      i1  => a3_x2_138_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_819_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_117_ins : no3_x1
   port map (
      i0  => aux217,
      i1  => in_rom_neuron_index(0),
      i2  => aux412,
      nq  => no3_x1_117_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_93_ins : o3_x2
   port map (
      i0  => not_aux106,
      i1  => in_rom_neuron_index(1),
      i2  => no3_x1_117_sig,
      q   => o3_x2_93_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_306_ins : a2_x2
   port map (
      i0  => not_aux82,
      i1  => not_aux115,
      q   => a2_x2_306_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_191_ins : ao22_x2
   port map (
      i0  => not_aux1674,
      i1  => a2_x2_306_sig,
      i2  => o3_x2_93_sig,
      q   => ao22_x2_191_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_126_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux78,
      nq  => no2_x1_126_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_118_ins : no3_x1
   port map (
      i0  => no2_x1_126_sig,
      i1  => in_rom_neuron_index(1),
      i2  => aux412,
      nq  => no3_x1_118_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_378_ins : nao22_x1
   port map (
      i0  => aux1042,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => not_aux1054,
      nq  => nao22_x1_378_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_820_ins : noa22_x1
   port map (
      i0  => nao22_x1_378_sig,
      i1  => in_rom_neuron_index(1),
      i2  => no3_x1_118_sig,
      nq  => noa22_x1_820_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_377_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => noa22_x1_820_sig,
      i2  => ao22_x2_191_sig,
      nq  => nao22_x1_377_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_227_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_377_sig,
      i1  => in_rom_input_index(4),
      i2  => noa22_x1_819_sig,
      i3  => noa22_x1_817_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_227_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_192_ins : ao22_x2
   port map (
      i0  => not_aux410,
      i1  => aux1541,
      i2  => aux1649,
      q   => ao22_x2_192_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_821_ins : noa22_x1
   port map (
      i0  => not_aux840,
      i1  => not_aux802,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_821_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_876_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux111,
      nq  => na2_x1_876_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_219_ins : na3_x1
   port map (
      i0  => not_aux769,
      i1  => not_aux30,
      i2  => na2_x1_876_sig,
      nq  => na3_x1_219_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_307_ins : a2_x2
   port map (
      i0  => na3_x1_219_sig,
      i1  => in_rom_neuron_index(1),
      q   => a2_x2_307_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_193_ins : ao22_x2
   port map (
      i0  => a2_x2_307_sig,
      i1  => noa22_x1_821_sig,
      i2  => aux1648,
      q   => ao22_x2_193_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_877_ins : na2_x1
   port map (
      i0  => in_rom_input_index(0),
      i1  => not_aux561,
      nq  => na2_x1_877_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_878_ins : na2_x1
   port map (
      i0  => not_aux545,
      i1  => not_aux547,
      nq  => na2_x1_878_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_220_ins : na3_x1
   port map (
      i0  => not_aux273,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux103,
      nq  => na3_x1_220_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_308_ins : a2_x2
   port map (
      i0  => not_aux592,
      i1  => not_aux201,
      q   => a2_x2_308_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_379_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_308_sig,
      i2  => na3_x1_220_sig,
      nq  => nao22_x1_379_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_209_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_379_sig,
      i1   => na2_x1_878_sig,
      i2   => na2_x1_877_sig,
      nq   => nmx3_x1_209_sig,
      vdd  => vdd,
      vss  => vss
   );

ao22_x2_194_ins : ao22_x2
   port map (
      i0  => aux761,
      i1  => not_aux153,
      i2  => in_rom_neuron_index(0),
      q   => ao22_x2_194_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_380_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux454,
      i2  => not_aux402,
      nq  => nao22_x1_380_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_52_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_380_sig,
      i2  => ao22_x2_194_sig,
      i3  => aux1543,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_265_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_52_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_209_sig,
      nq  => nao2o22_x1_265_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_228_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_265_sig,
      i1  => in_rom_input_index(6),
      i2  => ao22_x2_193_sig,
      i3  => ao22_x2_192_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_228_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_95_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_228_sig,
      i1   => oa2ao222_x2_227_sig,
      i2   => oa2ao222_x2_226_sig,
      q    => mx3_x2_95_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_170_ins : inv_x2
   port map (
      i   => not_aux669,
      nq  => inv_x2_170_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_879_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux88,
      nq  => na2_x1_879_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_731_ins : oa22_x2
   port map (
      i0  => not_aux547,
      i1  => not_aux604,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_731_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_822_ins : noa22_x1
   port map (
      i0  => oa22_x2_731_sig,
      i1  => na2_x1_879_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_822_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_171_ins : inv_x2
   port map (
      i   => aux1551,
      nq  => inv_x2_171_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_732_ins : oa22_x2
   port map (
      i0  => inv_x2_171_sig,
      i1  => not_aux869,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_732_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_881_ins : na2_x1
   port map (
      i0  => not_aux111,
      i1  => aux1695,
      nq  => na2_x1_881_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_31_ins : na4_x1
   port map (
      i0  => not_aux81,
      i1  => not_aux769,
      i2  => not_aux38,
      i3  => na2_x1_881_sig,
      nq  => na4_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_880_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_31_sig,
      nq  => na2_x1_880_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_823_ins : noa22_x1
   port map (
      i0  => na2_x1_880_sig,
      i1  => oa22_x2_732_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_823_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_196_ins : ao22_x2
   port map (
      i0  => noa22_x1_823_sig,
      i1  => noa22_x1_822_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_196_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_309_ins : a2_x2
   port map (
      i0  => not_aux826,
      i1  => not_aux270,
      q   => a2_x2_309_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_119_ins : no3_x1
   port map (
      i0  => a2_x2_309_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux927,
      nq  => no3_x1_119_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_127_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux21,
      nq  => no2_x1_127_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_733_ins : oa22_x2
   port map (
      i0  => aux1707,
      i1  => not_aux111,
      i2  => aux1549,
      q   => oa22_x2_733_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_381_ins : nao22_x1
   port map (
      i0  => oa22_x2_733_sig,
      i1  => no2_x1_127_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_381_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_172_ins : inv_x2
   port map (
      i   => aux1548,
      nq  => inv_x2_172_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_824_ins : noa22_x1
   port map (
      i0  => inv_x2_172_sig,
      i1  => nao22_x1_381_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_824_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_197_ins : ao22_x2
   port map (
      i0  => noa22_x1_824_sig,
      i1  => no3_x1_119_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_197_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_195_ins : ao22_x2
   port map (
      i0  => ao22_x2_197_sig,
      i1  => ao22_x2_196_sig,
      i2  => not_in_rom_input_index(6),
      q   => ao22_x2_195_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_173_ins : inv_x2
   port map (
      i   => not_aux1558,
      nq  => inv_x2_173_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_735_ins : oa22_x2
   port map (
      i0  => not_aux101,
      i1  => not_aux32,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_735_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_882_ins : na2_x1
   port map (
      i0  => not_aux760,
      i1  => aux1683,
      nq  => na2_x1_882_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_4_ins : nxr2_x1
   port map (
      i0  => not_aux3,
      i1  => in_rom_input_index(3),
      nq  => nxr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_48_ins : an12_x1
   port map (
      i0  => nxr2_x1_4_sig,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_174_ins : inv_x2
   port map (
      i   => not_aux769,
      nq  => inv_x2_174_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_382_ins : nao22_x1
   port map (
      i0  => inv_x2_174_sig,
      i1  => an12_x1_48_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_382_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_30_ins : a4_x2
   port map (
      i0  => nao22_x1_382_sig,
      i1  => na2_x1_882_sig,
      i2  => not_aux1553,
      i3  => oa22_x2_735_sig,
      q   => a4_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_883_ins : na2_x1
   port map (
      i0  => not_aux562,
      i1  => not_aux595,
      nq  => na2_x1_883_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_825_ins : noa22_x1
   port map (
      i0  => not_aux229,
      i1  => not_aux406,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_825_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_70_ins : on12_x1
   port map (
      i0  => aux1132,
      i1  => in_rom_neuron_index(0),
      q   => on12_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_32_ins : na4_x1
   port map (
      i0  => not_aux259,
      i1  => not_aux524,
      i2  => not_aux1049,
      i3  => on12_x1_70_sig,
      nq  => na4_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_53_ins : noa2ao222_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => na4_x1_32_sig,
      i2  => noa22_x1_825_sig,
      i3  => na2_x1_883_sig,
      i4  => in_rom_neuron_index(1),
      nq  => noa2ao222_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_266_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_53_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => a4_x2_30_sig,
      nq  => nao2o22_x1_266_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_734_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_266_sig,
      i1  => not_in_rom_input_index(6),
      i2  => inv_x2_173_sig,
      q   => oa22_x2_734_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_229_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_734_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_195_sig,
      i3  => inv_x2_170_sig,
      i4  => not_in_rom_neuron_index(2),
      q   => oa2ao222_x2_229_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_49_ins : an12_x1
   port map (
      i0  => aux1577,
      i1  => in_rom_neuron_index(0),
      q   => an12_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_827_ins : noa22_x1
   port map (
      i0  => not_aux6,
      i1  => not_aux296,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_827_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_383_ins : nao22_x1
   port map (
      i0  => noa22_x1_827_sig,
      i1  => an12_x1_49_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_383_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_175_ins : inv_x2
   port map (
      i   => aux1259,
      nq  => inv_x2_175_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_737_ins : oa22_x2
   port map (
      i0  => inv_x2_175_sig,
      i1  => not_aux83,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_737_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_738_ins : oa22_x2
   port map (
      i0  => not_aux117,
      i1  => not_aux313,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_738_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_736_ins : oa22_x2
   port map (
      i0  => oa22_x2_738_sig,
      i1  => oa22_x2_737_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_736_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_826_ins : noa22_x1
   port map (
      i0  => oa22_x2_736_sig,
      i1  => nao22_x1_383_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_826_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_310_ins : a2_x2
   port map (
      i0  => not_aux120,
      i1  => aux1657,
      q   => a2_x2_310_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_139_ins : a3_x2
   port map (
      i0  => not_aux528,
      i1  => not_aux98,
      i2  => not_aux308,
      q   => a3_x2_139_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_128_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_139_sig,
      nq  => no2_x1_128_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_384_ins : nao22_x1
   port map (
      i0  => no2_x1_128_sig,
      i1  => a2_x2_310_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_384_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_740_ins : oa22_x2
   port map (
      i0  => not_aux1193,
      i1  => not_aux532,
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_740_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_739_ins : oa22_x2
   port map (
      i0  => oa22_x2_740_sig,
      i1  => not_aux1411,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_739_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_828_ins : noa22_x1
   port map (
      i0  => oa22_x2_739_sig,
      i1  => nao22_x1_384_sig,
      i2  => mbk_buf_not_aux1648,
      nq  => noa22_x1_828_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_884_ins : na2_x1
   port map (
      i0  => not_aux267,
      i1  => not_aux81,
      nq  => na2_x1_884_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_176_ins : inv_x2
   port map (
      i   => aux985,
      nq  => inv_x2_176_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_221_ins : na3_x1
   port map (
      i0  => not_aux966,
      i1  => not_aux1576,
      i2  => inv_x2_176_sig,
      nq  => na3_x1_221_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_210_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na3_x1_221_sig,
      i1   => na2_x1_884_sig,
      i2   => aux712,
      nq   => nmx3_x1_210_sig,
      vdd  => vdd,
      vss  => vss
   );

noa22_x1_829_ins : noa22_x1
   port map (
      i0  => not_aux107,
      i1  => not_aux520,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_829_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_385_ins : nao22_x1
   port map (
      i0  => aux358,
      i1  => noa22_x1_829_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_385_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_311_ins : a2_x2
   port map (
      i0  => not_aux1319,
      i1  => not_aux114,
      q   => a2_x2_311_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_312_ins : a2_x2
   port map (
      i0  => not_aux546,
      i1  => not_aux38,
      q   => a2_x2_312_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_40_ins : ao2o22_x2
   port map (
      i0  => a2_x2_312_sig,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(1),
      i3  => a2_x2_311_sig,
      q   => ao2o22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_140_ins : a3_x2
   port map (
      i0  => not_aux894,
      i1  => ao2o22_x2_40_sig,
      i2  => nao22_x1_385_sig,
      q   => a3_x2_140_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_267_ins : nao2o22_x1
   port map (
      i0  => a3_x2_140_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_210_sig,
      nq  => nao2o22_x1_267_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_230_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_267_sig,
      i1  => not_in_rom_input_index(6),
      i2  => noa22_x1_828_sig,
      i3  => noa22_x1_826_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_230_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_313_ins : a2_x2
   port map (
      i0  => not_aux1305,
      i1  => not_in_rom_input_index(0),
      q   => a2_x2_313_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_386_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_313_sig,
      i2  => not_aux1563,
      nq  => nao22_x1_386_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_830_ins : noa22_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => nao22_x1_386_sig,
      i2  => aux1562,
      nq  => noa22_x1_830_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_885_ins : na2_x1
   port map (
      i0  => not_aux109,
      i1  => aux1358,
      nq  => na2_x1_885_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_831_ins : noa22_x1
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(0),
      i1  => na2_x1_885_sig,
      i2  => aux1206,
      nq  => noa22_x1_831_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_268_ins : nao2o22_x1
   port map (
      i0  => noa22_x1_831_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => noa22_x1_830_sig,
      nq  => nao2o22_x1_268_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_314_ins : a2_x2
   port map (
      i0  => not_aux569,
      i1  => not_aux361,
      q   => a2_x2_314_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_198_ins : ao22_x2
   port map (
      i0  => a2_x2_314_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux1567,
      q   => ao22_x2_198_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_189_ins : o2_x2
   port map (
      i0  => not_aux17,
      i1  => aux180,
      q   => o2_x2_189_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_886_ins : na2_x1
   port map (
      i0  => not_aux569,
      i1  => not_aux222,
      nq  => na2_x1_886_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_315_ins : a2_x2
   port map (
      i0  => not_aux562,
      i1  => not_aux572,
      q   => a2_x2_315_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_387_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_315_sig,
      i2  => not_aux1565,
      nq  => nao22_x1_387_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_211_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => nao22_x1_387_sig,
      i1   => na2_x1_886_sig,
      i2   => o2_x2_189_sig,
      nq   => nmx3_x1_211_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_269_ins : nao2o22_x1
   port map (
      i0  => nmx3_x1_211_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_198_sig,
      nq  => nao2o22_x1_269_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_141_ins : a3_x2
   port map (
      i0  => not_aux216,
      i1  => not_aux99,
      i2  => not_aux293,
      q   => a3_x2_141_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_190_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a3_x2_141_sig,
      q   => o2_x2_190_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_832_ins : noa22_x1
   port map (
      i0  => o2_x2_190_sig,
      i1  => not_aux1574,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_832_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_834_ins : noa22_x1
   port map (
      i0  => not_aux767,
      i1  => not_aux406,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_834_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_388_ins : nao22_x1
   port map (
      i0  => aux1571,
      i1  => noa22_x1_834_sig,
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => nao22_x1_388_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_835_ins : noa22_x1
   port map (
      i0  => not_aux112,
      i1  => aux20,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_835_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_836_ins : noa22_x1
   port map (
      i0  => not_aux330,
      i1  => not_aux472,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_836_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_389_ins : nao22_x1
   port map (
      i0  => noa22_x1_836_sig,
      i1  => noa22_x1_835_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_389_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_833_ins : noa22_x1
   port map (
      i0  => nao22_x1_389_sig,
      i1  => nao22_x1_388_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_833_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_222_ins : na3_x1
   port map (
      i0  => not_aux294,
      i1  => in_rom_neuron_index(0),
      i2  => aux538,
      nq  => na3_x1_222_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_316_ins : a2_x2
   port map (
      i0  => not_aux234,
      i1  => not_aux40,
      q   => a2_x2_316_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_199_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_316_sig,
      i2  => na3_x1_222_sig,
      q   => ao22_x2_199_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_837_ins : noa22_x1
   port map (
      i0  => not_aux524,
      i1  => not_aux698,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_837_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_177_ins : inv_x2
   port map (
      i   => not_aux1569,
      nq  => inv_x2_177_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_887_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux353,
      nq  => na2_x1_887_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_33_ins : na4_x1
   port map (
      i0  => not_aux358,
      i1  => not_aux689,
      i2  => not_aux204,
      i3  => na2_x1_887_sig,
      nq  => na4_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_54_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na4_x1_33_sig,
      i2  => inv_x2_177_sig,
      i3  => noa22_x1_837_sig,
      i4  => mbk_buf_not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_270_ins : nao2o22_x1
   port map (
      i0  => noa2ao222_x1_54_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_199_sig,
      nq  => nao2o22_x1_270_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_231_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_270_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => noa22_x1_833_sig,
      i3  => noa22_x1_832_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_231_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_97_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_231_sig,
      i1   => nao2o22_x1_269_sig,
      i2   => nao2o22_x1_268_sig,
      q    => mx3_x2_97_sig,
      vdd  => vdd,
      vss  => vss
   );

a4_x2_31_ins : a4_x2
   port map (
      i0  => not_aux255,
      i1  => not_aux208,
      i2  => in_rom_neuron_index(0),
      i3  => not_in_rom_input_index(2),
      q   => a4_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_120_ins : no3_x1
   port map (
      i0  => aux166,
      i1  => a4_x2_31_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => no3_x1_120_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_178_ins : inv_x2
   port map (
      i   => aux1359,
      nq  => inv_x2_178_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_223_ins : na3_x1
   port map (
      i0  => not_aux988,
      i1  => not_aux1091,
      i2  => inv_x2_178_sig,
      nq  => na3_x1_223_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_888_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => na3_x1_223_sig,
      nq  => na2_x1_888_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_179_ins : inv_x2
   port map (
      i   => aux1815,
      nq  => inv_x2_179_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_741_ins : oa22_x2
   port map (
      i0  => inv_x2_179_sig,
      i1  => aux1331,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_741_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_838_ins : noa22_x1
   port map (
      i0  => oa22_x2_741_sig,
      i1  => na2_x1_888_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_838_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_200_ins : ao22_x2
   port map (
      i0  => noa22_x1_838_sig,
      i1  => no3_x1_120_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_200_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_742_ins : oa22_x2
   port map (
      i0  => not_aux54,
      i1  => in_rom_input_index(2),
      i2  => in_rom_neuron_index(0),
      q   => oa22_x2_742_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_839_ins : noa22_x1
   port map (
      i0  => not_aux1583,
      i1  => oa22_x2_742_sig,
      i2  => mbk_buf_not_aux1651,
      nq  => noa22_x1_839_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_180_ins : inv_x2
   port map (
      i   => aux1581,
      nq  => inv_x2_180_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_317_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1288,
      q   => a2_x2_317_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_841_ins : noa22_x1
   port map (
      i0  => not_aux82,
      i1  => not_aux502,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_841_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_390_ins : nao22_x1
   port map (
      i0  => noa22_x1_841_sig,
      i1  => a2_x2_317_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_390_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_840_ins : noa22_x1
   port map (
      i0  => nao22_x1_390_sig,
      i1  => inv_x2_180_sig,
      i2  => in_rom_neuron_index(3),
      nq  => noa22_x1_840_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_201_ins : ao22_x2
   port map (
      i0  => noa22_x1_840_sig,
      i1  => noa22_x1_839_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_201_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_889_ins : na2_x1
   port map (
      i0  => not_aux606,
      i1  => not_aux593,
      nq  => na2_x1_889_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_890_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux1073,
      nq  => na2_x1_890_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_212_ins : nmx3_x1
   port map (
      cmd0 => mbk_buf_not_in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => na2_x1_890_sig,
      i1   => na2_x1_889_sig,
      i2   => aux683,
      nq   => nmx3_x1_212_sig,
      vdd  => vdd,
      vss  => vss
   );

oa22_x2_743_ins : oa22_x2
   port map (
      i0  => not_aux1576,
      i1  => not_aux1536,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_743_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_318_ins : a2_x2
   port map (
      i0  => not_aux1312,
      i1  => not_aux563,
      q   => a2_x2_318_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_842_ins : noa22_x1
   port map (
      i0  => not_aux120,
      i1  => not_aux324,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_842_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_181_ins : inv_x2
   port map (
      i   => not_aux769,
      nq  => inv_x2_181_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_391_ins : nao22_x1
   port map (
      i0  => inv_x2_181_sig,
      i1  => noa22_x1_842_sig,
      i2  => in_rom_neuron_index(1),
      nq  => nao22_x1_391_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_32_ins : a4_x2
   port map (
      i0  => nao22_x1_391_sig,
      i1  => a2_x2_318_sig,
      i2  => oa22_x2_743_sig,
      i3  => not_aux1049,
      q   => a4_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_5_ins : nxr2_x1
   port map (
      i0  => aux21,
      i1  => in_rom_input_index(3),
      nq  => nxr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_202_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => nxr2_x1_5_sig,
      i2  => a4_x2_32_sig,
      q   => ao22_x2_202_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_271_ins : nao2o22_x1
   port map (
      i0  => ao22_x2_202_sig,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => nmx3_x1_212_sig,
      nq  => nao2o22_x1_271_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_232_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_271_sig,
      i1  => aux1650,
      i2  => ao22_x2_201_sig,
      i3  => ao22_x2_200_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_232_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_96_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => not_in_rom_neuron_index(2),
      i0   => oa2ao222_x2_232_sig,
      i1   => mx3_x2_97_sig,
      i2   => oa2ao222_x2_230_sig,
      q    => mx3_x2_96_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_29_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => in_rom_input_index(7),
      i0   => mx3_x2_96_sig,
      i1   => oa2ao222_x2_229_sig,
      i2   => mx3_x2_95_sig,
      q    => out_data_rom(29),
      vdd  => vdd,
      vss  => vss
   );

a3_x2_142_ins : a3_x2
   port map (
      i0  => in_rom_input_index(4),
      i1  => not_aux1642,
      i2  => aux1497,
      q   => a3_x2_142_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_129_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1639,
      nq  => no2_x1_129_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_130_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1638,
      nq  => no2_x1_130_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_203_ins : ao22_x2
   port map (
      i0  => no2_x1_130_sig,
      i1  => no2_x1_129_sig,
      i2  => mbk_buf_not_in_rom_input_index(4),
      q   => ao22_x2_203_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_272_ins : nao2o22_x1
   port map (
      i0  => aux1643,
      i1  => mbk_buf_not_aux1649,
      i2  => mbk_buf_not_aux1648,
      i3  => aux1646,
      nq  => nao2o22_x1_272_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_233_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_272_sig,
      i1  => aux1650,
      i2  => ao22_x2_203_sig,
      i3  => a3_x2_142_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_233_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_182_ins : inv_x2
   port map (
      i   => aux1633,
      nq  => inv_x2_182_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_891_ins : na2_x1
   port map (
      i0  => not_aux1013,
      i1  => not_aux441,
      nq  => na2_x1_891_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_183_ins : inv_x2
   port map (
      i   => aux1632,
      nq  => inv_x2_183_sig,
      vdd => vdd,
      vss => vss
   );

nmx3_x1_213_ins : nmx3_x1
   port map (
      cmd0 => in_rom_neuron_index(1),
      cmd1 => in_rom_neuron_index(0),
      i0   => inv_x2_183_sig,
      i1   => na2_x1_891_sig,
      i2   => inv_x2_182_sig,
      nq   => nmx3_x1_213_sig,
      vdd  => vdd,
      vss  => vss
   );

nao2o22_x1_273_ins : nao2o22_x1
   port map (
      i0  => aux1637,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => nmx3_x1_213_sig,
      nq  => nao2o22_x1_273_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_50_ins : an12_x1
   port map (
      i0  => aux1628,
      i1  => in_rom_neuron_index(1),
      q   => an12_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_184_ins : inv_x2
   port map (
      i   => aux1365,
      nq  => inv_x2_184_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_143_ins : a3_x2
   port map (
      i0  => not_aux769,
      i1  => not_aux1332,
      i2  => inv_x2_184_sig,
      q   => a3_x2_143_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_131_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => a3_x2_143_sig,
      nq  => no2_x1_131_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_234_ins : oa2ao222_x2
   port map (
      i0  => aux1648,
      i1  => not_aux1631,
      i2  => no2_x1_131_sig,
      i3  => an12_x1_50_sig,
      i4  => aux1649,
      q   => oa2ao222_x2_234_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_274_ins : nao2o22_x1
   port map (
      i0  => aux1627,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(1),
      i3  => not_aux1228,
      nq  => nao2o22_x1_274_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_892_ins : na2_x1
   port map (
      i0  => not_aux293,
      i1  => not_aux104,
      nq  => na2_x1_892_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_71_ins : on12_x1
   port map (
      i0  => not_aux1574,
      i1  => aux1571,
      q   => on12_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_9_ins : oa2a2a23_x2
   port map (
      i0  => mbk_buf_not_in_rom_neuron_index(1),
      i1  => on12_x1_71_sig,
      i2  => na2_x1_892_sig,
      i3  => aux1674,
      i4  => not_in_rom_neuron_index(3),
      i5  => nao2o22_x1_274_sig,
      q   => oa2a2a23_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_185_ins : inv_x2
   port map (
      i   => not_aux1625,
      nq  => inv_x2_185_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_275_ins : nao2o22_x1
   port map (
      i0  => aux1626,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_185_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_275_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_132_ins : no2_x1
   port map (
      i0  => aux1624,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_132_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_319_ins : a2_x2
   port map (
      i0  => not_aux1623,
      i1  => not_in_rom_neuron_index(3),
      q   => a2_x2_319_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_276_ins : nao2o22_x1
   port map (
      i0  => aux1616,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => aux1618,
      nq  => nao2o22_x1_276_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_235_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_276_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => a2_x2_319_sig,
      i3  => no2_x1_132_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_235_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_99_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => mbk_buf_not_in_rom_input_index(4),
      i0   => oa2ao222_x2_235_sig,
      i1   => nao2o22_x1_275_sig,
      i2   => oa2a2a23_x2_9_sig,
      q    => mx3_x2_99_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_98_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => not_in_rom_input_index(6),
      i0   => mx3_x2_99_sig,
      i1   => oa2ao222_x2_234_sig,
      i2   => nao2o22_x1_273_sig,
      q    => mx3_x2_98_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_133_ins : no2_x1
   port map (
      i0  => aux1604,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_133_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_134_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1601,
      nq  => no2_x1_134_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_186_ins : inv_x2
   port map (
      i   => not_aux1605,
      nq  => inv_x2_186_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_277_ins : nao2o22_x1
   port map (
      i0  => aux1607,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_186_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_277_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_55_ins : noa2ao222_x1
   port map (
      i0  => nao2o22_x1_277_sig,
      i1  => in_rom_input_index(4),
      i2  => no2_x1_134_sig,
      i3  => no2_x1_133_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      nq  => noa2ao222_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_392_ins : nao22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => noa2ao222_x1_55_sig,
      i2  => not_aux669,
      nq  => nao22_x1_392_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_187_ins : inv_x2
   port map (
      i   => not_aux1558,
      nq  => inv_x2_187_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_188_ins : inv_x2
   port map (
      i   => not_aux1612,
      nq  => inv_x2_188_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_278_ins : nao2o22_x1
   port map (
      i0  => aux1613,
      i1  => mbk_buf_not_aux1648,
      i2  => inv_x2_188_sig,
      i3  => mbk_buf_not_aux1649,
      nq  => nao2o22_x1_278_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_744_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_278_sig,
      i1  => not_in_rom_input_index(6),
      i2  => inv_x2_187_sig,
      q   => oa22_x2_744_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_135_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => not_aux1309,
      nq  => no2_x1_135_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_279_ins : nao2o22_x1
   port map (
      i0  => aux1595,
      i1  => mbk_buf_not_aux1648,
      i2  => mbk_buf_not_aux1649,
      i3  => no2_x1_135_sig,
      nq  => nao2o22_x1_279_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_224_ins : na3_x1
   port map (
      i0  => not_aux558,
      i1  => not_aux1067,
      i2  => not_aux166,
      nq  => na3_x1_224_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_121_ins : no3_x1
   port map (
      i0  => aux54,
      i1  => in_rom_neuron_index(0),
      i2  => aux98,
      nq  => no3_x1_121_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_204_ins : ao22_x2
   port map (
      i0  => no3_x1_121_sig,
      i1  => na3_x1_224_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_204_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_94_ins : o3_x2
   port map (
      i0  => aux143,
      i1  => in_rom_neuron_index(0),
      i2  => aux297,
      q   => o3_x2_94_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_745_ins : oa22_x2
   port map (
      i0  => not_aux64,
      i1  => not_aux148,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      q   => oa22_x2_745_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_843_ins : noa22_x1
   port map (
      i0  => oa22_x2_745_sig,
      i1  => o3_x2_94_sig,
      i2  => in_rom_neuron_index(1),
      nq  => noa22_x1_843_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_236_ins : oa2ao222_x2
   port map (
      i0  => not_aux1599,
      i1  => aux1649,
      i2  => noa22_x1_843_sig,
      i3  => ao22_x2_204_sig,
      i4  => aux1648,
      q   => oa2ao222_x2_236_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_321_ins : a2_x2
   port map (
      i0  => not_aux546,
      i1  => not_aux146,
      q   => a2_x2_321_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_225_ins : na3_x1
   port map (
      i0  => not_in_rom_input_index(1),
      i1  => in_rom_neuron_index(0),
      i2  => not_aux255,
      nq  => na3_x1_225_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_320_ins : a2_x2
   port map (
      i0  => na3_x1_225_sig,
      i1  => a2_x2_321_sig,
      q   => a2_x2_320_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_322_ins : a2_x2
   port map (
      i0  => not_aux156,
      i1  => not_aux38,
      q   => a2_x2_322_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_205_ins : ao22_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => a2_x2_322_sig,
      i2  => a2_x2_320_sig,
      q   => ao22_x2_205_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_33_ins : a4_x2
   port map (
      i0  => not_aux225,
      i1  => not_aux1316,
      i2  => not_aux10,
      i3  => aux664,
      q   => a4_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_41_ins : ao2o22_x2
   port map (
      i0  => aux1588,
      i1  => mbk_buf_not_in_rom_neuron_index(1),
      i2  => in_rom_neuron_index(1),
      i3  => a4_x2_33_sig,
      q   => ao2o22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_280_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_41_sig,
      i1  => in_rom_neuron_index(3),
      i2  => mbk_buf_not_aux1651,
      i3  => ao22_x2_205_sig,
      nq  => nao2o22_x1_280_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_189_ins : inv_x2
   port map (
      i   => not_aux1589,
      nq  => inv_x2_189_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_281_ins : nao2o22_x1
   port map (
      i0  => aux1591,
      i1  => mbk_buf_not_aux1651,
      i2  => inv_x2_189_sig,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_281_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_136_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1585,
      nq  => no2_x1_136_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_137_ins : no2_x1
   port map (
      i0  => aux1309,
      i1  => not_aux1651,
      nq  => no2_x1_137_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_393_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1586,
      i2  => not_aux1538,
      nq  => nao22_x1_393_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_237_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_393_sig,
      i1  => in_rom_input_index(4),
      i2  => no2_x1_137_sig,
      i3  => no2_x1_136_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_237_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_102_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_237_sig,
      i1   => nao2o22_x1_281_sig,
      i2   => nao2o22_x1_280_sig,
      q    => mx3_x2_102_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_101_ins : mx3_x2
   port map (
      cmd0 => in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => mx3_x2_102_sig,
      i1   => oa2ao222_x2_236_sig,
      i2   => nao2o22_x1_279_sig,
      q    => mx3_x2_101_sig,
      vdd  => vdd,
      vss  => vss
   );

mx3_x2_100_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => mx3_x2_101_sig,
      i1   => oa22_x2_744_sig,
      i2   => nao22_x1_392_sig,
      q    => mx3_x2_100_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_30_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_100_sig,
      i1   => mx3_x2_98_sig,
      i2   => oa2ao222_x2_233_sig,
      q    => out_data_rom(30),
      vdd  => vdd,
      vss  => vss
   );

on12_x1_72_ins : on12_x1
   port map (
      i0  => aux1604,
      i1  => mbk_buf_not_aux1651,
      q   => on12_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_73_ins : on12_x1
   port map (
      i0  => aux1601,
      i1  => in_rom_neuron_index(3),
      q   => on12_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_844_ins : noa22_x1
   port map (
      i0  => on12_x1_73_sig,
      i1  => on12_x1_72_sig,
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_844_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_138_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1605,
      nq  => no2_x1_138_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_51_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1607,
      q   => an12_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_206_ins : ao22_x2
   port map (
      i0  => an12_x1_51_sig,
      i1  => no2_x1_138_sig,
      i2  => in_rom_input_index(4),
      q   => ao22_x2_206_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_190_ins : inv_x2
   port map (
      i   => aux1613,
      nq  => inv_x2_190_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_42_ins : ao2o22_x2
   port map (
      i0  => mbk_buf_not_aux1649,
      i1  => not_aux1612,
      i2  => mbk_buf_not_aux1648,
      i3  => inv_x2_190_sig,
      q   => ao2o22_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_282_ins : nao2o22_x1
   port map (
      i0  => in_rom_input_index(6),
      i1  => ao2o22_x2_42_sig,
      i2  => not_aux1019,
      i3  => not_aux1656,
      nq  => nao2o22_x1_282_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_238_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_282_sig,
      i1  => in_rom_neuron_index(2),
      i2  => ao22_x2_206_sig,
      i3  => noa22_x1_844_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_238_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_52_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => aux1586,
      q   => an12_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_139_ins : no2_x1
   port map (
      i0  => not_aux176,
      i1  => mbk_buf_not_aux1651,
      nq  => no2_x1_139_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_239_ins : oa2ao222_x2
   port map (
      i0  => aux1649,
      i1  => aux1585,
      i2  => no2_x1_139_sig,
      i3  => an12_x1_52_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_239_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_191_ins : inv_x2
   port map (
      i   => aux1539,
      nq  => inv_x2_191_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_207_ins : ao22_x2
   port map (
      i0  => inv_x2_191_sig,
      i1  => in_rom_neuron_index(0),
      i2  => not_aux391,
      q   => ao22_x2_207_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_284_ins : nao2o22_x1
   port map (
      i0  => aux699,
      i1  => aux66,
      i2  => in_rom_neuron_index(0),
      i3  => not_aux296,
      nq  => nao2o22_x1_284_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_283_ins : nao2o22_x1
   port map (
      i0  => nao2o22_x1_284_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(1),
      i3  => ao22_x2_207_sig,
      nq  => nao2o22_x1_283_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_323_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1588,
      q   => a2_x2_323_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_144_ins : a3_x2
   port map (
      i0  => aux299,
      i1  => in_rom_neuron_index(0),
      i2  => mbk_buf_not_in_rom_neuron_index(1),
      q   => a3_x2_144_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_208_ins : ao22_x2
   port map (
      i0  => a3_x2_144_sig,
      i1  => a2_x2_323_sig,
      i2  => not_in_rom_neuron_index(3),
      q   => ao22_x2_208_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_192_ins : inv_x2
   port map (
      i   => aux1591,
      nq  => inv_x2_192_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_285_ins : nao2o22_x1
   port map (
      i0  => inv_x2_192_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux1589,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_285_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_240_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_285_sig,
      i1  => in_rom_input_index(4),
      i2  => ao22_x2_208_sig,
      i3  => nao2o22_x1_283_sig,
      i4  => mbk_buf_not_in_rom_input_index(4),
      q   => oa2ao222_x2_240_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_140_ins : no2_x1
   port map (
      i0  => not_aux1599,
      i1  => mbk_buf_not_aux1649,
      nq  => no2_x1_140_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_324_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux39,
      q   => a2_x2_324_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_95_ins : o3_x2
   port map (
      i0  => not_aux1270,
      i1  => in_rom_neuron_index(1),
      i2  => a2_x2_324_sig,
      q   => o3_x2_95_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_394_ins : nao22_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => not_aux497,
      i2  => not_aux164,
      nq  => nao22_x1_394_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_53_ins : an12_x1
   port map (
      i0  => nao22_x1_394_sig,
      i1  => not_aux103,
      q   => an12_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_893_ins : na2_x1
   port map (
      i0  => an12_x1_53_sig,
      i1  => o3_x2_95_sig,
      nq  => na2_x1_893_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_325_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux247,
      q   => a2_x2_325_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_845_ins : noa22_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux212,
      i2  => in_rom_neuron_index(0),
      nq  => noa22_x1_845_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_846_ins : noa22_x1
   port map (
      i0  => not_aux37,
      i1  => not_aux82,
      i2  => mbk_buf_not_in_rom_neuron_index(0),
      nq  => noa22_x1_846_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_209_ins : ao22_x2
   port map (
      i0  => noa22_x1_846_sig,
      i1  => noa22_x1_845_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_209_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_122_ins : no3_x1
   port map (
      i0  => ao22_x2_209_sig,
      i1  => a2_x2_325_sig,
      i2  => na2_x1_893_sig,
      nq  => no3_x1_122_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_141_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux1648,
      i1  => no3_x1_122_sig,
      nq  => no2_x1_141_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_123_ins : no3_x1
   port map (
      i0  => not_aux410,
      i1  => mbk_buf_not_aux1649,
      i2  => not_aux633,
      nq  => no3_x1_123_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_746_ins : oa22_x2
   port map (
      i0  => aux1648,
      i1  => aux1595,
      i2  => no3_x1_123_sig,
      q   => oa22_x2_746_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_241_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_746_sig,
      i1  => not_in_rom_input_index(6),
      i2  => no2_x1_141_sig,
      i3  => no2_x1_140_sig,
      i4  => in_rom_input_index(6),
      q   => oa2ao222_x2_241_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_103_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_neuron_index(2),
      cmd1 => in_rom_input_index(6),
      i0   => oa2ao222_x2_241_sig,
      i1   => oa2ao222_x2_240_sig,
      i2   => oa2ao222_x2_239_sig,
      q    => mx3_x2_103_sig,
      vdd  => vdd,
      vss  => vss
   );

inv_x2_193_ins : inv_x2
   port map (
      i   => aux1626,
      nq  => inv_x2_193_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_286_ins : nao2o22_x1
   port map (
      i0  => inv_x2_193_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => not_aux1625,
      i3  => in_rom_neuron_index(3),
      nq  => nao2o22_x1_286_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_142_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1570,
      nq  => no2_x1_142_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_56_ins : noa2ao222_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1627,
      i2  => aux838,
      i3  => no2_x1_142_sig,
      i4  => not_in_rom_neuron_index(1),
      nq  => noa2ao222_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_326_ins : a2_x2
   port map (
      i0  => not_aux207,
      i1  => not_aux387,
      q   => a2_x2_326_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_43_ins : ao2o22_x2
   port map (
      i0  => aux1573,
      i1  => mbk_buf_not_in_rom_neuron_index(0),
      i2  => in_rom_neuron_index(0),
      i3  => a2_x2_326_sig,
      q   => ao2o22_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_287_ins : nao2o22_x1
   port map (
      i0  => ao2o22_x2_43_sig,
      i1  => mbk_buf_not_aux1651,
      i2  => in_rom_neuron_index(3),
      i3  => noa2ao222_x1_56_sig,
      nq  => nao2o22_x1_287_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_143_ins : no2_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1623,
      nq  => no2_x1_143_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_54_ins : an12_x1
   port map (
      i0  => mbk_buf_not_aux1651,
      i1  => aux1624,
      q   => an12_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_194_ins : inv_x2
   port map (
      i   => aux1618,
      nq  => inv_x2_194_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_195_ins : inv_x2
   port map (
      i   => aux1616,
      nq  => inv_x2_195_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_288_ins : nao2o22_x1
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => inv_x2_195_sig,
      i2  => inv_x2_194_sig,
      i3  => mbk_buf_not_aux1651,
      nq  => nao2o22_x1_288_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_242_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_288_sig,
      i1  => mbk_buf_not_in_rom_input_index(4),
      i2  => an12_x1_54_sig,
      i3  => no2_x1_143_sig,
      i4  => in_rom_input_index(4),
      q   => oa2ao222_x2_242_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_105_ins : mx3_x2
   port map (
      cmd0 => in_rom_input_index(6),
      cmd1 => in_rom_input_index(4),
      i0   => oa2ao222_x2_242_sig,
      i1   => nao2o22_x1_287_sig,
      i2   => nao2o22_x1_286_sig,
      q    => mx3_x2_105_sig,
      vdd  => vdd,
      vss  => vss
   );

no2_x1_144_ins : no2_x1
   port map (
      i0  => not_aux1631,
      i1  => mbk_buf_not_aux1648,
      nq  => no2_x1_144_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_894_ins : na2_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1628,
      nq  => na2_x1_894_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_327_ins : a2_x2
   port map (
      i0  => not_aux798,
      i1  => not_aux549,
      q   => a2_x2_327_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_748_ins : oa22_x2
   port map (
      i0  => not_aux142,
      i1  => not_aux339,
      i2  => not_in_rom_neuron_index(0),
      q   => oa22_x2_748_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_747_ins : oa22_x2
   port map (
      i0  => oa22_x2_748_sig,
      i1  => a2_x2_327_sig,
      i2  => in_rom_neuron_index(1),
      q   => oa22_x2_747_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_847_ins : noa22_x1
   port map (
      i0  => oa22_x2_747_sig,
      i1  => na2_x1_894_sig,
      i2  => mbk_buf_not_aux1649,
      nq  => noa22_x1_847_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_55_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(1),
      i1  => aux1632,
      q   => an12_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_328_ins : a2_x2
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1577,
      q   => a2_x2_328_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_56_ins : an12_x1
   port map (
      i0  => in_rom_neuron_index(0),
      i1  => aux1633,
      q   => an12_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_210_ins : ao22_x2
   port map (
      i0  => an12_x1_56_sig,
      i1  => a2_x2_328_sig,
      i2  => in_rom_neuron_index(1),
      q   => ao22_x2_210_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_244_ins : oa2ao222_x2
   port map (
      i0  => aux1648,
      i1  => aux1637,
      i2  => ao22_x2_210_sig,
      i3  => an12_x1_55_sig,
      i4  => aux1649,
      q   => oa2ao222_x2_244_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_243_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_244_sig,
      i1  => in_rom_input_index(6),
      i2  => noa22_x1_847_sig,
      i3  => no2_x1_144_sig,
      i4  => not_in_rom_input_index(6),
      q   => oa2ao222_x2_243_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_191_ins : o2_x2
   port map (
      i0  => in_rom_neuron_index(3),
      i1  => not_aux1642,
      q   => o2_x2_191_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_848_ins : noa22_x1
   port map (
      i0  => not_aux1506,
      i1  => o2_x2_191_sig,
      i2  => not_in_rom_input_index(4),
      nq  => noa22_x1_848_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_74_ins : on12_x1
   port map (
      i0  => aux1639,
      i1  => not_aux1651,
      q   => on12_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_75_ins : on12_x1
   port map (
      i0  => aux1638,
      i1  => in_rom_neuron_index(3),
      q   => on12_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_849_ins : noa22_x1
   port map (
      i0  => on12_x1_75_sig,
      i1  => on12_x1_74_sig,
      i2  => in_rom_input_index(4),
      nq  => noa22_x1_849_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_196_ins : inv_x2
   port map (
      i   => aux1643,
      nq  => inv_x2_196_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_197_ins : inv_x2
   port map (
      i   => aux1646,
      nq  => inv_x2_197_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_289_ins : nao2o22_x1
   port map (
      i0  => not_aux1648,
      i1  => inv_x2_197_sig,
      i2  => inv_x2_196_sig,
      i3  => not_aux1649,
      nq  => nao2o22_x1_289_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_245_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_289_sig,
      i1  => aux1650,
      i2  => noa22_x1_849_sig,
      i3  => noa22_x1_848_sig,
      i4  => aux1654,
      q   => oa2ao222_x2_245_sig,
      vdd => vdd,
      vss => vss
   );

mx3_x2_104_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(7),
      cmd1 => in_rom_neuron_index(2),
      i0   => oa2ao222_x2_245_sig,
      i1   => oa2ao222_x2_243_sig,
      i2   => mx3_x2_105_sig,
      q    => mx3_x2_104_sig,
      vdd  => vdd,
      vss  => vss
   );

out_data_rom_31_ins : mx3_x2
   port map (
      cmd0 => not_in_rom_input_index(5),
      cmd1 => not_in_rom_input_index(7),
      i0   => mx3_x2_104_sig,
      i1   => mx3_x2_103_sig,
      i2   => oa2ao222_x2_238_sig,
      q    => out_data_rom(31),
      vdd  => vdd,
      vss  => vss
   );

mbk_buf_not_in_rom_neuron_index_0 : buf_x8
   port map (
      i   => not_in_rom_neuron_index(0),
      q   => mbk_buf_not_in_rom_neuron_index(0),
      vdd => vdd,
      vss => vss
   );

i_mbk_buf_not_aux1651 : buf_x8
   port map (
      i   => not_aux1651,
      q   => mbk_buf_not_aux1651,
      vdd => vdd,
      vss => vss
   );

i_mbk_buf_not_aux1648 : buf_x8
   port map (
      i   => not_aux1648,
      q   => mbk_buf_not_aux1648,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_in_rom_input_index_3 : buf_x8
   port map (
      i   => not_in_rom_input_index(3),
      q   => mbk_buf_not_in_rom_input_index(3),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_in_rom_neuron_index_1 : buf_x8
   port map (
      i   => not_in_rom_neuron_index(1),
      q   => mbk_buf_not_in_rom_neuron_index(1),
      vdd => vdd,
      vss => vss
   );

i_mbk_buf_not_aux1649 : buf_x8
   port map (
      i   => not_aux1649,
      q   => mbk_buf_not_aux1649,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_in_rom_input_index_4 : buf_x8
   port map (
      i   => not_in_rom_input_index(4),
      q   => mbk_buf_not_in_rom_input_index(4),
      vdd => vdd,
      vss => vss
   );

i_mbk_buf_not_aux125 : buf_x8
   port map (
      i   => not_aux125,
      q   => mbk_buf_not_aux125,
      vdd => vdd,
      vss => vss
   );


end structural;
