;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; L1
L1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
L1__0__MASK EQU 0x10
L1__0__PC EQU CYREG_PRT3_PC4
L1__0__PORT EQU 3
L1__0__SHIFT EQU 4
L1__AG EQU CYREG_PRT3_AG
L1__AMUX EQU CYREG_PRT3_AMUX
L1__BIE EQU CYREG_PRT3_BIE
L1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
L1__BYP EQU CYREG_PRT3_BYP
L1__CTL EQU CYREG_PRT3_CTL
L1__DM0 EQU CYREG_PRT3_DM0
L1__DM1 EQU CYREG_PRT3_DM1
L1__DM2 EQU CYREG_PRT3_DM2
L1__DR EQU CYREG_PRT3_DR
L1__INP_DIS EQU CYREG_PRT3_INP_DIS
L1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
L1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
L1__LCD_EN EQU CYREG_PRT3_LCD_EN
L1__MASK EQU 0x10
L1__PORT EQU 3
L1__PRT EQU CYREG_PRT3_PRT
L1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
L1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
L1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
L1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
L1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
L1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
L1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
L1__PS EQU CYREG_PRT3_PS
L1__SHIFT EQU 4
L1__SLW EQU CYREG_PRT3_SLW

; L2
L2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
L2__0__MASK EQU 0x40
L2__0__PC EQU CYREG_PRT2_PC6
L2__0__PORT EQU 2
L2__0__SHIFT EQU 6
L2__AG EQU CYREG_PRT2_AG
L2__AMUX EQU CYREG_PRT2_AMUX
L2__BIE EQU CYREG_PRT2_BIE
L2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
L2__BYP EQU CYREG_PRT2_BYP
L2__CTL EQU CYREG_PRT2_CTL
L2__DM0 EQU CYREG_PRT2_DM0
L2__DM1 EQU CYREG_PRT2_DM1
L2__DM2 EQU CYREG_PRT2_DM2
L2__DR EQU CYREG_PRT2_DR
L2__INP_DIS EQU CYREG_PRT2_INP_DIS
L2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
L2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
L2__LCD_EN EQU CYREG_PRT2_LCD_EN
L2__MASK EQU 0x40
L2__PORT EQU 2
L2__PRT EQU CYREG_PRT2_PRT
L2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
L2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
L2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
L2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
L2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
L2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
L2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
L2__PS EQU CYREG_PRT2_PS
L2__SHIFT EQU 6
L2__SLW EQU CYREG_PRT2_SLW

; L3
L3__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
L3__0__MASK EQU 0x20
L3__0__PC EQU CYREG_IO_PC_PRT15_PC5
L3__0__PORT EQU 15
L3__0__SHIFT EQU 5
L3__AG EQU CYREG_PRT15_AG
L3__AMUX EQU CYREG_PRT15_AMUX
L3__BIE EQU CYREG_PRT15_BIE
L3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
L3__BYP EQU CYREG_PRT15_BYP
L3__CTL EQU CYREG_PRT15_CTL
L3__DM0 EQU CYREG_PRT15_DM0
L3__DM1 EQU CYREG_PRT15_DM1
L3__DM2 EQU CYREG_PRT15_DM2
L3__DR EQU CYREG_PRT15_DR
L3__INP_DIS EQU CYREG_PRT15_INP_DIS
L3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
L3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
L3__LCD_EN EQU CYREG_PRT15_LCD_EN
L3__MASK EQU 0x20
L3__PORT EQU 15
L3__PRT EQU CYREG_PRT15_PRT
L3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
L3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
L3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
L3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
L3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
L3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
L3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
L3__PS EQU CYREG_PRT15_PS
L3__SHIFT EQU 5
L3__SLW EQU CYREG_PRT15_SLW

; R1
R1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
R1__0__MASK EQU 0x10
R1__0__PC EQU CYREG_PRT12_PC4
R1__0__PORT EQU 12
R1__0__SHIFT EQU 4
R1__AG EQU CYREG_PRT12_AG
R1__BIE EQU CYREG_PRT12_BIE
R1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
R1__BYP EQU CYREG_PRT12_BYP
R1__DM0 EQU CYREG_PRT12_DM0
R1__DM1 EQU CYREG_PRT12_DM1
R1__DM2 EQU CYREG_PRT12_DM2
R1__DR EQU CYREG_PRT12_DR
R1__INP_DIS EQU CYREG_PRT12_INP_DIS
R1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
R1__MASK EQU 0x10
R1__PORT EQU 12
R1__PRT EQU CYREG_PRT12_PRT
R1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
R1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
R1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
R1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
R1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
R1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
R1__PS EQU CYREG_PRT12_PS
R1__SHIFT EQU 4
R1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
R1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
R1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
R1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
R1__SLW EQU CYREG_PRT12_SLW

; R2
R2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
R2__0__MASK EQU 0x80
R2__0__PC EQU CYREG_PRT2_PC7
R2__0__PORT EQU 2
R2__0__SHIFT EQU 7
R2__AG EQU CYREG_PRT2_AG
R2__AMUX EQU CYREG_PRT2_AMUX
R2__BIE EQU CYREG_PRT2_BIE
R2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
R2__BYP EQU CYREG_PRT2_BYP
R2__CTL EQU CYREG_PRT2_CTL
R2__DM0 EQU CYREG_PRT2_DM0
R2__DM1 EQU CYREG_PRT2_DM1
R2__DM2 EQU CYREG_PRT2_DM2
R2__DR EQU CYREG_PRT2_DR
R2__INP_DIS EQU CYREG_PRT2_INP_DIS
R2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
R2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
R2__LCD_EN EQU CYREG_PRT2_LCD_EN
R2__MASK EQU 0x80
R2__PORT EQU 2
R2__PRT EQU CYREG_PRT2_PRT
R2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
R2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
R2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
R2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
R2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
R2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
R2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
R2__PS EQU CYREG_PRT2_PS
R2__SHIFT EQU 7
R2__SLW EQU CYREG_PRT2_SLW

; R3
R3__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
R3__0__MASK EQU 0x10
R3__0__PC EQU CYREG_IO_PC_PRT15_PC4
R3__0__PORT EQU 15
R3__0__SHIFT EQU 4
R3__AG EQU CYREG_PRT15_AG
R3__AMUX EQU CYREG_PRT15_AMUX
R3__BIE EQU CYREG_PRT15_BIE
R3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
R3__BYP EQU CYREG_PRT15_BYP
R3__CTL EQU CYREG_PRT15_CTL
R3__DM0 EQU CYREG_PRT15_DM0
R3__DM1 EQU CYREG_PRT15_DM1
R3__DM2 EQU CYREG_PRT15_DM2
R3__DR EQU CYREG_PRT15_DR
R3__INP_DIS EQU CYREG_PRT15_INP_DIS
R3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
R3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
R3__LCD_EN EQU CYREG_PRT15_LCD_EN
R3__MASK EQU 0x10
R3__PORT EQU 15
R3__PRT EQU CYREG_PRT15_PRT
R3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
R3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
R3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
R3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
R3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
R3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
R3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
R3__PS EQU CYREG_PRT15_PS
R3__SHIFT EQU 4
R3__SLW EQU CYREG_PRT15_SLW

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL

; RTC
RTC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_isr__INTC_MASK EQU 0x04
RTC_isr__INTC_NUMBER EQU 2
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
RTC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SW1
SW1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW1__0__MASK EQU 0x04
SW1__0__PC EQU CYREG_PRT2_PC2
SW1__0__PORT EQU 2
SW1__0__SHIFT EQU 2
SW1__AG EQU CYREG_PRT2_AG
SW1__AMUX EQU CYREG_PRT2_AMUX
SW1__BIE EQU CYREG_PRT2_BIE
SW1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW1__BYP EQU CYREG_PRT2_BYP
SW1__CTL EQU CYREG_PRT2_CTL
SW1__DM0 EQU CYREG_PRT2_DM0
SW1__DM1 EQU CYREG_PRT2_DM1
SW1__DM2 EQU CYREG_PRT2_DM2
SW1__DR EQU CYREG_PRT2_DR
SW1__INP_DIS EQU CYREG_PRT2_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT2_LCD_EN
SW1__MASK EQU 0x04
SW1__PORT EQU 2
SW1__PRT EQU CYREG_PRT2_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW1__PS EQU CYREG_PRT2_PS
SW1__SHIFT EQU 2
SW1__SLW EQU CYREG_PRT2_SLW

; Echo
Echo__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Echo__0__MASK EQU 0x01
Echo__0__PC EQU CYREG_PRT2_PC0
Echo__0__PORT EQU 2
Echo__0__SHIFT EQU 0
Echo__AG EQU CYREG_PRT2_AG
Echo__AMUX EQU CYREG_PRT2_AMUX
Echo__BIE EQU CYREG_PRT2_BIE
Echo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Echo__BYP EQU CYREG_PRT2_BYP
Echo__CTL EQU CYREG_PRT2_CTL
Echo__DM0 EQU CYREG_PRT2_DM0
Echo__DM1 EQU CYREG_PRT2_DM1
Echo__DM2 EQU CYREG_PRT2_DM2
Echo__DR EQU CYREG_PRT2_DR
Echo__INP_DIS EQU CYREG_PRT2_INP_DIS
Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Echo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Echo__LCD_EN EQU CYREG_PRT2_LCD_EN
Echo__MASK EQU 0x01
Echo__PORT EQU 2
Echo__PRT EQU CYREG_PRT2_PRT
Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Echo__PS EQU CYREG_PRT2_PS
Echo__SHIFT EQU 0
Echo__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Trig
Trig__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Trig__0__MASK EQU 0x80
Trig__0__PC EQU CYREG_PRT0_PC7
Trig__0__PORT EQU 0
Trig__0__SHIFT EQU 7
Trig__AG EQU CYREG_PRT0_AG
Trig__AMUX EQU CYREG_PRT0_AMUX
Trig__BIE EQU CYREG_PRT0_BIE
Trig__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Trig__BYP EQU CYREG_PRT0_BYP
Trig__CTL EQU CYREG_PRT0_CTL
Trig__DM0 EQU CYREG_PRT0_DM0
Trig__DM1 EQU CYREG_PRT0_DM1
Trig__DM2 EQU CYREG_PRT0_DM2
Trig__DR EQU CYREG_PRT0_DR
Trig__INP_DIS EQU CYREG_PRT0_INP_DIS
Trig__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Trig__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Trig__LCD_EN EQU CYREG_PRT0_LCD_EN
Trig__MASK EQU 0x80
Trig__PORT EQU 0
Trig__PRT EQU CYREG_PRT0_PRT
Trig__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Trig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Trig__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Trig__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Trig__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Trig__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Trig__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Trig__PS EQU CYREG_PRT0_PS
Trig__SHIFT EQU 7
Trig__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; Buzzer
Buzzer__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Buzzer__0__MASK EQU 0x02
Buzzer__0__PC EQU CYREG_IO_PC_PRT15_PC1
Buzzer__0__PORT EQU 15
Buzzer__0__SHIFT EQU 1
Buzzer__AG EQU CYREG_PRT15_AG
Buzzer__AMUX EQU CYREG_PRT15_AMUX
Buzzer__BIE EQU CYREG_PRT15_BIE
Buzzer__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Buzzer__BYP EQU CYREG_PRT15_BYP
Buzzer__CTL EQU CYREG_PRT15_CTL
Buzzer__DM0 EQU CYREG_PRT15_DM0
Buzzer__DM1 EQU CYREG_PRT15_DM1
Buzzer__DM2 EQU CYREG_PRT15_DM2
Buzzer__DR EQU CYREG_PRT15_DR
Buzzer__INP_DIS EQU CYREG_PRT15_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT15_LCD_EN
Buzzer__MASK EQU 0x02
Buzzer__PORT EQU 15
Buzzer__PRT EQU CYREG_PRT15_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Buzzer__PS EQU CYREG_PRT15_PS
Buzzer__SHIFT EQU 1
Buzzer__SLW EQU CYREG_PRT15_SLW
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Buzzer_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

; IR_isr
IR_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IR_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IR_isr__INTC_MASK EQU 0x01
IR_isr__INTC_NUMBER EQU 0
IR_isr__INTC_PRIOR_NUM EQU 7
IR_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IR_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IR_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; IR_led
IR_led__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
IR_led__0__MASK EQU 0x02
IR_led__0__PC EQU CYREG_PRT0_PC1
IR_led__0__PORT EQU 0
IR_led__0__SHIFT EQU 1
IR_led__AG EQU CYREG_PRT0_AG
IR_led__AMUX EQU CYREG_PRT0_AMUX
IR_led__BIE EQU CYREG_PRT0_BIE
IR_led__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IR_led__BYP EQU CYREG_PRT0_BYP
IR_led__CTL EQU CYREG_PRT0_CTL
IR_led__DM0 EQU CYREG_PRT0_DM0
IR_led__DM1 EQU CYREG_PRT0_DM1
IR_led__DM2 EQU CYREG_PRT0_DM2
IR_led__DR EQU CYREG_PRT0_DR
IR_led__INP_DIS EQU CYREG_PRT0_INP_DIS
IR_led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IR_led__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IR_led__LCD_EN EQU CYREG_PRT0_LCD_EN
IR_led__MASK EQU 0x02
IR_led__PORT EQU 0
IR_led__PRT EQU CYREG_PRT0_PRT
IR_led__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IR_led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IR_led__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IR_led__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IR_led__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IR_led__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IR_led__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IR_led__PS EQU CYREG_PRT0_PS
IR_led__SHIFT EQU 1
IR_led__SLW EQU CYREG_PRT0_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; Timer_IR
Timer_IR_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_IR_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_IR_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_IR_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_IR_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_IR_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Timer_IR_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_IR_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_IR_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_IR_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_IR_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_IR_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Timer_IR_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_IR_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_IR_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_IR_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_IR_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_IR_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_IR_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_IR_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
Timer_IR_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
Timer_IR_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_IR_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
Timer_IR_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
Timer_IR_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_IR_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
Timer_IR_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_IR_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_IR_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
Timer_IR_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
Timer_IR_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_IR_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
Timer_IR_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
Timer_IR_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_IR_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
Timer_IR_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_IR_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_IR_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB09_A0
Timer_IR_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB09_A1
Timer_IR_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_IR_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB09_D0
Timer_IR_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB09_D1
Timer_IR_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_IR_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB09_F0
Timer_IR_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB09_F1
Timer_IR_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_IR_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; Timer_L1
Timer_L1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_L1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_L1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_L1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_L1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_L1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_L1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_L1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_L1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_L1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_L1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_L1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_L1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_L1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_L1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_L1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Timer_L2
Timer_L2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_L2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_L2_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_L2_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_L2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_L2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Timer_L2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_L2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_L2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_L2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_L2_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_L2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Timer_L2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_L2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_L2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_L2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_L2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_L2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_L2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_L2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_L2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_L2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_L2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_L2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_L2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_L2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_L2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_L2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_L2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_L2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_L2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_L2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_L2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_L2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_L2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_L2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

; Timer_L3
Timer_L3_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_L3_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_L3_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_L3_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_L3_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_L3_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_L3_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_L3_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_L3_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_L3_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_L3_TimerHW__PM_ACT_MSK EQU 0x02
Timer_L3_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_L3_TimerHW__PM_STBY_MSK EQU 0x02
Timer_L3_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_L3_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_L3_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Timer_R1
Timer_R1_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_R1_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_R1_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_R1_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_R1_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_R1_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_R1_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_R1_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_R1_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_R1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_R1_TimerHW__PM_ACT_MSK EQU 0x04
Timer_R1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_R1_TimerHW__PM_STBY_MSK EQU 0x04
Timer_R1_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_R1_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_R1_TimerHW__SR0 EQU CYREG_TMR2_SR0

; Timer_R2
Timer_R2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_R2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_R2_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_R2_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_R2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_R2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_R2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_R2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_R2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_R2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_R2_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_R2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_R2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_R2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_R2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_R2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_R2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_R2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_R2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_R2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_R2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_R2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_R2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_R2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_R2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_R2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_R2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_R2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_R2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_R2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_R2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_R2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_R2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_R2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_R2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_R2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_R2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Timer_R2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_R2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Timer_R3
Timer_R3_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Timer_R3_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Timer_R3_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Timer_R3_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Timer_R3_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Timer_R3_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Timer_R3_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Timer_R3_TimerHW__PER0 EQU CYREG_TMR3_PER0
Timer_R3_TimerHW__PER1 EQU CYREG_TMR3_PER1
Timer_R3_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_R3_TimerHW__PM_ACT_MSK EQU 0x08
Timer_R3_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_R3_TimerHW__PM_STBY_MSK EQU 0x08
Timer_R3_TimerHW__RT0 EQU CYREG_TMR3_RT0
Timer_R3_TimerHW__RT1 EQU CYREG_TMR3_RT1
Timer_R3_TimerHW__SR0 EQU CYREG_TMR3_SR0

; ShieldLed
ShieldLed__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
ShieldLed__0__MASK EQU 0x08
ShieldLed__0__PC EQU CYREG_PRT2_PC3
ShieldLed__0__PORT EQU 2
ShieldLed__0__SHIFT EQU 3
ShieldLed__AG EQU CYREG_PRT2_AG
ShieldLed__AMUX EQU CYREG_PRT2_AMUX
ShieldLed__BIE EQU CYREG_PRT2_BIE
ShieldLed__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ShieldLed__BYP EQU CYREG_PRT2_BYP
ShieldLed__CTL EQU CYREG_PRT2_CTL
ShieldLed__DM0 EQU CYREG_PRT2_DM0
ShieldLed__DM1 EQU CYREG_PRT2_DM1
ShieldLed__DM2 EQU CYREG_PRT2_DM2
ShieldLed__DR EQU CYREG_PRT2_DR
ShieldLed__INP_DIS EQU CYREG_PRT2_INP_DIS
ShieldLed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ShieldLed__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ShieldLed__LCD_EN EQU CYREG_PRT2_LCD_EN
ShieldLed__MASK EQU 0x08
ShieldLed__PORT EQU 2
ShieldLed__PRT EQU CYREG_PRT2_PRT
ShieldLed__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ShieldLed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ShieldLed__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ShieldLed__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ShieldLed__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ShieldLed__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ShieldLed__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ShieldLed__PS EQU CYREG_PRT2_PS
ShieldLed__SHIFT EQU 3
ShieldLed__SLW EQU CYREG_PRT2_SLW

; ultra_isr
ultra_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ultra_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ultra_isr__INTC_MASK EQU 0x10
ultra_isr__INTC_NUMBER EQU 4
ultra_isr__INTC_PRIOR_NUM EQU 7
ultra_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ultra_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ultra_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BatteryLed
BatteryLed__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
BatteryLed__0__MASK EQU 0x02
BatteryLed__0__PC EQU CYREG_PRT2_PC1
BatteryLed__0__PORT EQU 2
BatteryLed__0__SHIFT EQU 1
BatteryLed__AG EQU CYREG_PRT2_AG
BatteryLed__AMUX EQU CYREG_PRT2_AMUX
BatteryLed__BIE EQU CYREG_PRT2_BIE
BatteryLed__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BatteryLed__BYP EQU CYREG_PRT2_BYP
BatteryLed__CTL EQU CYREG_PRT2_CTL
BatteryLed__DM0 EQU CYREG_PRT2_DM0
BatteryLed__DM1 EQU CYREG_PRT2_DM1
BatteryLed__DM2 EQU CYREG_PRT2_DM2
BatteryLed__DR EQU CYREG_PRT2_DR
BatteryLed__INP_DIS EQU CYREG_PRT2_INP_DIS
BatteryLed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BatteryLed__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BatteryLed__LCD_EN EQU CYREG_PRT2_LCD_EN
BatteryLed__MASK EQU 0x02
BatteryLed__PORT EQU 2
BatteryLed__PRT EQU CYREG_PRT2_PRT
BatteryLed__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BatteryLed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BatteryLed__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BatteryLed__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BatteryLed__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BatteryLed__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BatteryLed__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BatteryLed__PS EQU CYREG_PRT2_PS
BatteryLed__SHIFT EQU 1
BatteryLed__SLW EQU CYREG_PRT2_SLW

; sensor_isr
sensor_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sensor_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sensor_isr__INTC_MASK EQU 0x08
sensor_isr__INTC_NUMBER EQU 3
sensor_isr__INTC_PRIOR_NUM EQU 7
sensor_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
sensor_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sensor_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_Battery
ADC_Battery_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_Battery_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_Battery_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_Battery_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_Battery_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_Battery_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_Battery_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_Battery_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_Battery_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_Battery_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_Battery_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_Battery_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_Battery_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_Battery_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_Battery_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_Battery_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_Battery_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_Battery_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_Battery_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_Battery_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_Battery_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Battery_Bypass__0__MASK EQU 0x04
ADC_Battery_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Battery_Bypass__0__PORT EQU 0
ADC_Battery_Bypass__0__SHIFT EQU 2
ADC_Battery_Bypass__AG EQU CYREG_PRT0_AG
ADC_Battery_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Battery_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Battery_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Battery_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Battery_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Battery_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Battery_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Battery_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Battery_Bypass__DR EQU CYREG_PRT0_DR
ADC_Battery_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Battery_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Battery_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Battery_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Battery_Bypass__MASK EQU 0x04
ADC_Battery_Bypass__PORT EQU 0
ADC_Battery_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Battery_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Battery_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Battery_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Battery_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Battery_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Battery_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Battery_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Battery_Bypass__PS EQU CYREG_PRT0_PS
ADC_Battery_Bypass__SHIFT EQU 2
ADC_Battery_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_Battery_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_Battery_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_Battery_IRQ__INTC_MASK EQU 0x02
ADC_Battery_IRQ__INTC_NUMBER EQU 1
ADC_Battery_IRQ__INTC_PRIOR_NUM EQU 7
ADC_Battery_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_Battery_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_Battery_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_Battery_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_Battery_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_Battery_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_Battery_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Battery_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_Battery_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_Battery_theACLK__INDEX EQU 0x00
ADC_Battery_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_Battery_theACLK__PM_ACT_MSK EQU 0x01
ADC_Battery_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_Battery_theACLK__PM_STBY_MSK EQU 0x01

; Battery_pin
Battery_pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Battery_pin__0__MASK EQU 0x20
Battery_pin__0__PC EQU CYREG_PRT2_PC5
Battery_pin__0__PORT EQU 2
Battery_pin__0__SHIFT EQU 5
Battery_pin__AG EQU CYREG_PRT2_AG
Battery_pin__AMUX EQU CYREG_PRT2_AMUX
Battery_pin__BIE EQU CYREG_PRT2_BIE
Battery_pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Battery_pin__BYP EQU CYREG_PRT2_BYP
Battery_pin__CTL EQU CYREG_PRT2_CTL
Battery_pin__DM0 EQU CYREG_PRT2_DM0
Battery_pin__DM1 EQU CYREG_PRT2_DM1
Battery_pin__DM2 EQU CYREG_PRT2_DM2
Battery_pin__DR EQU CYREG_PRT2_DR
Battery_pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Battery_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Battery_pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Battery_pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Battery_pin__MASK EQU 0x20
Battery_pin__PORT EQU 2
Battery_pin__PRT EQU CYREG_PRT2_PRT
Battery_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Battery_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Battery_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Battery_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Battery_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Battery_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Battery_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Battery_pin__PS EQU CYREG_PRT2_PS
Battery_pin__SHIFT EQU 5
Battery_pin__SLW EQU CYREG_PRT2_SLW

; IR_receiver
IR_receiver__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
IR_receiver__0__MASK EQU 0x80
IR_receiver__0__PC EQU CYREG_PRT1_PC7
IR_receiver__0__PORT EQU 1
IR_receiver__0__SHIFT EQU 7
IR_receiver__AG EQU CYREG_PRT1_AG
IR_receiver__AMUX EQU CYREG_PRT1_AMUX
IR_receiver__BIE EQU CYREG_PRT1_BIE
IR_receiver__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IR_receiver__BYP EQU CYREG_PRT1_BYP
IR_receiver__CTL EQU CYREG_PRT1_CTL
IR_receiver__DM0 EQU CYREG_PRT1_DM0
IR_receiver__DM1 EQU CYREG_PRT1_DM1
IR_receiver__DM2 EQU CYREG_PRT1_DM2
IR_receiver__DR EQU CYREG_PRT1_DR
IR_receiver__INP_DIS EQU CYREG_PRT1_INP_DIS
IR_receiver__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IR_receiver__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IR_receiver__LCD_EN EQU CYREG_PRT1_LCD_EN
IR_receiver__MASK EQU 0x80
IR_receiver__PORT EQU 1
IR_receiver__PRT EQU CYREG_PRT1_PRT
IR_receiver__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IR_receiver__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IR_receiver__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IR_receiver__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IR_receiver__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IR_receiver__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IR_receiver__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IR_receiver__PS EQU CYREG_PRT1_PS
IR_receiver__SHIFT EQU 7
IR_receiver__SLW EQU CYREG_PRT1_SLW

; timer_clock
timer_clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_4__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_4__INDEX EQU 0x01
timer_clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_4__PM_ACT_MSK EQU 0x02
timer_clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_4__PM_STBY_MSK EQU 0x02

; MotorDirLeft
MotorDirLeft__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
MotorDirLeft__0__MASK EQU 0x80
MotorDirLeft__0__PC EQU CYREG_PRT3_PC7
MotorDirLeft__0__PORT EQU 3
MotorDirLeft__0__SHIFT EQU 7
MotorDirLeft__AG EQU CYREG_PRT3_AG
MotorDirLeft__AMUX EQU CYREG_PRT3_AMUX
MotorDirLeft__BIE EQU CYREG_PRT3_BIE
MotorDirLeft__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MotorDirLeft__BYP EQU CYREG_PRT3_BYP
MotorDirLeft__CTL EQU CYREG_PRT3_CTL
MotorDirLeft__DM0 EQU CYREG_PRT3_DM0
MotorDirLeft__DM1 EQU CYREG_PRT3_DM1
MotorDirLeft__DM2 EQU CYREG_PRT3_DM2
MotorDirLeft__DR EQU CYREG_PRT3_DR
MotorDirLeft__INP_DIS EQU CYREG_PRT3_INP_DIS
MotorDirLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MotorDirLeft__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MotorDirLeft__LCD_EN EQU CYREG_PRT3_LCD_EN
MotorDirLeft__MASK EQU 0x80
MotorDirLeft__PORT EQU 3
MotorDirLeft__PRT EQU CYREG_PRT3_PRT
MotorDirLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MotorDirLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MotorDirLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MotorDirLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MotorDirLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MotorDirLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MotorDirLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MotorDirLeft__PS EQU CYREG_PRT3_PS
MotorDirLeft__SHIFT EQU 7
MotorDirLeft__SLW EQU CYREG_PRT3_SLW

; MotorPwmLeft
MotorPwmLeft__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
MotorPwmLeft__0__MASK EQU 0x20
MotorPwmLeft__0__PC EQU CYREG_PRT3_PC5
MotorPwmLeft__0__PORT EQU 3
MotorPwmLeft__0__SHIFT EQU 5
MotorPwmLeft__AG EQU CYREG_PRT3_AG
MotorPwmLeft__AMUX EQU CYREG_PRT3_AMUX
MotorPwmLeft__BIE EQU CYREG_PRT3_BIE
MotorPwmLeft__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MotorPwmLeft__BYP EQU CYREG_PRT3_BYP
MotorPwmLeft__CTL EQU CYREG_PRT3_CTL
MotorPwmLeft__DM0 EQU CYREG_PRT3_DM0
MotorPwmLeft__DM1 EQU CYREG_PRT3_DM1
MotorPwmLeft__DM2 EQU CYREG_PRT3_DM2
MotorPwmLeft__DR EQU CYREG_PRT3_DR
MotorPwmLeft__INP_DIS EQU CYREG_PRT3_INP_DIS
MotorPwmLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MotorPwmLeft__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MotorPwmLeft__LCD_EN EQU CYREG_PRT3_LCD_EN
MotorPwmLeft__MASK EQU 0x20
MotorPwmLeft__PORT EQU 3
MotorPwmLeft__PRT EQU CYREG_PRT3_PRT
MotorPwmLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MotorPwmLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MotorPwmLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MotorPwmLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MotorPwmLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MotorPwmLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MotorPwmLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MotorPwmLeft__PS EQU CYREG_PRT3_PS
MotorPwmLeft__SHIFT EQU 5
MotorPwmLeft__SLW EQU CYREG_PRT3_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; MotorDirRight
MotorDirRight__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
MotorDirRight__0__MASK EQU 0x01
MotorDirRight__0__PC EQU CYREG_IO_PC_PRT15_PC0
MotorDirRight__0__PORT EQU 15
MotorDirRight__0__SHIFT EQU 0
MotorDirRight__AG EQU CYREG_PRT15_AG
MotorDirRight__AMUX EQU CYREG_PRT15_AMUX
MotorDirRight__BIE EQU CYREG_PRT15_BIE
MotorDirRight__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MotorDirRight__BYP EQU CYREG_PRT15_BYP
MotorDirRight__CTL EQU CYREG_PRT15_CTL
MotorDirRight__DM0 EQU CYREG_PRT15_DM0
MotorDirRight__DM1 EQU CYREG_PRT15_DM1
MotorDirRight__DM2 EQU CYREG_PRT15_DM2
MotorDirRight__DR EQU CYREG_PRT15_DR
MotorDirRight__INP_DIS EQU CYREG_PRT15_INP_DIS
MotorDirRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MotorDirRight__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MotorDirRight__LCD_EN EQU CYREG_PRT15_LCD_EN
MotorDirRight__MASK EQU 0x01
MotorDirRight__PORT EQU 15
MotorDirRight__PRT EQU CYREG_PRT15_PRT
MotorDirRight__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MotorDirRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MotorDirRight__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MotorDirRight__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MotorDirRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MotorDirRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MotorDirRight__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MotorDirRight__PS EQU CYREG_PRT15_PS
MotorDirRight__SHIFT EQU 0
MotorDirRight__SLW EQU CYREG_PRT15_SLW

; MotorPwmRight
MotorPwmRight__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
MotorPwmRight__0__MASK EQU 0x40
MotorPwmRight__0__PC EQU CYREG_PRT3_PC6
MotorPwmRight__0__PORT EQU 3
MotorPwmRight__0__SHIFT EQU 6
MotorPwmRight__AG EQU CYREG_PRT3_AG
MotorPwmRight__AMUX EQU CYREG_PRT3_AMUX
MotorPwmRight__BIE EQU CYREG_PRT3_BIE
MotorPwmRight__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MotorPwmRight__BYP EQU CYREG_PRT3_BYP
MotorPwmRight__CTL EQU CYREG_PRT3_CTL
MotorPwmRight__DM0 EQU CYREG_PRT3_DM0
MotorPwmRight__DM1 EQU CYREG_PRT3_DM1
MotorPwmRight__DM2 EQU CYREG_PRT3_DM2
MotorPwmRight__DR EQU CYREG_PRT3_DR
MotorPwmRight__INP_DIS EQU CYREG_PRT3_INP_DIS
MotorPwmRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MotorPwmRight__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MotorPwmRight__LCD_EN EQU CYREG_PRT3_LCD_EN
MotorPwmRight__MASK EQU 0x40
MotorPwmRight__PORT EQU 3
MotorPwmRight__PRT EQU CYREG_PRT3_PRT
MotorPwmRight__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MotorPwmRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MotorPwmRight__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MotorPwmRight__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MotorPwmRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MotorPwmRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MotorPwmRight__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MotorPwmRight__PS EQU CYREG_PRT3_PS
MotorPwmRight__SHIFT EQU 6
MotorPwmRight__SLW EQU CYREG_PRT3_SLW

; Timer_TimerUDB
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000801B
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
