Determining the location of the ModelSim executable...

Using: A:\Programas\quartus\modelsim_ase\win32aloem\

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uart_hc05 -c uart_hc05 --vector_source="A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/Waveform12.vwf" --testbench_file="A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/Waveform12.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 11 20:00:17 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uart_hc05 -c uart_hc05 --vector_source="A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/Waveform12.vwf" --testbench_file="A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/Waveform12.vwf.vt"
Info (119006): Selected device EP4CE115F29C7 for design "uart_hc05"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/" uart_hc05 -c uart_hc05

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 11 20:00:18 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/" uart_hc05 -c uart_hc05
Info (119006): Selected device EP4CE115F29C7 for design "uart_hc05"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file uart_hc05.vo in folder "A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Thu Feb 11 20:00:19 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/uart_hc05.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

A:/Programas/quartus/modelsim_ase/win32aloem//vsim -c -do uart_hc05.do

Reading A:/Programas/quartus/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do uart_hc05.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:21 on Feb 11,2021
# vlog -work work uart_hc05.vo 
# -- Compiling module uart_hc05
# 
# Top level modules:
# 	uart_hc05
# End time: 20:00:21 on Feb 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:21 on Feb 11,2021
# vlog -work work Waveform12.vwf.vt 

# -- Compiling module uart_hc05_vlg_vec_tst
# 
# Top level modules:
# 	uart_hc05_vlg_vec_tst
# End time: 20:00:21 on Feb 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.uart_hc05_vlg_vec_tst 
# Start time: 20:00:21 on Feb 11,2021
# Loading work.uart_hc05_vlg_vec_tst
# Loading work.uart_hc05
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform12.vwf.vt(47)
#    Time: 100 us  Iteration: 0  Instance: /uart_hc05_vlg_vec_tst
# End time: 20:00:21 on Feb 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/Waveform12.vwf...

Reading A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/uart_hc05.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to A:/Wokspace Files/Documentos/FPGA_IoT_Research/src/simulation/qsim/uart_hc05_20210211200021.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.