# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller --top-module uart_controller --vpi --public-flat-rw --prefix Vtop -o uart_controller -LDFLAGS -Wl,-rpath,/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -L/Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL /Library/Frameworks/Python.framework/Versions/3.12/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
S     25818 128286828  1767250755           0  1767250755           0 "DcHiDnwZQq5wCZBW2DEJ0sOTtlib77Et4iCCBtAj" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv"
S      3817 128129470  1767209145           0  1767209145           0 "JRfg4qBnQxVYSC2Z4Qu6Pfy6fuwAJry4p7NhzqYO" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv"
S      2741 128129472  1767209145           0  1767209145           0 "Bgb8DApz17XkfpAqmAZyARzZPe7Gozg6JQrGR70X" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
T      6074 128299471  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.cpp"
T      4307 128299470  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.h"
T      2442 128299481  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.mk"
T       669 128299469  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Dpi.cpp"
T       520 128299468  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Dpi.h"
T     21786 128299466  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Syms.cpp"
T      1471 128299467  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Syms.h"
T       290 128299478  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__TraceDecls__0__Slow.cpp"
T      9629 128299479  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Trace__0.cpp"
T     31298 128299477  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Trace__0__Slow.cpp"
T      8587 128299473  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root.h"
T     67286 128299476  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__0.cpp"
T     20166 128299475  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__0__Slow.cpp"
T      1938 128299474  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__Slow.cpp"
T       773 128299472  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__pch.h"
T      2365 128299482  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__ver.d"
T         0        0  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__verFiles.dat"
T      1753 128299480  1767251749           0  1767251749           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
