$date
	Fri Apr 15 23:45:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! zero_out $end
$var wire 3 " zcv_out [2:0] $end
$var wire 3 # zcv_correct [2:0] $end
$var wire 32 $ result_out [31:0] $end
$var wire 32 % result_correct [31:0] $end
$var wire 1 & overflow_out $end
$var wire 4 ' opcode_tmp [3:0] $end
$var wire 1 ( cout_out $end
$var reg 1 ) clk $end
$var reg 6 * correct_count [5:0] $end
$var reg 6 + error_count [5:0] $end
$var reg 6 , error_count_tmp [5:0] $end
$var reg 4 - operation_in [3:0] $end
$var reg 6 . pattern_count [5:0] $end
$var reg 1 / rst_n $end
$var reg 32 0 src1_in [31:0] $end
$var reg 32 1 src2_in [31:0] $end
$var reg 1 2 start_check $end
$scope module alu $end
$var wire 4 3 ALU_control [3:0] $end
$var wire 1 / rst_n $end
$var wire 32 4 src1 [31:0] $end
$var wire 32 5 src2 [31:0] $end
$var wire 32 6 tmp_cout_reg [31:0] $end
$var wire 1 7 set $end
$var wire 2 8 operation [1:0] $end
$var wire 1 9 non $end
$var wire 32 : mux_end [31:0] $end
$var wire 1 ; cin $end
$var wire 1 < Binvert $end
$var wire 1 = Ainvert $end
$var reg 1 ( cout $end
$var reg 1 & overflow $end
$var reg 32 > result [31:0] $end
$var reg 1 ! zero $end
$scope begin genblk1[0] $end
$scope begin genblk2 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 ? and_res $end
$var wire 1 ; cin $end
$var wire 1 7 less $end
$var wire 1 @ not_a $end
$var wire 1 A not_b $end
$var wire 2 B operation [1:0] $end
$var wire 1 C or_res $end
$var wire 1 D src1 $end
$var wire 1 E src2 $end
$var wire 1 F mux_end $end
$var wire 1 G carry $end
$var wire 1 H b_res $end
$var wire 1 I add_res $end
$var wire 1 J a_res $end
$var reg 1 K cout $end
$var reg 1 L result $end
$var reg 2 M t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 D src1 $end
$var wire 1 @ src2 $end
$var reg 1 J result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 E src1 $end
$var wire 1 A src2 $end
$var reg 1 H result $end
$upscope $end
$scope module m3 $end
$var wire 4 N select [3:0] $end
$var wire 1 ? src1 $end
$var wire 1 C src2 $end
$var wire 1 I src3 $end
$var wire 1 7 src4 $end
$var reg 1 F result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 O and_res $end
$var wire 1 P cin $end
$var wire 1 Q less $end
$var wire 1 R not_a $end
$var wire 1 S not_b $end
$var wire 2 T operation [1:0] $end
$var wire 1 U or_res $end
$var wire 1 V src1 $end
$var wire 1 W src2 $end
$var wire 1 X mux_end $end
$var wire 1 Y carry $end
$var wire 1 Z b_res $end
$var wire 1 [ add_res $end
$var wire 1 \ a_res $end
$var reg 1 ] cout $end
$var reg 1 ^ result $end
$var reg 2 _ t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 V src1 $end
$var wire 1 R src2 $end
$var reg 1 \ result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 W src1 $end
$var wire 1 S src2 $end
$var reg 1 Z result $end
$upscope $end
$scope module m3 $end
$var wire 4 ` select [3:0] $end
$var wire 1 O src1 $end
$var wire 1 U src2 $end
$var wire 1 [ src3 $end
$var wire 1 Q src4 $end
$var reg 1 X result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 a and_res $end
$var wire 1 b cin $end
$var wire 1 c less $end
$var wire 1 d not_a $end
$var wire 1 e not_b $end
$var wire 2 f operation [1:0] $end
$var wire 1 g or_res $end
$var wire 1 h src1 $end
$var wire 1 i src2 $end
$var wire 1 j mux_end $end
$var wire 1 k carry $end
$var wire 1 l b_res $end
$var wire 1 m add_res $end
$var wire 1 n a_res $end
$var reg 1 o cout $end
$var reg 1 p result $end
$var reg 2 q t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 h src1 $end
$var wire 1 d src2 $end
$var reg 1 n result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 i src1 $end
$var wire 1 e src2 $end
$var reg 1 l result $end
$upscope $end
$scope module m3 $end
$var wire 4 r select [3:0] $end
$var wire 1 a src1 $end
$var wire 1 g src2 $end
$var wire 1 m src3 $end
$var wire 1 c src4 $end
$var reg 1 j result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 s and_res $end
$var wire 1 t cin $end
$var wire 1 u less $end
$var wire 1 v not_a $end
$var wire 1 w not_b $end
$var wire 2 x operation [1:0] $end
$var wire 1 y or_res $end
$var wire 1 z src1 $end
$var wire 1 { src2 $end
$var wire 1 | mux_end $end
$var wire 1 } carry $end
$var wire 1 ~ b_res $end
$var wire 1 !" add_res $end
$var wire 1 "" a_res $end
$var reg 1 #" cout $end
$var reg 1 $" result $end
$var reg 2 %" t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 z src1 $end
$var wire 1 v src2 $end
$var reg 1 "" result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 { src1 $end
$var wire 1 w src2 $end
$var reg 1 ~ result $end
$upscope $end
$scope module m3 $end
$var wire 4 &" select [3:0] $end
$var wire 1 s src1 $end
$var wire 1 y src2 $end
$var wire 1 !" src3 $end
$var wire 1 u src4 $end
$var reg 1 | result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 '" and_res $end
$var wire 1 (" cin $end
$var wire 1 )" less $end
$var wire 1 *" not_a $end
$var wire 1 +" not_b $end
$var wire 2 ," operation [1:0] $end
$var wire 1 -" or_res $end
$var wire 1 ." src1 $end
$var wire 1 /" src2 $end
$var wire 1 0" mux_end $end
$var wire 1 1" carry $end
$var wire 1 2" b_res $end
$var wire 1 3" add_res $end
$var wire 1 4" a_res $end
$var reg 1 5" cout $end
$var reg 1 6" result $end
$var reg 2 7" t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 ." src1 $end
$var wire 1 *" src2 $end
$var reg 1 4" result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 /" src1 $end
$var wire 1 +" src2 $end
$var reg 1 2" result $end
$upscope $end
$scope module m3 $end
$var wire 4 8" select [3:0] $end
$var wire 1 '" src1 $end
$var wire 1 -" src2 $end
$var wire 1 3" src3 $end
$var wire 1 )" src4 $end
$var reg 1 0" result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 9" and_res $end
$var wire 1 :" cin $end
$var wire 1 ;" less $end
$var wire 1 <" not_a $end
$var wire 1 =" not_b $end
$var wire 2 >" operation [1:0] $end
$var wire 1 ?" or_res $end
$var wire 1 @" src1 $end
$var wire 1 A" src2 $end
$var wire 1 B" mux_end $end
$var wire 1 C" carry $end
$var wire 1 D" b_res $end
$var wire 1 E" add_res $end
$var wire 1 F" a_res $end
$var reg 1 G" cout $end
$var reg 1 H" result $end
$var reg 2 I" t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 @" src1 $end
$var wire 1 <" src2 $end
$var reg 1 F" result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 A" src1 $end
$var wire 1 =" src2 $end
$var reg 1 D" result $end
$upscope $end
$scope module m3 $end
$var wire 4 J" select [3:0] $end
$var wire 1 9" src1 $end
$var wire 1 ?" src2 $end
$var wire 1 E" src3 $end
$var wire 1 ;" src4 $end
$var reg 1 B" result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 K" and_res $end
$var wire 1 L" cin $end
$var wire 1 M" less $end
$var wire 1 N" not_a $end
$var wire 1 O" not_b $end
$var wire 2 P" operation [1:0] $end
$var wire 1 Q" or_res $end
$var wire 1 R" src1 $end
$var wire 1 S" src2 $end
$var wire 1 T" mux_end $end
$var wire 1 U" carry $end
$var wire 1 V" b_res $end
$var wire 1 W" add_res $end
$var wire 1 X" a_res $end
$var reg 1 Y" cout $end
$var reg 1 Z" result $end
$var reg 2 [" t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 R" src1 $end
$var wire 1 N" src2 $end
$var reg 1 X" result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 S" src1 $end
$var wire 1 O" src2 $end
$var reg 1 V" result $end
$upscope $end
$scope module m3 $end
$var wire 4 \" select [3:0] $end
$var wire 1 K" src1 $end
$var wire 1 Q" src2 $end
$var wire 1 W" src3 $end
$var wire 1 M" src4 $end
$var reg 1 T" result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 ]" and_res $end
$var wire 1 ^" cin $end
$var wire 1 _" less $end
$var wire 1 `" not_a $end
$var wire 1 a" not_b $end
$var wire 2 b" operation [1:0] $end
$var wire 1 c" or_res $end
$var wire 1 d" src1 $end
$var wire 1 e" src2 $end
$var wire 1 f" mux_end $end
$var wire 1 g" carry $end
$var wire 1 h" b_res $end
$var wire 1 i" add_res $end
$var wire 1 j" a_res $end
$var reg 1 k" cout $end
$var reg 1 l" result $end
$var reg 2 m" t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 d" src1 $end
$var wire 1 `" src2 $end
$var reg 1 j" result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 e" src1 $end
$var wire 1 a" src2 $end
$var reg 1 h" result $end
$upscope $end
$scope module m3 $end
$var wire 4 n" select [3:0] $end
$var wire 1 ]" src1 $end
$var wire 1 c" src2 $end
$var wire 1 i" src3 $end
$var wire 1 _" src4 $end
$var reg 1 f" result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 o" and_res $end
$var wire 1 p" cin $end
$var wire 1 q" less $end
$var wire 1 r" not_a $end
$var wire 1 s" not_b $end
$var wire 2 t" operation [1:0] $end
$var wire 1 u" or_res $end
$var wire 1 v" src1 $end
$var wire 1 w" src2 $end
$var wire 1 x" mux_end $end
$var wire 1 y" carry $end
$var wire 1 z" b_res $end
$var wire 1 {" add_res $end
$var wire 1 |" a_res $end
$var reg 1 }" cout $end
$var reg 1 ~" result $end
$var reg 2 !# t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 v" src1 $end
$var wire 1 r" src2 $end
$var reg 1 |" result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 w" src1 $end
$var wire 1 s" src2 $end
$var reg 1 z" result $end
$upscope $end
$scope module m3 $end
$var wire 4 "# select [3:0] $end
$var wire 1 o" src1 $end
$var wire 1 u" src2 $end
$var wire 1 {" src3 $end
$var wire 1 q" src4 $end
$var reg 1 x" result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 ## and_res $end
$var wire 1 $# cin $end
$var wire 1 %# less $end
$var wire 1 &# not_a $end
$var wire 1 '# not_b $end
$var wire 2 (# operation [1:0] $end
$var wire 1 )# or_res $end
$var wire 1 *# src1 $end
$var wire 1 +# src2 $end
$var wire 1 ,# mux_end $end
$var wire 1 -# carry $end
$var wire 1 .# b_res $end
$var wire 1 /# add_res $end
$var wire 1 0# a_res $end
$var reg 1 1# cout $end
$var reg 1 2# result $end
$var reg 2 3# t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 *# src1 $end
$var wire 1 &# src2 $end
$var reg 1 0# result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 +# src1 $end
$var wire 1 '# src2 $end
$var reg 1 .# result $end
$upscope $end
$scope module m3 $end
$var wire 4 4# select [3:0] $end
$var wire 1 ## src1 $end
$var wire 1 )# src2 $end
$var wire 1 /# src3 $end
$var wire 1 %# src4 $end
$var reg 1 ,# result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[10] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 5# and_res $end
$var wire 1 6# cin $end
$var wire 1 7# less $end
$var wire 1 8# not_a $end
$var wire 1 9# not_b $end
$var wire 2 :# operation [1:0] $end
$var wire 1 ;# or_res $end
$var wire 1 <# src1 $end
$var wire 1 =# src2 $end
$var wire 1 ># mux_end $end
$var wire 1 ?# carry $end
$var wire 1 @# b_res $end
$var wire 1 A# add_res $end
$var wire 1 B# a_res $end
$var reg 1 C# cout $end
$var reg 1 D# result $end
$var reg 2 E# t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 <# src1 $end
$var wire 1 8# src2 $end
$var reg 1 B# result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 =# src1 $end
$var wire 1 9# src2 $end
$var reg 1 @# result $end
$upscope $end
$scope module m3 $end
$var wire 4 F# select [3:0] $end
$var wire 1 5# src1 $end
$var wire 1 ;# src2 $end
$var wire 1 A# src3 $end
$var wire 1 7# src4 $end
$var reg 1 ># result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[11] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 G# and_res $end
$var wire 1 H# cin $end
$var wire 1 I# less $end
$var wire 1 J# not_a $end
$var wire 1 K# not_b $end
$var wire 2 L# operation [1:0] $end
$var wire 1 M# or_res $end
$var wire 1 N# src1 $end
$var wire 1 O# src2 $end
$var wire 1 P# mux_end $end
$var wire 1 Q# carry $end
$var wire 1 R# b_res $end
$var wire 1 S# add_res $end
$var wire 1 T# a_res $end
$var reg 1 U# cout $end
$var reg 1 V# result $end
$var reg 2 W# t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 N# src1 $end
$var wire 1 J# src2 $end
$var reg 1 T# result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 O# src1 $end
$var wire 1 K# src2 $end
$var reg 1 R# result $end
$upscope $end
$scope module m3 $end
$var wire 4 X# select [3:0] $end
$var wire 1 G# src1 $end
$var wire 1 M# src2 $end
$var wire 1 S# src3 $end
$var wire 1 I# src4 $end
$var reg 1 P# result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[12] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 Y# and_res $end
$var wire 1 Z# cin $end
$var wire 1 [# less $end
$var wire 1 \# not_a $end
$var wire 1 ]# not_b $end
$var wire 2 ^# operation [1:0] $end
$var wire 1 _# or_res $end
$var wire 1 `# src1 $end
$var wire 1 a# src2 $end
$var wire 1 b# mux_end $end
$var wire 1 c# carry $end
$var wire 1 d# b_res $end
$var wire 1 e# add_res $end
$var wire 1 f# a_res $end
$var reg 1 g# cout $end
$var reg 1 h# result $end
$var reg 2 i# t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 `# src1 $end
$var wire 1 \# src2 $end
$var reg 1 f# result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 a# src1 $end
$var wire 1 ]# src2 $end
$var reg 1 d# result $end
$upscope $end
$scope module m3 $end
$var wire 4 j# select [3:0] $end
$var wire 1 Y# src1 $end
$var wire 1 _# src2 $end
$var wire 1 e# src3 $end
$var wire 1 [# src4 $end
$var reg 1 b# result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[13] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 k# and_res $end
$var wire 1 l# cin $end
$var wire 1 m# less $end
$var wire 1 n# not_a $end
$var wire 1 o# not_b $end
$var wire 2 p# operation [1:0] $end
$var wire 1 q# or_res $end
$var wire 1 r# src1 $end
$var wire 1 s# src2 $end
$var wire 1 t# mux_end $end
$var wire 1 u# carry $end
$var wire 1 v# b_res $end
$var wire 1 w# add_res $end
$var wire 1 x# a_res $end
$var reg 1 y# cout $end
$var reg 1 z# result $end
$var reg 2 {# t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 r# src1 $end
$var wire 1 n# src2 $end
$var reg 1 x# result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 s# src1 $end
$var wire 1 o# src2 $end
$var reg 1 v# result $end
$upscope $end
$scope module m3 $end
$var wire 4 |# select [3:0] $end
$var wire 1 k# src1 $end
$var wire 1 q# src2 $end
$var wire 1 w# src3 $end
$var wire 1 m# src4 $end
$var reg 1 t# result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[14] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 }# and_res $end
$var wire 1 ~# cin $end
$var wire 1 !$ less $end
$var wire 1 "$ not_a $end
$var wire 1 #$ not_b $end
$var wire 2 $$ operation [1:0] $end
$var wire 1 %$ or_res $end
$var wire 1 &$ src1 $end
$var wire 1 '$ src2 $end
$var wire 1 ($ mux_end $end
$var wire 1 )$ carry $end
$var wire 1 *$ b_res $end
$var wire 1 +$ add_res $end
$var wire 1 ,$ a_res $end
$var reg 1 -$ cout $end
$var reg 1 .$ result $end
$var reg 2 /$ t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 &$ src1 $end
$var wire 1 "$ src2 $end
$var reg 1 ,$ result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 '$ src1 $end
$var wire 1 #$ src2 $end
$var reg 1 *$ result $end
$upscope $end
$scope module m3 $end
$var wire 4 0$ select [3:0] $end
$var wire 1 }# src1 $end
$var wire 1 %$ src2 $end
$var wire 1 +$ src3 $end
$var wire 1 !$ src4 $end
$var reg 1 ($ result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[15] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 1$ and_res $end
$var wire 1 2$ cin $end
$var wire 1 3$ less $end
$var wire 1 4$ not_a $end
$var wire 1 5$ not_b $end
$var wire 2 6$ operation [1:0] $end
$var wire 1 7$ or_res $end
$var wire 1 8$ src1 $end
$var wire 1 9$ src2 $end
$var wire 1 :$ mux_end $end
$var wire 1 ;$ carry $end
$var wire 1 <$ b_res $end
$var wire 1 =$ add_res $end
$var wire 1 >$ a_res $end
$var reg 1 ?$ cout $end
$var reg 1 @$ result $end
$var reg 2 A$ t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 8$ src1 $end
$var wire 1 4$ src2 $end
$var reg 1 >$ result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 9$ src1 $end
$var wire 1 5$ src2 $end
$var reg 1 <$ result $end
$upscope $end
$scope module m3 $end
$var wire 4 B$ select [3:0] $end
$var wire 1 1$ src1 $end
$var wire 1 7$ src2 $end
$var wire 1 =$ src3 $end
$var wire 1 3$ src4 $end
$var reg 1 :$ result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[16] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 C$ and_res $end
$var wire 1 D$ cin $end
$var wire 1 E$ less $end
$var wire 1 F$ not_a $end
$var wire 1 G$ not_b $end
$var wire 2 H$ operation [1:0] $end
$var wire 1 I$ or_res $end
$var wire 1 J$ src1 $end
$var wire 1 K$ src2 $end
$var wire 1 L$ mux_end $end
$var wire 1 M$ carry $end
$var wire 1 N$ b_res $end
$var wire 1 O$ add_res $end
$var wire 1 P$ a_res $end
$var reg 1 Q$ cout $end
$var reg 1 R$ result $end
$var reg 2 S$ t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 J$ src1 $end
$var wire 1 F$ src2 $end
$var reg 1 P$ result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 K$ src1 $end
$var wire 1 G$ src2 $end
$var reg 1 N$ result $end
$upscope $end
$scope module m3 $end
$var wire 4 T$ select [3:0] $end
$var wire 1 C$ src1 $end
$var wire 1 I$ src2 $end
$var wire 1 O$ src3 $end
$var wire 1 E$ src4 $end
$var reg 1 L$ result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[17] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 U$ and_res $end
$var wire 1 V$ cin $end
$var wire 1 W$ less $end
$var wire 1 X$ not_a $end
$var wire 1 Y$ not_b $end
$var wire 2 Z$ operation [1:0] $end
$var wire 1 [$ or_res $end
$var wire 1 \$ src1 $end
$var wire 1 ]$ src2 $end
$var wire 1 ^$ mux_end $end
$var wire 1 _$ carry $end
$var wire 1 `$ b_res $end
$var wire 1 a$ add_res $end
$var wire 1 b$ a_res $end
$var reg 1 c$ cout $end
$var reg 1 d$ result $end
$var reg 2 e$ t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 \$ src1 $end
$var wire 1 X$ src2 $end
$var reg 1 b$ result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 ]$ src1 $end
$var wire 1 Y$ src2 $end
$var reg 1 `$ result $end
$upscope $end
$scope module m3 $end
$var wire 4 f$ select [3:0] $end
$var wire 1 U$ src1 $end
$var wire 1 [$ src2 $end
$var wire 1 a$ src3 $end
$var wire 1 W$ src4 $end
$var reg 1 ^$ result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[18] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 g$ and_res $end
$var wire 1 h$ cin $end
$var wire 1 i$ less $end
$var wire 1 j$ not_a $end
$var wire 1 k$ not_b $end
$var wire 2 l$ operation [1:0] $end
$var wire 1 m$ or_res $end
$var wire 1 n$ src1 $end
$var wire 1 o$ src2 $end
$var wire 1 p$ mux_end $end
$var wire 1 q$ carry $end
$var wire 1 r$ b_res $end
$var wire 1 s$ add_res $end
$var wire 1 t$ a_res $end
$var reg 1 u$ cout $end
$var reg 1 v$ result $end
$var reg 2 w$ t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 n$ src1 $end
$var wire 1 j$ src2 $end
$var reg 1 t$ result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 o$ src1 $end
$var wire 1 k$ src2 $end
$var reg 1 r$ result $end
$upscope $end
$scope module m3 $end
$var wire 4 x$ select [3:0] $end
$var wire 1 g$ src1 $end
$var wire 1 m$ src2 $end
$var wire 1 s$ src3 $end
$var wire 1 i$ src4 $end
$var reg 1 p$ result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[19] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 y$ and_res $end
$var wire 1 z$ cin $end
$var wire 1 {$ less $end
$var wire 1 |$ not_a $end
$var wire 1 }$ not_b $end
$var wire 2 ~$ operation [1:0] $end
$var wire 1 !% or_res $end
$var wire 1 "% src1 $end
$var wire 1 #% src2 $end
$var wire 1 $% mux_end $end
$var wire 1 %% carry $end
$var wire 1 &% b_res $end
$var wire 1 '% add_res $end
$var wire 1 (% a_res $end
$var reg 1 )% cout $end
$var reg 1 *% result $end
$var reg 2 +% t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 "% src1 $end
$var wire 1 |$ src2 $end
$var reg 1 (% result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 #% src1 $end
$var wire 1 }$ src2 $end
$var reg 1 &% result $end
$upscope $end
$scope module m3 $end
$var wire 4 ,% select [3:0] $end
$var wire 1 y$ src1 $end
$var wire 1 !% src2 $end
$var wire 1 '% src3 $end
$var wire 1 {$ src4 $end
$var reg 1 $% result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[20] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 -% and_res $end
$var wire 1 .% cin $end
$var wire 1 /% less $end
$var wire 1 0% not_a $end
$var wire 1 1% not_b $end
$var wire 2 2% operation [1:0] $end
$var wire 1 3% or_res $end
$var wire 1 4% src1 $end
$var wire 1 5% src2 $end
$var wire 1 6% mux_end $end
$var wire 1 7% carry $end
$var wire 1 8% b_res $end
$var wire 1 9% add_res $end
$var wire 1 :% a_res $end
$var reg 1 ;% cout $end
$var reg 1 <% result $end
$var reg 2 =% t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 4% src1 $end
$var wire 1 0% src2 $end
$var reg 1 :% result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 5% src1 $end
$var wire 1 1% src2 $end
$var reg 1 8% result $end
$upscope $end
$scope module m3 $end
$var wire 4 >% select [3:0] $end
$var wire 1 -% src1 $end
$var wire 1 3% src2 $end
$var wire 1 9% src3 $end
$var wire 1 /% src4 $end
$var reg 1 6% result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[21] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 ?% and_res $end
$var wire 1 @% cin $end
$var wire 1 A% less $end
$var wire 1 B% not_a $end
$var wire 1 C% not_b $end
$var wire 2 D% operation [1:0] $end
$var wire 1 E% or_res $end
$var wire 1 F% src1 $end
$var wire 1 G% src2 $end
$var wire 1 H% mux_end $end
$var wire 1 I% carry $end
$var wire 1 J% b_res $end
$var wire 1 K% add_res $end
$var wire 1 L% a_res $end
$var reg 1 M% cout $end
$var reg 1 N% result $end
$var reg 2 O% t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 F% src1 $end
$var wire 1 B% src2 $end
$var reg 1 L% result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 G% src1 $end
$var wire 1 C% src2 $end
$var reg 1 J% result $end
$upscope $end
$scope module m3 $end
$var wire 4 P% select [3:0] $end
$var wire 1 ?% src1 $end
$var wire 1 E% src2 $end
$var wire 1 K% src3 $end
$var wire 1 A% src4 $end
$var reg 1 H% result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[22] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 Q% and_res $end
$var wire 1 R% cin $end
$var wire 1 S% less $end
$var wire 1 T% not_a $end
$var wire 1 U% not_b $end
$var wire 2 V% operation [1:0] $end
$var wire 1 W% or_res $end
$var wire 1 X% src1 $end
$var wire 1 Y% src2 $end
$var wire 1 Z% mux_end $end
$var wire 1 [% carry $end
$var wire 1 \% b_res $end
$var wire 1 ]% add_res $end
$var wire 1 ^% a_res $end
$var reg 1 _% cout $end
$var reg 1 `% result $end
$var reg 2 a% t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 X% src1 $end
$var wire 1 T% src2 $end
$var reg 1 ^% result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 Y% src1 $end
$var wire 1 U% src2 $end
$var reg 1 \% result $end
$upscope $end
$scope module m3 $end
$var wire 4 b% select [3:0] $end
$var wire 1 Q% src1 $end
$var wire 1 W% src2 $end
$var wire 1 ]% src3 $end
$var wire 1 S% src4 $end
$var reg 1 Z% result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[23] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 c% and_res $end
$var wire 1 d% cin $end
$var wire 1 e% less $end
$var wire 1 f% not_a $end
$var wire 1 g% not_b $end
$var wire 2 h% operation [1:0] $end
$var wire 1 i% or_res $end
$var wire 1 j% src1 $end
$var wire 1 k% src2 $end
$var wire 1 l% mux_end $end
$var wire 1 m% carry $end
$var wire 1 n% b_res $end
$var wire 1 o% add_res $end
$var wire 1 p% a_res $end
$var reg 1 q% cout $end
$var reg 1 r% result $end
$var reg 2 s% t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 j% src1 $end
$var wire 1 f% src2 $end
$var reg 1 p% result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 k% src1 $end
$var wire 1 g% src2 $end
$var reg 1 n% result $end
$upscope $end
$scope module m3 $end
$var wire 4 t% select [3:0] $end
$var wire 1 c% src1 $end
$var wire 1 i% src2 $end
$var wire 1 o% src3 $end
$var wire 1 e% src4 $end
$var reg 1 l% result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[24] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 u% and_res $end
$var wire 1 v% cin $end
$var wire 1 w% less $end
$var wire 1 x% not_a $end
$var wire 1 y% not_b $end
$var wire 2 z% operation [1:0] $end
$var wire 1 {% or_res $end
$var wire 1 |% src1 $end
$var wire 1 }% src2 $end
$var wire 1 ~% mux_end $end
$var wire 1 !& carry $end
$var wire 1 "& b_res $end
$var wire 1 #& add_res $end
$var wire 1 $& a_res $end
$var reg 1 %& cout $end
$var reg 1 && result $end
$var reg 2 '& t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 |% src1 $end
$var wire 1 x% src2 $end
$var reg 1 $& result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 }% src1 $end
$var wire 1 y% src2 $end
$var reg 1 "& result $end
$upscope $end
$scope module m3 $end
$var wire 4 (& select [3:0] $end
$var wire 1 u% src1 $end
$var wire 1 {% src2 $end
$var wire 1 #& src3 $end
$var wire 1 w% src4 $end
$var reg 1 ~% result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[25] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 )& and_res $end
$var wire 1 *& cin $end
$var wire 1 +& less $end
$var wire 1 ,& not_a $end
$var wire 1 -& not_b $end
$var wire 2 .& operation [1:0] $end
$var wire 1 /& or_res $end
$var wire 1 0& src1 $end
$var wire 1 1& src2 $end
$var wire 1 2& mux_end $end
$var wire 1 3& carry $end
$var wire 1 4& b_res $end
$var wire 1 5& add_res $end
$var wire 1 6& a_res $end
$var reg 1 7& cout $end
$var reg 1 8& result $end
$var reg 2 9& t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 0& src1 $end
$var wire 1 ,& src2 $end
$var reg 1 6& result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 1& src1 $end
$var wire 1 -& src2 $end
$var reg 1 4& result $end
$upscope $end
$scope module m3 $end
$var wire 4 :& select [3:0] $end
$var wire 1 )& src1 $end
$var wire 1 /& src2 $end
$var wire 1 5& src3 $end
$var wire 1 +& src4 $end
$var reg 1 2& result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[26] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 ;& and_res $end
$var wire 1 <& cin $end
$var wire 1 =& less $end
$var wire 1 >& not_a $end
$var wire 1 ?& not_b $end
$var wire 2 @& operation [1:0] $end
$var wire 1 A& or_res $end
$var wire 1 B& src1 $end
$var wire 1 C& src2 $end
$var wire 1 D& mux_end $end
$var wire 1 E& carry $end
$var wire 1 F& b_res $end
$var wire 1 G& add_res $end
$var wire 1 H& a_res $end
$var reg 1 I& cout $end
$var reg 1 J& result $end
$var reg 2 K& t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 B& src1 $end
$var wire 1 >& src2 $end
$var reg 1 H& result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 C& src1 $end
$var wire 1 ?& src2 $end
$var reg 1 F& result $end
$upscope $end
$scope module m3 $end
$var wire 4 L& select [3:0] $end
$var wire 1 ;& src1 $end
$var wire 1 A& src2 $end
$var wire 1 G& src3 $end
$var wire 1 =& src4 $end
$var reg 1 D& result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[27] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 M& and_res $end
$var wire 1 N& cin $end
$var wire 1 O& less $end
$var wire 1 P& not_a $end
$var wire 1 Q& not_b $end
$var wire 2 R& operation [1:0] $end
$var wire 1 S& or_res $end
$var wire 1 T& src1 $end
$var wire 1 U& src2 $end
$var wire 1 V& mux_end $end
$var wire 1 W& carry $end
$var wire 1 X& b_res $end
$var wire 1 Y& add_res $end
$var wire 1 Z& a_res $end
$var reg 1 [& cout $end
$var reg 1 \& result $end
$var reg 2 ]& t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 T& src1 $end
$var wire 1 P& src2 $end
$var reg 1 Z& result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 U& src1 $end
$var wire 1 Q& src2 $end
$var reg 1 X& result $end
$upscope $end
$scope module m3 $end
$var wire 4 ^& select [3:0] $end
$var wire 1 M& src1 $end
$var wire 1 S& src2 $end
$var wire 1 Y& src3 $end
$var wire 1 O& src4 $end
$var reg 1 V& result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[28] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 _& and_res $end
$var wire 1 `& cin $end
$var wire 1 a& less $end
$var wire 1 b& not_a $end
$var wire 1 c& not_b $end
$var wire 2 d& operation [1:0] $end
$var wire 1 e& or_res $end
$var wire 1 f& src1 $end
$var wire 1 g& src2 $end
$var wire 1 h& mux_end $end
$var wire 1 i& carry $end
$var wire 1 j& b_res $end
$var wire 1 k& add_res $end
$var wire 1 l& a_res $end
$var reg 1 m& cout $end
$var reg 1 n& result $end
$var reg 2 o& t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 f& src1 $end
$var wire 1 b& src2 $end
$var reg 1 l& result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 g& src1 $end
$var wire 1 c& src2 $end
$var reg 1 j& result $end
$upscope $end
$scope module m3 $end
$var wire 4 p& select [3:0] $end
$var wire 1 _& src1 $end
$var wire 1 e& src2 $end
$var wire 1 k& src3 $end
$var wire 1 a& src4 $end
$var reg 1 h& result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[29] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 q& and_res $end
$var wire 1 r& cin $end
$var wire 1 s& less $end
$var wire 1 t& not_a $end
$var wire 1 u& not_b $end
$var wire 2 v& operation [1:0] $end
$var wire 1 w& or_res $end
$var wire 1 x& src1 $end
$var wire 1 y& src2 $end
$var wire 1 z& mux_end $end
$var wire 1 {& carry $end
$var wire 1 |& b_res $end
$var wire 1 }& add_res $end
$var wire 1 ~& a_res $end
$var reg 1 !' cout $end
$var reg 1 "' result $end
$var reg 2 #' t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 x& src1 $end
$var wire 1 t& src2 $end
$var reg 1 ~& result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 y& src1 $end
$var wire 1 u& src2 $end
$var reg 1 |& result $end
$upscope $end
$scope module m3 $end
$var wire 4 $' select [3:0] $end
$var wire 1 q& src1 $end
$var wire 1 w& src2 $end
$var wire 1 }& src3 $end
$var wire 1 s& src4 $end
$var reg 1 z& result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[30] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 %' and_res $end
$var wire 1 &' cin $end
$var wire 1 '' less $end
$var wire 1 (' not_a $end
$var wire 1 )' not_b $end
$var wire 2 *' operation [1:0] $end
$var wire 1 +' or_res $end
$var wire 1 ,' src1 $end
$var wire 1 -' src2 $end
$var wire 1 .' mux_end $end
$var wire 1 /' carry $end
$var wire 1 0' b_res $end
$var wire 1 1' add_res $end
$var wire 1 2' a_res $end
$var reg 1 3' cout $end
$var reg 1 4' result $end
$var reg 2 5' t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 ,' src1 $end
$var wire 1 (' src2 $end
$var reg 1 2' result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 -' src1 $end
$var wire 1 )' src2 $end
$var reg 1 0' result $end
$upscope $end
$scope module m3 $end
$var wire 4 6' select [3:0] $end
$var wire 1 %' src1 $end
$var wire 1 +' src2 $end
$var wire 1 1' src3 $end
$var wire 1 '' src4 $end
$var reg 1 .' result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[31] $end
$scope begin genblk3 $end
$scope module a1 $end
$var wire 1 = Ainvert $end
$var wire 1 < Binvert $end
$var wire 1 7' and_res $end
$var wire 1 8' cin $end
$var wire 1 9' less $end
$var wire 1 :' not_a $end
$var wire 1 ;' not_b $end
$var wire 2 <' operation [1:0] $end
$var wire 1 =' or_res $end
$var wire 1 >' src1 $end
$var wire 1 ?' src2 $end
$var wire 1 @' mux_end $end
$var wire 1 A' carry $end
$var wire 1 B' b_res $end
$var wire 1 C' add_res $end
$var wire 1 D' a_res $end
$var reg 1 E' cout $end
$var reg 1 F' result $end
$var reg 2 G' t [1:0] $end
$scope module m1 $end
$var wire 1 = select $end
$var wire 1 >' src1 $end
$var wire 1 :' src2 $end
$var reg 1 D' result $end
$upscope $end
$scope module m2 $end
$var wire 1 < select $end
$var wire 1 ?' src1 $end
$var wire 1 ;' src2 $end
$var reg 1 B' result $end
$upscope $end
$scope module m3 $end
$var wire 4 H' select [3:0] $end
$var wire 1 7' src1 $end
$var wire 1 =' src2 $end
$var wire 1 C' src3 $end
$var wire 1 9' src4 $end
$var reg 1 @' result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#100000
$dumpvars
b0 H'
b0 G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
b0 <'
1;'
1:'
09'
08'
07'
b0 6'
b0 5'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
b0 *'
1)'
1('
0''
0&'
0%'
b0 $'
b0 #'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
b0 v&
1u&
1t&
0s&
0r&
0q&
b0 p&
b0 o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
b0 d&
1c&
1b&
0a&
0`&
0_&
b0 ^&
b0 ]&
0\&
0[&
0Z&
0Y&
0X&
0W&
0V&
0U&
0T&
0S&
b0 R&
1Q&
1P&
0O&
0N&
0M&
b0 L&
b0 K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
b0 @&
1?&
1>&
0=&
0<&
0;&
b0 :&
b0 9&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
b0 .&
1-&
1,&
0+&
0*&
0)&
b0 (&
b0 '&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
b0 z%
1y%
1x%
0w%
0v%
0u%
b0 t%
b0 s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
b0 h%
1g%
1f%
0e%
0d%
0c%
b0 b%
b0 a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
b0 V%
1U%
1T%
0S%
0R%
0Q%
b0 P%
b0 O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
b0 D%
1C%
1B%
0A%
0@%
0?%
b0 >%
b0 =%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
b0 2%
11%
10%
0/%
0.%
0-%
b0 ,%
b0 +%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
b0 ~$
1}$
1|$
0{$
0z$
0y$
b0 x$
b0 w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
b0 l$
1k$
1j$
0i$
0h$
0g$
b0 f$
b0 e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
b0 Z$
1Y$
1X$
0W$
0V$
0U$
b0 T$
b0 S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
b0 H$
1G$
1F$
0E$
0D$
0C$
b0 B$
b0 A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
b0 6$
15$
14$
03$
02$
01$
b0 0$
b0 /$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
b0 $$
1#$
1"$
0!$
0~#
0}#
b0 |#
b0 {#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
b0 p#
1o#
1n#
0m#
0l#
0k#
b0 j#
b0 i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
b0 ^#
1]#
1\#
0[#
0Z#
0Y#
b0 X#
b0 W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
b0 L#
1K#
1J#
0I#
0H#
0G#
b0 F#
b0 E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
b0 :#
19#
18#
07#
06#
05#
b0 4#
b0 3#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
b0 (#
1'#
1&#
0%#
0$#
0##
b0 "#
b0 !#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
b0 t"
1s"
1r"
0q"
0p"
0o"
b0 n"
b0 m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
b0 b"
1a"
1`"
0_"
0^"
0]"
b0 \"
b0 ["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
b0 P"
1O"
1N"
0M"
0L"
0K"
b0 J"
b0 I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
b0 >"
1="
1<"
0;"
0:"
09"
b0 8"
b0 7"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
b0 ,"
1+"
1*"
0)"
0("
0'"
b0 &"
b0 %"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
b0 x
1w
1v
0u
0t
0s
b0 r
b0 q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
b0 f
1e
1d
0c
0b
0a
b0 `
b0 _
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
b0 T
1S
1R
0Q
0P
0O
b0 N
b0 M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
b0 B
1A
1@
0?
b0 >
0=
0<
0;
b0 :
19
b0 8
17
b0 6
b0 5
b0 4
b0 3
12
b0 1
b0 0
1/
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b1101 '
0&
bx %
b0 $
bx #
b100 "
1!
$end
#105000
b0 "
0!
b11101110111011101110111011101110 $
b11101110111011101110111011101110 >
1^
1p
1$"
1H"
1Z"
1l"
12#
1D#
1V#
1z#
1.$
1@$
1d$
1v$
1*%
1N%
1`%
1r%
18&
1J&
1\&
1"'
14'
b11101110111011101110111011101110 :
1F'
1X
1j
1|
1B"
1T"
1f"
1,#
1>#
1P#
1t#
1($
1:$
1^$
1p$
1$%
1H%
1Z%
1l%
12&
1D&
1V&
1z&
1.'
1@'
1Y
1k
1}
1C"
1U"
1g"
1-#
1?#
1Q#
1u#
1)$
1;$
1_$
1q$
1%%
1I%
1[%
1m%
13&
1E&
1W&
1{&
1/'
1A'
1U
1O
1g
1a
1y
1s
1?"
19"
1Q"
1K"
1c"
1]"
1)#
1##
1;#
15#
1M#
1G#
1q#
1k#
1%$
1}#
17$
11$
1[$
1U$
1m$
1g$
1!%
1y$
1E%
1?%
1W%
1Q%
1i%
1c%
1/&
1)&
1A&
1;&
1S&
1M&
1w&
1q&
1+'
1%'
1='
17'
1\
1n
1""
1F"
1X"
1j"
10#
1B#
1T#
1x#
1,$
1>$
1b$
1t$
1(%
1L%
1^%
1p%
16&
1H&
1Z&
1~&
12'
1D'
1Z
1l
1~
1D"
1V"
1h"
1.#
1@#
1R#
1v#
1*$
1<$
1`$
1r$
1&%
1J%
1\%
1n%
14&
1F&
1X&
1|&
10'
1B'
0H
02"
0z"
0d#
0N$
08%
0"&
0j&
0J
04"
0|"
0f#
0P$
0:%
0$&
0l&
1I
0A
0+"
0s"
0]#
0G$
01%
0y%
0c&
0@
0*"
0r"
0\#
0F$
00%
0x%
0b&
b0 '
b0 #
b1 N
b1 `
b1 r
b1 &"
b1 8"
b1 J"
b1 \"
b1 n"
b1 "#
b1 4#
b1 F#
b1 X#
b1 j#
b1 |#
b1 0$
b1 B$
b1 T$
b1 f$
b1 x$
b1 ,%
b1 >%
b1 P%
b1 b%
b1 t%
b1 (&
b1 :&
b1 L&
b1 ^&
b1 p&
b1 $'
b1 6'
b1 H'
b1 8
b1 B
b1 T
b1 f
b1 x
b1 ,"
b1 >"
b1 P"
b1 b"
b1 t"
b1 (#
b1 :#
b1 L#
b1 ^#
b1 p#
b1 $$
b1 6$
b1 H$
b1 Z$
b1 l$
b1 ~$
b1 2%
b1 D%
b1 V%
b1 h%
b1 z%
b1 .&
b1 @&
b1 R&
b1 d&
b1 v&
b1 *'
b1 <'
1;
1=
1<
1E
1/"
1w"
1a#
1K$
15%
1}%
1g&
1D
1."
1v"
1`#
1J$
14%
1|%
1f&
b11101110111011101110111011101110 %
b1 .
b1101 -
b1101 3
b10001000100010001000100010001 1
b10001000100010001000100010001 5
b10001000100010001000100010001 0
b10001000100010001000100010001 4
1)
#110000
0)
#115000
b100 "
1!
b0 $
b0 >
0^
0p
0$"
0H"
0Z"
0l"
02#
0D#
0V#
0z#
0.$
0@$
0d$
0v$
0*%
0N%
0`%
0r%
08&
0J&
0\&
0"'
04'
b0 :
0F'
0X
0j
0|
0B"
0T"
0f"
0,#
0>#
0P#
0t#
0($
0:$
0^$
0p$
0$%
0H%
0Z%
0l%
02&
0D&
0V&
0z&
0.'
0@'
1[
0Y
0O
1m
0k
0a
1!"
0}
0s
1E"
0C"
09"
1W"
0U"
0K"
1i"
0g"
0]"
1/#
0-#
0##
1A#
0?#
05#
1S#
0Q#
0G#
1w#
0u#
0k#
1+$
0)$
0}#
1=$
0;$
01$
1O$
1I$
19%
13%
1#&
1{%
1k&
1e&
1C
13"
1-"
1{"
1u"
1e#
1_#
1a$
0_$
0U$
1s$
0q$
0g$
1'%
0%%
0y$
1K%
0I%
0?%
1]%
0[%
0Q%
1o%
0m%
0c%
15&
03&
0)&
1G&
0E&
0;&
1Y&
0W&
0M&
1}&
0{&
0q&
11'
0/'
0%'
1C'
0A'
07'
0\
0n
0""
0F"
0X"
0j"
00#
0B#
0T#
0x#
0,$
0>$
1P$
1:%
1$&
1l&
1H
12"
1z"
1d#
0`$
0r$
0&%
0J%
0\%
0n%
04&
0F&
0X&
0|&
00'
0B'
1I
0S
0e
0w
0="
0O"
0a"
0'#
09#
0K#
0o#
0#$
05$
1G$
11%
1y%
1c&
1@
1*"
1r"
1\#
0X$
0j$
0|$
0B%
0T%
0f%
0,&
0>&
0P&
0t&
0('
0:'
07
09
b1 '
b100 #
b0 N
b0 `
b0 r
b0 &"
b0 8"
b0 J"
b0 \"
b0 n"
b0 "#
b0 4#
b0 F#
b0 X#
b0 j#
b0 |#
b0 0$
b0 B$
b0 T$
b0 f$
b0 x$
b0 ,%
b0 >%
b0 P%
b0 b%
b0 t%
b0 (&
b0 :&
b0 L&
b0 ^&
b0 p&
b0 $'
b0 6'
b0 H'
b0 8
b0 B
b0 T
b0 f
b0 x
b0 ,"
b0 >"
b0 P"
b0 b"
b0 t"
b0 (#
b0 :#
b0 L#
b0 ^#
b0 p#
b0 $$
b0 6$
b0 H$
b0 Z$
b0 l$
b0 ~$
b0 2%
b0 D%
b0 V%
b0 h%
b0 z%
b0 .&
b0 @&
b0 R&
b0 d&
b0 v&
b0 *'
b0 <'
0;
0=
0<
1W
1i
1{
1A"
1S"
1e"
1+#
1=#
1O#
1s#
1'$
19$
0K$
05%
0}%
0g&
0D
0."
0v"
0`#
1\$
1n$
1"%
1F%
1X%
1j%
10&
1B&
1T&
1x&
1,'
1>'
b1 *
b0 %
b10 .
b0 -
b0 3
b1111111111111111 1
b1111111111111111 5
b11111111111111110000000000000000 0
b11111111111111110000000000000000 4
1)
#120000
0)
#125000
b0 "
0!
b10011011111101011111111010100110 $
b10011011111101011111111010100110 >
0L
1^
1p
0$"
06"
1H"
0Z"
1l"
0~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
0d$
1v$
0*%
1<%
1N%
1`%
1r%
1&&
18&
0J&
1\&
1n&
0"'
04'
b10011011111101011111111010100110 :
1F'
0I
0C
0!"
0y
03"
0-"
0W"
0Q"
0{"
0u"
05&
13&
1)&
0C'
1A'
17'
0[
1Y
1O
0A#
1?#
15#
0e#
1c#
1Y#
0+$
1)$
1}#
0=$
1;$
11$
0a$
0[$
0'%
0!%
0G&
0A&
0}&
0w&
01'
0+'
0F
1X
1j
0|
00"
1B"
0T"
1f"
0x"
1,#
1>#
1P#
1b#
1t#
1($
1:$
1L$
0^$
1p$
0$%
16%
1H%
1Z%
1l%
1~%
12&
0D&
1V&
1h&
0z&
0.'
1@'
0H
0~
02"
0V"
0z"
0R#
0v#
1N$
18%
1J%
1\%
1"&
14&
1X&
1B'
1\
1B#
1T#
1f#
1x#
1,$
1>$
0P$
0b$
0(%
0:%
0L%
0^%
0$&
0H&
0Z&
0~&
02'
17
19
1A
1w
1+"
1O"
1s"
1K#
1o#
0G$
01%
0C%
0U%
0y%
0-&
0Q&
0;'
0R
08#
0J#
0\#
0n#
0"$
04$
1F$
1X$
1|$
10%
1B%
1T%
1x%
1>&
1P&
1t&
1('
b10 '
b0 #
b1 N
b1 `
b1 r
b1 &"
b1 8"
b1 J"
b1 \"
b1 n"
b1 "#
b1 4#
b1 F#
b1 X#
b1 j#
b1 |#
b1 0$
b1 B$
b1 T$
b1 f$
b1 x$
b1 ,%
b1 >%
b1 P%
b1 b%
b1 t%
b1 (&
b1 :&
b1 L&
b1 ^&
b1 p&
b1 $'
b1 6'
b1 H'
b1 8
b1 B
b1 T
b1 f
b1 x
b1 ,"
b1 >"
b1 P"
b1 b"
b1 t"
b1 (#
b1 :#
b1 L#
b1 ^#
b1 p#
b1 $$
b1 6$
b1 H$
b1 Z$
b1 l$
b1 ~$
b1 2%
b1 D%
b1 V%
b1 h%
b1 z%
b1 .&
b1 @&
b1 R&
b1 d&
b1 v&
b1 *'
b1 <'
0E
0{
0/"
0S"
0w"
0O#
0s#
1K$
15%
1G%
1Y%
1}%
11&
1U&
1?'
1V
1<#
1N#
1`#
1r#
1&$
18$
0J$
0\$
0"%
04%
0F%
0X%
0|%
0B&
0T&
0x&
0,'
b10011011111101011111111010100110 %
b11 .
b1 -
b1 3
b10001011011100011101011010100110 1
b10001011011100011101011010100110 5
b10010010100001001111110000000010 0
b10010010100001001111110000000010 4
b10 *
1)
#130000
0)
#135000
1!
0&&
1*&
0~%
1%&
02#
0r%
0#&
1!&
16#
1v%
0,#
11#
0l%
1q%
0`%
0/#
1-#
0o%
1m%
1$#
1d%
1}"
0Z%
1_%
0l"
0N%
1y"
0]%
1[%
1p"
1R%
0f"
1k"
0H%
1M%
0<%
0i"
1g"
0K%
1I%
1^"
1@%
18'
1Y"
06%
1;%
13'
0H"
1U"
09%
17%
1/'
1L"
1.%
1&'
0B"
1G"
1)%
1!'
0v$
0n&
0E"
1C"
1%%
1{&
1:"
1z$
1r&
15"
0p$
1u$
0h&
1m&
0\&
0J&
11"
0s$
1q$
0k&
1i&
1("
1h$
1`&
1#"
1c$
0V&
1[&
0p
0V#
0z#
0R$
0$"
06"
0Z"
0~"
0d$
0*%
0"'
04'
b0 $
b0 >
1}
1_$
0Y&
1W&
1t
1Z#
1~#
1V$
1N&
1P
0j
1o
0P#
1U#
0t#
1y#
0L$
1Q$
1I&
1K
0|
00"
0T"
0x"
0^$
0$%
0D&
0z&
0.'
0^
0D#
0h#
0.$
0@$
08&
0&
b110 "
1(
b0 :
0F'
0m
1k
0S#
1Q#
0w#
1u#
0O$
1M$
1E&
1b
1H#
1l#
12$
1D$
1<&
1G
0[
1Y
0O
0A#
1?#
05#
0e#
1c#
0Y#
0+$
1)$
0}#
0=$
1;$
01$
05&
13&
0)&
0C'
1A'
07'
1C
1?
0!"
1y
03"
1-"
0W"
1Q"
0{"
1u"
0a$
1[$
0'%
1!%
0G&
1A&
0}&
1w&
01'
1+'
1]
0X
1C#
0>#
1g#
0b#
1-$
0($
1?$
0:$
17&
02&
b11111111111111111111111111111111 6
1E'
0@'
1H
0Z
0l
0D"
0h"
0.#
0@#
0d#
0*$
0<$
0N$
08%
0J%
0\%
0"&
04&
0X&
0B'
1J
1n
1""
14"
1F"
1X"
1j"
1|"
10#
1P$
1b$
1(%
1:%
1L%
1^%
1$&
1H&
1Z&
1~&
12'
17
09
0A
1S
1e
1="
1a"
1'#
19#
1]#
1#$
15$
1G$
11%
1C%
1U%
1y%
1-&
1Q&
1;'
0@
0d
0v
0*"
0<"
0N"
0`"
0r"
0&#
0F$
0X$
0|$
00%
0B%
0T%
0x%
0>&
0P&
0t&
0('
b110 #
b10 N
b10 `
b10 r
b10 &"
b10 8"
b10 J"
b10 \"
b10 n"
b10 "#
b10 4#
b10 F#
b10 X#
b10 j#
b10 |#
b10 0$
b10 B$
b10 T$
b10 f$
b10 x$
b10 ,%
b10 >%
b10 P%
b10 b%
b10 t%
b10 (&
b10 :&
b10 L&
b10 ^&
b10 p&
b10 $'
b10 6'
b10 H'
b10 8
b10 B
b10 T
b10 f
b10 x
b10 ,"
b10 >"
b10 P"
b10 b"
b10 t"
b10 (#
b10 :#
b10 L#
b10 ^#
b10 p#
b10 $$
b10 6$
b10 H$
b10 Z$
b10 l$
b10 ~$
b10 2%
b10 D%
b10 V%
b10 h%
b10 z%
b10 .&
b10 @&
b10 R&
b10 d&
b10 v&
b10 *'
b10 <'
1E
0W
0i
0A"
0e"
0+#
0=#
0a#
0'$
09$
0K$
05%
0G%
0Y%
0}%
01&
0U&
0?'
1D
1h
1z
1."
1@"
1R"
1d"
1v"
1*#
1J$
1\$
1"%
14%
1F%
1X%
1|%
1B&
1T&
1x&
1,'
b11 *
b0 %
b100 .
b10 -
b10 3
b1 1
b1 5
b11111111111111111111111111111111 0
b11111111111111111111111111111111 4
1)
#140000
0)
#145000
0!
b11111111111111111111111111111110 $
b11111111111111111111111111111110 >
1^
1p
1$"
16"
1H"
1Z"
1l"
1~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
1d$
1v$
1*%
1<%
1N%
1`%
1r%
1&&
18&
1J&
1\&
1n&
1"'
14'
1&
b1 "
0(
b11111111111111111111111111111110 :
1F'
1X
1j
1|
10"
1B"
1T"
1f"
1x"
1,#
1>#
1P#
1b#
1t#
1($
1:$
1L$
1^$
1p$
1$%
16%
1H%
1Z%
1l%
1~%
12&
1D&
1V&
1h&
1z&
1.'
b1111111111111111111111111111111 6
0E'
1@'
1[
1O
1m
1a
1!"
1s
13"
1'"
1E"
19"
1W"
1K"
1i"
1]"
1{"
1o"
1/#
1##
1A#
15#
1S#
1G#
1e#
1Y#
1w#
1k#
1+$
1}#
1=$
11$
1O$
1C$
1a$
1U$
1s$
1g$
1'%
1y$
19%
1-%
1K%
1?%
1]%
1Q%
1o%
1c%
1#&
1u%
15&
1)&
1G&
1;&
1Y&
1M&
1k&
1_&
1}&
1q&
11'
1%'
1C'
0A'
0='
1Z
1l
1~
12"
1D"
1V"
1h"
1z"
1.#
1@#
1R#
1d#
1v#
1*$
1<$
1N$
1`$
1r$
1&%
18%
1J%
1\%
1n%
1"&
14&
1F&
1X&
1j&
1|&
10'
0D'
0S
0e
0w
0+"
0="
0O"
0a"
0s"
0'#
09#
0K#
0]#
0o#
0#$
05$
0G$
0Y$
0k$
0}$
01%
0C%
0U%
0g%
0y%
0-&
0?&
0Q&
0c&
0u&
0)'
1:'
07
b110 '
b1 #
1W
1i
1{
1/"
1A"
1S"
1e"
1w"
1+#
1=#
1O#
1a#
1s#
1'$
19$
1K$
1]$
1o$
1#%
15%
1G%
1Y%
1k%
1}%
11&
1C&
1U&
1g&
1y&
1-'
0>'
b11111111111111111111111111111110 %
b101 .
b1111111111111111111111111111111 1
b1111111111111111111111111111111 5
b1111111111111111111111111111111 0
b1111111111111111111111111111111 4
b100 *
1)
#150000
0)
#155000
0l"
0f"
0z#
0F'
0i"
0^"
0Y"
0t#
0@'
0$"
0U"
0w#
0C'
0L"
0l#
08'
0|
0G"
0g#
03'
0D#
0d$
0*%
0!"
0C"
0c#
0/'
0t
0:"
0Z#
0&'
0o
05"
0>#
0U#
0^$
0$%
0!'
1p
16"
1V#
1h#
0<%
0N%
0r%
0J&
14'
1H"
1Z"
0~"
0.$
0&&
08&
0\&
1"'
1&
b11 "
1(
b1110000010001011001101001110110 $
b1110000010001011001101001110110 >
0k
01"
0A#
0Q#
0a$
0'%
0{&
0b
0("
06#
0H#
0V$
0z$
0r&
0]
1j
0#"
10"
01#
0C#
1P#
1b#
0Q$
0u$
06%
0H%
0l%
0D&
0m&
1.'
1B"
1T"
0x"
0($
0~%
02&
0V&
1z&
b10001111111110101110000110000001 6
1E'
b1110000010001011001101001110110 :
0L
0Y
1m
0a
0}
13"
0'"
0-#
0?#
1S#
0G#
1e#
0Y#
0M$
0q$
09%
0-%
0K%
0?%
0o%
0c%
0G&
0;&
0i&
11'
0%'
0?
0U
0O
0y
0s
1E"
09"
1W"
0K"
0{"
0o"
0)#
0##
0;#
05#
0+$
0}#
0I$
0C$
0m$
0g$
0#&
0u%
05&
0)&
0Y&
0M&
0e&
0_&
1}&
0q&
1A'
1='
17'
0F
0Z
0l
0~
02"
0.#
0@#
0R#
0d#
0N$
0r$
08%
0J%
0n%
0F&
0j&
00'
1B'
1H
1D"
1V"
1h"
1z"
1v#
1*$
1<$
1`$
1&%
1\%
1"&
14&
1X&
1|&
0J
0\
0""
0F"
0X"
0|"
00#
0B#
0,$
0P$
0t$
0$&
06&
0Z&
0l&
0~&
1D'
0I
1A
1="
1O"
1a"
1s"
1o#
1#$
15$
1Y$
1}$
1U%
1y%
1-&
1Q&
1u&
1@
1R
1v
1<"
1N"
1r"
1&#
18#
1"$
1F$
1j$
1x%
1,&
1P&
1b&
1t&
0:'
07
b11 #
1;
1<
0E
0A"
0S"
0e"
0w"
0s#
0'$
09$
0]$
0#%
0Y%
0}%
01&
0U&
0y&
0D
0V
0z
0@"
0R"
0v"
0*#
0<#
0&$
0J$
0n$
0|%
00&
0T&
0f&
0x&
1>'
b101 *
b1110000010001011001101001110110 %
b110 .
b110 -
b110 3
b1010100101101010001111000011110 1
b1010100101101010001111000011110 5
b11000100111110101011100010010100 0
b11000100111110101011100010010100 4
1)
#160000
0)
#165000
0R$
0L$
0^
02#
1z#
1D#
0v$
0`%
0&
b1110101001100001110110010101001 $
b1110101001100001110110010101001 >
0O$
0D$
0X
0,#
1t#
0?$
1>#
0p$
0Z%
1L
1$"
06"
1H"
0Z"
0~"
0h#
1.$
1<%
1&&
1J&
14'
0p
1l"
1@$
0*%
1N%
08&
1"'
b10 "
1(
b1110101001100001110110010101001 :
0F'
0[
0/#
1w#
0;$
1A#
0s$
0]%
0P
1:"
0$#
1l#
02$
0*&
18'
0p"
16#
0h$
1z$
1.%
0R%
1r&
1&'
0K
1F
1|
15"
00"
1B"
0T"
0}"
0x"
1g#
0b#
0-$
1($
16%
0%&
1~%
1D&
13'
1.'
0j
0k"
1f"
11#
1:$
0c$
1u$
1)%
0$%
0M%
1H%
02&
1m&
1!'
1z&
b11111110110111000011001000010000 6
1E'
0@'
1I
0G
0C
1!"
1y
03"
11"
1'"
1E"
0?"
0W"
0Q"
0{"
0y"
0u"
0e#
1c#
1Y#
1+$
0)$
0%$
19%
1-%
1#&
0!&
0{%
1G&
1;&
11'
1/'
1%'
0m
0g
1i"
0g"
0]"
1-#
1)#
1##
1=$
01$
0_$
0[$
0U$
1q$
1m$
1g$
0'%
1%%
0y$
1K%
0I%
0E%
05&
1)&
1i&
1e&
1_&
1}&
1{&
1q&
0C'
1A'
07'
0H
1~
12"
0D"
0V"
0z"
1.#
1R#
1d#
0*$
0`$
1r$
18%
1n%
0"&
1F&
1j&
10'
0n
0j"
10#
0T#
0>$
0b$
1t$
0(%
0L%
0p%
16&
1l&
1~&
0D'
0A
1w
1+"
0="
0O"
0s"
1'#
1K#
1]#
0#$
0Y$
1k$
11%
1g%
0y%
1?&
1c&
1)'
1d
1`"
0&#
1J#
14$
1X$
0j$
1|$
1B%
1f%
0,&
0b&
0t&
1:'
07
09
b111 '
b10 #
1E
0{
0/"
1A"
1S"
1w"
0+#
0O#
0a#
1'$
1]$
0o$
05%
0k%
1}%
0C&
0g&
0-'
0h
0d"
1*#
0N#
08$
0\$
1n$
0"%
0F%
0j%
10&
1f&
1x&
0>'
b1110101001100001110110010101001 %
b111 .
b1001000110100010101100111 1
b1001000110100010101100111 5
b1110110010101000011001000010000 0
b1110110010101000011001000010000 4
b110 *
1)
#170000
0)
#175000
0E'
17
19
1C'
0A'
08'
03'
0/'
0&'
0!'
0!
0{&
0r&
0m&
b1 $
b1 >
0+$
09%
0K%
0#&
0i&
0E"
0A#
0w#
0G&
0~#
0.%
0@%
0v%
0N&
0`&
0:"
06#
0l#
0z$
0d%
0<&
0y#
0)%
0;%
0q%
0I&
0[&
05"
01#
0g#
0u$
0_%
b0 6
07&
1L
0$"
0H"
0l"
0D#
0V#
0z#
0.$
0@$
0<%
0N%
0&&
0J&
0n&
0"'
b1 :
04'
0!"
0y
0i"
0c"
0S#
0M#
0u#
0=$
07$
0'%
0%%
0!%
07%
0o%
0m%
0i%
0E&
0Y&
0W&
0S&
01"
0-"
0'"
0-#
0)#
0##
0c#
0_#
0Y#
0q#
0k#
0q$
0m$
0g$
03%
0-%
0[%
0W%
0Q%
03&
0/&
0)&
0A&
0;&
1k&
0_&
1}&
0q&
11'
0%'
0~
02"
0h"
0.#
0R#
0d#
0v#
0<$
0r$
0&%
08%
0\%
0n%
04&
0F&
0X&
1F
0|
0B"
0f"
0>#
0P#
0t#
0($
0:$
06%
0H%
0~%
0D&
0h&
0z&
0.'
b0 "
0(
04"
00#
0f#
0x#
0t$
0:%
0^%
06&
0H&
0l&
0~&
02'
0w
0+"
0a"
0'#
0K#
0]#
0o#
05$
0k$
0}$
01%
0U%
0g%
0-&
0?&
0Q&
1*"
1&#
1\#
1n#
1j$
10%
1T%
1,&
1>&
1b&
1t&
1('
b1100 '
b0 #
b11 N
b11 `
b11 r
b11 &"
b11 8"
b11 J"
b11 \"
b11 n"
b11 "#
b11 4#
b11 F#
b11 X#
b11 j#
b11 |#
b11 0$
b11 B$
b11 T$
b11 f$
b11 x$
b11 ,%
b11 >%
b11 P%
b11 b%
b11 t%
b11 (&
b11 :&
b11 L&
b11 ^&
b11 p&
b11 $'
b11 6'
b11 H'
b11 8
b11 B
b11 T
b11 f
b11 x
b11 ,"
b11 >"
b11 P"
b11 b"
b11 t"
b11 (#
b11 :#
b11 L#
b11 ^#
b11 p#
b11 $$
b11 6$
b11 H$
b11 Z$
b11 l$
b11 ~$
b11 2%
b11 D%
b11 V%
b11 h%
b11 z%
b11 .&
b11 @&
b11 R&
b11 d&
b11 v&
b11 *'
b11 <'
1{
1/"
1e"
1+#
1O#
1a#
1s#
19$
1o$
1#%
15%
1Y%
1k%
11&
1C&
1U&
0."
0*#
0`#
0r#
0n$
04%
0X%
00&
0B&
0f&
0x&
0,'
b111 *
b1 %
b1000 .
b111 -
b111 3
b1111111111111111111111111111 1
b1111111111111111111111111111 5
b0 0
b0 4
1)
#180000
0)
#185000
b0 "
0!
1^
1p
1$"
16"
1H"
1Z"
1l"
1~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
1d$
1v$
1*%
1<%
1N%
1`%
1r%
1&&
18&
1J&
1\&
1n&
1"'
14'
1F'
b11111111111111111111111111111111 $
b11111111111111111111111111111111 >
1X
1j
1|
10"
1B"
1T"
1f"
1x"
1,#
1>#
1P#
1b#
1t#
1($
1:$
1L$
1^$
1p$
1$%
16%
1H%
1Z%
1l%
1~%
12&
1D&
1V&
1h&
1z&
1.'
1@'
b11111111111111111111111111111111 :
1L
1Y
1k
1}
11"
1C"
1U"
1g"
1y"
1-#
1?#
1Q#
1c#
1u#
1)$
1;$
1M$
1_$
1q$
1%%
17%
1I%
1[%
1m%
1!&
13&
1E&
1W&
1G
1C
1?
1U
1O
1g
1a
1y
1s
1-"
1'"
1?"
19"
1Q"
1K"
1c"
1]"
1u"
1o"
1)#
1##
1;#
15#
1M#
1G#
1_#
1Y#
1q#
1k#
1%$
1}#
17$
11$
1I$
1C$
1[$
1U$
1m$
1g$
1!%
1y$
13%
1-%
1E%
1?%
1W%
1Q%
1i%
1c%
1{%
1u%
1/&
1)&
1A&
1;&
1S&
1M&
0k&
1i&
1_&
0}&
1{&
1q&
01'
1/'
1%'
0C'
1A'
17'
1H
1Z
1l
1~
12"
1D"
1V"
1h"
1z"
1.#
1@#
1R#
1d#
1v#
1*$
1<$
1N$
1`$
1r$
1&%
18%
1J%
1\%
1n%
1"&
14&
1F&
1X&
1F
1J
1\
1n
1""
14"
1F"
1X"
1j"
1|"
10#
1B#
1T#
1f#
1x#
1,$
1>$
1P$
1b$
1t$
1(%
1:%
1L%
1^%
1p%
1$&
16&
1H&
1Z&
1l&
1~&
12'
1D'
1A
1S
1e
1w
1+"
1="
1O"
1a"
1s"
1'#
19#
1K#
1]#
1o#
1#$
15$
1G$
1Y$
1k$
1}$
11%
1C%
1U%
1g%
1y%
1-&
1?&
1Q&
b10 '
b0 N
b0 `
b0 r
b0 &"
b0 8"
b0 J"
b0 \"
b0 n"
b0 "#
b0 4#
b0 F#
b0 X#
b0 j#
b0 |#
b0 0$
b0 B$
b0 T$
b0 f$
b0 x$
b0 ,%
b0 >%
b0 P%
b0 b%
b0 t%
b0 (&
b0 :&
b0 L&
b0 ^&
b0 p&
b0 $'
b0 6'
b0 H'
b0 8
b0 B
b0 T
b0 f
b0 x
b0 ,"
b0 >"
b0 P"
b0 b"
b0 t"
b0 (#
b0 :#
b0 L#
b0 ^#
b0 p#
b0 $$
b0 6$
b0 H$
b0 Z$
b0 l$
b0 ~$
b0 2%
b0 D%
b0 V%
b0 h%
b0 z%
b0 .&
b0 @&
b0 R&
b0 d&
b0 v&
b0 *'
b0 <'
1=
0E
0W
0i
0{
0/"
0A"
0S"
0e"
0w"
0+#
0=#
0O#
0a#
0s#
0'$
09$
0K$
0]$
0o$
0#%
05%
0G%
0Y%
0k%
0}%
01&
0C&
0U&
b11111111111111111111111111111111 %
b1001 .
b1100 -
b1100 3
b0 1
b0 5
b1000 *
1)
#190000
0)
#195000
1!
b0 $
b0 >
0L
0^
0p
0$"
06"
0H"
0Z"
0l"
0~"
02#
0D#
0V#
0h#
0z#
0.$
0@$
0R$
0d$
0v$
0*%
0<%
0N%
0`%
0r%
0&&
08&
0J&
0\&
0n&
0"'
04'
b100 "
0(
b0 :
0F'
0[
0m
0!"
03"
0E"
0W"
0i"
0{"
0/#
0A#
0S#
0e#
0w#
0+$
0=$
0O$
0a$
0s$
0'%
09%
0K%
0]%
0o%
0#&
05&
0G&
0Y&
0k&
0}&
01'
17
19
0C'
0P
0b
0t
0("
0:"
0L"
0^"
0p"
0$#
06#
0H#
0Z#
0l#
0~#
02$
0D$
0V$
0h$
0z$
0.%
0@%
0R%
0d%
0v%
0*&
0<&
0N&
0`&
0r&
0&'
08'
0G
0C
0?
0Y
0U
0O
0k
0g
0a
0}
0y
0s
01"
0-"
0'"
0C"
0?"
09"
0U"
0Q"
0K"
0g"
0c"
0]"
0y"
0u"
0o"
0-#
0)#
0##
0?#
0;#
05#
0Q#
0M#
0G#
0c#
0_#
0Y#
0u#
0q#
0k#
0)$
0%$
0}#
0;$
07$
01$
0M$
0I$
0C$
0_$
0[$
0U$
0q$
0m$
0g$
0%%
0!%
0y$
07%
03%
0-%
0I%
0E%
0?%
0[%
0W%
0Q%
0m%
0i%
0c%
0!&
0{%
0u%
03&
0/&
0)&
0E&
0A&
0;&
0W&
0S&
0M&
0i&
0e&
0_&
0{&
0w&
0q&
0/'
0+'
0%'
0A'
0='
07'
0K
0F
0]
0X
0o
0j
0#"
0|
05"
00"
0G"
0B"
0Y"
0T"
0k"
0f"
0}"
0x"
01#
0,#
0C#
0>#
0U#
0P#
0g#
0b#
0y#
0t#
0-$
0($
0?$
0:$
0Q$
0L$
0c$
0^$
0u$
0p$
0)%
0$%
0;%
06%
0M%
0H%
0_%
0Z%
0q%
0l%
0%&
0~%
07&
02&
0I&
0D&
0[&
0V&
0m&
0h&
0!'
0z&
03'
0.'
b0 6
0E'
0@'
0J
0\
0n
0""
04"
0F"
0X"
0j"
0|"
00#
0B#
0T#
0f#
0x#
0,$
0>$
0P$
0b$
0t$
0(%
0:%
0L%
0^%
0p%
0$&
06&
0H&
0Z&
0l&
0~&
02'
0D'
0H
0Z
0l
0~
02"
0D"
0V"
0h"
0z"
0.#
0@#
0R#
0d#
0v#
0*$
0<$
0N$
0`$
0r$
0&%
08%
0J%
0\%
0n%
0"&
04&
0F&
0X&
0j&
0|&
00'
0B'
0I
b100 #
b10 N
b10 `
b10 r
b10 &"
b10 8"
b10 J"
b10 \"
b10 n"
b10 "#
b10 4#
b10 F#
b10 X#
b10 j#
b10 |#
b10 0$
b10 B$
b10 T$
b10 f$
b10 x$
b10 ,%
b10 >%
b10 P%
b10 b%
b10 t%
b10 (&
b10 :&
b10 L&
b10 ^&
b10 p&
b10 $'
b10 6'
b10 H'
b10 8
b10 B
b10 T
b10 f
b10 x
b10 ,"
b10 >"
b10 P"
b10 b"
b10 t"
b10 (#
b10 :#
b10 L#
b10 ^#
b10 p#
b10 $$
b10 6$
b10 H$
b10 Z$
b10 l$
b10 ~$
b10 2%
b10 D%
b10 V%
b10 h%
b10 z%
b10 .&
b10 @&
b10 R&
b10 d&
b10 v&
b10 *'
b10 <'
0;
0=
0<
b1001 *
b0 %
b1010 .
b10 -
b10 3
1)
#200000
0)
#205000
b0 "
0!
b11111111111111111111111111111111 $
b11111111111111111111111111111111 >
1L
1^
1p
1$"
16"
1H"
1Z"
1l"
1~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
1d$
1v$
1*%
1<%
1N%
1`%
1r%
1&&
18&
1J&
1\&
1n&
1"'
14'
b11111111111111111111111111111111 :
1F'
1F
1X
1j
1|
10"
1B"
1T"
1f"
1x"
1,#
1>#
1P#
1b#
1t#
1($
1:$
1L$
1^$
1p$
1$%
16%
1H%
1Z%
1l%
1~%
12&
1D&
1V&
1h&
1z&
1.'
1@'
1I
1C
1[
1U
1m
1g
1!"
1y
13"
1-"
1E"
1?"
1W"
1Q"
1i"
1c"
1{"
1u"
1/#
1)#
1A#
1;#
1S#
1M#
1e#
1_#
1w#
1q#
1+$
1%$
1=$
17$
1O$
1I$
1a$
1[$
1s$
1m$
1'%
1!%
19%
13%
1K%
1E%
1]%
1W%
1o%
1i%
1#&
1{%
15&
1/&
1G&
1A&
1Y&
1S&
1k&
1e&
1}&
1w&
11'
1+'
1C'
1='
1H
1Z
1l
1~
12"
1D"
1V"
1h"
1z"
1.#
1@#
1R#
1d#
1v#
1*$
1<$
1N$
1`$
1r$
1&%
18%
1J%
1\%
1n%
1"&
14&
1F&
1X&
1j&
1|&
10'
1B'
07
0A
0S
0e
0w
0+"
0="
0O"
0a"
0s"
0'#
09#
0K#
0]#
0o#
0#$
05$
0G$
0Y$
0k$
0}$
01%
0C%
0U%
0g%
0y%
0-&
0?&
0Q&
0c&
0u&
0)'
0;'
b0 #
1E
1W
1i
1{
1/"
1A"
1S"
1e"
1w"
1+#
1=#
1O#
1a#
1s#
1'$
19$
1K$
1]$
1o$
1#%
15%
1G%
1Y%
1k%
1}%
11&
1C&
1U&
1g&
1y&
1-'
1?'
b11111111111111111111111111111111 %
b1011 .
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
b1010 *
1)
#210000
0)
#215000
1!
0F'
1(
0@'
1E'
04'
b110 "
0&
17
0C'
1A'
18'
0.'
13'
0"'
01'
1/'
1&'
0z&
1!'
0n&
0}&
1{&
1r&
0h&
1m&
0\&
0k&
1i&
1`&
0V&
1[&
0J&
0Y&
1W&
1N&
0D&
1I&
08&
0G&
1E&
1<&
02&
17&
0&&
05&
13&
1*&
0~%
1%&
0r%
0#&
1!&
1v%
0l%
1q%
0`%
0o%
1m%
1d%
0Z%
1_%
0N%
0]%
1[%
1R%
0H%
1M%
0<%
0K%
1I%
1@%
06%
1;%
0*%
09%
17%
1.%
0$%
1)%
0v$
0'%
1%%
1z$
0p$
1u$
0d$
0s$
1q$
1h$
0^$
1c$
0R$
0a$
1_$
1V$
0L$
1Q$
0@$
0O$
1M$
1D$
0:$
1?$
0.$
0=$
1;$
12$
0($
1-$
0z#
0+$
1)$
1~#
0t#
1y#
0h#
0w#
1u#
1l#
0b#
1g#
0V#
0e#
1c#
1Z#
0P#
1U#
0D#
0S#
1Q#
1H#
0>#
1C#
02#
0A#
1?#
16#
0,#
11#
0~"
0/#
1-#
1$#
0x"
1}"
0l"
0{"
1y"
1p"
0f"
1k"
0Z"
0i"
1g"
1^"
0T"
1Y"
0H"
0W"
1U"
1L"
0B"
1G"
06"
0E"
1C"
1:"
00"
15"
0$"
03"
11"
1("
0|
1#"
0p
0!"
1}
1t
0j
1o
0^
b0 $
b0 >
0m
1k
1b
0X
1]
b0 :
0L
0[
1Y
1P
b11111111111111111111111111111111 6
1K
0F
0I
1G
1?
1J
0@
b110 '
b110 #
1D
b1011 *
b0 %
b1100 .
b1 0
b1 4
1)
#220000
0)
#225000
b110 "
1!
b0 $
b0 >
b0 :
0L
0?
0F
1H
1Z
1l
1~
12"
1D"
1V"
1h"
1z"
1.#
1@#
1R#
1d#
1v#
1*$
1<$
1N$
1`$
1r$
1&%
18%
1J%
1\%
1n%
1"&
14&
1F&
1X&
1j&
1|&
10'
1B'
0J
07
09
0I
1A
1S
1e
1w
1+"
1="
1O"
1a"
1s"
1'#
19#
1K#
1]#
1o#
1#$
15$
1G$
1Y$
1k$
1}$
11%
1C%
1U%
1g%
1y%
1-&
1?&
1Q&
1c&
1u&
1)'
1;'
1@
1;
1<
0E
0W
0i
0{
0/"
0A"
0S"
0e"
0w"
0+#
0=#
0O#
0a#
0s#
0'$
09$
0K$
0]$
0o$
0#%
05%
0G%
0Y%
0k%
0}%
01&
0C&
0U&
0g&
0y&
0-'
0?'
0D
b1101 .
b110 -
b110 3
b0 1
b0 5
b0 0
b0 4
b1100 *
1)
#230000
0)
#235000
0!
b1 $
b1 >
1L
0^
0p
0$"
06"
0H"
0Z"
0l"
0~"
02#
0D#
0V#
0h#
0z#
0.$
0@$
0R$
0d$
0v$
0*%
0<%
0N%
0`%
0r%
0&&
08&
0J&
0\&
0n&
0"'
04'
b0 "
0(
b1 :
0F'
0P
0b
0t
0("
0:"
0L"
0^"
0p"
0$#
06#
0H#
0Z#
0l#
0~#
02$
0D$
0V$
0h$
0z$
0.%
0@%
0R%
0d%
0v%
0*&
0<&
0N&
0`&
0r&
0&'
08'
0K
1F
0]
0X
0o
0j
0#"
0|
05"
00"
0G"
0B"
0Y"
0T"
0k"
0f"
0}"
0x"
01#
0,#
0C#
0>#
0U#
0P#
0g#
0b#
0y#
0t#
0-$
0($
0?$
0:$
0Q$
0L$
0c$
0^$
0u$
0p$
0)%
0$%
0;%
06%
0M%
0H%
0_%
0Z%
0q%
0l%
0%&
0~%
07&
02&
0I&
0D&
0[&
0V&
0m&
0h&
0!'
0z&
03'
0.'
b0 6
0E'
0@'
1I
0G
0C
0[
0Y
0U
0m
0k
0g
0!"
0}
0y
03"
01"
0-"
0E"
0C"
0?"
0W"
0U"
0Q"
0i"
0g"
0c"
0{"
0y"
0u"
0/#
0-#
0)#
0A#
0?#
0;#
0S#
0Q#
0M#
0e#
0c#
0_#
0w#
0u#
0q#
0+$
0)$
0%$
0=$
0;$
07$
0O$
0M$
0I$
0a$
0_$
0[$
0s$
0q$
0m$
0'%
0%%
0!%
09%
07%
03%
0K%
0I%
0E%
0]%
0[%
0W%
0o%
0m%
0i%
0#&
0!&
0{%
05&
03&
0/&
0G&
0E&
0A&
0Y&
0W&
0S&
0k&
0i&
0e&
0}&
0{&
0w&
01'
0/'
0+'
0C'
0A'
0='
0H
0Z
0l
0~
02"
0D"
0V"
0h"
0z"
0.#
0@#
0R#
0d#
0v#
0*$
0<$
0N$
0`$
0r$
0&%
08%
0J%
0\%
0n%
0"&
04&
0F&
0X&
0j&
0|&
00'
0B'
07
19
0A
0S
0e
0w
0+"
0="
0O"
0a"
0s"
0'#
09#
0K#
0]#
0o#
0#$
05$
0G$
0Y$
0k$
0}$
01%
0C%
0U%
0g%
0y%
0-&
0?&
0Q&
0c&
0u&
0)'
0;'
b0 #
1E
1W
1i
1{
1/"
1A"
1S"
1e"
1w"
1+#
1=#
1O#
1a#
1s#
1'$
19$
1K$
1]$
1o$
1#%
15%
1G%
1Y%
1k%
1}%
11&
1C&
1U&
1g&
1y&
1-'
1?'
b1101 *
b1 %
b1110 .
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
1)
#240000
0)
#245000
1!
1(
1E'
b110 "
0&
09
1A'
18'
13'
1/'
1&'
1!'
1{&
1r&
1m&
1i&
1`&
1[&
1W&
1N&
1I&
1E&
1<&
17&
13&
1*&
1%&
1!&
1v%
1q%
1m%
1d%
1_%
1[%
1R%
1M%
1I%
1@%
1;%
17%
1.%
1)%
1%%
1z$
1u$
1q$
1h$
1c$
1_$
1V$
1Q$
1M$
1D$
1?$
1;$
12$
1-$
1)$
1~#
1y#
1u#
1l#
1g#
1c#
1Z#
1U#
1Q#
1H#
1C#
1?#
16#
11#
1-#
1$#
1}"
1y"
1p"
1k"
1g"
1^"
1Y"
1U"
1L"
1G"
1C"
1:"
15"
11"
1("
1#"
1}
1t
1o
b0 $
b0 >
1k
1b
1]
0^
0p
0$"
06"
0H"
0Z"
0l"
0~"
02#
0D#
0V#
0h#
0z#
0.$
0@$
0R$
0d$
0v$
0*%
0<%
0N%
0`%
0r%
0&&
08&
0J&
0\&
0n&
0"'
04'
0F'
b0 :
0L
1Y
1P
0X
0j
0|
00"
0B"
0T"
0f"
0x"
0,#
0>#
0P#
0b#
0t#
0($
0:$
0L$
0^$
0p$
0$%
06%
0H%
0Z%
0l%
0~%
02&
0D&
0V&
0h&
0z&
0.'
0@'
b11111111111111111111111111111111 6
1K
0F
0[
1U
0m
1g
0!"
1y
03"
1-"
0E"
1?"
0W"
1Q"
0i"
1c"
0{"
1u"
0/#
1)#
0A#
1;#
0S#
1M#
0e#
1_#
0w#
1q#
0+$
1%$
0=$
17$
0O$
1I$
0a$
1[$
0s$
1m$
0'%
1!%
09%
13%
0K%
1E%
0]%
1W%
0o%
1i%
0#&
1{%
05&
1/&
0G&
1A&
0Y&
1S&
0k&
1e&
0}&
1w&
01'
1+'
0C'
1='
0I
1G
1C
1Z
1l
1~
12"
1D"
1V"
1h"
1z"
1.#
1@#
1R#
1d#
1v#
1*$
1<$
1N$
1`$
1r$
1&%
18%
1J%
1\%
1n%
1"&
14&
1F&
1X&
1j&
1|&
10'
1B'
1J
07
1S
1e
1w
1+"
1="
1O"
1a"
1s"
1'#
19#
1K#
1]#
1o#
1#$
15$
1G$
1Y$
1k$
1}$
11%
1C%
1U%
1g%
1y%
1-&
1?&
1Q&
1c&
1u&
1)'
1;'
0@
b110 #
0W
0i
0{
0/"
0A"
0S"
0e"
0w"
0+#
0=#
0O#
0a#
0s#
0'$
09$
0K$
0]$
0o$
0#%
05%
0G%
0Y%
0k%
0}%
01&
0C&
0U&
0g&
0y&
0-'
0?'
1D
b0 %
b1111 .
b1 1
b1 5
b1 0
b1 4
b1110 *
1)
#250000
0)
#255000
1l"
0p"
1f"
0k"
1Z"
1i"
0g"
0^"
1T"
0Y"
1H"
1W"
0U"
0L"
1B"
0G"
16"
1E"
0C"
0:"
10"
05"
1$"
13"
01"
0("
1|
0#"
1p
b10 "
0!
1!"
0}
0t
1j
0o
1^
b11111111 $
b11111111 >
1m
0k
0b
1X
0]
1L
b11111111 :
0~"
1[
0Y
0P
b11111111111111111111111100000000 6
0K
1F
0x"
1I
0G
0C
0{"
1o"
0J
1|"
1@
0r"
b111 '
b10 #
0D
1v"
b1111 *
b11111111 %
b10000 .
b100000000 0
b100000000 4
1)
#260000
0)
#265000
1E'
07
09
0C'
1A'
18'
13'
01'
1/'
1&'
1!'
0}&
1{&
1r&
1m&
0k&
1i&
1`&
1[&
0Y&
1W&
1N&
1I&
0G&
1E&
1<&
17&
05&
13&
1*&
1%&
0#&
1!&
1v%
1q%
0o%
1m%
1d%
1_%
0]%
1[%
1R%
1M%
0K%
1I%
1@%
1;%
09%
17%
1.%
1)%
0'%
1%%
1z$
1u$
0s$
1q$
1h$
1c$
0a$
1_$
1V$
1Q$
0O$
1M$
1p"
1D$
1k"
1?$
0i"
1g"
0=$
1;$
1^"
12$
1Y"
1-$
0W"
1U"
0+$
1)$
1L"
1~#
1G"
1y#
0E"
1C"
0w#
1u#
1:"
1l#
15"
1g#
03"
11"
0e#
1c#
1("
1Z#
1#"
1U#
0!"
1}
0S#
1Q#
1t
1H#
1o
1C#
1!
0m
1k
0A#
1?#
1b
16#
1]
11#
b0 $
b0 >
0[
1Y
0/#
1-#
1P
1$#
1K
b11111111111111111111111111111111 6
1}"
0L
0^
0p
0$"
06"
0H"
0Z"
b0 :
0l"
0I
1G
1C
0{"
1y"
0o"
1H
0F
0X
0j
0|
00"
0B"
0T"
0f"
b100 "
0(
0|"
1A
1r"
b100 #
b11 N
b11 `
b11 r
b11 &"
b11 8"
b11 J"
b11 \"
b11 n"
b11 "#
b11 4#
b11 F#
b11 X#
b11 j#
b11 |#
b11 0$
b11 B$
b11 T$
b11 f$
b11 x$
b11 ,%
b11 >%
b11 P%
b11 b%
b11 t%
b11 (&
b11 :&
b11 L&
b11 ^&
b11 p&
b11 $'
b11 6'
b11 H'
b11 8
b11 B
b11 T
b11 f
b11 x
b11 ,"
b11 >"
b11 P"
b11 b"
b11 t"
b11 (#
b11 :#
b11 L#
b11 ^#
b11 p#
b11 $$
b11 6$
b11 H$
b11 Z$
b11 l$
b11 ~$
b11 2%
b11 D%
b11 V%
b11 h%
b11 z%
b11 .&
b11 @&
b11 R&
b11 d&
b11 v&
b11 *'
b11 <'
0E
0v"
b0 %
b10001 .
b111 -
b111 3
b0 1
b0 5
b0 0
b0 4
b10000 *
1)
#270000
0)
#275000
b0 "
0!
b1 $
b1 >
b1 :
1L
1F
0E'
17
19
1C'
0A'
08'
03'
11'
0/'
0&'
0!'
1}&
0{&
0r&
0m&
1k&
0i&
0`&
0[&
1Y&
0W&
0N&
0I&
1G&
0E&
0<&
07&
15&
03&
0*&
0%&
1#&
0!&
0v%
0q%
1o%
0m%
0d%
0_%
1]%
0[%
0R%
0M%
1K%
0I%
0@%
0;%
19%
07%
0.%
0)%
1'%
0%%
0z$
0u$
1s$
0q$
0h$
0c$
1a$
0_$
0V$
0Q$
1O$
0M$
0D$
0?$
1=$
0;$
02$
0-$
1+$
0)$
0~#
0y#
1w#
0u#
0l#
0g#
1e#
0c#
0Z#
0U#
1S#
0Q#
0H#
0C#
1A#
0?#
06#
01#
1/#
0-#
0$#
0}"
1{"
0y"
0p"
0k"
1i"
0g"
0^"
0Y"
1W"
0U"
0L"
0G"
1E"
0C"
0:"
05"
13"
01"
0("
0#"
1!"
0}
0t
0o
1m
0k
0b
0]
1[
0Y
0P
b0 6
0K
1I
0G
0C
0H
0A
b0 #
1E
b10001 *
b1 %
b10010 .
b1 1
b1 5
1)
#280000
0)
#285000
b100 "
1!
b0 $
b0 >
b0 :
0L
0[
0U
0m
0g
0!"
0y
03"
0-"
0E"
0?"
0W"
0Q"
0i"
0c"
0{"
0u"
0/#
0)#
0A#
0;#
0S#
0M#
0e#
0_#
0w#
0q#
0+$
0%$
0=$
07$
0O$
0I$
0a$
0[$
0s$
0m$
0'%
0!%
09%
03%
0K%
0E%
0]%
0W%
0o%
0i%
0#&
0{%
05&
0/&
0G&
0A&
0Y&
0S&
0k&
0e&
0}&
0w&
01'
0+'
0C'
0='
0F
0Z
0l
0~
02"
0D"
0V"
0h"
0z"
0.#
0@#
0R#
0d#
0v#
0*$
0<$
0N$
0`$
0r$
0&%
08%
0J%
0\%
0n%
0"&
04&
0F&
0X&
0j&
0|&
00'
0B'
07
0S
0e
0w
0+"
0="
0O"
0a"
0s"
0'#
09#
0K#
0]#
0o#
0#$
05$
0G$
0Y$
0k$
0}$
01%
0C%
0U%
0g%
0y%
0-&
0?&
0Q&
0c&
0u&
0)'
0;'
b100 #
1W
1i
1{
1/"
1A"
1S"
1e"
1w"
1+#
1=#
1O#
1a#
1s#
1'$
19$
1K$
1]$
1o$
1#%
15%
1G%
1Y%
1k%
1}%
11&
1C&
1U&
1g&
1y&
1-'
1?'
b0 %
b10011 .
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
b10010 *
1)
#290000
0)
#295000
1E'
09
1A'
18'
13'
1/'
1&'
1!'
1{&
1r&
1m&
1i&
1`&
1[&
1W&
1N&
1I&
1E&
1<&
17&
13&
1*&
1%&
1!&
1v%
1q%
1m%
1d%
1_%
1[%
1R%
1M%
1I%
1@%
1;%
17%
1.%
1)%
1%%
1z$
1u$
1q$
1h$
1c$
1_$
1V$
1Q$
1M$
1D$
1?$
1;$
12$
1-$
1)$
1~#
1y#
1u#
1l#
1g#
1c#
1Z#
1U#
1Q#
1H#
1C#
1?#
16#
11#
1-#
1$#
1}"
1y"
1p"
1k"
1g"
1^"
1Y"
1U"
1L"
1G"
1C"
1:"
15"
11"
1("
1#"
1}
1t
1o
b100 "
1!
1k
1b
1]
b0 $
b0 >
1Y
1P
b0 :
0L
b11111111111111111111111111111111 6
1K
0[
1U
0m
1g
0!"
1y
03"
1-"
0E"
1?"
0W"
1Q"
0i"
1c"
0{"
1u"
0/#
1)#
0A#
1;#
0S#
1M#
0e#
1_#
0w#
1q#
0+$
1%$
0=$
17$
0O$
1I$
0a$
1[$
0s$
1m$
0'%
1!%
09%
13%
0K%
1E%
0]%
1W%
0o%
1i%
0#&
1{%
05&
1/&
0G&
1A&
0Y&
1S&
0k&
1e&
0}&
1w&
01'
1+'
0C'
1='
1G
1C
1?
0F
1H
1Z
1l
1~
12"
1D"
1V"
1h"
1z"
1.#
1@#
1R#
1d#
1v#
1*$
1<$
1N$
1`$
1r$
1&%
18%
1J%
1\%
1n%
1"&
14&
1F&
1X&
1j&
1|&
10'
1B'
1J
07
1A
1S
1e
1w
1+"
1="
1O"
1a"
1s"
1'#
19#
1K#
1]#
1o#
1#$
15$
1G$
1Y$
1k$
1}$
11%
1C%
1U%
1g%
1y%
1-&
1?&
1Q&
1c&
1u&
1)'
1;'
0@
0E
0W
0i
0{
0/"
0A"
0S"
0e"
0w"
0+#
0=#
0O#
0a#
0s#
0'$
09$
0K$
0]$
0o$
0#%
05%
0G%
0Y%
0k%
0}%
01&
0C&
0U&
0g&
0y&
0-'
0?'
1D
b10011 *
b10100 .
b0 1
b0 5
b1 0
b1 4
1)
#300000
0)
#305000
b0 "
0!
b1 $
b1 >
b1 :
1L
1[
1O
1m
1a
1!"
1s
13"
1'"
1E"
19"
1W"
1K"
1i"
1]"
1{"
1o"
1/#
1##
1A#
15#
1S#
1G#
1e#
1Y#
1w#
1k#
1+$
1}#
1=$
11$
1O$
1C$
1a$
1U$
1s$
1g$
1'%
1y$
19%
1-%
1K%
1?%
1]%
1Q%
1o%
1c%
1#&
1u%
15&
1)&
1G&
1;&
1Y&
1M&
1k&
1_&
1}&
1q&
11'
1%'
1C'
17'
1F
1\
1n
1""
14"
1F"
1X"
1j"
1|"
10#
1B#
1T#
1f#
1x#
1,$
1>$
1P$
1b$
1t$
1(%
1:%
1L%
1^%
1p%
1$&
16&
1H&
1Z&
1l&
1~&
12'
1D'
0R
0d
0v
0*"
0<"
0N"
0`"
0r"
0&#
08#
0J#
0\#
0n#
0"$
04$
0F$
0X$
0j$
0|$
00%
0B%
0T%
0f%
0x%
0,&
0>&
0P&
0b&
0t&
0('
0:'
17
b0 '
b0 #
1V
1h
1z
1."
1@"
1R"
1d"
1v"
1*#
1<#
1N#
1`#
1r#
1&$
18$
1J$
1\$
1n$
1"%
14%
1F%
1X%
1j%
1|%
10&
1B&
1T&
1f&
1x&
1,'
1>'
b1 %
b10101 .
b11111111111111111111111111111111 0
b11111111111111111111111111111111 4
b10100 *
1)
#310000
0)
#315000
b11111111111111111111111111111111 $
b11111111111111111111111111111111 >
1^
1p
1$"
16"
1H"
1Z"
1l"
1~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
1d$
1v$
1*%
1<%
1N%
1`%
1r%
1&&
18&
1J&
1\&
1n&
1"'
14'
b11111111111111111111111111111111 :
1F'
0[
0m
0!"
03"
0E"
0W"
0i"
0{"
0/#
0A#
0S#
0e#
0w#
0+$
0=$
0O$
0a$
0s$
0'%
09%
0K%
0]%
0o%
0#&
05&
0G&
0Y&
0k&
0}&
01'
19
0C'
0P
0b
0t
0("
0:"
0L"
0^"
0p"
0$#
06#
0H#
0Z#
0l#
0~#
02$
0D$
0V$
0h$
0z$
0.%
0@%
0R%
0d%
0v%
0*&
0<&
0N&
0`&
0r&
0&'
08'
0K
0]
1X
0o
1j
0#"
1|
05"
10"
0G"
1B"
0Y"
1T"
0k"
1f"
0}"
1x"
01#
1,#
0C#
1>#
0U#
1P#
0g#
1b#
0y#
1t#
0-$
1($
0?$
1:$
0Q$
1L$
0c$
1^$
0u$
1p$
0)%
1$%
0;%
16%
0M%
1H%
0_%
1Z%
0q%
1l%
0%&
1~%
07&
12&
0I&
1D&
0[&
1V&
0m&
1h&
0!'
1z&
03'
1.'
b0 6
0E'
1@'
17
0I
0A
0S
0e
0w
0+"
0="
0O"
0a"
0s"
0'#
09#
0K#
0]#
0o#
0#$
05$
0G$
0Y$
0k$
0}$
01%
0C%
0U%
0g%
0y%
0-&
0?&
0Q&
0c&
0u&
0)'
0;'
b0 N
b0 `
b0 r
b0 &"
b0 8"
b0 J"
b0 \"
b0 n"
b0 "#
b0 4#
b0 F#
b0 X#
b0 j#
b0 |#
b0 0$
b0 B$
b0 T$
b0 f$
b0 x$
b0 ,%
b0 >%
b0 P%
b0 b%
b0 t%
b0 (&
b0 :&
b0 L&
b0 ^&
b0 p&
b0 $'
b0 6'
b0 H'
b0 8
b0 B
b0 T
b0 f
b0 x
b0 ,"
b0 >"
b0 P"
b0 b"
b0 t"
b0 (#
b0 :#
b0 L#
b0 ^#
b0 p#
b0 $$
b0 6$
b0 H$
b0 Z$
b0 l$
b0 ~$
b0 2%
b0 D%
b0 V%
b0 h%
b0 z%
b0 .&
b0 @&
b0 R&
b0 d&
b0 v&
b0 *'
b0 <'
0;
0<
1E
1W
1i
1{
1/"
1A"
1S"
1e"
1w"
1+#
1=#
1O#
1a#
1s#
1'$
19$
1K$
1]$
1o$
1#%
15%
1G%
1Y%
1k%
1}%
11&
1C&
1U&
1g&
1y&
1-'
1?'
b10101 *
b11111111111111111111111111111111 %
b10110 .
b0 -
b0 3
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
1)
#320000
0)
#325000
b10010001101000101011001111000 $
b10010001101000101011001111000 >
0L
0^
0p
0l"
0~"
0V#
0z#
0@$
0R$
0d$
0*%
0`%
0r%
0&&
0J&
0\&
0"'
04'
b10010001101000101011001111000 :
0F'
0F
0X
0j
0f"
0x"
0P#
0t#
0:$
0L$
0^$
0$%
0Z%
0l%
0~%
0D&
0V&
0z&
0.'
0@'
1I
0G
0?
1[
0Y
0O
1m
0k
0a
1i"
0g"
0]"
1{"
0y"
0o"
1S#
0Q#
0G#
1w#
0u#
0k#
1=$
0;$
01$
1O$
0M$
0C$
1a$
0_$
0U$
1'%
0%%
0y$
1]%
0[%
0Q%
1o%
0m%
0c%
1#&
0!&
0u%
1G&
0E&
0;&
1Y&
0W&
0M&
1}&
0{&
0q&
11'
0/'
0%'
1C'
0A'
07'
0H
0Z
0l
0h"
0z"
0R#
0v#
0<$
0N$
0`$
0&%
0\%
0n%
0"&
0F&
0X&
0|&
00'
0B'
07
09
1A
1S
1e
1a"
1s"
1K#
1o#
15$
1G$
1Y$
1}$
1U%
1g%
1y%
1?&
1Q&
1u&
1)'
1;'
0E
0W
0i
0e"
0w"
0O#
0s#
09$
0K$
0]$
0#%
0Y%
0k%
0}%
0C&
0U&
0y&
0-'
0?'
b10010001101000101011001111000 %
b10111 .
b10010001101000101011001111000 1
b10010001101000101011001111000 5
b10110 *
1)
#330000
0)
#335000
b10001001000100001000100000 $
b10001001000100001000100000 >
0$"
06"
0Z"
0D#
0h#
0<%
b10001001000100001000100000 :
0n&
0|
00"
0T"
0>#
0b#
06%
0h&
1!"
0}
0s
13"
01"
0'"
1W"
0U"
0K"
1A#
0?#
05#
1e#
0c#
0Y#
19%
07%
0-%
1k&
0i&
0_&
0[
0U
0m
0g
0i"
0c"
0S#
0M#
0w#
0q#
0=$
07$
0a$
0[$
0'%
0!%
0o%
0i%
0Y&
0S&
0}&
0w&
01'
0+'
1H
0~
02"
0V"
1z"
0@#
0d#
1N$
08%
1\%
1"&
1F&
0j&
1B'
0J
0\
0n
0j"
0|"
0T#
0x#
0>$
0P$
0b$
0(%
0^%
0p%
0$&
0H&
0Z&
0~&
02'
0D'
0A
1w
1+"
1O"
0s"
19#
1]#
0G$
11%
0U%
0y%
0?&
1c&
0;'
1@
1R
1d
1`"
1r"
1J#
1n#
14$
1F$
1X$
1|$
1T%
1f%
1x%
1>&
1P&
1t&
1('
1:'
07
19
1E
0{
0/"
0S"
1w"
0=#
0a#
1K$
05%
1Y%
1}%
1C&
0g&
1?'
0D
0V
0h
0d"
0v"
0N#
0r#
08$
0J$
0\$
0"%
0X%
0j%
0|%
0B&
0T&
0x&
0,'
0>'
b10111 *
b10001001000100001000100000 %
b11000 .
b10000111011001010100001100100001 1
b10000111011001010100001100100001 5
b10010001101000101011001111000 0
b10010001101000101011001111000 4
1)
#340000
0)
#345000
b100 "
1!
b0 $
b0 >
0H"
02#
0.$
0v$
0N%
b0 :
08&
0B"
0,#
0($
0p$
0H%
02&
1[
1U
1m
1g
1i"
1c"
1S#
1M#
1w#
1q#
1=$
17$
1a$
1[$
1'%
1!%
1o%
1i%
1Y&
1S&
1}&
1w&
11'
1+'
1E"
0C"
09"
1/#
0-#
0##
1+$
0)$
0}#
1s$
0q$
0g$
1K%
0I%
0?%
15&
03&
0)&
1Z
1l
1~
12"
1V"
1h"
1@#
1R#
1d#
1v#
1<$
1`$
1&%
18%
1n%
1X&
1j&
1|&
10'
0""
04"
0F"
0X"
00#
0B#
0f#
0,$
0t$
0:%
0L%
06&
0l&
0S
0e
0w
0+"
0O"
0a"
09#
0K#
0]#
0o#
05$
0Y$
0}$
01%
0g%
0Q&
0c&
0u&
0)'
1v
1*"
1<"
1N"
1&#
18#
1\#
1"$
1j$
10%
1B%
1,&
1b&
b1 '
b100 #
1W
1i
1{
1/"
1S"
1e"
1=#
1O#
1a#
1s#
19$
1]$
1#%
15%
1k%
1U&
1g&
1y&
1-'
0z
0."
0@"
0R"
0*#
0<#
0`#
0&$
0n$
04%
0F%
00&
0f&
b0 %
b11001 .
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
b0 0
b0 4
b11000 *
1)
#350000
0)
#355000
b0 "
0!
b11111111111111111111111111111111 $
b11111111111111111111111111111111 >
1L
1^
1p
1$"
16"
1H"
1Z"
1l"
1~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
1d$
1v$
1*%
1<%
1N%
1`%
1r%
1&&
18&
1J&
1\&
1n&
1"'
14'
b11111111111111111111111111111111 :
1F'
0I
1G
1?
0[
1Y
1O
0m
1k
1a
0!"
1}
1s
03"
11"
1'"
0E"
1C"
19"
0W"
1U"
1K"
0i"
1g"
1]"
0{"
1y"
1o"
0/#
1-#
1##
0A#
1?#
15#
0S#
1Q#
1G#
0e#
1c#
1Y#
0w#
1u#
1k#
0+$
1)$
1}#
0=$
1;$
11$
0O$
1M$
1C$
0a$
1_$
1U$
0s$
1q$
1g$
0'%
1%%
1y$
09%
17%
1-%
0K%
1I%
1?%
0]%
1[%
1Q%
0o%
1m%
1c%
0#&
1!&
1u%
05&
13&
1)&
0G&
1E&
1;&
0Y&
1W&
1M&
0k&
1i&
1_&
0}&
1{&
1q&
01'
1/'
1%'
0C'
1A'
17'
1F
1X
1j
1|
10"
1B"
1T"
1f"
1x"
1,#
1>#
1P#
1b#
1t#
1($
1:$
1L$
1^$
1p$
1$%
16%
1H%
1Z%
1l%
1~%
12&
1D&
1V&
1h&
1z&
1.'
1@'
1J
1\
1n
1""
14"
1F"
1X"
1j"
1|"
10#
1B#
1T#
1f#
1x#
1,$
1>$
1P$
1b$
1t$
1(%
1:%
1L%
1^%
1p%
1$&
16&
1H&
1Z&
1l&
1~&
12'
1D'
0@
0R
0d
0v
0*"
0<"
0N"
0`"
0r"
0&#
08#
0J#
0\#
0n#
0"$
04$
0F$
0X$
0j$
0|$
00%
0B%
0T%
0f%
0x%
0,&
0>&
0P&
0b&
0t&
0('
0:'
17
b0 #
b1 N
b1 `
b1 r
b1 &"
b1 8"
b1 J"
b1 \"
b1 n"
b1 "#
b1 4#
b1 F#
b1 X#
b1 j#
b1 |#
b1 0$
b1 B$
b1 T$
b1 f$
b1 x$
b1 ,%
b1 >%
b1 P%
b1 b%
b1 t%
b1 (&
b1 :&
b1 L&
b1 ^&
b1 p&
b1 $'
b1 6'
b1 H'
b1 8
b1 B
b1 T
b1 f
b1 x
b1 ,"
b1 >"
b1 P"
b1 b"
b1 t"
b1 (#
b1 :#
b1 L#
b1 ^#
b1 p#
b1 $$
b1 6$
b1 H$
b1 Z$
b1 l$
b1 ~$
b1 2%
b1 D%
b1 V%
b1 h%
b1 z%
b1 .&
b1 @&
b1 R&
b1 d&
b1 v&
b1 *'
b1 <'
1D
1V
1h
1z
1."
1@"
1R"
1d"
1v"
1*#
1<#
1N#
1`#
1r#
1&$
18$
1J$
1\$
1n$
1"%
14%
1F%
1X%
1j%
1|%
10&
1B&
1T&
1f&
1x&
1,'
1>'
b11001 *
b11111111111111111111111111111111 %
b11010 .
b1 -
b1 3
b11111111111111111111111111111111 0
b11111111111111111111111111111111 4
1)
#360000
0)
#365000
b10010111011101010101011101111001 $
b10010111011101010101011101111001 >
0^
0p
0l"
0V#
0z#
0@$
0d$
0*%
0r%
0\&
0"'
b10010111011101010101011101111001 :
04'
0X
0j
0f"
0P#
0t#
0:$
0^$
0$%
0l%
0V&
0z&
0.'
1!"
0}
0s
13"
01"
0'"
1W"
0U"
0K"
1A#
0?#
05#
1e#
0c#
0Y#
19%
07%
0-%
1k&
0i&
0_&
1I
0G
0?
0Y
0U
0O
0k
0g
0a
0g"
0c"
0]"
1{"
0y"
0o"
0Q#
0M#
0G#
0u#
0q#
0k#
0;$
07$
01$
1O$
0M$
0C$
0_$
0[$
0U$
0%%
0!%
0y$
1]%
0[%
0Q%
0m%
0i%
0c%
1#&
0!&
0u%
1G&
0E&
0;&
0W&
0S&
0M&
0{&
0w&
0q&
0/'
0+'
0%'
1C'
0A'
07'
0Z
0l
0~
02"
0V"
0h"
0@#
0R#
0d#
0v#
0<$
0`$
0&%
08%
0n%
0X&
0j&
0|&
00'
0J
0\
0n
0j"
0|"
0T#
0x#
0>$
0P$
0b$
0(%
0^%
0p%
0$&
0H&
0Z&
0~&
02'
0D'
1S
1e
1w
1+"
1O"
1a"
19#
1K#
1]#
1o#
15$
1Y$
1}$
11%
1g%
1Q&
1c&
1u&
1)'
1@
1R
1d
1`"
1r"
1J#
1n#
14$
1F$
1X$
1|$
1T%
1f%
1x%
1>&
1P&
1t&
1('
1:'
07
0W
0i
0{
0/"
0S"
0e"
0=#
0O#
0a#
0s#
09$
0]$
0#%
05%
0k%
0U&
0g&
0y&
0-'
0D
0V
0h
0d"
0v"
0N#
0r#
08$
0J$
0\$
0"%
0X%
0j%
0|%
0B&
0T&
0x&
0,'
0>'
b10010111011101010101011101111001 %
b11011 .
b10000111011001010100001100100001 1
b10000111011001010100001100100001 5
b10010001101000101011001111000 0
b10010001101000101011001111000 4
b11010 *
1)
#370000
0)
#375000
b11111111111111111111111111111111 $
b11111111111111111111111111111111 >
1^
1p
1l"
1V#
1z#
1@$
1d$
1*%
1r%
1\&
1"'
b11111111111111111111111111111111 :
14'
1X
1j
1f"
1P#
1t#
1:$
1^$
1$%
1l%
1V&
1z&
1.'
1[
1U
1m
1g
1i"
1c"
1S#
1M#
1w#
1q#
1=$
17$
1a$
1[$
1'%
1!%
1o%
1i%
1Y&
1S&
1}&
1w&
11'
1+'
1E"
0C"
09"
1/#
0-#
0##
1+$
0)$
0}#
1s$
0q$
0g$
1K%
0I%
0?%
15&
03&
0)&
1Z
1l
1~
12"
1V"
1h"
1@#
1R#
1d#
1v#
1<$
1`$
1&%
18%
1n%
1X&
1j&
1|&
10'
0""
04"
0F"
0X"
00#
0B#
0f#
0,$
0t$
0:%
0L%
06&
0l&
0S
0e
0w
0+"
0O"
0a"
09#
0K#
0]#
0o#
05$
0Y$
0}$
01%
0g%
0Q&
0c&
0u&
0)'
1v
1*"
1<"
1N"
1&#
18#
1\#
1"$
1j$
10%
1B%
1,&
1b&
1W
1i
1{
1/"
1S"
1e"
1=#
1O#
1a#
1s#
19$
1]$
1#%
15%
1k%
1U&
1g&
1y&
1-'
0z
0."
0@"
0R"
0*#
0<#
0`#
0&$
0n$
04%
0F%
00&
0f&
b11011 *
b11111111111111111111111111111111 %
b11100 .
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
b0 0
b0 4
1)
#380000
0)
#385000
b100 "
1!
b0 $
b0 >
0L
0^
0p
0$"
06"
0H"
0Z"
0l"
0~"
02#
0D#
0V#
0h#
0z#
0.$
0@$
0R$
0d$
0v$
0*%
0<%
0N%
0`%
0r%
0&&
08&
0J&
0\&
0n&
0"'
04'
b0 :
0F'
0F
0X
0j
0|
00"
0B"
0T"
0f"
0x"
0,#
0>#
0P#
0b#
0t#
0($
0:$
0L$
0^$
0p$
0$%
06%
0H%
0Z%
0l%
0~%
02&
0D&
0V&
0h&
0z&
0.'
0@'
0I
0C
0[
0U
0m
0g
0!"
0y
03"
0-"
0E"
0?"
0W"
0Q"
0i"
0c"
0{"
0u"
0/#
0)#
0A#
0;#
0S#
0M#
0e#
0_#
0w#
0q#
0+$
0%$
0=$
07$
0O$
0I$
0a$
0[$
0s$
0m$
0'%
0!%
09%
03%
0K%
0E%
0]%
0W%
0o%
0i%
0#&
0{%
05&
0/&
0G&
0A&
0Y&
0S&
0k&
0e&
0}&
0w&
01'
0+'
0C'
0='
0H
0Z
0l
0~
02"
0D"
0V"
0h"
0z"
0.#
0@#
0R#
0d#
0v#
0*$
0<$
0N$
0`$
0r$
0&%
08%
0J%
0\%
0n%
0"&
04&
0F&
0X&
0j&
0|&
00'
0B'
17
1A
1S
1e
1w
1+"
1="
1O"
1a"
1s"
1'#
19#
1K#
1]#
1o#
1#$
15$
1G$
1Y$
1k$
1}$
11%
1C%
1U%
1g%
1y%
1-&
1?&
1Q&
1c&
1u&
1)'
1;'
b1101 '
b100 #
0E
0W
0i
0{
0/"
0A"
0S"
0e"
0w"
0+#
0=#
0O#
0a#
0s#
0'$
09$
0K$
0]$
0o$
0#%
05%
0G%
0Y%
0k%
0}%
01&
0C&
0U&
0g&
0y&
0-'
0?'
b0 %
b11101 .
b0 1
b0 5
b11100 *
1)
#390000
0)
#395000
b0 "
0!
b11111111111111111111111111111111 $
b11111111111111111111111111111111 >
1L
1^
1p
1$"
16"
1H"
1Z"
1l"
1~"
12#
1D#
1V#
1h#
1z#
1.$
1@$
1R$
1d$
1v$
1*%
1<%
1N%
1`%
1r%
1&&
18&
1J&
1\&
1n&
1"'
14'
b11111111111111111111111111111111 :
1F'
1F
1X
1j
1|
10"
1B"
1T"
1f"
1x"
1,#
1>#
1P#
1b#
1t#
1($
1:$
1L$
1^$
1p$
1$%
16%
1H%
1Z%
1l%
1~%
12&
1D&
1V&
1h&
1z&
1.'
1@'
1G
1C
1[
1U
1m
1g
1!"
1y
13"
1-"
1E"
1?"
1W"
1Q"
1i"
1c"
1{"
1u"
1/#
1)#
1A#
1;#
1S#
1M#
1e#
1_#
1w#
1q#
1+$
1%$
1=$
17$
1O$
1I$
1a$
1[$
1s$
1m$
1'%
1!%
19%
13%
1K%
1E%
1]%
1W%
1o%
1i%
1#&
1{%
15&
1/&
1G&
1A&
1Y&
1S&
1k&
1e&
1}&
1w&
11'
1+'
1C'
1='
1J
1\
1n
1""
14"
1F"
1X"
1j"
1|"
10#
1B#
1T#
1f#
1x#
1,$
1>$
1P$
1b$
1t$
1(%
1:%
1L%
1^%
1p%
1$&
16&
1H&
1Z&
1l&
1~&
12'
1D'
0H
0Z
0l
0~
02"
0D"
0V"
0h"
0z"
0.#
0@#
0R#
0d#
0v#
0*$
0<$
0N$
0`$
0r$
0&%
08%
0J%
0\%
0n%
0"&
04&
0F&
0X&
0j&
0|&
00'
0B'
07
0I
0A
0S
0e
0w
0+"
0="
0O"
0a"
0s"
0'#
09#
0K#
0]#
0o#
0#$
05$
0G$
0Y$
0k$
0}$
01%
0C%
0U%
0g%
0y%
0-&
0?&
0Q&
0c&
0u&
0)'
0;'
bx '
b0 #
1;
1=
1<
1E
1W
1i
1{
1/"
1A"
1S"
1e"
1w"
1+#
1=#
1O#
1a#
1s#
1'$
19$
1K$
1]$
1o$
1#%
15%
1G%
1Y%
1k%
1}%
11&
1C&
1U&
1g&
1y&
1-'
1?'
b11101 *
b11111111111111111111111111111111 %
b11110 .
b1101 -
b1101 3
b11111111111111111111111111111111 1
b11111111111111111111111111111111 5
1)
#400000
0)
#405000
xI
xG
xA
xS
xe
xw
x+"
x="
xO"
xa"
xs"
x'#
x9#
xK#
x]#
xo#
x#$
x5$
xG$
xY$
xk$
x}$
x1%
xC%
xU%
xg%
xy%
x-&
x?&
xQ&
xc&
xu&
x)'
x;'
x@
xR
xd
xv
x*"
x<"
xN"
x`"
xr"
x&#
x8#
xJ#
x\#
xn#
x"$
x4$
xF$
xX$
xj$
x|$
x0%
xB%
xT%
xf%
xx%
x,&
x>&
xP&
xb&
xt&
x('
x:'
x7
x9
bx #
b0xx N
b0xx `
b0xx r
b0xx &"
b0xx 8"
b0xx J"
b0xx \"
b0xx n"
b0xx "#
b0xx 4#
b0xx F#
b0xx X#
b0xx j#
b0xx |#
b0xx 0$
b0xx B$
b0xx T$
b0xx f$
b0xx x$
b0xx ,%
b0xx >%
b0xx P%
b0xx b%
b0xx t%
b0xx (&
b0xx :&
b0xx L&
b0xx ^&
b0xx p&
b0xx $'
b0xx 6'
b0xx H'
bx 8
bx B
bx T
bx f
bx x
bx ,"
bx >"
bx P"
bx b"
bx t"
bx (#
bx :#
bx L#
bx ^#
bx p#
bx $$
bx 6$
bx H$
bx Z$
bx l$
bx ~$
bx 2%
bx D%
bx V%
bx h%
bx z%
bx .&
bx @&
bx R&
bx d&
bx v&
bx *'
bx <'
x;
x=
x<
xE
xW
xi
x{
x/"
xA"
xS"
xe"
xw"
x+#
x=#
xO#
xa#
xs#
x'$
x9$
xK$
x]$
xo$
x#%
x5%
xG%
xY%
xk%
x}%
x1&
xC&
xU&
xg&
xy&
x-'
x?'
xD
xV
xh
xz
x."
x@"
xR"
xd"
xv"
x*#
x<#
xN#
x`#
xr#
x&$
x8$
xJ$
x\$
xn$
x"%
x4%
xF%
xX%
xj%
x|%
x0&
xB&
xT&
xf&
xx&
x,'
x>'
bx %
b11111 .
bx -
bx 3
bx 1
bx 5
bx 0
bx 4
b11110 *
1)
#410000
0)
#415000
1)
