-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity findPupil is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    img_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    img_data_stream_V_empty_n : IN STD_LOGIC;
    img_data_stream_V_read : OUT STD_LOGIC;
    dst_img_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_img_data_stream_V_full_n : IN STD_LOGIC;
    dst_img_data_stream_V_write : OUT STD_LOGIC;
    r_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    r_out_full_n : IN STD_LOGIC;
    r_out_write : OUT STD_LOGIC;
    x_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_out_full_n : IN STD_LOGIC;
    x_out_write : OUT STD_LOGIC;
    y_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    y_out_full_n : IN STD_LOGIC;
    y_out_write : OUT STD_LOGIC );
end;


architecture behav of findPupil is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_118 : STD_LOGIC_VECTOR (8 downto 0) := "100011000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv8_47 : STD_LOGIC_VECTOR (7 downto 0) := "01000111";
    constant ap_const_lv32_FFFFFFFC : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111100";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal img_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln30_reg_785 : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_img_data_stream_V_blk_n : STD_LOGIC;
    signal r_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal x_out_blk_n : STD_LOGIC;
    signal y_out_blk_n : STD_LOGIC;
    signal startX_line_reg_212 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln62_fu_273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln62_reg_760 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln29_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fu_283_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_reg_769 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln73_fu_337_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln73_reg_774 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln61_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln61_reg_780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln61_reg_780_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln30_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_reg_785_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_355_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal length_line_0_i_load_reg_794 : STD_LOGIC_VECTOR (31 downto 0);
    signal is_line_0_i_load_reg_800 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_807 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal total_longest_line_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_longest_line_reg_819 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp2_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_828 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_demorgan_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_demorgan_reg_833 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_reg_844 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln50_fu_432_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln50_reg_855 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal total_y_reg_201 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal total_x_0_i_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln50_5_fu_652_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_dc_0_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln50_4_fu_630_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_longest_line_0_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln50_3_fu_608_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal start_longest_lineX_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_x_4_fu_586_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal length_line_0_i_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln50_1_fu_557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_length_line_0_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal gap_count_0_i_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_gap_count_0_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal is_line_0_i_fu_158 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln50_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_is_line_0_i_load : STD_LOGIC_VECTOR (0 downto 0);
    signal longest_line_in_row_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal longest_line_in_row_4_fu_520_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal sub_ln73_fu_297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln73_1_fu_303_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln73_fu_313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln73_2_fu_323_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_fu_289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln73_1_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln73_1_fu_333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal gap_count_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln35_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln50_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_fu_424_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal length_line_fu_446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln59_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal longest_line_in_row_2_fu_506_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal longest_line_in_row_3_fu_513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp24_fu_527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal length_line_1_fu_451_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln35_fu_537_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_fu_543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp54_fu_551_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_x_1_fu_458_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_x_fu_564_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_x_2_fu_571_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_x_3_fu_579_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln59_fu_474_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_2_fu_593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp84_fu_601_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln59_1_fu_481_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_3_fu_615_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp99_fu_623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln59_2_fu_488_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_4_fu_637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp114_fu_645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln29_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((icmp_ln29_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    gap_count_0_i_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                gap_count_0_i_fu_154 <= select_ln50_reg_855;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                gap_count_0_i_fu_154 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    is_line_0_i_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                is_line_0_i_fu_158 <= or_ln50_fu_532_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                is_line_0_i_fu_158 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    length_line_0_i_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                length_line_0_i_fu_150 <= select_ln50_1_fu_557_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                length_line_0_i_fu_150 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    longest_line_in_row_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                longest_line_in_row_fu_162 <= longest_line_in_row_4_fu_520_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                longest_line_in_row_fu_162 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    startX_line_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_fu_349_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                startX_line_reg_212 <= x_fu_355_p2;
            elsif (((icmp_ln29_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                startX_line_reg_212 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    start_longest_lineX_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                start_longest_lineX_fu_146 <= total_x_4_fu_586_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                start_longest_lineX_fu_146 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    total_longest_line_0_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                total_longest_line_0_fu_142 <= select_ln50_3_fu_608_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                total_longest_line_0_fu_142 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    total_x_0_i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                total_x_0_i_fu_134 <= select_ln50_5_fu_652_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                total_x_0_i_fu_134 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    total_y_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                total_y_reg_201 <= y_reg_769;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                total_y_reg_201 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    y_dc_0_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                y_dc_0_fu_138 <= select_ln50_4_fu_630_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_dc_0_fu_138 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_reg_785 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln50_reg_844 <= and_ln50_fu_418_p2;
                icmp_ln35_reg_807 <= icmp_ln35_fu_370_p2;
                icmp_ln50_reg_814 <= icmp_ln50_fu_382_p2;
                is_line_0_i_load_reg_800 <= ap_sig_allocacmp_is_line_0_i_load;
                length_line_0_i_load_reg_794 <= ap_sig_allocacmp_length_line_0_i_load;
                sel_tmp2_reg_828 <= sel_tmp2_fu_400_p2;
                sel_tmp8_demorgan_reg_833 <= sel_tmp8_demorgan_fu_406_p2;
                select_ln50_reg_855 <= select_ln50_fu_432_p3;
                total_longest_line_reg_819 <= total_longest_line_fu_388_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln30_reg_785 <= icmp_ln30_fu_349_p2;
                icmp_ln30_reg_785_pp0_iter1_reg <= icmp_ln30_reg_785;
                    zext_ln61_reg_780(8 downto 0) <= zext_ln61_fu_345_p1(8 downto 0);
                    zext_ln61_reg_780_pp0_iter1_reg(8 downto 0) <= zext_ln61_reg_780(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_fu_277_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                select_ln73_reg_774 <= select_ln73_fu_337_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_reg_769 <= y_fu_283_p2;
                    zext_ln62_reg_760(8 downto 0) <= zext_ln62_fu_273_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln62_reg_760(31 downto 9) <= "00000000000000000000000";
    zext_ln61_reg_780(31 downto 9) <= "00000000000000000000000";
    zext_ln61_reg_780_pp0_iter1_reg(31 downto 9) <= "00000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, r_out_full_n, x_out_full_n, y_out_full_n, ap_enable_reg_pp0_iter1, ap_CS_fsm_state7, ap_CS_fsm_state2, icmp_ln29_fu_277_p2, icmp_ln30_fu_349_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln29_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln30_fu_349_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln30_fu_349_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state7 => 
                if ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    and_ln50_fu_418_p2 <= (xor_ln50_fu_412_p2 and sel_tmp2_fu_400_p2);
    and_ln55_1_fu_501_p2 <= (sel_tmp2_reg_828 and and_ln55_fu_496_p2);
    and_ln55_fu_496_p2 <= (icmp_ln55_fu_464_p2 and icmp_ln50_reg_814);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(img_data_stream_V_empty_n, dst_img_data_stream_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln30_reg_785)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln30_reg_785 = ap_const_lv1_0) and (dst_img_data_stream_V_full_n = ap_const_logic_0)) or ((icmp_ln30_reg_785 = ap_const_lv1_0) and (img_data_stream_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(img_data_stream_V_empty_n, dst_img_data_stream_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln30_reg_785)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln30_reg_785 = ap_const_lv1_0) and (dst_img_data_stream_V_full_n = ap_const_logic_0)) or ((icmp_ln30_reg_785 = ap_const_lv1_0) and (img_data_stream_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(img_data_stream_V_empty_n, dst_img_data_stream_V_full_n, ap_enable_reg_pp0_iter1, icmp_ln30_reg_785)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln30_reg_785 = ap_const_lv1_0) and (dst_img_data_stream_V_full_n = ap_const_logic_0)) or ((icmp_ln30_reg_785 = ap_const_lv1_0) and (img_data_stream_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(img_data_stream_V_empty_n, dst_img_data_stream_V_full_n, icmp_ln30_reg_785)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((icmp_ln30_reg_785 = ap_const_lv1_0) and (dst_img_data_stream_V_full_n = ap_const_logic_0)) or ((icmp_ln30_reg_785 = ap_const_lv1_0) and (img_data_stream_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_assign_proc : process(r_out_full_n, x_out_full_n, y_out_full_n)
    begin
                ap_block_state7 <= ((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln30_fu_349_p2)
    begin
        if ((icmp_ln30_fu_349_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, r_out_full_n, x_out_full_n, y_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    ap_sig_allocacmp_gap_count_0_i_load_assign_proc : process(ap_block_pp0_stage0, icmp_ln30_reg_785_pp0_iter1_reg, select_ln50_reg_855, ap_enable_reg_pp0_iter2, gap_count_0_i_fu_154)
    begin
        if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_gap_count_0_i_load <= select_ln50_reg_855;
        else 
            ap_sig_allocacmp_gap_count_0_i_load <= gap_count_0_i_fu_154;
        end if; 
    end process;


    ap_sig_allocacmp_is_line_0_i_load_assign_proc : process(ap_block_pp0_stage0, icmp_ln30_reg_785_pp0_iter1_reg, ap_enable_reg_pp0_iter2, is_line_0_i_fu_158, or_ln50_fu_532_p2)
    begin
        if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_is_line_0_i_load <= or_ln50_fu_532_p2;
        else 
            ap_sig_allocacmp_is_line_0_i_load <= is_line_0_i_fu_158;
        end if; 
    end process;


    ap_sig_allocacmp_length_line_0_i_load_assign_proc : process(ap_block_pp0_stage0, icmp_ln30_reg_785_pp0_iter1_reg, ap_enable_reg_pp0_iter2, length_line_0_i_fu_150, select_ln50_1_fu_557_p3)
    begin
        if (((icmp_ln30_reg_785_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_length_line_0_i_load <= select_ln50_1_fu_557_p3;
        else 
            ap_sig_allocacmp_length_line_0_i_load <= length_line_0_i_fu_150;
        end if; 
    end process;


    dst_img_data_stream_V_blk_n_assign_proc : process(dst_img_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln30_reg_785)
    begin
        if (((icmp_ln30_reg_785 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dst_img_data_stream_V_blk_n <= dst_img_data_stream_V_full_n;
        else 
            dst_img_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_img_data_stream_V_din <= img_data_stream_V_dout;

    dst_img_data_stream_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln30_reg_785, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_reg_785 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dst_img_data_stream_V_write <= ap_const_logic_1;
        else 
            dst_img_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    gap_count_fu_376_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_gap_count_0_i_load) + unsigned(ap_const_lv32_1));
    icmp_ln29_fu_277_p2 <= "1" when (total_y_reg_201 = ap_const_lv9_118) else "0";
    icmp_ln30_fu_349_p2 <= "1" when (startX_line_reg_212 = ap_const_lv9_140) else "0";
    icmp_ln35_fu_370_p2 <= "1" when (unsigned(img_data_stream_V_dout) < unsigned(ap_const_lv8_47)) else "0";
    icmp_ln50_fu_382_p2 <= "1" when (signed(gap_count_fu_376_p2) > signed(ap_const_lv32_4)) else "0";
    icmp_ln55_fu_464_p2 <= "1" when (signed(total_longest_line_reg_819) > signed(longest_line_in_row_fu_162)) else "0";
    icmp_ln59_fu_469_p2 <= "1" when (signed(total_longest_line_reg_819) > signed(total_longest_line_0_fu_142)) else "0";

    img_data_stream_V_blk_n_assign_proc : process(img_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln30_reg_785)
    begin
        if (((icmp_ln30_reg_785 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_data_stream_V_blk_n <= img_data_stream_V_empty_n;
        else 
            img_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln30_reg_785, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_reg_785 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            img_data_stream_V_read <= ap_const_logic_1;
        else 
            img_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(r_out_full_n, x_out_full_n, y_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    length_line_1_fu_451_p3 <= 
        length_line_fu_446_p2 when (is_line_0_i_load_reg_800(0) = '1') else 
        ap_const_lv32_1;
    length_line_fu_446_p2 <= std_logic_vector(unsigned(length_line_0_i_load_reg_794) + unsigned(ap_const_lv32_1));
    longest_line_in_row_2_fu_506_p3 <= 
        total_longest_line_reg_819 when (and_ln55_1_fu_501_p2(0) = '1') else 
        longest_line_in_row_fu_162;
    longest_line_in_row_3_fu_513_p3 <= 
        longest_line_in_row_2_fu_506_p3 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        longest_line_in_row_fu_162;
    longest_line_in_row_4_fu_520_p3 <= 
        longest_line_in_row_fu_162 when (and_ln50_reg_844(0) = '1') else 
        longest_line_in_row_3_fu_513_p3;
    lshr_ln73_1_fu_303_p4 <= sub_ln73_fu_297_p2(31 downto 1);
    lshr_ln73_2_fu_323_p4 <= total_longest_line_0_fu_142(31 downto 1);
    or_ln50_fu_532_p2 <= (sel_tmp24_fu_527_p3 or and_ln50_reg_844);

    r_out_blk_n_assign_proc : process(r_out_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            r_out_blk_n <= r_out_full_n;
        else 
            r_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_out_din <= select_ln73_reg_774;

    r_out_write_assign_proc : process(r_out_full_n, x_out_full_n, y_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            r_out_write <= ap_const_logic_1;
        else 
            r_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sel_tmp114_fu_645_p3 <= 
        select_ln55_4_fu_637_p3 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        total_x_0_i_fu_134;
    sel_tmp24_fu_527_p3 <= 
        icmp_ln35_reg_807 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        is_line_0_i_load_reg_800;
    sel_tmp2_fu_400_p2 <= (xor_ln35_fu_394_p2 and ap_sig_allocacmp_is_line_0_i_load);
    sel_tmp39_fu_424_p3 <= 
        ap_const_lv32_0 when (sel_tmp8_demorgan_fu_406_p2(0) = '1') else 
        ap_sig_allocacmp_gap_count_0_i_load;
    sel_tmp54_fu_551_p3 <= 
        select_ln55_fu_543_p3 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        length_line_0_i_load_reg_794;
    sel_tmp84_fu_601_p3 <= 
        select_ln55_2_fu_593_p3 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        total_longest_line_0_fu_142;
    sel_tmp8_demorgan_fu_406_p2 <= (icmp_ln35_fu_370_p2 or ap_sig_allocacmp_is_line_0_i_load);
    sel_tmp99_fu_623_p3 <= 
        select_ln55_3_fu_615_p3 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        y_dc_0_fu_138;
    select_ln35_fu_537_p3 <= 
        length_line_1_fu_451_p3 when (icmp_ln35_reg_807(0) = '1') else 
        total_longest_line_reg_819;
    select_ln50_1_fu_557_p3 <= 
        length_line_fu_446_p2 when (and_ln50_reg_844(0) = '1') else 
        sel_tmp54_fu_551_p3;
    select_ln50_3_fu_608_p3 <= 
        total_longest_line_0_fu_142 when (and_ln50_reg_844(0) = '1') else 
        sel_tmp84_fu_601_p3;
    select_ln50_4_fu_630_p3 <= 
        y_dc_0_fu_138 when (and_ln50_reg_844(0) = '1') else 
        sel_tmp99_fu_623_p3;
    select_ln50_5_fu_652_p3 <= 
        total_x_0_i_fu_134 when (and_ln50_reg_844(0) = '1') else 
        sel_tmp114_fu_645_p3;
    select_ln50_fu_432_p3 <= 
        gap_count_fu_376_p2 when (and_ln50_fu_418_p2(0) = '1') else 
        sel_tmp39_fu_424_p3;
    select_ln55_2_fu_593_p3 <= 
        select_ln59_fu_474_p3 when (and_ln55_1_fu_501_p2(0) = '1') else 
        total_longest_line_0_fu_142;
    select_ln55_3_fu_615_p3 <= 
        select_ln59_1_fu_481_p3 when (and_ln55_1_fu_501_p2(0) = '1') else 
        y_dc_0_fu_138;
    select_ln55_4_fu_637_p3 <= 
        select_ln59_2_fu_488_p3 when (and_ln55_1_fu_501_p2(0) = '1') else 
        total_x_0_i_fu_134;
    select_ln55_fu_543_p3 <= 
        ap_const_lv32_0 when (and_ln55_1_fu_501_p2(0) = '1') else 
        select_ln35_fu_537_p3;
    select_ln59_1_fu_481_p3 <= 
        zext_ln62_reg_760 when (icmp_ln59_fu_469_p2(0) = '1') else 
        y_dc_0_fu_138;
    select_ln59_2_fu_488_p3 <= 
        start_longest_lineX_fu_146 when (icmp_ln59_fu_469_p2(0) = '1') else 
        total_x_0_i_fu_134;
    select_ln59_fu_474_p3 <= 
        total_longest_line_reg_819 when (icmp_ln59_fu_469_p2(0) = '1') else 
        total_longest_line_0_fu_142;
    select_ln73_fu_337_p3 <= 
        sub_ln73_1_fu_317_p2 when (tmp_fu_289_p3(0) = '1') else 
        zext_ln73_1_fu_333_p1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln73_1_fu_317_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(zext_ln73_fu_313_p1));
    sub_ln73_fu_297_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(total_longest_line_0_fu_142));
    tmp_fu_289_p3 <= total_longest_line_0_fu_142(31 downto 31);
    total_longest_line_fu_388_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_length_line_0_i_load) + unsigned(ap_const_lv32_FFFFFFFC));
    total_x_1_fu_458_p3 <= 
        start_longest_lineX_fu_146 when (is_line_0_i_load_reg_800(0) = '1') else 
        zext_ln61_reg_780_pp0_iter1_reg;
    total_x_2_fu_571_p3 <= 
        start_longest_lineX_fu_146 when (and_ln55_1_fu_501_p2(0) = '1') else 
        total_x_fu_564_p3;
    total_x_3_fu_579_p3 <= 
        total_x_2_fu_571_p3 when (sel_tmp8_demorgan_reg_833(0) = '1') else 
        start_longest_lineX_fu_146;
    total_x_4_fu_586_p3 <= 
        start_longest_lineX_fu_146 when (and_ln50_reg_844(0) = '1') else 
        total_x_3_fu_579_p3;
    total_x_fu_564_p3 <= 
        total_x_1_fu_458_p3 when (icmp_ln35_reg_807(0) = '1') else 
        start_longest_lineX_fu_146;
    x_fu_355_p2 <= std_logic_vector(unsigned(startX_line_reg_212) + unsigned(ap_const_lv9_1));

    x_out_blk_n_assign_proc : process(x_out_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            x_out_blk_n <= x_out_full_n;
        else 
            x_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    x_out_din <= std_logic_vector(unsigned(total_x_0_i_fu_134) + unsigned(select_ln73_reg_774));

    x_out_write_assign_proc : process(r_out_full_n, x_out_full_n, y_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            x_out_write <= ap_const_logic_1;
        else 
            x_out_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln35_fu_394_p2 <= (icmp_ln35_fu_370_p2 xor ap_const_lv1_1);
    xor_ln50_fu_412_p2 <= (icmp_ln50_fu_382_p2 xor ap_const_lv1_1);
    y_fu_283_p2 <= std_logic_vector(unsigned(total_y_reg_201) + unsigned(ap_const_lv9_1));

    y_out_blk_n_assign_proc : process(y_out_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_out_blk_n <= y_out_full_n;
        else 
            y_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    y_out_din <= y_dc_0_fu_138;

    y_out_write_assign_proc : process(r_out_full_n, x_out_full_n, y_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((y_out_full_n = ap_const_logic_0) or (x_out_full_n = ap_const_logic_0) or (r_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            y_out_write <= ap_const_logic_1;
        else 
            y_out_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln61_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(startX_line_reg_212),32));
    zext_ln62_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(total_y_reg_201),32));
    zext_ln73_1_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln73_2_fu_323_p4),32));
    zext_ln73_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln73_1_fu_303_p4),32));
end behav;
