<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>GITS_CREADR</reg_short_name>
        
        <reg_long_name>ITS Read Register</reg_long_name>



      
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>GIC ITS control</reg_component>
    <reg_offset><hexnumber>0x0090</hexnumber></reg_offset>
    <reg_instance>GITS_CREADR</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Specifies the offset from <register_link state="ext" id="ext-gits_cbaser.xml">GITS_CBASER</register_link> where the ITS reads the next ITS command.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
            <reg_group>GIC ITS registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>This register is cleared to 0 when a value is written to <register_link state="ext" id="ext-gits_cbaser.xml">GITS_CBASER</register_link>.</para>

      </configuration_text>
      <configuration_text>
        <para>Bits [63:32] and bits [31:0] are accessible separately.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>GITS_CREADR is a 64-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="64">
  <text_before_fields/>
  <field id="fieldset_0-63_20" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>63</field_msb>
    <field_lsb>20</field_lsb>
    <rel_range>63:20</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-19_5" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>Offset</field_name>
    <field_msb>19</field_msb>
    <field_lsb>5</field_lsb>
    <rel_range>19:5</rel_range>
    <field_description order="before">
      <para>Bits [19:5] of the offset from <register_link state="ext" id="ext-gits_cbaser.xml">GITS_CBASER</register_link>. Bits [4:0] of the offset are zero.</para>
    </field_description>
  </field>
  <field id="fieldset_0-4_1" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>4</field_msb>
    <field_lsb>1</field_lsb>
    <rel_range>4:1</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-0_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>Stalled</field_name>
    <field_msb>0</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>0</rel_range>
    <field_description order="before">
      <para>Reports whether the processing of commands is stalled because of a command error.</para>
    </field_description>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>ITS command queue is not stalled because of a command error.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>ITS command queue is stalled because of a command error.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
  </field>
  <text_after_fields>
    <para>For more information, see <xref browsertext="'The ITS command interface' in ARMÂ® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069)" filename="AS_message_based_and_locality_specific_peripheral_interrupts.fm" linkend="CHDFJJJJ"/>.</para>
  </text_after_fields>
</fields>




    
<reg_fieldset length="64">
  <fieldat id="fieldset_0-63_20" msb="63" lsb="20"/>
  <fieldat id="fieldset_0-19_5" msb="19" lsb="5"/>
  <fieldat id="fieldset_0-4_1" msb="4" lsb="1"/>
  <fieldat id="fieldset_0-0_0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          







      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>