// Seed: 3870249860
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply1 id_9
    , id_26,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    output supply1 id_15,
    input wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input wire id_22,
    input wire id_23,
    output wor id_24
);
endmodule
module module_0 #(
    parameter id_3 = 32'd96
) (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 module_1,
    input uwire id_4,
    output supply1 id_5
);
  logic [-1 : ~  id_3] id_7, id_8;
  assign id_8[-1'b0 :-1] = id_2;
  logic [-1 'b0 : -1] id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_4,
      id_5,
      id_0,
      id_4,
      id_4,
      id_2,
      id_5,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_1,
      id_1,
      id_5
  );
endmodule
