Information: Updating design information... (UID-85)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
 
****************************************
Report : power
        -hier
        -analysis_effort high
        -verbose
Design : ensc450
Version: O-2018.06-SP5
Date   : Tue Apr 20 09:43:39 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)
    core_adapter (File: /local-scratch/localhome/escmc38/Desktop/ensc450/project/ensc450_system/BE_045/best_part2_results/core_adapter_slow.db)
    SRAM (File: /local-scratch/localhome/escmc38/Desktop/ensc450/project/ensc450_system/vhdl/SRAM_Lib/SRAM.db)

Information: The library cell 'SRAM' in the library 'SRAM' is not characterized for internal power. (PWR-227)
Information: The library cell 'core_adapter' in the library 'core_adapter' is not characterized for internal power. (PWR-227)
Information: The design contains cells, other than constants and black boxes, that are not characterized for internal power. (PWR-228)

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
ensc450                5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
ensc450                                   6.278  105.429 6.62e+04  177.896 100.0
  my_Counter (counter_32_4_1)             1.421   37.124 2.74e+04   65.945  37.1
    add_83 (counter_32_4_1_DW01_inc_3)    0.163    0.232  954.772    1.349   0.8
    sub_83_aco (counter_32_4_1_DW01_sub_3)
                                          0.165    0.353 1.62e+03    2.139   1.2
    add_83_G2 (counter_32_4_1_DW01_inc_2)
                                          0.000    0.000  924.104    0.924   0.5
    sub_83_G2_aco (counter_32_4_1_DW01_sub_2)
                                          0.000    0.000 1.68e+03    1.677   0.9
    add_83_G3 (counter_32_4_1_DW01_inc_1)
                                          0.000    0.000  924.104    0.924   0.5
    sub_83_G3_aco (counter_32_4_1_DW01_sub_1)
                                          0.000    0.000 1.68e+03    1.677   0.9
    add_83_G4 (counter_32_4_1_DW01_inc_0)
                                          0.000    0.000  924.104    0.924   0.5
    sub_83_G4_aco (counter_32_4_1_DW01_sub_0)
                                          0.000    0.000 1.68e+03    1.677   0.9
  My_DMA (DMA_1_32_32)                    1.633   65.433 2.95e+04   96.552  54.3
    add_115 (DMA_1_32_32_DW01_add_1)   6.19e-03 1.08e-02 1.09e+03    1.109   0.6
    add_116 (DMA_1_32_32_DW01_add_0)   7.60e-03 1.29e-02 1.12e+03    1.138   0.6
    sub_117_S2_aco (DMA_1_32_32_DW01_sub_0)
                                       7.80e-02 6.66e-02 2.25e+03    2.392   1.3
  My_bus (ubus_32_32_40001000_400017ff_20000000_200000ff_a0000000_a000000f_b0000000_b00000ff)
                                          3.206    2.824 8.82e+03   14.853   8.3
1
