
*** Running vivado
    with args -log calc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source calc.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source calc.tcl -notrace
Command: link_design -top calc -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'V17' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'W17' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'V15' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'W13' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'T3' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'T2' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:32]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'W2' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-69] Command failed: 'T1' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: 'R2' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-69] Command failed: 'E19' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'V19' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: 'W18' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-69] Command failed: 'U15' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: 'U14' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'V14' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'V13' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-69] Command failed: 'U3' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'P3' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:71]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:73]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-69] Command failed: 'L1' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-69] Command failed: 'U8' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-69] Command failed: 'V5' is not a valid site or package pin name. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc:92]
Finished Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.srcs/constrs_1/imports/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 29 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1455.973 ; gain = 273.434 ; free physical = 1174 ; free virtual = 12786
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1502.988 ; gain = 47.016 ; free physical = 1163 ; free virtual = 12774

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fee079f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1957.543 ; gain = 454.555 ; free physical = 764 ; free virtual = 12393

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
Ending Logic Optimization Task | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fee079f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fee079f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.543 ; gain = 0.000 ; free physical = 764 ; free virtual = 12393
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 29 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1957.543 ; gain = 501.570 ; free physical = 764 ; free virtual = 12393
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1989.559 ; gain = 0.000 ; free physical = 763 ; free virtual = 12393
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.runs/impl_1/calc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calc_drc_opted.rpt -pb calc_drc_opted.pb -rpx calc_drc_opted.rpx
Command: report_drc -file calc_drc_opted.rpt -pb calc_drc_opted.pb -rpx calc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tibo36/Vivado/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2_q3/TP_2_q3.runs/impl_1/calc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC BIVB-1] Bank IO standard Support: Bank 33 has incompatible IO(s) because: The LVCMOS33 I/O standard is not supported.  Move the following ports or change their properties:  
seg[3]
ERROR: [DRC BIVB-1] Bank IO standard Support: Bank 34 has incompatible IO(s) because: The LVCMOS33 I/O standard is not supported.  Move the following ports or change their properties:  
an[3:0], led[9], led[10], seg[1], seg[4] and seg[6]
ERROR: [DRC BIVB-1] Bank IO standard Support: Bank 34 has incompatible IO(s) because: The LVCMOS33 I/O standard is not supported.  Move the following ports or change their properties:  
sw[8] and sw[13]
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 29 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Sep 22 20:41:16 2018...
