// Seed: 3875450003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0][1] id_7;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2
    , id_6,
    input supply1 id_3,
    input uwire id_4
);
  wire id_8, id_9;
  or (id_1, id_3, id_6, id_9, id_2, id_0);
  module_0(
      id_9, id_6, id_6, id_6, id_8, id_8
  );
  wire id_10, id_11;
endmodule
