axi_ram.v,verilog,xil_defaultlib,../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_ram/gen/sim/axi_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
