=== Content from github.com_a8fafb80_20250115_095441.html ===

[Skip to content](#start-of-content)

## Navigation Menu

Toggle navigation

[Sign in](/login?return_to=https%3A%2F%2Fgithub.com%2Friscv-software-src%2Friscv-isa-sim%2Fissues%2F971)

* Product

  + [GitHub Copilot
    Write better code with AI](https://github.com/features/copilot)
  + [Security
    Find and fix vulnerabilities](https://github.com/features/security)
  + [Actions
    Automate any workflow](https://github.com/features/actions)
  + [Codespaces
    Instant dev environments](https://github.com/features/codespaces)
  + [Issues
    Plan and track work](https://github.com/features/issues)
  + [Code Review
    Manage code changes](https://github.com/features/code-review)
  + [Discussions
    Collaborate outside of code](https://github.com/features/discussions)
  + [Code Search
    Find more, search less](https://github.com/features/code-search)

  Explore
  + [All features](https://github.com/features)
  + [Documentation](https://docs.github.com)
  + [GitHub Skills](https://skills.github.com)
  + [Blog](https://github.blog)
* Solutions

  By company size
  + [Enterprises](https://github.com/enterprise)
  + [Small and medium teams](https://github.com/team)
  + [Startups](https://github.com/enterprise/startups)
  By use case
  + [DevSecOps](/solutions/use-case/devsecops)
  + [DevOps](/solutions/use-case/devops)
  + [CI/CD](/solutions/use-case/ci-cd)
  + [View all use cases](/solutions/use-case)

  By industry
  + [Healthcare](/solutions/industry/healthcare)
  + [Financial services](/solutions/industry/financial-services)
  + [Manufacturing](/solutions/industry/manufacturing)
  + [Government](/solutions/industry/government)
  + [View all industries](/solutions/industry)

  [View all solutions](/solutions)
* Resources

  Topics
  + [AI](/resources/articles/ai)
  + [DevOps](/resources/articles/devops)
  + [Security](/resources/articles/security)
  + [Software Development](/resources/articles/software-development)
  + [View all](/resources/articles)

  Explore
  + [Learning Pathways](https://resources.github.com/learn/pathways)
  + [White papers, Ebooks, Webinars](https://resources.github.com)
  + [Customer Stories](https://github.com/customer-stories)
  + [Partners](https://partner.github.com)
  + [Executive Insights](https://github.com/solutions/executive-insights)
* Open Source

  + [GitHub Sponsors
    Fund open source developers](/sponsors)
  + [The ReadME Project
    GitHub community articles](https://github.com/readme)
  Repositories
  + [Topics](https://github.com/topics)
  + [Trending](https://github.com/trending)
  + [Collections](https://github.com/collections)
* Enterprise

  + [Enterprise platform
    AI-powered developer platform](/enterprise)
  Available add-ons
  + [Advanced Security
    Enterprise-grade security features](https://github.com/enterprise/advanced-security)
  + [GitHub Copilot
    Enterprise-grade AI features](/features/copilot#enterprise)
  + [Premium Support
    Enterprise-grade 24/7 support](/premium-support)
* [Pricing](https://github.com/pricing)

Search or jump to...

# Search code, repositories, users, issues, pull requests...

Search

Clear

[Search syntax tips](https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax)

# Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

  Cancel

 Submit feedback

# Saved searches

## Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our [documentation](https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax).

  Cancel

 Create saved search

[Sign in](/login?return_to=https%3A%2F%2Fgithub.com%2Friscv-software-src%2Friscv-isa-sim%2Fissues%2F971)

[Sign up](/signup?ref_cta=Sign+up&ref_loc=header+logged+out&ref_page=%2F%3Cuser-name%3E%2F%3Crepo-name%3E%2Fvoltron%2Fissues_fragments%2Fissue_layout&source=header-repo&source_repo=riscv-software-src%2Friscv-isa-sim)
Reseting focus

You signed in with another tab or window. Reload to refresh your session.
You signed out in another tab or window. Reload to refresh your session.
You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

{{ message }}

[riscv-software-src](/riscv-software-src)
/
**[riscv-isa-sim](/riscv-software-src/riscv-isa-sim)**
Public

* [Notifications](/login?return_to=%2Friscv-software-src%2Friscv-isa-sim) You must be signed in to change notification settings
* [Fork
  882](/login?return_to=%2Friscv-software-src%2Friscv-isa-sim)
* [Star
   2.5k](/login?return_to=%2Friscv-software-src%2Friscv-isa-sim)

* [Code](/riscv-software-src/riscv-isa-sim)
* [Issues
  283](/riscv-software-src/riscv-isa-sim/issues)
* [Pull requests
  48](/riscv-software-src/riscv-isa-sim/pulls)
* [Actions](/riscv-software-src/riscv-isa-sim/actions)
* [Projects
  0](/riscv-software-src/riscv-isa-sim/projects)
* [Wiki](/riscv-software-src/riscv-isa-sim/wiki)
* [Security](/riscv-software-src/riscv-isa-sim/security)
* [Insights](/riscv-software-src/riscv-isa-sim/pulse)

Additional navigation options

* [Code](/riscv-software-src/riscv-isa-sim)
* [Issues](/riscv-software-src/riscv-isa-sim/issues)
* [Pull requests](/riscv-software-src/riscv-isa-sim/pulls)
* [Actions](/riscv-software-src/riscv-isa-sim/actions)
* [Projects](/riscv-software-src/riscv-isa-sim/projects)
* [Wiki](/riscv-software-src/riscv-isa-sim/wiki)
* [Security](/riscv-software-src/riscv-isa-sim/security)
* [Insights](/riscv-software-src/riscv-isa-sim/pulse)

New issue

**Have a question about this project?** Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

 [Sign up for GitHub](/signup?return_to=%2Friscv-software-src%2Friscv-isa-sim%2Fissues%2Fnew%2Fchoose)

By clicking ‚ÄúSign up for GitHub‚Äù, you agree to our [terms of service](https://docs.github.com/terms) and
[privacy statement](https://docs.github.com/privacy). We‚Äôll occasionally send you account related emails.

Already on GitHub?
[Sign in](/login?return_to=%2Friscv-software-src%2Friscv-isa-sim%2Fissues%2Fnew%2Fchoose)
to your account

[Jump to bottom](#issue-comment-box)

# [Bug Report] Wrong exception priority during access memory #971

Closed

[Phantom1003](/Phantom1003) opened this issue
Apr 11, 2022
¬∑ 6 comments

Closed

# [[Bug Report] Wrong exception priority during access memory](#top) #971

[Phantom1003](/Phantom1003) opened this issue
Apr 11, 2022
¬∑ 6 comments

## Comments

[![@Phantom1003](https://avatars.githubusercontent.com/u/39120057?s=80&u=47d6bad67fb7f976d15cf63b7f76614b34ef92e9&v=4)](/Phantom1003)

Copy link

Contributor

### **[Phantom1003](/Phantom1003)** commented [Apr 11, 2022](#issue-1200004978)

| Let's take the load instruction as an example:     [riscv-isa-sim/riscv/mmu.h](https://github.com/riscv-software-src/riscv-isa-sim/blob/0f15aa09005a12521c27005515e088cbd1b81629/riscv/mmu.h#L99-L125)  Lines 99 to 125 in [0f15aa0](/riscv-software-src/riscv-isa-sim/commit/0f15aa09005a12521c27005515e088cbd1b81629)   |  | #define load\_func(type, prefix, xlate\_flags) \ | | --- | --- | |  | inline type##\_t prefix##\_##type(reg\_t addr, bool require\_alignment = false) { \ | |  | if (unlikely(addr & (sizeof(type##\_t)-1))) { \ | |  | if (require\_alignment) load\_reserved\_address\_misaligned(addr); \ | |  | else return misaligned\_load(addr, sizeof(type##\_t), xlate\_flags); \ | |  | } \ | |  | reg\_t vpn = addr >> PGSHIFT; \ | |  | size\_t size = sizeof(type##\_t); \ | |  | if ((xlate\_flags) == 0 && likely(tlb\_load\_tag[vpn % TLB\_ENTRIES] == vpn)) { \ | |  | if (proc) READ\_MEM(addr, size); \ | |  | return from\_target(\*(target\_endian<type##\_t>\*)(tlb\_data[vpn % TLB\_ENTRIES].host\_offset + addr)); \ | |  | } \ | |  | if ((xlate\_flags) == 0 && unlikely(tlb\_load\_tag[vpn % TLB\_ENTRIES] == (vpn | TLB\_CHECK\_TRIGGERS))) { \ | |  | type##\_t data = from\_target(\*(target\_endian<type##\_t>\*)(tlb\_data[vpn % TLB\_ENTRIES].host\_offset + addr)); \ | |  | if (!matched\_trigger) { \ | |  | matched\_trigger = trigger\_exception(OPERATION\_LOAD, addr, data); \ | |  | if (matched\_trigger) \ | |  | throw \*matched\_trigger; \ | |  | } \ | |  | if (proc) READ\_MEM(addr, size); \ | |  | return data; \ | |  | } \ | |  | target\_endian<type##\_t> res; \ | |  | load\_slow\_path(addr, sizeof(type##\_t), (uint8\_t\*)&res, (xlate\_flags)); \ | |  | if (proc) READ\_MEM(addr, size); \ | |  | return from\_target(res); \ | |  | } |      At line 101, load will first check if it is aligned, then at line 122 it will try to access the address in the load\_slow\_path function.     [riscv-isa-sim/riscv/mmu.cc](https://github.com/riscv-software-src/riscv-isa-sim/blob/0f15aa09005a12521c27005515e088cbd1b81629/riscv/mmu.cc#L142-L162)  Lines 142 to 162 in [0f15aa0](/riscv-software-src/riscv-isa-sim/commit/0f15aa09005a12521c27005515e088cbd1b81629)   |  | void mmu\_t::load\_slow\_path(reg\_t addr, reg\_t len, uint8\_t\* bytes, uint32\_t xlate\_flags) | | --- | --- | |  | { | |  | reg\_t paddr = translate(addr, len, LOAD, xlate\_flags); | |  |  | |  | if (auto host\_addr = sim->addr\_to\_mem(paddr)) { | |  | memcpy(bytes, host\_addr, len); | |  | if (tracer.interested\_in\_range(paddr, paddr + PGSIZE, LOAD)) | |  | tracer.trace(paddr, len, LOAD); | |  | else if (xlate\_flags == 0) | |  | refill\_tlb(addr, paddr, host\_addr, LOAD); | |  | } else if (!mmio\_load(paddr, len, bytes)) { | |  | throw trap\_load\_access\_fault((proc) ? proc->state.v : false, addr, 0, 0); | |  | } | |  |  | |  | if (!matched\_trigger) { | |  | reg\_t data = reg\_from\_bytes(len, bytes); | |  | matched\_trigger = trigger\_exception(OPERATION\_LOAD, addr, data); | |  | if (matched\_trigger) | |  | throw \*matched\_trigger; | |  | } | |  | } |      In load\_slow\_path, it will first check if it is legal address at line 153, and the watch point will be checked at the end of the function.  Briefly, the order of priority is as follows: trap\_load\_address\_misaligned > trap\_load\_access\_fault > trap\_breakpoint  However, in the specification, trap\_breakpoint has a higher priority than the others: [image](https://user-images.githubusercontent.com/39120057/162751894-ea695d88-f09a-4dd1-83c4-026cff1d4d2f.png)  We also co-simulate with rocket to check this point, rocket threw a breakpoint exception, while spike threw an error misaligned exception. The test point is at 0x800001c0 where loading a misaligned illegal address 0x100004001:  ``` 3 0x00800001bc (0x7a261073) core   0: 0x00000000800001bc (0x7a261073) csrw    tdata2, a2 3 0x0080000004 (0x34302f73) x30 0x0000000100004001 core   0: 0x00000000800001c0 (0x00062603) lw      a2, 0(a2) core   0: exception trap_load_address_misaligned, epc 0x00000000800001c0 core   0:           tval 0x0000000100004001 core   0: 0x0000000080000004 (0x34302f73) csrr    t5, mtval 3 0x0080000008 (0x34202f73) x30 0x0000000000000003 core   0: 0x0000000080000008 (0x34202f73) csrr    t5, mcause [error] WDATA SIM 0000000000000004, DUT 0000000000000003 [error] check board clear 30 error [CJ] integer register Judge Failed  ```  [spike-0.zip](https://github.com/riscv-software-src/riscv-isa-sim/files/8464609/spike-0.zip) |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| The text was updated successfully, but these errors were encountered: |

All reactions

[![@scottj97](https://avatars.githubusercontent.com/u/86350?s=80&u=90b1e61a6342caacbffef1d143295f74eb32d633&v=4)](/scottj97)

Copy link

Contributor

### **[scottj97](/scottj97)** commented [Apr 11, 2022](#issuecomment-1095279327)

| I believe this is a duplicate of [#538](https://github.com/riscv-software-src/riscv-isa-sim/issues/538) |
| --- |

All reactions

Sorry, something went wrong.

[![@Phantom1003](https://avatars.githubusercontent.com/u/39120057?s=80&u=47d6bad67fb7f976d15cf63b7f76614b34ef92e9&v=4)](/Phantom1003)

Copy link

Contributor

Author

### **[Phantom1003](/Phantom1003)** commented [Apr 11, 2022](#issuecomment-1095292165)

| Yes, but the priority of the misaligned exception is also wrong, which is outside of the load\_slow\_path function. |
| --- |

All reactions

Sorry, something went wrong.

[![@scottj97](https://avatars.githubusercontent.com/u/86350?s=80&u=90b1e61a6342caacbffef1d143295f74eb32d633&v=4)](/scottj97)

Copy link

Contributor

### **[scottj97](/scottj97)** commented [Apr 11, 2022](#issuecomment-1095390856)

| [@timsifive](https://github.com/timsifive) perhaps this is of interest to you, since you're doing some trigger work now. |
| --- |

All reactions

Sorry, something went wrong.

[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=80&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

Copy link

Collaborator

### **[timsifive](/timsifive)** commented [Apr 11, 2022](#issuecomment-1095407172)

| I agree that this is wrong, and a (exceptionally clearly described) problem. It's been a long time since I added that trigger code. I'm not sure how to raise the trigger priority while minimizing the performance impact.  I might have time to look at this in a few weeks, when I'm back from vacation. |
| --- |

 üëç
1
 Phantom1003 reacted with thumbs up emoji

All reactions

* üëç
  1 reaction

Sorry, something went wrong.

[timsifive](/timsifive)
added a commit
that referenced
this issue
[May 25, 2022](#ref-commit-37fe50b)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Don't check alignment before load_slow_path()](/riscv-software-src/riscv-isa-sim/commit/37fe50b5edda0d0f384f004bb42390f79922630b "Don't check alignment before load_slow_path()

With this change, #971 is resolved for loads.")`
‚Ä¶

`[37fe50b](/riscv-software-src/riscv-isa-sim/commit/37fe50b5edda0d0f384f004bb42390f79922630b)`

```
With this change, [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971) is resolved for loads.
```

[timsifive](/timsifive)
added a commit
that referenced
this issue
[May 25, 2022](#ref-commit-d392e69)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Fix trigger store priority.](/riscv-software-src/riscv-isa-sim/commit/d392e69f96a4e6eef772c108fd10aed320b86e76 "Fix trigger store priority.

Fixes the other half of #971.

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).")`
‚Ä¶

`[d392e69](/riscv-software-src/riscv-isa-sim/commit/d392e69f96a4e6eef772c108fd10aed320b86e76)`

```
Fixes the other half of [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971).

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).
```

[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)
[timsifive](/timsifive)
mentioned this issue
[May 25, 2022](#ref-pullrequest-1248748527)

[Check triggers before checking alignment
#1013](/riscv-software-src/riscv-isa-sim/pull/1013)
 Closed

[timsifive](/timsifive)
added a commit
that referenced
this issue
[May 26, 2022](#ref-commit-a315c61)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Don't check alignment before load_slow_path()](/riscv-software-src/riscv-isa-sim/commit/a315c6182b9bc6a251db8d6f6de4208ad90714d9 "Don't check alignment before load_slow_path()

With this change, #971 is resolved for loads.")`
‚Ä¶

`[a315c61](/riscv-software-src/riscv-isa-sim/commit/a315c6182b9bc6a251db8d6f6de4208ad90714d9)`

```
With this change, [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971) is resolved for loads.
```

[timsifive](/timsifive)
added a commit
that referenced
this issue
[May 26, 2022](#ref-commit-3ce7a51)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Fix trigger store priority.](/riscv-software-src/riscv-isa-sim/commit/3ce7a515c25e456af453da39ec0831ab910528ea "Fix trigger store priority.

Fixes the other half of #971.

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).")`
‚Ä¶

`[3ce7a51](/riscv-software-src/riscv-isa-sim/commit/3ce7a515c25e456af453da39ec0831ab910528ea)`

```
Fixes the other half of [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971).

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).
```

[timsifive](/timsifive)
added a commit
that referenced
this issue
[May 27, 2022](#ref-commit-fb8eb2a)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Check for alignment in load_slow_path().](/riscv-software-src/riscv-isa-sim/commit/fb8eb2ac9d5348a707e11864db5357565e2d4347 "Check for alignment in load_slow_path().

When the slow path occurs, don't check for alignment in load_fast().

I haven't tested unaligned accesses, nor different endianness.

With this change, #971 is resolved for loads.")`
‚Ä¶

`[fb8eb2a](/riscv-software-src/riscv-isa-sim/commit/fb8eb2ac9d5348a707e11864db5357565e2d4347)`

```
When the slow path occurs, don't check for alignment in load_fast().

I haven't tested unaligned accesses, nor different endianness.

With this change, [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971) is resolved for loads.
```

[timsifive](/timsifive)
added a commit
that referenced
this issue
[May 27, 2022](#ref-commit-9cb3499)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Fix trigger store priority.](/riscv-software-src/riscv-isa-sim/commit/9cb3499b952648188b5ff455a280579b10927007 "Fix trigger store priority.

Fixes the other half of #971.

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).")`
‚Ä¶

`[9cb3499](/riscv-software-src/riscv-isa-sim/commit/9cb3499b952648188b5ff455a280579b10927007)`

```
Fixes the other half of [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971).

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).
```

[timsifive](/timsifive)
added a commit
that referenced
this issue
[Jun 10, 2022](#ref-commit-bb65ba4)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Check for alignment in load_slow_path().](/riscv-software-src/riscv-isa-sim/commit/bb65ba4add396fcb8981e08d676dc0c715c08632 "Check for alignment in load_slow_path().

When the slow path occurs, don't check for alignment in load_fast().

I haven't tested different endianness.

With this change, #971 is resolved for loads.")`
‚Ä¶

`[bb65ba4](/riscv-software-src/riscv-isa-sim/commit/bb65ba4add396fcb8981e08d676dc0c715c08632)`

```
When the slow path occurs, don't check for alignment in load_fast().

I haven't tested different endianness.

With this change, [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971) is resolved for loads.
```

[timsifive](/timsifive)
added a commit
that referenced
this issue
[Jun 10, 2022](#ref-commit-60b0caa)
[![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=40&u=2e9bbe7c8c1aedc54dd74ccc7464af442d4ec81b&v=4)](/timsifive)

`[Fix trigger store priority.](/riscv-software-src/riscv-isa-sim/commit/60b0caa722782dd8f0edd983096b581fb031e109 "Fix trigger store priority.

Fixes the other half of #971.

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).")`
‚Ä¶

`[60b0caa](/riscv-software-src/riscv-isa-sim/commit/60b0caa722782dd8f0edd983096b581fb031e109)`

```
Fixes the other half of [#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971).

Compared the start of this set of changes, it now takes 11% longer to
run the towers benchmark (with 22 discs).
```

[![@scottj97](https://avatars.githubusercontent.com/u/86350?s=80&u=90b1e61a6342caacbffef1d143295f74eb32d633&v=4)](/scottj97)

Copy link

Contributor

### **[scottj97](/scottj97)** commented [Dec 5, 2022](#issuecomment-1337252749)

| [@Phantom1003](https://github.com/Phantom1003) can you confirm if [#1105](https://github.com/riscv-software-src/riscv-isa-sim/pull/1105) fixed this for you? |
| --- |

All reactions

Sorry, something went wrong.

[![@Phantom1003](https://avatars.githubusercontent.com/u/39120057?s=80&u=47d6bad67fb7f976d15cf63b7f76614b34ef92e9&v=4)](/Phantom1003)

Copy link

Contributor

Author

### **[Phantom1003](/Phantom1003)** commented [Dec 5, 2022](#issuecomment-1337278024)

| Yes, the breakpoint can now be triggered successfully. |
| --- |

All reactions

Sorry, something went wrong.

[![@Phantom1003](https://avatars.githubusercontent.com/u/39120057?s=40&u=47d6bad67fb7f976d15cf63b7f76614b34ef92e9&v=4)](/Phantom1003)
[Phantom1003](/Phantom1003)
closed this as [completed](/riscv-software-src/riscv-isa-sim/issues?q=is%3Aissue+is%3Aclosed+archived%3Afalse+reason%3Acompleted)
[Dec 5, 2022](#event-7954527731)

[YenHaoChen](/YenHaoChen)
added a commit
to YenHaoChen/riscv-isa-sim
that referenced
this issue
[Dec 6, 2022](#ref-commit-63786b9)
[![@YenHaoChen](https://avatars.githubusercontent.com/u/39526191?s=40&v=4)](/YenHaoChen)

`[add an AMO operation to mcontrol trigger](/YenHaoChen/riscv-isa-sim/commit/63786b9f777613e35489c673d6a56206a2c9ad82 "add an AMO operation to mcontrol trigger

This commit fixes the following two issues on AMO triggers:
1. The address trigger has a higher priority than the misaligned fault
and page fault. [https://github.com/riscv-software-src/riscv-isa-sim/issues/971]
2. AMO can fire on a chain with a load-only trigger and a store-only
trigger. [https://github.com/riscv/riscv-debug-spec/issues/780]

This commit does NOT fix the priority for data trigger on AMO.")`
‚Ä¶

`[63786b9](/YenHaoChen/riscv-isa-sim/commit/63786b9f777613e35489c673d6a56206a2c9ad82)`

```
This commit fixes the following two issues on AMO triggers:
1. The address trigger has a higher priority than the misaligned fault
and page fault. [[riscv-software-src#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971)]
2. AMO can fire on a chain with a load-only trigger and a store-only
trigger. [[riscv/riscv-debug-spec#780](https://github.com/riscv/riscv-debug-spec/issues/780)]

This commit does NOT fix the priority for data trigger on AMO.
```

[![@YenHaoChen](https://avatars.githubusercontent.com/u/39526191?s=40&v=4)](/YenHaoChen)
[YenHaoChen](/YenHaoChen)
mentioned this issue
[Dec 6, 2022](#ref-pullrequest-1477811958)

[add an AMO operation to mcontrol trigger
#1164](/riscv-software-src/riscv-isa-sim/pull/1164)
 Closed

[YenHaoChen](/YenHaoChen)
added a commit
to YenHaoChen/riscv-isa-sim
that referenced
this issue
[Dec 6, 2022](#ref-commit-ae52412)
[![@YenHaoChen](https://avatars.githubusercontent.com/u/39526191?s=40&v=4)](/YenHaoChen)

`[add an AMO operation to mcontrol trigger](/YenHaoChen/riscv-isa-sim/commit/ae524125f7eb93485acc789f9592ab5ab722ea2d "add an AMO operation to mcontrol trigger

This commit fixes the following two issues for address trigger on AMO:
1. The address trigger has a higher priority than the misaligned fault
and page fault. [https://github.com/riscv-software-src/riscv-isa-sim/issues/971] [https://github.com/riscv-software-src/riscv-isa-sim/pull/1105]
2. AMO can fire on a chain with a load-only trigger and a store-only
trigger. [https://github.com/riscv/riscv-debug-spec/issues/780]")`
‚Ä¶

`[ae52412](/YenHaoChen/riscv-isa-sim/commit/ae524125f7eb93485acc789f9592ab5ab722ea2d)`

```
This commit fixes the following two issues for address trigger on AMO:
1. The address trigger has a higher priority than the misaligned fault
and page fault. [[riscv-software-src#971](https://github.com/riscv-software-src/riscv-isa-sim/issues/971)] [[riscv-software-src#1105](https://github.com/riscv-software-src/riscv-isa-sim/pull/1105)]
2. AMO can fire on a chain with a load-only trigger and a store-only
trigger. [[riscv/riscv-debug-spec#780](https://github.com/riscv/riscv-debug-spec/issues/780)]
```

[![@youzi27](https://avatars.githubusercontent.com/u/62980522?s=40&v=4)](/youzi27)
[youzi27](/youzi27)
mentioned this issue
[Dec 8, 2023](#ref-issue-2032811099)

[[Bug Report] Exception Priority Error for Ext.Code 12/1 and 0
#1528](/riscv-software-src/riscv-isa-sim/issues/1528)

Closed

[Sign up for free](/join?source=comment-repo)
**to join this conversation on GitHub**.
Already have an account?
[Sign in to comment](/login?return_to=https%3A%2F%2Fgithub.com%2Friscv-software-src%2Friscv-isa-sim%2Fissues%2F971)

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging a pull request may close this issue.

 [Check triggers before checking alignment](/riscv-software-src/riscv-isa-sim/pull/1013)
 [riscv-software-src/riscv-isa-sim](/riscv-software-src/riscv-isa-sim)

3 participants

[![@scottj97](https://avatars.githubusercontent.com/u/86350?s=52&v=4)](/scottj97) [![@timsifive](https://avatars.githubusercontent.com/u/16123885?s=52&v=4)](/timsifive) [![@Phantom1003](https://avatars.githubusercontent.com/u/39120057?s=52&v=4)](/Phantom1003)

## Footer

¬© 2025 GitHub,¬†Inc.

### Footer navigation

* [Terms](https://docs.github.com/site-policy/github-terms/github-terms-of-service)
* [Privacy](https://docs.github.com/site-policy/privacy-policies/github-privacy-statement)
* [Security](https://github.com/security)
* [Status](https://www.githubstatus.com/)
* [Docs](https://docs.github.com/)
* [Contact](https://support.github.com?tags=dotcom-footer)
* Manage cookies
* Do not share my personal information

You can‚Äôt perform that action at this time.


