{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607210679484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607210679484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 18:24:39 2020 " "Processing started: Sat Dec 05 18:24:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607210679484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607210679484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607210679484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607210680035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem_set3_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem_set3_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem_set3_schematic " "Found entity 1: problem_set3_schematic" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/latch1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680760 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/latch1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Found design unit 1: FSM-Behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680762 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modified_dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modified_dec3to8-behavior " "Found design unit 1: modified_dec3to8-behavior" {  } { { "modified_dec3to8.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/modified_dec3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680762 ""} { "Info" "ISGN_ENTITY_NAME" "1 modified_dec3to8 " "Found entity 1: modified_dec3to8" {  } { { "modified_dec3to8.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/modified_dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680772 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680782 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_modified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_modified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_modified-Behavior " "Found design unit 1: sseg_modified-Behavior" {  } { { "sseg_modified.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/sseg_modified.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680782 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_modified " "Found entity 1: sseg_modified" {  } { { "sseg_modified.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/sseg_modified.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607210680782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607210680782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem_set3_schematic " "Elaborating entity \"problem_set3_schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607210680843 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 688 560 592 720 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1607210680843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst4 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst4\"" {  } { { "problem_set3_schematic.bdf" "inst4" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 504 544 624 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607210680873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst\"" {  } { { "problem_set3_schematic.bdf" "inst" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 360 344 544 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607210680873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_modified sseg_modified:inst7 " "Elaborating entity \"sseg_modified\" for hierarchy \"sseg_modified:inst7\"" {  } { { "problem_set3_schematic.bdf" "inst7" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 328 1040 1208 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607210680883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "problem_set3_schematic.bdf" "inst3" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 328 808 1016 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607210680903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst1 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst1\"" {  } { { "problem_set3_schematic.bdf" "inst1" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 184 672 832 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607210680903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modified_dec3to8 modified_dec3to8:inst2 " "Elaborating entity \"modified_dec3to8\" for hierarchy \"modified_dec3to8:inst2\"" {  } { { "problem_set3_schematic.bdf" "inst2" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 360 600 760 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607210680913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] VCC " "Pin \"student_id\[2\]\" is stuck at VCC" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 688 600 776 704 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607210681584 "|problem_set3_schematic|student_id[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y/n\[0\] GND " "Pin \"y/n\[0\]\" is stuck at GND" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 352 1224 1400 368 "y/n\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607210681584 "|problem_set3_schematic|y/n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y/n\[2\] VCC " "Pin \"y/n\[2\]\" is stuck at VCC" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 352 1224 1400 368 "y/n\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607210681584 "|problem_set3_schematic|y/n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y/n\[6\] VCC " "Pin \"y/n\[6\]\" is stuck at VCC" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 352 1224 1400 368 "y/n\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607210681584 "|problem_set3_schematic|y/n[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607210681584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607210682034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_B " "No output dependent on input pin \"Reset_B\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 224 1120 1288 240 "Reset_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|Reset_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "problem_set3_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 3/problem_set3_schematic.bdf" { { 208 1120 1288 224 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607210682124 "|problem_set3_schematic|B[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607210682124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607210682124 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607210682124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607210682124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607210682124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607210682204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 18:24:42 2020 " "Processing ended: Sat Dec 05 18:24:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607210682204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607210682204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607210682204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607210682204 ""}
