From 77cad901131e5b18bce0c8c5c6818cdd59e4c886 Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Thu, 14 May 2015 09:02:38 +0200
Subject: [PATCH 514/793] ARM: zynq: Fix coding style violation in L2 setup

Fix coding style introduced by:
"ARM: zynq: Set bit 22 in PL310 AuxCtrl register"
(sha1: 39371574f8efa8474fde29bdeb3b54c8242b04aa)
and
"ARM: zynq: Turn on PL310 L2 cache prefetching"
(sha1: dda52ddca3e375d949a669177d6f5063cdcf713e)

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/mach-zynq/common.c |    6 +++---
 1 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm/mach-zynq/common.c b/arch/arm/mach-zynq/common.c
index 06d6777..468fa73 100644
--- a/arch/arm/mach-zynq/common.c
+++ b/arch/arm/mach-zynq/common.c
@@ -197,10 +197,10 @@ static const char * const zynq_dt_match[] = {
 DT_MACHINE_START(XILINX_EP107, "Xilinx Zynq Platform")
 	/* 64KB way size, 8-way associativity, parity disabled */
 #ifdef CONFIG_XILINX_PREFETCH
-	.l2c_aux_val    = 0x30400000,
-	.l2c_aux_mask   = 0xcfbfffff,
+	.l2c_aux_val	= 0x30400000,
+	.l2c_aux_mask	= 0xcfbfffff,
 #else
-	.l2c_aux_val    = 0x00400000,
+	.l2c_aux_val	= 0x00400000,
 	.l2c_aux_mask	= 0xffbfffff,
 #endif
 	.smp		= smp_ops(zynq_smp_ops),
-- 
1.7.5.4

