
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.024110                       # Number of seconds simulated
sim_ticks                                1024110250000                       # Number of ticks simulated
final_tick                               1024110250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 321770                       # Simulator instruction rate (inst/s)
host_op_rate                                   351813                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              208068441                       # Simulator tick rate (ticks/s)
host_mem_usage                                 687832                       # Number of bytes of host memory used
host_seconds                                  4921.99                       # Real time elapsed on the host
sim_insts                                  1583748204                       # Number of instructions simulated
sim_ops                                    1731621163                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           20160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        20160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 600                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              17811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 37496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             17811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                37496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  38400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4800779000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.109633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.226103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28     19.44%     19.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           78     54.17%     73.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9      6.25%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      4.17%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.08%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.08%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.08%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      4.17%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          144                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10088000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                21338000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16813.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35563.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    8001298.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   235620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   125235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1535100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2862540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                48960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         7445340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3332640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     245778921300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           245796965295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.010258                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             25008500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        23500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1046000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1024078839000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      8679250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       5333000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     16329250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   421245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2748900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             11136660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               880800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       155555280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        32470560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     245678435040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           245918704785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.129131                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4790200750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       698000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15352000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1023657845500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     84547250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      10645750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    341161500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               591246968                       # Number of BP lookups
system.cpu.branchPred.condPredicted         380089054                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            485664673                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               211160632                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.478689                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                84467785                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        42232588                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           42232467                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              121                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                 2587                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2048220501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          527921281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     2787287905                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   591246968                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          337860884                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1499154803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                42234864                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                 506798011                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1667                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         2048193516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.505216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.624743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1351356962     65.98%     65.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                147795058      7.22%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 84484556      4.12%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                105583308      5.15%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 21117124      1.03%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 42242072      2.06%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 84450978      4.12%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 42232647      2.06%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                168930811      8.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           2048193516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288664                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.360834                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                168996255                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            1499064988                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 295675670                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              63339334                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               21117269                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            168928124                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   172                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             2301711733                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   552                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               21117269                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                190109566                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                21116560                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles     1435722482                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 337901681                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              42225958                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             2006131519                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     25                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1083                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1900546407                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            9397113676                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2006197321                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1668270798                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                232275588                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           63340408                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       63341779                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 358915920                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            506830587                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           337881786                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         211120823                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        105558576                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1879453420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded           126676865                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1837221076                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 8                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       274509098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    696788624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved       42227453                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    2048193516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.896996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.516196                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1203541658     58.76%     58.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           443399450     21.65%     80.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           147825225      7.22%     87.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           105587418      5.16%     92.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            63364091      3.09%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            21124938      1.03%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            21127307      1.03%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            42223406      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  23      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2048193516                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      19      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               21119501     99.95%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10427      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1076957602     58.62%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            485721064     26.44%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           274542388     14.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1837221076                       # Type of FU issued
system.cpu.iq.rate                           0.896984                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    21129951                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011501                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5743765588                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        2301751225                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1816095503                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1858351007                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               24                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     84464104                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation     21114439                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     63343565                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5183                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               21117269                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                21116457                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     8                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2006130285                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             506830587                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            337881786                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           63340405                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents       21114439                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             43                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2824                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2867                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1837217992                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             485718250                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3081                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    760260627                       # number of memory reference insts executed
system.cpu.iew.exec_branches                358986794                       # Number of branches executed
system.cpu.iew.exec_stores                  274542377                       # Number of stores executed
system.cpu.iew.exec_rate                     0.896983                       # Inst execution rate
system.cpu.iew.wb_sent                     1837211138                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1816095519                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1034728926                       # num instructions producing a value
system.cpu.iew.wb_consumers                1689416460                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.886670                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612477                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       274509098                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        84449410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2841                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   2005959984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.863238                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.798361                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1309108878     65.26%     65.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    337853212     16.84%     82.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    211151811     10.53%     92.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18383      0.00%     92.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     21119592      1.05%     93.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     42236398      2.11%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7798      0.00%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9262      0.00%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     84454650      4.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2005959984                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1583748204                       # Number of instructions committed
system.cpu.commit.committedOps             1731621163                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      696904690                       # Number of memory references committed
system.cpu.commit.loads                     422366475                       # Number of loads committed
system.cpu.commit.membars                    42223412                       # Number of memory barriers committed
system.cpu.commit.branches                  337870647                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1457109014                       # Number of committed integer instructions.
system.cpu.commit.function_calls             42233799                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1034716468     59.75%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       422366475     24.39%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      274538199     15.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1731621163                       # Class of committed instruction
system.cpu.commit.bw_lim_events              84454650                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   3927601964                       # The number of ROB reads
system.cpu.rob.rob_writes                  4054494086                       # The number of ROB writes
system.cpu.timesIdled                             221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1583748204                       # Number of Instructions Simulated
system.cpu.committedOps                    1731621163                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.293274                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.293274                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.773231                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.773231                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1795053970                       # number of integer regfile reads
system.cpu.int_regfile_writes              1076985316                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                7095458205                       # number of cc regfile reads
system.cpu.cc_regfile_writes                633527360                       # number of cc regfile writes
system.cpu.misc_regfile_reads              1288049048                       # number of misc regfile reads
system.cpu.misc_regfile_writes               84446823                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           306.965770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           760250389                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          2468345.418831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   306.965770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.299771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.299771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.299805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1520502656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1520502656                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    443491692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       443491692                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    232311840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      232311840                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data     42223410                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     42223410                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     42223411                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     42223411                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     675803532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        675803532                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    675803568                       # number of overall hits
system.cpu.dcache.overall_hits::total       675803568                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           386                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          371                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          782                       # number of overall misses
system.cpu.dcache.overall_misses::total           782                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     28816000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28816000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     27855998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27855998                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       247500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       247500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     56671998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56671998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     56671998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56671998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    443492078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    443492078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    232312211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232312211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           61                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           61                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     42223413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     42223413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     42223411                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     42223411                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    675804289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    675804289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    675804350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    675804350                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.409836                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.409836                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74652.849741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74652.849741                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75083.552561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75083.552561                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        82500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74863.933950                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74863.933950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 72470.585678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72470.585678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          321                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          460                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          247                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     21004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4639498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4639498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       953000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       953000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     25643998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25643998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     26596998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26596998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.163934                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.163934                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85038.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85038.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92789.960000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92789.960000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        95300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        95300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86343.427609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86343.427609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86635.172638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86635.172638                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                73                       # number of replacements
system.cpu.icache.tags.tagsinuse           273.992836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           506797556                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1460511.688761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   273.992836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.535142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.535142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.535156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1013596369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1013596369                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    506797556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       506797556                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     506797556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        506797556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    506797556                       # number of overall hits
system.cpu.icache.overall_hits::total       506797556                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          455                       # number of overall misses
system.cpu.icache.overall_misses::total           455                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     34933000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34933000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     34933000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34933000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     34933000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34933000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    506798011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    506798011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    506798011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    506798011                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    506798011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    506798011                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76775.824176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76775.824176                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76775.824176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76775.824176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76775.824176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76775.824176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          454                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   113.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27567500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27567500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27567500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27567500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27567500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79445.244957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79445.244957                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79445.244957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79445.244957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79445.244957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79445.244957                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   599.958122                       # Cycle average of tags in use
system.l2.tags.total_refs                         114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.190000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        314.992122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        284.966000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.076902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.069572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.146474                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          600                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.146484                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6384                       # Number of tag accesses
system.l2.tags.data_accesses                     6384                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.l2.ReadSharedReq_hits::cpu.inst             31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.data             15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                46                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       46                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   31                       # number of overall hits
system.l2.overall_hits::cpu.data                   15                       # number of overall hits
system.l2.overall_hits::total                      46                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data          243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             559                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 316                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 293                       # number of demand (read+write) misses
system.l2.demand_misses::total                    609                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                316                       # number of overall misses
system.l2.overall_misses::cpu.data                293                       # number of overall misses
system.l2.overall_misses::total                   609                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      4561500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4561500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     26704500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     21467500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48172000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26704500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      26029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52733500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26704500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     26029000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52733500                       # number of overall miss cycles
system.l2.ReadExReq_accesses::cpu.data             50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  655                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 655                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst     0.910663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.941860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923967                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.910663                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.951299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929771                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.910663                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.951299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929771                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        91230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        91230                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 84507.911392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88343.621399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86175.313059                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84507.911392                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88836.177474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86590.311987                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84507.911392                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88836.177474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86590.311987                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             50                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          550                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              600                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4061500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4061500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     23488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     18521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     23488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     22582500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     46070500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     23488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     22582500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     46070500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst     0.907781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.910853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.907781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.925325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.916031                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.907781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.925325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.916031                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        81230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81230                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 74565.079365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78812.765957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        76380                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74565.079365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79236.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76784.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74565.079365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79236.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76784.166667                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                550                       # Transaction distribution
system.membus.trans_dist::ReadExReq                50                       # Transaction distribution
system.membus.trans_dist::ReadExResp               50                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           550                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 600                       # Request fanout histogram
system.membus.reqLayer0.occupancy              773500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3184000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1024110250000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               605                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  41920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              655                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    618     94.35%     94.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      5.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                655                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             364500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            520999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            465992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
