$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 8 % out [7:0] $end
  $scope module counter8 $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 8 % out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000 %
#1
1#
1$
b00000001 %
#2
0#
#3
1#
b00000010 %
#4
0#
#5
1#
b00000011 %
#6
0#
#7
1#
b00000100 %
#8
0#
#9
1#
b00000101 %
#10
0#
#11
1#
b00000110 %
#12
0#
#13
1#
b00000111 %
#14
0#
#15
1#
b00001000 %
#16
0#
#17
1#
b00001001 %
#18
0#
#19
1#
b00001010 %
#20
0#
