/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2017 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#pragma once

#define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK              0x00003f00L
#define ATC_ATS_CNTL__DISABLE_ATC_MASK                  0x00000001L
#define ATC_ATS_CNTL__DISABLE_PASID_MASK                0x00000004L
#define ATC_ATS_CNTL__DISABLE_PRI_MASK                  0x00000002L
#define ATC_ATS_CNTL__INVALIDATION_LOG_KEEP_ORDER_MASK  0x00100000L
#define ATC_ATS_CNTL__TRANS_EXE_RETURN_MASK             0x00c00000L
#define ATC_ATS_CNTL__TRANS_LOG_KEEP_ORDER_MASK         0x00200000L
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK     0xffffffffL
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK      0x1ff00000L
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK  0x0007fc00L
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK     0x000001ffL
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR_MASK       0xffffffffL
#define ATC_ATS_FAULT_STATUS_INFO2__MMHUB_INV_VMID_MASK 0x00003e00L
#define ATC_ATS_FAULT_STATUS_INFO2__VF_MASK             0x00000001L
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2_MASK     0x00010000L
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO_MASK      0x00008000L
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK      0x000001ffL
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION_MASK    0x00020000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH_MASK  0x0f000000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST_MASK    0x00040000L
#define ATC_ATS_FAULT_STATUS_INFO__STATUS_MASK          0x00f80000L
#define ATC_ATS_FAULT_STATUS_INFO__VMID_MASK            0x00007c00L
#define ATC_ATS_GFX_ATCL2_STATUS__POWERED_DOWN_MASK     0x00000001L
#define ATC_ATS_MMHUB_ATCL2_STATUS__POWERED_DOWN_MASK   0x00000001L
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_CFG_MODE_MASK     0x00000006L
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_HALT_THRESHOLD_MASK 0x00000078L
#define ATC_ATS_SDPPORT_CNTL__ATS_INV_SELF_ACTIVATE_MASK 0x00000001L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_RDY_MODE_MASK   0x00004000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKENRCV_MASK 0x02000000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_ORIGDATACKEN_MASK 0x01000000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKENRCV_MASK 0x00020000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPCKEN_MASK 0x00010000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKENRCV_MASK 0x00080000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_RDRSPDATACKEN_MASK 0x00040000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKENRCV_MASK 0x00800000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_REQCKEN_MASK 0x00400000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKENRCV_MASK 0x00200000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_GFX_SDPVDCI_WRRSPCKEN_MASK 0x00100000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_MMHUB_RDY_MODE_MASK 0x00008000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_HALT_THRESHOLD_MASK 0x00001e00L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_PASSIVE_MODE_MASK 0x00002000L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_QUICK_COMACK_MASK 0x00000100L
#define ATC_ATS_SDPPORT_CNTL__UTCL2_TRANS_SELF_ACTIVATE_MASK 0x00000080L
#define ATC_ATS_STATUS__BUSY_MASK                       0x00000001L
#define ATC_ATS_STATUS__CRASHED_MASK                    0x00000002L
#define ATC_ATS_STATUS__DEADLOCK_DETECTION_MASK         0x00000004L
#define ATC_ATS_STATUS__FLUSH_INVALIDATION_OUTSTANDING_MASK 0x00000038L
#define ATC_ATS_STATUS__NONFLUSH_INVALIDATION_OUTSTANDING_MASK 0x000001c0L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID0_MASK      0x00000001L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID10_MASK     0x00000400L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID11_MASK     0x00000800L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID12_MASK     0x00001000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID13_MASK     0x00002000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID14_MASK     0x00004000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID15_MASK     0x00008000L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID1_MASK      0x00000002L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID2_MASK      0x00000004L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID3_MASK      0x00000008L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID4_MASK      0x00000010L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID5_MASK      0x00000020L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID6_MASK      0x00000040L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID7_MASK      0x00000080L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID8_MASK      0x00000100L
#define ATC_ATS_VMID_SNAPSHOT_GFX_STAT__VMID9_MASK      0x00000200L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID0_MASK    0x00000001L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID10_MASK   0x00000400L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID11_MASK   0x00000800L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID12_MASK   0x00001000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID13_MASK   0x00002000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID14_MASK   0x00004000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID15_MASK   0x00008000L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID1_MASK    0x00000002L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID2_MASK    0x00000004L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID3_MASK    0x00000008L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID4_MASK    0x00000010L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID5_MASK    0x00000020L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID6_MASK    0x00000040L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID7_MASK    0x00000080L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID8_MASK    0x00000100L
#define ATC_ATS_VMID_SNAPSHOT_MMHUB_STAT__VMID9_MASK    0x00000200L
#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING_MASK     0x00000001L
#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING_MASK    0x00000400L
#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING_MASK    0x00000800L
#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING_MASK    0x00001000L
#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING_MASK    0x00002000L
#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING_MASK    0x00004000L
#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING_MASK    0x00008000L
#define ATC_ATS_VMID_STATUS__VMID16_OUTSTANDING_MASK    0x00010000L
#define ATC_ATS_VMID_STATUS__VMID17_OUTSTANDING_MASK    0x00020000L
#define ATC_ATS_VMID_STATUS__VMID18_OUTSTANDING_MASK    0x00040000L
#define ATC_ATS_VMID_STATUS__VMID19_OUTSTANDING_MASK    0x00080000L
#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING_MASK     0x00000002L
#define ATC_ATS_VMID_STATUS__VMID20_OUTSTANDING_MASK    0x00100000L
#define ATC_ATS_VMID_STATUS__VMID21_OUTSTANDING_MASK    0x00200000L
#define ATC_ATS_VMID_STATUS__VMID22_OUTSTANDING_MASK    0x00400000L
#define ATC_ATS_VMID_STATUS__VMID23_OUTSTANDING_MASK    0x00800000L
#define ATC_ATS_VMID_STATUS__VMID24_OUTSTANDING_MASK    0x01000000L
#define ATC_ATS_VMID_STATUS__VMID25_OUTSTANDING_MASK    0x02000000L
#define ATC_ATS_VMID_STATUS__VMID26_OUTSTANDING_MASK    0x04000000L
#define ATC_ATS_VMID_STATUS__VMID27_OUTSTANDING_MASK    0x08000000L
#define ATC_ATS_VMID_STATUS__VMID28_OUTSTANDING_MASK    0x10000000L
#define ATC_ATS_VMID_STATUS__VMID29_OUTSTANDING_MASK    0x20000000L
#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING_MASK     0x00000004L
#define ATC_ATS_VMID_STATUS__VMID30_OUTSTANDING_MASK    0x40000000L
#define ATC_ATS_VMID_STATUS__VMID31_OUTSTANDING_MASK    0x80000000L
#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING_MASK     0x00000008L
#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING_MASK     0x00000010L
#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING_MASK     0x00000020L
#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING_MASK     0x00000040L
#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING_MASK     0x00000080L
#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING_MASK     0x00000100L
#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING_MASK     0x00000200L
#define ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES_MASK__GFX09 0x007ffffcL
#define ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID_MASK__GFX09 0x00000002L
#define ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID_MASK__GFX09 0x00000001L
#define ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH_MASK__GFX09 0x07800000L
#define ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW_MASK__GFX09 0xffffffffL
#define ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_MASK__GFX09 0xffffffffL
#define ATC_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK__GFX09 0x00008000L
#define ATC_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__GFX09 0x00000ff0L
#define ATC_L2_CGTT_CLK_CTRL__ON_DELAY_MASK__GFX09      0x0000000fL
#define ATC_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK__GFX09 0xff000000L
#define ATC_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK__GFX09 0x00ff0000L
#define ATC_L2_CNTL2__BANK_SELECT_MASK__GFX09           0x0000003fL
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK__GFX09 0x00000100L
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK__GFX09 0x00000e00L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK__GFX09  0x000000c0L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK__GFX09 0x001f8000L
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK__GFX09    0x00007000L
#define ATC_L2_CNTL3__ATS_REQUEST_CREDIT_MINUS1_MASK__GFX09 0x000001f8L
#define ATC_L2_CNTL3__DELAY_SEND_INVALIDATION_REQUEST_MASK__GFX09 0x00000007L
#define ATC_L2_CNTL__CACHE_INVALIDATE_MODE_MASK__GFX09  0x00000700L
#define ATC_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK__GFX09 0x00000800L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK__GFX09 0x00000040L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK__GFX09 0x00000003L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK__GFX09 0x00000080L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK__GFX09 0x00000018L
#define ATC_L2_MEM_POWER_LS__LS_HOLD_MASK__GFX09        0x00000fc0L
#define ATC_L2_MEM_POWER_LS__LS_SETUP_MASK__GFX09       0x0000003fL
#define ATC_L2_MISC_CG__ENABLE_MASK__GFX09              0x00040000L
#define ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK__GFX09       0x00080000L
#define ATC_L2_MISC_CG__OFFDLY_MASK__GFX09              0x00000fc0L
#define ATC_L2_PERFCOUNTER0_CFG__CLEAR_MASK__GFX09      0x20000000L
#define ATC_L2_PERFCOUNTER0_CFG__ENABLE_MASK__GFX09     0x10000000L
#define ATC_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK__GFX09  0x0f000000L
#define ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define ATC_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK__GFX09   0x000000ffL
#define ATC_L2_PERFCOUNTER1_CFG__CLEAR_MASK__GFX09      0x20000000L
#define ATC_L2_PERFCOUNTER1_CFG__ENABLE_MASK__GFX09     0x10000000L
#define ATC_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK__GFX09  0x0f000000L
#define ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define ATC_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK__GFX09   0x000000ffL
#define ATC_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK__GFX09 0xffff0000L
#define ATC_L2_PERFCOUNTER_HI__COUNTER_HI_MASK__GFX09   0x0000ffffL
#define ATC_L2_PERFCOUNTER_LO__COUNTER_LO_MASK__GFX09   0xffffffffL
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__GFX09 0x02000000L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__GFX09 0x01000000L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__GFX09 0x0000000fL
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__GFX09 0x0000ff00L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__GFX09 0x04000000L
#define ATC_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__GFX09 0x00ff0000L
#define ATC_L2_STATUS2__IFIFO_FATAL_PARITY_ERROR_INFO_MASK__GFX09 0x0000ff00L
#define ATC_L2_STATUS2__IFIFO_NON_FATAL_PARITY_ERROR_INFO_MASK__GFX09 0x000000ffL
#define ATC_L2_STATUS__BUSY_MASK__GFX09                 0x00000001L
#define ATC_L2_STATUS__PARITY_ERROR_INFO_MASK__GFX09    0x3ffffffeL
#define ATC_PERFCOUNTER0_CFG__CLEAR_MASK                0x20000000L
#define ATC_PERFCOUNTER0_CFG__ENABLE_MASK               0x10000000L
#define ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK            0x0f000000L
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK             0x000000ffL
#define ATC_PERFCOUNTER1_CFG__CLEAR_MASK                0x20000000L
#define ATC_PERFCOUNTER1_CFG__ENABLE_MASK               0x10000000L
#define ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK            0x0f000000L
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK             0x000000ffL
#define ATC_PERFCOUNTER2_CFG__CLEAR_MASK                0x20000000L
#define ATC_PERFCOUNTER2_CFG__ENABLE_MASK               0x10000000L
#define ATC_PERFCOUNTER2_CFG__PERF_MODE_MASK            0x0f000000L
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_MASK             0x000000ffL
#define ATC_PERFCOUNTER3_CFG__CLEAR_MASK                0x20000000L
#define ATC_PERFCOUNTER3_CFG__ENABLE_MASK               0x10000000L
#define ATC_PERFCOUNTER3_CFG__PERF_MODE_MASK            0x0f000000L
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_MASK             0x000000ffL
#define ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK          0xffff0000L
#define ATC_PERFCOUNTER_HI__COUNTER_HI_MASK             0x0000ffffL
#define ATC_PERFCOUNTER_LO__COUNTER_LO_MASK             0xffffffffL
#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK       0x02000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK      0x01000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK   0x0000ff00L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK    0x00ff0000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID0_MASK            0x00000001L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID10_MASK           0x00000400L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID11_MASK           0x00000800L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID12_MASK           0x00001000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID13_MASK           0x00002000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID14_MASK           0x00004000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID15_MASK           0x00008000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID16_MASK           0x00010000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID17_MASK           0x00020000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID18_MASK           0x00040000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID19_MASK           0x00080000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID1_MASK            0x00000002L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID20_MASK           0x00100000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID21_MASK           0x00200000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID22_MASK           0x00400000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID23_MASK           0x00800000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID24_MASK           0x01000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID25_MASK           0x02000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID26_MASK           0x04000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID27_MASK           0x08000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID28_MASK           0x10000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID29_MASK           0x20000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID2_MASK            0x00000004L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID30_MASK           0x40000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID31_MASK           0x80000000L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID3_MASK            0x00000008L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID4_MASK            0x00000010L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID5_MASK            0x00000020L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID6_MASK            0x00000040L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID7_MASK            0x00000080L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID8_MASK            0x00000100L
#define ATC_TRANS_FAULT_RSPCNTRL__VMID9_MASK            0x00000200L
#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID0_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID0_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID10_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID10_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID11_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID11_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID12_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID12_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID13_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID13_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID14_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID14_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID15_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID15_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID16_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID16_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID16_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID17_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID17_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID17_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID18_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID18_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID18_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID19_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID19_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID19_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID1_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID1_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID20_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID20_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID20_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID21_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID21_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID21_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID22_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID22_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID22_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID23_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID23_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID23_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID24_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID24_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID24_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID25_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID25_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID25_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID26_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID26_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID26_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID27_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID27_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID27_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID28_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID28_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID28_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID29_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID29_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID29_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID2_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID2_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID30_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID30_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID30_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID31_PASID_MAPPING__NO_INVALIDATION_MASK  0x40000000L
#define ATC_VMID31_PASID_MAPPING__PASID_MASK            0x0000ffffL
#define ATC_VMID31_PASID_MAPPING__VALID_MASK            0x80000000L
#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID3_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID3_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID4_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID4_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID5_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID5_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID6_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID6_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID7_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID7_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID8_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID8_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION_MASK   0x40000000L
#define ATC_VMID9_PASID_MAPPING__PASID_MASK             0x0000ffffL
#define ATC_VMID9_PASID_MAPPING__VALID_MASK             0x80000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED_MASK 0x00000001L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED_MASK 0x00000400L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED_MASK 0x00000800L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED_MASK 0x00001000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED_MASK 0x00002000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED_MASK 0x00004000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED_MASK 0x00008000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID16_REMAPPING_FINISHED_MASK 0x00010000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID17_REMAPPING_FINISHED_MASK 0x00020000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID18_REMAPPING_FINISHED_MASK 0x00040000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID19_REMAPPING_FINISHED_MASK 0x00080000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED_MASK 0x00000002L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID20_REMAPPING_FINISHED_MASK 0x00100000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID21_REMAPPING_FINISHED_MASK 0x00200000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID22_REMAPPING_FINISHED_MASK 0x00400000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID23_REMAPPING_FINISHED_MASK 0x00800000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID24_REMAPPING_FINISHED_MASK 0x01000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID25_REMAPPING_FINISHED_MASK 0x02000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID26_REMAPPING_FINISHED_MASK 0x04000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID27_REMAPPING_FINISHED_MASK 0x08000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID28_REMAPPING_FINISHED_MASK 0x10000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID29_REMAPPING_FINISHED_MASK 0x20000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED_MASK 0x00000004L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID30_REMAPPING_FINISHED_MASK 0x40000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID31_REMAPPING_FINISHED_MASK 0x80000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED_MASK 0x00000008L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED_MASK 0x00000010L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED_MASK 0x00000020L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED_MASK 0x00000040L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED_MASK 0x00000080L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED_MASK 0x00000100L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED_MASK 0x00000200L
#define ATHUB_COMMAND__BUS_MASTER_EN_MASK               0x00000004L
#define ATHUB_IH_CREDIT__CREDIT_VALUE_MASK              0x00000003L
#define ATHUB_IH_CREDIT__IH_CLIENT_ID_MASK              0x00ff0000L
#define ATHUB_MEM_POWER_LS__LS_HOLD_MASK                0x00000fc0L
#define ATHUB_MEM_POWER_LS__LS_SETUP_MASK               0x0000003fL
#define ATHUB_MISC_CNTL__CG_ENABLE_MASK                 0x00040000L
#define ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK          0x00080000L
#define ATHUB_MISC_CNTL__CG_OFFDLY_MASK                 0x00000fc0L
#define ATHUB_MISC_CNTL__CG_STATUS_MASK                 0x08000000L
#define ATHUB_MISC_CNTL__PG_ENABLE_MASK                 0x00100000L
#define ATHUB_MISC_CNTL__PG_OFFDLY_MASK                 0x07e00000L
#define ATHUB_MISC_CNTL__PG_STATUS_MASK                 0x10000000L
#define ATHUB_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK      0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK      0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK      0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK      0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK      0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK      0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK       0x80000000L
#define ATHUB_PCIE_ATS_CNTL__ATC_ENABLE_MASK            0x80000000L
#define ATHUB_PCIE_ATS_CNTL__STU_MASK                   0x001f0000L
#define ATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC_MASK 0xffffffffL
#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_ENABLE_MASK       0x00000001L
#define ATHUB_PCIE_PAGE_REQ_CNTL__PRI_RESET_MASK        0x00000002L
#define ATHUB_PCIE_PASID_CNTL__PASID_EN_MASK            0x00010000L
#define ATHUB_PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE_MASK 0x00020000L
#define ATHUB_PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK 0x00040000L
#define ATHUB_SHARED_ACTIVE_FCN_ID__VF_MASK             0x80000000L
#define ATHUB_SHARED_VIRT_RESET_REQ__PF_MASK            0x80000000L
#define ATS_IH_CREDIT__CREDIT_VALUE_MASK                0x00000003L
#define ATS_IH_CREDIT__IH_CLIENT_ID_MASK                0x00ff0000L
#define BCI_DEBUG_READ__DATA_MASK                       0x00ffffffL
#define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND0_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND0_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND1_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND1_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND2_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND2_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND3_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND3_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND4_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND4_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND5_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND5_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND6_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND6_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND7_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND7_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND_ALPHA__BLEND_ALPHA_MASK                0xffffffffL
#define CB_BLEND_BLUE__BLEND_BLUE_MASK                  0xffffffffL
#define CB_BLEND_GREEN__BLEND_GREEN_MASK                0xffffffffL
#define CB_BLEND_RED__BLEND_RED_MASK                    0xffffffffL
#define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CB_CGTT_SCLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CB_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CB_COLOR0_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR0_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR0_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR0_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR0_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR0_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR0_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR0_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR0_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR0_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR0_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR0_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR0_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR0_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR0_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR0_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR0_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR0_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR0_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR0_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR0_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR0_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR0_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR0_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR0_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR0_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR0_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR0_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR0_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR1_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR1_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR1_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR1_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR1_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR1_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR1_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR1_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR1_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR1_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR1_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR1_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR1_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR1_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR1_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR1_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR1_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR1_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR1_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR1_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR1_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR1_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR1_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR1_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR1_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR1_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR1_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR1_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR1_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR2_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR2_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR2_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR2_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR2_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR2_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR2_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR2_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR2_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR2_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR2_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR2_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR2_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR2_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR2_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR2_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR2_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR2_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR2_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR2_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR2_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR2_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR2_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR2_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR2_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR2_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR2_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR2_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR2_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR3_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR3_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR3_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR3_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR3_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR3_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR3_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR3_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR3_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR3_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR3_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR3_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR3_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR3_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR3_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR3_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR3_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR3_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR3_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR3_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR3_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR3_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR3_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR3_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR3_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR3_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR3_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR3_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR3_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR4_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR4_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR4_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR4_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR4_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR4_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR4_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR4_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR4_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR4_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR4_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR4_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR4_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR4_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR4_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR4_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR4_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR4_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR4_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR4_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR4_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR4_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR4_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR4_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR4_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR4_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR4_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR4_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR4_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR5_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR5_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR5_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR5_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR5_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR5_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR5_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR5_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR5_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR5_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR5_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR5_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR5_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR5_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR5_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR5_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR5_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR5_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR5_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR5_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR5_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR5_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR5_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR5_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR5_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR5_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR5_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR5_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR5_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR6_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR6_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR6_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR6_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR6_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR6_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR6_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR6_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR6_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR6_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR6_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR6_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR6_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR6_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR6_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR6_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR6_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR6_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR6_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR6_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR6_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR6_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR6_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR6_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR6_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR6_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR6_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR6_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR6_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR7_ATTRIB2__MAX_MIP_MASK                 0xf0000000L
#define CB_COLOR7_ATTRIB2__MIP0_HEIGHT_MASK             0x00003fffL
#define CB_COLOR7_ATTRIB2__MIP0_WIDTH_MASK              0x0fffc000L
#define CB_COLOR7_ATTRIB__COLOR_SW_MODE_MASK__GFX09     0x007c0000L
#define CB_COLOR7_ATTRIB__FMASK_SW_MODE_MASK__GFX09     0x0f800000L
#define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR7_ATTRIB__META_LINEAR_MASK__GFX09       0x00000800L
#define CB_COLOR7_ATTRIB__MIP0_DEPTH_MASK__GFX09        0x000007ffL
#define CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR7_ATTRIB__PIPE_ALIGNED_MASK__GFX09      0x80000000L
#define CB_COLOR7_ATTRIB__RB_ALIGNED_MASK__GFX09        0x40000000L
#define CB_COLOR7_ATTRIB__RESOURCE_TYPE_MASK__GFX09     0x30000000L
#define CB_COLOR7_BASE_EXT__BASE_256B_MASK              0x000000ffL
#define CB_COLOR7_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR7_CMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR7_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR7_DCC_BASE_EXT__BASE_256B_MASK          0x000000ffL
#define CB_COLOR7_DCC_BASE__BASE_256B_MASK              0xffffffffL
#define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK     0x00000180L
#define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK 0x00000200L
#define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK    0x00000002L
#define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK 0x0003c000L
#define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK 0x00003c00L
#define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK 0x00000060L
#define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK 0x0000000cL
#define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK 0x00000010L
#define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_COLOR7_FMASK_BASE_EXT__BASE_256B_MASK        0x000000ffL
#define CB_COLOR7_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR7_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR7_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK            0x60000000L
#define CB_COLOR7_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR7_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR7_INFO__DCC_ENABLE_MASK                 0x10000000L
#define CB_COLOR7_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR7_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK  0x04000000L
#define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK  0x08000000L
#define CB_COLOR7_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR7_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR7_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR7_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK           0x00000008L
#define CB_COLOR_CONTROL__DISABLE_DUAL_QUAD_MASK        0x00000001L
#define CB_COLOR_CONTROL__MODE_MASK                     0x00000070L
#define CB_COLOR_CONTROL__ROP3_MASK                     0x00ff0000L
#define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK__GFX09 0x0f000000L
#define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK   0x0000ff00L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK 0x00000040L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK    0x0000001fL
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK  0x00000020L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK 0x00000001L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK__GFX09 0x00000002L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK 0x0000007cL
#define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK         0x0001f800L
#define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK         0x0000001fL
#define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK        0x03fe0000L
#define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK         0x000007e0L
#define CB_HW_CONTROL_1__RMI_CREDITS_MASK               0xfc000000L
#define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK    0x000000ffL
#define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK  0x007f8000L
#define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK  0x00007f00L
#define CB_HW_CONTROL_3__COLOR_CACHE_PREFETCH_NUM_CLS_MASK__GFX09 0x30000000L
#define CB_HW_CONTROL_3__DISABLE_BLENDER_CLOCK_GATING_MASK 0x04000000L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD_MASK__GFX09 0x00000040L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK 0x00000020L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK 0x00000080L
#define CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION_MASK 0x00000800L
#define CB_HW_CONTROL_3__DISABLE_DUALSRC_WITH_OBJPRIMID_FIX_MASK 0x08000000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CC_MASK   0x00020000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_CM_MASK   0x00100000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_DC_MASK   0x00080000L
#define CB_HW_CONTROL_3__DISABLE_EARLY_WRACKS_FC_MASK   0x00040000L
#define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK 0x00000004L
#define CB_HW_CONTROL_3__DISABLE_NACK_COLOR_RD_WR_OPT_MASK 0x02000000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CC_MASK 0x00200000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_CM_MASK 0x01000000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_DC_MASK 0x00800000L
#define CB_HW_CONTROL_3__DISABLE_NACK_PROCESSING_FC_MASK 0x00400000L
#define CB_HW_CONTROL_3__DISABLE_OC_FIXES_OF_BUG_522542_MASK 0x00004000L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK 0x00000010L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK 0x00000100L
#define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK 0x00000008L
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967_MASK 0x00001000L
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_520657_MASK 0x00002000L
#define CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS_MASK 0x00000400L
#define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK 0x00000001L
#define CB_HW_CONTROL_3__FORCE_RMI_CLKEN_HIGH_MASK      0x00010000L
#define CB_HW_CONTROL_3__FORCE_RMI_LAST_HIGH_MASK       0x00008000L
#define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK 0x00000002L
#define CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS_MASK 0x00000200L
#define CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK__GFX09 0x0000f000L
#define CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK__GFX09 0x0000000fL
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK    0x02000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x04000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK 0x01000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK 0x00200000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK 0x08000000L
#define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK 0x40000000L
#define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK     0x00400000L
#define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK 0x00040000L
#define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK 0x80000000L
#define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK 0x00800000L
#define CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK__GFX09 0x000003c0L
#define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK         0x00100000L
#define CB_HW_CONTROL__FORCE_NEEDS_DST_MASK             0x00080000L
#define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK 0x20000000L
#define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK 0x10000000L
#define CB_HW_MEM_ARBITER_RD__BREAK_GROUP_AGE_MASK      0x000003c0L
#define CB_HW_MEM_ARBITER_RD__IGNORE_URGENT_AGE_MASK    0x0000003cL
#define CB_HW_MEM_ARBITER_RD__MODE_MASK                 0x00000003L
#define CB_HW_MEM_ARBITER_RD__SCALE_AGE_MASK            0x03800000L
#define CB_HW_MEM_ARBITER_RD__SCALE_WEIGHT_MASK         0x1c000000L
#define CB_HW_MEM_ARBITER_RD__SEND_LASTS_WITHIN_GROUPS_MASK 0x20000000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_CC_MASK            0x00000c00L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_CM_MASK            0x0000c000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DC_MASK            0x00030000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_NOREQS_MASK  0x00300000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_DECAY_REQS_MASK    0x000c0000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_FC_MASK            0x00003000L
#define CB_HW_MEM_ARBITER_RD__WEIGHT_IGNORE_NUM_TIDS_MASK 0x00400000L
#define CB_HW_MEM_ARBITER_WR__BREAK_GROUP_AGE_MASK      0x000003c0L
#define CB_HW_MEM_ARBITER_WR__IGNORE_URGENT_AGE_MASK    0x0000003cL
#define CB_HW_MEM_ARBITER_WR__MODE_MASK                 0x00000003L
#define CB_HW_MEM_ARBITER_WR__SCALE_AGE_MASK            0x03800000L
#define CB_HW_MEM_ARBITER_WR__SCALE_WEIGHT_MASK         0x1c000000L
#define CB_HW_MEM_ARBITER_WR__SEND_LASTS_WITHIN_GROUPS_MASK 0x20000000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_CC_MASK            0x00000c00L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_CM_MASK            0x0000c000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DC_MASK            0x00030000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_NOREQS_MASK  0x00300000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_DECAY_REQS_MASK    0x000c0000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_FC_MASK            0x00003000L
#define CB_HW_MEM_ARBITER_WR__WEIGHT_IGNORE_BYTE_MASK_MASK 0x00400000L
#define CB_MRT0_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT1_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT2_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT3_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT4_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT5_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT6_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_MRT7_EPITCH__EPITCH_MASK__GFX09              0x0000ffffL
#define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK        0xf0000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK        0x0f000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK         0x000001ffL
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK         0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK          0x00f00000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK         0x0f000000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK          0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000001ffL
#define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000001ffL
#define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK          0xf0000000L
#define CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK           0x000001ffL
#define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK          0xf0000000L
#define CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK           0x000001ffL
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK 0x00000400L
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK    0x00000800L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK 0x00000010L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK   0x000003e0L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK   0x00001000L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK      0x0000e000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK 0x00200000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK 0x00c00000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK 0x00020000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK 0x001c0000L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK    0x00000001L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK       0x0000000eL
#define CB_SHADER_MASK__OUTPUT0_ENABLE_MASK             0x0000000fL
#define CB_SHADER_MASK__OUTPUT1_ENABLE_MASK             0x000000f0L
#define CB_SHADER_MASK__OUTPUT2_ENABLE_MASK             0x00000f00L
#define CB_SHADER_MASK__OUTPUT3_ENABLE_MASK             0x0000f000L
#define CB_SHADER_MASK__OUTPUT4_ENABLE_MASK             0x000f0000L
#define CB_SHADER_MASK__OUTPUT5_ENABLE_MASK             0x00f00000L
#define CB_SHADER_MASK__OUTPUT6_ENABLE_MASK             0x0f000000L
#define CB_SHADER_MASK__OUTPUT7_ENABLE_MASK             0xf0000000L
#define CB_TARGET_MASK__TARGET0_ENABLE_MASK             0x0000000fL
#define CB_TARGET_MASK__TARGET1_ENABLE_MASK             0x000000f0L
#define CB_TARGET_MASK__TARGET2_ENABLE_MASK             0x00000f00L
#define CB_TARGET_MASK__TARGET3_ENABLE_MASK             0x0000f000L
#define CB_TARGET_MASK__TARGET4_ENABLE_MASK             0x000f0000L
#define CB_TARGET_MASK__TARGET5_ENABLE_MASK             0x00f00000L
#define CB_TARGET_MASK__TARGET6_ENABLE_MASK             0x0f000000L
#define CB_TARGET_MASK__TARGET7_ENABLE_MASK             0xf0000000L
#define CC_GC_EDC_CONFIG__DIS_EDC_MASK                  0x00000002L
#define CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK             0x00030000L
#define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK         0x0f000000L
#define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK__GFX09 0xffff0000L
#define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK        0x00000006L
#define CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK__GFX09  0x00000010L
#define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK 0x00000008L
#define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK     0x00ff0000L
#define CC_RB_DAISY_CHAIN__RB_0_MASK                    0x0000000fL
#define CC_RB_DAISY_CHAIN__RB_1_MASK                    0x000000f0L
#define CC_RB_DAISY_CHAIN__RB_2_MASK                    0x00000f00L
#define CC_RB_DAISY_CHAIN__RB_3_MASK                    0x0000f000L
#define CC_RB_DAISY_CHAIN__RB_4_MASK                    0x000f0000L
#define CC_RB_DAISY_CHAIN__RB_5_MASK                    0x00f00000L
#define CC_RB_DAISY_CHAIN__RB_6_MASK                    0x0f000000L
#define CC_RB_DAISY_CHAIN__RB_7_MASK                    0xf0000000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK           0x00001000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK           0x00100000L
#define CC_RB_REDUNDANCY__FAILED_RB0_MASK               0x00000f00L
#define CC_RB_REDUNDANCY__FAILED_RB1_MASK               0x000f0000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU0_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU0_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK__GFX09       0x007f0000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU0_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU0_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK__GFX09      0x0000007fL
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK__GFX09       0x007f0000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU10_SP0_CTRL_REG__SP00_MASK__GFX09        0x0000007fL
#define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_MASK__GFX09        0x007f0000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU10_SP1_CTRL_REG__SP10_MASK__GFX09        0x0000007fL
#define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_MASK__GFX09        0x007f0000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_MASK__GFX09       0x0000007fL
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU10_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU10_TCPI_CTRL_REG__RESERVED_MASK__GFX09   0xfffff000L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_MASK__GFX09       0x0000007fL
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU10_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_MASK__GFX09     0x007f0000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK__GFX09       0x0000007fL
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK__GFX09      0x0000007fL
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK__GFX09       0x007f0000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU11_SP0_CTRL_REG__SP00_MASK__GFX09        0x0000007fL
#define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_MASK__GFX09        0x007f0000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU11_SP1_CTRL_REG__SP10_MASK__GFX09        0x0000007fL
#define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_MASK__GFX09        0x007f0000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_MASK__GFX09       0x0000007fL
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU11_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU11_TCPI_CTRL_REG__RESERVED_MASK__GFX09   0xfffff000L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_MASK__GFX09       0x0000007fL
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU11_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_MASK__GFX09     0x007f0000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK__GFX09       0x0000007fL
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK__GFX09      0x0000007fL
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK__GFX09       0x007f0000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU12_SP0_CTRL_REG__SP00_MASK__GFX09        0x0000007fL
#define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_MASK__GFX09        0x007f0000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU12_SP1_CTRL_REG__SP10_MASK__GFX09        0x0000007fL
#define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_MASK__GFX09        0x007f0000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK__GFX09      0x007f0000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK__GFX09       0x0000007fL
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU12_TCPI_CTRL_REG__RESERVED_MASK__GFX09   0xfffff000L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_MASK__GFX09       0x0000007fL
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU12_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_MASK__GFX09     0x007f0000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK__GFX09       0x0000007fL
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK__GFX09      0x0000007fL
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK__GFX09       0x007f0000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU13_SP0_CTRL_REG__SP00_MASK__GFX09        0x0000007fL
#define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_MASK__GFX09        0x007f0000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU13_SP1_CTRL_REG__SP10_MASK__GFX09        0x0000007fL
#define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_MASK__GFX09        0x007f0000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_MASK__GFX09       0x0000007fL
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU13_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU13_TCPI_CTRL_REG__RESERVED_MASK__GFX09   0xfffff000L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_MASK__GFX09       0x0000007fL
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU13_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_MASK__GFX09     0x007f0000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK__GFX09       0x0000007fL
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK__GFX09      0x0000007fL
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK__GFX09       0x007f0000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU14_SP0_CTRL_REG__SP00_MASK__GFX09        0x0000007fL
#define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_MASK__GFX09        0x007f0000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU14_SP1_CTRL_REG__SP10_MASK__GFX09        0x0000007fL
#define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_MASK__GFX09        0x007f0000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_MASK__GFX09       0x0000007fL
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU14_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU14_TCPI_CTRL_REG__RESERVED_MASK__GFX09   0xfffff000L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_MASK__GFX09       0x0000007fL
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU14_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_MASK__GFX09     0x007f0000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK__GFX09       0x0000007fL
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK__GFX09      0x0000007fL
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK__GFX09       0x007f0000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU15_SP0_CTRL_REG__SP00_MASK__GFX09        0x0000007fL
#define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_MASK__GFX09        0x007f0000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU15_SP1_CTRL_REG__SP10_MASK__GFX09        0x0000007fL
#define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_MASK__GFX09        0x007f0000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_MASK__GFX09      0x007f0000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU15_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_MASK__GFX09       0x0000007fL
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU15_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU15_TCPI_CTRL_REG__RESERVED_MASK__GFX09   0xfffff000L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_MASK__GFX09       0x0000007fL
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU15_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_MASK__GFX09     0x007f0000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK__GFX09       0x0000007fL
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU1_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU1_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU1_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU1_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU1_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU2_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU2_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU2_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU2_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU2_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU3_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU3_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_MASK__GFX09       0x007f0000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU3_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU3_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU3_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU3_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU4_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU4_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU4_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU4_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU5_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU5_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU5_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU5_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU5_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU6_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU6_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_MASK__GFX09       0x007f0000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU6_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU6_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU6_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU6_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU7_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU7_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU7_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU7_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU7_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU8_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU8_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU8_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU8_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK__GFX09       0x0000007fL
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK__GFX09        0x007f0000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU9_SP0_CTRL_REG__SP00_MASK__GFX09         0x0000007fL
#define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_MASK__GFX09         0x007f0000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU9_SP1_CTRL_REG__SP10_MASK__GFX09         0x0000007fL
#define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_MASK__GFX09         0x007f0000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_MASK__GFX09       0x007f0000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU9_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_MASK__GFX09        0x0000007fL
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU9_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU9_TCPI_CTRL_REG__RESERVED_MASK__GFX09    0xfffff000L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_MASK__GFX09        0x0000007fL
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU9_TCPI_CTRL_REG__TCPI_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_BUSY_OVERRIDE_MASK__GFX09 0x03000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_LS_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_MASK__GFX09      0x007f0000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_OVERRIDE_MASK__GFX09 0x00800000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCPF_SIMDBUSY_OVERRIDE_MASK__GFX09 0x08000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__GFX09 0x00000300L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__GFX09 0x00000400L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK__GFX09        0x0000007fL
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__GFX09 0x00000080L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__GFX09 0x00000800L
#define CGTS_SM_CTRL_REG__BASE_MODE_MASK__GFX09         0x00010000L
#define CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK__GFX09       0x00400000L
#define CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK__GFX09      0x00001000L
#define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK__GFX09     0x00000ff0L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK__GFX09 0x00800000L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK__GFX09    0xff000000L
#define CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK__GFX09      0x0000000fL
#define CGTS_SM_CTRL_REG__OVERRIDE_MASK__GFX09          0x00200000L
#define CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK__GFX09    0x00100000L
#define CGTS_SM_CTRL_REG__SM_MODE_MASK__GFX09           0x000e0000L
#define CGTS_TCC_DISABLE__TCC_DISABLE_MASK              0xffff0000L
#define CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK         0xffff0000L
#define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK          0x40000000L
#define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK          0x20000000L
#define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK          0x10000000L
#define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK          0x08000000L
#define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK          0x04000000L
#define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK          0x02000000L
#define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK          0x01000000L
#define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_BCI_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_BCI_CLK_CTRL__RESERVED_MASK                0x0000f000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_BCI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_CPC_CLK_CTRL__MGLS_OVERRIDE_MASK           0x00008000L
#define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_CPC_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK       0x40000000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK   0x20000000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK       0x80000000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_CPC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_CPF_CLK_CTRL__MGLS_OVERRIDE_MASK           0x00008000L
#define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_CPF_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK       0x40000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG_MASK       0x80000000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_CPF_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_CP_CLK_CTRL__MGLS_OVERRIDE_MASK            0x00008000L
#define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_CP_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK        0x40000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK    0x20000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK        0x80000000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK     0x00800000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK     0x00400000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK     0x00200000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK     0x00100000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK     0x00080000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK     0x00040000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK     0x00020000L
#define CGTT_CP_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK     0x00010000L
#define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_GDS_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_GDS_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK            0x40000000L
#define CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK               0x04000000L
#define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_IA_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK              0x02000000L
#define CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK           0x20000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK           0x10000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK           0x08000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK           0x01000000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK     0x00800000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK     0x00400000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK     0x00200000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK     0x00100000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK     0x00080000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK     0x00040000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK     0x00020000L
#define CGTT_IA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK     0x00010000L
#define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK          0x40000000L
#define CGTT_PA_CLK_CTRL__DEBUG_BUS_EN_MASK             0x00800000L
#define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_PA_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK         0x80000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK           0x10000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK           0x08000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK           0x04000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK           0x02000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK           0x01000000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK     0x00400000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK     0x00200000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK     0x00100000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK     0x00080000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK     0x00040000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK     0x00020000L
#define CGTT_PA_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK     0x00010000L
#define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK          0x20000000L
#define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK           0x40000000L
#define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK           0x20000000L
#define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK           0x10000000L
#define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK           0x08000000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK         0x00fc0000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK         0x01000000L
#define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_PC_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_PC_CLK_CTRL__PC_READ_CLK_EN_OVERRIDE_MASK  0x04000000L
#define CGTT_PC_CLK_CTRL__PC_WRITE_CLK_EN_OVERRIDE_MASK 0x02000000L
#define CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_RLC_CLK_CTRL__ON_DELAY_MASK__GFX09         0x0000000fL
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK       0x40000000L
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK       0x80000000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_RLC_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK         0x00000ff0L
#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK               0x0000000fL
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK         0x80000000L
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK         0x40000000L
#define CGTT_SC_CLK_CTRL0__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SC_CLK_CTRL0__ON_DELAY_MASK                0x0000000fL
#define CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_OVERRIDE_MASK 0x01000000L
#define CGTT_SC_CLK_CTRL0__PFF_ZFF_MEM_CLK_STALL_OVERRIDE_MASK 0x00010000L
#define CGTT_SC_CLK_CTRL0__REG_CLK_OVERRIDE_MASK        0x80000000L
#define CGTT_SC_CLK_CTRL0__REG_CLK_STALL_OVERRIDE_MASK  0x00800000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE0_MASK          0x40000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE1_MASK          0x20000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE2_MASK          0x10000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE3_MASK          0x08000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE4_MASK          0x04000000L
#define CGTT_SC_CLK_CTRL0__SOFT_OVERRIDE5_MASK          0x02000000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE0_MASK    0x00400000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE1_MASK    0x00200000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE2_MASK    0x00100000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE3_MASK    0x00080000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE4_MASK    0x00040000L
#define CGTT_SC_CLK_CTRL0__SOFT_STALL_OVERRIDE5_MASK    0x00020000L
#define CGTT_SC_CLK_CTRL1__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SC_CLK_CTRL1__ON_DELAY_MASK                0x0000000fL
#define CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_OVERRIDE_MASK 0x08000000L
#define CGTT_SC_CLK_CTRL1__OTHER_SPECIAL_SC_REG_CLK_STALL_OVERRIDE_MASK 0x00080000L
#define CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_OVERRIDE_MASK 0x02000000L
#define CGTT_SC_CLK_CTRL1__PBB_BINNING_CLK_STALL_OVERRIDE_MASK 0x00020000L
#define CGTT_SC_CLK_CTRL1__PBB_CLK_OVERRIDE_MASK        0x40000000L
#define CGTT_SC_CLK_CTRL1__PBB_CLK_STALL_OVERRIDE_MASK  0x00400000L
#define CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_OVERRIDE_MASK 0x04000000L
#define CGTT_SC_CLK_CTRL1__PBB_SCISSOR_CLK_STALL_OVERRIDE_MASK 0x00040000L
#define CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_OVERRIDE_MASK 0x10000000L
#define CGTT_SC_CLK_CTRL1__SCREEN_EXT_REG_CLK_STALL_OVERRIDE_MASK 0x00100000L
#define CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_OVERRIDE_MASK 0x20000000L
#define CGTT_SC_CLK_CTRL1__VPORT_REG_MEM_CLK_STALL_OVERRIDE_MASK 0x00200000L
#define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK__GFX09 0x04000000L
#define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK           0x40000000L
#define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK           0x20000000L
#define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK           0x10000000L
#define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE_MASK           0x08000000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST_MASK__GFX09 0x00fc0000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE_MASK__GFX09 0x01000000L
#define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SPI_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK           0x40000000L
#define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SQG_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK        0x20000000L
#define CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_SQG_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK         0x10000000L
#define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK            0x40000000L
#define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_SQ_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK         0x20000000L
#define CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK     0x00800000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK     0x00400000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK     0x00200000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK     0x00100000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK     0x00080000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK     0x00040000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK     0x00020000L
#define CGTT_SQ_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK     0x00010000L
#define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL0__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL0__RESERVED_MASK                0x0000f000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_SX_CLK_CTRL0__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_SX_CLK_CTRL1__DBG_EN_MASK                  0x01000000L
#define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL1__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL1__RESERVED_MASK                0x0000f000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_SX_CLK_CTRL1__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_SX_CLK_CTRL2__DBG_EN_MASK                  0x01000000L
#define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL2__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL2__RESERVED_MASK                0x0000e000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_SX_CLK_CTRL2__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_SX_CLK_CTRL3__DBG_EN_MASK                  0x01000000L
#define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL3__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL3__RESERVED_MASK                0x0000e000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_SX_CLK_CTRL3__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_SX_CLK_CTRL4__DBG_EN_MASK                  0x01000000L
#define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL4__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL4__RESERVED_MASK                0x0000f000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_SX_CLK_CTRL4__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_TCI_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_TCI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK    0x00010000L
#define CGTT_TCPF_CLK_CTRL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define CGTT_TCPF_CLK_CTRL__ON_DELAY_MASK               0x0000000fL
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE0_MASK         0x80000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE1_MASK         0x40000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE2_MASK         0x20000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE3_MASK         0x10000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE4_MASK         0x08000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE5_MASK         0x04000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE6_MASK         0x02000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_OVERRIDE7_MASK         0x01000000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK   0x00800000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK   0x00400000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK   0x00200000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK   0x00100000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK   0x00080000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK   0x00040000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK   0x00020000L
#define CGTT_TCPF_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK   0x00010000L
#define CGTT_TCPF_CLK_CTRL__SPARE_MASK                  0x0000f000L
#define CGTT_TCPI_CLK_CTRL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define CGTT_TCPI_CLK_CTRL__ON_DELAY_MASK               0x0000000fL
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE0_MASK         0x80000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE1_MASK         0x40000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE2_MASK         0x20000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE3_MASK         0x10000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE4_MASK         0x08000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE5_MASK         0x04000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE6_MASK         0x02000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_OVERRIDE7_MASK         0x01000000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK   0x00800000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK   0x00400000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK   0x00200000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK   0x00100000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK   0x00080000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK   0x00040000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK   0x00020000L
#define CGTT_TCPI_CLK_CTRL__SOFT_STALL_OVERRIDE7_MASK   0x00010000L
#define CGTT_TCPI_CLK_CTRL__SPARE_MASK                  0x0000f000L
#define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK           0x40000000L
#define CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK              0x00010000L
#define CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK             0x20000000L
#define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_VGT_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK             0x00008000L
#define CGTT_VGT_CLK_CTRL__PRIMGEN_OVERRIDE_MASK        0x08000000L
#define CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x04000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE8_MASK          0x02000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE9_MASK          0x01000000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK    0x00800000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK    0x00400000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK    0x00200000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK    0x00100000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK    0x00080000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK    0x00040000L
#define CGTT_VGT_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK    0x00020000L
#define CGTT_VGT_CLK_CTRL__TESS_OVERRIDE_MASK           0x10000000L
#define CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK            0x20000000L
#define CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK               0x00010000L
#define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_WD_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK              0x00008000L
#define CGTT_WD_CLK_CTRL__PRIMGEN_OVERRIDE_MASK         0x08000000L
#define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK      0x40000000L
#define CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK           0x04000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE8_MASK           0x02000000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE0_MASK     0x00800000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE1_MASK     0x00400000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE2_MASK     0x00200000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE3_MASK     0x00100000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE4_MASK     0x00080000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE5_MASK     0x00040000L
#define CGTT_WD_CLK_CTRL__SOFT_STALL_OVERRIDE6_MASK     0x00020000L
#define CGTT_WD_CLK_CTRL__TESS_OVERRIDE_MASK            0x10000000L
#define COHER_DEST_BASE_0__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_1__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_2__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_3__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK    0x000000ffL
#define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK    0x000000ffL
#define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK    0x000000ffL
#define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK    0x000000ffL
#define COMPUTE_DIM_X__SIZE_MASK                        0xffffffffL
#define COMPUTE_DIM_Y__SIZE_MASK                        0xffffffffL
#define COMPUTE_DIM_Z__SIZE_MASK                        0xffffffffL
#define COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK           0xffffffffL
#define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK 0x00000001L
#define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK 0x00000004L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK 0x00000008L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK 0x00000010L
#define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK     0x00000040L
#define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK  0x00000002L
#define COMPUTE_DISPATCH_INITIATOR__RESERVED_MASK       0x00001000L
#define COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK        0x00004000L
#define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK 0x00000400L
#define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK 0x00000020L
#define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK 0x00000800L
#define COMPUTE_DISPATCH_PKT_ADDR_HI__DATA_MASK         0x000000ffL
#define COMPUTE_DISPATCH_PKT_ADDR_LO__DATA_MASK         0xffffffffL
#define COMPUTE_DISPATCH_SCRATCH_BASE_HI__DATA_MASK     0x000000ffL
#define COMPUTE_DISPATCH_SCRATCH_BASE_LO__DATA_MASK     0xffffffffL
#define COMPUTE_MISC_RESERVED__RESERVED2_MASK           0x00000004L
#define COMPUTE_MISC_RESERVED__RESERVED3_MASK           0x00000008L
#define COMPUTE_MISC_RESERVED__RESERVED4_MASK           0x00000010L
#define COMPUTE_MISC_RESERVED__SEND_SEID_MASK           0x00000003L
#define COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK        0x0001ffe0L
#define COMPUTE_NOWHERE__DATA_MASK                      0xffffffffL
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK      0x0000ffffL
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK   0xffff0000L
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK      0x0000ffffL
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK   0xffff0000L
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK      0x0000ffffL
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK   0xffff0000L
#define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK 0x00000001L
#define COMPUTE_PGM_HI__DATA_MASK                       0x000000ffL
#define COMPUTE_PGM_LO__DATA_MASK                       0xffffffffL
#define COMPUTE_PGM_RSRC1__BULKY_MASK                   0x01000000L
#define COMPUTE_PGM_RSRC1__CDBG_USER_MASK               0x02000000L
#define COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK              0x00400000L
#define COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK              0x00200000L
#define COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK              0x000ff000L
#define COMPUTE_PGM_RSRC1__FP16_OVFL_MASK               0x04000000L
#define COMPUTE_PGM_RSRC1__IEEE_MODE_MASK               0x00800000L
#define COMPUTE_PGM_RSRC1__PRIORITY_MASK                0x00000c00L
#define COMPUTE_PGM_RSRC1__PRIV_MASK                    0x00100000L
#define COMPUTE_PGM_RSRC1__SGPRS_MASK                   0x000003c0L
#define COMPUTE_PGM_RSRC1__VGPRS_MASK                   0x0000003fL
#define COMPUTE_PGM_RSRC2__EXCP_EN_MASK                 0x7f000000L
#define COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK             0x00006000L
#define COMPUTE_PGM_RSRC2__LDS_SIZE_MASK                0x00ff8000L
#define COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK              0x00000001L
#define COMPUTE_PGM_RSRC2__SKIP_USGPR0_MASK__GFX09      0x80000000L
#define COMPUTE_PGM_RSRC2__TGID_X_EN_MASK               0x00000080L
#define COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK               0x00000100L
#define COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK               0x00000200L
#define COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK              0x00000400L
#define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK          0x00001800L
#define COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK            0x00000040L
#define COMPUTE_PGM_RSRC2__USER_SGPR_MASK               0x0000003eL
#define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK 0x00000001L
#define COMPUTE_RELAUNCH__IS_EVENT_MASK                 0x40000000L
#define COMPUTE_RELAUNCH__IS_STATE_MASK                 0x80000000L
#define COMPUTE_RELAUNCH__PAYLOAD_MASK                  0x3fffffffL
#define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK    0x07000000L
#define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK   0x00800000L
#define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK    0x003f0000L
#define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK    0x00400000L
#define COMPUTE_RESOURCE_LIMITS__SIMD_DISABLE_MASK__GFX09 0x78000000L
#define COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK         0x0000f000L
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK      0x000003ffL
#define COMPUTE_RESTART_X__RESTART_MASK                 0xffffffffL
#define COMPUTE_RESTART_Y__RESTART_MASK                 0xffffffffL
#define COMPUTE_RESTART_Z__RESTART_MASK                 0xffffffffL
#define COMPUTE_START_X__START_MASK                     0xffffffffL
#define COMPUTE_START_Y__START_MASK                     0xffffffffL
#define COMPUTE_START_Z__START_MASK                     0xffffffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK__GFX09 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK__GFX09 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK__GFX09 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK__GFX09 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK__GFX09 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK__GFX09 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK__GFX09 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK__GFX09 0xffff0000L
#define COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK     0xffffffffL
#define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK 0x00000001L
#define COMPUTE_TMPRING_SIZE__WAVESIZE_MASK             0x01fff000L
#define COMPUTE_TMPRING_SIZE__WAVES_MASK                0x00000fffL
#define COMPUTE_USER_DATA_0__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_10__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_11__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_12__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_13__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_14__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_15__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_1__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_2__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_3__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_4__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_5__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_6__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_7__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_8__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_9__DATA_MASK                  0xffffffffL
#define COMPUTE_VMID__DATA_MASK                         0x0000000fL
#define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK         0x0000ffffL
#define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK         0xffffffffL
#define CPC_INT_ADDR__ADDR_MASK                         0xffffffffL
#define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK  0x00001000L
#define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK      0x00004000L
#define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK   0x00002000L
#define CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK          0x80000000L
#define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK          0x40000000L
#define CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK          0x20000000L
#define CPC_INT_CNTL__GPF_INT_ENABLE_MASK               0x00010000L
#define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK      0x01000000L
#define CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK          0x00800000L
#define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK     0x00008000L
#define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK        0x04000000L
#define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK  0x00020000L
#define CPC_INT_CNTX_ID__CNTX_ID_MASK                   0xffffffffL
#define CPC_INT_INFO__ADDR_HI_MASK                      0x0000ffffL
#define CPC_INT_INFO__QUEUE_ID_MASK                     0x70000000L
#define CPC_INT_INFO__TYPE_MASK                         0x00010000L
#define CPC_INT_INFO__VMID_MASK                         0x00f00000L
#define CPC_INT_PASID__PASID_MASK                       0x0000ffffL
#define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK    0x00004000L
#define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK        0x80000000L
#define CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK        0x40000000L
#define CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK        0x20000000L
#define CPC_INT_STATUS__GPF_INT_STATUS_MASK             0x00010000L
#define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK    0x01000000L
#define CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK        0x00800000L
#define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK   0x00008000L
#define CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK      0x04000000L
#define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CPC_LATENCY_STATS_DATA__DATA_MASK               0xffffffffL
#define CPC_LATENCY_STATS_SELECT__CLEAR_MASK            0x40000000L
#define CPC_LATENCY_STATS_SELECT__ENABLE_MASK           0x80000000L
#define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define CPC_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK       0xf0000000L
#define CPC_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK       0x0f000000L
#define CPC_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK__GFX09 0x000003ffL
#define CPC_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK__GFX09 0x000ffc00L
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK        0xf0000000L
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK        0x0f000000L
#define CPC_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK__GFX09  0x000003ffL
#define CPC_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK__GFX09  0x000ffc00L
#define CPC_PERFCOUNTER0_SELECT__SPM_MODE_MASK          0x00f00000L
#define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define CPC_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK        0xf0000000L
#define CPC_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK        0x0f000000L
#define CPC_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK__GFX09  0x000003ffL
#define CPC_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK__GFX09  0x000ffc00L
#define CPC_PERFCOUNTER1_SELECT__SPM_MODE_MASK          0x00f00000L
#define CPC_UTCL1_CNTL__BYPASS_MASK                     0x02000000L
#define CPC_UTCL1_CNTL__DROP_MODE_MASK                  0x01000000L
#define CPC_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define CPC_UTCL1_CNTL__FORCE_SNOOP_MASK                0x10000000L
#define CPC_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK            0x08000000L
#define CPC_UTCL1_CNTL__INVALIDATE_MASK                 0x04000000L
#define CPC_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK          0x40000000L
#define CPC_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK       0x000fffffL
#define CPC_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK       0x00000001L
#define CPC_UTCL1_STATUS__FAULT_DETECTED_MASK           0x00000001L
#define CPC_UTCL1_STATUS__FAULT_UTCL1ID_MASK            0x00003f00L
#define CPC_UTCL1_STATUS__PRT_DETECTED_MASK             0x00000004L
#define CPC_UTCL1_STATUS__PRT_UTCL1ID_MASK              0x3f000000L
#define CPC_UTCL1_STATUS__RETRY_DETECTED_MASK           0x00000002L
#define CPC_UTCL1_STATUS__RETRY_UTCL1ID_MASK            0x003f0000L
#define CPF_LATENCY_STATS_DATA__DATA_MASK               0xffffffffL
#define CPF_LATENCY_STATS_SELECT__CLEAR_MASK            0x40000000L
#define CPF_LATENCY_STATS_SELECT__ENABLE_MASK           0x80000000L
#define CPF_LATENCY_STATS_SELECT__INDEX_MASK            0x0000000fL
#define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define CPF_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK       0xf0000000L
#define CPF_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK       0x0f000000L
#define CPF_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK__GFX09 0x000003ffL
#define CPF_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK__GFX09 0x000ffc00L
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK        0xf0000000L
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK        0x0f000000L
#define CPF_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK__GFX09  0x000003ffL
#define CPF_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK__GFX09  0x000ffc00L
#define CPF_PERFCOUNTER0_SELECT__SPM_MODE_MASK          0x00f00000L
#define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define CPF_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK        0xf0000000L
#define CPF_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK        0x0f000000L
#define CPF_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK__GFX09  0x000003ffL
#define CPF_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK__GFX09  0x000ffc00L
#define CPF_PERFCOUNTER1_SELECT__SPM_MODE_MASK          0x00f00000L
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK  0x40000000L
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK  0x80000000L
#define CPF_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK   0x00000007L
#define CPF_UTCL1_CNTL__BYPASS_MASK                     0x02000000L
#define CPF_UTCL1_CNTL__DROP_MODE_MASK                  0x01000000L
#define CPF_UTCL1_CNTL__FORCE_NO_EXE_MASK               0x80000000L
#define CPF_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define CPF_UTCL1_CNTL__FORCE_SNOOP_MASK                0x10000000L
#define CPF_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK            0x08000000L
#define CPF_UTCL1_CNTL__INVALIDATE_MASK                 0x04000000L
#define CPF_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK          0x40000000L
#define CPF_UTCL1_CNTL__VMID_RESET_MODE_MASK            0x00800000L
#define CPF_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK       0x000fffffL
#define CPF_UTCL1_STATUS__FAULT_DETECTED_MASK           0x00000001L
#define CPF_UTCL1_STATUS__FAULT_UTCL1ID_MASK            0x00003f00L
#define CPF_UTCL1_STATUS__PRT_DETECTED_MASK             0x00000004L
#define CPF_UTCL1_STATUS__PRT_UTCL1ID_MASK              0x3f000000L
#define CPF_UTCL1_STATUS__RETRY_DETECTED_MASK           0x00000002L
#define CPF_UTCL1_STATUS__RETRY_UTCL1ID_MASK            0x003f0000L
#define CPG_LATENCY_STATS_DATA__DATA_MASK               0xffffffffL
#define CPG_LATENCY_STATS_SELECT__CLEAR_MASK            0x40000000L
#define CPG_LATENCY_STATS_SELECT__ENABLE_MASK           0x80000000L
#define CPG_LATENCY_STATS_SELECT__INDEX_MASK            0x0000001fL
#define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE2_MASK       0xf0000000L
#define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3_MASK       0x0f000000L
#define CPG_PERFCOUNTER0_SELECT1__CNTR_SEL2_MASK__GFX09 0x000003ffL
#define CPG_PERFCOUNTER0_SELECT1__CNTR_SEL3_MASK__GFX09 0x000ffc00L
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE0_MASK        0xf0000000L
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE1_MASK        0x0f000000L
#define CPG_PERFCOUNTER0_SELECT__CNTR_SEL0_MASK__GFX09  0x000003ffL
#define CPG_PERFCOUNTER0_SELECT__CNTR_SEL1_MASK__GFX09  0x000ffc00L
#define CPG_PERFCOUNTER0_SELECT__SPM_MODE_MASK          0x00f00000L
#define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define CPG_PERFCOUNTER1_SELECT__CNTR_MODE0_MASK        0xf0000000L
#define CPG_PERFCOUNTER1_SELECT__CNTR_MODE1_MASK        0x0f000000L
#define CPG_PERFCOUNTER1_SELECT__CNTR_SEL0_MASK__GFX09  0x000003ffL
#define CPG_PERFCOUNTER1_SELECT__CNTR_SEL1_MASK__GFX09  0x000ffc00L
#define CPG_PERFCOUNTER1_SELECT__SPM_MODE_MASK          0x00f00000L
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__ALWAYS_MASK  0x40000000L
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__ENABLE_MASK  0x80000000L
#define CPG_TC_PERF_COUNTER_WINDOW_SELECT__INDEX_MASK   0x0000001fL
#define CPG_UTCL1_CNTL__BYPASS_MASK                     0x02000000L
#define CPG_UTCL1_CNTL__DROP_MODE_MASK                  0x01000000L
#define CPG_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define CPG_UTCL1_CNTL__FORCE_SNOOP_MASK                0x10000000L
#define CPG_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK            0x08000000L
#define CPG_UTCL1_CNTL__INVALIDATE_MASK                 0x04000000L
#define CPG_UTCL1_CNTL__MTYPE_NO_PTE_MODE_MASK          0x40000000L
#define CPG_UTCL1_CNTL__VMID_RESET_MODE_MASK            0x00800000L
#define CPG_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK       0x000fffffL
#define CPG_UTCL1_ERROR__ERROR_DETECTED_HALT_MASK       0x00000001L
#define CPG_UTCL1_STATUS__FAULT_DETECTED_MASK           0x00000001L
#define CPG_UTCL1_STATUS__FAULT_UTCL1ID_MASK            0x00003f00L
#define CPG_UTCL1_STATUS__PRT_DETECTED_MASK             0x00000004L
#define CPG_UTCL1_STATUS__PRT_UTCL1ID_MASK              0x3f000000L
#define CPG_UTCL1_STATUS__RETRY_DETECTED_MASK           0x00000002L
#define CPG_UTCL1_STATUS__RETRY_UTCL1ID_MASK            0x003f0000L
#define CP_APPEND_ADDR_HI__COMMAND_MASK                 0xe0000000L
#define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK               0x00010000L
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK             0x0000ffffL
#define CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK             0xfffffffcL
#define CP_APPEND_DATA_HI__DATA_MASK                    0xffffffffL
#define CP_APPEND_DATA_LO__DATA_MASK                    0xffffffffL
#define CP_APPEND_LAST_CS_FENCE_HI__LAST_FENCE_MASK     0xffffffffL
#define CP_APPEND_LAST_CS_FENCE_LO__LAST_FENCE_MASK     0xffffffffL
#define CP_APPEND_LAST_PS_FENCE_HI__LAST_FENCE_MASK     0xffffffffL
#define CP_APPEND_LAST_PS_FENCE_LO__LAST_FENCE_MASK     0xffffffffL
#define CP_AQL_SMM_STATUS__AQL_QUEUE_SMM_MASK           0xffffffffL
#define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK        0xffffffffL
#define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK        0xffffffffL
#define CP_BUSY_STAT__CE_PARSING_PACKETS_MASK           0x00400000L
#define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK           0x00000040L
#define CP_BUSY_STAT__EOP_DONE_BUSY_MASK                0x00040000L
#define CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK             0x00008000L
#define CP_BUSY_STAT__ME_PARSER_BUSY_MASK               0x00020000L
#define CP_BUSY_STAT__ME_PARSING_PACKETS_MASK           0x00000100L
#define CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK          0x00000080L
#define CP_BUSY_STAT__PIPE_STATS_BUSY_MASK              0x00100000L
#define CP_BUSY_STAT__RCIU_CE_BUSY_MASK                 0x00200000L
#define CP_BUSY_STAT__RCIU_ME_BUSY_MASK                 0x00000400L
#define CP_BUSY_STAT__RCIU_PFP_BUSY_MASK                0x00000200L
#define CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK            0x00000001L
#define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK        0x00001000L
#define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK       0x00002000L
#define CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK         0x00004000L
#define CP_BUSY_STAT__STRM_OUT_BUSY_MASK                0x00080000L
#define CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK         0xffffffffL
#define CP_CE_COMPLETION_STATUS__STATUS_MASK            0x00000003L
#define CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK          0xffffffffL
#define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK          0xffffffffL
#define CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK          0xffffffffL
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK             0x0000ffffL
#define CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK             0xfffffffcL
#define CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK                 0x000fffffL
#define CP_CE_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK         0x000fffffL
#define CP_CE_IB1_OFFSET__IB1_OFFSET_MASK               0x000fffffL
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK             0x0000ffffL
#define CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK             0xfffffffcL
#define CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK                 0x000fffffL
#define CP_CE_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK         0x000fffffL
#define CP_CE_IB2_OFFSET__IB2_OFFSET_MASK               0x000fffffL
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK           0x0000ffffL
#define CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK           0xffffffe0L
#define CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK               0x00000fffL
#define CP_CE_INIT_CMD_BUFSZ__INIT_CMD_REQSZ_MASK       0x00000fffL
#define CP_CE_INSTR_PNTR__INSTR_PNTR_MASK               0x0000ffffL
#define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK       0x0000ffffL
#define CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK          0xffffffffL
#define CP_CE_RB_OFFSET__RB_OFFSET_MASK__GFX09          0x000fffffL
#define CP_CE_UCODE_DATA__UCODE_DATA_MASK               0xffffffffL
#define CP_CMD_DATA__CMD_DATA_MASK                      0xffffffffL
#define CP_CMD_INDEX__CMD_INDEX_MASK                    0x000007ffL
#define CP_CMD_INDEX__CMD_ME_SEL_MASK                   0x00003000L
#define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK                0x00070000L
#define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK          0x0ff00000L
#define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK         0x000000ffL
#define CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK          0x70000000L
#define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK         0x00000700L
#define CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK       0x000000ffL
#define CP_COHER_BASE__COHER_BASE_256B_MASK             0xffffffffL
#define CP_COHER_CNTL__CB_ACTION_ENA_MASK               0x02000000L
#define CP_COHER_CNTL__DB_ACTION_ENA_MASK               0x04000000L
#define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK        0x20000000L
#define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK        0x08000000L
#define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK    0x10000000L
#define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK     0x40000000L
#define CP_COHER_CNTL__TCL1_ACTION_ENA_MASK             0x00400000L
#define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK         0x00008000L
#define CP_COHER_CNTL__TC_ACTION_ENA_MASK               0x00800000L
#define CP_COHER_CNTL__TC_INV_METADATA_ACTION_ENA_MASK  0x00000020L
#define CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK            0x00000008L
#define CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK            0x00040000L
#define CP_COHER_CNTL__TC_WC_ACTION_ENA_MASK            0x00000010L
#define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK       0x000000ffL
#define CP_COHER_SIZE__COHER_SIZE_256B_MASK             0xffffffffL
#define CP_COHER_START_DELAY__START_DELAY_COUNT_MASK    0x0000003fL
#define CP_COHER_STATUS__MEID_MASK                      0x03000000L
#define CP_COHER_STATUS__STATUS_MASK                    0x80000000L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK    0x00000070L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK__GFX09 0x00000007L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK    0x00700000L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK__GFX09 0x00070000L
#define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK            0x00000100L
#define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK      0x00000010L
#define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK       0x00000040L
#define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK       0x00000020L
#define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK           0x00000001L
#define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK        0x00000008L
#define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK          0x00000004L
#define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK  0x00000200L
#define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK          0x00000400L
#define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK          0x00000800L
#define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK          0x00001000L
#define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK          0x00002000L
#define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK      0x00000002L
#define CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK             0x00000080L
#define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK            0x01000000L
#define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK      0x00100000L
#define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK       0x00400000L
#define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK       0x00200000L
#define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK           0x00010000L
#define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK        0x00080000L
#define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK          0x00040000L
#define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK  0x02000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK          0x04000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK          0x08000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK          0x10000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK          0x20000000L
#define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK      0x00020000L
#define CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK             0x00800000L
#define CP_CPC_GFX_CNTL__MEID_MASK                      0x00000060L
#define CP_CPC_GFX_CNTL__PIPEID_MASK                    0x00000018L
#define CP_CPC_GFX_CNTL__QUEUEID_MASK                   0x00000007L
#define CP_CPC_GFX_CNTL__VALID_MASK                     0x00000080L
#define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK         0x0000003fL
#define CP_CPC_HALT_HYST_COUNT__COUNT_MASK              0x0000000fL
#define CP_CPC_IC_BASE_CNTL__VMID_MASK                  0x0000000fL
#define CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK              0x0000ffffL
#define CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK              0xfffff000L
#define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK           0x00000020L
#define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK        0x00000001L
#define CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK            0x00000010L
#define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK     0x000000ffL
#define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK       0x0000ff00L
#define CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK          0xffffffffL
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK        0x000001ffL
#define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK 0x00000100L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK    0x00000200L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK 0x00000400L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK 0x00002000L
#define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK 0x00010000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK    0x00020000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK 0x00040000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK 0x00200000L
#define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK  0x00000010L
#define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK   0x00000008L
#define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK   0x00000040L
#define CP_CPC_STALLED_STAT1__UTCL1_WAITING_ON_TRANS_MASK 0x01000000L
#define CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK 0x00400000L
#define CP_CPC_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK 0x00800000L
#define CP_CPC_STATUS__CPC_BUSY_MASK                    0x80000000L
#define CP_CPC_STATUS__CPF_CPC_BUSY_MASK                0x40000000L
#define CP_CPC_STATUS__CPG_CPC_BUSY_MASK                0x20000000L
#define CP_CPC_STATUS__DC0_BUSY_MASK                    0x00000004L
#define CP_CPC_STATUS__DC1_BUSY_MASK                    0x00000008L
#define CP_CPC_STATUS__MEC1_BUSY_MASK                   0x00000001L
#define CP_CPC_STATUS__MEC2_BUSY_MASK                   0x00000002L
#define CP_CPC_STATUS__QU_BUSY_MASK                     0x00001000L
#define CP_CPC_STATUS__RCIU1_BUSY_MASK                  0x00000010L
#define CP_CPC_STATUS__RCIU2_BUSY_MASK                  0x00000020L
#define CP_CPC_STATUS__ROQ1_BUSY_MASK                   0x00000040L
#define CP_CPC_STATUS__ROQ2_BUSY_MASK                   0x00000080L
#define CP_CPC_STATUS__SAVE_RESTORE_BUSY_MASK           0x00004000L
#define CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK            0x00000800L
#define CP_CPC_STATUS__TCIU_BUSY_MASK                   0x00000400L
#define CP_CPC_STATUS__UTCL2IU_BUSY_MASK                0x00002000L
#define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK         0x00000080L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK        0x00000020L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK        0x00000040L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK       0x00000004L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK       0x00000008L
#define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK           0x00000100L
#define CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK            0x00000002L
#define CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK           0x00000010L
#define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK  0x00000800L
#define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK   0x00400000L
#define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK        0x00001000L
#define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK     0x00004000L
#define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK     0x00200000L
#define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK     0x00800000L
#define CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK              0x80000000L
#define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK      0x00080000L
#define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK      0x00100000L
#define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK        0x00002000L
#define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK         0x00020000L
#define CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK              0x40000000L
#define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK      0x00040000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK       0x01000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK         0x02000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK          0x10000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK          0x04000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK          0x08000000L
#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK 0x00010000L
#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK  0x00008000L
#define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK       0x20000000L
#define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK__GFX09 0x00000200L
#define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK        0x00000001L
#define CP_CPF_GRBM_FREE_COUNT__FREE_COUNT_MASK         0x00000007L
#define CP_CPF_STALLED_STAT1__CMP_UTCL1_WAITING_ON_TRANS_MASK 0x00000400L
#define CP_CPF_STALLED_STAT1__GFX_UTCL1_WAITING_ON_TRANS_MASK 0x00000200L
#define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK  0x00000002L
#define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK  0x00000004L
#define CP_CPF_STALLED_STAT1__RCIU_WAITING_ON_FREE_MASK 0x00000800L
#define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK   0x00000001L
#define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK  0x00000008L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK 0x00000020L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK 0x00000040L
#define CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_FREE_MASK 0x00000080L
#define CP_CPF_STALLED_STAT1__UTCL2IU_WAITING_ON_TAGS_MASK 0x00000100L
#define CP_CPF_STATUS__CPC_CPF_BUSY_MASK                0x40000000L
#define CP_CPF_STATUS__CPF_BUSY_MASK                    0x80000000L
#define CP_CPF_STATUS__CPF_CMP_BUSY_MASK                0x08000000L
#define CP_CPF_STATUS__CPF_GFX_BUSY_MASK                0x04000000L
#define CP_CPF_STATUS__CSF_BUSY_MASK                    0x00000002L
#define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK          0x30000000L
#define CP_CPF_STATUS__HQD_BUSY_MASK                    0x00008000L
#define CP_CPF_STATUS__INTERRUPT_BUSY_MASK              0x00002000L
#define CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK          0x00000001L
#define CP_CPF_STATUS__PRT_BUSY_MASK                    0x00010000L
#define CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK              0x00000010L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK       0x00000400L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK       0x00000800L
#define CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK            0x00000200L
#define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK          0x00000040L
#define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK          0x00000080L
#define CP_CPF_STATUS__ROQ_RING_BUSY_MASK               0x00000020L
#define CP_CPF_STATUS__ROQ_STATE_BUSY_MASK              0x00000100L
#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK              0x00001000L
#define CP_CPF_STATUS__TCIU_BUSY_MASK                   0x00004000L
#define CP_CPF_STATUS__UTCL2IU_BUSY_MASK                0x00020000L
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK          0x0001ff00L
#define CP_DEVICE_ID__DEVICE_ID_MASK                    0x000000ffL
#define CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK         0xffffffffL
#define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK          0xffffffffL
#define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK   0xffffffffL
#define CP_DFY_ADDR_HI__ADDR_HI_MASK                    0xffffffffL
#define CP_DFY_ADDR_LO__ADDR_LO_MASK                    0xffffffe0L
#define CP_DFY_CMD__OFFSET_MASK                         0x000001ffL
#define CP_DFY_CMD__SIZE_MASK                           0xffff0000L
#define CP_DFY_CNTL__ENABLE_MASK                        0x80000000L
#define CP_DFY_CNTL__LFSR_RESET_MASK                    0x10000000L
#define CP_DFY_CNTL__MODE_MASK                          0x60000000L
#define CP_DFY_CNTL__TPI_SDP_SEL_MASK                   0x04000000L
#define CP_DFY_DATA_0__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_10__DATA_MASK                       0xffffffffL
#define CP_DFY_DATA_11__DATA_MASK                       0xffffffffL
#define CP_DFY_DATA_12__DATA_MASK                       0xffffffffL
#define CP_DFY_DATA_13__DATA_MASK                       0xffffffffL
#define CP_DFY_DATA_14__DATA_MASK                       0xffffffffL
#define CP_DFY_DATA_15__DATA_MASK                       0xffffffffL
#define CP_DFY_DATA_1__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_2__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_3__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_4__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_5__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_6__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_7__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_8__DATA_MASK                        0xffffffffL
#define CP_DFY_DATA_9__DATA_MASK                        0xffffffffL
#define CP_DFY_STAT__BURST_COUNT_MASK                   0x0000ffffL
#define CP_DFY_STAT__BUSY_MASK                          0x80000000L
#define CP_DFY_STAT__TAGS_PENDING_MASK                  0x07ff0000L
#define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK          0x0000ffffL
#define CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK             0xffffffffL
#define CP_DMA_CNTL__MIN_AVAILSZ_MASK                   0x00000030L
#define CP_DMA_CNTL__PIO_COUNT_MASK                     0xc0000000L
#define CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK                0x10000000L
#define CP_DMA_CNTL__PIO_FIFO_FULL_MASK                 0x20000000L
#define CP_DMA_CNTL__UTCL1_FAULT_CONTROL_MASK           0x00000001L
#define CP_DMA_ME_COMMAND__BYTE_COUNT_MASK              0x03ffffffL
#define CP_DMA_ME_COMMAND__DAIC_MASK                    0x20000000L
#define CP_DMA_ME_COMMAND__DAS_MASK                     0x08000000L
#define CP_DMA_ME_COMMAND__DIS_WC_MASK                  0x80000000L
#define CP_DMA_ME_COMMAND__RAW_WAIT_MASK                0x40000000L
#define CP_DMA_ME_COMMAND__SAIC_MASK                    0x10000000L
#define CP_DMA_ME_COMMAND__SAS_MASK                     0x04000000L
#define CP_DMA_ME_CONTROL__DST_SELECT_MASK              0x00300000L
#define CP_DMA_ME_CONTROL__MEMLOG_CLEAR_MASK            0x00000400L
#define CP_DMA_ME_CONTROL__SRC_SELECT_MASK              0x60000000L
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK         0x0000ffffL
#define CP_DMA_ME_DST_ADDR__DST_ADDR_MASK               0xffffffffL
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK         0x0000ffffL
#define CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK               0xffffffffL
#define CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK             0x03ffffffL
#define CP_DMA_PFP_COMMAND__DAIC_MASK                   0x20000000L
#define CP_DMA_PFP_COMMAND__DAS_MASK                    0x08000000L
#define CP_DMA_PFP_COMMAND__DIS_WC_MASK                 0x80000000L
#define CP_DMA_PFP_COMMAND__RAW_WAIT_MASK               0x40000000L
#define CP_DMA_PFP_COMMAND__SAIC_MASK                   0x10000000L
#define CP_DMA_PFP_COMMAND__SAS_MASK                    0x04000000L
#define CP_DMA_PFP_CONTROL__DST_SELECT_MASK             0x00300000L
#define CP_DMA_PFP_CONTROL__MEMLOG_CLEAR_MASK           0x00000400L
#define CP_DMA_PFP_CONTROL__SRC_SELECT_MASK             0x60000000L
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK        0x0000ffffL
#define CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK              0xffffffffL
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK        0x0000ffffL
#define CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK              0xffffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_MASK             0x03ffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK       0x10000000L
#define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK         0x0000ffffL
#define CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK            0xffffffffL
#define CP_DRAW_OBJECT_COUNTER__COUNT_MASK              0x0000ffffL
#define CP_DRAW_OBJECT__OBJECT_MASK                     0xffffffffL
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK 0x00000004L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK 0x00000001L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK 0x00000002L
#define CP_DRAW_WINDOW_CNTL__MODE_MASK                  0x00000100L
#define CP_DRAW_WINDOW_HI__WINDOW_HI_MASK               0xffffffffL
#define CP_DRAW_WINDOW_LO__MAX_MASK                     0xffff0000L
#define CP_DRAW_WINDOW_LO__MIN_MASK                     0x0000ffffL
#define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK     0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK     0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK     0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK     0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK             0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK          0x00000003L
#define CP_ECC_FIRSTOCCURRENCE__ME_MASK                 0x00000300L
#define CP_ECC_FIRSTOCCURRENCE__PIPE_MASK               0x00000c00L
#define CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK              0x00007000L
#define CP_ECC_FIRSTOCCURRENCE__VMID_MASK               0x000f0000L
#define CP_EOPQ_WAIT_TIME__SCALE_COUNT_MASK             0x0003fc00L
#define CP_EOPQ_WAIT_TIME__WAIT_TIME_MASK               0x000003ffL
#define CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK               0x0000ffffL
#define CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK               0xfffffffcL
#define CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK               0xffffffffL
#define CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK            0xe0000000L
#define CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK             0x00030000L
#define CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK             0x07000000L
#define CP_EOP_DONE_DATA_HI__DATA_HI_MASK               0xffffffffL
#define CP_EOP_DONE_DATA_LO__DATA_LO_MASK               0xffffffffL
#define CP_EOP_DONE_EVENT_CNTL__EXECUTE_MASK            0x10000000L
#define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK__GFX09 0x0003f000L
#define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK__GFX09 0x0000007fL
#define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK        0xffffffffL
#define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK        0xffffffffL
#define CP_FATAL_ERROR__CPF_FATAL_ERROR_MASK            0x00000001L
#define CP_FATAL_ERROR__CPG_FATAL_ERROR_MASK            0x00000002L
#define CP_FATAL_ERROR__CPG_TAG_FATAL_ERROR_EN_MASK     0x00000010L
#define CP_FATAL_ERROR__DIS_CPG_FATAL_ERROR_MASK        0x00000008L
#define CP_FATAL_ERROR__GFX_HALT_PROC_MASK              0x00000004L
#define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL
#define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL
#define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL
#define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL
#define CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK               0x0000ffffL
#define CP_GDS_BKUP_ADDR__ADDR_LO_MASK                  0xffffffffL
#define CP_GFX_ERROR__APPEND_UTCL1_ERROR_MASK           0x00008000L
#define CP_GFX_ERROR__C1_FETCHER_UTCL1_ERROR_MASK       0x10000000L
#define CP_GFX_ERROR__C2_FETCHER_UTCL1_ERROR_MASK       0x20000000L
#define CP_GFX_ERROR__CE_DMA_UTCL1_ERROR_MASK           0x00010000L
#define CP_GFX_ERROR__CE_INIT_UTCL1_ERROR_MASK          0x80000000L
#define CP_GFX_ERROR__CE_TC_UTCL1_ERROR_MASK            0x00400000L
#define CP_GFX_ERROR__DMA_DST_UTCL1_ERROR_MASK          0x00080000L
#define CP_GFX_ERROR__DMA_SRC_UTCL1_ERROR_MASK          0x00040000L
#define CP_GFX_ERROR__EDC_ERROR_ID_MASK                 0x0000000fL
#define CP_GFX_ERROR__I1_FETCHER_UTCL1_ERROR_MASK       0x04000000L
#define CP_GFX_ERROR__I2_FETCHER_UTCL1_ERROR_MASK       0x08000000L
#define CP_GFX_ERROR__ME_TC_UTCL1_ERROR_MASK            0x00200000L
#define CP_GFX_ERROR__PFP_TC_UTCL1_ERROR_MASK           0x00100000L
#define CP_GFX_ERROR__PFP_VGTDMA_UTCL1_ERROR_MASK       0x00020000L
#define CP_GFX_ERROR__PRT_LOD_UTCL1_ERROR_MASK          0x00800000L
#define CP_GFX_ERROR__QU_EOP_UTCL1_ERROR_MASK           0x00000200L
#define CP_GFX_ERROR__QU_PIPE_UTCL1_ERROR_MASK          0x00000400L
#define CP_GFX_ERROR__QU_READ_UTCL1_ERROR_MASK          0x00000800L
#define CP_GFX_ERROR__QU_STRM_UTCL1_ERROR_MASK          0x00000100L
#define CP_GFX_ERROR__RB_FETCHER_UTCL1_ERROR_MASK       0x02000000L
#define CP_GFX_ERROR__RDPTR_RPT_UTCL1_ERROR_MASK        0x01000000L
#define CP_GFX_ERROR__RSVD1_ERROR_MASK__GFX09           0x00000020L
#define CP_GFX_ERROR__RSVD2_ERROR_MASK__GFX09           0x00000040L
#define CP_GFX_ERROR__SEM_UTCL1_ERROR_MASK              0x00000080L
#define CP_GFX_ERROR__SHADOW_UTCL1_ERROR_MASK           0x00004000L
#define CP_GFX_ERROR__ST_FETCHER_UTCL1_ERROR_MASK       0x40000000L
#define CP_GFX_ERROR__SUA_ERROR_MASK                    0x00000010L
#define CP_GFX_ERROR__SYNC_MEMRD_UTCL1_ERROR_MASK       0x00001000L
#define CP_GFX_ERROR__SYNC_MEMWR_UTCL1_ERROR_MASK       0x00002000L
#define CP_GFX_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK      0x0000ffffL
#define CP_GFX_MQD_BASE_ADDR__BASE_ADDR_MASK            0xfffffffcL
#define CP_GFX_MQD_CONTROL__EXE_DISABLE_MASK            0x00800000L
#define CP_GFX_MQD_CONTROL__VMID_MASK                   0x0000000fL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK         0x00003f00L
#define CP_GRBM_FREE_COUNT__FREE_COUNT_MASK             0x0000003fL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK         0x003f0000L
#define CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK              0x00000007L
#define CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK              0x00003f00L
#define CP_HPD_STATUS0__FETCHING_MQD_MASK               0x00010000L
#define CP_HPD_STATUS0__FORCE_QUEUE_MASK                0x80000000L
#define CP_HPD_STATUS0__FORCE_QUEUE_STATE_MASK          0x01f00000L
#define CP_HPD_STATUS0__MAPPED_QUEUE_MASK               0x000000e0L
#define CP_HPD_STATUS0__PEND_TXFER_SIZE_IQ_MASK         0x00040000L
#define CP_HPD_STATUS0__PEND_TXFER_SIZE_PQIB_MASK       0x00020000L
#define CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK            0x0000ff00L
#define CP_HPD_STATUS0__QUEUE_STATE_MASK                0x0000001fL
#define CP_HPD_UTCL1_CNTL__SELECT_MASK                  0x0000000fL
#define CP_HPD_UTCL1_ERROR_ADDR__ADDR_MASK              0xfffff000L
#define CP_HPD_UTCL1_ERROR__ADDR_HI_MASK                0x0000ffffL
#define CP_HPD_UTCL1_ERROR__TYPE_MASK                   0x00010000L
#define CP_HPD_UTCL1_ERROR__VMID_MASK                   0x00f00000L
#define CP_HQD_ACTIVE__ACTIVE_MASK                      0x00000001L
#define CP_HQD_ACTIVE__BUSY_GATE_MASK                   0x00000002L
#define CP_HQD_AQL_CONTROL__CONTROL0_EN_MASK            0x00008000L
#define CP_HQD_AQL_CONTROL__CONTROL0_MASK               0x00007fffL
#define CP_HQD_AQL_CONTROL__CONTROL1_EN_MASK            0x80000000L
#define CP_HQD_AQL_CONTROL__CONTROL1_MASK               0x7fff0000L
#define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK  0xffffffffL
#define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK  0xffffffffL
#define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK  0xffffffffL
#define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK  0xffffffffL
#define CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK           0x00007ffcL
#define CP_HQD_CNTL_STACK_SIZE__SIZE_MASK               0x00007000L
#define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK      0x0000ffffL
#define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK         0xfffff000L
#define CP_HQD_CTX_SAVE_CONTROL__EXE_DISABLE_MASK       0x00800000L
#define CP_HQD_CTX_SAVE_SIZE__SIZE_MASK                 0x01fff000L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK        0x00000100L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK     0x00000400L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK     0x00000200L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK        0x00000010L
#define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK            0x00000001L
#define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK      0x000000ffL
#define CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK            0xffffffffL
#define CP_HQD_EOP_CONTROL__EOP_SIZE_MASK               0x0000003fL
#define CP_HQD_EOP_CONTROL__EXE_DISABLE_MASK            0x00800000L
#define CP_HQD_EOP_CONTROL__HALT_FETCHER_EN_MASK        0x00400000L
#define CP_HQD_EOP_CONTROL__HALT_FETCHER_MASK           0x00200000L
#define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK           0x80000000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK       0x00002000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK         0x00000100L
#define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK       0x00004000L
#define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK         0x00001000L
#define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK         0x60000000L
#define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK   0x00010000L
#define CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK             0x00000fffL
#define CP_HQD_EOP_RPTR__DEQUEUE_PEND_MASK              0x20000000L
#define CP_HQD_EOP_RPTR__INIT_FETCHER_MASK              0x80000000L
#define CP_HQD_EOP_RPTR__RESET_FETCHER_MASK             0x10000000L
#define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK         0x40000000L
#define CP_HQD_EOP_RPTR__RPTR_MASK                      0x00001fffL
#define CP_HQD_EOP_WPTR_MEM__WPTR_MASK                  0x00001fffL
#define CP_HQD_EOP_WPTR__EOP_AVAIL_MASK                 0x1fff0000L
#define CP_HQD_EOP_WPTR__EOP_EMPTY_MASK                 0x00008000L
#define CP_HQD_EOP_WPTR__WPTR_MASK                      0x00001fffL
#define CP_HQD_ERROR__AQL_ERROR_MASK                    0x00000020L
#define CP_HQD_ERROR__DMA_DST_UTCL1_ERROR_MASK          0x00010000L
#define CP_HQD_ERROR__DMA_SRC_UTCL1_ERROR_MASK          0x00008000L
#define CP_HQD_ERROR__EDC_ERROR_ID_MASK                 0x0000000fL
#define CP_HQD_ERROR__EOP_UTCL1_ERROR_MASK              0x00000400L
#define CP_HQD_ERROR__IB_UTCL1_ERROR_MASK               0x00000200L
#define CP_HQD_ERROR__IQ_UTCL1_ERROR_MASK               0x00000800L
#define CP_HQD_ERROR__PQ_UTCL1_ERROR_MASK               0x00000100L
#define CP_HQD_ERROR__QU_UTCL1_ERROR_MASK               0x00040000L
#define CP_HQD_ERROR__RRPT_UTCL1_ERROR_MASK             0x00001000L
#define CP_HQD_ERROR__SEM_UTCL1_ERROR_MASK              0x00004000L
#define CP_HQD_ERROR__SR_UTCL1_ERROR_MASK               0x00020000L
#define CP_HQD_ERROR__SUA_ERROR_MASK                    0x00000010L
#define CP_HQD_ERROR__TC_UTCL1_ERROR_MASK               0x00080000L
#define CP_HQD_ERROR__WPP_UTCL1_ERROR_MASK              0x00002000L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK        0x0003f000L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK        0x000003f0L
#define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK     0x00000002L
#define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK     0x00000001L
#define CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN_MASK      0x00008000L
#define CP_HQD_GFX_CONTROL__MESSAGE_MASK                0x0000000fL
#define CP_HQD_GFX_CONTROL__MISC_MASK                   0x00007ff0L
#define CP_HQD_GFX_STATUS__STATUS_MASK                  0x0000ffffL
#define CP_HQD_HQ_CONTROL0__CONTROL_MASK                0xffffffffL
#define CP_HQD_HQ_CONTROL1__CONTROL_MASK                0xffffffffL
#define CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK            0xffffffffL
#define CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK            0xffffffffL
#define CP_HQD_HQ_STATUS0__DB_UPDATED_MSG_EN_MASK       0x80000000L
#define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK       0x0000000cL
#define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK          0x00000003L
#define CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK            0x00000200L
#define CP_HQD_HQ_STATUS0__QUEUE_IDLE_MASK              0x40000000L
#define CP_HQD_HQ_STATUS0__RSVR_29_10_MASK              0x3ffffc00L
#define CP_HQD_HQ_STATUS0__RSV_6_4_MASK                 0x00000070L
#define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK        0x00000080L
#define CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK              0x00000100L
#define CP_HQD_HQ_STATUS1__STATUS_MASK                  0xffffffffL
#define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK    0x0000ffffL
#define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK          0xfffffffcL
#define CP_HQD_IB_CONTROL__IB_EXE_DISABLE_MASK          0x00800000L
#define CP_HQD_IB_CONTROL__IB_SIZE_MASK                 0x000fffffL
#define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK       0x00300000L
#define CP_HQD_IB_CONTROL__PROCESSING_IB_MASK           0x80000000L
#define CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK            0x000fffffL
#define CP_HQD_IQ_RPTR__OFFSET_MASK                     0x0000003fL
#define CP_HQD_IQ_TIMER__ACTIVE_MASK                    0x80000000L
#define CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK               0x0000c000L
#define CP_HQD_IQ_TIMER__EXE_DISABLE_MASK               0x00800000L
#define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK          0x00000800L
#define CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK            0x003f0000L
#define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK            0x00003000L
#define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK             0x40000000L
#define CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK             0x20000000L
#define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK             0x00400000L
#define CP_HQD_IQ_TIMER__REARM_TIMER_MASK               0x10000000L
#define CP_HQD_IQ_TIMER__RETRY_TYPE_MASK                0x00000700L
#define CP_HQD_IQ_TIMER__WAIT_TIME_MASK                 0x000000ffL
#define CP_HQD_MSG_TYPE__ACTION_MASK                    0x00000007L
#define CP_HQD_MSG_TYPE__SAVE_STATE_MASK                0x00000070L
#define CP_HQD_OFFLOAD__AQL_OFFLOAD_EN_MASK             0x00000008L
#define CP_HQD_OFFLOAD__AQL_OFFLOAD_MASK                0x00000004L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK             0x00000002L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK                0x00000001L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK             0x00000020L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK                0x00000010L
#define CP_HQD_PERSISTENT_STATE__CACHE_FULL_PACKET_EN_MASK 0x08000000L
#define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK       0x80000000L
#define CP_HQD_PERSISTENT_STATE__EOP_SWITCH_QOS_EN_MASK 0x01000000L
#define CP_HQD_PERSISTENT_STATE__IB_SWITCH_QOS_EN_MASK  0x00800000L
#define CP_HQD_PERSISTENT_STATE__IQ_SWITCH_QOS_EN_MASK  0x00400000L
#define CP_HQD_PERSISTENT_STATE__PQ_SWITCH_QOS_EN_MASK  0x02000000L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK       0x00000001L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK      0x0003ff00L
#define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK      0x40000000L
#define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK    0x20000000L
#define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK    0x10000000L
#define CP_HQD_PERSISTENT_STATE__TC_OFFLOAD_QOS_EN_MASK 0x04000000L
#define CP_HQD_PERSISTENT_STATE__WPP_SWITCH_QOS_EN_MASK 0x00200000L
#define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK        0x00000003L
#define CP_HQD_PQ_BASE_HI__ADDR_HI_MASK                 0x000000ffL
#define CP_HQD_PQ_BASE__ADDR_MASK                       0xffffffffL
#define CP_HQD_PQ_CONTROL__EXE_DISABLE_MASK             0x00800000L
#define CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK               0x80000000L
#define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK          0x00300000L
#define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK          0x08000000L
#define CP_HQD_PQ_CONTROL__PQ_EMPTY_MASK                0x00008000L
#define CP_HQD_PQ_CONTROL__PRIV_STATE_MASK              0x40000000L
#define CP_HQD_PQ_CONTROL__QUEUE_FULL_EN_MASK           0x00004000L
#define CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK              0x0000003fL
#define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK__GFX09   0x20000000L
#define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK         0x00003f00L
#define CP_HQD_PQ_CONTROL__RPTR_CARRY_MASK              0x00000080L
#define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK          0x10000000L
#define CP_HQD_PQ_CONTROL__WPP_CLAMP_EN_MASK__GFX09     0x00010000L
#define CP_HQD_PQ_CONTROL__WPTR_CARRY_MASK              0x00000040L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK 0x00000002L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK    0x40000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK   0x80000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK  0x00000001L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK 0x0ffffffcL
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK 0x20000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK 0x10000000L
#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK 0x0000ffffL
#define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK 0xfffffffcL
#define CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK            0xffffffffL
#define CP_HQD_PQ_WPTR_HI__DATA_MASK                    0xffffffffL
#define CP_HQD_PQ_WPTR_LO__OFFSET_MASK                  0xffffffffL
#define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK  0x0000ffffL
#define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK        0xfffffff8L
#define CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK             0x80000000L
#define CP_HQD_QUANTUM__QUANTUM_DURATION_MASK           0x00003f00L
#define CP_HQD_QUANTUM__QUANTUM_EN_MASK                 0x00000001L
#define CP_HQD_QUANTUM__QUANTUM_SCALE_MASK              0x00000010L
#define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK      0x0000000fL
#define CP_HQD_SEMA_CMD__RESULT_MASK                    0x00000006L
#define CP_HQD_SEMA_CMD__RETRY_MASK                     0x00000001L
#define CP_HQD_VMID__IB_VMID_MASK                       0x00000f00L
#define CP_HQD_VMID__VMID_MASK                          0x0000000fL
#define CP_HQD_VMID__VQID_MASK                          0x03ff0000L
#define CP_HQD_WG_STATE_OFFSET__OFFSET_MASK             0x01fffffcL
#define CP_HYP_CE_UCODE_DATA__UCODE_DATA_MASK           0xffffffffL
#define CP_HYP_MEC1_UCODE_DATA__UCODE_DATA_MASK         0xffffffffL
#define CP_HYP_MEC2_UCODE_DATA__UCODE_DATA_MASK         0xffffffffL
#define CP_HYP_ME_UCODE_DATA__UCODE_DATA_MASK           0xffffffffL
#define CP_HYP_PFP_UCODE_DATA__UCODE_DATA_MASK          0xffffffffL
#define CP_IB1_BASE_HI__IB1_BASE_HI_MASK                0x0000ffffL
#define CP_IB1_BASE_LO__IB1_BASE_LO_MASK                0xfffffffcL
#define CP_IB1_BUFSZ__IB1_BUFSZ_MASK                    0x000fffffL
#define CP_IB1_CMD_BUFSZ__IB1_CMD_REQSZ_MASK            0x000fffffL
#define CP_IB1_OFFSET__IB1_OFFSET_MASK                  0x000fffffL
#define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK  0x000fffffL
#define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK      0x000fffffL
#define CP_IB2_BASE_HI__IB2_BASE_HI_MASK                0x0000ffffL
#define CP_IB2_BASE_LO__IB2_BASE_LO_MASK                0xfffffffcL
#define CP_IB2_BUFSZ__IB2_BUFSZ_MASK                    0x000fffffL
#define CP_IB2_CMD_BUFSZ__IB2_CMD_REQSZ_MASK            0x000fffffL
#define CP_IB2_OFFSET__IB2_OFFSET_MASK                  0x000fffffL
#define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK  0x000fffffL
#define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK      0x000fffffL
#define CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK             0x0000ffffL
#define CP_INDEX_BASE_ADDR__ADDR_LO_MASK                0xffffffffL
#define CP_INDEX_TYPE__INDEX_TYPE_MASK                  0x00000003L
#define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK     0x00040000L
#define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK    0x00080000L
#define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK   0x00100000L
#define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK     0x80000000L
#define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK     0x40000000L
#define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK     0x20000000L
#define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK     0x00200000L
#define CP_INT_CNTL_RING0__GPF_INT_ENABLE_MASK          0x00010000L
#define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK   0x00400000L
#define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK     0x00800000L
#define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK   0x04000000L
#define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK     0x00040000L
#define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK    0x00080000L
#define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK   0x00100000L
#define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK     0x80000000L
#define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK     0x40000000L
#define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK     0x20000000L
#define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK     0x00200000L
#define CP_INT_CNTL_RING1__GPF_INT_ENABLE_MASK          0x00010000L
#define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK   0x00400000L
#define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK     0x00800000L
#define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK   0x04000000L
#define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK     0x00040000L
#define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK    0x00080000L
#define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK   0x00100000L
#define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK 0x00000800L
#define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK     0x80000000L
#define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK     0x40000000L
#define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK     0x20000000L
#define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK     0x00200000L
#define CP_INT_CNTL_RING2__GPF_INT_ENABLE_MASK          0x00010000L
#define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK   0x00400000L
#define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK     0x00800000L
#define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK   0x04000000L
#define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK           0x00040000L
#define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK          0x00080000L
#define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK         0x00100000L
#define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK       0x00004000L
#define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK  0x00000800L
#define CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK           0x80000000L
#define CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK           0x40000000L
#define CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK           0x20000000L
#define CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK           0x00200000L
#define CP_INT_CNTL__GPF_INT_ENABLE_MASK                0x00010000L
#define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK       0x01000000L
#define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK         0x00400000L
#define CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK           0x00800000L
#define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK         0x04000000L
#define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK   0x00020000L
#define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK     0x00040000L
#define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK   0x00100000L
#define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK   0x00080000L
#define CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK     0x80000000L
#define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK     0x40000000L
#define CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK     0x20000000L
#define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK     0x00200000L
#define CP_INT_STATUS_RING0__GPF_INT_STAT_MASK          0x00010000L
#define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK   0x00400000L
#define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK     0x00800000L
#define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK   0x04000000L
#define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK     0x00040000L
#define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK    0x00080000L
#define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK   0x00100000L
#define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK     0x80000000L
#define CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK     0x40000000L
#define CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK     0x20000000L
#define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK     0x00200000L
#define CP_INT_STATUS_RING1__GPF_INT_STAT_MASK          0x00010000L
#define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK   0x00400000L
#define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK     0x00800000L
#define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK   0x04000000L
#define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK     0x00040000L
#define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK    0x00080000L
#define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK   0x00100000L
#define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK 0x00000800L
#define CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK     0x80000000L
#define CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK     0x40000000L
#define CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK     0x20000000L
#define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK     0x00200000L
#define CP_INT_STATUS_RING2__GPF_INT_STAT_MASK          0x00010000L
#define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK   0x00400000L
#define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK     0x00800000L
#define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK   0x04000000L
#define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK           0x00040000L
#define CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK          0x00080000L
#define CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK         0x00100000L
#define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK       0x00004000L
#define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK  0x00000800L
#define CP_INT_STATUS__GENERIC0_INT_STAT_MASK           0x80000000L
#define CP_INT_STATUS__GENERIC1_INT_STAT_MASK           0x40000000L
#define CP_INT_STATUS__GENERIC2_INT_STAT_MASK           0x20000000L
#define CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK           0x00200000L
#define CP_INT_STATUS__GPF_INT_STAT_MASK                0x00010000L
#define CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK       0x01000000L
#define CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK         0x00400000L
#define CP_INT_STATUS__PRIV_REG_INT_STAT_MASK           0x00800000L
#define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK         0x04000000L
#define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK   0x00020000L
#define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK   0x00040000L
#define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK  0x00080000L
#define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK 0x00100000L
#define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK 0x00000800L
#define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK   0x80000000L
#define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK   0x40000000L
#define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK   0x20000000L
#define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK   0x00200000L
#define CP_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK        0x00010000L
#define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK 0x00400000L
#define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK   0x00800000L
#define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK           0x0000ff00L
#define CP_IQ_WAIT_TIME1__GWS_MASK                      0xff000000L
#define CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK               0x000000ffL
#define CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK              0x00ff0000L
#define CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK                0xff000000L
#define CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK                0x000000ffL
#define CP_IQ_WAIT_TIME2__SCH_WAVE_MASK                 0x0000ff00L
#define CP_IQ_WAIT_TIME2__SEM_REARM_MASK                0x00ff0000L
#define CP_MAX_CONTEXT__MAX_CONTEXT_MASK                0x00000007L
#define CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME0_PIPE0_VMID__VMID_MASK                    0x0000000fL
#define CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME0_PIPE1_VMID__VMID_MASK                    0x0000000fL
#define CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK   0x000000ffL
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK  0x0000ff00L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK  0x00ff0000L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK   0xff000000L
#define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK 0x00001000L
#define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK 0x00002000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000L
#define CP_ME1_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK    0x00010000L
#define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x00800000L
#define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME1_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME1_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK   0x000000ffL
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK  0x0000ff00L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK  0x00ff0000L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK   0xff000000L
#define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK 0x00001000L
#define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK 0x00002000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK 0x80000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK 0x40000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK 0x20000000L
#define CP_ME2_INT_STAT_DEBUG__GPF_INT_ASSERTED_MASK    0x00010000L
#define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x00800000L
#define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE0_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE0_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE1_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE1_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE2_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE2_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK 0x00001000L
#define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK 0x00002000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK 0x80000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK 0x20000000L
#define CP_ME2_PIPE3_INT_CNTL__GPF_INT_ENABLE_MASK      0x00010000L
#define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK 0x00008000L
#define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK 0x00001000L
#define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK 0x00004000L
#define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK 0x00002000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK 0x80000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK 0x40000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK 0x20000000L
#define CP_ME2_PIPE3_INT_STATUS__GPF_INT_STATUS_MASK    0x00010000L
#define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK 0x01000000L
#define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK 0x00800000L
#define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK 0x08000000L
#define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK 0x00008000L
#define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK 0x04000000L
#define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK 0x00020000L
#define CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK            0x00000003L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK   0x000000ffL
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK  0x0000ff00L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK  0x00ff0000L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK   0xff000000L
#define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK        0x00000002L
#define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK       0x00000100L
#define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK       0x00000010L
#define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK       0x00000001L
#define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK   0x00000020L
#define CP_MEC1_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK    0x00002000L
#define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK        0x00000008L
#define CP_MEC1_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK   0x00008000L
#define CP_MEC1_F32_INT_DIS__GPF_INT_CPC_MASK           0x00001000L
#define CP_MEC1_F32_INT_DIS__GPF_INT_CPF_MASK           0x00000400L
#define CP_MEC1_F32_INT_DIS__GPF_INT_DMA_MASK           0x00000800L
#define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK          0x00000200L
#define CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK          0x00000002L
#define CP_MEC1_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK     0x00004000L
#define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK  0x00000004L
#define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK     0x00000080L
#define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK      0x00000040L
#define CP_MEC1_INSTR_PNTR__INSTR_PNTR_MASK             0x0000ffffL
#define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK        0x00000002L
#define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK       0x00000100L
#define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK       0x00000010L
#define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK       0x00000001L
#define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK   0x00000020L
#define CP_MEC2_F32_INT_DIS__EDC_SR_MEM_FED_INT_MASK    0x00002000L
#define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK        0x00000008L
#define CP_MEC2_F32_INT_DIS__FATAL_EDC_ERROR_INT_MASK   0x00008000L
#define CP_MEC2_F32_INT_DIS__GPF_INT_CPC_MASK           0x00001000L
#define CP_MEC2_F32_INT_DIS__GPF_INT_CPF_MASK           0x00000400L
#define CP_MEC2_F32_INT_DIS__GPF_INT_DMA_MASK           0x00000800L
#define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK          0x00000200L
#define CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK          0x00000002L
#define CP_MEC2_F32_INT_DIS__QUEUE_MESSAGE_INT_MASK     0x00004000L
#define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK  0x00000004L
#define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK     0x00000080L
#define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK      0x00000040L
#define CP_MEC2_INSTR_PNTR__INSTR_PNTR_MASK             0x0000ffffL
#define CP_MEC_CNTL__MEC_ME1_HALT_MASK                  0x40000000L
#define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK           0x00010000L
#define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK           0x00020000L
#define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK           0x00040000L
#define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK           0x00080000L
#define CP_MEC_CNTL__MEC_ME1_STEP_MASK                  0x80000000L
#define CP_MEC_CNTL__MEC_ME2_HALT_MASK                  0x10000000L
#define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK           0x00100000L
#define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK           0x00200000L
#define CP_MEC_CNTL__MEC_ME2_STEP_MASK                  0x20000000L
#define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK 0x0ffffffcL
#define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK 0x0ffffffcL
#define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK        0xffffffffL
#define CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK          0xffffffffL
#define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK        0xffffffffL
#define CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK          0xffffffffL
#define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK    0x00000080L
#define CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK              0x00000002L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK              0x00000001L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK       0x00ff0000L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK        0x0000ff00L
#define CP_MEM_SLP_CNTL__RESERVED1_MASK                 0xff000000L
#define CP_MEM_SLP_CNTL__RESERVED_MASK                  0x0000007cL
#define CP_MEQ_AVAIL__MEQ_CNT_MASK                      0x000003ffL
#define CP_MEQ_STAT__MEQ_RPTR_MASK                      0x000003ffL
#define CP_MEQ_STAT__MEQ_WPTR_MASK                      0x03ff0000L
#define CP_MEQ_STQ_THRESHOLD__STQ_START_MASK            0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ1_START_MASK              0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ2_START_MASK              0x0000ff00L
#define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK     0xffffffffL
#define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK     0xffffffffL
#define CP_ME_CNTL__CE_HALT_MASK                        0x01000000L
#define CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK           0x00000010L
#define CP_ME_CNTL__CE_PIPE0_RESET_MASK                 0x00010000L
#define CP_ME_CNTL__CE_PIPE1_RESET_MASK                 0x00020000L
#define CP_ME_CNTL__CE_STEP_MASK                        0x02000000L
#define CP_ME_CNTL__ME_HALT_MASK                        0x10000000L
#define CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK           0x00000100L
#define CP_ME_CNTL__ME_PIPE0_RESET_MASK                 0x00100000L
#define CP_ME_CNTL__ME_PIPE1_RESET_MASK                 0x00200000L
#define CP_ME_CNTL__ME_STEP_MASK                        0x20000000L
#define CP_ME_CNTL__PFP_HALT_MASK                       0x04000000L
#define CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK          0x00000040L
#define CP_ME_CNTL__PFP_PIPE0_RESET_MASK                0x00040000L
#define CP_ME_CNTL__PFP_PIPE1_RESET_MASK                0x00080000L
#define CP_ME_CNTL__PFP_STEP_MASK                       0x08000000L
#define CP_ME_COHER_BASE_HI__COHER_BASE_HI_256B_MASK    0x000000ffL
#define CP_ME_COHER_BASE__COHER_BASE_256B_MASK          0xffffffffL
#define CP_ME_COHER_CNTL__CB0_DEST_BASE_ENA_MASK        0x00000040L
#define CP_ME_COHER_CNTL__CB1_DEST_BASE_ENA_MASK        0x00000080L
#define CP_ME_COHER_CNTL__CB2_DEST_BASE_ENA_MASK        0x00000100L
#define CP_ME_COHER_CNTL__CB3_DEST_BASE_ENA_MASK        0x00000200L
#define CP_ME_COHER_CNTL__CB4_DEST_BASE_ENA_MASK        0x00000400L
#define CP_ME_COHER_CNTL__CB5_DEST_BASE_ENA_MASK        0x00000800L
#define CP_ME_COHER_CNTL__CB6_DEST_BASE_ENA_MASK        0x00001000L
#define CP_ME_COHER_CNTL__CB7_DEST_BASE_ENA_MASK        0x00002000L
#define CP_ME_COHER_CNTL__DB_DEST_BASE_ENA_MASK         0x00004000L
#define CP_ME_COHER_CNTL__DEST_BASE_0_ENA_MASK          0x00000001L
#define CP_ME_COHER_CNTL__DEST_BASE_1_ENA_MASK          0x00000002L
#define CP_ME_COHER_CNTL__DEST_BASE_2_ENA_MASK          0x00080000L
#define CP_ME_COHER_CNTL__DEST_BASE_3_ENA_MASK          0x00200000L
#define CP_ME_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK    0x000000ffL
#define CP_ME_COHER_SIZE__COHER_SIZE_256B_MASK          0xffffffffL
#define CP_ME_COHER_STATUS__MATCHING_GFX_CNTX_MASK      0x000000ffL
#define CP_ME_COHER_STATUS__STATUS_MASK                 0x80000000L
#define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL
#define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL
#define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL
#define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL
#define CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK          0xffffffffL
#define CP_ME_INSTR_PNTR__INSTR_PNTR_MASK               0x0000ffffL
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK          0x0000ffffL
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK          0xfffffffcL
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK          0x0000ffffL
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK          0xfffffffcL
#define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK          0xffffffffL
#define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK          0xffffffffL
#define CP_ME_PREEMPTION__OBSOLETE_MASK                 0x00000001L
#define CP_ME_RAM_DATA__ME_RAM_DATA_MASK                0xffffffffL
#define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK          0x0000ffffL
#define CP_MQD_BASE_ADDR__BASE_ADDR_MASK                0xfffffffcL
#define CP_MQD_CONTROL__EXE_DISABLE_MASK                0x00800000L
#define CP_MQD_CONTROL__PRIV_STATE_MASK                 0x00000100L
#define CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK          0x00002000L
#define CP_MQD_CONTROL__PROCESSING_MQD_MASK             0x00001000L
#define CP_MQD_CONTROL__VMID_MASK                       0x0000000fL
#define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK 0xffffffffL
#define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK     0xffffffffL
#define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK     0xffffffffL
#define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK       0xffffffffL
#define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK       0xffffffffL
#define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK       0x00000300L
#define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK     0x00000400L
#define CP_PERFMON_CNTL__PERFMON_STATE_MASK             0x0000000fL
#define CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK         0x000000f0L
#define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK       0x80000000L
#define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK    0xffffffffL
#define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK    0xffffffffL
#define CP_PFP_COMPLETION_STATUS__STATUS_MASK           0x00000003L
#define CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK         0x00000002L
#define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL
#define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL
#define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL
#define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL
#define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK        0xffffffffL
#define CP_PFP_IB_CONTROL__IB_EN_MASK                   0x000000ffL
#define CP_PFP_INSTR_PNTR__INSTR_PNTR_MASK              0x0000ffffL
#define CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK           0x00000002L
#define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK         0x00000001L
#define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK          0x01000000L
#define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK         0x00010000L
#define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK      0x0000ffffL
#define CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK         0xffffffffL
#define CP_PFP_UCODE_DATA__UCODE_DATA_MASK              0xffffffffL
#define CP_PIPEID__PIPE_ID_MASK                         0x00000003L
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK  0x0000ffffL
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK  0xfffffffcL
#define CP_PQ_STATUS__DOORBELL_ENABLE_MASK              0x00000002L
#define CP_PQ_STATUS__DOORBELL_UPDATED_MASK             0x00000001L
#define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK          0xffffffffL
#define CP_PQ_WPTR_POLL_CNTL__DISABLE_PEND_REQ_ONE_SHOT_MASK 0x20000000L
#define CP_PQ_WPTR_POLL_CNTL__EN_MASK                   0x80000000L
#define CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK               0x000000ffL
#define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK          0x40000000L
#define CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK           0x00000001L
#define CP_PRT_LOD_STATS_CNTL0__BU_SIZE_MASK            0xffffffffL
#define CP_PRT_LOD_STATS_CNTL1__BASE_LO_MASK            0xffffffffL
#define CP_PRT_LOD_STATS_CNTL2__BASE_HI_MASK            0x000003ffL
#define CP_PRT_LOD_STATS_CNTL3__INTERVAL_MASK           0x000003fcL
#define CP_PRT_LOD_STATS_CNTL3__MC_VMID_MASK            0x07800000L
#define CP_PRT_LOD_STATS_CNTL3__REPORT_AND_RESET_MASK   0x00080000L
#define CP_PRT_LOD_STATS_CNTL3__RESET_CNT_MASK          0x0003fc00L
#define CP_PRT_LOD_STATS_CNTL3__RESET_FORCE_MASK        0x00040000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK        0x00000100L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK        0x00000200L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK        0x00000400L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK        0x00000800L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK        0x00010000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK        0x00020000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK        0x00040000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK        0x00080000L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK        0x00000001L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK        0x00000002L
#define CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK         0x0000003fL
#define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK         0x00003f00L
#define CP_RB0_ACTIVE__ACTIVE_MASK                      0x00000001L
#define CP_RB0_BASE_HI__RB_BASE_HI_MASK                 0x000000ffL
#define CP_RB0_BASE__RB_BASE_MASK                       0xffffffffL
#define CP_RB0_BUFSZ_MASK__DATA_MASK                    0x000fffffL
#define CP_RB0_CNTL__MIN_AVAILSZ_MASK                   0x00300000L
#define CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK                0x00c00000L
#define CP_RB0_CNTL__RB_BLKSZ_MASK                      0x00003f00L
#define CP_RB0_CNTL__RB_BUFSZ_MASK                      0x0000003fL
#define CP_RB0_CNTL__RB_NO_UPDATE_MASK                  0x08000000L
#define CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK                0x80000000L
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK       0x0000ffffL
#define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK             0xfffffffcL
#define CP_RB0_RPTR__RB_RPTR_MASK                       0x000fffffL
#define CP_RB0_WPTR_HI__RB_WPTR_MASK                    0xffffffffL
#define CP_RB0_WPTR__RB_WPTR_MASK                       0xffffffffL
#define CP_RB1_BASE_HI__RB_BASE_HI_MASK                 0x000000ffL
#define CP_RB1_BASE__RB_BASE_MASK                       0xffffffffL
#define CP_RB1_CNTL__MIN_AVAILSZ_MASK                   0x00300000L
#define CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK                0x00c00000L
#define CP_RB1_CNTL__RB_BLKSZ_MASK                      0x00003f00L
#define CP_RB1_CNTL__RB_BUFSZ_MASK                      0x0000003fL
#define CP_RB1_CNTL__RB_NO_UPDATE_MASK                  0x08000000L
#define CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK                0x80000000L
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK       0x0000ffffL
#define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK             0xfffffffcL
#define CP_RB1_RPTR__RB_RPTR_MASK                       0x000fffffL
#define CP_RB1_WPTR_HI__RB_WPTR_MASK                    0xffffffffL
#define CP_RB1_WPTR__RB_WPTR_MASK                       0xffffffffL
#define CP_RB2_BASE__RB_BASE_MASK                       0xffffffffL
#define CP_RB2_CNTL__MIN_AVAILSZ_MASK                   0x00300000L
#define CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK                0x00c00000L
#define CP_RB2_CNTL__RB_BLKSZ_MASK                      0x00003f00L
#define CP_RB2_CNTL__RB_BUFSZ_MASK                      0x0000003fL
#define CP_RB2_CNTL__RB_NO_UPDATE_MASK                  0x08000000L
#define CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK                0x80000000L
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK       0x0000ffffL
#define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK             0xfffffffcL
#define CP_RB2_RPTR__RB_RPTR_MASK                       0x000fffffL
#define CP_RB2_WPTR__RB_WPTR_MASK                       0x000fffffL
#define CP_RB_ACTIVE__ACTIVE_MASK                       0x00000001L
#define CP_RB_BASE__RB_BASE_MASK                        0xffffffffL
#define CP_RB_BUFSZ_MASK__DATA_MASK                     0x000fffffL
#define CP_RB_CNTL__MIN_AVAILSZ_MASK                    0x00300000L
#define CP_RB_CNTL__MIN_IB_AVAILSZ_MASK                 0x00c00000L
#define CP_RB_CNTL__RB_BLKSZ_MASK                       0x00003f00L
#define CP_RB_CNTL__RB_BUFSZ_MASK                       0x0000003fL
#define CP_RB_CNTL__RB_NO_UPDATE_MASK                   0x08000000L
#define CP_RB_CNTL__RB_RPTR_WR_ENA_MASK                 0x80000000L
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUEUE_MASK         0x00000007L
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_EN_CLEAR_MASK 0x00000100L
#define CP_RB_DOORBELL_CLEAR__MAPPED_QUE_DOORBELL_HIT_CLEAR_MASK 0x00000200L
#define CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_EN_CLEAR_MASK 0x00000400L
#define CP_RB_DOORBELL_CLEAR__MASTER_DOORBELL_HIT_CLEAR_MASK 0x00000800L
#define CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_EN_CLEAR_MASK 0x00001000L
#define CP_RB_DOORBELL_CLEAR__QUEUES_DOORBELL_HIT_CLEAR_MASK 0x00002000L
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_0__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_1__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_2__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_3__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_4__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_5__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_6__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_EN_MASK__GFX09 0x40000000L
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_HIT_MASK__GFX09 0x80000000L
#define CP_RB_DOORBELL_CONTROL_SCH_7__DOORBELL_OFFSET_MASK__GFX09 0x0ffffffcL
#define CP_RB_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK  0x00000002L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK        0x40000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK       0x80000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK    0x0ffffffcL
#define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK 0x0ffffffcL
#define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK 0x0ffffffcL
#define CP_RB_OFFSET__RB_OFFSET_MASK                    0x000fffffL
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK        0x0000ffffL
#define CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK              0xfffffffcL
#define CP_RB_RPTR_WR__RB_RPTR_WR_MASK                  0x000fffffL
#define CP_RB_RPTR__RB_RPTR_MASK                        0x000fffffL
#define CP_RB_STATUS__DOORBELL_ENABLE_MASK              0x00000002L
#define CP_RB_STATUS__DOORBELL_UPDATED_MASK             0x00000001L
#define CP_RB_VMID__RB0_VMID_MASK                       0x0000000fL
#define CP_RB_VMID__RB1_VMID_MASK                       0x00000f00L
#define CP_RB_VMID__RB2_VMID_MASK                       0x000f0000L
#define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK          0xf0000000L
#define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK          0x0fffffffL
#define CP_RB_WPTR_HI__RB_WPTR_MASK                     0xffffffffL
#define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK 0x0000ffffL
#define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK 0xfffffffcL
#define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK      0xffff0000L
#define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK       0x0000ffffL
#define CP_RB_WPTR__RB_WPTR_MASK                        0xffffffffL
#define CP_RING0_PRIORITY__PRIORITY_MASK                0x00000003L
#define CP_RING1_PRIORITY__PRIORITY_MASK                0x00000003L
#define CP_RING2_PRIORITY__PRIORITY_MASK                0x00000003L
#define CP_RINGID__RINGID_MASK                          0x00000003L
#define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK       0x000000ffL
#define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK      0x0000ff00L
#define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK      0x00ff0000L
#define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK       0xff000000L
#define CP_ROQ1_THRESHOLDS__RB2_START_MASK__GFX09       0x0000ff00L
#define CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK__GFX09    0x000000ffL
#define CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK__GFX09    0xff000000L
#define CP_ROQ_THRESHOLDS__IB1_START_MASK               0x000000ffL
#define CP_ROQ_THRESHOLDS__IB2_START_MASK               0x0000ff00L
#define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK     0x00000080L
#define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK     0x00000040L
#define CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK          0x00000004L
#define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK        0x00000020L
#define CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK           0x00000008L
#define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK         0x00000002L
#define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK       0x00000010L
#define CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK            0x00000001L
#define CP_SCRATCH_DATA__SCRATCH_DATA_MASK              0xffffffffL
#define CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK            0x000000ffL
#define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK 0xffffffffL
#define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK 0xffffffffL
#define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK          0xffffffffL
#define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK          0xffffffffL
#define CP_SD_CNTL__CPC_EN_MASK                         0x00000004L
#define CP_SD_CNTL__CPF_EN_MASK                         0x00000001L
#define CP_SD_CNTL__CPG_EN_MASK                         0x00000002L
#define CP_SD_CNTL__EA_EN_MASK                          0x00000200L
#define CP_SD_CNTL__IA_EN_MASK__GFX09                   0x00000040L
#define CP_SD_CNTL__PA_EN_MASK__GFX09                   0x00000080L
#define CP_SD_CNTL__RLC_EN_MASK                         0x00000008L
#define CP_SD_CNTL__RMI_EN_MASK                         0x00000100L
#define CP_SD_CNTL__SPI_EN_MASK                         0x00000010L
#define CP_SD_CNTL__WD_EN_MASK__GFX09                   0x00000020L
#define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK          0xffffffffL
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK            0x0000ffffL
#define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK        0x03000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK             0xe0000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK        0x00100000L
#define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK        0x00010000L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK            0xfffffff8L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK          0x00000003L
#define CP_SOFT_RESET_CNTL__CMP_HQD_QUEUE_DOORBELL_RESET_MASK 0x00000010L
#define CP_SOFT_RESET_CNTL__CMP_HQD_REG_RESET_MASK      0x00000004L
#define CP_SOFT_RESET_CNTL__CMP_INTR_REG_RESET_MASK     0x00000008L
#define CP_SOFT_RESET_CNTL__CMP_ONLY_SOFT_RESET_MASK    0x00000001L
#define CP_SOFT_RESET_CNTL__GFX_INTR_REG_RESET_MASK     0x00000040L
#define CP_SOFT_RESET_CNTL__GFX_ONLY_SOFT_RESET_MASK    0x00000002L
#define CP_SOFT_RESET_CNTL__GFX_RB_DOORBELL_RESET_MASK  0x00000020L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK 0x00000400L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00002000L
#define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK 0x00001000L
#define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK 0x00008000L
#define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK 0x00004000L
#define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK 0x00000010L
#define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK 0x20000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK 0x10000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK 0x08000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK  0x04000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK 0x00800000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK 0x01000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK  0x10000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK 0x04000000L
#define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK 0x20000000L
#define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK 0x08000000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK 0x00200000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK 0x00400000L
#define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK 0x00000800L
#define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00010000L
#define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK   0x00001000L
#define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK 0x00002000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK 0x00004000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK 0x00040000L
#define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK 0x00008000L
#define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK  0x00000400L
#define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK    0x00000200L
#define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK    0x00000020L
#define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00100000L
#define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK 0x00080000L
#define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK 0x00000010L
#define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK 0x00000100L
#define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK 0x01000000L
#define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00020000L
#define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK 0x00800000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK 0x80000000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK 0x40000000L
#define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00020000L
#define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK 0x00010000L
#define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK 0x00000040L
#define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK   0x00000010L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK   0x00000008L
#define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK  0x00000020L
#define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK 0x00000080L
#define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK 0x00000400L
#define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK 0x00000004L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK 0x00001000L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK 0x00002000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK     0x00004000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK     0x00008000L
#define CP_STALLED_STAT3__UTCL1_WAITING_ON_TRANS_MASK   0x00100000L
#define CP_STALLED_STAT3__UTCL2IU_WAITING_ON_FREE_MASK  0x00040000L
#define CP_STALLED_STAT3__UTCL2IU_WAITING_ON_TAGS_MASK  0x00080000L
#define CP_STAT__CE_BUSY_MASK                           0x04000000L
#define CP_STAT__CP_BUSY_MASK                           0x80000000L
#define CP_STAT__DC_BUSY_MASK                           0x00002000L
#define CP_STAT__DMA_BUSY_MASK                          0x00400000L
#define CP_STAT__INTERRUPT_BUSY_MASK                    0x00100000L
#define CP_STAT__MEQ_BUSY_MASK                          0x00010000L
#define CP_STAT__ME_BUSY_MASK                           0x00020000L
#define CP_STAT__PFP_BUSY_MASK                          0x00008000L
#define CP_STAT__QUERY_BUSY_MASK                        0x00040000L
#define CP_STAT__RCIU_BUSY_MASK                         0x00800000L
#define CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK             0x20000000L
#define CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK             0x40000000L
#define CP_STAT__ROQ_CE_RING_BUSY_MASK                  0x10000000L
#define CP_STAT__ROQ_INDIRECT1_BUSY_MASK                0x00000400L
#define CP_STAT__ROQ_INDIRECT2_BUSY_MASK                0x00000800L
#define CP_STAT__ROQ_RING_BUSY_MASK                     0x00000200L
#define CP_STAT__ROQ_STATE_BUSY_MASK                    0x00001000L
#define CP_STAT__SCRATCH_RAM_BUSY_MASK                  0x01000000L
#define CP_STAT__SEMAPHORE_BUSY_MASK                    0x00080000L
#define CP_STAT__SURFACE_SYNC_BUSY_MASK                 0x00200000L
#define CP_STAT__TCIU_BUSY_MASK                         0x08000000L
#define CP_STAT__UTCL2IU_BUSY_MASK                      0x00004000L
#define CP_STQ_AVAIL__STQ_CNT_MASK                      0x000001ffL
#define CP_STQ_STAT__STQ_RPTR_MASK                      0x000003ffL
#define CP_STQ_THRESHOLDS__STQ0_START_MASK              0x000000ffL
#define CP_STQ_THRESHOLDS__STQ1_START_MASK              0x0000ff00L
#define CP_STQ_THRESHOLDS__STQ2_START_MASK              0x00ff0000L
#define CP_STQ_WR_STAT__STQ_WPTR_MASK                   0x000003ffL
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK  0x0000ffffL
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK  0xfffffffcL
#define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK        0x00000001L
#define CP_ST_BASE_HI__ST_BASE_HI_MASK                  0x0000ffffL
#define CP_ST_BASE_LO__ST_BASE_LO_MASK                  0xfffffffcL
#define CP_ST_BUFSZ__ST_BUFSZ_MASK                      0x000fffffL
#define CP_ST_CMD_BUFSZ__ST_CMD_REQSZ_MASK              0x000fffffL
#define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK    0xffffffffL
#define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK    0xffffffffL
#define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK    0xffffffffL
#define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK    0xffffffffL
#define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK    0xffffffffL
#define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK    0xffffffffL
#define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VIRT_STATUS__VIRT_STATUS_MASK                0xffffffffL
#define CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK           0x0000ffffL
#define CP_VMID_PREEMPT__VIRT_COMMAND_MASK              0x000f0000L
#define CP_VMID_RESET__RESET_REQUEST_MASK               0x0000ffffL
#define CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK          0xffff0000L
#define CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK          0x0000ffffL
#define CP_VMID__VMID_MASK                              0x0000000fL
#define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK 0xffffffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK           0x0000ffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK       0x03000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK            0xe0000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK       0x00100000L
#define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK       0x00010000L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK           0xfffffff8L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK         0x00000003L
#define CS_COPY_STATE__SRC_STATE_ID_MASK                0x00000007L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK     0x00000001L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK    0x00000300L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK    0x00000c00L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK    0x00003000L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK    0x0000c000L
#define DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK             0x00010000L
#define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK         0x00000ff0L
#define DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK               0x0000000fL
#define DB_CGTT_CLK_CTRL_0__RESERVED_MASK               0x0000f000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK         0x80000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK         0x40000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK         0x20000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK         0x10000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK         0x08000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK         0x04000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK         0x02000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK         0x01000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE0_MASK   0x00800000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE1_MASK   0x00400000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE2_MASK   0x00200000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE3_MASK   0x00100000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE4_MASK   0x00080000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE5_MASK   0x00040000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE6_MASK   0x00020000L
#define DB_CGTT_CLK_CTRL_0__SOFT_STALL_OVERRIDE7_MASK   0x00010000L
#define DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK            0x00f00000L
#define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK     0x00000002L
#define DB_COUNT_CONTROL__SAMPLE_RATE_MASK              0x00000070L
#define DB_COUNT_CONTROL__SFAIL_ENABLE_MASK             0x000f0000L
#define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK        0x0f000000L
#define DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK         0xf0000000L
#define DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK             0x0000f000L
#define DB_COUNT_CONTROL__ZPASS_ENABLE_MASK             0x00000f00L
#define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK  0x00000001L
#define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK       0x00001c00L
#define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK        0x7f000000L
#define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK        0x000003e0L
#define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK        0x0000001fL
#define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK        0x00000001L
#define DB_DEBUG2__CLK_OFF_DELAY_MASK                   0x00003e00L
#define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK     0x00040000L
#define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK     0x00020000L
#define DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_MASK        0x00000020L
#define DB_DEBUG2__DISABLE_PREZL_FIFO_STALL_REZ_MASK    0x00000040L
#define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK    0x20000000L
#define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK    0x00080000L
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK 0x40000000L
#define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK        0x00000004L
#define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK      0x00000002L
#define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK 0x00004000L
#define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK 0x80000000L
#define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK    0x00000010L
#define DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK             0x00000008L
#define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK         0x10000000L
#define DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK__GFX09  0x00008000L
#define DB_DEBUG2__ENABLE_VIEWPORT_STALL_ON_ALL_MASK    0x00000080L
#define DB_DEBUG2__OPTIMIZE_HIZ_MATCHES_FB_DISABLE_MASK 0x00000100L
#define DB_DEBUG2__RESERVED_MASK__GFX09                 0x00010000L
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK__GFX09  0x00010000L
#define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK__GFX09 0x40000000L
#define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK__GFX09 0x80000000L
#define DB_DEBUG3__DISABLE_CLEAR_ZRANGE_CORRECTION_MASK 0x00000001L
#define DB_DEBUG3__DISABLE_DI_DT_STALL_MASK             0x02000000L
#define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK       0x01000000L
#define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK      0x00000010L
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK     0x00100000L
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK            0x00002000L
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK   0x00008000L
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK     0x00004000L
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK    0x00040000L
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK    0x00001000L
#define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK   0x08000000L
#define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK 0x00800000L
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK 0x00000400L
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK 0x00000200L
#define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK          0x00000080L
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK 0x00080000L
#define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK 0x00000008L
#define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK  0x00000100L
#define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK__GFX09 0x20000000L
#define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK     0x10000000L
#define DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK         0x04000000L
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK    0x00000800L
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK 0x00200000L
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK    0x00400000L
#define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK         0x00000020L
#define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK          0x00000040L
#define DB_DEBUG3__FORCE_DB_IS_GOOD_MASK                0x00000004L
#define DB_DEBUG3__ROUND_ZRANGE_CORRECTION_MASK__GFX09  0x00000002L
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK     0x00020000L
#define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK__GFX09          0xfff80000L
#define DB_DEBUG4__DFSM_CONVERT_PASSTHROUGH_TO_BYPASS_MASK 0x00000100L
#define DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF_MASK__GFX09 0x00000010L
#define DB_DEBUG4__DISABLE_DTT_FAST_HTILENACK_LOOKUP_MASK 0x00002000L
#define DB_DEBUG4__DISABLE_HIZ_Q1_TS_COLLISION_DETECT_MASK__GFX09 0x00020000L
#define DB_DEBUG4__DISABLE_HIZ_Q2_TS_COLLISION_DETECT_MASK__GFX09 0x00040000L
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK 0x00000008L
#define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK 0x00000002L
#define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK     0x00000001L
#define DB_DEBUG4__DISABLE_RESCHECK_MEMCOHER_OPTIMIZATION_MASK 0x00004000L
#define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK 0x00000004L
#define DB_DEBUG4__DISABLE_TS_WRITE_L0_MASK__GFX09      0x00008000L
#define DB_DEBUG4__DISABLE_UNMAPPED_H_INDICATOR_MASK    0x00000800L
#define DB_DEBUG4__DISABLE_UNMAPPED_S_INDICATOR_MASK    0x00000400L
#define DB_DEBUG4__DISABLE_UNMAPPED_Z_INDICATOR_MASK    0x00000200L
#define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK     0x00000002L
#define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK       0x00008000L
#define DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK             0x00004000L
#define DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK           0x00000040L
#define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK         0x00180000L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK          0x00000c00L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK          0x00003000L
#define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK           0x00000300L
#define DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK         0x00000080L
#define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK          0x00010000L
#define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK   0x00000001L
#define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK       0x0f000000L
#define DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK           0x00040000L
#define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK       0x40000000L
#define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK       0x80000000L
#define DB_DEBUG__DISABLE_SUMM_SQUADS_MASK              0x00020000L
#define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK 0x00800000L
#define DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK          0x00000008L
#define DB_DEBUG__FETCH_FULL_Z_TILE_MASK                0x00000004L
#define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK       0x20000000L
#define DB_DEBUG__FORCE_Z_MODE_MASK                     0x00000030L
#define DB_DEBUG__NEVER_FREE_Z_ONLY_MASK                0x00200000L
#define DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK               0x10000000L
#define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK 0x00400000L
#define DB_DEPTH_BOUNDS_MAX__MAX_MASK                   0xffffffffL
#define DB_DEPTH_BOUNDS_MIN__MIN_MASK                   0xffffffffL
#define DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK                0xffffffffL
#define DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK          0x00000080L
#define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK      0x00000008L
#define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK 0x80000000L
#define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK 0x40000000L
#define DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK           0x00700000L
#define DB_DEPTH_CONTROL__STENCILFUNC_MASK              0x00000700L
#define DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK           0x00000001L
#define DB_DEPTH_CONTROL__ZFUNC_MASK                    0x00000070L
#define DB_DEPTH_CONTROL__Z_ENABLE_MASK                 0x00000002L
#define DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK           0x00000004L
#define DB_DEPTH_SIZE__X_MAX_MASK__GFX09                0x00003fffL
#define DB_DEPTH_SIZE__Y_MAX_MASK__GFX09                0x3fff0000L
#define DB_DEPTH_VIEW__MIPID_MASK                       0x3c000000L
#define DB_DEPTH_VIEW__SLICE_MAX_MASK                   0x00ffe000L
#define DB_DEPTH_VIEW__SLICE_START_MASK                 0x000007ffL
#define DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK           0x02000000L
#define DB_DEPTH_VIEW__Z_READ_ONLY_MASK                 0x01000000L
#define DB_DFSM_CONFIG__BYPASS_DFSM_MASK                0x00000001L
#define DB_DFSM_CONFIG__DISABLE_POPS_MASK               0x00000004L
#define DB_DFSM_CONFIG__DISABLE_PUNCHOUT_MASK           0x00000002L
#define DB_DFSM_CONFIG__FORCE_FLUSH_MASK                0x00000008L
#define DB_DFSM_CONFIG__MIDDLE_PIPE_MAX_DEPTH_MASK__GFX09 0x00007f00L
#define DB_DFSM_CONTROL__DISALLOW_OVERFLOW_MASK         0x00000008L
#define DB_DFSM_CONTROL__POPS_DRAIN_PS_ON_OVERLAP_MASK  0x00000004L
#define DB_DFSM_CONTROL__PUNCHOUT_MODE_MASK             0x00000003L
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_A_MASK           0x000000ffL
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_B_MASK           0x0000ff00L
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_C_MASK           0x00ff0000L
#define DB_DFSM_FLUSH_AUX_EVENT__EVENT_D_MASK           0xff000000L
#define DB_DFSM_FLUSH_ENABLE__AUX_EVENTS_MASK           0xf0000000L
#define DB_DFSM_FLUSH_ENABLE__AUX_FORCE_PASSTHRU_MASK   0x0f000000L
#define DB_DFSM_PRIMS_IN_FLIGHT__HARD_LIMIT_MASK__GFX09 0xffff0000L
#define DB_DFSM_PRIMS_IN_FLIGHT__HIGH_WATERMARK_MASK    0x0000ffffL
#define DB_DFSM_TILES_IN_FLIGHT__HARD_LIMIT_MASK__GFX09 0xffff0000L
#define DB_DFSM_TILES_IN_FLIGHT__HIGH_WATERMARK_MASK    0x0000ffffL
#define DB_DFSM_WATCHDOG__TIMER_TARGET_MASK             0xffffffffL
#define DB_DFSM_WATERMARK__DFSM_HIGH_WATERMARK_MASK__GFX09 0x0000ffffL
#define DB_DFSM_WATERMARK__POPS_HIGH_WATERMARK_MASK__GFX09 0xffff0000L
#define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK        0x00200000L
#define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK         0x00007000L
#define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK    0x08000000L
#define DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK        0x00010000L
#define DB_EQAA__INCOHERENT_EQAA_READS_MASK             0x00020000L
#define DB_EQAA__INTERPOLATE_COMP_Z_MASK                0x00040000L
#define DB_EQAA__INTERPOLATE_SRC_Z_MASK                 0x00080000L
#define DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK           0x00000700L
#define DB_EQAA__MAX_ANCHOR_SAMPLES_MASK                0x00000007L
#define DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK          0x07000000L
#define DB_EQAA__PS_ITER_SAMPLES_MASK                   0x00000070L
#define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK        0x00100000L
#define DB_EXCEPTION_CONTROL__EARLY_Z_PANIC_DISABLE_MASK 0x00000001L
#define DB_EXCEPTION_CONTROL__LATE_Z_PANIC_DISABLE_MASK 0x00000002L
#define DB_EXCEPTION_CONTROL__RE_Z_PANIC_DISABLE_MASK   0x00000004L
#define DB_FIFO_DEPTH1__DB_RMI_RDREQ_CREDITS_MASK__GFX09 0x0000001fL
#define DB_FIFO_DEPTH1__DB_RMI_WRREQ_CREDITS_MASK__GFX09 0x000003e0L
#define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK__GFX09 0x1fe00000L
#define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK           0x000000ffL
#define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK        0xfe000000L
#define DB_FREE_CACHELINES__QUAD_READ_REQS_MASK__GFX09  0xff000000L
#define DB_HTILE_DATA_BASE_HI__BASE_HI_MASK             0x000000ffL
#define DB_HTILE_DATA_BASE__BASE_256B_MASK              0xffffffffL
#define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK  0x00010000L
#define DB_HTILE_SURFACE__FULL_CACHE_MASK               0x00000002L
#define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK   0x00000004L
#define DB_HTILE_SURFACE__PIPE_ALIGNED_MASK             0x00040000L
#define DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK          0x0000fc00L
#define DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK           0x000003f0L
#define DB_HTILE_SURFACE__PRELOAD_MASK                  0x00000008L
#define DB_HTILE_SURFACE__RB_ALIGNED_MASK__GFX09        0x00080000L
#define DB_MEM_ARB_WATERMARKS__CLIENT0_WATERMARK_MASK   0x00000007L
#define DB_MEM_ARB_WATERMARKS__CLIENT1_WATERMARK_MASK   0x00000700L
#define DB_MEM_ARB_WATERMARKS__CLIENT2_WATERMARK_MASK   0x00070000L
#define DB_MEM_ARB_WATERMARKS__CLIENT3_WATERMARK_MASK   0x07000000L
#define DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK           0x7fffffffL
#define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK         0xffffffffL
#define DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK           0x7fffffffL
#define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK         0xffffffffL
#define DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK           0x7fffffffL
#define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK         0xffffffffL
#define DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK           0x7fffffffL
#define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK         0xffffffffL
#define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK        0xf0000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK        0x0f000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK         0x000003ffL
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK         0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK          0x00f00000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK         0x0f000000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK          0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000003ffL
#define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK        0xf0000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK        0x0f000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK         0x000003ffL
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK         0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK          0x00f00000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK         0x0f000000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK          0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000003ffL
#define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK          0x00f00000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK         0x0f000000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK          0xf0000000L
#define DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK          0x000ffc00L
#define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK           0x000003ffL
#define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK          0x00f00000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK         0x0f000000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK          0xf0000000L
#define DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK          0x000ffc00L
#define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK           0x000003ffL
#define DB_PRELOAD_CONTROL__MAX_X_MASK                  0x00ff0000L
#define DB_PRELOAD_CONTROL__MAX_Y_MASK                  0xff000000L
#define DB_PRELOAD_CONTROL__START_X_MASK                0x000000ffL
#define DB_PRELOAD_CONTROL__START_Y_MASK                0x0000ff00L
#define DB_RENDER_CONTROL__COPY_CENTROID_MASK           0x00000080L
#define DB_RENDER_CONTROL__COPY_SAMPLE_MASK             0x00000f00L
#define DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK       0x00001000L
#define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK      0x00000001L
#define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK  0x00000040L
#define DB_RENDER_CONTROL__DEPTH_COPY_MASK              0x00000004L
#define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK      0x00000010L
#define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK    0x00000002L
#define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK 0x00000020L
#define DB_RENDER_CONTROL__STENCIL_COPY_MASK            0x00000008L
#define DB_RENDER_OVERRIDE2__ALLOW_PARTIAL_RES_HIER_KILL_MASK 0x02000000L
#define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK 0x00000100L
#define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK 0x00000400L
#define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK 0x00000080L
#define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK     0x00800000L
#define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK     0x00000200L
#define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK 0x00000040L
#define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK 0x00000020L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK          0x001c0000L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK          0x00038000L
#define DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK             0x00007000L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK 0x00000003L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK 0x0000001cL
#define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK     0x00400000L
#define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK       0x00200000L
#define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK 0x00000800L
#define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK  0x00040000L
#define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK 0x04000000L
#define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK 0x00010000L
#define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK   0x00000100L
#define DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK         0x00000080L
#define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK       0x00000400L
#define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK     0x00006000L
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK      0x0000000cL
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK      0x00000030L
#define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK       0x00000003L
#define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK 0x00008000L
#define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK   0x00000040L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK    0x10000000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK     0x00001000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK    0x40000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK          0x08000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK     0x00180000L
#define DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK           0x00000800L
#define DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK          0x20000000L
#define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK       0x00020000L
#define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK       0x03e00000L
#define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK      0x00000200L
#define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK   0x80000000L
#define DB_RING_CONTROL__COUNTER_CONTROL_MASK           0x00000003L
#define DB_RMI_CACHE_POLICY__CC_RD_MASK__GFX09          0x00010000L
#define DB_RMI_CACHE_POLICY__CC_WR_MASK__GFX09          0x01000000L
#define DB_RMI_CACHE_POLICY__CMASK_RD_MASK__GFX09       0x00040000L
#define DB_RMI_CACHE_POLICY__CMASK_WR_MASK__GFX09       0x04000000L
#define DB_RMI_CACHE_POLICY__DCC_RD_MASK__GFX09         0x00080000L
#define DB_RMI_CACHE_POLICY__DCC_WR_MASK__GFX09         0x08000000L
#define DB_RMI_CACHE_POLICY__FMASK_RD_MASK__GFX09       0x00020000L
#define DB_RMI_CACHE_POLICY__FMASK_WR_MASK__GFX09       0x02000000L
#define DB_RMI_CACHE_POLICY__HTILE_RD_MASK__GFX09       0x00000004L
#define DB_RMI_CACHE_POLICY__HTILE_WR_MASK__GFX09       0x00000400L
#define DB_RMI_CACHE_POLICY__S_RD_MASK__GFX09           0x00000002L
#define DB_RMI_CACHE_POLICY__S_WR_MASK__GFX09           0x00000200L
#define DB_RMI_CACHE_POLICY__ZPCPSD_WR_MASK__GFX09      0x00000800L
#define DB_RMI_CACHE_POLICY__Z_RD_MASK__GFX09           0x00000001L
#define DB_RMI_CACHE_POLICY__Z_WR_MASK__GFX09           0x00000100L
#define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK   0x00000800L
#define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK   0x00006000L
#define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK 0x00000080L
#define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK     0x00001000L
#define DB_SHADER_CONTROL__DUAL_QUAD_DISABLE_MASK       0x00008000L
#define DB_SHADER_CONTROL__EXEC_IF_OVERLAPPED_MASK      0x00020000L
#define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK       0x00000200L
#define DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK            0x00000400L
#define DB_SHADER_CONTROL__KILL_ENABLE_MASK             0x00000040L
#define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK      0x00000100L
#define DB_SHADER_CONTROL__POPS_OVERLAP_NUM_SAMPLES_MASK 0x00700000L
#define DB_SHADER_CONTROL__PRIMITIVE_ORDERED_PIXEL_SHADER_MASK 0x00010000L
#define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK 0x00000004L
#define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK 0x00000002L
#define DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK         0x00000001L
#define DB_SHADER_CONTROL__Z_ORDER_MASK                 0x00000030L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK   0x00000007L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK   0x000ff000L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK  0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK        0x01000000L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK   0x00000007L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK   0x000ff000L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK  0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK        0x01000000L
#define DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK       0x0000ff00L
#define DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK      0xff000000L
#define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK    0x000000ffL
#define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK  0x00ff0000L
#define DB_STENCILREFMASK__STENCILMASK_MASK             0x0000ff00L
#define DB_STENCILREFMASK__STENCILOPVAL_MASK            0xff000000L
#define DB_STENCILREFMASK__STENCILTESTVAL_MASK          0x000000ffL
#define DB_STENCILREFMASK__STENCILWRITEMASK_MASK        0x00ff0000L
#define DB_STENCIL_CLEAR__CLEAR_MASK                    0x000000ffL
#define DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK         0x0000f000L
#define DB_STENCIL_CONTROL__STENCILFAIL_MASK            0x0000000fL
#define DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK        0x00f00000L
#define DB_STENCIL_CONTROL__STENCILZFAIL_MASK           0x00000f00L
#define DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK        0x000f0000L
#define DB_STENCIL_CONTROL__STENCILZPASS_MASK           0x000000f0L
#define DB_STENCIL_INFO2__EPITCH_MASK__GFX09            0x0000ffffL
#define DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK            0x08000000L
#define DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK__GFX09   0x40000000L
#define DB_STENCIL_INFO__FORMAT_MASK                    0x00000001L
#define DB_STENCIL_INFO__PARTIALLY_RESIDENT_MASK        0x00001000L
#define DB_STENCIL_INFO__SW_MODE_MASK                   0x000001f0L
#define DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK      0x20000000L
#define DB_STENCIL_READ_BASE_HI__BASE_HI_MASK           0x000000ffL
#define DB_STENCIL_READ_BASE__BASE_256B_MASK            0xffffffffL
#define DB_STENCIL_WRITE_BASE_HI__BASE_HI_MASK          0x000000ffL
#define DB_STENCIL_WRITE_BASE__BASE_256B_MASK           0xffffffffL
#define DB_SUBTILE_CONTROL__MSAA16_X_MASK               0x00030000L
#define DB_SUBTILE_CONTROL__MSAA16_Y_MASK               0x000c0000L
#define DB_SUBTILE_CONTROL__MSAA1_X_MASK                0x00000003L
#define DB_SUBTILE_CONTROL__MSAA1_Y_MASK                0x0000000cL
#define DB_SUBTILE_CONTROL__MSAA2_X_MASK                0x00000030L
#define DB_SUBTILE_CONTROL__MSAA2_Y_MASK                0x000000c0L
#define DB_SUBTILE_CONTROL__MSAA4_X_MASK                0x00000300L
#define DB_SUBTILE_CONTROL__MSAA4_Y_MASK                0x00000c00L
#define DB_SUBTILE_CONTROL__MSAA8_X_MASK                0x00003000L
#define DB_SUBTILE_CONTROL__MSAA8_Y_MASK                0x0000c000L
#define DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK__GFX09     0x40000000L
#define DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK__GFX09      0x80000000L
#define DB_WATERMARKS__FORCE_SUMMARIZE_MASK__GFX09      0x00007800L
#define DB_ZPASS_COUNT_HI__COUNT_HI_MASK                0x7fffffffL
#define DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK              0xffffffffL
#define DB_Z_INFO2__EPITCH_MASK__GFX09                  0x0000ffffL
#define DB_Z_INFO__ALLOW_EXPCLEAR_MASK                  0x08000000L
#define DB_Z_INFO__CLEAR_DISALLOWED_MASK__GFX09         0x40000000L
#define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK         0x07800000L
#define DB_Z_INFO__FORMAT_MASK                          0x00000003L
#define DB_Z_INFO__MAXMIP_MASK                          0x000f0000L
#define DB_Z_INFO__NUM_SAMPLES_MASK                     0x0000000cL
#define DB_Z_INFO__PARTIALLY_RESIDENT_MASK              0x00001000L
#define DB_Z_INFO__READ_SIZE_MASK                       0x10000000L
#define DB_Z_INFO__SW_MODE_MASK                         0x000001f0L
#define DB_Z_INFO__TILE_SURFACE_ENABLE_MASK             0x20000000L
#define DB_Z_INFO__ZRANGE_PRECISION_MASK                0x80000000L
#define DB_Z_READ_BASE_HI__BASE_HI_MASK                 0x000000ffL
#define DB_Z_READ_BASE__BASE_256B_MASK                  0xffffffffL
#define DB_Z_WRITE_BASE_HI__BASE_HI_MASK                0x000000ffL
#define DB_Z_WRITE_BASE__BASE_256B_MASK                 0xffffffffL
#define DIDT_DBR_CTRL0__DIDT_AUTO_MPD_EN_MASK__GFX09    0x01000000L
#define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__GFX09 0x00000010L
#define DIDT_DBR_CTRL0__DIDT_CTRL_EN_MASK__GFX09        0x00000001L
#define DIDT_DBR_CTRL0__DIDT_CTRL_RST_MASK__GFX09       0x00000008L
#define DIDT_DBR_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK__GFX09 0x00ffff00L
#define DIDT_DBR_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK__GFX09 0x00000080L
#define DIDT_DBR_CTRL0__DIDT_STALL_CTRL_EN_MASK__GFX09  0x00000020L
#define DIDT_DBR_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK__GFX09 0x04000000L
#define DIDT_DBR_CTRL0__DIDT_STALL_EVENT_EN_MASK__GFX09 0x02000000L
#define DIDT_DBR_CTRL0__DIDT_TUNING_CTRL_EN_MASK__GFX09 0x00000040L
#define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK__GFX09        0x00000006L
#define DIDT_DBR_CTRL0__UNUSED_0_MASK__GFX09            0xf8000000L
#define DIDT_DBR_CTRL1__MAX_POWER_MASK__GFX09           0xffff0000L
#define DIDT_DBR_CTRL1__MIN_POWER_MASK__GFX09           0x0000ffffL
#define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__GFX09 0x78000000L
#define DIDT_DBR_CTRL2__MAX_POWER_DELTA_MASK__GFX09     0x00003fffL
#define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__GFX09 0x03ff0000L
#define DIDT_DBR_CTRL2__UNUSED_0_MASK__GFX09            0x0000c000L
#define DIDT_DBR_CTRL2__UNUSED_1_MASK__GFX09            0x04000000L
#define DIDT_DBR_CTRL2__UNUSED_2_MASK__GFX09            0x80000000L
#define DIDT_DBR_CTRL3__DIDT_FORCE_STALL_MASK__GFX09    0x08000000L
#define DIDT_DBR_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK__GFX09 0x00003e00L
#define DIDT_DBR_CTRL3__DIDT_STALL_DELAY_EN_MASK__GFX09 0x10000000L
#define DIDT_DBR_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK__GFX09 0x003fc000L
#define DIDT_DBR_CTRL3__DIDT_STALL_SEL_MASK__GFX09      0x06000000L
#define DIDT_DBR_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK__GFX09 0x000001f0L
#define DIDT_DBR_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK__GFX09 0x00000002L
#define DIDT_DBR_CTRL3__GC_DIDT_ENABLE_MASK__GFX09      0x00000001L
#define DIDT_DBR_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK__GFX09 0x00400000L
#define DIDT_DBR_CTRL3__QUALIFY_STALL_EN_MASK__GFX09    0x01000000L
#define DIDT_DBR_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK__GFX09 0x00800000L
#define DIDT_DBR_CTRL3__THROTTLE_POLICY_MASK__GFX09     0x0000000cL
#define DIDT_DBR_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK__GFX09 0x00020000L
#define DIDT_DBR_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK__GFX09 0x00000004L
#define DIDT_DBR_EDC_CTRL__EDC_EN_MASK__GFX09           0x00000001L
#define DIDT_DBR_EDC_CTRL__EDC_FORCE_STALL_MASK__GFX09  0x00000008L
#define DIDT_DBR_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK__GFX09 0x0001fe00L
#define DIDT_DBR_EDC_CTRL__EDC_SW_RST_MASK__GFX09       0x00000002L
#define DIDT_DBR_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK__GFX09 0x000001f0L
#define DIDT_DBR_EDC_CTRL__GC_EDC_EN_MASK__GFX09        0x00040000L
#define DIDT_DBR_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK__GFX09 0x00200000L
#define DIDT_DBR_EDC_CTRL__GC_EDC_STALL_POLICY_MASK__GFX09 0x00180000L
#define DIDT_DBR_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK__GFX09 0x00400000L
#define DIDT_DBR_EDC_CTRL__UNUSED_0_MASK__GFX09         0xff800000L
#define DIDT_DBR_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK__GFX09 0x00000001L
#define DIDT_DBR_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK__GFX09 0x0001fffeL
#define DIDT_DBR_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK__GFX09 0xffffffffL
#define DIDT_DBR_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DBR0_MASK__GFX09 0x00000007L
#define DIDT_DBR_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DBR1_MASK__GFX09 0x00000038L
#define DIDT_DBR_EDC_STALL_DELAY_1__UNUSED_MASK__GFX09  0xffffffc0L
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK__GFX09 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK__GFX09 0x7fff0000L
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DBR_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK__GFX09 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK__GFX09 0x7fff0000L
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DBR_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK__GFX09 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK__GFX09 0x7fff0000L
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DBR_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DBR_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK__GFX09 0x00007fffL
#define DIDT_DBR_EDC_STALL_PATTERN_7__UNUSED_0_MASK__GFX09 0xffff8000L
#define DIDT_DBR_EDC_STATUS__EDC_FSM_STATE_MASK__GFX09  0x00000001L
#define DIDT_DBR_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK__GFX09 0x0000000eL
#define DIDT_DBR_EDC_STATUS__UNUSED_0_MASK__GFX09       0xfffffff0L
#define DIDT_DBR_EDC_THRESHOLD__EDC_THRESHOLD_MASK__GFX09 0xffffffffL
#define DIDT_DBR_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK__GFX09 0x00ffffffL
#define DIDT_DBR_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK__GFX09 0x0003f000L
#define DIDT_DBR_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK__GFX09 0x00fc0000L
#define DIDT_DBR_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK__GFX09 0x0000003fL
#define DIDT_DBR_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK__GFX09 0x00000fc0L
#define DIDT_DBR_STALL_CTRL__UNUSED_0_MASK__GFX09       0xff000000L
#define DIDT_DBR_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK__GFX09 0xffffffffL
#define DIDT_DBR_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK__GFX09 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK__GFX09 0x7fff0000L
#define DIDT_DBR_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DBR_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DBR_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK__GFX09 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK__GFX09 0x7fff0000L
#define DIDT_DBR_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DBR_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DBR_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK__GFX09 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK__GFX09 0x7fff0000L
#define DIDT_DBR_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DBR_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DBR_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK__GFX09 0x00007fffL
#define DIDT_DBR_STALL_PATTERN_7__UNUSED_0_MASK__GFX09  0xffff8000L
#define DIDT_DBR_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK__GFX09 0x00003fffL
#define DIDT_DBR_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK__GFX09 0x0fffc000L
#define DIDT_DBR_WEIGHT0_3__WEIGHT0_MASK__GFX09         0x000000ffL
#define DIDT_DBR_WEIGHT0_3__WEIGHT1_MASK__GFX09         0x0000ff00L
#define DIDT_DBR_WEIGHT0_3__WEIGHT2_MASK__GFX09         0x00ff0000L
#define DIDT_DBR_WEIGHT0_3__WEIGHT3_MASK__GFX09         0xff000000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT4_MASK__GFX09         0x000000ffL
#define DIDT_DBR_WEIGHT4_7__WEIGHT5_MASK__GFX09         0x0000ff00L
#define DIDT_DBR_WEIGHT4_7__WEIGHT6_MASK__GFX09         0x00ff0000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT7_MASK__GFX09         0xff000000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT10_MASK__GFX09       0x00ff0000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT11_MASK__GFX09       0xff000000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT8_MASK__GFX09        0x000000ffL
#define DIDT_DBR_WEIGHT8_11__WEIGHT9_MASK__GFX09        0x0000ff00L
#define DIDT_DB_CTRL0__DIDT_AUTO_MPD_EN_MASK            0x01000000L
#define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK        0x00000010L
#define DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK                0x00000001L
#define DIDT_DB_CTRL0__DIDT_CTRL_RST_MASK               0x00000008L
#define DIDT_DB_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK     0x00ffff00L
#define DIDT_DB_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK  0x00000080L
#define DIDT_DB_CTRL0__DIDT_STALL_CTRL_EN_MASK          0x00000020L
#define DIDT_DB_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_DB_CTRL0__DIDT_STALL_EVENT_EN_MASK         0x02000000L
#define DIDT_DB_CTRL0__DIDT_TUNING_CTRL_EN_MASK         0x00000040L
#define DIDT_DB_CTRL0__PHASE_OFFSET_MASK                0x00000006L
#define DIDT_DB_CTRL0__UNUSED_0_MASK__GFX09             0xf8000000L
#define DIDT_DB_CTRL1__MAX_POWER_MASK                   0xffff0000L
#define DIDT_DB_CTRL1__MIN_POWER_MASK                   0x0000ffffL
#define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK    0x78000000L
#define DIDT_DB_CTRL2__MAX_POWER_DELTA_MASK             0x00003fffL
#define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK    0x03ff0000L
#define DIDT_DB_CTRL2__UNUSED_0_MASK__GFX09             0x0000c000L
#define DIDT_DB_CTRL2__UNUSED_1_MASK__GFX09             0x04000000L
#define DIDT_DB_CTRL2__UNUSED_2_MASK__GFX09             0x80000000L
#define DIDT_DB_CTRL3__DIDT_FORCE_STALL_MASK            0x08000000L
#define DIDT_DB_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK     0x00003e00L
#define DIDT_DB_CTRL3__DIDT_STALL_DELAY_EN_MASK         0x10000000L
#define DIDT_DB_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_DB_CTRL3__DIDT_STALL_SEL_MASK              0x06000000L
#define DIDT_DB_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_DB_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK     0x00000002L
#define DIDT_DB_CTRL3__GC_DIDT_ENABLE_MASK              0x00000001L
#define DIDT_DB_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK       0x00400000L
#define DIDT_DB_CTRL3__QUALIFY_STALL_EN_MASK            0x01000000L
#define DIDT_DB_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK       0x00800000L
#define DIDT_DB_CTRL3__THROTTLE_POLICY_MASK             0x0000000cL
#define DIDT_DB_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_DB_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK      0x00000004L
#define DIDT_DB_EDC_CTRL__EDC_EN_MASK                   0x00000001L
#define DIDT_DB_EDC_CTRL__EDC_FORCE_STALL_MASK          0x00000008L
#define DIDT_DB_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_DB_EDC_CTRL__EDC_SW_RST_MASK               0x00000002L
#define DIDT_DB_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_DB_EDC_CTRL__GC_EDC_EN_MASK                0x00040000L
#define DIDT_DB_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK     0x00200000L
#define DIDT_DB_EDC_CTRL__GC_EDC_STALL_POLICY_MASK      0x00180000L
#define DIDT_DB_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK     0x00400000L
#define DIDT_DB_EDC_CTRL__UNUSED_0_MASK__GFX09          0xff800000L
#define DIDT_DB_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_DB_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL
#define DIDT_DB_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL
#define DIDT_DB_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_DB_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DB_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DB_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_DB_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DB_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DB_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_DB_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DB_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DB_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_DB_EDC_STALL_PATTERN_7__UNUSED_0_MASK__GFX09 0xffff8000L
#define DIDT_DB_EDC_STATUS__EDC_FSM_STATE_MASK          0x00000001L
#define DIDT_DB_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK     0x0000000eL
#define DIDT_DB_EDC_THRESHOLD__EDC_THRESHOLD_MASK       0xffffffffL
#define DIDT_DB_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL
#define DIDT_DB_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_DB_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_DB_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK    0x0000003fL
#define DIDT_DB_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK    0x00000fc0L
#define DIDT_DB_STALL_CTRL__UNUSED_0_MASK__GFX09        0xff000000L
#define DIDT_DB_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL
#define DIDT_DB_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_DB_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DB_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DB_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_DB_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DB_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DB_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_DB_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_DB_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_DB_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_DB_STALL_PATTERN_7__UNUSED_0_MASK__GFX09   0xffff8000L
#define DIDT_DB_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK    0x00003fffL
#define DIDT_DB_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK    0x0fffc000L
#define DIDT_DB_WEIGHT0_3__WEIGHT0_MASK                 0x000000ffL
#define DIDT_DB_WEIGHT0_3__WEIGHT1_MASK                 0x0000ff00L
#define DIDT_DB_WEIGHT0_3__WEIGHT2_MASK                 0x00ff0000L
#define DIDT_DB_WEIGHT0_3__WEIGHT3_MASK                 0xff000000L
#define DIDT_DB_WEIGHT4_7__WEIGHT4_MASK                 0x000000ffL
#define DIDT_DB_WEIGHT4_7__WEIGHT5_MASK                 0x0000ff00L
#define DIDT_DB_WEIGHT4_7__WEIGHT6_MASK                 0x00ff0000L
#define DIDT_DB_WEIGHT4_7__WEIGHT7_MASK                 0xff000000L
#define DIDT_DB_WEIGHT8_11__WEIGHT10_MASK               0x00ff0000L
#define DIDT_DB_WEIGHT8_11__WEIGHT11_MASK               0xff000000L
#define DIDT_DB_WEIGHT8_11__WEIGHT8_MASK                0x000000ffL
#define DIDT_DB_WEIGHT8_11__WEIGHT9_MASK                0x0000ff00L
#define DIDT_IND_DATA__DIDT_IND_DATA_MASK               0xffffffffL
#define DIDT_IND_INDEX__DIDT_IND_INDEX_MASK             0xffffffffL
#define DIDT_SQ_CTRL0__DIDT_AUTO_MPD_EN_MASK            0x01000000L
#define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK        0x00000010L
#define DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK                0x00000001L
#define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK               0x00000008L
#define DIDT_SQ_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK     0x00ffff00L
#define DIDT_SQ_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK  0x00000080L
#define DIDT_SQ_CTRL0__DIDT_STALL_CTRL_EN_MASK          0x00000020L
#define DIDT_SQ_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_SQ_CTRL0__DIDT_STALL_EVENT_EN_MASK         0x02000000L
#define DIDT_SQ_CTRL0__DIDT_TUNING_CTRL_EN_MASK         0x00000040L
#define DIDT_SQ_CTRL0__PHASE_OFFSET_MASK                0x00000006L
#define DIDT_SQ_CTRL0__UNUSED_0_MASK__GFX09             0xf8000000L
#define DIDT_SQ_CTRL1__MAX_POWER_MASK                   0xffff0000L
#define DIDT_SQ_CTRL1__MIN_POWER_MASK                   0x0000ffffL
#define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK    0x78000000L
#define DIDT_SQ_CTRL2__MAX_POWER_DELTA_MASK             0x00003fffL
#define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK    0x03ff0000L
#define DIDT_SQ_CTRL2__UNUSED_0_MASK__GFX09             0x0000c000L
#define DIDT_SQ_CTRL2__UNUSED_1_MASK__GFX09             0x04000000L
#define DIDT_SQ_CTRL2__UNUSED_2_MASK__GFX09             0x80000000L
#define DIDT_SQ_CTRL3__DIDT_FORCE_STALL_MASK            0x08000000L
#define DIDT_SQ_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK     0x00003e00L
#define DIDT_SQ_CTRL3__DIDT_STALL_DELAY_EN_MASK         0x10000000L
#define DIDT_SQ_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_SQ_CTRL3__DIDT_STALL_SEL_MASK              0x06000000L
#define DIDT_SQ_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_SQ_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK     0x00000002L
#define DIDT_SQ_CTRL3__GC_DIDT_ENABLE_MASK              0x00000001L
#define DIDT_SQ_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK       0x00400000L
#define DIDT_SQ_CTRL3__QUALIFY_STALL_EN_MASK            0x01000000L
#define DIDT_SQ_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK       0x00800000L
#define DIDT_SQ_CTRL3__THROTTLE_POLICY_MASK             0x0000000cL
#define DIDT_SQ_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_SQ_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK      0x00000004L
#define DIDT_SQ_EDC_CTRL__EDC_EN_MASK                   0x00000001L
#define DIDT_SQ_EDC_CTRL__EDC_FORCE_STALL_MASK          0x00000008L
#define DIDT_SQ_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_SQ_EDC_CTRL__EDC_SW_RST_MASK               0x00000002L
#define DIDT_SQ_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_SQ_EDC_CTRL__GC_EDC_EN_MASK                0x00040000L
#define DIDT_SQ_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK     0x00200000L
#define DIDT_SQ_EDC_CTRL__GC_EDC_STALL_POLICY_MASK      0x00180000L
#define DIDT_SQ_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK     0x00400000L
#define DIDT_SQ_EDC_CTRL__UNUSED_0_MASK__GFX09          0xff800000L
#define DIDT_SQ_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_SQ_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL
#define DIDT_SQ_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ10_MASK__GFX09 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ11_MASK__GFX09 0xff000000L
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ12_MASK__GFX09 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ13_MASK__GFX09 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ14_MASK__GFX09 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_4__EDC_STALL_DELAY_SQ15_MASK__GFX09 0xff000000L
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_SQ_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_SQ_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_SQ_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_SQ_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_SQ_EDC_STALL_PATTERN_7__UNUSED_0_MASK__GFX09 0xffff8000L
#define DIDT_SQ_EDC_STATUS__EDC_FSM_STATE_MASK          0x00000001L
#define DIDT_SQ_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK     0x0000000eL
#define DIDT_SQ_EDC_THRESHOLD__EDC_THRESHOLD_MASK       0xffffffffL
#define DIDT_SQ_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL
#define DIDT_SQ_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_SQ_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK    0x0000003fL
#define DIDT_SQ_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK    0x00000fc0L
#define DIDT_SQ_STALL_CTRL__UNUSED_0_MASK__GFX09        0xff000000L
#define DIDT_SQ_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL
#define DIDT_SQ_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_SQ_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_SQ_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_SQ_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_SQ_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_SQ_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_SQ_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_SQ_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_SQ_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_SQ_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_SQ_STALL_PATTERN_7__UNUSED_0_MASK__GFX09   0xffff8000L
#define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK    0x00003fffL
#define DIDT_SQ_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK    0x0fffc000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT0_MASK                 0x000000ffL
#define DIDT_SQ_WEIGHT0_3__WEIGHT1_MASK                 0x0000ff00L
#define DIDT_SQ_WEIGHT0_3__WEIGHT2_MASK                 0x00ff0000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT3_MASK                 0xff000000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT4_MASK                 0x000000ffL
#define DIDT_SQ_WEIGHT4_7__WEIGHT5_MASK                 0x0000ff00L
#define DIDT_SQ_WEIGHT4_7__WEIGHT6_MASK                 0x00ff0000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT7_MASK                 0xff000000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT10_MASK               0x00ff0000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT11_MASK               0xff000000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT8_MASK                0x000000ffL
#define DIDT_SQ_WEIGHT8_11__WEIGHT9_MASK                0x0000ff00L
#define DIDT_TCP_CTRL0__DIDT_AUTO_MPD_EN_MASK           0x01000000L
#define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK       0x00000010L
#define DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK               0x00000001L
#define DIDT_TCP_CTRL0__DIDT_CTRL_RST_MASK              0x00000008L
#define DIDT_TCP_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK    0x00ffff00L
#define DIDT_TCP_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK 0x00000080L
#define DIDT_TCP_CTRL0__DIDT_STALL_CTRL_EN_MASK         0x00000020L
#define DIDT_TCP_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_TCP_CTRL0__DIDT_STALL_EVENT_EN_MASK        0x02000000L
#define DIDT_TCP_CTRL0__DIDT_TUNING_CTRL_EN_MASK        0x00000040L
#define DIDT_TCP_CTRL0__PHASE_OFFSET_MASK               0x00000006L
#define DIDT_TCP_CTRL0__UNUSED_0_MASK__GFX09            0xf8000000L
#define DIDT_TCP_CTRL1__MAX_POWER_MASK                  0xffff0000L
#define DIDT_TCP_CTRL1__MIN_POWER_MASK                  0x0000ffffL
#define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK   0x78000000L
#define DIDT_TCP_CTRL2__MAX_POWER_DELTA_MASK            0x00003fffL
#define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK   0x03ff0000L
#define DIDT_TCP_CTRL2__UNUSED_0_MASK__GFX09            0x0000c000L
#define DIDT_TCP_CTRL2__UNUSED_1_MASK__GFX09            0x04000000L
#define DIDT_TCP_CTRL2__UNUSED_2_MASK__GFX09            0x80000000L
#define DIDT_TCP_CTRL3__DIDT_FORCE_STALL_MASK           0x08000000L
#define DIDT_TCP_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK    0x00003e00L
#define DIDT_TCP_CTRL3__DIDT_STALL_DELAY_EN_MASK        0x10000000L
#define DIDT_TCP_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_TCP_CTRL3__DIDT_STALL_SEL_MASK             0x06000000L
#define DIDT_TCP_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TCP_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK    0x00000002L
#define DIDT_TCP_CTRL3__GC_DIDT_ENABLE_MASK             0x00000001L
#define DIDT_TCP_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK      0x00400000L
#define DIDT_TCP_CTRL3__QUALIFY_STALL_EN_MASK           0x01000000L
#define DIDT_TCP_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK      0x00800000L
#define DIDT_TCP_CTRL3__THROTTLE_POLICY_MASK            0x0000000cL
#define DIDT_TCP_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_TCP_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK     0x00000004L
#define DIDT_TCP_EDC_CTRL__EDC_EN_MASK                  0x00000001L
#define DIDT_TCP_EDC_CTRL__EDC_FORCE_STALL_MASK         0x00000008L
#define DIDT_TCP_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_TCP_EDC_CTRL__EDC_SW_RST_MASK              0x00000002L
#define DIDT_TCP_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TCP_EDC_CTRL__GC_EDC_EN_MASK               0x00040000L
#define DIDT_TCP_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK    0x00200000L
#define DIDT_TCP_EDC_CTRL__GC_EDC_STALL_POLICY_MASK     0x00180000L
#define DIDT_TCP_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK    0x00400000L
#define DIDT_TCP_EDC_CTRL__UNUSED_0_MASK__GFX09         0xff800000L
#define DIDT_TCP_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_TCP_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL
#define DIDT_TCP_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP10_MASK__GFX09 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP11_MASK__GFX09 0xff000000L
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP12_MASK__GFX09 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP13_MASK__GFX09 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP14_MASK__GFX09 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TCP15_MASK__GFX09 0xff000000L
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TCP_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TCP_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TCP_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TCP_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TCP_EDC_STALL_PATTERN_7__UNUSED_0_MASK__GFX09 0xffff8000L
#define DIDT_TCP_EDC_STATUS__EDC_FSM_STATE_MASK         0x00000001L
#define DIDT_TCP_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK    0x0000000eL
#define DIDT_TCP_EDC_THRESHOLD__EDC_THRESHOLD_MASK      0xffffffffL
#define DIDT_TCP_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL
#define DIDT_TCP_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_TCP_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK   0x0000003fL
#define DIDT_TCP_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK   0x00000fc0L
#define DIDT_TCP_STALL_CTRL__UNUSED_0_MASK__GFX09       0xff000000L
#define DIDT_TCP_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL
#define DIDT_TCP_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TCP_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TCP_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TCP_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TCP_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TCP_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TCP_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TCP_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TCP_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TCP_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TCP_STALL_PATTERN_7__UNUSED_0_MASK__GFX09  0xffff8000L
#define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK   0x00003fffL
#define DIDT_TCP_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK   0x0fffc000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT0_MASK                0x000000ffL
#define DIDT_TCP_WEIGHT0_3__WEIGHT1_MASK                0x0000ff00L
#define DIDT_TCP_WEIGHT0_3__WEIGHT2_MASK                0x00ff0000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT3_MASK                0xff000000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT4_MASK                0x000000ffL
#define DIDT_TCP_WEIGHT4_7__WEIGHT5_MASK                0x0000ff00L
#define DIDT_TCP_WEIGHT4_7__WEIGHT6_MASK                0x00ff0000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT7_MASK                0xff000000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT10_MASK              0x00ff0000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT11_MASK              0xff000000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT8_MASK               0x000000ffL
#define DIDT_TCP_WEIGHT8_11__WEIGHT9_MASK               0x0000ff00L
#define DIDT_TD_CTRL0__DIDT_AUTO_MPD_EN_MASK            0x01000000L
#define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK        0x00000010L
#define DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK                0x00000001L
#define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK               0x00000008L
#define DIDT_TD_CTRL0__DIDT_HI_POWER_THRESHOLD_MASK     0x00ffff00L
#define DIDT_TD_CTRL0__DIDT_STALL_AUTO_RELEASE_EN_MASK  0x00000080L
#define DIDT_TD_CTRL0__DIDT_STALL_CTRL_EN_MASK          0x00000020L
#define DIDT_TD_CTRL0__DIDT_STALL_EVENT_COUNTER_CLEAR_MASK 0x04000000L
#define DIDT_TD_CTRL0__DIDT_STALL_EVENT_EN_MASK         0x02000000L
#define DIDT_TD_CTRL0__DIDT_TUNING_CTRL_EN_MASK         0x00000040L
#define DIDT_TD_CTRL0__PHASE_OFFSET_MASK                0x00000006L
#define DIDT_TD_CTRL0__UNUSED_0_MASK__GFX09             0xf8000000L
#define DIDT_TD_CTRL1__MAX_POWER_MASK                   0xffff0000L
#define DIDT_TD_CTRL1__MIN_POWER_MASK                   0x0000ffffL
#define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK    0x78000000L
#define DIDT_TD_CTRL2__MAX_POWER_DELTA_MASK             0x00003fffL
#define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK    0x03ff0000L
#define DIDT_TD_CTRL2__UNUSED_0_MASK__GFX09             0x0000c000L
#define DIDT_TD_CTRL2__UNUSED_1_MASK__GFX09             0x04000000L
#define DIDT_TD_CTRL2__UNUSED_2_MASK__GFX09             0x80000000L
#define DIDT_TD_CTRL3__DIDT_FORCE_STALL_MASK            0x08000000L
#define DIDT_TD_CTRL3__DIDT_POWER_LEVEL_LOWBIT_MASK     0x00003e00L
#define DIDT_TD_CTRL3__DIDT_STALL_DELAY_EN_MASK         0x10000000L
#define DIDT_TD_CTRL3__DIDT_STALL_PATTERN_BIT_NUMS_MASK 0x003fc000L
#define DIDT_TD_CTRL3__DIDT_STALL_SEL_MASK              0x06000000L
#define DIDT_TD_CTRL3__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TD_CTRL3__GC_DIDT_CLK_EN_OVERRIDE_MASK     0x00000002L
#define DIDT_TD_CTRL3__GC_DIDT_ENABLE_MASK              0x00000001L
#define DIDT_TD_CTRL3__GC_DIDT_LEVEL_COMB_EN_MASK       0x00400000L
#define DIDT_TD_CTRL3__QUALIFY_STALL_EN_MASK            0x01000000L
#define DIDT_TD_CTRL3__SE_DIDT_LEVEL_COMB_EN_MASK       0x00800000L
#define DIDT_TD_CTRL3__THROTTLE_POLICY_MASK             0x0000000cL
#define DIDT_TD_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK 0x00020000L
#define DIDT_TD_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK      0x00000004L
#define DIDT_TD_EDC_CTRL__EDC_EN_MASK                   0x00000001L
#define DIDT_TD_EDC_CTRL__EDC_FORCE_STALL_MASK          0x00000008L
#define DIDT_TD_EDC_CTRL__EDC_STALL_PATTERN_BIT_NUMS_MASK 0x0001fe00L
#define DIDT_TD_EDC_CTRL__EDC_SW_RST_MASK               0x00000002L
#define DIDT_TD_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001f0L
#define DIDT_TD_EDC_CTRL__GC_EDC_EN_MASK                0x00040000L
#define DIDT_TD_EDC_CTRL__GC_EDC_LEVEL_COMB_EN_MASK     0x00200000L
#define DIDT_TD_EDC_CTRL__GC_EDC_STALL_POLICY_MASK      0x00180000L
#define DIDT_TD_EDC_CTRL__SE_EDC_LEVEL_COMB_EN_MASK     0x00400000L
#define DIDT_TD_EDC_CTRL__UNUSED_0_MASK__GFX09          0xff800000L
#define DIDT_TD_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define DIDT_TD_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL
#define DIDT_TD_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD10_MASK__GFX09 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD11_MASK__GFX09 0xff000000L
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD12_MASK__GFX09 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD13_MASK__GFX09 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD14_MASK__GFX09 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_4__EDC_STALL_DELAY_TD15_MASK__GFX09 0xff000000L
#define DIDT_TD_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_1_2__EDC_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TD_EDC_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TD_EDC_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TD_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_3_4__EDC_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TD_EDC_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TD_EDC_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TD_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_5_6__EDC_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TD_EDC_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TD_EDC_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TD_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TD_EDC_STALL_PATTERN_7__UNUSED_0_MASK__GFX09 0xffff8000L
#define DIDT_TD_EDC_STATUS__EDC_FSM_STATE_MASK          0x00000001L
#define DIDT_TD_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK     0x0000000eL
#define DIDT_TD_EDC_THRESHOLD__EDC_THRESHOLD_MASK       0xffffffffL
#define DIDT_TD_STALL_AUTO_RELEASE_CTRL__DIDT_STALL_AUTO_RELEASE_TIME_MASK 0x00ffffffL
#define DIDT_TD_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_HI_MASK 0x0003f000L
#define DIDT_TD_STALL_CTRL__DIDT_MAX_STALLS_ALLOWED_LO_MASK 0x00fc0000L
#define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_HI_MASK    0x0000003fL
#define DIDT_TD_STALL_CTRL__DIDT_STALL_DELAY_LO_MASK    0x00000fc0L
#define DIDT_TD_STALL_CTRL__UNUSED_0_MASK__GFX09        0xff000000L
#define DIDT_TD_STALL_EVENT_COUNTER__DIDT_STALL_EVENT_COUNTER_MASK 0xffffffffL
#define DIDT_TD_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_1_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_1_2__DIDT_STALL_PATTERN_2_MASK 0x7fff0000L
#define DIDT_TD_STALL_PATTERN_1_2__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TD_STALL_PATTERN_1_2__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TD_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_3_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_3_4__DIDT_STALL_PATTERN_4_MASK 0x7fff0000L
#define DIDT_TD_STALL_PATTERN_3_4__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TD_STALL_PATTERN_3_4__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TD_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_5_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_5_6__DIDT_STALL_PATTERN_6_MASK 0x7fff0000L
#define DIDT_TD_STALL_PATTERN_5_6__UNUSED_0_MASK__GFX09 0x00008000L
#define DIDT_TD_STALL_PATTERN_5_6__UNUSED_1_MASK__GFX09 0x80000000L
#define DIDT_TD_STALL_PATTERN_7__DIDT_STALL_PATTERN_7_MASK 0x00007fffL
#define DIDT_TD_STALL_PATTERN_7__UNUSED_0_MASK__GFX09   0xffff8000L
#define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_HI_MASK    0x00003fffL
#define DIDT_TD_TUNING_CTRL__MAX_POWER_DELTA_LO_MASK    0x0fffc000L
#define DIDT_TD_WEIGHT0_3__WEIGHT0_MASK                 0x000000ffL
#define DIDT_TD_WEIGHT0_3__WEIGHT1_MASK                 0x0000ff00L
#define DIDT_TD_WEIGHT0_3__WEIGHT2_MASK                 0x00ff0000L
#define DIDT_TD_WEIGHT0_3__WEIGHT3_MASK                 0xff000000L
#define DIDT_TD_WEIGHT4_7__WEIGHT4_MASK                 0x000000ffL
#define DIDT_TD_WEIGHT4_7__WEIGHT5_MASK                 0x0000ff00L
#define DIDT_TD_WEIGHT4_7__WEIGHT6_MASK                 0x00ff0000L
#define DIDT_TD_WEIGHT4_7__WEIGHT7_MASK                 0xff000000L
#define DIDT_TD_WEIGHT8_11__WEIGHT10_MASK               0x00ff0000L
#define DIDT_TD_WEIGHT8_11__WEIGHT11_MASK               0xff000000L
#define DIDT_TD_WEIGHT8_11__WEIGHT8_MASK                0x000000ffL
#define DIDT_TD_WEIGHT8_11__WEIGHT9_MASK                0x0000ff00L
#define GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK__GFX09 0x00000700L
#define GB_ADDR_CONFIG_READ__MAX_COMPRESSED_FRAGS_MASK  0x000000c0L
#define GB_ADDR_CONFIG_READ__MULTI_GPU_TILE_SIZE_MASK__GFX09 0x03000000L
#define GB_ADDR_CONFIG_READ__NUM_BANKS_MASK__GFX09      0x00007000L
#define GB_ADDR_CONFIG_READ__NUM_GPUS_MASK__GFX09       0x00e00000L
#define GB_ADDR_CONFIG_READ__NUM_LOWER_PIPES_MASK__GFX09 0x40000000L
#define GB_ADDR_CONFIG_READ__NUM_PIPES_MASK             0x00000007L
#define GB_ADDR_CONFIG_READ__NUM_RB_PER_SE_MASK         0x0c000000L
#define GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK    0x00180000L
#define GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK  0x00000038L
#define GB_ADDR_CONFIG_READ__ROW_SIZE_MASK__GFX09       0x30000000L
#define GB_ADDR_CONFIG_READ__SE_ENABLE_MASK__GFX09      0x80000000L
#define GB_ADDR_CONFIG_READ__SHADER_ENGINE_TILE_SIZE_MASK__GFX09 0x00070000L
#define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__GFX09 0x00000700L
#define GB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK       0x000000c0L
#define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__GFX09 0x03000000L
#define GB_ADDR_CONFIG__NUM_BANKS_MASK__GFX09           0x00007000L
#define GB_ADDR_CONFIG__NUM_GPUS_MASK__GFX09            0x00e00000L
#define GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__GFX09     0x40000000L
#define GB_ADDR_CONFIG__NUM_PIPES_MASK                  0x00000007L
#define GB_ADDR_CONFIG__NUM_RB_PER_SE_MASK              0x0c000000L
#define GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK         0x00180000L
#define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK       0x00000038L
#define GB_ADDR_CONFIG__ROW_SIZE_MASK__GFX09            0x30000000L
#define GB_ADDR_CONFIG__SE_ENABLE_MASK__GFX09           0x80000000L
#define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__GFX09 0x00070000L
#define GB_BACKEND_MAP__BACKEND_MAP_MASK                0xffffffffL
#define GB_EDC_MODE__BYPASS_MASK                        0x80000000L
#define GB_EDC_MODE__COUNT_FED_OUT_MASK                 0x00010000L
#define GB_EDC_MODE__DED_MODE_MASK                      0x00300000L
#define GB_EDC_MODE__FORCE_SEC_ON_DED_MASK              0x00008000L
#define GB_EDC_MODE__GATE_FUE_MASK                      0x00020000L
#define GB_EDC_MODE__PROP_FED_MASK                      0x20000000L
#define GB_GPU_ID__GPU_ID_MASK                          0x0000000fL
#define GB_MACROTILE_MODE0__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE0__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE0__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE10__BANK_HEIGHT_MASK           0x0000000cL
#define GB_MACROTILE_MODE10__BANK_WIDTH_MASK            0x00000003L
#define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK     0x00000030L
#define GB_MACROTILE_MODE10__NUM_BANKS_MASK             0x000000c0L
#define GB_MACROTILE_MODE11__BANK_HEIGHT_MASK           0x0000000cL
#define GB_MACROTILE_MODE11__BANK_WIDTH_MASK            0x00000003L
#define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK     0x00000030L
#define GB_MACROTILE_MODE11__NUM_BANKS_MASK             0x000000c0L
#define GB_MACROTILE_MODE12__BANK_HEIGHT_MASK           0x0000000cL
#define GB_MACROTILE_MODE12__BANK_WIDTH_MASK            0x00000003L
#define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK     0x00000030L
#define GB_MACROTILE_MODE12__NUM_BANKS_MASK             0x000000c0L
#define GB_MACROTILE_MODE13__BANK_HEIGHT_MASK           0x0000000cL
#define GB_MACROTILE_MODE13__BANK_WIDTH_MASK            0x00000003L
#define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK     0x00000030L
#define GB_MACROTILE_MODE13__NUM_BANKS_MASK             0x000000c0L
#define GB_MACROTILE_MODE14__BANK_HEIGHT_MASK           0x0000000cL
#define GB_MACROTILE_MODE14__BANK_WIDTH_MASK            0x00000003L
#define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK     0x00000030L
#define GB_MACROTILE_MODE14__NUM_BANKS_MASK             0x000000c0L
#define GB_MACROTILE_MODE15__BANK_HEIGHT_MASK           0x0000000cL
#define GB_MACROTILE_MODE15__BANK_WIDTH_MASK            0x00000003L
#define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK     0x00000030L
#define GB_MACROTILE_MODE15__NUM_BANKS_MASK             0x000000c0L
#define GB_MACROTILE_MODE1__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE1__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE1__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE2__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE2__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE2__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE3__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE3__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE3__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE4__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE4__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE4__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE5__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE5__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE5__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE6__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE6__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE6__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE7__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE7__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE7__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE8__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE8__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE8__NUM_BANKS_MASK              0x000000c0L
#define GB_MACROTILE_MODE9__BANK_HEIGHT_MASK            0x0000000cL
#define GB_MACROTILE_MODE9__BANK_WIDTH_MASK             0x00000003L
#define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK      0x00000030L
#define GB_MACROTILE_MODE9__NUM_BANKS_MASK              0x000000c0L
#define GB_TILE_MODE0__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE0__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE0__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE0__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE10__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE10__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE10__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE10__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE11__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE11__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE11__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE11__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE12__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE12__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE12__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE12__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE13__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE13__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE13__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE13__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE14__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE14__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE14__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE14__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE15__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE15__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE15__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE15__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE16__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE16__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE16__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE16__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE17__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE17__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE17__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE17__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE18__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE18__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE18__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE18__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE19__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE19__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE19__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE19__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE1__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE1__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE1__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE1__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE20__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE20__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE20__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE20__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE21__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE21__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE21__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE21__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE22__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE22__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE22__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE22__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE23__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE23__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE23__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE23__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE24__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE24__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE24__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE24__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE25__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE25__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE25__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE25__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE26__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE26__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE26__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE26__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE27__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE27__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE27__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE27__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE28__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE28__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE28__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE28__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE29__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE29__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE29__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE29__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE2__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE2__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE2__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE2__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE30__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE30__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE30__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE30__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE31__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK        0x01c00000L
#define GB_TILE_MODE31__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE31__SAMPLE_SPLIT_MASK               0x06000000L
#define GB_TILE_MODE31__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE3__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE3__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE3__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE3__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE4__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE4__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE4__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE4__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE5__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE5__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE5__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE5__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE6__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE6__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE6__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE6__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE7__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE7__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE7__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE7__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE8__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE8__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE8__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE8__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE9__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK         0x01c00000L
#define GB_TILE_MODE9__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE9__SAMPLE_SPLIT_MASK                0x06000000L
#define GB_TILE_MODE9__TILE_SPLIT_MASK                  0x00003800L
#define GCEA_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define GCEA_CGTT_CLK_CTRL__ON_DELAY_MASK               0x0000000fL
#define GCEA_CGTT_CLK_CTRL__SOFT_OVERRIDE_REGISTER_MASK 0x80000000L
#define GCEA_CGTT_CLK_CTRL__SOFT_OVERRIDE_RETURN_MASK   0x40000000L
#define GCEA_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK__GFX09 0x00400000L
#define GC_CAC_ACC_BCI0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_BCI1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_CB0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CB1__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CB2__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CB3__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CBR0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_CBR1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_CBR2__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_CBR3__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_CP0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CP1__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CP2__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_DB0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_DB1__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_DB2__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_DB3__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_DBR0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_DBR1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_DBR2__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_DBR3__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_EA0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_EA1__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_EA2__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_EA3__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_EA4__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_EA5__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_GDS0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_GDS1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_GDS2__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_GDS3__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_IA0__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_ACC_LDS0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_LDS1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_LDS2__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_LDS3__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_PA0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_PA1__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_PC0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_RMI0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SC0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_SPI0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SPI1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SPI2__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SPI3__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SPI4__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SPI5__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_SQ0_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ0_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ0_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ1_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ1_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ1_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ2_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ2_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ2_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ3_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ3_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ3_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ4_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ4_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ4_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ5_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ5_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ5_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ6_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ6_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ6_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ7_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ7_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ7_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SQ8_LOWER__ACCUMULATOR_31_0_MASK     0xffffffffL
#define GC_CAC_ACC_SQ8_UPPER__ACCUMULATOR_39_32_MASK    0x000000ffL
#define GC_CAC_ACC_SQ8_UPPER__UNUSED_0_MASK             0xffffff00L
#define GC_CAC_ACC_SX0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_SXRB0__ACCUMULATOR_31_0_MASK         0xffffffffL
#define GC_CAC_ACC_SXRB1__ACCUMULATOR_31_0_MASK__GFX09  0xffffffffL
#define GC_CAC_ACC_TA0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_TCC0__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_TCC1__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_TCC2__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_TCC3__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_TCC4__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_TCP0__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_TCP1__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_TCP2__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_TCP3__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_TCP4__ACCUMULATOR_31_0_MASK          0xffffffffL
#define GC_CAC_ACC_TD0__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_TD1__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_TD2__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_TD3__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_TD4__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_TD5__ACCUMULATOR_31_0_MASK           0xffffffffL
#define GC_CAC_ACC_UTCL2_ATCL20__ACCUMULATOR_31_0_MASK  0xffffffffL
#define GC_CAC_ACC_UTCL2_ATCL21__ACCUMULATOR_31_0_MASK  0xffffffffL
#define GC_CAC_ACC_UTCL2_ATCL22__ACCUMULATOR_31_0_MASK  0xffffffffL
#define GC_CAC_ACC_UTCL2_ATCL23__ACCUMULATOR_31_0_MASK  0xffffffffL
#define GC_CAC_ACC_UTCL2_ATCL24__ACCUMULATOR_31_0_MASK  0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER0__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER1__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER2__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER3__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER4__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER5__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER6__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER7__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER8__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_ROUTER9__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_VML20__ACCUMULATOR_31_0_MASK   0xffffffffL
#define GC_CAC_ACC_UTCL2_VML21__ACCUMULATOR_31_0_MASK   0xffffffffL
#define GC_CAC_ACC_UTCL2_VML22__ACCUMULATOR_31_0_MASK   0xffffffffL
#define GC_CAC_ACC_UTCL2_VML23__ACCUMULATOR_31_0_MASK   0xffffffffL
#define GC_CAC_ACC_UTCL2_VML24__ACCUMULATOR_31_0_MASK   0xffffffffL
#define GC_CAC_ACC_UTCL2_WALKER0__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_WALKER1__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_WALKER2__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_WALKER3__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_UTCL2_WALKER4__ACCUMULATOR_31_0_MASK 0xffffffffL
#define GC_CAC_ACC_VGT0__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_VGT1__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_VGT2__ACCUMULATOR_31_0_MASK__GFX09   0xffffffffL
#define GC_CAC_ACC_WD0__ACCUMULATOR_31_0_MASK__GFX09    0xffffffffL
#define GC_CAC_AGGR_LOWER__AGGR_31_0_MASK               0xffffffffL
#define GC_CAC_AGGR_UPPER__AGGR_63_32_MASK              0xffffffffL
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK       0x00000ff0L
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK             0x0000000fL
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK    0x40000000L
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK    0x80000000L
#define GC_CAC_CNTL__CAC_BLOCK_ID_MASK__GFX09           0x007e0000L
#define GC_CAC_CNTL__CAC_ENABLE_MASK__GFX09             0x00000001L
#define GC_CAC_CNTL__CAC_SIGNAL_ID_MASK__GFX09          0x7f800000L
#define GC_CAC_CNTL__CAC_THRESHOLD_MASK                 0x0001fffeL
#define GC_CAC_CTRL_1__CAC_WINDOW_MASK                  0x00ffffffL
#define GC_CAC_CTRL_1__TDP_WINDOW_MASK                  0xff000000L
#define GC_CAC_CTRL_2__CAC_ENABLE_MASK                  0x00000001L
#define GC_CAC_CTRL_2__CAC_SOFT_CTRL_ENABLE_MASK        0x00000002L
#define GC_CAC_CTRL_2__UNUSED_0_MASK__GFX09             0xfffffffcL
#define GC_CAC_IND_DATA__GC_CAC_IND_DATA_MASK           0xffffffffL
#define GC_CAC_IND_INDEX__GC_CAC_IND_ADDR_MASK          0xffffffffL
#define GC_CAC_OVRD_BCI__OVRRD_SELECT_MASK              0x00000003L
#define GC_CAC_OVRD_BCI__OVRRD_VALUE_MASK               0x0000000cL
#define GC_CAC_OVRD_CBR__OVRRD_SELECT_MASK              0x0000000fL
#define GC_CAC_OVRD_CBR__OVRRD_VALUE_MASK               0x000000f0L
#define GC_CAC_OVRD_CB__OVRRD_SELECT_MASK               0x0000000fL
#define GC_CAC_OVRD_CB__OVRRD_VALUE_MASK                0x000000f0L
#define GC_CAC_OVRD_CP__OVRRD_SELECT_MASK               0x00000007L
#define GC_CAC_OVRD_CP__OVRRD_VALUE_MASK                0x00000038L
#define GC_CAC_OVRD_CU__OVRRD_SELECT_MASK               0x00000001L
#define GC_CAC_OVRD_CU__OVRRD_VALUE_MASK                0x00000002L
#define GC_CAC_OVRD_DBR__OVRRD_SELECT_MASK              0x0000000fL
#define GC_CAC_OVRD_DBR__OVRRD_VALUE_MASK               0x000000f0L
#define GC_CAC_OVRD_DB__OVRRD_SELECT_MASK               0x0000000fL
#define GC_CAC_OVRD_DB__OVRRD_VALUE_MASK                0x000000f0L
#define GC_CAC_OVRD_EA__OVRRD_SELECT_MASK               0x0000003fL
#define GC_CAC_OVRD_EA__OVRRD_VALUE_MASK                0x00000fc0L
#define GC_CAC_OVRD_GDS__OVRRD_SELECT_MASK              0x0000000fL
#define GC_CAC_OVRD_GDS__OVRRD_VALUE_MASK               0x000000f0L
#define GC_CAC_OVRD_IA__OVRRD_SELECT_MASK__GFX09        0x00000001L
#define GC_CAC_OVRD_IA__OVRRD_VALUE_MASK__GFX09         0x00000002L
#define GC_CAC_OVRD_LDS__OVRRD_SELECT_MASK              0x0000000fL
#define GC_CAC_OVRD_LDS__OVRRD_VALUE_MASK               0x000000f0L
#define GC_CAC_OVRD_PA__OVRRD_SELECT_MASK               0x00000003L
#define GC_CAC_OVRD_PA__OVRRD_VALUE_MASK                0x0000000cL
#define GC_CAC_OVRD_PC__OVRRD_SELECT_MASK               0x00000001L
#define GC_CAC_OVRD_PC__OVRRD_VALUE_MASK                0x00000002L
#define GC_CAC_OVRD_RMI__OVRRD_SELECT_MASK              0x00000001L
#define GC_CAC_OVRD_RMI__OVRRD_VALUE_MASK               0x00000002L
#define GC_CAC_OVRD_SC__OVRRD_SELECT_MASK               0x00000001L
#define GC_CAC_OVRD_SC__OVRRD_VALUE_MASK                0x00000002L
#define GC_CAC_OVRD_SPI__OVRRD_SELECT_MASK              0x0000003fL
#define GC_CAC_OVRD_SPI__OVRRD_VALUE_MASK               0x00000fc0L
#define GC_CAC_OVRD_SXRB__OVRRD_SELECT_MASK             0x00000001L
#define GC_CAC_OVRD_SXRB__OVRRD_VALUE_MASK              0x00000002L
#define GC_CAC_OVRD_SX__OVRRD_SELECT_MASK               0x00000001L
#define GC_CAC_OVRD_SX__OVRRD_VALUE_MASK                0x00000002L
#define GC_CAC_OVRD_TA__OVRRD_SELECT_MASK               0x00000001L
#define GC_CAC_OVRD_TA__OVRRD_VALUE_MASK                0x00000002L
#define GC_CAC_OVRD_TCC__OVRRD_SELECT_MASK__GFX09       0x0000001fL
#define GC_CAC_OVRD_TCC__OVRRD_VALUE_MASK__GFX09        0x000003e0L
#define GC_CAC_OVRD_TCP__OVRRD_SELECT_MASK              0x0000001fL
#define GC_CAC_OVRD_TCP__OVRRD_VALUE_MASK               0x000003e0L
#define GC_CAC_OVRD_UTCL2_ATCL2__OVRRD_SELECT_MASK      0x0000001fL
#define GC_CAC_OVRD_UTCL2_ATCL2__OVRRD_VALUE_MASK       0x000003e0L
#define GC_CAC_OVRD_UTCL2_ROUTER__OVRRD_SELECT_MASK     0x000003ffL
#define GC_CAC_OVRD_UTCL2_ROUTER__OVRRD_VALUE_MASK      0x000ffc00L
#define GC_CAC_OVRD_UTCL2_VML2__OVRRD_SELECT_MASK       0x0000001fL
#define GC_CAC_OVRD_UTCL2_VML2__OVRRD_VALUE_MASK        0x000003e0L
#define GC_CAC_OVRD_UTCL2_WALKER__OVRRD_SELECT_MASK     0x0000001fL
#define GC_CAC_OVRD_UTCL2_WALKER__OVRRD_VALUE_MASK      0x000003e0L
#define GC_CAC_OVRD_VGT__OVRRD_SELECT_MASK__GFX09       0x00000007L
#define GC_CAC_OVRD_VGT__OVRRD_VALUE_MASK__GFX09        0x00000038L
#define GC_CAC_OVRD_WD__OVRRD_SELECT_MASK__GFX09        0x00000001L
#define GC_CAC_OVRD_WD__OVRRD_VALUE_MASK__GFX09         0x00000002L
#define GC_CAC_OVR_SEL__CAC_OVR_SEL_MASK                0xffffffffL
#define GC_CAC_OVR_VAL__CAC_OVR_VAL_MASK                0xffffffffL
#define GC_CAC_SOFT_CTRL__SOFT_SNAP_MASK                0x00000001L
#define GC_CAC_SOFT_CTRL__UNUSED_MASK                   0xfffffffeL
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_CBR_0__WEIGHT_CBR_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_CBR_0__WEIGHT_CBR_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_CBR_1__WEIGHT_CBR_SIG2_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_CBR_1__WEIGHT_CBR_SIG3_MASK       0xffff0000L
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG2_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG3_MASK         0xffff0000L
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_CP_1__UNUSED_0_MASK               0xffff0000L
#define GC_CAC_WEIGHT_CP_1__WEIGHT_CP_SIG2_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1_MASK__GFX09  0xffff0000L
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3_MASK__GFX09  0xffff0000L
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5_MASK__GFX09  0xffff0000L
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7_MASK__GFX09  0xffff0000L
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9_MASK__GFX09  0xffff0000L
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_DBR_0__WEIGHT_DBR_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_DBR_0__WEIGHT_DBR_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_DBR_1__WEIGHT_DBR_SIG2_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_DBR_1__WEIGHT_DBR_SIG3_MASK       0xffff0000L
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG2_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG3_MASK         0xffff0000L
#define GC_CAC_WEIGHT_EA_0__WEIGHT_EA_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_EA_0__WEIGHT_EA_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_EA_1__WEIGHT_EA_SIG2_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_EA_1__WEIGHT_EA_SIG3_MASK         0xffff0000L
#define GC_CAC_WEIGHT_EA_2__WEIGHT_EA_SIG4_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_EA_2__WEIGHT_EA_SIG5_MASK         0xffff0000L
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG2_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG3_MASK       0xffff0000L
#define GC_CAC_WEIGHT_IA_0__UNUSED_0_MASK__GFX09        0xffff0000L
#define GC_CAC_WEIGHT_IA_0__WEIGHT_IA_SIG0_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG2_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG3_MASK       0xffff0000L
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_PC_0__UNUSED_0_MASK               0xffff0000L
#define GC_CAC_WEIGHT_PC_0__WEIGHT_PC_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_RMI_0__UNUSED_MASK__GFX09         0xffff0000L
#define GC_CAC_WEIGHT_RMI_0__WEIGHT_RMI_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_SC_0__UNUSED_0_MASK               0xffff0000L
#define GC_CAC_WEIGHT_SC_0__WEIGHT_SC_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG2_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG3_MASK       0xffff0000L
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG4_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG5_MASK       0xffff0000L
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG2_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG3_MASK         0xffff0000L
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG4_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG5_MASK         0xffff0000L
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG6_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG7_MASK__GFX09  0xffff0000L
#define GC_CAC_WEIGHT_SQ_4__UNUSED_0_MASK__GFX09        0xffff0000L
#define GC_CAC_WEIGHT_SQ_4__WEIGHT_SQ_SIG8_MASK__GFX09  0x0000ffffL
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG0_MASK     0x0000ffffL
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG1_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_SX_0__UNUSED_0_MASK               0xffff0000L
#define GC_CAC_WEIGHT_SX_0__WEIGHT_SX_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_TA_0__UNUSED_0_MASK               0xffff0000L
#define GC_CAC_WEIGHT_TA_0__WEIGHT_TA_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG0_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG1_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG2_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG3_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_TCC_2__UNUSED_0_MASK__GFX09       0xffff0000L
#define GC_CAC_WEIGHT_TCC_2__WEIGHT_TCC_SIG4_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG0_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG1_MASK       0xffff0000L
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG2_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG3_MASK       0xffff0000L
#define GC_CAC_WEIGHT_TCP_2__UNUSED_0_MASK              0xffff0000L
#define GC_CAC_WEIGHT_TCP_2__WEIGHT_TCP_SIG4_MASK       0x0000ffffL
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG0_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG1_MASK         0xffff0000L
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG2_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG3_MASK         0xffff0000L
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG4_MASK         0x0000ffffL
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG5_MASK         0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ATCL2_0__WEIGHT_UTCL2_ATCL2_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ATCL2_0__WEIGHT_UTCL2_ATCL2_SIG1_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ATCL2_1__WEIGHT_UTCL2_ATCL2_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ATCL2_1__WEIGHT_UTCL2_ATCL2_SIG3_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ATCL2_2__WEIGHT_UTCL2_ATCL2_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ATCL2_2__WEIGHT_UTCL2_ATCL2_SIG5_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ROUTER_0__WEIGHT_UTCL2_ROUTER_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_0__WEIGHT_UTCL2_ROUTER_SIG1_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ROUTER_1__WEIGHT_UTCL2_ROUTER_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_1__WEIGHT_UTCL2_ROUTER_SIG3_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ROUTER_2__WEIGHT_UTCL2_ROUTER_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_2__WEIGHT_UTCL2_ROUTER_SIG5_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ROUTER_3__WEIGHT_UTCL2_ROUTER_SIG6_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_3__WEIGHT_UTCL2_ROUTER_SIG7_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_ROUTER_4__WEIGHT_UTCL2_ROUTER_SIG8_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_ROUTER_4__WEIGHT_UTCL2_ROUTER_SIG9_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_VML2_0__WEIGHT_UTCL2_VML2_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_VML2_0__WEIGHT_UTCL2_VML2_SIG1_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_VML2_1__WEIGHT_UTCL2_VML2_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_VML2_1__WEIGHT_UTCL2_VML2_SIG3_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_VML2_2__WEIGHT_UTCL2_VML2_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_VML2_2__WEIGHT_UTCL2_VML2_SIG5_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_WALKER_0__WEIGHT_UTCL2_WALKER_SIG0_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_WALKER_0__WEIGHT_UTCL2_WALKER_SIG1_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_WALKER_1__WEIGHT_UTCL2_WALKER_SIG2_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_WALKER_1__WEIGHT_UTCL2_WALKER_SIG3_MASK 0xffff0000L
#define GC_CAC_WEIGHT_UTCL2_WALKER_2__WEIGHT_UTCL2_WALKER_SIG4_MASK 0x0000ffffL
#define GC_CAC_WEIGHT_UTCL2_WALKER_2__WEIGHT_UTCL2_WALKER_SIG5_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG0_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG1_MASK__GFX09 0xffff0000L
#define GC_CAC_WEIGHT_VGT_1__UNUSED_0_MASK__GFX09       0xffff0000L
#define GC_CAC_WEIGHT_VGT_1__WEIGHT_VGT_SIG2_MASK__GFX09 0x0000ffffL
#define GC_CAC_WEIGHT_WD_0__UNUSED_0_MASK__GFX09        0xffff0000L
#define GC_CAC_WEIGHT_WD_0__WEIGHT_WD_SIG0_MASK__GFX09  0x0000ffffL
#define GC_DIDT_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK        0x00000010L
#define GC_DIDT_CTRL0__DIDT_CTRL_EN_MASK                0x00000001L
#define GC_DIDT_CTRL0__DIDT_SW_RST_MASK                 0x00000008L
#define GC_DIDT_CTRL0__DIDT_TRIGGER_THROTTLE_LOWBIT_MASK 0x000001e0L
#define GC_DIDT_CTRL0__PHASE_OFFSET_MASK                0x00000006L
#define GC_DIDT_CTRL1__MAX_POWER_MASK                   0xffff0000L
#define GC_DIDT_CTRL1__MIN_POWER_MASK                   0x0000ffffL
#define GC_DIDT_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK    0x78000000L
#define GC_DIDT_CTRL2__MAX_POWER_DELTA_MASK             0x00003fffL
#define GC_DIDT_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK    0x03ff0000L
#define GC_DIDT_CTRL2__UNUSED_0_MASK                    0x0000c000L
#define GC_DIDT_CTRL2__UNUSED_1_MASK                    0x04000000L
#define GC_DIDT_CTRL2__UNUSED_2_MASK                    0x80000000L
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_EN_MASK__GFX09 0x00000001L
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_INDEX_MASK__GFX09 0x00078000L
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_LEVEL_OVERFLOW_MASK__GFX09 0x80000000L
#define GC_DIDT_DROOP_CTRL__DIDT_DROOP_THRESHOLD_MASK__GFX09 0x00007ffeL
#define GC_DIDT_DROOP_CTRL__DIDT_LEVEL_SEL_MASK__GFX09  0x00080000L
#define GC_DIDT_WEIGHT_1__DBR_WEIGHT_MASK__GFX09        0x000000ffL
#define GC_DIDT_WEIGHT__DB_WEIGHT_MASK                  0x0000ff00L
#define GC_DIDT_WEIGHT__SQ_WEIGHT_MASK                  0x000000ffL
#define GC_DIDT_WEIGHT__TCP_WEIGHT_MASK                 0xff000000L
#define GC_DIDT_WEIGHT__TD_WEIGHT_MASK                  0x00ff0000L
#define GC_EDC_CTRL__EDC_ALLOW_WRITE_PWRDELTA_MASK      0x00000200L
#define GC_EDC_CTRL__EDC_CLK_EN_OVERRIDE_MASK           0x00000004L
#define GC_EDC_CTRL__EDC_EN_MASK                        0x00000001L
#define GC_EDC_CTRL__EDC_FORCE_STALL_MASK               0x00000008L
#define GC_EDC_CTRL__EDC_SW_RST_MASK                    0x00000002L
#define GC_EDC_CTRL__EDC_TRIGGER_THROTTLE_LOWBIT_MASK   0x000001f0L
#define GC_EDC_CTRL__UNUSED_0_MASK__GFX09               0xfffffc00L
#define GC_EDC_DROOP_CTRL__AVG_PSM_SEL_MASK__GFX09      0x00100000L
#define GC_EDC_DROOP_CTRL__EDC_DROOP_LEVEL_EN_MASK__GFX09 0x00000001L
#define GC_EDC_DROOP_CTRL__EDC_DROOP_LEVEL_INDEX_MASK__GFX09 0x000f8000L
#define GC_EDC_DROOP_CTRL__EDC_DROOP_THRESHOLD_MASK__GFX09 0x00007ffeL
#define GC_EDC_DROOP_CTRL__EDC_LEVEL_SEL_MASK__GFX09    0x00200000L
#define GC_EDC_OVERFLOW__EDC_DROOP_LEVEL_OVERFLOW_MASK__GFX09 0x00020000L
#define GC_EDC_OVERFLOW__EDC_ROLLING_POWER_DELTA_OVERFLOW_MASK 0x00000001L
#define GC_EDC_OVERFLOW__EDC_THROTTLE_LEVEL_OVERFLOW_COUNTER_MASK 0x0001fffeL
#define GC_EDC_OVERFLOW__PSM_COUNTER_MASK               0xfffc0000L
#define GC_EDC_ROLLING_POWER_DELTA__EDC_ROLLING_POWER_DELTA_MASK 0xffffffffL
#define GC_EDC_STATUS__EDC_ROLLING_DROOP_DELTA_MASK__GFX09 0x03fffff8L
#define GC_EDC_STATUS__EDC_THROTTLE_LEVEL_MASK          0x00000007L
#define GC_EDC_THRESHOLD__EDC_THRESHOLD_MASK            0xffffffffL
#define GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK           0x00030000L
#define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK       0x0f000000L
#define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK      0x00001000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK      0x00100000L
#define GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK          0x00000f00L
#define GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK          0x000f0000L
#define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK__GFX09 0xffff0000L
#define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK      0x00000006L
#define GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK__GFX09 0x00000010L
#define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK 0x00000008L
#define GDS_ATOM_BASE__BASE_MASK                        0x0000ffffL
#define GDS_ATOM_BASE__UNUSED_MASK                      0xffff0000L
#define GDS_ATOM_CNTL__AINC_MASK                        0x0000003fL
#define GDS_ATOM_CNTL__DMODE_MASK                       0x00000300L
#define GDS_ATOM_CNTL__UNUSED1_MASK                     0x000000c0L
#define GDS_ATOM_CNTL__UNUSED2_MASK                     0xfffffc00L
#define GDS_ATOM_COMPLETE__COMPLETE_MASK                0x00000001L
#define GDS_ATOM_COMPLETE__UNUSED_MASK                  0xfffffffeL
#define GDS_ATOM_DST__DST_MASK                          0xffffffffL
#define GDS_ATOM_OFFSET0__OFFSET0_MASK                  0x000000ffL
#define GDS_ATOM_OFFSET0__UNUSED_MASK                   0xffffff00L
#define GDS_ATOM_OFFSET1__OFFSET1_MASK                  0x000000ffL
#define GDS_ATOM_OFFSET1__UNUSED_MASK                   0xffffff00L
#define GDS_ATOM_OP__OP_MASK                            0x000000ffL
#define GDS_ATOM_OP__UNUSED_MASK                        0xffffff00L
#define GDS_ATOM_READ0_U__DATA_MASK                     0xffffffffL
#define GDS_ATOM_READ0__DATA_MASK                       0xffffffffL
#define GDS_ATOM_READ1_U__DATA_MASK                     0xffffffffL
#define GDS_ATOM_READ1__DATA_MASK                       0xffffffffL
#define GDS_ATOM_SIZE__SIZE_MASK                        0x0000ffffL
#define GDS_ATOM_SIZE__UNUSED_MASK                      0xffff0000L
#define GDS_ATOM_SRC0_U__DATA_MASK                      0xffffffffL
#define GDS_ATOM_SRC0__DATA_MASK                        0xffffffffL
#define GDS_ATOM_SRC1_U__DATA_MASK                      0xffffffffL
#define GDS_ATOM_SRC1__DATA_MASK                        0xffffffffL
#define GDS_CNTL_STATUS__CREDIT_BUSY0_MASK              0x00000800L
#define GDS_CNTL_STATUS__CREDIT_BUSY1_MASK              0x00001000L
#define GDS_CNTL_STATUS__CREDIT_BUSY2_MASK              0x00002000L
#define GDS_CNTL_STATUS__CREDIT_BUSY3_MASK              0x00004000L
#define GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK          0x00000010L
#define GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK          0x00000008L
#define GDS_CNTL_STATUS__DS_BUSY_MASK                   0x00000100L
#define GDS_CNTL_STATUS__DS_RD_CLAMP_MASK               0x00000040L
#define GDS_CNTL_STATUS__DS_WR_CLAMP_MASK               0x00000020L
#define GDS_CNTL_STATUS__GDS_BUSY_MASK                  0x00000001L
#define GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK            0x00000080L
#define GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK            0x00000002L
#define GDS_CNTL_STATUS__GWS_BUSY_MASK                  0x00000200L
#define GDS_CNTL_STATUS__ORD_APP_BUSY_MASK              0x00000004L
#define GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK             0x00000400L
#define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK       0x00000fffL
#define GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK              0x00000006L
#define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK              0x00000018L
#define GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK              0x00000060L
#define GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK              0x00000180L
#define GDS_CS_CTXSW_CNT0__PTR_MASK                     0xffff0000L
#define GDS_CS_CTXSW_CNT0__UPDN_MASK                    0x0000ffffL
#define GDS_CS_CTXSW_CNT1__PTR_MASK                     0xffff0000L
#define GDS_CS_CTXSW_CNT1__UPDN_MASK                    0x0000ffffL
#define GDS_CS_CTXSW_CNT2__PTR_MASK                     0xffff0000L
#define GDS_CS_CTXSW_CNT2__UPDN_MASK                    0x0000ffffL
#define GDS_CS_CTXSW_CNT3__PTR_MASK                     0xffff0000L
#define GDS_CS_CTXSW_CNT3__UPDN_MASK                    0x0000ffffL
#define GDS_CS_CTXSW_STATUS__R_MASK                     0x00000001L
#define GDS_CS_CTXSW_STATUS__UNUSED_MASK                0xfffffffcL
#define GDS_CS_CTXSW_STATUS__W_MASK                     0x00000002L
#define GDS_DSM_CNTL2__GDS_INJECT_DELAY_MASK            0xfc000000L
#define GDS_DSM_CNTL2__GDS_INPUT_QUEUE_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define GDS_DSM_CNTL2__GDS_INPUT_QUEUE_SELECT_INJECT_DELAY_MASK 0x00000020L
#define GDS_DSM_CNTL2__GDS_MEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define GDS_DSM_CNTL2__GDS_MEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define GDS_DSM_CNTL2__GDS_PHY_CMD_RAM_SELECT_INJECT_DELAY_MASK 0x00000100L
#define GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_ENABLE_ERROR_INJECT_MASK 0x00000600L
#define GDS_DSM_CNTL2__GDS_PHY_DATA_RAM_SELECT_INJECT_DELAY_MASK 0x00000800L
#define GDS_DSM_CNTL2__GDS_PIPE_MEM_ENABLE_ERROR_INJECT_MASK 0x00003000L
#define GDS_DSM_CNTL2__GDS_PIPE_MEM_SELECT_INJECT_DELAY_MASK 0x00004000L
#define GDS_DSM_CNTL2__UNUSED_MASK                      0x03ff8000L
#define GDS_DSM_CNTL__GDS_INPUT_QUEUE_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define GDS_DSM_CNTL__GDS_MEM_ENABLE_SINGLE_WRITE_MASK  0x00000004L
#define GDS_DSM_CNTL__GDS_PHY_CMD_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define GDS_DSM_CNTL__GDS_PHY_DATA_RAM_ENABLE_SINGLE_WRITE_MASK 0x00000800L
#define GDS_DSM_CNTL__GDS_PIPE_MEM_ENABLE_SINGLE_WRITE_MASK 0x00004000L
#define GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_0_MASK 0x00000008L
#define GDS_DSM_CNTL__SEL_DSM_GDS_INPUT_QUEUE_IRRITATOR_DATA_1_MASK 0x00000010L
#define GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_0_MASK 0x00000001L
#define GDS_DSM_CNTL__SEL_DSM_GDS_MEM_IRRITATOR_DATA_1_MASK 0x00000002L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_0_MASK 0x00000040L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_CMD_RAM_IRRITATOR_DATA_1_MASK 0x00000080L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_0_MASK 0x00000200L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PHY_DATA_RAM_IRRITATOR_DATA_1_MASK 0x00000400L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_0_MASK 0x00001000L
#define GDS_DSM_CNTL__SEL_DSM_GDS_PIPE_MEM_IRRITATOR_DATA_1_MASK 0x00002000L
#define GDS_DSM_CNTL__UNUSED_MASK                       0xffff8000L
#define GDS_EDC_CNT__GDS_INPUT_QUEUE_SED_MASK           0x0000000cL
#define GDS_EDC_CNT__GDS_MEM_DED_MASK                   0x00000003L
#define GDS_EDC_CNT__GDS_MEM_SEC_MASK                   0x00000030L
#define GDS_EDC_CNT__UNUSED_MASK                        0xffffffc0L
#define GDS_EDC_GRBM_CNT__DED_MASK                      0x00000003L
#define GDS_EDC_GRBM_CNT__SEC_MASK                      0x0000000cL
#define GDS_EDC_GRBM_CNT__UNUSED_MASK                   0xfffffff0L
#define GDS_EDC_OA_DED__ME0_CS_DED_MASK                 0x00000004L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED_MASK         0x00000008L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK        0x00000001L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK        0x00000002L
#define GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK              0x00000010L
#define GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK              0x00000020L
#define GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK              0x00000040L
#define GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK              0x00000080L
#define GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK              0x00000100L
#define GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK              0x00000200L
#define GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK              0x00000400L
#define GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK              0x00000800L
#define GDS_EDC_OA_DED__UNUSED1_MASK                    0xfffff000L
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED_MASK    0x0000000cL
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC_MASK    0x00000003L
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_DED_MASK    0x000000c0L
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_RAM_MEM_SEC_MASK    0x00000030L
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_RAM_MEM_SED_MASK   0x00000300L
#define GDS_EDC_OA_PHY_CNT__UNUSED1_MASK                0xfffffc00L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED_MASK 0x0000000cL
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC_MASK 0x00000003L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED_MASK 0x000000c0L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC_MASK 0x00000030L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED_MASK 0x00000c00L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC_MASK 0x00000300L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED_MASK 0x0000c000L
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC_MASK 0x00003000L
#define GDS_EDC_OA_PIPE_CNT__UNUSED_MASK                0xffff0000L
#define GDS_ENHANCE__AUTO_INC_INDEX_MASK                0x00010000L
#define GDS_ENHANCE__CGPG_RESTORE_MASK                  0x00020000L
#define GDS_ENHANCE__GDSA_PC_CGTS_DIS_MASK__GFX09       0x00080000L
#define GDS_ENHANCE__GDSO_PC_CGTS_DIS_MASK__GFX09       0x00100000L
#define GDS_ENHANCE__MISC_MASK                          0x0000ffffL
#define GDS_ENHANCE__RD_BUF_TAG_MISS_MASK__GFX09        0x00040000L
#define GDS_ENHANCE__WD_GDS_CSB_OVERRIDE_MASK__GFX09    0x00200000L
#define GDS_GFX_CTXSW_STATUS__R_MASK                    0x00000001L
#define GDS_GFX_CTXSW_STATUS__UNUSED_MASK               0xfffffffcL
#define GDS_GFX_CTXSW_STATUS__W_MASK                    0x00000002L
#define GDS_GS_CTXSW_CNT0__PTR_MASK                     0xffff0000L
#define GDS_GS_CTXSW_CNT0__UPDN_MASK                    0x0000ffffL
#define GDS_GS_CTXSW_CNT1__PTR_MASK                     0xffff0000L
#define GDS_GS_CTXSW_CNT1__UPDN_MASK                    0x0000ffffL
#define GDS_GS_CTXSW_CNT2__PTR_MASK                     0xffff0000L
#define GDS_GS_CTXSW_CNT2__UPDN_MASK                    0x0000ffffL
#define GDS_GS_CTXSW_CNT3__PTR_MASK                     0xffff0000L
#define GDS_GS_CTXSW_CNT3__UPDN_MASK                    0x0000ffffL
#define GDS_GWS_RESET0__RESOURCE0_RESET_MASK            0x00000001L
#define GDS_GWS_RESET0__RESOURCE10_RESET_MASK           0x00000400L
#define GDS_GWS_RESET0__RESOURCE11_RESET_MASK           0x00000800L
#define GDS_GWS_RESET0__RESOURCE12_RESET_MASK           0x00001000L
#define GDS_GWS_RESET0__RESOURCE13_RESET_MASK           0x00002000L
#define GDS_GWS_RESET0__RESOURCE14_RESET_MASK           0x00004000L
#define GDS_GWS_RESET0__RESOURCE15_RESET_MASK           0x00008000L
#define GDS_GWS_RESET0__RESOURCE16_RESET_MASK           0x00010000L
#define GDS_GWS_RESET0__RESOURCE17_RESET_MASK           0x00020000L
#define GDS_GWS_RESET0__RESOURCE18_RESET_MASK           0x00040000L
#define GDS_GWS_RESET0__RESOURCE19_RESET_MASK           0x00080000L
#define GDS_GWS_RESET0__RESOURCE1_RESET_MASK            0x00000002L
#define GDS_GWS_RESET0__RESOURCE20_RESET_MASK           0x00100000L
#define GDS_GWS_RESET0__RESOURCE21_RESET_MASK           0x00200000L
#define GDS_GWS_RESET0__RESOURCE22_RESET_MASK           0x00400000L
#define GDS_GWS_RESET0__RESOURCE23_RESET_MASK           0x00800000L
#define GDS_GWS_RESET0__RESOURCE24_RESET_MASK           0x01000000L
#define GDS_GWS_RESET0__RESOURCE25_RESET_MASK           0x02000000L
#define GDS_GWS_RESET0__RESOURCE26_RESET_MASK           0x04000000L
#define GDS_GWS_RESET0__RESOURCE27_RESET_MASK           0x08000000L
#define GDS_GWS_RESET0__RESOURCE28_RESET_MASK           0x10000000L
#define GDS_GWS_RESET0__RESOURCE29_RESET_MASK           0x20000000L
#define GDS_GWS_RESET0__RESOURCE2_RESET_MASK            0x00000004L
#define GDS_GWS_RESET0__RESOURCE30_RESET_MASK           0x40000000L
#define GDS_GWS_RESET0__RESOURCE31_RESET_MASK           0x80000000L
#define GDS_GWS_RESET0__RESOURCE3_RESET_MASK            0x00000008L
#define GDS_GWS_RESET0__RESOURCE4_RESET_MASK            0x00000010L
#define GDS_GWS_RESET0__RESOURCE5_RESET_MASK            0x00000020L
#define GDS_GWS_RESET0__RESOURCE6_RESET_MASK            0x00000040L
#define GDS_GWS_RESET0__RESOURCE7_RESET_MASK            0x00000080L
#define GDS_GWS_RESET0__RESOURCE8_RESET_MASK            0x00000100L
#define GDS_GWS_RESET0__RESOURCE9_RESET_MASK            0x00000200L
#define GDS_GWS_RESET1__RESOURCE32_RESET_MASK           0x00000001L
#define GDS_GWS_RESET1__RESOURCE33_RESET_MASK           0x00000002L
#define GDS_GWS_RESET1__RESOURCE34_RESET_MASK           0x00000004L
#define GDS_GWS_RESET1__RESOURCE35_RESET_MASK           0x00000008L
#define GDS_GWS_RESET1__RESOURCE36_RESET_MASK           0x00000010L
#define GDS_GWS_RESET1__RESOURCE37_RESET_MASK           0x00000020L
#define GDS_GWS_RESET1__RESOURCE38_RESET_MASK           0x00000040L
#define GDS_GWS_RESET1__RESOURCE39_RESET_MASK           0x00000080L
#define GDS_GWS_RESET1__RESOURCE40_RESET_MASK           0x00000100L
#define GDS_GWS_RESET1__RESOURCE41_RESET_MASK           0x00000200L
#define GDS_GWS_RESET1__RESOURCE42_RESET_MASK           0x00000400L
#define GDS_GWS_RESET1__RESOURCE43_RESET_MASK           0x00000800L
#define GDS_GWS_RESET1__RESOURCE44_RESET_MASK           0x00001000L
#define GDS_GWS_RESET1__RESOURCE45_RESET_MASK           0x00002000L
#define GDS_GWS_RESET1__RESOURCE46_RESET_MASK           0x00004000L
#define GDS_GWS_RESET1__RESOURCE47_RESET_MASK           0x00008000L
#define GDS_GWS_RESET1__RESOURCE48_RESET_MASK           0x00010000L
#define GDS_GWS_RESET1__RESOURCE49_RESET_MASK           0x00020000L
#define GDS_GWS_RESET1__RESOURCE50_RESET_MASK           0x00040000L
#define GDS_GWS_RESET1__RESOURCE51_RESET_MASK           0x00080000L
#define GDS_GWS_RESET1__RESOURCE52_RESET_MASK           0x00100000L
#define GDS_GWS_RESET1__RESOURCE53_RESET_MASK           0x00200000L
#define GDS_GWS_RESET1__RESOURCE54_RESET_MASK           0x00400000L
#define GDS_GWS_RESET1__RESOURCE55_RESET_MASK           0x00800000L
#define GDS_GWS_RESET1__RESOURCE56_RESET_MASK           0x01000000L
#define GDS_GWS_RESET1__RESOURCE57_RESET_MASK           0x02000000L
#define GDS_GWS_RESET1__RESOURCE58_RESET_MASK           0x04000000L
#define GDS_GWS_RESET1__RESOURCE59_RESET_MASK           0x08000000L
#define GDS_GWS_RESET1__RESOURCE60_RESET_MASK           0x10000000L
#define GDS_GWS_RESET1__RESOURCE61_RESET_MASK           0x20000000L
#define GDS_GWS_RESET1__RESOURCE62_RESET_MASK           0x40000000L
#define GDS_GWS_RESET1__RESOURCE63_RESET_MASK           0x80000000L
#define GDS_GWS_RESOURCE_CNTL__INDEX_MASK               0x0000003fL
#define GDS_GWS_RESOURCE_CNTL__UNUSED_MASK              0xffffffc0L
#define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK         0x0000ffffL
#define GDS_GWS_RESOURCE_CNT__UNUSED_MASK               0xffff0000L
#define GDS_GWS_RESOURCE_RESET__RESET_MASK              0x00000001L
#define GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK        0x0000ff00L
#define GDS_GWS_RESOURCE__COUNTER_MASK                  0x00001ffeL
#define GDS_GWS_RESOURCE__DED_MASK                      0x00004000L
#define GDS_GWS_RESOURCE__FLAG_MASK                     0x00000001L
#define GDS_GWS_RESOURCE__RELEASE_ALL_MASK              0x00008000L
#define GDS_GWS_RESOURCE__TYPE_MASK                     0x00002000L
#define GDS_GWS_VMID0__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID0__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID10__BASE_MASK                       0x0000003fL
#define GDS_GWS_VMID10__SIZE_MASK                       0x007f0000L
#define GDS_GWS_VMID11__BASE_MASK                       0x0000003fL
#define GDS_GWS_VMID11__SIZE_MASK                       0x007f0000L
#define GDS_GWS_VMID12__BASE_MASK                       0x0000003fL
#define GDS_GWS_VMID12__SIZE_MASK                       0x007f0000L
#define GDS_GWS_VMID13__BASE_MASK                       0x0000003fL
#define GDS_GWS_VMID13__SIZE_MASK                       0x007f0000L
#define GDS_GWS_VMID14__BASE_MASK                       0x0000003fL
#define GDS_GWS_VMID14__SIZE_MASK                       0x007f0000L
#define GDS_GWS_VMID15__BASE_MASK                       0x0000003fL
#define GDS_GWS_VMID15__SIZE_MASK                       0x007f0000L
#define GDS_GWS_VMID1__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID1__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID2__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID2__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID3__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID3__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID4__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID4__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID5__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID5__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID6__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID6__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID7__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID7__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID8__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID8__SIZE_MASK                        0x007f0000L
#define GDS_GWS_VMID9__BASE_MASK                        0x0000003fL
#define GDS_GWS_VMID9__SIZE_MASK                        0x007f0000L
#define GDS_OA_ADDRESS__DS_ADDRESS_MASK                 0x0000ffffL
#define GDS_OA_ADDRESS__ENABLE_MASK                     0x80000000L
#define GDS_OA_ADDRESS__NO_ALLOC_MASK                   0x40000000L
#define GDS_OA_CGPG_RESTORE__MEID_MASK                  0x00000f00L
#define GDS_OA_CGPG_RESTORE__PIPEID_MASK                0x0000f000L
#define GDS_OA_CGPG_RESTORE__QUEUEID_MASK               0x000f0000L
#define GDS_OA_CGPG_RESTORE__UNUSED_MASK                0xfff00000L
#define GDS_OA_CGPG_RESTORE__VMID_MASK                  0x000000ffL
#define GDS_OA_CNTL__INDEX_MASK                         0x0000000fL
#define GDS_OA_CNTL__UNUSED_MASK                        0xfffffff0L
#define GDS_OA_COUNTER__SPACE_AVAILABLE_MASK            0xffffffffL
#define GDS_OA_INCDEC__INCDEC_MASK                      0x80000000L
#define GDS_OA_INCDEC__VALUE_MASK                       0x7fffffffL
#define GDS_OA_RESET_MASK__ME0_CS_RESET_MASK            0x00000004L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_GS_RESET_MASK    0x00000008L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK   0x00000001L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK   0x00000002L
#define GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK         0x00000010L
#define GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK         0x00000020L
#define GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK         0x00000040L
#define GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK         0x00000080L
#define GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK         0x00000100L
#define GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK         0x00000200L
#define GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK         0x00000400L
#define GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK         0x00000800L
#define GDS_OA_RESET_MASK__UNUSED1_MASK                 0xfffff000L
#define GDS_OA_RESET__PIPE_ID_MASK                      0x0000ff00L
#define GDS_OA_RESET__RESET_MASK                        0x00000001L
#define GDS_OA_RING_SIZE__RING_SIZE_MASK                0xffffffffL
#define GDS_OA_VMID0__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID0__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID10__MASK_MASK                        0x0000ffffL
#define GDS_OA_VMID10__UNUSED_MASK                      0xffff0000L
#define GDS_OA_VMID11__MASK_MASK                        0x0000ffffL
#define GDS_OA_VMID11__UNUSED_MASK                      0xffff0000L
#define GDS_OA_VMID12__MASK_MASK                        0x0000ffffL
#define GDS_OA_VMID12__UNUSED_MASK                      0xffff0000L
#define GDS_OA_VMID13__MASK_MASK                        0x0000ffffL
#define GDS_OA_VMID13__UNUSED_MASK                      0xffff0000L
#define GDS_OA_VMID14__MASK_MASK                        0x0000ffffL
#define GDS_OA_VMID14__UNUSED_MASK                      0xffff0000L
#define GDS_OA_VMID15__MASK_MASK                        0x0000ffffL
#define GDS_OA_VMID15__UNUSED_MASK                      0xffff0000L
#define GDS_OA_VMID1__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID1__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID2__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID2__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID3__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID3__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID4__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID4__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID5__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID5__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID6__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID6__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID7__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID7__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID8__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID8__UNUSED_MASK                       0xffff0000L
#define GDS_OA_VMID9__MASK_MASK                         0x0000ffffL
#define GDS_OA_VMID9__UNUSED_MASK                       0xffff0000L
#define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK__GFX09 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK__GFX09 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK         0x00f00000L
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK__GFX09 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__GFX09 0x000003ffL
#define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK         0x00f00000L
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK__GFX09 0x000ffc00L
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__GFX09 0x000003ffL
#define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK         0x00f00000L
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK__GFX09 0x000ffc00L
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__GFX09 0x000003ffL
#define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK         0x00f00000L
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK__GFX09 0x000ffc00L
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__GFX09 0x000003ffL
#define GDS_PROTECTION_FAULT__ADDRESS_MASK              0xffff0000L
#define GDS_PROTECTION_FAULT__CU_ID_MASK                0x000003c0L
#define GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK       0x00000002L
#define GDS_PROTECTION_FAULT__GRBM_MASK                 0x00000004L
#define GDS_PROTECTION_FAULT__SH_ID_MASK                0x00000038L
#define GDS_PROTECTION_FAULT__SIMD_ID_MASK              0x00000c00L
#define GDS_PROTECTION_FAULT__WAVE_ID_MASK              0x0000f000L
#define GDS_PROTECTION_FAULT__WRITE_DIS_MASK            0x00000001L
#define GDS_PS0_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS0_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS0_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS0_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS0_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS0_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS0_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS0_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS1_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS1_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS1_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS1_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS1_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS1_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS1_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS1_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS2_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS2_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS2_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS2_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS2_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS2_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS2_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS2_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS3_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS3_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS3_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS3_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS3_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS3_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS3_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS3_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS4_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS4_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS4_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS4_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS4_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS4_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS4_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS4_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS5_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS5_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS5_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS5_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS5_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS5_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS5_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS5_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS6_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS6_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS6_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS6_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS6_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS6_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS6_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS6_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS7_CTXSW_CNT0__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS7_CTXSW_CNT0__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS7_CTXSW_CNT1__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS7_CTXSW_CNT1__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS7_CTXSW_CNT2__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS7_CTXSW_CNT2__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_PS7_CTXSW_CNT3__PTR_MASK__GFX09             0xffff0000L
#define GDS_PS7_CTXSW_CNT3__UPDN_MASK__GFX09            0x0000ffffL
#define GDS_RD_ADDR__READ_ADDR_MASK                     0xffffffffL
#define GDS_RD_BURST_ADDR__BURST_ADDR_MASK              0xffffffffL
#define GDS_RD_BURST_COUNT__BURST_COUNT_MASK            0xffffffffL
#define GDS_RD_BURST_DATA__BURST_DATA_MASK              0xffffffffL
#define GDS_RD_DATA__READ_DATA_MASK                     0xffffffffL
#define GDS_VMID0_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID0_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID10_BASE__BASE_MASK                      0x0000ffffL
#define GDS_VMID10_SIZE__SIZE_MASK                      0x0001ffffL
#define GDS_VMID11_BASE__BASE_MASK                      0x0000ffffL
#define GDS_VMID11_SIZE__SIZE_MASK                      0x0001ffffL
#define GDS_VMID12_BASE__BASE_MASK                      0x0000ffffL
#define GDS_VMID12_SIZE__SIZE_MASK                      0x0001ffffL
#define GDS_VMID13_BASE__BASE_MASK                      0x0000ffffL
#define GDS_VMID13_SIZE__SIZE_MASK                      0x0001ffffL
#define GDS_VMID14_BASE__BASE_MASK                      0x0000ffffL
#define GDS_VMID14_SIZE__SIZE_MASK                      0x0001ffffL
#define GDS_VMID15_BASE__BASE_MASK                      0x0000ffffL
#define GDS_VMID15_SIZE__SIZE_MASK                      0x0001ffffL
#define GDS_VMID1_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID1_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID2_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID2_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID3_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID3_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID4_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID4_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID5_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID5_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID6_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID6_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID7_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID7_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID8_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID8_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VMID9_BASE__BASE_MASK                       0x0000ffffL
#define GDS_VMID9_SIZE__SIZE_MASK                       0x0001ffffL
#define GDS_VM_PROTECTION_FAULT__ADDRESS_MASK           0xffff0000L
#define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK    0x00000002L
#define GDS_VM_PROTECTION_FAULT__GRBM_MASK              0x00000010L
#define GDS_VM_PROTECTION_FAULT__GWS_MASK               0x00000004L
#define GDS_VM_PROTECTION_FAULT__OA_MASK                0x00000008L
#define GDS_VM_PROTECTION_FAULT__TMZ_MASK               0x00000020L
#define GDS_VM_PROTECTION_FAULT__VMID_MASK              0x00000f00L
#define GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK         0x00000001L
#define GDS_VS_CTXSW_CNT0__PTR_MASK                     0xffff0000L
#define GDS_VS_CTXSW_CNT0__UPDN_MASK                    0x0000ffffL
#define GDS_VS_CTXSW_CNT1__PTR_MASK                     0xffff0000L
#define GDS_VS_CTXSW_CNT1__UPDN_MASK                    0x0000ffffL
#define GDS_VS_CTXSW_CNT2__PTR_MASK                     0xffff0000L
#define GDS_VS_CTXSW_CNT2__UPDN_MASK                    0x0000ffffL
#define GDS_VS_CTXSW_CNT3__PTR_MASK                     0xffff0000L
#define GDS_VS_CTXSW_CNT3__UPDN_MASK                    0x0000ffffL
#define GDS_WD_GDS_CSB__COUNTER_MASK                    0x00001fffL
#define GDS_WD_GDS_CSB__UNUSED_MASK                     0xffffe000L
#define GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK         0xffffffffL
#define GDS_WR_ADDR__WRITE_ADDR_MASK                    0xffffffffL
#define GDS_WR_BURST_ADDR__WRITE_ADDR_MASK              0xffffffffL
#define GDS_WR_BURST_DATA__WRITE_DATA_MASK              0xffffffffL
#define GDS_WR_DATA__WRITE_DATA_MASK                    0xffffffffL
#define GFX_COPY_STATE__SRC_STATE_ID_MASK               0x00000007L
#define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK       0x00010000L
#define GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK           0x00001fffL
#define GFX_PIPE_CONTROL__RESERVED_MASK                 0x0000e000L
#define GRBM_CAM_DATA__CAM_ADDR_MASK                    0x0000ffffL
#define GRBM_CAM_DATA__CAM_REMAPADDR_MASK               0xffff0000L
#define GRBM_CGTT_CLK_CNTL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define GRBM_CGTT_CLK_CNTL__ON_DELAY_MASK               0x0000000fL
#define GRBM_CGTT_CLK_CNTL__SOFT_OVERRIDE_DYN_MASK      0x40000000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE0_MASK   0x00800000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE1_MASK   0x00400000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE2_MASK   0x00200000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE3_MASK   0x00100000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE4_MASK   0x00080000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE5_MASK   0x00040000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE6_MASK   0x00020000L
#define GRBM_CGTT_CLK_CNTL__SOFT_STALL_OVERRIDE7_MASK   0x00010000L
#define GRBM_CHICKEN_BITS__DISABLE_CP_VMID_RESET_REQ_MASK 0x00000001L
#define GRBM_CHIP_REVISION__CHIP_REVISION_MASK          0x000000ffL
#define GRBM_CNTL__READ_TIMEOUT_MASK                    0x000000ffL
#define GRBM_CNTL__REPORT_LAST_RDERR_MASK               0x80000000L
#define GRBM_DSM_BYPASS__BYPASS_BITS_MASK               0x00000003L
#define GRBM_DSM_BYPASS__BYPASS_EN_MASK                 0x00000004L
#define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK        0x00001f00L
#define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK      0x0000000fL
#define GRBM_GFX_CNTL_SR_DATA__MEID_MASK                0x0000000cL
#define GRBM_GFX_CNTL_SR_DATA__PIPEID_MASK              0x00000003L
#define GRBM_GFX_CNTL_SR_DATA__QUEUEID_MASK             0x00000700L
#define GRBM_GFX_CNTL_SR_DATA__VMID_MASK                0x000000f0L
#define GRBM_GFX_CNTL_SR_SELECT__INDEX_MASK             0x00000007L
#define GRBM_GFX_CNTL__MEID_MASK                        0x0000000cL
#define GRBM_GFX_CNTL__PIPEID_MASK                      0x00000003L
#define GRBM_GFX_CNTL__QUEUEID_MASK                     0x00000700L
#define GRBM_GFX_CNTL__VMID_MASK                        0x000000f0L
#define GRBM_GFX_INDEX_SR_DATA__INSTANCE_BROADCAST_WRITES_MASK 0x40000000L
#define GRBM_GFX_INDEX_SR_DATA__INSTANCE_INDEX_MASK     0x000000ffL
#define GRBM_GFX_INDEX_SR_DATA__SE_BROADCAST_WRITES_MASK 0x80000000L
#define GRBM_GFX_INDEX_SR_DATA__SE_INDEX_MASK           0x00ff0000L
#define GRBM_GFX_INDEX_SR_DATA__SH_BROADCAST_WRITES_MASK__GFX09 0x20000000L
#define GRBM_GFX_INDEX_SR_DATA__SH_INDEX_MASK__GFX09    0x0000ff00L
#define GRBM_GFX_INDEX_SR_SELECT__INDEX_MASK            0x00000007L
#define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK  0x40000000L
#define GRBM_GFX_INDEX__INSTANCE_INDEX_MASK             0x000000ffL
#define GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK        0x80000000L
#define GRBM_GFX_INDEX__SE_INDEX_MASK                   0x00ff0000L
#define GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK__GFX09 0x20000000L
#define GRBM_GFX_INDEX__SH_INDEX_MASK__GFX09            0x0000ff00L
#define GRBM_HYP_CAM_DATA__CAM_ADDR_MASK                0x0000ffffL
#define GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK           0xffff0000L
#define GRBM_IH_CREDIT__CREDIT_VALUE_MASK               0x00000003L
#define GRBM_IH_CREDIT__IH_CLIENT_ID_MASK               0x00ff0000L
#define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK         0x00080000L
#define GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK            0x00000001L
#define GRBM_IOV_ERROR__IOV_ADDR_MASK                   0x000ffffcL
#define GRBM_IOV_ERROR__IOV_ERROR_MASK                  0x80000000L
#define GRBM_IOV_ERROR__IOV_OP_MASK                     0x08000000L
#define GRBM_IOV_ERROR__IOV_VFID_MASK                   0x03f00000L
#define GRBM_IOV_ERROR__IOV_VF_MASK                     0x04000000L
#define GRBM_NOWHERE__DATA_MASK                         0xffffffffL
#define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK       0xffffffffL
#define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK       0xffffffffL
#define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER0_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK 0x40000000L
#define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00800000L
#define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK         0x0000003fL
#define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER0_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x80000000L
#define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x08000000L
#define GRBM_PERFCOUNTER0_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK 0x20000000L
#define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00001000L
#define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x10000000L
#define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK       0xffffffffL
#define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK       0xffffffffL
#define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER1_SELECT__EA_BUSY_USER_DEFINED_MASK_MASK 0x40000000L
#define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00800000L
#define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK         0x0000003fL
#define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER1_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x80000000L
#define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x08000000L
#define GRBM_PERFCOUNTER1_SELECT__UTCL2_BUSY_USER_DEFINED_MASK_MASK 0x20000000L
#define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00001000L
#define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x10000000L
#define GRBM_PWR_CNTL2__PWR_GFX3D_REQUEST_HALT_MASK     0x00100000L
#define GRBM_PWR_CNTL2__PWR_REQUEST_HALT_MASK           0x00010000L
#define GRBM_PWR_CNTL__ALL_REQ_EN_MASK                  0x00008000L
#define GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK                0x00000003L
#define GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK                0x00000030L
#define GRBM_PWR_CNTL__GFX_REQ_EN_MASK                  0x00004000L
#define GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK                0x0000000cL
#define GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK                0x000000c0L
#define GRBM_READ_ERROR2__READ_REQUESTER_CPF_MASK       0x00010000L
#define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK   0x00080000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK 0x00100000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK 0x00200000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK 0x00400000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK 0x00800000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK  0x01000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK  0x02000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK  0x04000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK  0x08000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK  0x10000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK  0x20000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK  0x40000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK  0x80000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK       0x00040000L
#define GRBM_READ_ERROR2__READ_REQUESTER_RSMU_MASK      0x00020000L
#define GRBM_READ_ERROR__READ_ADDRESS_MASK              0x0003fffcL
#define GRBM_READ_ERROR__READ_ERROR_MASK                0x80000000L
#define GRBM_READ_ERROR__READ_MEID_MASK                 0x00c00000L
#define GRBM_READ_ERROR__READ_PIPEID_MASK               0x00300000L
#define GRBM_RSMU_CFG__APERTURE_ID_MASK                 0x00000fffL
#define GRBM_RSMU_CFG__DEBUG_MASK_MASK                  0x00020000L
#define GRBM_RSMU_CFG__POSTED_WR_MASK                   0x00010000L
#define GRBM_RSMU_CFG__QOS_MASK                         0x0000f000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ADDRESS_MASK    0x000ffffcL
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_MASK      0x80000000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_ERROR_TYPE_MASK 0x08000000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_VFID_MASK       0x07e00000L
#define GRBM_RSMU_READ_ERROR__RSMU_READ_VF_MASK         0x00100000L
#define GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK            0xffffffffL
#define GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK            0xffffffffL
#define GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK            0xffffffffL
#define GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK            0xffffffffL
#define GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK            0xffffffffL
#define GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK            0xffffffffL
#define GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK            0xffffffffL
#define GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK            0xffffffffL
#define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK    0xffffffffL
#define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK    0xffffffffL
#define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK      0x0000003fL
#define GRBM_SE0_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00080000L
#define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK    0xffffffffL
#define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK    0xffffffffL
#define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK      0x0000003fL
#define GRBM_SE1_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00080000L
#define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK    0xffffffffL
#define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK    0xffffffffL
#define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK      0x0000003fL
#define GRBM_SE2_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00080000L
#define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK    0xffffffffL
#define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK    0xffffffffL
#define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK      0x0000003fL
#define GRBM_SE3_PERFCOUNTER_SELECT__RMI_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__GFX09 0x00080000L
#define GRBM_SKEW_CNTL__SKEW_COUNT_MASK                 0x00000fc0L
#define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK         0x0000003fL
#define GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK            0x00100000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPAXI_MASK          0x00200000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK            0x00040000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK            0x00020000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK            0x00080000L
#define GRBM_SOFT_RESET__SOFT_RESET_CP_MASK             0x00000001L
#define GRBM_SOFT_RESET__SOFT_RESET_EA_MASK             0x00400000L
#define GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK            0x00010000L
#define GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK            0x00000004L
#define GRBM_STATUS2__CPAXI_BUSY_MASK                   0x80000000L
#define GRBM_STATUS2__CPC_BUSY_MASK                     0x20000000L
#define GRBM_STATUS2__CPF_BUSY_MASK                     0x10000000L
#define GRBM_STATUS2__CPF_RQ_PENDING_MASK               0x00080000L
#define GRBM_STATUS2__CPG_BUSY_MASK                     0x40000000L
#define GRBM_STATUS2__EA_BUSY_MASK                      0x00010000L
#define GRBM_STATUS2__EA_LINK_BUSY_MASK                 0x00100000L
#define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK       0x00000010L
#define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK       0x0000000fL
#define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK       0x00000020L
#define GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK          0x00000040L
#define GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK          0x00000080L
#define GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK          0x00000100L
#define GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK          0x00000200L
#define GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK          0x00000400L
#define GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK          0x00000800L
#define GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK          0x00001000L
#define GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK          0x00002000L
#define GRBM_STATUS2__RLC_BUSY_MASK                     0x01000000L
#define GRBM_STATUS2__RLC_RQ_PENDING_MASK               0x00004000L
#define GRBM_STATUS2__RMI_BUSY_MASK                     0x00020000L
#define GRBM_STATUS2__TCC_CC_RESIDENT_MASK__GFX09       0x04000000L
#define GRBM_STATUS2__TC_BUSY_MASK__GFX09               0x02000000L
#define GRBM_STATUS2__UTCL2_BUSY_MASK                   0x00008000L
#define GRBM_STATUS2__UTCL2_RQ_PENDING_MASK             0x00040000L
#define GRBM_STATUS_SE0__BCI_BUSY_MASK                  0x00400000L
#define GRBM_STATUS_SE0__CB_BUSY_MASK                   0x80000000L
#define GRBM_STATUS_SE0__CB_CLEAN_MASK                  0x00000004L
#define GRBM_STATUS_SE0__DB_BUSY_MASK                   0x40000000L
#define GRBM_STATUS_SE0__DB_CLEAN_MASK                  0x00000002L
#define GRBM_STATUS_SE0__PA_BUSY_MASK                   0x01000000L
#define GRBM_STATUS_SE0__RMI_BUSY_MASK                  0x00200000L
#define GRBM_STATUS_SE0__SC_BUSY_MASK                   0x20000000L
#define GRBM_STATUS_SE0__SPI_BUSY_MASK                  0x08000000L
#define GRBM_STATUS_SE0__SX_BUSY_MASK                   0x04000000L
#define GRBM_STATUS_SE0__TA_BUSY_MASK                   0x02000000L
#define GRBM_STATUS_SE0__VGT_BUSY_MASK__GFX09           0x00800000L
#define GRBM_STATUS_SE1__BCI_BUSY_MASK                  0x00400000L
#define GRBM_STATUS_SE1__CB_BUSY_MASK                   0x80000000L
#define GRBM_STATUS_SE1__CB_CLEAN_MASK                  0x00000004L
#define GRBM_STATUS_SE1__DB_BUSY_MASK                   0x40000000L
#define GRBM_STATUS_SE1__DB_CLEAN_MASK                  0x00000002L
#define GRBM_STATUS_SE1__PA_BUSY_MASK                   0x01000000L
#define GRBM_STATUS_SE1__RMI_BUSY_MASK                  0x00200000L
#define GRBM_STATUS_SE1__SC_BUSY_MASK                   0x20000000L
#define GRBM_STATUS_SE1__SPI_BUSY_MASK                  0x08000000L
#define GRBM_STATUS_SE1__SX_BUSY_MASK                   0x04000000L
#define GRBM_STATUS_SE1__TA_BUSY_MASK                   0x02000000L
#define GRBM_STATUS_SE1__VGT_BUSY_MASK__GFX09           0x00800000L
#define GRBM_STATUS_SE2__BCI_BUSY_MASK                  0x00400000L
#define GRBM_STATUS_SE2__CB_BUSY_MASK                   0x80000000L
#define GRBM_STATUS_SE2__CB_CLEAN_MASK                  0x00000004L
#define GRBM_STATUS_SE2__DB_BUSY_MASK                   0x40000000L
#define GRBM_STATUS_SE2__DB_CLEAN_MASK                  0x00000002L
#define GRBM_STATUS_SE2__PA_BUSY_MASK                   0x01000000L
#define GRBM_STATUS_SE2__RMI_BUSY_MASK                  0x00200000L
#define GRBM_STATUS_SE2__SC_BUSY_MASK                   0x20000000L
#define GRBM_STATUS_SE2__SPI_BUSY_MASK                  0x08000000L
#define GRBM_STATUS_SE2__SX_BUSY_MASK                   0x04000000L
#define GRBM_STATUS_SE2__TA_BUSY_MASK                   0x02000000L
#define GRBM_STATUS_SE2__VGT_BUSY_MASK__GFX09           0x00800000L
#define GRBM_STATUS_SE3__BCI_BUSY_MASK                  0x00400000L
#define GRBM_STATUS_SE3__CB_BUSY_MASK                   0x80000000L
#define GRBM_STATUS_SE3__CB_CLEAN_MASK                  0x00000004L
#define GRBM_STATUS_SE3__DB_BUSY_MASK                   0x40000000L
#define GRBM_STATUS_SE3__DB_CLEAN_MASK                  0x00000002L
#define GRBM_STATUS_SE3__PA_BUSY_MASK                   0x01000000L
#define GRBM_STATUS_SE3__RMI_BUSY_MASK                  0x00200000L
#define GRBM_STATUS_SE3__SC_BUSY_MASK                   0x20000000L
#define GRBM_STATUS_SE3__SPI_BUSY_MASK                  0x08000000L
#define GRBM_STATUS_SE3__SX_BUSY_MASK                   0x04000000L
#define GRBM_STATUS_SE3__TA_BUSY_MASK                   0x02000000L
#define GRBM_STATUS_SE3__VGT_BUSY_MASK__GFX09           0x00800000L
#define GRBM_STATUS__BCI_BUSY_MASK                      0x00800000L
#define GRBM_STATUS__CB_BUSY_MASK                       0x40000000L
#define GRBM_STATUS__CB_CLEAN_MASK                      0x00002000L
#define GRBM_STATUS__CP_BUSY_MASK                       0x20000000L
#define GRBM_STATUS__CP_COHERENCY_BUSY_MASK             0x10000000L
#define GRBM_STATUS__DB_BUSY_MASK                       0x04000000L
#define GRBM_STATUS__DB_CLEAN_MASK                      0x00001000L
#define GRBM_STATUS__GDS_BUSY_MASK                      0x00008000L
#define GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK            0x00000200L
#define GRBM_STATUS__GUI_ACTIVE_MASK                    0x80000000L
#define GRBM_STATUS__IA_BUSY_MASK__GFX09                0x00080000L
#define GRBM_STATUS__IA_BUSY_NO_DMA_MASK__GFX09         0x00040000L
#define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK        0x00000080L
#define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK        0x0000000fL
#define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK        0x00000100L
#define GRBM_STATUS__PA_BUSY_MASK                       0x02000000L
#define GRBM_STATUS__RSMU_RQ_PENDING_MASK               0x00000020L
#define GRBM_STATUS__SC_BUSY_MASK                       0x01000000L
#define GRBM_STATUS__SPI_BUSY_MASK                      0x00400000L
#define GRBM_STATUS__SX_BUSY_MASK                       0x00100000L
#define GRBM_STATUS__TA_BUSY_MASK                       0x00004000L
#define GRBM_STATUS__VGT_BUSY_MASK__GFX09               0x00020000L
#define GRBM_STATUS__WD_BUSY_MASK__GFX09                0x00200000L
#define GRBM_STATUS__WD_BUSY_NO_DMA_MASK__GFX09         0x00010000L
#define GRBM_TRAP_ADDR_MSK__DATA_MASK                   0x0003ffffL
#define GRBM_TRAP_ADDR__DATA_MASK                       0x0003ffffL
#define GRBM_TRAP_OP__RW_MASK                           0x00000001L
#define GRBM_TRAP_WD_MSK__DATA_MASK                     0xffffffffL
#define GRBM_TRAP_WD__DATA_MASK                         0xffffffffL
#define GRBM_UTCL2_INVAL_RANGE_END__DATA_MASK           0x0003ffffL
#define GRBM_UTCL2_INVAL_RANGE_START__DATA_MASK         0x0003ffffL
#define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK    0x000000ffL
#define GRBM_WRITE_ERROR__WRITE_ERROR_MASK              0x80000000L
#define GRBM_WRITE_ERROR__WRITE_MEID_MASK               0x00c00000L
#define GRBM_WRITE_ERROR__WRITE_PIPEID_MASK             0x00300000L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK      0x00000001L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RSMU_MASK     0x00000002L
#define GRBM_WRITE_ERROR__WRITE_SSRCID_MASK             0x0000001cL
#define GRBM_WRITE_ERROR__WRITE_VF_MASK                 0x00001000L
#define GRBM_WRITE_ERROR__WRITE_VMID_MASK               0x0001e000L
#define IA_CNTL_STATUS__IA_ADC_BUSY_MASK__GFX09         0x00000010L
#define IA_CNTL_STATUS__IA_BUSY_MASK__GFX09             0x00000001L
#define IA_CNTL_STATUS__IA_DMA_BUSY_MASK__GFX09         0x00000002L
#define IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK__GFX09     0x00000004L
#define IA_CNTL_STATUS__IA_GRP_BUSY_MASK__GFX09         0x00000008L
#define IA_ENHANCE__MISC_MASK                           0xffffffffL
#define IA_MULTI_VGT_PARAM__EN_INST_OPT_ADV_MASK__GFX09 0x00400000L
#define IA_MULTI_VGT_PARAM__EN_INST_OPT_BASIC_MASK__GFX09 0x00200000L
#define IA_MULTI_VGT_PARAM__HW_USE_ONLY_MASK__GFX09     0x00800000L
#define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK     0x00040000L
#define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK     0x00010000L
#define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK         0x0000ffffL
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK          0x00080000L
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK          0x00020000L
#define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK       0x00100000L
#define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__GFX09 0xf0000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__GFX09 0x0f000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__GFX09  0x000003ffL
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__GFX09  0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__GFX09   0x00f00000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__GFX09  0x0f000000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__GFX09   0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__GFX09    0x000003ffL
#define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define IA_UTCL1_CNTL__BYPASS_MASK                      0x02000000L
#define IA_UTCL1_CNTL__DROP_MODE_MASK                   0x01000000L
#define IA_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09  0x20000000L
#define IA_UTCL1_CNTL__FORCE_SNOOP_MASK                 0x10000000L
#define IA_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK             0x08000000L
#define IA_UTCL1_CNTL__INVALIDATE_MASK                  0x04000000L
#define IA_UTCL1_CNTL__VMID_RESET_MODE_MASK             0x00800000L
#define IA_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK        0x000fffffL
#define IA_UTCL1_STATUS__FAULT_DETECTED_MASK            0x00000001L
#define IA_UTCL1_STATUS__FAULT_UTCL1ID_MASK             0x00003f00L
#define IA_UTCL1_STATUS__PRT_DETECTED_MASK              0x00000004L
#define IA_UTCL1_STATUS__PRT_UTCL1ID_MASK               0x3f000000L
#define IA_UTCL1_STATUS__RETRY_DETECTED_MASK            0x00000002L
#define IA_UTCL1_STATUS__RETRY_UTCL1ID_MASK             0x003f0000L
#define IH_ACTIVE_FCN_ID__PF_VF_MASK                    0x80000000L
#define IH_CHICKEN__ACTIVE_FCN_ID_PROT_ENABLE_MASK      0x00000001L
#define IH_CID_REMAP_DATA__CLIENT_ID_MASK               0x000000ffL
#define IH_CID_REMAP_INDEX__INDEX_MASK                  0x00000003L
#define IH_CLIENT_CFG_DATA__CLIENT_TYPE_MASK            0x000c0000L
#define IH_CLIENT_CFG_DATA__OVERWRITE_RING_ID_WITH_ACTIVE_FCN_ID_MASK 0x01000000L
#define IH_CLIENT_CFG_DATA__RING_ID_MASK                0x00300000L
#define IH_CLIENT_CFG_DATA__VF_RB_SELECT_MASK           0x00c00000L
#define IH_CLIENT_CFG_INDEX__INDEX_MASK                 0x0000001fL
#define IH_CLIENT_CFG__TOTAL_CLIENT_NUM_MASK            0x0000001fL
#define IH_CLIENT_CREDIT_ERROR__CLEAR_MASK              0x00000001L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_10_ERROR_MASK    0x00000400L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_11_ERROR_MASK    0x00000800L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_12_ERROR_MASK    0x00001000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_13_ERROR_MASK    0x00002000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_14_ERROR_MASK    0x00004000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_15_ERROR_MASK    0x00008000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_16_ERROR_MASK    0x00010000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_17_ERROR_MASK    0x00020000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_18_ERROR_MASK    0x00040000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_19_ERROR_MASK    0x00080000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_1_ERROR_MASK     0x00000002L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_20_ERROR_MASK    0x00100000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_21_ERROR_MASK    0x00200000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_22_ERROR_MASK    0x00400000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_23_ERROR_MASK    0x00800000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_24_ERROR_MASK    0x01000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_25_ERROR_MASK    0x02000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_26_ERROR_MASK    0x04000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_27_ERROR_MASK    0x08000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_28_ERROR_MASK    0x10000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_29_ERROR_MASK    0x20000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_2_ERROR_MASK     0x00000004L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_30_ERROR_MASK    0x40000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_31_ERROR_MASK    0x80000000L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_3_ERROR_MASK     0x00000008L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_4_ERROR_MASK     0x00000010L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_5_ERROR_MASK     0x00000020L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_6_ERROR_MASK     0x00000040L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_7_ERROR_MASK     0x00000080L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_8_ERROR_MASK     0x00000100L
#define IH_CLIENT_CREDIT_ERROR__CLIENT_9_ERROR_MASK     0x00000200L
#define IH_CLK_CTRL__DBUS_MUX_CLK_SOFT_OVERRIDE_MASK    0x08000000L
#define IH_CLK_CTRL__DYN_CLK_SOFT_OVERRIDE_MASK         0x40000000L
#define IH_CLK_CTRL__LIMIT_SMN_CLK_SOFT_OVERRIDE_MASK   0x20000000L
#define IH_CLK_CTRL__OSSSYS_SHARE_CLK_SOFT_OVERRIDE_MASK 0x10000000L
#define IH_CLK_CTRL__REG_CLK_SOFT_OVERRIDE_MASK         0x80000000L
#define IH_CNTL2__SELF_IV_FORCE_WPTR_UPDATE_ENABLE_MASK 0x00000100L
#define IH_CNTL__IH_FIFO_HIGHWATER_MASK                 0x00007f00L
#define IH_CNTL__IH_IDLE_HYSTERESIS_CNTL_MASK           0x000000c0L
#define IH_CNTL__MC_WR_CLEAN_CNT_MASK                   0x01f00000L
#define IH_CNTL__WPTR_WRITEBACK_TIMER_MASK              0x0000001fL
#define IH_COOKIE_0__CLIENT_ID_MASK                     0x000000ffL
#define IH_COOKIE_0__RESERVED_MASK                      0x70000000L
#define IH_COOKIE_0__RING_ID_MASK                       0x00ff0000L
#define IH_COOKIE_0__SOURCE_ID_MASK                     0x0000ff00L
#define IH_COOKIE_0__VMID_TYPE_MASK                     0x80000000L
#define IH_COOKIE_0__VM_ID_MASK                         0x0f000000L
#define IH_COOKIE_1__TIMESTAMP_31_0_MASK                0xffffffffL
#define IH_COOKIE_2__RESERVED_MASK                      0x7fff0000L
#define IH_COOKIE_2__TIMESTAMP_47_32_MASK               0x0000ffffL
#define IH_COOKIE_2__TIMESTAMP_SRC_MASK                 0x80000000L
#define IH_COOKIE_3__PASID_SRC_MASK                     0x80000000L
#define IH_COOKIE_3__PAS_ID_MASK                        0x0000ffffL
#define IH_COOKIE_3__RESERVED_MASK                      0x7fff0000L
#define IH_COOKIE_4__CONTEXT_ID_31_0_MASK               0xffffffffL
#define IH_COOKIE_5__CONTEXT_ID_63_32_MASK              0xffffffffL
#define IH_COOKIE_6__CONTEXT_ID_95_64_MASK              0xffffffffL
#define IH_COOKIE_7__CONTEXT_ID_128_96_MASK             0xffffffffL
#define IH_COOKIE_REC_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define IH_CREDIT_STATUS__CLIENT_10_CREDIT_RETURNED_MASK 0x00000400L
#define IH_CREDIT_STATUS__CLIENT_11_CREDIT_RETURNED_MASK 0x00000800L
#define IH_CREDIT_STATUS__CLIENT_12_CREDIT_RETURNED_MASK 0x00001000L
#define IH_CREDIT_STATUS__CLIENT_13_CREDIT_RETURNED_MASK 0x00002000L
#define IH_CREDIT_STATUS__CLIENT_14_CREDIT_RETURNED_MASK 0x00004000L
#define IH_CREDIT_STATUS__CLIENT_15_CREDIT_RETURNED_MASK 0x00008000L
#define IH_CREDIT_STATUS__CLIENT_16_CREDIT_RETURNED_MASK 0x00010000L
#define IH_CREDIT_STATUS__CLIENT_17_CREDIT_RETURNED_MASK 0x00020000L
#define IH_CREDIT_STATUS__CLIENT_18_CREDIT_RETURNED_MASK 0x00040000L
#define IH_CREDIT_STATUS__CLIENT_19_CREDIT_RETURNED_MASK 0x00080000L
#define IH_CREDIT_STATUS__CLIENT_1_CREDIT_RETURNED_MASK 0x00000002L
#define IH_CREDIT_STATUS__CLIENT_20_CREDIT_RETURNED_MASK 0x00100000L
#define IH_CREDIT_STATUS__CLIENT_21_CREDIT_RETURNED_MASK 0x00200000L
#define IH_CREDIT_STATUS__CLIENT_22_CREDIT_RETURNED_MASK 0x00400000L
#define IH_CREDIT_STATUS__CLIENT_23_CREDIT_RETURNED_MASK 0x00800000L
#define IH_CREDIT_STATUS__CLIENT_24_CREDIT_RETURNED_MASK 0x01000000L
#define IH_CREDIT_STATUS__CLIENT_25_CREDIT_RETURNED_MASK 0x02000000L
#define IH_CREDIT_STATUS__CLIENT_26_CREDIT_RETURNED_MASK 0x04000000L
#define IH_CREDIT_STATUS__CLIENT_27_CREDIT_RETURNED_MASK 0x08000000L
#define IH_CREDIT_STATUS__CLIENT_28_CREDIT_RETURNED_MASK 0x10000000L
#define IH_CREDIT_STATUS__CLIENT_29_CREDIT_RETURNED_MASK 0x20000000L
#define IH_CREDIT_STATUS__CLIENT_2_CREDIT_RETURNED_MASK 0x00000004L
#define IH_CREDIT_STATUS__CLIENT_30_CREDIT_RETURNED_MASK 0x40000000L
#define IH_CREDIT_STATUS__CLIENT_31_CREDIT_RETURNED_MASK 0x80000000L
#define IH_CREDIT_STATUS__CLIENT_3_CREDIT_RETURNED_MASK 0x00000008L
#define IH_CREDIT_STATUS__CLIENT_4_CREDIT_RETURNED_MASK 0x00000010L
#define IH_CREDIT_STATUS__CLIENT_5_CREDIT_RETURNED_MASK 0x00000020L
#define IH_CREDIT_STATUS__CLIENT_6_CREDIT_RETURNED_MASK 0x00000040L
#define IH_CREDIT_STATUS__CLIENT_7_CREDIT_RETURNED_MASK 0x00000080L
#define IH_CREDIT_STATUS__CLIENT_8_CREDIT_RETURNED_MASK 0x00000100L
#define IH_CREDIT_STATUS__CLIENT_9_CREDIT_RETURNED_MASK 0x00000200L
#define IH_DOORBELL_RPTR_RING1__ENABLE_MASK             0x10000000L
#define IH_DOORBELL_RPTR_RING1__OFFSET_MASK             0x03ffffffL
#define IH_DOORBELL_RPTR_RING2__ENABLE_MASK             0x10000000L
#define IH_DOORBELL_RPTR_RING2__OFFSET_MASK             0x03ffffffL
#define IH_DOORBELL_RPTR__ENABLE_MASK                   0x10000000L
#define IH_DOORBELL_RPTR__OFFSET_MASK                   0x03ffffffL
#define IH_DSM_MATCH_DATA_CONTROL__VALUE_MASK           0x0fffffffL
#define IH_DSM_MATCH_FIELD_CONTROL__CLIENT_ID_EN_MASK   0x00000040L
#define IH_DSM_MATCH_FIELD_CONTROL__FCNID_EN_MASK       0x00000002L
#define IH_DSM_MATCH_FIELD_CONTROL__PASID_EN_MASK       0x00000020L
#define IH_DSM_MATCH_FIELD_CONTROL__RINGID_EN_MASK      0x00000008L
#define IH_DSM_MATCH_FIELD_CONTROL__SRC_EN_MASK         0x00000001L
#define IH_DSM_MATCH_FIELD_CONTROL__TIMESTAMP_EN_MASK   0x00000004L
#define IH_DSM_MATCH_FIELD_CONTROL__VMID_EN_MASK        0x00000010L
#define IH_DSM_MATCH_VALUE_BIT_31_0__VALUE_MASK         0xffffffffL
#define IH_DSM_MATCH_VALUE_BIT_63_32__VALUE_MASK        0xffffffffL
#define IH_DSM_MATCH_VALUE_BIT_95_64__VALUE_MASK        0xffffffffL
#define IH_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK          0x0003fffcL
#define IH_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK__GFX09 0xff000000L
#define IH_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define IH_GPU_IOV_VIOLATION_LOG__OPCODE_MASK           0x00040000L
#define IH_GPU_IOV_VIOLATION_LOG__VF_MASK               0x00080000L
#define IH_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define IH_INT_FLAGS__CLIENT_0_FLAG_MASK                0x00000001L
#define IH_INT_FLAGS__CLIENT_10_FLAG_MASK               0x00000400L
#define IH_INT_FLAGS__CLIENT_11_FLAG_MASK               0x00000800L
#define IH_INT_FLAGS__CLIENT_12_FLAG_MASK               0x00001000L
#define IH_INT_FLAGS__CLIENT_13_FLAG_MASK               0x00002000L
#define IH_INT_FLAGS__CLIENT_14_FLAG_MASK               0x00004000L
#define IH_INT_FLAGS__CLIENT_15_FLAG_MASK               0x00008000L
#define IH_INT_FLAGS__CLIENT_16_FLAG_MASK               0x00010000L
#define IH_INT_FLAGS__CLIENT_17_FLAG_MASK               0x00020000L
#define IH_INT_FLAGS__CLIENT_18_FLAG_MASK               0x00040000L
#define IH_INT_FLAGS__CLIENT_19_FLAG_MASK               0x00080000L
#define IH_INT_FLAGS__CLIENT_1_FLAG_MASK                0x00000002L
#define IH_INT_FLAGS__CLIENT_20_FLAG_MASK               0x00100000L
#define IH_INT_FLAGS__CLIENT_21_FLAG_MASK               0x00200000L
#define IH_INT_FLAGS__CLIENT_22_FLAG_MASK               0x00400000L
#define IH_INT_FLAGS__CLIENT_23_FLAG_MASK               0x00800000L
#define IH_INT_FLAGS__CLIENT_24_FLAG_MASK               0x01000000L
#define IH_INT_FLAGS__CLIENT_25_FLAG_MASK               0x02000000L
#define IH_INT_FLAGS__CLIENT_26_FLAG_MASK               0x04000000L
#define IH_INT_FLAGS__CLIENT_27_FLAG_MASK               0x08000000L
#define IH_INT_FLAGS__CLIENT_28_FLAG_MASK               0x10000000L
#define IH_INT_FLAGS__CLIENT_29_FLAG_MASK               0x20000000L
#define IH_INT_FLAGS__CLIENT_2_FLAG_MASK                0x00000004L
#define IH_INT_FLAGS__CLIENT_30_FLAG_MASK               0x40000000L
#define IH_INT_FLAGS__CLIENT_31_FLAG_MASK               0x80000000L
#define IH_INT_FLAGS__CLIENT_3_FLAG_MASK                0x00000008L
#define IH_INT_FLAGS__CLIENT_4_FLAG_MASK                0x00000010L
#define IH_INT_FLAGS__CLIENT_5_FLAG_MASK                0x00000020L
#define IH_INT_FLAGS__CLIENT_6_FLAG_MASK                0x00000040L
#define IH_INT_FLAGS__CLIENT_7_FLAG_MASK                0x00000080L
#define IH_INT_FLAGS__CLIENT_8_FLAG_MASK                0x00000100L
#define IH_INT_FLAGS__CLIENT_9_FLAG_MASK                0x00000200L
#define IH_INT_FLOOD_CNTL__CLEAR_INT_FLOOD_STATUS_MASK  0x00000010L
#define IH_INT_FLOOD_CNTL__FLOOD_CNTL_ENABLE_MASK       0x00000008L
#define IH_INT_FLOOD_CNTL__HIGHWATER_MASK               0x00000007L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_CLIENT_ID_MASK 0x0000ff00L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_SOURCE_ID_MASK 0x00ff0000L
#define IH_INT_FLOOD_STATUS__INT_DROPPED_MASK           0x40000000L
#define IH_INT_FLOOD_STATUS__INT_DROP_CNT_MASK          0x000000ffL
#define IH_LAST_INT_INFO0__CLIENT_ID_MASK               0x000000ffL
#define IH_LAST_INT_INFO0__RING_ID_MASK                 0x00ff0000L
#define IH_LAST_INT_INFO0__SOURCE_ID_MASK               0x0000ff00L
#define IH_LAST_INT_INFO0__VMID_TYPE_MASK               0x80000000L
#define IH_LAST_INT_INFO0__VM_ID_MASK                   0x0f000000L
#define IH_LAST_INT_INFO1__CONTEXT_ID_MASK              0xffffffffL
#define IH_LAST_INT_INFO2__PAS_ID_MASK                  0x0000ffffL
#define IH_LIMIT_INT_RATE_CNTL__LIMIT_ENABLE_MASK       0x00000001L
#define IH_LIMIT_INT_RATE_CNTL__PERF_INTERVAL_MASK      0x0000001eL
#define IH_LIMIT_INT_RATE_CNTL__PERF_RESULT_MASK        0xffe00000L
#define IH_LIMIT_INT_RATE_CNTL__PERF_THRESHOLD_MASK     0x0000ffe0L
#define IH_LIMIT_INT_RATE_CNTL__RETURN_DELAY_MASK       0x001e0000L
#define IH_MMHUB_CNTL__IV_TLVL_MASK                     0x00000700L
#define IH_MMHUB_CNTL__UNITID_MASK                      0x0000003fL
#define IH_MMHUB_CNTL__WPTR_WB_TLVL_MASK                0x00007000L
#define IH_MMHUB_ERROR__IH_BRESP_01_MASK                0x00000002L
#define IH_MMHUB_ERROR__IH_BRESP_10_MASK                0x00000004L
#define IH_MMHUB_ERROR__IH_BRESP_11_MASK                0x00000008L
#define IH_MMHUB_ERROR__IH_BUSER_NACK_01_MASK           0x00000020L
#define IH_MMHUB_ERROR__IH_BUSER_NACK_10_MASK           0x00000040L
#define IH_MMHUB_ERROR__IH_BUSER_NACK_11_MASK           0x00000080L
#define IH_PERFCOUNTER0_RESULT__PERF_COUNT_MASK         0xffffffffL
#define IH_PERFCOUNTER1_RESULT__PERF_COUNT_MASK         0xffffffffL
#define IH_PERFMON_CNTL__CLEAR0_MASK                    0x00000002L
#define IH_PERFMON_CNTL__CLEAR1_MASK                    0x00020000L
#define IH_PERFMON_CNTL__ENABLE0_MASK                   0x00000001L
#define IH_PERFMON_CNTL__ENABLE1_MASK                   0x00010000L
#define IH_RB0_INT_FLOOD_STATUS__RB_INT_DROPPED_MASK    0x80000000L
#define IH_RB1_INT_FLOOD_STATUS__RB_INT_DROPPED_MASK    0x80000000L
#define IH_RB2_INT_FLOOD_STATUS__RB_INT_DROPPED_MASK    0x80000000L
#define IH_RB_BASE_HI_RING1__ADDR_MASK                  0x000000ffL
#define IH_RB_BASE_HI_RING2__ADDR_MASK                  0x000000ffL
#define IH_RB_BASE_HI__ADDR_MASK                        0x000000ffL
#define IH_RB_BASE_RING1__ADDR_MASK                     0xffffffffL
#define IH_RB_BASE_RING2__ADDR_MASK                     0xffffffffL
#define IH_RB_BASE__ADDR_MASK                           0xffffffffL
#define IH_RB_CNTL_RING1__FULL_DRAIN_CLEAR_MASK         0x00000400L
#define IH_RB_CNTL_RING1__MC_RO_MASK                    0x00400000L
#define IH_RB_CNTL_RING1__MC_SNOOP_MASK                 0x00100000L
#define IH_RB_CNTL_RING1__MC_SPACE_MASK                 0x70000000L
#define IH_RB_CNTL_RING1__MC_SWAP_MASK                  0x000c0000L
#define IH_RB_CNTL_RING1__MC_VMID_MASK                  0x0f000000L
#define IH_RB_CNTL_RING1__RB_ENABLE_MASK                0x00000001L
#define IH_RB_CNTL_RING1__RB_FULL_DRAIN_ENABLE_MASK     0x00000200L
#define IH_RB_CNTL_RING1__RB_GPU_TS_ENABLE_MASK         0x00000080L
#define IH_RB_CNTL_RING1__RB_SIZE_MASK                  0x0000003eL
#define IH_RB_CNTL_RING1__RB_USED_INT_THRESHOLD_MASK    0x0000f000L
#define IH_RB_CNTL_RING1__WPTR_OVERFLOW_CLEAR_MASK      0x80000000L
#define IH_RB_CNTL_RING1__WPTR_OVERFLOW_ENABLE_MASK     0x00010000L
#define IH_RB_CNTL_RING2__FULL_DRAIN_CLEAR_MASK         0x00000400L
#define IH_RB_CNTL_RING2__MC_RO_MASK                    0x00400000L
#define IH_RB_CNTL_RING2__MC_SNOOP_MASK                 0x00100000L
#define IH_RB_CNTL_RING2__MC_SPACE_MASK                 0x70000000L
#define IH_RB_CNTL_RING2__MC_SWAP_MASK                  0x000c0000L
#define IH_RB_CNTL_RING2__MC_VMID_MASK                  0x0f000000L
#define IH_RB_CNTL_RING2__RB_ENABLE_MASK                0x00000001L
#define IH_RB_CNTL_RING2__RB_FULL_DRAIN_ENABLE_MASK     0x00000200L
#define IH_RB_CNTL_RING2__RB_GPU_TS_ENABLE_MASK         0x00000080L
#define IH_RB_CNTL_RING2__RB_SIZE_MASK                  0x0000003eL
#define IH_RB_CNTL_RING2__RB_USED_INT_THRESHOLD_MASK    0x0000f000L
#define IH_RB_CNTL_RING2__WPTR_OVERFLOW_CLEAR_MASK      0x80000000L
#define IH_RB_CNTL_RING2__WPTR_OVERFLOW_ENABLE_MASK     0x00010000L
#define IH_RB_CNTL__ENABLE_INTR_MASK                    0x00020000L
#define IH_RB_CNTL__FULL_DRAIN_CLEAR_MASK               0x00000400L
#define IH_RB_CNTL__MC_RO_MASK                          0x00400000L
#define IH_RB_CNTL__MC_SNOOP_MASK                       0x00100000L
#define IH_RB_CNTL__MC_SPACE_MASK                       0x70000000L
#define IH_RB_CNTL__MC_SWAP_MASK                        0x000c0000L
#define IH_RB_CNTL__MC_VMID_MASK                        0x0f000000L
#define IH_RB_CNTL__RB_ENABLE_MASK                      0x00000001L
#define IH_RB_CNTL__RB_FULL_DRAIN_ENABLE_MASK           0x00000200L
#define IH_RB_CNTL__RB_GPU_TS_ENABLE_MASK               0x00000080L
#define IH_RB_CNTL__RB_SIZE_MASK                        0x0000003eL
#define IH_RB_CNTL__RB_USED_INT_THRESHOLD_MASK          0x0000f000L
#define IH_RB_CNTL__RPTR_REARM_MASK                     0x00200000L
#define IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK            0x80000000L
#define IH_RB_CNTL__WPTR_OVERFLOW_ENABLE_MASK           0x00010000L
#define IH_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK          0x00000100L
#define IH_RB_RPTR_RING1__OFFSET_MASK                   0x0003fffcL
#define IH_RB_RPTR_RING2__OFFSET_MASK                   0x0003fffcL
#define IH_RB_RPTR__OFFSET_MASK                         0x0003fffcL
#define IH_RB_WPTR_ADDR_HI__ADDR_MASK                   0x0000ffffL
#define IH_RB_WPTR_ADDR_LO__ADDR_MASK                   0xfffffffcL
#define IH_RB_WPTR_RING1__OFFSET_MASK                   0x0003fffcL
#define IH_RB_WPTR_RING1__RB_LEFT_NONE_MASK             0x00040000L
#define IH_RB_WPTR_RING1__RB_MAY_OVERFLOW_MASK          0x00080000L
#define IH_RB_WPTR_RING1__RB_OVERFLOW_MASK              0x00000001L
#define IH_RB_WPTR_RING2__OFFSET_MASK                   0x0003fffcL
#define IH_RB_WPTR_RING2__RB_LEFT_NONE_MASK             0x00040000L
#define IH_RB_WPTR_RING2__RB_MAY_OVERFLOW_MASK          0x00080000L
#define IH_RB_WPTR_RING2__RB_OVERFLOW_MASK              0x00000001L
#define IH_RB_WPTR__OFFSET_MASK                         0x0003fffcL
#define IH_RB_WPTR__RB_LEFT_NONE_MASK                   0x00040000L
#define IH_RB_WPTR__RB_MAY_OVERFLOW_MASK                0x00080000L
#define IH_RB_WPTR__RB_OVERFLOW_MASK                    0x00000001L
#define IH_REGISTER_LAST_PART0__RESERVED_MASK           0xffffffffL
#define IH_REGISTER_LAST_PART1__RESERVED_MASK           0xffffffffL
#define IH_REGISTER_LAST_PART2__RESERVED_MASK           0xffffffffL
#define IH_SCRATCH__DATA_MASK                           0xffffffffL
#define IH_STATUS__BIF_INTERRUPT_LINE_MASK              0x00000400L
#define IH_STATUS__BUFFER_IDLE_MASK                     0x00000004L
#define IH_STATUS__IDLE_MASK                            0x00000001L
#define IH_STATUS__INPUT_IDLE_MASK                      0x00000002L
#define IH_STATUS__MC_WR_CLEAN_PENDING_MASK             0x00000100L
#define IH_STATUS__MC_WR_CLEAN_STALL_MASK               0x00000200L
#define IH_STATUS__MC_WR_IDLE_MASK                      0x00000040L
#define IH_STATUS__MC_WR_STALL_MASK                     0x00000080L
#define IH_STATUS__RB1_FULL_DRAIN_MASK                  0x00002000L
#define IH_STATUS__RB1_FULL_MASK                        0x00001000L
#define IH_STATUS__RB1_OVERFLOW_MASK                    0x00004000L
#define IH_STATUS__RB2_FULL_DRAIN_MASK                  0x00010000L
#define IH_STATUS__RB2_FULL_MASK                        0x00008000L
#define IH_STATUS__RB2_OVERFLOW_MASK                    0x00020000L
#define IH_STATUS__RB_FULL_DRAIN_MASK                   0x00000010L
#define IH_STATUS__RB_FULL_MASK                         0x00000008L
#define IH_STATUS__RB_OVERFLOW_MASK                     0x00000020L
#define IH_STATUS__SELF_INT_GEN_IDLE_MASK               0x00040000L
#define IH_STATUS__SWITCH_READY_MASK                    0x00000800L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT10_IS_STORM_CLIENT_MASK 0x00000400L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT11_IS_STORM_CLIENT_MASK 0x00000800L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT12_IS_STORM_CLIENT_MASK 0x00001000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT13_IS_STORM_CLIENT_MASK 0x00002000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT14_IS_STORM_CLIENT_MASK 0x00004000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT15_IS_STORM_CLIENT_MASK 0x00008000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT16_IS_STORM_CLIENT_MASK 0x00010000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT17_IS_STORM_CLIENT_MASK 0x00020000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT18_IS_STORM_CLIENT_MASK 0x00040000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT19_IS_STORM_CLIENT_MASK 0x00080000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT1_IS_STORM_CLIENT_MASK 0x00000002L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT20_IS_STORM_CLIENT_MASK 0x00100000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT21_IS_STORM_CLIENT_MASK 0x00200000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT22_IS_STORM_CLIENT_MASK 0x00400000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT23_IS_STORM_CLIENT_MASK 0x00800000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT24_IS_STORM_CLIENT_MASK 0x01000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT25_IS_STORM_CLIENT_MASK 0x02000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT26_IS_STORM_CLIENT_MASK 0x04000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT27_IS_STORM_CLIENT_MASK 0x08000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT28_IS_STORM_CLIENT_MASK 0x10000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT29_IS_STORM_CLIENT_MASK 0x20000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT2_IS_STORM_CLIENT_MASK 0x00000004L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT30_IS_STORM_CLIENT_MASK 0x40000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT31_IS_STORM_CLIENT_MASK 0x80000000L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT3_IS_STORM_CLIENT_MASK 0x00000008L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT4_IS_STORM_CLIENT_MASK 0x00000010L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT5_IS_STORM_CLIENT_MASK 0x00000020L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT6_IS_STORM_CLIENT_MASK 0x00000040L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT7_IS_STORM_CLIENT_MASK 0x00000080L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT8_IS_STORM_CLIENT_MASK 0x00000100L
#define IH_STORM_CLIENT_LIST_CNTL__CLIENT9_IS_STORM_CLIENT_MASK 0x00000200L
#define IH_VERSION__MAJVER_MASK                         0x00007f00L
#define IH_VERSION__MINVER_MASK                         0x0000007fL
#define IH_VERSION__REV_MASK                            0x003f0000L
#define IH_VF_RB1_STATUS__RB_OVERFLOW_VF_MASK__GFX09    0xffff0000L
#define IH_VF_RB2_STATUS__RB_OVERFLOW_VF_MASK__GFX09    0xffff0000L
#define IH_VF_RB_STATUS2__BIF_INTERRUPT_LINE_VF_MASK__GFX09 0xffff0000L
#define IH_VF_RB_STATUS__RB_OVERFLOW_VF_MASK__GFX09     0xffff0000L
#define IH_VIRT_RESET_REQ__PF_MASK                      0x80000000L
#define IH_VMID_0_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_0_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_10_LUT_MM__PASID_MASK                   0x0000ffffL
#define IH_VMID_10_LUT__PASID_MASK                      0x0000ffffL
#define IH_VMID_11_LUT_MM__PASID_MASK                   0x0000ffffL
#define IH_VMID_11_LUT__PASID_MASK                      0x0000ffffL
#define IH_VMID_12_LUT_MM__PASID_MASK                   0x0000ffffL
#define IH_VMID_12_LUT__PASID_MASK                      0x0000ffffL
#define IH_VMID_13_LUT_MM__PASID_MASK                   0x0000ffffL
#define IH_VMID_13_LUT__PASID_MASK                      0x0000ffffL
#define IH_VMID_14_LUT_MM__PASID_MASK                   0x0000ffffL
#define IH_VMID_14_LUT__PASID_MASK                      0x0000ffffL
#define IH_VMID_15_LUT_MM__PASID_MASK                   0x0000ffffL
#define IH_VMID_15_LUT__PASID_MASK                      0x0000ffffL
#define IH_VMID_1_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_1_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_2_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_2_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_3_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_3_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_4_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_4_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_5_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_5_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_6_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_6_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_7_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_7_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_8_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_8_LUT__PASID_MASK                       0x0000ffffL
#define IH_VMID_9_LUT_MM__PASID_MASK                    0x0000ffffL
#define IH_VMID_9_LUT__PASID_MASK                       0x0000ffffL
#define LDS_CONFIG__ADDR_OUT_OF_RANGE_REPORTING_MASK    0x00000001L
#define MC_MEM_POWER_LS__LS_HOLD_MASK__GFX09            0x00000fc0L
#define MC_MEM_POWER_LS__LS_SETUP_MASK__GFX09           0x0000003fL
#define MC_SHARED_VIRT_RESET_REQ__PF_MASK__GFX09        0x80000000L
#define MC_SHARED_VIRT_RESET_REQ__VF_MASK__GFX09        0x0000ffffL
#define MC_VM_AGP_BASE__AGP_BASE_MASK__GFX09            0x00ffffffL
#define MC_VM_AGP_BOT__AGP_BOT_MASK__GFX09              0x00ffffffL
#define MC_VM_AGP_TOP__AGP_TOP_MASK__GFX09              0x00ffffffL
#define MC_VM_APT_CNTL__DIRECT_SYSTEM_EN_MASK__GFX09    0x00000002L
#define MC_VM_APT_CNTL__FORCE_MTYPE_UC_MASK__GFX09      0x00000001L
#define MC_VM_CACHEABLE_DRAM_ADDRESS_END__ADDRESS_MASK__GFX09 0x000fffffL
#define MC_VM_CACHEABLE_DRAM_ADDRESS_START__ADDRESS_MASK__GFX09 0x000fffffL
#define MC_VM_FB_LOCATION_BASE__FB_BASE_MASK__GFX09     0x00ffffffL
#define MC_VM_FB_LOCATION_TOP__FB_TOP_MASK__GFX09       0x00ffffffL
#define MC_VM_FB_OFFSET__FB_OFFSET_MASK__GFX09          0x00ffffffL
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET_MASK__GFX09 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE_MASK__GFX09 0x0000ffffL
#define MC_VM_L2_PERFCOUNTER0_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER1_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER2_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER2_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER2_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER3_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER3_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER3_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER4_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER4_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER4_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER5_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER5_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER6_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER6_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER6_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER7_CFG__CLEAR_MASK__GFX09    0x20000000L
#define MC_VM_L2_PERFCOUNTER7_CFG__ENABLE_MASK__GFX09   0x10000000L
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_MODE_MASK__GFX09 0x0f000000L
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_END_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER7_CFG__PERF_SEL_MASK__GFX09 0x000000ffL
#define MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK__GFX09 0xffff0000L
#define MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI_MASK__GFX09 0x0000ffffL
#define MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO_MASK__GFX09 0xffffffffL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__GFX09 0x02000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__GFX09 0x01000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__GFX09 0x0000000fL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__GFX09 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__GFX09 0x04000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__GFX09 0x00ff0000L
#define MC_VM_LOCAL_HBM_ADDRESS_END__ADDRESS_MASK__GFX09 0x000fffffL
#define MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL__LOCK_MASK__GFX09 0x00000001L
#define MC_VM_LOCAL_HBM_ADDRESS_START__ADDRESS_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0_MASK__GFX09  0x000fffffL
#define MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1_MASK__GFX09  0x000fffffL
#define MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2_MASK__GFX09  0x000fffffL
#define MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3_MASK__GFX09  0x000fffffL
#define MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0_MASK__GFX09  0xfffff000L
#define MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1_MASK__GFX09  0xfffff000L
#define MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2_MASK__GFX09  0xfffff000L
#define MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3_MASK__GFX09  0xfffff000L
#define MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3_MASK__GFX09 0x000fffffL
#define MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0_MASK__GFX09 0x00000001L
#define MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0_MASK__GFX09 0x00000002L
#define MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1_MASK__GFX09 0x00000001L
#define MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1_MASK__GFX09 0x00000002L
#define MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2_MASK__GFX09 0x00000001L
#define MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2_MASK__GFX09 0x00000002L
#define MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2_MASK__GFX09 0xfffff000L
#define MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3_MASK__GFX09 0x00000001L
#define MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3_MASK__GFX09 0x00000002L
#define MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3_MASK__GFX09 0xfffff000L
#define MC_VM_MX_L1_TLB_CNTL__ATC_EN_MASK__GFX09        0x00002000L
#define MC_VM_MX_L1_TLB_CNTL__ECO_BITS_MASK__GFX09      0x00000780L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK__GFX09 0x00000040L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK__GFX09 0x00000001L
#define MC_VM_MX_L1_TLB_CNTL__MTYPE_MASK__GFX09         0x00001800L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK__GFX09 0x00000018L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS_MASK__GFX09 0x00000020L
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE_MASK__GFX09 0x00000001L
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2_MASK__GFX09 0xff800000L
#define MC_VM_NB_MMIOBASE__MMIOBASE_MASK__GFX09         0xffffffffL
#define MC_VM_NB_MMIOLIMIT__MMIOLIMIT_MASK__GFX09       0xffffffffL
#define MC_VM_NB_PCI_ARB__VGA_HOLE_MASK__GFX09          0x00000008L
#define MC_VM_NB_PCI_CTRL__MMIOENABLE_MASK__GFX09       0x00800000L
#define MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM_MASK__GFX09 0xff800000L
#define MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2_MASK__GFX09 0x00000fffL
#define MC_VM_STEERING__DEFAULT_STEERING_MASK__GFX09    0x00000003L
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB__PHYSICAL_PAGE_NUMBER_LSB_MASK__GFX09 0xffffffffL
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB__PHYSICAL_PAGE_NUMBER_MSB_MASK__GFX09 0x0000000fL
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_ADDR_MASK__GFX09 0x3fffffffL
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_ADDR_MASK__GFX09 0x3fffffffL
#define MP0_ACTIVE_FCN_ID__VFID_MASK__GFX09             0x0000000fL
#define MP0_ACTIVE_FCN_ID__VF_MASK__GFX09               0x80000000L
#define MP0_C2PMSG_0__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_100__CONTENT_MASK__GFX09             0xffffffffL
#define MP0_C2PMSG_101__CONTENT_MASK__GFX09             0xffffffffL
#define MP0_C2PMSG_102__CONTENT_MASK__GFX09             0xffffffffL
#define MP0_C2PMSG_103__CONTENT_MASK__GFX09             0xffffffffL
#define MP0_C2PMSG_10__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_11__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_12__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_13__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_14__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_15__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_16__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_17__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_18__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_19__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_1__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_20__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_21__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_22__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_23__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_24__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_25__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_26__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_27__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_28__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_29__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_2__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_30__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_31__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_32__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_33__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_34__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_35__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_36__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_37__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_38__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_39__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_3__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_40__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_41__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_42__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_43__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_44__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_45__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_46__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_47__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_48__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_49__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_4__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_50__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_51__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_52__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_53__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_54__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_55__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_56__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_57__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_58__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_59__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_5__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_60__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_61__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_62__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_63__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_64__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_65__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_66__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_67__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_68__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_69__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_6__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_70__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_71__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_72__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_73__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_74__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_75__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_76__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_77__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_78__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_79__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_7__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_80__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_81__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_82__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_83__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_84__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_85__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_86__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_87__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_88__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_89__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_8__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_90__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_91__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_92__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_93__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_94__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_95__CONTENT_MASK                     0xffffffffL
#define MP0_C2PMSG_96__CONTENT_MASK__GFX09              0xffffffffL
#define MP0_C2PMSG_97__CONTENT_MASK__GFX09              0xffffffffL
#define MP0_C2PMSG_98__CONTENT_MASK__GFX09              0xffffffffL
#define MP0_C2PMSG_99__CONTENT_MASK__GFX09              0xffffffffL
#define MP0_C2PMSG_9__CONTENT_MASK                      0xffffffffL
#define MP0_C2PMSG_ATTR_0__MSG_ATTR_MASK                0xffffffffL
#define MP0_C2PMSG_ATTR_1__MSG_ATTR_MASK                0xffffffffL
#define MP0_C2PMSG_ATTR_2__MSG_ATTR_MASK                0xffffffffL
#define MP0_C2PMSG_ATTR_3__MSG_ATTR_MASK                0xffffffffL
#define MP0_C2PMSG_ATTR_4__MSG_ATTR_MASK                0xffffffffL
#define MP0_C2PMSG_ATTR_5__MSG_ATTR_MASK                0xffffffffL
#define MP0_C2PMSG_ATTR_6__MSG_ATTR_MASK__GFX09         0x0000ffffL
#define MP0_FW_INTF__SS_SECURE_MASK                     0x00080000L
#define MP0_IH_CREDIT__CLIENT_ID_MASK__GFX09            0x00ff0000L
#define MP0_IH_CREDIT__CREDIT_VALUE_MASK__GFX09         0x00000003L
#define MP0_IH_SW_INT_CTRL__INT_ACK_MASK__GFX09         0x00000100L
#define MP0_IH_SW_INT_CTRL__INT_MASK_MASK__GFX09        0x00000001L
#define MP0_IH_SW_INT__ID_MASK__GFX09                   0x000000ffL
#define MP0_IH_SW_INT__VALID_MASK__GFX09                0x00000100L
#define MP0_P2CMSG_0__CONTENT_MASK                      0xffffffffL
#define MP0_P2CMSG_1__CONTENT_MASK                      0xffffffffL
#define MP0_P2CMSG_2__CONTENT_MASK                      0xffffffffL
#define MP0_P2CMSG_3__CONTENT_MASK                      0xffffffffL
#define MP0_P2CMSG_ATTR__MSG_ATTR_MASK                  0x000000ffL
#define MP0_P2CMSG_INTEN__INTEN_MASK                    0x0000000fL
#define MP0_P2CMSG_INTSTS__INTSTS0_MASK                 0x00000001L
#define MP0_P2CMSG_INTSTS__INTSTS1_MASK                 0x00000002L
#define MP0_P2CMSG_INTSTS__INTSTS2_MASK                 0x00000004L
#define MP0_P2CMSG_INTSTS__INTSTS3_MASK                 0x00000008L
#define MP0_P2SMSG_0__CONTENT_MASK                      0xffffffffL
#define MP0_P2SMSG_1__CONTENT_MASK                      0xffffffffL
#define MP0_P2SMSG_2__CONTENT_MASK                      0xffffffffL
#define MP0_P2SMSG_3__CONTENT_MASK                      0xffffffffL
#define MP0_P2SMSG_ATTR__MSG_ATTR_MASK                  0x000000ffL
#define MP0_P2SMSG_INTSTS__INTSTS0_MASK                 0x00000001L
#define MP0_P2SMSG_INTSTS__INTSTS1_MASK                 0x00000002L
#define MP0_P2SMSG_INTSTS__INTSTS2_MASK                 0x00000004L
#define MP0_P2SMSG_INTSTS__INTSTS3_MASK                 0x00000008L
#define MP0_PUB_SCRATCH0__DATA_MASK                     0xffffffffL
#define MP0_PUB_SCRATCH1__DATA_MASK                     0xffffffffL
#define MP0_PUB_SCRATCH2__DATA_MASK                     0xffffffffL
#define MP0_PUB_SCRATCH3__DATA_MASK                     0xffffffffL
#define MP0_S2PMSG_0__CONTENT_MASK                      0xffffffffL
#define MP0_S2PMSG_ATTR__MSG_ATTR_MASK                  0x00000003L
#define MP0_SMN_ACTIVE_FCN_ID__VFID_MASK__GFX09         0x0000000fL
#define MP0_SMN_ACTIVE_FCN_ID__VF_MASK__GFX09           0x80000000L
#define MP0_SMN_C2PMSG_100__CONTENT_MASK__GFX09         0xffffffffL
#define MP0_SMN_C2PMSG_101__CONTENT_MASK__GFX09         0xffffffffL
#define MP0_SMN_C2PMSG_102__CONTENT_MASK__GFX09         0xffffffffL
#define MP0_SMN_C2PMSG_103__CONTENT_MASK__GFX09         0xffffffffL
#define MP0_SMN_C2PMSG_32__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_33__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_34__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_35__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_36__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_37__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_38__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_39__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_40__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_41__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_42__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_43__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_44__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_45__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_46__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_47__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_48__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_49__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_50__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_51__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_52__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_53__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_54__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_55__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_56__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_57__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_58__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_59__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_60__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_61__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_62__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_63__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_64__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_65__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_66__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_67__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_68__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_69__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_70__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_71__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_72__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_73__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_74__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_75__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_76__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_77__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_78__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_79__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_80__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_81__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_82__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_83__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_84__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_85__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_86__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_87__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_88__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_89__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_90__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_91__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_92__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_93__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_94__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_95__CONTENT_MASK                 0xffffffffL
#define MP0_SMN_C2PMSG_96__CONTENT_MASK__GFX09          0xffffffffL
#define MP0_SMN_C2PMSG_97__CONTENT_MASK__GFX09          0xffffffffL
#define MP0_SMN_C2PMSG_98__CONTENT_MASK__GFX09          0xffffffffL
#define MP0_SMN_C2PMSG_99__CONTENT_MASK__GFX09          0xffffffffL
#define MP0_SMN_IH_CREDIT__CLIENT_ID_MASK__GFX09        0x00ff0000L
#define MP0_SMN_IH_CREDIT__CREDIT_VALUE_MASK__GFX09     0x00000003L
#define MP0_SMN_IH_SW_INT_CTRL__SW_INT_ACK_MASK__GFX09  0x00000100L
#define MP0_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK_MASK__GFX09 0x00000001L
#define MP0_SMN_IH_SW_INT__ID_MASK__GFX09               0x000001feL
#define MP0_SMN_IH_SW_INT__VALID_MASK__GFX09            0x00000001L
#define MP0_SOC_INFO__SOC_DIE_ID_MASK                   0x00000003L
#define MP0_SOC_INFO__SOC_PKG_TYPE_MASK                 0x0000001cL
#define MP1_ACP2MP_RESP__CONTENT_MASK                   0xffffffffL
#define MP1_ACTIVE_FCN_ID__VFID_MASK__GFX09             0x0000000fL
#define MP1_ACTIVE_FCN_ID__VF_MASK__GFX09               0x80000000L
#define MP1_C2PMSG_0__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_100__CONTENT_MASK__GFX09             0xffffffffL
#define MP1_C2PMSG_101__CONTENT_MASK__GFX09             0xffffffffL
#define MP1_C2PMSG_102__CONTENT_MASK__GFX09             0xffffffffL
#define MP1_C2PMSG_103__CONTENT_MASK__GFX09             0xffffffffL
#define MP1_C2PMSG_10__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_11__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_12__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_13__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_14__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_15__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_16__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_17__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_18__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_19__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_1__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_20__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_21__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_22__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_23__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_24__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_25__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_26__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_27__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_28__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_29__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_2__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_30__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_31__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_32__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_33__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_34__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_35__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_36__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_37__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_38__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_39__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_3__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_40__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_41__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_42__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_43__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_44__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_45__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_46__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_47__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_48__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_49__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_4__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_50__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_51__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_52__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_53__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_54__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_55__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_56__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_57__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_58__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_59__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_5__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_60__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_61__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_62__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_63__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_64__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_65__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_66__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_67__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_68__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_69__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_6__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_70__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_71__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_72__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_73__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_74__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_75__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_76__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_77__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_78__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_79__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_7__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_80__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_81__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_82__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_83__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_84__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_85__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_86__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_87__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_88__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_89__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_8__CONTENT_MASK                      0xffffffffL
#define MP1_C2PMSG_90__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_91__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_92__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_93__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_94__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_95__CONTENT_MASK                     0xffffffffL
#define MP1_C2PMSG_96__CONTENT_MASK__GFX09              0xffffffffL
#define MP1_C2PMSG_97__CONTENT_MASK__GFX09              0xffffffffL
#define MP1_C2PMSG_98__CONTENT_MASK__GFX09              0xffffffffL
#define MP1_C2PMSG_99__CONTENT_MASK__GFX09              0xffffffffL
#define MP1_C2PMSG_9__CONTENT_MASK                      0xffffffffL
#define MP1_DC2MP_RESP__CONTENT_MASK                    0xffffffffL
#define MP1_EXT_SCRATCH0__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH1__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH2__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH3__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH4__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH5__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH6__DATA_MASK__GFX09              0xffffffffL
#define MP1_EXT_SCRATCH7__DATA_MASK__GFX09              0xffffffffL
#define MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK     0x00000001L
#define MP1_FIRMWARE_FLAGS__RESERVED_MASK               0xfffffffeL
#define MP1_FPS_CNT__COUNT_MASK                         0xffffffffL
#define MP1_IH_CREDIT__CLIENT_ID_MASK__GFX09            0x00ff0000L
#define MP1_IH_CREDIT__CREDIT_VALUE_MASK__GFX09         0x00000003L
#define MP1_IH_SW_INT_CTRL__INT_ACK_MASK__GFX09         0x00000100L
#define MP1_IH_SW_INT_CTRL__INT_MASK_MASK__GFX09        0x00000001L
#define MP1_IH_SW_INT__ID_MASK__GFX09                   0x000000ffL
#define MP1_IH_SW_INT__VALID_MASK__GFX09                0x00000100L
#define MP1_P2CMSG_0__CONTENT_MASK                      0xffffffffL
#define MP1_P2CMSG_1__CONTENT_MASK                      0xffffffffL
#define MP1_P2CMSG_2__CONTENT_MASK                      0xffffffffL
#define MP1_P2CMSG_3__CONTENT_MASK                      0xffffffffL
#define MP1_P2CMSG_INTEN__INTEN_MASK                    0x0000000fL
#define MP1_P2CMSG_INTSTS__INTSTS0_MASK                 0x00000001L
#define MP1_P2CMSG_INTSTS__INTSTS1_MASK                 0x00000002L
#define MP1_P2CMSG_INTSTS__INTSTS2_MASK                 0x00000004L
#define MP1_P2CMSG_INTSTS__INTSTS3_MASK                 0x00000008L
#define MP1_P2SMSG_0__CONTENT_MASK                      0xffffffffL
#define MP1_P2SMSG_1__CONTENT_MASK                      0xffffffffL
#define MP1_P2SMSG_2__CONTENT_MASK                      0xffffffffL
#define MP1_P2SMSG_3__CONTENT_MASK                      0xffffffffL
#define MP1_P2SMSG_INTSTS__INTSTS0_MASK                 0x00000001L
#define MP1_P2SMSG_INTSTS__INTSTS1_MASK                 0x00000002L
#define MP1_P2SMSG_INTSTS__INTSTS2_MASK                 0x00000004L
#define MP1_P2SMSG_INTSTS__INTSTS3_MASK                 0x00000008L
#define MP1_PUB_SCRATCH0__DATA_MASK                     0xffffffffL
#define MP1_PUB_SCRATCH1__DATA_MASK                     0xffffffffL
#define MP1_PUB_SCRATCH2__DATA_MASK                     0xffffffffL
#define MP1_PUB_SCRATCH3__DATA_MASK                     0xffffffffL
#define MP1_RLC2MP_RESP__CONTENT_MASK                   0xffffffffL
#define MP1_S2PMSG_0__CONTENT_MASK                      0xffffffffL
#define MP1_SMN_ACP2MP_RESP__CONTENT_MASK               0xffffffffL
#define MP1_SMN_ACTIVE_FCN_ID__VFID_MASK__GFX09         0x0000000fL
#define MP1_SMN_ACTIVE_FCN_ID__VF_MASK__GFX09           0x80000000L
#define MP1_SMN_C2PMSG_100__CONTENT_MASK__GFX09         0xffffffffL
#define MP1_SMN_C2PMSG_101__CONTENT_MASK__GFX09         0xffffffffL
#define MP1_SMN_C2PMSG_102__CONTENT_MASK__GFX09         0xffffffffL
#define MP1_SMN_C2PMSG_103__CONTENT_MASK__GFX09         0xffffffffL
#define MP1_SMN_C2PMSG_32__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_33__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_34__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_35__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_36__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_37__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_38__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_39__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_40__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_41__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_42__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_43__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_44__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_45__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_46__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_47__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_48__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_49__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_50__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_51__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_52__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_53__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_54__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_55__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_56__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_57__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_58__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_59__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_60__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_61__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_62__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_63__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_64__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_65__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_66__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_67__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_68__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_69__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_70__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_71__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_72__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_73__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_74__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_75__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_76__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_77__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_78__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_79__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_80__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_81__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_82__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_83__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_84__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_85__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_86__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_87__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_88__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_89__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_90__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_91__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_92__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_93__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_94__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_95__CONTENT_MASK                 0xffffffffL
#define MP1_SMN_C2PMSG_96__CONTENT_MASK__GFX09          0xffffffffL
#define MP1_SMN_C2PMSG_97__CONTENT_MASK__GFX09          0xffffffffL
#define MP1_SMN_C2PMSG_98__CONTENT_MASK__GFX09          0xffffffffL
#define MP1_SMN_C2PMSG_99__CONTENT_MASK__GFX09          0xffffffffL
#define MP1_SMN_DC2MP_RESP__CONTENT_MASK                0xffffffffL
#define MP1_SMN_EXT_SCRATCH0__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH1__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH2__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH3__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH4__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH5__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH6__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH7__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_EXT_SCRATCH8__DATA_MASK__GFX09          0xffffffffL
#define MP1_SMN_FPS_CNT__COUNT_MASK                     0xffffffffL
#define MP1_SMN_IH_CREDIT__CLIENT_ID_MASK__GFX09        0x00ff0000L
#define MP1_SMN_IH_CREDIT__CREDIT_VALUE_MASK__GFX09     0x00000003L
#define MP1_SMN_IH_SW_INT_CTRL__SW_INT_ACK_MASK__GFX09  0x00000100L
#define MP1_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK_MASK__GFX09 0x00000001L
#define MP1_SMN_IH_SW_INT__ID_MASK__GFX09               0x000001feL
#define MP1_SMN_IH_SW_INT__VALID_MASK__GFX09            0x00000001L
#define MP1_SMN_RLC2MP_RESP__CONTENT_MASK               0xffffffffL
#define MP1_SMN_UVD2MP_RESP__CONTENT_MASK               0xffffffffL
#define MP1_SMN_VCE2MP_RESP__CONTENT_MASK               0xffffffffL
#define MP1_UVD2MP_RESP__CONTENT_MASK                   0xffffffffL
#define MP1_VCE2MP_RESP__CONTENT_MASK                   0xffffffffL
#define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK    0x00040000L
#define PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK              0x00010000L
#define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK       0x00100000L
#define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK         0x00080000L
#define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK   0x01000000L
#define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK     0x00400000L
#define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK               0x0000c000L
#define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK        0x00002000L
#define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK         0x00020000L
#define PA_CL_CLIP_CNTL__UCP_ENA_0_MASK                 0x00000001L
#define PA_CL_CLIP_CNTL__UCP_ENA_1_MASK                 0x00000002L
#define PA_CL_CLIP_CNTL__UCP_ENA_2_MASK                 0x00000004L
#define PA_CL_CLIP_CNTL__UCP_ENA_3_MASK                 0x00000008L
#define PA_CL_CLIP_CNTL__UCP_ENA_4_MASK                 0x00000010L
#define PA_CL_CLIP_CNTL__UCP_ENA_5_MASK                 0x00000020L
#define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK 0x02000000L
#define PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK               0x00200000L
#define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK         0x08000000L
#define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK        0x04000000L
#define PA_CL_CNTL_STATUS__UTC_FAULT_DETECTED_MASK      0x00000001L
#define PA_CL_CNTL_STATUS__UTC_PRT_DETECTED_MASK        0x00000004L
#define PA_CL_CNTL_STATUS__UTC_RETRY_DETECTED_MASK      0x00000002L
#define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK      0x00000008L
#define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK        0x00000001L
#define PA_CL_ENHANCE__ECO_SPARE0_MASK                  0x80000000L
#define PA_CL_ENHANCE__ECO_SPARE1_MASK                  0x40000000L
#define PA_CL_ENHANCE__ECO_SPARE2_MASK__GFX09           0x20000000L
#define PA_CL_ENHANCE__ECO_SPARE3_MASK__GFX09           0x10000000L
#define PA_CL_ENHANCE__IGNORE_PIPELINE_RESET_MASK       0x00000040L
#define PA_CL_ENHANCE__KILL_INNER_EDGE_FLAGS_MASK       0x00000080L
#define PA_CL_ENHANCE__NGG_BYPASS_PRIM_FILTER_MASK      0x00000800L
#define PA_CL_ENHANCE__NGG_PA_TO_ALL_SC_MASK            0x00000100L
#define PA_CL_ENHANCE__NGG_PRIM_INDICES_FIFO_DEPTH_MASK 0x0001c000L
#define PA_CL_ENHANCE__NGG_SIDEBAND_MEMORY_DEPTH_MASK   0x00003000L
#define PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK                0x00000006L
#define PA_CL_ENHANCE__TC_LATENCY_TIME_STAMP_RESOLUTION_MASK 0x00000600L
#define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK         0x00000010L
#define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK          0x00000020L
#define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK 0x00004000L
#define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK         0x00002000L
#define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK         0x00001000L
#define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK        0x00000200L
#define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK        0x00000100L
#define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK         0x00000800L
#define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK         0x00000400L
#define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK       0x00000008L
#define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK     0x00100000L
#define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK       0x00000004L
#define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK        0x00000040L
#define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK    0x00000080L
#define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK      0x00000001L
#define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK       0x00000010L
#define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK       0x00000002L
#define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK        0x00000020L
#define PA_CL_NGG_CNTL__INDEX_BUF_EDGE_FLAG_ENA_MASK    0x00000002L
#define PA_CL_NGG_CNTL__VERTEX_REUSE_OFF_MASK           0x00000001L
#define PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK        0xffffffffL
#define PA_CL_POINT_SIZE__DATA_REGISTER_MASK            0xffffffffL
#define PA_CL_POINT_X_RAD__DATA_REGISTER_MASK           0xffffffffL
#define PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK           0xffffffffL
#define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK    0x00000001L
#define PA_CL_UCP_0_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_0_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_0_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_0_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK           0xffffffffL
#define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK           0xffffffffL
#define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK           0xffffffffL
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK         0x00000001L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK         0x00000002L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK         0x00000004L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK         0x00000008L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK         0x00000010L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK         0x00000020L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK         0x00000040L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK         0x00000080L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK         0x00000100L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK         0x00000200L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK         0x00000400L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK         0x00000800L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK         0x00001000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK         0x00002000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK         0x00004000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK         0x00008000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK       0x00020000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK     0x02000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK       0x00100000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK      0x00010000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK 0x00040000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK   0x00080000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK  0x00400000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK  0x00800000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK 0x01000000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK     0x00200000L
#define PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK            0x00000800L
#define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK         0x00000002L
#define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK          0x00000001L
#define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK         0x00000008L
#define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK          0x00000004L
#define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK         0x00000020L
#define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK          0x00000010L
#define PA_CL_VTE_CNTL__VTX_W0_FMT_MASK                 0x00000400L
#define PA_CL_VTE_CNTL__VTX_XY_FMT_MASK                 0x00000100L
#define PA_CL_VTE_CNTL__VTX_Z_FMT_MASK                  0x00000200L
#define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK     0x00000010L
#define PA_SC_AA_CONFIG__COVERAGE_TO_SHADER_SELECT_MASK 0x0c000000L
#define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK    0x03000000L
#define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK           0x0001e000L
#define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK      0x00700000L
#define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK          0x00000007L
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK      0x0000ffffL
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK      0xffff0000L
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK      0x0000ffffL
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK      0xffff0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK   0xf0000000L
#define PA_SC_BINNER_CNTL_0__BINNING_MODE_MASK          0x00000003L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_X_EXTEND_MASK     0x00000070L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_X_MASK            0x00000004L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_EXTEND_MASK     0x00000380L
#define PA_SC_BINNER_CNTL_0__BIN_SIZE_Y_MASK            0x00000008L
#define PA_SC_BINNER_CNTL_0__CONTEXT_STATES_PER_BIN_MASK 0x00001c00L
#define PA_SC_BINNER_CNTL_0__DISABLE_START_OF_PRIM_MASK 0x00040000L
#define PA_SC_BINNER_CNTL_0__FPOVS_PER_BATCH_MASK       0x07f80000L
#define PA_SC_BINNER_CNTL_0__OPTIMAL_BIN_SELECTION_MASK 0x08000000L
#define PA_SC_BINNER_CNTL_0__PERSISTENT_STATES_PER_BIN_MASK 0x0003e000L
#define PA_SC_BINNER_CNTL_1__MAX_ALLOC_COUNT_MASK       0x0000ffffL
#define PA_SC_BINNER_CNTL_1__MAX_PRIM_PER_BATCH_MASK    0xffff0000L
#define PA_SC_BINNER_EVENT_CNTL_0__BREAK_BATCH_MASK     0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_MASK     0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_0__CACHE_FLUSH_TS_MASK  0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_0__CONTEXT_DONE_MASK    0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_0__CS_PARTIAL_FLUSH_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_IB_END_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_0__END_OF_PIPE_INCR_DE_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_0__RESERVED_0_MASK      0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_0__RESERVED_9_MASK      0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_0__RST_PIX_CNT_MASK     0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS1_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS2_MASK 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_0__SAMPLE_STREAMOUTSTATS3_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_RESET_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_0__VGT_STREAMOUT_SYNC_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_0__VS_PARTIAL_FLUSH_MASK 0xc0000000L
#define PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_EVENT_MASK 0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_1__CACHE_FLUSH_AND_INV_TS_EVENT_MASK 0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_DFSM_MASK      0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_ES_OUTPUT_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_GS_OUTPUT_MASK__GFX09 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_1__FLUSH_HS_OUTPUT_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_SAMPLE_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_START_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_1__PERFCOUNTER_STOP_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_START_MASK 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_1__PIPELINESTAT_STOP_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_1__PS_PARTIAL_FLUSH_MASK 0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_1__RESET_TO_LOWEST_VGT_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_1__SAMPLE_PIPELINESTAT_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_1__SO_VGTSTREAMOUT_FLUSH_MASK 0xc0000000L
#define PA_SC_BINNER_EVENT_CNTL_1__ZPASS_DONE_MASK      0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_2__BLOCK_CONTEXT_DONE_MASK 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_2__BOTTOM_OF_PIPE_TS_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_2__CS_CONTEXT_DONE_MASK__GFX09 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_2__CS_DONE_MASK         0xc0000000L
#define PA_SC_BINNER_EVENT_CNTL_2__DB_CACHE_FLUSH_AND_INV_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_DATA_TS_MASK 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_CB_META_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_DATA_TS_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_AND_INV_DB_META_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_2__FLUSH_SX_TS_MASK__GFX09 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_2__RESET_VTX_CNT_MASK   0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_2__SAMPLE_STREAMOUTSTATS_MASK 0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_2__SC_SEND_DB_VPZ_MASK  0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_2__SQ_NON_EVENT_MASK    0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_2__TGID_ROLLOVER_MASK   0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_2__VGT_FLUSH_MASK       0x00000300L
#define PA_SC_BINNER_EVENT_CNTL_3__CONTEXT_SUSPEND_MASK 0x00c00000L
#define PA_SC_BINNER_EVENT_CNTL_3__ENABLE_LEGACY_PIPELINE_MASK 0x30000000L
#define PA_SC_BINNER_EVENT_CNTL_3__ENABLE_NGG_PIPELINE_MASK 0x0c000000L
#define PA_SC_BINNER_EVENT_CNTL_3__FLUSH_AND_INV_CB_PIXEL_DATA_MASK 0x0000000cL
#define PA_SC_BINNER_EVENT_CNTL_3__OFFCHIP_HS_DEALLOC_MASK 0x03000000L
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_CONTROL_MASK 0x00030000L
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_DUMP_MASK 0x000c0000L
#define PA_SC_BINNER_EVENT_CNTL_3__PIXEL_PIPE_STAT_RESET_MASK 0x00300000L
#define PA_SC_BINNER_EVENT_CNTL_3__PS_DONE_MASK         0x00000003L
#define PA_SC_BINNER_EVENT_CNTL_3__RESERVED_63_MASK__GFX09 0xc0000000L
#define PA_SC_BINNER_EVENT_CNTL_3__SX_CB_RAT_ACK_REQUEST_MASK__GFX09 0x00000030L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FINISH_MASK 0x0000c000L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_FLUSH_MASK__GFX09 0x00003000L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_MARKER_MASK 0x00000c00L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_START_MASK 0x000000c0L
#define PA_SC_BINNER_EVENT_CNTL_3__THREAD_TRACE_STOP_MASK 0x00000300L
#define PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_CONTEXT_THRESHOLD_MASK 0x03800000L
#define PA_SC_BINNER_PERF_CNTL_0__BATCH_HIST_NUM_PRIMS_THRESHOLD_MASK 0x000ffc00L
#define PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_CONTEXT_THRESHOLD_MASK 0x00700000L
#define PA_SC_BINNER_PERF_CNTL_0__BIN_HIST_NUM_PRIMS_THRESHOLD_MASK 0x000003ffL
#define PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK 0x000003e0L
#define PA_SC_BINNER_PERF_CNTL_1__BATCH_HIST_NUM_TRIV_REJECTED_PRIMS_THRESHOLD_MASK 0x03fffc00L
#define PA_SC_BINNER_PERF_CNTL_1__BIN_HIST_NUM_PERSISTENT_STATE_THRESHOLD_MASK 0x0000001fL
#define PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_COLUMNS_PER_ROW_THRESHOLD_MASK 0x003ff800L
#define PA_SC_BINNER_PERF_CNTL_2__BATCH_HIST_NUM_ROWS_PER_PRIM_THRESHOLD_MASK 0x000007ffL
#define PA_SC_BINNER_PERF_CNTL_3__BATCH_HIST_NUM_PS_WAVE_BREAKS_THRESHOLD_MASK 0xffffffffL
#define PA_SC_BINNER_TIMEOUT_COUNTER__THRESHOLD_MASK    0xffffffffL
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK      0x0000000fL
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK      0x000000f0L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK      0x00000f00L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK      0x0000f000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK      0x000f0000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK      0x00f00000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK      0x0f000000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK      0xf0000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK     0x00000f00L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK     0x0000f000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK     0x000f0000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK     0x00f00000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK     0x0f000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK     0xf0000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK      0x0000000fL
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK      0x000000f0L
#define PA_SC_CLIPRECT_0_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_0_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_0_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_0_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_1_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_1_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_1_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_1_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_2_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_2_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_2_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_2_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_3_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_3_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_3_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_3_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK             0x0000ffffL
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__CENTROID_SAMPLE_OVERRIDE_MASK 0x01000000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__COVERAGE_AA_MASK_ENABLE_MASK 0x00200000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__DEGENERATE_OVERRIDE_INNER_TO_NORMAL_DISABLE_MASK 0x00008000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__INNER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK 0x00080000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__NULL_SQUAD_AA_MASK_ENABLE_MASK 0x00100000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OUTER_UNCERTAINTY_EDGERULE_OVERRIDE_MASK 0x00040000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_OVER_RAST_INNER_TO_NORMAL_MASK 0x00002000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVERRIDE_UNDER_RAST_INNER_TO_NORMAL_MASK 0x00004000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_ENABLE_MASK 0x00000001L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__OVER_RAST_SAMPLE_SELECT_MASK 0x0000001eL
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PBB_UNCERTAINTY_REGION_ENABLE_MASK 0x00000400L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__POSTZ_AA_MASK_ENABLE_MASK 0x00800000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__PREZ_AA_MASK_ENABLE_MASK 0x00400000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNCERTAINTY_REGION_MODE_MASK 0x00030000L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_ENABLE_MASK 0x00000020L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__UNDER_RAST_SAMPLE_SELECT_MASK 0x000003c0L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_EXTENT_MASK 0x00000800L
#define PA_SC_CONSERVATIVE_RASTERIZATION_CNTL__ZMM_TRI_OFFSET_MASK 0x00001000L
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK            0x00000001L
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_1_MASK            0x00000002L
#define PA_SC_EDGERULE__ER_LINE_BT_MASK                 0xf0000000L
#define PA_SC_EDGERULE__ER_LINE_LR_MASK                 0x0003f000L
#define PA_SC_EDGERULE__ER_LINE_RL_MASK                 0x00fc0000L
#define PA_SC_EDGERULE__ER_LINE_TB_MASK                 0x0f000000L
#define PA_SC_EDGERULE__ER_POINT_MASK                   0x000000f0L
#define PA_SC_EDGERULE__ER_RECT_MASK                    0x00000f00L
#define PA_SC_EDGERULE__ER_TRI_MASK                     0x0000000fL
#define PA_SC_ENHANCE_1__ALLOW_SCALE_LINE_WIDTH_PAD_WITH_BINNING_MASK 0x00020000L
#define PA_SC_ENHANCE_1__BYPASS_PBB_MASK                0x00000010L
#define PA_SC_ENHANCE_1__DEBUG_PIXEL_PICKER_XY_UNPACK_MASK 0x00001000L
#define PA_SC_ENHANCE_1__DISABLE_FORCE_SOP_ALL_EVENTS_MASK 0x00080000L
#define PA_SC_ENHANCE_1__DISABLE_PACKER_GRAD_FDCE_ENHANCE_MASK__GFX09 0x00002000L
#define PA_SC_ENHANCE_1__DISABLE_PACKER_ODC_ENHANCE_MASK 0x00010000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_BINNING_CLK_OPTIMIZATION_MASK 0x00400000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_CLK_OPTIMIZATION_MASK 0x00100000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_CLK_OPTIMIZATION_MASK 0x00200000L
#define PA_SC_ENHANCE_1__DISABLE_PBB_SCISSOR_OPT_MASK   0x00000400L
#define PA_SC_ENHANCE_1__DISABLE_SC_BINNING_MASK        0x00000008L
#define PA_SC_ENHANCE_1__DISABLE_SC_DB_TILE_INTF_FINE_CLOCK_GATE_MASK 0x00004000L
#define PA_SC_ENHANCE_1__DISABLE_SC_PIPELINE_RESET_LEGACY_MODE_TRANSITION_MASK 0x00008000L
#define PA_SC_ENHANCE_1__DISABLE_SC_PROCESS_RESET_PBB_MASK 0x00000200L
#define PA_SC_ENHANCE_1__ECO_SPARE0_MASK                0x00000020L
#define PA_SC_ENHANCE_1__ECO_SPARE1_MASK                0x00000040L
#define PA_SC_ENHANCE_1__ECO_SPARE2_MASK                0x00000080L
#define PA_SC_ENHANCE_1__ECO_SPARE3_MASK                0x00000100L
#define PA_SC_ENHANCE_1__ENABLE_DFSM_FLUSH_EVENT_TO_FLUSH_POPS_CAM_MASK 0x00000800L
#define PA_SC_ENHANCE_1__OPTIMAL_BIN_SELECTION_MASK     0x00040000L
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE_MASK 0x00000001L
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_MASK   0x00000006L
#define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK    0x00000004L
#define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK 0x00000080L
#define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK 0x04000000L
#define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK 0x00001000L
#define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK 0x00800000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK 0x00080000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK 0x00200000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK 0x00010000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK 0x00004000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK 0x00100000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK 0x00020000L
#define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK      0x00000800L
#define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK         0x00000020L
#define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK      0x00000002L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK 0x00000100L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK 0x00000200L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK 0x00000400L
#define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK 0x08000000L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK 0x00000008L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK 0x00000010L
#define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK 0x00002000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK 0x00400000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK 0x00008000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK 0x00040000L
#define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK   0x00000001L
#define PA_SC_ENHANCE__IOO_DISABLE_SCAN_UNSELECTED_FIFOS_FOR_DUAL_GFX_RING_CHANGE_MASK 0x10000000L
#define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK 0x02000000L
#define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK 0x01000000L
#define PA_SC_ENHANCE__OOO_USE_ABSOLUTE_FIFO_COUNT_IN_THRESHOLD_SWITCHING_MASK 0x20000000L
#define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK 0x00000040L
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK               0x000003ffL
#define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK 0x00007fc0L
#define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK  0xffe00000L
#define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK     0x001f8000L
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK 0x0000ffffL
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK 0xffff0000L
#define PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK             0x00007fffL
#define PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK             0x00007fffL
#define PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_HORIZ_GRID__BOT_HALF_MASK                 0x00ff0000L
#define PA_SC_HORIZ_GRID__BOT_QTR_MASK                  0xff000000L
#define PA_SC_HORIZ_GRID__TOP_HALF_MASK                 0x0000ff00L
#define PA_SC_HORIZ_GRID__TOP_QTR_MASK                  0x000000ffL
#define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK        0x0000ffffL
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x00000002L
#define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK          0x00003fffL
#define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK   0x0000ffffL
#define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK          0x00003fffL
#define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK    0x00fc0000L
#define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK 0x00000fc0L
#define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK    0x0003f000L
#define PA_SC_LEFT_VERT_GRID__LEFT_HALF_MASK            0x0000ff00L
#define PA_SC_LEFT_VERT_GRID__LEFT_QTR_MASK             0x000000ffL
#define PA_SC_LEFT_VERT_GRID__RIGHT_HALF_MASK           0x00ff0000L
#define PA_SC_LEFT_VERT_GRID__RIGHT_QTR_MASK            0xff000000L
#define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK     0x00001000L
#define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK         0x00000200L
#define PA_SC_LINE_CNTL__LAST_PIXEL_MASK                0x00000400L
#define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK  0x00000800L
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK    0x0000ff00L
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK      0x0000000fL
#define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK        0x60000000L
#define PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK           0x0000ffffL
#define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK      0x10000000L
#define PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK           0x00ff0000L
#define PA_SC_MODE_CNTL_0__ALTERNATE_RBS_PER_TILE_MASK  0x00000020L
#define PA_SC_MODE_CNTL_0__COARSE_TILE_STARTS_ON_EVEN_RB_MASK 0x00000040L
#define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK     0x00000004L
#define PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK             0x00000001L
#define PA_SC_MODE_CNTL_0__SCALE_LINE_WIDTH_PAD_MASK    0x00000010L
#define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK 0x00000008L
#define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK    0x00000002L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK 0x02000000L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK    0x04000000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK  0x00080000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK         0x00f00000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK 0x00008000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK      0x00004000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK 0x01000000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK 0x00040000L
#define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK 0x00020000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK 0x08000000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK 0x70000000L
#define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK          0x00010000L
#define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK 0x00000080L
#define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK      0x00000200L
#define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK   0x00000400L
#define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK  0x00000100L
#define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK 0x00000004L
#define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK          0x00000002L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK       0x00000008L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK         0x00000070L
#define PA_SC_MODE_CNTL_1__WALK_SIZE_MASK               0x00000001L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK         0x00000800L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK         0x00001000L
#define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK         0x00002000L
#define PA_SC_NGG_MODE_CNTL__MAX_DEALLOCS_IN_WAVE_MASK  0x000007ffL
#define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK         0x0000ffffL
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x00000002L
#define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK           0x00003fffL
#define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK    0x0000ffffL
#define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK           0x00003fffL
#define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK      0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK      0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK       0x00f00000L
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK       0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SC_PKR_WAVE_TABLE_CNTL__SIZE_MASK            0x0000003fL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK         0x00000003L
#define PA_SC_RASTER_CONFIG__PKR_MAP_MASK               0x00000300L
#define PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK             0x0000c000L
#define PA_SC_RASTER_CONFIG__PKR_XSEL_MASK              0x00000c00L
#define PA_SC_RASTER_CONFIG__PKR_YSEL_MASK              0x00003000L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK           0x00000003L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK           0x0000000cL
#define PA_SC_RASTER_CONFIG__RB_XSEL2_MASK              0x00000030L
#define PA_SC_RASTER_CONFIG__RB_XSEL_MASK               0x00000040L
#define PA_SC_RASTER_CONFIG__RB_YSEL_MASK               0x00000080L
#define PA_SC_RASTER_CONFIG__SC_MAP_MASK                0x00030000L
#define PA_SC_RASTER_CONFIG__SC_XSEL_MASK               0x000c0000L
#define PA_SC_RASTER_CONFIG__SC_YSEL_MASK               0x00300000L
#define PA_SC_RASTER_CONFIG__SE_MAP_MASK                0x03000000L
#define PA_SC_RIGHT_VERT_GRID__LEFT_HALF_MASK           0x0000ff00L
#define PA_SC_RIGHT_VERT_GRID__LEFT_QTR_MASK            0x000000ffL
#define PA_SC_RIGHT_VERT_GRID__RIGHT_HALF_MASK          0x00ff0000L
#define PA_SC_RIGHT_VERT_GRID__RIGHT_QTR_MASK           0xff000000L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK 0x00000003L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK 0x0000000cL
#define PA_SC_SCREEN_EXTENT_MAX_0__X_MASK               0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK               0xffff0000L
#define PA_SC_SCREEN_EXTENT_MAX_1__X_MASK               0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK               0xffff0000L
#define PA_SC_SCREEN_EXTENT_MIN_0__X_MASK               0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK               0xffff0000L
#define PA_SC_SCREEN_EXTENT_MIN_1__X_MASK               0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK               0xffff0000L
#define PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK              0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK              0xffff0000L
#define PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK              0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK              0xffff0000L
#define PA_SC_SHADER_CONTROL__LOAD_COLLISION_WAVEID_MASK 0x00000004L
#define PA_SC_SHADER_CONTROL__LOAD_INTRAWAVE_COLLISION_MASK 0x00000008L
#define PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES_MASK 0x00000003L
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__ONE_RB_MODE_ENABLE_MASK 0x00000001L
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__RB_SELECT_MASK 0x00000060L
#define PA_SC_TILE_STEERING_CREST_OVERRIDE__SE_SELECT_MASK 0x00000006L
#define PA_SC_TILE_STEERING_OVERRIDE__ENABLE_MASK       0x00000001L
#define PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SE_MASK 0x00000060L
#define PA_SC_TILE_STEERING_OVERRIDE__NUM_SE_MASK       0x00000006L
#define PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK             0x0000ffffL
#define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK 0x00000001L
#define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK 0x00000002L
#define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK 0x00000001L
#define PA_SC_TRAP_SCREEN_H__X_COORD_MASK               0x00003fffL
#define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK        0x0000ffffL
#define PA_SC_TRAP_SCREEN_V__Y_COORD_MASK               0x00003fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK       0x0000ffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK       0xffff0000L
#define PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK              0x00007fffL
#define PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK              0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK              0x00007fffL
#define PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK              0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SIDEBAND_REQUEST_DELAYS__INITIAL_DELAY_MASK  0xffff0000L
#define PA_SIDEBAND_REQUEST_DELAYS__RETRY_DELAY_MASK    0x0000ffffL
#define PA_SU_CNTL_STATUS__SU_BUSY_MASK                 0x80000000L
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK 0x000001ffL
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK 0x01ff0000L
#define PA_SU_LINE_CNTL__WIDTH_MASK                     0x0000ffffL
#define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK    0x00000010L
#define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK 0x00000004L
#define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK  0x00000008L
#define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK 0x00000003L
#define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK 0xffffffffL
#define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK 0x00ffffffL
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_LINES_MASK 0x00000002L
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_POINTS_MASK 0x00000004L
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_RECTANGLES_MASK 0x00000008L
#define PA_SU_OVER_RASTERIZATION_CNTL__DISCARD_0_AREA_TRIANGLES_MASK 0x00000001L
#define PA_SU_OVER_RASTERIZATION_CNTL__USE_PROVOKING_ZW_MASK 0x00000010L
#define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK      0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK      0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK       0x00f00000L
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK       0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK      0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK      0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK       0x00f00000L
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK       0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK       0x00f00000L
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK       0x00f00000L
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK        0x000003ffL
#define PA_SU_POINT_MINMAX__MAX_SIZE_MASK               0xffff0000L
#define PA_SU_POINT_MINMAX__MIN_SIZE_MASK               0x0000ffffL
#define PA_SU_POINT_SIZE__HEIGHT_MASK                   0x0000ffffL
#define PA_SU_POINT_SIZE__WIDTH_MASK                    0xffff0000L
#define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK      0xffffffffL
#define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK        0xffffffffL
#define PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK             0xffffffffL
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK 0x00000100L
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK 0x000000ffL
#define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK     0xffffffffL
#define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK       0xffffffffL
#define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK    0x00000020L
#define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x00000002L
#define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK   0x00000040L
#define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x00000004L
#define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK 0x0000ff00L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK 0x00000080L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x00000008L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK 0x00000010L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x00000001L
#define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK 0x40000000L
#define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK 0x80000000L
#define PA_SU_SC_MODE_CNTL__CULL_BACK_MASK              0x00000002L
#define PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK             0x00000001L
#define PA_SU_SC_MODE_CNTL__FACE_MASK                   0x00000004L
#define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK      0x00200000L
#define PA_SU_SC_MODE_CNTL__NEW_QUAD_DECOMPOSITION_MASK 0x00800000L
#define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK         0x00100000L
#define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK    0x00000700L
#define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK   0x000000e0L
#define PA_SU_SC_MODE_CNTL__POLY_MODE_MASK              0x00000018L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK 0x00001000L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK 0x00000800L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK 0x00002000L
#define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK     0x00080000L
#define PA_SU_SC_MODE_CNTL__RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF_MASK 0x00400000L
#define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK 0x00010000L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x00000004L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x00000008L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x00000010L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__SMALL_PRIM_FILTER_ENABLE_MASK 0x00000001L
#define PA_SU_SMALL_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x00000002L
#define PA_SU_VTX_CNTL__PIX_CENTER_MASK                 0x00000001L
#define PA_SU_VTX_CNTL__QUANT_MODE_MASK                 0x00000038L
#define PA_SU_VTX_CNTL__ROUND_MODE_MASK                 0x00000006L
#define PA_UTCL1_CNTL1__CLIENTID_MASK__GFX09            0x0000ff80L
#define PA_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK__GFX09 0x00040000L
#define PA_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK__GFX09   0x00020000L
#define PA_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK__GFX09    0x00000001L
#define PA_UTCL1_CNTL1__FORCE_IN_ORDER_MASK__GFX09      0x08000000L
#define PA_UTCL1_CNTL1__FORCE_MISS_MASK__GFX09          0x04000000L
#define PA_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK__GFX09   0x00000002L
#define PA_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK__GFX09     0x00000004L
#define PA_UTCL1_CNTL1__INVALIDATE_ALL_VMID_MASK__GFX09 0x02000000L
#define PA_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK__GFX09 0xc0000000L
#define PA_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK__GFX09 0x30000000L
#define PA_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK__GFX09    0x00800000L
#define PA_UTCL1_CNTL1__REG_INV_TOGGLE_MASK__GFX09      0x01000000L
#define PA_UTCL1_CNTL1__REG_INV_VMID_MASK__GFX09        0x00780000L
#define PA_UTCL1_CNTL1__RESP_FAULT_MODE_MASK__GFX09     0x00000060L
#define PA_UTCL1_CNTL1__RESP_MODE_MASK__GFX09           0x00000018L
#define PA_UTCL1_CNTL1__SPARE_MASK__GFX09               0x00010000L
#define PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK__GFX09 0x00040000L
#define PA_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK__GFX09 0x00100000L
#define PA_UTCL1_CNTL2__ENABLE_SHOOTDOWN_OPT_MASK__GFX09 0x00002000L
#define PA_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK__GFX09 0x04000000L
#define PA_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK__GFX09 0x00008000L
#define PA_UTCL1_CNTL2__FORCE_SNOOP_MASK__GFX09         0x00004000L
#define PA_UTCL1_CNTL2__GPUVM_INV_MODE_MASK__GFX09      0x00001000L
#define PA_UTCL1_CNTL2__LINE_VALID_MASK__GFX09          0x00000400L
#define PA_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK__GFX09      0x00000200L
#define PA_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK__GFX09    0x00080000L
#define PA_UTCL1_CNTL2__PERF_EVENT_VMID_MASK__GFX09     0x01e00000L
#define PA_UTCL1_CNTL2__RESERVED_MASK__GFX09            0xf8000000L
#define PA_UTCL1_CNTL2__SPARE1_MASK__GFX09              0x000000ffL
#define PA_UTCL1_CNTL2__SPARE2_MASK__GFX09              0x00000100L
#define PA_UTCL1_CNTL2__SPARE3_MASK__GFX09              0x00000800L
#define PA_UTCL1_CNTL2__SPARE4_MASK__GFX09              0x00030000L
#define PA_UTCL1_CNTL2__SPARE5_MASK__GFX09              0x02000000L
#define RAS_BCI_SIGNATURE0__SIGNATURE_MASK              0xffffffffL
#define RAS_BCI_SIGNATURE1__SIGNATURE_MASK              0xffffffffL
#define RAS_CB_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_DB_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_IA_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_IA_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_PA_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE2__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE3__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE4__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE5__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE6__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE7__SIGNATURE_MASK               0xffffffffL
#define RAS_SIGNATURE_CONTROL__ENABLE_MASK              0x00000001L
#define RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK         0xffffffffL
#define RAS_SPI_SIGNATURE0__SIGNATURE_MASK              0xffffffffL
#define RAS_SPI_SIGNATURE1__SIGNATURE_MASK              0xffffffffL
#define RAS_SQ_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE2__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE3__SIGNATURE_MASK               0xffffffffL
#define RAS_TA_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_TA_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_TD_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_VGT_SIGNATURE0__SIGNATURE_MASK              0xffffffffL
#define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK 0x00000002L
#define RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK               0x00000001L
#define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK          0x00000004L
#define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK 0x0007fff8L
#define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK 0xfff80000L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK       0x00000001L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK      0xfffffffeL
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_CONTROLLER_MASK     0x08000000L
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK             0x00000001L
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD_MASK 0x07ffff00L
#define RLC_CGCG_CGLS_CTRL_3D__CGCG_REG_CTRL_MASK       0x10000000L
#define RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK             0x00000002L
#define RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY_MASK 0x000000fcL
#define RLC_CGCG_CGLS_CTRL_3D__SIM_SILICON_EN_MASK      0x80000000L
#define RLC_CGCG_CGLS_CTRL_3D__SLEEP_MODE_MASK          0x60000000L
#define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK        0x08000000L
#define RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK                0x00000001L
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK 0x07ffff00L
#define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK          0x10000000L
#define RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK                0x00000002L
#define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK 0x000000fcL
#define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK         0x80000000L
#define RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK             0x60000000L
#define RLC_CGCG_RAMP_CTRL_3D__DOWN_DIV_START_UNIT_MASK 0x0000000fL
#define RLC_CGCG_RAMP_CTRL_3D__DOWN_DIV_STEP_UNIT_MASK  0x000000f0L
#define RLC_CGCG_RAMP_CTRL_3D__STEP_DELAY_CNT_MASK      0x0fff0000L
#define RLC_CGCG_RAMP_CTRL_3D__STEP_DELAY_UNIT_MASK     0xf0000000L
#define RLC_CGCG_RAMP_CTRL_3D__UP_DIV_START_UNIT_MASK   0x00000f00L
#define RLC_CGCG_RAMP_CTRL_3D__UP_DIV_STEP_UNIT_MASK    0x0000f000L
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK    0x0000000fL
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK     0x000000f0L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK         0x0fff0000L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK        0xf0000000L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK      0x00000f00L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK       0x0000f000L
#define RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK__GFX09 0x00000001L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK 0x00000008L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK 0x00000010L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK 0x00000080L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK 0x00000004L
#define RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK 0x00000040L
#define RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK 0x00000020L
#define RLC_CGTT_MGCG_OVERRIDE__RESERVED_MASK__GFX09    0xffffff00L
#define RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK 0x00000002L
#define RLC_CNTL__FORCE_RETRY_MASK                      0x00000002L
#define RLC_CNTL__READ_CACHE_DISABLE_MASK               0x00000004L
#define RLC_CNTL__RESERVED_MASK                         0xfffffff0L
#define RLC_CNTL__RLC_ENABLE_F32_MASK                   0x00000001L
#define RLC_CNTL__RLC_STEP_F32_MASK                     0x00000008L
#define RLC_CP_EOF_INT_CNT__CNT_MASK                    0xffffffffL
#define RLC_CP_EOF_INT__INTERRUPT_MASK                  0x00000001L
#define RLC_CP_EOF_INT__RESERVED_MASK                   0xfffffffeL
#define RLC_CP_SCHEDULERS__scheduler0_MASK              0x000000ffL
#define RLC_CP_SCHEDULERS__scheduler1_MASK              0x0000ff00L
#define RLC_CP_SCHEDULERS__scheduler2_MASK              0x00ff0000L
#define RLC_CP_SCHEDULERS__scheduler3_MASK              0xff000000L
#define RLC_CSIB_ADDR_HI__ADDRESS_MASK                  0x0000ffffL
#define RLC_CSIB_ADDR_LO__ADDRESS_MASK                  0xffffffffL
#define RLC_CSIB_LENGTH__LENGTH_MASK                    0xffffffffL
#define RLC_CU_STATUS__WORK_PENDING_MASK__GFX09         0xffffffffL
#define RLC_DS_CNTL__GFX_CLK_DS_CP_BUSY_MASK_MASK__GFX09 0x00000002L
#define RLC_DS_CNTL__GFX_CLK_DS_RLC_BUSY_MASK_MASK__GFX09 0x00000001L
#define RLC_DS_CNTL__RESRVED_1_MASK__GFX09              0xfffc0000L
#define RLC_DS_CNTL__RESRVED_MASK__GFX09                0x0000fffcL
#define RLC_DS_CNTL__SOC_CLK_DS_CP_BUSY_MASK_MASK__GFX09 0x00020000L
#define RLC_DS_CNTL__SOC_CLK_DS_RLC_BUSY_MASK_MASK__GFX09 0x00010000L
#define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK__GFX09 0xffffffffL
#define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK__GFX09 0xffffffffL
#define RLC_FIREWALL_VIOLATION__ADDR_MASK               0xffffffffL
#define RLC_GFX_RM_CNTL__RESERVED_MASK                  0xfffffffeL
#define RLC_GFX_RM_CNTL__RLC_GFX_RM_VALID_MASK          0x00000001L
#define RLC_GPM_CP_DMA_COMPLETE_T0__DATA_MASK           0x00000001L
#define RLC_GPM_CP_DMA_COMPLETE_T0__RESERVED_MASK       0xfffffffeL
#define RLC_GPM_CP_DMA_COMPLETE_T1__DATA_MASK           0x00000001L
#define RLC_GPM_CP_DMA_COMPLETE_T1__RESERVED_MASK       0xfffffffeL
#define RLC_GPM_GENERAL_0__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_10__DATA_MASK                   0xffffffffL
#define RLC_GPM_GENERAL_11__DATA_MASK                   0xffffffffL
#define RLC_GPM_GENERAL_12__DATA_MASK                   0xffffffffL
#define RLC_GPM_GENERAL_1__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_2__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_3__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_4__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_5__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_6__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_7__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_8__DATA_MASK                    0xffffffffL
#define RLC_GPM_GENERAL_9__DATA_MASK                    0xffffffffL
#define RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK           0xffffffffL
#define RLC_GPM_INT_DISABLE_TH1__DISABLE_MASK__GFX09    0xffffffffL
#define RLC_GPM_INT_FORCE_TH0__FORCE_MASK               0xffffffffL
#define RLC_GPM_INT_FORCE_TH1__FORCE_MASK__GFX09        0xffffffffL
#define RLC_GPM_LOG_CONT__CONT_MASK                     0xffffffffL
#define RLC_GPM_LOG_SIZE__SIZE_MASK                     0xffffffffL
#define RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK__GFX09      0x0000f000L
#define RLC_GPM_PERF_COUNT_0__ENABLE_MASK               0x00100000L
#define RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK            0x00030000L
#define RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK          0x0000000fL
#define RLC_GPM_PERF_COUNT_0__RESERVED_MASK             0xffe00000L
#define RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK             0x000000f0L
#define RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK__GFX09      0x00000f00L
#define RLC_GPM_PERF_COUNT_0__UNUSED_MASK               0x000c0000L
#define RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK__GFX09      0x0000f000L
#define RLC_GPM_PERF_COUNT_1__ENABLE_MASK               0x00100000L
#define RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK            0x00030000L
#define RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK          0x0000000fL
#define RLC_GPM_PERF_COUNT_1__RESERVED_MASK             0xffe00000L
#define RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK             0x000000f0L
#define RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK__GFX09      0x00000f00L
#define RLC_GPM_PERF_COUNT_1__UNUSED_MASK               0x000c0000L
#define RLC_GPM_SCRATCH_ADDR__ADDR_MASK                 0x000001ffL
#define RLC_GPM_SCRATCH_ADDR__RESERVED_MASK             0xfffffe00L
#define RLC_GPM_SCRATCH_DATA__DATA_MASK                 0xffffffffL
#define RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK          0x00020000L
#define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK 0x00001000L
#define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK     0x00000100L
#define RLC_GPM_STAT__CMP_power_status_MASK             0x00040000L
#define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK    0x00000040L
#define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK    0x00000020L
#define RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK__GFX09  0x00010000L
#define RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK__GFX09    0x00008000L
#define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK 0x00000800L
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_3D_MASK          0x00100000L
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK             0x00000004L
#define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK     0x00000080L
#define RLC_GPM_STAT__GFX_LS_STATUS_3D_MASK             0x00080000L
#define RLC_GPM_STAT__GFX_LS_STATUS_MASK                0x00000008L
#define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK    0x00000010L
#define RLC_GPM_STAT__GFX_POWER_STATUS_MASK             0x00000002L
#define RLC_GPM_STAT__MGCG_OVERRIDE_STATUS_MASK         0x00200000L
#define RLC_GPM_STAT__PG_ERROR_STATUS_MASK              0xff000000L
#define RLC_GPM_STAT__RESERVED_MASK__GFX09              0x00800000L
#define RLC_GPM_STAT__RESTORING_REGISTERS_MASK          0x00000400L
#define RLC_GPM_STAT__RLC_BUSY_MASK                     0x00000001L
#define RLC_GPM_STAT__RLC_EXEC_ROM_CODE_MASK            0x00400000L
#define RLC_GPM_STAT__SAVING_REGISTERS_MASK             0x00000200L
#define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK__GFX09 0x00004000L
#define RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK__GFX09 0x00002000L
#define RLC_GPM_THREAD_ENABLE__RESERVED_MASK            0xfffffff0L
#define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK      0x00000001L
#define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK      0x00000002L
#define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK      0x00000004L
#define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK      0x00000008L
#define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK  0x000000ffL
#define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK  0x0000ff00L
#define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK  0x00ff0000L
#define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK  0xff000000L
#define RLC_GPM_THREAD_RESET__RESERVED_MASK             0xfffffff0L
#define RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK        0x00000001L
#define RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK        0x00000002L
#define RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK        0x00000004L
#define RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK        0x00000008L
#define RLC_GPM_TIMER_CTRL__TIMER_0_EN_MASK             0x00000001L
#define RLC_GPM_TIMER_CTRL__TIMER_1_EN_MASK             0x00000002L
#define RLC_GPM_TIMER_CTRL__TIMER_2_EN_MASK             0x00000004L
#define RLC_GPM_TIMER_CTRL__TIMER_3_EN_MASK             0x00000008L
#define RLC_GPM_TIMER_INT_0__TIMER_MASK                 0xffffffffL
#define RLC_GPM_TIMER_INT_1__TIMER_MASK                 0xffffffffL
#define RLC_GPM_TIMER_INT_2__TIMER_MASK                 0xffffffffL
#define RLC_GPM_TIMER_INT_3__TIMER_MASK                 0xffffffffL
#define RLC_GPM_TIMER_STAT__TIMER_0_STAT_MASK           0x00000001L
#define RLC_GPM_TIMER_STAT__TIMER_1_STAT_MASK           0x00000002L
#define RLC_GPM_TIMER_STAT__TIMER_2_STAT_MASK           0x00000004L
#define RLC_GPM_TIMER_STAT__TIMER_3_STAT_MASK           0x00000008L
#define RLC_GPM_UCODE_ADDR__RESERVED_MASK               0xffffc000L
#define RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK             0x00003fffL
#define RLC_GPM_UCODE_DATA__UCODE_DATA_MASK             0xffffffffL
#define RLC_GPM_UTCL1_CNTL_0__BYPASS_MASK               0x02000000L
#define RLC_GPM_UTCL1_CNTL_0__DROP_MODE_MASK            0x01000000L
#define RLC_GPM_UTCL1_CNTL_0__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define RLC_GPM_UTCL1_CNTL_0__FORCE_SNOOP_MASK          0x10000000L
#define RLC_GPM_UTCL1_CNTL_0__FRAG_LIMIT_MODE_MASK      0x08000000L
#define RLC_GPM_UTCL1_CNTL_0__INVALIDATE_MASK           0x04000000L
#define RLC_GPM_UTCL1_CNTL_0__RESERVED_MASK             0xc0000000L
#define RLC_GPM_UTCL1_CNTL_0__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_GPM_UTCL1_CNTL_1__BYPASS_MASK               0x02000000L
#define RLC_GPM_UTCL1_CNTL_1__DROP_MODE_MASK            0x01000000L
#define RLC_GPM_UTCL1_CNTL_1__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define RLC_GPM_UTCL1_CNTL_1__FORCE_SNOOP_MASK          0x10000000L
#define RLC_GPM_UTCL1_CNTL_1__FRAG_LIMIT_MODE_MASK      0x08000000L
#define RLC_GPM_UTCL1_CNTL_1__INVALIDATE_MASK           0x04000000L
#define RLC_GPM_UTCL1_CNTL_1__RESERVED_MASK             0xc0000000L
#define RLC_GPM_UTCL1_CNTL_1__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_GPM_UTCL1_CNTL_2__BYPASS_MASK               0x02000000L
#define RLC_GPM_UTCL1_CNTL_2__DROP_MODE_MASK            0x01000000L
#define RLC_GPM_UTCL1_CNTL_2__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define RLC_GPM_UTCL1_CNTL_2__FORCE_SNOOP_MASK          0x10000000L
#define RLC_GPM_UTCL1_CNTL_2__FRAG_LIMIT_MODE_MASK      0x08000000L
#define RLC_GPM_UTCL1_CNTL_2__INVALIDATE_MASK           0x04000000L
#define RLC_GPM_UTCL1_CNTL_2__RESERVED_MASK             0xc0000000L
#define RLC_GPM_UTCL1_CNTL_2__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_GPM_UTCL1_TH0_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_GPM_UTCL1_TH0_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_GPM_UTCL1_TH1_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_GPM_UTCL1_TH1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_GPM_UTCL1_TH2_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_GPM_UTCL1_TH2_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL
#define RLC_GPR_REG1__DATA_MASK                         0xffffffffL
#define RLC_GPR_REG2__DATA_MASK                         0xffffffffL
#define RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK         0xffffffc0L
#define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK          0x0000003fL
#define RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK             0xffffffffL
#define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK    0xffffffffL
#define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK    0xffffffffL
#define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK           0x80000000L
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN_MASK  0x00000020L
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_MASK          0x00000010L
#define RLC_GPU_IOV_CFG_REG1__CMD_TYPE_MASK             0x0000000fL
#define RLC_GPU_IOV_CFG_REG1__FCN_ID_MASK               0x0000ff00L
#define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID_MASK          0x00ff0000L
#define RLC_GPU_IOV_CFG_REG1__RESERVED1_MASK            0xff000000L
#define RLC_GPU_IOV_CFG_REG1__RESERVED_MASK             0x000000c0L
#define RLC_GPU_IOV_CFG_REG2__CMD_STATUS_MASK           0x0000000fL
#define RLC_GPU_IOV_CFG_REG2__RESERVED_MASK             0xfffffff0L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION_MASK       0x00000080L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET_MASK         0xfffffc00L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE_MASK           0x0000007fL
#define RLC_GPU_IOV_CFG_REG6__RESERVED_MASK             0x00000300L
#define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS_MASK       0xffffffffL
#define RLC_GPU_IOV_F32_CNTL__ENABLE_MASK               0x00000001L
#define RLC_GPU_IOV_F32_CNTL__RESERVED_MASK__GFX09      0xfffffffeL
#define RLC_GPU_IOV_F32_RESET__RESERVED_MASK__GFX09     0xfffffffeL
#define RLC_GPU_IOV_F32_RESET__RESET_MASK               0x00000001L
#define RLC_GPU_IOV_INT_DISABLE__DISABLE_MASK           0xffffffffL
#define RLC_GPU_IOV_INT_FORCE__FORCE_MASK               0xffffffffL
#define RLC_GPU_IOV_PERF_CNT_CNTL__ENABLE_MASK          0x00000001L
#define RLC_GPU_IOV_PERF_CNT_CNTL__MODE_SELECT_MASK     0x00000002L
#define RLC_GPU_IOV_PERF_CNT_CNTL__RESERVED_MASK        0xfffffff8L
#define RLC_GPU_IOV_PERF_CNT_CNTL__RESET_MASK           0x00000004L
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__CNT_ID_MASK       0x00000030L
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__RESERVED_MASK     0xffffffc0L
#define RLC_GPU_IOV_PERF_CNT_RD_ADDR__VFID_MASK         0x0000000fL
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__CNT_ID_MASK       0x00000030L
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__RESERVED_MASK     0xffffffc0L
#define RLC_GPU_IOV_PERF_CNT_WR_ADDR__VFID_MASK         0x0000000fL
#define RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK             0xffffffffL
#define RLC_GPU_IOV_SCH_0__ACTIVE_FUNCTIONS_MASK        0xffffffffL
#define RLC_GPU_IOV_SCH_1__DATA_MASK                    0xffffffffL
#define RLC_GPU_IOV_SCH_2__DATA_MASK                    0xffffffffL
#define RLC_GPU_IOV_SCH_3__Time_Quanta_Def_MASK         0xffffffffL
#define RLC_GPU_IOV_SCH_BLOCK__RESERVED_MASK            0x7fff0000L
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_ID_MASK        0x0000000fL
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Size_MASK      0x00007f00L
#define RLC_GPU_IOV_SCH_BLOCK__Sch_Block_Ver_MASK       0x000000f0L
#define RLC_GPU_IOV_SCRATCH_ADDR__ADDR_MASK             0x000001ffL
#define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED_MASK         0xfffffe00L
#define RLC_GPU_IOV_SCRATCH_DATA__DATA_MASK             0xffffffffL
#define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffffL
#define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED_MASK        0x00000001L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1_MASK__GFX09 0x00000e00L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2_MASK__GFX09 0xffffe000L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED_MASK__GFX09  0x000000feL
#define RLC_GPU_IOV_SDMA0_STATUS__RESTORED_MASK         0x00001000L
#define RLC_GPU_IOV_SDMA0_STATUS__SAVED_MASK            0x00000100L
#define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffffL
#define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED_MASK        0x00000001L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1_MASK__GFX09 0x00000e00L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2_MASK__GFX09 0xffffe000L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED_MASK__GFX09  0x000000feL
#define RLC_GPU_IOV_SDMA1_STATUS__RESTORED_MASK         0x00001000L
#define RLC_GPU_IOV_SDMA1_STATUS__SAVED_MASK            0x00000100L
#define RLC_GPU_IOV_SMU_RESPONSE__RESP_MASK             0xffffffffL
#define RLC_GPU_IOV_UCODE_ADDR__RESERVED_MASK           0xfffff000L
#define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR_MASK         0x00000fffL
#define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA_MASK         0xffffffffL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__PF_DOORBELL_STATUS_CLR_MASK 0x80000000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__RESERVED_MASK__GFX09 0x7fff0000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__PF_DOORBELL_STATUS_SET_MASK 0x80000000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__RESERVED_MASK__GFX09 0x7fff0000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__PF_DOORBELL_STATUS_MASK 0x80000000L
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__RESERVED_MASK__GFX09 0x7fff0000L
#define RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK            0x0000fffeL
#define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK           0x00000001L
#define RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK              0xffff0000L
#define RLC_GPU_IOV_VF_MASK__RESERVED_MASK__GFX09       0xffff0000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED_MASK       0x7fff0000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR_MASK    0x80000000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR_MASK         0x0000ffffL
#define RLC_GPU_IOV_VM_BUSY_STATUS__VM_BUSY_STATUS_MASK 0xffffffffL
#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK             0x0000001fL
#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK              0xffffffe0L
#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK             0x0000001fL
#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK              0xffffffe0L
#define RLC_INT_STAT__CP_RLC_INT_PENDING_MASK           0x00000100L
#define RLC_INT_STAT__LAST_CP_RLC_INT_ID_MASK           0x000000ffL
#define RLC_INT_STAT__RESERVED_MASK                     0xfffffe00L
#define RLC_JUMP_TABLE_RESTORE__ADDR_MASK               0xffffffffL
#define RLC_LBPW_CU_STAT__MAX_CU_MASK__GFX09            0x0000ffffL
#define RLC_LBPW_CU_STAT__ON_CU_MASK__GFX09             0xffff0000L
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK__GFX09 0xffffffffL
#define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK__GFX09  0x00000ff0L
#define RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK                0x00000002L
#define RLC_LB_CNTL__LB_CNT_REG_INC_MASK                0x00000008L
#define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK            0x00000004L
#define RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK           0x00000001L
#define RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK__GFX09      0xffffffffL
#define RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK__GFX09        0xffffffffL
#define RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK__GFX09   0xffffffffL
#define RLC_LB_PARAMS__FIFO_SAMPLES_MASK                0x000000feL
#define RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK             0x0000ff00L
#define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK     0xffff0000L
#define RLC_LB_PARAMS__SKIP_L2_CHECK_MASK               0x00000001L
#define RLC_LB_THR_CONFIG_1__DATA_MASK__GFX09           0xffffffffL
#define RLC_LB_THR_CONFIG_2__DATA_MASK__GFX09           0xffffffffL
#define RLC_LB_THR_CONFIG_3__DATA_MASK__GFX09           0xffffffffL
#define RLC_LB_THR_CONFIG_4__DATA_MASK__GFX09           0xffffffffL
#define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK__GFX09 0xffffffffL
#define RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK__GFX09    0x000000ffL
#define RLC_MAX_PG_CU__SPARE_MASK__GFX09                0xffffff00L
#define RLC_MEM_SLP_CNTL__RESERVED1_MASK                0xff000000L
#define RLC_MEM_SLP_CNTL__RESERVED_MASK                 0x0000007cL
#define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK  0x00000080L
#define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK            0x00000002L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK            0x00000001L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK     0x00ff0000L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK      0x0000ff00L
#define RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL_MASK        0x00008000L
#define RLC_MGCG_CTRL__MGCG_EN_MASK                     0x00000001L
#define RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK              0x00007f80L
#define RLC_MGCG_CTRL__ON_DELAY_MASK                    0x00000078L
#define RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL_MASK        0x00010000L
#define RLC_MGCG_CTRL__SILICON_EN_MASK                  0x00000002L
#define RLC_MGCG_CTRL__SIMULATION_EN_MASK               0x00000004L
#define RLC_MGCG_CTRL__SPARE_MASK                       0xfffe0000L
#define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL
#define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL
#define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE_MASK  0x00000001L
#define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK    0x00000400L
#define RLC_PERFMON_CNTL__PERFMON_STATE_MASK            0x00000007L
#define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK__GFX09 0xffffffffL
#define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK         0x00010000L
#define RLC_PG_CNTL__CP_PG_DISABLE_MASK                 0x00008000L
#define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK__GFX09   0x00000004L
#define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK        0x00000010L
#define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK       0x00000001L
#define RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK          0x00000002L
#define RLC_PG_CNTL__PG_OVERRIDE_MASK                   0x00004000L
#define RLC_PG_CNTL__RESERVED1_MASK                     0x00100000L
#define RLC_PG_CNTL__RESERVED_MASK                      0x00003fe0L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK 0x00040000L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK 0x00020000L
#define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE_MASK          0x00080000L
#define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK__GFX09 0x00000008L
#define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK__GFX09 0xffff0000L
#define RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK           0x0000ff00L
#define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK       0x000000ffL
#define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK    0x000000ffL
#define RLC_PG_DELAY_3__RESERVED_MASK                   0xffffff00L
#define RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK          0x00ff0000L
#define RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK              0xff000000L
#define RLC_PG_DELAY__POWER_DOWN_DELAY_MASK             0x0000ff00L
#define RLC_PG_DELAY__POWER_UP_DELAY_MASK               0x000000ffL
#define RLC_PREWALKER_UTCL1_ADDR_LSB__ADDR_LSB_MASK     0xffffffffL
#define RLC_PREWALKER_UTCL1_ADDR_MSB__ADDR_MSB_MASK     0x0000ffffL
#define RLC_PREWALKER_UTCL1_CNTL__BYPASS_MASK           0x02000000L
#define RLC_PREWALKER_UTCL1_CNTL__DROP_MODE_MASK        0x01000000L
#define RLC_PREWALKER_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define RLC_PREWALKER_UTCL1_CNTL__FORCE_SNOOP_MASK      0x10000000L
#define RLC_PREWALKER_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK  0x08000000L
#define RLC_PREWALKER_UTCL1_CNTL__INVALIDATE_MASK       0x04000000L
#define RLC_PREWALKER_UTCL1_CNTL__RESERVED_MASK         0xc0000000L
#define RLC_PREWALKER_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK 0x000fffffL
#define RLC_PREWALKER_UTCL1_SIZE_LSB__SIZE_LSB_MASK     0xffffffffL
#define RLC_PREWALKER_UTCL1_SIZE_MSB__SIZE_MSB_MASK     0x00000003L
#define RLC_PREWALKER_UTCL1_TRIG__EXEC_PERM_MASK        0x00000100L
#define RLC_PREWALKER_UTCL1_TRIG__PRIME_MODE_MASK       0x00000020L
#define RLC_PREWALKER_UTCL1_TRIG__READY_MASK            0x80000000L
#define RLC_PREWALKER_UTCL1_TRIG__READ_PERM_MASK        0x00000040L
#define RLC_PREWALKER_UTCL1_TRIG__RESERVED_MASK         0x7ffffe00L
#define RLC_PREWALKER_UTCL1_TRIG__VALID_MASK            0x00000001L
#define RLC_PREWALKER_UTCL1_TRIG__VMID_MASK             0x0000001eL
#define RLC_PREWALKER_UTCL1_TRIG__WRITE_PERM_MASK       0x00000080L
#define RLC_R2I_CNTL_0__Data_MASK                       0xffffffffL
#define RLC_R2I_CNTL_1__Data_MASK                       0xffffffffL
#define RLC_R2I_CNTL_2__Data_MASK                       0xffffffffL
#define RLC_R2I_CNTL_3__Data_MASK                       0xffffffffL
#define RLC_REFCLOCK_TIMESTAMP_LSB__TIMESTAMP_LSB_MASK  0xffffffffL
#define RLC_REFCLOCK_TIMESTAMP_MSB__TIMESTAMP_MSB_MASK  0xffffffffL
#define RLC_RLCV_COMMAND__CMD_MASK                      0x0000000fL
#define RLC_RLCV_COMMAND__RESERVED_MASK                 0xfffffff0L
#define RLC_RLCV_SAFE_MODE__CMD_MASK                    0x00000001L
#define RLC_RLCV_SAFE_MODE__MESSAGE_MASK                0x0000001eL
#define RLC_RLCV_SAFE_MODE__RESERVED1_MASK              0x000000e0L
#define RLC_RLCV_SAFE_MODE__RESERVED_MASK               0xfffff000L
#define RLC_RLCV_SAFE_MODE__RESPONSE_MASK               0x00000f00L
#define RLC_RLCV_SPARE_INT__INTERRUPT_MASK              0x00000001L
#define RLC_RLCV_SPARE_INT__RESERVED_MASK               0xfffffffeL
#define RLC_RLCV_TIMER_CTRL__TIMER_0_EN_MASK            0x00000001L
#define RLC_RLCV_TIMER_INT_0__TIMER_MASK                0xffffffffL
#define RLC_RLCV_TIMER_STAT__TIMER_0_STAT_MASK          0x00000001L
#define RLC_SAFE_MODE__CMD_MASK                         0x00000001L
#define RLC_SAFE_MODE__MESSAGE_MASK                     0x0000001eL
#define RLC_SAFE_MODE__RESERVED1_MASK                   0x000000e0L
#define RLC_SAFE_MODE__RESERVED_MASK                    0xfffff000L
#define RLC_SAFE_MODE__RESPONSE_MASK                    0x00000f00L
#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                 0x0000001fL
#define RLC_SEMAPHORE_0__RESERVED_MASK                  0xffffffe0L
#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                 0x0000001fL
#define RLC_SEMAPHORE_1__RESERVED_MASK                  0xffffffe0L
#define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK__GFX09 0xffffffffL
#define RLC_SERDES_NONCU_MASTER_BUSY_1__EA_1_MASTER_BUSY_MASK__GFX09 0x01000000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__GC_GFX_MASTER_BUSY_1_MASK__GFX09 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__GC_MASTER_BUSY_1_MASK__GFX09 0x00010000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_1_MASK__GFX09 0x00080000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__RESERVED_MASK__GFX09 0xfe000000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SE_MASTER_BUSY_1_MASK__GFX09 0x0000ffffL
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE4_MASTER_BUSY_MASK__GFX09 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE5_MASTER_BUSY_MASK__GFX09 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE6_MASTER_BUSY_MASK__GFX09 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__SPARE7_MASTER_BUSY_MASK__GFX09 0x00800000L
#define RLC_SERDES_NONCU_MASTER_BUSY_1__TC0_MASTER_BUSY_1_MASK__GFX09 0x00040000L
#define RLC_SERDES_NONCU_MASTER_BUSY__EA_0_MASTER_BUSY_MASK__GFX09 0x01000000L
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK__GFX09 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK__GFX09 0x00010000L
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK__GFX09 0xfc000000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK__GFX09 0x0000ffffL
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK__GFX09 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK__GFX09 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK__GFX09 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK__GFX09 0x00800000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK__GFX09 0x00040000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK__GFX09 0x00080000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC2_MASTER_BUSY_MASK__GFX09 0x02000000L
#define RLC_SERDES_RD_DATA_0__DATA_MASK                 0xffffffffL
#define RLC_SERDES_RD_DATA_1__DATA_MASK                 0xffffffffL
#define RLC_SERDES_RD_DATA_2__DATA_MASK                 0xffffffffL
#define RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK__GFX09   0x0000000fL
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK__GFX09 0x00060000L
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK__GFX09  0x0001e000L
#define RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK__GFX09   0x000001c0L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK__GFX09 0x00000e00L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK__GFX09 0x00001000L
#define RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK__GFX09   0x00000030L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__GFX09   0xfff80000L
#define RLC_SERDES_WR_CTRL__BPM_ADDR_MASK__GFX09        0x000000ffL
#define RLC_SERDES_WR_CTRL__BPM_DATA_MASK__GFX09        0x03ff0000L
#define RLC_SERDES_WR_CTRL__P1_SELECT_MASK__GFX09       0x00000400L
#define RLC_SERDES_WR_CTRL__P2_SELECT_MASK__GFX09       0x00000800L
#define RLC_SERDES_WR_CTRL__POWER_DOWN_MASK__GFX09      0x00000100L
#define RLC_SERDES_WR_CTRL__POWER_UP_MASK__GFX09        0x00000200L
#define RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK__GFX09    0x00004000L
#define RLC_SERDES_WR_CTRL__READ_COMMAND_MASK__GFX09    0x00002000L
#define RLC_SERDES_WR_CTRL__REG_ADDR_MASK__GFX09        0xf0000000L
#define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK__GFX09   0x08000000L
#define RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK__GFX09    0x00008000L
#define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK__GFX09   0x04000000L
#define RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK__GFX09   0x00001000L
#define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK__GFX09 0xffffffffL
#define RLC_SERDES_WR_DATA__DATA_MASK__GFX09            0xffffffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__EA_1_MASTER_MASK_MASK__GFX09 0x01000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_GFX_MASTER_MASK_1_MASK__GFX09 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__GC_MASTER_MASK_1_MASK__GFX09 0x00010000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_1_MASK__GFX09 0x00080000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__RESERVED_MASK__GFX09 0xfe000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SE_MASTER_MASK_1_MASK__GFX09 0x0000ffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE4_MASTER_MASK_MASK__GFX09 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE5_MASTER_MASK_MASK__GFX09 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE6_MASTER_MASK_MASK__GFX09 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__SPARE7_MASTER_MASK_MASK__GFX09 0x00800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK_1__TC0_1_MASTER_MASK_MASK__GFX09 0x00040000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__EA_0_MASTER_MASK_MASK__GFX09 0x01000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK__GFX09 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK__GFX09 0x00010000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK__GFX09 0xfc000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK__GFX09 0x0000ffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK__GFX09 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK__GFX09 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK__GFX09 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK__GFX09 0x00800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK__GFX09 0x00040000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK__GFX09 0x00080000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC2_MASTER_MASK_MASK__GFX09 0x02000000L
#define RLC_SMU_ARGUMENT_1__ARG_MASK                    0xffffffffL
#define RLC_SMU_ARGUMENT_2__ARG_MASK                    0xffffffffL
#define RLC_SMU_COMMAND__CMD_MASK                       0xffffffffL
#define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK          0xfffffffeL
#define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK 0x00000001L
#define RLC_SMU_MESSAGE__CMD_MASK                       0xffffffffL
#define RLC_SMU_SAFE_MODE__CMD_MASK                     0x00000001L
#define RLC_SMU_SAFE_MODE__MESSAGE_MASK                 0x0000001eL
#define RLC_SMU_SAFE_MODE__RESERVED1_MASK               0x000000e0L
#define RLC_SMU_SAFE_MODE__RESERVED_MASK                0xfffff000L
#define RLC_SMU_SAFE_MODE__RESPONSE_MASK                0x00000f00L
#define RLC_SPARE_INT__INTERRUPT_MASK                   0x00000001L
#define RLC_SPARE_INT__RESERVED_MASK                    0xfffffffeL
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK 0xffffffffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_INT_CNTL__RESERVED_MASK                 0xfffffffeL
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK         0x00000001L
#define RLC_SPM_INT_STATUS__RESERVED_MASK               0xfffffffeL
#define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK     0x00000001L
#define RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK              0x0000000fL
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK    0x00003000L
#define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK 0xffff0000L
#define RLC_SPM_PERFMON_CNTL__RESERVED1_MASK            0x00000fffL
#define RLC_SPM_PERFMON_CNTL__RESERVED_MASK             0x0000c000L
#define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK     0xffff0000L
#define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK 0x0000ffffL
#define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK 0xffffffffL
#define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK  0xffffffffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK 0x0000f800L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK 0x000000ffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK    0x00000700L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK     0x80000000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK 0x001f0000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK 0x03e00000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK 0x7c000000L
#define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK     0xffffffffL
#define RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_RMI_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK   0xffffffffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SPM_UTCL1_CNTL__BYPASS_MASK                 0x02000000L
#define RLC_SPM_UTCL1_CNTL__DROP_MODE_MASK              0x01000000L
#define RLC_SPM_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09 0x20000000L
#define RLC_SPM_UTCL1_CNTL__FORCE_SNOOP_MASK            0x10000000L
#define RLC_SPM_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK        0x08000000L
#define RLC_SPM_UTCL1_CNTL__INVALIDATE_MASK             0x04000000L
#define RLC_SPM_UTCL1_CNTL__RESERVED_MASK               0xc0000000L
#define RLC_SPM_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK   0x000fffffL
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorAddr_MSB_MASK 0x000003c0L
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqErrorVmid_MASK 0x0000003cL
#define RLC_SPM_UTCL1_ERROR_1__Translated_ReqError_MASK 0x00000003L
#define RLC_SPM_UTCL1_ERROR_2__Translated_ReqErrorAddr_LSB_MASK 0xffffffffL
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__GFX09 0x000000ffL
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK__GFX09 0xffffff00L
#define RLC_SRM_ARAM_DATA__DATA_MASK                    0xffffffffL
#define RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK               0x00000002L
#define RLC_SRM_CNTL__RESERVED_MASK                     0xfffffffcL
#define RLC_SRM_CNTL__SRM_ENABLE_MASK                   0x00000001L
#define RLC_SRM_DRAM_DATA__DATA_MASK                    0xffffffffL
#define RLC_SRM_GPM_ABORT__ABORT_MASK                   0x00000001L
#define RLC_SRM_GPM_ABORT__RESERVED_MASK                0xfffffffeL
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK     0x00000001L
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK      0x00000002L
#define RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK       0xfffffffcL
#define RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK           0x80000000L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK            0x00000002L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK        0x0000001cL
#define RLC_SRM_GPM_COMMAND__OP_MASK                    0x00000001L
#define RLC_SRM_GPM_COMMAND__RESERVED1_MASK             0x60000000L
#define RLC_SRM_GPM_COMMAND__SIZE_MASK                  0x0001ffe0L
#define RLC_SRM_GPM_COMMAND__START_OFFSET_MASK          0x1ffe0000L
#define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK         0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK        0xffff0000L
#define RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK            0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK            0xffffffffL
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK    0x00000001L
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK     0x00000002L
#define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK      0xfffffffcL
#define RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK          0x80000000L
#define RLC_SRM_RLCV_COMMAND__OP_MASK                   0x00000001L
#define RLC_SRM_RLCV_COMMAND__RESERVED1_MASK            0x70000000L
#define RLC_SRM_RLCV_COMMAND__RESERVED_MASK             0x0000000eL
#define RLC_SRM_RLCV_COMMAND__SIZE_MASK                 0x0000fff0L
#define RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK         0x0fff0000L
#define RLC_SRM_STAT__RESERVED_MASK                     0xfffffffcL
#define RLC_SRM_STAT__SRM_BUSY_DELAY_MASK               0x00000002L
#define RLC_SRM_STAT__SRM_BUSY_MASK                     0x00000001L
#define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK__GFX09 0xffffffffL
#define RLC_STAT__MC_BUSY_MASK                          0x00000010L
#define RLC_STAT__RESERVED_MASK                         0xffffff00L
#define RLC_STAT__RLC_BUSY_MASK                         0x00000001L
#define RLC_STAT__RLC_THREAD_0_BUSY_MASK                0x00000020L
#define RLC_STAT__RLC_THREAD_1_BUSY_MASK                0x00000040L
#define RLC_STAT__RLC_THREAD_2_BUSY_MASK                0x00000080L
#define RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK__GFX09    0x000000ffL
#define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK__GFX09 0x0000ff00L
#define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK__GFX09 0x00ff0000L
#define RLC_THREAD1_DELAY__SPARE_MASK__GFX09            0xff000000L
#define RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK            0xffffffffL
#define RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_BUSY_MASK     0x00000001L
#define RLC_UTCL1_STATUS_2__GPM_TH0_UTCL1_StallOnTrans_MASK 0x00000020L
#define RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_BUSY_MASK     0x00000002L
#define RLC_UTCL1_STATUS_2__GPM_TH1_UTCL1_StallOnTrans_MASK 0x00000040L
#define RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_BUSY_MASK     0x00000004L
#define RLC_UTCL1_STATUS_2__GPM_TH2_UTCL1_StallOnTrans_MASK 0x00000080L
#define RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_BUSY_MASK   0x00000010L
#define RLC_UTCL1_STATUS_2__PREWALKER_UTCL1_StallOnTrans_MASK 0x00000200L
#define RLC_UTCL1_STATUS_2__RESERVED_MASK               0xfffffc00L
#define RLC_UTCL1_STATUS_2__SPM_UTCL1_BUSY_MASK         0x00000008L
#define RLC_UTCL1_STATUS_2__SPM_UTCL1_StallOnTrans_MASK 0x00000100L
#define RLC_UTCL1_STATUS__FAULT_DETECTED_MASK           0x00000001L
#define RLC_UTCL1_STATUS__FAULT_UTCL1ID_MASK            0x00003f00L
#define RLC_UTCL1_STATUS__PRT_DETECTED_MASK             0x00000004L
#define RLC_UTCL1_STATUS__PRT_UTCL1ID_MASK              0x3f000000L
#define RLC_UTCL1_STATUS__RESERVED_1_MASK               0x0000c000L
#define RLC_UTCL1_STATUS__RESERVED_2_MASK               0x00c00000L
#define RLC_UTCL1_STATUS__RESERVED_3_MASK               0xc0000000L
#define RLC_UTCL1_STATUS__RESERVED_MASK                 0x000000f8L
#define RLC_UTCL1_STATUS__RETRY_DETECTED_MASK           0x00000002L
#define RLC_UTCL1_STATUS__RETRY_UTCL1ID_MASK            0x003f0000L
#define RLC_UTCL2_CNTL__MTYPE_NO_PTE_MODE_MASK__GFX09   0x00000001L
#define RLC_UTCL2_CNTL__RESERVED_MASK__GFX09            0xfffffffeL
#define RMI_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define RMI_CGTT_SCLK_CTRL__ON_DELAY_MASK               0x0000000fL
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK         0x80000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK         0x40000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK         0x20000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK         0x10000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK         0x08000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK         0x04000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK         0x02000000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK   0x00800000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK   0x00400000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK   0x00200000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK   0x00100000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK   0x00080000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK   0x00040000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK   0x00020000L
#define RMI_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK   0x00010000L
#define RMI_CLOCK_CNTRL__DYN_CLK_CMN_BUSY_MASK_MASK     0x000003e0L
#define RMI_CLOCK_CNTRL__DYN_CLK_CMN_WAKEUP_MASK_MASK   0x000f8000L
#define RMI_CLOCK_CNTRL__DYN_CLK_RB0_BUSY_MASK_MASK     0x0000001fL
#define RMI_CLOCK_CNTRL__DYN_CLK_RB0_WAKEUP_MASK_MASK   0x00007c00L
#define RMI_CLOCK_CNTRL__DYN_CLK_RB1_BUSY_MASK_MASK     0x01f00000L
#define RMI_CLOCK_CNTRL__DYN_CLK_RB1_WAKEUP_MASK_MASK   0x3e000000L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_BREAK_LOB_ON_IDLEIN_MASK 0x00000002L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_MODE_MASK            0x0000c000L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_MASK           0x00000001L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_OVERRIDE_MASK 0x00000030L
#define RMI_DEMUX_CNTL__DEMUX_ARB0_STALL_TIMER_START_VALUE_MASK 0x00003fc0L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_BREAK_LOB_ON_IDLEIN_MASK 0x00020000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_MODE_MASK            0xc0000000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_MASK           0x00010000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_OVERRIDE_MASK 0x00300000L
#define RMI_DEMUX_CNTL__DEMUX_ARB1_STALL_TIMER_START_VALUE_MASK 0x3fc00000L
#define RMI_GENERAL_CNTL1__EARLY_WRACK_DISABLE_FOR_LOOPBACK_MASK 0x00000100L
#define RMI_GENERAL_CNTL1__EARLY_WRACK_ENABLE_PER_MTYPE_MASK 0x0000000fL
#define RMI_GENERAL_CNTL1__TCIW0_64B_RD_STALL_MODE_MASK 0x00000030L
#define RMI_GENERAL_CNTL1__TCIW1_64B_RD_STALL_MODE_MASK 0x000000c0L
#define RMI_GENERAL_CNTL__BURST_DISABLE_MASK            0x00000001L
#define RMI_GENERAL_CNTL__LOOPBACK_DIS_BY_REQ_TYPE_MASK 0x01e00000L
#define RMI_GENERAL_CNTL__RB0_HARVEST_EN_MASK           0x00080000L
#define RMI_GENERAL_CNTL__RB1_HARVEST_EN_MASK           0x00100000L
#define RMI_GENERAL_CNTL__SKID_FIFO_0_OVERFLOW_ERROR_MASK_MASK 0x04000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_0_UNDERFLOW_ERROR_MASK_MASK 0x08000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_1_OVERFLOW_ERROR_MASK_MASK 0x10000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_1_UNDERFLOW_ERROR_MASK_MASK 0x20000000L
#define RMI_GENERAL_CNTL__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK_MASK 0x40000000L
#define RMI_GENERAL_CNTL__VMID_BYPASS_ENABLE_MASK       0x0001fffeL
#define RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_MASK          0x00060000L
#define RMI_GENERAL_CNTL__XBAR_MUX_CONFIG_UPDATE_MASK   0x02000000L
#define RMI_GENERAL_STATUS__GENERAL_RMI_ERRORS_COMBINED_MASK 0x00000001L
#define RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_0_BUSY_MASK 0x00001000L
#define RMI_GENERAL_STATUS__RDREQ_CONSUMER_FIFO_1_BUSY_MASK 0x00020000L
#define RMI_GENERAL_STATUS__RMI_SCOREBOARD_BUSY_MASK    0x00000080L
#define RMI_GENERAL_STATUS__RMI_UTCL1_BUSY_MASK         0x00000040L
#define RMI_GENERAL_STATUS__RMI_XBAR_BUSY_MASK          0x00000020L
#define RMI_GENERAL_STATUS__RMI_XNACK_BUSY_MASK         0x00100000L
#define RMI_GENERAL_STATUS__SKID_FIFO_0_OVERFLOW_ERROR_MASK 0x00000002L
#define RMI_GENERAL_STATUS__SKID_FIFO_0_UNDERFLOW_ERROR_MASK 0x00000004L
#define RMI_GENERAL_STATUS__SKID_FIFO_1_OVERFLOW_ERROR_MASK 0x00000008L
#define RMI_GENERAL_STATUS__SKID_FIFO_1_UNDERFLOW_ERROR_MASK 0x00000010L
#define RMI_GENERAL_STATUS__SKID_FIFO_FREESPACE_IS_ZERO_ERROR_MASK 0x80000000L
#define RMI_GENERAL_STATUS__TCIW0_PRT_FIFO_BUSY_MASK    0x00000100L
#define RMI_GENERAL_STATUS__TCIW1_PRT_FIFO_BUSY_MASK    0x00002000L
#define RMI_GENERAL_STATUS__TCIW_FRMTR0_BUSY_MASK       0x00000200L
#define RMI_GENERAL_STATUS__TCIW_FRMTR1_BUSY_MASK       0x00004000L
#define RMI_GENERAL_STATUS__TCIW_RTN_FRMTR0_BUSY_MASK   0x00000400L
#define RMI_GENERAL_STATUS__TCIW_RTN_FRMTR1_BUSY_MASK   0x00008000L
#define RMI_GENERAL_STATUS__UTC_PROBE0_BUSY_MASK        0x00080000L
#define RMI_GENERAL_STATUS__UTC_PROBE1_BUSY_MASK        0x00040000L
#define RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_0_BUSY_MASK 0x00000800L
#define RMI_GENERAL_STATUS__WRREQ_CONSUMER_FIFO_1_BUSY_MASK 0x00010000L
#define RMI_GENERAL_STATUS__XNACK_FIFO_EMPTY_MASK       0x20000000L
#define RMI_GENERAL_STATUS__XNACK_FIFO_FULL_MASK        0x40000000L
#define RMI_GENERAL_STATUS__XNACK_FIFO_NUM_USED_MASK    0x1fe00000L
#define RMI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RMI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RMI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define RMI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define RMI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK        0x000001ffL
#define RMI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK        0x0007fc00L
#define RMI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK         0x00f00000L
#define RMI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK        0x0f000000L
#define RMI_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define RMI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK         0x0007fc00L
#define RMI_PERFCOUNTER0_SELECT__PERF_SEL_MASK          0x000001ffL
#define RMI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RMI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RMI_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define RMI_PERFCOUNTER1_SELECT__PERF_SEL_MASK          0x000001ffL
#define RMI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RMI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RMI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define RMI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define RMI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK        0x000001ffL
#define RMI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK        0x0007fc00L
#define RMI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK         0x00f00000L
#define RMI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK        0x0f000000L
#define RMI_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define RMI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK         0x0007fc00L
#define RMI_PERFCOUNTER2_SELECT__PERF_SEL_MASK          0x000001ffL
#define RMI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RMI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RMI_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define RMI_PERFCOUNTER3_SELECT__PERF_SEL_MASK          0x000001ffL
#define RMI_PERF_COUNTER_CNTL__EVENT_BASED_PERF_EN_SEL_MASK 0x0000000cL
#define RMI_PERF_COUNTER_CNTL__PERF_CNTR_SPM_SEL_MASK   0x04000000L
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_BURST_LENGTH_THRESHOLD_MASK 0x01f80000L
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_CID_MASK    0x00003c00L
#define RMI_PERF_COUNTER_CNTL__PERF_COUNTER_VMID_MASK   0x0007c000L
#define RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK0_MASK 0x000000c0L
#define RMI_PERF_COUNTER_CNTL__PERF_EVENT_WINDOW_MASK1_MASK 0x00000300L
#define RMI_PERF_COUNTER_CNTL__PERF_SOFT_RESET_MASK     0x02000000L
#define RMI_PERF_COUNTER_CNTL__TC_PERF_EN_SEL_MASK      0x00000030L
#define RMI_PERF_COUNTER_CNTL__TRANS_BASED_PERF_EN_SEL_MASK 0x00000003L
#define RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_0_MAX_DEPTH_MASK 0x0000007fL
#define RMI_PROBE_POP_LOGIC_CNTL__EXT_LAT_FIFO_1_MAX_DEPTH_MASK 0x0001fc00L
#define RMI_PROBE_POP_LOGIC_CNTL__REDUCE_MAX_XLAT_CHAIN_SIZE_BY_2_MASK 0x00000300L
#define RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE0_DIS_MASK 0x00000080L
#define RMI_PROBE_POP_LOGIC_CNTL__XLAT_COMBINE1_DIS_MASK 0x00020000L
#define RMI_SCOREBOARD_CNTL__COMPLETE_RB0_FLUSH_MASK    0x00000001L
#define RMI_SCOREBOARD_CNTL__COMPLETE_RB1_FLUSH_MASK    0x00000004L
#define RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_EN_MASK 0x00000100L
#define RMI_SCOREBOARD_CNTL__FORCE_VMID_INVAL_DONE_TIMER_START_VALUE_MASK 0x001ffe00L
#define RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB0_MASK 0x00000002L
#define RMI_SCOREBOARD_CNTL__REQ_IN_RE_EN_AFTER_FLUSH_RB1_MASK 0x00000008L
#define RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB0_MASK  0x00000080L
#define RMI_SCOREBOARD_CNTL__TIME_STAMP_FLUSH_RB1_MASK  0x00000010L
#define RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_EN_MASK 0x00000020L
#define RMI_SCOREBOARD_CNTL__VMID_INVAL_FLUSH_TYPE_OVERRIDE_VALUE_MASK 0x00000040L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_DONE_MASK   0x00080000L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_FLUSH_TYPE_MASK 0x00100000L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_IN_PROG_MASK 0x00000002L
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_REQ_VMID_MASK 0x0003fffcL
#define RMI_SCOREBOARD_STATUS0__CP_VMID_INV_UTC_DONE_MASK 0x00040000L
#define RMI_SCOREBOARD_STATUS0__CURRENT_SESSION_ID_MASK 0x00000001L
#define RMI_SCOREBOARD_STATUS0__FORCE_VMID_INV_DONE_MASK 0x00200000L
#define RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB0_MASK 0x40000000L
#define RMI_SCOREBOARD_STATUS1__COM_FLUSH_IN_PROG_RB1_MASK 0x20000000L
#define RMI_SCOREBOARD_STATUS1__MULTI_VMID_INVAL_FROM_CP_DETECTED_MASK 0x00004000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB0_MASK 0x00002000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_OVERFLOW_RB1_MASK 0x10000000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB0_MASK    0x00000fffL
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_RB1_MASK    0x07ff8000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB0_MASK 0x00001000L
#define RMI_SCOREBOARD_STATUS1__RUNNING_CNT_UNDERFLOW_RB1_MASK 0x08000000L
#define RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB0_MASK 0x08000000L
#define RMI_SCOREBOARD_STATUS2__COM_FLUSH_DONE_RB1_MASK 0x04000000L
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB0_MASK   0x00000fffL
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_RB1_MASK   0x01ffe000L
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB0_MASK 0x00001000L
#define RMI_SCOREBOARD_STATUS2__SNAPSHOT_CNT_UNDERFLOW_RB1_MASK 0x02000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB0_MASK 0x40000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_DONE_RB1_MASK 0x80000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB0_MASK 0x10000000L
#define RMI_SCOREBOARD_STATUS2__TIME_STAMP_FLUSH_IN_PROG_RB1_MASK 0x20000000L
#define RMI_SPARE_1__SPARE_BIT_10_MASK                  0x00000004L
#define RMI_SPARE_1__SPARE_BIT_11_MASK                  0x00000008L
#define RMI_SPARE_1__SPARE_BIT_12_MASK                  0x00000010L
#define RMI_SPARE_1__SPARE_BIT_13_MASK                  0x00000020L
#define RMI_SPARE_1__SPARE_BIT_14_MASK                  0x00000040L
#define RMI_SPARE_1__SPARE_BIT_15_MASK                  0x00000080L
#define RMI_SPARE_1__SPARE_BIT_16_1_MASK                0xffff0000L
#define RMI_SPARE_1__SPARE_BIT_8_1_MASK                 0x0000ff00L
#define RMI_SPARE_1__SPARE_BIT_8_MASK                   0x00000001L
#define RMI_SPARE_1__SPARE_BIT_9_MASK                   0x00000002L
#define RMI_SPARE_2__SPARE_BIT_16_MASK                  0x00000001L
#define RMI_SPARE_2__SPARE_BIT_17_MASK                  0x00000002L
#define RMI_SPARE_2__SPARE_BIT_18_MASK                  0x00000004L
#define RMI_SPARE_2__SPARE_BIT_19_MASK                  0x00000008L
#define RMI_SPARE_2__SPARE_BIT_20_MASK                  0x00000010L
#define RMI_SPARE_2__SPARE_BIT_21_MASK                  0x00000020L
#define RMI_SPARE_2__SPARE_BIT_22_MASK                  0x00000040L
#define RMI_SPARE_2__SPARE_BIT_23_MASK                  0x00000080L
#define RMI_SPARE_2__SPARE_BIT_4_0_MASK                 0x00000f00L
#define RMI_SPARE_2__SPARE_BIT_4_1_MASK                 0x0000f000L
#define RMI_SPARE_2__SPARE_BIT_8_2_MASK                 0x00ff0000L
#define RMI_SPARE_2__SPARE_BIT_8_3_MASK                 0xff000000L
#define RMI_SPARE__RMI_ARBITER_STALL_TIMER_ENABLED_ALLOW_STREAMING_MASK 0x00000001L
#define RMI_SPARE__SPARE_BIT_16_0_MASK__GFX09           0xffff0000L
#define RMI_SPARE__SPARE_BIT_1_MASK__GFX09              0x00000002L
#define RMI_SPARE__SPARE_BIT_2_MASK__GFX09              0x00000004L
#define RMI_SPARE__SPARE_BIT_3_MASK                     0x00000008L
#define RMI_SPARE__SPARE_BIT_4_MASK                     0x00000010L
#define RMI_SPARE__SPARE_BIT_5_MASK                     0x00000020L
#define RMI_SPARE__SPARE_BIT_6_MASK                     0x00000040L
#define RMI_SPARE__SPARE_BIT_7_MASK                     0x00000080L
#define RMI_SPARE__SPARE_BIT_8_0_MASK                   0x0000ff00L
#define RMI_SUBBLOCK_STATUS0__TCIW0_INFLIGHT_CNT_MASK   0x0ffc0000L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE0_MASK 0x00000100L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_EMPTY_PROBE1_MASK 0x00020000L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE0_MASK 0x00000080L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_FULL_PROBE1_MASK 0x00010000L
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE0_MASK 0x0000007fL
#define RMI_SUBBLOCK_STATUS0__UTC_EXT_LAT_HID_FIFO_NUM_USED_PROBE1_MASK 0x0000fe00L
#define RMI_SUBBLOCK_STATUS1__SKID_FIFO_0_FREE_SPACE_MASK 0x000003ffL
#define RMI_SUBBLOCK_STATUS1__SKID_FIFO_1_FREE_SPACE_MASK 0x000ffc00L
#define RMI_SUBBLOCK_STATUS1__TCIW1_INFLIGHT_CNT_MASK   0x3ff00000L
#define RMI_SUBBLOCK_STATUS2__PRT_FIFO_0_NUM_USED_MASK  0x000001ffL
#define RMI_SUBBLOCK_STATUS2__PRT_FIFO_1_NUM_USED_MASK  0x0003fe00L
#define RMI_SUBBLOCK_STATUS3__SKID_FIFO_0_FREE_SPACE_TOTAL_MASK 0x000003ffL
#define RMI_SUBBLOCK_STATUS3__SKID_FIFO_1_FREE_SPACE_TOTAL_MASK 0x000ffc00L
#define RMI_TCIW_FORMATTER0_CNTL__ALL_FAULT_RET0_DATA_MASK 0x80000000L
#define RMI_TCIW_FORMATTER0_CNTL__RMI_IN0_REORDER_DIS_MASK 0x20000000L
#define RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_MASK 0x07f80000L
#define RMI_TCIW_FORMATTER0_CNTL__SKID_FIFO_0_FREE_SPACE_DELTA_UPDATE_MASK 0x08000000L
#define RMI_TCIW_FORMATTER0_CNTL__TCIW0_MAX_ALLOWED_INFLIGHT_REQ_MASK 0x0007fe00L
#define RMI_TCIW_FORMATTER0_CNTL__TCIW0_REQ_SAFE_MODE_MASK 0x10000000L
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_AT_LAST_OF_BURST_MASK 0x40000000L
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_DIS_OVERRIDE_MASK 0x00000001L
#define RMI_TCIW_FORMATTER0_CNTL__WR_COMBINE0_TIME_OUT_WINDOW_MASK 0x000001feL
#define RMI_TCIW_FORMATTER1_CNTL__ALL_FAULT_RET1_DATA_MASK 0x80000000L
#define RMI_TCIW_FORMATTER1_CNTL__RMI_IN1_REORDER_DIS_MASK 0x20000000L
#define RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_MASK 0x07f80000L
#define RMI_TCIW_FORMATTER1_CNTL__SKID_FIFO_1_FREE_SPACE_DELTA_UPDATE_MASK 0x08000000L
#define RMI_TCIW_FORMATTER1_CNTL__TCIW1_MAX_ALLOWED_INFLIGHT_REQ_MASK 0x0007fe00L
#define RMI_TCIW_FORMATTER1_CNTL__TCIW1_REQ_SAFE_MODE_MASK 0x10000000L
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_AT_LAST_OF_BURST_MASK 0x40000000L
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_DIS_OVERRIDE_MASK 0x00000001L
#define RMI_TCIW_FORMATTER1_CNTL__WR_COMBINE1_TIME_OUT_WINDOW_MASK 0x000001feL
#define RMI_UTCL1_CNTL1__CLIENTID_MASK                  0x0000ff80L
#define RMI_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK 0x02000000L
#define RMI_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK      0x00040000L
#define RMI_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK         0x00020000L
#define RMI_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK          0x00000001L
#define RMI_UTCL1_CNTL1__FORCE_IN_ORDER_MASK            0x08000000L
#define RMI_UTCL1_CNTL1__FORCE_MISS_MASK                0x04000000L
#define RMI_UTCL1_CNTL1__GPUVM_64K_DEF_MASK             0x00000002L
#define RMI_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK           0x00000004L
#define RMI_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK    0xc0000000L
#define RMI_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK    0x30000000L
#define RMI_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK          0x00800000L
#define RMI_UTCL1_CNTL1__REG_INV_TOGGLE_MASK            0x01000000L
#define RMI_UTCL1_CNTL1__REG_INV_VMID_MASK              0x00780000L
#define RMI_UTCL1_CNTL1__RESP_FAULT_MODE_MASK           0x00000060L
#define RMI_UTCL1_CNTL1__RESP_MODE_MASK                 0x00000018L
#define RMI_UTCL1_CNTL1__USERVM_DIS_MASK                0x00010000L
#define RMI_UTCL1_CNTL2__DIS_EDC_MASK                   0x00000800L
#define RMI_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK       0x00008000L
#define RMI_UTCL1_CNTL2__FORCE_SNOOP_MASK               0x00004000L
#define RMI_UTCL1_CNTL2__GPUVM_INV_MODE_MASK            0x00001000L
#define RMI_UTCL1_CNTL2__LINE_VALID_MASK                0x00000400L
#define RMI_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK            0x00000200L
#define RMI_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK             0x00002000L
#define RMI_UTCL1_CNTL2__UTCL1_ARB_BURST_MODE_MASK      0x00030000L
#define RMI_UTCL1_CNTL2__UTCL1_DIS_DUAL_L2_REQ_MASK     0x02000000L
#define RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_RD_WR_MASK 0x00040000L
#define RMI_UTCL1_CNTL2__UTCL1_ENABLE_PERF_EVENT_VMID_MASK 0x00100000L
#define RMI_UTCL1_CNTL2__UTCL1_FORCE_FRAG_2M_TO_64K_MASK 0x04000000L
#define RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_RD_WR_MASK    0x00080000L
#define RMI_UTCL1_CNTL2__UTCL1_PERF_EVENT_VMID_MASK     0x01e00000L
#define RMI_UTCL1_CNTL2__UTC_SPARE_MASK                 0x000000ffL
#define RMI_UTCL1_STATUS__FAULT_DETECTED_MASK           0x00000001L
#define RMI_UTCL1_STATUS__PRT_DETECTED_MASK             0x00000004L
#define RMI_UTCL1_STATUS__RETRY_DETECTED_MASK           0x00000002L
#define RMI_UTC_XNACK_N_MISC_CNTL__CP_VMID_RESET_REQUEST_DISABLE_MASK 0x00002000L
#define RMI_UTC_XNACK_N_MISC_CNTL__IND_XNACK_TIMER_START_VALUE_MASK 0x00000f00L
#define RMI_UTC_XNACK_N_MISC_CNTL__MASTER_XNACK_TIMER_INC_MASK 0x000000ffL
#define RMI_UTC_XNACK_N_MISC_CNTL__UTCL1_PERM_MODE_MASK 0x00001000L
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_RD_MASK 0x000000ffL
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB0_WR_MASK 0x0000ff00L
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_RD_MASK 0x00ff0000L
#define RMI_XBAR_ARBITER_CONFIG_1__XBAR_ARB_ROUND_ROBIN_WEIGHT_RB1_WR_MASK 0xff000000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_IDLEIN_MASK 0x00000010L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_BREAK_LOB_ON_WEIGHTEDRR_MASK 0x00000004L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_MODE_MASK    0x00000003L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_MASK   0x00000008L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_OVERRIDE_MASK 0x000000c0L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB0_STALL_TIMER_START_VALUE_MASK 0x0000ff00L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_IDLEIN_MASK 0x00100000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_BREAK_LOB_ON_WEIGHTEDRR_MASK 0x00040000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_MODE_MASK    0x00030000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_MASK   0x00080000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_OVERRIDE_MASK 0x00c00000L
#define RMI_XBAR_ARBITER_CONFIG__XBAR_ARB1_STALL_TIMER_START_VALUE_MASK 0xff000000L
#define RMI_XBAR_CONFIG__ARBITER_DIS_MASK               0x00000080L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_RB0_MASK            0x00002000L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_RB1_MASK            0x00004000L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_MASK            0x00000f00L
#define RMI_XBAR_CONFIG__XBAR_EN_IN_REQ_OVERRIDE_MASK   0x00001000L
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_CB_DB_OVERRIDE_MASK 0x00000040L
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_OVERRIDE_MASK  0x00000003L
#define RMI_XBAR_CONFIG__XBAR_MUX_CONFIG_REQ_TYPE_OVERRIDE_MASK 0x0000003cL
#define RMI_XNACK_DEBUG__XNACK_PER_VMID_MASK            0x0000ffffL
#define ROM_CNTL__CLOCK_GATING_EN_MASK                  0x00000001L
#define ROM_DATA__ROM_DATA_MASK                         0xffffffffL
#define ROM_INDEX__ROM_INDEX_MASK                       0x00ffffffL
#define ROM_START__ROM_START_MASK                       0x00ffffffL
#define ROM_STATUS__ROM_BUSY_MASK                       0x00000001L
#define ROM_SW_CNTL__COMMAND_SIZE_MASK                  0x00030000L
#define ROM_SW_CNTL__DATA_SIZE_MASK                     0x0000ffffL
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK     0x00040000L
#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK             0xffffff00L
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK         0x000000ffL
#define ROM_SW_DATA_10__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_11__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_12__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_13__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_14__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_15__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_16__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_17__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_18__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_19__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_1__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_20__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_21__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_22__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_23__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_24__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_25__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_26__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_27__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_28__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_29__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_2__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_30__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_31__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_32__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_33__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_34__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_35__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_36__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_37__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_38__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_39__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_3__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_40__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_41__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_42__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_43__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_44__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_45__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_46__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_47__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_48__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_49__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_4__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_50__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_51__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_52__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_53__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_54__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_55__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_56__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_57__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_58__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_59__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_5__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_60__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_61__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_62__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_63__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_64__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_6__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_7__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_8__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_9__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_STATUS__ROM_SW_DONE_MASK                 0x00000001L
#define RPB_ARB_CNTL2__ATC_PAGE_SWITCH_NUM_MASK         0x00ff0000L
#define RPB_ARB_CNTL2__ATOMIC_SWITCH_NUM_MASK           0x0000ff00L
#define RPB_ARB_CNTL2__P2P_SWITCH_NUM_MASK              0x000000ffL
#define RPB_ARB_CNTL__ARB_MODE_MASK                     0x01000000L
#define RPB_ARB_CNTL__ATC_TR_SWITCH_NUM_MASK            0x00ff0000L
#define RPB_ARB_CNTL__RD_SWITCH_NUM_MASK                0x000000ffL
#define RPB_ARB_CNTL__SWITCH_NUM_MODE_MASK              0x02000000L
#define RPB_ARB_CNTL__WR_SWITCH_NUM_MASK                0x0000ff00L
#define RPB_ATS_CNTL2__INVAL_COM_ROUTING_CODE_MASK      0x00038000L
#define RPB_ATS_CNTL2__PAGE_REQ_CMD_MASK                0x00000fc0L
#define RPB_ATS_CNTL2__PAGE_ROUTING_CODE_MASK           0x00007000L
#define RPB_ATS_CNTL2__TRANS_CMD_MASK                   0x0000003fL
#define RPB_ATS_CNTL2__VENDOR_ID_MASK                   0x000c0000L
#define RPB_ATS_CNTL__ATCPAGE_SWITCH_NUM_MASK           0x00780000L
#define RPB_ATS_CNTL__ATCTR_SWITCH_NUM_MASK             0x00078000L
#define RPB_ATS_CNTL__INVAL_COM_CMD_MASK                0x7e000000L
#define RPB_ATS_CNTL__PAGE_MIN_LATENCY_ENABLE_MASK      0x00000001L
#define RPB_ATS_CNTL__SWITCH_THRESHOLD_MASK             0x0000007cL
#define RPB_ATS_CNTL__TIME_SLICE_MASK                   0x00007f80L
#define RPB_ATS_CNTL__TR_MIN_LATENCY_ENABLE_MASK        0x00000002L
#define RPB_ATS_CNTL__WR_AT_MASK                        0x01800000L
#define RPB_BIF_CNTL__ARB_MODE_MASK                     0x00010000L
#define RPB_BIF_CNTL__DRAIN_VC_NUM_MASK                 0x00020000L
#define RPB_BIF_CNTL__PAGE_PRI_EN_MASK                  0x08000000L
#define RPB_BIF_CNTL__PARITY_CHECK_EN_MASK              0x40000000L
#define RPB_BIF_CNTL__SWITCH_ENABLE_MASK                0x00040000L
#define RPB_BIF_CNTL__SWITCH_THRESHOLD_MASK             0x07f80000L
#define RPB_BIF_CNTL__TR_PRI_EN_MASK                    0x10000000L
#define RPB_BIF_CNTL__VC0_CHAINED_OVERRIDE_MASK         0x20000000L
#define RPB_BIF_CNTL__VC0_SWITCH_NUM_MASK               0x000000ffL
#define RPB_BIF_CNTL__VC1_SWITCH_NUM_MASK               0x0000ff00L
#define RPB_BLOCKLEVEL_CONF__ATC_INV_BLOCKLEVEL_MASK    0x000000c0L
#define RPB_BLOCKLEVEL_CONF__ATC_PAGE_BLOCKLEVEL_MASK   0x00000030L
#define RPB_BLOCKLEVEL_CONF__ATC_TR_BLOCKLEVEL_MASK     0x0000000cL
#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00020000L
#define RPB_BLOCKLEVEL_CONF__ATOMIC_BLOCKLEVEL_OVERRIDE_MASK 0x00003000L
#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00010000L
#define RPB_BLOCKLEVEL_CONF__IO_RD_BLOCKLEVEL_OVERRIDE_MASK 0x00000c00L
#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00008000L
#define RPB_BLOCKLEVEL_CONF__IO_WR_BLOCKLEVEL_OVERRIDE_MASK 0x00000300L
#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_EN_MASK 0x00004000L
#define RPB_BLOCKLEVEL_CONF__XPB_BLOCKLEVEL_OVERRIDE_MASK 0x00000003L
#define RPB_CID_QUEUE_EX_DATA__READ_ENTRIES_MASK        0xffff0000L
#define RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES_MASK       0x0000ffffL
#define RPB_CID_QUEUE_EX__OFFSET_MASK                   0x000001feL
#define RPB_CID_QUEUE_EX__START_MASK                    0x00000001L
#define RPB_CID_QUEUE_RD__CLIENT_ID_HIGH_MASK           0x000007e0L
#define RPB_CID_QUEUE_RD__CLIENT_ID_LOW_MASK            0x0000001fL
#define RPB_CID_QUEUE_RD__READ_QUEUE_MASK               0x0001c000L
#define RPB_CID_QUEUE_RD__WRITE_QUEUE_MASK              0x00003800L
#define RPB_CID_QUEUE_WR__CLIENT_ID_HIGH_MASK           0x000007e0L
#define RPB_CID_QUEUE_WR__CLIENT_ID_LOW_MASK            0x0000001fL
#define RPB_CID_QUEUE_WR__READ_QUEUE_MASK               0x00038000L
#define RPB_CID_QUEUE_WR__UPDATE_MASK                   0x00040000L
#define RPB_CID_QUEUE_WR__UPDATE_MODE_MASK              0x00000800L
#define RPB_CID_QUEUE_WR__WRITE_QUEUE_MASK              0x00007000L
#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_BREAK_EN_MASK 0x00000010L
#define RPB_DEINTRLV_COMBINE_CNTL__WC_CHAINED_FLUSH_TIMER_MASK 0x0000000fL
#define RPB_DEINTRLV_COMBINE_CNTL__WC_HANDLE_CHECK_DISABLE_MASK 0x00000020L
#define RPB_EA_QUEUE_WR__EA_NUMBER_MASK                 0x0000001fL
#define RPB_EA_QUEUE_WR__READ_QUEUE_MASK                0x00000700L
#define RPB_EA_QUEUE_WR__UPDATE_MASK                    0x00000800L
#define RPB_EA_QUEUE_WR__WRITE_QUEUE_MASK               0x000000e0L
#define RPB_EFF_CNTL__RD_LAZY_TIMER_MASK                0x0000ff00L
#define RPB_EFF_CNTL__WR_LAZY_TIMER_MASK                0x000000ffL
#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_EN_MASK 0x00001000L
#define RPB_PASSPW_CONF__ATC_PAGE_PASSPW_OVERRIDE_MASK  0x00000008L
#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_EN_MASK 0x00002000L
#define RPB_PASSPW_CONF__ATC_RSPPASSPW_OVERRIDE_MASK    0x00000100L
#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_EN_MASK 0x00000800L
#define RPB_PASSPW_CONF__ATC_TR_PASSPW_OVERRIDE_MASK    0x00000004L
#define RPB_PASSPW_CONF__ATOMIC_PASSPW_OVERRIDE_MASK    0x00000200L
#define RPB_PASSPW_CONF__ATOMIC_RSPPASSPW_OVERRIDE_MASK 0x00000400L
#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_EN_MASK  0x00020000L
#define RPB_PASSPW_CONF__RDRSP_PASSPW_OVERRIDE_MASK     0x00010000L
#define RPB_PASSPW_CONF__RD_PASSPW_OVERRIDE_MASK        0x00000020L
#define RPB_PASSPW_CONF__RD_RSPPASSPW_OVERRIDE_MASK     0x00000080L
#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_EN_MASK  0x00008000L
#define RPB_PASSPW_CONF__WRRSP_PASSPW_OVERRIDE_MASK     0x00004000L
#define RPB_PASSPW_CONF__WR_PASSPW_OVERRIDE_MASK        0x00000010L
#define RPB_PASSPW_CONF__WR_RSPPASSPW_OVERRIDE_MASK     0x00000040L
#define RPB_PASSPW_CONF__XPB_PASSPW_OVERRIDE_MASK       0x00000001L
#define RPB_PASSPW_CONF__XPB_RSPPASSPW_OVERRIDE_MASK    0x00000002L
#define RPB_PERFCOUNTER0_CFG__CLEAR_MASK                0x20000000L
#define RPB_PERFCOUNTER0_CFG__ENABLE_MASK               0x10000000L
#define RPB_PERFCOUNTER0_CFG__PERF_MODE_MASK            0x0f000000L
#define RPB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define RPB_PERFCOUNTER0_CFG__PERF_SEL_MASK             0x000000ffL
#define RPB_PERFCOUNTER1_CFG__CLEAR_MASK                0x20000000L
#define RPB_PERFCOUNTER1_CFG__ENABLE_MASK               0x10000000L
#define RPB_PERFCOUNTER1_CFG__PERF_MODE_MASK            0x0f000000L
#define RPB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define RPB_PERFCOUNTER1_CFG__PERF_SEL_MASK             0x000000ffL
#define RPB_PERFCOUNTER2_CFG__CLEAR_MASK                0x20000000L
#define RPB_PERFCOUNTER2_CFG__ENABLE_MASK               0x10000000L
#define RPB_PERFCOUNTER2_CFG__PERF_MODE_MASK            0x0f000000L
#define RPB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define RPB_PERFCOUNTER2_CFG__PERF_SEL_MASK             0x000000ffL
#define RPB_PERFCOUNTER3_CFG__CLEAR_MASK                0x20000000L
#define RPB_PERFCOUNTER3_CFG__ENABLE_MASK               0x10000000L
#define RPB_PERFCOUNTER3_CFG__PERF_MODE_MASK            0x0f000000L
#define RPB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK         0x0000ff00L
#define RPB_PERFCOUNTER3_CFG__PERF_SEL_MASK             0x000000ffL
#define RPB_PERFCOUNTER_HI__COMPARE_VALUE_MASK          0xffff0000L
#define RPB_PERFCOUNTER_HI__COUNTER_HI_MASK             0x0000ffffL
#define RPB_PERFCOUNTER_LO__COUNTER_LO_MASK             0xffffffffL
#define RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK       0x02000000L
#define RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK      0x01000000L
#define RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK 0x0000000fL
#define RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK   0x0000ff00L
#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK 0x04000000L
#define RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK    0x00ff0000L
#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH_MASK   0x000007e0L
#define RPB_RD_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW_MASK    0x0000001fL
#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH_MASK   0x003f0000L
#define RPB_RD_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW_MASK    0x0000f800L
#define RPB_RD_QUEUE_CNTL__ARB_MODE_MASK                0x00000001L
#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_HIGH_MASK         0x0000fc00L
#define RPB_RD_QUEUE_CNTL__Q4_PATTERN_LOW_MASK          0x000003e0L
#define RPB_RD_QUEUE_CNTL__Q4_SHARED_MASK               0x00000002L
#define RPB_RD_QUEUE_CNTL__Q4_UNITID_EA_MODE_MASK       0x00000008L
#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_HIGH_MASK         0x07e00000L
#define RPB_RD_QUEUE_CNTL__Q5_PATTERN_LOW_MASK          0x001f0000L
#define RPB_RD_QUEUE_CNTL__Q5_SHARED_MASK               0x00000004L
#define RPB_RD_QUEUE_CNTL__Q5_UNITID_EA_MODE_MASK       0x00000010L
#define RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK      0x0000007fL
#define RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK      0x00003f80L
#define RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK      0x001fc000L
#define RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK      0x0fe00000L
#define RPB_RD_SWITCH_CNTL__SWITCH_NUM_MODE_MASK        0x10000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKENRCV_MASK  0x00800000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPCKEN_MASK     0x00400000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKENRCV_MASK 0x02000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_RDRSPDATACKEN_MASK 0x01000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKENRCV_MASK  0x08000000L
#define RPB_SDPPORT_CNTL__DF_SDPVDCI_WRRSPCKEN_MASK     0x04000000L
#define RPB_SDPPORT_CNTL__NBIF_DMA_CFG_MODE_MASK        0x00000006L
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_DISRUPT_FULLDIS_MASK 0x00000020L
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_REISSUE_CREDIT_MASK 0x00000008L
#define RPB_SDPPORT_CNTL__NBIF_DMA_ENABLE_SATURATE_COUNTER_MASK 0x00000010L
#define RPB_SDPPORT_CNTL__NBIF_DMA_HALT_THRESHOLD_MASK  0x000003c0L
#define RPB_SDPPORT_CNTL__NBIF_DMA_SELF_ACTIVATE_MASK   0x00000001L
#define RPB_SDPPORT_CNTL__NBIF_HST_CFG_MODE_MASK        0x00001800L
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_DISRUPT_FULLDIS_MASK 0x00008000L
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_REISSUE_CREDIT_MASK 0x00002000L
#define RPB_SDPPORT_CNTL__NBIF_HST_ENABLE_SATURATE_COUNTER_MASK 0x00004000L
#define RPB_SDPPORT_CNTL__NBIF_HST_HALT_THRESHOLD_MASK  0x000f0000L
#define RPB_SDPPORT_CNTL__NBIF_HST_PASSIVE_MODE_MASK    0x00100000L
#define RPB_SDPPORT_CNTL__NBIF_HST_QUICK_COMACK_MASK    0x00200000L
#define RPB_SDPPORT_CNTL__NBIF_HST_SELF_ACTIVATE_MASK   0x00000400L
#define RPB_SWITCH_CNTL2__RD_QUEUE4_SWITCH_NUM_MASK     0x0000007fL
#define RPB_SWITCH_CNTL2__RD_QUEUE5_SWITCH_NUM_MASK     0x00003f80L
#define RPB_SWITCH_CNTL2__WR_QUEUE4_SWITCH_NUM_MASK     0x001fc000L
#define RPB_SWITCH_CNTL2__WR_QUEUE5_SWITCH_NUM_MASK     0x0fe00000L
#define RPB_VC_SWITCH_RDWR__MODE_MASK                   0x00000003L
#define RPB_VC_SWITCH_RDWR__NUM_RD_MASK                 0x000003fcL
#define RPB_VC_SWITCH_RDWR__NUM_WR_MASK                 0x0003fc00L
#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_HIGH_MASK   0x000007e0L
#define RPB_WR_QUEUE_CNTL2__Q4_PATTERN_MASK_LOW_MASK    0x0000001fL
#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_HIGH_MASK   0x003f0000L
#define RPB_WR_QUEUE_CNTL2__Q5_PATTERN_MASK_LOW_MASK    0x0000f800L
#define RPB_WR_QUEUE_CNTL__ARB_MODE_MASK                0x00000001L
#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_HIGH_MASK         0x0000fc00L
#define RPB_WR_QUEUE_CNTL__Q4_PATTERN_LOW_MASK          0x000003e0L
#define RPB_WR_QUEUE_CNTL__Q4_SHARED_MASK               0x00000002L
#define RPB_WR_QUEUE_CNTL__Q4_UNITID_EA_MODE_MASK       0x00000008L
#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_HIGH_MASK         0x07e00000L
#define RPB_WR_QUEUE_CNTL__Q5_PATTERN_LOW_MASK          0x001f0000L
#define RPB_WR_QUEUE_CNTL__Q5_SHARED_MASK               0x00000004L
#define RPB_WR_QUEUE_CNTL__Q5_UNITID_EA_MODE_MASK       0x00000010L
#define RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK      0x0000007fL
#define RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK      0x00003f80L
#define RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK      0x001fc000L
#define RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK      0x0fe00000L
#define RPB_WR_SWITCH_CNTL__SWITCH_NUM_MODE_MASK        0x10000000L
#define SCRATCH_ADDR__OBSOLETE_ADDR_MASK                0xffffffffL
#define SCRATCH_REG0__SCRATCH_REG0_MASK                 0xffffffffL
#define SCRATCH_REG1__SCRATCH_REG1_MASK                 0xffffffffL
#define SCRATCH_REG2__SCRATCH_REG2_MASK                 0xffffffffL
#define SCRATCH_REG3__SCRATCH_REG3_MASK                 0xffffffffL
#define SCRATCH_REG4__SCRATCH_REG4_MASK                 0xffffffffL
#define SCRATCH_REG5__SCRATCH_REG5_MASK                 0xffffffffL
#define SCRATCH_REG6__SCRATCH_REG6_MASK                 0xffffffffL
#define SCRATCH_REG7__SCRATCH_REG7_MASK                 0xffffffffL
#define SCRATCH_UMSK__OBSOLETE_SWAP_MASK                0x00030000L
#define SCRATCH_UMSK__OBSOLETE_UMSK_MASK                0x000000ffL
#define SDMA0_ACTIVE_FCN_ID__VF_MASK                    0x80000000L
#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK   0x80000000L
#define SDMA0_ATOMIC_CNTL__LOOP_TIMER_MASK              0x7fffffffL
#define SDMA0_ATOMIC_PREOP_HI__DATA_MASK                0xffffffffL
#define SDMA0_ATOMIC_PREOP_LO__DATA_MASK                0xffffffffL
#define SDMA0_BA_THRESHOLD__READ_THRES_MASK             0x000003ffL
#define SDMA0_BA_THRESHOLD__WRITE_THRES_MASK            0x03ff0000L
#define SDMA0_CHICKEN_BITS_2__F32_CMD_PROC_DELAY_MASK   0x0000000fL
#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK     0x0c000000L
#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK     0x30000000L
#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK     0xc0000000L
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK       0x00800000L
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK 0x00000001L
#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK    0x00010000L
#define SDMA0_CHICKEN_BITS__RAW_CHECK_ENABLE_MASK       0x00020000L
#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK     0x00100000L
#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK 0x00000004L
#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK 0x00000002L
#define SDMA0_CHICKEN_BITS__TIME_BASED_QOS_MASK         0x02000000L
#define SDMA0_CHICKEN_BITS__WRITE_BURST_LENGTH_MASK     0x00000300L
#define SDMA0_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE_MASK 0x00001c00L
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS_MASK             0x00000ff0L
#define SDMA0_CLK_CTRL__ON_DELAY_MASK                   0x0000000fL
#define SDMA0_CLK_CTRL__RESERVED_MASK                   0x00fff000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK             0x80000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK             0x40000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK             0x20000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK             0x10000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK             0x08000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK             0x04000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK             0x02000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK             0x01000000L
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE_MASK              0x00040000L
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK            0x10000000L
#define SDMA0_CNTL__DATA_SWAP_ENABLE_MASK               0x00000008L
#define SDMA0_CNTL__FENCE_SWAP_ENABLE_MASK              0x00000010L
#define SDMA0_CNTL__FROZEN_INT_ENABLE_MASK              0x20000000L
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE_MASK          0x40000000L
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE_MASK          0x00000020L
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK      0x00020000L
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE_MASK            0x00000004L
#define SDMA0_CNTL__TRAP_ENABLE_MASK                    0x00000001L
#define SDMA0_CNTL__UTC_L1_ENABLE_MASK                  0x00000002L
#define SDMA0_CONTEXT_GROUP_BOUNDARY__RESERVED_MASK__GFX09 0xffffffffL
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL_MASK 0x00080000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS_MASK 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL_MASK 0x00040000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI_MASK 0x00004000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO_MASK 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL_MASK 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET_MASK 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR_MASK 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE_MASK 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI_MASK 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_MASK 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL_MASK 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI_MASK 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO_MASK 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_HI_MASK 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_MASK 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_HI_MASK 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_MASK 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL_MASK 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL_MASK 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI_MASK 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO_MASK 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG_MASK 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_OFFSET_MASK 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG_MASK 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN_MASK 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_MINOR_PTR_UPDATE_MASK 0x00200000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT_MASK 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_AQL_CNTL_MASK 0x00100000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI_MASK 0x00040000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO_MASK 0x00080000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_STATUS_MASK  0x00000100L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK_MASK 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2_MASK         0x00004000L
#define SDMA0_CONTEXT_REG_TYPE2__RESERVED_MASK          0xfffffc00L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL_MASK 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0_MASK 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1_MASK 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2_MASK 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3_MASK 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4_MASK 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5_MASK 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA6_MASK 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA7_MASK 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA8_MASK 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE3__RESERVED_MASK          0xffffffffL
#define SDMA0_CRD_CNTL__MC_RDREQ_CREDIT_MASK            0x0007e000L
#define SDMA0_CRD_CNTL__MC_WRREQ_CREDIT_MASK            0x00001f80L
#define SDMA0_EA_DBIT_ADDR_DATA__VALUE_MASK             0xffffffffL
#define SDMA0_EA_DBIT_ADDR_INDEX__VALUE_MASK            0x00000007L
#define SDMA0_EDC_CONFIG__DIS_EDC_MASK                  0x00000002L
#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK           0x00000004L
#define SDMA0_EDC_COUNTER_CLEAR__DUMMY_MASK             0x00000001L
#define SDMA0_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED_MASK  0x00000040L
#define SDMA0_EDC_COUNTER__SDMA_IB_CMD_BUF_SED_MASK     0x00000008L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED_MASK 0x00000080L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED_MASK 0x00000100L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED_MASK 0x00000200L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED_MASK 0x00000400L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED_MASK 0x00000800L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED_MASK 0x00001000L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED_MASK 0x00002000L
#define SDMA0_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED_MASK 0x00004000L
#define SDMA0_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED_MASK 0x00010000L
#define SDMA0_EDC_COUNTER__SDMA_RB_CMD_BUF_SED_MASK     0x00000004L
#define SDMA0_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED_MASK  0x00008000L
#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_DED_MASK      0x00000001L
#define SDMA0_EDC_COUNTER__SDMA_UCODE_BUF_SEC_MASK      0x00000002L
#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED_MASK 0x00000020L
#define SDMA0_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED_MASK  0x00000010L
#define SDMA0_ERROR_LOG__OVERRIDE_MASK                  0x0000ffffL
#define SDMA0_ERROR_LOG__STATUS_MASK                    0xffff0000L
#define SDMA0_F32_CNTL__HALT_MASK                       0x00000001L
#define SDMA0_F32_CNTL__STEP_MASK                       0x00000002L
#define SDMA0_F32_COUNTER__VALUE_MASK                   0xffffffffL
#define SDMA0_FREEZE__F32_FREEZE_MASK                   0x00000040L
#define SDMA0_FREEZE__FREEZE_MASK                       0x00000010L
#define SDMA0_FREEZE__FROZEN_MASK                       0x00000020L
#define SDMA0_FREEZE__PREEMPT_MASK                      0x00000001L
#define SDMA0_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_BANKS_MASK       0x00007000L
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_PIPES_MASK       0x00000007L
#define SDMA0_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK 0x00180000L
#define SDMA0_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA0_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA0_GB_ADDR_CONFIG__NUM_BANKS_MASK            0x00007000L
#define SDMA0_GB_ADDR_CONFIG__NUM_PIPES_MASK            0x00000007L
#define SDMA0_GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK   0x00180000L
#define SDMA0_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX_MASK         0x00010000L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK       0x00000080L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY_MASK      0x00000100L
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK        0x00000070L
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED_MASK          0x00000008L
#define SDMA0_GFX_CONTEXT_STATUS__IDLE_MASK             0x00000004L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED_MASK        0x00000200L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK  0x00000400L
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED_MASK         0x00000001L
#define SDMA0_GFX_CSA_ADDR_HI__ADDR_MASK                0xffffffffL
#define SDMA0_GFX_CSA_ADDR_LO__ADDR_MASK                0xfffffffcL
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR_MASK           0x00000001L
#define SDMA0_GFX_DOORBELL_LOG__DATA_MASK               0xfffffffcL
#define SDMA0_GFX_DOORBELL_OFFSET__OFFSET_MASK          0x0ffffffcL
#define SDMA0_GFX_DOORBELL__CAPTURED_MASK               0x40000000L
#define SDMA0_GFX_DOORBELL__ENABLE_MASK                 0x10000000L
#define SDMA0_GFX_DUMMY_REG__DUMMY_MASK                 0xffffffffL
#define SDMA0_GFX_IB_BASE_HI__ADDR_MASK                 0xffffffffL
#define SDMA0_GFX_IB_BASE_LO__ADDR_MASK                 0xffffffe0L
#define SDMA0_GFX_IB_CNTL__CMD_VMID_MASK                0x000f0000L
#define SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK               0x00000001L
#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK          0x00000010L
#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK        0x00000100L
#define SDMA0_GFX_IB_OFFSET__OFFSET_MASK                0x003ffffcL
#define SDMA0_GFX_IB_RPTR__OFFSET_MASK                  0x003ffffcL
#define SDMA0_GFX_IB_SIZE__SIZE_MASK                    0x000fffffL
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE_MASK              0x00003fffL
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK       0x00000100L
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE_MASK           0x00000002L
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID_MASK          0x00000001L
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK         0x000000f0L
#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA6__DATA6_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA7__DATA7_MASK              0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA8__DATA8_MASK              0xffffffffL
#define SDMA0_GFX_MINOR_PTR_UPDATE__ENABLE_MASK         0x00000001L
#define SDMA0_GFX_PREEMPT__IB_PREEMPT_MASK              0x00000001L
#define SDMA0_GFX_RB_AQL_CNTL__AQL_ENABLE_MASK          0x00000001L
#define SDMA0_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK     0x000000feL
#define SDMA0_GFX_RB_AQL_CNTL__PACKET_STEP_MASK         0x0000ff00L
#define SDMA0_GFX_RB_BASE_HI__ADDR_MASK                 0x00ffffffL
#define SDMA0_GFX_RB_BASE__ADDR_MASK                    0xffffffffL
#define SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK               0x00000001L
#define SDMA0_GFX_RB_CNTL__RB_PRIV_MASK                 0x00800000L
#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK          0x00000200L
#define SDMA0_GFX_RB_CNTL__RB_VMID_MASK                 0x0f000000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK   0x00001000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK    0x001f0000L
#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR_MASK            0xffffffffL
#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR_MASK            0xfffffffcL
#define SDMA0_GFX_RB_RPTR_HI__OFFSET_MASK               0xffffffffL
#define SDMA0_GFX_RB_RPTR__OFFSET_MASK                  0xffffffffL
#define SDMA0_GFX_RB_WPTR_HI__OFFSET_MASK               0xffffffffL
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK       0xffffffffL
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK       0xfffffffcL
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK        0x00000001L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK     0x0000fff0L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK   0x00000002L
#define SDMA0_GFX_RB_WPTR__OFFSET_MASK                  0xffffffffL
#define SDMA0_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK   0x000000ffL
#define SDMA0_GFX_STATUS__WPTR_UPDATE_PENDING_MASK      0x00000100L
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING_MASK        0x00000fffL
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING_MASK        0x03ff0000L
#define SDMA0_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK       0x0003fffcL
#define SDMA0_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK__GFX09 0xff000000L
#define SDMA0_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define SDMA0_GPU_IOV_VIOLATION_LOG__VF_MASK            0x00080000L
#define SDMA0_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define SDMA0_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION_MASK 0x00040000L
#define SDMA0_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK  0x00000003L
#define SDMA0_IB_OFFSET_FETCH__OFFSET_MASK              0x003ffffcL
#define SDMA0_ID__DEVICE_ID_MASK                        0x000000ffL
#define SDMA0_MMHUB_CNTL__UNIT_ID_MASK__GFX09           0x0000003fL
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG0_MASK__GFX09      0x00000007L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG1_MASK__GFX09      0x00000038L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG2_MASK__GFX09      0x000001c0L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG3_MASK__GFX09      0x00000e00L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG4_MASK__GFX09      0x00007000L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG5_MASK__GFX09      0x00038000L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG6_MASK__GFX09      0x001c0000L
#define SDMA0_MMHUB_TRUSTLVL__SECFLAG7_MASK__GFX09      0x00e00000L
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_ABLE_MASK      0x00000080L
#define SDMA0_PAGE_CONTEXT_STATUS__CTXSW_READY_MASK     0x00000100L
#define SDMA0_PAGE_CONTEXT_STATUS__EXCEPTION_MASK       0x00000070L
#define SDMA0_PAGE_CONTEXT_STATUS__EXPIRED_MASK         0x00000008L
#define SDMA0_PAGE_CONTEXT_STATUS__IDLE_MASK            0x00000004L
#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPTED_MASK       0x00000200L
#define SDMA0_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L
#define SDMA0_PAGE_CONTEXT_STATUS__SELECTED_MASK        0x00000001L
#define SDMA0_PAGE_CSA_ADDR_HI__ADDR_MASK               0xffffffffL
#define SDMA0_PAGE_CSA_ADDR_LO__ADDR_MASK               0xfffffffcL
#define SDMA0_PAGE_DOORBELL_LOG__BE_ERROR_MASK          0x00000001L
#define SDMA0_PAGE_DOORBELL_LOG__DATA_MASK              0xfffffffcL
#define SDMA0_PAGE_DOORBELL_OFFSET__OFFSET_MASK         0x0ffffffcL
#define SDMA0_PAGE_DOORBELL__CAPTURED_MASK              0x40000000L
#define SDMA0_PAGE_DOORBELL__ENABLE_MASK                0x10000000L
#define SDMA0_PAGE_DUMMY_REG__DUMMY_MASK                0xffffffffL
#define SDMA0_PAGE_IB_BASE_HI__ADDR_MASK                0xffffffffL
#define SDMA0_PAGE_IB_BASE_LO__ADDR_MASK                0xffffffe0L
#define SDMA0_PAGE_IB_CNTL__CMD_VMID_MASK               0x000f0000L
#define SDMA0_PAGE_IB_CNTL__IB_ENABLE_MASK              0x00000001L
#define SDMA0_PAGE_IB_CNTL__IB_SWAP_ENABLE_MASK         0x00000010L
#define SDMA0_PAGE_IB_CNTL__SWITCH_INSIDE_IB_MASK       0x00000100L
#define SDMA0_PAGE_IB_OFFSET__OFFSET_MASK               0x003ffffcL
#define SDMA0_PAGE_IB_RPTR__OFFSET_MASK                 0x003ffffcL
#define SDMA0_PAGE_IB_SIZE__SIZE_MASK                   0x000fffffL
#define SDMA0_PAGE_IB_SUB_REMAIN__SIZE_MASK             0x00003fffL
#define SDMA0_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT_MASK      0x00000100L
#define SDMA0_PAGE_MIDCMD_CNTL__COPY_MODE_MASK          0x00000002L
#define SDMA0_PAGE_MIDCMD_CNTL__DATA_VALID_MASK         0x00000001L
#define SDMA0_PAGE_MIDCMD_CNTL__SPLIT_STATE_MASK        0x000000f0L
#define SDMA0_PAGE_MIDCMD_DATA0__DATA0_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA1__DATA1_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA2__DATA2_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA3__DATA3_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA4__DATA4_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA5__DATA5_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA6__DATA6_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA7__DATA7_MASK             0xffffffffL
#define SDMA0_PAGE_MIDCMD_DATA8__DATA8_MASK             0xffffffffL
#define SDMA0_PAGE_MINOR_PTR_UPDATE__ENABLE_MASK        0x00000001L
#define SDMA0_PAGE_PREEMPT__IB_PREEMPT_MASK             0x00000001L
#define SDMA0_PAGE_RB_AQL_CNTL__AQL_ENABLE_MASK         0x00000001L
#define SDMA0_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK    0x000000feL
#define SDMA0_PAGE_RB_AQL_CNTL__PACKET_STEP_MASK        0x0000ff00L
#define SDMA0_PAGE_RB_BASE_HI__ADDR_MASK                0x00ffffffL
#define SDMA0_PAGE_RB_BASE__ADDR_MASK                   0xffffffffL
#define SDMA0_PAGE_RB_CNTL__RB_ENABLE_MASK              0x00000001L
#define SDMA0_PAGE_RB_CNTL__RB_PRIV_MASK                0x00800000L
#define SDMA0_PAGE_RB_CNTL__RB_SWAP_ENABLE_MASK         0x00000200L
#define SDMA0_PAGE_RB_CNTL__RB_VMID_MASK                0x0f000000L
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK  0x00001000L
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK   0x001f0000L
#define SDMA0_PAGE_RB_RPTR_ADDR_HI__ADDR_MASK           0xffffffffL
#define SDMA0_PAGE_RB_RPTR_ADDR_LO__ADDR_MASK           0xfffffffcL
#define SDMA0_PAGE_RB_RPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA0_PAGE_RB_RPTR__OFFSET_MASK                 0xffffffffL
#define SDMA0_PAGE_RB_WPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR_MASK      0xffffffffL
#define SDMA0_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR_MASK      0xfffffffcL
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__ENABLE_MASK       0x00000001L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY_MASK    0x0000fff0L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA0_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK  0x00000002L
#define SDMA0_PAGE_RB_WPTR__OFFSET_MASK                 0xffffffffL
#define SDMA0_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK  0x000000ffL
#define SDMA0_PAGE_STATUS__WPTR_UPDATE_PENDING_MASK     0x00000100L
#define SDMA0_PAGE_WATERMARK__RD_OUTSTANDING_MASK       0x00000fffL
#define SDMA0_PAGE_WATERMARK__WR_OUTSTANDING_MASK       0x03ff0000L
#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT_MASK      0xffffffffL
#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT_MASK      0xffffffffL
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH_MASK 0x0fffc000L
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW_MASK 0x00003fffL
#define SDMA0_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW_MASK 0x10000000L
#define SDMA0_PERFMON_CNTL__PERF_CLEAR0_MASK            0x00000002L
#define SDMA0_PERFMON_CNTL__PERF_CLEAR1_MASK            0x00000800L
#define SDMA0_PERFMON_CNTL__PERF_ENABLE0_MASK           0x00000001L
#define SDMA0_PERFMON_CNTL__PERF_ENABLE1_MASK           0x00000400L
#define SDMA0_PERFMON_CNTL__PERF_SEL0_MASK              0x000003fcL
#define SDMA0_PERFMON_CNTL__PERF_SEL1_MASK              0x000ff000L
#define SDMA0_PHASE0_QUANTUM__PREFER_MASK               0x40000000L
#define SDMA0_PHASE0_QUANTUM__UNIT_MASK                 0x0000000fL
#define SDMA0_PHASE0_QUANTUM__VALUE_MASK                0x00ffff00L
#define SDMA0_PHASE1_QUANTUM__PREFER_MASK               0x40000000L
#define SDMA0_PHASE1_QUANTUM__UNIT_MASK                 0x0000000fL
#define SDMA0_PHASE1_QUANTUM__VALUE_MASK                0x00ffff00L
#define SDMA0_PHASE2_QUANTUM__PREFER_MASK               0x40000000L
#define SDMA0_PHASE2_QUANTUM__UNIT_MASK                 0x0000000fL
#define SDMA0_PHASE2_QUANTUM__VALUE_MASK                0x00ffff00L
#define SDMA0_PHYSICAL_ADDR_HI__ADDR_MASK               0x0000ffffL
#define SDMA0_PHYSICAL_ADDR_LO__ADDR_MASK               0xfffff000L
#define SDMA0_PHYSICAL_ADDR_LO__DIRTY_MASK              0x00000002L
#define SDMA0_PHYSICAL_ADDR_LO__D_VALID_MASK            0x00000001L
#define SDMA0_PHYSICAL_ADDR_LO__PHY_VALID_MASK          0x00000004L
#define SDMA0_POWER_CNTL_IDLE__DELAY0_MASK              0x0000ffffL
#define SDMA0_POWER_CNTL_IDLE__DELAY1_MASK              0x00ff0000L
#define SDMA0_POWER_CNTL_IDLE__DELAY2_MASK              0xff000000L
#define SDMA0_POWER_CNTL__EXT_PG_POWER_OFF_REQ_MASK     0x00000004L
#define SDMA0_POWER_CNTL__EXT_PG_POWER_ON_REQ_MASK      0x00000002L
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_MASK          0x003ff000L
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN_MASK          0x00000400L
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN_MASK          0x00000200L
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK       0x00000100L
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN_MASK          0x00000800L
#define SDMA0_POWER_CNTL__PG_CNTL_ENABLE_MASK           0x00000001L
#define SDMA0_PROGRAM__STREAM_MASK                      0xffffffffL
#define SDMA0_PUB_DUMMY_REG0__VALUE_MASK                0xffffffffL
#define SDMA0_PUB_DUMMY_REG1__VALUE_MASK                0xffffffffL
#define SDMA0_PUB_DUMMY_REG2__VALUE_MASK                0xffffffffL
#define SDMA0_PUB_DUMMY_REG3__VALUE_MASK                0xffffffffL
#define SDMA0_PUB_REG_TYPE0__RESERVED10_MASK__GFX09     0x00000400L
#define SDMA0_PUB_REG_TYPE0__RESERVED3_MASK__GFX09      0x00000008L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS_MASK    0x20000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL_MASK        0x08000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL_MASK            0x10000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_GROUP_BOUNDARY_MASK__GFX09 0x02000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_MASK  0x40000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_GB_ADDR_CONFIG_READ_MASK 0x80000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_MMHUB_CNTL_MASK__GFX09 0x00080000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL_MASK      0x04000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR_MASK      0x00000001L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA_MASK      0x00000002L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL_MASK     0x02000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI_MASK 0x08000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO_MASK 0x04000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_BA_THRESHOLD_MASK    0x00080000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_CONFIG_MASK      0x00040000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_CLEAR_MASK 0x00800000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_EDC_COUNTER_MASK     0x00400000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL_MASK        0x00000400L
#define SDMA0_PUB_REG_TYPE1__SDMA0_FREEZE_MASK          0x00000800L
#define SDMA0_PUB_REG_TYPE1__SDMA0_HBM_PAGE_CONFIG_MASK 0x00000100L
#define SDMA0_PUB_REG_TYPE1__SDMA0_IB_OFFSET_FETCH_MASK 0x00000008L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ID_MASK              0x00100000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE0_QUANTUM_MASK  0x00001000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_PHASE1_QUANTUM_MASK  0x00002000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_PROGRAM_MASK         0x00000010L
#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_HI_MASK 0x00000001L
#define SDMA0_PUB_REG_TYPE1__SDMA0_RB_RPTR_FETCH_MASK   0x00000004L
#define SDMA0_PUB_REG_TYPE1__SDMA0_RD_BURST_CNTL_MASK   0x00000080L
#define SDMA0_PUB_REG_TYPE1__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL_MASK 0x00000002L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS1_REG_MASK     0x00000040L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG_MASK     0x01000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS_REG_MASK      0x00000020L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UCODE_CHECKSUM_MASK  0x00000200L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_CNTL_MASK      0x10000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_RD_STATUS_MASK 0x40000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WATERMK_MASK   0x20000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_UTCL1_WR_STATUS_MASK 0x80000000L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VERSION_MASK         0x00200000L
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG_MASK     0x00008000L
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_READ_MASK       0x00020000L
#define SDMA0_PUB_REG_TYPE1__SDMA_PGFSM_WRITE_MASK      0x00010000L
#define SDMA0_PUB_REG_TYPE1__SDMA_POWER_GATING_MASK     0x00004000L
#define SDMA0_PUB_REG_TYPE2__RESERVED_MASK__GFX09       0x80000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_CHICKEN_BITS_2_MASK  0x00000800L
#define SDMA0_PUB_REG_TYPE2__SDMA0_CRD_CNTL_MASK        0x08000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_ERROR_LOG_MASK       0x00010000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_F32_COUNTER_MASK     0x00200000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_GPU_IOV_VIOLATION_LOG_MASK 0x20000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_MMHUB_TRUSTLVL_MASK__GFX09 0x10000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER0_RESULT_MASK 0x01000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER1_RESULT_MASK 0x02000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFCOUNTER_TAG_DELAY_RANGE_MASK 0x04000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PERFMON_CNTL_MASK    0x00800000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHASE2_QUANTUM_MASK  0x00008000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_HI_MASK 0x00004000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PHYSICAL_ADDR_LO_MASK 0x00002000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_POWER_CNTL_IDLE_MASK 0x00000200L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG0_MASK  0x00020000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG1_MASK  0x00040000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG2_MASK  0x00080000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_PUB_DUMMY_REG3_MASK  0x00100000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_RELAX_ORDERING_LUT_MASK 0x00000400L
#define SDMA0_PUB_REG_TYPE2__SDMA0_STATUS3_REG_MASK     0x00001000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_ULV_CNTL_MASK__GFX09 0x40000000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UNBREAKABLE_MASK     0x00400000L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV0_MASK      0x00000001L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV1_MASK      0x00000002L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_INV2_MASK      0x00000004L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_PAGE_MASK      0x00000100L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK0_MASK 0x00000008L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_RD_XNACK1_MASK 0x00000010L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_TIMEOUT_MASK   0x00000080L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK0_MASK 0x00000020L
#define SDMA0_PUB_REG_TYPE2__SDMA0_UTCL1_WR_XNACK1_MASK 0x00000040L
#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_DATA_MASK 0x00000001L
#define SDMA0_PUB_REG_TYPE3__SDMA0_EA_DBIT_ADDR_INDEX_MASK 0x00000002L
#define SDMA0_RB_RPTR_FETCH_HI__OFFSET_MASK             0xffffffffL
#define SDMA0_RB_RPTR_FETCH__OFFSET_MASK                0xfffffffcL
#define SDMA0_RD_BURST_CNTL__RD_BURST_MASK              0x00000003L
#define SDMA0_RELAX_ORDERING_LUT__ATOMIC_MASK           0x00000400L
#define SDMA0_RELAX_ORDERING_LUT__COND_EXE_MASK         0x00000200L
#define SDMA0_RELAX_ORDERING_LUT__CONST_FILL_MASK       0x00000800L
#define SDMA0_RELAX_ORDERING_LUT__COPY_MASK             0x00000002L
#define SDMA0_RELAX_ORDERING_LUT__FENCE_MASK            0x00000020L
#define SDMA0_RELAX_ORDERING_LUT__IB_FETCH_MASK         0x40000000L
#define SDMA0_RELAX_ORDERING_LUT__POLL_MEM_MASK         0x00000100L
#define SDMA0_RELAX_ORDERING_LUT__PTEPDE_MASK           0x00001000L
#define SDMA0_RELAX_ORDERING_LUT__RB_FETCH_MASK         0x80000000L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED0_MASK        0x00000001L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED3_MASK        0x00000008L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED4_MASK        0x00000010L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED76_MASK       0x000000c0L
#define SDMA0_RELAX_ORDERING_LUT__RESERVED_MASK         0x07ffc000L
#define SDMA0_RELAX_ORDERING_LUT__RPTR_WRB_MASK         0x10000000L
#define SDMA0_RELAX_ORDERING_LUT__TIMESTAMP_MASK        0x00002000L
#define SDMA0_RELAX_ORDERING_LUT__WORLD_SWITCH_MASK     0x08000000L
#define SDMA0_RELAX_ORDERING_LUT__WPTR_POLL_MASK        0x20000000L
#define SDMA0_RELAX_ORDERING_LUT__WRITE_MASK            0x00000004L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK      0x00000080L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK     0x00000100L
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION_MASK       0x00000070L
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED_MASK         0x00000008L
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK            0x00000004L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED_MASK       0x00000200L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED_MASK        0x00000001L
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR_MASK               0xffffffffL
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR_MASK               0xfffffffcL
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR_MASK          0x00000001L
#define SDMA0_RLC0_DOORBELL_LOG__DATA_MASK              0xfffffffcL
#define SDMA0_RLC0_DOORBELL_OFFSET__OFFSET_MASK         0x0ffffffcL
#define SDMA0_RLC0_DOORBELL__CAPTURED_MASK              0x40000000L
#define SDMA0_RLC0_DOORBELL__ENABLE_MASK                0x10000000L
#define SDMA0_RLC0_DUMMY_REG__DUMMY_MASK                0xffffffffL
#define SDMA0_RLC0_IB_BASE_HI__ADDR_MASK                0xffffffffL
#define SDMA0_RLC0_IB_BASE_LO__ADDR_MASK                0xffffffe0L
#define SDMA0_RLC0_IB_CNTL__CMD_VMID_MASK               0x000f0000L
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE_MASK              0x00000001L
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK         0x00000010L
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK       0x00000100L
#define SDMA0_RLC0_IB_OFFSET__OFFSET_MASK               0x003ffffcL
#define SDMA0_RLC0_IB_RPTR__OFFSET_MASK                 0x003ffffcL
#define SDMA0_RLC0_IB_SIZE__SIZE_MASK                   0x000fffffL
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE_MASK             0x00003fffL
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK      0x00000100L
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE_MASK          0x00000002L
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID_MASK         0x00000001L
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK        0x000000f0L
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA6__DATA6_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA7__DATA7_MASK             0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA8__DATA8_MASK             0xffffffffL
#define SDMA0_RLC0_MINOR_PTR_UPDATE__ENABLE_MASK        0x00000001L
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT_MASK             0x00000001L
#define SDMA0_RLC0_RB_AQL_CNTL__AQL_ENABLE_MASK         0x00000001L
#define SDMA0_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK    0x000000feL
#define SDMA0_RLC0_RB_AQL_CNTL__PACKET_STEP_MASK        0x0000ff00L
#define SDMA0_RLC0_RB_BASE_HI__ADDR_MASK                0x00ffffffL
#define SDMA0_RLC0_RB_BASE__ADDR_MASK                   0xffffffffL
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK              0x00000001L
#define SDMA0_RLC0_RB_CNTL__RB_PRIV_MASK                0x00800000L
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK         0x00000200L
#define SDMA0_RLC0_RB_CNTL__RB_VMID_MASK                0x0f000000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK  0x00001000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK   0x001f0000L
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK           0xffffffffL
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK           0xfffffffcL
#define SDMA0_RLC0_RB_RPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA0_RLC0_RB_RPTR__OFFSET_MASK                 0xffffffffL
#define SDMA0_RLC0_RB_WPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK      0xffffffffL
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK      0xfffffffcL
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK       0x00000001L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK    0x0000fff0L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK  0x00000002L
#define SDMA0_RLC0_RB_WPTR__OFFSET_MASK                 0xffffffffL
#define SDMA0_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK  0x000000ffL
#define SDMA0_RLC0_STATUS__WPTR_UPDATE_PENDING_MASK     0x00000100L
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING_MASK       0x00000fffL
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING_MASK       0x03ff0000L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK      0x00000080L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK     0x00000100L
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION_MASK       0x00000070L
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED_MASK         0x00000008L
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE_MASK            0x00000004L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED_MASK       0x00000200L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED_MASK        0x00000001L
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR_MASK               0xffffffffL
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR_MASK               0xfffffffcL
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR_MASK          0x00000001L
#define SDMA0_RLC1_DOORBELL_LOG__DATA_MASK              0xfffffffcL
#define SDMA0_RLC1_DOORBELL_OFFSET__OFFSET_MASK         0x0ffffffcL
#define SDMA0_RLC1_DOORBELL__CAPTURED_MASK              0x40000000L
#define SDMA0_RLC1_DOORBELL__ENABLE_MASK                0x10000000L
#define SDMA0_RLC1_DUMMY_REG__DUMMY_MASK                0xffffffffL
#define SDMA0_RLC1_IB_BASE_HI__ADDR_MASK                0xffffffffL
#define SDMA0_RLC1_IB_BASE_LO__ADDR_MASK                0xffffffe0L
#define SDMA0_RLC1_IB_CNTL__CMD_VMID_MASK               0x000f0000L
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE_MASK              0x00000001L
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK         0x00000010L
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK       0x00000100L
#define SDMA0_RLC1_IB_OFFSET__OFFSET_MASK               0x003ffffcL
#define SDMA0_RLC1_IB_RPTR__OFFSET_MASK                 0x003ffffcL
#define SDMA0_RLC1_IB_SIZE__SIZE_MASK                   0x000fffffL
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE_MASK             0x00003fffL
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK      0x00000100L
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE_MASK          0x00000002L
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID_MASK         0x00000001L
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK        0x000000f0L
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA6__DATA6_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA7__DATA7_MASK             0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA8__DATA8_MASK             0xffffffffL
#define SDMA0_RLC1_MINOR_PTR_UPDATE__ENABLE_MASK        0x00000001L
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT_MASK             0x00000001L
#define SDMA0_RLC1_RB_AQL_CNTL__AQL_ENABLE_MASK         0x00000001L
#define SDMA0_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK    0x000000feL
#define SDMA0_RLC1_RB_AQL_CNTL__PACKET_STEP_MASK        0x0000ff00L
#define SDMA0_RLC1_RB_BASE_HI__ADDR_MASK                0x00ffffffL
#define SDMA0_RLC1_RB_BASE__ADDR_MASK                   0xffffffffL
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE_MASK              0x00000001L
#define SDMA0_RLC1_RB_CNTL__RB_PRIV_MASK                0x00800000L
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK         0x00000200L
#define SDMA0_RLC1_RB_CNTL__RB_VMID_MASK                0x0f000000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK  0x00001000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK   0x001f0000L
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK           0xffffffffL
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK           0xfffffffcL
#define SDMA0_RLC1_RB_RPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA0_RLC1_RB_RPTR__OFFSET_MASK                 0xffffffffL
#define SDMA0_RLC1_RB_WPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK      0xffffffffL
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK      0xfffffffcL
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK       0x00000001L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK    0x0000fff0L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK  0x00000002L
#define SDMA0_RLC1_RB_WPTR__OFFSET_MASK                 0xffffffffL
#define SDMA0_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK  0x000000ffL
#define SDMA0_RLC1_STATUS__WPTR_UPDATE_PENDING_MASK     0x00000100L
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING_MASK       0x00000fffL
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING_MASK       0x03ff0000L
#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK      0xffffffffL
#define SDMA0_STATUS1_REG__CE_AFIFO_FULL_MASK           0x00000400L
#define SDMA0_STATUS1_REG__CE_CMD_IDLE_MASK             0x00000200L
#define SDMA0_STATUS1_REG__CE_DST_IDLE_MASK             0x00000040L
#define SDMA0_STATUS1_REG__CE_INFO1_FULL_MASK           0x00004000L
#define SDMA0_STATUS1_REG__CE_INFO_FULL_MASK            0x00002000L
#define SDMA0_STATUS1_REG__CE_IN_IDLE_MASK              0x00000020L
#define SDMA0_STATUS1_REG__CE_OUT_IDLE_MASK             0x00000010L
#define SDMA0_STATUS1_REG__CE_RD_STALL_MASK             0x00020000L
#define SDMA0_STATUS1_REG__CE_RREQ_IDLE_MASK            0x00000008L
#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE_MASK           0x00000004L
#define SDMA0_STATUS1_REG__CE_WREQ_IDLE_MASK            0x00000001L
#define SDMA0_STATUS1_REG__CE_WR_IDLE_MASK              0x00000002L
#define SDMA0_STATUS1_REG__CE_WR_STALL_MASK             0x00040000L
#define SDMA0_STATUS1_REG__EX_START_MASK                0x00008000L
#define SDMA0_STATUS2_REG__CMD_OP_MASK                  0xffff0000L
#define SDMA0_STATUS2_REG__F32_INSTR_PTR_MASK           0x00000ffcL
#define SDMA0_STATUS2_REG__ID_MASK                      0x00000003L
#define SDMA0_STATUS3_REG__CMD_OP_STATUS_MASK           0x0000ffffL
#define SDMA0_STATUS3_REG__EXCEPTION_IDLE_MASK          0x00100000L
#define SDMA0_STATUS3_REG__PREV_VM_CMD_MASK             0x000f0000L
#define SDMA0_STATUS_REG__BLOCK_IDLE_MASK               0x00000100L
#define SDMA0_STATUS_REG__CONTEXT_EMPTY_MASK            0x00008000L
#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY_MASK         0x00100000L
#define SDMA0_STATUS_REG__DELTA_RPTR_FULL_MASK          0x00010000L
#define SDMA0_STATUS_REG__EX_IDLE_MASK                  0x00000400L
#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK 0x00000800L
#define SDMA0_STATUS_REG__IB_CMD_FULL_MASK              0x00000080L
#define SDMA0_STATUS_REG__IB_CMD_IDLE_MASK              0x00000040L
#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE_MASK          0x00040000L
#define SDMA0_STATUS_REG__IDLE_MASK                     0x00000001L
#define SDMA0_STATUS_REG__INSIDE_IB_MASK                0x00000200L
#define SDMA0_STATUS_REG__INT_IDLE_MASK                 0x40000000L
#define SDMA0_STATUS_REG__INT_REQ_STALL_MASK            0x80000000L
#define SDMA0_STATUS_REG__MC_RD_IDLE_MASK               0x00080000L
#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK       0x00400000L
#define SDMA0_STATUS_REG__MC_RD_RET_STALL_MASK          0x00200000L
#define SDMA0_STATUS_REG__MC_WR_IDLE_MASK               0x00002000L
#define SDMA0_STATUS_REG__PACKET_READY_MASK             0x00001000L
#define SDMA0_STATUS_REG__PREV_CMD_IDLE_MASK            0x02000000L
#define SDMA0_STATUS_REG__RB_CMD_FULL_MASK              0x00000020L
#define SDMA0_STATUS_REG__RB_CMD_IDLE_MASK              0x00000010L
#define SDMA0_STATUS_REG__RB_EMPTY_MASK                 0x00000004L
#define SDMA0_STATUS_REG__RB_FULL_MASK                  0x00000008L
#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE_MASK          0x00020000L
#define SDMA0_STATUS_REG__REG_IDLE_MASK                 0x00000002L
#define SDMA0_STATUS_REG__SEM_IDLE_MASK                 0x04000000L
#define SDMA0_STATUS_REG__SEM_REQ_STALL_MASK            0x08000000L
#define SDMA0_STATUS_REG__SEM_RESP_STATE_MASK           0x30000000L
#define SDMA0_STATUS_REG__SRBM_IDLE_MASK                0x00004000L
#define SDMA0_UCODE_CHECKSUM__DATA_MASK                 0xffffffffL
#define SDMA0_UCODE_DATA__VALUE_MASK                    0xffffffffL
#define SDMA0_ULV_CNTL__ENTER_ULV_INT_MASK__GFX09       0x20000000L
#define SDMA0_ULV_CNTL__EXIT_ULV_INT_MASK__GFX09        0x40000000L
#define SDMA0_ULV_CNTL__HYSTERESIS_MASK__GFX09          0x0000001fL
#define SDMA0_ULV_CNTL__ULV_STATUS_MASK__GFX09          0x80000000L
#define SDMA0_UNBREAKABLE__VALUE_MASK                   0x00000001L
#define SDMA0_UTCL1_CNTL__REDO_ENABLE_MASK              0x00000001L
#define SDMA0_UTCL1_CNTL__REQL2_CREDIT_MASK             0x1f000000L
#define SDMA0_UTCL1_CNTL__VADDR_WATERMK_MASK            0xe0000000L
#define SDMA0_UTCL1_INV0__FLUSH_INV_IDLE_MASK__GFX09    0x00000400L
#define SDMA0_UTCL1_INV0__INVREQ_ENABLE_MASK__GFX09     0x00000080L
#define SDMA0_UTCL1_INV0__INV_ADDR_HI_MASK__GFX09       0xf0000000L
#define SDMA0_UTCL1_INV0__INV_FLUSHTYPE_MASK__GFX09     0x00000800L
#define SDMA0_UTCL1_INV0__INV_MIDDLE_MASK__GFX09        0x00000001L
#define SDMA0_UTCL1_INV0__INV_VMID_VEC_MASK__GFX09      0x0ffff000L
#define SDMA0_UTCL1_INV0__NACK_TIMEOUT_SW_MASK__GFX09   0x00000100L
#define SDMA0_UTCL1_INV0__NFLUSH_INV_IDLE_MASK__GFX09   0x00000200L
#define SDMA0_UTCL1_INV0__PAGE_NULL_SW_MASK__GFX09      0x00000020L
#define SDMA0_UTCL1_INV0__RD_IN_INVADR_MASK__GFX09      0x00000008L
#define SDMA0_UTCL1_INV0__RD_TIMEOUT_MASK__GFX09        0x00000002L
#define SDMA0_UTCL1_INV0__WR_IN_INVADR_MASK__GFX09      0x00000010L
#define SDMA0_UTCL1_INV0__WR_TIMEOUT_MASK__GFX09        0x00000004L
#define SDMA0_UTCL1_INV0__XNACK_IS_INVADR_MASK__GFX09   0x00000040L
#define SDMA0_UTCL1_INV1__INV_ADDR_LO_MASK              0xffffffffL
#define SDMA0_UTCL1_INV2__INV_NFLUSH_VMID_VEC_MASK__GFX09 0xffffffffL
#define SDMA0_UTCL1_PAGE__REQ_TYPE_MASK                 0x0000001eL
#define SDMA0_UTCL1_PAGE__VM_HOLE_MASK                  0x00000001L
#define SDMA0_UTCL1_RD_STATUS__CE_L1_STALL_MASK__GFX09  0x00200000L
#define SDMA0_UTCL1_RD_STATUS__INVREQ_SIZE_MASK__GFX09  0x80000000L
#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK__GFX09 0x00000010L
#define SDMA0_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK__GFX09 0x00002000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK__GFX09 0x00000100L
#define SDMA0_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL_MASK__GFX09 0x00020000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK__GFX09 0x00000080L
#define SDMA0_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL_MASK__GFX09 0x00010000L
#define SDMA0_UTCL1_RD_STATUS__WPTR_POLLING_MASK__GFX09 0x40000000L
#define SDMA0_UTCL1_RD_XNACK0__XNACK_ADDR_LO_MASK       0xffffffffL
#define SDMA0_UTCL1_RD_XNACK1__IS_XNACK_MASK            0x0c000000L
#define SDMA0_UTCL1_RD_XNACK1__XNACK_ADDR_HI_MASK       0x0000000fL
#define SDMA0_UTCL1_RD_XNACK1__XNACK_VECTOR_MASK        0x03ffff00L
#define SDMA0_UTCL1_RD_XNACK1__XNACK_VMID_MASK          0x000000f0L
#define SDMA0_UTCL1_TIMEOUT__RD_XNACK_LIMIT_MASK        0x0000ffffL
#define SDMA0_UTCL1_TIMEOUT__WR_XNACK_LIMIT_MASK        0xffff0000L
#define SDMA0_UTCL1_WATERMK__INVREQ_WATERMK_MASK        0x03fc0000L
#define SDMA0_UTCL1_WATERMK__REQMC_WATERMK_MASK         0x000003ffL
#define SDMA0_UTCL1_WATERMK__REQPG_WATERMK_MASK         0x0003fc00L
#define SDMA0_UTCL1_WATERMK__XNACK_WATERMK_MASK         0xfc000000L
#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY_MASK 0x10000000L
#define SDMA0_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL_MASK 0x20000000L
#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK__GFX09 0x00000010L
#define SDMA0_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK__GFX09 0x00002000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK__GFX09 0x00000100L
#define SDMA0_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL_MASK__GFX09 0x00020000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK__GFX09 0x00000080L
#define SDMA0_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL_MASK__GFX09 0x00010000L
#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY_MASK 0x40000000L
#define SDMA0_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL_MASK 0x80000000L
#define SDMA0_UTCL1_WR_XNACK0__XNACK_ADDR_LO_MASK       0xffffffffL
#define SDMA0_UTCL1_WR_XNACK1__IS_XNACK_MASK            0x0c000000L
#define SDMA0_UTCL1_WR_XNACK1__XNACK_ADDR_HI_MASK       0x0000000fL
#define SDMA0_UTCL1_WR_XNACK1__XNACK_VECTOR_MASK        0x03ffff00L
#define SDMA0_UTCL1_WR_XNACK1__XNACK_VMID_MASK          0x000000f0L
#define SDMA0_VERSION__MAJVER_MASK                      0x00007f00L
#define SDMA0_VERSION__MINVER_MASK                      0x0000007fL
#define SDMA0_VERSION__REV_MASK                         0x003f0000L
#define SDMA0_VF_ENABLE__VF_ENABLE_MASK                 0x00000001L
#define SDMA0_VIRT_RESET_REQ__PF_MASK                   0x80000000L
#define SDMA0_VM_CNTL__CMD_MASK                         0x0000000fL
#define SDMA0_VM_CTX_CNTL__PRIV_MASK                    0x00000001L
#define SDMA0_VM_CTX_CNTL__VMID_MASK                    0x000000f0L
#define SDMA0_VM_CTX_HI__ADDR_MASK                      0xffffffffL
#define SDMA0_VM_CTX_LO__ADDR_MASK                      0xfffffffcL
#define SDMA1_ACTIVE_FCN_ID__VF_MASK                    0x80000000L
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK   0x80000000L
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER_MASK              0x7fffffffL
#define SDMA1_ATOMIC_PREOP_HI__DATA_MASK                0xffffffffL
#define SDMA1_ATOMIC_PREOP_LO__DATA_MASK                0xffffffffL
#define SDMA1_BA_THRESHOLD__READ_THRES_MASK             0x000003ffL
#define SDMA1_BA_THRESHOLD__WRITE_THRES_MASK            0x03ff0000L
#define SDMA1_CHICKEN_BITS_2__F32_CMD_PROC_DELAY_MASK   0x0000000fL
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK     0x0c000000L
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK     0x30000000L
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK     0xc0000000L
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK       0x00800000L
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK 0x00000001L
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK    0x00010000L
#define SDMA1_CHICKEN_BITS__RAW_CHECK_ENABLE_MASK       0x00020000L
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK     0x00100000L
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK 0x00000004L
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK 0x00000002L
#define SDMA1_CHICKEN_BITS__TIME_BASED_QOS_MASK         0x02000000L
#define SDMA1_CHICKEN_BITS__WRITE_BURST_LENGTH_MASK     0x00000300L
#define SDMA1_CHICKEN_BITS__WRITE_BURST_WAIT_CYCLE_MASK 0x00001c00L
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS_MASK             0x00000ff0L
#define SDMA1_CLK_CTRL__ON_DELAY_MASK                   0x0000000fL
#define SDMA1_CLK_CTRL__RESERVED_MASK                   0x00fff000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK             0x80000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK             0x40000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK             0x20000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK             0x10000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK             0x08000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK             0x04000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK             0x02000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK             0x01000000L
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE_MASK              0x00040000L
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE_MASK            0x10000000L
#define SDMA1_CNTL__DATA_SWAP_ENABLE_MASK               0x00000008L
#define SDMA1_CNTL__FENCE_SWAP_ENABLE_MASK              0x00000010L
#define SDMA1_CNTL__FROZEN_INT_ENABLE_MASK              0x20000000L
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE_MASK          0x40000000L
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE_MASK          0x00000020L
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK      0x00020000L
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK            0x00000004L
#define SDMA1_CNTL__TRAP_ENABLE_MASK                    0x00000001L
#define SDMA1_CNTL__UTC_L1_ENABLE_MASK                  0x00000002L
#define SDMA1_CONTEXT_GROUP_BOUNDARY__RESERVED_MASK__GFX09 0xffffffffL
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_CNTL_MASK 0x00080000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_STATUS_MASK 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DOORBELL_MASK 0x00040000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_HI_MASK 0x00004000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_LO_MASK 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_CNTL_MASK 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_OFFSET_MASK 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_RPTR_MASK 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_SIZE_MASK 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_HI_MASK 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_MASK 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_CNTL_MASK 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_HI_MASK 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_LO_MASK 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_HI_MASK 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_MASK 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_HI_MASK 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_MASK 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_CNTL_MASK 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_SKIP_CNTL_MASK 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_HI_MASK 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_LO_MASK 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_LOG_MASK 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_OFFSET_MASK 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DUMMY_REG_MASK 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_IB_SUB_REMAIN_MASK 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_MINOR_PTR_UPDATE_MASK 0x00200000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_PREEMPT_MASK 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_AQL_CNTL_MASK 0x00100000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_WPTR_POLL_ADDR_HI_MASK 0x00040000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_RB_WPTR_POLL_ADDR_LO_MASK 0x00080000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_STATUS_MASK  0x00000100L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_WATERMARK_MASK 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG2_MASK         0x00004000L
#define SDMA1_CONTEXT_REG_TYPE2__RESERVED_MASK          0xfffffc00L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_CNTL_MASK 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA0_MASK 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA1_MASK 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA2_MASK 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA3_MASK 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA4_MASK 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA5_MASK 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA6_MASK 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA7_MASK 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA8_MASK 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE3__RESERVED_MASK          0xffffffffL
#define SDMA1_CRD_CNTL__MC_RDREQ_CREDIT_MASK            0x0007e000L
#define SDMA1_CRD_CNTL__MC_WRREQ_CREDIT_MASK            0x00001f80L
#define SDMA1_EA_DBIT_ADDR_DATA__VALUE_MASK             0xffffffffL
#define SDMA1_EA_DBIT_ADDR_INDEX__VALUE_MASK            0x00000007L
#define SDMA1_EDC_CONFIG__DIS_EDC_MASK                  0x00000002L
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE_MASK           0x00000004L
#define SDMA1_EDC_COUNTER_CLEAR__DUMMY_MASK             0x00000001L
#define SDMA1_EDC_COUNTER__SDMA_DATA_LUT_FIFO_SED_MASK  0x00000040L
#define SDMA1_EDC_COUNTER__SDMA_IB_CMD_BUF_SED_MASK     0x00000008L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF0_SED_MASK 0x00000080L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF1_SED_MASK 0x00000100L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF2_SED_MASK 0x00000200L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF3_SED_MASK 0x00000400L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF4_SED_MASK 0x00000800L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF5_SED_MASK 0x00001000L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF6_SED_MASK 0x00002000L
#define SDMA1_EDC_COUNTER__SDMA_MBANK_DATA_BUF7_SED_MASK 0x00004000L
#define SDMA1_EDC_COUNTER__SDMA_MC_WR_ADDR_FIFO_SED_MASK 0x00010000L
#define SDMA1_EDC_COUNTER__SDMA_RB_CMD_BUF_SED_MASK     0x00000004L
#define SDMA1_EDC_COUNTER__SDMA_SPLIT_DAT_BUF_SED_MASK  0x00008000L
#define SDMA1_EDC_COUNTER__SDMA_UCODE_BUF_DED_MASK      0x00000001L
#define SDMA1_EDC_COUNTER__SDMA_UCODE_BUF_SEC_MASK      0x00000002L
#define SDMA1_EDC_COUNTER__SDMA_UTCL1_RDBST_FIFO_SED_MASK 0x00000020L
#define SDMA1_EDC_COUNTER__SDMA_UTCL1_RD_FIFO_SED_MASK  0x00000010L
#define SDMA1_ERROR_LOG__OVERRIDE_MASK                  0x0000ffffL
#define SDMA1_ERROR_LOG__STATUS_MASK                    0xffff0000L
#define SDMA1_F32_CNTL__HALT_MASK                       0x00000001L
#define SDMA1_F32_CNTL__STEP_MASK                       0x00000002L
#define SDMA1_F32_COUNTER__VALUE_MASK                   0xffffffffL
#define SDMA1_FREEZE__F32_FREEZE_MASK                   0x00000040L
#define SDMA1_FREEZE__FREEZE_MASK                       0x00000010L
#define SDMA1_FREEZE__FROZEN_MASK                       0x00000020L
#define SDMA1_FREEZE__PREEMPT_MASK                      0x00000001L
#define SDMA1_GB_ADDR_CONFIG_READ__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_BANKS_MASK       0x00007000L
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_PIPES_MASK       0x00000007L
#define SDMA1_GB_ADDR_CONFIG_READ__NUM_SHADER_ENGINES_MASK 0x00180000L
#define SDMA1_GB_ADDR_CONFIG_READ__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA1_GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define SDMA1_GB_ADDR_CONFIG__NUM_BANKS_MASK            0x00007000L
#define SDMA1_GB_ADDR_CONFIG__NUM_PIPES_MASK            0x00000007L
#define SDMA1_GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK   0x00180000L
#define SDMA1_GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define SDMA1_GFX_CONTEXT_CNTL__RESUME_CTX_MASK         0x00010000L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK       0x00000080L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_READY_MASK      0x00000100L
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION_MASK        0x00000070L
#define SDMA1_GFX_CONTEXT_STATUS__EXPIRED_MASK          0x00000008L
#define SDMA1_GFX_CONTEXT_STATUS__IDLE_MASK             0x00000004L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPTED_MASK        0x00000200L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK  0x00000400L
#define SDMA1_GFX_CONTEXT_STATUS__SELECTED_MASK         0x00000001L
#define SDMA1_GFX_CSA_ADDR_HI__ADDR_MASK                0xffffffffL
#define SDMA1_GFX_CSA_ADDR_LO__ADDR_MASK                0xfffffffcL
#define SDMA1_GFX_DOORBELL_LOG__BE_ERROR_MASK           0x00000001L
#define SDMA1_GFX_DOORBELL_LOG__DATA_MASK               0xfffffffcL
#define SDMA1_GFX_DOORBELL_OFFSET__OFFSET_MASK          0x0ffffffcL
#define SDMA1_GFX_DOORBELL__CAPTURED_MASK               0x40000000L
#define SDMA1_GFX_DOORBELL__ENABLE_MASK                 0x10000000L
#define SDMA1_GFX_DUMMY_REG__DUMMY_MASK                 0xffffffffL
#define SDMA1_GFX_IB_BASE_HI__ADDR_MASK                 0xffffffffL
#define SDMA1_GFX_IB_BASE_LO__ADDR_MASK                 0xffffffe0L
#define SDMA1_GFX_IB_CNTL__CMD_VMID_MASK                0x000f0000L
#define SDMA1_GFX_IB_CNTL__IB_ENABLE_MASK               0x00000001L
#define SDMA1_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK          0x00000010L
#define SDMA1_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK        0x00000100L
#define SDMA1_GFX_IB_OFFSET__OFFSET_MASK                0x003ffffcL
#define SDMA1_GFX_IB_RPTR__OFFSET_MASK                  0x003ffffcL
#define SDMA1_GFX_IB_SIZE__SIZE_MASK                    0x000fffffL
#define SDMA1_GFX_IB_SUB_REMAIN__SIZE_MASK              0x00003fffL
#define SDMA1_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK       0x00000100L
#define SDMA1_GFX_MIDCMD_CNTL__COPY_MODE_MASK           0x00000002L
#define SDMA1_GFX_MIDCMD_CNTL__DATA_VALID_MASK          0x00000001L
#define SDMA1_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK         0x000000f0L
#define SDMA1_GFX_MIDCMD_DATA0__DATA0_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA1__DATA1_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA2__DATA2_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA3__DATA3_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA4__DATA4_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA6__DATA6_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA7__DATA7_MASK              0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA8__DATA8_MASK              0xffffffffL
#define SDMA1_GFX_MINOR_PTR_UPDATE__ENABLE_MASK         0x00000001L
#define SDMA1_GFX_PREEMPT__IB_PREEMPT_MASK              0x00000001L
#define SDMA1_GFX_RB_AQL_CNTL__AQL_ENABLE_MASK          0x00000001L
#define SDMA1_GFX_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK     0x000000feL
#define SDMA1_GFX_RB_AQL_CNTL__PACKET_STEP_MASK         0x0000ff00L
#define SDMA1_GFX_RB_BASE_HI__ADDR_MASK                 0x00ffffffL
#define SDMA1_GFX_RB_BASE__ADDR_MASK                    0xffffffffL
#define SDMA1_GFX_RB_CNTL__RB_ENABLE_MASK               0x00000001L
#define SDMA1_GFX_RB_CNTL__RB_PRIV_MASK                 0x00800000L
#define SDMA1_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK          0x00000200L
#define SDMA1_GFX_RB_CNTL__RB_VMID_MASK                 0x0f000000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK   0x00001000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK    0x001f0000L
#define SDMA1_GFX_RB_RPTR_ADDR_HI__ADDR_MASK            0xffffffffL
#define SDMA1_GFX_RB_RPTR_ADDR_LO__ADDR_MASK            0xfffffffcL
#define SDMA1_GFX_RB_RPTR_HI__OFFSET_MASK               0xffffffffL
#define SDMA1_GFX_RB_RPTR__OFFSET_MASK                  0xffffffffL
#define SDMA1_GFX_RB_WPTR_HI__OFFSET_MASK               0xffffffffL
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK       0xffffffffL
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK       0xfffffffcL
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK        0x00000001L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK     0x0000fff0L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK   0x00000002L
#define SDMA1_GFX_RB_WPTR__OFFSET_MASK                  0xffffffffL
#define SDMA1_GFX_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK   0x000000ffL
#define SDMA1_GFX_STATUS__WPTR_UPDATE_PENDING_MASK      0x00000100L
#define SDMA1_GFX_WATERMARK__RD_OUTSTANDING_MASK        0x00000fffL
#define SDMA1_GFX_WATERMARK__WR_OUTSTANDING_MASK        0x03ff0000L
#define SDMA1_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK       0x0003fffcL
#define SDMA1_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK__GFX09 0xff000000L
#define SDMA1_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define SDMA1_GPU_IOV_VIOLATION_LOG__VF_MASK            0x00080000L
#define SDMA1_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define SDMA1_GPU_IOV_VIOLATION_LOG__WRITE_OPERATION_MASK 0x00040000L
#define SDMA1_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK  0x00000001L
#define SDMA1_IB_OFFSET_FETCH__OFFSET_MASK              0x003ffffcL
#define SDMA1_ID__DEVICE_ID_MASK                        0x000000ffL
#define SDMA1_MMHUB_CNTL__UNIT_ID_MASK__GFX09           0x0000003fL
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG0_MASK__GFX09      0x00000007L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG1_MASK__GFX09      0x00000038L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG2_MASK__GFX09      0x000001c0L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG3_MASK__GFX09      0x00000e00L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG4_MASK__GFX09      0x00007000L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG5_MASK__GFX09      0x00038000L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG6_MASK__GFX09      0x001c0000L
#define SDMA1_MMHUB_TRUSTLVL__SECFLAG7_MASK__GFX09      0x00e00000L
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_ABLE_MASK      0x00000080L
#define SDMA1_PAGE_CONTEXT_STATUS__CTXSW_READY_MASK     0x00000100L
#define SDMA1_PAGE_CONTEXT_STATUS__EXCEPTION_MASK       0x00000070L
#define SDMA1_PAGE_CONTEXT_STATUS__EXPIRED_MASK         0x00000008L
#define SDMA1_PAGE_CONTEXT_STATUS__IDLE_MASK            0x00000004L
#define SDMA1_PAGE_CONTEXT_STATUS__PREEMPTED_MASK       0x00000200L
#define SDMA1_PAGE_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L
#define SDMA1_PAGE_CONTEXT_STATUS__SELECTED_MASK        0x00000001L
#define SDMA1_PAGE_CSA_ADDR_HI__ADDR_MASK               0xffffffffL
#define SDMA1_PAGE_CSA_ADDR_LO__ADDR_MASK               0xfffffffcL
#define SDMA1_PAGE_DOORBELL_LOG__BE_ERROR_MASK          0x00000001L
#define SDMA1_PAGE_DOORBELL_LOG__DATA_MASK              0xfffffffcL
#define SDMA1_PAGE_DOORBELL_OFFSET__OFFSET_MASK         0x0ffffffcL
#define SDMA1_PAGE_DOORBELL__CAPTURED_MASK              0x40000000L
#define SDMA1_PAGE_DOORBELL__ENABLE_MASK                0x10000000L
#define SDMA1_PAGE_DUMMY_REG__DUMMY_MASK                0xffffffffL
#define SDMA1_PAGE_IB_BASE_HI__ADDR_MASK                0xffffffffL
#define SDMA1_PAGE_IB_BASE_LO__ADDR_MASK                0xffffffe0L
#define SDMA1_PAGE_IB_CNTL__CMD_VMID_MASK               0x000f0000L
#define SDMA1_PAGE_IB_CNTL__IB_ENABLE_MASK              0x00000001L
#define SDMA1_PAGE_IB_CNTL__IB_SWAP_ENABLE_MASK         0x00000010L
#define SDMA1_PAGE_IB_CNTL__SWITCH_INSIDE_IB_MASK       0x00000100L
#define SDMA1_PAGE_IB_OFFSET__OFFSET_MASK               0x003ffffcL
#define SDMA1_PAGE_IB_RPTR__OFFSET_MASK                 0x003ffffcL
#define SDMA1_PAGE_IB_SIZE__SIZE_MASK                   0x000fffffL
#define SDMA1_PAGE_IB_SUB_REMAIN__SIZE_MASK             0x00003fffL
#define SDMA1_PAGE_MIDCMD_CNTL__ALLOW_PREEMPT_MASK      0x00000100L
#define SDMA1_PAGE_MIDCMD_CNTL__COPY_MODE_MASK          0x00000002L
#define SDMA1_PAGE_MIDCMD_CNTL__DATA_VALID_MASK         0x00000001L
#define SDMA1_PAGE_MIDCMD_CNTL__SPLIT_STATE_MASK        0x000000f0L
#define SDMA1_PAGE_MIDCMD_DATA0__DATA0_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA1__DATA1_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA2__DATA2_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA3__DATA3_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA4__DATA4_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA5__DATA5_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA6__DATA6_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA7__DATA7_MASK             0xffffffffL
#define SDMA1_PAGE_MIDCMD_DATA8__DATA8_MASK             0xffffffffL
#define SDMA1_PAGE_MINOR_PTR_UPDATE__ENABLE_MASK        0x00000001L
#define SDMA1_PAGE_PREEMPT__IB_PREEMPT_MASK             0x00000001L
#define SDMA1_PAGE_RB_AQL_CNTL__AQL_ENABLE_MASK         0x00000001L
#define SDMA1_PAGE_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK    0x000000feL
#define SDMA1_PAGE_RB_AQL_CNTL__PACKET_STEP_MASK        0x0000ff00L
#define SDMA1_PAGE_RB_BASE_HI__ADDR_MASK                0x00ffffffL
#define SDMA1_PAGE_RB_BASE__ADDR_MASK                   0xffffffffL
#define SDMA1_PAGE_RB_CNTL__RB_ENABLE_MASK              0x00000001L
#define SDMA1_PAGE_RB_CNTL__RB_PRIV_MASK                0x00800000L
#define SDMA1_PAGE_RB_CNTL__RB_SWAP_ENABLE_MASK         0x00000200L
#define SDMA1_PAGE_RB_CNTL__RB_VMID_MASK                0x0f000000L
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK  0x00001000L
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_PAGE_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK   0x001f0000L
#define SDMA1_PAGE_RB_RPTR_ADDR_HI__ADDR_MASK           0xffffffffL
#define SDMA1_PAGE_RB_RPTR_ADDR_LO__ADDR_MASK           0xfffffffcL
#define SDMA1_PAGE_RB_RPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA1_PAGE_RB_RPTR__OFFSET_MASK                 0xffffffffL
#define SDMA1_PAGE_RB_WPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA1_PAGE_RB_WPTR_POLL_ADDR_HI__ADDR_MASK      0xffffffffL
#define SDMA1_PAGE_RB_WPTR_POLL_ADDR_LO__ADDR_MASK      0xfffffffcL
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__ENABLE_MASK       0x00000001L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__FREQUENCY_MASK    0x0000fff0L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA1_PAGE_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK  0x00000002L
#define SDMA1_PAGE_RB_WPTR__OFFSET_MASK                 0xffffffffL
#define SDMA1_PAGE_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK  0x000000ffL
#define SDMA1_PAGE_STATUS__WPTR_UPDATE_PENDING_MASK     0x00000100L
#define SDMA1_PAGE_WATERMARK__RD_OUTSTANDING_MASK       0x00000fffL
#define SDMA1_PAGE_WATERMARK__WR_OUTSTANDING_MASK       0x03ff0000L
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT_MASK      0xffffffffL
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT_MASK      0xffffffffL
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_HIGH_MASK 0x0fffc000L
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__RANGE_LOW_MASK 0x00003fffL
#define SDMA1_PERFCOUNTER_TAG_DELAY_RANGE__SELECT_RW_MASK 0x10000000L
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0_MASK            0x00000002L
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1_MASK            0x00000800L
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0_MASK           0x00000001L
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1_MASK           0x00000400L
#define SDMA1_PERFMON_CNTL__PERF_SEL0_MASK              0x000003fcL
#define SDMA1_PERFMON_CNTL__PERF_SEL1_MASK              0x000ff000L
#define SDMA1_PHASE0_QUANTUM__PREFER_MASK               0x40000000L
#define SDMA1_PHASE0_QUANTUM__UNIT_MASK                 0x0000000fL
#define SDMA1_PHASE0_QUANTUM__VALUE_MASK                0x00ffff00L
#define SDMA1_PHASE1_QUANTUM__PREFER_MASK               0x40000000L
#define SDMA1_PHASE1_QUANTUM__UNIT_MASK                 0x0000000fL
#define SDMA1_PHASE1_QUANTUM__VALUE_MASK                0x00ffff00L
#define SDMA1_PHASE2_QUANTUM__PREFER_MASK               0x40000000L
#define SDMA1_PHASE2_QUANTUM__UNIT_MASK                 0x0000000fL
#define SDMA1_PHASE2_QUANTUM__VALUE_MASK                0x00ffff00L
#define SDMA1_PHYSICAL_ADDR_HI__ADDR_MASK               0x0000ffffL
#define SDMA1_PHYSICAL_ADDR_LO__ADDR_MASK               0xfffff000L
#define SDMA1_PHYSICAL_ADDR_LO__DIRTY_MASK              0x00000002L
#define SDMA1_PHYSICAL_ADDR_LO__D_VALID_MASK            0x00000001L
#define SDMA1_PHYSICAL_ADDR_LO__PHY_VALID_MASK          0x00000004L
#define SDMA1_POWER_CNTL_IDLE__DELAY0_MASK              0x0000ffffL
#define SDMA1_POWER_CNTL_IDLE__DELAY1_MASK              0x00ff0000L
#define SDMA1_POWER_CNTL_IDLE__DELAY2_MASK              0xff000000L
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY_MASK          0x003ff000L
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN_MASK          0x00000400L
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN_MASK          0x00000200L
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK       0x00000100L
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN_MASK          0x00000800L
#define SDMA1_PROGRAM__STREAM_MASK                      0xffffffffL
#define SDMA1_PUB_DUMMY_REG0__VALUE_MASK                0xffffffffL
#define SDMA1_PUB_DUMMY_REG1__VALUE_MASK                0xffffffffL
#define SDMA1_PUB_DUMMY_REG2__VALUE_MASK                0xffffffffL
#define SDMA1_PUB_DUMMY_REG3__VALUE_MASK                0xffffffffL
#define SDMA1_PUB_REG_TYPE0__RESERVED10_MASK__GFX09     0x00000400L
#define SDMA1_PUB_REG_TYPE0__RESERVED3_MASK__GFX09      0x00000008L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CHICKEN_BITS_MASK    0x20000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CLK_CTRL_MASK        0x08000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CNTL_MASK            0x10000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_GROUP_BOUNDARY_MASK__GFX09 0x02000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_GB_ADDR_CONFIG_MASK  0x40000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_GB_ADDR_CONFIG_READ_MASK 0x80000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_MMHUB_CNTL_MASK__GFX09 0x00080000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_POWER_CNTL_MASK      0x04000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_ADDR_MASK      0x00000001L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_DATA_MASK      0x00000002L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_CNTL_MASK     0x02000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_HI_MASK 0x08000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_LO_MASK 0x04000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_BA_THRESHOLD_MASK    0x00080000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_CONFIG_MASK      0x00040000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_COUNTER_CLEAR_MASK 0x00800000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_EDC_COUNTER_MASK     0x00400000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_F32_CNTL_MASK        0x00000400L
#define SDMA1_PUB_REG_TYPE1__SDMA1_FREEZE_MASK          0x00000800L
#define SDMA1_PUB_REG_TYPE1__SDMA1_HBM_PAGE_CONFIG_MASK 0x00000100L
#define SDMA1_PUB_REG_TYPE1__SDMA1_IB_OFFSET_FETCH_MASK 0x00000008L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ID_MASK              0x00100000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_PHASE0_QUANTUM_MASK  0x00001000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_PHASE1_QUANTUM_MASK  0x00002000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_PROGRAM_MASK         0x00000010L
#define SDMA1_PUB_REG_TYPE1__SDMA1_RB_RPTR_FETCH_HI_MASK 0x00000001L
#define SDMA1_PUB_REG_TYPE1__SDMA1_RB_RPTR_FETCH_MASK   0x00000004L
#define SDMA1_PUB_REG_TYPE1__SDMA1_RD_BURST_CNTL_MASK   0x00000080L
#define SDMA1_PUB_REG_TYPE1__SDMA1_SEM_WAIT_FAIL_TIMER_CNTL_MASK 0x00000002L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS1_REG_MASK     0x00000040L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS2_REG_MASK     0x01000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS_REG_MASK      0x00000020L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UCODE_CHECKSUM_MASK  0x00000200L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_CNTL_MASK      0x10000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_RD_STATUS_MASK 0x40000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_WATERMK_MASK   0x20000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_UTCL1_WR_STATUS_MASK 0x80000000L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VERSION_MASK         0x00200000L
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_CONFIG_MASK     0x00008000L
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_READ_MASK       0x00020000L
#define SDMA1_PUB_REG_TYPE1__SDMA_PGFSM_WRITE_MASK      0x00010000L
#define SDMA1_PUB_REG_TYPE1__SDMA_POWER_GATING_MASK     0x00004000L
#define SDMA1_PUB_REG_TYPE2__RESERVED_MASK__GFX09       0x80000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_CHICKEN_BITS_2_MASK  0x00000800L
#define SDMA1_PUB_REG_TYPE2__SDMA1_CRD_CNTL_MASK        0x08000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_ERROR_LOG_MASK       0x00010000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_F32_COUNTER_MASK     0x00200000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_GPU_IOV_VIOLATION_LOG_MASK 0x20000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_MMHUB_TRUSTLVL_MASK__GFX09 0x10000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER0_RESULT_MASK 0x01000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER1_RESULT_MASK 0x02000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFCOUNTER_TAG_DELAY_RANGE_MASK 0x04000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PERFMON_CNTL_MASK    0x00800000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHASE2_QUANTUM_MASK  0x00008000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHYSICAL_ADDR_HI_MASK 0x00004000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PHYSICAL_ADDR_LO_MASK 0x00002000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_POWER_CNTL_IDLE_MASK 0x00000200L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG0_MASK  0x00020000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG1_MASK  0x00040000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG2_MASK  0x00080000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_PUB_DUMMY_REG3_MASK  0x00100000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_RELAX_ORDERING_LUT_MASK 0x00000400L
#define SDMA1_PUB_REG_TYPE2__SDMA1_STATUS3_REG_MASK     0x00001000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_ULV_CNTL_MASK__GFX09 0x40000000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UNBREAKABLE_MASK     0x00400000L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV0_MASK      0x00000001L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV1_MASK      0x00000002L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_INV2_MASK      0x00000004L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_PAGE_MASK      0x00000100L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_RD_XNACK0_MASK 0x00000008L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_RD_XNACK1_MASK 0x00000010L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_TIMEOUT_MASK   0x00000080L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_WR_XNACK0_MASK 0x00000020L
#define SDMA1_PUB_REG_TYPE2__SDMA1_UTCL1_WR_XNACK1_MASK 0x00000040L
#define SDMA1_PUB_REG_TYPE3__SDMA1_EA_DBIT_ADDR_DATA_MASK 0x00000001L
#define SDMA1_PUB_REG_TYPE3__SDMA1_EA_DBIT_ADDR_INDEX_MASK 0x00000002L
#define SDMA1_RB_RPTR_FETCH_HI__OFFSET_MASK             0xffffffffL
#define SDMA1_RB_RPTR_FETCH__OFFSET_MASK                0xfffffffcL
#define SDMA1_RD_BURST_CNTL__RD_BURST_MASK              0x00000003L
#define SDMA1_RELAX_ORDERING_LUT__ATOMIC_MASK           0x00000400L
#define SDMA1_RELAX_ORDERING_LUT__COND_EXE_MASK         0x00000200L
#define SDMA1_RELAX_ORDERING_LUT__CONST_FILL_MASK       0x00000800L
#define SDMA1_RELAX_ORDERING_LUT__COPY_MASK             0x00000002L
#define SDMA1_RELAX_ORDERING_LUT__FENCE_MASK            0x00000020L
#define SDMA1_RELAX_ORDERING_LUT__IB_FETCH_MASK         0x40000000L
#define SDMA1_RELAX_ORDERING_LUT__POLL_MEM_MASK         0x00000100L
#define SDMA1_RELAX_ORDERING_LUT__PTEPDE_MASK           0x00001000L
#define SDMA1_RELAX_ORDERING_LUT__RB_FETCH_MASK         0x80000000L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED0_MASK        0x00000001L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED3_MASK        0x00000008L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED4_MASK        0x00000010L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED76_MASK       0x000000c0L
#define SDMA1_RELAX_ORDERING_LUT__RESERVED_MASK         0x07ffc000L
#define SDMA1_RELAX_ORDERING_LUT__RPTR_WRB_MASK         0x10000000L
#define SDMA1_RELAX_ORDERING_LUT__TIMESTAMP_MASK        0x00002000L
#define SDMA1_RELAX_ORDERING_LUT__WORLD_SWITCH_MASK     0x08000000L
#define SDMA1_RELAX_ORDERING_LUT__WPTR_POLL_MASK        0x20000000L
#define SDMA1_RELAX_ORDERING_LUT__WRITE_MASK            0x00000004L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK      0x00000080L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK     0x00000100L
#define SDMA1_RLC0_CONTEXT_STATUS__EXCEPTION_MASK       0x00000070L
#define SDMA1_RLC0_CONTEXT_STATUS__EXPIRED_MASK         0x00000008L
#define SDMA1_RLC0_CONTEXT_STATUS__IDLE_MASK            0x00000004L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPTED_MASK       0x00000200L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L
#define SDMA1_RLC0_CONTEXT_STATUS__SELECTED_MASK        0x00000001L
#define SDMA1_RLC0_CSA_ADDR_HI__ADDR_MASK               0xffffffffL
#define SDMA1_RLC0_CSA_ADDR_LO__ADDR_MASK               0xfffffffcL
#define SDMA1_RLC0_DOORBELL_LOG__BE_ERROR_MASK          0x00000001L
#define SDMA1_RLC0_DOORBELL_LOG__DATA_MASK              0xfffffffcL
#define SDMA1_RLC0_DOORBELL_OFFSET__OFFSET_MASK         0x0ffffffcL
#define SDMA1_RLC0_DOORBELL__CAPTURED_MASK              0x40000000L
#define SDMA1_RLC0_DOORBELL__ENABLE_MASK                0x10000000L
#define SDMA1_RLC0_DUMMY_REG__DUMMY_MASK                0xffffffffL
#define SDMA1_RLC0_IB_BASE_HI__ADDR_MASK                0xffffffffL
#define SDMA1_RLC0_IB_BASE_LO__ADDR_MASK                0xffffffe0L
#define SDMA1_RLC0_IB_CNTL__CMD_VMID_MASK               0x000f0000L
#define SDMA1_RLC0_IB_CNTL__IB_ENABLE_MASK              0x00000001L
#define SDMA1_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK         0x00000010L
#define SDMA1_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK       0x00000100L
#define SDMA1_RLC0_IB_OFFSET__OFFSET_MASK               0x003ffffcL
#define SDMA1_RLC0_IB_RPTR__OFFSET_MASK                 0x003ffffcL
#define SDMA1_RLC0_IB_SIZE__SIZE_MASK                   0x000fffffL
#define SDMA1_RLC0_IB_SUB_REMAIN__SIZE_MASK             0x00003fffL
#define SDMA1_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK      0x00000100L
#define SDMA1_RLC0_MIDCMD_CNTL__COPY_MODE_MASK          0x00000002L
#define SDMA1_RLC0_MIDCMD_CNTL__DATA_VALID_MASK         0x00000001L
#define SDMA1_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK        0x000000f0L
#define SDMA1_RLC0_MIDCMD_DATA0__DATA0_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA1__DATA1_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA2__DATA2_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA3__DATA3_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA4__DATA4_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA5__DATA5_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA6__DATA6_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA7__DATA7_MASK             0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA8__DATA8_MASK             0xffffffffL
#define SDMA1_RLC0_MINOR_PTR_UPDATE__ENABLE_MASK        0x00000001L
#define SDMA1_RLC0_PREEMPT__IB_PREEMPT_MASK             0x00000001L
#define SDMA1_RLC0_RB_AQL_CNTL__AQL_ENABLE_MASK         0x00000001L
#define SDMA1_RLC0_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK    0x000000feL
#define SDMA1_RLC0_RB_AQL_CNTL__PACKET_STEP_MASK        0x0000ff00L
#define SDMA1_RLC0_RB_BASE_HI__ADDR_MASK                0x00ffffffL
#define SDMA1_RLC0_RB_BASE__ADDR_MASK                   0xffffffffL
#define SDMA1_RLC0_RB_CNTL__RB_ENABLE_MASK              0x00000001L
#define SDMA1_RLC0_RB_CNTL__RB_PRIV_MASK                0x00800000L
#define SDMA1_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK         0x00000200L
#define SDMA1_RLC0_RB_CNTL__RB_VMID_MASK                0x0f000000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK  0x00001000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK   0x001f0000L
#define SDMA1_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK           0xffffffffL
#define SDMA1_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK           0xfffffffcL
#define SDMA1_RLC0_RB_RPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA1_RLC0_RB_RPTR__OFFSET_MASK                 0xffffffffL
#define SDMA1_RLC0_RB_WPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK      0xffffffffL
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK      0xfffffffcL
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK       0x00000001L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK    0x0000fff0L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK  0x00000002L
#define SDMA1_RLC0_RB_WPTR__OFFSET_MASK                 0xffffffffL
#define SDMA1_RLC0_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK  0x000000ffL
#define SDMA1_RLC0_STATUS__WPTR_UPDATE_PENDING_MASK     0x00000100L
#define SDMA1_RLC0_WATERMARK__RD_OUTSTANDING_MASK       0x00000fffL
#define SDMA1_RLC0_WATERMARK__WR_OUTSTANDING_MASK       0x03ff0000L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK      0x00000080L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK     0x00000100L
#define SDMA1_RLC1_CONTEXT_STATUS__EXCEPTION_MASK       0x00000070L
#define SDMA1_RLC1_CONTEXT_STATUS__EXPIRED_MASK         0x00000008L
#define SDMA1_RLC1_CONTEXT_STATUS__IDLE_MASK            0x00000004L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPTED_MASK       0x00000200L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK 0x00000400L
#define SDMA1_RLC1_CONTEXT_STATUS__SELECTED_MASK        0x00000001L
#define SDMA1_RLC1_CSA_ADDR_HI__ADDR_MASK               0xffffffffL
#define SDMA1_RLC1_CSA_ADDR_LO__ADDR_MASK               0xfffffffcL
#define SDMA1_RLC1_DOORBELL_LOG__BE_ERROR_MASK          0x00000001L
#define SDMA1_RLC1_DOORBELL_LOG__DATA_MASK              0xfffffffcL
#define SDMA1_RLC1_DOORBELL_OFFSET__OFFSET_MASK         0x0ffffffcL
#define SDMA1_RLC1_DOORBELL__CAPTURED_MASK              0x40000000L
#define SDMA1_RLC1_DOORBELL__ENABLE_MASK                0x10000000L
#define SDMA1_RLC1_DUMMY_REG__DUMMY_MASK                0xffffffffL
#define SDMA1_RLC1_IB_BASE_HI__ADDR_MASK                0xffffffffL
#define SDMA1_RLC1_IB_BASE_LO__ADDR_MASK                0xffffffe0L
#define SDMA1_RLC1_IB_CNTL__CMD_VMID_MASK               0x000f0000L
#define SDMA1_RLC1_IB_CNTL__IB_ENABLE_MASK              0x00000001L
#define SDMA1_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK         0x00000010L
#define SDMA1_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK       0x00000100L
#define SDMA1_RLC1_IB_OFFSET__OFFSET_MASK               0x003ffffcL
#define SDMA1_RLC1_IB_RPTR__OFFSET_MASK                 0x003ffffcL
#define SDMA1_RLC1_IB_SIZE__SIZE_MASK                   0x000fffffL
#define SDMA1_RLC1_IB_SUB_REMAIN__SIZE_MASK             0x00003fffL
#define SDMA1_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK      0x00000100L
#define SDMA1_RLC1_MIDCMD_CNTL__COPY_MODE_MASK          0x00000002L
#define SDMA1_RLC1_MIDCMD_CNTL__DATA_VALID_MASK         0x00000001L
#define SDMA1_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK        0x000000f0L
#define SDMA1_RLC1_MIDCMD_DATA0__DATA0_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA1__DATA1_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA2__DATA2_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA3__DATA3_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA4__DATA4_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA5__DATA5_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA6__DATA6_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA7__DATA7_MASK             0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA8__DATA8_MASK             0xffffffffL
#define SDMA1_RLC1_MINOR_PTR_UPDATE__ENABLE_MASK        0x00000001L
#define SDMA1_RLC1_PREEMPT__IB_PREEMPT_MASK             0x00000001L
#define SDMA1_RLC1_RB_AQL_CNTL__AQL_ENABLE_MASK         0x00000001L
#define SDMA1_RLC1_RB_AQL_CNTL__AQL_PACKET_SIZE_MASK    0x000000feL
#define SDMA1_RLC1_RB_AQL_CNTL__PACKET_STEP_MASK        0x0000ff00L
#define SDMA1_RLC1_RB_BASE_HI__ADDR_MASK                0x00ffffffL
#define SDMA1_RLC1_RB_BASE__ADDR_MASK                   0xffffffffL
#define SDMA1_RLC1_RB_CNTL__RB_ENABLE_MASK              0x00000001L
#define SDMA1_RLC1_RB_CNTL__RB_PRIV_MASK                0x00800000L
#define SDMA1_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK         0x00000200L
#define SDMA1_RLC1_RB_CNTL__RB_VMID_MASK                0x0f000000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK  0x00001000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK 0x00002000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK   0x001f0000L
#define SDMA1_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK           0xffffffffL
#define SDMA1_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK           0xfffffffcL
#define SDMA1_RLC1_RB_RPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA1_RLC1_RB_RPTR__OFFSET_MASK                 0xffffffffL
#define SDMA1_RLC1_RB_WPTR_HI__OFFSET_MASK              0xffffffffL
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK      0xffffffffL
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK      0xfffffffcL
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK       0x00000001L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK 0x00000004L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK    0x0000fff0L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK  0x00000002L
#define SDMA1_RLC1_RB_WPTR__OFFSET_MASK                 0xffffffffL
#define SDMA1_RLC1_STATUS__WPTR_UPDATE_FAIL_COUNT_MASK  0x000000ffL
#define SDMA1_RLC1_STATUS__WPTR_UPDATE_PENDING_MASK     0x00000100L
#define SDMA1_RLC1_WATERMARK__RD_OUTSTANDING_MASK       0x00000fffL
#define SDMA1_RLC1_WATERMARK__WR_OUTSTANDING_MASK       0x03ff0000L
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK      0xffffffffL
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL_MASK           0x00000400L
#define SDMA1_STATUS1_REG__CE_CMD_IDLE_MASK             0x00000200L
#define SDMA1_STATUS1_REG__CE_DST_IDLE_MASK             0x00000040L
#define SDMA1_STATUS1_REG__CE_INFO1_FULL_MASK           0x00004000L
#define SDMA1_STATUS1_REG__CE_INFO_FULL_MASK            0x00002000L
#define SDMA1_STATUS1_REG__CE_IN_IDLE_MASK              0x00000020L
#define SDMA1_STATUS1_REG__CE_OUT_IDLE_MASK             0x00000010L
#define SDMA1_STATUS1_REG__CE_RD_STALL_MASK             0x00020000L
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE_MASK            0x00000008L
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE_MASK           0x00000004L
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE_MASK            0x00000001L
#define SDMA1_STATUS1_REG__CE_WR_IDLE_MASK              0x00000002L
#define SDMA1_STATUS1_REG__CE_WR_STALL_MASK             0x00040000L
#define SDMA1_STATUS1_REG__EX_START_MASK                0x00008000L
#define SDMA1_STATUS2_REG__CMD_OP_MASK                  0xffff0000L
#define SDMA1_STATUS2_REG__F32_INSTR_PTR_MASK           0x00000ffcL
#define SDMA1_STATUS2_REG__ID_MASK                      0x00000003L
#define SDMA1_STATUS3_REG__CMD_OP_STATUS_MASK           0x0000ffffL
#define SDMA1_STATUS3_REG__EXCEPTION_IDLE_MASK          0x00100000L
#define SDMA1_STATUS3_REG__PREV_VM_CMD_MASK             0x000f0000L
#define SDMA1_STATUS_REG__BLOCK_IDLE_MASK               0x00000100L
#define SDMA1_STATUS_REG__CONTEXT_EMPTY_MASK            0x00008000L
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY_MASK         0x00100000L
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL_MASK          0x00010000L
#define SDMA1_STATUS_REG__EX_IDLE_MASK                  0x00000400L
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK 0x00000800L
#define SDMA1_STATUS_REG__IB_CMD_FULL_MASK              0x00000080L
#define SDMA1_STATUS_REG__IB_CMD_IDLE_MASK              0x00000040L
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE_MASK          0x00040000L
#define SDMA1_STATUS_REG__IDLE_MASK                     0x00000001L
#define SDMA1_STATUS_REG__INSIDE_IB_MASK                0x00000200L
#define SDMA1_STATUS_REG__INT_IDLE_MASK                 0x40000000L
#define SDMA1_STATUS_REG__INT_REQ_STALL_MASK            0x80000000L
#define SDMA1_STATUS_REG__MC_RD_IDLE_MASK               0x00080000L
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK       0x00400000L
#define SDMA1_STATUS_REG__MC_RD_RET_STALL_MASK          0x00200000L
#define SDMA1_STATUS_REG__MC_WR_IDLE_MASK               0x00002000L
#define SDMA1_STATUS_REG__PACKET_READY_MASK             0x00001000L
#define SDMA1_STATUS_REG__PREV_CMD_IDLE_MASK            0x02000000L
#define SDMA1_STATUS_REG__RB_CMD_FULL_MASK              0x00000020L
#define SDMA1_STATUS_REG__RB_CMD_IDLE_MASK              0x00000010L
#define SDMA1_STATUS_REG__RB_EMPTY_MASK                 0x00000004L
#define SDMA1_STATUS_REG__RB_FULL_MASK                  0x00000008L
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE_MASK          0x00020000L
#define SDMA1_STATUS_REG__REG_IDLE_MASK                 0x00000002L
#define SDMA1_STATUS_REG__SEM_IDLE_MASK                 0x04000000L
#define SDMA1_STATUS_REG__SEM_REQ_STALL_MASK            0x08000000L
#define SDMA1_STATUS_REG__SEM_RESP_STATE_MASK           0x30000000L
#define SDMA1_STATUS_REG__SRBM_IDLE_MASK                0x00004000L
#define SDMA1_UCODE_CHECKSUM__DATA_MASK                 0xffffffffL
#define SDMA1_UCODE_DATA__VALUE_MASK                    0xffffffffL
#define SDMA1_ULV_CNTL__ENTER_ULV_INT_MASK__GFX09       0x20000000L
#define SDMA1_ULV_CNTL__EXIT_ULV_INT_MASK__GFX09        0x40000000L
#define SDMA1_ULV_CNTL__HYSTERESIS_MASK__GFX09          0x0000001fL
#define SDMA1_ULV_CNTL__ULV_STATUS_MASK__GFX09          0x80000000L
#define SDMA1_UNBREAKABLE__VALUE_MASK                   0x00000001L
#define SDMA1_UTCL1_CNTL__REDO_ENABLE_MASK              0x00000001L
#define SDMA1_UTCL1_CNTL__REQL2_CREDIT_MASK             0x1f000000L
#define SDMA1_UTCL1_CNTL__VADDR_WATERMK_MASK            0xe0000000L
#define SDMA1_UTCL1_INV0__FLUSH_INV_IDLE_MASK__GFX09    0x00000400L
#define SDMA1_UTCL1_INV0__INVREQ_ENABLE_MASK__GFX09     0x00000080L
#define SDMA1_UTCL1_INV0__INV_ADDR_HI_MASK__GFX09       0xf0000000L
#define SDMA1_UTCL1_INV0__INV_FLUSHTYPE_MASK__GFX09     0x00000800L
#define SDMA1_UTCL1_INV0__INV_MIDDLE_MASK__GFX09        0x00000001L
#define SDMA1_UTCL1_INV0__INV_VMID_VEC_MASK__GFX09      0x0ffff000L
#define SDMA1_UTCL1_INV0__NACK_TIMEOUT_SW_MASK__GFX09   0x00000100L
#define SDMA1_UTCL1_INV0__NFLUSH_INV_IDLE_MASK__GFX09   0x00000200L
#define SDMA1_UTCL1_INV0__PAGE_NULL_SW_MASK__GFX09      0x00000020L
#define SDMA1_UTCL1_INV0__RD_IN_INVADR_MASK__GFX09      0x00000008L
#define SDMA1_UTCL1_INV0__RD_TIMEOUT_MASK__GFX09        0x00000002L
#define SDMA1_UTCL1_INV0__WR_IN_INVADR_MASK__GFX09      0x00000010L
#define SDMA1_UTCL1_INV0__WR_TIMEOUT_MASK__GFX09        0x00000004L
#define SDMA1_UTCL1_INV0__XNACK_IS_INVADR_MASK__GFX09   0x00000040L
#define SDMA1_UTCL1_INV1__INV_ADDR_LO_MASK              0xffffffffL
#define SDMA1_UTCL1_INV2__INV_NFLUSH_VMID_VEC_MASK__GFX09 0xffffffffL
#define SDMA1_UTCL1_PAGE__REQ_TYPE_MASK                 0x0000001eL
#define SDMA1_UTCL1_PAGE__VM_HOLE_MASK                  0x00000001L
#define SDMA1_UTCL1_RD_STATUS__CE_L1_STALL_MASK__GFX09  0x00200000L
#define SDMA1_UTCL1_RD_STATUS__INVREQ_SIZE_MASK__GFX09  0x80000000L
#define SDMA1_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA1_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK__GFX09 0x00000010L
#define SDMA1_UTCL1_RD_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK__GFX09 0x00002000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK__GFX09 0x00000100L
#define SDMA1_UTCL1_RD_STATUS__RQPG_INVREQ_FIFO_FULL_MASK__GFX09 0x00020000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK__GFX09 0x00000080L
#define SDMA1_UTCL1_RD_STATUS__RQPG_XNACK_FIFO_FULL_MASK__GFX09 0x00010000L
#define SDMA1_UTCL1_RD_STATUS__WPTR_POLLING_MASK__GFX09 0x40000000L
#define SDMA1_UTCL1_RD_XNACK0__XNACK_ADDR_LO_MASK       0xffffffffL
#define SDMA1_UTCL1_RD_XNACK1__IS_XNACK_MASK            0x0c000000L
#define SDMA1_UTCL1_RD_XNACK1__XNACK_ADDR_HI_MASK       0x0000000fL
#define SDMA1_UTCL1_RD_XNACK1__XNACK_VECTOR_MASK        0x03ffff00L
#define SDMA1_UTCL1_RD_XNACK1__XNACK_VMID_MASK          0x000000f0L
#define SDMA1_UTCL1_TIMEOUT__RD_XNACK_LIMIT_MASK        0x0000ffffL
#define SDMA1_UTCL1_TIMEOUT__WR_XNACK_LIMIT_MASK        0xffff0000L
#define SDMA1_UTCL1_WATERMK__INVREQ_WATERMK_MASK        0x03fc0000L
#define SDMA1_UTCL1_WATERMK__REQMC_WATERMK_MASK         0x000003ffL
#define SDMA1_UTCL1_WATERMK__REQPG_WATERMK_MASK         0x0003fc00L
#define SDMA1_UTCL1_WATERMK__XNACK_WATERMK_MASK         0xfc000000L
#define SDMA1_UTCL1_WR_STATUS__RPTR_DATA_FIFO_EMPTY_MASK 0x10000000L
#define SDMA1_UTCL1_WR_STATUS__RPTR_DATA_FIFO_FULL_MASK 0x20000000L
#define SDMA1_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_EMPTY_MASK 0x00000001L
#define SDMA1_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_EMPTY_MASK__GFX09 0x00000010L
#define SDMA1_UTCL1_WR_STATUS__RQPG_HEAD_VIRT_FIFO_FULL_MASK__GFX09 0x00002000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_EMPTY_MASK__GFX09 0x00000100L
#define SDMA1_UTCL1_WR_STATUS__RQPG_INVREQ_FIFO_FULL_MASK__GFX09 0x00020000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_EMPTY_MASK__GFX09 0x00000080L
#define SDMA1_UTCL1_WR_STATUS__RQPG_XNACK_FIFO_FULL_MASK__GFX09 0x00010000L
#define SDMA1_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_EMPTY_MASK 0x40000000L
#define SDMA1_UTCL1_WR_STATUS__WRREQ_DATA_FIFO_FULL_MASK 0x80000000L
#define SDMA1_UTCL1_WR_XNACK0__XNACK_ADDR_LO_MASK       0xffffffffL
#define SDMA1_UTCL1_WR_XNACK1__IS_XNACK_MASK            0x0c000000L
#define SDMA1_UTCL1_WR_XNACK1__XNACK_ADDR_HI_MASK       0x0000000fL
#define SDMA1_UTCL1_WR_XNACK1__XNACK_VECTOR_MASK        0x03ffff00L
#define SDMA1_UTCL1_WR_XNACK1__XNACK_VMID_MASK          0x000000f0L
#define SDMA1_VERSION__MAJVER_MASK                      0x00007f00L
#define SDMA1_VERSION__MINVER_MASK                      0x0000007fL
#define SDMA1_VERSION__REV_MASK                         0x003f0000L
#define SDMA1_VF_ENABLE__VF_ENABLE_MASK                 0x00000001L
#define SDMA1_VIRT_RESET_REQ__PF_MASK                   0x80000000L
#define SDMA1_VM_CNTL__CMD_MASK                         0x0000000fL
#define SDMA1_VM_CTX_CNTL__PRIV_MASK                    0x00000001L
#define SDMA1_VM_CTX_CNTL__VMID_MASK                    0x000000f0L
#define SDMA1_VM_CTX_HI__ADDR_MASK                      0xffffffffL
#define SDMA1_VM_CTX_LO__ADDR_MASK                      0xfffffffcL
#define SDMA_PGFSM_CONFIG__FSM_ADDR_MASK                0x000000ffL
#define SDMA_PGFSM_CONFIG__P1_SELECT_MASK               0x00000400L
#define SDMA_PGFSM_CONFIG__P2_SELECT_MASK               0x00000800L
#define SDMA_PGFSM_CONFIG__POWER_DOWN_MASK              0x00000100L
#define SDMA_PGFSM_CONFIG__POWER_UP_MASK                0x00000200L
#define SDMA_PGFSM_CONFIG__READ_MASK                    0x00002000L
#define SDMA_PGFSM_CONFIG__REG_ADDR_MASK                0xf0000000L
#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE_MASK           0x08000000L
#define SDMA_PGFSM_CONFIG__WRITE_MASK                   0x00001000L
#define SDMA_PGFSM_READ__VALUE_MASK                     0x00ffffffL
#define SDMA_PGFSM_WRITE__VALUE_MASK                    0xffffffffL
#define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK          0x00000030L
#define SDMA_POWER_GATING__SDMA0_POWER_OFF_CONDITION_MASK 0x00000001L
#define SDMA_POWER_GATING__SDMA0_POWER_OFF_REQ_MASK     0x00000004L
#define SDMA_POWER_GATING__SDMA0_POWER_ON_CONDITION_MASK 0x00000002L
#define SDMA_POWER_GATING__SDMA0_POWER_ON_REQ_MASK      0x00000008L
#define SEM_ACTIVE_FCN_ID__VF_MASK                      0x80000000L
#define SEM_ATOMIC_OP_LUT__SIGNAL_NORMAL_MASK           0x0000007fL
#define SEM_ATOMIC_OP_LUT__SIGNAL_WRITE1_MASK           0x00003f80L
#define SEM_ATOMIC_OP_LUT__WAIT_CHECK0_MASK             0x0fe00000L
#define SEM_ATOMIC_OP_LUT__WAIT_NORMAL_MASK             0x001fc000L
#define SEM_CHICKEN_BITS2__ACTIVE_FCN_ID_PROT_ENABLE_MASK 0x00000001L
#define SEM_CHICKEN_BITS2__MM_CLIENT_USE_CONFIG_VFID_MASK 0x00000002L
#define SEM_CHICKEN_BITS__ADDR_CMP_UNTRAN_EN_MASK       0x00000080L
#define SEM_CHICKEN_BITS__ATCL2_BUS_ID_MASK             0x00003000L
#define SEM_CHICKEN_BITS__ATOMIC_EN_MASK                0x00004000L
#define SEM_CHICKEN_BITS__CHECK_COUNTER_EN_MASK         0x00000004L
#define SEM_CHICKEN_BITS__CLEAR_MAILBOX_MASK            0x00030000L
#define SEM_CHICKEN_BITS__ECC_BEHAVIOR_MASK             0x00000018L
#define SEM_CHICKEN_BITS__ENTRY_PIPELINE_EN_MASK        0x00000002L
#define SEM_CHICKEN_BITS__EXTERNAL_ATOMIC_CHECK_MASK    0x00008000L
#define SEM_CHICKEN_BITS__IDLE_COUNTER_INDEX_MASK       0x00000300L
#define SEM_CHICKEN_BITS__INVACK_AFTER_OUTSTANDING_CLEAN_MASK 0x00040000L
#define SEM_CHICKEN_BITS__OUTSTANDING_CLEAN_COUNTER_INDEX_MASK 0x00000c00L
#define SEM_CHICKEN_BITS__PHY_TRAN_EN_MASK              0x00000040L
#define SEM_CHICKEN_BITS__UTC_TAG_CONFLICT_CHECK_MASK   0x00080000L
#define SEM_CHICKEN_BITS__VMID_PIPELINE_EN_MASK         0x00000001L
#define SEM_CID_REMAP_DATA__CLIENT_ID_MASK              0x000000ffL
#define SEM_CID_REMAP_INDEX__INDEX_MASK                 0x00000003L
#define SEM_CLK_CTRL__OFF_HYSTERESIS_MASK               0x00000ff0L
#define SEM_CLK_CTRL__ON_DELAY_MASK                     0x0000000fL
#define SEM_CLK_CTRL__RESERVED_MASK                     0x00fff000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE0_MASK__GFX09        0x80000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE1_MASK__GFX09        0x40000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE2_MASK               0x20000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE3_MASK               0x10000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE4_MASK               0x08000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE5_MASK__GFX09        0x04000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE6_MASK               0x02000000L
#define SEM_CLK_CTRL__SOFT_OVERRIDE7_MASK               0x01000000L
#define SEM_EDC_CONFIG__DIS_EDC_MASK                    0x00000002L
#define SEM_GPU_IOV_VIOLATION_LOG__ADDRESS_MASK         0x0003fffcL
#define SEM_GPU_IOV_VIOLATION_LOG__INITIATOR_ID_MASK__GFX09 0xff000000L
#define SEM_GPU_IOV_VIOLATION_LOG__MULTIPLE_VIOLATION_STATUS_MASK 0x00000002L
#define SEM_GPU_IOV_VIOLATION_LOG__OPCODE_MASK          0x00040000L
#define SEM_GPU_IOV_VIOLATION_LOG__VF_MASK              0x00080000L
#define SEM_GPU_IOV_VIOLATION_LOG__VIOLATION_STATUS_MASK 0x00000001L
#define SEM_MAILBOX_CLIENTCONFIG_EXTRA__VCE1_CLIENT0_MASK 0x0000000fL
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT0_MASK       0x00000007L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT1_MASK       0x00000038L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT2_MASK       0x000001c0L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT3_MASK       0x00000e00L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA1_CLIENT0_MASK    0x001c0000L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA_CLIENT0_MASK     0x00007000L
#define SEM_MAILBOX_CLIENTCONFIG__UVD_CLIENT0_MASK      0x00038000L
#define SEM_MAILBOX_CLIENTCONFIG__VCE_CLIENT0_MASK      0x00e00000L
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_MASK       0x0000ffffL
#define SEM_MAILBOX_CONTROL__RESERVED_MASK              0xffff0000L
#define SEM_MAILBOX__HOSTPORT_MASK                      0x0000ffffL
#define SEM_MAILBOX__RESERVED_MASK                      0xffff0000L
#define SEM_MCIF_CONFIG__MC_RDREQ_CREDIT_MASK           0x00003f00L
#define SEM_MCIF_CONFIG__MC_REQ_SWAP_MASK               0x00000003L
#define SEM_MCIF_CONFIG__MC_WRREQ_CREDIT_MASK           0x000000fcL
#define SEM_MMHUB_CNTL__TLVL_VALUE_MASK                 0x00000700L
#define SEM_MMHUB_CNTL__UNIT_ID_MASK                    0x0000003fL
#define SEM_OUTSTANDING_THRESHOLD__VALUE_MASK           0x000000ffL
#define SEM_PERFCOUNTER0_RESULT__PERF_COUNT_MASK        0xffffffffL
#define SEM_PERFCOUNTER1_RESULT__PERF_COUNT_MASK        0xffffffffL
#define SEM_PERFMON_CNTL__PERF_CLEAR0_MASK              0x00000002L
#define SEM_PERFMON_CNTL__PERF_CLEAR1_MASK              0x00000800L
#define SEM_PERFMON_CNTL__PERF_ENABLE0_MASK             0x00000001L
#define SEM_PERFMON_CNTL__PERF_ENABLE1_MASK             0x00000400L
#define SEM_PERFMON_CNTL__PERF_SEL0_MASK                0x000003fcL
#define SEM_PERFMON_CNTL__PERF_SEL1_MASK                0x000ff000L
#define SEM_REGISTER_LAST_PART0__RESERVED_MASK          0xffffffffL
#define SEM_REGISTER_LAST_PART1__RESERVED_MASK          0xffffffffL
#define SEM_REGISTER_LAST_PART2__RESERVED_MASK          0xffffffffL
#define SEM_REQ_INPUT_0__DATA_MASK                      0xffffffffL
#define SEM_REQ_INPUT_1__DATA_MASK                      0xffffffffL
#define SEM_REQ_INPUT_2__DATA_MASK                      0xffffffffL
#define SEM_REQ_INPUT_3__DATA_MASK                      0xffffffffL
#define SEM_STATUS__ATCL2_INVREQ_IDLE_MASK              0x00800000L
#define SEM_STATUS__ATC_REQ_PENDING_MASK                0x00008000L
#define SEM_STATUS__CHECK0_FIFO_FULL_MASK               0x00000020L
#define SEM_STATUS__CPG1_MAILBOX_PENDING_MASK           0x00001000L
#define SEM_STATUS__CPG2_MAILBOX_PENDING_MASK           0x00002000L
#define SEM_STATUS__ENTRYLIST_IDLE_MASK                 0x00100000L
#define SEM_STATUS__INVREQ_CNT_IDLE_MASK                0x00080000L
#define SEM_STATUS__INVREQ_FLUSH_VF_MISMATCH_MASK       0x00020000L
#define SEM_STATUS__INVREQ_NONFLUSH_VF_MISMATCH_MASK    0x00040000L
#define SEM_STATUS__MC_RDREQ_FIFO_FULL_MASK             0x00000004L
#define SEM_STATUS__MC_RDREQ_PENDING_MASK               0x00000040L
#define SEM_STATUS__MC_WRREQ_FIFO_FULL_MASK             0x00000008L
#define SEM_STATUS__MC_WRREQ_PENDING_MASK               0x00000080L
#define SEM_STATUS__MIF_IDLE_MASK                       0x00200000L
#define SEM_STATUS__OUTSTANDING_CLEAN_MASK              0x00010000L
#define SEM_STATUS__REGISTER_IDLE_MASK                  0x00400000L
#define SEM_STATUS__SDMA0_MAILBOX_PENDING_MASK          0x00000100L
#define SEM_STATUS__SDMA1_MAILBOX_PENDING_MASK          0x00000200L
#define SEM_STATUS__SEM_IDLE_MASK                       0x00000001L
#define SEM_STATUS__SEM_INTERNAL_IDLE_MASK              0x00000002L
#define SEM_STATUS__SWITCH_READY_MASK                   0x80000000L
#define SEM_STATUS__UVD_MAILBOX_PENDING_MASK            0x00000400L
#define SEM_STATUS__VCE1_MAILBOX_PENDING_MASK           0x00004000L
#define SEM_STATUS__VCE_MAILBOX_PENDING_MASK            0x00000800L
#define SEM_STATUS__WRITE1_FIFO_FULL_MASK               0x00000010L
#define SEM_UTCL2_TRAN_EN_LUT__ACP_UTCL2_EN_MASK        0x00000010L
#define SEM_UTCL2_TRAN_EN_LUT__CP_UTCL2_EN_MASK         0x80000000L
#define SEM_UTCL2_TRAN_EN_LUT__ISP_UTCL2_EN_MASK        0x00000020L
#define SEM_UTCL2_TRAN_EN_LUT__RESERVED_MASK            0x7fffff00L
#define SEM_UTCL2_TRAN_EN_LUT__SDMA0_UTCL2_EN_MASK      0x00000001L
#define SEM_UTCL2_TRAN_EN_LUT__SDMA1_UTCL2_EN_MASK      0x00000002L
#define SEM_UTCL2_TRAN_EN_LUT__UVD_UTCL2_EN_MASK        0x00000004L
#define SEM_UTCL2_TRAN_EN_LUT__VCE0_UTCL2_EN_MASK       0x00000008L
#define SEM_UTCL2_TRAN_EN_LUT__VCE1_UTCL2_EN_MASK       0x00000040L
#define SEM_UTCL2_TRAN_EN_LUT__VP8_UTCL2_EN_MASK        0x00000080L
#define SEM_UTC_CONFIG__FORCE_GCC_MASK                  0x00000010L
#define SEM_UTC_CONFIG__FORCE_SNOOP_MASK                0x00000008L
#define SEM_UTC_CONFIG__USE_MTYPE_MASK                  0x00000007L
#define SEM_UTC_CONFIG__USE_PT_SNOOP_MASK               0x00000020L
#define SEM_UTC_CREDIT__UTCL2_CREDIT_MASK               0x0000001fL
#define SEM_UTC_CREDIT__WATERMARK_MASK                  0x00000f00L
#define SEM_VIRT_RESET_REQ__PF_MASK                     0x80000000L
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK       0x00000ff0L
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK             0x0000000fL
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK    0x40000000L
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK    0x80000000L
#define SE_CAC_CNTL__CAC_BLOCK_ID_MASK__GFX09           0x007e0000L
#define SE_CAC_CNTL__CAC_ENABLE_MASK__GFX09             0x00000001L
#define SE_CAC_CNTL__CAC_SIGNAL_ID_MASK__GFX09          0x7f800000L
#define SE_CAC_CNTL__CAC_THRESHOLD_MASK                 0x0001fffeL
#define SE_CAC_IND_DATA__SE_CAC_IND_DATA_MASK           0xffffffffL
#define SE_CAC_IND_INDEX__SE_CAC_IND_ADDR_MASK          0xffffffffL
#define SE_CAC_OVR_SEL__CAC_OVR_SEL_MASK                0xffffffffL
#define SE_CAC_OVR_VAL__CAC_OVR_VAL_MASK                0xffffffffL
#define SH_MEM_BASES__PRIVATE_BASE_MASK                 0x0000ffffL
#define SH_MEM_BASES__SHARED_BASE_MASK                  0xffff0000L
#define SH_MEM_CONFIG__ADDRESS_MODE_MASK                0x00000001L
#define SH_MEM_CONFIG__PRIVATE_NV_MASK__GFX09           0x00002000L
#define SH_MEM_CONFIG__RETRY_DISABLE_MASK__GFX09        0x00001000L
#define SMU_RLC_RESPONSE__RESP_MASK                     0xffffffffL
#define SPIS_DEBUG_READ__DATA_MASK                      0xffffffffL
#define SPI_ARB_CNTL_0__EXP_ARB_COL_WT_MASK             0x0000000fL
#define SPI_ARB_CNTL_0__EXP_ARB_GDS_WT_MASK             0x00000f00L
#define SPI_ARB_CNTL_0__EXP_ARB_POS_WT_MASK             0x000000f0L
#define SPI_ARB_CYCLES_0__TS0_DURATION_MASK             0x0000ffffL
#define SPI_ARB_CYCLES_0__TS1_DURATION_MASK             0xffff0000L
#define SPI_ARB_CYCLES_1__TS2_DURATION_MASK             0x0000ffffL
#define SPI_ARB_CYCLES_1__TS3_DURATION_MASK             0xffff0000L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK           0x00000007L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK           0x00000038L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK           0x000001c0L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK           0x00000e00L
#define SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK             0x00003000L
#define SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK             0x0000c000L
#define SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK             0x00030000L
#define SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK             0x000c0000L
#define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK        0x01000000L
#define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK         0x00000100L
#define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK       0x00001000L
#define SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK          0x00000001L
#define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK        0x00000010L
#define SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK         0x00030000L
#define SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK              0x00100000L
#define SPI_CDBG_SYS_CS0__PIPE0_MASK                    0x000000ffL
#define SPI_CDBG_SYS_CS0__PIPE1_MASK                    0x0000ff00L
#define SPI_CDBG_SYS_CS0__PIPE2_MASK                    0x00ff0000L
#define SPI_CDBG_SYS_CS0__PIPE3_MASK                    0xff000000L
#define SPI_CDBG_SYS_CS1__PIPE0_MASK                    0x000000ffL
#define SPI_CDBG_SYS_CS1__PIPE1_MASK                    0x0000ff00L
#define SPI_CDBG_SYS_CS1__PIPE2_MASK                    0x00ff0000L
#define SPI_CDBG_SYS_CS1__PIPE3_MASK                    0xff000000L
#define SPI_CDBG_SYS_GFX__CS_EN_MASK                    0x00000040L
#define SPI_CDBG_SYS_GFX__ES_EN_MASK                    0x00000008L
#define SPI_CDBG_SYS_GFX__GS_EN_MASK                    0x00000004L
#define SPI_CDBG_SYS_GFX__HS_EN_MASK                    0x00000010L
#define SPI_CDBG_SYS_GFX__LS_EN_MASK                    0x00000020L
#define SPI_CDBG_SYS_GFX__PS_EN_MASK                    0x00000001L
#define SPI_CDBG_SYS_GFX__VS_EN_MASK                    0x00000002L
#define SPI_CDBG_SYS_HP3D__ES_EN_MASK                   0x00000008L
#define SPI_CDBG_SYS_HP3D__GS_EN_MASK                   0x00000004L
#define SPI_CDBG_SYS_HP3D__HS_EN_MASK                   0x00000010L
#define SPI_CDBG_SYS_HP3D__LS_EN_MASK                   0x00000020L
#define SPI_CDBG_SYS_HP3D__PS_EN_MASK                   0x00000001L
#define SPI_CDBG_SYS_HP3D__VS_EN_MASK                   0x00000002L
#define SPI_COMPUTE_QUEUE_RESET__RESET_MASK             0x00000001L
#define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK 0x00000004L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK  0x00000002L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK      0x40000000L
#define SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK          0x00000001L
#define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK         0x80000000L
#define SPI_CONFIG_CNTL_1__BATON_RESET_DISABLE_MASK__GFX09 0x00000020L
#define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK 0x00000100L
#define SPI_CONFIG_CNTL_1__CSC_PWR_SAVE_DISABLE_MASK    0x00004000L
#define SPI_CONFIG_CNTL_1__CSG_PWR_SAVE_DISABLE_MASK    0x00008000L
#define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK 0x00000010L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK         0x00003c00L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK        0x00000200L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK__GFX09    0xffff0000L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK         0x00000080L
#define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK          0x0000000fL
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK 0x000000f0L
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK 0x0000000fL
#define SPI_CONFIG_CNTL__ALLOC_ARB_LRU_ENA_MASK         0x10000000L
#define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK     0x02000000L
#define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK     0x01000000L
#define SPI_CONFIG_CNTL__EXP_ARB_LRU_ENA_MASK           0x20000000L
#define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK        0x00e00000L
#define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK        0x001fffffL
#define SPI_CONFIG_CNTL__PS_PKR_PRIORITY_CNTL_MASK      0xc0000000L
#define SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK           0x04000000L
#define SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK          0x08000000L
#define SPI_CONFIG_PS_CU_EN__ENABLE_MASK__GFX09         0x00000001L
#define SPI_CONFIG_PS_CU_EN__PKR0_CU_EN_MASK__GFX09     0x0000fffeL
#define SPI_CONFIG_PS_CU_EN__PKR1_CU_EN_MASK__GFX09     0xffff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_0__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_1__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_2__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_3__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_4__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_5__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_6__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK           0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_7__EVENTS_MASK          0x07ff0000L
#define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK           0xffffffffL
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK__GFX09    0x00010000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK__GFX09    0x00020000L
#define SPI_DEBUG_READ__DATA_MASK                       0xffffffffL
#define SPI_DSM_CNTL2__SPI_SR_MEM_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define SPI_DSM_CNTL2__SPI_SR_MEM_SELECT_INJECT_DELAY_MASK 0x00000004L
#define SPI_DSM_CNTL2__UNUSED_MASK__GFX09               0xfffffc00L
#define SPI_DSM_CNTL__SPI_SR_MEM_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define SPI_DSM_CNTL__SPI_SR_MEM_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define SPI_DSM_CNTL__UNUSED_MASK__GFX09                0xfffffff8L
#define SPI_EDC_CNT__SPI_SR_MEM_SED_COUNT_MASK          0x00000003L
#define SPI_GDBG_TRAP_CONFIG__ME_MATCH_MASK             0x00000080L
#define SPI_GDBG_TRAP_CONFIG__ME_SEL_MASK               0x00000003L
#define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH_MASK           0x00000100L
#define SPI_GDBG_TRAP_CONFIG__PIPE_SEL_MASK             0x0000000cL
#define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH_MASK          0x00000200L
#define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL_MASK            0x00000070L
#define SPI_GDBG_TRAP_CONFIG__TRAP_EN_MASK              0x00008000L
#define SPI_GDBG_TRAP_CONFIG__VMID_SEL_MASK             0xffff0000L
#define SPI_GDBG_TRAP_DATA0__DATA_MASK                  0xffffffffL
#define SPI_GDBG_TRAP_DATA1__DATA_MASK                  0xffffffffL
#define SPI_GDBG_TRAP_MASK__EXCP_EN_MASK                0x000001ffL
#define SPI_GDBG_TRAP_MASK__REPLACE_MASK                0x00000200L
#define SPI_GDBG_WAVE_CNTL2__MODE_MASK                  0x00030000L
#define SPI_GDBG_WAVE_CNTL2__VMID_MASK_MASK             0x0000ffffL
#define SPI_GDBG_WAVE_CNTL3__STALL_CS0_MASK             0x00000020L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS1_MASK             0x00000040L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS2_MASK             0x00000080L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS3_MASK             0x00000100L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS4_MASK             0x00000200L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS5_MASK             0x00000400L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS6_MASK             0x00000800L
#define SPI_GDBG_WAVE_CNTL3__STALL_CS7_MASK             0x00001000L
#define SPI_GDBG_WAVE_CNTL3__STALL_CSG_MASK             0x00000010L
#define SPI_GDBG_WAVE_CNTL3__STALL_DURATION_MASK        0x0fffe000L
#define SPI_GDBG_WAVE_CNTL3__STALL_GS_MASK              0x00000004L
#define SPI_GDBG_WAVE_CNTL3__STALL_HS_MASK              0x00000008L
#define SPI_GDBG_WAVE_CNTL3__STALL_MULT_MASK            0x10000000L
#define SPI_GDBG_WAVE_CNTL3__STALL_PS_MASK              0x00000001L
#define SPI_GDBG_WAVE_CNTL3__STALL_VS_MASK              0x00000002L
#define SPI_GDBG_WAVE_CNTL__STALL_RA_MASK               0x00000001L
#define SPI_GDBG_WAVE_CNTL__STALL_VMID_MASK             0x0001fffeL
#define SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK            0x0000ff00L
#define SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK           0x000000ffL
#define SPI_GDS_CREDITS__UNUSED_MASK__GFX09             0xffff0000L
#define SPI_GFX_CNTL__RESET_COUNTS_MASK                 0x00000001L
#define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK       0x00000001L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK       0x00000002L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK    0x00003800L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK    0x0000001cL
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK    0x000000e0L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK    0x00000700L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK     0x00004000L
#define SPI_LB_CTR_CTRL__CLEAR_ON_READ_MASK             0x00000008L
#define SPI_LB_CTR_CTRL__LOAD_MASK                      0x00000001L
#define SPI_LB_CTR_CTRL__RESET_COUNTS_MASK              0x00000010L
#define SPI_LB_CTR_CTRL__WAVES_SELECT_MASK              0x00000006L
#define SPI_LB_CU_MASK__CU_MASK_MASK__GFX09             0x0000ffffL
#define SPI_LB_DATA_PERCU_WAVE_CS__ACTIVE_MASK__GFX09   0x0000ffffL
#define SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_GS_MASK__GFX09 0xffff0000L
#define SPI_LB_DATA_PERCU_WAVE_HSGS__CU_USED_HS_MASK__GFX09 0x0000ffffL
#define SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_PS_MASK__GFX09 0xffff0000L
#define SPI_LB_DATA_PERCU_WAVE_VSPS__CU_USED_VS_MASK__GFX09 0x0000ffffL
#define SPI_LB_DATA_REG__CNT_DATA_MASK                  0xffffffffL
#define SPI_LB_DATA_WAVES__COUNT0_MASK                  0x0000ffffL
#define SPI_LB_DATA_WAVES__COUNT1_MASK                  0xffff0000L
#define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK       0x000003c0L
#define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK       0x0000003fL
#define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK       0x000000ffL
#define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK       0xffffffffL
#define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK       0x000000ffL
#define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK       0xffffffffL
#define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK       0x000003c0L
#define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK       0x0000003fL
#define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK       0x000000ffL
#define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK       0xffffffffL
#define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK       0x000000ffL
#define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK       0xffffffffL
#define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define SPI_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK        0x000003ffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK        0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK         0x00f00000L
#define SPI_PERFCOUNTER0_SELECT__PERF_MODE1_MASK        0x0f000000L
#define SPI_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK         0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK          0x000003ffL
#define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define SPI_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK        0x000003ffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK        0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK         0x00f00000L
#define SPI_PERFCOUNTER1_SELECT__PERF_MODE1_MASK        0x0f000000L
#define SPI_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK         0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK          0x000003ffL
#define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define SPI_PERFCOUNTER2_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK        0x000003ffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK        0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK         0x00f00000L
#define SPI_PERFCOUNTER2_SELECT__PERF_MODE1_MASK        0x0f000000L
#define SPI_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK         0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK          0x000003ffL
#define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define SPI_PERFCOUNTER3_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK        0x000003ffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK        0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK         0x00f00000L
#define SPI_PERFCOUNTER3_SELECT__PERF_MODE1_MASK        0x0f000000L
#define SPI_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK         0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK          0x000003ffL
#define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK             0x000000f0L
#define SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK             0x0000000fL
#define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK             0x0000f000L
#define SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK             0x00000f00L
#define SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK             0x00f00000L
#define SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK             0x000f0000L
#define SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK             0xf0000000L
#define SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK             0x0f000000L
#define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK__GFX09 0x0000ffffL
#define SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK           0x00002000L
#define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK          0x00001000L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK       0x00000020L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK     0x00000040L
#define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK       0x00000010L
#define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK    0x00000080L
#define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK        0x00000002L
#define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK      0x00000004L
#define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK    0x00000008L
#define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK        0x00000001L
#define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK        0x00008000L
#define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK         0x00000800L
#define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK         0x00000100L
#define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK         0x00000200L
#define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK         0x00000400L
#define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK     0x00004000L
#define SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_0__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_0__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_10__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_10__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_11__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_11__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_12__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_12__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_13__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_13__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_14__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_14__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_15__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_15__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_16__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_16__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_17__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_17__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_18__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_18__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_19__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_19__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK  0x00800000L
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_1__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_1__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_20__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_20__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_21__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_21__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_22__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_22__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_23__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_23__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_24__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_24__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_25__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_25__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_26__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_26__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_27__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_27__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_28__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_28__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_29__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_29__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_2__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_2__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_30__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_30__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK          0x01000000L
#define SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK          0x02000000L
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK    0x00600000L
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_31__DUP_MASK                  0x00040000L
#define SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK     0x00080000L
#define SPI_PS_INPUT_CNTL_31__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK    0x00100000L
#define SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_3__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_3__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_4__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_4__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_5__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_5__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_6__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_6__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_7__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_7__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_8__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_8__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK           0x01000000L
#define SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK           0x02000000L
#define SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK     0x00600000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_9__DUP_MASK                   0x00040000L
#define SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK      0x00080000L
#define SPI_PS_INPUT_CNTL_9__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK   0x00800000L
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK     0x00100000L
#define SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK            0x00002000L
#define SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK           0x00001000L
#define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK        0x00000020L
#define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK      0x00000040L
#define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK        0x00000010L
#define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK     0x00000080L
#define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK         0x00000002L
#define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK       0x00000004L
#define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK     0x00000008L
#define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK         0x00000001L
#define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK         0x00008000L
#define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK          0x00000800L
#define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK          0x00000100L
#define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK          0x00000200L
#define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK          0x00000400L
#define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK      0x00004000L
#define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK     0x00004000L
#define SPI_PS_IN_CONTROL__LATE_PC_DEALLOC_MASK         0x00000100L
#define SPI_PS_IN_CONTROL__NUM_INTERP_MASK              0x0000003fL
#define SPI_PS_IN_CONTROL__OFFCHIP_PARAM_EN_MASK        0x00000080L
#define SPI_PS_IN_CONTROL__PARAM_GEN_MASK               0x00000040L
#define SPI_PS_MAX_WAVE_ID__MAX_COLLISION_WAVE_ID_MASK  0x03ff0000L
#define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK            0x00000fffL
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK 0x00000004L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK         0x00000001L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK 0x00000002L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK 0x00000010L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK 0x00000008L
#define SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_0__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK       0x00078000L
#define SPI_RESOURCE_RESERVE_CU_10__LDS_MASK            0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK           0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK           0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK          0x00007000L
#define SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK       0x00078000L
#define SPI_RESOURCE_RESERVE_CU_11__LDS_MASK            0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK           0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK           0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK          0x00007000L
#define SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK       0x00078000L
#define SPI_RESOURCE_RESERVE_CU_12__LDS_MASK            0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK           0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK           0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK          0x00007000L
#define SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK       0x00078000L
#define SPI_RESOURCE_RESERVE_CU_13__LDS_MASK            0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK           0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK           0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK          0x00007000L
#define SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK       0x00078000L
#define SPI_RESOURCE_RESERVE_CU_14__LDS_MASK            0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK           0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK           0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK          0x00007000L
#define SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK       0x00078000L
#define SPI_RESOURCE_RESERVE_CU_15__LDS_MASK            0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK           0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK           0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK          0x00007000L
#define SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_1__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_2__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_3__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_4__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_5__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_6__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_7__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_8__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK        0x00078000L
#define SPI_RESOURCE_RESERVE_CU_9__LDS_MASK             0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK            0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK            0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK           0x00007000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK          0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK  0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK   0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK          0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK  0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK   0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK          0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK  0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK   0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK          0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK  0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK   0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK          0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK  0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK   0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK          0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK  0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK   0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK    0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK           0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK   0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK    0x0000fffeL
#define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK  0x0000000fL
#define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK  0x000000f0L
#define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK  0x00000f00L
#define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK  0x0000f000L
#define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK  0x000f0000L
#define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK  0x00f00000L
#define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK  0x0f000000L
#define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK  0xf0000000L
#define SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK            0x0000003fL
#define SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK         0x10000000L
#define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK   0x01000000L
#define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_GS__FP16_OVFL_MASK         0x80000000L
#define SPI_SHADER_PGM_RSRC1_GS__GS_VGPR_COMP_CNT_MASK  0x60000000L
#define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK         0x08000000L
#define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_HS__FP16_OVFL_MASK         0x40000000L
#define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_HS__LS_VGPR_COMP_CNT_MASK  0x30000000L
#define SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK         0x10000000L
#define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK  0x01000000L
#define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_PS__FP16_OVFL_MASK         0x20000000L
#define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK         0x40000000L
#define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK   0x04000000L
#define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_VS__FP16_OVFL_MASK         0x80000000L
#define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK     0x03000000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__EXCP_EN_MASK        0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_GS_VS__LDS_SIZE_MASK       0x07f80000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__OC_LDS_EN_MASK      0x00040000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__SCRATCH_EN_MASK     0x00000001L
#define SPI_SHADER_PGM_RSRC2_GS_VS__SKIP_USGPR0_MASK    0x08000000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__TRAP_PRESENT_MASK   0x00000040L
#define SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MASK      0x0000003eL
#define SPI_SHADER_PGM_RSRC2_GS_VS__USER_SGPR_MSB_MASK  0x10000000L
#define SPI_SHADER_PGM_RSRC2_GS_VS__VGPR_COMP_CNT_MASK  0x00030000L
#define SPI_SHADER_PGM_RSRC2_GS__ES_VGPR_COMP_CNT_MASK  0x00030000L
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK           0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_GS__LDS_SIZE_MASK          0x07f80000L
#define SPI_SHADER_PGM_RSRC2_GS__OC_LDS_EN_MASK         0x00040000L
#define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_GS__SKIP_USGPR0_MASK__GFX09 0x08000000L
#define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_HS__SKIP_USGPR0_MASK__GFX09 0x08000000L
#define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK           0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK    0x0000ff00L
#define SPI_SHADER_PGM_RSRC2_PS__LOAD_COLLISION_WAVEID_MASK 0x02000000L
#define SPI_SHADER_PGM_RSRC2_PS__LOAD_INTRAWAVE_COLLISION_MASK 0x04000000L
#define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_PS__SKIP_USGPR0_MASK__GFX09 0x08000000L
#define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK       0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK  0x01000000L
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK           0x003fe000L
#define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK         0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__PC_BASE_EN_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_VS__SKIP_USGPR0_MASK__GFX09 0x08000000L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK       0x00000100L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK       0x00000200L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK       0x00000400L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK       0x00000800L
#define SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK             0x00001000L
#define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK             0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_GS__SIMD_DISABLE_MASK__GFX09 0x3c000000L
#define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK        0x003f0000L
#define SPI_SHADER_PGM_RSRC3_HS__CU_EN_MASK             0xffff0000L
#define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC3_HS__SIMD_DISABLE_MASK__GFX09 0x00003c00L
#define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK        0x0000003fL
#define SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK             0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_PS__SIMD_DISABLE_MASK__GFX09 0x3c000000L
#define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK        0x003f0000L
#define SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK             0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_VS__SIMD_DISABLE_MASK__GFX09 0x3c000000L
#define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK        0x003f0000L
#define SPI_SHADER_PGM_RSRC4_GS__GROUP_FIFO_DEPTH_MASK__GFX09 0x0000007fL
#define SPI_SHADER_PGM_RSRC4_HS__GROUP_FIFO_DEPTH_MASK__GFX09 0x0000007fL
#define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK  0x0000000fL
#define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK  0x000000f0L
#define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK  0x00000f00L
#define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK  0x0000f000L
#define SPI_SHADER_USER_DATA_ADDR_HI_GS__MEM_BASE_MASK  0xffffffffL
#define SPI_SHADER_USER_DATA_ADDR_HI_HS__MEM_BASE_MASK  0xffffffffL
#define SPI_SHADER_USER_DATA_ADDR_LO_GS__MEM_BASE_MASK  0xffffffffL
#define SPI_SHADER_USER_DATA_ADDR_LO_HS__MEM_BASE_MASK  0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_0__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_10__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_11__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_12__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_13__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_14__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_15__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_16__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_17__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_18__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_19__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_1__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_20__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_21__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_22__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_23__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_24__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_25__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_26__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_27__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_28__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_29__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_2__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_30__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_31__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_3__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_4__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_5__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_6__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_7__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_8__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_COMMON_9__DATA_MASK__GFX09 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_16__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_17__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_18__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_19__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_20__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_21__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_22__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_23__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_24__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_25__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_26__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_27__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_28__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_29__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_30__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_31__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_ES_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_16__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_17__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_18__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_19__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_20__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_21__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_22__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_23__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_24__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_25__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_26__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_27__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_28__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_29__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_30__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_31__DATA_MASK__GFX09    0xffffffffL
#define SPI_SHADER_USER_DATA_LS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_16__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_17__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_18__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_19__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_20__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_21__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_22__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_23__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_24__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_25__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_26__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_27__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_28__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_29__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_30__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_31__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_16__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_17__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_18__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_19__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_20__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_21__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_22__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_23__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_24__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_25__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_26__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_27__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_28__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_29__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_30__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_31__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK       0x0000000fL
#define SPI_START_PHASE__SGPR_START_PHASE_MASK__GFX09   0x0000000cL
#define SPI_START_PHASE__VGPR_START_PHASE_MASK__GFX09   0x00000003L
#define SPI_START_PHASE__WAVE_START_PHASE_MASK__GFX09   0x00000030L
#define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK 0x0000ffffL
#define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK 0xffff0000L
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK 0x0000ffffL
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK 0xffff0000L
#define SPI_TMPRING_SIZE__WAVESIZE_MASK                 0x01fff000L
#define SPI_TMPRING_SIZE__WAVES_MASK                    0x00000fffL
#define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK         0x0000003eL
#define SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK            0x00000040L
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK     0x003e0000L
#define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK     0x07c00000L
#define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK     0x0001f000L
#define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK     0x00000f80L
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK            0x0000007fL
#define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK    0x07c00000L
#define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK    0x0001f000L
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK           0x0000007fL
#define SPI_WF_LIFETIME_CNTL__EN_MASK                   0x00000010L
#define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK        0x0000000fL
#define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK         0x80000000L
#define SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK           0x80000000L
#define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK           0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK        0x80000000L
#define SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK         0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK          0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK         0x80000000L
#define SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK          0x7fffffffL
#define SQC_CACHES__COMPLETE_MASK                       0x00010000L
#define SQC_CACHES__INVALIDATE_MASK                     0x00000004L
#define SQC_CACHES__TARGET_DATA_MASK                    0x00000002L
#define SQC_CACHES__TARGET_INST_MASK                    0x00000001L
#define SQC_CACHES__VOL_MASK                            0x00000010L
#define SQC_CACHES__WRITEBACK_MASK                      0x00000008L
#define SQC_CONFIG__DATA_CACHE_SIZE_MASK                0x0000000cL
#define SQC_CONFIG__EVICT_LRU_MASK                      0x00003000L
#define SQC_CONFIG__FORCE_1_BANK_MASK                   0x00008000L
#define SQC_CONFIG__FORCE_2_BANK_MASK                   0x00004000L
#define SQC_CONFIG__FORCE_ALWAYS_MISS_MASK              0x00000080L
#define SQC_CONFIG__FORCE_IN_ORDER_MASK                 0x00000100L
#define SQC_CONFIG__HIT_FIFO_DEPTH_MASK                 0x00000040L
#define SQC_CONFIG__IDENTITY_HASH_BANK_MASK             0x00000200L
#define SQC_CONFIG__IDENTITY_HASH_SET_MASK              0x00000400L
#define SQC_CONFIG__INST_CACHE_SIZE_MASK                0x00000003L
#define SQC_CONFIG__INST_PRF_COUNT_MASK__GFX09          0x03000000L
#define SQC_CONFIG__INST_PRF_FILTER_DIS_MASK__GFX09     0x04000000L
#define SQC_CONFIG__LS_DISABLE_CLOCKS_MASK              0x00ff0000L
#define SQC_CONFIG__MISS_FIFO_DEPTH_MASK                0x00000030L
#define SQC_CONFIG__PER_VMID_INV_DISABLE_MASK           0x00000800L
#define SQC_DCACHE_UTCL1_CNTL1__CLIENTID_MASK__GFX09    0x0000ff80L
#define SQC_DCACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK__GFX09 0x02000000L
#define SQC_DCACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK__GFX09 0x00040000L
#define SQC_DCACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK__GFX09 0x00020000L
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK__GFX09 0x00000001L
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK__GFX09 0x08000000L
#define SQC_DCACHE_UTCL1_CNTL1__FORCE_MISS_MASK__GFX09  0x04000000L
#define SQC_DCACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK__GFX09 0x00000002L
#define SQC_DCACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK__GFX09 0x00000004L
#define SQC_DCACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK__GFX09 0xc0000000L
#define SQC_DCACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK__GFX09 0x30000000L
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK__GFX09 0x00800000L
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK__GFX09 0x01000000L
#define SQC_DCACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK__GFX09 0x00780000L
#define SQC_DCACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK__GFX09 0x00000060L
#define SQC_DCACHE_UTCL1_CNTL1__RESP_MODE_MASK__GFX09   0x00000018L
#define SQC_DCACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK__GFX09 0x00030000L
#define SQC_DCACHE_UTCL1_CNTL2__DIS_EDC_MASK__GFX09     0x00000800L
#define SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK__GFX09 0x00040000L
#define SQC_DCACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK__GFX09 0x00100000L
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK__GFX09 0x04000000L
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK__GFX09 0x00008000L
#define SQC_DCACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK__GFX09 0x00004000L
#define SQC_DCACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK__GFX09 0x00001000L
#define SQC_DCACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK__GFX09 0x00000100L
#define SQC_DCACHE_UTCL1_CNTL2__LINE_VALID_MASK__GFX09  0x00000400L
#define SQC_DCACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK__GFX09 0x00000200L
#define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK__GFX09 0x00080000L
#define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK__GFX09 0x01e00000L
#define SQC_DCACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK__GFX09 0x00002000L
#define SQC_DCACHE_UTCL1_CNTL2__SPARE_MASK__GFX09       0x000000ffL
#define SQC_DCACHE_UTCL1_STATUS__FAULT_DETECTED_MASK__GFX09 0x00000001L
#define SQC_DCACHE_UTCL1_STATUS__PRT_DETECTED_MASK__GFX09 0x00000004L
#define SQC_DCACHE_UTCL1_STATUS__RETRY_DETECTED_MASK__GFX09 0x00000002L
#define SQC_DSM_CNTL2A__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x03000000L
#define SQC_DSM_CNTL2A__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x04000000L
#define SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00600000L
#define SQC_DSM_CNTL2A__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00800000L
#define SQC_DSM_CNTL2A__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00018000L
#define SQC_DSM_CNTL2A__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00020000L
#define SQC_DSM_CNTL2A__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x000c0000L
#define SQC_DSM_CNTL2A__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00100000L
#define SQC_DSM_CNTL2A__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00003000L
#define SQC_DSM_CNTL2A__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00004000L
#define SQC_DSM_CNTL2A__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000600L
#define SQC_DSM_CNTL2A__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00000800L
#define SQC_DSM_CNTL2A__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x000000c0L
#define SQC_DSM_CNTL2A__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000100L
#define SQC_DSM_CNTL2A__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define SQC_DSM_CNTL2A__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define SQC_DSM_CNTL2A__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define SQC_DSM_CNTL2B__DATA_BANK_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x03000000L
#define SQC_DSM_CNTL2B__DATA_BANK_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x04000000L
#define SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00600000L
#define SQC_DSM_CNTL2B__DATA_DIRTY_BIT_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00800000L
#define SQC_DSM_CNTL2B__DATA_HIT_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00018000L
#define SQC_DSM_CNTL2B__DATA_HIT_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00020000L
#define SQC_DSM_CNTL2B__DATA_MISS_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x000c0000L
#define SQC_DSM_CNTL2B__DATA_MISS_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00100000L
#define SQC_DSM_CNTL2B__DATA_TAG_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00003000L
#define SQC_DSM_CNTL2B__DATA_TAG_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00004000L
#define SQC_DSM_CNTL2B__INST_BANK_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000600L
#define SQC_DSM_CNTL2B__INST_BANK_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00000800L
#define SQC_DSM_CNTL2B__INST_MISS_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x000000c0L
#define SQC_DSM_CNTL2B__INST_MISS_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000100L
#define SQC_DSM_CNTL2B__INST_TAG_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define SQC_DSM_CNTL2B__INST_TAG_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define SQC_DSM_CNTL2B__INST_UTCL1_MISS_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x000000c0L
#define SQC_DSM_CNTL2__DATA_CU0_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000100L
#define SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define SQC_DSM_CNTL2__DATA_CU0_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00003000L
#define SQC_DSM_CNTL2__DATA_CU1_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00004000L
#define SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000600L
#define SQC_DSM_CNTL2__DATA_CU1_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK__GFX09 0x00000800L
#define SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x000c0000L
#define SQC_DSM_CNTL2__DATA_CU2_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00100000L
#define SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_ENABLE_ERROR_INJECT_MASK__GFX09 0x00018000L
#define SQC_DSM_CNTL2__DATA_CU2_WRITE_DATA_BUF_SELECT_INJECT_DELAY_MASK__GFX09 0x00020000L
#define SQC_DSM_CNTL2__INJECT_DELAY_MASK__GFX09         0xfc000000L
#define SQC_DSM_CNTL2__INST_UTCL1_LFIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define SQC_DSM_CNTL2__INST_UTCL1_LFIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define SQC_DSM_CNTLA__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x03000000L
#define SQC_DSM_CNTLA__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x04000000L
#define SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00600000L
#define SQC_DSM_CNTLA__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00800000L
#define SQC_DSM_CNTLA__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x00018000L
#define SQC_DSM_CNTLA__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00020000L
#define SQC_DSM_CNTLA__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x000c0000L
#define SQC_DSM_CNTLA__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00100000L
#define SQC_DSM_CNTLA__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00003000L
#define SQC_DSM_CNTLA__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00004000L
#define SQC_DSM_CNTLA__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000600L
#define SQC_DSM_CNTLA__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000800L
#define SQC_DSM_CNTLA__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x000000c0L
#define SQC_DSM_CNTLA__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000100L
#define SQC_DSM_CNTLA__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000003L
#define SQC_DSM_CNTLA__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000004L
#define SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000018L
#define SQC_DSM_CNTLA__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000020L
#define SQC_DSM_CNTLB__DATA_BANK_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x03000000L
#define SQC_DSM_CNTLB__DATA_BANK_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x04000000L
#define SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00600000L
#define SQC_DSM_CNTLB__DATA_DIRTY_BIT_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00800000L
#define SQC_DSM_CNTLB__DATA_HIT_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x00018000L
#define SQC_DSM_CNTLB__DATA_HIT_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00020000L
#define SQC_DSM_CNTLB__DATA_MISS_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x000c0000L
#define SQC_DSM_CNTLB__DATA_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00100000L
#define SQC_DSM_CNTLB__DATA_TAG_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00003000L
#define SQC_DSM_CNTLB__DATA_TAG_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00004000L
#define SQC_DSM_CNTLB__INST_BANK_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000600L
#define SQC_DSM_CNTLB__INST_BANK_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000800L
#define SQC_DSM_CNTLB__INST_MISS_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x000000c0L
#define SQC_DSM_CNTLB__INST_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000100L
#define SQC_DSM_CNTLB__INST_TAG_RAM_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000003L
#define SQC_DSM_CNTLB__INST_TAG_RAM_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000004L
#define SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000018L
#define SQC_DSM_CNTLB__INST_UTCL1_MISS_FIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000020L
#define SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x000000c0L
#define SQC_DSM_CNTL__DATA_CU0_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000100L
#define SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000018L
#define SQC_DSM_CNTL__DATA_CU0_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000020L
#define SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x00003000L
#define SQC_DSM_CNTL__DATA_CU1_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00004000L
#define SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000600L
#define SQC_DSM_CNTL__DATA_CU1_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000800L
#define SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x000c0000L
#define SQC_DSM_CNTL__DATA_CU2_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00100000L
#define SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_DSM_IRRITATOR_DATA_MASK__GFX09 0x00018000L
#define SQC_DSM_CNTL__DATA_CU2_WRITE_DATA_BUF_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00020000L
#define SQC_DSM_CNTL__INST_UTCL1_LFIFO_DSM_IRRITATOR_DATA_MASK__GFX09 0x00000003L
#define SQC_DSM_CNTL__INST_UTCL1_LFIFO_ENABLE_SINGLE_WRITE_MASK__GFX09 0x00000004L
#define SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_DED_COUNT_MASK__GFX09 0x0000c000L
#define SQC_EDC_CNT2__DATA_BANKA_BANK_RAM_SEC_COUNT_MASK__GFX09 0x00003000L
#define SQC_EDC_CNT2__DATA_BANKA_DIRTY_BIT_RAM_SED_COUNT_MASK__GFX09 0x03000000L
#define SQC_EDC_CNT2__DATA_BANKA_HIT_FIFO_SED_COUNT_MASK__GFX09 0x00300000L
#define SQC_EDC_CNT2__DATA_BANKA_MISS_FIFO_SED_COUNT_MASK__GFX09 0x00c00000L
#define SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_DED_COUNT_MASK__GFX09 0x00000c00L
#define SQC_EDC_CNT2__DATA_BANKA_TAG_RAM_SEC_COUNT_MASK__GFX09 0x00000300L
#define SQC_EDC_CNT2__INST_BANKA_BANK_RAM_DED_COUNT_MASK__GFX09 0x000000c0L
#define SQC_EDC_CNT2__INST_BANKA_BANK_RAM_SEC_COUNT_MASK__GFX09 0x00000030L
#define SQC_EDC_CNT2__INST_BANKA_MISS_FIFO_SED_COUNT_MASK__GFX09 0x000c0000L
#define SQC_EDC_CNT2__INST_BANKA_TAG_RAM_DED_COUNT_MASK__GFX09 0x0000000cL
#define SQC_EDC_CNT2__INST_BANKA_TAG_RAM_SEC_COUNT_MASK__GFX09 0x00000003L
#define SQC_EDC_CNT2__INST_BANKA_UTCL1_MISS_FIFO_SED_COUNT_MASK__GFX09 0x00030000L
#define SQC_EDC_CNT2__INST_UTCL1_LFIFO_DED_COUNT_MASK__GFX09 0x30000000L
#define SQC_EDC_CNT2__INST_UTCL1_LFIFO_SEC_COUNT_MASK__GFX09 0x0c000000L
#define SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_DED_COUNT_MASK__GFX09 0x0000c000L
#define SQC_EDC_CNT3__DATA_BANKB_BANK_RAM_SEC_COUNT_MASK__GFX09 0x00003000L
#define SQC_EDC_CNT3__DATA_BANKB_DIRTY_BIT_RAM_SED_COUNT_MASK__GFX09 0x03000000L
#define SQC_EDC_CNT3__DATA_BANKB_HIT_FIFO_SED_COUNT_MASK__GFX09 0x00300000L
#define SQC_EDC_CNT3__DATA_BANKB_MISS_FIFO_SED_COUNT_MASK__GFX09 0x00c00000L
#define SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_DED_COUNT_MASK__GFX09 0x00000c00L
#define SQC_EDC_CNT3__DATA_BANKB_TAG_RAM_SEC_COUNT_MASK__GFX09 0x00000300L
#define SQC_EDC_CNT3__INST_BANKB_BANK_RAM_DED_COUNT_MASK__GFX09 0x000000c0L
#define SQC_EDC_CNT3__INST_BANKB_BANK_RAM_SEC_COUNT_MASK__GFX09 0x00000030L
#define SQC_EDC_CNT3__INST_BANKB_MISS_FIFO_SED_COUNT_MASK__GFX09 0x000c0000L
#define SQC_EDC_CNT3__INST_BANKB_TAG_RAM_DED_COUNT_MASK__GFX09 0x0000000cL
#define SQC_EDC_CNT3__INST_BANKB_TAG_RAM_SEC_COUNT_MASK__GFX09 0x00000003L
#define SQC_EDC_CNT3__INST_BANKB_UTCL1_MISS_FIFO_SED_COUNT_MASK__GFX09 0x00030000L
#define SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_DED_COUNT_MASK__GFX09 0x000000c0L
#define SQC_EDC_CNT__DATA_CU0_UTCL1_LFIFO_SEC_COUNT_MASK__GFX09 0x00000030L
#define SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_DED_COUNT_MASK__GFX09 0x0000000cL
#define SQC_EDC_CNT__DATA_CU0_WRITE_DATA_BUF_SEC_COUNT_MASK__GFX09 0x00000003L
#define SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_DED_COUNT_MASK__GFX09 0x0000c000L
#define SQC_EDC_CNT__DATA_CU1_UTCL1_LFIFO_SEC_COUNT_MASK__GFX09 0x00003000L
#define SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_DED_COUNT_MASK__GFX09 0x00000c00L
#define SQC_EDC_CNT__DATA_CU1_WRITE_DATA_BUF_SEC_COUNT_MASK__GFX09 0x00000300L
#define SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_DED_COUNT_MASK__GFX09 0x00c00000L
#define SQC_EDC_CNT__DATA_CU2_UTCL1_LFIFO_SEC_COUNT_MASK__GFX09 0x00300000L
#define SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_DED_COUNT_MASK__GFX09 0x000c0000L
#define SQC_EDC_CNT__DATA_CU2_WRITE_DATA_BUF_SEC_COUNT_MASK__GFX09 0x00030000L
#define SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_DED_COUNT_MASK__GFX09 0xc0000000L
#define SQC_EDC_CNT__DATA_CU3_UTCL1_LFIFO_SEC_COUNT_MASK__GFX09 0x30000000L
#define SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_DED_COUNT_MASK__GFX09 0x0c000000L
#define SQC_EDC_CNT__DATA_CU3_WRITE_DATA_BUF_SEC_COUNT_MASK__GFX09 0x03000000L
#define SQC_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK__GFX09   0x0000ffffL
#define SQC_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK__GFX09 0xffff0000L
#define SQC_ICACHE_UTCL1_CNTL1__CLIENTID_MASK__GFX09    0x0000ff80L
#define SQC_ICACHE_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK__GFX09 0x02000000L
#define SQC_ICACHE_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK__GFX09 0x00040000L
#define SQC_ICACHE_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK__GFX09 0x00020000L
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK__GFX09 0x00000001L
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_IN_ORDER_MASK__GFX09 0x08000000L
#define SQC_ICACHE_UTCL1_CNTL1__FORCE_MISS_MASK__GFX09  0x04000000L
#define SQC_ICACHE_UTCL1_CNTL1__GPUVM_64K_DEF_MASK__GFX09 0x00000002L
#define SQC_ICACHE_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK__GFX09 0x00000004L
#define SQC_ICACHE_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK__GFX09 0xc0000000L
#define SQC_ICACHE_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK__GFX09 0x30000000L
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK__GFX09 0x00800000L
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK__GFX09 0x01000000L
#define SQC_ICACHE_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK__GFX09 0x00780000L
#define SQC_ICACHE_UTCL1_CNTL1__RESP_FAULT_MODE_MASK__GFX09 0x00000060L
#define SQC_ICACHE_UTCL1_CNTL1__RESP_MODE_MASK__GFX09   0x00000018L
#define SQC_ICACHE_UTCL1_CNTL2__ARB_BURST_MODE_MASK__GFX09 0x00030000L
#define SQC_ICACHE_UTCL1_CNTL2__DIS_EDC_MASK__GFX09     0x00000800L
#define SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_RD_WR_MASK__GFX09 0x00040000L
#define SQC_ICACHE_UTCL1_CNTL2__ENABLE_PERF_EVENT_VMID_MASK__GFX09 0x00100000L
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK__GFX09 0x04000000L
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK__GFX09 0x00008000L
#define SQC_ICACHE_UTCL1_CNTL2__FORCE_SNOOP_MASK__GFX09 0x00004000L
#define SQC_ICACHE_UTCL1_CNTL2__GPUVM_INV_MODE_MASK__GFX09 0x00001000L
#define SQC_ICACHE_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK__GFX09 0x00000100L
#define SQC_ICACHE_UTCL1_CNTL2__LINE_VALID_MASK__GFX09  0x00000400L
#define SQC_ICACHE_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK__GFX09 0x00000200L
#define SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR_MASK__GFX09 0x00080000L
#define SQC_ICACHE_UTCL1_CNTL2__PERF_EVENT_VMID_MASK__GFX09 0x01e00000L
#define SQC_ICACHE_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK__GFX09 0x00002000L
#define SQC_ICACHE_UTCL1_CNTL2__SPARE_MASK__GFX09       0x000000ffL
#define SQC_ICACHE_UTCL1_STATUS__FAULT_DETECTED_MASK__GFX09 0x00000001L
#define SQC_ICACHE_UTCL1_STATUS__PRT_DETECTED_MASK__GFX09 0x00000004L
#define SQC_ICACHE_UTCL1_STATUS__RETRY_DETECTED_MASK__GFX09 0x00000002L
#define SQC_WRITEBACK__DIRTY_MASK                       0x00000002L
#define SQC_WRITEBACK__DWB_MASK                         0x00000001L
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK__GFX09    0x0000ffffL
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK__GFX09    0xffff0000L
#define SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK__GFX09     0xffffffffL
#define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK__GFX09  0x0000ffffL
#define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK__GFX09    0x40000000L
#define SQ_BUF_RSRC_WORD1__STRIDE_MASK__GFX09           0x3fff0000L
#define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK__GFX09   0x80000000L
#define SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK__GFX09      0xffffffffL
#define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK__GFX09   0x00800000L
#define SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK__GFX09      0x00078000L
#define SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK__GFX09        0x00000e00L
#define SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK__GFX09        0x00000007L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK__GFX09        0x00000038L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK__GFX09        0x000001c0L
#define SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK__GFX09     0x00600000L
#define SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK__GFX09       0x00007000L
#define SQ_BUF_RSRC_WORD3__NV_MASK__GFX09               0x08000000L
#define SQ_BUF_RSRC_WORD3__TYPE_MASK__GFX09             0xc0000000L
#define SQ_BUF_RSRC_WORD3__USER_VM_ENABLE_MASK__GFX09   0x00080000L
#define SQ_BUF_RSRC_WORD3__USER_VM_MODE_MASK__GFX09     0x00100000L
#define SQ_CMD_TIMESTAMP__TIMESTAMP_MASK__GFX09         0x000000ffL
#define SQ_CMD__CHECK_VMID_MASK                         0x00000080L
#define SQ_CMD__DATA_MASK                               0x00000f00L
#define SQ_CMD__MODE_MASK                               0x00000070L
#define SQ_CMD__QUEUE_ID_MASK                           0x07000000L
#define SQ_CMD__SIMD_ID_MASK__GFX09                     0x00300000L
#define SQ_CMD__VM_ID_MASK                              0xf0000000L
#define SQ_CONFIG__DEBUG_EN_MASK__GFX09                 0x00000100L
#define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK           0x00000400L
#define SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK              0x00000200L
#define SQ_CONFIG__DISABLE_FLAT_SOFT_CLAUSE_MASK__GFX09 0x40000000L
#define SQ_CONFIG__DISABLE_MIMG_SOFT_CLAUSE_MASK__GFX09 0x80000000L
#define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK__GFX09 0x00020000L
#define SQ_CONFIG__DISABLE_SP_REDUNDANT_THREAD_GATING_MASK 0x20000000L
#define SQ_CONFIG__DISABLE_SP_VGPR_WRITE_SKIP_MASK__GFX09 0x10000000L
#define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK__GFX09 0x00010000L
#define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK__GFX09 0x00008000L
#define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK__GFX09     0x00002000L
#define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK__GFX09   0x00004000L
#define SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK__GFX09    0x00001000L
#define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK     0x00040000L
#define SQ_CONFIG__OVERRIDE_ALU_BUSY_MASK__GFX09        0x00000080L
#define SQ_CONFIG__OVERRIDE_LDS_IDX_BUSY_MASK           0x00000800L
#define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK          0x00180000L
#define SQ_CONFIG__REPLAY_SLEEP_CNT_MASK                0x0fe00000L
#define SQ_CONFIG__UNUSED_MASK                          0x0000007fL
#define SQ_DSM_CNTL2__LDS_D_ENABLE_ERROR_INJECT_MASK    0x00000018L
#define SQ_DSM_CNTL2__LDS_D_SELECT_INJECT_DELAY_MASK    0x00000020L
#define SQ_DSM_CNTL2__LDS_INJECT_DELAY_MASK             0x000fc000L
#define SQ_DSM_CNTL2__LDS_I_ENABLE_ERROR_INJECT_MASK    0x000000c0L
#define SQ_DSM_CNTL2__LDS_I_SELECT_INJECT_DELAY_MASK    0x00000100L
#define SQ_DSM_CNTL2__SGPR_ENABLE_ERROR_INJECT_MASK     0x00000003L
#define SQ_DSM_CNTL2__SGPR_SELECT_INJECT_DELAY_MASK     0x00000004L
#define SQ_DSM_CNTL2__SP_ENABLE_ERROR_INJECT_MASK       0x00000600L
#define SQ_DSM_CNTL2__SP_INJECT_DELAY_MASK              0x03f00000L
#define SQ_DSM_CNTL2__SP_SELECT_INJECT_DELAY_MASK       0x00000800L
#define SQ_DSM_CNTL2__SQ_INJECT_DELAY_MASK              0xfc000000L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK     0x00040000L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK     0x00200000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK   0x00010000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK   0x00020000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK   0x00080000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK   0x00100000L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK  0x00000100L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK  0x00000200L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK    0x01000000L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK    0x02000000L
#define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK      0x00000400L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK            0x00000004L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK            0x00000008L
#define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK        0x04000000L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK             0x00000001L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK             0x00000002L
#define SQ_DS_0__ENCODING_MASK__GFX09                   0xfc000000L
#define SQ_DS_0__GDS_MASK__GFX09                        0x00010000L
#define SQ_DS_0__OFFSET0_MASK__GFX09                    0x000000ffL
#define SQ_DS_0__OFFSET1_MASK__GFX09                    0x0000ff00L
#define SQ_DS_0__OP_MASK__GFX09                         0x01fe0000L
#define SQ_DS_1__ADDR_MASK__GFX09                       0x000000ffL
#define SQ_DS_1__DATA0_MASK__GFX09                      0x0000ff00L
#define SQ_DS_1__DATA1_MASK__GFX09                      0x00ff0000L
#define SQ_DS_1__VDST_MASK__GFX09                       0xff000000L
#define SQ_EDC_CNT__LDS_D_DED_COUNT_MASK                0x0000000cL
#define SQ_EDC_CNT__LDS_D_SEC_COUNT_MASK                0x00000003L
#define SQ_EDC_CNT__LDS_I_DED_COUNT_MASK                0x000000c0L
#define SQ_EDC_CNT__LDS_I_SEC_COUNT_MASK                0x00000030L
#define SQ_EDC_CNT__SGPR_DED_COUNT_MASK                 0x00000c00L
#define SQ_EDC_CNT__SGPR_SEC_COUNT_MASK                 0x00000300L
#define SQ_EDC_CNT__VGPR0_DED_COUNT_MASK                0x0000c000L
#define SQ_EDC_CNT__VGPR0_SEC_COUNT_MASK                0x00003000L
#define SQ_EDC_CNT__VGPR1_DED_COUNT_MASK                0x000c0000L
#define SQ_EDC_CNT__VGPR1_SEC_COUNT_MASK                0x00030000L
#define SQ_EDC_CNT__VGPR2_DED_COUNT_MASK                0x00c00000L
#define SQ_EDC_CNT__VGPR2_SEC_COUNT_MASK                0x00300000L
#define SQ_EDC_CNT__VGPR3_DED_COUNT_MASK                0x0c000000L
#define SQ_EDC_CNT__VGPR3_SEC_COUNT_MASK                0x03000000L
#define SQ_EDC_DED_CNT__LDS_DED_MASK__GFX09             0x000000ffL
#define SQ_EDC_DED_CNT__SGPR_DED_MASK__GFX09            0x0000ff00L
#define SQ_EDC_DED_CNT__VGPR_DED_MASK__GFX09            0x00ff0000L
#define SQ_EDC_FUE_CNTL__BLOCK_FUE_FLAGS_MASK           0x0000ffffL
#define SQ_EDC_FUE_CNTL__FUE_INTERRUPT_ENABLES_MASK     0xffff0000L
#define SQ_EDC_INFO__SIMD_ID_MASK__GFX09                0x00000030L
#define SQ_EDC_INFO__SOURCE_MASK__GFX09                 0x000001c0L
#define SQ_EDC_INFO__VM_ID_MASK__GFX09                  0x00001e00L
#define SQ_EDC_INFO__WAVE_ID_MASK__GFX09                0x0000000fL
#define SQ_EDC_SEC_CNT__LDS_SEC_MASK__GFX09             0x000000ffL
#define SQ_EDC_SEC_CNT__SGPR_SEC_MASK__GFX09            0x0000ff00L
#define SQ_EDC_SEC_CNT__VGPR_SEC_MASK__GFX09            0x00ff0000L
#define SQ_EXP_0__COMPR_MASK__GFX09                     0x00000400L
#define SQ_EXP_0__DONE_MASK__GFX09                      0x00000800L
#define SQ_EXP_0__ENCODING_MASK__GFX09                  0xfc000000L
#define SQ_EXP_0__EN_MASK__GFX09                        0x0000000fL
#define SQ_EXP_0__TGT_MASK__GFX09                       0x000003f0L
#define SQ_EXP_0__VM_MASK__GFX09                        0x00001000L
#define SQ_EXP_1__VSRC0_MASK__GFX09                     0x000000ffL
#define SQ_EXP_1__VSRC1_MASK__GFX09                     0x0000ff00L
#define SQ_EXP_1__VSRC2_MASK__GFX09                     0x00ff0000L
#define SQ_EXP_1__VSRC3_MASK__GFX09                     0xff000000L
#define SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK__GFX09      0x00030000L
#define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK         0x0000000fL
#define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK         0x000c0000L
#define SQ_FLAT_0__ENCODING_MASK__GFX09                 0xfc000000L
#define SQ_FLAT_0__GLC_MASK__GFX09                      0x00010000L
#define SQ_FLAT_0__LDS_MASK__GFX09                      0x00002000L
#define SQ_FLAT_0__OFFSET_MASK__GFX09                   0x00000fffL
#define SQ_FLAT_0__OP_MASK__GFX09                       0x01fc0000L
#define SQ_FLAT_0__SEG_MASK__GFX09                      0x0000c000L
#define SQ_FLAT_0__SLC_MASK__GFX09                      0x00020000L
#define SQ_FLAT_1__ADDR_MASK__GFX09                     0x000000ffL
#define SQ_FLAT_1__DATA_MASK__GFX09                     0x0000ff00L
#define SQ_FLAT_1__NV_MASK__GFX09                       0x00800000L
#define SQ_FLAT_1__SADDR_MASK__GFX09                    0x007f0000L
#define SQ_FLAT_1__VDST_MASK__GFX09                     0xff000000L
#define SQ_FLAT_SCRATCH_WORD0__SIZE_MASK__GFX09         0x0007ffffL
#define SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK__GFX09       0x00ffffffL
#define SQ_GLBL_0__ENCODING_MASK__GFX09                 0xfc000000L
#define SQ_GLBL_0__GLC_MASK__GFX09                      0x00010000L
#define SQ_GLBL_0__LDS_MASK__GFX09                      0x00002000L
#define SQ_GLBL_0__OFFSET_MASK__GFX09                   0x00001fffL
#define SQ_GLBL_0__OP_MASK__GFX09                       0x01fc0000L
#define SQ_GLBL_0__SEG_MASK__GFX09                      0x0000c000L
#define SQ_GLBL_0__SLC_MASK__GFX09                      0x00020000L
#define SQ_GLBL_1__ADDR_MASK__GFX09                     0x000000ffL
#define SQ_GLBL_1__DATA_MASK__GFX09                     0x0000ff00L
#define SQ_GLBL_1__NV_MASK__GFX09                       0x00800000L
#define SQ_GLBL_1__SADDR_MASK__GFX09                    0x007f0000L
#define SQ_GLBL_1__VDST_MASK__GFX09                     0xff000000L
#define SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK__GFX09     0xffffffffL
#define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK__GFX09  0x000000ffL
#define SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK__GFX09      0x03f00000L
#define SQ_IMG_RSRC_WORD1__META_DIRECT_MASK__GFX09      0x80000000L
#define SQ_IMG_RSRC_WORD1__MIN_LOD_MASK__GFX09          0x000fff00L
#define SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK__GFX09       0x3c000000L
#define SQ_IMG_RSRC_WORD1__NV_MASK__GFX09               0x40000000L
#define SQ_IMG_RSRC_WORD2__HEIGHT_MASK__GFX09           0x0fffc000L
#define SQ_IMG_RSRC_WORD2__PERF_MOD_MASK__GFX09         0x70000000L
#define SQ_IMG_RSRC_WORD2__WIDTH_MASK__GFX09            0x00003fffL
#define SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK__GFX09       0x0000f000L
#define SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK__GFX09        0x00000e00L
#define SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK__GFX09        0x00000007L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK__GFX09        0x00000038L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK__GFX09        0x000001c0L
#define SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK__GFX09       0x000f0000L
#define SQ_IMG_RSRC_WORD3__SW_MODE_MASK__GFX09          0x01f00000L
#define SQ_IMG_RSRC_WORD3__TYPE_MASK__GFX09             0xf0000000L
#define SQ_IMG_RSRC_WORD4__BC_SWIZZLE_MASK__GFX09       0xe0000000L
#define SQ_IMG_RSRC_WORD4__DEPTH_MASK__GFX09            0x00001fffL
#define SQ_IMG_RSRC_WORD4__PITCH_MASK__GFX09            0x1fffe000L
#define SQ_IMG_RSRC_WORD5__ARRAY_PITCH_MASK__GFX09      0x0001e000L
#define SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK__GFX09       0x00001fffL
#define SQ_IMG_RSRC_WORD5__MAX_MIP_MASK__GFX09          0xf0000000L
#define SQ_IMG_RSRC_WORD5__META_DATA_ADDRESS_MASK__GFX09 0x01fe0000L
#define SQ_IMG_RSRC_WORD5__META_LINEAR_MASK__GFX09      0x02000000L
#define SQ_IMG_RSRC_WORD5__META_PIPE_ALIGNED_MASK__GFX09 0x04000000L
#define SQ_IMG_RSRC_WORD5__META_RB_ALIGNED_MASK__GFX09  0x08000000L
#define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK__GFX09  0x00400000L
#define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK__GFX09  0x00800000L
#define SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK__GFX09   0x00200000L
#define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK__GFX09  0x000ff000L
#define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK__GFX09   0x00100000L
#define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK__GFX09  0x0f000000L
#define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK__GFX09  0xf0000000L
#define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK__GFX09     0x00000fffL
#define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK__GFX09 0xffffffffL
#define SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK__GFX09       0x07e00000L
#define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK__GFX09  0x00070000L
#define SQ_IMG_SAMP_WORD0__CLAMP_X_MASK__GFX09          0x00000007L
#define SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK__GFX09          0x00000038L
#define SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK__GFX09          0x000001c0L
#define SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK__GFX09      0x80000000L
#define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK__GFX09 0x00007000L
#define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK__GFX09 0x10000000L
#define SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK__GFX09      0x60000000L
#define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK__GFX09    0x00100000L
#define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK__GFX09 0x00008000L
#define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK__GFX09  0x00000e00L
#define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK__GFX09   0x00080000L
#define SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK__GFX09      0x08000000L
#define SQ_IMG_SAMP_WORD1__MAX_LOD_MASK__GFX09          0x00fff000L
#define SQ_IMG_SAMP_WORD1__MIN_LOD_MASK__GFX09          0x00000fffL
#define SQ_IMG_SAMP_WORD1__PERF_MIP_MASK__GFX09         0x0f000000L
#define SQ_IMG_SAMP_WORD1__PERF_Z_MASK__GFX09           0xf0000000L
#define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK__GFX09   0x80000000L
#define SQ_IMG_SAMP_WORD2__BLEND_ZERO_PRT_MASK__GFX09   0x20000000L
#define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK__GFX09  0x40000000L
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK__GFX09         0x00003fffL
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK__GFX09     0x000fc000L
#define SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK__GFX09       0x0c000000L
#define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK__GFX09 0x10000000L
#define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK__GFX09    0x00300000L
#define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK__GFX09    0x00c00000L
#define SQ_IMG_SAMP_WORD2__Z_FILTER_MASK__GFX09         0x03000000L
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK__GFX09 0x00000fffL
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK__GFX09 0xc0000000L
#define SQ_IMG_SAMP_WORD3__SKIP_DEGAMMA_MASK__GFX09     0x00001000L
#define SQ_IND_DATA__DATA_MASK                          0xffffffffL
#define SQ_IND_INDEX__FORCE_READ_MASK__GFX09            0x00002000L
#define SQ_IND_INDEX__INDEX_MASK                        0xffff0000L
#define SQ_IND_INDEX__READ_TIMEOUT_MASK__GFX09          0x00004000L
#define SQ_IND_INDEX__SIMD_ID_MASK__GFX09               0x00000030L
#define SQ_IND_INDEX__THREAD_ID_MASK__GFX09             0x00000fc0L
#define SQ_IND_INDEX__UNINDEXED_MASK__GFX09             0x00008000L
#define SQ_INST__ENCODING_MASK__GFX09                   0xffffffffL
#define SQ_INTERRUPT_AUTO_MASK__MASK_MASK               0x00ffffffL
#define SQ_INTERRUPT_MSG_CTRL__STALL_MASK               0x00000001L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__CMD_TIMESTAMP_MASK__GFX09 0x00000010L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__ENCODING_MASK__GFX09 0x0c000000L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_CMD_OVERFLOW_MASK__GFX09 0x00000020L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__HOST_REG_OVERFLOW_MASK__GFX09 0x00000040L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__IMMED_OVERFLOW_MASK__GFX09 0x00000080L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__REG_TIMESTAMP_MASK__GFX09 0x00000008L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__SE_ID_MASK__GFX09 0x03000000L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_BUF_FULL_MASK__GFX09 0x00000004L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_MASK__GFX09 0x00000001L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__THREAD_TRACE_UTC_ERROR_MASK__GFX09 0x00000100L
#define SQ_INTERRUPT_WORD_AUTO_CTXID__WLT_MASK__GFX09   0x00000002L
#define SQ_INTERRUPT_WORD_AUTO_HI__ENCODING_MASK__GFX09 0x00000c00L
#define SQ_INTERRUPT_WORD_AUTO_HI__SE_ID_MASK__GFX09    0x00000300L
#define SQ_INTERRUPT_WORD_AUTO_LO__CMD_TIMESTAMP_MASK__GFX09 0x00000010L
#define SQ_INTERRUPT_WORD_AUTO_LO__HOST_CMD_OVERFLOW_MASK__GFX09 0x00000020L
#define SQ_INTERRUPT_WORD_AUTO_LO__HOST_REG_OVERFLOW_MASK__GFX09 0x00000040L
#define SQ_INTERRUPT_WORD_AUTO_LO__IMMED_OVERFLOW_MASK__GFX09 0x00000080L
#define SQ_INTERRUPT_WORD_AUTO_LO__REG_TIMESTAMP_MASK__GFX09 0x00000008L
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_BUF_FULL_MASK__GFX09 0x00000004L
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_MASK__GFX09 0x00000001L
#define SQ_INTERRUPT_WORD_AUTO_LO__THREAD_TRACE_UTC_ERROR_MASK__GFX09 0x00000100L
#define SQ_INTERRUPT_WORD_AUTO_LO__WLT_MASK__GFX09      0x00000002L
#define SQ_INTERRUPT_WORD_CMN_CTXID__ENCODING_MASK__GFX09 0x0c000000L
#define SQ_INTERRUPT_WORD_CMN_CTXID__SE_ID_MASK__GFX09  0x03000000L
#define SQ_INTERRUPT_WORD_CMN_HI__ENCODING_MASK__GFX09  0x00000c00L
#define SQ_INTERRUPT_WORD_CMN_HI__SE_ID_MASK__GFX09     0x00000300L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__CU_ID_MASK__GFX09 0x00f00000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__DATA_MASK__GFX09  0x00000fffL
#define SQ_INTERRUPT_WORD_WAVE_CTXID__ENCODING_MASK__GFX09 0x0c000000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__PRIV_MASK__GFX09  0x00002000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SE_ID_MASK__GFX09 0x03000000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SH_ID_MASK__GFX09 0x00001000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__SIMD_ID_MASK__GFX09 0x000c0000L
#define SQ_INTERRUPT_WORD_WAVE_CTXID__WAVE_ID_MASK__GFX09 0x0003c000L
#define SQ_INTERRUPT_WORD_WAVE_HI__CU_ID_MASK__GFX09    0x0000000fL
#define SQ_INTERRUPT_WORD_WAVE_HI__ENCODING_MASK__GFX09 0x00000c00L
#define SQ_INTERRUPT_WORD_WAVE_HI__SE_ID_MASK__GFX09    0x00000300L
#define SQ_INTERRUPT_WORD_WAVE_HI__VM_ID_MASK__GFX09    0x000000f0L
#define SQ_INTERRUPT_WORD_WAVE_LO__DATA_MASK__GFX09     0x00ffffffL
#define SQ_INTERRUPT_WORD_WAVE_LO__PRIV_MASK__GFX09     0x02000000L
#define SQ_INTERRUPT_WORD_WAVE_LO__SH_ID_MASK__GFX09    0x01000000L
#define SQ_INTERRUPT_WORD_WAVE_LO__SIMD_ID_MASK__GFX09  0xc0000000L
#define SQ_INTERRUPT_WORD_WAVE_LO__WAVE_ID_MASK__GFX09  0x3c000000L
#define SQ_LB_CTR0_CU__SH0_MASK_MASK__GFX09             0x0000ffffL
#define SQ_LB_CTR0_CU__SH1_MASK_MASK__GFX09             0xffff0000L
#define SQ_LB_CTR1_CU__SH0_MASK_MASK__GFX09             0x0000ffffL
#define SQ_LB_CTR1_CU__SH1_MASK_MASK__GFX09             0xffff0000L
#define SQ_LB_CTR2_CU__SH0_MASK_MASK__GFX09             0x0000ffffL
#define SQ_LB_CTR2_CU__SH1_MASK_MASK__GFX09             0xffff0000L
#define SQ_LB_CTR3_CU__SH0_MASK_MASK__GFX09             0x0000ffffL
#define SQ_LB_CTR3_CU__SH1_MASK_MASK__GFX09             0xffff0000L
#define SQ_LB_CTR_CTRL__CLEAR_MASK                      0x00000004L
#define SQ_LB_CTR_CTRL__LOAD_MASK                       0x00000002L
#define SQ_LB_CTR_CTRL__START_MASK                      0x00000001L
#define SQ_LB_CTR_SEL__SEL0_MASK__GFX09                 0x0000000fL
#define SQ_LB_CTR_SEL__SEL1_MASK__GFX09                 0x000000f0L
#define SQ_LB_CTR_SEL__SEL2_MASK__GFX09                 0x00000f00L
#define SQ_LB_CTR_SEL__SEL3_MASK__GFX09                 0x0000f000L
#define SQ_LB_DATA0__DATA_MASK                          0xffffffffL
#define SQ_LB_DATA1__DATA_MASK                          0xffffffffL
#define SQ_LB_DATA2__DATA_MASK                          0xffffffffL
#define SQ_LB_DATA3__DATA_MASK                          0xffffffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK__GFX09    0x0000ffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK__GFX09    0xffff0000L
#define SQ_M0_GPR_IDX_WORD__INDEX_MASK__GFX09           0x000000ffL
#define SQ_M0_GPR_IDX_WORD__VDST_REL_MASK__GFX09        0x00008000L
#define SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK__GFX09       0x00001000L
#define SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK__GFX09       0x00002000L
#define SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK__GFX09       0x00004000L
#define SQ_MIMG_0__A16_MASK__GFX09                      0x00008000L
#define SQ_MIMG_0__DA_MASK__GFX09                       0x00004000L
#define SQ_MIMG_0__DMASK_MASK__GFX09                    0x00000f00L
#define SQ_MIMG_0__ENCODING_MASK__GFX09                 0xfc000000L
#define SQ_MIMG_0__GLC_MASK__GFX09                      0x00002000L
#define SQ_MIMG_0__LWE_MASK__GFX09                      0x00020000L
#define SQ_MIMG_0__OPM_MASK__GFX09                      0x00000001L
#define SQ_MIMG_0__OP_MASK__GFX09                       0x01fc0000L
#define SQ_MIMG_0__SLC_MASK__GFX09                      0x02000000L
#define SQ_MIMG_0__TFE_MASK__GFX09                      0x00010000L
#define SQ_MIMG_0__UNORM_MASK__GFX09                    0x00001000L
#define SQ_MIMG_1__D16_MASK__GFX09                      0x80000000L
#define SQ_MIMG_1__SRSRC_MASK__GFX09                    0x001f0000L
#define SQ_MIMG_1__SSAMP_MASK__GFX09                    0x03e00000L
#define SQ_MIMG_1__VADDR_MASK__GFX09                    0x000000ffL
#define SQ_MIMG_1__VDATA_MASK__GFX09                    0x0000ff00L
#define SQ_MTBUF_0__DFMT_MASK__GFX09                    0x00780000L
#define SQ_MTBUF_0__ENCODING_MASK__GFX09                0xfc000000L
#define SQ_MTBUF_0__GLC_MASK__GFX09                     0x00004000L
#define SQ_MTBUF_0__IDXEN_MASK__GFX09                   0x00002000L
#define SQ_MTBUF_0__NFMT_MASK__GFX09                    0x03800000L
#define SQ_MTBUF_0__OFFEN_MASK__GFX09                   0x00001000L
#define SQ_MTBUF_0__OFFSET_MASK__GFX09                  0x00000fffL
#define SQ_MTBUF_0__OP_MASK__GFX09                      0x00078000L
#define SQ_MTBUF_1__SLC_MASK__GFX09                     0x00400000L
#define SQ_MTBUF_1__SOFFSET_MASK__GFX09                 0xff000000L
#define SQ_MTBUF_1__SRSRC_MASK__GFX09                   0x001f0000L
#define SQ_MTBUF_1__TFE_MASK__GFX09                     0x00800000L
#define SQ_MTBUF_1__VADDR_MASK__GFX09                   0x000000ffL
#define SQ_MTBUF_1__VDATA_MASK__GFX09                   0x0000ff00L
#define SQ_MUBUF_0__ENCODING_MASK__GFX09                0xfc000000L
#define SQ_MUBUF_0__GLC_MASK__GFX09                     0x00004000L
#define SQ_MUBUF_0__IDXEN_MASK__GFX09                   0x00002000L
#define SQ_MUBUF_0__LDS_MASK__GFX09                     0x00010000L
#define SQ_MUBUF_0__OFFEN_MASK__GFX09                   0x00001000L
#define SQ_MUBUF_0__OFFSET_MASK__GFX09                  0x00000fffL
#define SQ_MUBUF_0__OP_MASK__GFX09                      0x01fc0000L
#define SQ_MUBUF_0__SLC_MASK__GFX09                     0x00020000L
#define SQ_MUBUF_1__SOFFSET_MASK__GFX09                 0xff000000L
#define SQ_MUBUF_1__SRSRC_MASK__GFX09                   0x001f0000L
#define SQ_MUBUF_1__TFE_MASK__GFX09                     0x00800000L
#define SQ_MUBUF_1__VADDR_MASK__GFX09                   0x000000ffL
#define SQ_MUBUF_1__VDATA_MASK__GFX09                   0x0000ff00L
#define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK          0x000001ffL
#define SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK__GFX09  0x0f000000L
#define SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK          0x00f00000L
#define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK     0x0000f000L
#define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK          0x000001ffL
#define SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK__GFX09  0x0f000000L
#define SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK          0x00f00000L
#define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK     0x0000f000L
#define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK          0x000001ffL
#define SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK__GFX09  0x0f000000L
#define SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK          0x00f00000L
#define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK     0x0000f000L
#define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK          0x000001ffL
#define SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK__GFX09  0x0f000000L
#define SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK          0x00f00000L
#define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK     0x0000f000L
#define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK          0x000001ffL
#define SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK__GFX09  0x0f000000L
#define SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK          0x00f00000L
#define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK     0x0000f000L
#define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK          0x000001ffL
#define SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK__GFX09  0x0f000000L
#define SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK          0x00f00000L
#define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK     0x0000f000L
#define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK           0x000001ffL
#define SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK__GFX09   0x0f000000L
#define SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK           0x00f00000L
#define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK      0x0000f000L
#define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK__GFX09 0x000f0000L
#define SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK             0x00000001L
#define SQ_PERFCOUNTER_CTRL__CS_EN_MASK                 0x00000040L
#define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK         0x00002000L
#define SQ_PERFCOUNTER_CTRL__ES_EN_MASK                 0x00000008L
#define SQ_PERFCOUNTER_CTRL__GS_EN_MASK                 0x00000004L
#define SQ_PERFCOUNTER_CTRL__HS_EN_MASK                 0x00000010L
#define SQ_PERFCOUNTER_CTRL__LS_EN_MASK                 0x00000020L
#define SQ_PERFCOUNTER_CTRL__PS_EN_MASK                 0x00000001L
#define SQ_PERFCOUNTER_CTRL__VS_EN_MASK                 0x00000002L
#define SQ_PERFCOUNTER_MASK__SH0_MASK_MASK__GFX09       0x0000ffffL
#define SQ_PERFCOUNTER_MASK__SH1_MASK_MASK__GFX09       0xffff0000L
#define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK__GFX09 0x78000000L
#define SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK__GFX09 0x00003fffL
#define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK__GFX09 0x03ff0000L
#define SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK__GFX09   0x80000000L
#define SQ_POWER_THROTTLE__MAX_POWER_MASK__GFX09        0x3fff0000L
#define SQ_POWER_THROTTLE__MIN_POWER_MASK__GFX09        0x00003fffL
#define SQ_POWER_THROTTLE__PHASE_OFFSET_MASK__GFX09     0xc0000000L
#define SQ_RANDOM_WAVE_PRI__RET_MASK                    0x0000007fL
#define SQ_RANDOM_WAVE_PRI__RUI_MASK                    0x00000380L
#define SQ_REG_CREDITS__CMD_CREDITS_MASK__GFX09         0x00000f00L
#define SQ_REG_CREDITS__CMD_OVERFLOW_MASK__GFX09        0x80000000L
#define SQ_REG_CREDITS__IMMED_OVERFLOW_MASK__GFX09      0x40000000L
#define SQ_REG_CREDITS__REG_BUSY_MASK__GFX09            0x10000000L
#define SQ_REG_CREDITS__SRBM_CREDITS_MASK__GFX09        0x0000003fL
#define SQ_REG_CREDITS__SRBM_OVERFLOW_MASK__GFX09       0x20000000L
#define SQ_REG_TIMESTAMP__TIMESTAMP_MASK__GFX09         0x000000ffL
#define SQ_RUNTIME_CONFIG__ENABLE_TEX_ARB_OLDEST_MASK__GFX09 0x00000001L
#define SQ_SCRATCH_0__ENCODING_MASK__GFX09              0xfc000000L
#define SQ_SCRATCH_0__GLC_MASK__GFX09                   0x00010000L
#define SQ_SCRATCH_0__LDS_MASK__GFX09                   0x00002000L
#define SQ_SCRATCH_0__OFFSET_MASK__GFX09                0x00001fffL
#define SQ_SCRATCH_0__OP_MASK__GFX09                    0x01fc0000L
#define SQ_SCRATCH_0__SEG_MASK__GFX09                   0x0000c000L
#define SQ_SCRATCH_0__SLC_MASK__GFX09                   0x00020000L
#define SQ_SCRATCH_1__ADDR_MASK__GFX09                  0x000000ffL
#define SQ_SCRATCH_1__DATA_MASK__GFX09                  0x0000ff00L
#define SQ_SCRATCH_1__NV_MASK__GFX09                    0x00800000L
#define SQ_SCRATCH_1__SADDR_MASK__GFX09                 0x007f0000L
#define SQ_SCRATCH_1__VDST_MASK__GFX09                  0xff000000L
#define SQ_SHADER_TBA_HI__ADDR_HI_MASK                  0x000000ffL
#define SQ_SHADER_TBA_LO__ADDR_LO_MASK                  0xffffffffL
#define SQ_SHADER_TMA_HI__ADDR_HI_MASK                  0x000000ffL
#define SQ_SHADER_TMA_LO__ADDR_LO_MASK                  0xffffffffL
#define SQ_SMEM_0__ENCODING_MASK__GFX09                 0xfc000000L
#define SQ_SMEM_0__GLC_MASK__GFX09                      0x00010000L
#define SQ_SMEM_0__IMM_MASK__GFX09                      0x00020000L
#define SQ_SMEM_0__NV_MASK__GFX09                       0x00008000L
#define SQ_SMEM_0__OP_MASK__GFX09                       0x03fc0000L
#define SQ_SMEM_0__SBASE_MASK__GFX09                    0x0000003fL
#define SQ_SMEM_0__SDATA_MASK__GFX09                    0x00001fc0L
#define SQ_SMEM_0__SOFFSET_EN_MASK__GFX09               0x00004000L
#define SQ_SMEM_1__OFFSET_MASK__GFX09                   0x001fffffL
#define SQ_SMEM_1__SOFFSET_MASK__GFX09                  0xfe000000L
#define SQ_SOP1__ENCODING_MASK__GFX09                   0xff800000L
#define SQ_SOP1__OP_MASK__GFX09                         0x0000ff00L
#define SQ_SOP1__SDST_MASK__GFX09                       0x007f0000L
#define SQ_SOP1__SSRC0_MASK__GFX09                      0x000000ffL
#define SQ_SOP2__ENCODING_MASK__GFX09                   0xc0000000L
#define SQ_SOP2__OP_MASK__GFX09                         0x3f800000L
#define SQ_SOP2__SDST_MASK__GFX09                       0x007f0000L
#define SQ_SOP2__SSRC0_MASK__GFX09                      0x000000ffL
#define SQ_SOP2__SSRC1_MASK__GFX09                      0x0000ff00L
#define SQ_SOPC__ENCODING_MASK__GFX09                   0xff800000L
#define SQ_SOPC__OP_MASK__GFX09                         0x007f0000L
#define SQ_SOPC__SSRC0_MASK__GFX09                      0x000000ffL
#define SQ_SOPC__SSRC1_MASK__GFX09                      0x0000ff00L
#define SQ_SOPK__ENCODING_MASK__GFX09                   0xf0000000L
#define SQ_SOPK__OP_MASK__GFX09                         0x0f800000L
#define SQ_SOPK__SDST_MASK__GFX09                       0x007f0000L
#define SQ_SOPK__SIMM16_MASK__GFX09                     0x0000ffffL
#define SQ_SOPP__ENCODING_MASK__GFX09                   0xff800000L
#define SQ_SOPP__OP_MASK__GFX09                         0x007f0000L
#define SQ_SOPP__SIMM16_MASK__GFX09                     0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK__GFX09    0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK__GFX09    0xffff0000L
#define SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK__GFX09      0x0000000fL
#define SQ_THREAD_TRACE_BASE__ADDR_MASK__GFX09          0xffffffffL
#define SQ_THREAD_TRACE_CNTR__CNTR_MASK__GFX09          0xffffffffL
#define SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK__GFX09  0x80000000L
#define SQ_THREAD_TRACE_HIWATER__HIWATER_MASK__GFX09    0x00000007L
#define SQ_THREAD_TRACE_MASK__CU_SEL_MASK__GFX09        0x0000001fL
#define SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK__GFX09  0x00000080L
#define SQ_THREAD_TRACE_MASK__SH_SEL_MASK__GFX09        0x00000020L
#define SQ_THREAD_TRACE_MASK__SIMD_EN_MASK__GFX09       0x00000f00L
#define SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK__GFX09  0x00004000L
#define SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK__GFX09   0x00008000L
#define SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK__GFX09    0x00003000L
#define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK__GFX09  0x02000000L
#define SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK__GFX09  0x01800000L
#define SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK__GFX09  0x40000000L
#define SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK__GFX09    0x18000000L
#define SQ_THREAD_TRACE_MODE__MASK_CS_MASK__GFX09       0x001c0000L
#define SQ_THREAD_TRACE_MODE__MASK_ES_MASK__GFX09       0x00000e00L
#define SQ_THREAD_TRACE_MODE__MASK_GS_MASK__GFX09       0x000001c0L
#define SQ_THREAD_TRACE_MODE__MASK_HS_MASK__GFX09       0x00007000L
#define SQ_THREAD_TRACE_MODE__MASK_LS_MASK__GFX09       0x00038000L
#define SQ_THREAD_TRACE_MODE__MASK_PS_MASK__GFX09       0x00000007L
#define SQ_THREAD_TRACE_MODE__MASK_VS_MASK__GFX09       0x00000038L
#define SQ_THREAD_TRACE_MODE__MODE_MASK__GFX09          0x00600000L
#define SQ_THREAD_TRACE_MODE__TC_PERF_EN_MASK__GFX09    0x04000000L
#define SQ_THREAD_TRACE_MODE__TEST_MODE_MASK__GFX09     0x20000000L
#define SQ_THREAD_TRACE_MODE__WRAP_MASK__GFX09          0x80000000L
#define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK__GFX09 0x0000ffffL
#define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK__GFX09 0xffff0000L
#define SQ_THREAD_TRACE_SIZE__SIZE_MASK__GFX09          0x003fffffL
#define SQ_THREAD_TRACE_STATUS__FULL_MASK__GFX09        0x80000000L
#define SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK__GFX09     0x20000000L
#define SQ_THREAD_TRACE_STATUS__UTC_ERROR_MASK__GFX09   0x10000000L
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK__GFX09 0xffffffffL
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK__GFX09 0x01000000L
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK__GFX09 0x00ff0000L
#define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK__GFX09 0x0000ffffL
#define SQ_THREAD_TRACE_USERDATA_0__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_1__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_2__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_3__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK__GFX09 0x0000fc00L
#define SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK__GFX09   0x00000020L
#define SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK__GFX09   0x000001c0L
#define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK__GFX09 0xffff0000L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK__GFX09 0x00000600L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TRAP_ERROR_MASK__GFX09 0x00008000L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK__GFX09 0x000001e0L
#define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK__GFX09 0x00ffffffL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK__GFX09 0x000003c0L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK__GFX09 0xffff0000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID_MASK__GFX09 0x00000020L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK__GFX09 0x0000c000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK__GFX09 0x00003c00L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK__GFX09 0x0000ffffL
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK__GFX09 0x0000f800L
#define SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK__GFX09  0x00000600L
#define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK__GFX09  0x000001e0L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK__GFX09   0x00000300L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK__GFX09   0x00000c00L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK__GFX09   0x00003000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK__GFX09   0x0000c000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK__GFX09   0x00030000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK__GFX09   0x000c0000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK__GFX09   0x00300000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK__GFX09   0x00c00000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK__GFX09   0x03000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK__GFX09   0x0c000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK__GFX09 0x00000060L
#define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK__GFX09 0x0000e000L
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK__GFX09    0x00001000L
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK__GFX09 0x00000ff0L
#define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK__GFX09 0x01fff000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK__GFX09 0xfe000000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK__GFX09 0x00000c00L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK__GFX09 0x000003c0L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK__GFX09 0x00000020L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK__GFX09 0x0000003fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK__GFX09 0x0007ffc0L
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK__GFX09 0xfff80000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK__GFX09 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK__GFX09 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK__GFX09 0xffff0000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK__GFX09 0x00000200L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK__GFX09 0x00008000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK__GFX09 0x00004000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK__GFX09 0x00001c00L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK__GFX09 0xffffffffL
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK__GFX09 0xffff0000L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK__GFX09 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK__GFX09 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK__GFX09 0x0000fe00L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK__GFX09 0x0000ffffL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK__GFX09 0xffff0000L
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK__GFX09 0xffffffffL
#define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK__GFX09 0x1fc00000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK__GFX09 0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK__GFX09 0x001f0000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK__GFX09 0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK__GFX09 0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK__GFX09 0xe0000000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK__GFX09 0x00200000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK__GFX09 0x00003c00L
#define SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK__GFX09    0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK__GFX09    0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK__GFX09  0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK__GFX09 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK__GFX09 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK__GFX09  0x00003c00L
#define SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK__GFX09   0xc0000000L
#define SQ_THREAD_TRACE_WPTR__WPTR_MASK__GFX09          0x3fffffffL
#define SQ_TIME_HI__TIME_MASK                           0xffffffffL
#define SQ_TIME_LO__TIME_MASK                           0xffffffffL
#define SQ_UTCL1_CNTL1__CLIENTID_MASK__GFX09            0x0000ff80L
#define SQ_UTCL1_CNTL1__ENABLE_LFIFO_PRI_ARB_MASK__GFX09 0x00040000L
#define SQ_UTCL1_CNTL1__ENABLE_PUSH_LFIFO_MASK__GFX09   0x00020000L
#define SQ_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK__GFX09    0x00000001L
#define SQ_UTCL1_CNTL1__FORCE_IN_ORDER_MASK__GFX09      0x08000000L
#define SQ_UTCL1_CNTL1__FORCE_MISS_MASK__GFX09          0x04000000L
#define SQ_UTCL1_CNTL1__GPUVM_64K_DEF_MASK__GFX09       0x00000002L
#define SQ_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK__GFX09     0x00000004L
#define SQ_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK__GFX09 0xc0000000L
#define SQ_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK__GFX09 0x30000000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_MASK__GFX09  0x02000000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_ALL_VMID_MASK__GFX09 0x00800000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_TOGGLE_MASK__GFX09 0x01000000L
#define SQ_UTCL1_CNTL1__REG_INVALIDATE_VMID_MASK__GFX09 0x00780000L
#define SQ_UTCL1_CNTL1__RESP_FAULT_MODE_MASK__GFX09     0x00000060L
#define SQ_UTCL1_CNTL1__RESP_MODE_MASK__GFX09           0x00000018L
#define SQ_UTCL1_CNTL1__USERVM_DIS_MASK__GFX09          0x00010000L
#define SQ_UTCL1_CNTL2__DIS_EDC_MASK__GFX09             0x00000800L
#define SQ_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK__GFX09 0x04000000L
#define SQ_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK__GFX09 0x00008000L
#define SQ_UTCL1_CNTL2__FORCE_SNOOP_MASK__GFX09         0x00004000L
#define SQ_UTCL1_CNTL2__GPUVM_INV_MODE_MASK__GFX09      0x00001000L
#define SQ_UTCL1_CNTL2__LFIFO_SCAN_DISABLE_MASK__GFX09  0x00000100L
#define SQ_UTCL1_CNTL2__LINE_VALID_MASK__GFX09          0x00000400L
#define SQ_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK__GFX09      0x00000200L
#define SQ_UTCL1_CNTL2__PREFETCH_PAGE_MASK__GFX09       0xf0000000L
#define SQ_UTCL1_CNTL2__RETRY_TIMER_MASK__GFX09         0x007f0000L
#define SQ_UTCL1_CNTL2__SHOOTDOWN_OPT_MASK__GFX09       0x00002000L
#define SQ_UTCL1_CNTL2__SPARE_MASK__GFX09               0x000000ffL
#define SQ_UTCL1_STATUS__FAULT_DETECTED_MASK__GFX09     0x00000001L
#define SQ_UTCL1_STATUS__PRT_DETECTED_MASK__GFX09       0x00000004L
#define SQ_UTCL1_STATUS__RESERVED_MASK__GFX09           0x0000fff8L
#define SQ_UTCL1_STATUS__RETRY_DETECTED_MASK__GFX09     0x00000002L
#define SQ_UTCL1_STATUS__UNUSED_MASK__GFX09             0xffff0000L
#define SQ_VINTRP__ATTRCHAN_MASK__GFX09                 0x00000300L
#define SQ_VINTRP__ATTR_MASK__GFX09                     0x0000fc00L
#define SQ_VINTRP__ENCODING_MASK__GFX09                 0xfc000000L
#define SQ_VINTRP__OP_MASK__GFX09                       0x00030000L
#define SQ_VINTRP__VDST_MASK__GFX09                     0x03fc0000L
#define SQ_VINTRP__VSRC_MASK__GFX09                     0x000000ffL
#define SQ_VOP1__ENCODING_MASK__GFX09                   0xfe000000L
#define SQ_VOP1__OP_MASK__GFX09                         0x0001fe00L
#define SQ_VOP1__SRC0_MASK__GFX09                       0x000001ffL
#define SQ_VOP1__VDST_MASK__GFX09                       0x01fe0000L
#define SQ_VOP2__ENCODING_MASK__GFX09                   0x80000000L
#define SQ_VOP2__OP_MASK__GFX09                         0x7e000000L
#define SQ_VOP2__SRC0_MASK__GFX09                       0x000001ffL
#define SQ_VOP2__VDST_MASK__GFX09                       0x01fe0000L
#define SQ_VOP2__VSRC1_MASK__GFX09                      0x0001fe00L
#define SQ_VOP3P_0__CLAMP_MASK__GFX09                   0x00008000L
#define SQ_VOP3P_0__ENCODING_MASK__GFX09                0xff800000L
#define SQ_VOP3P_0__NEG_HI_MASK__GFX09                  0x00000700L
#define SQ_VOP3P_0__OP_MASK__GFX09                      0x007f0000L
#define SQ_VOP3P_0__OP_SEL_HI_2_MASK__GFX09             0x00004000L
#define SQ_VOP3P_0__OP_SEL_MASK__GFX09                  0x00003800L
#define SQ_VOP3P_0__VDST_MASK__GFX09                    0x000000ffL
#define SQ_VOP3P_1__NEG_MASK__GFX09                     0xe0000000L
#define SQ_VOP3P_1__OP_SEL_HI_MASK__GFX09               0x18000000L
#define SQ_VOP3P_1__SRC0_MASK__GFX09                    0x000001ffL
#define SQ_VOP3P_1__SRC1_MASK__GFX09                    0x0003fe00L
#define SQ_VOP3P_1__SRC2_MASK__GFX09                    0x07fc0000L
#define SQ_VOP3_0_SDST_ENC__CLAMP_MASK__GFX09           0x00008000L
#define SQ_VOP3_0_SDST_ENC__ENCODING_MASK__GFX09        0xfc000000L
#define SQ_VOP3_0_SDST_ENC__OP_MASK__GFX09              0x03ff0000L
#define SQ_VOP3_0_SDST_ENC__SDST_MASK__GFX09            0x00007f00L
#define SQ_VOP3_0_SDST_ENC__VDST_MASK__GFX09            0x000000ffL
#define SQ_VOP3_0__ABS_MASK__GFX09                      0x00000700L
#define SQ_VOP3_0__CLAMP_MASK__GFX09                    0x00008000L
#define SQ_VOP3_0__ENCODING_MASK__GFX09                 0xfc000000L
#define SQ_VOP3_0__OP_MASK__GFX09                       0x03ff0000L
#define SQ_VOP3_0__OP_SEL_MASK__GFX09                   0x00007800L
#define SQ_VOP3_0__VDST_MASK__GFX09                     0x000000ffL
#define SQ_VOP3_1__NEG_MASK__GFX09                      0xe0000000L
#define SQ_VOP3_1__OMOD_MASK__GFX09                     0x18000000L
#define SQ_VOP3_1__SRC0_MASK__GFX09                     0x000001ffL
#define SQ_VOP3_1__SRC1_MASK__GFX09                     0x0003fe00L
#define SQ_VOP3_1__SRC2_MASK__GFX09                     0x07fc0000L
#define SQ_VOPC__ENCODING_MASK__GFX09                   0xfe000000L
#define SQ_VOPC__OP_MASK__GFX09                         0x01fe0000L
#define SQ_VOPC__SRC0_MASK__GFX09                       0x000001ffL
#define SQ_VOPC__VSRC1_MASK__GFX09                      0x0001fe00L
#define SQ_VOP_DPP__BANK_MASK_MASK__GFX09               0x0f000000L
#define SQ_VOP_DPP__BOUND_CTRL_MASK__GFX09              0x00080000L
#define SQ_VOP_DPP__DPP_CTRL_MASK__GFX09                0x0001ff00L
#define SQ_VOP_DPP__ROW_MASK_MASK__GFX09                0xf0000000L
#define SQ_VOP_DPP__SRC0_ABS_MASK__GFX09                0x00200000L
#define SQ_VOP_DPP__SRC0_MASK__GFX09                    0x000000ffL
#define SQ_VOP_DPP__SRC0_NEG_MASK__GFX09                0x00100000L
#define SQ_VOP_DPP__SRC1_ABS_MASK__GFX09                0x00800000L
#define SQ_VOP_DPP__SRC1_NEG_MASK__GFX09                0x00400000L
#define SQ_VOP_SDWA_SDST_ENC__S0_MASK__GFX09            0x00800000L
#define SQ_VOP_SDWA_SDST_ENC__S1_MASK__GFX09            0x80000000L
#define SQ_VOP_SDWA_SDST_ENC__SDST_MASK__GFX09          0x00007f00L
#define SQ_VOP_SDWA_SDST_ENC__SD_MASK__GFX09            0x00008000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_ABS_MASK__GFX09      0x00200000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_MASK__GFX09          0x000000ffL
#define SQ_VOP_SDWA_SDST_ENC__SRC0_NEG_MASK__GFX09      0x00100000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_SEL_MASK__GFX09      0x00070000L
#define SQ_VOP_SDWA_SDST_ENC__SRC0_SEXT_MASK__GFX09     0x00080000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_ABS_MASK__GFX09      0x20000000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_NEG_MASK__GFX09      0x10000000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_SEL_MASK__GFX09      0x07000000L
#define SQ_VOP_SDWA_SDST_ENC__SRC1_SEXT_MASK__GFX09     0x08000000L
#define SQ_VOP_SDWA__CLAMP_MASK__GFX09                  0x00002000L
#define SQ_VOP_SDWA__DST_SEL_MASK__GFX09                0x00000700L
#define SQ_VOP_SDWA__DST_UNUSED_MASK__GFX09             0x00001800L
#define SQ_VOP_SDWA__OMOD_MASK__GFX09                   0x0000c000L
#define SQ_VOP_SDWA__S0_MASK__GFX09                     0x00800000L
#define SQ_VOP_SDWA__S1_MASK__GFX09                     0x80000000L
#define SQ_VOP_SDWA__SRC0_ABS_MASK__GFX09               0x00200000L
#define SQ_VOP_SDWA__SRC0_MASK__GFX09                   0x000000ffL
#define SQ_VOP_SDWA__SRC0_NEG_MASK__GFX09               0x00100000L
#define SQ_VOP_SDWA__SRC0_SEL_MASK__GFX09               0x00070000L
#define SQ_VOP_SDWA__SRC0_SEXT_MASK__GFX09              0x00080000L
#define SQ_VOP_SDWA__SRC1_ABS_MASK__GFX09               0x20000000L
#define SQ_VOP_SDWA__SRC1_NEG_MASK__GFX09               0x10000000L
#define SQ_VOP_SDWA__SRC1_SEL_MASK__GFX09               0x07000000L
#define SQ_VOP_SDWA__SRC1_SEXT_MASK__GFX09              0x08000000L
#define SQ_WAVE_EXEC_HI__EXEC_HI_MASK                   0xffffffffL
#define SQ_WAVE_EXEC_LO__EXEC_LO_MASK                   0xffffffffL
#define SQ_WAVE_FLUSH_IB__UNUSED_MASK                   0xffffffffL
#define SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK               0x0f000000L
#define SQ_WAVE_HW_ID__CU_ID_MASK__GFX09                0x00000f00L
#define SQ_WAVE_HW_ID__ME_ID_MASK__GFX09                0xc0000000L
#define SQ_WAVE_HW_ID__PIPE_ID_MASK__GFX09              0x000000c0L
#define SQ_WAVE_HW_ID__QUEUE_ID_MASK__GFX09             0x07000000L
#define SQ_WAVE_HW_ID__SE_ID_MASK__GFX09                0x00006000L
#define SQ_WAVE_HW_ID__SH_ID_MASK__GFX09                0x00001000L
#define SQ_WAVE_HW_ID__SIMD_ID_MASK__GFX09              0x00000030L
#define SQ_WAVE_HW_ID__STATE_ID_MASK__GFX09             0x38000000L
#define SQ_WAVE_HW_ID__TG_ID_MASK__GFX09                0x000f0000L
#define SQ_WAVE_HW_ID__VM_ID_MASK__GFX09                0x00f00000L
#define SQ_WAVE_HW_ID__WAVE_ID_MASK__GFX09              0x0000000fL
#define SQ_WAVE_IB_DBG0__ECC_ST_MASK__GFX09             0x03000000L
#define SQ_WAVE_IB_DBG0__HYB_CNT_MASK__GFX09            0x18000000L
#define SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK__GFX09          0x00000300L
#define SQ_WAVE_IB_DBG0__IBUF_ST_MASK__GFX09            0x00000007L
#define SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK__GFX09          0x00000c00L
#define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK__GFX09        0x000f0000L
#define SQ_WAVE_IB_DBG0__IS_HYB_MASK__GFX09             0x04000000L
#define SQ_WAVE_IB_DBG0__KILL_MASK__GFX09               0x20000000L
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK__GFX09   0x40000000L
#define SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK__GFX09       0x00000010L
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_HI_MASK__GFX09 0x80000000L
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK__GFX09    0x000000e0L
#define SQ_WAVE_IB_DBG0__PC_INVALID_MASK__GFX09         0x00000008L
#define SQ_WAVE_IB_DBG1__IXNACK_MASK__GFX09             0x00000001L
#define SQ_WAVE_IB_DBG1__MISC_CNT_MASK                  0xfe000000L
#define SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK             0x00000004L
#define SQ_WAVE_IB_DBG1__XNACK_MASK                     0x00000002L
#define SQ_WAVE_IB_STS__EXP_CNT_MASK                    0x00000070L
#define SQ_WAVE_IB_STS__FIRST_REPLAY_MASK               0x00008000L
#define SQ_WAVE_IB_STS__LGKM_CNT_MASK                   0x00000f00L
#define SQ_WAVE_IB_STS__VALU_CNT_MASK                   0x00007000L
#define SQ_WAVE_IB_STS__VM_CNT_HI_MASK                  0x00c00000L
#define SQ_WAVE_IB_STS__VM_CNT_MASK                     0x0000000fL
#define SQ_WAVE_INST_DW0__INST_DW0_MASK                 0xffffffffL
#define SQ_WAVE_INST_DW1__INST_DW1_MASK__GFX09          0xffffffffL
#define SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK                0x001ff000L
#define SQ_WAVE_M0__M0_MASK                             0xffffffffL
#define SQ_WAVE_MODE__CSP_MASK                          0xe0000000L
#define SQ_WAVE_MODE__DEBUG_EN_MASK                     0x00000800L
#define SQ_WAVE_MODE__DX10_CLAMP_MASK                   0x00000100L
#define SQ_WAVE_MODE__EXCP_EN_MASK                      0x001ff000L
#define SQ_WAVE_MODE__FP16_OVFL_MASK                    0x00800000L
#define SQ_WAVE_MODE__FP_DENORM_MASK                    0x000000f0L
#define SQ_WAVE_MODE__FP_ROUND_MASK                     0x0000000fL
#define SQ_WAVE_MODE__GPR_IDX_EN_MASK__GFX09            0x08000000L
#define SQ_WAVE_MODE__IEEE_MASK                         0x00000200L
#define SQ_WAVE_MODE__LOD_CLAMPED_MASK                  0x00000400L
#define SQ_WAVE_MODE__POPS_PACKER0_MASK__GFX09          0x01000000L
#define SQ_WAVE_MODE__POPS_PACKER1_MASK__GFX09          0x02000000L
#define SQ_WAVE_MODE__VSKIP_MASK                        0x10000000L
#define SQ_WAVE_PC_HI__PC_HI_MASK                       0x0000ffffL
#define SQ_WAVE_PC_LO__PC_LO_MASK                       0xffffffffL
#define SQ_WAVE_STATUS__ALLOW_REPLAY_MASK__GFX09        0x00400000L
#define SQ_WAVE_STATUS__COND_DBG_SYS_MASK               0x00200000L
#define SQ_WAVE_STATUS__COND_DBG_USER_MASK              0x00100000L
#define SQ_WAVE_STATUS__ECC_ERR_MASK                    0x00020000L
#define SQ_WAVE_STATUS__EXECZ_MASK                      0x00000200L
#define SQ_WAVE_STATUS__EXPORT_RDY_MASK                 0x00000100L
#define SQ_WAVE_STATUS__FATAL_HALT_MASK                 0x00800000L
#define SQ_WAVE_STATUS__HALT_MASK                       0x00002000L
#define SQ_WAVE_STATUS__IN_BARRIER_MASK                 0x00001000L
#define SQ_WAVE_STATUS__IN_TG_MASK                      0x00000800L
#define SQ_WAVE_STATUS__MUST_EXPORT_MASK                0x08000000L
#define SQ_WAVE_STATUS__PERF_EN_MASK                    0x00080000L
#define SQ_WAVE_STATUS__PRIV_MASK                       0x00000020L
#define SQ_WAVE_STATUS__SCC_MASK                        0x00000001L
#define SQ_WAVE_STATUS__SKIP_EXPORT_MASK                0x00040000L
#define SQ_WAVE_STATUS__SPI_PRIO_MASK                   0x00000006L
#define SQ_WAVE_STATUS__TRAP_EN_MASK                    0x00000040L
#define SQ_WAVE_STATUS__TRAP_MASK                       0x00004000L
#define SQ_WAVE_STATUS__TTRACE_CU_EN_MASK__GFX09        0x00008000L
#define SQ_WAVE_STATUS__TTRACE_EN_MASK                  0x00000080L
#define SQ_WAVE_STATUS__USER_PRIO_MASK                  0x00000018L
#define SQ_WAVE_STATUS__VALID_MASK                      0x00010000L
#define SQ_WAVE_STATUS__VCCZ_MASK                       0x00000400L
#define SQ_WAVE_TRAPSTS__DP_RATE_MASK                   0xe0000000L
#define SQ_WAVE_TRAPSTS__EXCP_HI_MASK                   0x00007000L
#define SQ_WAVE_TRAPSTS__EXCP_MASK                      0x000001ffL
#define SQ_WAVE_TRAPSTS__ILLEGAL_INST_MASK              0x00000800L
#define SQ_WAVE_TRAPSTS__SAVECTX_MASK                   0x00000400L
#define SQ_WAVE_TRAPSTS__XNACK_ERROR_MASK               0x10000000L
#define SQ_WAVE_TTMP0__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP10__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP11__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP12__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP13__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP14__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP15__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP1__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP2__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP3__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP4__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP5__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP6__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP7__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP8__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP9__DATA_MASK                        0xffffffffL
#define SQ_WREXEC_EXEC_HI__ADDR_HI_MASK                 0x0000ffffL
#define SQ_WREXEC_EXEC_HI__ATC_MASK__GFX09              0x08000000L
#define SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK              0x04000000L
#define SQ_WREXEC_EXEC_HI__MSB_MASK                     0x80000000L
#define SQ_WREXEC_EXEC_HI__MTYPE_MASK                   0x70000000L
#define SQ_WREXEC_EXEC_LO__ADDR_LO_MASK                 0xffffffffL
#define SX_BLEND_OPT_CONTROL__MRT0_ALPHA_OPT_DISABLE_MASK 0x00000002L
#define SX_BLEND_OPT_CONTROL__MRT0_COLOR_OPT_DISABLE_MASK 0x00000001L
#define SX_BLEND_OPT_CONTROL__MRT1_ALPHA_OPT_DISABLE_MASK 0x00000020L
#define SX_BLEND_OPT_CONTROL__MRT1_COLOR_OPT_DISABLE_MASK 0x00000010L
#define SX_BLEND_OPT_CONTROL__MRT2_ALPHA_OPT_DISABLE_MASK 0x00000200L
#define SX_BLEND_OPT_CONTROL__MRT2_COLOR_OPT_DISABLE_MASK 0x00000100L
#define SX_BLEND_OPT_CONTROL__MRT3_ALPHA_OPT_DISABLE_MASK 0x00002000L
#define SX_BLEND_OPT_CONTROL__MRT3_COLOR_OPT_DISABLE_MASK 0x00001000L
#define SX_BLEND_OPT_CONTROL__MRT4_ALPHA_OPT_DISABLE_MASK 0x00020000L
#define SX_BLEND_OPT_CONTROL__MRT4_COLOR_OPT_DISABLE_MASK 0x00010000L
#define SX_BLEND_OPT_CONTROL__MRT5_ALPHA_OPT_DISABLE_MASK 0x00200000L
#define SX_BLEND_OPT_CONTROL__MRT5_COLOR_OPT_DISABLE_MASK 0x00100000L
#define SX_BLEND_OPT_CONTROL__MRT6_ALPHA_OPT_DISABLE_MASK 0x02000000L
#define SX_BLEND_OPT_CONTROL__MRT6_COLOR_OPT_DISABLE_MASK 0x01000000L
#define SX_BLEND_OPT_CONTROL__MRT7_ALPHA_OPT_DISABLE_MASK 0x20000000L
#define SX_BLEND_OPT_CONTROL__MRT7_COLOR_OPT_DISABLE_MASK 0x10000000L
#define SX_BLEND_OPT_CONTROL__PIXEN_ZERO_OPT_DISABLE_MASK 0x80000000L
#define SX_BLEND_OPT_EPSILON__MRT0_EPSILON_MASK         0x0000000fL
#define SX_BLEND_OPT_EPSILON__MRT1_EPSILON_MASK         0x000000f0L
#define SX_BLEND_OPT_EPSILON__MRT2_EPSILON_MASK         0x00000f00L
#define SX_BLEND_OPT_EPSILON__MRT3_EPSILON_MASK         0x0000f000L
#define SX_BLEND_OPT_EPSILON__MRT4_EPSILON_MASK         0x000f0000L
#define SX_BLEND_OPT_EPSILON__MRT5_EPSILON_MASK         0x00f00000L
#define SX_BLEND_OPT_EPSILON__MRT6_EPSILON_MASK         0x0f000000L
#define SX_BLEND_OPT_EPSILON__MRT7_EPSILON_MASK         0xf0000000L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_BYPASS_MASK       0x00000200L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x00000400L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DONT_RD_DST_MASK  0x00000100L
#define SX_DEBUG_1__DISABLE_PIX_EN_ZERO_OPT_MASK        0x00001000L
#define SX_DEBUG_1__DISABLE_QUAD_PAIR_OPT_MASK          0x00000800L
#define SX_DEBUG_1__PC_CFG_MASK__GFX09                  0x00002000L
#define SX_DEBUG_1__SX_DB_QUAD_CREDIT_MASK              0x0000007fL
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL0_BUSY_MASK__GFX09 0x80000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL1_BUSY_MASK__GFX09 0x40000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL2_BUSY_MASK__GFX09 0x20000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK0_VAL3_BUSY_MASK__GFX09 0x10000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL0_BUSY_MASK__GFX09 0x08000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL1_BUSY_MASK__GFX09 0x04000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL2_BUSY_MASK__GFX09 0x02000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK1_VAL3_BUSY_MASK__GFX09 0x01000000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL0_BUSY_MASK__GFX09 0x00800000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL1_BUSY_MASK__GFX09 0x00400000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL2_BUSY_MASK__GFX09 0x00200000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK2_VAL3_BUSY_MASK__GFX09 0x00100000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL0_BUSY_MASK__GFX09 0x00080000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL1_BUSY_MASK__GFX09 0x00040000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL2_BUSY_MASK__GFX09 0x00020000L
#define SX_DEBUG_BUSY_2__COL_BUFF2_BANK3_VAL3_BUSY_MASK__GFX09 0x00010000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL0_BUSY_MASK__GFX09 0x00008000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL1_BUSY_MASK__GFX09 0x00004000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL2_BUSY_MASK__GFX09 0x00002000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK0_VAL3_BUSY_MASK__GFX09 0x00001000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL0_BUSY_MASK__GFX09 0x00000800L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL1_BUSY_MASK__GFX09 0x00000400L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL2_BUSY_MASK__GFX09 0x00000200L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK1_VAL3_BUSY_MASK__GFX09 0x00000100L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL0_BUSY_MASK__GFX09 0x00000080L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL0_BUSY_MASK__GFX09 0x80000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL1_BUSY_MASK__GFX09 0x40000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL2_BUSY_MASK__GFX09 0x20000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK0_VAL3_BUSY_MASK__GFX09 0x10000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL0_BUSY_MASK__GFX09 0x08000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL1_BUSY_MASK__GFX09 0x04000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL2_BUSY_MASK__GFX09 0x02000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK1_VAL3_BUSY_MASK__GFX09 0x01000000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL0_BUSY_MASK__GFX09 0x00800000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL1_BUSY_MASK__GFX09 0x00400000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL2_BUSY_MASK__GFX09 0x00200000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK2_VAL3_BUSY_MASK__GFX09 0x00100000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL0_BUSY_MASK__GFX09 0x00080000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL1_BUSY_MASK__GFX09 0x00040000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL2_BUSY_MASK__GFX09 0x00020000L
#define SX_DEBUG_BUSY_3__COL_BUFF0_BANK3_VAL3_BUSY_MASK__GFX09 0x00010000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL0_BUSY_MASK__GFX09 0x00008000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL1_BUSY_MASK__GFX09 0x00004000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL2_BUSY_MASK__GFX09 0x00002000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK0_VAL3_BUSY_MASK__GFX09 0x00001000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL0_BUSY_MASK__GFX09 0x00000800L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL1_BUSY_MASK__GFX09 0x00000400L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL2_BUSY_MASK__GFX09 0x00000200L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK1_VAL3_BUSY_MASK__GFX09 0x00000100L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL0_BUSY_MASK__GFX09 0x00000080L
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ1_ADJ_MASK__GFX09 0x40000000L
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ1_MASK__GFX09 0x20000000L
#define SX_DEBUG_BUSY_4__COL_BLEND3_DATA_VALIDQ2_MASK__GFX09 0x80000000L
#define SX_DEBUG_BUSY_4__COL_DBIF0_FIFO_BUSY_MASK__GFX09 0x08000000L
#define SX_DEBUG_BUSY_4__COL_DBIF0_QUAD_FREE_MASK__GFX09 0x10000000L
#define SX_DEBUG_BUSY_4__COL_DBIF0_SENDFREE_BUSY_MASK__GFX09 0x04000000L
#define SX_DEBUG_BUSY_4__COL_DBIF1_FIFO_BUSY_MASK__GFX09 0x01000000L
#define SX_DEBUG_BUSY_4__COL_DBIF1_QUAD_FREE_MASK__GFX09 0x02000000L
#define SX_DEBUG_BUSY_4__COL_DBIF1_SENDFREE_BUSY_MASK__GFX09 0x00800000L
#define SX_DEBUG_BUSY_4__COL_DBIF2_FIFO_BUSY_MASK__GFX09 0x00200000L
#define SX_DEBUG_BUSY_4__COL_DBIF2_QUAD_FREE_MASK__GFX09 0x00400000L
#define SX_DEBUG_BUSY_4__COL_DBIF2_SENDFREE_BUSY_MASK__GFX09 0x00100000L
#define SX_DEBUG_BUSY_4__COL_DBIF3_FIFO_BUSY_MASK__GFX09 0x00040000L
#define SX_DEBUG_BUSY_4__COL_DBIF3_QUAD_FREE_MASK__GFX09 0x00080000L
#define SX_DEBUG_BUSY_4__COL_DBIF3_SENDFREE_BUSY_MASK__GFX09 0x00020000L
#define SX_DEBUG_BUSY_4__COL_REQ0_BUSY_MASK__GFX09      0x00008000L
#define SX_DEBUG_BUSY_4__COL_REQ0_CREDIT_BUSY_MASK__GFX09 0x00010000L
#define SX_DEBUG_BUSY_4__COL_REQ0_FREECNT_NE0_MASK__GFX09 0x00002000L
#define SX_DEBUG_BUSY_4__COL_REQ0_IDLE_MASK__GFX09      0x00004000L
#define SX_DEBUG_BUSY_4__COL_REQ1_BUSY_MASK__GFX09      0x00000800L
#define SX_DEBUG_BUSY_4__COL_REQ1_CREDIT_BUSY_MASK__GFX09 0x00001000L
#define SX_DEBUG_BUSY_4__COL_REQ1_FREECNT_NE0_MASK__GFX09 0x00000200L
#define SX_DEBUG_BUSY_4__COL_REQ1_IDLE_MASK__GFX09      0x00000400L
#define SX_DEBUG_BUSY_4__COL_REQ2_BUSY_MASK__GFX09      0x00000080L
#define SX_DEBUG_BUSY_4__COL_REQ2_CREDIT_BUSY_MASK__GFX09 0x00000100L
#define SX_DEBUG_BUSY_4__COL_REQ2_FREECNT_NE0_MASK__GFX09 0x00000020L
#define SX_DEBUG_BUSY_4__COL_REQ2_IDLE_MASK__GFX09      0x00000040L
#define SX_DEBUG_BUSY_4__COL_REQ3_BUSY_MASK__GFX09      0x00000008L
#define SX_DEBUG_BUSY_4__COL_REQ3_CREDIT_BUSY_MASK__GFX09 0x00000010L
#define SX_DEBUG_BUSY_4__COL_REQ3_FREECNT_NE0_MASK__GFX09 0x00000002L
#define SX_DEBUG_BUSY_4__COL_REQ3_IDLE_MASK__GFX09      0x00000004L
#define SX_DEBUG_BUSY_4__COL_SCBD_BUSY_MASK__GFX09      0x00000001L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ1_ADJ_MASK__GFX09 0x00080000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ1_MASK__GFX09 0x00040000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ2_MASK__GFX09 0x00100000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ3_MASK__GFX09 0x00200000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ4_MASK__GFX09 0x00400000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALIDQ5_MASK__GFX09 0x00800000L
#define SX_DEBUG_BUSY_5__COL_BLEND0_DATA_VALID_O_MASK__GFX09 0x01000000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ1_ADJ_MASK__GFX09 0x00001000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ1_MASK__GFX09 0x00000800L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ2_MASK__GFX09 0x00002000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ3_MASK__GFX09 0x00004000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ4_MASK__GFX09 0x00008000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALIDQ5_MASK__GFX09 0x00010000L
#define SX_DEBUG_BUSY_5__COL_BLEND1_DATA_VALID_O_MASK__GFX09 0x00020000L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ1_ADJ_MASK__GFX09 0x00000020L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ1_MASK__GFX09 0x00000010L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ2_MASK__GFX09 0x00000040L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ3_MASK__GFX09 0x00000080L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ4_MASK__GFX09 0x00000100L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALIDQ5_MASK__GFX09 0x00000200L
#define SX_DEBUG_BUSY_5__COL_BLEND2_DATA_VALID_O_MASK__GFX09 0x00000400L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ3_MASK__GFX09 0x00000001L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ4_MASK__GFX09 0x00000002L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALIDQ5_MASK__GFX09 0x00000004L
#define SX_DEBUG_BUSY_5__COL_BLEND3_DATA_VALID_O_MASK__GFX09 0x00000008L
#define SX_DEBUG_BUSY_5__RESERVED_MASK__GFX09           0xfe000000L
#define SX_DEBUG_BUSY__ADDR_BUSYORVAL_MASK              0x80000000L
#define SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK               0x40000000L
#define SX_DEBUG_BUSY__PA_SX_BUSY_MASK                  0x00000004L
#define SX_DEBUG_BUSY__PCCMD_VALID_MASK                 0x08000000L
#define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY_MASK          0x00080000L
#define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY_MASK          0x00040000L
#define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY_MASK          0x00020000L
#define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY_MASK          0x00010000L
#define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY_MASK          0x00008000L
#define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY_MASK          0x00004000L
#define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY_MASK          0x00002000L
#define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY_MASK          0x00001000L
#define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY_MASK          0x00000800L
#define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY_MASK          0x00000400L
#define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY_MASK          0x00000200L
#define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY_MASK          0x00000100L
#define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY_MASK          0x00000080L
#define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY_MASK          0x00000040L
#define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY_MASK          0x00000020L
#define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY_MASK          0x00000010L
#define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS_MASK          0x00000001L
#define SX_DEBUG_BUSY__POS_INMUX_VALID_MASK__GFX09      0x00100000L
#define SX_DEBUG_BUSY__POS_REQUESTER_BUSY_MASK          0x00000002L
#define SX_DEBUG_BUSY__POS_SCBD_BUSY_MASK               0x00000008L
#define SX_DEBUG_BUSY__VDATA0_VALID_MASK                0x20000000L
#define SX_DEBUG_BUSY__VDATA1_VALID_MASK                0x10000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1_MASK__GFX09      0x04000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2_MASK__GFX09      0x02000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3_MASK__GFX09      0x01000000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1_MASK__GFX09      0x00800000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2_MASK__GFX09      0x00400000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3_MASK__GFX09      0x00200000L
#define SX_MRT0_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT0_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT0_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT0_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT0_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT0_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT1_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT1_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT1_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT1_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT1_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT1_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT2_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT2_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT2_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT2_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT2_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT2_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT3_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT3_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT3_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT3_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT3_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT3_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT4_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT4_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT4_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT4_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT4_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT4_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT5_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT5_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT5_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT5_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT5_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT5_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT6_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT6_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT6_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT6_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT6_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT6_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_MRT7_BLEND_OPT__ALPHA_COMB_FCN_MASK          0x07000000L
#define SX_MRT7_BLEND_OPT__ALPHA_DST_OPT_MASK           0x00700000L
#define SX_MRT7_BLEND_OPT__ALPHA_SRC_OPT_MASK           0x00070000L
#define SX_MRT7_BLEND_OPT__COLOR_COMB_FCN_MASK          0x00000700L
#define SX_MRT7_BLEND_OPT__COLOR_DST_OPT_MASK           0x00000070L
#define SX_MRT7_BLEND_OPT__COLOR_SRC_OPT_MASK           0x00000007L
#define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK 0x000003ffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK          0x00f00000L
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2_MASK 0x000003ffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3_MASK 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK          0x00f00000L
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK          0x00f00000L
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK          0x00f00000L
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK 0x000ffc00L
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK 0x000003ffL
#define SX_PS_DOWNCONVERT__MRT0_MASK                    0x0000000fL
#define SX_PS_DOWNCONVERT__MRT1_MASK                    0x000000f0L
#define SX_PS_DOWNCONVERT__MRT2_MASK                    0x00000f00L
#define SX_PS_DOWNCONVERT__MRT3_MASK                    0x0000f000L
#define SX_PS_DOWNCONVERT__MRT4_MASK                    0x000f0000L
#define SX_PS_DOWNCONVERT__MRT5_MASK                    0x00f00000L
#define SX_PS_DOWNCONVERT__MRT6_MASK                    0x0f000000L
#define SX_PS_DOWNCONVERT__MRT7_MASK                    0xf0000000L
#define TA_BC_BASE_ADDR_HI__ADDRESS_MASK                0x000000ffL
#define TA_BC_BASE_ADDR__ADDRESS_MASK                   0xffffffffL
#define TA_CGTT_CTRL__OFF_HYSTERESIS_MASK               0x00000ff0L
#define TA_CGTT_CTRL__ON_DELAY_MASK                     0x0000000fL
#define TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK               0x80000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK               0x40000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK               0x20000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK               0x10000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK               0x08000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK               0x04000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK               0x02000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK               0x01000000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE0_MASK         0x00800000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE1_MASK         0x00400000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE2_MASK         0x00200000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE3_MASK         0x00100000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE4_MASK         0x00080000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE5_MASK         0x00040000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE6_MASK         0x00020000L
#define TA_CGTT_CTRL__SOFT_STALL_OVERRIDE7_MASK         0x00010000L
#define TA_CNTL_AUX__ANISO_ERROR_FP_VBIAS_MASK          0x00001000L
#define TA_CNTL_AUX__ANISO_HALF_THRESH_MASK             0x00000c00L
#define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE_MASK__GFX09     0x00080000L
#define TA_CNTL_AUX__ANISO_RATIO_LUT_MASK               0x00020000L
#define TA_CNTL_AUX__ANISO_STEP_MASK                    0x00004000L
#define TA_CNTL_AUX__ANISO_STEP_ORDER_MASK              0x00002000L
#define TA_CNTL_AUX__ANISO_TAP_MASK                     0x00040000L
#define TA_CNTL_AUX__ANISO_WEIGHT_MODE_MASK             0x00010000L
#define TA_CNTL_AUX__ARRAY_ROUND_MODE_MASK              0xc0000000L
#define TA_CNTL_AUX__CUBEMAP_SLICE_CLAMP_MASK           0x10000000L
#define TA_CNTL_AUX__DETERMINISM_DFMT_NFMT_DISABLE_MASK 0x04000000L
#define TA_CNTL_AUX__DETERMINISM_MISC_DISABLE_MASK      0x00400000L
#define TA_CNTL_AUX__DETERMINISM_OPCODE_STRICT_DISABLE_MASK 0x00200000L
#define TA_CNTL_AUX__DETERMINISM_RESERVED_DISABLE_MASK  0x00100000L
#define TA_CNTL_AUX__DETERMINISM_SAMPLER_MSAA_DISABLE_MASK 0x01000000L
#define TA_CNTL_AUX__DETERMINISM_SAMPLE_C_DFMT_DISABLE_MASK 0x00800000L
#define TA_CNTL_AUX__DETERMINISM_WRITEOP_READFMT_DISABLE_MASK 0x02000000L
#define TA_CNTL_AUX__DISABLE_DWORD_X2_COALESCE_MASK     0x08000000L
#define TA_CNTL_AUX__DISABLE_GATHER4_BC_SWIZZLE_MASK    0x00000080L
#define TA_CNTL_AUX__GATHERH_DST_SEL_MASK               0x00000040L
#define TA_CNTL_AUX__MINMAG_UNNORM_MASK                 0x00008000L
#define TA_CNTL_AUX__NONIMG_ANISO_BYPASS_MASK__GFX09    0x00000200L
#define TA_CNTL_AUX__RESERVED_MASK                      0x0000000eL
#define TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK              0x00000001L
#define TA_CNTL_AUX__TFAULT_EN_OVERRIDE_MASK            0x00000020L
#define TA_CNTL_AUX__TRUNC_SMALL_NEG_MASK               0x20000000L
#define TA_CNTL__ALIGNER_CREDIT_MASK                    0x001f0000L
#define TA_CNTL__FX_XNACK_CREDIT_MASK                   0x0000007fL
#define TA_CNTL__SQ_XNACK_CREDIT_MASK__GFX09            0x00001e00L
#define TA_CNTL__TC_DATA_CREDIT_MASK__GFX09             0x0000e000L
#define TA_CNTL__TD_FIFO_CREDIT_MASK                    0xffc00000L
#define TA_CS_BC_BASE_ADDR_HI__ADDRESS_MASK             0x000000ffL
#define TA_CS_BC_BASE_ADDR__ADDRESS_MASK                0xffffffffL
#define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK        0xf0000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK        0x0f000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK         0x000000ffL
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK         0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK          0x00f00000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK         0x0f000000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK          0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000000ffL
#define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK          0x00f00000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__GFX09  0x0f000000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define TA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__GFX09   0x0003fc00L
#define TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000000ffL
#define TA_RESERVED_010C__Unused_MASK                   0xffffffffL
#define TA_SCRATCH__SCRATCH_MASK                        0xffffffffL
#define TA_STATUS__AL_BUSY_MASK                         0x40000000L
#define TA_STATUS__BUSY_MASK                            0x80000000L
#define TA_STATUS__FA_BUSY_MASK                         0x20000000L
#define TA_STATUS__FA_LFIFO_EMPTYB_MASK                 0x00200000L
#define TA_STATUS__FA_PFIFO_EMPTYB_MASK                 0x00100000L
#define TA_STATUS__FA_SFIFO_EMPTYB_MASK                 0x00400000L
#define TA_STATUS__FG_BUSY_MASK                         0x02000000L
#define TA_STATUS__FG_LFIFO_EMPTYB_MASK                 0x00002000L
#define TA_STATUS__FG_PFIFO_EMPTYB_MASK                 0x00001000L
#define TA_STATUS__FG_SFIFO_EMPTYB_MASK                 0x00004000L
#define TA_STATUS__FL_BUSY_MASK                         0x08000000L
#define TA_STATUS__FL_LFIFO_EMPTYB_MASK                 0x00020000L
#define TA_STATUS__FL_PFIFO_EMPTYB_MASK                 0x00010000L
#define TA_STATUS__FL_SFIFO_EMPTYB_MASK                 0x00040000L
#define TA_STATUS__IN_BUSY_MASK                         0x01000000L
#define TA_STATUS__LA_BUSY_MASK                         0x04000000L
#define TA_STATUS__TA_BUSY_MASK                         0x10000000L
#define TCA_BURST_CTRL__CPF_DISABLE_MASK__GFX09         0x00000040L
#define TCA_BURST_CTRL__CPG_DISABLE_MASK__GFX09         0x00000080L
#define TCA_BURST_CTRL__IA_DISABLE_MASK__GFX09          0x00000100L
#define TCA_BURST_CTRL__MAX_BURST_MASK__GFX09           0x00000007L
#define TCA_BURST_CTRL__PA_DISABLE_MASK__GFX09          0x00004000L
#define TCA_BURST_CTRL__RB_DISABLE_MASK__GFX09          0x00000008L
#define TCA_BURST_CTRL__RLC_DISABLE_MASK__GFX09         0x00002000L
#define TCA_BURST_CTRL__SQC_DISABLE_MASK__GFX09         0x00000020L
#define TCA_BURST_CTRL__SQG_DISABLE_MASK__GFX09         0x00000400L
#define TCA_BURST_CTRL__TCP_DISABLE_MASK__GFX09         0x00000010L
#define TCA_BURST_CTRL__TPI_DISABLE_MASK__GFX09         0x00001000L
#define TCA_BURST_CTRL__UTCL2_DISABLE_MASK__GFX09       0x00000800L
#define TCA_BURST_CTRL__WD_DISABLE_MASK__GFX09          0x00000200L
#define TCA_BURST_MASK__ADDR_MASK_MASK__GFX09           0xffffffffL
#define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK__GFX09  0x00000ff0L
#define TCA_CGTT_SCLK_CTRL__ON_DELAY_MASK__GFX09        0x0000000fL
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK__GFX09  0x80000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK__GFX09  0x40000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK__GFX09  0x20000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK__GFX09  0x10000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK__GFX09  0x08000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK__GFX09  0x04000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK__GFX09  0x02000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK__GFX09  0x01000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK__GFX09 0x00800000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK__GFX09 0x00400000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK__GFX09 0x00200000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK__GFX09 0x00100000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK__GFX09 0x00080000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK__GFX09 0x00040000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK__GFX09 0x00020000L
#define TCA_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK__GFX09 0x00010000L
#define TCA_CTRL__DISABLE_RB_ONLY_TCA_ARBITER_MASK__GFX09 0x00000080L
#define TCA_CTRL__DISABLE_UTCL2_PRIORITY_MASK__GFX09    0x00000040L
#define TCA_CTRL__HOLE_TIMEOUT_MASK__GFX09              0x0000000fL
#define TCA_CTRL__RB_AS_TCI_MASK__GFX09                 0x00000020L
#define TCA_CTRL__RB_STILL_4_PHASE_MASK__GFX09          0x00000010L
#define TCA_DSM_CNTL2__HOLE_FIFO_SED_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define TCA_DSM_CNTL2__HOLE_FIFO_SED_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define TCA_DSM_CNTL2__INJECT_DELAY_MASK__GFX09         0xfc000000L
#define TCA_DSM_CNTL2__REQ_FIFO_SED_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define TCA_DSM_CNTL2__REQ_FIFO_SED_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000003L
#define TCA_DSM_CNTL__HOLE_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000004L
#define TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000018L
#define TCA_DSM_CNTL__REQ_FIFO_SED_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000020L
#define TCA_EDC_CNT__HOLE_FIFO_SED_COUNT_MASK__GFX09    0x00000003L
#define TCA_EDC_CNT__REQ_FIFO_SED_COUNT_MASK__GFX09     0x0000000cL
#define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__GFX09 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__GFX09 0xf0000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__GFX09 0x000003ffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__GFX09 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__GFX09 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__GFX09  0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__GFX09 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__GFX09 0xf0000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__GFX09 0x000003ffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__GFX09 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__GFX09 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__GFX09  0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK__GFX09  0x00000ff0L
#define TCC_CGTT_SCLK_CTRL__ON_DELAY_MASK__GFX09        0x0000000fL
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK__GFX09  0x80000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK__GFX09  0x40000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK__GFX09  0x20000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK__GFX09  0x10000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK__GFX09  0x08000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK__GFX09  0x04000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK__GFX09  0x02000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK__GFX09  0x01000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE0_MASK__GFX09 0x00800000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE1_MASK__GFX09 0x00400000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE2_MASK__GFX09 0x00200000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE3_MASK__GFX09 0x00100000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE4_MASK__GFX09 0x00080000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE5_MASK__GFX09 0x00040000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE6_MASK__GFX09 0x00020000L
#define TCC_CGTT_SCLK_CTRL__SOFT_STALL_OVERRIDE7_MASK__GFX09 0x00010000L
#define TCC_CTRL2__PROBE_FIFO_SIZE_MASK__GFX09          0x0000000fL
#define TCC_CTRL__CACHE_SIZE_MASK__GFX09                0x00000003L
#define TCC_CTRL__LATENCY_FIFO_SIZE_MASK__GFX09         0x000f0000L
#define TCC_CTRL__LINEAR_SET_HASH_MASK__GFX09           0x00200000L
#define TCC_CTRL__MDC_SECTOR_SIZE_MASK__GFX09           0x0c000000L
#define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE_MASK__GFX09    0xf0000000L
#define TCC_CTRL__MDC_SIZE_MASK__GFX09                  0x03000000L
#define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE_MASK__GFX09 0x00000f00L
#define TCC_CTRL__RATE_MASK__GFX09                      0x0000000cL
#define TCC_CTRL__SRC_FIFO_SIZE_MASK__GFX09             0x0000f000L
#define TCC_CTRL__WRITEBACK_MARGIN_MASK__GFX09          0x000000f0L
#define TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x18000000L
#define TCC_DSM_CNTL2A__CACHE_TAG_PROBE_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x20000000L
#define TCC_DSM_CNTL2A__IN_USE_DEC_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define TCC_DSM_CNTL2A__IN_USE_DEC_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define TCC_DSM_CNTL2A__IN_USE_TRANSFER_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define TCC_DSM_CNTL2A__IN_USE_TRANSFER_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define TCC_DSM_CNTL2A__RETURN_CONTROL_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000600L
#define TCC_DSM_CNTL2A__RETURN_CONTROL_SELECT_INJECT_DELAY_MASK__GFX09 0x00000800L
#define TCC_DSM_CNTL2A__RETURN_DATA_ENABLE_ERROR_INJECT_MASK__GFX09 0x000000c0L
#define TCC_DSM_CNTL2A__RETURN_DATA_SELECT_INJECT_DELAY_MASK__GFX09 0x00000100L
#define TCC_DSM_CNTL2A__SRC_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00600000L
#define TCC_DSM_CNTL2A__SRC_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x03000000L
#define TCC_DSM_CNTL2A__SRC_FIFO_NEXT_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x04000000L
#define TCC_DSM_CNTL2A__SRC_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00800000L
#define TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00003000L
#define TCC_DSM_CNTL2A__UC_ATOMIC_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00004000L
#define TCC_DSM_CNTL2A__WRITE_CACHE_READ_ENABLE_ERROR_INJECT_MASK__GFX09 0x000c0000L
#define TCC_DSM_CNTL2A__WRITE_CACHE_READ_SELECT_INJECT_DELAY_MASK__GFX09 0x00100000L
#define TCC_DSM_CNTL2A__WRITE_RETURN_ENABLE_ERROR_INJECT_MASK__GFX09 0x00018000L
#define TCC_DSM_CNTL2A__WRITE_RETURN_SELECT_INJECT_DELAY_MASK__GFX09 0x00020000L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_NEXT_RAM_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define TCC_DSM_CNTL2B__LATENCY_FIFO_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000018L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_0_1_SELECT_INJECT_DELAY_MASK__GFX09 0x00000020L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_ENABLE_ERROR_INJECT_MASK__GFX09 0x000000c0L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_0_SELECT_INJECT_DELAY_MASK__GFX09 0x00000100L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000600L
#define TCC_DSM_CNTL2__CACHE_DATA_BANK_1_1_SELECT_INJECT_DELAY_MASK__GFX09 0x00000800L
#define TCC_DSM_CNTL2__CACHE_DATA_ENABLE_ERROR_INJECT_MASK__GFX09 0x00000003L
#define TCC_DSM_CNTL2__CACHE_DATA_SELECT_INJECT_DELAY_MASK__GFX09 0x00000004L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_ENABLE_ERROR_INJECT_MASK__GFX09 0x00003000L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_0_SELECT_INJECT_DELAY_MASK__GFX09 0x00004000L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_ENABLE_ERROR_INJECT_MASK__GFX09 0x00018000L
#define TCC_DSM_CNTL2__CACHE_DIRTY_BANK_1_SELECT_INJECT_DELAY_MASK__GFX09 0x00020000L
#define TCC_DSM_CNTL2__HIGH_RATE_TAG_ENABLE_ERROR_INJECT_MASK__GFX09 0x000c0000L
#define TCC_DSM_CNTL2__HIGH_RATE_TAG_SELECT_INJECT_DELAY_MASK__GFX09 0x00100000L
#define TCC_DSM_CNTL2__INJECT_DELAY_MASK__GFX09         0xfc000000L
#define TCC_DSM_CNTL2__LOW_RATE_TAG_ENABLE_ERROR_INJECT_MASK__GFX09 0x00600000L
#define TCC_DSM_CNTL2__LOW_RATE_TAG_SELECT_INJECT_DELAY_MASK__GFX09 0x00800000L
#define TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_DATA_SEL_MASK__GFX09 0x000c0000L
#define TCC_DSM_CNTLA__CACHE_TAG_PROBE_FIFO_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00100000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_DATA_SEL_MASK__GFX09 0x00600000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00800000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL_MASK__GFX09 0x00018000L
#define TCC_DSM_CNTLA__LATENCY_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00020000L
#define TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_DATA_SEL_MASK__GFX09 0x18000000L
#define TCC_DSM_CNTLA__RETURN_CONTROL_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x20000000L
#define TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_DATA_SEL_MASK__GFX09 0x03000000L
#define TCC_DSM_CNTLA__RETURN_DATA_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x04000000L
#define TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000003L
#define TCC_DSM_CNTLA__SRC_FIFO_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000004L
#define TCC_DSM_CNTLA__SRC_FIFO_NEXT_RAM_IRRITATOR_DATA_SEL_MASK__GFX09 0x00003000L
#define TCC_DSM_CNTLA__SRC_FIFO_NEXT_RAM_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00004000L
#define TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000018L
#define TCC_DSM_CNTLA__UC_ATOMIC_FIFO_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000020L
#define TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000600L
#define TCC_DSM_CNTLA__WRITE_CACHE_READ_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000800L
#define TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_DATA_SEL_MASK__GFX09 0x000000c0L
#define TCC_DSM_CNTLA__WRITE_RETURN_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000100L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000018L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_0_1_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000020L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_DATA_SEL_MASK__GFX09 0x000000c0L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_0_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000100L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000600L
#define TCC_DSM_CNTL__CACHE_DATA_BANK_1_1_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000800L
#define TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_DATA_SEL_MASK__GFX09 0x00000003L
#define TCC_DSM_CNTL__CACHE_DATA_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00000004L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_DATA_SEL_MASK__GFX09 0x00003000L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_0_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00004000L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_DATA_SEL_MASK__GFX09 0x00018000L
#define TCC_DSM_CNTL__CACHE_DIRTY_BANK_1_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00020000L
#define TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_DATA_SEL_MASK__GFX09 0x000c0000L
#define TCC_DSM_CNTL__HIGH_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00100000L
#define TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_DATA_SEL_MASK__GFX09 0x03000000L
#define TCC_DSM_CNTL__IN_USE_DEC_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x04000000L
#define TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_DATA_SEL_MASK__GFX09 0x18000000L
#define TCC_DSM_CNTL__IN_USE_TRANSFER_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x20000000L
#define TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_DATA_SEL_MASK__GFX09 0x00600000L
#define TCC_DSM_CNTL__LOW_RATE_TAG_IRRITATOR_SINGLE_WRITE_MASK__GFX09 0x00800000L
#define TCC_EDC_CNT2__CACHE_TAG_PROBE_FIFO_SED_COUNT_MASK__GFX09 0x00000300L
#define TCC_EDC_CNT2__LATENCY_FIFO_NEXT_RAM_SED_COUNT_MASK__GFX09 0x000000c0L
#define TCC_EDC_CNT2__SRC_FIFO_NEXT_RAM_SED_COUNT_MASK__GFX09 0x00000030L
#define TCC_EDC_CNT2__WRITE_CACHE_READ_SED_COUNT_MASK__GFX09 0x0000000cL
#define TCC_EDC_CNT2__WRITE_RETURN_SED_COUNT_MASK__GFX09 0x00000003L
#define TCC_EDC_CNT__CACHE_DATA_DED_COUNT_MASK__GFX09   0x0000000cL
#define TCC_EDC_CNT__CACHE_DATA_SEC_COUNT_MASK__GFX09   0x00000003L
#define TCC_EDC_CNT__CACHE_DIRTY_DED_COUNT_MASK__GFX09  0x000000c0L
#define TCC_EDC_CNT__CACHE_DIRTY_SEC_COUNT_MASK__GFX09  0x00000030L
#define TCC_EDC_CNT__HIGH_RATE_TAG_DED_COUNT_MASK__GFX09 0x00000c00L
#define TCC_EDC_CNT__HIGH_RATE_TAG_SEC_COUNT_MASK__GFX09 0x00000300L
#define TCC_EDC_CNT__IN_USE_DEC_SED_COUNT_MASK__GFX09   0x00300000L
#define TCC_EDC_CNT__IN_USE_TRANSFER_SED_COUNT_MASK__GFX09 0x00c00000L
#define TCC_EDC_CNT__LATENCY_FIFO_SED_COUNT_MASK__GFX09 0x03000000L
#define TCC_EDC_CNT__LOW_RATE_TAG_DED_COUNT_MASK__GFX09 0x0000c000L
#define TCC_EDC_CNT__LOW_RATE_TAG_SEC_COUNT_MASK__GFX09 0x00003000L
#define TCC_EDC_CNT__RETURN_CONTROL_SED_COUNT_MASK__GFX09 0x30000000L
#define TCC_EDC_CNT__RETURN_DATA_SED_COUNT_MASK__GFX09  0x0c000000L
#define TCC_EDC_CNT__SRC_FIFO_DED_COUNT_MASK__GFX09     0x000c0000L
#define TCC_EDC_CNT__SRC_FIFO_SEC_COUNT_MASK__GFX09     0x00030000L
#define TCC_EDC_CNT__UC_ATOMIC_FIFO_SED_COUNT_MASK__GFX09 0xc0000000L
#define TCC_EXE_DISABLE__EXE_DISABLE_MASK__GFX09        0x00000002L
#define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__GFX09 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__GFX09 0xf0000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__GFX09 0x000003ffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__GFX09 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__GFX09 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__GFX09  0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__GFX09 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__GFX09 0xf0000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__GFX09 0x000003ffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__GFX09 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__GFX09 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__GFX09  0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define TCC_REDUNDANCY__MC_SEL0_MASK__GFX09             0x00000001L
#define TCC_REDUNDANCY__MC_SEL1_MASK__GFX09             0x00000002L
#define TCC_SOFT_RESET__HALT_FOR_RESET_MASK__GFX09      0x00000001L
#define TCC_WBINVL2__DONE_MASK__GFX09                   0x00000010L
#define TCI_CNTL_1__REQ_FIFO_DEPTH_MASK                 0x00ff0000L
#define TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK             0x0000ffffL
#define TCI_CNTL_1__WDATA_RAM_DEPTH_MASK                0xff000000L
#define TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK            0x00000001L
#define TCI_CNTL_2__TCA_MAX_CREDIT_MASK                 0x000001feL
#define TCI_STATUS__TCI_BUSY_MASK                       0x00000001L
#define TCP_ADDR_CONFIG__COLHI_WIDTH_MASK__GFX09        0x000001c0L
#define TCP_ADDR_CONFIG__NUM_BANKS_MASK__GFX09          0x00000030L
#define TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK__GFX09      0x0000000fL
#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI_MASK__GFX09     0x00000200L
#define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK__GFX09    0x000000ffL
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK       0x00000700L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK  0x07000000L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK    0x00000007L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK 0x00070000L
#define TCP_CHAN_STEER_HI__CHAN8_MASK__GFX09            0x0000000fL
#define TCP_CHAN_STEER_HI__CHAN9_MASK__GFX09            0x000000f0L
#define TCP_CHAN_STEER_HI__CHANA_MASK__GFX09            0x00000f00L
#define TCP_CHAN_STEER_HI__CHANB_MASK__GFX09            0x0000f000L
#define TCP_CHAN_STEER_HI__CHANC_MASK__GFX09            0x000f0000L
#define TCP_CHAN_STEER_HI__CHAND_MASK__GFX09            0x00f00000L
#define TCP_CHAN_STEER_HI__CHANE_MASK__GFX09            0x0f000000L
#define TCP_CHAN_STEER_HI__CHANF_MASK__GFX09            0xf0000000L
#define TCP_CHAN_STEER_LO__CHAN0_MASK__GFX09            0x0000000fL
#define TCP_CHAN_STEER_LO__CHAN1_MASK__GFX09            0x000000f0L
#define TCP_CHAN_STEER_LO__CHAN2_MASK__GFX09            0x00000f00L
#define TCP_CHAN_STEER_LO__CHAN3_MASK__GFX09            0x0000f000L
#define TCP_CHAN_STEER_LO__CHAN4_MASK__GFX09            0x000f0000L
#define TCP_CHAN_STEER_LO__CHAN5_MASK__GFX09            0x00f00000L
#define TCP_CHAN_STEER_LO__CHAN6_MASK__GFX09            0x0f000000L
#define TCP_CHAN_STEER_LO__CHAN7_MASK__GFX09            0xf0000000L
#define TCP_CNTL2__LS_DISABLE_CLOCKS_MASK               0x000000ffL
#define TCP_CNTL__DISABLE_Z_MAP_MASK                    0x10000000L
#define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK           0x00000020L
#define TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK__GFX09      0x00000010L
#define TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK             0x0fc00000L
#define TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK              0x001f8000L
#define TCP_CNTL__FORCE_HIT_MASK                        0x00000001L
#define TCP_CNTL__FORCE_MISS_MASK                       0x00000002L
#define TCP_CNTL__INV_ALL_VMIDS_MASK__GFX09             0x20000000L
#define TCP_CNTL__L1_SIZE_MASK__GFX09                   0x0000000cL
#define TCP_CREDIT__LFIFO_CREDIT_MASK__GFX09            0x000003ffL
#define TCP_CREDIT__REQ_FIFO_CREDIT_MASK                0x007f0000L
#define TCP_CREDIT__TD_CREDIT_MASK                      0xe0000000L
#define TCP_EDC_CNT__DED_COUNT_MASK                     0x00ff0000L
#define TCP_EDC_CNT__LFIFO_SED_COUNT_MASK               0x0000ff00L
#define TCP_EDC_CNT__SEC_COUNT_MASK                     0x000000ffL
#define TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK__GFX09     0x08000000L
#define TCP_GATCL1_CNTL__FORCE_MISS_MASK__GFX09         0x04000000L
#define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK__GFX09 0x02000000L
#define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK__GFX09 0xc0000000L
#define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK__GFX09 0x30000000L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK__GFX09 0x00000001L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK__GFX09 0x00000002L
#define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK__GFX09 0x00000004L
#define TCP_INVALIDATE__START_MASK                      0x00000001L
#define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK        0x000003ffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK        0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK         0x00f00000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK        0x0f000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK         0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK          0x000003ffL
#define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK       0xf0000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK       0x0f000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK        0x000003ffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK        0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK         0x00f00000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK        0x0f000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK         0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK          0x000003ffL
#define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK         0x00f00000L
#define TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK          0x000003ffL
#define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK         0x00f00000L
#define TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK          0x000003ffL
#define TCP_PERFCOUNTER_FILTER_EN__ADDR_MODE_MASK__GFX09 0x00000800L
#define TCP_PERFCOUNTER_FILTER_EN__BUFFER_MASK          0x00000001L
#define TCP_PERFCOUNTER_FILTER_EN__DATA_FORMAT_MASK     0x00000008L
#define TCP_PERFCOUNTER_FILTER_EN__DIM_MASK             0x00000004L
#define TCP_PERFCOUNTER_FILTER_EN__FLAT_MASK            0x00000002L
#define TCP_PERFCOUNTER_FILTER_EN__NUM_FORMAT_MASK      0x00000010L
#define TCP_PERFCOUNTER_FILTER_EN__NUM_SAMPLES_MASK     0x00000040L
#define TCP_PERFCOUNTER_FILTER_EN__OPCODE_TYPE_MASK     0x00000080L
#define TCP_PERFCOUNTER_FILTER_EN__SW_MODE_MASK         0x00000020L
#define TCP_PERFCOUNTER_FILTER__ADDR_MODE_MASK__GFX09   0x70000000L
#define TCP_PERFCOUNTER_FILTER__BUFFER_MASK             0x00000001L
#define TCP_PERFCOUNTER_FILTER__DIM_MASK                0x0000001cL
#define TCP_PERFCOUNTER_FILTER__FLAT_MASK               0x00000002L
#define TCP_STATUS__ADRS_BUSY_MASK                      0x00000004L
#define TCP_STATUS__CNTRL_BUSY_MASK                     0x00000010L
#define TCP_STATUS__FORMAT_BUSY_MASK                    0x00000080L
#define TCP_STATUS__INPUT_BUSY_MASK                     0x00000002L
#define TCP_STATUS__LFIFO_BUSY_MASK                     0x00000020L
#define TCP_STATUS__READ_BUSY_MASK                      0x00000040L
#define TCP_STATUS__TAGRAMS_BUSY_MASK                   0x00000008L
#define TCP_STATUS__TCP_BUSY_MASK                       0x00000001L
#define TCP_STATUS__VM_BUSY_MASK                        0x00000100L
#define TCP_UTCL1_CNTL1__CLIENTID_MASK__GFX09           0x0000ff80L
#define TCP_UTCL1_CNTL1__CLIENT_INVALIDATE_ALL_VMID_MASK__GFX09 0x02000000L
#define TCP_UTCL1_CNTL1__FORCE_4K_L2_RESP_MASK__GFX09   0x00000001L
#define TCP_UTCL1_CNTL1__FORCE_MISS_MASK__GFX09         0x04000000L
#define TCP_UTCL1_CNTL1__GPUVM_64K_DEFAULT_MASK__GFX09  0x00000002L
#define TCP_UTCL1_CNTL1__GPUVM_PERM_MODE_MASK__GFX09    0x00000004L
#define TCP_UTCL1_CNTL1__REDUCE_CACHE_SIZE_BY_2_MASK__GFX09 0xc0000000L
#define TCP_UTCL1_CNTL1__REDUCE_FIFO_DEPTH_BY_2_MASK__GFX09 0x30000000L
#define TCP_UTCL1_CNTL1__REG_INV_ALL_VMID_MASK__GFX09   0x00800000L
#define TCP_UTCL1_CNTL1__REG_INV_TOGGLE_MASK__GFX09     0x01000000L
#define TCP_UTCL1_CNTL1__REG_INV_VMID_MASK__GFX09       0x00780000L
#define TCP_UTCL1_CNTL1__RESP_FAULT_MODE_MASK__GFX09    0x00000060L
#define TCP_UTCL1_CNTL1__RESP_MODE_MASK__GFX09          0x00000018L
#define TCP_UTCL1_CNTL2__ANY_LINE_VALID_MASK__GFX09     0x00000400L
#define TCP_UTCL1_CNTL2__FORCE_FRAG_2M_TO_64K_MASK__GFX09 0x04000000L
#define TCP_UTCL1_CNTL2__FORCE_GPUVM_INV_ACK_MASK__GFX09 0x00008000L
#define TCP_UTCL1_CNTL2__FORCE_SNOOP_MASK__GFX09        0x00004000L
#define TCP_UTCL1_CNTL2__GPUVM_INV_MODE_MASK__GFX09     0x00001000L
#define TCP_UTCL1_CNTL2__MTYPE_OVRD_DIS_MASK__GFX09     0x00000200L
#define TCP_UTCL1_CNTL2__SPARE_MASK__GFX09              0x000000ffL
#define TCP_UTCL1_STATUS__FAULT_DETECTED_MASK__GFX09    0x00000001L
#define TCP_UTCL1_STATUS__PRT_DETECTED_MASK__GFX09      0x00000004L
#define TCP_UTCL1_STATUS__RETRY_DETECTED_MASK__GFX09    0x00000002L
#define TCP_WATCH0_ADDR_H__ADDR_MASK                    0x0000ffffL
#define TCP_WATCH0_CNTL__ATC_MASK__GFX09                0x10000000L
#define TCP_WATCH0_CNTL__MODE_MASK                      0x60000000L
#define TCP_WATCH0_CNTL__VALID_MASK                     0x80000000L
#define TCP_WATCH0_CNTL__VMID_MASK                      0x0f000000L
#define TCP_WATCH1_ADDR_H__ADDR_MASK                    0x0000ffffL
#define TCP_WATCH1_CNTL__ATC_MASK__GFX09                0x10000000L
#define TCP_WATCH1_CNTL__MODE_MASK                      0x60000000L
#define TCP_WATCH1_CNTL__VALID_MASK                     0x80000000L
#define TCP_WATCH1_CNTL__VMID_MASK                      0x0f000000L
#define TCP_WATCH2_ADDR_H__ADDR_MASK                    0x0000ffffL
#define TCP_WATCH2_CNTL__ATC_MASK__GFX09                0x10000000L
#define TCP_WATCH2_CNTL__MODE_MASK                      0x60000000L
#define TCP_WATCH2_CNTL__VALID_MASK                     0x80000000L
#define TCP_WATCH2_CNTL__VMID_MASK                      0x0f000000L
#define TCP_WATCH3_ADDR_H__ADDR_MASK                    0x0000ffffL
#define TCP_WATCH3_CNTL__ATC_MASK__GFX09                0x10000000L
#define TCP_WATCH3_CNTL__MODE_MASK                      0x60000000L
#define TCP_WATCH3_CNTL__VALID_MASK                     0x80000000L
#define TCP_WATCH3_CNTL__VMID_MASK                      0x0f000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK__GFX09    0x00000003L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK__GFX09   0x00300000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK__GFX09   0x00c00000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK__GFX09   0x03000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK__GFX09   0x0c000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK__GFX09   0x30000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK__GFX09   0xc0000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK__GFX09    0x0000000cL
#define TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK__GFX09    0x00000030L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK__GFX09    0x000000c0L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK__GFX09    0x00000300L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK__GFX09    0x00000c00L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK__GFX09    0x00003000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK__GFX09    0x0000c000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK__GFX09    0x00030000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK__GFX09    0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK__GFX09   0x00000003L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK__GFX09   0x0000000cL
#define TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK__GFX09   0x00000030L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK__GFX09   0x000000c0L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK__GFX09   0x00000300L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK__GFX09   0x00000c00L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK__GFX09   0x00003000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK__GFX09   0x0000c000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK__GFX09   0x00030000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK__GFX09   0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK__GFX09   0x00300000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK__GFX09   0x00c00000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK__GFX09   0x03000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK__GFX09   0x0c000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK__GFX09   0x30000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK__GFX09   0xc0000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_0_MASK__GFX09    0x00000001L
#define TC_CFG_L1_STORE_POLICY__POLICY_10_MASK__GFX09   0x00000400L
#define TC_CFG_L1_STORE_POLICY__POLICY_11_MASK__GFX09   0x00000800L
#define TC_CFG_L1_STORE_POLICY__POLICY_12_MASK__GFX09   0x00001000L
#define TC_CFG_L1_STORE_POLICY__POLICY_13_MASK__GFX09   0x00002000L
#define TC_CFG_L1_STORE_POLICY__POLICY_14_MASK__GFX09   0x00004000L
#define TC_CFG_L1_STORE_POLICY__POLICY_15_MASK__GFX09   0x00008000L
#define TC_CFG_L1_STORE_POLICY__POLICY_16_MASK__GFX09   0x00010000L
#define TC_CFG_L1_STORE_POLICY__POLICY_17_MASK__GFX09   0x00020000L
#define TC_CFG_L1_STORE_POLICY__POLICY_18_MASK__GFX09   0x00040000L
#define TC_CFG_L1_STORE_POLICY__POLICY_19_MASK__GFX09   0x00080000L
#define TC_CFG_L1_STORE_POLICY__POLICY_1_MASK__GFX09    0x00000002L
#define TC_CFG_L1_STORE_POLICY__POLICY_20_MASK__GFX09   0x00100000L
#define TC_CFG_L1_STORE_POLICY__POLICY_21_MASK__GFX09   0x00200000L
#define TC_CFG_L1_STORE_POLICY__POLICY_22_MASK__GFX09   0x00400000L
#define TC_CFG_L1_STORE_POLICY__POLICY_23_MASK__GFX09   0x00800000L
#define TC_CFG_L1_STORE_POLICY__POLICY_24_MASK__GFX09   0x01000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_25_MASK__GFX09   0x02000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_26_MASK__GFX09   0x04000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_27_MASK__GFX09   0x08000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_28_MASK__GFX09   0x10000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_29_MASK__GFX09   0x20000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_2_MASK__GFX09    0x00000004L
#define TC_CFG_L1_STORE_POLICY__POLICY_30_MASK__GFX09   0x40000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_31_MASK__GFX09   0x80000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_3_MASK__GFX09    0x00000008L
#define TC_CFG_L1_STORE_POLICY__POLICY_4_MASK__GFX09    0x00000010L
#define TC_CFG_L1_STORE_POLICY__POLICY_5_MASK__GFX09    0x00000020L
#define TC_CFG_L1_STORE_POLICY__POLICY_6_MASK__GFX09    0x00000040L
#define TC_CFG_L1_STORE_POLICY__POLICY_7_MASK__GFX09    0x00000080L
#define TC_CFG_L1_STORE_POLICY__POLICY_8_MASK__GFX09    0x00000100L
#define TC_CFG_L1_STORE_POLICY__POLICY_9_MASK__GFX09    0x00000200L
#define TC_CFG_L1_VOLATILE__VOL_MASK__GFX09             0x0000000fL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK__GFX09   0x00000003L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK__GFX09  0x00300000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK__GFX09  0x00c00000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK__GFX09  0x03000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK__GFX09  0x0c000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK__GFX09  0x30000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK__GFX09  0xc0000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK__GFX09   0x0000000cL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK__GFX09   0x00000030L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK__GFX09   0x000000c0L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK__GFX09   0x00000300L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK__GFX09   0x00000c00L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK__GFX09   0x00003000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK__GFX09   0x0000c000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK__GFX09   0x00030000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK__GFX09   0x000c0000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK__GFX09    0x00000003L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK__GFX09   0x00300000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK__GFX09   0x00c00000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK__GFX09   0x03000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK__GFX09   0x0c000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK__GFX09   0x30000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK__GFX09   0xc0000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK__GFX09    0x0000000cL
#define TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK__GFX09    0x00000030L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK__GFX09    0x000000c0L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK__GFX09    0x00000300L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK__GFX09    0x00000c00L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK__GFX09    0x00003000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK__GFX09    0x0000c000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK__GFX09    0x00030000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK__GFX09    0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK__GFX09   0x00000003L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK__GFX09   0x0000000cL
#define TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK__GFX09   0x00000030L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK__GFX09   0x000000c0L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK__GFX09   0x00000300L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK__GFX09   0x00000c00L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK__GFX09   0x00003000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK__GFX09   0x0000c000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK__GFX09   0x00030000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK__GFX09   0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK__GFX09   0x00300000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK__GFX09   0x00c00000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK__GFX09   0x03000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK__GFX09   0x0c000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK__GFX09   0x30000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK__GFX09   0xc0000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK__GFX09   0x00000003L
#define TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK__GFX09  0x00300000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK__GFX09  0x00c00000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK__GFX09  0x03000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK__GFX09  0x0c000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK__GFX09  0x30000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK__GFX09  0xc0000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK__GFX09   0x0000000cL
#define TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK__GFX09   0x00000030L
#define TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK__GFX09   0x000000c0L
#define TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK__GFX09   0x00000300L
#define TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK__GFX09   0x00000c00L
#define TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK__GFX09   0x00003000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK__GFX09   0x0000c000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK__GFX09   0x00030000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK__GFX09   0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK__GFX09  0x00000003L
#define TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK__GFX09  0x0000000cL
#define TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK__GFX09  0x00000030L
#define TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK__GFX09  0x000000c0L
#define TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK__GFX09  0x00000300L
#define TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK__GFX09  0x00000c00L
#define TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK__GFX09  0x00003000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK__GFX09  0x0000c000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK__GFX09  0x00030000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK__GFX09  0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK__GFX09  0x00300000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK__GFX09  0x00c00000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK__GFX09  0x03000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK__GFX09  0x0c000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK__GFX09  0x30000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK__GFX09  0xc0000000L
#define TC_CFG_L2_VOLATILE__VOL_MASK__GFX09             0x0000000fL
#define TD_CGTT_CTRL__OFF_HYSTERESIS_MASK               0x00000ff0L
#define TD_CGTT_CTRL__ON_DELAY_MASK                     0x0000000fL
#define TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK               0x80000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK               0x40000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK               0x20000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK               0x10000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK               0x08000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK               0x04000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK               0x02000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK               0x01000000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE0_MASK         0x00800000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE1_MASK         0x00400000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE2_MASK         0x00200000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE3_MASK         0x00100000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE4_MASK         0x00080000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE5_MASK         0x00040000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE6_MASK         0x00020000L
#define TD_CGTT_CTRL__SOFT_STALL_OVERRIDE7_MASK         0x00010000L
#define TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT_MASK        0x00800000L
#define TD_CNTL__DISABLE_MM_QNAN_COMPARE_RESULT_MASK__GFX09 0x01000000L
#define TD_CNTL__DISABLE_POWER_THROTTLE_MASK            0x00100000L
#define TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK              0x00200000L
#define TD_CNTL__EXTEND_LDS_STALL_MASK                  0x00000600L
#define TD_CNTL__GATHER4_DX9_MODE_MASK                  0x00080000L
#define TD_CNTL__GATHER4_FLOAT_MODE_MASK                0x00010000L
#define TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK            0x00001800L
#define TD_CNTL__LD_FLOAT_MODE_MASK                     0x00040000L
#define TD_CNTL__PAD_STALL_EN_MASK                      0x00000100L
#define TD_CNTL__PRECISION_COMPATIBILITY_MASK           0x00008000L
#define TD_CNTL__SYNC_PHASE_SH_MASK                     0x00000003L
#define TD_CNTL__SYNC_PHASE_VC_SMX_MASK                 0x00000030L
#define TD_DSM_CNTL2__TD_CS_FIFO_ENABLE_ERROR_INJECT_MASK 0x000000c0L
#define TD_DSM_CNTL2__TD_CS_FIFO_SELECT_INJECT_DELAY_MASK 0x00000100L
#define TD_DSM_CNTL2__TD_INJECT_DELAY_MASK              0xfc000000L
#define TD_DSM_CNTL2__TD_SS_FIFO_HI_ENABLE_ERROR_INJECT_MASK 0x00000018L
#define TD_DSM_CNTL2__TD_SS_FIFO_HI_SELECT_INJECT_DELAY_MASK 0x00000020L
#define TD_DSM_CNTL2__TD_SS_FIFO_LO_ENABLE_ERROR_INJECT_MASK 0x00000003L
#define TD_DSM_CNTL2__TD_SS_FIFO_LO_SELECT_INJECT_DELAY_MASK 0x00000004L
#define TD_DSM_CNTL__TD_CS_FIFO_DSM_IRRITATOR_DATA_MASK 0x000000c0L
#define TD_DSM_CNTL__TD_CS_FIFO_ENABLE_SINGLE_WRITE_MASK 0x00000100L
#define TD_DSM_CNTL__TD_SS_FIFO_HI_DSM_IRRITATOR_DATA_MASK 0x00000018L
#define TD_DSM_CNTL__TD_SS_FIFO_HI_ENABLE_SINGLE_WRITE_MASK 0x00000020L
#define TD_DSM_CNTL__TD_SS_FIFO_LO_DSM_IRRITATOR_DATA_MASK 0x00000003L
#define TD_DSM_CNTL__TD_SS_FIFO_LO_ENABLE_SINGLE_WRITE_MASK 0x00000004L
#define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK        0xf0000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK        0x0f000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK         0x000000ffL
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK         0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK          0x00f00000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK         0x0f000000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK          0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000000ffL
#define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK          0x00f00000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__GFX09  0x0f000000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define TD_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__GFX09   0x0003fc00L
#define TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000000ffL
#define TD_SCRATCH__SCRATCH_MASK                        0xffffffffL
#define TD_STATUS__BUSY_MASK                            0x80000000L
#define UTCL2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK__GFX09  0x00008000L
#define UTCL2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__GFX09 0x00000ff0L
#define UTCL2_CGTT_CLK_CTRL__ON_DELAY_MASK__GFX09       0x0000000fL
#define UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_EXTRA_MASK__GFX09 0x00007000L
#define UTCL2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK__GFX09  0xff000000L
#define UTCL2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK__GFX09 0x00ff0000L
#define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK      0x000000c0L
#define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK 0x00000003L
#define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK 0x00000010L
#define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK 0x00000800L
#define VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_EOI_MASK 0x20000000L
#define VGT_CACHE_INVALIDATION__ENABLE_PING_PONG_MASK   0x00200000L
#define VGT_CACHE_INVALIDATION__EN_WAVE_MERGE_MASK      0x10000000L
#define VGT_CACHE_INVALIDATION__ES_LIMIT_MASK           0x001f0000L
#define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK   0x00001000L
#define VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_1_MASK    0x01c00000L
#define VGT_CACHE_INVALIDATION__OPT_FLOW_CNTL_2_MASK    0x0e000000L
#define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK 0x00002000L
#define VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK        0x00000200L
#define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK 0x00000020L
#define VGT_CNTL_STATUS__VGT_BUSY_MASK                  0x00000001L
#define VGT_CNTL_STATUS__VGT_GS_BUSY_MASK               0x00000080L
#define VGT_CNTL_STATUS__VGT_HS_BUSY_MASK               0x00000100L
#define VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK              0x00000004L
#define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK         0x00000002L
#define VGT_CNTL_STATUS__VGT_PI_BUSY_MASK               0x00000040L
#define VGT_CNTL_STATUS__VGT_PRIMGEN_BUSY_MASK          0x00000400L
#define VGT_CNTL_STATUS__VGT_PT_BUSY_MASK               0x00000008L
#define VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK             0x00000200L
#define VGT_CNTL_STATUS__VGT_TE_BUSY_MASK               0x00000010L
#define VGT_CNTL_STATUS__VGT_VR_BUSY_MASK               0x00000020L
#define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK       0xffffffffL
#define VGT_DMA_BASE_HI__BASE_ADDR_MASK                 0x0000ffffL
#define VGT_DMA_BASE__BASE_ADDR_MASK                    0xffffffffL
#define VGT_DMA_CONTROL__EN_INST_OPT_ADV_MASK__GFX09    0x00400000L
#define VGT_DMA_CONTROL__EN_INST_OPT_BASIC_MASK__GFX09  0x00200000L
#define VGT_DMA_CONTROL__HW_USE_ONLY_MASK__GFX09        0x00800000L
#define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK          0x00020000L
#define VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK            0x0000ffffL
#define VGT_DMA_CONTROL__SWITCH_ON_EOI_MASK             0x00080000L
#define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK          0x00100000L
#define VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH_MASK__GFX09 0x0007fe00L
#define VGT_DMA_EVENT_INITIATOR__ADDRESS_HI_MASK        0x07fffc00L
#define VGT_DMA_EVENT_INITIATOR__EVENT_TYPE_MASK        0x0000003fL
#define VGT_DMA_EVENT_INITIATOR__EXTENDED_EVENT_MASK    0x08000000L
#define VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK               0x00000030L
#define VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK             0x00000003L
#define VGT_DMA_INDEX_TYPE__NOT_EOP_MASK                0x00000200L
#define VGT_DMA_INDEX_TYPE__PRIMGEN_EN_MASK__GFX09      0x00000100L
#define VGT_DMA_INDEX_TYPE__REQ_PATH_MASK               0x00000400L
#define VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK              0x0000000cL
#define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK      0x00003f00L
#define VGT_DMA_MAX_SIZE__MAX_SIZE_MASK                 0xffffffffL
#define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK       0xffffffffL
#define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK          0x0000003fL
#define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK 0x0000003fL
#define VGT_DMA_SIZE__NUM_INDICES_MASK                  0xffffffffL
#define VGT_DRAW_INITIATOR__GRBM_SKEW_NO_DEC_MASK       0x00000100L
#define VGT_DRAW_INITIATOR__MAJOR_MODE_MASK             0x0000000cL
#define VGT_DRAW_INITIATOR__NOT_EOP_MASK                0x00000020L
#define VGT_DRAW_INITIATOR__REG_RT_INDEX_MASK           0xe0000000L
#define VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK          0x00000003L
#define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK         0x00000010L
#define VGT_DRAW_INITIATOR__UNROLLED_INST_MASK          0x00000080L
#define VGT_DRAW_INITIATOR__USE_OPAQUE_MASK             0x00000040L
#define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK 0x0000003fL
#define VGT_ENHANCE__MISC_MASK                          0xffffffffL
#define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK           0x00007fffL
#define VGT_ES_PER_GS__ES_PER_GS_MASK                   0x000007ffL
#define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK         0x0fffffffL
#define VGT_EVENT_INITIATOR__ADDRESS_HI_MASK            0x07fffc00L
#define VGT_EVENT_INITIATOR__EVENT_TYPE_MASK            0x0000003fL
#define VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK        0x08000000L
#define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK          0x003fff00L
#define VGT_FIFO_DEPTHS__RESERVED_0_MASK                0x00000080L
#define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK      0x0000007fL
#define VGT_GROUP_DECR__DECR_MASK                       0x0000000fL
#define VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK           0x0000000fL
#define VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK            0x00070000L
#define VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK             0x0000001fL
#define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK          0x00004000L
#define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK          0x00008000L
#define VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK           0x00000008L
#define VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK           0x00000001L
#define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK           0x00000002L
#define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK           0x00000004L
#define VGT_GROUP_VECT_0_CNTL__SHIFT_MASK               0x00ff0000L
#define VGT_GROUP_VECT_0_CNTL__STRIDE_MASK              0x0000ff00L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK          0x0f000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK        0xf0000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK          0x0000000fL
#define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK        0x000000f0L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK          0x00000f00L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK        0x0000f000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK          0x000f0000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK        0x00f00000L
#define VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK           0x00000008L
#define VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK           0x00000001L
#define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK           0x00000002L
#define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK           0x00000004L
#define VGT_GROUP_VECT_1_CNTL__SHIFT_MASK               0x00ff0000L
#define VGT_GROUP_VECT_1_CNTL__STRIDE_MASK              0x0000ff00L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK          0x0f000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK        0xf0000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK          0x0000000fL
#define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK        0x000000f0L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK          0x00000f00L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK        0x0000f000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK          0x000f0000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK        0x00f00000L
#define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK           0x00007fffL
#define VGT_GSVS_RING_OFFSET_1__OFFSET_MASK             0x00007fffL
#define VGT_GSVS_RING_OFFSET_2__OFFSET_MASK             0x00007fffL
#define VGT_GSVS_RING_OFFSET_3__OFFSET_MASK             0x00007fffL
#define VGT_GSVS_RING_SIZE__MEM_SIZE_MASK               0xffffffffL
#define VGT_GS_INSTANCE_CNT__CNT_MASK                   0x000001fcL
#define VGT_GS_INSTANCE_CNT__ENABLE_MASK                0x00000001L
#define VGT_GS_MAX_PRIMS_PER_SUBGROUP__MAX_PRIMS_PER_SUBGROUP_MASK__GFX09 0x0000ffffL
#define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK          0x000007ffL
#define VGT_GS_MAX_WAVE_ID__MAX_WAVE_ID_MASK            0x00000fffL
#define VGT_GS_MODE__CUT_MODE_MASK                      0x00000030L
#define VGT_GS_MODE__ES_PASSTHRU_MASK                   0x00002000L
#define VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK             0x00080000L
#define VGT_GS_MODE__GS_C_PACK_EN_MASK                  0x00000800L
#define VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK             0x00100000L
#define VGT_GS_MODE__MODE_MASK                          0x00000007L
#define VGT_GS_MODE__ONCHIP_MASK                        0x00600000L
#define VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK            0x00020000L
#define VGT_GS_MODE__RESERVED_0_MASK                    0x00000008L
#define VGT_GS_MODE__RESERVED_1_MASK                    0x000007c0L
#define VGT_GS_MODE__RESERVED_2_MASK                    0x00001000L
#define VGT_GS_MODE__RESERVED_3_MASK__GFX09             0x00004000L
#define VGT_GS_MODE__RESERVED_4_MASK__GFX09             0x00008000L
#define VGT_GS_MODE__RESERVED_5_MASK__GFX09             0x00010000L
#define VGT_GS_MODE__SUPPRESS_CUTS_MASK                 0x00040000L
#define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK    0x000007ffL
#define VGT_GS_ONCHIP_CNTL__GS_INST_PRIMS_IN_SUBGRP_MASK 0xffc00000L
#define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK    0x003ff800L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK       0x00003f00L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK       0x003f0000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK       0x0fc00000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK         0x0000003fL
#define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK 0x80000000L
#define VGT_GS_PER_ES__GS_PER_ES_MASK                   0x000007ffL
#define VGT_GS_PER_VS__GS_PER_VS_MASK                   0x0000000fL
#define VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK            0x0000001fL
#define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK           0x00007fffL
#define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK           0x00007fffL
#define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK           0x00007fffL
#define VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK             0x00007fffL
#define VGT_HOS_CNTL__TESS_MODE_MASK                    0x00000003L
#define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK           0xffffffffL
#define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK           0xffffffffL
#define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK           0x000000ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK    0x000001ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK  0x00000600L
#define VGT_IMMED_DATA__DATA_MASK                       0xffffffffL
#define VGT_INDEX_TYPE__INDEX_TYPE_MASK                 0x00000003L
#define VGT_INDEX_TYPE__PRIMGEN_EN_MASK__GFX09          0x00000100L
#define VGT_INDX_OFFSET__INDX_OFFSET_MASK               0xffffffffL
#define VGT_INSTANCE_BASE_ID__INSTANCE_BASE_ID_MASK     0xffffffffL
#define VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK        0xffffffffL
#define VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK        0xffffffffL
#define VGT_LAST_COPY_STATE__DST_STATE_ID_MASK          0x00070000L
#define VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK          0x00000007L
#define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK          0x00003f00L
#define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK         0x000fc000L
#define VGT_LS_HS_CONFIG__NUM_PATCHES_MASK              0x000000ffL
#define VGT_MAX_VTX_INDX__MAX_INDX_MASK                 0xffffffffL
#define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK         0x0000000fL
#define VGT_MIN_VTX_INDX__MIN_INDX_MASK                 0xffffffffL
#define VGT_MULTI_PRIM_IB_RESET_EN__MATCH_ALL_BITS_MASK 0x00000002L
#define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK       0x00000001L
#define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK   0xffffffffL
#define VGT_NUM_INDICES__NUM_INDICES_MASK               0xffffffffL
#define VGT_NUM_INSTANCES__NUM_INSTANCES_MASK           0xffffffffL
#define VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK          0x00000007L
#define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK         0x0000007fL
#define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__GFX09 0xf0000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__GFX09 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__GFX09 0x000003ffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__GFX09 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__GFX09 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__GFX09  0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__GFX09 0xf0000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__GFX09 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__GFX09 0x000003ffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__GFX09 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__GFX09  0x00f00000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__GFX09 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__GFX09  0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK__GFX09   0x000003ffL
#define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK__GFX09   0x000000ffL
#define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__GFX09 0xffffffffL
#define VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK__GFX09  0xf0000000L
#define VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK__GFX09   0x000000ffL
#define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK__GFX09 0x000000ffL
#define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK   0x00000002L
#define VGT_PRIMITIVEID_EN__NGG_DISABLE_PROVOK_REUSE_MASK 0x00000004L
#define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK         0x00000001L
#define VGT_PRIMITIVEID_RESET__VALUE_MASK               0xffffffffL
#define VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK              0x0000003fL
#define VGT_RESET_DEBUG__GS_DISABLE_MASK                0x00000001L
#define VGT_RESET_DEBUG__TESS_DISABLE_MASK              0x00000002L
#define VGT_RESET_DEBUG__WD_DISABLE_MASK                0x00000004L
#define VGT_REUSE_OFF__REUSE_OFF_MASK                   0x00000001L
#define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK     0x00000200L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK  0x00000400L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK  0x00000800L
#define VGT_SHADER_STAGES_EN__ES_EN_MASK                0x00000018L
#define VGT_SHADER_STAGES_EN__GS_EN_MASK                0x00000020L
#define VGT_SHADER_STAGES_EN__HS_EN_MASK                0x00000004L
#define VGT_SHADER_STAGES_EN__LS_EN_MASK                0x00000003L
#define VGT_SHADER_STAGES_EN__MAX_PRIMGRP_IN_WAVE_MASK  0x00078000L
#define VGT_SHADER_STAGES_EN__ORDERED_ID_MODE_MASK      0x00004000L
#define VGT_SHADER_STAGES_EN__PRIMGEN_EN_MASK           0x00002000L
#define VGT_SHADER_STAGES_EN__VS_EN_MASK                0x000000c0L
#define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK        0x00001000L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK 0x0000000fL
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK 0x000000f0L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK 0x00000f00L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK 0x0000f000L
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_CONFIG__EN_PRIMS_NEEDED_CNT_MASK    0x00000080L
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK            0x00000070L
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK       0x00000f00L
#define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK         0x00000001L
#define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK         0x00000002L
#define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK         0x00000004L
#define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK         0x00000008L
#define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK   0x80000000L
#define VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK            0x00000700L
#define VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK            0x00003800L
#define VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK            0x0001c000L
#define VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK            0x000e0000L
#define VGT_STRMOUT_DELAY__SKIP_DELAY_MASK              0x000000ffL
#define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK     0xffffffffL
#define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK 0x000001ffL
#define VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK           0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK           0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK           0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK           0x000003ffL
#define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK   0x00000080L
#define VGT_SYS_CONFIG__DUAL_CORE_EN_MASK               0x00000001L
#define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK           0x0000007eL
#define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK       0x000000ffL
#define VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK          0x00ff0000L
#define VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK           0x0000ff00L
#define VGT_TESS_DISTRIBUTION__DONUT_SPLIT_MASK         0x1f000000L
#define VGT_TESS_DISTRIBUTION__TRAP_SPLIT_MASK          0xe0000000L
#define VGT_TF_MEMORY_BASE_HI__BASE_HI_MASK             0x000000ffL
#define VGT_TF_MEMORY_BASE__BASE_MASK                   0xffffffffL
#define VGT_TF_PARAM__DEPRECATED_MASK                   0x00000200L
#define VGT_TF_PARAM__DISABLE_DONUTS_MASK               0x00004000L
#define VGT_TF_PARAM__DISTRIBUTION_MODE_MASK            0x00060000L
#define VGT_TF_PARAM__PARTITIONING_MASK                 0x0000001cL
#define VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK          0x00000100L
#define VGT_TF_PARAM__TOPOLOGY_MASK                     0x000000e0L
#define VGT_TF_PARAM__TYPE_MASK                         0x00000003L
#define VGT_TF_RING_SIZE__SIZE_MASK                     0x0000ffffL
#define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK 0x000000ffL
#define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK            0x00000fffL
#define VGT_VTX_CNT_EN__VTX_CNT_EN_MASK                 0x00000001L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT0_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT0_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT10_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT10_CNTL__ENABLE_CONTEXT_MASK__GFX09   0x00000001L
#define VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT10_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT10_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT10_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09 0x00000006L
#define VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT10_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT10_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT10_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT10_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT10_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT10_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT10_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT11_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT11_CNTL__ENABLE_CONTEXT_MASK__GFX09   0x00000001L
#define VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT11_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT11_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT11_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09 0x00000006L
#define VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT11_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT11_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT11_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT11_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT11_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT11_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT11_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT12_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT12_CNTL__ENABLE_CONTEXT_MASK__GFX09   0x00000001L
#define VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT12_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT12_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT12_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09 0x00000006L
#define VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT12_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT12_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT12_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT12_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT12_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT12_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT12_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT13_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT13_CNTL__ENABLE_CONTEXT_MASK__GFX09   0x00000001L
#define VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT13_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT13_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT13_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09 0x00000006L
#define VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT13_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT13_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT13_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT13_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT13_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT13_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT13_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT14_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT14_CNTL__ENABLE_CONTEXT_MASK__GFX09   0x00000001L
#define VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT14_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT14_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT14_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09 0x00000006L
#define VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT14_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT14_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT14_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT14_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT14_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT14_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT14_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT15_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT15_CNTL__ENABLE_CONTEXT_MASK__GFX09   0x00000001L
#define VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT15_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT15_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT15_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09 0x00000006L
#define VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT15_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT15_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT15_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT15_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT15_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT15_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT15_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT1_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT1_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT2_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT2_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT2_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT2_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT2_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT2_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT2_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT2_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT2_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT2_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT2_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT2_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT3_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT3_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT3_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT3_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT3_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT3_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT3_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT3_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT3_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT3_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT3_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT3_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT4_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT4_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT4_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT4_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT4_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT4_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT4_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT4_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT4_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT4_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT4_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT4_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT5_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT5_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT5_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT5_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT5_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT5_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT5_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT5_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT5_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT5_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT5_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT5_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT6_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT6_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT6_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT6_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT6_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT6_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT6_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT6_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT6_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT6_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT6_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT6_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT7_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT7_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT7_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT7_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT7_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT7_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT7_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT7_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT7_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT7_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT7_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT7_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT8_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT8_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT8_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT8_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT8_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT8_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT8_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT8_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT8_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT8_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT8_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT8_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_CONTEXT9_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000800L
#define VM_CONTEXT9_CNTL__ENABLE_CONTEXT_MASK__GFX09    0x00000001L
#define VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00400000L
#define VM_CONTEXT9_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00200000L
#define VM_CONTEXT9_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK__GFX09 0x00000078L
#define VM_CONTEXT9_CNTL__PAGE_TABLE_DEPTH_MASK__GFX09  0x00000006L
#define VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00004000L
#define VM_CONTEXT9_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00002000L
#define VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_CONTEXT9_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00000200L
#define VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00040000L
#define VM_CONTEXT9_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00020000L
#define VM_CONTEXT9_CNTL__RETRY_OTHER_FAULT_MASK__GFX09 0x00000100L
#define VM_CONTEXT9_CNTL__RETRY_PERMISSION_OR_INVALID_PAGE_FAULT_MASK__GFX09 0x00000080L
#define VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00010000L
#define VM_CONTEXT9_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00008000L
#define VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00100000L
#define VM_CONTEXT9_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32__PAGE_DIRECTORY_ENTRY_HI32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32__PAGE_DIRECTORY_ENTRY_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0_MASK__GFX09 0x00000001L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10_MASK__GFX09 0x00000400L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11_MASK__GFX09 0x00000800L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12_MASK__GFX09 0x00001000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13_MASK__GFX09 0x00002000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14_MASK__GFX09 0x00004000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15_MASK__GFX09 0x00008000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1_MASK__GFX09 0x00000002L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2_MASK__GFX09 0x00000004L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3_MASK__GFX09 0x00000008L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4_MASK__GFX09 0x00000010L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5_MASK__GFX09 0x00000020L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6_MASK__GFX09 0x00000040L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7_MASK__GFX09 0x00000080L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8_MASK__GFX09 0x00000100L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9_MASK__GFX09 0x00000200L
#define VM_DUMMY_PAGE_FAULT_ADDR_HI32__DUMMY_PAGE_ADDR_HI4_MASK__GFX09 0x0000000fL
#define VM_DUMMY_PAGE_FAULT_ADDR_LO32__DUMMY_PAGE_ADDR_LO32_MASK__GFX09 0xffffffffL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL_MASK__GFX09 0x00000002L
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MSBS_MASK__GFX09 0x000000fcL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG0_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG0_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG0_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG0_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG0_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG0_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG0_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG10_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG10_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG10_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG10_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG10_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG10_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG10_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG11_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG11_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG11_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG11_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG11_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG11_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG11_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG12_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG12_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG12_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG12_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG12_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG12_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG12_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG13_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG13_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG13_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG13_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG13_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG13_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG13_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG14_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG14_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG14_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG14_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG14_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG14_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG14_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG15_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG15_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG15_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG15_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG15_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG15_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG15_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG16_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG16_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG16_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG16_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG16_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG16_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG16_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG17_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK__GFX09  0x00010000L
#define VM_INVALIDATE_ENG17_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG17_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG17_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG17_REQ__FLUSH_TYPE_MASK__GFX09 0x00030000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG17_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG17_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK__GFX09  0x00000001L
#define VM_INVALIDATE_ENG1_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG1_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG1_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG1_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG1_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG1_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG1_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG2_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG2_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG2_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG2_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG2_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG2_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG2_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG3_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG3_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG3_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG3_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG3_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG3_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG3_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG4_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG4_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG4_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG4_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG4_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG4_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG4_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG5_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG5_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG5_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG5_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG5_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG5_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG5_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG6_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG6_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG6_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG6_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG6_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG6_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG6_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG7_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG7_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG7_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG7_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG7_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG7_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG7_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG8_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG8_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG8_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG8_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG8_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG8_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG8_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_INVALIDATE_ENG9_ACK__PER_VMID_INVALIDATE_ACK_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK__GFX09   0x00010000L
#define VM_INVALIDATE_ENG9_ADDR_RANGE_HI32__LOGI_PAGE_ADDR_RANGE_HI5_MASK__GFX09 0x0000001fL
#define VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__LOGI_PAGE_ADDR_RANGE_LO31_MASK__GFX09 0xfffffffeL
#define VM_INVALIDATE_ENG9_ADDR_RANGE_LO32__S_BIT_MASK__GFX09 0x00000001L
#define VM_INVALIDATE_ENG9_REQ__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00800000L
#define VM_INVALIDATE_ENG9_REQ__FLUSH_TYPE_MASK__GFX09  0x00030000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L1_PTES_MASK__GFX09 0x00400000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE0_MASK__GFX09 0x00080000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE1_MASK__GFX09 0x00100000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PDE2_MASK__GFX09 0x00200000L
#define VM_INVALIDATE_ENG9_REQ__INVALIDATE_L2_PTES_MASK__GFX09 0x00040000L
#define VM_INVALIDATE_ENG9_REQ__PER_VMID_INVALIDATE_REQ_MASK__GFX09 0x0000ffffL
#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK__GFX09   0x00000001L
#define VM_IOMMU_CONTROL_REGISTER__IOMMUEN_MASK__GFX09  0x00000001L
#define VM_IOMMU_MMIO_CNTRL_1__MARC_EN_MASK__GFX09      0x00000100L
#define VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER__PERFOPTEN_MASK__GFX09 0x00002000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE_MASK__GFX09 0x00100000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE_MASK__GFX09 0x01000000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK__GFX09 0x02000000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID_MASK__GFX09 0x000001ffL
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID_MASK__GFX09 0x0007fc00L
#define VM_L2_BANK_SELECT_RESERVED_CID__ENABLE_MASK__GFX09 0x00100000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE_MASK__GFX09 0x01000000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK__GFX09 0x02000000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID_MASK__GFX09 0x000001ffL
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID_MASK__GFX09 0x0007fc00L
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_4K_PTE_CACHES_MASK__GFX09 0x00000001L
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_BIGK_PTE_CACHES_MASK__GFX09 0x00000002L
#define VM_L2_CACHE_PARITY_CNTL__ENABLE_PARITY_CHECKS_IN_PDE_CACHES_MASK__GFX09 0x00000004L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_ASSOC_MASK__GFX09 0x0000f000L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_BANK_MASK__GFX09 0x000001c0L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_CACHE_NUMBER_MASK__GFX09 0x00000e00L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_4K_PTE_CACHE_MASK__GFX09 0x00000008L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_BIGK_PTE_CACHE_MASK__GFX09 0x00000010L
#define VM_L2_CACHE_PARITY_CNTL__FORCE_PARITY_MISMATCH_IN_PDE_CACHE_MASK__GFX09 0x00000020L
#define VM_L2_CGTT_CLK_CTRL__MGLS_OVERRIDE_MASK__GFX09  0x00008000L
#define VM_L2_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__GFX09 0x00000ff0L
#define VM_L2_CGTT_CLK_CTRL__ON_DELAY_MASK__GFX09       0x0000000fL
#define VM_L2_CGTT_CLK_CTRL__SOFT_OVERRIDE_MASK__GFX09  0xff000000L
#define VM_L2_CGTT_CLK_CTRL__SOFT_STALL_OVERRIDE_MASK__GFX09 0x00ff0000L
#define VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION_MASK__GFX09 0x00400000L
#define VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN_MASK__GFX09 0x00200000L
#define VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK__GFX09 0x00000001L
#define VM_L2_CNTL2__INVALIDATE_CACHE_MODE_MASK__GFX09  0x0c000000L
#define VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK__GFX09    0x00000002L
#define VM_L2_CNTL2__L2_PTE_CACHE_VMID_MODE_MASK__GFX09 0x03800000L
#define VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE_MASK__GFX09 0x70000000L
#define VM_L2_CNTL3__BANK_SELECT_MASK__GFX09            0x0000003fL
#define VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY_MASK__GFX09 0x80000000L
#define VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE_MASK__GFX09 0x00e00000L
#define VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS_MASK__GFX09 0x10000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK__GFX09 0x00100000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE_MASK__GFX09 0x0f000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS_MASK__GFX09 0x20000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE_MASK__GFX09 0x000f8000L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_MODE_MASK__GFX09   0x000000c0L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK__GFX09 0x00001f00L
#define VM_L2_CNTL3__PDE_CACHE_FORCE_MISS_MASK__GFX09   0x40000000L
#define VM_L2_CNTL4__BPM_CGCGLS_OVERRIDE_MASK__GFX09    0x10000000L
#define VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT_MASK__GFX09 0x0000003fL
#define VM_L2_CNTL4__MM_NONRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK__GFX09 0x0003ff00L
#define VM_L2_CNTL4__MM_SOFTRT_IFIFO_ACTIVE_TRANSACTION_LIMIT_MASK__GFX09 0x0ffc0000L
#define VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL_MASK__GFX09 0x00000040L
#define VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL_MASK__GFX09 0x00000080L
#define VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE_MASK__GFX09 0x00180000L
#define VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE_MASK__GFX09 0x00038000L
#define VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK__GFX09 0x00000800L
#define VM_L2_CNTL__ENABLE_L2_CACHE_MASK__GFX09         0x00000001L
#define VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK__GFX09 0x00000002L
#define VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK__GFX09 0x00000400L
#define VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK__GFX09 0x00000200L
#define VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE_MASK__GFX09 0x03e00000L
#define VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE_MASK__GFX09 0x00000030L
#define VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE_MASK__GFX09 0x0000000cL
#define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK__GFX09 0x00007000L
#define VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE_MASK__GFX09 0x00000100L
#define VM_L2_CNTL__L2_PTE_CACHE_ADDR_MODE_MASK__GFX09  0x0c000000L
#define VM_L2_CNTL__PDE_FAULT_CLASSIFICATION_MASK__GFX09 0x00040000L
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32__LOGICAL_PAGE_NUMBER_HI4_MASK__GFX09 0x0000000fL
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32__LOGICAL_PAGE_NUMBER_LO32_MASK__GFX09 0xffffffffL
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32__PHYSICAL_PAGE_OFFSET_HI4_MASK__GFX09 0x0000000fL
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32__PHYSICAL_PAGE_OFFSET_LO32_MASK__GFX09 0xffffffffL
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_0_RT_CLASS_MASK__GFX09 0x00000001L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_10_RT_CLASS_MASK__GFX09 0x00000400L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_11_RT_CLASS_MASK__GFX09 0x00000800L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_12_RT_CLASS_MASK__GFX09 0x00001000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_13_RT_CLASS_MASK__GFX09 0x00002000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_14_RT_CLASS_MASK__GFX09 0x00004000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_15_RT_CLASS_MASK__GFX09 0x00008000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_16_RT_CLASS_MASK__GFX09 0x00010000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_17_RT_CLASS_MASK__GFX09 0x00020000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_18_RT_CLASS_MASK__GFX09 0x00040000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_19_RT_CLASS_MASK__GFX09 0x00080000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_1_RT_CLASS_MASK__GFX09 0x00000002L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_20_RT_CLASS_MASK__GFX09 0x00100000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_21_RT_CLASS_MASK__GFX09 0x00200000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_22_RT_CLASS_MASK__GFX09 0x00400000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_23_RT_CLASS_MASK__GFX09 0x00800000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_24_RT_CLASS_MASK__GFX09 0x01000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_25_RT_CLASS_MASK__GFX09 0x02000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_26_RT_CLASS_MASK__GFX09 0x04000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_27_RT_CLASS_MASK__GFX09 0x08000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_28_RT_CLASS_MASK__GFX09 0x10000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_29_RT_CLASS_MASK__GFX09 0x20000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_2_RT_CLASS_MASK__GFX09 0x00000004L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_30_RT_CLASS_MASK__GFX09 0x40000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_31_RT_CLASS_MASK__GFX09 0x80000000L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_3_RT_CLASS_MASK__GFX09 0x00000008L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_4_RT_CLASS_MASK__GFX09 0x00000010L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_5_RT_CLASS_MASK__GFX09 0x00000020L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_6_RT_CLASS_MASK__GFX09 0x00000040L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_7_RT_CLASS_MASK__GFX09 0x00000080L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_8_RT_CLASS_MASK__GFX09 0x00000100L
#define VM_L2_MM_GROUP_RT_CLASSES__GROUP_9_RT_CLASS_MASK__GFX09 0x00000200L
#define VM_L2_PROTECTION_FAULT_ADDR_HI32__LOGICAL_PAGE_ADDR_HI4_MASK__GFX09 0x0000000fL
#define VM_L2_PROTECTION_FAULT_ADDR_LO32__LOGICAL_PAGE_ADDR_LO32_MASK__GFX09 0xffffffffL
#define VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_MASK__GFX09 0x00020000L
#define VM_L2_PROTECTION_FAULT_CNTL2__ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY_MASK__GFX09 0x00040000L
#define VM_L2_PROTECTION_FAULT_CNTL2__CLIENT_ID_PRT_FAULT_INTERRUPT_MASK__GFX09 0x0000ffffL
#define VM_L2_PROTECTION_FAULT_CNTL2__ENABLE_RETRY_FAULT_INTERRUPT_MASK__GFX09 0x00080000L
#define VM_L2_PROTECTION_FAULT_CNTL2__OTHER_CLIENT_ID_PRT_FAULT_INTERRUPT_MASK__GFX09 0x00010000L
#define VM_L2_PROTECTION_FAULT_CNTL__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK__GFX09 0x00000002L
#define VM_L2_PROTECTION_FAULT_CNTL__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK__GFX09 0x00000001L
#define VM_L2_PROTECTION_FAULT_CNTL__CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK__GFX09 0x1fffe000L
#define VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_NO_RETRY_FAULT_MASK__GFX09 0x40000000L
#define VM_L2_PROTECTION_FAULT_CNTL__CRASH_ON_RETRY_FAULT_MASK__GFX09 0x80000000L
#define VM_L2_PROTECTION_FAULT_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000100L
#define VM_L2_PROTECTION_FAULT_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00001000L
#define VM_L2_PROTECTION_FAULT_CNTL__NACK_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000080L
#define VM_L2_PROTECTION_FAULT_CNTL__OTHER_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK__GFX09 0x20000000L
#define VM_L2_PROTECTION_FAULT_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000008L
#define VM_L2_PROTECTION_FAULT_CNTL__PDE1_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000010L
#define VM_L2_PROTECTION_FAULT_CNTL__PDE2_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000020L
#define VM_L2_PROTECTION_FAULT_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000004L
#define VM_L2_PROTECTION_FAULT_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000400L
#define VM_L2_PROTECTION_FAULT_CNTL__TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000040L
#define VM_L2_PROTECTION_FAULT_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000200L
#define VM_L2_PROTECTION_FAULT_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__GFX09 0x00000800L
#define VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32__PHYSICAL_PAGE_ADDR_HI4_MASK__GFX09 0x0000000fL
#define VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32__PHYSICAL_PAGE_ADDR_LO32_MASK__GFX09 0xffffffffL
#define VM_L2_PROTECTION_FAULT_MM_CNTL3__VML1_READ_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK__GFX09 0xffffffffL
#define VM_L2_PROTECTION_FAULT_MM_CNTL4__VML1_WRITE_CLIENT_ID_NO_RETRY_FAULT_INTERRUPT_MASK__GFX09 0xffffffffL
#define VM_L2_PROTECTION_FAULT_STATUS__ATOMIC_MASK__GFX09 0x00080000L
#define VM_L2_PROTECTION_FAULT_STATUS__CID_MASK__GFX09  0x0003fe00L
#define VM_L2_PROTECTION_FAULT_STATUS__MAPPING_ERROR_MASK__GFX09 0x00000100L
#define VM_L2_PROTECTION_FAULT_STATUS__MORE_FAULTS_MASK__GFX09 0x00000001L
#define VM_L2_PROTECTION_FAULT_STATUS__PERMISSION_FAULTS_MASK__GFX09 0x000000f0L
#define VM_L2_PROTECTION_FAULT_STATUS__RW_MASK__GFX09   0x00040000L
#define VM_L2_PROTECTION_FAULT_STATUS__VFID_MASK__GFX09 0x1e000000L
#define VM_L2_PROTECTION_FAULT_STATUS__VF_MASK__GFX09   0x01000000L
#define VM_L2_PROTECTION_FAULT_STATUS__VMID_MASK__GFX09 0x00f00000L
#define VM_L2_PROTECTION_FAULT_STATUS__WALKER_ERROR_MASK__GFX09 0x0000000eL
#define VM_L2_STATUS__CONTEXT_DOMAIN_BUSY_MASK__GFX09   0x0001fffeL
#define VM_L2_STATUS__FOUND_4K_PTE_CACHE_PARITY_ERRORS_MASK__GFX09 0x00020000L
#define VM_L2_STATUS__FOUND_BIGK_PTE_CACHE_PARITY_ERRORS_MASK__GFX09 0x00040000L
#define VM_L2_STATUS__FOUND_PDE0_CACHE_PARITY_ERRORS_MASK__GFX09 0x00080000L
#define VM_L2_STATUS__FOUND_PDE1_CACHE_PARITY_ERRORS_MASK__GFX09 0x00100000L
#define VM_L2_STATUS__FOUND_PDE2_CACHE_PARITY_ERRORS_MASK__GFX09 0x00200000L
#define VM_L2_STATUS__L2_BUSY_MASK__GFX09               0x00000001L
#define VM_PCIE_ATS_CNTL_VF_0__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_10__ATC_ENABLE_MASK__GFX09  0x80000000L
#define VM_PCIE_ATS_CNTL_VF_11__ATC_ENABLE_MASK__GFX09  0x80000000L
#define VM_PCIE_ATS_CNTL_VF_12__ATC_ENABLE_MASK__GFX09  0x80000000L
#define VM_PCIE_ATS_CNTL_VF_13__ATC_ENABLE_MASK__GFX09  0x80000000L
#define VM_PCIE_ATS_CNTL_VF_14__ATC_ENABLE_MASK__GFX09  0x80000000L
#define VM_PCIE_ATS_CNTL_VF_15__ATC_ENABLE_MASK__GFX09  0x80000000L
#define VM_PCIE_ATS_CNTL_VF_1__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_2__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_3__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_4__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_5__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_6__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_7__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_8__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL_VF_9__ATC_ENABLE_MASK__GFX09   0x80000000L
#define VM_PCIE_ATS_CNTL__ATC_ENABLE_MASK__GFX09        0x80000000L
#define VM_PCIE_ATS_CNTL__STU_MASK__GFX09               0x001f0000L
#define WD_BUF_RESOURCE_1__INDEX_BUF_SIZE_MASK          0xffff0000L
#define WD_BUF_RESOURCE_1__POS_BUF_SIZE_MASK            0x0000ffffL
#define WD_BUF_RESOURCE_2__ADDR_MODE_MASK               0x00008000L
#define WD_BUF_RESOURCE_2__CNTL_SB_BUF_SIZE_MASK        0xffff0000L
#define WD_BUF_RESOURCE_2__PARAM_BUF_SIZE_MASK          0x00001fffL
#define WD_CNTL_SB_BUF_BASE_HI__BASE_HI_MASK            0x000000ffL
#define WD_CNTL_SB_BUF_BASE__BASE_MASK                  0xffffffffL
#define WD_CNTL_STATUS__WD_ADC_BUSY_MASK                0x00000008L
#define WD_CNTL_STATUS__WD_BUSY_MASK                    0x00000001L
#define WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK             0x00000004L
#define WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK            0x00000002L
#define WD_ENHANCE__MISC_MASK                           0xffffffffL
#define WD_INDEX_BUF_BASE_HI__BASE_HI_MASK              0x000000ffL
#define WD_INDEX_BUF_BASE__BASE_MASK                    0xffffffffL
#define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__GFX09  0xffffffffL
#define WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK__GFX09   0xf0000000L
#define WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK__GFX09    0x000000ffL
#define WD_POS_BUF_BASE_HI__BASE_HI_MASK                0x000000ffL
#define WD_POS_BUF_BASE__BASE_MASK                      0xffffffffL
#define WD_QOS__DRAW_STALL_MASK                         0x00000001L
#define WD_UTCL1_CNTL__BYPASS_MASK                      0x02000000L
#define WD_UTCL1_CNTL__DROP_MODE_MASK                   0x01000000L
#define WD_UTCL1_CNTL__FORCE_SD_VMID_DIRTY_MASK__GFX09  0x20000000L
#define WD_UTCL1_CNTL__FORCE_SNOOP_MASK                 0x10000000L
#define WD_UTCL1_CNTL__FRAG_LIMIT_MODE_MASK             0x08000000L
#define WD_UTCL1_CNTL__INVALIDATE_MASK                  0x04000000L
#define WD_UTCL1_CNTL__VMID_RESET_MODE_MASK             0x00800000L
#define WD_UTCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK        0x000fffffL
#define WD_UTCL1_STATUS__FAULT_DETECTED_MASK            0x00000001L
#define WD_UTCL1_STATUS__FAULT_UTCL1ID_MASK             0x00003f00L
#define WD_UTCL1_STATUS__PRT_DETECTED_MASK              0x00000004L
#define WD_UTCL1_STATUS__PRT_UTCL1ID_MASK               0x3f000000L
#define WD_UTCL1_STATUS__RETRY_DETECTED_MASK            0x00000002L
#define WD_UTCL1_STATUS__RETRY_UTCL1ID_MASK             0x003f0000L
#define XPB_CLG_CFG0__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG0__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG0__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG1__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG1__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG1__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG2__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG2__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG2__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG3__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG3__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG3__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG4__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG4__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG4__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG5__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG5__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG5__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG6__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG6__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG6__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_CFG7__HOST_FLUSH_MASK                   0x00003c00L
#define XPB_CLG_CFG7__P2P_BAR_MASK                      0x00000380L
#define XPB_CLG_CFG7__WCB_NUM_MASK                      0x0000000fL
#define XPB_CLG_EXTRA_MSK_RD__MSK0_HIGH_MASK            0x0000003fL
#define XPB_CLG_EXTRA_MSK_RD__MSK0_LOW_MASK             0x000007c0L
#define XPB_CLG_EXTRA_MSK_RD__MSK1_HIGH_MASK            0x0001f800L
#define XPB_CLG_EXTRA_MSK_RD__MSK1_LOW_MASK             0x003e0000L
#define XPB_CLG_EXTRA_MSK__MSK0_HIGH_MASK               0x0000003fL
#define XPB_CLG_EXTRA_MSK__MSK0_LOW_MASK                0x000007c0L
#define XPB_CLG_EXTRA_MSK__MSK1_HIGH_MASK               0x0001f800L
#define XPB_CLG_EXTRA_MSK__MSK1_LOW_MASK                0x003e0000L
#define XPB_CLG_EXTRA_RD__CLG0_NUM_MASK                 0x00007000L
#define XPB_CLG_EXTRA_RD__CLG1_NUM_MASK                 0x38000000L
#define XPB_CLG_EXTRA_RD__CMP0_HIGH_MASK                0x0000003fL
#define XPB_CLG_EXTRA_RD__CMP0_LOW_MASK                 0x000007c0L
#define XPB_CLG_EXTRA_RD__CMP1_HIGH_MASK                0x001f8000L
#define XPB_CLG_EXTRA_RD__CMP1_LOW_MASK                 0x03e00000L
#define XPB_CLG_EXTRA_RD__VLD0_MASK                     0x00000800L
#define XPB_CLG_EXTRA_RD__VLD1_MASK                     0x04000000L
#define XPB_CLG_EXTRA__CLG0_NUM_MASK                    0x00007000L
#define XPB_CLG_EXTRA__CLG1_NUM_MASK                    0x38000000L
#define XPB_CLG_EXTRA__CMP0_HIGH_MASK                   0x0000003fL
#define XPB_CLG_EXTRA__CMP0_LOW_MASK                    0x000007c0L
#define XPB_CLG_EXTRA__CMP1_HIGH_MASK                   0x001f8000L
#define XPB_CLG_EXTRA__CMP1_LOW_MASK                    0x03e00000L
#define XPB_CLG_EXTRA__VLD0_MASK                        0x00000800L
#define XPB_CLG_EXTRA__VLD1_MASK                        0x04000000L
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC0_ID_MSK_MASK     0x0000003fL
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC1_ID_MSK_MASK     0x00000fc0L
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC2_ID_MSK_MASK     0x0003f000L
#define XPB_CLG_GFX_MATCH_MSK__FARBIRC3_ID_MSK_MASK     0x00fc0000L
#define XPB_CLG_GFX_MATCH__FARBIRC0_ID_MASK             0x0000003fL
#define XPB_CLG_GFX_MATCH__FARBIRC0_VLD_MASK            0x01000000L
#define XPB_CLG_GFX_MATCH__FARBIRC1_ID_MASK             0x00000fc0L
#define XPB_CLG_GFX_MATCH__FARBIRC1_VLD_MASK            0x02000000L
#define XPB_CLG_GFX_MATCH__FARBIRC2_ID_MASK             0x0003f000L
#define XPB_CLG_GFX_MATCH__FARBIRC2_VLD_MASK            0x04000000L
#define XPB_CLG_GFX_MATCH__FARBIRC3_ID_MASK             0x00fc0000L
#define XPB_CLG_GFX_MATCH__FARBIRC3_VLD_MASK            0x08000000L
#define XPB_CLG_GFX_UNITID_MAPPING0__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING0__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING1__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING1__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING2__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING2__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING3__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING3__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING4__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING4__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING5__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING5__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING6__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING6__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_GFX_UNITID_MAPPING7__DEST_CLG_NUM_MASK  0x000001c0L
#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_LOW_MASK    0x0000001fL
#define XPB_CLG_GFX_UNITID_MAPPING7__UNITID_VLD_MASK    0x00000020L
#define XPB_CLG_MM_MATCH_MSK__FARBIRC0_ID_MSK_MASK      0x0000003fL
#define XPB_CLG_MM_MATCH_MSK__FARBIRC1_ID_MSK_MASK      0x00000fc0L
#define XPB_CLG_MM_MATCH_MSK__FARBIRC2_ID_MSK_MASK__GFX09 0x0003f000L
#define XPB_CLG_MM_MATCH_MSK__FARBIRC3_ID_MSK_MASK__GFX09 0x00fc0000L
#define XPB_CLG_MM_MATCH__FARBIRC0_ID_MASK              0x0000003fL
#define XPB_CLG_MM_MATCH__FARBIRC1_ID_MASK              0x00000fc0L
#define XPB_CLG_MM_MATCH__FARBIRC2_ID_MASK__GFX09       0x0003f000L
#define XPB_CLG_MM_MATCH__FARBIRC2_VLD_MASK__GFX09      0x04000000L
#define XPB_CLG_MM_MATCH__FARBIRC3_ID_MASK__GFX09       0x00fc0000L
#define XPB_CLG_MM_MATCH__FARBIRC3_VLD_MASK__GFX09      0x08000000L
#define XPB_CLG_MM_UNITID_MAPPING0__DEST_CLG_NUM_MASK   0x000001c0L
#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_LOW_MASK     0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING0__UNITID_VLD_MASK     0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING1__DEST_CLG_NUM_MASK   0x000001c0L
#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_LOW_MASK     0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING1__UNITID_VLD_MASK     0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING2__DEST_CLG_NUM_MASK   0x000001c0L
#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_LOW_MASK     0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING2__UNITID_VLD_MASK     0x00000020L
#define XPB_CLG_MM_UNITID_MAPPING3__DEST_CLG_NUM_MASK   0x000001c0L
#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_LOW_MASK     0x0000001fL
#define XPB_CLG_MM_UNITID_MAPPING3__UNITID_VLD_MASK     0x00000020L
#define XPB_CLK_GAT__ENABLE_MASK                        0x00040000L
#define XPB_CLK_GAT__MEM_LS_ENABLE_MASK                 0x00080000L
#define XPB_CLK_GAT__OFFDLY_MASK                        0x00000fc0L
#define XPB_CLK_GAT__ONDLY_MASK                         0x0000003fL
#define XPB_CLK_GAT__RDYDLY_MASK                        0x0003f000L
#define XPB_HST_CFG__BAR_UP_WR_CMD_MASK                 0x00000001L
#define XPB_INTF_CFG2__RPB_RDREQ_CRD_MASK               0x000000ffL
#define XPB_INTF_CFG__BIF_MEM_SNOOP_SEL_MASK            0x02000000L
#define XPB_INTF_CFG__BIF_MEM_SNOOP_VAL_MASK            0x04000000L
#define XPB_INTF_CFG__BIF_REG_SNOOP_SEL_MASK            0x00800000L
#define XPB_INTF_CFG__BIF_REG_SNOOP_VAL_MASK            0x01000000L
#define XPB_INTF_CFG__MC_WRRET_ASK_MASK                 0x0000ff00L
#define XPB_INTF_CFG__RPB_WRREQ_CRD_MASK                0x000000ffL
#define XPB_INTF_CFG__XSP_ORDERING_SEL_MASK             0x40000000L
#define XPB_INTF_CFG__XSP_ORDERING_VAL_MASK             0x80000000L
#define XPB_INTF_CFG__XSP_REQ_CRD_MASK                  0x007f0000L
#define XPB_INTF_CFG__XSP_SNOOP_SEL_MASK                0x18000000L
#define XPB_INTF_CFG__XSP_SNOOP_VAL_MASK                0x20000000L
#define XPB_INTF_STS__CNS_BUF_BUSY_MASK                 0x00040000L
#define XPB_INTF_STS__CNS_BUF_FULL_MASK                 0x00020000L
#define XPB_INTF_STS__HOP_ATTR_BUF_FULL_MASK            0x00010000L
#define XPB_INTF_STS__HOP_DATA_BUF_FULL_MASK            0x00008000L
#define XPB_INTF_STS__RPB_RDREQ_CRD_MASK                0x07f80000L
#define XPB_INTF_STS__RPB_WRREQ_CRD_MASK                0x000000ffL
#define XPB_INTF_STS__XSP_REQ_CRD_MASK                  0x00007f00L
#define XPB_LB_ADDR__CMP0_MASK                          0x000003ffL
#define XPB_LB_ADDR__CMP1_MASK                          0x03f00000L
#define XPB_LB_ADDR__MASK0_MASK                         0x000ffc00L
#define XPB_LB_ADDR__MASK1_MASK                         0xfc000000L
#define XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM_MASK 0x0000ffffL
#define XPB_MISC_CFG__FIELDNAME0_MASK                   0x000000ffL
#define XPB_MISC_CFG__FIELDNAME1_MASK                   0x0000ff00L
#define XPB_MISC_CFG__FIELDNAME2_MASK                   0x00ff0000L
#define XPB_MISC_CFG__FIELDNAME3_MASK                   0x7f000000L
#define XPB_MISC_CFG__TRIGGERNAME_MASK                  0x80000000L
#define XPB_P2P_BAR0__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR0__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR0__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR0__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR0__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR0__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR0__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR0__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR1__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR1__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR1__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR1__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR1__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR1__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR1__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR1__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR2__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR2__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR2__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR2__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR2__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR2__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR2__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR2__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR3__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR3__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR3__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR3__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR3__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR3__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR3__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR3__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR4__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR4__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR4__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR4__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR4__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR4__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR4__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR4__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR5__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR5__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR5__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR5__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR5__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR5__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR5__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR5__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR6__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR6__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR6__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR6__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR6__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR6__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR6__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR6__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR7__ADDRESS_MASK                      0xffff0000L
#define XPB_P2P_BAR7__COMPRESS_DIS_MASK                 0x00004000L
#define XPB_P2P_BAR7__HOST_FLUSH_MASK                   0x0000000fL
#define XPB_P2P_BAR7__MEM_SYS_BAR_MASK                  0x00000f00L
#define XPB_P2P_BAR7__REG_SYS_BAR_MASK                  0x000000f0L
#define XPB_P2P_BAR7__RESERVED_MASK                     0x00008000L
#define XPB_P2P_BAR7__SEND_DIS_MASK                     0x00002000L
#define XPB_P2P_BAR7__VALID_MASK                        0x00001000L
#define XPB_P2P_BAR_CFG__ADDR_SIZE_MASK                 0x0000000fL
#define XPB_P2P_BAR_CFG__ATC_TRANSLATED_MASK            0x00001000L
#define XPB_P2P_BAR_CFG__COMPRESS_DIS_MASK              0x00000100L
#define XPB_P2P_BAR_CFG__RD_EN_MASK                     0x00000800L
#define XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR_MASK        0x00000400L
#define XPB_P2P_BAR_CFG__SEND_BAR_MASK                  0x00000030L
#define XPB_P2P_BAR_CFG__SEND_DIS_MASK                  0x00000080L
#define XPB_P2P_BAR_CFG__SNOOP_MASK                     0x00000040L
#define XPB_P2P_BAR_CFG__UPDATE_DIS_MASK                0x00000200L
#define XPB_P2P_BAR_DELTA_ABOVE__DELTA_MASK             0x0fffff00L
#define XPB_P2P_BAR_DELTA_ABOVE__EN_MASK                0x000000ffL
#define XPB_P2P_BAR_DELTA_BELOW__DELTA_MASK             0x0fffff00L
#define XPB_P2P_BAR_DELTA_BELOW__EN_MASK                0x000000ffL
#define XPB_P2P_BAR_SETUP__ADDRESS_MASK                 0xffff0000L
#define XPB_P2P_BAR_SETUP__COMPRESS_DIS_MASK            0x00004000L
#define XPB_P2P_BAR_SETUP__REG_SYS_BAR_MASK             0x00000f00L
#define XPB_P2P_BAR_SETUP__RESERVED_MASK                0x00008000L
#define XPB_P2P_BAR_SETUP__SEL_MASK                     0x000000ffL
#define XPB_P2P_BAR_SETUP__SEND_DIS_MASK                0x00002000L
#define XPB_P2P_BAR_SETUP__VALID_MASK                   0x00001000L
#define XPB_PEER_SYS_BAR0__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR0__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR1__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR1__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR2__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR2__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR3__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR3__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR4__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR4__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR5__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR5__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR6__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR6__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR7__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR7__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR8__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR8__VALID_MASK                   0x00000001L
#define XPB_PEER_SYS_BAR9__ADDR_MASK                    0xfffffffeL
#define XPB_PEER_SYS_BAR9__VALID_MASK                   0x00000001L
#define XPB_PERF_KNOBS__CNS_FIFO_DEPTH_MASK             0x0000003fL
#define XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH_MASK         0x00000fc0L
#define XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH_MASK         0x0003f000L
#define XPB_PIPE_STS__RET_BUF_FULL_MASK                 0x00800000L
#define XPB_PIPE_STS__WCB_ANY_PBUF_MASK                 0x00000001L
#define XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT_MASK         0x000000feL
#define XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL_MASK       0x00200000L
#define XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL_MASK      0x00008000L
#define XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL_MASK        0x00020000L
#define XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL_MASK        0x00080000L
#define XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT_MASK         0x00007f00L
#define XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL_MASK       0x00400000L
#define XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL_MASK      0x00010000L
#define XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL_MASK        0x00040000L
#define XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL_MASK        0x00100000L
#define XPB_PIPE_STS__XPB_CLK_BUSY_BITS_MASK            0xff000000L
#define XPB_RTR_DEST_MAP0__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP0__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP0__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP0__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP0__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP1__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP1__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP1__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP1__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP1__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP2__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP2__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP2__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP2__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP2__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP3__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP3__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP3__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP3__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP3__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP4__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP4__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP4__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP4__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP4__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP5__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP5__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP5__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP5__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP5__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP6__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP6__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP6__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP6__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP6__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP7__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP7__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP7__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP7__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP7__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP8__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP8__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP8__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP8__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP8__NMR_MASK                     0x00000001L
#define XPB_RTR_DEST_MAP9__APRTR_SIZE_MASK              0x7c000000L
#define XPB_RTR_DEST_MAP9__DEST_OFFSET_MASK             0x000ffffeL
#define XPB_RTR_DEST_MAP9__DEST_SEL_MASK                0x00f00000L
#define XPB_RTR_DEST_MAP9__DEST_SEL_RPB_MASK            0x01000000L
#define XPB_RTR_DEST_MAP9__NMR_MASK                     0x00000001L
#define XPB_RTR_SRC_APRTR0__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR1__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR2__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR3__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR4__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR5__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR6__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR7__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR8__BASE_ADDR_MASK              0x7fffffffL
#define XPB_RTR_SRC_APRTR9__BASE_ADDR_MASK              0x7fffffffL
#define XPB_STICKY_W1C__BITS_MASK                       0xffffffffL
#define XPB_STICKY__BITS_MASK                           0xffffffffL
#define XPB_SUB_CTRL__RESET_CGR_MASK                    0x00080000L
#define XPB_SUB_CTRL__RESET_CNS_MASK                    0x00000400L
#define XPB_SUB_CTRL__RESET_HOP_MASK                    0x00010000L
#define XPB_SUB_CTRL__RESET_HST_MASK                    0x00008000L
#define XPB_SUB_CTRL__RESET_MAP_MASK                    0x00002000L
#define XPB_SUB_CTRL__RESET_RET_MASK                    0x00001000L
#define XPB_SUB_CTRL__RESET_RTR_MASK                    0x00000800L
#define XPB_SUB_CTRL__RESET_SID_MASK                    0x00020000L
#define XPB_SUB_CTRL__RESET_SRB_MASK                    0x00040000L
#define XPB_SUB_CTRL__RESET_WCB_MASK                    0x00004000L
#define XPB_SUB_CTRL__STALL_CNS_RTR_REQ_MASK            0x00000002L
#define XPB_SUB_CTRL__STALL_HST_HOP_REQ_MASK            0x00000100L
#define XPB_SUB_CTRL__STALL_MAP_WCB_REQ_MASK            0x00000010L
#define XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND_MASK        0x00000040L
#define XPB_SUB_CTRL__STALL_RTR_MAP_REQ_MASK            0x00000008L
#define XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ_MASK          0x00000004L
#define XPB_SUB_CTRL__STALL_WCB_HST_REQ_MASK            0x00000080L
#define XPB_SUB_CTRL__STALL_WCB_SID_REQ_MASK            0x00000020L
#define XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR_MASK       0x00000200L
#define XPB_SUB_CTRL__WRREQ_BYPASS_XPB_MASK             0x00000001L
#define XPB_WCB_STS__PBUF_VLD_MASK                      0x0000ffffL
#define XPB_WCB_STS__WCB_HST_DATA_BUF_CNT_MASK          0x007f0000L
#define XPB_WCB_STS__WCB_SID_DATA_BUF_CNT_MASK          0x3f800000L
#define XPB_XDMA_PEER_SYS_BAR0__ADDR_MASK               0xfffffffeL
#define XPB_XDMA_PEER_SYS_BAR0__VALID_MASK              0x00000001L
#define XPB_XDMA_PEER_SYS_BAR1__ADDR_MASK               0xfffffffeL
#define XPB_XDMA_PEER_SYS_BAR1__VALID_MASK              0x00000001L
#define XPB_XDMA_PEER_SYS_BAR2__ADDR_MASK               0xfffffffeL
#define XPB_XDMA_PEER_SYS_BAR2__VALID_MASK              0x00000001L
#define XPB_XDMA_PEER_SYS_BAR3__ADDR_MASK               0xfffffffeL
#define XPB_XDMA_PEER_SYS_BAR3__VALID_MASK              0x00000001L
#define XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE_MASK         0x7c000000L
#define XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET_MASK        0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_MASK           0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB_MASK       0x01000000L
#define XPB_XDMA_RTR_DEST_MAP0__NMR_MASK                0x00000001L
#define XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE_MASK         0x7c000000L
#define XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET_MASK        0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_MASK           0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB_MASK       0x01000000L
#define XPB_XDMA_RTR_DEST_MAP1__NMR_MASK                0x00000001L
#define XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE_MASK         0x7c000000L
#define XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET_MASK        0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_MASK           0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB_MASK       0x01000000L
#define XPB_XDMA_RTR_DEST_MAP2__NMR_MASK                0x00000001L
#define XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE_MASK         0x7c000000L
#define XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET_MASK        0x000ffffeL
#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_MASK           0x00f00000L
#define XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB_MASK       0x01000000L
#define XPB_XDMA_RTR_DEST_MAP3__NMR_MASK                0x00000001L
#define XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR_MASK         0x7fffffffL
#define XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR_MASK         0x7fffffffL
#define XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR_MASK         0x7fffffffL
#define XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR_MASK         0x7fffffffL
#define ATC_ATS_FAULT_STATUS_INFO2__VFID_MASK__GFX09    0x0000001eL
#define ATHUB_SHARED_ACTIVE_FCN_ID__VFID_MASK__GFX09    0x0000000fL
#define ATHUB_SHARED_VIRT_RESET_REQ__VF_MASK__GFX09     0x0000ffffL
#define CB_COLOR0_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR0_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR0_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR1_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR1_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR1_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR2_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR2_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR2_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR3_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR3_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR3_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR4_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR4_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR4_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR5_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR5_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR5_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR6_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR6_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR6_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_COLOR7_VIEW__MIP_LEVEL_MASK__GFX09           0x0f000000L
#define CB_COLOR7_VIEW__SLICE_MAX_MASK__GFX09           0x00ffe000L
#define CB_COLOR7_VIEW__SLICE_START_MASK__GFX09         0x000007ffL
#define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK__GFX09   0xf0000000L
#define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK__GFX09 0x007f0000L
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__GFX09       0xf0000000L
#define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK__GFX09 0x0f000000L
#define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK__GFX09 0x00010000L
#define CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK__GFX09       0x00001f00L
#define CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK__GFX09       0x0000001fL
#define CGTS_RD_REG__READ_DATA_MASK__GFX09              0x00003fffL
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__GFX09 0x20000000L
#define CPC_LATENCY_STATS_SELECT__INDEX_MASK__GFX09     0x00000007L
#define CP_APPEND_ADDR_HI__CACHE_POLICY_MASK__GFX09     0x02000000L
#define CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK__GFX09          0x07ff0000L
#define CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK__GFX09         0x000007ffL
#define CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK__GFX09          0x000007ffL
#define CP_CE_INTR_ROUTINE_START__IR_START_MASK__GFX09  0x000007ffL
#define CP_CE_PRGRM_CNTR_START__IP_START_MASK__GFX09    0x000007ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK__GFX09 0x000003ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK__GFX09 0x03ff0000L
#define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK__GFX09 0x000003ffL
#define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK__GFX09 0x03ff0000L
#define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK__GFX09 0x000003ffL
#define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK__GFX09 0x03ff0000L
#define CP_CE_UCODE_ADDR__UCODE_ADDR_MASK__GFX09        0x00000fffL
#define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK__GFX09   0x01000000L
#define CP_DFY_CNTL__MTYPE_MASK__GFX09                  0x0000000cL
#define CP_DFY_CNTL__POLICY_MASK__GFX09                 0x00000001L
#define CP_DMA_CNTL__BUFFER_DEPTH_MASK__GFX09           0x000f0000L
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK__GFX09 0x02000000L
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK__GFX09 0x00002000L
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK__GFX09 0x02000000L
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK__GFX09 0x00002000L
#define CP_EOP_DONE_EVENT_CNTL__CACHE_POLICY_MASK__GFX09 0x02000000L
#define CP_GFX_MQD_CONTROL__CACHE_POLICY_MASK__GFX09    0x01000000L
#define CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK__GFX09       0x003f0000L
#define CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK__GFX09     0x00000008L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK__GFX09 0x00000007L
#define CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK__GFX09    0x01000000L
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK__GFX09  0x01000000L
#define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK__GFX09       0x01000000L
#define CP_HQD_IQ_TIMER__QUEUE_TYPE_MASK__GFX09         0x02000000L
#define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK__GFX09     0x01000000L
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK__GFX09      0x00060000L
#define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK__GFX09  0x06000000L
#define CP_HYP_CE_UCODE_ADDR__UCODE_ADDR_MASK__GFX09    0x00000fffL
#define CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR_MASK__GFX09  0x0001ffffL
#define CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR_MASK__GFX09  0x0001ffffL
#define CP_HYP_ME_UCODE_ADDR__UCODE_ADDR_MASK__GFX09    0x00001fffL
#define CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__GFX09   0x00003fffL
#define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK__GFX09 0x0000ffffL
#define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK__GFX09  0x0000ffffL
#define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK__GFX09 0x0000ffffL
#define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK__GFX09  0x0000ffffL
#define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK__GFX09  0x00000010L
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK__GFX09   0x0001ffffL
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK__GFX09   0x0001ffffL
#define CP_ME_INTR_ROUTINE_START__IR_START_MASK__GFX09  0x00000fffL
#define CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK__GFX09     0x00400000L
#define CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK__GFX09     0x00400000L
#define CP_ME_PRGRM_CNTR_START__IP_START_MASK__GFX09    0x00000fffL
#define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK__GFX09       0x00001fffL
#define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK__GFX09       0x00001fffL
#define CP_MQD_CONTROL__CACHE_POLICY_MASK__GFX09        0x01000000L
#define CP_PFP_INTR_ROUTINE_START__IR_START_MASK__GFX09 0x00001fffL
#define CP_PFP_PRGRM_CNTR_START__IP_START_MASK__GFX09   0x00001fffL
#define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__GFX09       0x00003fffL
#define CP_PIPE_STATS_CONTROL__CACHE_POLICY_MASK__GFX09 0x02000000L
#define CP_PRT_LOD_STATS_CNTL3__CACHE_POLICY_MASK__GFX09 0x10000000L
#define CP_RB0_CNTL__BUF_SWAP_MASK__GFX09               0x00060000L
#define CP_RB0_CNTL__CACHE_POLICY_MASK__GFX09           0x01000000L
#define CP_RB1_CNTL__CACHE_POLICY_MASK__GFX09           0x01000000L
#define CP_RB2_CNTL__CACHE_POLICY_MASK__GFX09           0x01000000L
#define CP_RB_CNTL__CACHE_POLICY_MASK__GFX09            0x01000000L
#define CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK__GFX09    0x00ff0000L
#define CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK__GFX09    0xff000000L
#define CP_ROQ1_THRESHOLDS__RB1_START_MASK__GFX09       0x000000ffL
#define CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK__GFX09          0x000007ffL
#define CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK__GFX09    0x0000ff00L
#define CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK__GFX09    0x00ff0000L
#define CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK__GFX09           0x07ff0000L
#define CP_ROQ_AVAIL__ROQ_CNT_RING_MASK__GFX09          0x000007ffL
#define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK__GFX09 0x000003ffL
#define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK__GFX09 0x03ff0000L
#define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK__GFX09 0x000003ffL
#define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK__GFX09 0x03ff0000L
#define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK__GFX09    0x000003ffL
#define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK__GFX09    0x03ff0000L
#define CP_STREAM_OUT_CONTROL__CACHE_POLICY_MASK__GFX09 0x02000000L
#define DB_DEBUG4__ALWAYS_ON_RMI_CLK_EN_MASK__GFX09     0x00000080L
#define DB_DEBUG4__DISABLE_DYNAMIC_RAM_LIGHT_SLEEP_MODE_MASK__GFX09 0x00010000L
#define DB_DEBUG4__DISABLE_SEPARATE_DFSM_CLK_MASK__GFX09 0x00001000L
#define DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION_MASK__GFX09 0x00000020L
#define DB_DEBUG4__ENABLE_DBCB_SLOW_FORMAT_COLLAPSE_MASK__GFX09 0x00000040L
#define DB_DFSM_FLUSH_ENABLE__PRIMARY_EVENTS_MASK__GFX09 0x000003ffL
#define DB_FIFO_DEPTH1__MCC_DEPTH_MASK__GFX09           0x0000fc00L
#define DB_FIFO_DEPTH1__QC_DEPTH_MASK__GFX09            0x001f0000L
#define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK__GFX09 0x00007f00L
#define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK__GFX09    0x01ff8000L
#define DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK__GFX09 0x0000007fL
#define DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK__GFX09 0x00f00000L
#define DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK__GFX09 0x00003f80L
#define DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK__GFX09    0x000fc000L
#define DB_STENCIL_INFO__FAULT_BEHAVIOR_MASK__GFX09     0x00006000L
#define DB_STENCIL_INFO__ITERATE_FLUSH_MASK__GFX09      0x00008000L
#define DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK__GFX09 0x0ff00000L
#define DB_WATERMARKS__DEPTH_FLUSH_MASK__GFX09          0x000007e0L
#define DB_WATERMARKS__DEPTH_FREE_MASK__GFX09           0x0000001fL
#define DB_WATERMARKS__DEPTH_PENDING_FREE_MASK__GFX09   0x000f8000L
#define DB_Z_INFO__FAULT_BEHAVIOR_MASK__GFX09           0x00006000L
#define DB_Z_INFO__ITERATE_FLUSH_MASK__GFX09            0x00008000L
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB0_MASK__GFX09 0x0000003fL
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB1_MASK__GFX09 0x00000fc0L
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB2_MASK__GFX09 0x0003f000L
#define DIDT_DB_EDC_STALL_DELAY_1__EDC_STALL_DELAY_DB3_MASK__GFX09 0x00fc0000L
#define DIDT_DB_EDC_STALL_DELAY_1__UNUSED_MASK__GFX09   0xff000000L
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ0_MASK__GFX09 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ1_MASK__GFX09 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ2_MASK__GFX09 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_1__EDC_STALL_DELAY_SQ3_MASK__GFX09 0xff000000L
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ4_MASK__GFX09 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ5_MASK__GFX09 0x0000ff00L
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ6_MASK__GFX09 0x00ff0000L
#define DIDT_SQ_EDC_STALL_DELAY_2__EDC_STALL_DELAY_SQ7_MASK__GFX09 0xff000000L
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ8_MASK__GFX09 0x000000ffL
#define DIDT_SQ_EDC_STALL_DELAY_3__EDC_STALL_DELAY_SQ9_MASK__GFX09 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP0_MASK__GFX09 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP1_MASK__GFX09 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP2_MASK__GFX09 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TCP3_MASK__GFX09 0xff000000L
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP4_MASK__GFX09 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP5_MASK__GFX09 0x0000ff00L
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP6_MASK__GFX09 0x00ff0000L
#define DIDT_TCP_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TCP7_MASK__GFX09 0xff000000L
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP8_MASK__GFX09 0x000000ffL
#define DIDT_TCP_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TCP9_MASK__GFX09 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD0_MASK__GFX09 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD1_MASK__GFX09 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD2_MASK__GFX09 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_1__EDC_STALL_DELAY_TD3_MASK__GFX09 0xff000000L
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD4_MASK__GFX09 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD5_MASK__GFX09 0x0000ff00L
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD6_MASK__GFX09 0x00ff0000L
#define DIDT_TD_EDC_STALL_DELAY_2__EDC_STALL_DELAY_TD7_MASK__GFX09 0xff000000L
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD8_MASK__GFX09 0x000000ffL
#define DIDT_TD_EDC_STALL_DELAY_3__EDC_STALL_DELAY_TD9_MASK__GFX09 0x0000ff00L
#define GC_CAC_CNTL__UNUSED_0_MASK__GFX09               0x80000000L
#define GC_CAC_OVRD_SQ__OVRRD_SELECT_MASK__GFX09        0x000001ffL
#define GC_CAC_OVRD_SQ__OVRRD_VALUE_MASK__GFX09         0x0003fe00L
#define GC_CAC_OVRD_TD__OVRRD_SELECT_MASK__GFX09        0x0000003fL
#define GC_CAC_OVRD_TD__OVRRD_VALUE_MASK__GFX09         0x00000fc0L
#define GDS_ENHANCE2__MISC_MASK__GFX09                  0x0000ffffL
#define GDS_ENHANCE2__UNUSED_MASK__GFX09                0xffff0000L
#define GDS_ENHANCE__UNUSED_MASK__GFX09                 0xffc00000L
#define GDS_GWS_RESOURCE__HALTED_MASK__GFX09            0x40000000L
#define GDS_GWS_RESOURCE__HEAD_FLAG_MASK__GFX09         0x20000000L
#define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK__GFX09        0x0fff0000L
#define GDS_GWS_RESOURCE__HEAD_VALID_MASK__GFX09        0x10000000L
#define GDS_GWS_RESOURCE__UNUSED1_MASK__GFX09           0x80000000L
#define GDS_OA_ADDRESS__CRAWLER_MASK__GFX09             0x000f0000L
#define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK__GFX09        0x00300000L
#define GDS_OA_ADDRESS__UNUSED_MASK__GFX09              0x3fc00000L
#define GRBM_CAM_INDEX__CAM_INDEX_MASK__GFX09           0x00000007L
#define GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK__GFX09       0x00000007L
#define GRBM_WRITE_ERROR__WRITE_VFID_MASK__GFX09        0x000001e0L
#define IH_ACTIVE_FCN_ID__RESERVED_MASK__GFX09          0x7ffffff0L
#define IH_ACTIVE_FCN_ID__VF_ID_MASK__GFX09             0x0000000fL
#define IH_CID_REMAP_DATA__CLIENT_ID_REMAP_MASK__GFX09  0x00ff0000L
#define IH_CID_REMAP_DATA__INITIATOR_ID_MASK__GFX09     0x0000ff00L
#define IH_CLIENT_CFG_DATA__CREDIT_RETURN_ADDR_MASK__GFX09 0x0001ffffL
#define IH_CNTL2__SELF_IV_FORCE_WPTR_UPDATE_TIMEOUT_MASK__GFX09 0x000000ffL
#define IH_COOKIE_REC_VIOLATION_LOG__CLIENT_ID_MASK__GFX09 0x00ff0000L
#define IH_COOKIE_REC_VIOLATION_LOG__INITIATOR_ID_MASK__GFX09 0xff000000L
#define IH_DSM_MATCH_FCN_ID__PF_VF_MASK__GFX09          0x00000001L
#define IH_DSM_MATCH_FCN_ID__VF_ID_MASK__GFX09          0x0000001eL
#define IH_GPU_IOV_VIOLATION_LOG__VF_ID_MASK__GFX09     0x00f00000L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_VF_ID_MASK__GFX09 0x0f000000L
#define IH_INT_FLOOD_STATUS__FIRST_DROP_INT_VF_MASK__GFX09 0x10000000L
#define IH_LAST_INT_INFO2__VF_ID_MASK__GFX09            0x000f0000L
#define IH_LAST_INT_INFO2__VF_MASK__GFX09               0x00100000L
#define IH_PERFMON_CNTL__PERF_SEL0_MASK__GFX09          0x000007fcL
#define IH_PERFMON_CNTL__PERF_SEL1_MASK__GFX09          0x07fc0000L
#define IH_RB0_INT_FLOOD_STATUS__RB_INT_DROPPED_VF_MASK__GFX09 0x0000ffffL
#define IH_RB1_INT_FLOOD_STATUS__RB_INT_DROPPED_VF_MASK__GFX09 0x0000ffffL
#define IH_RB2_INT_FLOOD_STATUS__RB_INT_DROPPED_VF_MASK__GFX09 0x0000ffffL
#define IH_VF_RB1_STATUS2__RB_FULL_VF_MASK__GFX09       0x0000ffffL
#define IH_VF_RB1_STATUS__RB_FULL_DRAIN_VF_MASK__GFX09  0x0000ffffL
#define IH_VF_RB2_STATUS2__RB_FULL_VF_MASK__GFX09       0x0000ffffL
#define IH_VF_RB2_STATUS__RB_FULL_DRAIN_VF_MASK__GFX09  0x0000ffffL
#define IH_VF_RB_STATUS2__RB_FULL_VF_MASK__GFX09        0x0000ffffL
#define IH_VF_RB_STATUS__RB_FULL_DRAIN_VF_MASK__GFX09   0x0000ffffL
#define IH_VIRT_RESET_REQ__VF_MASK__GFX09               0x0000ffffL
#define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK__GFX09 0x04000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_SHD_OBJPRIM_ID_MASK__GFX09 0x08000000L
#define PA_SC_ENHANCE_1__RSVD_MASK__GFX09               0xff800000L
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK__GFX09 0x0000001cL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK__GFX09 0x000000e0L
#define PA_SC_RASTER_CONFIG__SE_XSEL_MASK__GFX09        0x1c000000L
#define PA_SC_RASTER_CONFIG__SE_YSEL_MASK__GFX09        0xe0000000L
#define RLC_CLK_CNTL__RESERVED_MASK__GFX09              0xfffffffcL
#define RLC_CLK_CNTL__RLC_SPM_CLK_CNTL_MASK__GFX09      0x00000002L
#define RLC_CLK_CNTL__RLC_SRM_CLK_CNTL_MASK__GFX09      0x00000001L
#define RLC_GPM_TIMER_CTRL__RESERVED_MASK__GFX09        0xfffffff0L
#define RLC_GPM_TIMER_STAT__RESERVED_MASK__GFX09        0xfffffff0L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK__GFX09 0x7ffffff0L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK__GFX09    0x0000000fL
#define RLC_GPU_IOV_PERF_CNT_RD_DATA__DATA_MASK__GFX09  0x0000000fL
#define RLC_GPU_IOV_PERF_CNT_WR_DATA__DATA_MASK__GFX09  0x0000000fL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_CLR__VF_DOORBELL_STATUS_CLR_MASK__GFX09 0x0000ffffL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS_SET__VF_DOORBELL_STATUS_SET_MASK__GFX09 0x0000ffffL
#define RLC_GPU_IOV_VF_DOORBELL_STATUS__VF_DOORBELL_STATUS_MASK__GFX09 0x0000ffffL
#define RLC_GPU_IOV_VF_MASK__VF_MASK_MASK__GFX09        0x0000ffffL
#define RLC_LB_CNTL__RESERVED_MASK__GFX09               0xfffff000L
#define RLC_RLCV_TIMER_CTRL__RESERVED_MASK__GFX09       0xfffffffeL
#define RLC_RLCV_TIMER_STAT__RESERVED_MASK__GFX09       0xfffffffeL
#define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK__GFX09 0xffffffffL
#define RLC_SPM_MC_CNTL__RESERVED_MASK__GFX09           0xfffffc00L
#define RLC_SPM_MC_CNTL__RLC_SPM_FED_MASK__GFX09        0x00000040L
#define RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_MASK__GFX09      0x00000300L
#define RLC_SPM_MC_CNTL__RLC_SPM_MTYPE_OVER_MASK__GFX09 0x00000080L
#define RLC_SPM_MC_CNTL__RLC_SPM_PERF_CNTR_MASK__GFX09  0x00000020L
#define RLC_SPM_MC_CNTL__RLC_SPM_POLICY_MASK__GFX09     0x00000010L
#define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK__GFX09 0xffffffffL
#define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK__GFX09 0xffffffffL
#define RLC_SRM_ARAM_ADDR__ADDR_MASK__GFX09             0x00000fffL
#define RLC_SRM_ARAM_ADDR__RESERVED_MASK__GFX09         0xfffff000L
#define RLC_SRM_DRAM_ADDR__ADDR_MASK__GFX09             0x00000fffL
#define RLC_SRM_DRAM_ADDR__RESERVED_MASK__GFX09         0xfffff000L
#define RLC_STAT__RLC_GPM_BUSY_MASK__GFX09              0x00000002L
#define RLC_STAT__RLC_SPM_BUSY_MASK__GFX09              0x00000004L
#define RLC_STAT__RLC_SRM_BUSY_MASK__GFX09              0x00000008L
#define RMI_GENERAL_CNTL1__POLICY_OVERRIDE_MASK__GFX09  0x00000400L
#define RMI_GENERAL_CNTL1__POLICY_OVERRIDE_VALUE_MASK__GFX09 0x00000200L
#define RMI_GENERAL_CNTL1__UTCL1_PROBE0_RR_ARB_BURST_HINT_EN_MASK__GFX09 0x00000800L
#define RMI_GENERAL_CNTL1__UTCL1_PROBE1_RR_ARB_BURST_HINT_EN_MASK__GFX09 0x00001000L
#define RPB_TAG_CONF__RPB_ATS_PR_MASK__GFX09            0x00ff0000L
#define RPB_TAG_CONF__RPB_ATS_TR_MASK__GFX09            0x000000ffL
#define RPB_TAG_CONF__RPB_IO_WR_MASK__GFX09             0x0000ff00L
#define SDMA0_ACTIVE_FCN_ID__RESERVED_MASK__GFX09       0x7ffffff0L
#define SDMA0_ACTIVE_FCN_ID__VFID_MASK__GFX09           0x0000000fL
#define SDMA0_CONTEXT_REG_TYPE1__RESERVED_MASK__GFX09   0xffc00000L
#define SDMA0_GFX_RB_CNTL__RB_SIZE_MASK__GFX09          0x0000007eL
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT_MASK__GFX09     0x00003fffL
#define SDMA0_GPU_IOV_VIOLATION_LOG__VFID_MASK__GFX09   0x00f00000L
#define SDMA0_PAGE_RB_CNTL__RB_SIZE_MASK__GFX09         0x0000007eL
#define SDMA0_PAGE_SKIP_CNTL__SKIP_COUNT_MASK__GFX09    0x00003fffL
#define SDMA0_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY_MASK__GFX09 0x01f00000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_ACTIVE_FCN_ID_MASK__GFX09 0x00000080L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE0_MASK__GFX09 0x00000800L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE1_MASK__GFX09 0x00001000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE2_MASK__GFX09 0x00002000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CONTEXT_REG_TYPE3_MASK__GFX09 0x00004000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE0_MASK__GFX09 0x00008000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE1_MASK__GFX09 0x00010000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE2_MASK__GFX09 0x00020000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PUB_REG_TYPE3_MASK__GFX09 0x00040000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VIRT_RESET_REQ_MASK__GFX09 0x00000200L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CNTL_MASK__GFX09  0x00000010L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_CNTL_MASK__GFX09 0x00000100L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_HI_MASK__GFX09 0x00000040L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VM_CTX_LO_MASK__GFX09 0x00000020L
#define SDMA0_PUB_REG_TYPE3__RESERVED_MASK__GFX09       0xfffffffcL
#define SDMA0_RLC0_RB_CNTL__RB_SIZE_MASK__GFX09         0x0000007eL
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT_MASK__GFX09    0x00003fffL
#define SDMA0_RLC1_RB_CNTL__RB_SIZE_MASK__GFX09         0x0000007eL
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT_MASK__GFX09    0x00003fffL
#define SDMA0_UCODE_ADDR__VALUE_MASK__GFX09             0x00001fffL
#define SDMA0_UTCL1_CNTL__INVACK_DELAY_MASK__GFX09      0x00ffc000L
#define SDMA0_UTCL1_CNTL__REDO_DELAY_MASK__GFX09        0x000007feL
#define SDMA0_UTCL1_CNTL__REDO_WATERMK_MASK__GFX09      0x00003800L
#define SDMA0_UTCL1_PAGE__USE_MTYPE_MASK__GFX09         0x000001c0L
#define SDMA0_UTCL1_PAGE__USE_PT_SNOOP_MASK__GFX09      0x00000200L
#define SDMA0_UTCL1_RD_STATUS__ADDR_RD_RTR_MASK__GFX09  0x20000000L
#define SDMA0_UTCL1_RD_STATUS__MERGE_STATE_MASK__GFX09  0x1c000000L
#define SDMA0_UTCL1_RD_STATUS__NEXT_RD_VECTOR_MASK__GFX09 0x03c00000L
#define SDMA0_UTCL1_RD_STATUS__PAGE_FAULT_MASK__GFX09   0x00040000L
#define SDMA0_UTCL1_RD_STATUS__PAGE_NULL_MASK__GFX09    0x00080000L
#define SDMA0_UTCL1_RD_STATUS__REQL2_IDLE_MASK__GFX09   0x00100000L
#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY_MASK__GFX09 0x00000002L
#define SDMA0_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL_MASK__GFX09 0x00000400L
#define SDMA0_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK__GFX09 0x00000200L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY_MASK__GFX09 0x00000020L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL_MASK__GFX09 0x00004000L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK__GFX09 0x00000040L
#define SDMA0_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK__GFX09 0x00008000L
#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY_MASK__GFX09 0x00000004L
#define SDMA0_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL_MASK__GFX09 0x00000800L
#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK__GFX09 0x00000008L
#define SDMA0_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL_MASK__GFX09 0x00001000L
#define SDMA0_UTCL1_WR_STATUS__F32_WR_RTR_MASK__GFX09   0x00200000L
#define SDMA0_UTCL1_WR_STATUS__MERGE_STATE_MASK__GFX09  0x0e000000L
#define SDMA0_UTCL1_WR_STATUS__NEXT_WR_VECTOR_MASK__GFX09 0x01c00000L
#define SDMA0_UTCL1_WR_STATUS__PAGE_FAULT_MASK__GFX09   0x00040000L
#define SDMA0_UTCL1_WR_STATUS__PAGE_NULL_MASK__GFX09    0x00080000L
#define SDMA0_UTCL1_WR_STATUS__REQL2_IDLE_MASK__GFX09   0x00100000L
#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY_MASK__GFX09 0x00000002L
#define SDMA0_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL_MASK__GFX09 0x00000400L
#define SDMA0_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK__GFX09 0x00000200L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY_MASK__GFX09 0x00000020L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL_MASK__GFX09 0x00004000L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK__GFX09 0x00000040L
#define SDMA0_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK__GFX09 0x00008000L
#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY_MASK__GFX09 0x00000004L
#define SDMA0_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL_MASK__GFX09 0x00000800L
#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK__GFX09 0x00000008L
#define SDMA0_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL_MASK__GFX09 0x00001000L
#define SDMA0_VIRT_RESET_REQ__VF_MASK__GFX09            0x0000ffffL
#define SDMA1_ACTIVE_FCN_ID__RESERVED_MASK__GFX09       0x7ffffff0L
#define SDMA1_ACTIVE_FCN_ID__VFID_MASK__GFX09           0x0000000fL
#define SDMA1_CONTEXT_REG_TYPE1__RESERVED_MASK__GFX09   0xffc00000L
#define SDMA1_GFX_RB_CNTL__RB_SIZE_MASK__GFX09          0x0000007eL
#define SDMA1_GFX_SKIP_CNTL__SKIP_COUNT_MASK__GFX09     0x00003fffL
#define SDMA1_GPU_IOV_VIOLATION_LOG__VFID_MASK__GFX09   0x00f00000L
#define SDMA1_PAGE_RB_CNTL__RB_SIZE_MASK__GFX09         0x0000007eL
#define SDMA1_PAGE_SKIP_CNTL__SKIP_COUNT_MASK__GFX09    0x00003fffL
#define SDMA1_PUB_REG_TYPE0__RESERVED_FOR_PSPSMU_ACCESS_ONLY_MASK__GFX09 0x01f00000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_ACTIVE_FCN_ID_MASK__GFX09 0x00000080L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE0_MASK__GFX09 0x00000800L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE1_MASK__GFX09 0x00001000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE2_MASK__GFX09 0x00002000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CONTEXT_REG_TYPE3_MASK__GFX09 0x00004000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE0_MASK__GFX09 0x00008000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE1_MASK__GFX09 0x00010000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE2_MASK__GFX09 0x00020000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PUB_REG_TYPE3_MASK__GFX09 0x00040000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VIRT_RESET_REQ_MASK__GFX09 0x00000200L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CNTL_MASK__GFX09  0x00000010L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_CNTL_MASK__GFX09 0x00000100L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_HI_MASK__GFX09 0x00000040L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VM_CTX_LO_MASK__GFX09 0x00000020L
#define SDMA1_PUB_REG_TYPE3__RESERVED_MASK__GFX09       0xfffffffcL
#define SDMA1_RLC0_RB_CNTL__RB_SIZE_MASK__GFX09         0x0000007eL
#define SDMA1_RLC0_SKIP_CNTL__SKIP_COUNT_MASK__GFX09    0x00003fffL
#define SDMA1_RLC1_RB_CNTL__RB_SIZE_MASK__GFX09         0x0000007eL
#define SDMA1_RLC1_SKIP_CNTL__SKIP_COUNT_MASK__GFX09    0x00003fffL
#define SDMA1_UCODE_ADDR__VALUE_MASK__GFX09             0x00001fffL
#define SDMA1_UTCL1_CNTL__INVACK_DELAY_MASK__GFX09      0x00ffc000L
#define SDMA1_UTCL1_CNTL__REDO_DELAY_MASK__GFX09        0x000007feL
#define SDMA1_UTCL1_CNTL__REDO_WATERMK_MASK__GFX09      0x00003800L
#define SDMA1_UTCL1_PAGE__USE_MTYPE_MASK__GFX09         0x000001c0L
#define SDMA1_UTCL1_PAGE__USE_PT_SNOOP_MASK__GFX09      0x00000200L
#define SDMA1_UTCL1_RD_STATUS__ADDR_RD_RTR_MASK__GFX09  0x20000000L
#define SDMA1_UTCL1_RD_STATUS__MERGE_STATE_MASK__GFX09  0x1c000000L
#define SDMA1_UTCL1_RD_STATUS__NEXT_RD_VECTOR_MASK__GFX09 0x03c00000L
#define SDMA1_UTCL1_RD_STATUS__PAGE_FAULT_MASK__GFX09   0x00040000L
#define SDMA1_UTCL1_RD_STATUS__PAGE_NULL_MASK__GFX09    0x00080000L
#define SDMA1_UTCL1_RD_STATUS__REQL2_IDLE_MASK__GFX09   0x00100000L
#define SDMA1_UTCL1_RD_STATUS__RQMC_REQ_FIFO_EMPTY_MASK__GFX09 0x00000002L
#define SDMA1_UTCL1_RD_STATUS__RQMC_REQ_FIFO_FULL_MASK__GFX09 0x00000400L
#define SDMA1_UTCL1_RD_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK__GFX09 0x00000200L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REDO_FIFO_EMPTY_MASK__GFX09 0x00000020L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REDO_FIFO_FULL_MASK__GFX09 0x00004000L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK__GFX09 0x00000040L
#define SDMA1_UTCL1_RD_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK__GFX09 0x00008000L
#define SDMA1_UTCL1_RD_STATUS__RTPG_RET_BUF_EMPTY_MASK__GFX09 0x00000004L
#define SDMA1_UTCL1_RD_STATUS__RTPG_RET_BUF_FULL_MASK__GFX09 0x00000800L
#define SDMA1_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK__GFX09 0x00000008L
#define SDMA1_UTCL1_RD_STATUS__RTPG_VADDR_FIFO_FULL_MASK__GFX09 0x00001000L
#define SDMA1_UTCL1_WR_STATUS__F32_WR_RTR_MASK__GFX09   0x00200000L
#define SDMA1_UTCL1_WR_STATUS__MERGE_STATE_MASK__GFX09  0x0e000000L
#define SDMA1_UTCL1_WR_STATUS__NEXT_WR_VECTOR_MASK__GFX09 0x01c00000L
#define SDMA1_UTCL1_WR_STATUS__PAGE_FAULT_MASK__GFX09   0x00040000L
#define SDMA1_UTCL1_WR_STATUS__PAGE_NULL_MASK__GFX09    0x00080000L
#define SDMA1_UTCL1_WR_STATUS__REQL2_IDLE_MASK__GFX09   0x00100000L
#define SDMA1_UTCL1_WR_STATUS__RQMC_REQ_FIFO_EMPTY_MASK__GFX09 0x00000002L
#define SDMA1_UTCL1_WR_STATUS__RQMC_REQ_FIFO_FULL_MASK__GFX09 0x00000400L
#define SDMA1_UTCL1_WR_STATUS__RQMC_RET_ADDR_FIFO_FULL_MASK__GFX09 0x00000200L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REDO_FIFO_EMPTY_MASK__GFX09 0x00000020L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REDO_FIFO_FULL_MASK__GFX09 0x00004000L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_EMPTY_MASK__GFX09 0x00000040L
#define SDMA1_UTCL1_WR_STATUS__RQPG_REQPAGE_FIFO_FULL_MASK__GFX09 0x00008000L
#define SDMA1_UTCL1_WR_STATUS__RTPG_RET_BUF_EMPTY_MASK__GFX09 0x00000004L
#define SDMA1_UTCL1_WR_STATUS__RTPG_RET_BUF_FULL_MASK__GFX09 0x00000800L
#define SDMA1_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_EMPTY_MASK__GFX09 0x00000008L
#define SDMA1_UTCL1_WR_STATUS__RTPG_VADDR_FIFO_FULL_MASK__GFX09 0x00001000L
#define SDMA1_VIRT_RESET_REQ__VF_MASK__GFX09            0x0000ffffL
#define SEM_ACTIVE_FCN_ID__VFID_MASK__GFX09             0x0000000fL
#define SEM_CID_REMAP_DATA__CLIENT_ID_REMAP_MASK__GFX09 0x00ff0000L
#define SEM_CID_REMAP_DATA__INITIATOR_ID_MASK__GFX09    0x0000ff00L
#define SEM_GPU_IOV_VIOLATION_LOG__VF_ID_MASK__GFX09    0x00f00000L
#define SEM_RESP_ACP__ADDR_MASK__GFX09                  0x000ffffcL
#define SEM_RESP_GC__ADDR_MASK__GFX09                   0x000ffffcL
#define SEM_RESP_ISP__ADDR_MASK__GFX09                  0x000ffffcL
#define SEM_RESP_SDMA0__ADDR_MASK__GFX09                0x000ffffcL
#define SEM_RESP_SDMA1__ADDR_MASK__GFX09                0x000ffffcL
#define SEM_RESP_UVD__ADDR_MASK__GFX09                  0x000ffffcL
#define SEM_RESP_VCE_0__ADDR_MASK__GFX09                0x000ffffcL
#define SEM_RESP_VCE_1__ADDR_MASK__GFX09                0x000ffffcL
#define SEM_RESP_VP8__ADDR_MASK__GFX09                  0x000ffffcL
#define SEM_VIRT_RESET_REQ__VF_MASK__GFX09              0x0000ffffL
#define SE_CAC_CNTL__UNUSED_0_MASK__GFX09               0x80000000L
#define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK__GFX09       0x00000018L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK__GFX09  0x00000040L
#define SPI_DEBUG_BUSY__CS0_BUSY_MASK__GFX09            0x00000040L
#define SPI_DEBUG_BUSY__CS1_BUSY_MASK__GFX09            0x00000080L
#define SPI_DEBUG_BUSY__CS2_BUSY_MASK__GFX09            0x00000100L
#define SPI_DEBUG_BUSY__CS3_BUSY_MASK__GFX09            0x00000200L
#define SPI_DEBUG_BUSY__CS4_BUSY_MASK__GFX09            0x00000400L
#define SPI_DEBUG_BUSY__CS5_BUSY_MASK__GFX09            0x00000800L
#define SPI_DEBUG_BUSY__CS6_BUSY_MASK__GFX09            0x00001000L
#define SPI_DEBUG_BUSY__CS7_BUSY_MASK__GFX09            0x00002000L
#define SPI_DEBUG_BUSY__CSG_BUSY_MASK__GFX09            0x00000020L
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK__GFX09    0x00080000L
#define SPI_DEBUG_BUSY__GRBM_BUSY_MASK__GFX09           0x00100000L
#define SPI_DEBUG_BUSY__GS_BUSY_MASK__GFX09             0x00000002L
#define SPI_DEBUG_BUSY__HS_BUSY_MASK__GFX09             0x00000001L
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK__GFX09    0x00004000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK__GFX09    0x00008000L
#define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK__GFX09     0x00040000L
#define SPI_DEBUG_BUSY__PS0_BUSY_MASK__GFX09            0x00000008L
#define SPI_DEBUG_BUSY__PS1_BUSY_MASK__GFX09            0x00000010L
#define SPI_DEBUG_BUSY__SPIS_BUSY_MASK__GFX09           0x00200000L
#define SPI_DEBUG_BUSY__VS_BUSY_MASK__GFX09             0x00000004L
#define SPI_DSM_CNTL2__SPI_SR_MEM_INJECT_DELAY_MASK__GFX09 0x000003f0L
#define SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK__GFX09   0x000000ffL
#define SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK__GFX09   0x000000ffL
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MSB_MASK__GFX09 0x10000000L
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK__GFX09    0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_HS__LDS_SIZE_MASK__GFX09   0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MSB_MASK__GFX09 0x10000000L
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MSB_MASK__GFX09 0x10000000L
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MSB_MASK__GFX09 0x10000000L
#define SPI_SHADER_PGM_RSRC4_GS__SPI_SHADER_LATE_ALLOC_GS_MASK__GFX09 0x00003f80L
#define SQ_CMD__CMD_MASK__GFX09                         0x00000007L
#define SQ_CMD__WAVE_ID_MASK__GFX09                     0x000f0000L
#define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK__GFX09     0x00000f00L
#define SQ_IND_INDEX__AUTO_INCR_MASK__GFX09             0x00001000L
#define SQ_IND_INDEX__WAVE_ID_MASK__GFX09               0x0000000fL
#define SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK__GFX09      0x00001f00L
#define SQ_RANDOM_WAVE_PRI__RNG_MASK__GFX09             0x007ffc00L
#define SQ_THREAD_TRACE_STATUS__BUSY_MASK__GFX09        0x40000000L
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK__GFX09 0x03ff0000L
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK__GFX09 0x000003ffL
#define SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK__GFX09        0x003f0000L
#define SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK__GFX09        0x0000003fL
#define SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK__GFX09        0x00003f00L
#define SQ_WAVE_IB_DBG1__QCNT_MASK__GFX09               0x0000f800L
#define SQ_WAVE_IB_DBG1__RCNT_MASK__GFX09               0x007c0000L
#define SQ_WAVE_IB_DBG1__XCNT_MASK__GFX09               0x000001f0L
#define SQ_WAVE_IB_STS__RCNT_MASK__GFX09                0x001f0000L
#define SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK__GFX09         0x000000ffL
#define SQ_WAVE_MODE__DISABLE_PERF_MASK__GFX09          0x04000000L
#define SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK__GFX09         0x003f0000L
#define SX_DEBUG_1__DEBUG_DATA_MASK__GFX09              0xffffc000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY_MASK__GFX09 0x00000040L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY_MASK__GFX09 0x00000020L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY_MASK__GFX09 0x00000010L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY_MASK__GFX09 0x00000008L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY_MASK__GFX09 0x00000004L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY_MASK__GFX09 0x00000002L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY_MASK__GFX09 0x00000001L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY_MASK__GFX09 0x00000040L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY_MASK__GFX09 0x00000020L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY_MASK__GFX09 0x00000010L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY_MASK__GFX09 0x00000008L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY_MASK__GFX09 0x00000004L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY_MASK__GFX09 0x00000002L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY_MASK__GFX09 0x00000001L
#define TCP_CNTL__ASTC_VE_MSB_TOLERANT_MASK__GFX09      0x40000000L
#define TCP_PERFCOUNTER_FILTER_EN__COMPRESSION_ENABLE_MASK__GFX09 0x00000400L
#define TCP_PERFCOUNTER_FILTER_EN__GLC_MASK__GFX09      0x00000100L
#define TCP_PERFCOUNTER_FILTER_EN__SLC_MASK__GFX09      0x00000200L
#define TCP_PERFCOUNTER_FILTER__COMPRESSION_ENABLE_MASK__GFX09 0x08000000L
#define TCP_PERFCOUNTER_FILTER__DATA_FORMAT_MASK__GFX09 0x000007e0L
#define TCP_PERFCOUNTER_FILTER__GLC_MASK__GFX09         0x02000000L
#define TCP_PERFCOUNTER_FILTER__NUM_FORMAT_MASK__GFX09  0x00007800L
#define TCP_PERFCOUNTER_FILTER__NUM_SAMPLES_MASK__GFX09 0x00300000L
#define TCP_PERFCOUNTER_FILTER__OPCODE_TYPE_MASK__GFX09 0x01c00000L
#define TCP_PERFCOUNTER_FILTER__SLC_MASK__GFX09         0x04000000L
#define TCP_PERFCOUNTER_FILTER__SW_MODE_MASK__GFX09     0x000f8000L
#define TCP_WATCH0_ADDR_L__ADDR_MASK__GFX09             0xffffffc0L
#define TCP_WATCH0_CNTL__MASK_MASK__GFX09               0x00ffffffL
#define TCP_WATCH1_ADDR_L__ADDR_MASK__GFX09             0xffffffc0L
#define TCP_WATCH1_CNTL__MASK_MASK__GFX09               0x00ffffffL
#define TCP_WATCH2_ADDR_L__ADDR_MASK__GFX09             0xffffffc0L
#define TCP_WATCH2_CNTL__MASK_MASK__GFX09               0x00ffffffL
#define TCP_WATCH3_ADDR_L__ADDR_MASK__GFX09             0xffffffc0L
#define TCP_WATCH3_CNTL__MASK_MASK__GFX09               0x00ffffffL
#define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK__GFX09 0x000001ffL
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK__GFX09    0x00000040L
#define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK__GFX09 0x0fc00000L
#define VGT_SHADER_STAGES_EN__GS_FAST_LAUNCH_MASK__GFX09 0x00080000L
#define VGT_TF_PARAM__RDREQ_POLICY_MASK__GFX09          0x00008000L
#define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK__GFX09  0x0000007fL
#define XPB_CLG_MM_MATCH__FARBIRC0_VLD_MASK__GFX09      0x01000000L
#define XPB_CLG_MM_MATCH__FARBIRC1_VLD_MASK__GFX09      0x02000000L
