$date
	Sun Oct 23 07:27:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#680069
b11 !
1"
#680070
b11 &
b11 %
1$
#680071
0"
#680074
b1010 &
b1010 %
#680078
b101 &
b101 %
#680082
b10000 &
b10000 %
#680086
b1000 &
b1000 %
#680090
b100 &
b100 %
#680094
b10 &
b10 %
#680098
b1 &
b1 %
1#
#680102
b0 &
0#
b0 %
0$
#1679184
b1011 !
1"
#1679186
b1011 &
b1011 %
1$
#1679187
0"
#1679190
b100010 &
b100010 %
#1679194
b10001 &
b10001 %
#1679198
b110100 &
b110100 %
#1679202
b11010 &
b11010 %
#1679206
b1101 &
b1101 %
#1679210
b101000 &
b101000 %
#1679214
b10100 &
b10100 %
#1679218
b1010 &
b1010 %
#1679222
b101 &
b101 %
#1679226
b10000 &
b10000 %
#1679230
b1000 &
b1000 %
#1679234
b100 &
b100 %
#1679238
b10 &
b10 %
#1679242
b1 &
b1 %
1#
#1679246
b0 &
0#
b0 %
0$
#2735726
b1000 &
b1000 %
1$
b1000 !
1"
#2735727
0"
#2735730
b100 &
b100 %
#2735734
b10 &
b10 %
#2735738
b1 &
b1 %
1#
#2735742
b0 &
0#
b0 %
0$
#4500012
