{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748329410180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748329410180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 10:03:30 2025 " "Processing started: Tue May 27 10:03:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748329410180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329410180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329410180 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1748329415513 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329415513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748329415559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748329415559 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329420102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:41 Progress: Loading DE10_Standard_GHRD/soc_system.qsys " "2025.05.27.10:03:41 Progress: Loading DE10_Standard_GHRD/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329421784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:42 Progress: Reading input file " "2025.05.27.10:03:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329422283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:42 Progress: Adding clk_0 \[clock_source 23.1\] " "2025.05.27.10:03:42 Progress: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329422332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:42 Progress: Parameterizing module clk_0 " "2025.05.27.10:03:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329422605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:42 Progress: Adding hps_0 \[altera_hps 23.1\] " "2025.05.27.10:03:42 Progress: Adding hps_0 \[altera_hps 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329422606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing module hps_0 " "2025.05.27.10:03:43 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 23.1\] " "2025.05.27.10:03:43 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing module mm_bridge_0 " "2025.05.27.10:03:43 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Adding pio128_in_0 \[pio128_in 1.0\] " "2025.05.27.10:03:43 Progress: Adding pio128_in_0 \[pio128_in 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing module pio128_in_0 " "2025.05.27.10:03:43 Progress: Parameterizing module pio128_in_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Adding pio128_out_0 \[pio128_out 1.0\] " "2025.05.27.10:03:43 Progress: Adding pio128_out_0 \[pio128_out 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing module pio128_out_0 " "2025.05.27.10:03:43 Progress: Parameterizing module pio128_out_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Adding pio_commade \[altera_avalon_pio 23.1\] " "2025.05.27.10:03:43 Progress: Adding pio_commade \[altera_avalon_pio 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing module pio_commade " "2025.05.27.10:03:43 Progress: Parameterizing module pio_commade" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Adding pio_status \[altera_avalon_pio 23.1\] " "2025.05.27.10:03:43 Progress: Adding pio_status \[altera_avalon_pio 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing module pio_status " "2025.05.27.10:03:43 Progress: Parameterizing module pio_status" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Building connections " "2025.05.27.10:03:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Parameterizing connections " "2025.05.27.10:03:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:43 Progress: Validating " "2025.05.27.10:03:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329423755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.27.10:03:51 Progress: Done reading input file " "2025.05.27.10:03:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329431813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329433809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329433809 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329433810 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329433810 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329433810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.pio_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.pio_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329433811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329435116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329438077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_commade.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_commade.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329439392 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329440971 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329440971 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329440971 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329440971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329444731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329445114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329445356 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329445357 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329445358 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329445358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329447893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329447903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio128_in_0: \"soc_system\" instantiated pio128_in \"pio128_in_0\" " "Pio128_in_0: \"soc_system\" instantiated pio128_in \"pio128_in_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329447909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio128_out_0: \"soc_system\" instantiated pio128_out \"pio128_out_0\" " "Pio128_out_0: \"soc_system\" instantiated pio128_out \"pio128_out_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329447915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_commade: Starting RTL generation for module 'soc_system_pio_commade' " "Pio_commade: Starting RTL generation for module 'soc_system_pio_commade'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329447920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_commade:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_commade --dir=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0005_pio_commade_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0005_pio_commade_gen//soc_system_pio_commade_component_configuration.pl --do_build_sim=0\}\] " "Pio_commade:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_commade --dir=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0005_pio_commade_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0005_pio_commade_gen//soc_system_pio_commade_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329447920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_commade: Done RTL generation for module 'soc_system_pio_commade' " "Pio_commade: Done RTL generation for module 'soc_system_pio_commade'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329448525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_commade: \"soc_system\" instantiated altera_avalon_pio \"pio_commade\" " "Pio_commade: \"soc_system\" instantiated altera_avalon_pio \"pio_commade\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329448535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_status: Starting RTL generation for module 'soc_system_pio_status' " "Pio_status: Starting RTL generation for module 'soc_system_pio_status'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329448538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_status:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_status --dir=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0006_pio_status_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0006_pio_status_gen//soc_system_pio_status_component_configuration.pl --do_build_sim=0\}\] " "Pio_status:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_status --dir=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0006_pio_status_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/eshel/AppData/Local/Temp/alt0235_2617433403645872855.dir/0006_pio_status_gen//soc_system_pio_status_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329448538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_status: Done RTL generation for module 'soc_system_pio_status' " "Pio_status: Done RTL generation for module 'soc_system_pio_status'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329448693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_status: \"soc_system\" instantiated altera_avalon_pio \"pio_status\" " "Pio_status: \"soc_system\" instantiated altera_avalon_pio \"pio_status\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329448702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329449957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329450721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329451867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329452635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329454982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329455362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329455738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329457311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329457322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329457347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329457389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\" " "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\" " "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mm_bridge_0_s0_agent_rsp_fifo\" " "Mm_bridge_0_s0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mm_bridge_0_s0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\" " "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329458364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_translator: \"mm_interconnect_2\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\" " "Mm_bridge_0_m0_translator: \"mm_interconnect_2\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_agent: \"mm_interconnect_2\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\" " "Mm_bridge_0_m0_agent: \"mm_interconnect_2\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_limiter: \"mm_interconnect_2\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\" " "Mm_bridge_0_m0_limiter: \"mm_interconnect_2\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329459991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_status_s1_rsp_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"pio_status_s1_rsp_width_adapter\" " "Pio_status_s1_rsp_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"pio_status_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329460002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329460003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329460011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329473613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329473639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329473642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 47 modules, 104 files " "Soc_system: Done \"soc_system\" with 47 modules, 104 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329473642 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329474774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/xrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/xrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xrom-SYN " "Found design unit 1: xrom-SYN" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477884 ""} { "Info" "ISGN_ENTITY_NAME" "1 XROM " "Found entity 1: XROM" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/system_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/system_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System_SM-arch_System_SM " "Found design unit 1: System_SM-arch_System_SM" {  } { { "OCR_Accelerator_n/System_SM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/System_SM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477895 ""} { "Info" "ISGN_ENTITY_NAME" "1 System_SM " "Found entity 1: System_SM" {  } { { "OCR_Accelerator_n/System_SM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/System_SM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/results_comparator_chars.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/results_comparator_chars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Results_comparator_Chars-arch_Results_comparator_Chars " "Found design unit 1: Results_comparator_Chars-arch_Results_comparator_Chars" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Results_comparator_Chars " "Found entity 1: Results_comparator_Chars" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/relu_out_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/relu_out_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relu_out_FIFO-arch_Relu_out_FIFO " "Found design unit 1: Relu_out_FIFO-arch_Relu_out_FIFO" {  } { { "OCR_Accelerator_n/Relu_out_FIFO.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Relu_out_FIFO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relu_out_FIFO " "Found entity 1: Relu_out_FIFO" {  } { { "OCR_Accelerator_n/Relu_out_FIFO.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Relu_out_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/rc_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ocr_accelerator_n/rc_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_pack " "Found design unit 1: rc_pack" {  } { { "OCR_Accelerator_n/rc_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/rc_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rc_pack-body " "Found design unit 2: rc_pack-body" {  } { { "OCR_Accelerator_n/rc_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/rc_pack.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/parallel_compute_engine_16_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ocr_accelerator_n/parallel_compute_engine_16_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parallel_Compute_Engine_16_pack " "Found design unit 1: Parallel_Compute_Engine_16_pack" {  } { { "OCR_Accelerator_n/Parallel_Compute_Engine_16_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Parallel_Compute_Engine_16_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477919 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Parallel_Compute_Engine_16_pack-body " "Found design unit 2: Parallel_Compute_Engine_16_pack-body" {  } { { "OCR_Accelerator_n/Parallel_Compute_Engine_16_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Parallel_Compute_Engine_16_pack.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/parallel_compute_engine_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/parallel_compute_engine_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parallel_Compute_Engine_16-arch_Parallel_Compute_Engine_16 " "Found design unit 1: Parallel_Compute_Engine_16-arch_Parallel_Compute_Engine_16" {  } { { "OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel_Compute_Engine_16 " "Found entity 1: Parallel_Compute_Engine_16" {  } { { "OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/ocr_accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/ocr_accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OCR_Accelerator-arch_OCR_Accelerator " "Found design unit 1: OCR_Accelerator-arch_OCR_Accelerator" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477929 ""} { "Info" "ISGN_ENTITY_NAME" "1 OCR_Accelerator " "Found entity 1: OCR_Accelerator" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/multiplier_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ocr_accelerator_n/multiplier_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_pack " "Found design unit 1: multiplier_pack" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477936 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplier_pack-body " "Found design unit 2: multiplier_pack-body" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/multimultiplierengine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/multimultiplierengine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiMultiplierEngine-rtl " "Found design unit 1: MultiMultiplierEngine-rtl" {  } { { "OCR_Accelerator_n/MultiMultiplierEngine.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/MultiMultiplierEngine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477942 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiMultiplierEngine " "Found entity 1: MultiMultiplierEngine" {  } { { "OCR_Accelerator_n/MultiMultiplierEngine.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/MultiMultiplierEngine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/memory_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/memory_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_CU-arch_Memory_CU " "Found design unit 1: Memory_CU-arch_Memory_CU" {  } { { "OCR_Accelerator_n/Memory_CU.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Memory_CU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477949 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_CU " "Found entity 1: Memory_CU" {  } { { "OCR_Accelerator_n/Memory_CU.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Memory_CU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/mem_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ocr_accelerator_n/mem_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pack " "Found design unit 1: mem_pack" {  } { { "OCR_Accelerator_n/mem_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/mem_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_pack-body " "Found design unit 2: mem_pack-body" {  } { { "OCR_Accelerator_n/mem_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/mem_pack.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_ram-SYN " "Found design unit 1: dp_ram-SYN" {  } { { "OCR_Accelerator_n/DP_RAM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/DP_RAM.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477962 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_RAM " "Found entity 1: DP_RAM" {  } { { "OCR_Accelerator_n/DP_RAM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/DP_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/dmu_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ocr_accelerator_n/dmu_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmu_pack " "Found design unit 1: dmu_pack" {  } { { "OCR_Accelerator_n/dmu_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/dmu_pack.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477970 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dmu_pack-body " "Found design unit 2: dmu_pack-body" {  } { { "OCR_Accelerator_n/dmu_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/dmu_pack.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/data_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ocr_accelerator_n/data_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_pack " "Found design unit 1: data_pack" {  } { { "OCR_Accelerator_n/data_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/data_pack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477976 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_pack-body " "Found design unit 2: data_pack-body" {  } { { "OCR_Accelerator_n/data_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/data_pack.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocr_accelerator_n/data_managment_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ocr_accelerator_n/data_managment_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_managment_unit-arch_data_managment_unit " "Found design unit 1: data_managment_unit-arch_data_managment_unit" {  } { { "OCR_Accelerator_n/data_managment_unit.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/data_managment_unit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477982 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_managment_unit " "Found entity 1: data_managment_unit" {  } { { "OCR_Accelerator_n/data_managment_unit.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/data_managment_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/tx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim/tx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TX_UNIT " "Found entity 1: TX_UNIT" {  } { { "AHIM/TX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/TX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RX_UNIT.sv(58) " "Verilog HDL information at RX_UNIT.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "AHIM/RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/RX_UNIT.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748329477995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/rx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim/rx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RX_UNIT " "Found entity 1: RX_UNIT" {  } { { "AHIM/RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/RX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329477996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329477996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/result_filo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim/result_filo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Result_FILO " "Found entity 1: Result_FILO" {  } { { "AHIM/Result_FILO.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/Result_FILO.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/ocr_rx_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim/ocr_rx_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OCR_RX_UNIT " "Found entity 1: OCR_RX_UNIT" {  } { { "AHIM/OCR_RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/OCR_RX_UNIT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/ocr_rx_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ahim/ocr_rx_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocr_rx_pkg (SystemVerilog) " "Found design unit 1: ocr_rx_pkg (SystemVerilog)" {  } { { "AHIM/ocr_rx_pkg.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ocr_rx_pkg.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/ocr_bridge_config_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ahim/ocr_bridge_config_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocr_bridge_config_pkg (SystemVerilog) " "Found design unit 1: ocr_bridge_config_pkg (SystemVerilog)" {  } { { "AHIM/ocr_bridge_config_pkg.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ocr_bridge_config_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/dp_ram_ver.v 1 1 " "Found 1 design units, including 1 entities, in source file ahim/dp_ram_ver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_ver " "Found entity 1: dp_ram_ver" {  } { { "AHIM/dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/breakpoint_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ahim/breakpoint_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Breakpoint_RAM " "Found entity 1: Breakpoint_RAM" {  } { { "AHIM/Breakpoint_RAM.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/Breakpoint_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478025 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AHIM/BP_ram.v " "Can't analyze file -- file AHIM/BP_ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748329478027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahim_core_controller.sv(225) " "Verilog HDL information at ahim_core_controller.sv(225): always construct contains both blocking and non-blocking assignments" {  } { { "AHIM/ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ahim_core_controller.sv" 225 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748329478034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/ahim_core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim/ahim_core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahim_core_controller " "Found entity 1: ahim_core_controller" {  } { { "AHIM/ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ahim_core_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/ahim_config_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ahim/ahim_config_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ahim_config_pkg (SystemVerilog) " "Found design unit 1: ahim_config_pkg (SystemVerilog)" {  } { { "AHIM/ahim_config_pkg.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ahim_config_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahim/ahim.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahim/ahim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHIM " "Found entity 1: AHIM" {  } { { "AHIM/AHIM.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pio128_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file pio128_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio128_in " "Found entity 1: pio128_in" {  } { { "pio128_in.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/pio128_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478049 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_Standard_GHRD.v(358) " "Verilog HDL Module Instantiation warning at DE10_Standard_GHRD.v(358): ignored dangling comma in List of Port Connections" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1748329478050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748329478072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478218 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478218 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478218 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478218 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478273 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478285 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_003 " "Found entity 2: soc_system_mm_interconnect_2_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478287 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478295 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478367 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478369 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478417 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748329478419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478419 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_status.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_status " "Found entity 1: soc_system_pio_status" {  } { { "soc_system/synthesis/submodules/soc_system_pio_status.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_status.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_commade.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_commade.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_commade " "Found entity 1: soc_system_pio_commade" {  } { { "soc_system/synthesis/submodules/soc_system_pio_commade.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_commade.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pio128_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pio128_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio128_out " "Found entity 1: pio128_out" {  } { { "soc_system/synthesis/submodules/pio128_out.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/pio128_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pio128_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pio128_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio128_in " "Found entity 1: pio128_in" {  } { { "soc_system/synthesis/submodules/pio128_in.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/pio128_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329478588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/soc_system.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/soc_system.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478597 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478610 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478610 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_default_burst_converter.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_incr_burst_converter.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478624 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478625 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478636 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478637 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478638 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478639 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478639 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478646 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_master_agent.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_master_translator.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478691 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478702 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478718 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_controller.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_synchronizer.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478732 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478748 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478753 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478760 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478769 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478790 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478791 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478793 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478794 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_reset.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478795 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478797 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_pll.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478798 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/pio128_in.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/pio128_in.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/pio128_in.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/pio128_in.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio128_in.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/pio128_in.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478799 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/pio128_out.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/pio128_out.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/pio128_out.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/pio128_out.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio128_out.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/pio128_out.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478800 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478807 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478814 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478821 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_irq_mapper.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478831 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478841 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478842 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478849 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478850 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478851 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478852 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478853 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478861 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478863 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478864 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478865 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478872 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478873 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478881 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478893 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478894 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478896 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478902 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478904 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_003.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_003.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478905 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478906 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478913 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_pio_commade.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_commade.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_pio_commade.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_commade.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pio_commade.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_pio_commade.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_pio_status.v D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_status.v " "File \"d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_pio_status.v\" is a duplicate of already analyzed file \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_pio_status.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1748329478915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pio_status.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_pio_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329478915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329478922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329478923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GHRD " "Elaborating entity \"DE10_Standard_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748329479088 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal DE10_Standard_GHRD.v(231) " "Verilog HDL warning at DE10_Standard_GHRD.v(231): object fpga_led_internal used but never assigned" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 231 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1748329479092 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stm_hw_events DE10_Standard_GHRD.v(236) " "Verilog HDL or VHDL warning at DE10_Standard_GHRD.v(236): object \"stm_hw_events\" assigned a value but never read" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329479093 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 DE10_Standard_GHRD.v(241) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(241): truncated value with size 7 to match size of target (6)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479093 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(545) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(545): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(546) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(546): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(547) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(547): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(548) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(548): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(555) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(555): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(556) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(556): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(557) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE10_Standard_GHRD.v(558) " "Verilog HDL assignment warning at DE10_Standard_GHRD.v(558): truncated value with size 4 to match size of target (1)" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479096 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(583) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(583): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 583 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(584) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(584): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 584 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(585) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(585): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 585 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(586) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(586): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 586 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(587) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(587): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 587 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(588) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(588): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 588 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(589) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(589): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 589 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(590) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(590): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 590 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(591) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(591): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 591 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(592) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(592): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 592 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(593) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(593): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 593 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(594) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(594): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 594 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(595) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(595): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 595 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(596) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(596): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 596 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(603) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(603): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 603 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(604) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(604): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 604 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(605) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(605): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 605 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(606) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(606): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 606 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(607) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(607): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 607 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(608) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(608): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 608 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(609) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(609): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 609 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(610) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(610): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 610 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(611) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(611): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 611 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(612) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(612): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 612 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(613) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(613): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 613 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(614) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(614): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 614 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(615) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(615): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 615 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(616) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(616): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 616 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479097 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(623) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(623): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 623 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(624) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(624): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 624 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(625) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(625): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 625 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(626) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(626): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 626 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(627) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(627): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 627 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(628) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(628): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 628 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(629) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(629): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 629 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(630) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(630): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 630 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(631) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(631): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 631 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(632) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(632): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 632 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(633) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(633): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 633 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(634) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(634): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 634 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(635) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(635): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 635 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(636) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(636): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 636 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(643) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(643): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 643 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(644) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(644): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 644 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(645) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(645): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 645 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(646) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(646): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 646 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(647) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(647): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 647 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(648) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(648): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 648 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(649) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(649): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 649 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(650) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(650): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 650 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(651) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(651): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 651 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(652) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(652): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 652 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(653) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(653): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 653 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(654) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(654): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 654 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(655) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(655): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 655 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DE10_Standard_GHRD.v(656) " "Verilog HDL Case Statement warning at DE10_Standard_GHRD.v(656): case item expression never matches the case expression" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 656 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1748329479098 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal\[5..0\] 0 DE10_Standard_GHRD.v(231) " "Net \"fpga_led_internal\[5..0\]\" at DE10_Standard_GHRD.v(231) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748329479099 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_GHRD.v(66) " "Output port \"DRAM_ADDR\" at DE10_Standard_GHRD.v(66) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479099 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_GHRD.v(67) " "Output port \"DRAM_BA\" at DE10_Standard_GHRD.v(67) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479099 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_GHRD.v(87) " "Output port \"VGA_R\" at DE10_Standard_GHRD.v(87) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_GHRD.v(88) " "Output port \"VGA_G\" at DE10_Standard_GHRD.v(88) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_GHRD.v(89) " "Output port \"VGA_B\" at DE10_Standard_GHRD.v(89) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_GHRD.v(64) " "Output port \"DRAM_CLK\" at DE10_Standard_GHRD.v(64) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_GHRD.v(65) " "Output port \"DRAM_CKE\" at DE10_Standard_GHRD.v(65) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_GHRD.v(69) " "Output port \"DRAM_LDQM\" at DE10_Standard_GHRD.v(69) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_GHRD.v(70) " "Output port \"DRAM_UDQM\" at DE10_Standard_GHRD.v(70) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_GHRD.v(71) " "Output port \"DRAM_CS_N\" at DE10_Standard_GHRD.v(71) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_GHRD.v(72) " "Output port \"DRAM_WE_N\" at DE10_Standard_GHRD.v(72) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_GHRD.v(73) " "Output port \"DRAM_CAS_N\" at DE10_Standard_GHRD.v(73) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_GHRD.v(74) " "Output port \"DRAM_RAS_N\" at DE10_Standard_GHRD.v(74) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_GHRD.v(81) " "Output port \"TD_RESET_N\" at DE10_Standard_GHRD.v(81) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_GHRD.v(84) " "Output port \"VGA_CLK\" at DE10_Standard_GHRD.v(84) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_GHRD.v(85) " "Output port \"VGA_HS\" at DE10_Standard_GHRD.v(85) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_GHRD.v(86) " "Output port \"VGA_VS\" at DE10_Standard_GHRD.v(86) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_GHRD.v(90) " "Output port \"VGA_BLANK_N\" at DE10_Standard_GHRD.v(90) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_GHRD.v(91) " "Output port \"VGA_SYNC_N\" at DE10_Standard_GHRD.v(91) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE10_Standard_GHRD.v(95) " "Output port \"AUD_XCK\" at DE10_Standard_GHRD.v(95) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE10_Standard_GHRD.v(99) " "Output port \"AUD_DACDAT\" at DE10_Standard_GHRD.v(99) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_GHRD.v(108) " "Output port \"ADC_SCLK\" at DE10_Standard_GHRD.v(108) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_GHRD.v(110) " "Output port \"ADC_DIN\" at DE10_Standard_GHRD.v(110) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_GHRD.v(111) " "Output port \"ADC_CONVST\" at DE10_Standard_GHRD.v(111) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE10_Standard_GHRD.v(114) " "Output port \"FPGA_I2C_SCLK\" at DE10_Standard_GHRD.v(114) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_GHRD.v(204) " "Output port \"IRDA_TXD\" at DE10_Standard_GHRD.v(204) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479100 "|DE10_Standard_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_Standard_GHRD.v" "u0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329479277 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479278 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479283 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329479284 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479309 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1748329479311 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479311 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748329479315 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479315 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329479362 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329479362 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479369 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479375 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479375 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479375 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748329479375 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329479562 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329479562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329479596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329479596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479774 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1748329479775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329479780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479803 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479803 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479803 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479803 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479803 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329479803 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio128_in soc_system:u0\|pio128_in:pio128_in_0 " "Elaborating entity \"pio128_in\" for hierarchy \"soc_system:u0\|pio128_in:pio128_in_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pio128_in_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio128_out soc_system:u0\|pio128_out:pio128_out_0 " "Elaborating entity \"pio128_out\" for hierarchy \"soc_system:u0\|pio128_out:pio128_out_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pio128_out_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_commade soc_system:u0\|soc_system_pio_commade:pio_commade " "Elaborating entity \"soc_system_pio_commade\" for hierarchy \"soc_system:u0\|soc_system_pio_commade:pio_commade\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_commade" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_status soc_system:u0\|soc_system_pio_status:pio_status " "Elaborating entity \"soc_system_pio_status\" for hierarchy \"soc_system:u0\|soc_system_pio_status:pio_status\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_status" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_commade_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_commade_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_commade_s1_translator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_commade_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_commade_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_commade_s1_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_commade_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_commade_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_commade_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_commade_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_commade_s1_agent_rsp_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_commade_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_commade_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_commade_s1_agent_rdata_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_commade_s1_burst_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_commade_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_translator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio128_in_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio128_in_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio128_in_0_s0_translator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio128_out_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio128_out_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio128_out_0_s0_translator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio_status_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pio_status_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio_status_s1_translator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio128_in_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio128_in_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio128_in_0_s0_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329480997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio128_in_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio128_in_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pio128_in_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pio128_in_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio128_in_0_s0_agent_rsp_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio128_out_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio128_out_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio128_out_0_s0_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pio128_out_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pio128_out_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio128_out_0_s0_agent_rsp_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio_status_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio_status_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio_status_s1_agent" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio_status_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pio_status_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pio_status_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pio_status_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio_status_s1_agent_rsp_fifo" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_003 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_2_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_003" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003\|soc_system_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_003:router_003\|soc_system_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_limiter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pio_status_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pio_status_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio_status_s1_burst_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pio_status_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pio_status_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pio_status_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pio_status_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio_status_s1_rsp_width_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481271 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_status_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481272 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_status_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481272 "|DE10_Standard_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_status_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pio_status_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pio_status_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "pio_status_s1_cmd_width_adapter" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHIM AHIM:ahim " "Elaborating entity \"AHIM\" for hierarchy \"AHIM:ahim\"" {  } { { "DE10_Standard_GHRD.v" "ahim" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481367 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "status ahim_config_pkg.sv(227) " "Verilog HDL Function Declaration warning at ahim_config_pkg.sv(227): variable \"status\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "AHIM/ahim_config_pkg.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ahim_config_pkg.sv" 227 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1748329481368 "|DE10_Standard_GHRD|AHIM:ahim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahim_core_controller AHIM:ahim\|ahim_core_controller:ahim_cc " "Elaborating entity \"ahim_core_controller\" for hierarchy \"AHIM:ahim\|ahim_core_controller:ahim_cc\"" {  } { { "AHIM/AHIM.sv" "ahim_cc" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_cmd ahim_core_controller.sv(61) " "Verilog HDL or VHDL warning at ahim_core_controller.sv(61): object \"empty_cmd\" assigned a value but never read" {  } { { "AHIM/ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ahim_core_controller.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481384 "|DE10_Standard_GHRD|AHIM:ahim|ahim_core_controller:ahim_cc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ahim_core_controller.sv(101) " "Verilog HDL assignment warning at ahim_core_controller.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "AHIM/ahim_core_controller.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/ahim_core_controller.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748329481384 "|DE10_Standard_GHRD|AHIM:ahim|ahim_core_controller:ahim_cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_UNIT AHIM:ahim\|TX_UNIT:tx_unit " "Elaborating entity \"TX_UNIT\" for hierarchy \"AHIM:ahim\|TX_UNIT:tx_unit\"" {  } { { "AHIM/AHIM.sv" "tx_unit" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_read TX_UNIT.sv(21) " "Verilog HDL or VHDL warning at TX_UNIT.sv(21): object \"first_read\" assigned a value but never read" {  } { { "AHIM/TX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/TX_UNIT.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481408 "|DE10_Standard_GHRD|AHIM:ahim|TX_UNIT:tx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_UNIT AHIM:ahim\|RX_UNIT:rx_unit " "Elaborating entity \"RX_UNIT\" for hierarchy \"AHIM:ahim\|RX_UNIT:rx_unit\"" {  } { { "AHIM/AHIM.sv" "rx_unit" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "burst_count_plus_1 RX_UNIT.sv(34) " "Verilog HDL or VHDL warning at RX_UNIT.sv(34): object \"burst_count_plus_1\" assigned a value but never read" {  } { { "AHIM/RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/RX_UNIT.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481415 "|DE10_Standard_GHRD|AHIM:ahim|RX_UNIT:rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OCR_RX_UNIT AHIM:ahim\|OCR_RX_UNIT:ocr_rx_unit " "Elaborating entity \"OCR_RX_UNIT\" for hierarchy \"AHIM:ahim\|OCR_RX_UNIT:ocr_rx_unit\"" {  } { { "AHIM/AHIM.sv" "ocr_rx_unit" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comper_SIPO_1 OCR_RX_UNIT.sv(24) " "Verilog HDL or VHDL warning at OCR_RX_UNIT.sv(24): object \"comper_SIPO_1\" assigned a value but never read" {  } { { "AHIM/OCR_RX_UNIT.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/OCR_RX_UNIT.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329481423 "|DE10_Standard_GHRD|AHIM:ahim|OCR_RX_UNIT:ocr_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Result_FILO AHIM:ahim\|Result_FILO:filo_inst " "Elaborating entity \"Result_FILO\" for hierarchy \"AHIM:ahim\|Result_FILO:filo_inst\"" {  } { { "AHIM/AHIM.sv" "filo_inst" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_ver AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst " "Elaborating entity \"dp_ram_ver\" for hierarchy \"AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\"" {  } { { "AHIM/Result_FILO.sv" "filo_inst" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/Result_FILO.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\"" {  } { { "AHIM/dp_ram_ver.v" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\"" {  } { { "AHIM/dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481539 ""}  } { { "AHIM/dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329481539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e02 " "Found entity 1: altsyncram_3e02" {  } { { "db/altsyncram_3e02.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_3e02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329481593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329481593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3e02 AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\|altsyncram_3e02:auto_generated " "Elaborating entity \"altsyncram_3e02\" for hierarchy \"AHIM:ahim\|Result_FILO:filo_inst\|dp_ram_ver:filo_inst\|altsyncram:altsyncram_component\|altsyncram_3e02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_ver AHIM:ahim\|dp_ram_ver:img_ram " "Elaborating entity \"dp_ram_ver\" for hierarchy \"AHIM:ahim\|dp_ram_ver:img_ram\"" {  } { { "AHIM/AHIM.sv" "img_ram" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component\"" {  } { { "AHIM/dp_ram_ver.v" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component\"" {  } { { "AHIM/dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7812 " "Parameter \"numwords_a\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7812 " "Parameter \"numwords_b\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481665 ""}  } { { "AHIM/dp_ram_ver.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/dp_ram_ver.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329481665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rn02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rn02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rn02 " "Found entity 1: altsyncram_rn02" {  } { { "db/altsyncram_rn02.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_rn02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329481712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329481712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rn02 AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component\|altsyncram_rn02:auto_generated " "Elaborating entity \"altsyncram_rn02\" for hierarchy \"AHIM:ahim\|dp_ram_ver:img_ram\|altsyncram:altsyncram_component\|altsyncram_rn02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Breakpoint_RAM AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram " "Elaborating entity \"Breakpoint_RAM\" for hierarchy \"AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\"" {  } { { "AHIM/AHIM.sv" "Breakpoint_ram" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/AHIM.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\"" {  } { { "AHIM/Breakpoint_RAM.v" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/Breakpoint_RAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\"" {  } { { "AHIM/Breakpoint_RAM.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/Breakpoint_RAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329481775 ""}  } { { "AHIM/Breakpoint_RAM.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/AHIM/Breakpoint_RAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329481775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae02 " "Found entity 1: altsyncram_ae02" {  } { { "db/altsyncram_ae02.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_ae02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329481807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329481807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae02 AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\|altsyncram_ae02:auto_generated " "Elaborating entity \"altsyncram_ae02\" for hierarchy \"AHIM:ahim\|Breakpoint_RAM:Breakpoint_ram\|altsyncram:altsyncram_component\|altsyncram_ae02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OCR_Accelerator OCR_Accelerator:OCR_Accelerator " "Elaborating entity \"OCR_Accelerator\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\"" {  } { { "DE10_Standard_GHRD.v" "OCR_Accelerator" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329481816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_managment_unit OCR_Accelerator:OCR_Accelerator\|data_managment_unit:DMU " "Elaborating entity \"data_managment_unit\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|data_managment_unit:DMU\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "DMU" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329482301 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "num_groups dmu_pack.vhd(98) " "VHDL Variable Declaration warning at dmu_pack.vhd(98): used initial value expression for variable \"num_groups\" because variable was never assigned a value" {  } { { "OCR_Accelerator_n/dmu_pack.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/dmu_pack.vhd" 98 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748329482350 "|DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|data_managment_unit:DMU"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pixel_groups " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pixel_groups\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748329483098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mode_1_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mode_1_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748329483098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Conv_W_MEM_q_t " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Conv_W_MEM_q_t\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748329483098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "WFC_MEM_q_t " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"WFC_MEM_q_t\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1748329483098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XROM OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM " "Elaborating entity \"XROM\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "WFC_MEM" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329483240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329483273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329483292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FCM_W.mif " "Parameter \"init_file\" = \"FCM_W.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1057 " "Parameter \"numwords_a\" = \"1057\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1024 " "Parameter \"width_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329483292 ""}  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329483292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htv3 " "Found entity 1: altsyncram_htv3" {  } { { "db/altsyncram_htv3.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_htv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329483430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329483430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htv3 OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component\|altsyncram_htv3:auto_generated " "Elaborating entity \"altsyncram_htv3\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:WFC_MEM\|altsyncram:altsyncram_component\|altsyncram_htv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329483431 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1057 1056 D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/FCM_W.mif " "Memory depth (1057) in the design file differs from memory depth (1056) in the Memory Initialization File \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/FCM_W.mif\" -- setting initial value for remaining addresses to 0" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1748329483495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XROM OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM " "Elaborating entity \"XROM\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "BFC_MEM" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FCM_B.mif " "Parameter \"init_file\" = \"FCM_B.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 33 " "Parameter \"numwords_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 45 " "Parameter \"width_a\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488309 ""}  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329488309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blv3 " "Found entity 1: altsyncram_blv3" {  } { { "db/altsyncram_blv3.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_blv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329488343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329488343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blv3 OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component\|altsyncram_blv3:auto_generated " "Elaborating entity \"altsyncram_blv3\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:BFC_MEM\|altsyncram:altsyncram_component\|altsyncram_blv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488344 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "33 11 D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/FCM_B.mif " "Memory depth (33) in the design file differs from memory depth (11) in the Memory Initialization File \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/FCM_B.mif\" -- setting initial value for remaining addresses to 0" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1748329488352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XROM OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM " "Elaborating entity \"XROM\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "CONV_W_MEM" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CON_W.mif " "Parameter \"init_file\" = \"CON_W.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 33 " "Parameter \"numwords_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488478 ""}  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329488478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qnv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qnv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qnv3 " "Found entity 1: altsyncram_qnv3" {  } { { "db/altsyncram_qnv3.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_qnv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329488521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329488521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qnv3 OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component\|altsyncram_qnv3:auto_generated " "Elaborating entity \"altsyncram_qnv3\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_W_MEM\|altsyncram:altsyncram_component\|altsyncram_qnv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488522 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "33 32 D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/CON_W.mif " "Memory depth (33) in the design file differs from memory depth (32) in the Memory Initialization File \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/CON_W.mif\" -- setting initial value for remaining addresses to 0" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1748329488535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XROM OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM " "Elaborating entity \"XROM\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "CONV_B_MEM" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CON_B.mif " "Parameter \"init_file\" = \"CON_B.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 33 " "Parameter \"numwords_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329488872 ""}  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329488872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlv3 " "Found entity 1: altsyncram_hlv3" {  } { { "db/altsyncram_hlv3.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_hlv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329488905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329488905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlv3 OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component\|altsyncram_hlv3:auto_generated " "Elaborating entity \"altsyncram_hlv3\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|XROM:CONV_B_MEM\|altsyncram:altsyncram_component\|altsyncram_hlv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488906 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "33 32 D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/CON_B.mif " "Memory depth (33) in the design file differs from memory depth (32) in the Memory Initialization File \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/CON_B.mif\" -- setting initial value for remaining addresses to 0" {  } { { "OCR_Accelerator_n/XROM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/XROM.vhd" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1748329488913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Relu_out_FIFO OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM " "Elaborating entity \"Relu_out_FIFO\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "Relu_out_FIFO_MEM" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329488987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_RAM OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM " "Elaborating entity \"DP_RAM\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\"" {  } { { "OCR_Accelerator_n/Relu_out_FIFO.vhd" "RELU_MEM" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Relu_out_FIFO.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329489236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/DP_RAM.vhd" "altsyncram_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/DP_RAM.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329489562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component\"" {  } { { "OCR_Accelerator_n/DP_RAM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/DP_RAM.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329491839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file REL_O.mif " "Parameter \"init_file\" = \"REL_O.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 66 " "Parameter \"numwords_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 66 " "Parameter \"numwords_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7296 " "Parameter \"width_a\" = \"7296\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 7296 " "Parameter \"width_b\" = \"7296\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329491839 ""}  } { { "OCR_Accelerator_n/DP_RAM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/DP_RAM.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329491839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b924 " "Found entity 1: altsyncram_b924" {  } { { "db/altsyncram_b924.tdf" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/altsyncram_b924.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329493018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329493018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b924 OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component\|altsyncram_b924:auto_generated " "Elaborating entity \"altsyncram_b924\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|DP_RAM:RELU_MEM\|altsyncram:altsyncram_component\|altsyncram_b924:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329493019 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "66 32 D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/REL_O.mif " "Memory depth (66) in the design file differs from memory depth (32) in the Memory Initialization File \"D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/REL_O.mif\" -- setting initial value for remaining addresses to 0" {  } { { "OCR_Accelerator_n/DP_RAM.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/DP_RAM.vhd" 74 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1748329493535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_Compute_Engine_16 OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine " "Elaborating entity \"Parallel_Compute_Engine_16\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "Parallel_Compute_Engine" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_mode_2 Parallel_Compute_Engine_16.vhd(28) " "Verilog HDL or VHDL warning at Parallel_Compute_Engine_16.vhd(28): object \"select_mode_2\" assigned a value but never read" {  } { { "OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748329519125 "|DE10_Standard_GHRD|OCR_Accelerator:OCR_Accelerator|Parallel_Compute_Engine_16:Parallel_Compute_Engine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiMultiplierEngine OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit " "Elaborating entity \"MultiMultiplierEngine\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\"" {  } { { "OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" "\\MultiMultiplierEngineX16:15:Multi_unit" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Parallel_Compute_Engine_16.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Results_comparator_Chars OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results " "Elaborating entity \"Results_comparator_Chars\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "Results" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_SM OCR_Accelerator:OCR_Accelerator\|System_SM:SysCU " "Elaborating entity \"System_SM\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|System_SM:SysCU\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "SysCU" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_CU OCR_Accelerator:OCR_Accelerator\|Memory_CU:MemCU " "Elaborating entity \"Memory_CU\" for hierarchy \"OCR_Accelerator:OCR_Accelerator\|Memory_CU:MemCU\"" {  } { { "OCR_Accelerator_n/OCR_Accelerator.vhd" "MemCU" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/OCR_Accelerator.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE10_Standard_GHRD.v" "debounce_inst" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "DE10_Standard_GHRD.v" "hps_reset_inst" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329519381 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329519381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_warm_reset" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_debug_reset" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329519663 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1748329523035 "|DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[15\] " "Net \"pixel_addr\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[15\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[14\] " "Net \"pixel_addr\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[14\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[13\] " "Net \"pixel_addr\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[13\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[12\] " "Net \"pixel_addr\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[12\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[11\] " "Net \"pixel_addr\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[11\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[10\] " "Net \"pixel_addr\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[10\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[9\] " "Net \"pixel_addr\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[9\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523378 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748329523378 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[15\] " "Net \"pixel_addr\[15\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[15\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[14\] " "Net \"pixel_addr\[14\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[14\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[13\] " "Net \"pixel_addr\[13\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[13\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[12\] " "Net \"pixel_addr\[12\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[12\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[11\] " "Net \"pixel_addr\[11\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[11\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[10\] " "Net \"pixel_addr\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[10\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixel_addr\[9\] " "Net \"pixel_addr\[9\]\" is missing source, defaulting to GND" {  } { { "DE10_Standard_GHRD.v" "pixel_addr\[9\]" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 367 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748329523687 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748329523687 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748329525346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.27.10:05:27 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2025.05.27.10:05:27 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329527042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329528828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329528896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329532044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329532104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329532167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329532243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329532254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329532255 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1748329532933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329533086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329533141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329533173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533225 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329533225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329533264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329533264 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "160 " "Inferred 160 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:1:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:0:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult16~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult16~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult16~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult15~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult15~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult15~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult14~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult14~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult13~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult13~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult13~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult12~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult12~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult12~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult11~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult11~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult11~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult10~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult10~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult10~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult9~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult9~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult16~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult16~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult16~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult15~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult15~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult15~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult14~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult14~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult13~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult13~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult13~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult12~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult12~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult12~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult11~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult11~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult11~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult10~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult10~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult10~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult9~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult9~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Mult8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Mult8~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Mult8~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add38~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add38~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add38~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add38~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add38~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 213 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add37~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add37~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add37~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add37~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add37~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:14:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:13:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:12:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:11:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:3:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:7:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:6:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:10:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:9:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:8:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:5:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add36~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add36~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add36~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add36~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add36~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add35~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add35~macmult_1\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult_1" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add35~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:4:Multi_unit\|Add35~macmult\"" {  } { { "OCR_Accelerator_n/multiplier_pack.vhd" "Add35~macmult" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/multiplier_pack.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329548504 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748329548504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|lpm_mult:Mult8_rtl_0 " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|lpm_mult:Mult8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329548593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|lpm_mult:Mult8_rtl_0 " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:2:Multi_unit\|lpm_mult:Mult8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329548593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hb01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hb01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hb01 " "Found entity 1: mult_hb01" {  } { { "db/mult_hb01.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/mult_hb01.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329548627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329548627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|lpm_mult:Mult16_rtl_27 " "Elaborated megafunction instantiation \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|lpm_mult:Mult16_rtl_27\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329548779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|lpm_mult:Mult16_rtl_27 " "Instantiated megafunction \"OCR_Accelerator:OCR_Accelerator\|Parallel_Compute_Engine_16:Parallel_Compute_Engine\|MultiMultiplierEngine:\\MultiMultiplierEngineX16:15:Multi_unit\|lpm_mult:Mult16_rtl_27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748329548779 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748329548779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9k01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9k01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9k01 " "Found entity 1: mult_9k01" {  } { { "db/mult_9k01.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/mult_9k01.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748329548816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329548816 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748329550444 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1748329554559 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 7 1748329554559 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12080 " "Ignored 12080 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12080 " "Ignored 12080 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1748329556324 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1748329556324 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 163 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 172 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 173 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 174 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_BK~synth " "Node \"HPS_LCM_BK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 179 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_D_C~synth " "Node \"HPS_LCM_D_C~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 180 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_RST_N~synth " "Node \"HPS_LCM_RST_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 186 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 189 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329572250 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748329572250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748329572253 "|DE10_Standard_GHRD|VGA_R[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748329572253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329574481 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|write_addr\[5\] High " "Register OCR_Accelerator:OCR_Accelerator\|Relu_out_FIFO:Relu_out_FIFO_MEM\|write_addr\[5\] will power up to High" {  } { { "OCR_Accelerator_n/Relu_out_FIFO.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Relu_out_FIFO.vhd" 89 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Memory_CU:MemCU\|K_count\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Memory_CU:MemCU\|K_count\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Memory_CU.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Memory_CU.vhd" 73 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[0\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[0\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|correct_max\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|correct_max\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[1\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[1\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[1\]\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[1\]\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[2\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[2\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[2\]\[1\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[2\]\[1\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[3\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[3\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[3\]\[1\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[3\]\[1\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[3\]\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[3\]\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[4\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[4\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[4\]\[2\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[4\]\[2\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[5\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[5\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[5\]\[2\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[5\]\[2\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[5\]\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[5\]\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[6\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[6\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[6\]\[2\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[6\]\[2\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[6\]\[1\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[6\]\[1\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[2\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[2\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[1\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[1\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[7\]\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[8\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[8\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[8\]\[3\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[8\]\[3\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[9\]\[4\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[9\]\[4\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[9\]\[3\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[9\]\[3\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[9\]\[0\] High " "Register OCR_Accelerator:OCR_Accelerator\|Results_comparator_Chars:Results\|model_reg_arr\[9\]\[0\] will power up to High" {  } { { "OCR_Accelerator_n/Results_comparator_Chars.vhd" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/OCR_Accelerator_n/Results_comparator_Chars.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748329575840 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1748329575840 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3755 " "3755 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748329593652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329596156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329597398 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_26_ " "Net \"work.ahim_config_pkg.build_status.status_26_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602500 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_27_ " "Net \"work.ahim_config_pkg.build_status.status_27_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602501 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_28_ " "Net \"work.ahim_config_pkg.build_status.status_28_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602501 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_29_ " "Net \"work.ahim_config_pkg.build_status.status_29_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602501 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_30_ " "Net \"work.ahim_config_pkg.build_status.status_30_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602501 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_31_ " "Net \"work.ahim_config_pkg.build_status.status_31_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602501 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ahim_config_pkg.build_status.status_5_ " "Net \"work.ahim_config_pkg.build_status.status_5_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1748329602501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748329604177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748329604177 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748329608069 "|DE10_Standard_GHRD|TD_DATA[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748329608069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58307 " "Implemented 58307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748329608216 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748329608216 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "133 " "Implemented 133 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1748329608216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48387 " "Implemented 48387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748329608216 ""} { "Info" "ICUT_CUT_TM_RAMS" "8813 " "Implemented 8813 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748329608216 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1748329608216 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748329608216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748329608216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 446 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 446 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6248 " "Peak virtual memory: 6248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748329608487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 10:06:48 2025 " "Processing ended: Tue May 27 10:06:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748329608487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:18 " "Elapsed time: 00:03:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748329608487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:30 " "Total CPU time (on all processors): 00:04:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748329608487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748329608487 ""}
