# RISC-V CPU (RV32I)

This repository hosts a custom 32â€‘bit RISCâ€‘V CPU designed in Verilog. The project began as a masterâ€™s dissertation and now acts as a playground for exploring new instruction set extensions and benchmarking techniques.

---

## âœ¨ Features

- Program counter and instruction fetch logic
- Register file with 32 general purpose registers
- ALU and control unit
- Immediate generation and branching
- Data memory with load/store instructions
- Comprehensive testbenches for each module and full CPU integration
- New `mul` instruction using opcode `0x33` with `funct7=0x01`

---

## ğŸ“ Repository Layout

```
riscv-cpu/
â”œâ”€â”€ src/         # Verilog source files
â”œâ”€â”€ testbench/   # Testbenches for modules and CPU
â”œâ”€â”€ sim/         # Run scripts and waveform dumps
â”œâ”€â”€ program.mem  # Example instruction memory image
â””â”€â”€ README.md
```

---

## ğŸ’» Usage

All tests are executed via `sim/run.sh`. Ensure **Icarus Verilog** and **Surfer** are installed and accessible from your `PATH`.

```bash
# Run a simple program counter test
bash sim/run.sh pc_tb

# Execute the full CPU integration test
bash sim/run.sh cpu_integration_tb
```

## ğŸ§ª Testbenches

Use `sim/run.sh` with one of the following targets:

| Testbench           | Description                          |
|---------------------|--------------------------------------|
| `pc_tb`             | Program counter logic                |
| `instr_mem_tb`      | Instruction memory                   |
| `cpu_arith_tb`      | Arithmetic instruction paths         |
| `cpu_reg_rw_tb`     | Register file reads and writes       |
| `cpu_imm_bitwise_tb`| Immediate and bitwise operations     |
| `cpu_mem_tb`        | Memory access instructions           |
| `cpu_branch_tb`     | Branching logic                      |
| `cpu_jump_tb`       | Jump instructions                    |
| `cpu_integration_tb`| Full CPU with all components         |
| `cpu_full_tb`       | Complete test suite                  |

Run any of the above using:

```bash
bash sim/run.sh <testbench_name>
```

---

## ğŸ”  Example

The `program.mem` file contains hex-encoded RISCâ€‘V instructions. Here's a simple example that performs basic arithmetic:

### ğŸ§¾ Assembly

```assembly
addi x1, x0, 5     # x1 = 5
addi x2, x0, 3     # x2 = 3
add  x3, x1, x2    # x3 = x1 + x2 = 8
sub  x4, x3, x1    # x4 = x3 - x1 = 3
ebreak             # End of program
```

### ğŸ’¾ Hex Format (`program.mem`)

```text
00500093  # addi x1, x0, 5
00300113  # addi x2, x0, 3
002081B3  # add  x3, x1, x2
40118233  # sub  x4, x3, x1
00100073  # ebreak
```

### ğŸ“¤ Output (Simulation Logs)

```text
=== RISC-V CPU Arithmetic Instruction Test ===
âœ“ PASS: x1 == 5
âœ“ PASS: x2 == 3
âœ“ PASS: x3 == 8
âœ“ PASS: x4 == 3
âœ“ PASS: ebreak executed, halting simulation
```

This confirms that the CPU correctly executes instructions and updates register values as expected.

## ğŸ”œ Next Steps

1. Extend the core with machine learning focused instructions.
2. Benchmark the CPU using representative workloads.
3. Synthesize and deploy the design to an FPGA board.

---

## ğŸ’Œ Author

Ali Alsarraf â€“ [alialsarraf22@gmail.com](mailto:alialsarraf22@gmail.com)
