$date
	Sun Oct 23 07:22:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#208310
b110 &
b110 %
1$
b110 !
1"
#208311
0"
#208314
b11 &
b11 %
#208318
b1010 &
b1010 %
#208322
b101 &
b101 %
#208326
b10000 &
b10000 %
#208330
b1000 &
b1000 %
#208334
b100 &
b100 %
#208338
b10 &
b10 %
#208342
b1 &
1#
b1 %
#208346
b0 &
b0 %
0#
0$
#1226849
b1100 !
1"
#1226850
b1100 &
b1100 %
1$
#1226851
0"
#1226854
b110 &
b110 %
#1226858
b11 &
b11 %
#1226862
b1010 &
b1010 %
#1226866
b101 &
b101 %
#1226870
b10000 &
b10000 %
#1226874
b1000 &
b1000 %
#1226878
b100 &
b100 %
#1226882
b10 &
b10 %
#1226886
b1 &
1#
b1 %
#1226890
b0 &
b0 %
0#
0$
#2167849
b1011 !
1"
#2167850
b1011 &
b1011 %
1$
#2167851
0"
#2167854
b100010 &
b100010 %
#2167858
b10001 &
b10001 %
#2167862
b110100 &
b110100 %
#2167866
b11010 &
b11010 %
#2167870
b1101 &
b1101 %
#2167874
b101000 &
b101000 %
#2167878
b10100 &
b10100 %
#2167882
b1010 &
b1010 %
#2167886
b101 &
b101 %
#2167890
b10000 &
b10000 %
#2167894
b1000 &
b1000 %
#2167898
b100 &
b100 %
#2167902
b10 &
b10 %
#2167906
b1 &
b1 %
1#
#2167910
b0 &
0#
b0 %
0$
#4500012
