`include "parse-test.v"

// vi: syntax=verilog
// This file is automatically generated by wrap_verilog_modules_to_hacprsim.awk, maintained by David Fang.

module HAC_T_001;
	parameter mode = "locked";
	parameter i_k_polarity = "rise";
	parameter i_k_dl = 0;
	parameter dmn = "";
	parameter data_is_reset = 0;
	parameter e_dls = 1;
	parameter ig_z_ack = 0;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire a;
	wire ck;
	wire en;
	wire z_d0;
	wire z_d1;
	wire z_ack;
	integer i;
	reg [64*8:1] verilog_name, tmp;
	T_001 #(mode, i_k_polarity, i_k_dl, dmn, data_is_reset, e_dls, ig_z_ack)
	dummy (
		a,
		ck,
		en,
		z_d0,
		z_d1,
		z_ack
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	$from_prsim({prsim_name, ".a"}, {verilog_name, ".a"});
	$from_prsim({prsim_name, ".ck"}, {verilog_name, ".ck"});
	$from_prsim({prsim_name, ".en"}, {verilog_name, ".en"});
	$to_prsim({verilog_name, ".z_d0"}, {prsim_name, ".z_d0"});
	$to_prsim({verilog_name, ".z_d1"}, {prsim_name, ".z_d1"});
	$from_prsim({prsim_name, ".z_ack"}, {verilog_name, ".z_ack"});
	end // end if
end // end initial
endmodule

