0.7
2020.2
May  7 2023
15:24:31
D:/user/Desktop/for_lab/Lab2/Lab2-2/Lab2-2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/alu.v,1713669085,verilog,,D:/user/Desktop/for_lab/Lab2/src/alu_control.v,,alu,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/alu_control.v,1713931504,verilog,,D:/user/Desktop/for_lab/Lab2/src/bit_alu.v,,alu_control,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/bit_alu.v,1711002354,verilog,,D:/user/Desktop/for_lab/Lab2/src/control.v,,bit_alu,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/control.v,1714319376,verilog,,D:/user/Desktop/for_lab/Lab2/src/data_mem.v,,control,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/data_mem.v,1712662982,verilog,,D:/user/Desktop/for_lab/Lab2/src/instr_mem.v,,data_mem,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/instr_mem.v,1712662982,verilog,,D:/user/Desktop/for_lab/Lab2/src/msb_bit_alu.v,,instr_mem,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/msb_bit_alu.v,1711112179,verilog,,D:/user/Desktop/for_lab/Lab2/src/reg_file.v,,msb_bit_alu,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/reg_file.v,1714309218,verilog,,D:/user/Desktop/for_lab/Lab2/src/single_cycle.v,,reg_file,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/src/single_cycle.v,1714308771,verilog,,,,single_cycle,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab2/testbench/tb_single_cycle.sv,1714184597,systemVerilog,,,,tb_single_cycle,,uvm,,,,,,
