{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683317420834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683317420834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 17:10:20 2023 " "Processing started: Fri May  5 17:10:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683317420834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317420834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V2 -c V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off V2 -c V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317420834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683317421409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683317421409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/media/aluno/LUIS/PBL 02/Contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_T.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_T " "Found entity 1: FF_T" {  } { { "FF_T.v" "" { Text "/media/aluno/LUIS/PBL 02/FF_T.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_2.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_2 " "Found entity 1: quadro_2" {  } { { "quadro_2.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_1.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_1 " "Found entity 1: quadro_1" {  } { { "quadro_1.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Clock " "Found entity 1: Divisor_Clock" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Varredura_Matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file Varredura_Matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Varredura_Matriz " "Found entity 1: Varredura_Matriz" {  } { { "Varredura_Matriz.v" "" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_3.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_3 " "Found entity 1: quadro_3" {  } { { "quadro_3.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_4.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_4 " "Found entity 1: quadro_4" {  } { { "quadro_4.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_5.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_5 " "Found entity 1: quadro_5" {  } { { "quadro_5.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_6.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_6 " "Found entity 1: quadro_6" {  } { { "quadro_6.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_7.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_7 " "Found entity 1: quadro_7" {  } { { "quadro_7.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadro_0.v 1 1 " "Found 1 design units, including 1 entities, in source file quadro_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadro_0 " "Found entity 1: quadro_0" {  } { { "quadro_0.v" "" { Text "/media/aluno/LUIS/PBL 02/quadro_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683317426277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Contador.v(22) " "Verilog HDL Instantiation warning at Contador.v(22): instance has no name" {  } { { "Contador.v" "" { Text "/media/aluno/LUIS/PBL 02/Contador.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Contador.v(24) " "Verilog HDL Instantiation warning at Contador.v(24): instance has no name" {  } { { "Contador.v" "" { Text "/media/aluno/LUIS/PBL 02/Contador.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Contador.v(28) " "Verilog HDL Instantiation warning at Contador.v(28): instance has no name" {  } { { "Contador.v" "" { Text "/media/aluno/LUIS/PBL 02/Contador.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(29) " "Verilog HDL Instantiation warning at Multiplexador.v(29): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(30) " "Verilog HDL Instantiation warning at Multiplexador.v(30): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(31) " "Verilog HDL Instantiation warning at Multiplexador.v(31): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(32) " "Verilog HDL Instantiation warning at Multiplexador.v(32): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(33) " "Verilog HDL Instantiation warning at Multiplexador.v(33): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(34) " "Verilog HDL Instantiation warning at Multiplexador.v(34): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(35) " "Verilog HDL Instantiation warning at Multiplexador.v(35): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Multiplexador.v(36) " "Verilog HDL Instantiation warning at Multiplexador.v(36): instance has no name" {  } { { "Multiplexador.v" "" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(12) " "Verilog HDL Instantiation warning at Divisor_Clock.v(12): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(13) " "Verilog HDL Instantiation warning at Divisor_Clock.v(13): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(17) " "Verilog HDL Instantiation warning at Divisor_Clock.v(17): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(20) " "Verilog HDL Instantiation warning at Divisor_Clock.v(20): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(23) " "Verilog HDL Instantiation warning at Divisor_Clock.v(23): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(26) " "Verilog HDL Instantiation warning at Divisor_Clock.v(26): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(29) " "Verilog HDL Instantiation warning at Divisor_Clock.v(29): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(32) " "Verilog HDL Instantiation warning at Divisor_Clock.v(32): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(35) " "Verilog HDL Instantiation warning at Divisor_Clock.v(35): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(38) " "Verilog HDL Instantiation warning at Divisor_Clock.v(38): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(41) " "Verilog HDL Instantiation warning at Divisor_Clock.v(41): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(44) " "Verilog HDL Instantiation warning at Divisor_Clock.v(44): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(47) " "Verilog HDL Instantiation warning at Divisor_Clock.v(47): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(50) " "Verilog HDL Instantiation warning at Divisor_Clock.v(50): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(53) " "Verilog HDL Instantiation warning at Divisor_Clock.v(53): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(56) " "Verilog HDL Instantiation warning at Divisor_Clock.v(56): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(59) " "Verilog HDL Instantiation warning at Divisor_Clock.v(59): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(62) " "Verilog HDL Instantiation warning at Divisor_Clock.v(62): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(65) " "Verilog HDL Instantiation warning at Divisor_Clock.v(65): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(68) " "Verilog HDL Instantiation warning at Divisor_Clock.v(68): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(71) " "Verilog HDL Instantiation warning at Divisor_Clock.v(71): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(74) " "Verilog HDL Instantiation warning at Divisor_Clock.v(74): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(77) " "Verilog HDL Instantiation warning at Divisor_Clock.v(77): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(80) " "Verilog HDL Instantiation warning at Divisor_Clock.v(80): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(83) " "Verilog HDL Instantiation warning at Divisor_Clock.v(83): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(20) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(20): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(22) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(22): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(51) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(51): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Varredura_Matriz.v(64) " "Verilog HDL Instantiation warning at Varredura_Matriz.v(64): instance has no name" {  } { { "Varredura_Matriz.v" "" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683317426278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Varredura_Matriz " "Elaborating entity \"Varredura_Matriz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683317426440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Clock Divisor_Clock:comb_3 " "Elaborating entity \"Divisor_Clock\" for hierarchy \"Divisor_Clock:comb_3\"" {  } { { "Varredura_Matriz.v" "comb_3" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_T Divisor_Clock:comb_3\|FF_T:comb_3 " "Elaborating entity \"FF_T\" for hierarchy \"Divisor_Clock:comb_3\|FF_T:comb_3\"" {  } { { "Divisor_Clock.v" "comb_3" { Text "/media/aluno/LUIS/PBL 02/Divisor_Clock.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:comb_4 " "Elaborating entity \"Contador\" for hierarchy \"Contador:comb_4\"" {  } { { "Varredura_Matriz.v" "comb_4" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Multiplexador:comb_16 " "Elaborating entity \"Multiplexador\" for hierarchy \"Multiplexador:comb_16\"" {  } { { "Varredura_Matriz.v" "comb_16" { Text "/media/aluno/LUIS/PBL 02/Varredura_Matriz.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_0 Multiplexador:comb_16\|quadro_0:comb_14 " "Elaborating entity \"quadro_0\" for hierarchy \"Multiplexador:comb_16\|quadro_0:comb_14\"" {  } { { "Multiplexador.v" "comb_14" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_1 Multiplexador:comb_16\|quadro_1:comb_15 " "Elaborating entity \"quadro_1\" for hierarchy \"Multiplexador:comb_16\|quadro_1:comb_15\"" {  } { { "Multiplexador.v" "comb_15" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_2 Multiplexador:comb_16\|quadro_2:comb_16 " "Elaborating entity \"quadro_2\" for hierarchy \"Multiplexador:comb_16\|quadro_2:comb_16\"" {  } { { "Multiplexador.v" "comb_16" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_3 Multiplexador:comb_16\|quadro_3:comb_17 " "Elaborating entity \"quadro_3\" for hierarchy \"Multiplexador:comb_16\|quadro_3:comb_17\"" {  } { { "Multiplexador.v" "comb_17" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_4 Multiplexador:comb_16\|quadro_4:comb_18 " "Elaborating entity \"quadro_4\" for hierarchy \"Multiplexador:comb_16\|quadro_4:comb_18\"" {  } { { "Multiplexador.v" "comb_18" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_5 Multiplexador:comb_16\|quadro_5:comb_19 " "Elaborating entity \"quadro_5\" for hierarchy \"Multiplexador:comb_16\|quadro_5:comb_19\"" {  } { { "Multiplexador.v" "comb_19" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_6 Multiplexador:comb_16\|quadro_6:comb_20 " "Elaborating entity \"quadro_6\" for hierarchy \"Multiplexador:comb_16\|quadro_6:comb_20\"" {  } { { "Multiplexador.v" "comb_20" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadro_7 Multiplexador:comb_16\|quadro_7:comb_21 " "Elaborating entity \"quadro_7\" for hierarchy \"Multiplexador:comb_16\|quadro_7:comb_21\"" {  } { { "Multiplexador.v" "comb_21" { Text "/media/aluno/LUIS/PBL 02/Multiplexador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683317426684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683317428787 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683317428787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683317428787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683317428787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683317429875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 17:10:29 2023 " "Processing ended: Fri May  5 17:10:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683317429875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683317429875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683317429875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683317429875 ""}
