{
  "design": {
    "design_info": {
      "boundary_crc": "0xF98AD5ADD452953F",
      "device": "xc7a100tfgg484-2",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "Memory": {
        "mig_7series_0": "",
        "util_vector_logic_0": "",
        "xlconstant_0": "",
        "xlconstant_1": "",
        "clk_wiz_0": "",
        "axi_crossbar_0": "",
        "axi_clock_converter_0": ""
      },
      "Datamover": {
        "axi_datamover_0": "",
        "xlconstant_0": ""
      },
      "AXI_LITE_IO": {
        "axi_gpio_0": "",
        "axi_fifo_mm_s_0": "",
        "axi_crossbar_0": ""
      },
      "PCIe": {
        "util_ds_buf_0": "",
        "axi_dwidth_converter_0": "",
        "xdma_0": ""
      }
    },
    "interface_ports": {
      "pcie": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_S2MM_CMD": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "9"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "AXI_STR_TXD_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_S2MM": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s2mm_err": {
        "direction": "O"
      },
      "s2mm_wr_xfer_cmplt": {
        "direction": "O"
      },
      "gpio2_io_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "axi_aresetn": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "S01_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s2mm_halt": {
        "direction": "I"
      },
      "axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "gpio_io_o_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "Memory": {
        "interface_ports": {
          "DDR3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "mig_7series_0": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "design_1_mig_7series_0_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "Custom"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "XML_INPUT_FILE": {
                "value": "mig_b.prj"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0"
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_2"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKIN2_JITTER_PS": {
                "value": "100.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "109.241"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "200"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "5"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "PLL_CLKIN_PERIOD": {
                "value": "8.000"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "PRIM_IN_FREQ": {
                "value": "125.000"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_INCLK_SWITCHOVER": {
                "value": "false"
              }
            }
          },
          "axi_crossbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_axi_crossbar_0_1",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "axi_clock_converter_0": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "design_1_axi_clock_converter_0_0",
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "axi_crossbar_0/S01_AXI"
            ]
          },
          "axi_crossbar_0_M00_AXI": {
            "interface_ports": [
              "axi_crossbar_0/M00_AXI",
              "axi_clock_converter_0/S_AXI"
            ]
          },
          "mig_7series_0_DDR3": {
            "interface_ports": [
              "DDR3",
              "mig_7series_0/DDR3"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_crossbar_0/S00_AXI"
            ]
          },
          "axi_clock_converter_0_M_AXI": {
            "interface_ports": [
              "axi_clock_converter_0/M_AXI",
              "mig_7series_0/S_AXI"
            ]
          }
        },
        "nets": {
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "mig_7series_0/aresetn",
              "mig_7series_0/sys_rst"
            ]
          },
          "mig_7series_0_ui_clk_sync_rst": {
            "ports": [
              "mig_7series_0/ui_clk_sync_rst",
              "util_vector_logic_0/Op1"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "mig_7series_0/sys_clk_i"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "clk_wiz_0/resetn"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "ACLK",
              "clk_wiz_0/clk_in1",
              "axi_crossbar_0/aclk",
              "axi_clock_converter_0/s_axi_aclk"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "axi_crossbar_0/aresetn",
              "axi_clock_converter_0/s_axi_aresetn"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "axi_clock_converter_0/m_axi_aresetn"
            ]
          },
          "mig_7series_0_ui_clk": {
            "ports": [
              "mig_7series_0/ui_clk",
              "axi_clock_converter_0/m_axi_aclk"
            ]
          }
        }
      },
      "Datamover": {
        "interface_ports": {
          "S_AXIS_S2MM_CMD": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s2mm_err": {
            "direction": "O"
          },
          "s2mm_wr_xfer_cmplt": {
            "direction": "O"
          },
          "s2mm_halt": {
            "direction": "I"
          }
        },
        "components": {
          "axi_datamover_0": {
            "vlnv": "xilinx.com:ip:axi_datamover:5.1",
            "xci_name": "design_1_axi_datamover_0_0",
            "parameters": {
              "c_dummy": {
                "value": "1"
              },
              "c_enable_mm2s": {
                "value": "0"
              },
              "c_enable_s2mm_adv_sig": {
                "value": "1"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "256"
              },
              "c_m_axi_s2mm_id_width": {
                "value": "0"
              },
              "c_s2mm_burst_size": {
                "value": "128"
              },
              "c_s_axis_s2mm_tdata_width": {
                "value": "128"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI_S2MM": {
                  "mode": "Master",
                  "address_space_ref": "Data_S2MM",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                }
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_3"
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_datamover_0/M_AXI_S2MM"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXIS_S2MM_CMD",
              "axi_datamover_0/S_AXIS_S2MM_CMD"
            ]
          },
          "S_AXIS_S2MM_1": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_datamover_0/S_AXIS_S2MM"
            ]
          }
        },
        "nets": {
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axi_datamover_0/s2mm_allow_addr_req"
            ]
          },
          "axi_datamover_0_s2mm_err": {
            "ports": [
              "axi_datamover_0/s2mm_err",
              "s2mm_err"
            ]
          },
          "axi_datamover_0_s2mm_wr_xfer_cmplt": {
            "ports": [
              "axi_datamover_0/s2mm_wr_xfer_cmplt",
              "s2mm_wr_xfer_cmplt"
            ]
          },
          "s2mm_halt_0_1": {
            "ports": [
              "s2mm_halt",
              "axi_datamover_0/s2mm_halt"
            ]
          },
          "axi_aclk_1": {
            "ports": [
              "axi_aclk",
              "axi_datamover_0/m_axi_s2mm_aclk",
              "axi_datamover_0/m_axis_s2mm_cmdsts_awclk"
            ]
          },
          "axi_aresetn_1": {
            "ports": [
              "axi_aresetn",
              "axi_datamover_0/m_axi_s2mm_aresetn",
              "axi_datamover_0/m_axis_s2mm_cmdsts_aresetn"
            ]
          }
        }
      },
      "AXI_LITE_IO": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI_STR_TXD_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_io_o_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_1",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_fifo_mm_s_0": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_1_axi_fifo_mm_s_0_0",
            "parameters": {
              "C_USE_RX_DATA": {
                "value": "0"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              }
            }
          },
          "axi_crossbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_axi_crossbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "AXI_STR_TXD_0",
              "axi_fifo_mm_s_0/AXI_STR_TXD"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_crossbar_0/S00_AXI"
            ]
          },
          "axi_crossbar_0_M00_AXI": {
            "interface_ports": [
              "axi_crossbar_0/M00_AXI",
              "axi_fifo_mm_s_0/S_AXI"
            ]
          },
          "axi_crossbar_0_M01_AXI": {
            "interface_ports": [
              "axi_crossbar_0/M01_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "gpio2_io_i_1": {
            "ports": [
              "gpio2_io_i",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "axi_aclk_1": {
            "ports": [
              "axi_aclk",
              "axi_fifo_mm_s_0/s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "axi_crossbar_0/aclk"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "axi_fifo_mm_s_0/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_crossbar_0/aresetn"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "gpio_io_o_0"
            ]
          }
        }
      },
      "PCIe": {
        "interface_ports": {
          "pcie": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pcie_mgt": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "pcie_perstn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "design_1_util_ds_buf_0_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "axi_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
            "xci_name": "design_1_axi_dwidth_converter_0_0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32"
              },
              "FIFO_MODE": {
                "value": "0"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_ONLY"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "xdma_0": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "design_1_xdma_0_0",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "9024"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "9024"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "9024"
              },
              "Shared_Logic_Both_7xG2": {
                "value": "false"
              },
              "axi_data_width": {
                "value": "128_bit"
              },
              "axi_id_width": {
                "value": "2"
              },
              "axil_master_64bit_en": {
                "value": "false"
              },
              "axilite_master_en": {
                "value": "true"
              },
              "axilite_master_scale": {
                "value": "Megabytes"
              },
              "axilite_master_size": {
                "value": "1"
              },
              "axisten_freq": {
                "value": "125"
              },
              "cfg_mgmt_if": {
                "value": "false"
              },
              "dsc_bypass_rd": {
                "value": "0001"
              },
              "dsc_bypass_wr": {
                "value": "0000"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_extended_tag": {
                "value": "false"
              },
              "pciebar2axibar_axil_master": {
                "value": "0x40000000"
              },
              "performance": {
                "value": "true"
              },
              "pf0_device_id": {
                "value": "7024"
              },
              "pf0_msi_enabled": {
                "value": "true"
              },
              "pl_link_cap_max_link_speed": {
                "value": "5.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X4"
              },
              "plltype": {
                "value": "QPLL1"
              },
              "xdma_pcie_64bit_en": {
                "value": "true"
              },
              "xdma_pcie_prefetchable": {
                "value": "true"
              },
              "xdma_rnum_rids": {
                "value": "2"
              },
              "xdma_wnum_rids": {
                "value": "8"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                },
                "M_AXI_LITE": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI": {
                  "mode": "Master",
                  "address_space_ref": "M_AXI",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFFFFFFFFFF"
                  }
                },
                "M_AXI_LITE": {
                  "mode": "Master",
                  "address_space_ref": "M_AXI_LITE",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "PCIe_M_AXI_LITE": {
            "interface_ports": [
              "M_AXI_LITE",
              "xdma_0/M_AXI_LITE"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "xdma_0/pcie_mgt"
            ]
          },
          "xdma_0_M_AXI1": {
            "interface_ports": [
              "xdma_0/M_AXI",
              "axi_dwidth_converter_0/S_AXI"
            ]
          },
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "xdma_0_M_AXI": {
            "interface_ports": [
              "M_AXI",
              "axi_dwidth_converter_0/M_AXI"
            ]
          }
        },
        "nets": {
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "xdma_0/sys_clk"
            ]
          },
          "xdma_0_axi_aclk": {
            "ports": [
              "xdma_0/axi_aclk",
              "axi_aclk",
              "axi_dwidth_converter_0/s_axi_aclk"
            ]
          },
          "PCIe_axi_aresetn": {
            "ports": [
              "xdma_0/axi_aresetn",
              "axi_aresetn",
              "axi_dwidth_converter_0/s_axi_aresetn"
            ]
          },
          "sys_rst_n_0_1": {
            "ports": [
              "pcie_perstn",
              "xdma_0/sys_rst_n"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "Memory/DDR3"
        ]
      },
      "S_AXIS_S2MM_CMD_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM_CMD",
          "Datamover/S_AXIS_S2MM_CMD"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "PCIe/M_AXI",
          "Memory/S00_AXI"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie",
          "PCIe/pcie"
        ]
      },
      "Datamover_M_AXI_S2MM": {
        "interface_ports": [
          "Datamover/M_AXI_S2MM",
          "Memory/S01_AXI"
        ]
      },
      "AXI_LITE_IO_AXI_STR_TXD_0": {
        "interface_ports": [
          "AXI_STR_TXD_0",
          "AXI_LITE_IO/AXI_STR_TXD_0"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "PCIe/pcie_mgt"
        ]
      },
      "PCIe_M_AXI_LITE": {
        "interface_ports": [
          "PCIe/M_AXI_LITE",
          "AXI_LITE_IO/S00_AXI"
        ]
      },
      "S_AXIS_S2MM_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM",
          "Datamover/S_AXIS_S2MM"
        ]
      }
    },
    "nets": {
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_perstn",
          "PCIe/pcie_perstn"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "PCIe/axi_aclk",
          "Memory/ACLK",
          "Datamover/axi_aclk",
          "axi_aclk",
          "AXI_LITE_IO/axi_aclk"
        ]
      },
      "Datamover_s2mm_err_0": {
        "ports": [
          "Datamover/s2mm_err",
          "s2mm_err"
        ]
      },
      "Datamover_s2mm_wr_xfer_cmplt_0": {
        "ports": [
          "Datamover/s2mm_wr_xfer_cmplt",
          "s2mm_wr_xfer_cmplt"
        ]
      },
      "gpio2_io_i_0_1": {
        "ports": [
          "gpio2_io_i",
          "AXI_LITE_IO/gpio2_io_i"
        ]
      },
      "PCIe_axi_aresetn": {
        "ports": [
          "PCIe/axi_aresetn",
          "Memory/S00_ARESETN",
          "axi_aresetn",
          "AXI_LITE_IO/axi_resetn"
        ]
      },
      "S01_ARESETN_0_1": {
        "ports": [
          "S01_ARESETN",
          "Datamover/axi_aresetn"
        ]
      },
      "s2mm_halt_0_1": {
        "ports": [
          "s2mm_halt",
          "Datamover/s2mm_halt"
        ]
      },
      "AXI_LITE_IO_gpio_io_o_0": {
        "ports": [
          "AXI_LITE_IO/gpio_io_o_0",
          "gpio_io_o_0"
        ]
      }
    },
    "addressing": {
      "/Datamover/axi_datamover_0": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/Memory/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/PCIe/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/Memory/mig_7series_0/memmap/memaddr",
                "offset": "0x0000000000000000",
                "range": "512M"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/AXI_LITE_IO/axi_fifo_mm_s_0/S_AXI/Mem0",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/AXI_LITE_IO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}