// Seed: 1320878530
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout uwire id_1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd50
) (
    output wand  id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output wire  id_7,
    output uwire id_8,
    output wor   id_9,
    output uwire id_10,
    input  tri0  _id_11
);
  wire [-1 'b0 <->  id_11 : -1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  assign id_9 = -1 + -1;
endmodule
