read_verilog ../top.v
proc
submod
synth -top top

