{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557533752527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557533752551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 20:15:52 2019 " "Processing started: Fri May 10 20:15:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557533752551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533752551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlockRom_Instruction -c BlockRom_Instruction " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlockRom_Instruction -c BlockRom_Instruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533752551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557533753661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557533753661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockrom_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockrom_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom_instruction-SYN " "Found design unit 1: blockrom_instruction-SYN" {  } { { "BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557533766044 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRom_Instruction " "Found entity 1: BlockRom_Instruction" {  } { { "BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557533766044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockRom_Instruction " "Elaborating entity \"BlockRom_Instruction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557533766126 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766291 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766291 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766292 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766293 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1557533766294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557533766300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557533766331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Parameter \"init_file\" = \"../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557533766331 ""}  } { { "BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557533766331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 778 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766410 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766411 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 784 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766411 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 787 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766411 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 790 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766411 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 793 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 796 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 799 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 802 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 805 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 808 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 811 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 814 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 817 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 820 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 823 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 826 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766412 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 829 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 832 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 835 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 838 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 841 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 844 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 847 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 850 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 853 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 856 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 859 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 862 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766413 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 865 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766414 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 868 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766414 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 871 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3214.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3214.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3214 " "Found entity 1: altsyncram_3214" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/db/altsyncram_3214.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557533766416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533766416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3214 altsyncram:altsyncram_component\|altsyncram_3214:auto_generated " "Elaborating entity \"altsyncram_3214\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557533766418 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "BASIC.HEX " "Byte addressed memory initialization file \"BASIC.HEX\" was read in the word-addressed format" {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1557533766442 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "BASIC.HEX 256 10 " "Width of data items in \"BASIC.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 BASIC.HEX " "Data at line (1) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 BASIC.HEX " "Data at line (2) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 BASIC.HEX " "Data at line (3) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 BASIC.HEX " "Data at line (4) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 BASIC.HEX " "Data at line (5) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 BASIC.HEX " "Data at line (6) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 BASIC.HEX " "Data at line (7) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 BASIC.HEX " "Data at line (8) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 BASIC.HEX " "Data at line (9) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 BASIC.HEX " "Data at line (10) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557533766450 ""}  } { { "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1557533766450 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 8168 C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Memory depth (256) in the design file differs from memory depth (8168) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX\" -- truncated remaining initial content value to fit RAM" {  } { { "BlockRom_Instruction.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1557533766454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557533767595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557533767595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557533767718 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557533767718 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557533767718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557533767718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557533767786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 20:16:07 2019 " "Processing ended: Fri May 10 20:16:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557533767786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557533767786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557533767786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557533767786 ""}
