

================================================================
== Vivado HLS Report for 'conv_2d_large_cl_1'
================================================================
* Date:           Tue Mar  2 23:01:23 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  949548|  1945292|  949548|  1945292|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_dense_large_rf_gt_ni_1_fu_134  |dense_large_rf_gt_ni_1  |  1059|  2211|  1059|  2211|   none  |
        |grp_im2col_2d_cl_1_fu_144          |im2col_2d_cl_1          |    41|    73|    41|    73|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +---------------+--------+---------+---------------+-----------+-----------+------+----------+
        |               |      Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------+--------+---------+---------------+-----------+-----------+------+----------+
        |- HeightLoop   |  949547|  1945291| 32743 ~ 67079 |          -|          -|    29|    no    |
        | + WidthLoop   |   32741|    67077|  1129 ~ 2313  |          -|          -|    29|    no    |
        |  ++ FiltLoop  |      24|       24|              3|          -|          -|     8|    no    |
        +---------------+--------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    127|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      1|    422|    929|
|Memory           |        0|      -|     56|      6|
|Multiplexer      |        -|      -|      -|    170|
|Register         |        -|      -|     98|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      1|    576|   1232|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      1|      2|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_dense_large_rf_gt_ni_1_fu_134  |dense_large_rf_gt_ni_1  |        1|      1|  341|  704|
    |grp_im2col_2d_cl_1_fu_144          |im2col_2d_cl_1          |        0|      0|   81|  225|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        1|      1|  422|  929|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |             Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |data_col_V_U    |conv_2d_large_cl_1_data_col_V  |        0|  28|   4|    16|   14|     1|          224|
    |res_V_assign_U  |dense_large_rf_gt_ni_1_acc_V   |        0|  28|   2|     8|   14|     1|          112|
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                               |        0|  56|   6|    24|   28|     2|          336|
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_167_p2       |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_179_p2       |     +    |      0|  0|  15|           5|           1|
    |k_1_fu_207_p2       |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_155_p2  |     +    |      0|  0|  17|          13|           8|
    |tmp1_fu_213_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp_79_fu_222_p2    |     +    |      0|  0|  17|          13|          13|
    |tmp_78_fu_201_p2    |   icmp   |      0|  0|  11|           4|           5|
    |tmp_fu_161_p2       |   icmp   |      0|  0|  11|           5|           3|
    |tmp_s_fu_173_p2     |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 127|          64|          45|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  47|         10|    1|         10|
    |ap_done                |   9|          2|    1|          2|
    |data_col_V_address0    |  15|          3|    4|         12|
    |data_col_V_ce0         |  15|          3|    1|          3|
    |data_col_V_we0         |   9|          2|    1|          2|
    |i_reg_87               |   9|          2|    5|         10|
    |j_reg_111              |   9|          2|    5|         10|
    |k_reg_123              |   9|          2|    4|          8|
    |phi_mul_reg_99         |   9|          2|   13|         26|
    |res_V_assign_address0  |  15|          3|    3|          9|
    |res_V_assign_ce0       |  15|          3|    1|          3|
    |res_V_assign_we0       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 170|         36|   40|         97|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   9|   0|    9|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |grp_dense_large_rf_gt_ni_1_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |grp_im2col_2d_cl_1_fu_144_ap_start_reg          |   1|   0|    1|          0|
    |i_7_reg_245                                     |   5|   0|    5|          0|
    |i_reg_87                                        |   5|   0|    5|          0|
    |j_1_reg_253                                     |   5|   0|    5|          0|
    |j_reg_111                                       |   5|   0|    5|          0|
    |k_1_reg_266                                     |   4|   0|    4|          0|
    |k_reg_123                                       |   4|   0|    4|          0|
    |next_mul_reg_237                                |  13|   0|   13|          0|
    |phi_mul_reg_99                                  |  13|   0|   13|          0|
    |res_V_assign_load_reg_281                       |  14|   0|   14|          0|
    |tmp_135_cast_cast_reg_258                       |   5|   0|    9|          4|
    |tmp_79_reg_271                                  |  13|   0|   13|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  98|   0|  102|          4|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|ap_done          | out |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | conv_2d_large_cl.1 | return value |
|data_V_address0  | out |   10|  ap_memory |       data_V       |     array    |
|data_V_ce0       | out |    1|  ap_memory |       data_V       |     array    |
|data_V_q0        |  in |   14|  ap_memory |       data_V       |     array    |
|res_V_address0   | out |   13|  ap_memory |        res_V       |     array    |
|res_V_ce0        | out |    1|  ap_memory |        res_V       |     array    |
|res_V_we0        | out |    1|  ap_memory |        res_V       |     array    |
|res_V_d0         | out |   14|  ap_memory |        res_V       |     array    |
+-----------------+-----+-----+------------+--------------------+--------------+

