/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Mon Oct  2 08:31:14 2023 GMT
#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[17].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n159__.in[1] (.names at (29,7))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n159__.out[0] (.names at (29,7))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.220     1.574
| (intra 'clb' routing)                                                  0.085     1.659
$abc$3384$li17_li17.in[3] (.names at (26,7))                             0.000     1.659
| (primitive '.names' combinational delay)                               0.173     1.832
$abc$3384$li17_li17.out[0] (.names at (26,7))                            0.000     1.832
| (intra 'clb' routing)                                                  0.000     1.832
| (inter-block routing)                                                  0.220     2.052
| (intra 'clb' routing)                                                  0.233     2.284
counter_output[17].D[0] (dffnre at (29,7))                              -0.000     2.284
data arrival time                                                                  2.284

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[17].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.284
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.262


#Path 2
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[19].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n227__.in[1] (.names at (29,7))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n227__.out[0] (.names at (29,7))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.220     1.574
| (intra 'clb' routing)                                                  0.085     1.659
$abc$3384$li19_li19.in[3] (.names at (26,7))                             0.000     1.659
| (primitive '.names' combinational delay)                               0.152     1.811
$abc$3384$li19_li19.out[0] (.names at (26,7))                            0.000     1.811
| (intra 'clb' routing)                                                  0.000     1.811
| (inter-block routing)                                                  0.162     1.973
| (intra 'clb' routing)                                                  0.282     2.255
counter_output[19].D[0] (dffnre at (26,7))                               0.000     2.255
data arrival time                                                                  2.255

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[19].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.255
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.232


#Path 3
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[40].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li40_li40.in[3] (.names at (26,7))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.152     1.772
$abc$3384$li40_li40.out[0] (.names at (26,7))                            0.000     1.772
| (intra 'clb' routing)                                                  0.000     1.772
| (inter-block routing)                                                  0.162     1.933
| (intra 'clb' routing)                                                  0.303     2.236
counter_output[40].D[0] (dffnre at (26,7))                              -0.000     2.236
data arrival time                                                                  2.236

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[40].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.214


#Path 4
Startpoint: counter_output[38].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : counter_output[42].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[38].Q[0] (dffnre at (26,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.342     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n197__.in[3] (.names at (27,7))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.054     0.689
$abc$7896$new_new_n197__.out[0] (.names at (27,7))                       0.000     0.689
| (intra 'clb' routing)                                                  0.000     0.689
| (inter-block routing)                                                  0.342     1.030
| (intra 'clb' routing)                                                  0.085     1.116
$abc$7896$new_new_n198__.in[0] (.names at (27,5))                        0.000     1.116
| (primitive '.names' combinational delay)                               0.148     1.263
$abc$7896$new_new_n198__.out[0] (.names at (27,5))                       0.000     1.263
| (intra 'clb' routing)                                                  0.000     1.263
| (inter-block routing)                                                  0.342     1.605
| (intra 'clb' routing)                                                  0.085     1.690
$abc$3384$li42_li42.in[3] (.names at (26,6))                             0.000     1.690
| (primitive '.names' combinational delay)                               0.152     1.842
$abc$3384$li42_li42.out[0] (.names at (26,6))                            0.000     1.842
| (intra 'clb' routing)                                                  0.000     1.842
| (inter-block routing)                                                  0.162     2.003
| (intra 'clb' routing)                                                  0.233     2.236
counter_output[42].D[0] (dffnre at (26,6))                               0.000     2.236
data arrival time                                                                  2.236

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[42].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.236
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.214


#Path 5
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[26].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.220     0.951
| (intra 'clb' routing)                                                  0.085     1.036
$abc$7896$new_new_n168__.in[3] (.names at (29,6))                        0.000     1.036
| (primitive '.names' combinational delay)                               0.218     1.254
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.254
| (intra 'clb' routing)                                                  0.000     1.254
| (inter-block routing)                                                  0.220     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li26_li26.in[2] (.names at (30,6))                             0.000     1.559
| (primitive '.names' combinational delay)                               0.218     1.777
$abc$3384$li26_li26.out[0] (.names at (30,6))                            0.000     1.777
| (intra 'clb' routing)                                                  0.000     1.777
| (inter-block routing)                                                  0.162     1.938
| (intra 'clb' routing)                                                  0.282     2.221
counter_output[26].D[0] (dffnre at (30,6))                               0.000     2.221
data arrival time                                                                  2.221

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[26].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.221
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.198


#Path 6
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[15].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n153__.in[0] (.names at (30,5))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n153__.out[0] (.names at (30,5))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.162     1.516
| (intra 'clb' routing)                                                  0.085     1.602
$abc$3384$li15_li15.in[3] (.names at (30,5))                            -0.000     1.602
| (primitive '.names' combinational delay)                               0.152     1.753
$abc$3384$li15_li15.out[0] (.names at (30,5))                            0.000     1.753
| (intra 'clb' routing)                                                  0.000     1.753
| (inter-block routing)                                                  0.162     1.915
| (intra 'clb' routing)                                                  0.303     2.218
counter_output[15].D[0] (dffnre at (30,5))                              -0.000     2.218
data arrival time                                                                  2.218

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[15].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.218
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.195


#Path 7
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[37].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li37_li37.in[4] (.names at (27,7))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.152     1.772
$abc$3384$li37_li37.out[0] (.names at (27,7))                            0.000     1.772
| (intra 'clb' routing)                                                  0.000     1.772
| (inter-block routing)                                                  0.162     1.933
| (intra 'clb' routing)                                                  0.282     2.215
counter_output[37].D[0] (dffnre at (27,7))                               0.000     2.215
data arrival time                                                                  2.215

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[37].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.215
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.193


#Path 8
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[18].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n227__.in[1] (.names at (29,7))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n227__.out[0] (.names at (29,7))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.220     1.574
| (intra 'clb' routing)                                                  0.085     1.659
$abc$3384$li18_li18.in[2] (.names at (26,7))                             0.000     1.659
| (primitive '.names' combinational delay)                               0.148     1.807
$abc$3384$li18_li18.out[0] (.names at (26,7))                            0.000     1.807
| (intra 'clb' routing)                                                  0.000     1.807
| (inter-block routing)                                                  0.162     1.969
| (intra 'clb' routing)                                                  0.233     2.202
counter_output[18].D[0] (dffnre at (26,7))                              -0.000     2.202
data arrival time                                                                  2.202

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[18].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.202
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.179


#Path 9
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[27].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.220     0.951
| (intra 'clb' routing)                                                  0.085     1.036
$abc$7896$new_new_n168__.in[3] (.names at (29,6))                        0.000     1.036
| (primitive '.names' combinational delay)                               0.218     1.254
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.254
| (intra 'clb' routing)                                                  0.000     1.254
| (inter-block routing)                                                  0.220     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li27_li27.in[3] (.names at (30,6))                             0.000     1.559
| (primitive '.names' combinational delay)                               0.173     1.731
$abc$3384$li27_li27.out[0] (.names at (30,6))                            0.000     1.731
| (intra 'clb' routing)                                                  0.000     1.731
| (inter-block routing)                                                  0.162     1.893
| (intra 'clb' routing)                                                  0.303     2.196
counter_output[27].D[0] (dffnre at (30,6))                               0.000     2.196
data arrival time                                                                  2.196

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[27].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.196
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.173


#Path 10
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[45].D[0] (dffnre at (27,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li45_li45.in[4] (.names at (27,5))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.090     1.710
$abc$3384$li45_li45.out[0] (.names at (27,5))                            0.000     1.710
| (intra 'clb' routing)                                                  0.000     1.710
| (inter-block routing)                                                  0.162     1.872
| (intra 'clb' routing)                                                  0.282     2.154
counter_output[45].D[0] (dffnre at (27,5))                               0.000     2.154
data arrival time                                                                  2.154

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[45].C[0] (dffnre at (27,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.154
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.131


#Path 11
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[39].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li39_li39.in[4] (.names at (27,7))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.090     1.710
$abc$3384$li39_li39.out[0] (.names at (27,7))                            0.000     1.710
| (intra 'clb' routing)                                                  0.000     1.710
| (inter-block routing)                                                  0.220     1.930
| (intra 'clb' routing)                                                  0.221     2.150
counter_output[39].D[0] (dffnre at (26,7))                               0.000     2.150
data arrival time                                                                  2.150

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[39].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.150
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.128


#Path 12
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[28].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.220     0.951
| (intra 'clb' routing)                                                  0.085     1.036
$abc$7896$new_new_n168__.in[3] (.names at (29,6))                        0.000     1.036
| (primitive '.names' combinational delay)                               0.218     1.254
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.254
| (intra 'clb' routing)                                                  0.000     1.254
| (inter-block routing)                                                  0.220     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li28_li28.in[4] (.names at (30,6))                             0.000     1.559
| (primitive '.names' combinational delay)                               0.173     1.731
$abc$3384$li28_li28.out[0] (.names at (30,6))                            0.000     1.731
| (intra 'clb' routing)                                                  0.000     1.731
| (inter-block routing)                                                  0.162     1.893
| (intra 'clb' routing)                                                  0.233     2.126
counter_output[28].D[0] (dffnre at (30,6))                              -0.000     2.126
data arrival time                                                                  2.126

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[28].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.126
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.103


#Path 13
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[47].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li47_li47.in[3] (.names at (27,7))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.103     1.722
$abc$3384$li47_li47.out[0] (.names at (27,7))                            0.000     1.722
| (intra 'clb' routing)                                                  0.000     1.722
| (inter-block routing)                                                  0.162     1.884
| (intra 'clb' routing)                                                  0.233     2.117
counter_output[47].D[0] (dffnre at (27,7))                               0.000     2.117
data arrival time                                                                  2.117

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[47].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.117
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.094


#Path 14
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[24].D[0] (dffnre at (29,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.162     0.370
| (intra 'clb' routing)                                                  0.085     0.455
$abc$7896$new_new_n158__.in[0] (.names at (30,5))                        0.000     0.455
| (primitive '.names' combinational delay)                               0.218     0.673
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.673
| (intra 'clb' routing)                                                  0.000     0.673
| (inter-block routing)                                                  0.342     1.015
| (intra 'clb' routing)                                                  0.085     1.100
$abc$7896$new_new_n164__.in[1] (.names at (29,7))                        0.000     1.100
| (primitive '.names' combinational delay)                               0.090     1.190
$abc$7896$new_new_n164__.out[0] (.names at (29,7))                       0.000     1.190
| (intra 'clb' routing)                                                  0.000     1.190
| (inter-block routing)                                                  0.284     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li24_li24.in[3] (.names at (29,6))                            -0.000     1.559
| (primitive '.names' combinational delay)                               0.090     1.649
$abc$3384$li24_li24.out[0] (.names at (29,6))                            0.000     1.649
| (intra 'clb' routing)                                                  0.000     1.649
| (inter-block routing)                                                  0.162     1.811
| (intra 'clb' routing)                                                  0.303     2.114
counter_output[24].D[0] (dffnre at (29,6))                               0.000     2.114
data arrival time                                                                  2.114

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[24].C[0] (dffnre at (29,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.114
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.091


#Path 15
Startpoint: counter_output[38].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : counter_output[46].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[38].Q[0] (dffnre at (26,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.342     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n197__.in[3] (.names at (27,7))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.054     0.689
$abc$7896$new_new_n197__.out[0] (.names at (27,7))                       0.000     0.689
| (intra 'clb' routing)                                                  0.000     0.689
| (inter-block routing)                                                  0.342     1.030
| (intra 'clb' routing)                                                  0.085     1.116
$abc$7896$new_new_n215__.in[0] (.names at (27,5))                        0.000     1.116
| (primitive '.names' combinational delay)                               0.025     1.141
$abc$7896$new_new_n215__.out[0] (.names at (27,5))                       0.000     1.141
| (intra 'clb' routing)                                                  0.000     1.141
| (inter-block routing)                                                  0.284     1.424
| (intra 'clb' routing)                                                  0.085     1.509
$abc$3384$li46_li46.in[3] (.names at (27,6))                             0.000     1.509
| (primitive '.names' combinational delay)                               0.090     1.600
$abc$3384$li46_li46.out[0] (.names at (27,6))                            0.000     1.600
| (intra 'clb' routing)                                                  0.000     1.600
| (inter-block routing)                                                  0.284     1.883
| (intra 'clb' routing)                                                  0.221     2.104
counter_output[46].D[0] (dffnre at (27,7))                               0.000     2.104
data arrival time                                                                  2.104

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[46].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.104
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.081


#Path 16
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[44].D[0] (dffnre at (27,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li44_li44.in[3] (.names at (27,5))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.090     1.710
$abc$3384$li44_li44.out[0] (.names at (27,5))                            0.000     1.710
| (intra 'clb' routing)                                                  0.000     1.710
| (inter-block routing)                                                  0.162     1.872
| (intra 'clb' routing)                                                  0.221     2.092
counter_output[44].D[0] (dffnre at (27,5))                               0.000     2.092
data arrival time                                                                  2.092

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[44].C[0] (dffnre at (27,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.092
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.070


#Path 17
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[38].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li38_li38.in[4] (.names at (26,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.173     1.670
$abc$3384$li38_li38.out[0] (.names at (26,6))                            0.000     1.670
| (intra 'clb' routing)                                                  0.000     1.670
| (inter-block routing)                                                  0.162     1.832
| (intra 'clb' routing)                                                  0.233     2.065
counter_output[38].D[0] (dffnre at (26,6))                               0.000     2.065
data arrival time                                                                  2.065

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.065
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.042


#Path 18
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[36].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.342     1.535
| (intra 'clb' routing)                                                  0.085     1.620
$abc$3384$li36_li36.in[4] (.names at (27,7))                             0.000     1.620
| (primitive '.names' combinational delay)                               0.090     1.710
$abc$3384$li36_li36.out[0] (.names at (27,7))                            0.000     1.710
| (intra 'clb' routing)                                                  0.000     1.710
| (inter-block routing)                                                  0.162     1.872
| (intra 'clb' routing)                                                  0.184     2.056
counter_output[36].D[0] (dffnre at (27,7))                               0.000     2.056
data arrival time                                                                  2.056

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[36].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.056
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.033


#Path 19
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[30].D[0] (dffnre at (31,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.220     0.951
| (intra 'clb' routing)                                                  0.085     1.036
$abc$7896$new_new_n168__.in[3] (.names at (29,6))                        0.000     1.036
| (primitive '.names' combinational delay)                               0.218     1.254
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.254
| (intra 'clb' routing)                                                  0.000     1.254
| (inter-block routing)                                                  0.220     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li30_li30.in[4] (.names at (30,6))                             0.000     1.559
| (primitive '.names' combinational delay)                               0.090     1.649
$abc$3384$li30_li30.out[0] (.names at (30,6))                            0.000     1.649
| (intra 'clb' routing)                                                  0.000     1.649
| (inter-block routing)                                                  0.220     1.869
| (intra 'clb' routing)                                                  0.184     2.053
counter_output[30].D[0] (dffnre at (31,6))                              -0.000     2.053
data arrival time                                                                  2.053

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.053
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.030


#Path 20
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[35].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li35_li35.in[4] (.names at (27,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.173     1.670
$abc$3384$li35_li35.out[0] (.names at (27,6))                            0.000     1.670
| (intra 'clb' routing)                                                  0.000     1.670
| (inter-block routing)                                                  0.162     1.832
| (intra 'clb' routing)                                                  0.221     2.053
counter_output[35].D[0] (dffnre at (27,6))                               0.000     2.053
data arrival time                                                                  2.053

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[35].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.053
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.030


#Path 21
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[20].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n227__.in[1] (.names at (29,7))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n227__.out[0] (.names at (29,7))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.162     1.516
| (intra 'clb' routing)                                                  0.085     1.602
$abc$3384$li20_li20.in[4] (.names at (29,7))                            -0.000     1.602
| (primitive '.names' combinational delay)                               0.054     1.655
$abc$3384$li20_li20.out[0] (.names at (29,7))                            0.000     1.655
| (intra 'clb' routing)                                                  0.000     1.655
| (inter-block routing)                                                  0.162     1.817
| (intra 'clb' routing)                                                  0.233     2.050
counter_output[20].D[0] (dffnre at (29,7))                              -0.000     2.050
data arrival time                                                                  2.050

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[20].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.050
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.027


#Path 22
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[41].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li41_li41.in[4] (.names at (26,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.103     1.601
$abc$3384$li41_li41.out[0] (.names at (26,6))                            0.000     1.601
| (intra 'clb' routing)                                                  0.000     1.601
| (inter-block routing)                                                  0.162     1.762
| (intra 'clb' routing)                                                  0.282     2.044
counter_output[41].D[0] (dffnre at (26,6))                               0.000     2.044
data arrival time                                                                  2.044

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[41].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.044
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.021


#Path 23
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[32].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li32_li32.in[3] (.names at (27,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.090     1.588
$abc$3384$li32_li32.out[0] (.names at (27,6))                            0.000     1.588
| (intra 'clb' routing)                                                  0.000     1.588
| (inter-block routing)                                                  0.162     1.750
| (intra 'clb' routing)                                                  0.282     2.032
counter_output[32].D[0] (dffnre at (27,6))                               0.000     2.032
data arrival time                                                                  2.032

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[32].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.032
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.009


#Path 24
Startpoint: counter_output[38].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : counter_output[43].D[0] (dffnre at (27,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[38].Q[0] (dffnre at (26,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.342     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n197__.in[3] (.names at (27,7))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.054     0.689
$abc$7896$new_new_n197__.out[0] (.names at (27,7))                       0.000     0.689
| (intra 'clb' routing)                                                  0.000     0.689
| (inter-block routing)                                                  0.342     1.030
| (intra 'clb' routing)                                                  0.085     1.116
$abc$7896$new_new_n204__.in[0] (.names at (27,5))                        0.000     1.116
| (primitive '.names' combinational delay)                               0.148     1.263
$abc$7896$new_new_n204__.out[0] (.names at (27,5))                       0.000     1.263
| (intra 'clb' routing)                                                  0.000     1.263
| (inter-block routing)                                                  0.162     1.425
| (intra 'clb' routing)                                                  0.085     1.510
$abc$3384$li43_li43.in[3] (.names at (27,5))                            -0.000     1.510
| (primitive '.names' combinational delay)                               0.152     1.662
$abc$3384$li43_li43.out[0] (.names at (27,5))                            0.000     1.662
| (intra 'clb' routing)                                                  0.000     1.662
| (inter-block routing)                                                  0.162     1.824
| (intra 'clb' routing)                                                  0.184     2.008
counter_output[43].D[0] (dffnre at (27,5))                               0.000     2.008
data arrival time                                                                  2.008

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[43].C[0] (dffnre at (27,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.008
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.985


#Path 25
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[25].D[0] (dffnre at (29,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.162     0.370
| (intra 'clb' routing)                                                  0.085     0.455
$abc$7896$new_new_n158__.in[0] (.names at (30,5))                        0.000     0.455
| (primitive '.names' combinational delay)                               0.218     0.673
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.673
| (intra 'clb' routing)                                                  0.000     0.673
| (inter-block routing)                                                  0.342     1.015
| (intra 'clb' routing)                                                  0.085     1.100
$abc$7896$new_new_n164__.in[1] (.names at (29,7))                        0.000     1.100
| (primitive '.names' combinational delay)                               0.090     1.190
$abc$7896$new_new_n164__.out[0] (.names at (29,7))                       0.000     1.190
| (intra 'clb' routing)                                                  0.000     1.190
| (inter-block routing)                                                  0.284     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li25_li25.in[2] (.names at (29,6))                            -0.000     1.559
| (primitive '.names' combinational delay)                               0.054     1.613
$abc$3384$li25_li25.out[0] (.names at (29,6))                            0.000     1.613
| (intra 'clb' routing)                                                  0.000     1.613
| (inter-block routing)                                                  0.162     1.774
| (intra 'clb' routing)                                                  0.233     2.007
counter_output[25].D[0] (dffnre at (29,6))                               0.000     2.007
data arrival time                                                                  2.007

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[25].C[0] (dffnre at (29,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.007
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.985


#Path 26
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[29].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.220     0.951
| (intra 'clb' routing)                                                  0.085     1.036
$abc$7896$new_new_n168__.in[3] (.names at (29,6))                        0.000     1.036
| (primitive '.names' combinational delay)                               0.218     1.254
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.254
| (intra 'clb' routing)                                                  0.000     1.254
| (inter-block routing)                                                  0.220     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li29_li29.in[4] (.names at (30,6))                             0.000     1.559
| (primitive '.names' combinational delay)                               0.103     1.661
$abc$3384$li29_li29.out[0] (.names at (30,6))                            0.000     1.661
| (intra 'clb' routing)                                                  0.000     1.661
| (inter-block routing)                                                  0.162     1.823
| (intra 'clb' routing)                                                  0.184     2.007
counter_output[29].D[0] (dffnre at (30,6))                               0.000     2.007
data arrival time                                                                  2.007

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[29].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.007
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.985


#Path 27
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[33].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li33_li33.in[4] (.names at (27,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.090     1.588
$abc$3384$li33_li33.out[0] (.names at (27,6))                            0.000     1.588
| (intra 'clb' routing)                                                  0.000     1.588
| (inter-block routing)                                                  0.162     1.750
| (intra 'clb' routing)                                                  0.221     1.971
counter_output[33].D[0] (dffnre at (27,6))                               0.000     1.971
data arrival time                                                                  1.971

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[33].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.971
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.948


#Path 28
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[22].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.162     0.370
| (intra 'clb' routing)                                                  0.085     0.455
$abc$7896$new_new_n158__.in[0] (.names at (30,5))                        0.000     0.455
| (primitive '.names' combinational delay)                               0.218     0.673
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.673
| (intra 'clb' routing)                                                  0.000     0.673
| (inter-block routing)                                                  0.342     1.015
| (intra 'clb' routing)                                                  0.085     1.100
$abc$7896$new_new_n161__.in[1] (.names at (29,7))                        0.000     1.100
| (primitive '.names' combinational delay)                               0.218     1.318
$abc$7896$new_new_n161__.out[0] (.names at (29,7))                       0.000     1.318
| (intra 'clb' routing)                                                  0.000     1.318
| (inter-block routing)                                                  0.162     1.480
| (intra 'clb' routing)                                                  0.085     1.565
$abc$3384$li22_li22.in[3] (.names at (29,7))                            -0.000     1.565
| (primitive '.names' combinational delay)                               0.054     1.619
$abc$3384$li22_li22.out[0] (.names at (29,7))                            0.000     1.619
| (intra 'clb' routing)                                                  0.000     1.619
| (inter-block routing)                                                  0.162     1.780
| (intra 'clb' routing)                                                  0.184     1.965
counter_output[22].D[0] (dffnre at (29,7))                               0.000     1.965
data arrival time                                                                  1.965

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.965
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.942


#Path 29
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[34].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li34_li34.in[4] (.names at (27,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.054     1.552
$abc$3384$li34_li34.out[0] (.names at (27,6))                            0.000     1.552
| (intra 'clb' routing)                                                  0.000     1.552
| (inter-block routing)                                                  0.162     1.714
| (intra 'clb' routing)                                                  0.233     1.946
counter_output[34].D[0] (dffnre at (27,6))                               0.000     1.946
data arrival time                                                                  1.946

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[34].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.946
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.924


#Path 30
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[10].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n149__.in[3] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.173     0.686
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.686
| (intra 'clb' routing)                                                  0.000     0.686
| (inter-block routing)                                                  0.162     0.847
| (intra 'clb' routing)                                                  0.085     0.932
$abc$7896$new_new_n233__.in[0] (.names at (32,6))                       -0.000     0.932
| (primitive '.names' combinational delay)                               0.218     1.150
$abc$7896$new_new_n233__.out[0] (.names at (32,6))                       0.000     1.150
| (intra 'clb' routing)                                                  0.000     1.150
| (inter-block routing)                                                  0.162     1.312
| (intra 'clb' routing)                                                  0.085     1.397
$abc$3384$li10_li10.in[3] (.names at (32,6))                            -0.000     1.397
| (primitive '.names' combinational delay)                               0.152     1.549
$abc$3384$li10_li10.out[0] (.names at (32,6))                            0.000     1.549
| (intra 'clb' routing)                                                  0.000     1.549
| (inter-block routing)                                                  0.162     1.711
| (intra 'clb' routing)                                                  0.233     1.944
counter_output[10].D[0] (dffnre at (32,6))                               0.000     1.944
data arrival time                                                                  1.944

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[10].C[0] (dffnre at (32,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.944
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.921


#Path 31
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[16].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n159__.in[1] (.names at (29,7))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n159__.out[0] (.names at (29,7))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.220     1.574
| (intra 'clb' routing)                                                  0.085     1.659
$abc$3384$li16_li16.in[2] (.names at (26,7))                             0.000     1.659
| (primitive '.names' combinational delay)                               0.218     1.878
$abc$3384$li16_li16.out[0] (.names at (26,7))                            0.000     1.878
| (intra 'clb' routing)                                                  0.000     1.878
counter_output[16].D[0] (dffnre at (26,7))                               0.000     1.878
data arrival time                                                                  1.878

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[16].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.878
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.855


#Path 32
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[14].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n153__.in[0] (.names at (30,5))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.197     1.355
$abc$7896$new_new_n153__.out[0] (.names at (30,5))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (inter-block routing)                                                  0.162     1.516
| (intra 'clb' routing)                                                  0.085     1.602
$abc$3384$li14_li14.in[2] (.names at (30,5))                            -0.000     1.602
| (primitive '.names' combinational delay)                               0.197     1.798
$abc$3384$li14_li14.out[0] (.names at (30,5))                            0.000     1.798
| (intra 'clb' routing)                                                  0.000     1.798
counter_output[14].D[0] (dffnre at (30,5))                               0.000     1.798
data arrival time                                                                  1.798

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.798
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.776


#Path 33
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[13].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.342     1.073
| (intra 'clb' routing)                                                  0.085     1.158
$abc$7896$new_new_n151__.in[2] (.names at (30,5))                        0.000     1.158
| (primitive '.names' combinational delay)                               0.152     1.310
$abc$7896$new_new_n151__.out[0] (.names at (30,5))                       0.000     1.310
| (intra 'clb' routing)                                                  0.000     1.310
| (inter-block routing)                                                  0.162     1.471
| (intra 'clb' routing)                                                  0.085     1.556
$abc$3384$li13_li13.in[1] (.names at (30,5))                            -0.000     1.556
| (primitive '.names' combinational delay)                               0.218     1.774
$abc$3384$li13_li13.out[0] (.names at (30,5))                            0.000     1.774
| (intra 'clb' routing)                                                  0.000     1.774
counter_output[13].D[0] (dffnre at (30,5))                               0.000     1.774
data arrival time                                                                  1.774

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[13].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.774
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.752


#Path 34
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[11].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n150__.in[4] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.218     0.731
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.731
| (intra 'clb' routing)                                                  0.000     0.731
| (inter-block routing)                                                  0.220     0.951
| (intra 'clb' routing)                                                  0.085     1.036
$abc$3384$li11_li11.in[3] (.names at (31,6))                             0.000     1.036
| (primitive '.names' combinational delay)                               0.152     1.188
$abc$3384$li11_li11.out[0] (.names at (31,6))                            0.000     1.188
| (intra 'clb' routing)                                                  0.000     1.188
| (inter-block routing)                                                  0.342     1.529
| (intra 'clb' routing)                                                  0.221     1.750
counter_output[11].D[0] (dffnre at (30,5))                               0.000     1.750
data arrival time                                                                  1.750

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[11].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.750
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.727


#Path 35
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : counter_output[31].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.284     0.492
| (intra 'clb' routing)                                                  0.085     0.577
$abc$7896$new_new_n167__.in[4] (.names at (29,6))                        0.000     0.577
| (primitive '.names' combinational delay)                               0.197     0.774
$abc$7896$new_new_n167__.out[0] (.names at (29,6))                       0.000     0.774
| (intra 'clb' routing)                                                  0.000     0.774
| (inter-block routing)                                                  0.162     0.936
| (intra 'clb' routing)                                                  0.085     1.021
$abc$7896$new_new_n173__.in[1] (.names at (29,6))                       -0.000     1.021
| (primitive '.names' combinational delay)                               0.173     1.193
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.193
| (intra 'clb' routing)                                                  0.000     1.193
| (inter-block routing)                                                  0.220     1.413
| (intra 'clb' routing)                                                  0.085     1.498
$abc$3384$li31_li31.in[2] (.names at (26,6))                             0.000     1.498
| (primitive '.names' combinational delay)                               0.197     1.695
$abc$3384$li31_li31.out[0] (.names at (26,6))                            0.000     1.695
| (intra 'clb' routing)                                                  0.000     1.695
counter_output[31].D[0] (dffnre at (26,6))                               0.000     1.695
data arrival time                                                                  1.695

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[31].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.695
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.672


#Path 36
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[23].D[0] (dffnre at (29,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.162     0.370
| (intra 'clb' routing)                                                  0.085     0.455
$abc$7896$new_new_n158__.in[0] (.names at (30,5))                        0.000     0.455
| (primitive '.names' combinational delay)                               0.218     0.673
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.673
| (intra 'clb' routing)                                                  0.000     0.673
| (inter-block routing)                                                  0.342     1.015
| (intra 'clb' routing)                                                  0.085     1.100
$abc$7896$new_new_n164__.in[1] (.names at (29,7))                        0.000     1.100
| (primitive '.names' combinational delay)                               0.090     1.190
$abc$7896$new_new_n164__.out[0] (.names at (29,7))                       0.000     1.190
| (intra 'clb' routing)                                                  0.000     1.190
| (inter-block routing)                                                  0.284     1.474
| (intra 'clb' routing)                                                  0.085     1.559
$abc$3384$li23_li23.in[2] (.names at (29,6))                            -0.000     1.559
| (primitive '.names' combinational delay)                               0.136     1.694
$abc$3384$li23_li23.out[0] (.names at (29,6))                            0.000     1.694
| (intra 'clb' routing)                                                  0.000     1.694
counter_output[23].D[0] (dffnre at (29,6))                               0.000     1.694
data arrival time                                                                  1.694

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[23].C[0] (dffnre at (29,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.694
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.672


#Path 37
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[21].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.162     0.370
| (intra 'clb' routing)                                                  0.085     0.455
$abc$7896$new_new_n158__.in[0] (.names at (30,5))                        0.000     0.455
| (primitive '.names' combinational delay)                               0.218     0.673
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.673
| (intra 'clb' routing)                                                  0.000     0.673
| (inter-block routing)                                                  0.342     1.015
| (intra 'clb' routing)                                                  0.085     1.100
$abc$7896$new_new_n161__.in[1] (.names at (29,7))                        0.000     1.100
| (primitive '.names' combinational delay)                               0.218     1.318
$abc$7896$new_new_n161__.out[0] (.names at (29,7))                       0.000     1.318
| (intra 'clb' routing)                                                  0.000     1.318
| (inter-block routing)                                                  0.162     1.480
| (intra 'clb' routing)                                                  0.085     1.565
$abc$3384$li21_li21.in[2] (.names at (29,7))                            -0.000     1.565
| (primitive '.names' combinational delay)                               0.099     1.664
$abc$3384$li21_li21.out[0] (.names at (29,7))                            0.000     1.664
| (intra 'clb' routing)                                                  0.000     1.664
counter_output[21].D[0] (dffnre at (29,7))                               0.000     1.664
data arrival time                                                                  1.664

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[21].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.664
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.641


#Path 38
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[12].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n149__.in[3] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.173     0.686
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.686
| (intra 'clb' routing)                                                  0.000     0.686
| (inter-block routing)                                                  0.342     1.027
| (intra 'clb' routing)                                                  0.085     1.112
$abc$7896$new_new_n156__.in[3] (.names at (30,5))                        0.000     1.112
| (primitive '.names' combinational delay)                               0.148     1.260
$abc$7896$new_new_n156__.out[0] (.names at (30,5))                       0.000     1.260
| (intra 'clb' routing)                                                  0.000     1.260
| (inter-block routing)                                                  0.162     1.422
| (intra 'clb' routing)                                                  0.085     1.507
$abc$3384$li12_li12.in[1] (.names at (30,5))                            -0.000     1.507
| (primitive '.names' combinational delay)                               0.148     1.655
$abc$3384$li12_li12.out[0] (.names at (30,5))                            0.000     1.655
| (intra 'clb' routing)                                                  0.000     1.655
counter_output[12].D[0] (dffnre at (30,5))                               0.000     1.655
data arrival time                                                                  1.655

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.655
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.632


#Path 39
Startpoint: counter_output[2].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : counter_output[4].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[2].C[0] (dffnre at (32,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[2].Q[0] (dffnre at (32,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n148__.in[0] (.names at (33,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.197     0.710
$abc$7896$new_new_n148__.out[0] (.names at (33,6))                       0.000     0.710
| (intra 'clb' routing)                                                  0.000     0.710
| (inter-block routing)                                                  0.162     0.872
| (intra 'clb' routing)                                                  0.085     0.957
$abc$3384$li04_li04.in[3] (.names at (33,6))                             0.000     0.957
| (primitive '.names' combinational delay)                               0.173     1.129
$abc$3384$li04_li04.out[0] (.names at (33,6))                            0.000     1.129
| (intra 'clb' routing)                                                  0.000     1.129
| (inter-block routing)                                                  0.162     1.291
| (intra 'clb' routing)                                                  0.282     1.573
counter_output[4].D[0] (dffnre at (33,6))                                0.000     1.573
data arrival time                                                                  1.573

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.573
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.550


#Path 40
Startpoint: counter_output[2].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : counter_output[3].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[2].C[0] (dffnre at (32,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[2].Q[0] (dffnre at (32,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n148__.in[0] (.names at (33,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.197     0.710
$abc$7896$new_new_n148__.out[0] (.names at (33,6))                       0.000     0.710
| (intra 'clb' routing)                                                  0.000     0.710
| (inter-block routing)                                                  0.162     0.872
| (intra 'clb' routing)                                                  0.085     0.957
$abc$3384$li03_li03.in[2] (.names at (33,6))                             0.000     0.957
| (primitive '.names' combinational delay)                               0.148     1.105
$abc$3384$li03_li03.out[0] (.names at (33,6))                            0.000     1.105
| (intra 'clb' routing)                                                  0.000     1.105
| (inter-block routing)                                                  0.162     1.266
| (intra 'clb' routing)                                                  0.303     1.569
counter_output[3].D[0] (dffnre at (33,6))                                0.000     1.569
data arrival time                                                                  1.569

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[3].C[0] (dffnre at (33,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.569
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.547


#Path 41
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[7].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n149__.in[3] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.173     0.686
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.686
| (intra 'clb' routing)                                                  0.000     0.686
| (inter-block routing)                                                  0.220     0.905
| (intra 'clb' routing)                                                  0.085     0.990
$abc$3384$li07_li07.in[3] (.names at (31,6))                             0.000     0.990
| (primitive '.names' combinational delay)                               0.103     1.093
$abc$3384$li07_li07.out[0] (.names at (31,6))                            0.000     1.093
| (intra 'clb' routing)                                                  0.000     1.093
| (inter-block routing)                                                  0.220     1.313
| (intra 'clb' routing)                                                  0.221     1.533
counter_output[7].D[0] (dffnre at (32,6))                                0.000     1.533
data arrival time                                                                  1.533

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.533
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.510


#Path 42
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[9].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n149__.in[3] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.173     0.686
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.686
| (intra 'clb' routing)                                                  0.000     0.686
| (inter-block routing)                                                  0.162     0.847
| (intra 'clb' routing)                                                  0.085     0.932
$abc$7896$new_new_n233__.in[0] (.names at (32,6))                       -0.000     0.932
| (primitive '.names' combinational delay)                               0.218     1.150
$abc$7896$new_new_n233__.out[0] (.names at (32,6))                       0.000     1.150
| (intra 'clb' routing)                                                  0.000     1.150
| (inter-block routing)                                                  0.162     1.312
| (intra 'clb' routing)                                                  0.085     1.397
$abc$3384$li09_li09.in[2] (.names at (32,6))                            -0.000     1.397
| (primitive '.names' combinational delay)                               0.136     1.533
$abc$3384$li09_li09.out[0] (.names at (32,6))                            0.000     1.533
| (intra 'clb' routing)                                                  0.000     1.533
counter_output[9].D[0] (dffnre at (32,6))                                0.000     1.533
data arrival time                                                                  1.533

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[9].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.533
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.510


#Path 43
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[8].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n149__.in[3] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.173     0.686
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.686
| (intra 'clb' routing)                                                  0.000     0.686
| (inter-block routing)                                                  0.162     0.847
| (intra 'clb' routing)                                                  0.085     0.932
$abc$7896$new_new_n221__.in[2] (.names at (32,6))                       -0.000     0.932
| (primitive '.names' combinational delay)                               0.099     1.032
$abc$7896$new_new_n221__.out[0] (.names at (32,6))                       0.000     1.032
| (intra 'clb' routing)                                                  0.000     1.032
| (inter-block routing)                                                  0.162     1.193
| (intra 'clb' routing)                                                  0.085     1.278
$abc$3384$li08_li08.in[1] (.names at (32,6))                            -0.000     1.278
| (primitive '.names' combinational delay)                               0.099     1.378
$abc$3384$li08_li08.out[0] (.names at (32,6))                            0.000     1.378
| (intra 'clb' routing)                                                  0.000     1.378
counter_output[8].D[0] (dffnre at (32,6))                                0.000     1.378
data arrival time                                                                  1.378

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[8].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.378
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.355


#Path 44
Startpoint: reset.inpad[0] (.input at (30,1) clocked by clock0)
Endpoint  : counter_output[1].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
reset.inpad[0] (.input at (30,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing)                                             0.518     0.573
| (intra 'clb' routing)                                             0.085     0.658
$abc$3384$li01_li01.in[1] (.names at (33,6))                        0.000     0.658
| (primitive '.names' combinational delay)                          0.218     0.876
$abc$3384$li01_li01.out[0] (.names at (33,6))                       0.000     0.876
| (intra 'clb' routing)                                             0.000     0.876
| (inter-block routing)                                             0.162     1.038
| (intra 'clb' routing)                                             0.303     1.341
counter_output[1].D[0] (dffnre at (33,6))                           0.000     1.341
data arrival time                                                             1.341

clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (2,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing)                                             0.000     0.054
| (intra 'clb' routing)                                             0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                           0.000     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.341
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.318


#Path 45
Startpoint: counter_input[2].inpad[0] (.input at (33,1) clocked by clock0)
Endpoint  : counter_output[2].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
counter_input[2].inpad[0] (.input at (33,1))                        0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing)                                             0.518     0.573
| (intra 'clb' routing)                                             0.085     0.658
$abc$3384$li02_li02.in[5] (.names at (33,6))                        0.000     0.658
| (primitive '.names' combinational delay)                          0.103     0.760
$abc$3384$li02_li02.out[0] (.names at (33,6))                       0.000     0.760
| (intra 'clb' routing)                                             0.000     0.760
| (inter-block routing)                                             0.220     0.980
| (intra 'clb' routing)                                             0.282     1.262
counter_output[2].D[0] (dffnre at (32,6))                           0.000     1.262
data arrival time                                                             1.262

clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (2,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing)                                             0.000     0.054
| (intra 'clb' routing)                                             0.000     0.054
counter_output[2].C[0] (dffnre at (32,6))                           0.000     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.262
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.239


#Path 46
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[5].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.162     0.370
| (intra 'clb' routing)                                                  0.085     0.455
$abc$7896$new_new_n202__.in[4] (.names at (33,6))                        0.000     0.455
| (primitive '.names' combinational delay)                               0.173     0.628
$abc$7896$new_new_n202__.out[0] (.names at (33,6))                       0.000     0.628
| (intra 'clb' routing)                                                  0.000     0.628
| (inter-block routing)                                                  0.220     0.847
| (intra 'clb' routing)                                                  0.085     0.932
$abc$3384$li05_li05.in[3] (.names at (32,6))                             0.000     0.932
| (primitive '.names' combinational delay)                               0.218     1.150
$abc$3384$li05_li05.out[0] (.names at (32,6))                            0.000     1.150
| (intra 'clb' routing)                                                  0.000     1.150
counter_output[5].D[0] (dffnre at (32,6))                                0.000     1.150
data arrival time                                                                  1.150

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[5].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.150
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.128


#Path 47
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[6].D[0] (dffnre at (31,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (inter-block routing)                                                  0.220     0.428
| (intra 'clb' routing)                                                  0.085     0.513
$abc$7896$new_new_n149__.in[3] (.names at (32,6))                        0.000     0.513
| (primitive '.names' combinational delay)                               0.173     0.686
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.686
| (intra 'clb' routing)                                                  0.000     0.686
| (inter-block routing)                                                  0.220     0.905
| (intra 'clb' routing)                                                  0.085     0.990
$abc$3384$li06_li06.in[2] (.names at (31,6))                             0.000     0.990
| (primitive '.names' combinational delay)                               0.136     1.126
$abc$3384$li06_li06.out[0] (.names at (31,6))                            0.000     1.126
| (intra 'clb' routing)                                                  0.000     1.126
counter_output[6].D[0] (dffnre at (31,6))                                0.000     1.126
data arrival time                                                                  1.126

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing)                                                  0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.126
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.103


#Path 48
Startpoint: load.inpad[0] (.input at (28,1) clocked by clock0)
Endpoint  : counter_output[0].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
load.inpad[0] (.input at (28,1))                                    0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing)                                             0.576     0.631
| (intra 'clb' routing)                                             0.085     0.716
$abc$3384$li00_li00.in[0] (.names at (33,6))                        0.000     0.716
| (primitive '.names' combinational delay)                          0.197     0.913
$abc$3384$li00_li00.out[0] (.names at (33,6))                       0.000     0.913
| (intra 'clb' routing)                                             0.000     0.913
counter_output[0].D[0] (dffnre at (33,6))                           0.000     0.913
data arrival time                                                             0.913

clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (2,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing)                                             0.000     0.054
| (intra 'clb' routing)                                             0.000     0.054
counter_output[0].C[0] (dffnre at (33,6))                           0.000     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -0.913
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.890


#Path 49
Startpoint: counter_output[16].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[16].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[16].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[16].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[16].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 50
Startpoint: counter_output[26].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[26].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[26].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[26].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[26].outpad[0] (.output at (30,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 51
Startpoint: counter_output[25].Q[0] (dffnre at (29,6) clocked by clock0)
Endpoint  : out:counter_output[25].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[25].C[0] (dffnre at (29,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[25].Q[0] (dffnre at (29,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[25].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 52
Startpoint: counter_output[0].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[0].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[0].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[0].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[0].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 53
Startpoint: counter_output[23].Q[0] (dffnre at (29,6) clocked by clock0)
Endpoint  : out:counter_output[23].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[23].C[0] (dffnre at (29,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[23].Q[0] (dffnre at (29,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[23].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 54
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[22].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[22].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 55
Startpoint: counter_output[21].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[21].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[21].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[21].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[21].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 56
Startpoint: counter_output[20].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[20].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[20].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[20].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[20].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 57
Startpoint: counter_output[19].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[19].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[19].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[19].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[19].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 58
Startpoint: counter_output[18].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[18].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[18].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[18].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[18].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 59
Startpoint: counter_output[17].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[17].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[17].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[17].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[17].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 60
Startpoint: counter_output[24].Q[0] (dffnre at (29,6) clocked by clock0)
Endpoint  : out:counter_output[24].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[24].C[0] (dffnre at (29,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[24].Q[0] (dffnre at (29,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[24].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 61
Startpoint: counter_output[10].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[10].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[10].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[10].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[10].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 62
Startpoint: counter_output[9].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[9].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[9].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[9].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[9].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 63
Startpoint: counter_output[8].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[8].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[8].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[8].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[8].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 64
Startpoint: counter_output[7].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[7].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[7].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[7].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 65
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : out:counter_output[6].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[6].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 66
Startpoint: counter_output[5].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[5].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[5].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[5].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[5].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 67
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[4].outpad[0] (.output at (33,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[4].outpad[0] (.output at (33,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 68
Startpoint: counter_output[3].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[3].outpad[0] (.output at (33,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[3].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[3].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[3].outpad[0] (.output at (33,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 69
Startpoint: counter_output[2].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[2].outpad[0] (.output at (33,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[2].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[2].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[2].outpad[0] (.output at (33,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 70
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[1].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing)                                                   0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (inter-block routing)                                                   0.518     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[1].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 71
Startpoint: counter_output[28].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[28].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[28].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[28].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[28].outpad[0] (.output at (30,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 72
Startpoint: counter_output[47].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[47].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[47].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[47].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[47].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 73
Startpoint: counter_output[46].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[46].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[46].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[46].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[46].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 74
Startpoint: counter_output[42].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[42].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[42].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[42].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[42].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 75
Startpoint: counter_output[41].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[41].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[41].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[41].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[41].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 76
Startpoint: counter_output[40].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[40].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[40].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[40].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[40].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 77
Startpoint: counter_output[39].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[39].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[39].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[39].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[39].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 78
Startpoint: counter_output[38].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[38].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[38].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[38].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 79
Startpoint: counter_output[37].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[37].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[37].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[37].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[37].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 80
Startpoint: counter_output[33].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[33].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[33].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[33].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[33].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 81
Startpoint: counter_output[27].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[27].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[27].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[27].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[27].outpad[0] (.output at (30,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 82
Startpoint: counter_output[29].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[29].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[29].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[29].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[29].outpad[0] (.output at (30,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 83
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : out:counter_output[30].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[30].outpad[0] (.output at (29,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 84
Startpoint: counter_output[31].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[31].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[31].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[31].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[31].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 85
Startpoint: counter_output[32].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[32].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[32].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[32].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[32].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 86
Startpoint: counter_output[36].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[36].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[36].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[36].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[36].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 87
Startpoint: counter_output[34].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[34].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[34].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[34].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[34].outpad[0] (.output at (26,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 88
Startpoint: counter_output[35].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[35].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[35].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[35].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.518     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[35].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 89
Startpoint: counter_output[11].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[11].outpad[0] (.output at (31,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[11].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[11].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[11].outpad[0] (.output at (31,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 90
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[12].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[12].outpad[0] (.output at (30,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 91
Startpoint: counter_output[13].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[13].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[13].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[13].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[13].outpad[0] (.output at (30,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 92
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[14].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[14].outpad[0] (.output at (30,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 93
Startpoint: counter_output[43].Q[0] (dffnre at (27,5) clocked by clock0)
Endpoint  : out:counter_output[43].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[43].C[0] (dffnre at (27,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[43].Q[0] (dffnre at (27,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[43].outpad[0] (.output at (27,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 94
Startpoint: counter_output[44].Q[0] (dffnre at (27,5) clocked by clock0)
Endpoint  : out:counter_output[44].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[44].C[0] (dffnre at (27,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[44].Q[0] (dffnre at (27,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[44].outpad[0] (.output at (27,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 95
Startpoint: counter_output[45].Q[0] (dffnre at (27,5) clocked by clock0)
Endpoint  : out:counter_output[45].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[45].C[0] (dffnre at (27,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[45].Q[0] (dffnre at (27,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[45].outpad[0] (.output at (27,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#Path 96
Startpoint: counter_output[15].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[15].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing)                                                    0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[15].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[15].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (inter-block routing)                                                    0.342     0.550
| (intra 'io' routing)                                                     0.023     0.573
out:counter_output[15].outpad[0] (.output at (30,1))                       0.000     0.573
data arrival time                                                                    0.573

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.573
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.573


#End of timing report
