// Generated by PeakRDL-cheader - A free and open-source header generator
//  https://github.com/SystemRDL/PeakRDL-cheader

#ifndef I3CCSR_H
#define I3CCSR_H

#ifdef __cplusplus
extern "C" {
#endif

#include <stdint.h>
#include <assert.h>

// Reg - I3CCSR.I3CBase.HCI_VERSION
#define I3CCSR__I3CBASE__HCI_VERSION__VERSION_bm 0xffffffff
#define I3CCSR__I3CBASE__HCI_VERSION__VERSION_bp 0
#define I3CCSR__I3CBASE__HCI_VERSION__VERSION_bw 32
#define I3CCSR__I3CBASE__HCI_VERSION__VERSION_reset 0x120

// Reg - I3CCSR.I3CBase.HC_CONTROL
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_bm 0x1
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_bp 0
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_bm 0x8
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_bp 3
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__DATA_BYTE_ORDER_MODE_bm 0x10
#define I3CCSR__I3CBASE__HC_CONTROL__DATA_BYTE_ORDER_MODE_bp 4
#define I3CCSR__I3CBASE__HC_CONTROL__DATA_BYTE_ORDER_MODE_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__DATA_BYTE_ORDER_MODE_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_SELECTOR_bm 0x40
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_SELECTOR_bp 6
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_SELECTOR_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_SELECTOR_reset 0x1
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEV_PRESENT_bm 0x80
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEV_PRESENT_bp 7
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEV_PRESENT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEV_PRESENT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_CTRL_bm 0x100
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_CTRL_bp 8
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_CTRL_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_CTRL_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bm 0x1000
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bp 12
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_bm 0x20000000
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_bp 29
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_bm 0x40000000
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_bp 30
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_bm 0x80000000
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_bp 31
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_reset 0x0

// Reg - I3CCSR.I3CBase.CONTROLLER_DEVICE_ADDR
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bm 0x7f0000
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bp 16
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bw 7
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_reset 0x0
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bm 0x80000000
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bp 31
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bw 1
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_reset 0x0

// Reg - I3CCSR.I3CBase.HC_CAPABILITIES
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMBO_COMMAND_bm 0x4
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMBO_COMMAND_bp 2
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMBO_COMMAND_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMBO_COMMAND_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_COMMAND_bm 0x8
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_COMMAND_bp 3
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_COMMAND_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_COMMAND_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_CAP_bm 0x20
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_CAP_bp 5
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_CAP_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_CAP_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_EN_bm 0x40
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_EN_bp 6
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_EN_bm 0x80
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_EN_bp 7
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bm 0x400
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bp 10
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_reset 0x1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_EN_bm 0x800
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_EN_bp 11
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_bm 0x1000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_bp 12
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_bm 0x2000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_bp 13
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_bm 0x300000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_bp 20
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_bw 2
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_bm 0x10000000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_bp 28
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_CR_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_bm 0x20000000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_bp 29
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_IBI_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_bm 0x40000000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_bp 30
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_CAPABILITY_DC_EN_reset 0x0

// Reg - I3CCSR.I3CBase.RESET_CONTROL
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_bm 0x1
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_bp 0
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_RST_bm 0x2
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_RST_bp 1
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_RST_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_RST_bm 0x4
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_RST_bp 2
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_RST_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_RST_bm 0x8
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_RST_bp 3
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_RST_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_RST_bm 0x10
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_RST_bp 4
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_RST_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_RST_bm 0x20
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_RST_bp 5
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_RST_reset 0x0

// Reg - I3CCSR.I3CBase.PRESENT_STATE
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_bm 0x4
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_bp 2
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_bw 1
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_reset 0x1

// Reg - I3CCSR.I3CBase.INTR_STATUS
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_STAT_bm 0x400
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_STAT_bp 10
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_STAT_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_bm 0x800
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_bp 11
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_STAT_bm 0x1000
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_STAT_bp 12
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_STAT_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_STAT_bm 0x2000
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_STAT_bp 13
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_STAT_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_STAT_bm 0x4000
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_STAT_bp 14
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_STAT_reset 0x0

// Reg - I3CCSR.I3CBase.INTR_STATUS_ENABLE
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_bm 0x400
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_bp 10
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_STAT_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bm 0x800
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bp 11
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_bm 0x1000
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_bp 12
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_STAT_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_bm 0x2000
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_bp 13
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_STAT_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_bm 0x4000
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_bp 14
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_STAT_EN_reset 0x0

// Reg - I3CCSR.I3CBase.INTR_SIGNAL_ENABLE
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_bm 0x400
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_bp 10
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_SIGNAL_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_bm 0x800
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_bp 11
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_SIGNAL_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_bm 0x1000
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_bp 12
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_SIGNAL_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_bm 0x2000
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_bp 13
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_SIGNAL_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_bm 0x4000
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_bp 14
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_SIGNAL_EN_reset 0x0

// Reg - I3CCSR.I3CBase.INTR_FORCE
#define I3CCSR__I3CBASE__INTR_FORCE__HC_INTERNAL_ERR_FORCE_bm 0x400
#define I3CCSR__I3CBASE__INTR_FORCE__HC_INTERNAL_ERR_FORCE_bp 10
#define I3CCSR__I3CBASE__INTR_FORCE__HC_INTERNAL_ERR_FORCE_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__HC_INTERNAL_ERR_FORCE_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__HC_SEQ_CANCEL_FORCE_bm 0x800
#define I3CCSR__I3CBASE__INTR_FORCE__HC_SEQ_CANCEL_FORCE_bp 11
#define I3CCSR__I3CBASE__INTR_FORCE__HC_SEQ_CANCEL_FORCE_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__HC_SEQ_CANCEL_FORCE_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_bm 0x1000
#define I3CCSR__I3CBASE__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_bp 12
#define I3CCSR__I3CBASE__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__HC_WARN_CMD_SEQ_STALL_FORCE_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_bm 0x2000
#define I3CCSR__I3CBASE__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_bp 13
#define I3CCSR__I3CBASE__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__HC_ERR_CMD_SEQ_TIMEOUT_FORCE_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_bm 0x4000
#define I3CCSR__I3CBASE__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_bp 14
#define I3CCSR__I3CBASE__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__SCHED_CMD_MISSED_TICK_FORCE_reset 0x0

// Reg - I3CCSR.I3CBase.DAT_SECTION_OFFSET
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_bm 0xfff
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_bp 0
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_bw 12
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_reset 0x400
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_SIZE_bm 0x7f000
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_SIZE_bp 12
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_SIZE_bw 7
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_SIZE_reset 0x7f
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_bm 0xf0000000
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_bp 28
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_bw 4
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_reset 0x0

// Reg - I3CCSR.I3CBase.DCT_SECTION_OFFSET
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_bm 0xfff
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_bp 0
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_bw 12
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_reset 0x800
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_SIZE_bm 0x7f000
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_SIZE_bp 12
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_SIZE_bw 7
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_SIZE_reset 0x7f
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_INDEX_bm 0xf80000
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_INDEX_bp 19
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_INDEX_bw 5
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_INDEX_reset 0x0
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_bm 0xf0000000
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_bp 28
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_bw 4
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_reset 0x0

// Reg - I3CCSR.I3CBase.RING_HEADERS_SECTION_OFFSET
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_bm 0xffff
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_bp 0
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_bw 16
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__SECTION_OFFSET_reset 0x0

// Reg - I3CCSR.I3CBase.PIO_SECTION_OFFSET
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__SECTION_OFFSET_bm 0xffff
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__SECTION_OFFSET_bp 0
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__SECTION_OFFSET_bw 16
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__SECTION_OFFSET_reset 0x80

// Reg - I3CCSR.I3CBase.EXT_CAPS_SECTION_OFFSET
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_bm 0xffff
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_bp 0
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_bw 16
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__SECTION_OFFSET_reset 0x0

// Reg - I3CCSR.I3CBase.INT_CTRL_CMDS_EN
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_bm 0x1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_bp 0
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_bw 1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_reset 0x1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_bm 0xfffe
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_bp 1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_bw 15
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_CMDS_SUPPORTED_reset 0x35

// Reg - I3CCSR.I3CBase.IBI_NOTIFY_CTRL
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_bm 0x1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_bp 0
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_bw 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_HJ_REJECTED_reset 0x0
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_bm 0x2
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_bp 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_bw 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_CRR_REJECTED_reset 0x0
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_bm 0x8
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_bp 3
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_bw 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__NOTIFY_IBI_REJECTED_reset 0x0

// Reg - I3CCSR.I3CBase.IBI_DATA_ABORT_CTRL
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_bm 0xff00
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_bp 8
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_bw 8
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_IBI_ID_reset 0x0
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_bm 0x30000
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_bp 16
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_bw 2
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__AFTER_N_CHUNKS_reset 0x0
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_bm 0x1c0000
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_bp 18
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_bw 3
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_STATUS_TYPE_reset 0x0
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_bm 0x80000000
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_bp 31
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_bw 1
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_DATA_ABORT_MON_reset 0x0

// Reg - I3CCSR.I3CBase.DEV_CTX_BASE_LO
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_bm 0x1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_bp 0
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_bw 1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_reset 0x0

// Reg - I3CCSR.I3CBase.DEV_CTX_BASE_HI
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_bm 0x1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_bp 0
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_bw 1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_reset 0x0

// Reg - I3CCSR.I3CBase.DEV_CTX_SG
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_bm 0xffff
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_bp 0
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_bw 16
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_reset 0x0
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_bm 0x80000000
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_bp 31
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_bw 1
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_reset 0x0

// Regfile - I3CCSR.I3CBase
typedef struct __attribute__ ((__packed__)) {
    uint32_t HCI_VERSION;
    uint32_t HC_CONTROL;
    uint32_t CONTROLLER_DEVICE_ADDR;
    uint32_t HC_CAPABILITIES;
    uint32_t RESET_CONTROL;
    uint32_t PRESENT_STATE;
    uint8_t RESERVED_18_1f[0x8];
    uint32_t INTR_STATUS;
    uint32_t INTR_STATUS_ENABLE;
    uint32_t INTR_SIGNAL_ENABLE;
    uint32_t INTR_FORCE;
    uint32_t DAT_SECTION_OFFSET;
    uint32_t DCT_SECTION_OFFSET;
    uint32_t RING_HEADERS_SECTION_OFFSET;
    uint32_t PIO_SECTION_OFFSET;
    uint32_t EXT_CAPS_SECTION_OFFSET;
    uint8_t RESERVED_44_4b[0x8];
    uint32_t INT_CTRL_CMDS_EN;
    uint8_t RESERVED_50_57[0x8];
    uint32_t IBI_NOTIFY_CTRL;
    uint32_t IBI_DATA_ABORT_CTRL;
    uint32_t DEV_CTX_BASE_LO;
    uint32_t DEV_CTX_BASE_HI;
    uint32_t DEV_CTX_SG;
} I3CCSR__I3CBase_t;

// Reg - I3CCSR.PIOControl.COMMAND_PORT
#define I3CCSR__PIOCONTROL__COMMAND_PORT__COMMAND_DATA_bm 0x1
#define I3CCSR__PIOCONTROL__COMMAND_PORT__COMMAND_DATA_bp 0
#define I3CCSR__PIOCONTROL__COMMAND_PORT__COMMAND_DATA_bw 1

// Reg - I3CCSR.PIOControl.RESPONSE_PORT
#define I3CCSR__PIOCONTROL__RESPONSE_PORT__RESPONSE_DATA_bm 0x1
#define I3CCSR__PIOCONTROL__RESPONSE_PORT__RESPONSE_DATA_bp 0
#define I3CCSR__PIOCONTROL__RESPONSE_PORT__RESPONSE_DATA_bw 1

// Reg - I3CCSR.PIOControl.XFER_DATA_PORT
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__TX_DATA_bm 0xffffffff
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__TX_DATA_bp 0
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__TX_DATA_bw 32
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__RX_DATA_bm 0xffffffff
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__RX_DATA_bp 0
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__RX_DATA_bw 32

// Reg - I3CCSR.PIOControl.IBI_PORT
#define I3CCSR__PIOCONTROL__IBI_PORT__IBI_DATA_bm 0x1
#define I3CCSR__PIOCONTROL__IBI_PORT__IBI_DATA_bp 0
#define I3CCSR__PIOCONTROL__IBI_PORT__IBI_DATA_bw 1

// Reg - I3CCSR.PIOControl.QUEUE_THLD_CTRL
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_bm 0xff
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_bp 0
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_BUF_THLD_reset 0x1
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_THLD_bm 0xff00
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_THLD_bp 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_THLD_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_THLD_reset 0x1
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_bm 0xff0000
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_bp 16
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SEGMENT_SIZE_reset 0x1
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_THLD_bm 0xff000000
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_THLD_bp 24
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_THLD_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_THLD_reset 0x1

// Reg - I3CCSR.PIOControl.DATA_BUFFER_THLD_CTRL
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_bm 0x7
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_bp 0
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUF_THLD_reset 0x1
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_bm 0x700
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_bp 8
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_THLD_reset 0x1
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bm 0x70000
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bp 16
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_THLD_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_THLD_reset 0x1
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bm 0x7000000
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bp 24
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_THLD_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_THLD_reset 0x1

// Reg - I3CCSR.PIOControl.QUEUE_SIZE
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_bm 0xff
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_bp 0
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_reset 0x40
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_STATUS_SIZE_bm 0xff00
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_STATUS_SIZE_bp 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_STATUS_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_STATUS_SIZE_reset 0xff
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bm 0xff0000
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bp 16
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_DATA_BUFFER_SIZE_reset 0x5
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bm 0xff000000
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bp 24
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_DATA_BUFFER_SIZE_reset 0x5

// Reg - I3CCSR.PIOControl.ALT_QUEUE_SIZE
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bm 0xff
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bp 0
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_reset 0xff
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bm 0x1000000
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bp 24
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bw 1
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_reset 0x1
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_bm 0x10000000
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_bp 28
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_bw 1
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_EN_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_STATUS
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THLD_STAT_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THLD_STAT_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THLD_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THLD_STAT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THLD_STAT_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THLD_STAT_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THLD_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THLD_STAT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_THLD_STAT_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_THLD_STAT_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_THLD_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_THLD_STAT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_STAT_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_STAT_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_STAT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_STAT_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_STAT_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_STAT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_STAT_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_STAT_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_STAT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_STAT_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_STAT_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_STAT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_STAT_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_STATUS_ENABLE
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THLD_STAT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THLD_STAT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_THLD_STAT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_STAT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_STAT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_STAT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_STAT_EN_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_SIGNAL_ENABLE
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THLD_SIGNAL_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THLD_SIGNAL_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_THLD_SIGNAL_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_SIGNAL_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_SIGNAL_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_SIGNAL_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_SIGNAL_EN_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_FORCE
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TX_THLD_FORCE_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TX_THLD_FORCE_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TX_THLD_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TX_THLD_FORCE_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RX_THLD_FORCE_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RX_THLD_FORCE_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RX_THLD_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RX_THLD_FORCE_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__IBI_THLD_FORCE_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__IBI_THLD_FORCE_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__IBI_THLD_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__IBI_THLD_FORCE_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__CMD_QUEUE_READY_FORCE_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RESP_READY_FORCE_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RESP_READY_FORCE_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RESP_READY_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__RESP_READY_FORCE_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ABORT_FORCE_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__TRANSFER_ERR_FORCE_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_CONTROL
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_bp 0
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_bw 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_reset 0x1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_bp 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_bw 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_bp 2
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_bw 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_reset 0x0

// Regfile - I3CCSR.PIOControl
typedef struct __attribute__ ((__packed__)) {
    uint32_t COMMAND_PORT;
    uint32_t RESPONSE_PORT;
    uint32_t XFER_DATA_PORT;
    uint32_t IBI_PORT;
    uint32_t QUEUE_THLD_CTRL;
    uint32_t DATA_BUFFER_THLD_CTRL;
    uint32_t QUEUE_SIZE;
    uint32_t ALT_QUEUE_SIZE;
    uint32_t PIO_INTR_STATUS;
    uint32_t PIO_INTR_STATUS_ENABLE;
    uint32_t PIO_INTR_SIGNAL_ENABLE;
    uint32_t PIO_INTR_FORCE;
    uint32_t PIO_CONTROL;
} I3CCSR__PIOControl_t;

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.EXTCAP_HEADER
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0x0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.PROT_CAP_0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_0__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.PROT_CAP_1
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_1__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.PROT_CAP_2
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_2__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.PROT_CAP_3
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__PROT_CAP_3__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_0__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_1
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_1__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_2
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_2__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_3
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_3__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_4
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_4__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_5
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_5__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_ID_6
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_6__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_6__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_6__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_ID_6__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_STATUS_0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_0__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_STATUS_1
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_STATUS_1__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.DEVICE_RESET
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__DEVICE_RESET__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.RECOVERY_CTRL
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_CTRL__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.RECOVERY_STATUS
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__RECOVERY_STATUS__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.HW_STATUS
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__HW_STATUS__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_CTRL_0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_0__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_CTRL_1
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_CTRL_1__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_STATUS_0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_0__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_STATUS_1
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_1__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_STATUS_2
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_2__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_STATUS_3
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_3__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_STATUS_4
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_4__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_STATUS_5
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_5__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_5__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_5__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_STATUS_5__PLACEHOLDER_reset 0x0

// Reg - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters.INDIRECT_FIFO_DATA
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SECUREFIRMWARERECOVERYINTERFACEREGISTERS__INDIRECT_FIFO_DATA__PLACEHOLDER_reset 0x0

// Regfile - I3CCSR.I3C_EC.SecureFirmwareRecoveryInterfaceRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t PROT_CAP_0;
    uint32_t PROT_CAP_1;
    uint32_t PROT_CAP_2;
    uint32_t PROT_CAP_3;
    uint32_t DEVICE_ID_0;
    uint32_t DEVICE_ID_1;
    uint32_t DEVICE_ID_2;
    uint32_t DEVICE_ID_3;
    uint32_t DEVICE_ID_4;
    uint32_t DEVICE_ID_5;
    uint32_t DEVICE_ID_6;
    uint32_t DEVICE_STATUS_0;
    uint32_t DEVICE_STATUS_1;
    uint32_t DEVICE_RESET;
    uint32_t RECOVERY_CTRL;
    uint32_t RECOVERY_STATUS;
    uint32_t HW_STATUS;
    uint32_t INDIRECT_FIFO_CTRL_0;
    uint32_t INDIRECT_FIFO_CTRL_1;
    uint32_t INDIRECT_FIFO_STATUS_0;
    uint32_t INDIRECT_FIFO_STATUS_1;
    uint32_t INDIRECT_FIFO_STATUS_2;
    uint32_t INDIRECT_FIFO_STATUS_3;
    uint32_t INDIRECT_FIFO_STATUS_4;
    uint32_t INDIRECT_FIFO_STATUS_5;
    uint32_t INDIRECT_FIFO_DATA;
} I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters_t;

// Reg - I3CCSR.I3C_EC.TargetTransactionInterfaceRegisters.EXTCAP_HEADER
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0x0
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x0

// Reg - I3CCSR.I3C_EC.TargetTransactionInterfaceRegisters.PLACE_HOLDER_1
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__TARGETTRANSACTIONINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_reset 0x0

// Regfile - I3CCSR.I3C_EC.TargetTransactionInterfaceRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t PLACE_HOLDER_1;
} I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters_t;

// Reg - I3CCSR.I3C_EC.SoCManagementInterfaceRegisters.EXTCAP_HEADER
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0x0
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x0

// Reg - I3CCSR.I3C_EC.SoCManagementInterfaceRegisters.PLACE_HOLDER_1
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__SOCMANAGEMENTINTERFACEREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_reset 0x0

// Regfile - I3CCSR.I3C_EC.SoCManagementInterfaceRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t PLACE_HOLDER_1;
} I3CCSR__I3C_EC__SoCManagementInterfaceRegisters_t;

// Reg - I3CCSR.I3C_EC.ControllerConfigRegisters.EXTCAP_HEADER
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_bm 0xff
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_bp 0
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_bw 8
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_ID_reset 0x0
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bm 0xffff00
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bp 8
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_bw 16
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__EXTCAP_HEADER__CAP_LENGTH_reset 0x0

// Reg - I3CCSR.I3C_EC.ControllerConfigRegisters.PLACE_HOLDER_1
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bm 0xffffffff
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bp 0
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_bw 32
#define I3CCSR__I3C_EC__CONTROLLERCONFIGREGISTERS__PLACE_HOLDER_1__PLACEHOLDER_reset 0x0

// Regfile - I3CCSR.I3C_EC.ControllerConfigRegisters
typedef struct __attribute__ ((__packed__)) {
    uint32_t EXTCAP_HEADER;
    uint32_t PLACE_HOLDER_1;
} I3CCSR__I3C_EC__ControllerConfigRegisters_t;

// Regfile - I3CCSR.I3C_EC
typedef struct __attribute__ ((__packed__)) {
    I3CCSR__I3C_EC__SecureFirmwareRecoveryInterfaceRegisters_t SecureFirmwareRecoveryInterfaceRegisters;
    uint8_t RESERVED_6c_6f[0x4];
    I3CCSR__I3C_EC__TargetTransactionInterfaceRegisters_t TargetTransactionInterfaceRegisters;
    I3CCSR__I3C_EC__SoCManagementInterfaceRegisters_t SoCManagementInterfaceRegisters;
    I3CCSR__I3C_EC__ControllerConfigRegisters_t ControllerConfigRegisters;
} I3CCSR__I3C_EC_t;

// Reg - I3CCSR.DAT.DAT_MEMORY[]
#define I3CCSR__DAT__DAT_MEMORYX__STATIC_ADDRESS_bm 0x7f
#define I3CCSR__DAT__DAT_MEMORYX__STATIC_ADDRESS_bp 0
#define I3CCSR__DAT__DAT_MEMORYX__STATIC_ADDRESS_bw 7
#define I3CCSR__DAT__DAT_MEMORYX__IBI_PAYLOAD_bm 0x1000
#define I3CCSR__DAT__DAT_MEMORYX__IBI_PAYLOAD_bp 12
#define I3CCSR__DAT__DAT_MEMORYX__IBI_PAYLOAD_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__IBI_REJECT_bm 0x2000
#define I3CCSR__DAT__DAT_MEMORYX__IBI_REJECT_bp 13
#define I3CCSR__DAT__DAT_MEMORYX__IBI_REJECT_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__CRR_REJECT_bm 0x4000
#define I3CCSR__DAT__DAT_MEMORYX__CRR_REJECT_bp 14
#define I3CCSR__DAT__DAT_MEMORYX__CRR_REJECT_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__TS_bm 0x8000
#define I3CCSR__DAT__DAT_MEMORYX__TS_bp 15
#define I3CCSR__DAT__DAT_MEMORYX__TS_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__DYNAMIC_ADDRESS_bm 0xff0000
#define I3CCSR__DAT__DAT_MEMORYX__DYNAMIC_ADDRESS_bp 16
#define I3CCSR__DAT__DAT_MEMORYX__DYNAMIC_ADDRESS_bw 8
#define I3CCSR__DAT__DAT_MEMORYX__RING_ID_bm 0x1c000000
#define I3CCSR__DAT__DAT_MEMORYX__RING_ID_bp 26
#define I3CCSR__DAT__DAT_MEMORYX__RING_ID_bw 3
#define I3CCSR__DAT__DAT_MEMORYX__DEV_NACK_RETRY_CNT_bm 0x60000000
#define I3CCSR__DAT__DAT_MEMORYX__DEV_NACK_RETRY_CNT_bp 29
#define I3CCSR__DAT__DAT_MEMORYX__DEV_NACK_RETRY_CNT_bw 2
#define I3CCSR__DAT__DAT_MEMORYX__DEVICE_bm 0x80000000
#define I3CCSR__DAT__DAT_MEMORYX__DEVICE_bp 31
#define I3CCSR__DAT__DAT_MEMORYX__DEVICE_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MASK_bm 0xff00000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MASK_bp 32
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MASK_bw 8
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_VALUE_bm 0xff0000000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_VALUE_bp 40
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_VALUE_bw 8
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MODE_bm 0x7000000000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MODE_bp 48
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MODE_bw 3
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_HDR_CODE_bm 0x7f8000000000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_HDR_CODE_bp 51
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_HDR_CODE_bw 8

// Mem - I3CCSR.DAT
typedef struct __attribute__ ((__packed__)) {
    uint64_t DAT_MEMORY[128];
} I3CCSR__DAT_t;

// Reg - I3CCSR.DCT.DCT_MEMORY[]
#define I3CCSR__DCT__DCT_MEMORYX__PID_HI_bm 0xffffffff
#define I3CCSR__DCT__DCT_MEMORYX__PID_HI_bp 0
#define I3CCSR__DCT__DCT_MEMORYX__PID_HI_bw 32
#define I3CCSR__DCT__DCT_MEMORYX__PID_LO_bm 0xffff00000000
#define I3CCSR__DCT__DCT_MEMORYX__PID_LO_bp 32
#define I3CCSR__DCT__DCT_MEMORYX__PID_LO_bw 16
#define I3CCSR__DCT__DCT_MEMORYX__DCR_bm 0xff0000000000000000
#define I3CCSR__DCT__DCT_MEMORYX__DCR_bp 64
#define I3CCSR__DCT__DCT_MEMORYX__DCR_bw 8
#define I3CCSR__DCT__DCT_MEMORYX__BCR_bm 0xff000000000000000000
#define I3CCSR__DCT__DCT_MEMORYX__BCR_bp 72
#define I3CCSR__DCT__DCT_MEMORYX__BCR_bw 8
#define I3CCSR__DCT__DCT_MEMORYX__DYNAMIC_ADDRESS_bm 0xff000000000000000000000000
#define I3CCSR__DCT__DCT_MEMORYX__DYNAMIC_ADDRESS_bp 96
#define I3CCSR__DCT__DCT_MEMORYX__DYNAMIC_ADDRESS_bw 8

// Mem - I3CCSR.DCT
typedef struct __attribute__ ((__packed__)) {
    uint32_t DCT_MEMORY[128][4];
} I3CCSR__DCT_t;

// Addrmap - I3CCSR
typedef struct __attribute__ ((__packed__)) {
    I3CCSR__I3CBase_t I3CBase;
    uint8_t RESERVED_6c_7f[0x14];
    I3CCSR__PIOControl_t PIOControl;
    uint8_t RESERVED_b4_ff[0x4c];
    I3CCSR__I3C_EC_t I3C_EC;
    uint8_t RESERVED_188_3ff[0x278];
    I3CCSR__DAT_t DAT;
    I3CCSR__DCT_t DCT;
} I3CCSR_t;


static_assert(sizeof(I3CCSR_t) == 0x1000, "Packing error");

#ifdef __cplusplus
}
#endif

#endif /* I3CCSR_H */
