dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\SPI:BSPIM:cnt_enable\" macrocell 2 0 1 0
set_location "Net_14" macrocell 3 0 1 1
set_location "\SPI:BSPIM:tx_status_4\" macrocell 3 0 1 3
set_location "\SPI:BSPIM:load_rx_data\" macrocell 2 0 1 2
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 1 0 2 
set_location "\UART:BUART:tx_bitclk\" macrocell 1 0 1 2
set_location "\UART:BUART:sTX:TxSts\" statusicell 0 0 4 
set_location "\UART:BUART:tx_status_0\" macrocell 0 0 0 1
set_location "Net_25" macrocell 0 0 0 3
set_location "\SPI:BSPIM:state_0\" macrocell 2 0 0 1
set_location "\SPI:BSPIM:state_2\" macrocell 3 0 0 1
set_location "\UART:BUART:sTX:TxShifter:u0\" datapathcell 0 0 2 
set_location "\UART:BUART:counter_load_not\" macrocell 1 0 1 1
set_location "\SPI:BSPIM:tx_status_0\" macrocell 3 0 0 2
set_location "\UART:BUART:tx_state_2\" macrocell 1 0 0 0
set_location "Net_19" macrocell 3 0 1 0
set_location "\SPI:BSPIM:TxStsReg\" statusicell 3 0 4 
set_location "\SPI:BSPIM:state_1\" macrocell 3 0 0 0
set_location "\UART:BUART:txn\" macrocell 0 0 0 0
set_location "Net_17" macrocell 2 0 1 1
set_location "\SPI:BSPIM:RxStsReg\" statusicell 1 0 4 
set_location "\UART:BUART:tx_status_2\" macrocell 0 0 0 2
set_location "Net_18" macrocell 3 0 1 2
set_location "\SPI:BSPIM:rx_status_6\" macrocell 2 0 1 3
set_location "\SPI:BSPIM:sR8:Dp:u0\" datapathcell 3 0 2 
set_location "\UART:BUART:tx_state_1\" macrocell 1 0 0 1
set_location "\SPI:BSPIM:BitCounter\" count7cell 2 0 7 
set_location "\UART:BUART:tx_state_0\" macrocell 1 0 1 0
set_location "\SPI:BSPIM:load_cond\" macrocell 2 0 0 0
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 15 is the logical name for port 8
set_io "SCLK(0)" iocell 15 1
# Note: port 15 is the logical name for port 8
set_io "MOSI(0)" iocell 15 0
# Note: port 15 is the logical name for port 8
set_io "CS(0)" iocell 15 2
set_io "MISO(0)" iocell 3 2
set_location "rx_isr_spi" interrupt -1 -1 0
set_location "tx_isr_spi" interrupt -1 -1 1
# Note: port 12 is the logical name for port 7
set_io "Tx(0)" iocell 12 7
