///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_cc_seq_hwioreg.h : automatically generated by Autoseq  3.0 10/7/2016 
// User Name:c_tokala
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_CC_SEQ_REG_H__
#define __DDR_CC_SEQ_REG_H__

#include "seq_hwio.h"
#include "ddr_cc_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_CC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRCC_TOP_HW_INFO ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x)                        (x+0x00000000)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_PHYS(x)                        (x+0x00000000)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_INFO_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MAJOR_BMSK                     0xff000000
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MAJOR_SHFT                           0x18

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_BRANCH_BMSK                    0x00ff0000
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_BRANCH_SHFT                          0x10

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MINOR_BMSK                     0x0000ff00
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MINOR_SHFT                            0x8

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ECO_BMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ECO_SHFT                              0x0

//// Register DDRCC_TOP_HW_VERSION ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x)                     (x+0x00000004)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_PHYS(x)                     (x+0x00000004)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MAJOR_BMSK                  0xf0000000
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MAJOR_SHFT                        0x1c

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MINOR_BMSK                  0x0fff0000
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MINOR_SHFT                        0x10

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_STEP_BMSK                   0x0000ffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_STEP_SHFT                          0x0

//// Register DDRCC_TOP_CORE_INFO ////

#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x)                      (x+0x0000000c)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_PHYS(x)                      (x+0x0000000c)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_BMSK         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_SHFT                0x0

//// Register DDRCC_TOP_CTRL_CFG ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x)                       (x+0x00000010)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PHYS(x)                       (x+0x00000010)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_RMSK                          0x0fffffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_SW_OVRD_PLL_PWRDN_DISABLE_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_SW_OVRD_PLL_PWRDN_DISABLE_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL_SW_RESET_BMSK             0x04000000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL_SW_RESET_SHFT                   0x1a

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL1_SLEEP_B_BMSK             0x02000000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL1_SLEEP_B_SHFT                   0x19

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL1_BIAS_ENABLE_BMSK         0x01000000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL1_BIAS_ENABLE_SHFT               0x18

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL1_ENABLE_BMSK              0x00800000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL1_ENABLE_SHFT                    0x17

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL0_SLEEP_B_BMSK             0x00400000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL0_SLEEP_B_SHFT                   0x16

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL0_BIAS_ENABLE_BMSK         0x00200000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL0_BIAS_ENABLE_SHFT               0x15

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL0_ENABLE_BMSK              0x00100000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PLL0_ENABLE_SHFT                    0x14

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_BMSK 0x0003fc00
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_BMSK    0x00000200
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_SHFT           0x9

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_BMSK     0x000001fe
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_SHFT            0x1

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_BMSK   0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_SHFT          0x0

//// Register DDRCC_TOP_CTRL_CFG1 ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_ADDR(x)                      (x+0x00000014)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_PHYS(x)                      (x+0x00000014)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_GCC_MODE_THRESHOLD_BMSK      0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG1_GCC_MODE_THRESHOLD_SHFT             0x0

//// Register DDRCC_TOP_CTRL_CFG2 ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_ADDR(x)                      (x+0x00000018)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHYS(x)                      (x+0x00000018)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_RMSK                         0x000ffff3
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_BMSK       0x00080000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_SHFT             0x13

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_SEL_BMSK   0x00040000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_SEL_SHFT         0x12

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_SEL_BMSK        0x00010000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_SEL_SHFT              0x10

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_SEL_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_SEL_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_RES_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_RES_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_SEL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_SEL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_RES_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_RES_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_SEL_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_SEL_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_RES_BMSK   0x00000080
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_RES_SHFT          0x7

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_SEL_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_SEL_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_RES_BMSK   0x00000010
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_RES_SHFT          0x4

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_VAL_BMSK    0x00000002
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_VAL_SHFT           0x1

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_SEL_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_SEL_SHFT           0x0

//// Register DDRCC_TOP_CTRL_CFG3 ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_ADDR(x)                      (x+0x0000001c)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_PHYS(x)                      (x+0x0000001c)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_RMSK                         0x0000ffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_HW_EVENT_MUX_SEL_BMSK        0x0000ff00
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_HW_EVENT_MUX_SEL_SHFT               0x8

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_HW_EVENT_DUMMY_SW_INPUT_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG3_HW_EVENT_DUMMY_SW_INPUT_SHFT        0x0

//// Register DDRCC_TOP_CTRL_CFG4 ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_ADDR(x)                      (x+0x00000020)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_PHYS(x)                      (x+0x00000020)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_RMSK                         0x0000ffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH1_BMSK     0x0000ff00
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH1_SHFT            0x8

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH0_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH0_SHFT            0x0

//// Register DDRCC_TOP_FPM_PERIOD ////

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x)                     (x+0x00000024)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_PHYS(x)                     (x+0x00000024)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_RMSK                        0x03ffffff
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_EN_BMSK           0x02000000
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_EN_SHFT                 0x19

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_CSR_CLK_EN_BMSK   0x01000000
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_CSR_CLK_EN_SHFT         0x18

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK   0x00ffffff
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT          0x0

//// Register DDRCC_TOP_DEBUG_SELECT ////

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x)                   (x+0x00000028)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_PHYS(x)                   (x+0x00000028)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RMSK                      0xffff00ff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SHFT                               0
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RFU_BMSK                  0xffff0000
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RFU_SHFT                        0x10

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SELECT_BMSK               0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SELECT_SHFT                      0x0

//// Register DDRCC_TOP_TEST_CLOCK_SELECT ////

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x)              (x+0x0000002c)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_PHYS(x)              (x+0x0000002c)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK                 0x0000007f
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_SHFT                          0
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_BMSK 0x00000070
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_SHFT        0x0

//// Register DDRCC_TOP_CGC_CTRL ////

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x)                       (x+0x00000030)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHYS(x)                       (x+0x00000030)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_RMSK                          0x0000001f
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_SEL_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_SEL_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_EN_BMSK            0x00000008
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_EN_SHFT                   0x3

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_BMSK          0x00000004
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_SHFT                 0x2

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_SHFT                 0x0

//// Register DDRCC_TOP_DEBUG_BUS_TEST ////

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x)                 (x+0x00000034)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_PHYS(x)                 (x+0x00000034)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_SHFT                             0
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_BMSK           0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_SHFT                  0x0

//// Register DDRCC_TOP_HW_EVENT_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR(x)             (x+0x00000038)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_PHYS(x)             (x+0x00000038)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_RMSK                0x000001ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_SHFT                         0
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SEL_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SEL_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SHFT        0x0

//// Register DDRCC_TOP_HW_EVENT_STA0 ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_ADDR(x)                  (x+0x0000003c)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_PHYS(x)                  (x+0x0000003c)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_HW_EVENT_OUT_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_EVENT_STA0_HW_EVENT_OUT_SHFT               0x0

//// Register DDRCC_PLLCTRL_GCC_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x)                   (x+0x00000040)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_PHYS(x)                   (x+0x00000040)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_RMSK                      0x00003fff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_BMSK    0x00003000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_SHFT           0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_BMSK  0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_SHFT         0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_BMSK  0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_SHFT         0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_BMSK  0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_SHFT           0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x)            (x+0x00000044)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHYS(x)            (x+0x00000044)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SHFT                        0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_BMSK 0xf8000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_BMSK 0x07c00000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_BMSK 0x003e0000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_BMSK 0x0001f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_BMSK 0x00000e00
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_PWRDN_CNT_DISABLE_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_PWRDN_CNT_DISABLE_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT         0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x)          (x+0x00000048)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PHYS(x)          (x+0x00000048)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_SHFT                      0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_SHFT        0x0

//// Register DDRCC_PLLCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x)                       (x+0x0000004c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PHYS(x)                       (x+0x0000004c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_RMSK                          0xffffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_BMSK       0x80000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_SHFT             0x1f

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_BMSK            0x7c000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_SHFT                  0x1a

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_BMSK  0x02000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_SHFT        0x19

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_BMSK        0x01000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_SHFT              0x18

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_BMSK            0x00800000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_SHFT                  0x17

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_BMSK            0x00400000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_SHFT                  0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_BMSK            0x00200000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_SHFT                  0x15

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_BMSK            0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_SHFT                  0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_BMSK           0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_SHFT                 0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_BMSK        0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_SHFT              0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_BMSK           0x0003f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_SHFT                  0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_BMSK               0x00000fc0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_SHFT                      0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_BMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_SHFT                      0x0

//// Register DDRCC_PLLCTRL_MC_FPM_PERIOD ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x)              (x+0x00000050)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_PHYS(x)              (x+0x00000050)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK                 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_SHFT                          0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT        0x0

//// Register DDRCC_PLLCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x)                     (x+0x00000054)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PHYS(x)                     (x+0x00000054)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_BMSK      0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_SHFT            0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DIV2_MODE_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DIV2_MODE_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_BMSK          0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_BMSK       0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_BMSK    0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_SHFT           0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_BMSK      0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_SHFT             0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_BMSK             0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_SHFT                    0x0

//// Register DDRCC_DLLCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x)                       (x+0x00000058)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_PHYS(x)                       (x+0x00000058)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_RMSK                          0x00700000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_SHFT                                  20
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_BMSK    0x00400000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_SHFT          0x16

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_BMSK    0x00200000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_BMSK           0x00100000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_SHFT                 0x14

//// Register DDRCC_TXPHYCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x)                     (x+0x00000060)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHYS(x)                     (x+0x00000060)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_BMSK      0x80000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_SHFT            0x1f

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_BMSK     0x40000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_SHFT           0x1e

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_BMSK     0x3f000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_SHFT           0x18

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_BMSK        0x00f80000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_BMSK      0x0007c000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_SHFT             0xe

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_BMSK     0x00003e00
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_SHFT            0x9

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_BMSK        0x000001f0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_BMSK             0x00000004
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_SHFT                    0x2

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT              0x0

//// Register DDRCC_TXPHYCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x)                   (x+0x00000064)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHYS(x)                   (x+0x00000064)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_SHFT                               0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_BMSK    0x00000020
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_SHFT           0x5

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_BMSK        0x00000010
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_BMSK       0x00000007
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_SHFT              0x0

//// Register DDRCC_TXMCCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x)                      (x+0x00000068)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_PHYS(x)                      (x+0x00000068)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_RMSK                         0x0000001f
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_BMSK        0x00000010
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT               0x0

//// Register DDRCC_TXMCCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x)                    (x+0x0000006c)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_PHYS(x)                    (x+0x0000006c)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_RMSK                       0x00000007
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_BMSK  0x00000004
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_BMSK         0x00000003
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_SHFT                0x0

//// Register DDRCC_MCCC_TOP_CFG ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_ADDR(x)                       (x+0x00000074)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_PHYS(x)                       (x+0x00000074)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_RMSK                          0x1fffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_BMSK            0x1f000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_SHFT                  0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_BMSK         0x00f80000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_SHFT               0x13

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_BMSK    0x0007c000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_SHFT           0xe

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_BMSK 0x00003e00
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_BMSK       0x000001f0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_BMSK     0x00000008
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_BMSK              0x00000004
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_SHFT                     0x2

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_BMSK     0x00000002
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_SHFT            0x1

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_BMSK     0x00000001
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_SHFT            0x0

//// Register DDRCC_MCCC_TOP_CFG1 ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_ADDR(x)                      (x+0x00000078)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_PHYS(x)                      (x+0x00000078)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_RFU_BMSK                     0xe0000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_RFU_SHFT                           0x1d

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_BMSK       0x1f000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_BMSK           0x00800000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_SHFT                 0x17

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_BMSK       0x007c0000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_SHFT             0x12

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_BMSK           0x00020000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_SHFT                 0x11

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_BMSK    0x00008000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_SHFT           0xf

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_POST_WORK_START_ST_BMSK 0x00007c00
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_POST_WORK_START_ST_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_ABORT_ST_BMSK           0x000003e0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_ABORT_ST_SHFT                  0x5

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_NEW_FREQ_ST_BMSK        0x0000001f
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG1_MCCC_NEW_FREQ_ST_SHFT               0x0

//// Register DDRCC_MCCC_TOP_CFG2 ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_ADDR(x)                      (x+0x0000007c)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_PHYS(x)                      (x+0x0000007c)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_RMSK                         0x07ffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_VALID_STATE_CLEAR_STATUS_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_VALID_STATE_CLEAR_STATUS_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_TS_RESET_STATE_BMSK     0x000f8000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_TS_RESET_STATE_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_END_BMSK     0x00007c00
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_END_SHFT            0xa

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_START_BMSK   0x000003e0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_START_SHFT          0x5

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_MC_LVDS_TX_OFF_ST_BMSK  0x0000001f
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CFG2_MCCC_MC_LVDS_TX_OFF_ST_SHFT         0x0

//// Register DDRCC_MCCC_TOP_STATUS ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_ADDR(x)                    (x+0x00000080)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_PHYS(x)                    (x+0x00000080)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_SHFT                                0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_BMSK           0xffffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_SHFT                  0x0

//// Register DDRCC_MCCC_TOP_STA1 ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_ADDR(x)                      (x+0x00000084)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_PHYS(x)                      (x+0x00000084)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_RMSK                         0x03ffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_PLL_FREEZE_BMSK              0x02000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_PLL_FREEZE_SHFT                    0x19

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_VALID_STATE_CLEAR_STATUS_BMSK 0x00f00000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_VALID_STATE_CLEAR_STATUS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_UPDATE_BMSK 0x000f0000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_UPDATE_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_NEW_FREQ_STATE_BMSK          0x00008000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_NEW_FREQ_STATE_SHFT                 0xf

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_CLK_SWITCH_PHY_ACK_BMSK      0x00007800
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_CLK_SWITCH_PHY_ACK_SHFT             0xb

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_CDIV_ARES_STATE_BMSK         0x00000400
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_CDIV_ARES_STATE_SHFT                0xa

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_ACK_BMSK   0x000003e0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_ACK_SHFT          0x5

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_REQ_BMSK   0x0000001f
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_REQ_SHFT          0x0

//// Register DDRCC_TX0_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x)                    (x+0x0000008c)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_PHYS(x)                    (x+0x0000008c)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                0x0

//// Register DDRCC_TX0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x)                      (x+0x00000090)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_PHYS(x)                      (x+0x00000090)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_RMSK                         0x001f00ff
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_BMSK          0x00100000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_SHFT                0x14

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_BMSK          0x00080000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_SHFT                0x13

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_OE_BMSK                   0x00040000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_OE_SHFT                         0x12

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_RESET_N_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_RESET_N_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_ANA_PU_BMSK               0x00010000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_ANA_PU_SHFT                     0x10

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_CSD_TX_USER_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_CSD_TX_USER_SHFT                    0x0

//// Register DDRCC_TX0_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x)                      (x+0x00000094)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_PHYS(x)                      (x+0x00000094)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_SHFT                    0x0

//// Register DDRCC_TX0_STATUS ////

#define HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x)                         (x+0x00000098)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_PHYS(x)                         (x+0x00000098)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_STATUS_CSD_TX_STATUS_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_CSD_TX_STATUS_SHFT                     0x0

//// Register DDRCC_TX1_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x)                    (x+0x000000a0)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_PHYS(x)                    (x+0x000000a0)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                0x0

//// Register DDRCC_TX1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x)                      (x+0x000000a4)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_PHYS(x)                      (x+0x000000a4)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_RMSK                         0x001f00ff
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_BMSK          0x00100000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_SHFT                0x14

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_BMSK          0x00080000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_SHFT                0x13

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_OE_BMSK                   0x00040000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_OE_SHFT                         0x12

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_RESET_N_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_RESET_N_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_ANA_PU_BMSK               0x00010000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_ANA_PU_SHFT                     0x10

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_CSD_TX_USER_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_CSD_TX_USER_SHFT                    0x0

//// Register DDRCC_TX1_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x)                      (x+0x000000a8)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_PHYS(x)                      (x+0x000000a8)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_SHFT                    0x0

//// Register DDRCC_TX1_STATUS ////

#define HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x)                         (x+0x000000ac)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_PHYS(x)                         (x+0x000000ac)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_STATUS_CSD_TX_STATUS_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_CSD_TX_STATUS_SHFT                     0x0

//// Register DDRCC_TXPHY_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x)                  (x+0x000000c8)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_PHYS(x)                  (x+0x000000c8)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_SHFT              0x0

//// Register DDRCC_TXPHY_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x)                    (x+0x000000cc)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_PHYS(x)                    (x+0x000000cc)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_RMSK                       0x001f00ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_BMSK        0x00100000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_SHFT              0x14

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_OE_BMSK                 0x00040000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_OE_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_BMSK             0x00010000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_SHFT                   0x10

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_SHFT                  0x0

//// Register DDRCC_TXPHY_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x)                    (x+0x000000d0)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_PHYS(x)                    (x+0x000000d0)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_SHFT                  0x0

//// Register DDRCC_TXPHY_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x)                       (x+0x000000d4)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_PHYS(x)                       (x+0x000000d4)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_RMSK                          0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_SHFT                   0x0

//// Register DDRCC_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x)                          (x+0x000000fc)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYS(x)                          (x+0x000000fc)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_RMSK                             0x0003f3ff
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_BMSK      0x0003f000
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_SHFT             0xc

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYTX1_TEST_CLK_SELECT_BMSK      0x00000200
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYTX1_TEST_CLK_SELECT_SHFT             0x9

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_TEST_CLK_SELECT_BMSK             0x000001ff
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_TEST_CLK_SELECT_SHFT                    0x0

//// Register DDRCC_PLL0_MODE ////

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x)                          (x+0x00000114)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PHYS(x)                          (x+0x00000114)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_RMSK                             0x001fffff
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_LOCK_BMSK                    0x00100000
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_LOCK_SHFT                          0x14

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_BMSK         0x000ff000
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_BMSK         0x00000ff0
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_SHFT                0x4

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_PLLTEST_BMSK                 0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_PLLTEST_SHFT                        0x3

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_RESET_N_BMSK                 0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_RESET_N_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_BYPASSNL_BMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_BYPASSNL_SHFT                       0x1

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_OUTCTRL_BMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_OUTCTRL_SHFT                        0x0

//// Register DDRCC_PLL1_MODE ////

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x)                          (x+0x00000138)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PHYS(x)                          (x+0x00000138)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_RMSK                             0x001fffff
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_LOCK_BMSK                    0x00100000
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_LOCK_SHFT                          0x14

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_BMSK         0x000ff000
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_BMSK         0x00000ff0
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_SHFT                0x4

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_PLLTEST_BMSK                 0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_PLLTEST_SHFT                        0x3

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_RESET_N_BMSK                 0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_RESET_N_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_BYPASSNL_BMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_BYPASSNL_SHFT                       0x1

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_OUTCTRL_BMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_OUTCTRL_SHFT                        0x0

//// Register DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR(x)           (x+0x0000015c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_PHYS(x)           (x+0x0000015c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_RMSK              0x00003fff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FREQ_RATIO_BMSK 0x00003000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FREQ_RATIO_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_LEGACY_MODE_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_LEGACY_MODE_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_BYPASS_MODE_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_BYPASS_MODE_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_SELECT_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_SELECT_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_BIMC_SW_CTRL_EN_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_BIMC_SW_CTRL_EN_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FPM_PERIOD_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FPM_PERIOD_SHFT        0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR(x)    (x+0x00000160)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PHYS(x)    (x+0x00000160)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_RMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SHFT                0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_MC_CNT_BMSK 0xf8000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_MC_CNT_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_LOCAL_CLK_SWITCH_CNT_BMSK 0x07c00000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_LOCAL_CLK_SWITCH_CNT_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_PHY_CLK_SWITCH_CNT_BMSK 0x003e0000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_PHY_CLK_SWITCH_CNT_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_CNT_BMSK 0x0001f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_CNT_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_CLKMUX_WAIT_TMR_BMSK 0x00000e00
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_CLKMUX_WAIT_TMR_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_PWRDN_CNT_DISABLE_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_PWRDN_CNT_DISABLE_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PHY_CDC_TRIG_WAIT_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PHY_CDC_TRIG_WAIT_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_PHY_INIT_START_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_PHY_INIT_START_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_BIMC_INIT_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_BIMC_INIT_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_REQ_ACK_OUT_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_REQ_ACK_OUT_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_CFG_CLKON_CTRL_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_CFG_CLKON_CTRL_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_START_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_START_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_EN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_EN_SHFT        0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR(x)  (x+0x00000164)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_PHYS(x)  (x+0x00000164)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_RMSK     0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_SHFT              0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CDC_TRIG_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CDC_TRIG_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_START_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_START_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_BIMC_CLK_SWITCH_INIT_START_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_BIMC_CLK_SWITCH_INIT_START_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CLK_SWITCH_INIT_COMPLETE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_PLL_CTRL_ACTIVE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_PLL_CTRL_ACTIVE_SHFT        0x0

//// Register DDRCC_PLLCTRL_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR(x)               (x+0x00000168)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PHYS(x)               (x+0x00000168)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_RMSK                  0xffffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_OUT_EN_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_OUT_EN_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PWRDN_CNT_BMSK    0x7c000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PWRDN_CNT_SHFT          0x1a

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_CNT_TC_STATUS_CLEAR_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_CNT_TC_STATUS_CLEAR_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_LOCAL_CLK_SEL_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_LOCAL_CLK_SEL_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX2_SEL_BMSK    0x00800000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX2_SEL_SHFT          0x17

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX2_SEL_BMSK    0x00400000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX2_SEL_SHFT          0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX1_SEL_BMSK    0x00200000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX1_SEL_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX1_SEL_BMSK    0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX1_SEL_SHFT          0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_EN_BMSK   0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_EN_SHFT         0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PHYTX_CLK_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PHYTX_CLK_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_DLL_LOCK_COUNT_BMSK   0x0003f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_DLL_LOCK_COUNT_SHFT          0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_BIAS_COUNT_BMSK       0x00000fc0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_BIAS_COUNT_SHFT              0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_LOCK_COUNT_BMSK       0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_CH1_CFG_LOCK_COUNT_SHFT              0x0

//// Register DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR(x)      (x+0x0000016c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_PHYS(x)      (x+0x0000016c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_RMSK         0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_SHFT                  0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_DDRCC_QFI_FPM_PERIOD_BMSK 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_DDRCC_QFI_FPM_PERIOD_SHFT        0x0

//// Register DDRCC_PLLCTRL_STATUS_CH1_STA ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR(x)             (x+0x00000170)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PHYS(x)             (x+0x00000170)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_RMSK                0x001fffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_SHFT                         0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_WAIT_TMR_TC_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_WAIT_TMR_TC_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_READY_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_READY_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_REF_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_REF_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_REF_SEL_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_REF_SEL_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_SEL_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_SEL_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_MC_CNT_TC_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_MC_CNT_TC_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_POST_SWITCH_CNT_TC_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_POST_SWITCH_CNT_TC_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_CNT_TC_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_CNT_TC_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_DIV2_MODE_BMSK      0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_DIV2_MODE_SHFT             0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCAL_CLK_SEL_BMSK  0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCAL_CLK_SEL_SHFT         0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LOCK_DETECT_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LOCK_DETECT_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LOCK_DETECT_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LOCK_DETECT_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_CLK_SWITCH_SM_BMSK  0x000000f0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_CLK_SWITCH_SM_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_DLL_LOCK_CNT_EXPIRE_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_DLL_LOCK_CNT_EXPIRE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_BIAS_COUNT_EXPIRE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_BIAS_COUNT_EXPIRE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCK_COUNT_EXPIRE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCK_COUNT_EXPIRE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ACTIVE_PLL_BMSK     0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CH1_STA_ACTIVE_PLL_SHFT            0x0

//// Register DDRCC_TXPHYCTRL_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR(x)             (x+0x0000017c)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHYS(x)             (x+0x0000017c)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_TX_SW_TRIGGER_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_TX_SW_TRIGGER_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_FORCE_EN_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_FORCE_EN_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_PHCLK_WAIT_CNT_BMSK 0x3f000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_PHCLK_WAIT_CNT_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RX_ARES_DLY_CNT_BMSK 0x00f80000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RX_ARES_DLY_CNT_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_DLY_CNT_BMSK 0x0007c000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_DLY_CNT_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_CLK_DISABLE_CNT_BMSK 0x00003e00
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_CLK_DISABLE_CNT_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_CLK_WINDOW_BMSK 0x000001f0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_CLK_WINDOW_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_CDIV_ARES_BMSK   0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_CDIV_ARES_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_RX_ARES_BMSK     0x00000004
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_RX_ARES_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_SW_CTRL_EN_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_SW_CTRL_EN_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_SW_CTRL_IN_EN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_SW_CTRL_IN_EN_SHFT        0x0

//// Register DDRCC_TXPHYCTRL_STATUS_CH1_STA ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR(x)           (x+0x00000180)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_PHYS(x)           (x+0x00000180)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_SHFT                       0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_PHY_PH_CLK_WAIT_CNT_TC_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_PHY_PH_CLK_WAIT_CNT_TC_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ARES_CLK_WINDOW_CNT_TC_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ARES_CLK_WINDOW_CNT_TC_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_DIV1_TO_DIV2_MODE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_DIV1_TO_DIV2_MODE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RX_ARES_READY_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RX_ARES_READY_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_CDIV_ARES_READY_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_CDIV_ARES_READY_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_TX_PHY_CTRL_SM_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CH1_STA_TX_PHY_CTRL_SM_SHFT        0x0

//// Register DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR(x)         (x+0x000001c0)
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_PHYS(x)         (x+0x000001c0)
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_SHFT                     0
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_SHFT        0x0

//// Register DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR(x)          (x+0x000001d0)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_PHYS(x)          (x+0x000001d0)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_RMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_SHFT        0x0

//// Register DDRCC_TXPHY_USER_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR(x)            (x+0x000001d4)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_PHYS(x)            (x+0x000001d4)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_RMSK               0x001f00ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_B_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_B_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_A_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_A_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_OE_BMSK         0x00040000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_OE_SHFT               0x12

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_RESET_N_BMSK    0x00020000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_RESET_N_SHFT          0x11

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_ANA_PU_BMSK     0x00010000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_ANA_PU_SHFT           0x10

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_CSD_TX_USER_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CH1_CFG_CSD_TX_USER_SHFT          0x0

//// Register DDRCC_TXPHY_TEST_CTRL_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR(x)            (x+0x000001d8)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_PHYS(x)            (x+0x000001d8)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_RMSK               0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_CSD_TX_TEST_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_CSD_TX_TEST_SHFT          0x0

//// Register DDRCC_TXPHY_STATUS_CH1_STA ////

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_ADDR(x)               (x+0x000001dc)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_PHYS(x)               (x+0x000001dc)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_SHFT                           0
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_CSD_TX_STATUS_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CH1_STA_CSD_TX_STATUS_SHFT           0x0

//// Register DDRCC_MCCC_TOP_CH1_CFG ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_ADDR(x)                   (x+0x00000260)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_PHYS(x)                   (x+0x00000260)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_RMSK                      0x1fffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_SHFT                               0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_TX_OE_ST_BMSK        0x1f000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_TX_OE_ST_SHFT              0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_RX_VALID_ST_BMSK     0x00f80000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_RX_VALID_ST_SHFT           0x13

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_PRE_CDIV_ARES_ST_BMSK 0x0007c000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_PRE_CDIV_ARES_ST_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_DEASSERT_ST_BMSK 0x00003e00
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_DEASSERT_ST_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_ST_BMSK   0x000001f0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_ST_SHFT          0x4

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_CDIV_STATE_MODE_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_CDIV_STATE_MODE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_BYPASS_BMSK          0x00000004
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_BYPASS_SHFT                 0x2

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_PLL_SELECT_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_PLL_SELECT_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_LEGACY_CLK_MODE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG_MCCC_LEGACY_CLK_MODE_SHFT        0x0

//// Register DDRCC_MCCC_TOP_CH1_CFG1 ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_ADDR(x)                  (x+0x00000264)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_PHYS(x)                  (x+0x00000264)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_RFU_BMSK                 0xe0000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_RFU_SHFT                       0x1d

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_VAL_BMSK   0x1f000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_VAL_SHFT         0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_BMSK       0x00800000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_SHFT             0x17

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_VAL_BMSK   0x007c0000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_VAL_SHFT         0x12

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_BMSK       0x00020000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_SHFT             0x11

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_POST_WORK_START_ST_BMSK 0x00007c00
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_POST_WORK_START_ST_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ABORT_ST_BMSK       0x000003e0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ABORT_ST_SHFT              0x5

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_NEW_FREQ_ST_BMSK    0x0000001f
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_NEW_FREQ_ST_SHFT           0x0

//// Register DDRCC_MCCC_TOP_CH1_CFG2 ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_ADDR(x)                  (x+0x00000268)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_PHYS(x)                  (x+0x00000268)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_RMSK                     0x07ffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_VALID_STATE_CLEAR_STATUS_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_VALID_STATE_CLEAR_STATUS_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_TS_RESET_STATE_BMSK 0x000f8000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_TS_RESET_STATE_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_END_BMSK 0x00007c00
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_END_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_START_BMSK 0x000003e0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_START_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_MC_LVDS_TX_OFF_ST_BMSK 0x0000001f
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_MC_LVDS_TX_OFF_ST_SHFT        0x0

//// Register DDRCC_MCCC_TOP_CH1_STA ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_ADDR(x)                   (x+0x0000026c)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_PHYS(x)                   (x+0x0000026c)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_SHFT                               0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_MCCC_STATUS_BMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA_MCCC_STATUS_SHFT                 0x0

//// Register DDRCC_MCCC_TOP_CH1_STA1 ////

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_ADDR(x)                  (x+0x00000270)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_PHYS(x)                  (x+0x00000270)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_RMSK                     0x03ffffff
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_PLL_FREEZE_BMSK          0x02000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_PLL_FREEZE_SHFT                0x19

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_VALID_STATE_CLEAR_STATUS_BMSK 0x00f00000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_VALID_STATE_CLEAR_STATUS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_UPDATE_BMSK 0x000f0000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_UPDATE_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_NEW_FREQ_STATE_BMSK      0x00008000
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_NEW_FREQ_STATE_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_CLK_SWITCH_PHY_ACK_BMSK  0x00007800
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_CLK_SWITCH_PHY_ACK_SHFT         0xb

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_CDIV_ARES_STATE_BMSK     0x00000400
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_CDIV_ARES_STATE_SHFT            0xa

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_ACK_BMSK 0x000003e0
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_ACK_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_REQ_BMSK 0x0000001f
#define HWIO_DDR_CC_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_REQ_SHFT        0x0

//// Register DDRCC_FPM_EXT_ADDR_CFG0 ////

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_ADDR(x)                  (x+0x00000400)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_PHYS(x)                  (x+0x00000400)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_RMSK                     0x3fffffff
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_14_ADDRESS_BMSK 0x3ff00000
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_14_ADDRESS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_13_ADDRESS_BMSK 0x000ffc00
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_13_ADDRESS_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_12_ADDRESS_BMSK 0x000003ff
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_12_ADDRESS_SHFT        0x0

//// Register DDRCC_FPM_EXT_ADDR_CFG1 ////

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_ADDR(x)                  (x+0x00000404)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_PHYS(x)                  (x+0x00000404)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_RMSK                     0x3fffffff
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_5_ADDRESS_BMSK 0x3ff00000
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_5_ADDRESS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_4_ADDRESS_BMSK 0x000ffc00
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_4_ADDRESS_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_3_ADDRESS_BMSK 0x000003ff
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_3_ADDRESS_SHFT        0x0

//// Register DDRCC_FPM_EXT_ADDR_CFG2 ////

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_ADDR(x)                  (x+0x00000408)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_PHYS(x)                  (x+0x00000408)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_RMSK                     0x3fffffff
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_8_ADDRESS_BMSK 0x3ff00000
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_8_ADDRESS_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_7_ADDRESS_BMSK 0x000ffc00
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_7_ADDRESS_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_6_ADDRESS_BMSK 0x000003ff
#define HWIO_DDR_CC_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_6_ADDRESS_SHFT        0x0

//// Register DDRCC_UPDATE_INTF_CFG0 ////

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_ADDR(x)                   (x+0x0000040c)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_PHYS(x)                   (x+0x0000040c)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_RMSK                      0x0000ffff
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH1_BMSK      0x00008000
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH1_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH1_BMSK      0x00004000
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH1_SHFT             0xe

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH0_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH0_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH0_BMSK      0x00001000
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH0_SHFT             0xc

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH1_BMSK    0x00000f00
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH1_SHFT           0x8

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH0_BMSK    0x000000f0
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH0_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH1_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH1_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH1_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH0_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH0_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH0_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH0_SHFT        0x0

//// Register DDRCC_UPDATE_INTF_STA0 ////

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_ADDR(x)                   (x+0x00000410)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHYS(x)                   (x+0x00000410)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_RMSK                      0x0000007f
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_OR_CH1_STICKY_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_OR_CH1_STICKY_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH1_STICKY_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH1_STICKY_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_STICKY_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_STICKY_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH1_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH1_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH0_BMSK      0x00000004
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH0_SHFT             0x2

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH1_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH1_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH0_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH0_SHFT             0x0

//// Register DDRCC_SPM_FEA_0_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR(x)                (x+0x00000470)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_PHYS(x)                (x+0x00000470)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_0_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_1_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR(x)                (x+0x00000474)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_PHYS(x)                (x+0x00000474)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_1_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_2_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR(x)                (x+0x00000478)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_PHYS(x)                (x+0x00000478)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_2_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_3_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR(x)                (x+0x0000047c)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_PHYS(x)                (x+0x0000047c)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_3_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_4_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR(x)                (x+0x00000480)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_PHYS(x)                (x+0x00000480)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_4_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_5_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR(x)                (x+0x00000484)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_PHYS(x)                (x+0x00000484)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_5_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_6_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR(x)                (x+0x00000488)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_PHYS(x)                (x+0x00000488)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_6_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_7_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR(x)                (x+0x0000048c)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_PHYS(x)                (x+0x0000048c)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_7_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_8_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR(x)                (x+0x00000490)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_PHYS(x)                (x+0x00000490)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_8_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_9_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR(x)                (x+0x00000494)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_PHYS(x)                (x+0x00000494)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_RMSK                   0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_FEA_PHASE_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_9_TRAIT_CFG_FEA_PHASE_SHFT                0x0

//// Register DDRCC_SPM_FEA_10_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR(x)               (x+0x00000498)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_PHYS(x)               (x+0x00000498)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_10_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_11_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR(x)               (x+0x0000049c)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_PHYS(x)               (x+0x0000049c)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_11_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_12_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR(x)               (x+0x000004a0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_PHYS(x)               (x+0x000004a0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_12_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_13_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR(x)               (x+0x000004a4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_PHYS(x)               (x+0x000004a4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_13_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_14_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR(x)               (x+0x000004a8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_PHYS(x)               (x+0x000004a8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_14_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_15_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR(x)               (x+0x000004ac)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_PHYS(x)               (x+0x000004ac)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_15_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_16_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR(x)               (x+0x000004b0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_PHYS(x)               (x+0x000004b0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_16_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_17_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR(x)               (x+0x000004b4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_PHYS(x)               (x+0x000004b4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_17_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_18_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR(x)               (x+0x000004b8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_PHYS(x)               (x+0x000004b8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_18_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_19_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR(x)               (x+0x000004bc)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_PHYS(x)               (x+0x000004bc)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_19_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_20_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR(x)               (x+0x000004c0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_PHYS(x)               (x+0x000004c0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_20_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_21_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR(x)               (x+0x000004c4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_PHYS(x)               (x+0x000004c4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_21_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_22_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR(x)               (x+0x000004c8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_PHYS(x)               (x+0x000004c8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_22_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_23_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR(x)               (x+0x000004cc)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_PHYS(x)               (x+0x000004cc)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_23_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_24_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR(x)               (x+0x000004d0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_PHYS(x)               (x+0x000004d0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_24_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_25_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR(x)               (x+0x000004d4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_PHYS(x)               (x+0x000004d4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_25_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_26_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR(x)               (x+0x000004d8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_PHYS(x)               (x+0x000004d8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_26_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_27_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR(x)               (x+0x000004dc)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_PHYS(x)               (x+0x000004dc)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_27_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_28_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR(x)               (x+0x000004e0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_PHYS(x)               (x+0x000004e0)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_28_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_29_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR(x)               (x+0x000004e4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_PHYS(x)               (x+0x000004e4)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_29_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_30_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR(x)               (x+0x000004e8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_PHYS(x)               (x+0x000004e8)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_30_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_FEA_31_TRAIT_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR(x)               (x+0x000004ec)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_PHYS(x)               (x+0x000004ec)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_RMSK                  0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_FEA_PHASE_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SPM_FEA_31_TRAIT_CFG_FEA_PHASE_SHFT               0x0

//// Register DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x00000500)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x00000500)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x00000504)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x00000504)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x00000508)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x00000508)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x0000050c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x0000050c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x00000510)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x00000510)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x00000514)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x00000514)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x00000518)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x00000518)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR(x)       (x+0x0000051c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_PHYS(x)       (x+0x0000051c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x00000530)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x00000530)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x00000534)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x00000534)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x00000538)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x00000538)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x0000053c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x0000053c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x00000540)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x00000540)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x00000544)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x00000544)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x00000548)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x00000548)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR(x)       (x+0x0000054c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_PHYS(x)       (x+0x0000054c)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_RMSK          0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK 0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT       0x1f

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK 0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK 0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK 0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT       0x19

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK 0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT       0x17

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK 0x00000800
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT        0xb

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK 0x00000400
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK 0x00000200
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT        0x0

//// Register DDRCC_SPM_PWRS_BUS_DEC_CFG0 ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR(x)              (x+0x00000550)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_PHYS(x)              (x+0x00000550)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_RMSK                 0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_3_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_3_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_2_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_2_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_1_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_1_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_0_SHFT        0x0

//// Register DDRCC_SPM_PWRS_BUS_DEC_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR(x)              (x+0x00000554)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_PHYS(x)              (x+0x00000554)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_RMSK                 0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_7_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_7_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_6_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_6_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_5_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_5_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_4_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_4_SHFT        0x0

//// Register DDRCC_SPM_CTRL_CFG0 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_ADDR(x)                      (x+0x00000558)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_PHYS(x)                      (x+0x00000558)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_RMSK                         0xfff3fff7
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_CLK_CGC_OVRD_BMSK    0x80000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_CLK_CGC_OVRD_SHFT          0x1f

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_FAL_CLK_CGC_OVRD_BMSK    0x40000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_FAL_CLK_CGC_OVRD_SHFT          0x1e

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_CLK_CGC_OVRD_BMSK        0x20000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_CLK_CGC_OVRD_SHFT              0x1d

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH1_BMSK         0x10000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH1_SHFT               0x1c

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH0_BMSK         0x08000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH0_SHFT               0x1b

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SW_SPM_SPP_STALE_UPD_EN_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SW_SPM_SPP_STALE_UPD_EN_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_BMSK    0x02000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_SHFT          0x19

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_SEL_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_SEL_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_BMSK         0x00800000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_SHFT               0x17

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_SEL_BMSK     0x00400000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_SEL_SHFT           0x16

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_BMSK            0x00200000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_SHFT                  0x15

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_SEL_BMSK        0x00100000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_SEL_SHFT              0x14

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_BMSK 0x0003e000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_SEL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_SEL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_BMSK    0x00000ff0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_SEL_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_SEL_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_CAPTURE_PULSE_CLR_SW_OVRD_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_CAPTURE_PULSE_CLR_SW_OVRD_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_XO_CLK_SW_OVRD_SEL_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG0_SPM_XO_CLK_SW_OVRD_SEL_SHFT         0x0

//// Register DDRCC_SPM_CTRL_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_ADDR(x)                      (x+0x0000055c)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_PHYS(x)                      (x+0x0000055c)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_RMSK                         0x00ffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_SW_SPM_WAKE_ON_PWRS_BMSK     0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_SW_SPM_WAKE_ON_PWRS_SHFT           0x10

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_GCC_WAKE_ON_PWRS_BMSK        0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_GCC_WAKE_ON_PWRS_SHFT               0x8

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_DDRCC_WAKE_ON_PWRS_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG1_DDRCC_WAKE_ON_PWRS_SHFT             0x0

//// Register DDRCC_SPM_CTRL_CFG2 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_ADDR(x)                      (x+0x00000560)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_PHYS(x)                      (x+0x00000560)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_RMSK                         0x0007ffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_FSM_CGC_DISABLE_BMSK     0x00040000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_FSM_CGC_DISABLE_SHFT           0x12

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_FSM_ENABLE_BMSK          0x00020000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_FSM_ENABLE_SHFT                0x11

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_SW_CFG_BMSK              0x0001fe00
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_SW_CFG_SHFT                     0x9

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_BMSK             0x000001fe
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_SHFT                    0x1

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_SEL_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_SEL_SHFT                0x0

//// Register DDRCC_SPM_CTRL_CFG3 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_ADDR(x)                      (x+0x00000564)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHYS(x)                      (x+0x00000564)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_4_FEA_CONFIG_TIMER_VAL_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_4_FEA_CONFIG_TIMER_VAL_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_3_FEA_CONFIG_TIMER_VAL_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_3_FEA_CONFIG_TIMER_VAL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_2_FEA_CONFIG_TIMER_VAL_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_2_FEA_CONFIG_TIMER_VAL_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_1_FEA_CONFIG_TIMER_VAL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG3_PHASE_1_FEA_CONFIG_TIMER_VAL_SHFT        0x0

//// Register DDRCC_SPM_CTRL_CFG4 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_ADDR(x)                      (x+0x00000568)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHYS(x)                      (x+0x00000568)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_RMSK                         0x0000000f
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_4_FEA_CONFIG_TIMER_TYPE_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_4_FEA_CONFIG_TIMER_TYPE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_3_FEA_CONFIG_TIMER_TYPE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_3_FEA_CONFIG_TIMER_TYPE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_2_FEA_CONFIG_TIMER_TYPE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_2_FEA_CONFIG_TIMER_TYPE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_1_FEA_CONFIG_TIMER_TYPE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG4_PHASE_1_FEA_CONFIG_TIMER_TYPE_SHFT        0x0

//// Register DDRCC_SPM_CTRL_CFG5 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_ADDR(x)                      (x+0x0000056c)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_PHYS(x)                      (x+0x0000056c)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_7_LATENCY_BMSK    0xf0000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_7_LATENCY_SHFT          0x1c

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_6_LATENCY_BMSK    0x0f000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_6_LATENCY_SHFT          0x18

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_5_LATENCY_BMSK    0x00f00000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_5_LATENCY_SHFT          0x14

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_4_LATENCY_BMSK    0x000f0000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_4_LATENCY_SHFT          0x10

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_3_LATENCY_BMSK    0x0000f000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_3_LATENCY_SHFT           0xc

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_2_LATENCY_BMSK    0x00000f00
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_2_LATENCY_SHFT           0x8

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_1_LATENCY_BMSK    0x000000f0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_1_LATENCY_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_0_LATENCY_BMSK    0x0000000f
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_0_LATENCY_SHFT           0x0

//// Register DDRCC_SPM_CTRL_CFG6 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_ADDR(x)                      (x+0x00000570)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_PHYS(x)                      (x+0x00000570)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_7_LATENCY_BMSK      0xf0000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_7_LATENCY_SHFT            0x1c

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_6_LATENCY_BMSK      0x0f000000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_6_LATENCY_SHFT            0x18

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_5_LATENCY_BMSK      0x00f00000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_5_LATENCY_SHFT            0x14

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_4_LATENCY_BMSK      0x000f0000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_4_LATENCY_SHFT            0x10

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_3_LATENCY_BMSK      0x0000f000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_3_LATENCY_SHFT             0xc

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_2_LATENCY_BMSK      0x00000f00
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_2_LATENCY_SHFT             0x8

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_1_LATENCY_BMSK      0x000000f0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_1_LATENCY_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_0_LATENCY_BMSK      0x0000000f
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_0_LATENCY_SHFT             0x0

//// Register DDRCC_SPM_CTRL_CFG7 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_ADDR(x)                      (x+0x00000574)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_PHYS(x)                      (x+0x00000574)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_RMSK                         0x000ffff1
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_GCC_WAKE_OFF_PWRS_BMSK       0x000ff000
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_GCC_WAKE_OFF_PWRS_SHFT              0xc

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_DDRCC_WAKE_OFF_PWRS_BMSK     0x00000ff0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_DDRCC_WAKE_OFF_PWRS_SHFT            0x4

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_WAKE_OFF_PWRS_SEL_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG7_WAKE_OFF_PWRS_SEL_SHFT              0x0

//// Register DDRCC_SPM_CTRL_CFG8 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_ADDR(x)                      (x+0x00000578)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_PHYS(x)                      (x+0x00000578)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_RMSK                         0x00000003
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_BMSK    0x00000002
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_SHFT           0x1

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_SEL_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_SEL_SHFT        0x0

//// Register DDRCC_SPM_CTRL_CFG9 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_ADDR(x)                      (x+0x0000057c)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_PHYS(x)                      (x+0x0000057c)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_SPM_SW_OVRD_CH0_BMSK         0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG9_SPM_SW_OVRD_CH0_SHFT                0x0

//// Register DDRCC_SPM_CTRL_CFG10 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_ADDR(x)                     (x+0x00000580)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_PHYS(x)                     (x+0x00000580)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_SPM_SW_OVRD_CH1_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG10_SPM_SW_OVRD_CH1_SHFT               0x0

//// Register DDRCC_SPM_CTRL_CFG11 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_ADDR(x)                     (x+0x00000584)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_PHYS(x)                     (x+0x00000584)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_RFU_BMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG11_RFU_SHFT                           0x0

//// Register DDRCC_SPM_FAL_DEC_INDX_CFG0 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR(x)              (x+0x00000588)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_PHYS(x)              (x+0x00000588)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_RMSK                 0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_3_BMSK  0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_3_SHFT        0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_2_BMSK  0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_2_SHFT        0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_1_BMSK  0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_1_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_0_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_0_SHFT         0x0

//// Register DDRCC_SPM_FAL_DEC_INDX_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR(x)              (x+0x0000058c)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_PHYS(x)              (x+0x0000058c)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_RMSK                 0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_7_BMSK  0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_7_SHFT        0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_6_BMSK  0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_6_SHFT        0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_5_BMSK  0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_5_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_4_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_4_SHFT         0x0

//// Register DDRCC_SPM_FAL_DEC_OUT_CFG0 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR(x)               (x+0x00000590)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_PHYS(x)               (x+0x00000590)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_RMSK                  0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_3_BMSK    0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_3_SHFT          0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_2_BMSK    0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_2_SHFT          0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_1_BMSK    0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_1_SHFT           0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_0_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_0_SHFT           0x0

//// Register DDRCC_SPM_FAL_DEC_OUT_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR(x)               (x+0x00000594)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_PHYS(x)               (x+0x00000594)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_RMSK                  0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_7_BMSK    0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_7_SHFT          0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_6_BMSK    0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_6_SHFT          0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_5_BMSK    0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_5_SHFT           0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_4_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_4_SHFT           0x0

//// Register DDRCC_SPM_FAL_INDX_TMR_CFG0 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR(x)              (x+0x00000598)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_PHYS(x)              (x+0x00000598)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_RMSK                 0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_3_BMSK  0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_3_SHFT        0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_2_BMSK  0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_2_SHFT        0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_1_BMSK  0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_1_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_0_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_0_SHFT         0x0

//// Register DDRCC_SPM_FAL_INDX_TMR_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR(x)              (x+0x0000059c)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_PHYS(x)              (x+0x0000059c)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_RMSK                 0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_7_BMSK  0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_7_SHFT        0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_6_BMSK  0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_6_SHFT        0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_5_BMSK  0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_5_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_4_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_4_SHFT         0x0

//// Register DDRCC_SPM_FAL_INDX_STATE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR(x)            (x+0x00000600)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_PHYS(x)            (x+0x00000600)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_SHFT                        0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_3_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_3_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_2_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_2_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_1_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_1_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_0_SHFT        0x0

//// Register DDRCC_SPM_FAL_INDX_STATE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR(x)            (x+0x00000604)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_PHYS(x)            (x+0x00000604)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_SHFT                        0
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_7_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_7_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_6_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_6_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_5_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_5_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_4_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_4_SHFT        0x0

//// Register DDRCC_SPM_STATUS_STA0 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_ADDR(x)                    (x+0x00000610)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_PHYS(x)                    (x+0x00000610)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_RFU_CH0_BMSK               0xf8000000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_RFU_CH0_SHFT                     0x1b

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH0_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH0_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH0_BMSK 0x03e00000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH0_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_STA_CH0_BMSK 0x001fe000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_STA_CH0_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_WAKE_SYNC_STA_CH0_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_WAKE_SYNC_STA_CH0_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_INDX_STA_CH0_BMSK  0x00000e00
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_INDX_STA_CH0_SHFT         0x9

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_STATE_STA_CH0_BMSK 0x000001fe
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_STATE_STA_CH0_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH0_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH0_SHFT        0x0

//// Register DDRCC_SPM_STATUS_STA1 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_ADDR(x)                    (x+0x00000614)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_PHYS(x)                    (x+0x00000614)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_RFU_CH1_BMSK               0xf8000000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_RFU_CH1_SHFT                     0x1b

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH1_BMSK 0x04000000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH1_SHFT       0x1a

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH1_BMSK 0x03e00000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH1_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_STA_CH1_BMSK 0x001fe000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_STA_CH1_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_WAKE_SYNC_STA_CH1_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_WAKE_SYNC_STA_CH1_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_INDX_STA_CH1_BMSK  0x00000e00
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_INDX_STA_CH1_SHFT         0x9

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_STATE_STA_CH1_BMSK 0x000001fe
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_STATE_STA_CH1_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH1_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH1_SHFT        0x0

//// Register DDRCC_SPM_STATUS_STA2 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_ADDR(x)                    (x+0x00000618)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_PHYS(x)                    (x+0x00000618)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_RMSK                       0x003fffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH0_BMSK 0x003fc000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH0_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_CSR_SPM_INDX_DRAGONLINK_STA_CH0_BMSK 0x00003f00
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_CSR_SPM_INDX_DRAGONLINK_STA_CH0_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA2_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH0_SHFT        0x0

//// Register DDRCC_SPM_STATUS_STA3 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_ADDR(x)                    (x+0x0000061c)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_PHYS(x)                    (x+0x0000061c)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_RMSK                       0x003fffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH1_BMSK 0x003fc000
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH1_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_CSR_SPM_INDX_DRAGONLINK_STA_CH1_BMSK 0x00003f00
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_CSR_SPM_INDX_DRAGONLINK_STA_CH1_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA3_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH1_SHFT        0x0

//// Register DDRCC_SPM_STATUS_STA4 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_ADDR(x)                    (x+0x00000620)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_PHYS(x)                    (x+0x00000620)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_CSR_SPM_FBUS_STA_CH0_BMSK  0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA4_CSR_SPM_FBUS_STA_CH0_SHFT         0x0

//// Register DDRCC_SPM_STATUS_STA5 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_ADDR(x)                    (x+0x00000624)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_PHYS(x)                    (x+0x00000624)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_CSR_SPM_FBUS_STA_CH1_BMSK  0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA5_CSR_SPM_FBUS_STA_CH1_SHFT         0x0

//// Register DDRCC_SPM_STATUS_STA6 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_ADDR(x)                    (x+0x00000628)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_PHYS(x)                    (x+0x00000628)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_RFU_CH0_BMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA6_RFU_CH0_SHFT                      0x0

//// Register DDRCC_SPM_STATUS_STA7 ////

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_ADDR(x)                    (x+0x0000062c)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_PHYS(x)                    (x+0x0000062c)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_RFU_CH1_BMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_STATUS_STA7_RFU_CH1_SHFT                      0x0

//// Register DDRCC_SPM_CTRL_CFG12 ////

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_ADDR(x)                     (x+0x00000630)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_PHYS(x)                     (x+0x00000630)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_ADDR(x), HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_RMSK)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_RFU_BMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_SPM_CTRL_CFG12_RFU_SHFT                           0x0

//// Register DDRCC_PCC_PC_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x)                         (x+0x000006e0)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHYS(x)                         (x+0x000006e0)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_RMSK                            0x03ffffff
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_PC_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_PC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_BMSK          0x02000000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_SHFT                0x19

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_BMSK            0x00800000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_SHFT                  0x17

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_BMSK         0x00400000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_SHFT               0x16

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_BMSK              0x00200000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_SHFT                    0x15

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_EN_BMSK                  0x00100000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_EN_SHFT                        0x14

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_BMSK           0x00080000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_SHFT                 0x13

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_EN_BMSK        0x00040000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_EN_SHFT              0x12

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_EN_BMSK           0x00010000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_EN_SHFT                 0x10

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_BMSK        0x00008000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_SHFT               0xf

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_EN_BMSK     0x00004000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_EN_SHFT            0xe

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_BMSK            0x00002000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_SHFT                   0xd

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_BMSK         0x00001000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_BMSK         0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_SHFT                0xb

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_EN_BMSK      0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_EN_SHFT             0xa

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_BMSK   0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_SHFT          0x9

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_EN_BMSK 0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_EN_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_BMSK          0x00000080
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_SHFT                 0x7

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_EN_BMSK       0x00000040
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_EN_SHFT              0x6

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_BMSK          0x00000020
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_SHFT                 0x5

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_EN_BMSK       0x00000010
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_EN_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_BMSK          0x00000008
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_SHFT                 0x3

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_EN_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_EN_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_SHFT                         0x1

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_BMSK               0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_SHFT                      0x0

//// Register DDRCC_PCC_HS_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_ADDR(x)                        (x+0x000006e4)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_PHYS(x)                        (x+0x000006e4)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_RMSK                           0x0000ff03
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_HS_CNTL_BMSK                   0x0000ff00
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_HS_CNTL_SHFT                          0x8

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_GDSC_RETENTION_CTRL_EN_BMSK    0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_GDSC_RETENTION_CTRL_EN_SHFT           0x1

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_SW_HS_BROADCAST_MODE_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG0_SW_HS_BROADCAST_MODE_SHFT             0x0

//// Register DDRCC_PCC_HS_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_ADDR(x)                        (x+0x000006e8)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_PHYS(x)                        (x+0x000006e8)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_RMSK                           0x0f0f0f0f
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_BMSK    0x08000000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SHFT          0x1b

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_BMSK      0x04000000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_SHFT            0x1a

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_BMSK      0x02000000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_SHFT            0x19

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_BMSK          0x01000000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_SHFT                0x18

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SEL_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SEL_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_SEL_BMSK  0x00040000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_SEL_SHFT        0x12

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_SEL_BMSK  0x00020000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_SEL_SHFT        0x11

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_SEL_BMSK      0x00010000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_SEL_SHFT            0x10

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_BMSK    0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SHFT           0xb

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_BMSK      0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_SHFT             0xa

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_BMSK      0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_SHFT             0x9

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_BMSK          0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SEL_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SEL_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_SEL_BMSK  0x00000004
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_SEL_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_SEL_BMSK  0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_SEL_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_SEL_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_SEL_SHFT             0x0

//// Register DDRCC_PCC_HS_CFG2 ////

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_ADDR(x)                        (x+0x000006ec)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_PHYS(x)                        (x+0x000006ec)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_RMSK                           0x03000707
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_BMSK        0x02000000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_SHFT              0x19

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_EN_BMSK     0x01000000
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_EN_SHFT           0x18

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ENR_EN_BMSK              0x00000700
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ENR_EN_SHFT                     0x8

#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ENF_EN_BMSK              0x00000007
#define HWIO_DDR_CC_DDRCC_PCC_HS_CFG2_SW_HS_ENF_EN_SHFT                     0x0

//// Register DDRCC_PCC_TEST_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_ADDR(x)                       (x+0x000006f0)
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_PHYS(x)                       (x+0x000006f0)
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_RMSK                          0x00000007
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_HW_EVENT_MUX_SEL_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_PCC_TEST_CFG_HW_EVENT_MUX_SEL_SHFT                0x0

//// Register DDRCC_PCC_PC_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x)                         (x+0x00000700)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PHYS(x)                         (x+0x00000700)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_RMSK                            0x00003ff7
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_PC_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_PC_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ISO_INPUT_N_BMSK             0x00001000
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ISO_INPUT_N_SHFT                    0xc

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_EARLY_N_BMSK      0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_EARLY_N_SHFT             0xb

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_N_BMSK            0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_N_SHFT                   0xa

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_1_BMSK             0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_1_SHFT                    0x9

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_0_BMSK             0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_0_SHFT                    0x8

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_STATE_BMSK               0x000000f0
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_STATE_SHFT                      0x4

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_BUSY_BMSK                0x00000004
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_BUSY_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ACK_BMSK                     0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ACK_SHFT                            0x1

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_REQ_BMSK                     0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_REQ_SHFT                            0x0

//// Register DDRCC_PCC_HS_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_ADDR(x)                         (x+0x00000704)
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYS(x)                         (x+0x00000704)
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_RMSK                            0x00000f0f
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_HS_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_HS_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_HS_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_HS_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_HS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_GDSC_HS_ENR_ACK_BMSK            0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_GDSC_HS_ENR_ACK_SHFT                   0xb

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH1_HS_ENR_ACK_BMSK          0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH1_HS_ENR_ACK_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH0_HS_ENR_ACK_BMSK          0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH0_HS_ENR_ACK_SHFT                 0x9

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_CC_HS_ENR_ACK_BMSK              0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_CC_HS_ENR_ACK_SHFT                     0x8

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_GDSC_HS_ENF_ACK_BMSK            0x00000008
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_GDSC_HS_ENF_ACK_SHFT                   0x3

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH1_HS_ENF_ACK_BMSK          0x00000004
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH1_HS_ENF_ACK_SHFT                 0x2

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH0_HS_ENF_ACK_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_PHYCH0_HS_ENF_ACK_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_CC_HS_ENF_ACK_BMSK              0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_HS_STA_CC_HS_ENF_ACK_SHFT                     0x0

//// Register DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR(x)      (x+0x00000710)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_PHYS(x)      (x+0x00000710)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_SHFT        0x0

//// Register DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR(x)      (x+0x00000714)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PHYS(x)      (x+0x00000714)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_RMSK         0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_SHFT        0x0

//// Register DDRCC_QLINKPLL0_INT_LOOP_SETTINGS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR(x)        (x+0x00000718)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_PHYS(x)        (x+0x00000718)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_RMSK           0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_QIL_POLARITY_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_QIL_POLARITY_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_LFSR_SEED_BMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_LFSR_SEED_SHFT        0x0

//// Register DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR(x)    (x+0x0000071c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_PHYS(x)    (x+0x0000071c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_RMSK       0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_LFSR_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_LFSR_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_SHFT        0x0

//// Register DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR(x)    (x+0x00000720)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_PHYS(x)    (x+0x00000720)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_RMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR(x)     (x+0x00000724)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_PHYS(x)     (x+0x00000724)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL0_INT_LOOP_CONTROLS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR(x)        (x+0x00000728)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_PHYS(x)        (x+0x00000728)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_AVG_DEC_BMSK   0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_AVG_DEC_SHFT          0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_DECIMATE_BMSK 0x00000038
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_DECIMATE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_POLARITY_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_POLARITY_SHFT        0x0

//// Register DDRCC_QLINKPLL0_DSM_DIVIDER ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR(x)              (x+0x0000072c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_PHYS(x)              (x+0x0000072c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_CM_PLL_DSMDIV_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DSM_DIVIDER_CM_PLL_DSMDIV_SHFT          0x0

//// Register DDRCC_QLINKPLL0_FEEDBACK_DIVIDER ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR(x)         (x+0x00000730)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_PHYS(x)         (x+0x00000730)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_CM_PLL_FBDIV_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_CM_PLL_FBDIV_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SYSTEM_MUXES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR(x)             (x+0x00000734)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_PHYS(x)             (x+0x00000734)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_BMSK     0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_SHFT            0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x) (x+0x00000738)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_PHYS(x) (x+0x00000738)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_SHFT        0x0

//// Register DDRCC_QLINKPLL0_CMODE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_ADDR(x)                    (x+0x0000073c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_PHYS(x)                    (x+0x0000073c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_SHFT                                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_CM_CMODE_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CMODE_CM_CMODE_SHFT                     0x0

//// Register DDRCC_QLINKPLL0_CALIBRATION_SETTINGS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR(x)     (x+0x00000740)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_PHYS(x)     (x+0x00000740)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR(x)   (x+0x00000744)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_PHYS(x)   (x+0x00000744)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR(x)  (x+0x00000748)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_PHYS(x)  (x+0x00000748)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_RMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_SHFT              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR(x)    (x+0x0000074c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_PHYS(x)    (x+0x0000074c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_RMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_MIN ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR(x)             (x+0x00000750)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_PHYS(x)             (x+0x00000750)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_BAND_SEL_CAL_MIN_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MIN_BAND_SEL_CAL_MIN_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_MAX ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR(x)             (x+0x00000754)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_PHYS(x)             (x+0x00000754)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_BAND_SEL_CAL_MAX_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_MAX_BAND_SEL_CAL_MAX_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_PFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR(x)           (x+0x00000758)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_PHYS(x)           (x+0x00000758)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_RMSK              0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_BS_PFILT_BMSK     0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_PFILT_BS_PFILT_SHFT            0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_IFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR(x)           (x+0x0000075c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_PHYS(x)           (x+0x0000075c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_RMSK              0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_BS_IFILT_BMSK     0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_IFILT_BS_IFILT_SHFT            0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x) (x+0x00000760)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_PHYS(x) (x+0x00000760)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_BMSK 0x0000001c
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x) (x+0x00000764)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_PHYS(x) (x+0x00000764)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_RMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_BMSK 0x0000003c
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x) (x+0x00000768)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_PHYS(x) (x+0x00000768)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_RMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_SHFT           0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_BMSK 0x000000f0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR(x)      (x+0x0000076c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_PHYS(x)      (x+0x0000076c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_RMSK         0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_BMSK 0x0000000c
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR(x)       (x+0x00000770)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_PHYS(x)       (x+0x00000770)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR(x) (x+0x00000774)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_PHYS(x) (x+0x00000774)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_RMSK    0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_MODE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_MODE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_DETECT_THRESH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR(x)       (x+0x00000778)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_PHYS(x)       (x+0x00000778)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_FD_THRESH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_FD_THRESH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR(x)     (x+0x0000077c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_PHYS(x)     (x+0x0000077c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_RMSK        0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR(x)      (x+0x00000780)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_PHYS(x)      (x+0x00000780)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_FD_REF_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_FD_REF_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR(x)     (x+0x00000784)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_PHYS(x)     (x+0x00000784)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR(x)      (x+0x00000788)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_PHYS(x)      (x+0x00000788)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_ADDR(x)                    (x+0x0000078c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_PHYS(x)                    (x+0x0000078c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_RMSK                       0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_SHFT                                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_MUX_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_MUX_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_SHFT                 0x0

//// Register DDRCC_QLINKPLL0_IFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_ADDR(x)                    (x+0x00000790)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_PHYS(x)                    (x+0x00000790)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_RMSK                       0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_SHFT                                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_MUX_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_MUX_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_SHFT                 0x0

//// Register DDRCC_QLINKPLL0_PLL_GAIN ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_ADDR(x)                 (x+0x00000794)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_PHYS(x)                 (x+0x00000794)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_RMSK                    0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_SHFT                             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_PROP_GAIN_BMSK   0x00000078
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_PROP_GAIN_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_INT_GAIN_BMSK    0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_INT_GAIN_SHFT           0x0

//// Register DDRCC_QLINKPLL0_ICODE_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_ADDR(x)                (x+0x00000798)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_PHYS(x)                (x+0x00000798)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_RMSK                   0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_SHFT                            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_BMSK  0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_SHFT         0x0

//// Register DDRCC_QLINKPLL0_ICODE_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR(x)               (x+0x0000079c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_PHYS(x)               (x+0x0000079c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_RMSK                  0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_SHFT                           0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_BMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_LOCKDET ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_ADDR(x)                  (x+0x000007a0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_PHYS(x)                  (x+0x000007a0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_SHFT                              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_CM_PLL_LOCKDET_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_LOCKDET_CM_PLL_LOCKDET_SHFT             0x0

//// Register DDRCC_QLINKPLL0_OUTDIV ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_ADDR(x)                   (x+0x000007a4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_PHYS(x)                   (x+0x000007a4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_RMSK                      0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_SHFT                               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_MUX_BMSK    0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_MUX_SHFT           0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_BMSK        0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_SHFT               0x0

//// Register DDRCC_QLINKPLL0_FASTLOCK_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR(x)         (x+0x000007a8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_PHYS(x)         (x+0x000007a8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_RMSK            0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR(x)    (x+0x000007ac)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PHYS(x)    (x+0x000007ac)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_RMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_BMSK 0x00000078
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR(x)    (x+0x000007b0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PHYS(x)    (x+0x000007b0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_RMSK       0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_SHFT        0x0

//// Register DDRCC_QLINKPLL0_CORE_OVERRIDE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR(x)            (x+0x000007b4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_PHYS(x)            (x+0x000007b4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_RMSK               0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_SHFT                        0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_BMSK  0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_SHFT         0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_SHFT           0x0

//// Register DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR(x)      (x+0x000007b8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_PHYS(x)      (x+0x000007b8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_RMSK         0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_SHFT        0x0

//// Register DDRCC_QLINKPLL0_RATE_CHANGE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR(x)              (x+0x000007bc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_PHYS(x)              (x+0x000007bc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_RMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_PLL_RATE_CHANGE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_RATE_CHANGE_PLL_RATE_CHANGE_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR(x)       (x+0x000007c0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_PHYS(x)       (x+0x000007c0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR(x)   (x+0x000007c4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_PHYS(x)   (x+0x000007c4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_SHFT        0x0

//// Register DDRCC_QLINKPLL0_DECIMAL_DIV_START ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR(x)        (x+0x000007c8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_PHYS(x)        (x+0x000007c8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_PLL_DIV_DEC_START_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_PLL_DIV_DEC_START_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR(x)       (x+0x000007cc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_PHYS(x)       (x+0x000007cc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_MID ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR(x)       (x+0x000007d0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_PHYS(x)       (x+0x000007d0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR(x)      (x+0x000007d4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_PHYS(x)      (x+0x000007d4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_RMSK         0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_DEC_FRAC_MUXES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR(x)           (x+0x000007d8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PHYS(x)           (x+0x000007d8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_RMSK              0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL0_DECIMAL_DIV_START_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR(x)      (x+0x000007dc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_PHYS(x)      (x+0x000007dc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR(x)     (x+0x000007e0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_PHYS(x)     (x+0x000007e0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR(x)     (x+0x000007e4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_PHYS(x)     (x+0x000007e4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR(x)    (x+0x000007e8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_PHYS(x)    (x+0x000007e8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_RMSK       0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_DECIMAL_DIV_START_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR(x)      (x+0x000007ec)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_PHYS(x)      (x+0x000007ec)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR(x)     (x+0x000007f0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_PHYS(x)     (x+0x000007f0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR(x)     (x+0x000007f4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_PHYS(x)     (x+0x000007f4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR(x)    (x+0x000007f8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_PHYS(x)    (x+0x000007f8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_RMSK       0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_MASH_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR(x)             (x+0x000007fc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_PHYS(x)             (x+0x000007fc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_RMSK                0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_ORD_BMSK    0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_ORD_SHFT           0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_FFEN_BMSK   0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_FFEN_SHFT          0x0

//// Register DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR(x)         (x+0x00000800)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_PHYS(x)         (x+0x00000800)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR(x)        (x+0x00000804)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_PHYS(x)        (x+0x00000804)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_DIV_PER_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR(x)          (x+0x00000808)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_PHYS(x)          (x+0x00000808)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_RMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR(x)         (x+0x0000080c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_PHYS(x)         (x+0x0000080c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_ADJPER_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR(x)           (x+0x00000810)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_PHYS(x)           (x+0x00000810)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_RMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_ADJPER_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR(x)          (x+0x00000814)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_PHYS(x)          (x+0x00000814)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_RMSK             0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_MUX_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR(x)          (x+0x00000818)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PHYS(x)          (x+0x00000818)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_RMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR(x)       (x+0x0000081c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_PHYS(x)       (x+0x0000081c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR(x)      (x+0x00000820)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_PHYS(x)      (x+0x00000820)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR(x)        (x+0x00000824)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_PHYS(x)        (x+0x00000824)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR(x)       (x+0x00000828)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_PHYS(x)       (x+0x00000828)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR(x)         (x+0x0000082c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_PHYS(x)         (x+0x0000082c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR(x)        (x+0x00000830)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_PHYS(x)        (x+0x00000830)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_RMSK           0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR(x)       (x+0x00000834)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_PHYS(x)       (x+0x00000834)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR(x)      (x+0x00000838)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_PHYS(x)      (x+0x00000838)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR(x)        (x+0x0000083c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_PHYS(x)        (x+0x0000083c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR(x)       (x+0x00000840)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_PHYS(x)       (x+0x00000840)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR(x)         (x+0x00000844)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_PHYS(x)         (x+0x00000844)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR(x)        (x+0x00000848)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_PHYS(x)        (x+0x00000848)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_RMSK           0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SSC_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR(x)              (x+0x0000084c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_PHYS(x)              (x+0x0000084c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_MUX_BMSK    0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_MUX_SHFT           0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_BMSK        0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_SHFT               0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_MUX_BMSK  0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_MUX_SHFT         0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_BMSK     0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCEN_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCEN_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCCENTER_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SSC_CONTROL_SSCCENTER_SHFT              0x0

//// Register DDRCC_QLINKPLL0_PLL_OUTDIV_RATE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR(x)          (x+0x00000850)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PHYS(x)          (x+0x00000850)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_RMSK             0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_2_BMSK 0x0000000c
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_2_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_1_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR(x)       (x+0x00000854)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_PHYS(x)       (x+0x00000854)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR(x)       (x+0x00000858)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_PHYS(x)       (x+0x00000858)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR(x)     (x+0x0000085c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_PHYS(x)     (x+0x0000085c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_RMSK        0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR(x)     (x+0x00000860)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_PHYS(x)     (x+0x00000860)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_RMSK        0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR(x)      (x+0x00000864)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_PHYS(x)      (x+0x00000864)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR(x)      (x+0x00000868)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_PHYS(x)      (x+0x00000868)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x) (x+0x0000086c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PHYS(x) (x+0x0000086c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x) (x+0x00000870)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PHYS(x) (x+0x00000870)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x) (x+0x00000874)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PHYS(x) (x+0x00000874)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x) (x+0x00000878)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PHYS(x) (x+0x00000878)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR(x)     (x+0x0000087c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PHYS(x)     (x+0x0000087c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_RMSK        0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x) (x+0x00000880)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_PHYS(x) (x+0x00000880)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_RMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x) (x+0x00000884)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_PHYS(x) (x+0x00000884)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_RMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x) (x+0x00000888)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_PHYS(x) (x+0x00000888)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x) (x+0x0000088c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_PHYS(x) (x+0x0000088c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_RMSK    0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR(x)        (x+0x00000890)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PHYS(x)        (x+0x00000890)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_STICKY_LOCK_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_STICKY_LOCK_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_SHFT        0x0

//// Register DDRCC_QLINKPLL0_PLL_LOCK_DELAY ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR(x)           (x+0x00000894)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_PHYS(x)           (x+0x00000894)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_RMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_LOCK_DELAY_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_LOCK_DELAY_SHFT          0x0

//// Register DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR(x)       (x+0x00000898)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_PHYS(x)       (x+0x00000898)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_SHFT        0x0

//// Register DDRCC_QLINKPLL0_CLOCK_INVERTERS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR(x)          (x+0x0000089c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_PHYS(x)          (x+0x0000089c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_RMSK             0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_BMSK 0x00000060
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCCAP_EN_BMSK 0x00000018
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCCAP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_DSMCLK_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_DSMCLK_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_FRACNCLK_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_FRACNCLK_SHFT        0x0

//// Register DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR(x)  (x+0x000008a0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_PHYS(x)  (x+0x000008a0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_RMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_SHFT              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BIAS_CONTROL_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR(x)           (x+0x000008a4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_PHYS(x)           (x+0x000008a4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_RMSK              0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_BMSK 0x0000007e
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_SEL_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_SEL_SHFT         0x0

//// Register DDRCC_QLINKPLL0_BIAS_CONTROL_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR(x)           (x+0x000008a8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_PHYS(x)           (x+0x000008a8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_RMSK              0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_BMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_SHFT        0x0

//// Register DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR(x)     (x+0x000008ac)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_PHYS(x)     (x+0x000008ac)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL0_COMMON_STATUS_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR(x)        (x+0x000008b0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PHYS(x)        (x+0x000008b0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_UNLOCKED_STATUS_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_UNLOCKED_STATUS_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_RST_STATUS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_RST_STATUS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_BMSK 0x0000000c
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_READY_STATUS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_READY_STATUS_SHFT        0x0

//// Register DDRCC_QLINKPLL0_COMMON_STATUS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR(x)        (x+0x000008b4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_PHYS(x)        (x+0x000008b4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_COMMON_STATUS_TWO_BMSK 0x000000fc
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_COMMON_STATUS_TWO_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_FD_LOCK_STATUS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_FD_LOCK_STATUS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_SHFT        0x0

//// Register DDRCC_QLINKPLL0_BAND_SEL_CAL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR(x)             (x+0x000008b8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_PHYS(x)             (x+0x000008b8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_CALIBRATED_BAND_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_BAND_SEL_CAL_CALIBRATED_BAND_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR(x)  (x+0x000008bc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_PHYS(x)  (x+0x000008bc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_RMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_SHFT              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR(x)   (x+0x000008c0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_PHYS(x)   (x+0x000008c0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_SHFT        0x0

//// Register DDRCC_QLINKPLL0_FD_OUT_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR(x)              (x+0x000008c4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_PHYS(x)              (x+0x000008c4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_FD_OUT_HIGH_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_HIGH_FD_OUT_HIGH_SHFT            0x0

//// Register DDRCC_QLINKPLL0_FD_OUT_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR(x)               (x+0x000008c8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_PHYS(x)               (x+0x000008c8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_SHFT                           0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_FD_OUT_LOW_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_FD_OUT_LOW_FD_OUT_LOW_SHFT              0x0

//// Register DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR(x)   (x+0x000008cc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_PHYS(x)   (x+0x000008cc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR(x)      (x+0x000008e0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_PHYS(x)      (x+0x000008e0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR(x)      (x+0x000008e4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PHYS(x)      (x+0x000008e4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_RMSK         0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_SHFT        0x0

//// Register DDRCC_QLINKPLL1_INT_LOOP_SETTINGS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR(x)        (x+0x000008e8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_PHYS(x)        (x+0x000008e8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_RMSK           0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_QIL_POLARITY_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_QIL_POLARITY_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_LFSR_SEED_BMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_LFSR_SEED_SHFT        0x0

//// Register DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR(x)    (x+0x000008ec)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_PHYS(x)    (x+0x000008ec)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_RMSK       0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_LFSR_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_LFSR_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR(x)    (x+0x000008f0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_PHYS(x)    (x+0x000008f0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_RMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR(x)     (x+0x000008f4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_PHYS(x)     (x+0x000008f4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL1_INT_LOOP_CONTROLS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR(x)        (x+0x000008f8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_PHYS(x)        (x+0x000008f8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_AVG_DEC_BMSK   0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_AVG_DEC_SHFT          0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_DECIMATE_BMSK 0x00000038
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_DECIMATE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_POLARITY_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_POLARITY_SHFT        0x0

//// Register DDRCC_QLINKPLL1_DSM_DIVIDER ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR(x)              (x+0x000008fc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_PHYS(x)              (x+0x000008fc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_CM_PLL_DSMDIV_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DSM_DIVIDER_CM_PLL_DSMDIV_SHFT          0x0

//// Register DDRCC_QLINKPLL1_FEEDBACK_DIVIDER ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR(x)         (x+0x00000900)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_PHYS(x)         (x+0x00000900)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_CM_PLL_FBDIV_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_CM_PLL_FBDIV_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SYSTEM_MUXES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR(x)             (x+0x00000904)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_PHYS(x)             (x+0x00000904)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_BMSK     0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_SHFT            0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x) (x+0x00000908)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_PHYS(x) (x+0x00000908)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_SHFT        0x0

//// Register DDRCC_QLINKPLL1_CMODE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_ADDR(x)                    (x+0x0000090c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_PHYS(x)                    (x+0x0000090c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_SHFT                                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_CM_CMODE_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CMODE_CM_CMODE_SHFT                     0x0

//// Register DDRCC_QLINKPLL1_CALIBRATION_SETTINGS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR(x)     (x+0x00000910)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_PHYS(x)     (x+0x00000910)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR(x)   (x+0x00000914)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_PHYS(x)   (x+0x00000914)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR(x)  (x+0x00000918)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_PHYS(x)  (x+0x00000918)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_RMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_SHFT              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR(x)    (x+0x0000091c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_PHYS(x)    (x+0x0000091c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_RMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_MIN ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR(x)             (x+0x00000920)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_PHYS(x)             (x+0x00000920)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_BAND_SEL_CAL_MIN_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MIN_BAND_SEL_CAL_MIN_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_MAX ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR(x)             (x+0x00000924)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_PHYS(x)             (x+0x00000924)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_BAND_SEL_CAL_MAX_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_MAX_BAND_SEL_CAL_MAX_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_PFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR(x)           (x+0x00000928)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_PHYS(x)           (x+0x00000928)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_RMSK              0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_BS_PFILT_BMSK     0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_PFILT_BS_PFILT_SHFT            0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_IFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR(x)           (x+0x0000092c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_PHYS(x)           (x+0x0000092c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_RMSK              0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_BS_IFILT_BMSK     0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_IFILT_BS_IFILT_SHFT            0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x) (x+0x00000930)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_PHYS(x) (x+0x00000930)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_BMSK 0x0000001c
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x) (x+0x00000934)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_PHYS(x) (x+0x00000934)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_RMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_BMSK 0x0000003c
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x) (x+0x00000938)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_PHYS(x) (x+0x00000938)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_RMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_SHFT           0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_BMSK 0x000000f0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR(x)      (x+0x0000093c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_PHYS(x)      (x+0x0000093c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_RMSK         0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_BMSK 0x0000000c
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR(x)       (x+0x00000940)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_PHYS(x)       (x+0x00000940)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR(x) (x+0x00000944)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_PHYS(x) (x+0x00000944)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_RMSK    0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_MODE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_MODE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_DETECT_THRESH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR(x)       (x+0x00000948)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_PHYS(x)       (x+0x00000948)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_FD_THRESH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_FD_THRESH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR(x)     (x+0x0000094c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_PHYS(x)     (x+0x0000094c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_RMSK        0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR(x)      (x+0x00000950)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_PHYS(x)      (x+0x00000950)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_FD_REF_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_FD_REF_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR(x)     (x+0x00000954)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_PHYS(x)     (x+0x00000954)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR(x)      (x+0x00000958)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_PHYS(x)      (x+0x00000958)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_ADDR(x)                    (x+0x0000095c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_PHYS(x)                    (x+0x0000095c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_RMSK                       0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_SHFT                                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_MUX_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_MUX_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_SHFT                 0x0

//// Register DDRCC_QLINKPLL1_IFILT ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_ADDR(x)                    (x+0x00000960)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_PHYS(x)                    (x+0x00000960)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_RMSK                       0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_SHFT                                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_MUX_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_MUX_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_SHFT                 0x0

//// Register DDRCC_QLINKPLL1_PLL_GAIN ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_ADDR(x)                 (x+0x00000964)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_PHYS(x)                 (x+0x00000964)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_RMSK                    0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_SHFT                             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_PROP_GAIN_BMSK   0x00000078
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_PROP_GAIN_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_INT_GAIN_BMSK    0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_INT_GAIN_SHFT           0x0

//// Register DDRCC_QLINKPLL1_ICODE_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_ADDR(x)                (x+0x00000968)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_PHYS(x)                (x+0x00000968)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_RMSK                   0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_SHFT                            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_BMSK  0x0000001f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_SHFT         0x0

//// Register DDRCC_QLINKPLL1_ICODE_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR(x)               (x+0x0000096c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_PHYS(x)               (x+0x0000096c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_RMSK                  0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_SHFT                           0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_BMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_LOCKDET ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_ADDR(x)                  (x+0x00000970)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_PHYS(x)                  (x+0x00000970)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_SHFT                              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_CM_PLL_LOCKDET_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_LOCKDET_CM_PLL_LOCKDET_SHFT             0x0

//// Register DDRCC_QLINKPLL1_OUTDIV ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_ADDR(x)                   (x+0x00000974)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_PHYS(x)                   (x+0x00000974)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_RMSK                      0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_SHFT                               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_MUX_BMSK    0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_MUX_SHFT           0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_BMSK        0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_SHFT               0x0

//// Register DDRCC_QLINKPLL1_FASTLOCK_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR(x)         (x+0x00000978)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_PHYS(x)         (x+0x00000978)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_RMSK            0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR(x)    (x+0x0000097c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PHYS(x)    (x+0x0000097c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_RMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_BMSK 0x00000078
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR(x)    (x+0x00000980)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PHYS(x)    (x+0x00000980)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_RMSK       0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_SHFT        0x0

//// Register DDRCC_QLINKPLL1_CORE_OVERRIDE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR(x)            (x+0x00000984)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_PHYS(x)            (x+0x00000984)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_RMSK               0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_SHFT                        0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_BMSK  0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_SHFT         0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_SHFT           0x0

//// Register DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR(x)      (x+0x00000988)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_PHYS(x)      (x+0x00000988)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_RMSK         0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_SHFT        0x0

//// Register DDRCC_QLINKPLL1_RATE_CHANGE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR(x)              (x+0x0000098c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_PHYS(x)              (x+0x0000098c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_RMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_PLL_RATE_CHANGE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_RATE_CHANGE_PLL_RATE_CHANGE_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR(x)       (x+0x00000990)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_PHYS(x)       (x+0x00000990)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR(x)   (x+0x00000994)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_PHYS(x)   (x+0x00000994)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_SHFT        0x0

//// Register DDRCC_QLINKPLL1_DECIMAL_DIV_START ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR(x)        (x+0x00000998)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_PHYS(x)        (x+0x00000998)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_PLL_DIV_DEC_START_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_PLL_DIV_DEC_START_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR(x)       (x+0x0000099c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_PHYS(x)       (x+0x0000099c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_MID ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR(x)       (x+0x000009a0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_PHYS(x)       (x+0x000009a0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR(x)      (x+0x000009a4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_PHYS(x)      (x+0x000009a4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_RMSK         0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_DEC_FRAC_MUXES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR(x)           (x+0x000009a8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PHYS(x)           (x+0x000009a8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_RMSK              0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL1_DECIMAL_DIV_START_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR(x)      (x+0x000009ac)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_PHYS(x)      (x+0x000009ac)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR(x)     (x+0x000009b0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_PHYS(x)     (x+0x000009b0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR(x)     (x+0x000009b4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_PHYS(x)     (x+0x000009b4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR(x)    (x+0x000009b8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_PHYS(x)    (x+0x000009b8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_RMSK       0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_DECIMAL_DIV_START_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR(x)      (x+0x000009bc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_PHYS(x)      (x+0x000009bc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR(x)     (x+0x000009c0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_PHYS(x)     (x+0x000009c0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR(x)     (x+0x000009c4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_PHYS(x)     (x+0x000009c4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR(x)    (x+0x000009c8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_PHYS(x)    (x+0x000009c8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_RMSK       0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_SHFT                0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_IN(x)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_MASH_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR(x)             (x+0x000009cc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_PHYS(x)             (x+0x000009cc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_RMSK                0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_ORD_BMSK    0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_ORD_SHFT           0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_FFEN_BMSK   0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_FFEN_SHFT          0x0

//// Register DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR(x)         (x+0x000009d0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_PHYS(x)         (x+0x000009d0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR(x)        (x+0x000009d4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_PHYS(x)        (x+0x000009d4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_DIV_PER_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR(x)          (x+0x000009d8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_PHYS(x)          (x+0x000009d8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_RMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR(x)         (x+0x000009dc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_PHYS(x)         (x+0x000009dc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_ADJPER_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR(x)           (x+0x000009e0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_PHYS(x)           (x+0x000009e0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_RMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_ADJPER_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR(x)          (x+0x000009e4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_PHYS(x)          (x+0x000009e4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_RMSK             0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_MUX_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR(x)          (x+0x000009e8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PHYS(x)          (x+0x000009e8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_RMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR(x)       (x+0x000009ec)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_PHYS(x)       (x+0x000009ec)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR(x)      (x+0x000009f0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_PHYS(x)      (x+0x000009f0)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR(x)        (x+0x000009f4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_PHYS(x)        (x+0x000009f4)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR(x)       (x+0x000009f8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_PHYS(x)       (x+0x000009f8)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR(x)         (x+0x000009fc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_PHYS(x)         (x+0x000009fc)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR(x)        (x+0x00000a00)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_PHYS(x)        (x+0x00000a00)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_RMSK           0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR(x)       (x+0x00000a04)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_PHYS(x)       (x+0x00000a04)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR(x)      (x+0x00000a08)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_PHYS(x)      (x+0x00000a08)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR(x)        (x+0x00000a0c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_PHYS(x)        (x+0x00000a0c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR(x)       (x+0x00000a10)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_PHYS(x)       (x+0x00000a10)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR(x)         (x+0x00000a14)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_PHYS(x)         (x+0x00000a14)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_RMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_SHFT                     0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_IN(x)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_OUT(x, val)     \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR(x)        (x+0x00000a18)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_PHYS(x)        (x+0x00000a18)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_RMSK           0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SSC_CONTROL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR(x)              (x+0x00000a1c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_PHYS(x)              (x+0x00000a1c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_MUX_BMSK    0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_MUX_SHFT           0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_BMSK        0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_SHFT               0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_MUX_BMSK  0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_MUX_SHFT         0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_BMSK     0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCEN_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCEN_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCCENTER_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SSC_CONTROL_SSCCENTER_SHFT              0x0

//// Register DDRCC_QLINKPLL1_PLL_OUTDIV_RATE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR(x)          (x+0x00000a20)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PHYS(x)          (x+0x00000a20)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_RMSK             0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_2_BMSK 0x0000000c
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_2_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_1_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR(x)       (x+0x00000a24)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_PHYS(x)       (x+0x00000a24)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR(x)       (x+0x00000a28)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_PHYS(x)       (x+0x00000a28)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR(x)     (x+0x00000a2c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_PHYS(x)     (x+0x00000a2c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_RMSK        0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR(x)     (x+0x00000a30)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_PHYS(x)     (x+0x00000a30)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_RMSK        0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR(x)      (x+0x00000a34)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_PHYS(x)      (x+0x00000a34)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR(x)      (x+0x00000a38)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_PHYS(x)      (x+0x00000a38)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_RMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_SHFT                  0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_IN(x)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_OUT(x, val)  \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x) (x+0x00000a3c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PHYS(x) (x+0x00000a3c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x) (x+0x00000a40)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PHYS(x) (x+0x00000a40)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x) (x+0x00000a44)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PHYS(x) (x+0x00000a44)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x) (x+0x00000a48)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PHYS(x) (x+0x00000a48)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_SHFT          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_IN(x) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_BMSK 0x000000f8
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR(x)     (x+0x00000a4c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PHYS(x)     (x+0x00000a4c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_RMSK        0x00000003
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x) (x+0x00000a50)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_PHYS(x) (x+0x00000a50)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_RMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x) (x+0x00000a54)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_PHYS(x) (x+0x00000a54)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_RMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x) (x+0x00000a58)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_PHYS(x) (x+0x00000a58)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_SHFT            0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_IN(x)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x) (x+0x00000a5c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_PHYS(x) (x+0x00000a5c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_RMSK    0x00000007
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_SHFT             0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_IN(x)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR(x)        (x+0x00000a60)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PHYS(x)        (x+0x00000a60)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_STICKY_LOCK_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_STICKY_LOCK_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_SHFT        0x0

//// Register DDRCC_QLINKPLL1_PLL_LOCK_DELAY ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR(x)           (x+0x00000a64)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_PHYS(x)           (x+0x00000a64)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_RMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_LOCK_DELAY_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_LOCK_DELAY_SHFT          0x0

//// Register DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR(x)       (x+0x00000a68)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_PHYS(x)       (x+0x00000a68)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_SHFT                   0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_SHFT        0x0

//// Register DDRCC_QLINKPLL1_CLOCK_INVERTERS ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR(x)          (x+0x00000a6c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_PHYS(x)          (x+0x00000a6c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_RMSK             0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_SHFT                      0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_BMSK 0x00000060
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCCAP_EN_BMSK 0x00000018
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCCAP_EN_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_DSMCLK_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_DSMCLK_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_FRACNCLK_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_FRACNCLK_SHFT        0x0

//// Register DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR(x)  (x+0x00000a70)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_PHYS(x)  (x+0x00000a70)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_RMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_SHFT              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BIAS_CONTROL_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR(x)           (x+0x00000a74)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_PHYS(x)           (x+0x00000a74)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_RMSK              0x0000007f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_BMSK 0x0000007e
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_SEL_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_SEL_SHFT         0x0

//// Register DDRCC_QLINKPLL1_BIAS_CONTROL_2 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR(x)           (x+0x00000a78)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_PHYS(x)           (x+0x00000a78)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_RMSK              0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_SHFT                       0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_BMSK 0x0000003f
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR(x)     (x+0x00000a7c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_PHYS(x)     (x+0x00000a7c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_RMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_SHFT                 0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_IN(x)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL1_COMMON_STATUS_ONE ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR(x)        (x+0x00000a80)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PHYS(x)        (x+0x00000a80)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_UNLOCKED_STATUS_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_UNLOCKED_STATUS_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_RST_STATUS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_RST_STATUS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_BMSK 0x0000000c
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_READY_STATUS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_READY_STATUS_SHFT        0x0

//// Register DDRCC_QLINKPLL1_COMMON_STATUS_TWO ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR(x)        (x+0x00000a84)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_PHYS(x)        (x+0x00000a84)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_RMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_SHFT                    0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_COMMON_STATUS_TWO_BMSK 0x000000fc
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_COMMON_STATUS_TWO_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_FD_LOCK_STATUS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_FD_LOCK_STATUS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_SHFT        0x0

//// Register DDRCC_QLINKPLL1_BAND_SEL_CAL ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR(x)             (x+0x00000a88)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_PHYS(x)             (x+0x00000a88)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_SHFT                         0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_CALIBRATED_BAND_SEL_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_BAND_SEL_CAL_CALIBRATED_BAND_SEL_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR(x)  (x+0x00000a8c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_PHYS(x)  (x+0x00000a8c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_RMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_SHFT              0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_IN(x)    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_SHFT        0x0

//// Register DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR(x)   (x+0x00000a90)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_PHYS(x)   (x+0x00000a90)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_SHFT        0x0

//// Register DDRCC_QLINKPLL1_FD_OUT_HIGH ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR(x)              (x+0x00000a94)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_PHYS(x)              (x+0x00000a94)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_SHFT                          0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_FD_OUT_HIGH_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_HIGH_FD_OUT_HIGH_SHFT            0x0

//// Register DDRCC_QLINKPLL1_FD_OUT_LOW ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR(x)               (x+0x00000a98)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_PHYS(x)               (x+0x00000a98)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_SHFT                           0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_FD_OUT_LOW_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_FD_OUT_LOW_FD_OUT_LOW_SHFT              0x0

//// Register DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1 ////

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR(x)   (x+0x00000a9c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_PHYS(x)   (x+0x00000a9c)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_RMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_SHFT               0
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_IN(x)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR(x), HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_RMSK)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_OUT(x, val) \
	out_dword( HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT        0x0

//// Register DDRCC_FPM_FEA_WT_DEP_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR(x)               (x+0x00000aa0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_PHYS(x)               (x+0x00000aa0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR(x)               (x+0x00000aa4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_PHYS(x)               (x+0x00000aa4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR(x)               (x+0x00000aa8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_PHYS(x)               (x+0x00000aa8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR(x)               (x+0x00000aac)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_PHYS(x)               (x+0x00000aac)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR(x)               (x+0x00000ab0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_PHYS(x)               (x+0x00000ab0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR(x)               (x+0x00000ab4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_PHYS(x)               (x+0x00000ab4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR(x)               (x+0x00000ab8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_PHYS(x)               (x+0x00000ab8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR(x)               (x+0x00000abc)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_PHYS(x)               (x+0x00000abc)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR(x)               (x+0x00000ac0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_PHYS(x)               (x+0x00000ac0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR(x)               (x+0x00000ac4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_PHYS(x)               (x+0x00000ac4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_RMSK                  0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_BMSK      0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_SHFT             0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_BMSK        0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_SHFT               0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_BMSK       0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_SHFT              0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_BMSK          0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_WT_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_WT_SHFT                  0x0

//// Register DDRCC_FPM_FEA_WT_DEP_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR(x)              (x+0x00000ac8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_PHYS(x)              (x+0x00000ac8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_RMSK                 0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_SHFT                          0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_BMSK     0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_BMSK         0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_WT_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_WT_SHFT                 0x0

//// Register DDRCC_FPM_FEA_WT_DEP_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR(x)              (x+0x00000acc)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_PHYS(x)              (x+0x00000acc)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_RMSK                 0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_SHFT                          0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_BMSK     0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_BMSK         0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_WT_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_WT_SHFT                 0x0

//// Register DDRCC_FPM_FEA_WT_DEP_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR(x)              (x+0x00000ad0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_PHYS(x)              (x+0x00000ad0)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_RMSK                 0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_SHFT                          0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_BMSK     0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_BMSK         0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_WT_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_WT_SHFT                 0x0

//// Register DDRCC_FPM_FEA_WT_DEP_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR(x)              (x+0x00000ad4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_PHYS(x)              (x+0x00000ad4)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_RMSK                 0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_SHFT                          0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_BMSK     0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_BMSK         0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_WT_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_WT_SHFT                 0x0

//// Register DDRCC_FPM_FEA_WT_DEP_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR(x)              (x+0x00000ad8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_PHYS(x)              (x+0x00000ad8)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_RMSK                 0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_SHFT                          0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_BMSK     0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_BMSK         0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_WT_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_WT_SHFT                 0x0

//// Register DDRCC_FPM_FEA_WT_DEP_15_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR(x)              (x+0x00000adc)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_PHYS(x)              (x+0x00000adc)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_RMSK                 0x0007ffff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_SHFT                          0
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_BMSK     0x00078000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_SHFT            0xf

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_BMSK      0x00002000
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_SHFT             0xd

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_BMSK         0x00001f00
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_WT_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_WT_SHFT                 0x0

//// Register DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000b0c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000b0c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000b10)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000b10)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000b14)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000b14)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000b24)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000b24)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000b28)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000b28)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000b34)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000b34)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000b3c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000b3c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000b40)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000b40)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000b4c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000b4c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000b54)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000b54)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000b58)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000b58)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000b64)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000b64)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000b6c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000b6c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000b70)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000b70)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000b7c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000b7c)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000b84)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000b84)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000b88)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000b88)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000b94)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000b94)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000ba4)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000ba4)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000ba8)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000ba8)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000bb4)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000bb4)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x)           (x+0x00000bbc)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_PHYS(x)           (x+0x00000bbc)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_RMSK              0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_PWRS_0_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x)           (x+0x00000bc0)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_PHYS(x)           (x+0x00000bc0)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_RMSK              0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_SHFT                       0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_PWRS_0_BMSK       0x01ffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_PWRS_0_SHFT              0x0

//// Register DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x)          (x+0x00000bcc)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_PHYS(x)          (x+0x00000bcc)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_RMSK             0x00001fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_SHFT                      0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_PWRS_0_BMSK      0x00000fff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_PWRS_0_SHFT             0x0

//// Register DDRCC_FPM_PRFS_LUT0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_ADDR(x)                  (x+0x00000bd4)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_PHYS(x)                  (x+0x00000bd4)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_SHFT                              0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_BMSK  0xff000000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_SHFT        0x18

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_BMSK  0x00ff0000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_SHFT        0x10

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_BMSK  0x0000ff00
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_SHFT         0x0

//// Register DDRCC_FPM_PRFS_LUT1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_ADDR(x)                  (x+0x00000bd8)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_PHYS(x)                  (x+0x00000bd8)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_SHFT                              0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_BMSK  0xff000000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_SHFT        0x18

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_BMSK  0x00ff0000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_SHFT        0x10

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_BMSK  0x0000ff00
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_SHFT         0x0

//// Register DDRCC_FPM_PRFS_HI_LUT0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR(x)               (x+0x00000bdc)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_PHYS(x)               (x+0x00000bdc)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_RMSK                  0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_SHFT        0x0

//// Register DDRCC_FPM_PRFS_HI_LUT1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR(x)               (x+0x00000be0)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_PHYS(x)               (x+0x00000be0)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_RMSK                  0xffffffff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_SHFT                           0
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_BMSK 0xff000000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_BMSK 0x0000ff00
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_SHFT        0x8

#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_SHFT        0x0

//// Register DDRCC_FPM_CNTRL_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_ADDR(x)                      (x+0x00000be4)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_PHYS(x)                      (x+0x00000be4)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_RMSK                         0xffe0ffff
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_CLK_ON_CGC_SW_OVRD_BMSK  0x80000000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_CLK_ON_CGC_SW_OVRD_SHFT        0x1f

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_INV_INIT_COMP_BMSK       0x40000000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_INV_INIT_COMP_SHFT             0x1e

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_16_12_BMSK     0x3e000000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_16_12_SHFT           0x19

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_CDC_TRIG_BMSK                0x01000000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_CDC_TRIG_SHFT                      0x18

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_PERIOD_SW_HNDSHK_BMSK    0x00800000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_PERIOD_SW_HNDSHK_SHFT          0x17

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_BMSK      0x00400000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_SHFT            0x16

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_COMP_BMSK         0x00200000
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_COMP_SHFT               0x15

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_BMSK           0x0000ff00
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_11_8_BMSK      0x000000f0
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_11_8_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_INIT_START_BMSK       0x00000008
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_INIT_START_SHFT              0x3

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_HNDSHK_BMSK           0x00000004
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_SW_HNDSHK_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_BMSK              0x00000002
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_SHFT                     0x1

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_WT_CALC_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG_FPM_WT_CALC_EN_SHFT                 0x0

//// Register DDRCC_FPM_CNTRL_CFG1 ////

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_ADDR(x)                     (x+0x00000be8)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_PHYS(x)                     (x+0x00000be8)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_RMSK                        0x00000007
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_TRIGGER_CLEAR_STATUS_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_TRIGGER_CLEAR_STATUS_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_CSR_FEA_ACK_CLEAR_STATUS_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_CSR_FEA_ACK_CLEAR_STATUS_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_FPM_CSR_FEA_REQ_CLEAR_STATUS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_FPM_CNTRL_CFG1_FPM_CSR_FEA_REQ_CLEAR_STATUS_SHFT        0x0

//// Register DDRCC_FPM_RD_BYPASS_CFG ////

#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_ADDR(x)                  (x+0x00000bec)
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_PHYS(x)                  (x+0x00000bec)
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_RMSK                     0x0000000f
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_SHFT                              0
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_EXT_CSR_BYPASS_BMSK  0x00000008
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_EXT_CSR_BYPASS_SHFT         0x3

#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_OUTPUT_INIT_START_MUX_SEL_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_OUTPUT_INIT_START_MUX_SEL_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_SHFT        0x0

//// Register DDRCC_FPM_TOP_STA ////

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_ADDR(x)                        (x+0x00000bf0)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_PHYS(x)                        (x+0x00000bf0)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_RMSK                           0xfff00ff3
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_TOP_STA_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_TOP_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_TOP_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_TOP_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_TOP_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_TOP_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_BMSK 0xf0000000
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_SHFT       0x1c

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_CSR_WR_FSM_ST_BMSK         0x0e000000
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_CSR_WR_FSM_ST_SHFT               0x19

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_CSR_CNT_ST_BMSK            0x01f00000
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_CSR_CNT_ST_SHFT                  0x14

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_BMSK   0x00000800
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_SHFT          0xb

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_FSW_FSM_ST_BMSK            0x00000700
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_FSW_FSM_ST_SHFT                   0x8

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_WKUP_FSM_ST_BMSK           0x000000f0
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_WKUP_FSM_ST_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_SW_INIT_COMP_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_SW_INIT_COMP_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_SW_INIT_START_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA_FPM_SW_INIT_START_SHFT                0x0

//// Register DDRCC_FPM_TOP_STA0 ////

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_ADDR(x)                       (x+0x00000bf4)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_PHYS(x)                       (x+0x00000bf4)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_RMSK                          0x000003ff
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_FPM_MASTER_TRIGGER_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_FPM_MASTER_TRIGGER_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_DDRCC_OR_GCC_MODE_BMSK        0x00000100
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_DDRCC_OR_GCC_MODE_SHFT               0x8

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_FPM_PLL_SEL_BMSK              0x00000080
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_FPM_PLL_SEL_SHFT                     0x7

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_CSR_FEA_ACK_BMSK              0x00000040
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_CSR_FEA_ACK_SHFT                     0x6

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_CSR_FEA_REQ_BMSK              0x00000020
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_CSR_FEA_REQ_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_PRFS_SEL_BMSK                 0x0000001c
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_PRFS_SEL_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_CSR_SLAVE_BUSY_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_CSR_SLAVE_BUSY_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_FPM_TRIGGER_BMSK              0x00000001
#define HWIO_DDR_CC_DDRCC_FPM_TOP_STA0_FPM_TRIGGER_SHFT                     0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR(x)             (x+0x00000c08)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_PHYS(x)             (x+0x00000c08)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR(x)             (x+0x00000c0c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_PHYS(x)             (x+0x00000c0c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR(x)             (x+0x00000c10)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_PHYS(x)             (x+0x00000c10)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR(x)             (x+0x00000c14)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_PHYS(x)             (x+0x00000c14)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR(x)             (x+0x00000c18)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_PHYS(x)             (x+0x00000c18)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR(x)             (x+0x00000c1c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_PHYS(x)             (x+0x00000c1c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR(x)             (x+0x00000c20)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_PHYS(x)             (x+0x00000c20)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR(x)             (x+0x00000c24)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_PHYS(x)             (x+0x00000c24)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR(x)             (x+0x00000c28)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_PHYS(x)             (x+0x00000c28)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR(x)             (x+0x00000c2c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_PHYS(x)             (x+0x00000c2c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR(x)            (x+0x00000c30)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_PHYS(x)            (x+0x00000c30)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR(x)            (x+0x00000c34)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_PHYS(x)            (x+0x00000c34)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR(x)            (x+0x00000c38)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_PHYS(x)            (x+0x00000c38)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR(x)            (x+0x00000c3c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_PHYS(x)            (x+0x00000c3c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF0_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR(x)            (x+0x00000c40)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_PHYS(x)            (x+0x00000c40)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF0_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR(x)             (x+0x00000c44)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_PHYS(x)             (x+0x00000c44)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR(x)             (x+0x00000c48)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_PHYS(x)             (x+0x00000c48)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR(x)             (x+0x00000c4c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_PHYS(x)             (x+0x00000c4c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR(x)             (x+0x00000c50)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_PHYS(x)             (x+0x00000c50)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR(x)             (x+0x00000c54)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_PHYS(x)             (x+0x00000c54)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR(x)             (x+0x00000c58)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_PHYS(x)             (x+0x00000c58)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR(x)             (x+0x00000c5c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_PHYS(x)             (x+0x00000c5c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR(x)             (x+0x00000c60)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_PHYS(x)             (x+0x00000c60)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR(x)             (x+0x00000c64)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_PHYS(x)             (x+0x00000c64)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR(x)             (x+0x00000c68)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_PHYS(x)             (x+0x00000c68)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR(x)            (x+0x00000c6c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_PHYS(x)            (x+0x00000c6c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR(x)            (x+0x00000c70)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_PHYS(x)            (x+0x00000c70)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR(x)            (x+0x00000c74)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_PHYS(x)            (x+0x00000c74)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR(x)            (x+0x00000c78)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_PHYS(x)            (x+0x00000c78)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF1_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR(x)            (x+0x00000c7c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_PHYS(x)            (x+0x00000c7c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF1_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR(x)             (x+0x00000c80)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_PHYS(x)             (x+0x00000c80)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR(x)             (x+0x00000c84)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_PHYS(x)             (x+0x00000c84)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR(x)             (x+0x00000c88)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_PHYS(x)             (x+0x00000c88)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR(x)             (x+0x00000c8c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_PHYS(x)             (x+0x00000c8c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR(x)             (x+0x00000c90)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_PHYS(x)             (x+0x00000c90)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR(x)             (x+0x00000c94)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_PHYS(x)             (x+0x00000c94)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR(x)             (x+0x00000c98)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_PHYS(x)             (x+0x00000c98)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR(x)             (x+0x00000c9c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_PHYS(x)             (x+0x00000c9c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR(x)             (x+0x00000ca0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_PHYS(x)             (x+0x00000ca0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR(x)             (x+0x00000ca4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_PHYS(x)             (x+0x00000ca4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR(x)            (x+0x00000ca8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_PHYS(x)            (x+0x00000ca8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR(x)            (x+0x00000cac)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_PHYS(x)            (x+0x00000cac)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR(x)            (x+0x00000cb0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_PHYS(x)            (x+0x00000cb0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR(x)            (x+0x00000cb4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_PHYS(x)            (x+0x00000cb4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF2_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR(x)            (x+0x00000cb8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_PHYS(x)            (x+0x00000cb8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF2_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR(x)             (x+0x00000cbc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_PHYS(x)             (x+0x00000cbc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR(x)             (x+0x00000cc0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_PHYS(x)             (x+0x00000cc0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR(x)             (x+0x00000cc4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_PHYS(x)             (x+0x00000cc4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR(x)             (x+0x00000cc8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_PHYS(x)             (x+0x00000cc8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR(x)             (x+0x00000ccc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_PHYS(x)             (x+0x00000ccc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR(x)             (x+0x00000cd0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_PHYS(x)             (x+0x00000cd0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR(x)             (x+0x00000cd4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_PHYS(x)             (x+0x00000cd4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR(x)             (x+0x00000cd8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_PHYS(x)             (x+0x00000cd8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR(x)             (x+0x00000cdc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_PHYS(x)             (x+0x00000cdc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR(x)             (x+0x00000ce0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_PHYS(x)             (x+0x00000ce0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR(x)            (x+0x00000ce4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_PHYS(x)            (x+0x00000ce4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR(x)            (x+0x00000ce8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_PHYS(x)            (x+0x00000ce8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR(x)            (x+0x00000cec)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_PHYS(x)            (x+0x00000cec)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR(x)            (x+0x00000cf0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_PHYS(x)            (x+0x00000cf0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF3_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR(x)            (x+0x00000cf4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_PHYS(x)            (x+0x00000cf4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF3_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR(x)             (x+0x00000cf8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_PHYS(x)             (x+0x00000cf8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR(x)             (x+0x00000cfc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_PHYS(x)             (x+0x00000cfc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR(x)             (x+0x00000d00)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_PHYS(x)             (x+0x00000d00)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR(x)             (x+0x00000d04)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_PHYS(x)             (x+0x00000d04)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR(x)             (x+0x00000d08)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_PHYS(x)             (x+0x00000d08)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR(x)             (x+0x00000d0c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_PHYS(x)             (x+0x00000d0c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR(x)             (x+0x00000d10)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_PHYS(x)             (x+0x00000d10)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR(x)             (x+0x00000d14)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_PHYS(x)             (x+0x00000d14)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR(x)             (x+0x00000d18)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_PHYS(x)             (x+0x00000d18)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR(x)             (x+0x00000d1c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_PHYS(x)             (x+0x00000d1c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR(x)            (x+0x00000d20)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_PHYS(x)            (x+0x00000d20)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR(x)            (x+0x00000d24)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_PHYS(x)            (x+0x00000d24)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR(x)            (x+0x00000d28)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_PHYS(x)            (x+0x00000d28)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR(x)            (x+0x00000d2c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_PHYS(x)            (x+0x00000d2c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF4_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR(x)            (x+0x00000d30)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_PHYS(x)            (x+0x00000d30)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF4_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR(x)             (x+0x00000d34)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_PHYS(x)             (x+0x00000d34)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR(x)             (x+0x00000d38)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_PHYS(x)             (x+0x00000d38)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR(x)             (x+0x00000d3c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_PHYS(x)             (x+0x00000d3c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR(x)             (x+0x00000d40)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_PHYS(x)             (x+0x00000d40)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR(x)             (x+0x00000d44)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_PHYS(x)             (x+0x00000d44)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR(x)             (x+0x00000d48)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_PHYS(x)             (x+0x00000d48)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR(x)             (x+0x00000d4c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_PHYS(x)             (x+0x00000d4c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR(x)             (x+0x00000d50)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_PHYS(x)             (x+0x00000d50)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR(x)             (x+0x00000d54)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_PHYS(x)             (x+0x00000d54)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR(x)             (x+0x00000d58)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_PHYS(x)             (x+0x00000d58)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR(x)            (x+0x00000d5c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_PHYS(x)            (x+0x00000d5c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR(x)            (x+0x00000d60)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_PHYS(x)            (x+0x00000d60)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR(x)            (x+0x00000d64)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_PHYS(x)            (x+0x00000d64)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR(x)            (x+0x00000d68)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_PHYS(x)            (x+0x00000d68)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF5_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR(x)            (x+0x00000d6c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_PHYS(x)            (x+0x00000d6c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF5_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR(x)             (x+0x00000d70)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_PHYS(x)             (x+0x00000d70)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR(x)             (x+0x00000d74)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_PHYS(x)             (x+0x00000d74)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR(x)             (x+0x00000d78)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_PHYS(x)             (x+0x00000d78)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR(x)             (x+0x00000d7c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_PHYS(x)             (x+0x00000d7c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR(x)             (x+0x00000d80)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_PHYS(x)             (x+0x00000d80)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR(x)             (x+0x00000d84)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_PHYS(x)             (x+0x00000d84)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR(x)             (x+0x00000d88)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_PHYS(x)             (x+0x00000d88)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR(x)             (x+0x00000d8c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_PHYS(x)             (x+0x00000d8c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR(x)             (x+0x00000d90)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_PHYS(x)             (x+0x00000d90)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR(x)             (x+0x00000d94)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_PHYS(x)             (x+0x00000d94)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR(x)            (x+0x00000d98)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_PHYS(x)            (x+0x00000d98)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR(x)            (x+0x00000d9c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_PHYS(x)            (x+0x00000d9c)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR(x)            (x+0x00000da0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_PHYS(x)            (x+0x00000da0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR(x)            (x+0x00000da4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_PHYS(x)            (x+0x00000da4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF6_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR(x)            (x+0x00000da8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_PHYS(x)            (x+0x00000da8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF6_CTL_14_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_0_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR(x)             (x+0x00000dac)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_PHYS(x)             (x+0x00000dac)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_0_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_1_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR(x)             (x+0x00000db0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_PHYS(x)             (x+0x00000db0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_1_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_2_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR(x)             (x+0x00000db4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_PHYS(x)             (x+0x00000db4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_2_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_3_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR(x)             (x+0x00000db8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_PHYS(x)             (x+0x00000db8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_3_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_4_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR(x)             (x+0x00000dbc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_PHYS(x)             (x+0x00000dbc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_4_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_5_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR(x)             (x+0x00000dc0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_PHYS(x)             (x+0x00000dc0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_5_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_6_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR(x)             (x+0x00000dc4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_PHYS(x)             (x+0x00000dc4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_6_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_7_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR(x)             (x+0x00000dc8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_PHYS(x)             (x+0x00000dc8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_7_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_8_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR(x)             (x+0x00000dcc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_PHYS(x)             (x+0x00000dcc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_8_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_9_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR(x)             (x+0x00000dd0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_PHYS(x)             (x+0x00000dd0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_RMSK                0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_SHFT                         0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_CONTROL_BMSK        0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_9_CFG_CONTROL_SHFT               0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_10_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR(x)            (x+0x00000dd4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_PHYS(x)            (x+0x00000dd4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_10_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_11_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR(x)            (x+0x00000dd8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_PHYS(x)            (x+0x00000dd8)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_11_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_12_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR(x)            (x+0x00000ddc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_PHYS(x)            (x+0x00000ddc)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_12_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_13_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR(x)            (x+0x00000de0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_PHYS(x)            (x+0x00000de0)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_13_CFG_CONTROL_SHFT              0x0

//// Register DDRCC_FPMEXT_PERF7_CTL_14_CFG ////

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR(x)            (x+0x00000de4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_PHYS(x)            (x+0x00000de4)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_RMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_SHFT                        0
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_CONTROL_BMSK       0xffffffff
#define HWIO_DDR_CC_DDRCC_FPMEXT_PERF7_CTL_14_CFG_CONTROL_SHFT              0x0


#endif

