$date
	Sun Oct 23 00:33:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#146291
b1001 !
1"
#146294
b1001 &
b1001 %
1$
#146295
0"
#146298
b11100 &
b11100 %
#146302
b1110 &
b1110 %
#146306
b111 &
b111 %
#146310
b10110 &
b10110 %
#146314
b1011 &
b1011 %
#146318
b100010 &
b100010 %
#146322
b10001 &
b10001 %
#146326
b110100 &
b110100 %
#146330
b11010 &
b11010 %
#146334
b1101 &
b1101 %
#146338
b101000 &
b101000 %
#146342
b10100 &
b10100 %
#146346
b1010 &
b1010 %
#146350
b101 &
b101 %
#146354
b10000 &
b10000 %
#146358
b1000 &
b1000 %
#146362
b100 &
b100 %
#146366
b10 &
b10 %
#146370
b1 &
b1 %
1#
#146374
b0 &
0#
b0 %
0$
#1160438
b101 &
b101 %
1$
b101 !
1"
#1160439
0"
#1160442
b10000 &
b10000 %
#1160446
b1000 &
b1000 %
#1160450
b100 &
b100 %
#1160454
b10 &
b10 %
#1160458
b1 &
b1 %
1#
#1160462
b0 &
0#
b0 %
0$
#2170908
b1101 !
1"
#2170910
b1101 &
b1101 %
1$
#2170911
0"
#2170914
b101000 &
b101000 %
#2170918
b10100 &
b10100 %
#2170922
b1010 &
b1010 %
#2170926
b101 &
b101 %
#2170930
b10000 &
b10000 %
#2170934
b1000 &
b1000 %
#2170938
b100 &
b100 %
#2170942
b10 &
b10 %
#2170946
b1 &
b1 %
1#
#2170950
b0 &
0#
b0 %
0$
#4500012
