\hypertarget{structmibspi_base}{}\doxysection{Структура mibspi\+Base}
\label{structmibspi_base}\index{mibspiBase@{mibspiBase}}


MIBSPI Register Definition.  




{\ttfamily \#include $<$reg\+\_\+mibspi.\+h$>$}

\doxysubsection*{Поля данных}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_acbc9fe1acf08000ba68ea5e70b6b14fa}{GCR0}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a0be2903733c4e4bb87d6e5c19508a94a}{GCR1}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_ab35e134c1ec20005b074d8c2240d4dd0}{INT0}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a366cd98e9c14d4333c9a92a25b531232}{LVL}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_ae5fc990881754e81bfe12fb2694f1de3}{FLG}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_aef60d1b8ce6bdbd0a93e7f9c4e00a65e}{PC0}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a5fc27af839084e4863695a12a57062fb}{PC1}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a90afd8e041f9a59841bc646b80595d8f}{PC2}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a7c1bfd6d5cd8e0a8c2ea9c371bdbb53f}{PC3}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a5a35d298004fc8c040ca2b87e6393c4a}{PC4}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a05b2865692994864c3e890683f09bf9f}{PC5}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_abd391e35a3bac06b22678c75abc354bb}{PC6}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_adb086e87b2a1a5f66c465c9ab38c7f32}{PC7}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_ac9279e2dc82e473c11905a372c3813f0}{PC8}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a595558e4f7971966b1813002360c3e69}{DAT0}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a65c1e61796ae6b97657b55052b61f974}{DAT1}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a142688d33f66d99f3c05fcbbb8cc0053}{BUF}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a225154b8660a1a3f90be6d9eb973a78e}{EMU}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a898114f1d9164a542e0eee45ac32b65e}{DELAY}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a79310c1ce638cabc2a50cd0b8d878963}{DEF}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a53e4ef840458f4c175c46974e46303f0}{FMT0}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a41a7527e35b73ffe376cf8ea84cd4463}{FMT1}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a93bbf1d8e244505c705352d84dcf46dd}{FMT2}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a2b45e26a1596e8618a1fb5ee50e1eb36}{FMT3}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_afe728bec13c8b28a0090a414741a17e9}{INTVECT0}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_ac89399dc4b18e0f20ae8083ca06efb5f}{INTVECT1}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a5536c2df245940d01cf75ff4e5e0c29b}{SRSEL}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a711d67ee8ba48be2f8ce9a6d35ef1c9d}{PMCTRL}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a43e2d1183d1e60b3260459a14558e076}{MIBSPIE}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a332b4fe3d0fbe1b649878676b5343113}{TGITENST}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a87e250dd9336fcb1048ed5e9b9bcb9cc}{TGITENCR}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a7bbe3fcece388ff9b7eb953f46720783}{TGITLVST}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_acca4540b52cda754a4243610996040ff}{TGITLVCR}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a7a79d029fabf4f3440fc648c09068867}{TGINTFLG}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a0c8e85ffda7ebee2c0eecd3f70e163e0}{rsvd1}} \mbox{[}2U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a8d938e446cea8ccadf042cb37df8bb4f}{TICKCNT}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a42595464d3e9ef9de9f0d94509b9312a}{LTGPEND}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a6045889a1c00d946fcbaaed44d654846}{TGCTRL}} \mbox{[}16U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a9c951b19f480260d75f95673b1c67a02}{DMACTRL}} \mbox{[}8U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_aa0ecc51a1a8c95d9936d3b497cd3b5a4}{DMACOUNT}} \mbox{[}8U\mbox{]}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a60d2fd35c18178aeaf931f528efd2655}{DMACNTLEN}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_af7e9341fe6900c82e1dc8f9d31036cfc}{rsvd2}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a2165dcea4fa7f1ce04c65e77d7816fa1}{UERRCTRL}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_aa495ee9052d2595fc6d55aee1a152c04}{UERRSTAT}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_aefd605123d872e8600d51a773775336a}{UERRADDRRX}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_ad955d9d4895c7e298514e740914a2413}{UERRADDRTX}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a6811e3dcb64be197448efbdecce9627a}{RXOVRN\+\_\+\+BUF\+\_\+\+ADDR}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a718cc66e0b1d80c50e38a08f4b98e682}{IOLPKTSTCR}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_a489fd5597dfa83ec53dc837b8095d011}{EXT\+\_\+\+PRESCALE1}}
\item 
uint32 \mbox{\hyperlink{structmibspi_base_ae207e43f3ff254076b0b2b4223e8c568}{EXT\+\_\+\+PRESCALE2}}
\end{DoxyCompactItemize}


\doxysubsection{Подробное описание}
MIBSPI Register Definition. 

This structure is used to access the MIBSPI module registers. 

\doxysubsection{Поля}
\mbox{\Hypertarget{structmibspi_base_a142688d33f66d99f3c05fcbbb8cc0053}\label{structmibspi_base_a142688d33f66d99f3c05fcbbb8cc0053}} 
\index{mibspiBase@{mibspiBase}!BUF@{BUF}}
\index{BUF@{BUF}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{BUF}{BUF}}
{\footnotesize\ttfamily uint32 BUF}

0x0040\+: Receive Buffer \mbox{\Hypertarget{structmibspi_base_a595558e4f7971966b1813002360c3e69}\label{structmibspi_base_a595558e4f7971966b1813002360c3e69}} 
\index{mibspiBase@{mibspiBase}!DAT0@{DAT0}}
\index{DAT0@{DAT0}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DAT0}{DAT0}}
{\footnotesize\ttfamily uint32 DAT0}

0x0038\+: Transmit Data \mbox{\Hypertarget{structmibspi_base_a65c1e61796ae6b97657b55052b61f974}\label{structmibspi_base_a65c1e61796ae6b97657b55052b61f974}} 
\index{mibspiBase@{mibspiBase}!DAT1@{DAT1}}
\index{DAT1@{DAT1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DAT1}{DAT1}}
{\footnotesize\ttfamily uint32 DAT1}

0x003C\+: Transmit Data with Format and Chip Select \mbox{\Hypertarget{structmibspi_base_a79310c1ce638cabc2a50cd0b8d878963}\label{structmibspi_base_a79310c1ce638cabc2a50cd0b8d878963}} 
\index{mibspiBase@{mibspiBase}!DEF@{DEF}}
\index{DEF@{DEF}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DEF}{DEF}}
{\footnotesize\ttfamily uint32 DEF}

0x004C\+: Default Chip Select \mbox{\Hypertarget{structmibspi_base_a898114f1d9164a542e0eee45ac32b65e}\label{structmibspi_base_a898114f1d9164a542e0eee45ac32b65e}} 
\index{mibspiBase@{mibspiBase}!DELAY@{DELAY}}
\index{DELAY@{DELAY}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DELAY}{DELAY}}
{\footnotesize\ttfamily uint32 DELAY}

0x0048\+: Delays \mbox{\Hypertarget{structmibspi_base_a60d2fd35c18178aeaf931f528efd2655}\label{structmibspi_base_a60d2fd35c18178aeaf931f528efd2655}} 
\index{mibspiBase@{mibspiBase}!DMACNTLEN@{DMACNTLEN}}
\index{DMACNTLEN@{DMACNTLEN}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DMACNTLEN}{DMACNTLEN}}
{\footnotesize\ttfamily uint32 DMACNTLEN}

0x0118 -\/ 0x0114\+: DMA Control length \mbox{\Hypertarget{structmibspi_base_aa0ecc51a1a8c95d9936d3b497cd3b5a4}\label{structmibspi_base_aa0ecc51a1a8c95d9936d3b497cd3b5a4}} 
\index{mibspiBase@{mibspiBase}!DMACOUNT@{DMACOUNT}}
\index{DMACOUNT@{DMACOUNT}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DMACOUNT}{DMACOUNT}}
{\footnotesize\ttfamily uint32 DMACOUNT\mbox{[}8U\mbox{]}}

0x00\+F8 -\/ 0x0114\+: DMA Count \mbox{\Hypertarget{structmibspi_base_a9c951b19f480260d75f95673b1c67a02}\label{structmibspi_base_a9c951b19f480260d75f95673b1c67a02}} 
\index{mibspiBase@{mibspiBase}!DMACTRL@{DMACTRL}}
\index{DMACTRL@{DMACTRL}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{DMACTRL}{DMACTRL}}
{\footnotesize\ttfamily uint32 DMACTRL\mbox{[}8U\mbox{]}}

0x00\+D8 -\/ 0x00\+F4\+: DMA Control \mbox{\Hypertarget{structmibspi_base_a225154b8660a1a3f90be6d9eb973a78e}\label{structmibspi_base_a225154b8660a1a3f90be6d9eb973a78e}} 
\index{mibspiBase@{mibspiBase}!EMU@{EMU}}
\index{EMU@{EMU}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{EMU}{EMU}}
{\footnotesize\ttfamily uint32 EMU}

0x0044\+: Emulation Receive Buffer \mbox{\Hypertarget{structmibspi_base_a489fd5597dfa83ec53dc837b8095d011}\label{structmibspi_base_a489fd5597dfa83ec53dc837b8095d011}} 
\index{mibspiBase@{mibspiBase}!EXT\_PRESCALE1@{EXT\_PRESCALE1}}
\index{EXT\_PRESCALE1@{EXT\_PRESCALE1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{EXT\_PRESCALE1}{EXT\_PRESCALE1}}
{\footnotesize\ttfamily uint32 EXT\+\_\+\+PRESCALE1}

0x0138\+: \mbox{\Hypertarget{structmibspi_base_ae207e43f3ff254076b0b2b4223e8c568}\label{structmibspi_base_ae207e43f3ff254076b0b2b4223e8c568}} 
\index{mibspiBase@{mibspiBase}!EXT\_PRESCALE2@{EXT\_PRESCALE2}}
\index{EXT\_PRESCALE2@{EXT\_PRESCALE2}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{EXT\_PRESCALE2}{EXT\_PRESCALE2}}
{\footnotesize\ttfamily uint32 EXT\+\_\+\+PRESCALE2}

0x013C\+: \mbox{\Hypertarget{structmibspi_base_ae5fc990881754e81bfe12fb2694f1de3}\label{structmibspi_base_ae5fc990881754e81bfe12fb2694f1de3}} 
\index{mibspiBase@{mibspiBase}!FLG@{FLG}}
\index{FLG@{FLG}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{FLG}{FLG}}
{\footnotesize\ttfamily uint32 FLG}

0x0010\+: Interrupt flags \mbox{\Hypertarget{structmibspi_base_a53e4ef840458f4c175c46974e46303f0}\label{structmibspi_base_a53e4ef840458f4c175c46974e46303f0}} 
\index{mibspiBase@{mibspiBase}!FMT0@{FMT0}}
\index{FMT0@{FMT0}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{FMT0}{FMT0}}
{\footnotesize\ttfamily uint32 FMT0}

0x0050\+: Data Format 0 \mbox{\Hypertarget{structmibspi_base_a41a7527e35b73ffe376cf8ea84cd4463}\label{structmibspi_base_a41a7527e35b73ffe376cf8ea84cd4463}} 
\index{mibspiBase@{mibspiBase}!FMT1@{FMT1}}
\index{FMT1@{FMT1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{FMT1}{FMT1}}
{\footnotesize\ttfamily uint32 FMT1}

0x0054\+: Data Format 1 \mbox{\Hypertarget{structmibspi_base_a93bbf1d8e244505c705352d84dcf46dd}\label{structmibspi_base_a93bbf1d8e244505c705352d84dcf46dd}} 
\index{mibspiBase@{mibspiBase}!FMT2@{FMT2}}
\index{FMT2@{FMT2}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{FMT2}{FMT2}}
{\footnotesize\ttfamily uint32 FMT2}

0x0058\+: Data Format 2 \mbox{\Hypertarget{structmibspi_base_a2b45e26a1596e8618a1fb5ee50e1eb36}\label{structmibspi_base_a2b45e26a1596e8618a1fb5ee50e1eb36}} 
\index{mibspiBase@{mibspiBase}!FMT3@{FMT3}}
\index{FMT3@{FMT3}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{FMT3}{FMT3}}
{\footnotesize\ttfamily uint32 FMT3}

0x005C\+: Data Format 3 \mbox{\Hypertarget{structmibspi_base_acbc9fe1acf08000ba68ea5e70b6b14fa}\label{structmibspi_base_acbc9fe1acf08000ba68ea5e70b6b14fa}} 
\index{mibspiBase@{mibspiBase}!GCR0@{GCR0}}
\index{GCR0@{GCR0}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{GCR0}{GCR0}}
{\footnotesize\ttfamily uint32 GCR0}

0x0000\+: Global Control 0 \mbox{\Hypertarget{structmibspi_base_a0be2903733c4e4bb87d6e5c19508a94a}\label{structmibspi_base_a0be2903733c4e4bb87d6e5c19508a94a}} 
\index{mibspiBase@{mibspiBase}!GCR1@{GCR1}}
\index{GCR1@{GCR1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{GCR1}{GCR1}}
{\footnotesize\ttfamily uint32 GCR1}

0x0004\+: Global Control 1 \mbox{\Hypertarget{structmibspi_base_ab35e134c1ec20005b074d8c2240d4dd0}\label{structmibspi_base_ab35e134c1ec20005b074d8c2240d4dd0}} 
\index{mibspiBase@{mibspiBase}!INT0@{INT0}}
\index{INT0@{INT0}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{INT0}{INT0}}
{\footnotesize\ttfamily uint32 INT0}

0x0008\+: Interrupt Register \mbox{\Hypertarget{structmibspi_base_afe728bec13c8b28a0090a414741a17e9}\label{structmibspi_base_afe728bec13c8b28a0090a414741a17e9}} 
\index{mibspiBase@{mibspiBase}!INTVECT0@{INTVECT0}}
\index{INTVECT0@{INTVECT0}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{INTVECT0}{INTVECT0}}
{\footnotesize\ttfamily uint32 INTVECT0}

0x0060\+: Interrupt Vector 0 \mbox{\Hypertarget{structmibspi_base_ac89399dc4b18e0f20ae8083ca06efb5f}\label{structmibspi_base_ac89399dc4b18e0f20ae8083ca06efb5f}} 
\index{mibspiBase@{mibspiBase}!INTVECT1@{INTVECT1}}
\index{INTVECT1@{INTVECT1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{INTVECT1}{INTVECT1}}
{\footnotesize\ttfamily uint32 INTVECT1}

0x0064\+: Interrupt Vector 1 \mbox{\Hypertarget{structmibspi_base_a718cc66e0b1d80c50e38a08f4b98e682}\label{structmibspi_base_a718cc66e0b1d80c50e38a08f4b98e682}} 
\index{mibspiBase@{mibspiBase}!IOLPKTSTCR@{IOLPKTSTCR}}
\index{IOLPKTSTCR@{IOLPKTSTCR}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{IOLPKTSTCR}{IOLPKTSTCR}}
{\footnotesize\ttfamily uint32 IOLPKTSTCR}

0x0134\+: IO loopback \mbox{\Hypertarget{structmibspi_base_a42595464d3e9ef9de9f0d94509b9312a}\label{structmibspi_base_a42595464d3e9ef9de9f0d94509b9312a}} 
\index{mibspiBase@{mibspiBase}!LTGPEND@{LTGPEND}}
\index{LTGPEND@{LTGPEND}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{LTGPEND}{LTGPEND}}
{\footnotesize\ttfamily uint32 LTGPEND}

0x0090\+: Last TG End Pointer \mbox{\Hypertarget{structmibspi_base_a366cd98e9c14d4333c9a92a25b531232}\label{structmibspi_base_a366cd98e9c14d4333c9a92a25b531232}} 
\index{mibspiBase@{mibspiBase}!LVL@{LVL}}
\index{LVL@{LVL}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{LVL}{LVL}}
{\footnotesize\ttfamily uint32 LVL}

0x000C\+: Interrupt Level \mbox{\Hypertarget{structmibspi_base_a43e2d1183d1e60b3260459a14558e076}\label{structmibspi_base_a43e2d1183d1e60b3260459a14558e076}} 
\index{mibspiBase@{mibspiBase}!MIBSPIE@{MIBSPIE}}
\index{MIBSPIE@{MIBSPIE}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{MIBSPIE}{MIBSPIE}}
{\footnotesize\ttfamily uint32 MIBSPIE}

0x0070\+: Multi-\/buffer Mode Enable ~\newline
 \mbox{\Hypertarget{structmibspi_base_aef60d1b8ce6bdbd0a93e7f9c4e00a65e}\label{structmibspi_base_aef60d1b8ce6bdbd0a93e7f9c4e00a65e}} 
\index{mibspiBase@{mibspiBase}!PC0@{PC0}}
\index{PC0@{PC0}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC0}{PC0}}
{\footnotesize\ttfamily uint32 PC0}

0x0014\+: Function Pin Enable \mbox{\Hypertarget{structmibspi_base_a5fc27af839084e4863695a12a57062fb}\label{structmibspi_base_a5fc27af839084e4863695a12a57062fb}} 
\index{mibspiBase@{mibspiBase}!PC1@{PC1}}
\index{PC1@{PC1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC1}{PC1}}
{\footnotesize\ttfamily uint32 PC1}

0x0018\+: Pin Direction \mbox{\Hypertarget{structmibspi_base_a90afd8e041f9a59841bc646b80595d8f}\label{structmibspi_base_a90afd8e041f9a59841bc646b80595d8f}} 
\index{mibspiBase@{mibspiBase}!PC2@{PC2}}
\index{PC2@{PC2}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC2}{PC2}}
{\footnotesize\ttfamily uint32 PC2}

0x001C\+: Pin Input Latch \mbox{\Hypertarget{structmibspi_base_a7c1bfd6d5cd8e0a8c2ea9c371bdbb53f}\label{structmibspi_base_a7c1bfd6d5cd8e0a8c2ea9c371bdbb53f}} 
\index{mibspiBase@{mibspiBase}!PC3@{PC3}}
\index{PC3@{PC3}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC3}{PC3}}
{\footnotesize\ttfamily uint32 PC3}

0x0020\+: Pin Output Latch \mbox{\Hypertarget{structmibspi_base_a5a35d298004fc8c040ca2b87e6393c4a}\label{structmibspi_base_a5a35d298004fc8c040ca2b87e6393c4a}} 
\index{mibspiBase@{mibspiBase}!PC4@{PC4}}
\index{PC4@{PC4}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC4}{PC4}}
{\footnotesize\ttfamily uint32 PC4}

0x0024\+: Output Pin Set \mbox{\Hypertarget{structmibspi_base_a05b2865692994864c3e890683f09bf9f}\label{structmibspi_base_a05b2865692994864c3e890683f09bf9f}} 
\index{mibspiBase@{mibspiBase}!PC5@{PC5}}
\index{PC5@{PC5}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC5}{PC5}}
{\footnotesize\ttfamily uint32 PC5}

0x0028\+: Output Pin Clr \mbox{\Hypertarget{structmibspi_base_abd391e35a3bac06b22678c75abc354bb}\label{structmibspi_base_abd391e35a3bac06b22678c75abc354bb}} 
\index{mibspiBase@{mibspiBase}!PC6@{PC6}}
\index{PC6@{PC6}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC6}{PC6}}
{\footnotesize\ttfamily uint32 PC6}

0x002C\+: Open Drain Output Enable \mbox{\Hypertarget{structmibspi_base_adb086e87b2a1a5f66c465c9ab38c7f32}\label{structmibspi_base_adb086e87b2a1a5f66c465c9ab38c7f32}} 
\index{mibspiBase@{mibspiBase}!PC7@{PC7}}
\index{PC7@{PC7}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC7}{PC7}}
{\footnotesize\ttfamily uint32 PC7}

0x0030\+: Pullup/\+Pulldown Disable \mbox{\Hypertarget{structmibspi_base_ac9279e2dc82e473c11905a372c3813f0}\label{structmibspi_base_ac9279e2dc82e473c11905a372c3813f0}} 
\index{mibspiBase@{mibspiBase}!PC8@{PC8}}
\index{PC8@{PC8}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PC8}{PC8}}
{\footnotesize\ttfamily uint32 PC8}

0x0034\+: Pullup/\+Pulldown Selection \mbox{\Hypertarget{structmibspi_base_a711d67ee8ba48be2f8ce9a6d35ef1c9d}\label{structmibspi_base_a711d67ee8ba48be2f8ce9a6d35ef1c9d}} 
\index{mibspiBase@{mibspiBase}!PMCTRL@{PMCTRL}}
\index{PMCTRL@{PMCTRL}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{PMCTRL}{PMCTRL}}
{\footnotesize\ttfamily uint32 PMCTRL}

0x006C\+: Parallel Mode Control \mbox{\Hypertarget{structmibspi_base_a0c8e85ffda7ebee2c0eecd3f70e163e0}\label{structmibspi_base_a0c8e85ffda7ebee2c0eecd3f70e163e0}} 
\index{mibspiBase@{mibspiBase}!rsvd1@{rsvd1}}
\index{rsvd1@{rsvd1}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{rsvd1}{rsvd1}}
{\footnotesize\ttfamily uint32 rsvd1\mbox{[}2U\mbox{]}}

0x0088\+: Reserved \mbox{\Hypertarget{structmibspi_base_af7e9341fe6900c82e1dc8f9d31036cfc}\label{structmibspi_base_af7e9341fe6900c82e1dc8f9d31036cfc}} 
\index{mibspiBase@{mibspiBase}!rsvd2@{rsvd2}}
\index{rsvd2@{rsvd2}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{rsvd2}{rsvd2}}
{\footnotesize\ttfamily uint32 rsvd2}

0x011C\+: Reserved \mbox{\Hypertarget{structmibspi_base_a6811e3dcb64be197448efbdecce9627a}\label{structmibspi_base_a6811e3dcb64be197448efbdecce9627a}} 
\index{mibspiBase@{mibspiBase}!RXOVRN\_BUF\_ADDR@{RXOVRN\_BUF\_ADDR}}
\index{RXOVRN\_BUF\_ADDR@{RXOVRN\_BUF\_ADDR}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{RXOVRN\_BUF\_ADDR}{RXOVRN\_BUF\_ADDR}}
{\footnotesize\ttfamily uint32 RXOVRN\+\_\+\+BUF\+\_\+\+ADDR}

0x0130\+: RXRAM Overrun Buffer Address \mbox{\Hypertarget{structmibspi_base_a5536c2df245940d01cf75ff4e5e0c29b}\label{structmibspi_base_a5536c2df245940d01cf75ff4e5e0c29b}} 
\index{mibspiBase@{mibspiBase}!SRSEL@{SRSEL}}
\index{SRSEL@{SRSEL}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{SRSEL}{SRSEL}}
{\footnotesize\ttfamily uint32 SRSEL}

0x0068\+: Slew Rate Select \mbox{\Hypertarget{structmibspi_base_a6045889a1c00d946fcbaaed44d654846}\label{structmibspi_base_a6045889a1c00d946fcbaaed44d654846}} 
\index{mibspiBase@{mibspiBase}!TGCTRL@{TGCTRL}}
\index{TGCTRL@{TGCTRL}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TGCTRL}{TGCTRL}}
{\footnotesize\ttfamily uint32 TGCTRL\mbox{[}16U\mbox{]}}

0x0098 -\/ 0x00\+D4\+: Transfer Group Control \mbox{\Hypertarget{structmibspi_base_a7a79d029fabf4f3440fc648c09068867}\label{structmibspi_base_a7a79d029fabf4f3440fc648c09068867}} 
\index{mibspiBase@{mibspiBase}!TGINTFLG@{TGINTFLG}}
\index{TGINTFLG@{TGINTFLG}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TGINTFLG}{TGINTFLG}}
{\footnotesize\ttfamily uint32 TGINTFLG}

0x0084\+: Transfer Group Interrupt Flag \mbox{\Hypertarget{structmibspi_base_a87e250dd9336fcb1048ed5e9b9bcb9cc}\label{structmibspi_base_a87e250dd9336fcb1048ed5e9b9bcb9cc}} 
\index{mibspiBase@{mibspiBase}!TGITENCR@{TGITENCR}}
\index{TGITENCR@{TGITENCR}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TGITENCR}{TGITENCR}}
{\footnotesize\ttfamily uint32 TGITENCR}

0x0078\+: TG Interrupt Enable Clear \mbox{\Hypertarget{structmibspi_base_a332b4fe3d0fbe1b649878676b5343113}\label{structmibspi_base_a332b4fe3d0fbe1b649878676b5343113}} 
\index{mibspiBase@{mibspiBase}!TGITENST@{TGITENST}}
\index{TGITENST@{TGITENST}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TGITENST}{TGITENST}}
{\footnotesize\ttfamily uint32 TGITENST}

0x0074\+: TG Interrupt Enable Set \mbox{\Hypertarget{structmibspi_base_acca4540b52cda754a4243610996040ff}\label{structmibspi_base_acca4540b52cda754a4243610996040ff}} 
\index{mibspiBase@{mibspiBase}!TGITLVCR@{TGITLVCR}}
\index{TGITLVCR@{TGITLVCR}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TGITLVCR}{TGITLVCR}}
{\footnotesize\ttfamily uint32 TGITLVCR}

0x0080\+: Transfer Group Interrupt Level Clear \mbox{\Hypertarget{structmibspi_base_a7bbe3fcece388ff9b7eb953f46720783}\label{structmibspi_base_a7bbe3fcece388ff9b7eb953f46720783}} 
\index{mibspiBase@{mibspiBase}!TGITLVST@{TGITLVST}}
\index{TGITLVST@{TGITLVST}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TGITLVST}{TGITLVST}}
{\footnotesize\ttfamily uint32 TGITLVST}

0x007C\+: Transfer Group Interrupt Level Set \mbox{\Hypertarget{structmibspi_base_a8d938e446cea8ccadf042cb37df8bb4f}\label{structmibspi_base_a8d938e446cea8ccadf042cb37df8bb4f}} 
\index{mibspiBase@{mibspiBase}!TICKCNT@{TICKCNT}}
\index{TICKCNT@{TICKCNT}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{TICKCNT}{TICKCNT}}
{\footnotesize\ttfamily uint32 TICKCNT}

0x0090\+: Tick Counter \mbox{\Hypertarget{structmibspi_base_aefd605123d872e8600d51a773775336a}\label{structmibspi_base_aefd605123d872e8600d51a773775336a}} 
\index{mibspiBase@{mibspiBase}!UERRADDRRX@{UERRADDRRX}}
\index{UERRADDRRX@{UERRADDRRX}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{UERRADDRRX}{UERRADDRRX}}
{\footnotesize\ttfamily uint32 UERRADDRRX}

0x0128\+: RXRAM Uncorrectable Parity Error Address \mbox{\Hypertarget{structmibspi_base_ad955d9d4895c7e298514e740914a2413}\label{structmibspi_base_ad955d9d4895c7e298514e740914a2413}} 
\index{mibspiBase@{mibspiBase}!UERRADDRTX@{UERRADDRTX}}
\index{UERRADDRTX@{UERRADDRTX}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{UERRADDRTX}{UERRADDRTX}}
{\footnotesize\ttfamily uint32 UERRADDRTX}

0x012C\+: TXRAM Uncorrectable Parity Error Address \mbox{\Hypertarget{structmibspi_base_a2165dcea4fa7f1ce04c65e77d7816fa1}\label{structmibspi_base_a2165dcea4fa7f1ce04c65e77d7816fa1}} 
\index{mibspiBase@{mibspiBase}!UERRCTRL@{UERRCTRL}}
\index{UERRCTRL@{UERRCTRL}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{UERRCTRL}{UERRCTRL}}
{\footnotesize\ttfamily uint32 UERRCTRL}

0x0120\+: Multi-\/buffer RAM Uncorrectable Parity Error Control \mbox{\Hypertarget{structmibspi_base_aa495ee9052d2595fc6d55aee1a152c04}\label{structmibspi_base_aa495ee9052d2595fc6d55aee1a152c04}} 
\index{mibspiBase@{mibspiBase}!UERRSTAT@{UERRSTAT}}
\index{UERRSTAT@{UERRSTAT}!mibspiBase@{mibspiBase}}
\doxysubsubsection{\texorpdfstring{UERRSTAT}{UERRSTAT}}
{\footnotesize\ttfamily uint32 UERRSTAT}

0x0124\+: Multi-\/buffer RAM Uncorrectable Parity Error Status 

Объявления и описания членов структуры находятся в файле\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{reg__mibspi_8h}{reg\+\_\+mibspi.\+h}}\end{DoxyCompactItemize}
