// Seed: 1564644098
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    input  wire id_2,
    input  wor  id_3,
    output wand id_4
);
  supply0 id_6;
  wire id_7;
  supply1 id_8 = id_6;
  tri id_9, id_10;
  assign id_8 = (1);
  tri1 id_11, id_12 = -1'd0;
  wire id_13;
  assign id_8 = -1;
  bit id_14, id_15, id_16;
  assign id_12 = -1'b0;
  tri id_17;
  always_comb @(~id_12 == -1'b0) @(posedge 1) id_16 <= -1;
  assign id_9 = id_12;
  wire id_18;
  assign id_4 = id_3;
  assign id_9 = {1, -1};
  module_0 modCall_1 ();
  assign id_9 = id_14 - id_17;
  wire id_19;
endmodule
