###############################################################################
# Copyright (c) 2025, Advanced Micro Devices, Inc. All rights reserved.
#
# See LICENSE for license information.
#
# Acknowledgement:
#   The persistent FP8 GEMM kernels in this file are adapted from tritonBLAS
#   (https://github.com/ROCm/tritonBLAS). We thank the tritonBLAS authors
#   for their high-quality Triton kernel implementations on AMD GPUs.
###############################################################################

"""
FP8 GEMM Triton persistent kernels.

Contains:
  Tensorwise (per-tensor) scaling:
    - _fp8_persistent_gemm_kernel: Core persistent kernel
    - gemm_fp8_tensorwise_triton_kernel: Public API

  Rowwise (per-row/per-col vector) scaling:
    - _fp8_rowwise_persistent_gemm_kernel: Core persistent kernel
    - gemm_fp8_rowwise_triton_kernel: Public API

  Blockwise scaling:
    - _blockwise_fp8_unified_kernel: Single jit body shared by NT/NN/TN.
      Layout differences (A/B K-contiguity, B-scale 2D vs 1D, EVEN_K fast
      path, transposed-store epilogue) are guarded by `tl.constexpr` flags
      so each (key tuple) compiles to an independent binary.
    - _blockwise_fp8_{nt,nn,tn}_kernel: Layout-specialised `triton.autotune`
      wrappers around the unified jit body. Each owns its own config search
      space and best-config cache (NT: 96 configs, NN: 144 with
      matrix_instr_nonkdim=16 stack on BM=256, TN: 64 without num_stages=3).
    - gemm_fp8_blockwise_triton_kernel: Unified public API (NT/NN/TN).

Environment variable: PRIMUS_TURBO_GEMM_BACKEND=TRITON activates these kernels.
"""

from __future__ import annotations

import itertools

import torch
import triton
import triton.language as tl

from primus_turbo.pytorch.core.utils import is_gfx950
from primus_turbo.triton.gemm.gemm_kernel import NUM_XCDS, _chiplet_transform_chunked
from primus_turbo.triton.utils.origami import (
    origama_compute_sk_grid,
    origama_hardware_info,
    origama_select_params,
)
from primus_turbo.triton.utils.triton_knobs_helper import (
    scoped_amd_knobs,
    scoped_amd_triton_knobs,
)

# ###########################################################################
#
#  PART 1 — TENSORWISE (per-tensor) FP8 GEMM
#
# ###########################################################################


def offline_select_fp8(M, N, K, s_ak, s_bk):
    """FP8 config selection from MI300X bench data (out_fp8_gemm_persistent_full.yaml, 184 entries).

    Stride → layout:
      TN (trans_a=False, trans_b=True):  s_ak=1, s_bk=1   → C = A @ B^T
      TT (trans_a=False, trans_b=False): s_ak=1, s_bk≠1   → C = A @ B
      NT (trans_a=True,  trans_b=False): s_ak≠1, s_bk≠1   → C = A^T @ B

    Returns (BM, BN, BK, GM, NUM_SMS, CHUNK, CA, CB).
    """
    is_tn = s_ak == 1 and s_bk == 1

    tiles_m = (M + 255) // 256
    tiles_n = (N + 255) // 256

    # ── Block sizes (97% = 256×256, BK depends on layout) ──
    BM, BN = 256, 256
    BK = 128 if is_tn else 64  # TN→128 (84%), TT→64 (100%), NT→64 (91%)

    # TN with N≈3584 (tiles_n≤14) + M≥8192 (tiles_m≥32): 128×128×128
    # quadruples tile count for CU utilisation (448→1792)
    if is_tn and tiles_n <= 14 and tiles_m >= 32:
        BM, BN, BK = 128, 128, 128

    # Recalculate tiles with actual block sizes
    tiles_m = (M + BM - 1) // BM
    tiles_n = (N + BN - 1) // BN
    total_tiles = tiles_m * tiles_n

    cu_count = origama_hardware_info().N_CU

    # ── NUM_SMS ──
    # tiles <= ~5 waves (cu*5): sk_grid for wave efficiency
    # tiles > ~5 waves: data-parallel (avoids regression at tiles>=1792)
    if total_tiles <= cu_count * 5:
        num_sms = origama_compute_sk_grid(M, N, K, BM, BN, BK, cu_count)
    else:
        num_sms = total_tiles

    # ── GROUP_SIZE_M ──
    # small tiles: GM=8 (87%); TN large: GM=4 (62%); TT/NT large: GM=5 (68-75%)
    if min(tiles_m, tiles_n) < 16:
        group_m = 8
    elif is_tn:
        group_m = 4
    else:
        group_m = 5

    # ── CHUNK_SIZE ──
    # persistent mode benefits from smaller chunks; data-parallel prefers 64
    if num_sms < total_tiles:
        chunk = min(32, max(1, num_sms // NUM_XCDS))
    else:
        chunk = 64

    return BM, BN, BK, group_m, num_sms, chunk, ".ca", ".ca"


@triton.jit()
def _fp8_persistent_gemm_kernel(
    A,
    B,
    C,
    A_scale_ptr,
    B_scale_ptr,
    M,
    N,
    K,
    stride_am,
    stride_bn,
    stride_cm,
    stride_cn,
    stride_ak: tl.constexpr,
    stride_bk: tl.constexpr,
    BLOCK_SIZE_M: tl.constexpr,
    BLOCK_SIZE_N: tl.constexpr,
    BLOCK_SIZE_K: tl.constexpr,
    GROUP_SIZE_M: tl.constexpr,
    NUM_SMS: tl.constexpr,
    NUM_XCDS: tl.constexpr,
    CHUNK_SIZE: tl.constexpr,
    EVEN_K: tl.constexpr,
    CACHE_MODIFIER_A: tl.constexpr,
    CACHE_MODIFIER_B: tl.constexpr,
    BETA_IS_ONE: tl.constexpr = False,
):
    """Persistent per-tensor-scaled FP8 GEMM."""
    pid = tl.program_id(0)
    if NUM_XCDS != 1:
        pid = _chiplet_transform_chunked(pid, NUM_SMS, NUM_XCDS, CHUNK_SIZE)
    num_pid_m = tl.cdiv(M, BLOCK_SIZE_M)
    num_pid_n = tl.cdiv(N, BLOCK_SIZE_N)
    total_tiles = num_pid_m * num_pid_n

    tl.assume(stride_am > 0)
    tl.assume(stride_ak > 0)
    tl.assume(stride_bn > 0)
    tl.assume(stride_bk > 0)
    tl.assume(stride_cm > 0)
    tl.assume(stride_cn > 0)

    # Load per-tensor scales once (scalar)
    scale_a = tl.load(A_scale_ptr)
    scale_b = tl.load(B_scale_ptr)
    scale = scale_a * scale_b

    acc_dtype = tl.float32

    for tile_id in range(pid, total_tiles, NUM_SMS):
        num_pid_in_group = GROUP_SIZE_M * num_pid_n
        group_id = tile_id // num_pid_in_group
        first_pid_m = group_id * GROUP_SIZE_M
        group_size_m = min(num_pid_m - first_pid_m, GROUP_SIZE_M)
        pid_m = first_pid_m + ((tile_id % num_pid_in_group) % group_size_m)
        pid_n = (tile_id % num_pid_in_group) // group_size_m
        tl.assume(pid_m >= 0)
        tl.assume(pid_n >= 0)

        rm = (pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)) % M
        rn = (pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)) % N
        rk = tl.arange(0, BLOCK_SIZE_K)
        rm = tl.max_contiguous(tl.multiple_of(rm, BLOCK_SIZE_M), BLOCK_SIZE_M)
        rn = tl.max_contiguous(tl.multiple_of(rn, BLOCK_SIZE_N), BLOCK_SIZE_N)
        # Use int64 offsets for pointer arithmetic to prevent int32 overflow with large matrices
        A_BASE = A + rm[:, None].to(tl.int64) * stride_am + rk[None, :].to(tl.int64) * stride_ak
        B_BASE = B + rk[:, None].to(tl.int64) * stride_bk + rn[None, :].to(tl.int64) * stride_bn

        loop_k = tl.cdiv(K, BLOCK_SIZE_K)
        if not EVEN_K:
            loop_k -= 1
        tl.assume(loop_k > 1)

        acc = tl.zeros((BLOCK_SIZE_M, BLOCK_SIZE_N), dtype=acc_dtype)
        for k in range(0, loop_k):
            if stride_ak == 1:
                a = tl.load(tl.multiple_of(A_BASE, (1, 16)), cache_modifier=CACHE_MODIFIER_A)
            else:
                a = tl.load(tl.multiple_of(A_BASE, (16, 1)), cache_modifier=CACHE_MODIFIER_A)

            if stride_bk == 1:
                b = tl.load(tl.multiple_of(B_BASE, (16, 1)), cache_modifier=CACHE_MODIFIER_B)
            else:
                b = tl.load(tl.multiple_of(B_BASE, (1, 16)), cache_modifier=CACHE_MODIFIER_B)

            acc += tl.dot(a, b)
            A_BASE += BLOCK_SIZE_K * stride_ak
            B_BASE += BLOCK_SIZE_K * stride_bk

        if not EVEN_K:
            k = loop_k
            rk = k * BLOCK_SIZE_K + tl.arange(0, BLOCK_SIZE_K)
            A_BASE = A + rm[:, None].to(tl.int64) * stride_am + rk[None, :].to(tl.int64) * stride_ak
            B_BASE = B + rk[:, None].to(tl.int64) * stride_bk + rn[None, :].to(tl.int64) * stride_bn
            if stride_ak == 1:
                A_BASE = tl.multiple_of(A_BASE, (1, 16))
            else:
                A_BASE = tl.multiple_of(A_BASE, (16, 1))
            if stride_bk == 1:
                B_BASE = tl.multiple_of(B_BASE, (16, 1))
            else:
                B_BASE = tl.multiple_of(B_BASE, (1, 16))
            a = tl.load(A_BASE, mask=rk[None, :] < K, other=0.0, cache_modifier=CACHE_MODIFIER_A)
            b = tl.load(B_BASE, mask=rk[:, None] < K, other=0.0, cache_modifier=CACHE_MODIFIER_B)
            acc += tl.dot(a, b)

        # Apply per-tensor scale
        acc *= scale

        rm = (pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)) % M
        rn = (pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)) % N
        rm = tl.max_contiguous(tl.multiple_of(rm, BLOCK_SIZE_M), BLOCK_SIZE_M)
        rn = tl.max_contiguous(tl.multiple_of(rn, BLOCK_SIZE_N), BLOCK_SIZE_N)
        c_mask = (rm[:, None] < M) & (rn[None, :] < N)
        C_ = C + rm[:, None].to(tl.int64) * stride_cm + rn[None, :].to(tl.int64) * stride_cn
        if BETA_IS_ONE:
            acc += tl.load(C_, mask=c_mask, other=0.0).to(acc_dtype)
        c = acc.to(C.type.element_ty)
        tl.store(C_, c, c_mask)


# ═══════════════════════════════════════════════════════════════════════════════
# Tensorwise FP8 GEMM Public API
# ═══════════════════════════════════════════════════════════════════════════════


@scoped_amd_knobs
def gemm_fp8_tensorwise_triton_kernel(
    a: torch.Tensor,
    a_scale_inv: torch.Tensor,
    b: torch.Tensor,
    b_scale_inv: torch.Tensor,
    trans_a: bool = False,
    trans_b: bool = True,
    out_dtype: torch.dtype = torch.bfloat16,
    trans_c: bool = False,
    beta: float = 0.0,
    out: torch.Tensor | None = None,
) -> torch.Tensor:
    """General-purpose FP8 GEMM with per-tensor scaling.

    Computes: C = beta * C + op(A) @ op(B) * a_scale_inv * b_scale_inv
    If trans_c=True, returns C^T (contiguous, shape N×M).

    Args:
        a: FP8 input matrix.
        a_scale_inv: Per-tensor dequantization scale for A, shape (1,), fp32.
        b: FP8 input matrix.
        b_scale_inv: Per-tensor dequantization scale for B, shape (1,), fp32.
        trans_a: Whether A is transposed.
        trans_b: Whether B is transposed.
        out_dtype: Output dtype (default bfloat16). Ignored when ``out`` is given,
            since the kernel then writes in whatever dtype ``out`` has.
        trans_c: If True, return transposed output C^T (shape N×M).
        beta: Either ``0.0`` (overwrite, the default) or ``1.0`` (accumulate:
            ``out += op(A) @ op(B)``); no other value is supported. ``beta=1.0``
            requires ``out`` and folds the accumulation into the GEMM epilogue,
            removing the separate elementwise add the caller would otherwise run
            over the whole output.
        out: Optional pre-allocated output buffer, shape (N, M) if ``trans_c``
            else (M, N). When given, the kernel writes (or accumulates, see
            ``beta``) into it instead of allocating. Strides are read off the
            tensor, so non-contiguous views are fine.

    Returns:
        C of shape (M, N) if trans_c=False, or (N, M) if trans_c=True.
    """
    # C^T = (op(A) @ op(B))^T = op(B)^T @ op(A)^T, so swapping the operands lets the
    # kernel write the transposed result directly. Everything below then works on a
    # plain row-major store: no swapped output strides, which would make the beta=1
    # read-back column-major and force Triton to stage it through LDS (a 256x256 fp32
    # tile needs 256KB, over the 160KB limit).
    if trans_c:
        a, b = b, a
        a_scale_inv, b_scale_inv = b_scale_inv, a_scale_inv
        trans_a, trans_b = not trans_b, not trans_a

    if trans_a:
        K, M = a.shape
        A_view = a.T
    else:
        M, K = a.shape
        A_view = a

    if trans_b:
        N, K2 = b.shape
        B_view = b.T
    else:
        K2, N = b.shape
        B_view = b

    assert K == K2, f"K mismatch: A gives K={K}, B gives K={K2}"

    # Ensure views have proper strides (no broadcast/expand zeros from autograd)
    if A_view.stride(0) == 0 or A_view.stride(1) == 0:
        A_view = A_view.contiguous()
    if B_view.stride(0) == 0 or B_view.stride(1) == 0:
        B_view = B_view.contiguous()

    out_shape = (M, N)
    assert beta in (0.0, 1.0), f"Only beta=0 (overwrite) or beta=1 (accumulate) supported, got {beta}"
    if out is None:
        assert beta == 0.0, "beta=1.0 requires an explicit `out` buffer to accumulate into"
        out = torch.empty(out_shape, device=a.device, dtype=out_dtype)
    else:
        assert tuple(out.shape) == out_shape, f"out shape {tuple(out.shape)} must equal {out_shape}"
        assert out.device == a.device, "out must be on same device as a"

    stride_cm = out.stride(0)
    stride_cn = out.stride(1)

    # Stride constexprs for compiler optimisation
    s_ak = A_view.stride(1)
    s_bk = B_view.stride(0)

    if is_gfx950():
        # gfx950 FP8: uniform 256×256×128 / stages=2 across all layouts (164-entry tuning).
        block_m, block_n, block_k = 256, 256, 128
        chunk_size, waves_per_eu = 32, 0
        cache_a, cache_b = ".ca", ".ca"

        tiles_m = (M + block_m - 1) // block_m
        tiles_n = (N + block_n - 1) // block_n
        min_tile = min(tiles_m, tiles_n)
        is_tn = s_ak == 1 and s_bk == 1
        group_m = 8 if min_tile < 16 else (4 if is_tn else 5)

        cu_count = origama_hardware_info().N_CU

        origami_params = origama_select_params(
            M,
            N,
            K,
            out_dtype,
            A_view.dtype,
            B_view.dtype,
            trans_a=trans_a,
            trans_b=trans_b,
        )
        if origami_params is not None:
            om, on, ok, ogm, oca, ocb = origami_params
            if min(om, on) >= 128 and ok == block_k:
                block_m, block_n, group_m = om, on, ogm

        num_sms = origama_compute_sk_grid(M, N, K, block_m, block_n, block_k, cu_count)
    else:
        # gfx942 path
        block_m, block_n, block_k, group_m, num_sms, chunk_size, cache_a, cache_b = offline_select_fp8(
            M, N, K, s_ak, s_bk
        )
        waves_per_eu = 0
        origami_params = origama_select_params(
            M,
            N,
            K,
            out_dtype,
            A_view.dtype,
            B_view.dtype,
            trans_a=trans_a,
            trans_b=trans_b,
        )
        if origami_params is not None:
            om, on, ok, ogm, oca, ocb = origami_params
            if (om, on, ok) == (block_m, block_n, block_k):
                group_m = ogm
                cache_a, cache_b = oca, ocb

    args = (
        A_view,
        B_view,
        out,
        a_scale_inv,
        b_scale_inv,
        M,
        N,
        K,
        A_view.stride(0),
        B_view.stride(1),
        stride_cm,
        stride_cn,
    )
    even_k = K % block_k == 0
    _fp8_persistent_gemm_kernel[(num_sms,)](
        *args,
        stride_ak=s_ak,
        stride_bk=s_bk,
        BLOCK_SIZE_M=block_m,
        BLOCK_SIZE_N=block_n,
        BLOCK_SIZE_K=block_k,
        GROUP_SIZE_M=group_m,
        NUM_SMS=num_sms,
        NUM_XCDS=NUM_XCDS,
        CHUNK_SIZE=chunk_size,
        EVEN_K=even_k,
        CACHE_MODIFIER_A=cache_a,
        CACHE_MODIFIER_B=cache_b,
        BETA_IS_ONE=(beta == 1.0),
        num_warps=8,
        num_stages=2,
        waves_per_eu=waves_per_eu,
        matrix_instr_nonkdim=16,
        kpack=1,
    )
    return out


# ###########################################################################
#
#  PART 1.5 — ROWWISE (per-row / per-col vector) FP8 GEMM
#
# ###########################################################################


# ═══════════════════════════════════════════════════════════════════════════════
# Rowwise FP8 persistent kernel
#
# Identical to the tensorwise kernel except:
#   - A_scale_ptr is (M,) fp32 and B_scale_ptr is (N,) fp32
#   - Scale is applied as  acc *= a_scale[rm][:, None] * b_scale[rn][None, :]
# ═══════════════════════════════════════════════════════════════════════════════


@triton.jit()
def _fp8_rowwise_persistent_gemm_kernel(
    A,
    B,
    C,
    A_scale_ptr,  # (M,) fp32 — per output-row scale
    B_scale_ptr,  # (N,) fp32 — per output-col scale
    M,
    N,
    K,
    stride_am,
    stride_bn,
    stride_cm,
    stride_cn,
    stride_ak: tl.constexpr,
    stride_bk: tl.constexpr,
    BLOCK_SIZE_M: tl.constexpr,
    BLOCK_SIZE_N: tl.constexpr,
    BLOCK_SIZE_K: tl.constexpr,
    GROUP_SIZE_M: tl.constexpr,
    NUM_SMS: tl.constexpr,
    NUM_XCDS: tl.constexpr,
    CHUNK_SIZE: tl.constexpr,
    EVEN_K: tl.constexpr,
    CACHE_MODIFIER_A: tl.constexpr,
    CACHE_MODIFIER_B: tl.constexpr,
):
    """Persistent FP8 GEMM kernel with per-row/per-col vector scaling.

    Computes: C[m,n] = (sum_k A[m,k] * B[k,n]) * a_scale[m] * b_scale[n]

    Kernel structure mirrors ``_fp8_persistent_gemm_kernel`` (tensorwise)
    and the standalone ``fp8_gemm_8192_mi300.py`` benchmark kernel.
    """
    pid = tl.program_id(0)
    if NUM_XCDS != 1:
        pid = _chiplet_transform_chunked(pid, NUM_SMS, NUM_XCDS, CHUNK_SIZE)
    num_pid_m = tl.cdiv(M, BLOCK_SIZE_M)
    num_pid_n = tl.cdiv(N, BLOCK_SIZE_N)
    total_tiles = num_pid_m * num_pid_n

    tl.assume(stride_am > 0)
    tl.assume(stride_ak > 0)
    tl.assume(stride_bn > 0)
    tl.assume(stride_bk > 0)
    tl.assume(stride_cm > 0)
    tl.assume(stride_cn > 0)

    acc_dtype = tl.float32

    for tile_id in range(pid, total_tiles, NUM_SMS):
        num_pid_in_group = GROUP_SIZE_M * num_pid_n
        group_id = tile_id // num_pid_in_group
        first_pid_m = group_id * GROUP_SIZE_M
        group_size_m = min(num_pid_m - first_pid_m, GROUP_SIZE_M)
        pid_m = first_pid_m + ((tile_id % num_pid_in_group) % group_size_m)
        pid_n = (tile_id % num_pid_in_group) // group_size_m
        tl.assume(pid_m >= 0)
        tl.assume(pid_n >= 0)

        rm = (pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)) % M
        rn = (pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)) % N
        rk = tl.arange(0, BLOCK_SIZE_K)
        rm = tl.max_contiguous(tl.multiple_of(rm, BLOCK_SIZE_M), BLOCK_SIZE_M)
        rn = tl.max_contiguous(tl.multiple_of(rn, BLOCK_SIZE_N), BLOCK_SIZE_N)
        # Use int64 offsets for pointer arithmetic to prevent int32 overflow with large matrices
        A_BASE = A + rm[:, None].to(tl.int64) * stride_am + rk[None, :].to(tl.int64) * stride_ak
        B_BASE = B + rk[:, None].to(tl.int64) * stride_bk + rn[None, :].to(tl.int64) * stride_bn

        loop_k = tl.cdiv(K, BLOCK_SIZE_K)
        if not EVEN_K:
            loop_k -= 1
        tl.assume(loop_k > 1)

        acc = tl.zeros((BLOCK_SIZE_M, BLOCK_SIZE_N), dtype=acc_dtype)
        for k in range(0, loop_k):
            if stride_ak == 1:
                a = tl.load(tl.multiple_of(A_BASE, (1, 16)), cache_modifier=CACHE_MODIFIER_A)
            else:
                a = tl.load(tl.multiple_of(A_BASE, (16, 1)), cache_modifier=CACHE_MODIFIER_A)

            if stride_bk == 1:
                b = tl.load(tl.multiple_of(B_BASE, (16, 1)), cache_modifier=CACHE_MODIFIER_B)
            else:
                b = tl.load(tl.multiple_of(B_BASE, (1, 16)), cache_modifier=CACHE_MODIFIER_B)

            acc += tl.dot(a, b)
            A_BASE += BLOCK_SIZE_K * stride_ak
            B_BASE += BLOCK_SIZE_K * stride_bk

        if not EVEN_K:
            k = loop_k
            rk = k * BLOCK_SIZE_K + tl.arange(0, BLOCK_SIZE_K)
            A_BASE = A + rm[:, None].to(tl.int64) * stride_am + rk[None, :].to(tl.int64) * stride_ak
            B_BASE = B + rk[:, None].to(tl.int64) * stride_bk + rn[None, :].to(tl.int64) * stride_bn
            if stride_ak == 1:
                A_BASE = tl.multiple_of(A_BASE, (1, 16))
            else:
                A_BASE = tl.multiple_of(A_BASE, (16, 1))
            if stride_bk == 1:
                B_BASE = tl.multiple_of(B_BASE, (16, 1))
            else:
                B_BASE = tl.multiple_of(B_BASE, (1, 16))
            a = tl.load(A_BASE, mask=rk[None, :] < K, other=0.0, cache_modifier=CACHE_MODIFIER_A)
            b = tl.load(B_BASE, mask=rk[:, None] < K, other=0.0, cache_modifier=CACHE_MODIFIER_B)
            acc += tl.dot(a, b)

        # Apply per-row/per-col vector scales
        a_scale = tl.load(A_scale_ptr + rm)
        b_scale = tl.load(B_scale_ptr + rn)
        acc *= a_scale[:, None] * b_scale[None, :]
        c = acc.to(C.type.element_ty)

        rm = (pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)) % M
        rn = (pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)) % N
        rm = tl.max_contiguous(tl.multiple_of(rm, BLOCK_SIZE_M), BLOCK_SIZE_M)
        rn = tl.max_contiguous(tl.multiple_of(rn, BLOCK_SIZE_N), BLOCK_SIZE_N)
        c_mask = (rm[:, None] < M) & (rn[None, :] < N)
        C_ = C + rm[:, None].to(tl.int64) * stride_cm + rn[None, :].to(tl.int64) * stride_cn
        tl.store(C_, c, c_mask)


# ═══════════════════════════════════════════════════════════════════════════════
# Rowwise FP8 GEMM Public API
# ═══════════════════════════════════════════════════════════════════════════════


@scoped_amd_knobs
def gemm_fp8_rowwise_triton_kernel(
    a: torch.Tensor,
    a_scale_inv: torch.Tensor,
    b: torch.Tensor,
    b_scale_inv: torch.Tensor,
    trans_a: bool = False,
    trans_b: bool = True,
    out_dtype: torch.dtype = torch.bfloat16,
    trans_c: bool = False,
) -> torch.Tensor:
    """General-purpose FP8 GEMM with per-row / per-col (rowwise) scaling.

    Computes: C = op(A) @ op(B)  element-wise scaled by a_scale and b_scale.
    Scale semantics (after transposing into [M,K]@[K,N] form):
      a_scale_inv: (M,) fp32 — per output-row
      b_scale_inv: (N,) fp32 — per output-col

    Typical caller scale shapes from ``FP8GemmRowFunction``:
      NT (forward):  a=[M,K] axis=-1 → (M,);  b=[N,K] axis=-1 → (N,)
      NN (grad_X):   grad_out=[M,N] axis=-1 → (M,);  b_col=[N,K] axis=-2 → (K,)
      TN (grad_W):   a_col=[M,K] axis=-2 → (K,);  grad_out_col=[M,N] axis=-2 → (N,)

    Args:
        a: FP8 input matrix.
        a_scale_inv: Per-row dequantization scale for A (after transpose), shape (M,), fp32.
        b: FP8 input matrix.
        b_scale_inv: Per-col dequantization scale for B (after transpose), shape (N,), fp32.
        trans_a: Whether A is transposed.
        trans_b: Whether B is transposed.
        out_dtype: Output dtype (default bfloat16).
        trans_c: If True, return transposed output C^T (shape N×M).

    Returns:
        C of shape (M, N) if trans_c=False, or (N, M) if trans_c=True.
    """
    if trans_a:
        K, M = a.shape
        A_view = a.T
    else:
        M, K = a.shape
        A_view = a

    if trans_b:
        N, K2 = b.shape
        B_view = b.T
    else:
        K2, N = b.shape
        B_view = b

    assert K == K2, f"K mismatch: A gives K={K}, B gives K={K2}"

    # Ensure views have proper strides (no broadcast/expand zeros from autograd)
    if A_view.stride(0) == 0 or A_view.stride(1) == 0:
        A_view = A_view.contiguous()
    if B_view.stride(0) == 0 or B_view.stride(1) == 0:
        B_view = B_view.contiguous()

    # Handle trans_c by writing to (N, M) buffer with swapped strides
    if trans_c:
        out = torch.empty((N, M), device=a.device, dtype=out_dtype)
        stride_cm = out.stride(1)  # = 1
        stride_cn = out.stride(0)  # = M
    else:
        out = torch.empty((M, N), device=a.device, dtype=out_dtype)
        stride_cm = out.stride(0)  # = N
        stride_cn = out.stride(1)  # = 1

    # Stride constexprs for compiler optimisation
    s_ak = A_view.stride(1)
    s_bk = B_view.stride(0)

    if is_gfx950():
        # gfx950 FP8: uniform 256×256×128 / stages=2 across all layouts.
        block_m, block_n, block_k = 256, 256, 128
        chunk_size, waves_per_eu = 32, 0
        cache_a, cache_b = ".ca", ".ca"

        tiles_m = (M + block_m - 1) // block_m
        tiles_n = (N + block_n - 1) // block_n
        min_tile = min(tiles_m, tiles_n)
        is_tn = s_ak == 1 and s_bk == 1
        group_m = 8 if min_tile < 16 else (4 if is_tn else 5)

        cu_count = origama_hardware_info().N_CU

        origami_params = origama_select_params(
            M,
            N,
            K,
            out_dtype,
            A_view.dtype,
            B_view.dtype,
            trans_a=trans_a,
            trans_b=trans_b,
        )
        if origami_params is not None:
            om, on, ok, ogm, oca, ocb = origami_params
            if min(om, on) >= 128 and ok == block_k:
                block_m, block_n, group_m = om, on, ogm

        num_sms = origama_compute_sk_grid(M, N, K, block_m, block_n, block_k, cu_count)
    else:
        # gfx942 path
        block_m, block_n, block_k, group_m, num_sms, chunk_size, cache_a, cache_b = offline_select_fp8(
            M, N, K, s_ak, s_bk
        )
        waves_per_eu = 0
        origami_params = origama_select_params(
            M,
            N,
            K,
            out_dtype,
            A_view.dtype,
            B_view.dtype,
            trans_a=trans_a,
            trans_b=trans_b,
        )
        if origami_params is not None:
            om, on, ok, ogm, oca, ocb = origami_params
            if (om, on, ok) == (block_m, block_n, block_k):
                group_m = ogm
                cache_a, cache_b = oca, ocb

    args = (
        A_view,
        B_view,
        out,
        a_scale_inv,
        b_scale_inv,
        M,
        N,
        K,
        A_view.stride(0),
        B_view.stride(1),
        stride_cm,
        stride_cn,
    )
    even_k = K % block_k == 0
    _fp8_rowwise_persistent_gemm_kernel[(num_sms,)](
        *args,
        stride_ak=s_ak,
        stride_bk=s_bk,
        BLOCK_SIZE_M=block_m,
        BLOCK_SIZE_N=block_n,
        BLOCK_SIZE_K=block_k,
        GROUP_SIZE_M=group_m,
        NUM_SMS=num_sms,
        NUM_XCDS=NUM_XCDS,
        CHUNK_SIZE=chunk_size,
        EVEN_K=even_k,
        CACHE_MODIFIER_A=cache_a,
        CACHE_MODIFIER_B=cache_b,
        num_warps=8,
        num_stages=2,
        waves_per_eu=waves_per_eu,
        matrix_instr_nonkdim=16,
        kpack=1,
    )
    return out


# ###########################################################################
#
#  PART 2 — BLOCKWISE FP8 GEMM
#
# ###########################################################################


# ═══════════════════════════════════════════════════════════════════════════════
# Blockwise autotune configs
# Fixed: BLOCK_N=128, BLOCK_K=128, wpe=2, mfma=16
# Variable: BLOCK_M, kpack, GROUP_M, CHUNK, num_stages
#
# ``allow_num_stages_3`` is a per-autotune-wrapper switch. The TN/wgrad
# specialisation of the unified kernel uses dual strided-K loads
# (A_K_CONTIGUOUS=False, B_K_CONTIGUOUS=False); on triton 3.7.0 the AMD
# backend hits ``llvm/ADT/Sequence.h:275: Assertion `Begin <= End`'' (SIGABRT,
# uncatchable by autotune) when ``num_stages=3`` is combined with that load
# pattern. The contiguous-K NT/NN specialisations do not exercise that backend
# path, so they keep the full ns=[1,2,3] space on gfx950. This matches the
# TN-wgrad-only fragility: dual-strided loads need different code-gen guards
# than the other two layouts.
# ═══════════════════════════════════════════════════════════════════════════════
def _get_blockwise_autotune_configs(
    allow_num_stages_3: bool = True,
    extra_matrix_instr_nonkdim: list | None = None,
):
    """Generate blockwise FP8 GEMM autotune configs.

    Args:
        allow_num_stages_3: whether to include `num_stages=3` candidates.
            Set False for the dual strided-K wgrad kernel which hits a
            Triton 3.7.0 LLVM-backend assertion at ns=3.
        extra_matrix_instr_nonkdim: extra `matrix_instr_nonkdim` values to
            stack on top of the Triton default (which selects 32x32x64 for
            FP8 on gfx950). For example, passing ``[16]`` doubles the
            candidate space by emitting an extra copy of every (BM, BN,
            ns, gm, chunk) tuple with ``matrix_instr_nonkdim=16`` so the
            autotuner can pick `v_mfma_f32_16x16x128_f8f6f4` when that
            instruction wins (typically the AGPR-bound NN/dgrad path).
            ``None`` keeps the original search space.
    """
    configs = []
    if is_gfx950():
        num_stage_values = [1, 2, 3] if allow_num_stages_3 else [1, 2]
        block_n_values = [64, 128]
    else:
        num_stage_values = [1, 2]
        block_n_values = [128]
    for block_m, block_n, kp, gm, chunk, ns in itertools.product(
        [128, 256],
        block_n_values,
        [1, 2],
        [4, 8],
        [32, 64],
        num_stage_values,
    ):
        nw = 4 if block_m == 128 else 8
        # Default-nonkdim (Triton picks 32x32x64 for FP8 on gfx950).
        configs.append(
            triton.Config(
                {
                    "BLOCK_M": block_m,
                    "BLOCK_N": block_n,
                    "BLOCK_K": 128,
                    "GROUP_M": gm,
                    "NUM_XCDS": 8,
                    "CHUNK": chunk,
                },
                num_warps=nw,
                num_stages=ns,
                pre_hook=None,
            )
        )
        # Extra nonkdim variants are only added for BM=256 + nw=8 configs,
        # which is the only branch where 32x32x64 actually overflows into
        # AGPR. BM=128 + nw=4 already fits 16 AGPR comfortably, so we keep
        # the search space tight and skip the duplicate compile cost there.
        if extra_matrix_instr_nonkdim and block_m == 256:
            for nonkdim in extra_matrix_instr_nonkdim:
                configs.append(
                    triton.Config(
                        {
                            "BLOCK_M": block_m,
                            "BLOCK_N": block_n,
                            "BLOCK_K": 128,
                            "GROUP_M": gm,
                            "NUM_XCDS": 8,
                            "CHUNK": chunk,
                            "matrix_instr_nonkdim": nonkdim,
                        },
                        num_warps=nw,
                        num_stages=ns,
                        pre_hook=None,
                    )
                )
    return configs


# ═══════════════════════════════════════════════════════════════════════════════
# Unified blockwise FP8 GEMM kernel — single jit body shared by NT/NN/TN.
#
# Layout differences are guarded by `tl.constexpr` flags so each (key tuple)
# compiles to an independent binary equivalent to the previous per-layout
# kernels (NT forward, NN dgrad, TN wgrad). The mapping is:
#
#     Layout │ A_K_CONTIGUOUS │ B_K_CONTIGUOUS │ SCALE_2D_B │ EVEN_K │ TRANS_C_STORE
#     ───────┼────────────────┼────────────────┼────────────┼────────┼──────────────
#     NT     │ True           │ True           │ True       │ K%128==0 │ False
#     NN     │ True           │ False          │ True       │ K%128==0 │ False
#     TN     │ False          │ False          │ False      │ False    │ True
#
# Kept invariants (do not break without re-benchmarking):
#   * `EVEN_K` fast path skips the K-tail mask on NT/NN (removes two
#     `v_cmp_*` + one `v_cndmask_*` per K iteration). TN keeps the mask path
#     because its `b_ptrs += BLOCK_K * stride_bk_val` arithmetic combined with
#     `num_stages=3` triggered the historic Triton 3.7 LLVM-backend
#     `Begin <= End` assertion; the TN autotune wrapper below already drops
#     `ns=3`, but EVEN_K=False on TN is the matched safety net documented in
#     `pr_report_blockwise_gemm_triton.md` §3.2.
#   * `TRANS_C_STORE=True` takes the `tl.trans(acc)` epilogue so the BF16
#     write coalesces into `(buffer|global)_store_dwordx4` under
#     `trans_c=True` (stride_cm=1, stride_cn=N). NT/NN (`trans_c=False`) keep
#     the direct store; their output buffer is BN-contiguous, so the direct
#     epilogue is already vectorised.
#
# Three `triton.autotune` wrappers below specialise the kernel along the
# dimensions that historically required separate search spaces:
#   * NT  : 96 configs, key=("M","N","K","EVEN_K"), keeps `num_stages=3`.
#   * NN  : 144 configs (96 + matrix_instr_nonkdim=16 stack on BM=256),
#           key=("M","N","K","EVEN_K"), keeps `num_stages=3` (the nonkdim=16
#           candidate is what avoids the 16-AGPR overflow on
#           BM=256/nw=8/ns=3 documented in §3.3).
#   * TN  : 64 configs (no `num_stages=3` — dual strided-K + ns=3 hits the
#           Triton 3.7 AMD-backend assertion mentioned above),
#           key=("M","N","K").
# ═══════════════════════════════════════════════════════════════════════════════
@triton.jit
def _blockwise_fp8_unified_kernel(
    A_ptr,
    B_ptr,
    C_ptr,
    A_scales_ptr,
    B_scales_ptr,
    M,
    N,
    K,
    stride_am,
    stride_ak_val,
    stride_bk_val,
    stride_bn,
    stride_cm,
    stride_cn,
    stride_as_k,
    stride_as_m,
    stride_bs_0,
    stride_bs_1,
    NUM_SMS,
    NUM_K_BLOCKS,
    A_K_CONTIGUOUS: tl.constexpr,
    B_K_CONTIGUOUS: tl.constexpr,
    SCALE_2D_B: tl.constexpr,
    EVEN_K: tl.constexpr,
    TRANS_C_STORE: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
    GROUP_M: tl.constexpr,
    NUM_XCDS: tl.constexpr,
    CHUNK: tl.constexpr,
):
    pid = tl.program_id(0)

    # XCD-aware PID transform (inlined from _chiplet_transform_chunked
    # because NUM_SMS is not constexpr in this kernel).
    if NUM_XCDS != 1:
        full_chunk_pids = (NUM_SMS // (NUM_XCDS * CHUNK)) * (NUM_XCDS * CHUNK)
        if pid <= full_chunk_pids:
            local_pid = pid // NUM_XCDS
            chunk_idx = local_pid // CHUNK
            pos_in_chunk = local_pid % CHUNK
            xcd = pid % NUM_XCDS
            pid = chunk_idx * NUM_XCDS * CHUNK + xcd * CHUNK + pos_in_chunk

    num_m = tl.cdiv(M, BLOCK_M)
    num_n = tl.cdiv(N, BLOCK_N)
    total = num_m * num_n
    grp = GROUP_M * num_n

    tl.assume(stride_am > 0)
    tl.assume(stride_bn > 0)
    tl.assume(stride_cm > 0)
    tl.assume(stride_cn > 0)

    for tid in range(pid, total, NUM_SMS):
        gid = tid // grp
        fm = gid * GROUP_M
        gs = min(num_m - fm, GROUP_M)
        pm = fm + (tid % grp) % gs
        pn = (tid % grp) // gs
        tl.assume(pm >= 0)
        tl.assume(pn >= 0)

        rm = tl.max_contiguous(tl.multiple_of((pm * BLOCK_M + tl.arange(0, BLOCK_M)) % M, BLOCK_M), BLOCK_M)
        rn = tl.max_contiguous(tl.multiple_of((pn * BLOCK_N + tl.arange(0, BLOCK_N)) % N, BLOCK_N), BLOCK_N)
        rk = tl.arange(0, BLOCK_K)

        if A_K_CONTIGUOUS:
            a_ptrs = A_ptr + rm[:, None].to(tl.int64) * stride_am + rk[None, :].to(tl.int64)
        else:
            a_ptrs = A_ptr + rm[:, None].to(tl.int64) * stride_am + rk[None, :].to(tl.int64) * stride_ak_val

        if B_K_CONTIGUOUS:
            b_ptrs = B_ptr + rk[:, None].to(tl.int64) + rn[None, :].to(tl.int64) * stride_bn
        else:
            b_ptrs = B_ptr + rk[:, None].to(tl.int64) * stride_bk_val + rn[None, :].to(tl.int64) * stride_bn

        as_ptrs = A_scales_ptr + rm * stride_as_m

        if SCALE_2D_B:
            # Blockwise B scales are still stored on 128-column granularity even
            # when autotune tries a narrower output tile such as BLOCK_N=64.
            scale_block_n = (pn * BLOCK_N) // 128
            bs_ptr_base = B_scales_ptr + scale_block_n * stride_bs_0
        else:
            bs_ptrs = B_scales_ptr + rn * stride_bs_0

        acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

        for ki in range(NUM_K_BLOCKS):
            if EVEN_K:
                a = tl.load(a_ptrs, cache_modifier=".ca")
                b = tl.load(b_ptrs, cache_modifier=".ca")
            else:
                k_remaining = K - ki * BLOCK_K
                mask_k_col = rk[None, :] < k_remaining
                mask_k_row = rk[:, None] < k_remaining
                a = tl.load(a_ptrs, mask=mask_k_col, other=0.0, cache_modifier=".ca")
                b = tl.load(b_ptrs, mask=mask_k_row, other=0.0, cache_modifier=".ca")

            partial = tl.dot(a, b)

            a_s = tl.load(as_ptrs + ki * stride_as_k)

            if SCALE_2D_B:
                b_s = tl.load(bs_ptr_base + ki * stride_bs_1)
                acc += partial * (a_s * b_s)[:, None]
            else:
                b_s = tl.load(bs_ptrs + ki * stride_bs_1)
                acc += partial * a_s[:, None] * b_s[None, :]

            if A_K_CONTIGUOUS:
                a_ptrs += BLOCK_K
            else:
                a_ptrs += BLOCK_K * stride_ak_val

            if B_K_CONTIGUOUS:
                b_ptrs += BLOCK_K
            else:
                b_ptrs += BLOCK_K * stride_bk_val

        offs_m = pm * BLOCK_M + tl.arange(0, BLOCK_M)
        offs_n = pn * BLOCK_N + tl.arange(0, BLOCK_N)
        if TRANS_C_STORE:
            # `trans_c=True` flips the output to (N, M) with stride_cm=1 and
            # stride_cn=N. Without `tl.trans`, the BF16 store degrades to
            # 64×buffer_store_short per tile; transposing here lets the
            # compiler emit (buffer|global)_store_dwordx4 ×4-8.
            c_ptrs_t = (
                C_ptr + offs_n[:, None].to(tl.int64) * stride_cn + offs_m[None, :].to(tl.int64) * stride_cm
            )
            mask_t = (offs_n[:, None] < N) & (offs_m[None, :] < M)
            acc_t = tl.trans(acc.to(C_ptr.type.element_ty))
            tl.store(c_ptrs_t, acc_t, mask_t)
        else:
            c_ptrs = (
                C_ptr + offs_m[:, None].to(tl.int64) * stride_cm + offs_n[None, :].to(tl.int64) * stride_cn
            )
            mask = (offs_m[:, None] < M) & (offs_n[None, :] < N)
            tl.store(c_ptrs, acc.to(C_ptr.type.element_ty), mask)


# Layout-specialised autotune wrappers around the shared jit body. Each wrapper
# owns an independent `Autotuner` instance with its own config search space and
# best-config cache; the underlying jit kernel is shared, so binaries are still
# emitted per (autotune key + constexpr) tuple.
_blockwise_fp8_nt_kernel = triton.autotune(
    configs=_get_blockwise_autotune_configs(),
    key=["M", "N", "K", "EVEN_K"],
)(_blockwise_fp8_unified_kernel)

_blockwise_fp8_nn_kernel = triton.autotune(
    configs=_get_blockwise_autotune_configs(extra_matrix_instr_nonkdim=[16]),
    key=["M", "N", "K", "EVEN_K"],
)(_blockwise_fp8_unified_kernel)

_blockwise_fp8_tn_kernel = triton.autotune(
    configs=_get_blockwise_autotune_configs(allow_num_stages_3=False),
    key=["M", "N", "K"],
)(_blockwise_fp8_unified_kernel)


# ═══════════════════════════════════════════════════════════════════════════════
# Unified Public API — Block-wise FP8 GEMM
# Interface consistent with CK blockwise backend.
# ═══════════════════════════════════════════════════════════════════════════════


def gemm_fp8_blockwise_triton_kernel(
    a: torch.Tensor,
    a_scale_inv: torch.Tensor,
    b: torch.Tensor,
    b_scale_inv: torch.Tensor,
    trans_a: bool = False,
    trans_b: bool = True,
    out_dtype: torch.dtype = torch.bfloat16,
    trans_c: bool = False,
) -> torch.Tensor:
    """Unified block-wise FP8 GEMM Triton kernel.

    Interface consistent with the CK blockwise backend. Internally normalises
    the operands to a `[M, K] @ [K, N]` view and dispatches to one of three
    layout-specialised autotune wrappers (NT/NN/TN); only the scale-tensor
    layout, autotune wrapper, and a few constexpr flags differ between
    layouts.

    Supported layouts:
      NT/RCR (forward):  trans_a=False, trans_b=True
        A: [M, K], A_scales: [M, K//128]
        B: [N, K], B_scales: [N//128, K//128]  (2D block scaling)

      NN/RRR (grad_X):   trans_a=False, trans_b=False
        A: [M, K], A_scales: [M, K//128]
        B: [K, N], B_scales: [N//128, K//128]  (2D, transposed internally)

      TN/CRR (grad_W):   trans_a=True, trans_b=False
        A: [K, M], A_scales: [K//128, M]
        B: [K, N], B_scales: [K//128, N]

    Args:
        a: FP8 input matrix.
        a_scale_inv: Block-wise scale for A, shape depends on layout.
        b: FP8 input matrix.
        b_scale_inv: Block-wise scale for B, shape depends on layout.
        trans_a: Whether A is transposed.
        trans_b: Whether B is transposed.
        out_dtype: Output dtype (default bfloat16).
        trans_c: If True, return transposed output.

    Returns:
        C of shape (M, N) if trans_c=False, or (N, M) if trans_c=True.
    """
    if (trans_a, trans_b) not in {(False, True), (False, False), (True, False)}:
        raise ValueError(f"Unsupported layout for blockwise FP8 Triton: trans_a={trans_a}, trans_b={trans_b}")

    is_tn = trans_a and not trans_b

    # ── Operand views: always [M, K] @ [K, N] inside the kernel.
    A_view = a.T if trans_a else a
    B_view = b.T if trans_b else b
    M, K = A_view.shape
    _, N = B_view.shape

    # ── Layout-specialised settings. The only true per-layout differences are:
    # how A/B scales are laid out, which autotune wrapper owns the search
    # space/cache, and the three constexpr flags (SCALE_2D_B/EVEN_K/TRANS_C_STORE).
    #
    # TN safety notes:
    #   * `TRANS_C_STORE=True` lets the BF16 epilogue coalesce into dwordx4
    #     under the `(N, M)` output buffer; without it the wgrad path emits
    #     64×buffer_store_short per tile.
    #   * EVEN_K=False keeps the mask-load path for the dual strided-K loads, the
    #     matched-pair safety net for the Triton 3.7 `Begin <= End` LLVM-backend
    #     assertion (the TN autotune wrapper already drops num_stages=3).
    if not trans_a and trans_b:
        # NT
        A_scales_arg = a_scale_inv.T.contiguous()  # [K//128, M]
        B_scales_arg = b_scale_inv  # [N//128, K//128]
        autotune_kernel = _blockwise_fp8_nt_kernel
        SCALE_2D_B, EVEN_K, TRANS_C_STORE = True, (K % 128) == 0, False
    elif not trans_a and not trans_b:
        # NN — kernel expects [N_output_blocks, K_inner_blocks] for B_scales,
        # while quantization stores it as [N//128, K//128] over the original
        # weight; the .T.contiguous() rebuilds the indexing the kernel reads.
        A_scales_arg = a_scale_inv.T.contiguous()
        B_scales_arg = b_scale_inv.T.contiguous()
        autotune_kernel = _blockwise_fp8_nn_kernel
        SCALE_2D_B, EVEN_K, TRANS_C_STORE = True, (K % 128) == 0, False
    else:
        # TN
        A_scales_arg = a_scale_inv
        B_scales_arg = b_scale_inv
        autotune_kernel = _blockwise_fp8_tn_kernel
        SCALE_2D_B, EVEN_K, TRANS_C_STORE = False, False, True

    # Scale strides:
    #   * SCALE_2D_B=True  (NT/NN): A_scales/B_scales are stored as [outer, inner],
    #     so stride(0)/stride(1) directly map to (outer, inner) the kernel needs.
    #   * SCALE_2D_B=False (TN):    B_scales is [K//128, N] but the kernel addresses
    #     it as `pn * stride_bs_0 + ki * stride_bs_1` (N-step then K-step), hence
    #     the (1, 0) swap.
    stride_as_k, stride_as_m = A_scales_arg.stride(0), A_scales_arg.stride(1)
    if SCALE_2D_B:
        stride_bs_0, stride_bs_1 = B_scales_arg.stride(0), B_scales_arg.stride(1)
    else:
        stride_bs_0, stride_bs_1 = B_scales_arg.stride(1), B_scales_arg.stride(0)

    # ── Output buffer (handle trans_c by swapping strides on a (N, M) buffer).
    if trans_c:
        out = torch.empty((N, M), device=a.device, dtype=out_dtype)
        stride_cm, stride_cn = out.stride(1), out.stride(0)
    else:
        out = torch.empty((M, N), device=a.device, dtype=out_dtype)
        stride_cm, stride_cn = out.stride(0), out.stride(1)

    num_k = (K + 127) // 128
    NUM_SMS = ((M + 127) // 128) * ((N + 127) // 128)

    # gfx950 enables its full knob set for the scope; gfx942 enables
    # use_async_copy/scalarize_packed_fops only for NT/NN (TN/wgrad regresses
    # ~5-8%). The scope restores every knob on exit.
    with scoped_amd_triton_knobs(gfx942_enable=not is_tn):
        autotune_kernel[(NUM_SMS,)](
            A_view,
            B_view,
            out,
            A_scales_arg,
            B_scales_arg,
            M,
            N,
            K,
            A_view.stride(0),
            A_view.stride(1),
            B_view.stride(0),
            B_view.stride(1),
            stride_cm,
            stride_cn,
            stride_as_k,
            stride_as_m,
            stride_bs_0,
            stride_bs_1,
            NUM_SMS,
            num_k,
            A_K_CONTIGUOUS=not trans_a,
            B_K_CONTIGUOUS=trans_b,
            SCALE_2D_B=SCALE_2D_B,
            EVEN_K=EVEN_K,
            TRANS_C_STORE=TRANS_C_STORE,
        )
    return out
