$comment
	File created using the following command:
		vcd file BN_conv.msim.vcd -direction
$end
$date
	Wed Feb 07 08:37:39 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bn_conv_vhd_vec_tst $end
$var wire 1 ! BN [2] $end
$var wire 1 " BN [1] $end
$var wire 1 # BN [0] $end
$var wire 1 $ data_out [3] $end
$var wire 1 % data_out [2] $end
$var wire 1 & data_out [1] $end
$var wire 1 ' data_out [0] $end
$var wire 1 ( sel $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var wire 1 , devoe $end
$var wire 1 - devclrn $end
$var wire 1 . devpor $end
$var wire 1 / ww_devoe $end
$var wire 1 0 ww_devclrn $end
$var wire 1 1 ww_devpor $end
$var wire 1 2 ww_BN [2] $end
$var wire 1 3 ww_BN [1] $end
$var wire 1 4 ww_BN [0] $end
$var wire 1 5 ww_sel $end
$var wire 1 6 ww_data_out [3] $end
$var wire 1 7 ww_data_out [2] $end
$var wire 1 8 ww_data_out [1] $end
$var wire 1 9 ww_data_out [0] $end
$var wire 1 : \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 = \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 B \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 C \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 D \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 H \data_out[0]~output_o\ $end
$var wire 1 I \data_out[1]~output_o\ $end
$var wire 1 J \data_out[2]~output_o\ $end
$var wire 1 K \data_out[3]~output_o\ $end
$var wire 1 L \BN[0]~input_o\ $end
$var wire 1 M \sel~input_o\ $end
$var wire 1 N \BN[2]~input_o\ $end
$var wire 1 O \BN[1]~input_o\ $end
$var wire 1 P \data_out~0_combout\ $end
$var wire 1 Q \data_out~1_combout\ $end
$var wire 1 R \data_out~2_combout\ $end
$var wire 1 S \data_out~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0)
1*
x+
1,
1-
1.
1/
10
11
05
0D
zE
zF
zG
1H
0I
0J
0K
1L
0M
0N
0O
1P
0Q
0R
0S
0!
0"
1#
02
03
14
06
07
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0$
0%
0&
1'
$end
#100000
0#
04
0L
0P
0H
09
0'
#200000
1#
1"
1(
14
13
15
1M
1O
1L
1Q
1P
1R
1J
1H
1I
17
19
18
1'
1&
1%
#300000
0#
04
0L
0R
0J
07
0%
#400000
1#
0"
1!
14
03
12
1N
0O
1L
0P
1R
1S
1K
1J
0H
16
17
09
0'
1%
1$
#500000
0#
0(
04
05
0M
0L
0S
0K
06
0$
#600000
1#
1(
1"
14
13
15
1M
1O
1L
0Q
0R
1S
1K
0J
0I
16
07
08
0&
0%
1$
#700000
0#
0(
04
05
0M
0L
1P
1R
0S
0K
1J
1H
06
17
19
1'
1%
0$
#800000
