{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port chip_select_out -pg 1 -lvl 6 -x 1820 -y 340 -defaultsOSRD
preplace port clock_in -pg 1 -lvl 0 -x -110 -y 290 -defaultsOSRD
preplace port reset_in -pg 1 -lvl 0 -x -110 -y 530 -defaultsOSRD
preplace port spi_clk_out -pg 1 -lvl 6 -x 1820 -y 370 -defaultsOSRD
preplace port spi_data_in -pg 1 -lvl 0 -x -110 -y 560 -defaultsOSRD
preplace port start_in -pg 1 -lvl 0 -x -110 -y 410 -defaultsOSRD
preplace port ready_out -pg 1 -lvl 6 -x 1820 -y 200 -defaultsOSRD
preplace port ready_out_1 -pg 1 -lvl 6 -x 1820 -y 550 -defaultsOSRD
preplace portBus Data_Out -pg 1 -lvl 6 -x 1820 -y 570 -defaultsOSRD
preplace inst CLK_DIVIDER_0 -pg 1 -lvl 1 -x 50 -y 290 -defaultsOSRD
preplace inst Edge_Detector_0 -pg 1 -lvl 1 -x 50 -y 400 -defaultsOSRD
preplace inst Edge_Detector_1 -pg 1 -lvl 1 -x 50 -y 520 -defaultsOSRD
preplace inst PreEmphasisFilter_0 -pg 1 -lvl 4 -x 1320 -y 290 -defaultsOSRD
preplace inst RAM_Controller_0 -pg 1 -lvl 2 -x 450 -y 540 -defaultsOSRD
preplace inst threshold_0 -pg 1 -lvl 5 -x 1650 -y 310 -defaultsOSRD
preplace inst ADC_FSM_0 -pg 1 -lvl 2 -x 450 -y 340 -defaultsOSRD
preplace inst Lab_Window -pg 1 -lvl 3 -x 890 -y 540 -defaultsOSRD
preplace netloc ADC_FSM_0_addr_bram_out 1 1 2 230 220 660
preplace netloc ADC_FSM_0_chip_select_out 1 2 4 N 320 1010 400 N 400 1790
preplace netloc ADC_FSM_0_ready_out 1 1 5 250 200 700 200 N 200 N 200 N
preplace netloc ADC_FSM_0_sample_out 1 2 2 670 310 N
preplace netloc ADC_FSM_0_spi_clk_out 1 2 4 N 300 1030 390 N 390 1800
preplace netloc CLK_DIVIDER_0_clock_out 1 1 3 180 180 690 270 N
preplace netloc Edge_Detector_0_PULSE 1 1 2 190 190 680
preplace netloc Edge_Detector_1_PULSE 1 1 4 170 210 710 330 1040 370 1500
preplace netloc PreEmphasisFilter_0_sample_out 1 4 1 1480 290n
preplace netloc RAM_Controller_0_memory_write_data_out 1 1 2 260 230 640
preplace netloc RAM_Controller_0_ram_addr_a 1 2 1 660 530n
preplace netloc RAM_Controller_0_ram_dina 1 2 1 650 550n
preplace netloc RAM_Controller_0_ram_we 1 2 1 670 510n
preplace netloc clock_in_1 1 0 5 -70 160 N 160 720 380 N 380 1490
preplace netloc reset_in_1 1 0 1 NJ 530
preplace netloc spi_data_in_1 1 0 2 -90J 590 210J
preplace netloc start_in_1 1 0 2 -80J 600 200
preplace netloc threshold_0_data_out 1 1 5 220 170 N 170 N 170 N 170 1790
preplace netloc Lab_Window_Controller_0_ready_out 1 1 5 240 150 N 150 1020 550 NJ 550 NJ
preplace netloc mult_gen_0_P 1 3 3 1010 570 NJ 570 N
levelinfo -pg 1 -110 50 450 890 1320 1650 1820
pagesize -pg 1 -db -bbox -sgen -240 -110 1970 1390
"
}
0
