
centos-preinstalled/journalctl:     file format elf32-littlearm


Disassembly of section .init:

00003d54 <_init@@Base>:
    3d54:	push	{r3, lr}
    3d58:	bl	919c <fputs@plt+0x4888>
    3d5c:	pop	{r3, pc}

Disassembly of section .plt:

00003d60 <gcry_mpi_set_ui@plt-0x14>:
    3d60:	push	{lr}		; (str lr, [sp, #-4]!)
    3d64:	ldr	lr, [pc, #4]	; 3d70 <_init@@Base+0x1c>
    3d68:	add	lr, pc, lr
    3d6c:	ldr	pc, [lr, #8]!
    3d70:	andeq	r7, r8, r8, lsr #28

00003d74 <gcry_mpi_set_ui@plt>:
    3d74:	add	ip, pc, #0, 12
    3d78:	add	ip, ip, #552960	; 0x87000
    3d7c:	ldr	pc, [ip, #3624]!	; 0xe28

00003d80 <qsort@plt>:
    3d80:	add	ip, pc, #0, 12
    3d84:	add	ip, ip, #552960	; 0x87000
    3d88:	ldr	pc, [ip, #3616]!	; 0xe20

00003d8c <strerror@plt>:
    3d8c:	add	ip, pc, #0, 12
    3d90:	add	ip, ip, #552960	; 0x87000
    3d94:	ldr	pc, [ip, #3608]!	; 0xe18

00003d98 <gcry_mpi_new@plt>:
    3d98:	add	ip, pc, #0, 12
    3d9c:	add	ip, ip, #552960	; 0x87000
    3da0:	ldr	pc, [ip, #3600]!	; 0xe10

00003da4 <fileno@plt>:
    3da4:	add	ip, pc, #0, 12
    3da8:	add	ip, ip, #552960	; 0x87000
    3dac:	ldr	pc, [ip, #3592]!	; 0xe08

00003db0 <gcry_mpi_subm@plt>:
    3db0:	add	ip, pc, #0, 12
    3db4:	add	ip, ip, #552960	; 0x87000
    3db8:	ldr	pc, [ip, #3584]!	; 0xe00

00003dbc <gcry_mpi_scan@plt>:
    3dbc:	add	ip, pc, #0, 12
    3dc0:	add	ip, ip, #552960	; 0x87000
    3dc4:	ldr	pc, [ip, #3576]!	; 0xdf8

00003dc8 <localtime_r@plt>:
    3dc8:	add	ip, pc, #0, 12
    3dcc:	add	ip, ip, #552960	; 0x87000
    3dd0:	ldr	pc, [ip, #3568]!	; 0xdf0

00003dd4 <geteuid@plt>:
    3dd4:	add	ip, pc, #0, 12
    3dd8:	add	ip, ip, #552960	; 0x87000
    3ddc:	ldr	pc, [ip, #3560]!	; 0xde8

00003de0 <abort@plt>:
    3de0:	add	ip, pc, #0, 12
    3de4:	add	ip, ip, #552960	; 0x87000
    3de8:	ldr	pc, [ip, #3552]!	; 0xde0

00003dec <connect@plt>:
    3dec:	add	ip, pc, #0, 12
    3df0:	add	ip, ip, #552960	; 0x87000
    3df4:	ldr	pc, [ip, #3544]!	; 0xdd8

00003df8 <__gcc_personality_v0@plt>:
    3df8:	add	ip, pc, #0, 12
    3dfc:	add	ip, ip, #552960	; 0x87000
    3e00:	ldr	pc, [ip, #3536]!	; 0xdd0

00003e04 <gcry_mpi_sub_ui@plt>:
    3e04:	add	ip, pc, #0, 12
    3e08:	add	ip, ip, #552960	; 0x87000
    3e0c:	ldr	pc, [ip, #3528]!	; 0xdc8

00003e10 <getsockname@plt>:
    3e10:	add	ip, pc, #0, 12
    3e14:	add	ip, ip, #552960	; 0x87000
    3e18:	ldr	pc, [ip, #3520]!	; 0xdc0

00003e1c <gcry_prime_check@plt>:
    3e1c:	add	ip, pc, #0, 12
    3e20:	add	ip, ip, #552960	; 0x87000
    3e24:	ldr	pc, [ip, #3512]!	; 0xdb8

00003e28 <srand@plt>:
    3e28:	add	ip, pc, #0, 12
    3e2c:	add	ip, ip, #552960	; 0x87000
    3e30:	ldr	pc, [ip, #3504]!	; 0xdb0

00003e34 <statfs64@plt>:
    3e34:	add	ip, pc, #0, 12
    3e38:	add	ip, ip, #552960	; 0x87000
    3e3c:	ldr	pc, [ip, #3496]!	; 0xda8

00003e40 <setgroups@plt>:
    3e40:	add	ip, pc, #0, 12
    3e44:	add	ip, ip, #552960	; 0x87000
    3e48:	ldr	pc, [ip, #3488]!	; 0xda0

00003e4c <acl_get_qualifier@plt>:
    3e4c:	add	ip, pc, #0, 12
    3e50:	add	ip, ip, #552960	; 0x87000
    3e54:	ldr	pc, [ip, #3480]!	; 0xd98

00003e58 <localtime@plt>:
    3e58:	add	ip, pc, #0, 12
    3e5c:	add	ip, ip, #552960	; 0x87000
    3e60:	ldr	pc, [ip, #3472]!	; 0xd90

00003e64 <signalfd@plt>:
    3e64:	add	ip, pc, #0, 12
    3e68:	add	ip, ip, #552960	; 0x87000
    3e6c:	ldr	pc, [ip, #3464]!	; 0xd88

00003e70 <opendir@plt>:
    3e70:	add	ip, pc, #0, 12
    3e74:	add	ip, ip, #552960	; 0x87000
    3e78:	ldr	pc, [ip, #3456]!	; 0xd80

00003e7c <memcmp@plt>:
    3e7c:	add	ip, pc, #0, 12
    3e80:	add	ip, ip, #552960	; 0x87000
    3e84:	ldr	pc, [ip, #3448]!	; 0xd78

00003e88 <getauxval@plt>:
    3e88:	add	ip, pc, #0, 12
    3e8c:	add	ip, ip, #552960	; 0x87000
    3e90:	ldr	pc, [ip, #3440]!	; 0xd70

00003e94 <sysconf@plt>:
    3e94:	add	ip, pc, #0, 12
    3e98:	add	ip, ip, #552960	; 0x87000
    3e9c:	ldr	pc, [ip, #3432]!	; 0xd68

00003ea0 <clock_gettime@plt>:
    3ea0:	add	ip, pc, #0, 12
    3ea4:	add	ip, ip, #552960	; 0x87000
    3ea8:	ldr	pc, [ip, #3424]!	; 0xd60

00003eac <__libc_start_main@plt>:
    3eac:	add	ip, pc, #0, 12
    3eb0:	add	ip, ip, #552960	; 0x87000
    3eb4:	ldr	pc, [ip, #3416]!	; 0xd58

00003eb8 <gcry_mpi_sub@plt>:
    3eb8:	add	ip, pc, #0, 12
    3ebc:	add	ip, ip, #552960	; 0x87000
    3ec0:	ldr	pc, [ip, #3408]!	; 0xd50

00003ec4 <mremap@plt>:
    3ec4:	add	ip, pc, #0, 12
    3ec8:	add	ip, ip, #552960	; 0x87000
    3ecc:	ldr	pc, [ip, #3400]!	; 0xd48

00003ed0 <gcry_check_version@plt>:
    3ed0:	add	ip, pc, #0, 12
    3ed4:	add	ip, ip, #552960	; 0x87000
    3ed8:	ldr	pc, [ip, #3392]!	; 0xd40

00003edc <gcry_mpi_print@plt>:
    3edc:	add	ip, pc, #0, 12
    3ee0:	add	ip, ip, #552960	; 0x87000
    3ee4:	ldr	pc, [ip, #3384]!	; 0xd38

00003ee8 <signal@plt>:
    3ee8:	add	ip, pc, #0, 12
    3eec:	add	ip, ip, #552960	; 0x87000
    3ef0:	ldr	pc, [ip, #3376]!	; 0xd30

00003ef4 <__rawmemchr@plt>:
    3ef4:	add	ip, pc, #0, 12
    3ef8:	add	ip, ip, #552960	; 0x87000
    3efc:	ldr	pc, [ip, #3368]!	; 0xd28

00003f00 <__gmon_start__@plt>:
    3f00:	add	ip, pc, #0, 12
    3f04:	add	ip, ip, #552960	; 0x87000
    3f08:	ldr	pc, [ip, #3360]!	; 0xd20

00003f0c <splice@plt>:
    3f0c:	add	ip, pc, #0, 12
    3f10:	add	ip, ip, #552960	; 0x87000
    3f14:	ldr	pc, [ip, #3352]!	; 0xd18

00003f18 <strptime@plt>:
    3f18:	add	ip, pc, #0, 12
    3f1c:	add	ip, ip, #552960	; 0x87000
    3f20:	ldr	pc, [ip, #3344]!	; 0xd10

00003f24 <socketpair@plt>:
    3f24:	add	ip, pc, #0, 12
    3f28:	add	ip, ip, #552960	; 0x87000
    3f2c:	ldr	pc, [ip, #3336]!	; 0xd08

00003f30 <rename@plt>:
    3f30:	add	ip, pc, #0, 12
    3f34:	add	ip, ip, #552960	; 0x87000
    3f38:	ldr	pc, [ip, #3328]!	; 0xd00

00003f3c <strncpy@plt>:
    3f3c:	add	ip, pc, #0, 12
    3f40:	add	ip, ip, #552960	; 0x87000
    3f44:	ldr	pc, [ip, #3320]!	; 0xcf8

00003f48 <fclose@plt>:
    3f48:	add	ip, pc, #0, 12
    3f4c:	add	ip, ip, #552960	; 0x87000
    3f50:	ldr	pc, [ip, #3312]!	; 0xcf0

00003f54 <fgets@plt>:
    3f54:	add	ip, pc, #0, 12
    3f58:	add	ip, ip, #552960	; 0x87000
    3f5c:	ldr	pc, [ip, #3304]!	; 0xce8

00003f60 <recv@plt>:
    3f60:	add	ip, pc, #0, 12
    3f64:	add	ip, ip, #552960	; 0x87000
    3f68:	ldr	pc, [ip, #3296]!	; 0xce0

00003f6c <getenv@plt>:
    3f6c:	add	ip, pc, #0, 12
    3f70:	add	ip, ip, #552960	; 0x87000
    3f74:	ldr	pc, [ip, #3288]!	; 0xcd8

00003f78 <__printf_chk@plt>:
    3f78:	add	ip, pc, #0, 12
    3f7c:	add	ip, ip, #552960	; 0x87000
    3f80:	ldr	pc, [ip, #3280]!	; 0xcd0

00003f84 <waitid@plt>:
    3f84:	add	ip, pc, #0, 12
    3f88:	add	ip, ip, #552960	; 0x87000
    3f8c:	ldr	pc, [ip, #3272]!	; 0xcc8

00003f90 <_IO_getc@plt>:
    3f90:	add	ip, pc, #0, 12
    3f94:	add	ip, ip, #552960	; 0x87000
    3f98:	ldr	pc, [ip, #3264]!	; 0xcc0

00003f9c <strchr@plt>:
    3f9c:	add	ip, pc, #0, 12
    3fa0:	add	ip, ip, #552960	; 0x87000
    3fa4:	ldr	pc, [ip, #3256]!	; 0xcb8

00003fa8 <strcasecmp@plt>:
    3fa8:	add	ip, pc, #0, 12
    3fac:	add	ip, ip, #552960	; 0x87000
    3fb0:	ldr	pc, [ip, #3248]!	; 0xcb0

00003fb4 <dirname@plt>:
    3fb4:	add	ip, pc, #0, 12
    3fb8:	add	ip, ip, #552960	; 0x87000
    3fbc:	ldr	pc, [ip, #3240]!	; 0xca8

00003fc0 <getgrnam@plt>:
    3fc0:	add	ip, pc, #0, 12
    3fc4:	add	ip, ip, #552960	; 0x87000
    3fc8:	ldr	pc, [ip, #3232]!	; 0xca0

00003fcc <calloc@plt>:
    3fcc:	add	ip, pc, #0, 12
    3fd0:	add	ip, ip, #552960	; 0x87000
    3fd4:	ldr	pc, [ip, #3224]!	; 0xc98

00003fd8 <memalign@plt>:
    3fd8:	add	ip, pc, #0, 12
    3fdc:	add	ip, ip, #552960	; 0x87000
    3fe0:	ldr	pc, [ip, #3216]!	; 0xc90

00003fe4 <__uflow@plt>:
    3fe4:	add	ip, pc, #0, 12
    3fe8:	add	ip, ip, #552960	; 0x87000
    3fec:	ldr	pc, [ip, #3208]!	; 0xc88

00003ff0 <stpcpy@plt>:
    3ff0:	add	ip, pc, #0, 12
    3ff4:	add	ip, ip, #552960	; 0x87000
    3ff8:	ldr	pc, [ip, #3200]!	; 0xc80

00003ffc <mktime@plt>:
    3ffc:	add	ip, pc, #0, 12
    4000:	add	ip, ip, #552960	; 0x87000
    4004:	ldr	pc, [ip, #3192]!	; 0xc78

00004008 <gcry_mpi_invm@plt>:
    4008:	add	ip, pc, #0, 12
    400c:	add	ip, ip, #552960	; 0x87000
    4010:	ldr	pc, [ip, #3184]!	; 0xc70

00004014 <memset@plt>:
    4014:	add	ip, pc, #0, 12
    4018:	add	ip, ip, #552960	; 0x87000
    401c:	ldr	pc, [ip, #3176]!	; 0xc68

00004020 <uname@plt>:
    4020:	add	ip, pc, #0, 12
    4024:	add	ip, ip, #552960	; 0x87000
    4028:	ldr	pc, [ip, #3168]!	; 0xc60

0000402c <freeaddrinfo@plt>:
    402c:	add	ip, pc, #0, 12
    4030:	add	ip, ip, #552960	; 0x87000
    4034:	ldr	pc, [ip, #3160]!	; 0xc58

00004038 <strrchr@plt>:
    4038:	add	ip, pc, #0, 12
    403c:	add	ip, ip, #552960	; 0x87000
    4040:	ldr	pc, [ip, #3152]!	; 0xc50

00004044 <fsync@plt>:
    4044:	add	ip, pc, #0, 12
    4048:	add	ip, ip, #552960	; 0x87000
    404c:	ldr	pc, [ip, #3144]!	; 0xc48

00004050 <execvp@plt>:
    4050:	add	ip, pc, #0, 12
    4054:	add	ip, ip, #552960	; 0x87000
    4058:	ldr	pc, [ip, #3136]!	; 0xc40

0000405c <strerror_r@plt>:
    405c:	add	ip, pc, #0, 12
    4060:	add	ip, ip, #552960	; 0x87000
    4064:	ldr	pc, [ip, #3128]!	; 0xc38

00004068 <__ppoll_chk@plt>:
    4068:	add	ip, pc, #0, 12
    406c:	add	ip, ip, #552960	; 0x87000
    4070:	ldr	pc, [ip, #3120]!	; 0xc30

00004074 <mkostemp64@plt>:
    4074:	add	ip, pc, #0, 12
    4078:	add	ip, ip, #552960	; 0x87000
    407c:	ldr	pc, [ip, #3112]!	; 0xc28

00004080 <strtoll@plt>:
    4080:	add	ip, pc, #0, 12
    4084:	add	ip, ip, #552960	; 0x87000
    4088:	ldr	pc, [ip, #3104]!	; 0xc20

0000408c <open_memstream@plt>:
    408c:	add	ip, pc, #0, 12
    4090:	add	ip, ip, #552960	; 0x87000
    4094:	ldr	pc, [ip, #3096]!	; 0xc18

00004098 <__strndup@plt>:
    4098:	add	ip, pc, #0, 12
    409c:	add	ip, ip, #552960	; 0x87000
    40a0:	ldr	pc, [ip, #3088]!	; 0xc10

000040a4 <gcry_mpi_mulm@plt>:
    40a4:	add	ip, pc, #0, 12
    40a8:	add	ip, ip, #552960	; 0x87000
    40ac:	ldr	pc, [ip, #3080]!	; 0xc08

000040b0 <__assert_fail@plt>:
    40b0:	add	ip, pc, #0, 12
    40b4:	add	ip, ip, #552960	; 0x87000
    40b8:	ldr	pc, [ip, #3072]!	; 0xc00

000040bc <execlp@plt>:
    40bc:	add	ip, pc, #0, 12
    40c0:	add	ip, ip, #552960	; 0x87000
    40c4:	ldr	pc, [ip, #3064]!	; 0xbf8

000040c8 <ppoll@plt>:
    40c8:	add	ip, pc, #0, 12
    40cc:	add	ip, ip, #552960	; 0x87000
    40d0:	ldr	pc, [ip, #3056]!	; 0xbf0

000040d4 <__fxstat64@plt>:
    40d4:	add	ip, pc, #0, 12
    40d8:	add	ip, ip, #552960	; 0x87000
    40dc:	ldr	pc, [ip, #3048]!	; 0xbe8

000040e0 <writev@plt>:
    40e0:	add	ip, pc, #0, 12
    40e4:	add	ip, ip, #552960	; 0x87000
    40e8:	ldr	pc, [ip, #3040]!	; 0xbe0

000040ec <canonicalize_file_name@plt>:
    40ec:	add	ip, pc, #0, 12
    40f0:	add	ip, ip, #552960	; 0x87000
    40f4:	ldr	pc, [ip, #3032]!	; 0xbd8

000040f8 <usleep@plt>:
    40f8:	add	ip, pc, #0, 12
    40fc:	add	ip, ip, #552960	; 0x87000
    4100:	ldr	pc, [ip, #3024]!	; 0xbd0

00004104 <_exit@plt>:
    4104:	add	ip, pc, #0, 12
    4108:	add	ip, ip, #552960	; 0x87000
    410c:	ldr	pc, [ip, #3016]!	; 0xbc8

00004110 <funlockfile@plt>:
    4110:	add	ip, pc, #0, 12
    4114:	add	ip, ip, #552960	; 0x87000
    4118:	ldr	pc, [ip, #3008]!	; 0xbc0

0000411c <getuid@plt>:
    411c:	add	ip, pc, #0, 12
    4120:	add	ip, ip, #552960	; 0x87000
    4124:	ldr	pc, [ip, #3000]!	; 0xbb8

00004128 <gcry_mpi_cmp_ui@plt>:
    4128:	add	ip, pc, #0, 12
    412c:	add	ip, ip, #552960	; 0x87000
    4130:	ldr	pc, [ip, #2992]!	; 0xbb0

00004134 <strtoull@plt>:
    4134:	add	ip, pc, #0, 12
    4138:	add	ip, ip, #552960	; 0x87000
    413c:	ldr	pc, [ip, #2984]!	; 0xba8

00004140 <free@plt>:
    4140:	add	ip, pc, #0, 12
    4144:	add	ip, ip, #552960	; 0x87000
    4148:	ldr	pc, [ip, #2976]!	; 0xba0

0000414c <sendmsg@plt>:
    414c:	add	ip, pc, #0, 12
    4150:	add	ip, ip, #552960	; 0x87000
    4154:	ldr	pc, [ip, #2968]!	; 0xb98

00004158 <gcry_mpi_cmp@plt>:
    4158:	add	ip, pc, #0, 12
    415c:	add	ip, ip, #552960	; 0x87000
    4160:	ldr	pc, [ip, #2960]!	; 0xb90

00004164 <read@plt>:
    4164:	add	ip, pc, #0, 12
    4168:	add	ip, ip, #552960	; 0x87000
    416c:	ldr	pc, [ip, #2952]!	; 0xb88

00004170 <write@plt>:
    4170:	add	ip, pc, #0, 12
    4174:	add	ip, ip, #552960	; 0x87000
    4178:	ldr	pc, [ip, #2944]!	; 0xb80

0000417c <getopt_long@plt>:
    417c:	add	ip, pc, #0, 12
    4180:	add	ip, ip, #552960	; 0x87000
    4184:	ldr	pc, [ip, #2936]!	; 0xb78

00004188 <secure_getenv@plt>:
    4188:	add	ip, pc, #0, 12
    418c:	add	ip, ip, #552960	; 0x87000
    4190:	ldr	pc, [ip, #2928]!	; 0xb70

00004194 <access@plt>:
    4194:	add	ip, pc, #0, 12
    4198:	add	ip, ip, #552960	; 0x87000
    419c:	ldr	pc, [ip, #2920]!	; 0xb68

000041a0 <openat64@plt>:
    41a0:	add	ip, pc, #0, 12
    41a4:	add	ip, ip, #552960	; 0x87000
    41a8:	ldr	pc, [ip, #2912]!	; 0xb60

000041ac <__asprintf_chk@plt>:
    41ac:	add	ip, pc, #0, 12
    41b0:	add	ip, ip, #552960	; 0x87000
    41b4:	ldr	pc, [ip, #2904]!	; 0xb58

000041b8 <getrlimit64@plt>:
    41b8:	add	ip, pc, #0, 12
    41bc:	add	ip, ip, #552960	; 0x87000
    41c0:	ldr	pc, [ip, #2896]!	; 0xb50

000041c4 <globfree64@plt>:
    41c4:	add	ip, pc, #0, 12
    41c8:	add	ip, ip, #552960	; 0x87000
    41cc:	ldr	pc, [ip, #2888]!	; 0xb48

000041d0 <bsearch@plt>:
    41d0:	add	ip, pc, #0, 12
    41d4:	add	ip, ip, #552960	; 0x87000
    41d8:	ldr	pc, [ip, #2880]!	; 0xb40

000041dc <__memcpy_chk@plt>:
    41dc:	add	ip, pc, #0, 12
    41e0:	add	ip, ip, #552960	; 0x87000
    41e4:	ldr	pc, [ip, #2872]!	; 0xb38

000041e8 <pthread_mutex_unlock@plt>:
    41e8:	add	ip, pc, #0, 12
    41ec:	add	ip, ip, #552960	; 0x87000
    41f0:	ldr	pc, [ip, #2864]!	; 0xb30

000041f4 <socket@plt>:
    41f4:	add	ip, pc, #0, 12
    41f8:	add	ip, ip, #552960	; 0x87000
    41fc:	ldr	pc, [ip, #2856]!	; 0xb28

00004200 <pread64@plt>:
    4200:	add	ip, pc, #0, 12
    4204:	add	ip, ip, #552960	; 0x87000
    4208:	ldr	pc, [ip, #2848]!	; 0xb20

0000420c <execl@plt>:
    420c:	add	ip, pc, #0, 12
    4210:	add	ip, ip, #552960	; 0x87000
    4214:	ldr	pc, [ip, #2840]!	; 0xb18

00004218 <umask@plt>:
    4218:	add	ip, pc, #0, 12
    421c:	add	ip, ip, #552960	; 0x87000
    4220:	ldr	pc, [ip, #2832]!	; 0xb10

00004224 <gcry_md_ctl@plt>:
    4224:	add	ip, pc, #0, 12
    4228:	add	ip, ip, #552960	; 0x87000
    422c:	ldr	pc, [ip, #2824]!	; 0xb08

00004230 <getaddrinfo@plt>:
    4230:	add	ip, pc, #0, 12
    4234:	add	ip, ip, #552960	; 0x87000
    4238:	ldr	pc, [ip, #2816]!	; 0xb00

0000423c <fflush@plt>:
    423c:	add	ip, pc, #0, 12
    4240:	add	ip, ip, #552960	; 0x87000
    4244:	ldr	pc, [ip, #2808]!	; 0xaf8

00004248 <ioctl@plt>:
    4248:	add	ip, pc, #0, 12
    424c:	add	ip, ip, #552960	; 0x87000
    4250:	ldr	pc, [ip, #2800]!	; 0xaf0

00004254 <isatty@plt>:
    4254:	add	ip, pc, #0, 12
    4258:	add	ip, ip, #552960	; 0x87000
    425c:	ldr	pc, [ip, #2792]!	; 0xae8

00004260 <readlinkat@plt>:
    4260:	add	ip, pc, #0, 12
    4264:	add	ip, ip, #552960	; 0x87000
    4268:	ldr	pc, [ip, #2784]!	; 0xae0

0000426c <glob64@plt>:
    426c:	add	ip, pc, #0, 12
    4270:	add	ip, ip, #552960	; 0x87000
    4274:	ldr	pc, [ip, #2776]!	; 0xad8

00004278 <flockfile@plt>:
    4278:	add	ip, pc, #0, 12
    427c:	add	ip, ip, #552960	; 0x87000
    4280:	ldr	pc, [ip, #2768]!	; 0xad0

00004284 <LZ4_decompress_safe_partial@plt>:
    4284:	add	ip, pc, #0, 12
    4288:	add	ip, ip, #552960	; 0x87000
    428c:	ldr	pc, [ip, #2760]!	; 0xac8

00004290 <mempcpy@plt>:
    4290:	add	ip, pc, #0, 12
    4294:	add	ip, ip, #552960	; 0x87000
    4298:	ldr	pc, [ip, #2752]!	; 0xac0

0000429c <pthread_mutex_lock@plt>:
    429c:	add	ip, pc, #0, 12
    42a0:	add	ip, ip, #552960	; 0x87000
    42a4:	ldr	pc, [ip, #2744]!	; 0xab8

000042a8 <strlen@plt>:
    42a8:	add	ip, pc, #0, 12
    42ac:	add	ip, ip, #552960	; 0x87000
    42b0:	ldr	pc, [ip, #2736]!	; 0xab0

000042b4 <sscanf@plt>:
    42b4:	add	ip, pc, #0, 12
    42b8:	add	ip, ip, #552960	; 0x87000
    42bc:	ldr	pc, [ip, #2728]!	; 0xaa8

000042c0 <QRcode_encodeString@plt>:
    42c0:	add	ip, pc, #0, 12
    42c4:	add	ip, ip, #552960	; 0x87000
    42c8:	ldr	pc, [ip, #2720]!	; 0xaa0

000042cc <unlink@plt>:
    42cc:	add	ip, pc, #0, 12
    42d0:	add	ip, ip, #552960	; 0x87000
    42d4:	ldr	pc, [ip, #2712]!	; 0xa98

000042d8 <fstatfs64@plt>:
    42d8:	add	ip, pc, #0, 12
    42dc:	add	ip, ip, #552960	; 0x87000
    42e0:	ldr	pc, [ip, #2704]!	; 0xa90

000042e4 <strtoul@plt>:
    42e4:	add	ip, pc, #0, 12
    42e8:	add	ip, ip, #552960	; 0x87000
    42ec:	ldr	pc, [ip, #2696]!	; 0xa88

000042f0 <memcpy@plt>:
    42f0:	add	ip, pc, #0, 12
    42f4:	add	ip, ip, #552960	; 0x87000
    42f8:	ldr	pc, [ip, #2688]!	; 0xa80

000042fc <setlocale@plt>:
    42fc:	add	ip, pc, #0, 12
    4300:	add	ip, ip, #552960	; 0x87000
    4304:	ldr	pc, [ip, #2680]!	; 0xa78

00004308 <gcry_control@plt>:
    4308:	add	ip, pc, #0, 12
    430c:	add	ip, ip, #552960	; 0x87000
    4310:	ldr	pc, [ip, #2672]!	; 0xa70

00004314 <fopen64@plt>:
    4314:	add	ip, pc, #0, 12
    4318:	add	ip, ip, #552960	; 0x87000
    431c:	ldr	pc, [ip, #2664]!	; 0xa68

00004320 <getxattr@plt>:
    4320:	add	ip, pc, #0, 12
    4324:	add	ip, ip, #552960	; 0x87000
    4328:	ldr	pc, [ip, #2656]!	; 0xa60

0000432c <setresgid@plt>:
    432c:	add	ip, pc, #0, 12
    4330:	add	ip, ip, #552960	; 0x87000
    4334:	ldr	pc, [ip, #2648]!	; 0xa58

00004338 <__ctype_tolower_loc@plt>:
    4338:	add	ip, pc, #0, 12
    433c:	add	ip, ip, #552960	; 0x87000
    4340:	ldr	pc, [ip, #2640]!	; 0xa50

00004344 <gcry_md_write@plt>:
    4344:	add	ip, pc, #0, 12
    4348:	add	ip, ip, #552960	; 0x87000
    434c:	ldr	pc, [ip, #2632]!	; 0xa48

00004350 <feof@plt>:
    4350:	add	ip, pc, #0, 12
    4354:	add	ip, ip, #552960	; 0x87000
    4358:	ldr	pc, [ip, #2624]!	; 0xa40

0000435c <getppid@plt>:
    435c:	add	ip, pc, #0, 12
    4360:	add	ip, ip, #552960	; 0x87000
    4364:	ldr	pc, [ip, #2616]!	; 0xa38

00004368 <ftell@plt>:
    4368:	add	ip, pc, #0, 12
    436c:	add	ip, ip, #552960	; 0x87000
    4370:	ldr	pc, [ip, #2608]!	; 0xa30

00004374 <acl_get_file@plt>:
    4374:	add	ip, pc, #0, 12
    4378:	add	ip, ip, #552960	; 0x87000
    437c:	ldr	pc, [ip, #2600]!	; 0xa28

00004380 <strtol@plt>:
    4380:	add	ip, pc, #0, 12
    4384:	add	ip, ip, #552960	; 0x87000
    4388:	ldr	pc, [ip, #2592]!	; 0xa20

0000438c <sigaddset@plt>:
    438c:	add	ip, pc, #0, 12
    4390:	add	ip, ip, #552960	; 0x87000
    4394:	ldr	pc, [ip, #2584]!	; 0xa18

00004398 <strcpy@plt>:
    4398:	add	ip, pc, #0, 12
    439c:	add	ip, ip, #552960	; 0x87000
    43a0:	ldr	pc, [ip, #2576]!	; 0xa10

000043a4 <chroot@plt>:
    43a4:	add	ip, pc, #0, 12
    43a8:	add	ip, ip, #552960	; 0x87000
    43ac:	ldr	pc, [ip, #2568]!	; 0xa08

000043b0 <__vsnprintf_chk@plt>:
    43b0:	add	ip, pc, #0, 12
    43b4:	add	ip, ip, #552960	; 0x87000
    43b8:	ldr	pc, [ip, #2560]!	; 0xa00

000043bc <pthread_mutex_destroy@plt>:
    43bc:	add	ip, pc, #0, 12
    43c0:	add	ip, ip, #552960	; 0x87000
    43c4:	ldr	pc, [ip, #2552]!	; 0x9f8

000043c8 <open64@plt>:
    43c8:	add	ip, pc, #0, 12
    43cc:	add	ip, ip, #552960	; 0x87000
    43d0:	ldr	pc, [ip, #2544]!	; 0x9f0

000043d4 <memmem@plt>:
    43d4:	add	ip, pc, #0, 12
    43d8:	add	ip, ip, #552960	; 0x87000
    43dc:	ldr	pc, [ip, #2536]!	; 0x9e8

000043e0 <raise@plt>:
    43e0:	add	ip, pc, #0, 12
    43e4:	add	ip, ip, #552960	; 0x87000
    43e8:	ldr	pc, [ip, #2528]!	; 0x9e0

000043ec <getegid@plt>:
    43ec:	add	ip, pc, #0, 12
    43f0:	add	ip, ip, #552960	; 0x87000
    43f4:	ldr	pc, [ip, #2520]!	; 0x9d8

000043f8 <gcry_mpi_mod@plt>:
    43f8:	add	ip, pc, #0, 12
    43fc:	add	ip, ip, #552960	; 0x87000
    4400:	ldr	pc, [ip, #2512]!	; 0x9d0

00004404 <pwrite64@plt>:
    4404:	add	ip, pc, #0, 12
    4408:	add	ip, ip, #552960	; 0x87000
    440c:	ldr	pc, [ip, #2504]!	; 0x9c8

00004410 <inotify_init1@plt>:
    4410:	add	ip, pc, #0, 12
    4414:	add	ip, ip, #552960	; 0x87000
    4418:	ldr	pc, [ip, #2496]!	; 0x9c0

0000441c <__snprintf_chk@plt>:
    441c:	add	ip, pc, #0, 12
    4420:	add	ip, ip, #552960	; 0x87000
    4424:	ldr	pc, [ip, #2488]!	; 0x9b8

00004428 <posix_fallocate64@plt>:
    4428:	add	ip, pc, #0, 12
    442c:	add	ip, ip, #552960	; 0x87000
    4430:	ldr	pc, [ip, #2480]!	; 0x9b0

00004434 <pthread_mutex_init@plt>:
    4434:	add	ip, pc, #0, 12
    4438:	add	ip, ip, #552960	; 0x87000
    443c:	ldr	pc, [ip, #2472]!	; 0x9a8

00004440 <dirfd@plt>:
    4440:	add	ip, pc, #0, 12
    4444:	add	ip, ip, #552960	; 0x87000
    4448:	ldr	pc, [ip, #2464]!	; 0x9a0

0000444c <fdopen@plt>:
    444c:	add	ip, pc, #0, 12
    4450:	add	ip, ip, #552960	; 0x87000
    4454:	ldr	pc, [ip, #2456]!	; 0x998

00004458 <strstr@plt>:
    4458:	add	ip, pc, #0, 12
    445c:	add	ip, ip, #552960	; 0x87000
    4460:	ldr	pc, [ip, #2448]!	; 0x990

00004464 <LZ4_decompress_safe@plt>:
    4464:	add	ip, pc, #0, 12
    4468:	add	ip, ip, #552960	; 0x87000
    446c:	ldr	pc, [ip, #2440]!	; 0x988

00004470 <close@plt>:
    4470:	add	ip, pc, #0, 12
    4474:	add	ip, ip, #552960	; 0x87000
    4478:	ldr	pc, [ip, #2432]!	; 0x980

0000447c <fwrite@plt>:
    447c:	add	ip, pc, #0, 12
    4480:	add	ip, ip, #552960	; 0x87000
    4484:	ldr	pc, [ip, #2424]!	; 0x978

00004488 <lzma_code@plt>:
    4488:	add	ip, pc, #0, 12
    448c:	add	ip, ip, #552960	; 0x87000
    4490:	ldr	pc, [ip, #2416]!	; 0x970

00004494 <closedir@plt>:
    4494:	add	ip, pc, #0, 12
    4498:	add	ip, ip, #552960	; 0x87000
    449c:	ldr	pc, [ip, #2408]!	; 0x968

000044a0 <gcry_mpi_add@plt>:
    44a0:	add	ip, pc, #0, 12
    44a4:	add	ip, ip, #552960	; 0x87000
    44a8:	ldr	pc, [ip, #2400]!	; 0x960

000044ac <strncasecmp@plt>:
    44ac:	add	ip, pc, #0, 12
    44b0:	add	ip, ip, #552960	; 0x87000
    44b4:	ldr	pc, [ip, #2392]!	; 0x958

000044b8 <gcry_md_setkey@plt>:
    44b8:	add	ip, pc, #0, 12
    44bc:	add	ip, ip, #552960	; 0x87000
    44c0:	ldr	pc, [ip, #2384]!	; 0x950

000044c4 <QRcode_free@plt>:
    44c4:	add	ip, pc, #0, 12
    44c8:	add	ip, ip, #552960	; 0x87000
    44cc:	ldr	pc, [ip, #2376]!	; 0x948

000044d0 <time@plt>:
    44d0:	add	ip, pc, #0, 12
    44d4:	add	ip, ip, #552960	; 0x87000
    44d8:	ldr	pc, [ip, #2368]!	; 0x940

000044dc <__ctype_b_loc@plt>:
    44dc:	add	ip, pc, #0, 12
    44e0:	add	ip, ip, #552960	; 0x87000
    44e4:	ldr	pc, [ip, #2360]!	; 0x938

000044e8 <__xstat64@plt>:
    44e8:	add	ip, pc, #0, 12
    44ec:	add	ip, ip, #552960	; 0x87000
    44f0:	ldr	pc, [ip, #2352]!	; 0x930

000044f4 <gcry_md_close@plt>:
    44f4:	add	ip, pc, #0, 12
    44f8:	add	ip, ip, #552960	; 0x87000
    44fc:	ldr	pc, [ip, #2344]!	; 0x928

00004500 <malloc@plt>:
    4500:	add	ip, pc, #0, 12
    4504:	add	ip, ip, #552960	; 0x87000
    4508:	ldr	pc, [ip, #2336]!	; 0x920

0000450c <__tls_get_addr@plt>:
    450c:	add	ip, pc, #0, 12
    4510:	add	ip, ip, #552960	; 0x87000
    4514:	ldr	pc, [ip, #2328]!	; 0x918

00004518 <mmap64@plt>:
    4518:	add	ip, pc, #0, 12
    451c:	add	ip, ip, #552960	; 0x87000
    4520:	ldr	pc, [ip, #2320]!	; 0x910

00004524 <gcry_mpi_add_ui@plt>:
    4524:	add	ip, pc, #0, 12
    4528:	add	ip, ip, #552960	; 0x87000
    452c:	ldr	pc, [ip, #2312]!	; 0x908

00004530 <nl_langinfo@plt>:
    4530:	add	ip, pc, #0, 12
    4534:	add	ip, ip, #552960	; 0x87000
    4538:	ldr	pc, [ip, #2304]!	; 0x900

0000453c <__stack_chk_fail@plt>:
    453c:	add	ip, pc, #0, 12
    4540:	add	ip, ip, #552960	; 0x87000
    4544:	ldr	pc, [ip, #2296]!	; 0x8f8

00004548 <sigaction@plt>:
    4548:	add	ip, pc, #0, 12
    454c:	add	ip, ip, #552960	; 0x87000
    4550:	ldr	pc, [ip, #2288]!	; 0x8f0

00004554 <sigdelset@plt>:
    4554:	add	ip, pc, #0, 12
    4558:	add	ip, ip, #552960	; 0x87000
    455c:	ldr	pc, [ip, #2280]!	; 0x8e8

00004560 <gmtime_r@plt>:
    4560:	add	ip, pc, #0, 12
    4564:	add	ip, ip, #552960	; 0x87000
    4568:	ldr	pc, [ip, #2272]!	; 0x8e0

0000456c <__fprintf_chk@plt>:
    456c:	add	ip, pc, #0, 12
    4570:	add	ip, ip, #552960	; 0x87000
    4574:	ldr	pc, [ip, #2264]!	; 0x8d8

00004578 <poll@plt>:
    4578:	add	ip, pc, #0, 12
    457c:	add	ip, ip, #552960	; 0x87000
    4580:	ldr	pc, [ip, #2256]!	; 0x8d0

00004584 <strnlen@plt>:
    4584:	add	ip, pc, #0, 12
    4588:	add	ip, ip, #552960	; 0x87000
    458c:	ldr	pc, [ip, #2248]!	; 0x8c8

00004590 <fstatvfs64@plt>:
    4590:	add	ip, pc, #0, 12
    4594:	add	ip, ip, #552960	; 0x87000
    4598:	ldr	pc, [ip, #2240]!	; 0x8c0

0000459c <inotify_rm_watch@plt>:
    459c:	add	ip, pc, #0, 12
    45a0:	add	ip, ip, #552960	; 0x87000
    45a4:	ldr	pc, [ip, #2232]!	; 0x8b8

000045a8 <fputc@plt>:
    45a8:	add	ip, pc, #0, 12
    45ac:	add	ip, ip, #552960	; 0x87000
    45b0:	ldr	pc, [ip, #2224]!	; 0x8b0

000045b4 <gcry_md_get_algo_dlen@plt>:
    45b4:	add	ip, pc, #0, 12
    45b8:	add	ip, ip, #552960	; 0x87000
    45bc:	ldr	pc, [ip, #2216]!	; 0x8a8

000045c0 <getgrgid@plt>:
    45c0:	add	ip, pc, #0, 12
    45c4:	add	ip, ip, #552960	; 0x87000
    45c8:	ldr	pc, [ip, #2208]!	; 0x8a0

000045cc <gcry_mpi_release@plt>:
    45cc:	add	ip, pc, #0, 12
    45d0:	add	ip, ip, #552960	; 0x87000
    45d4:	ldr	pc, [ip, #2200]!	; 0x898

000045d8 <acl_get_tag_type@plt>:
    45d8:	add	ip, pc, #0, 12
    45dc:	add	ip, ip, #552960	; 0x87000
    45e0:	ldr	pc, [ip, #2192]!	; 0x890

000045e4 <lzma_end@plt>:
    45e4:	add	ip, pc, #0, 12
    45e8:	add	ip, ip, #552960	; 0x87000
    45ec:	ldr	pc, [ip, #2184]!	; 0x888

000045f0 <gcry_md_copy@plt>:
    45f0:	add	ip, pc, #0, 12
    45f4:	add	ip, ip, #552960	; 0x87000
    45f8:	ldr	pc, [ip, #2176]!	; 0x880

000045fc <send@plt>:
    45fc:	add	ip, pc, #0, 12
    4600:	add	ip, ip, #552960	; 0x87000
    4604:	ldr	pc, [ip, #2168]!	; 0x878

00004608 <memmove@plt>:
    4608:	add	ip, pc, #0, 12
    460c:	add	ip, ip, #552960	; 0x87000
    4610:	ldr	pc, [ip, #2160]!	; 0x870

00004614 <fnmatch@plt>:
    4614:	add	ip, pc, #0, 12
    4618:	add	ip, ip, #552960	; 0x87000
    461c:	ldr	pc, [ip, #2152]!	; 0x868

00004620 <dup2@plt>:
    4620:	add	ip, pc, #0, 12
    4624:	add	ip, ip, #552960	; 0x87000
    4628:	ldr	pc, [ip, #2144]!	; 0x860

0000462c <puts@plt>:
    462c:	add	ip, pc, #0, 12
    4630:	add	ip, ip, #552960	; 0x87000
    4634:	ldr	pc, [ip, #2136]!	; 0x858

00004638 <strftime@plt>:
    4638:	add	ip, pc, #0, 12
    463c:	add	ip, ip, #552960	; 0x87000
    4640:	ldr	pc, [ip, #2128]!	; 0x850

00004644 <gcry_md_reset@plt>:
    4644:	add	ip, pc, #0, 12
    4648:	add	ip, ip, #552960	; 0x87000
    464c:	ldr	pc, [ip, #2120]!	; 0x848

00004650 <acl_get_entry@plt>:
    4650:	add	ip, pc, #0, 12
    4654:	add	ip, ip, #552960	; 0x87000
    4658:	ldr	pc, [ip, #2112]!	; 0x840

0000465c <faccessat@plt>:
    465c:	add	ip, pc, #0, 12
    4660:	add	ip, ip, #552960	; 0x87000
    4664:	ldr	pc, [ip, #2104]!	; 0x838

00004668 <getpid@plt>:
    4668:	add	ip, pc, #0, 12
    466c:	add	ip, ip, #552960	; 0x87000
    4670:	ldr	pc, [ip, #2096]!	; 0x830

00004674 <prctl@plt>:
    4674:	add	ip, pc, #0, 12
    4678:	add	ip, ip, #552960	; 0x87000
    467c:	ldr	pc, [ip, #2088]!	; 0x828

00004680 <gcry_mpi_powm@plt>:
    4680:	add	ip, pc, #0, 12
    4684:	add	ip, ip, #552960	; 0x87000
    4688:	ldr	pc, [ip, #2080]!	; 0x820

0000468c <inotify_add_watch@plt>:
    468c:	add	ip, pc, #0, 12
    4690:	add	ip, ip, #552960	; 0x87000
    4694:	ldr	pc, [ip, #2072]!	; 0x818

00004698 <gcry_randomize@plt>:
    4698:	add	ip, pc, #0, 12
    469c:	add	ip, ip, #552960	; 0x87000
    46a0:	ldr	pc, [ip, #2064]!	; 0x810

000046a4 <fcntl@plt>:
    46a4:	add	ip, pc, #0, 12
    46a8:	add	ip, ip, #552960	; 0x87000
    46ac:	ldr	pc, [ip, #2056]!	; 0x808

000046b0 <readlink@plt>:
    46b0:	add	ip, pc, #0, 12
    46b4:	add	ip, ip, #552960	; 0x87000
    46b8:	ldr	pc, [ip, #2048]!	; 0x800

000046bc <memrchr@plt>:
    46bc:	add	ip, pc, #0, 12
    46c0:	add	ip, ip, #552960	; 0x87000
    46c4:	ldr	pc, [ip, #2040]!	; 0x7f8

000046c8 <fork@plt>:
    46c8:	add	ip, pc, #0, 12
    46cc:	add	ip, ip, #552960	; 0x87000
    46d0:	ldr	pc, [ip, #2032]!	; 0x7f0

000046d4 <recvmsg@plt>:
    46d4:	add	ip, pc, #0, 12
    46d8:	add	ip, ip, #552960	; 0x87000
    46dc:	ldr	pc, [ip, #2024]!	; 0x7e8

000046e0 <rand@plt>:
    46e0:	add	ip, pc, #0, 12
    46e4:	add	ip, ip, #552960	; 0x87000
    46e8:	ldr	pc, [ip, #2016]!	; 0x7e0

000046ec <munmap@plt>:
    46ec:	add	ip, pc, #0, 12
    46f0:	add	ip, ip, #552960	; 0x87000
    46f4:	ldr	pc, [ip, #2008]!	; 0x7d8

000046f8 <strspn@plt>:
    46f8:	add	ip, pc, #0, 12
    46fc:	add	ip, ip, #552960	; 0x87000
    4700:	ldr	pc, [ip, #2000]!	; 0x7d0

00004704 <__lxstat64@plt>:
    4704:	add	ip, pc, #0, 12
    4708:	add	ip, ip, #552960	; 0x87000
    470c:	ldr	pc, [ip, #1992]!	; 0x7c8

00004710 <readdir64@plt>:
    4710:	add	ip, pc, #0, 12
    4714:	add	ip, ip, #552960	; 0x87000
    4718:	ldr	pc, [ip, #1984]!	; 0x7c0

0000471c <setns@plt>:
    471c:	add	ip, pc, #0, 12
    4720:	add	ip, ip, #552960	; 0x87000
    4724:	ldr	pc, [ip, #1976]!	; 0x7b8

00004728 <unlinkat@plt>:
    4728:	add	ip, pc, #0, 12
    472c:	add	ip, ip, #552960	; 0x87000
    4730:	ldr	pc, [ip, #1968]!	; 0x7b0

00004734 <acl_free@plt>:
    4734:	add	ip, pc, #0, 12
    4738:	add	ip, ip, #552960	; 0x87000
    473c:	ldr	pc, [ip, #1960]!	; 0x7a8

00004740 <strcspn@plt>:
    4740:	add	ip, pc, #0, 12
    4744:	add	ip, ip, #552960	; 0x87000
    4748:	ldr	pc, [ip, #1952]!	; 0x7a0

0000474c <__sprintf_chk@plt>:
    474c:	add	ip, pc, #0, 12
    4750:	add	ip, ip, #552960	; 0x87000
    4754:	ldr	pc, [ip, #1944]!	; 0x798

00004758 <fread@plt>:
    4758:	add	ip, pc, #0, 12
    475c:	add	ip, ip, #552960	; 0x87000
    4760:	ldr	pc, [ip, #1936]!	; 0x790

00004764 <fchdir@plt>:
    4764:	add	ip, pc, #0, 12
    4768:	add	ip, ip, #552960	; 0x87000
    476c:	ldr	pc, [ip, #1928]!	; 0x788

00004770 <strncmp@plt>:
    4770:	add	ip, pc, #0, 12
    4774:	add	ip, ip, #552960	; 0x87000
    4778:	ldr	pc, [ip, #1920]!	; 0x780

0000477c <kill@plt>:
    477c:	add	ip, pc, #0, 12
    4780:	add	ip, ip, #552960	; 0x87000
    4784:	ldr	pc, [ip, #1912]!	; 0x778

00004788 <link@plt>:
    4788:	add	ip, pc, #0, 12
    478c:	add	ip, ip, #552960	; 0x87000
    4790:	ldr	pc, [ip, #1904]!	; 0x770

00004794 <ferror@plt>:
    4794:	add	ip, pc, #0, 12
    4798:	add	ip, ip, #552960	; 0x87000
    479c:	ldr	pc, [ip, #1896]!	; 0x768

000047a0 <realloc@plt>:
    47a0:	add	ip, pc, #0, 12
    47a4:	add	ip, ip, #552960	; 0x87000
    47a8:	ldr	pc, [ip, #1888]!	; 0x760

000047ac <ftruncate64@plt>:
    47ac:	add	ip, pc, #0, 12
    47b0:	add	ip, ip, #552960	; 0x87000
    47b4:	ldr	pc, [ip, #1880]!	; 0x758

000047b8 <epoll_ctl@plt>:
    47b8:	add	ip, pc, #0, 12
    47bc:	add	ip, ip, #552960	; 0x87000
    47c0:	ldr	pc, [ip, #1872]!	; 0x750

000047c4 <_IO_putc@plt>:
    47c4:	add	ip, pc, #0, 12
    47c8:	add	ip, ip, #552960	; 0x87000
    47cc:	ldr	pc, [ip, #1864]!	; 0x748

000047d0 <setrlimit64@plt>:
    47d0:	add	ip, pc, #0, 12
    47d4:	add	ip, ip, #552960	; 0x87000
    47d8:	ldr	pc, [ip, #1856]!	; 0x740

000047dc <getgroups@plt>:
    47dc:	add	ip, pc, #0, 12
    47e0:	add	ip, ip, #552960	; 0x87000
    47e4:	ldr	pc, [ip, #1848]!	; 0x738

000047e8 <readv@plt>:
    47e8:	add	ip, pc, #0, 12
    47ec:	add	ip, ip, #552960	; 0x87000
    47f0:	ldr	pc, [ip, #1840]!	; 0x730

000047f4 <getsockopt@plt>:
    47f4:	add	ip, pc, #0, 12
    47f8:	add	ip, ip, #552960	; 0x87000
    47fc:	ldr	pc, [ip, #1832]!	; 0x728

00004800 <pipe@plt>:
    4800:	add	ip, pc, #0, 12
    4804:	add	ip, ip, #552960	; 0x87000
    4808:	ldr	pc, [ip, #1824]!	; 0x720

0000480c <__strdup@plt>:
    480c:	add	ip, pc, #0, 12
    4810:	add	ip, ip, #552960	; 0x87000
    4814:	ldr	pc, [ip, #1816]!	; 0x718

00004818 <_Unwind_Resume@plt>:
    4818:	add	ip, pc, #0, 12
    481c:	add	ip, ip, #552960	; 0x87000
    4820:	ldr	pc, [ip, #1808]!	; 0x710

00004824 <syscall@plt>:
    4824:	add	ip, pc, #0, 12
    4828:	add	ip, ip, #552960	; 0x87000
    482c:	ldr	pc, [ip, #1800]!	; 0x708

00004830 <setsockopt@plt>:
    4830:	add	ip, pc, #0, 12
    4834:	add	ip, ip, #552960	; 0x87000
    4838:	ldr	pc, [ip, #1792]!	; 0x700

0000483c <lzma_stream_decoder@plt>:
    483c:	add	ip, pc, #0, 12
    4840:	add	ip, ip, #552960	; 0x87000
    4844:	ldr	pc, [ip, #1784]!	; 0x6f8

00004848 <setresuid@plt>:
    4848:	add	ip, pc, #0, 12
    484c:	add	ip, ip, #552960	; 0x87000
    4850:	ldr	pc, [ip, #1776]!	; 0x6f0

00004854 <__fxstatat64@plt>:
    4854:	add	ip, pc, #0, 12
    4858:	add	ip, ip, #552960	; 0x87000
    485c:	ldr	pc, [ip, #1768]!	; 0x6e8

00004860 <gcry_md_read@plt>:
    4860:	add	ip, pc, #0, 12
    4864:	add	ip, ip, #552960	; 0x87000
    4868:	ldr	pc, [ip, #1760]!	; 0x6e0

0000486c <gcry_mpi_mul@plt>:
    486c:	add	ip, pc, #0, 12
    4870:	add	ip, ip, #552960	; 0x87000
    4874:	ldr	pc, [ip, #1752]!	; 0x6d8

00004878 <memchr@plt>:
    4878:	add	ip, pc, #0, 12
    487c:	add	ip, ip, #552960	; 0x87000
    4880:	ldr	pc, [ip, #1744]!	; 0x6d0

00004884 <fchmod@plt>:
    4884:	add	ip, pc, #0, 12
    4888:	add	ip, ip, #552960	; 0x87000
    488c:	ldr	pc, [ip, #1736]!	; 0x6c8

00004890 <setenv@plt>:
    4890:	add	ip, pc, #0, 12
    4894:	add	ip, ip, #552960	; 0x87000
    4898:	ldr	pc, [ip, #1728]!	; 0x6c0

0000489c <strcmp@plt>:
    489c:	add	ip, pc, #0, 12
    48a0:	add	ip, ip, #552960	; 0x87000
    48a4:	ldr	pc, [ip, #1720]!	; 0x6b8

000048a8 <dup3@plt>:
    48a8:	add	ip, pc, #0, 12
    48ac:	add	ip, ip, #552960	; 0x87000
    48b0:	ldr	pc, [ip, #1712]!	; 0x6b0

000048b4 <fsetxattr@plt>:
    48b4:	add	ip, pc, #0, 12
    48b8:	add	ip, ip, #552960	; 0x87000
    48bc:	ldr	pc, [ip, #1704]!	; 0x6a8

000048c0 <__vasprintf_chk@plt>:
    48c0:	add	ip, pc, #0, 12
    48c4:	add	ip, ip, #552960	; 0x87000
    48c8:	ldr	pc, [ip, #1696]!	; 0x6a0

000048cc <__errno_location@plt>:
    48cc:	add	ip, pc, #0, 12
    48d0:	add	ip, ip, #552960	; 0x87000
    48d4:	ldr	pc, [ip, #1688]!	; 0x698

000048d8 <gcry_mpi_get_nbits@plt>:
    48d8:	add	ip, pc, #0, 12
    48dc:	add	ip, ip, #552960	; 0x87000
    48e0:	ldr	pc, [ip, #1680]!	; 0x690

000048e4 <basename@plt>:
    48e4:	add	ip, pc, #0, 12
    48e8:	add	ip, ip, #552960	; 0x87000
    48ec:	ldr	pc, [ip, #1672]!	; 0x688

000048f0 <gcry_md_open@plt>:
    48f0:	add	ip, pc, #0, 12
    48f4:	add	ip, ip, #552960	; 0x87000
    48f8:	ldr	pc, [ip, #1664]!	; 0x680

000048fc <__cxa_finalize@plt>:
    48fc:	add	ip, pc, #0, 12
    4900:	add	ip, ip, #552960	; 0x87000
    4904:	ldr	pc, [ip, #1656]!	; 0x678

00004908 <getgid@plt>:
    4908:	add	ip, pc, #0, 12
    490c:	add	ip, ip, #552960	; 0x87000
    4910:	ldr	pc, [ip, #1648]!	; 0x670

00004914 <fputs@plt>:
    4914:	add	ip, pc, #0, 12
    4918:	add	ip, ip, #552960	; 0x87000
    491c:	ldr	pc, [ip, #1640]!	; 0x668

Disassembly of section .text:

00004920 <__libc_csu_init@@Base-0x5e1ec>:
    4920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4924:	sub	sp, sp, #60	; 0x3c
    4928:	ldr	ip, [pc, #364]	; 4a9c <fputs@plt+0x188>
    492c:	cmp	r0, #0
    4930:	str	r0, [sp, #40]	; 0x28
    4934:	mov	r9, r3
    4938:	ldr	r0, [pc, #352]	; 4aa0 <fputs@plt+0x18c>
    493c:	add	ip, pc, ip
    4940:	str	r1, [sp, #36]	; 0x24
    4944:	mov	r8, r2
    4948:	mov	r3, ip
    494c:	ldr	r3, [ip, r0]
    4950:	ldr	r2, [r3]
    4954:	str	r3, [sp, #44]	; 0x2c
    4958:	str	r2, [sp, #52]	; 0x34
    495c:	bne	4980 <fputs@plt+0x6c>
    4960:	ldr	r0, [pc, #316]	; 4aa4 <fputs@plt+0x190>
    4964:	movw	r2, #373	; 0x175
    4968:	ldr	r1, [pc, #312]	; 4aa8 <fputs@plt+0x194>
    496c:	ldr	r3, [pc, #312]	; 4aac <fputs@plt+0x198>
    4970:	add	r0, pc, r0
    4974:	add	r1, pc, r1
    4978:	add	r3, pc, r3
    497c:	bl	5ac34 <fputs@plt+0x56320>
    4980:	ldr	r4, [sp, #36]	; 0x24
    4984:	cmp	r4, #0
    4988:	addge	fp, sp, #48	; 0x30
    498c:	movge	r6, #0
    4990:	movge	r7, #0
    4994:	movge	sl, #0
    4998:	bge	4a60 <fputs@plt+0x14c>
    499c:	ldr	r0, [pc, #268]	; 4ab0 <fputs@plt+0x19c>
    49a0:	movw	r2, #374	; 0x176
    49a4:	ldr	r1, [pc, #264]	; 4ab4 <fputs@plt+0x1a0>
    49a8:	ldr	r3, [pc, #264]	; 4ab8 <fputs@plt+0x1a4>
    49ac:	add	r0, pc, r0
    49b0:	add	r1, pc, r1
    49b4:	add	r3, pc, r3
    49b8:	bl	5ac34 <fputs@plt+0x56320>
    49bc:	adds	r4, r8, r6
    49c0:	mov	r0, #8
    49c4:	adc	r5, r9, r7
    49c8:	str	r0, [sp, #16]
    49cc:	str	sl, [sp]
    49d0:	lsrs	r5, r5, #1
    49d4:	rrx	r4, r4
    49d8:	ldr	r0, [sp, #40]	; 0x28
    49dc:	lsl	r3, r5, #3
    49e0:	lsl	r2, r4, #3
    49e4:	orr	r3, r3, r4, lsr #29
    49e8:	str	r2, [sp, #8]
    49ec:	str	r3, [sp, #12]
    49f0:	mov	r2, #3
    49f4:	str	sl, [sp, #20]
    49f8:	mov	r3, #0
    49fc:	str	fp, [sp, #24]
    4a00:	ldr	r1, [sp, #36]	; 0x24
    4a04:	bl	21dc4 <fputs@plt+0x1d4b0>
    4a08:	cmp	r0, #0
    4a0c:	blt	4a7c <fputs@plt+0x168>
    4a10:	ldr	r3, [sp, #48]	; 0x30
    4a14:	ldrd	r0, [sp, #96]	; 0x60
    4a18:	ldrd	r2, [r3]
    4a1c:	cmp	r3, r1
    4a20:	cmpeq	r2, r0
    4a24:	beq	4a70 <fputs@plt+0x15c>
    4a28:	adds	r0, r6, #1
    4a2c:	adc	r1, r7, #0
    4a30:	cmp	r1, r9
    4a34:	cmpeq	r0, r8
    4a38:	bcs	4a78 <fputs@plt+0x164>
    4a3c:	ldrd	r0, [sp, #96]	; 0x60
    4a40:	cmp	r3, r1
    4a44:	cmpeq	r2, r0
    4a48:	movhi	r8, r4
    4a4c:	movhi	r9, r5
    4a50:	movhi	r4, r6
    4a54:	movhi	r5, r7
    4a58:	mov	r6, r4
    4a5c:	mov	r7, r5
    4a60:	cmp	r7, r9
    4a64:	cmpeq	r6, r8
    4a68:	bcc	49bc <fputs@plt+0xa8>
    4a6c:	b	4a78 <fputs@plt+0x164>
    4a70:	mov	r0, #1
    4a74:	b	4a7c <fputs@plt+0x168>
    4a78:	mov	r0, #0
    4a7c:	ldr	r4, [sp, #44]	; 0x2c
    4a80:	ldr	r2, [sp, #52]	; 0x34
    4a84:	ldr	r3, [r4]
    4a88:	cmp	r2, r3
    4a8c:	beq	4a94 <fputs@plt+0x180>
    4a90:	bl	453c <__stack_chk_fail@plt>
    4a94:	add	sp, sp, #60	; 0x3c
    4a98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4a9c:	andeq	r7, r8, r4, asr r2
    4aa0:	andeq	r0, r0, r0, lsr r4
    4aa4:	andeq	lr, r5, r4, lsl #11
    4aa8:	andeq	r2, r6, ip, lsr #28
    4aac:	andeq	r3, r6, r4, lsl #30
    4ab0:	strdeq	fp, [r6], -r4
    4ab4:	strdeq	r2, [r6], -r0
    4ab8:	andeq	r3, r6, r8, asr #29
    4abc:	ldr	ip, [pc, #844]	; 4e10 <fputs@plt+0x4fc>
    4ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4ac4:	add	ip, pc, ip
    4ac8:	ldr	lr, [pc, #836]	; 4e14 <fputs@plt+0x500>
    4acc:	subs	r8, r0, #0
    4ad0:	mov	r0, ip
    4ad4:	sub	sp, sp, #52	; 0x34
    4ad8:	ldr	fp, [r0, lr]
    4adc:	ldrd	r6, [sp, #96]	; 0x60
    4ae0:	ldr	r0, [fp]
    4ae4:	str	r0, [sp, #44]	; 0x2c
    4ae8:	bne	4b0c <fputs@plt+0x1f8>
    4aec:	ldr	r0, [pc, #804]	; 4e18 <fputs@plt+0x504>
    4af0:	movw	r2, #415	; 0x19f
    4af4:	ldr	r1, [pc, #800]	; 4e1c <fputs@plt+0x508>
    4af8:	ldr	r3, [pc, #800]	; 4e20 <fputs@plt+0x50c>
    4afc:	add	r0, pc, r0
    4b00:	add	r1, pc, r1
    4b04:	add	r3, pc, r3
    4b08:	bl	5ac34 <fputs@plt+0x56320>
    4b0c:	cmp	r1, #0
    4b10:	bge	4b34 <fputs@plt+0x220>
    4b14:	ldr	r0, [pc, #776]	; 4e24 <fputs@plt+0x510>
    4b18:	mov	r2, #416	; 0x1a0
    4b1c:	ldr	r1, [pc, #772]	; 4e28 <fputs@plt+0x514>
    4b20:	ldr	r3, [pc, #772]	; 4e2c <fputs@plt+0x518>
    4b24:	add	r0, pc, r0
    4b28:	add	r1, pc, r1
    4b2c:	add	r3, pc, r3
    4b30:	bl	5ac34 <fputs@plt+0x56320>
    4b34:	ldrd	r4, [sp, #88]	; 0x58
    4b38:	strd	r4, [sp]
    4b3c:	ldr	r0, [r8, #272]	; 0x110
    4b40:	bl	4920 <fputs@plt+0xc>
    4b44:	subs	r4, r0, #0
    4b48:	bne	4ba0 <fputs@plt+0x28c>
    4b4c:	bl	1a76c <fputs@plt+0x15e58>
    4b50:	bl	5b610 <fputs@plt+0x56cfc>
    4b54:	cmp	r0, #2
    4b58:	ble	4cb4 <fputs@plt+0x3a0>
    4b5c:	ldr	r2, [pc, #716]	; 4e30 <fputs@plt+0x51c>
    4b60:	mov	r1, r4
    4b64:	ldrd	r8, [sp, #88]	; 0x58
    4b68:	mov	r0, #3
    4b6c:	add	r2, pc, r2
    4b70:	ldr	ip, [pc, #700]	; 4e34 <fputs@plt+0x520>
    4b74:	str	r2, [sp, #4]
    4b78:	movw	r3, #419	; 0x1a3
    4b7c:	ldr	r2, [pc, #692]	; 4e38 <fputs@plt+0x524>
    4b80:	add	ip, pc, ip
    4b84:	strd	r6, [sp, #8]
    4b88:	strd	r8, [sp, #16]
    4b8c:	add	r2, pc, r2
    4b90:	str	ip, [sp]
    4b94:	bl	5ae90 <fputs@plt+0x5657c>
    4b98:	mvn	r0, #73	; 0x49
    4b9c:	b	4d0c <fputs@plt+0x3f8>
    4ba0:	add	r9, sp, #40	; 0x28
    4ba4:	mov	r0, r8
    4ba8:	str	r9, [sp]
    4bac:	mov	r1, #3
    4bb0:	ldrd	r2, [sp, #88]	; 0x58
    4bb4:	bl	14d88 <fputs@plt+0x10474>
    4bb8:	cmp	r0, #0
    4bbc:	blt	4d0c <fputs@plt+0x3f8>
    4bc0:	ldr	sl, [sp, #40]	; 0x28
    4bc4:	mov	r0, sl
    4bc8:	bl	160c0 <fputs@plt+0x117ac>
    4bcc:	mov	r2, #0
    4bd0:	mov	r3, #0
    4bd4:	cmp	r3, r1
    4bd8:	cmpeq	r2, r0
    4bdc:	beq	4cbc <fputs@plt+0x3a8>
    4be0:	add	ip, r2, #4
    4be4:	ldr	r4, [sl, ip, lsl #4]
    4be8:	add	ip, sl, ip, lsl #4
    4bec:	ldr	r5, [ip, #4]
    4bf0:	cmp	r7, r5
    4bf4:	cmpeq	r6, r4
    4bf8:	beq	4d20 <fputs@plt+0x40c>
    4bfc:	adds	r2, r2, #1
    4c00:	adc	r3, r3, #0
    4c04:	b	4bd4 <fputs@plt+0x2c0>
    4c08:	cmp	r7, r3
    4c0c:	cmpeq	r6, r2
    4c10:	bcs	4dd8 <fputs@plt+0x4c4>
    4c14:	mov	r4, r0
    4c18:	mov	r5, r1
    4c1c:	ldrd	r2, [sp, #24]
    4c20:	cmp	r3, r5
    4c24:	cmpeq	r2, r4
    4c28:	bcs	4c6c <fputs@plt+0x358>
    4c2c:	ldrd	r0, [sp, #24]
    4c30:	adds	r0, r0, r4
    4c34:	adc	r1, r1, r5
    4c38:	lsrs	r1, r1, #1
    4c3c:	rrx	r0, r0
    4c40:	add	ip, r0, #3
    4c44:	ldr	r2, [sl, ip, lsl #3]
    4c48:	add	ip, sl, ip, lsl #3
    4c4c:	ldr	r3, [ip, #4]
    4c50:	cmp	r7, r3
    4c54:	cmpeq	r6, r2
    4c58:	beq	4dd0 <fputs@plt+0x4bc>
    4c5c:	ldrd	r8, [sp, #32]
    4c60:	cmp	r9, r5
    4c64:	cmpeq	r8, r4
    4c68:	bcc	4c08 <fputs@plt+0x2f4>
    4c6c:	bl	1a76c <fputs@plt+0x15e58>
    4c70:	bl	5b610 <fputs@plt+0x56cfc>
    4c74:	cmp	r0, #2
    4c78:	ble	4cb4 <fputs@plt+0x3a0>
    4c7c:	ldr	r2, [pc, #440]	; 4e3c <fputs@plt+0x528>
    4c80:	mov	r0, #3
    4c84:	ldrd	r4, [sp, #88]	; 0x58
    4c88:	mov	r1, #0
    4c8c:	add	r2, pc, r2
    4c90:	ldr	ip, [pc, #424]	; 4e40 <fputs@plt+0x52c>
    4c94:	str	r2, [sp, #4]
    4c98:	movw	r3, #478	; 0x1de
    4c9c:	ldr	r2, [pc, #416]	; 4e44 <fputs@plt+0x530>
    4ca0:	add	ip, pc, ip
    4ca4:	strd	r4, [sp, #8]
    4ca8:	str	ip, [sp]
    4cac:	add	r2, pc, r2
    4cb0:	bl	5ae90 <fputs@plt+0x5657c>
    4cb4:	mvn	r0, #73	; 0x49
    4cb8:	b	4d0c <fputs@plt+0x3f8>
    4cbc:	bl	1a76c <fputs@plt+0x15e58>
    4cc0:	bl	5b610 <fputs@plt+0x56cfc>
    4cc4:	cmp	r0, #2
    4cc8:	ble	4cb4 <fputs@plt+0x3a0>
    4ccc:	ldr	r2, [pc, #372]	; 4e48 <fputs@plt+0x534>
    4cd0:	mov	r0, #3
    4cd4:	ldrd	r4, [sp, #88]	; 0x58
    4cd8:	mov	r1, #0
    4cdc:	add	r2, pc, r2
    4ce0:	ldr	ip, [pc, #356]	; 4e4c <fputs@plt+0x538>
    4ce4:	str	r2, [sp, #4]
    4ce8:	movw	r3, #435	; 0x1b3
    4cec:	ldr	r2, [pc, #348]	; 4e50 <fputs@plt+0x53c>
    4cf0:	add	ip, pc, ip
    4cf4:	strd	r4, [sp, #8]
    4cf8:	strd	r6, [sp, #16]
    4cfc:	add	r2, pc, r2
    4d00:	str	ip, [sp]
    4d04:	bl	5ae90 <fputs@plt+0x5657c>
    4d08:	mvn	r0, #73	; 0x49
    4d0c:	ldr	r2, [sp, #44]	; 0x2c
    4d10:	ldr	r3, [fp]
    4d14:	cmp	r2, r3
    4d18:	beq	4e08 <fputs@plt+0x4f4>
    4d1c:	bl	453c <__stack_chk_fail@plt>
    4d20:	ldr	r3, [r8, #160]	; 0xa0
    4d24:	mov	r6, #0
    4d28:	mov	r7, #0
    4d2c:	ldr	r5, [r3, #152]	; 0x98
    4d30:	ldr	r0, [r3, #156]	; 0x9c
    4d34:	ldr	r2, [r3, #176]	; 0xb0
    4d38:	ldr	r3, [r3, #180]	; 0xb4
    4d3c:	str	r5, [sp, #32]
    4d40:	str	r0, [sp, #36]	; 0x24
    4d44:	ldrd	r4, [sp, #32]
    4d48:	cmp	r7, r5
    4d4c:	cmpeq	r6, r4
    4d50:	bcs	4dd0 <fputs@plt+0x4bc>
    4d54:	str	r9, [sp]
    4d58:	mov	r0, r8
    4d5c:	mov	r1, #6
    4d60:	bl	14d88 <fputs@plt+0x10474>
    4d64:	cmp	r0, #0
    4d68:	blt	4d0c <fputs@plt+0x3f8>
    4d6c:	ldr	sl, [sp, #40]	; 0x28
    4d70:	mov	r0, sl
    4d74:	bl	16130 <fputs@plt+0x1181c>
    4d78:	ldrd	r2, [sp, #32]
    4d7c:	subs	r2, r2, r6
    4d80:	sbc	r3, r3, r7
    4d84:	mov	r4, r0
    4d88:	mov	r5, r1
    4d8c:	cmp	r5, r3
    4d90:	cmpeq	r4, r2
    4d94:	movhi	r4, r2
    4d98:	add	r1, r4, #2
    4d9c:	movhi	r5, r3
    4da0:	ldr	r2, [sl, r1, lsl #3]
    4da4:	add	r1, sl, r1, lsl #3
    4da8:	ldr	r3, [r1, #4]
    4dac:	ldrd	r0, [sp, #88]	; 0x58
    4db0:	cmp	r1, r3
    4db4:	cmpeq	r0, r2
    4db8:	bhi	4df4 <fputs@plt+0x4e0>
    4dbc:	mov	r8, #0
    4dc0:	mov	r9, #0
    4dc4:	mov	r6, r0
    4dc8:	mov	r7, r1
    4dcc:	b	4de0 <fputs@plt+0x4cc>
    4dd0:	mov	r0, #0
    4dd4:	b	4d0c <fputs@plt+0x3f8>
    4dd8:	mov	r8, r0
    4ddc:	mov	r9, r1
    4de0:	adds	r0, r8, #1
    4de4:	strd	r8, [sp, #24]
    4de8:	adc	r1, r9, #0
    4dec:	strd	r0, [sp, #32]
    4df0:	b	4c1c <fputs@plt+0x308>
    4df4:	adds	r6, r6, r4
    4df8:	ldr	r2, [sl, #16]
    4dfc:	adc	r7, r7, r5
    4e00:	ldr	r3, [sl, #20]
    4e04:	b	4d44 <fputs@plt+0x430>
    4e08:	add	sp, sp, #52	; 0x34
    4e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4e10:	andeq	r7, r8, ip, asr #1
    4e14:	andeq	r0, r0, r0, lsr r4
    4e18:	strdeq	sp, [r6], -r8
    4e1c:	andeq	r2, r6, r0, lsr #25
    4e20:	andeq	r2, r6, r0, lsr #24
    4e24:	andeq	r2, r6, r4, asr #25
    4e28:	andeq	r2, r6, r8, ror ip
    4e2c:	strdeq	r2, [r6], -r8
    4e30:	andeq	r2, r6, ip, lsl #25
    4e34:	andeq	r3, r6, r0, lsl #25
    4e38:	andeq	r2, r6, r4, lsl ip
    4e3c:	andeq	r2, r6, r4, ror #23
    4e40:	andeq	r3, r6, r0, ror #22
    4e44:	strdeq	r2, [r6], -r4
    4e48:	andeq	r2, r6, r4, asr fp
    4e4c:	andeq	r3, r6, r0, lsl fp
    4e50:	andeq	r2, r6, r4, lsr #21
    4e54:	push	{r3, lr}
    4e58:	mov	r2, #72	; 0x48
    4e5c:	ldr	r0, [pc, #20]	; 4e78 <fputs@plt+0x564>
    4e60:	ldr	r1, [pc, #20]	; 4e7c <fputs@plt+0x568>
    4e64:	ldr	r3, [pc, #20]	; 4e80 <fputs@plt+0x56c>
    4e68:	add	r0, pc, r0
    4e6c:	add	r1, pc, r1
    4e70:	add	r3, pc, r3
    4e74:	bl	5ac34 <fputs@plt+0x56320>
    4e78:	andeq	r1, r7, r8, lsr r7
    4e7c:	andeq	r8, r6, ip, lsl pc
    4e80:	andeq	r8, r6, r0, lsr lr
    4e84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4e88:	cmp	r3, #0
    4e8c:	sub	sp, sp, #132	; 0x84
    4e90:	ldr	r7, [pc, #736]	; 5178 <fputs@plt+0x864>
    4e94:	mov	ip, r2
    4e98:	moveq	r4, #1
    4e9c:	and	r2, r1, #7
    4ea0:	add	r7, pc, r7
    4ea4:	ubfx	r1, r1, #3, #7
    4ea8:	ldr	lr, [sp, #172]	; 0xac
    4eac:	ldr	r5, [sp, #180]	; 0xb4
    4eb0:	beq	4ec0 <fputs@plt+0x5ac>
    4eb4:	ldrb	r4, [r3]
    4eb8:	rsbs	r4, r4, #1
    4ebc:	movcc	r4, #0
    4ec0:	cmp	r4, #0
    4ec4:	ldrne	fp, [pc, #688]	; 517c <fputs@plt+0x868>
    4ec8:	addne	fp, pc, fp
    4ecc:	ldreq	fp, [pc, #684]	; 5180 <fputs@plt+0x86c>
    4ed0:	addeq	fp, pc, fp
    4ed4:	cmp	r3, #0
    4ed8:	moveq	r4, #1
    4edc:	beq	4eec <fputs@plt+0x5d8>
    4ee0:	ldrb	r4, [r3]
    4ee4:	rsbs	r4, r4, #1
    4ee8:	movcc	r4, #0
    4eec:	cmp	r4, #0
    4ef0:	streq	r3, [sp, #100]	; 0x64
    4ef4:	ldrne	r4, [pc, #648]	; 5184 <fputs@plt+0x870>
    4ef8:	addne	r4, pc, r4
    4efc:	strne	r4, [sp, #100]	; 0x64
    4f00:	cmp	r3, #0
    4f04:	moveq	r3, #1
    4f08:	beq	4f18 <fputs@plt+0x604>
    4f0c:	ldrb	r3, [r3]
    4f10:	rsbs	r3, r3, #1
    4f14:	movcc	r3, #0
    4f18:	cmp	r3, #0
    4f1c:	ldrne	r4, [pc, #612]	; 5188 <fputs@plt+0x874>
    4f20:	addne	r4, pc, r4
    4f24:	strne	r4, [sp, #104]	; 0x68
    4f28:	ldreq	r4, [pc, #604]	; 518c <fputs@plt+0x878>
    4f2c:	addeq	r4, pc, r4
    4f30:	streq	r4, [sp, #104]	; 0x68
    4f34:	ldr	r4, [sp, #168]	; 0xa8
    4f38:	cmp	r4, #0
    4f3c:	ldrne	r4, [pc, #588]	; 5190 <fputs@plt+0x87c>
    4f40:	addne	r4, pc, r4
    4f44:	strne	r4, [sp, #108]	; 0x6c
    4f48:	ldreq	r4, [pc, #580]	; 5194 <fputs@plt+0x880>
    4f4c:	addeq	r4, pc, r4
    4f50:	streq	r4, [sp, #108]	; 0x6c
    4f54:	ldr	r3, [sp, #168]	; 0xa8
    4f58:	adds	r4, r3, #0
    4f5c:	movne	r4, #1
    4f60:	cmp	r4, #0
    4f64:	ldreq	r3, [pc, #556]	; 5198 <fputs@plt+0x884>
    4f68:	addeq	r3, pc, r3
    4f6c:	streq	r3, [sp, #112]	; 0x70
    4f70:	ldrne	r3, [pc, #548]	; 519c <fputs@plt+0x888>
    4f74:	addne	r3, pc, r3
    4f78:	strne	r3, [sp, #112]	; 0x70
    4f7c:	cmp	lr, #0
    4f80:	moveq	r3, #1
    4f84:	beq	4f94 <fputs@plt+0x680>
    4f88:	ldrb	r3, [lr]
    4f8c:	rsbs	r3, r3, #1
    4f90:	movcc	r3, #0
    4f94:	cmp	r3, #0
    4f98:	ldrne	r3, [pc, #512]	; 51a0 <fputs@plt+0x88c>
    4f9c:	addne	r3, pc, r3
    4fa0:	strne	r3, [sp, #116]	; 0x74
    4fa4:	ldreq	r3, [pc, #504]	; 51a4 <fputs@plt+0x890>
    4fa8:	addeq	r3, pc, r3
    4fac:	streq	r3, [sp, #116]	; 0x74
    4fb0:	cmp	lr, #0
    4fb4:	moveq	r3, #1
    4fb8:	beq	4fc8 <fputs@plt+0x6b4>
    4fbc:	ldrb	r3, [lr]
    4fc0:	rsbs	r3, r3, #1
    4fc4:	movcc	r3, #0
    4fc8:	cmp	r3, #0
    4fcc:	streq	lr, [sp, #120]	; 0x78
    4fd0:	ldrne	r3, [pc, #464]	; 51a8 <fputs@plt+0x894>
    4fd4:	addne	r3, pc, r3
    4fd8:	strne	r3, [sp, #120]	; 0x78
    4fdc:	cmp	lr, #0
    4fe0:	moveq	r3, #1
    4fe4:	beq	4ff4 <fputs@plt+0x6e0>
    4fe8:	ldrb	r3, [lr]
    4fec:	rsbs	r3, r3, #1
    4ff0:	movcc	r3, #0
    4ff4:	cmp	r3, #0
    4ff8:	ldrne	lr, [pc, #428]	; 51ac <fputs@plt+0x898>
    4ffc:	addne	lr, pc, lr
    5000:	strne	lr, [sp, #124]	; 0x7c
    5004:	ldreq	lr, [pc, #420]	; 51b0 <fputs@plt+0x89c>
    5008:	addeq	lr, pc, lr
    500c:	streq	lr, [sp, #124]	; 0x7c
    5010:	cmp	ip, #0
    5014:	ldrne	lr, [pc, #408]	; 51b4 <fputs@plt+0x8a0>
    5018:	addne	lr, pc, lr
    501c:	strne	lr, [sp, #88]	; 0x58
    5020:	ldreq	lr, [pc, #400]	; 51b8 <fputs@plt+0x8a4>
    5024:	addeq	lr, pc, lr
    5028:	streq	lr, [sp, #88]	; 0x58
    502c:	adds	lr, ip, #0
    5030:	movne	lr, #1
    5034:	cmp	lr, #0
    5038:	ldreq	sl, [pc, #380]	; 51bc <fputs@plt+0x8a8>
    503c:	addeq	sl, pc, sl
    5040:	ldrne	sl, [pc, #376]	; 51c0 <fputs@plt+0x8ac>
    5044:	addne	sl, pc, sl
    5048:	cmp	r5, #0
    504c:	moveq	r3, #1
    5050:	beq	5060 <fputs@plt+0x74c>
    5054:	ldrb	r3, [r5]
    5058:	rsbs	r3, r3, #1
    505c:	movcc	r3, #0
    5060:	cmp	r3, #0
    5064:	ldreq	r9, [sp, #176]	; 0xb0
    5068:	ldrne	r9, [pc, #340]	; 51c4 <fputs@plt+0x8b0>
    506c:	addne	r9, pc, r9
    5070:	cmp	r5, #0
    5074:	moveq	r3, #1
    5078:	beq	5088 <fputs@plt+0x774>
    507c:	ldrb	r3, [r5]
    5080:	rsbs	r3, r3, #1
    5084:	movcc	r3, #0
    5088:	cmp	r3, #0
    508c:	moveq	r8, r5
    5090:	ldrne	r8, [pc, #304]	; 51c8 <fputs@plt+0x8b4>
    5094:	addne	r8, pc, r8
    5098:	cmp	r5, #0
    509c:	moveq	r3, #1
    50a0:	beq	50b0 <fputs@plt+0x79c>
    50a4:	ldrb	r3, [r5]
    50a8:	rsbs	r3, r3, #1
    50ac:	movcc	r3, #0
    50b0:	cmp	r3, #0
    50b4:	ldrne	r3, [pc, #272]	; 51cc <fputs@plt+0x8b8>
    50b8:	addne	r3, pc, r3
    50bc:	strne	r3, [sp, #92]	; 0x5c
    50c0:	ldreq	r3, [pc, #264]	; 51d0 <fputs@plt+0x8bc>
    50c4:	addeq	r3, pc, r3
    50c8:	streq	r3, [sp, #92]	; 0x5c
    50cc:	str	fp, [sp, #12]
    50d0:	mvn	r3, #0
    50d4:	ldr	fp, [sp, #100]	; 0x64
    50d8:	str	r4, [sp, #28]
    50dc:	ldr	r4, [sp, #168]	; 0xa8
    50e0:	str	fp, [sp, #16]
    50e4:	ldr	fp, [sp, #104]	; 0x68
    50e8:	str	r4, [sp, #32]
    50ec:	ldr	r4, [sp, #116]	; 0x74
    50f0:	str	fp, [sp, #20]
    50f4:	ldr	fp, [sp, #108]	; 0x6c
    50f8:	str	r4, [sp, #40]	; 0x28
    50fc:	str	ip, [sp, #60]	; 0x3c
    5100:	str	fp, [sp, #24]
    5104:	ldr	fp, [sp, #112]	; 0x70
    5108:	ldr	ip, [sp, #92]	; 0x5c
    510c:	ldr	r4, [sp, #124]	; 0x7c
    5110:	str	fp, [sp, #36]	; 0x24
    5114:	ldr	fp, [sp, #120]	; 0x78
    5118:	ldr	r5, [pc, #180]	; 51d4 <fputs@plt+0x8c0>
    511c:	ldr	r6, [pc, #180]	; 51d8 <fputs@plt+0x8c4>
    5120:	str	fp, [sp, #44]	; 0x2c
    5124:	ldr	fp, [sp, #88]	; 0x58
    5128:	add	r6, pc, r6
    512c:	str	r2, [sp, #4]
    5130:	mov	r2, #1
    5134:	str	r1, [sp, #8]
    5138:	mov	r1, #2048	; 0x800
    513c:	str	r4, [sp, #48]	; 0x30
    5140:	str	fp, [sp, #52]	; 0x34
    5144:	str	lr, [sp, #56]	; 0x38
    5148:	str	sl, [sp, #64]	; 0x40
    514c:	str	r9, [sp, #68]	; 0x44
    5150:	str	r8, [sp, #72]	; 0x48
    5154:	str	ip, [sp, #76]	; 0x4c
    5158:	str	r6, [sp]
    515c:	ldr	ip, [r7, r5]
    5160:	ldr	ip, [ip]
    5164:	str	ip, [sp, #80]	; 0x50
    5168:	bl	441c <__snprintf_chk@plt>
    516c:	mov	r0, #0
    5170:	add	sp, sp, #132	; 0x84
    5174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5178:	strdeq	r6, [r8], -r0
    517c:	andeq	lr, r5, r4, lsl #14
    5180:	muleq	r6, r0, r3
    5184:	ldrdeq	lr, [r5], -r4
    5188:	andeq	lr, r5, ip, lsr #13
    518c:	muleq	r6, r4, sl
    5190:	andeq	pc, r6, ip, lsr #6
    5194:	andeq	lr, r5, r0, lsl #13
    5198:	andeq	lr, r5, r4, ror #12
    519c:	andeq	r6, r6, ip, asr #20
    51a0:	andeq	lr, r5, r0, lsr r6
    51a4:	ldrdeq	pc, [r6], -r0
    51a8:	strdeq	lr, [r5], -r8
    51ac:	ldrdeq	lr, [r5], -r0
    51b0:			; <UNDEFINED> instruction: 0x000669b8
    51b4:	andeq	pc, r6, r0, ror r2	; <UNPREDICTABLE>
    51b8:	andeq	lr, r5, r8, lsr #11
    51bc:	muleq	r5, r0, r5
    51c0:	andeq	r6, r6, ip, ror r9
    51c4:	andeq	lr, r5, r0, ror #10
    51c8:	andeq	lr, r5, r8, lsr r5
    51cc:	andeq	lr, r5, r4, lsl r5
    51d0:	strdeq	r6, [r6], -ip
    51d4:	andeq	r0, r0, ip, lsr r4
    51d8:	andeq	pc, r6, r8, ror #2
    51dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    51e0:	sub	sp, sp, #2144	; 0x860
    51e4:	ldr	lr, [pc, #328]	; 5334 <fputs@plt+0xa20>
    51e8:	sub	sp, sp, #4
    51ec:	ldr	ip, [pc, #324]	; 5338 <fputs@plt+0xa24>
    51f0:	add	r4, sp, #60	; 0x3c
    51f4:	add	lr, pc, lr
    51f8:	str	r0, [sp, #20]
    51fc:	ldr	sl, [pc, #312]	; 533c <fputs@plt+0xa28>
    5200:	add	r5, sp, #32
    5204:	ldr	r7, [lr, ip]
    5208:	mov	r9, r1
    520c:	ldr	ip, [sp, #2188]	; 0x88c
    5210:	mov	r1, #0
    5214:	mov	r8, r2
    5218:	mov	r0, r4
    521c:	ldr	lr, [r7]
    5220:	mov	r2, #32
    5224:	str	ip, [sp, #24]
    5228:	add	sl, pc, sl
    522c:	ldr	ip, [sp, #2192]	; 0x890
    5230:	str	r3, [sp, #16]
    5234:	str	lr, [sp, #2140]	; 0x85c
    5238:	str	ip, [sp, #28]
    523c:	ldr	fp, [sp, #2184]	; 0x888
    5240:	ldr	r6, [sp, #2196]	; 0x894
    5244:	bl	4014 <memset@plt>
    5248:	mov	r2, #28
    524c:	mov	r0, r5
    5250:	mov	r1, #0
    5254:	bl	4014 <memset@plt>
    5258:	ldr	r2, [sl]
    525c:	ldr	r3, [sp, #16]
    5260:	cmp	r2, #0
    5264:	movlt	r0, #0
    5268:	blt	5314 <fputs@plt+0xa00>
    526c:	stm	sp, {r3, fp}
    5270:	mov	r2, r9
    5274:	ldr	r3, [sp, #24]
    5278:	mov	r9, #1
    527c:	ldr	ip, [sp, #28]
    5280:	ldr	r1, [sp, #20]
    5284:	str	r3, [sp, #8]
    5288:	mov	r3, r8
    528c:	add	r8, sp, #92	; 0x5c
    5290:	str	ip, [sp, #12]
    5294:	mov	r0, r8
    5298:	bl	4e84 <fputs@plt+0x570>
    529c:	mov	r0, r8
    52a0:	str	r8, [sp, #60]	; 0x3c
    52a4:	bl	42a8 <strlen@plt>
    52a8:	ldr	r3, [pc, #144]	; 5340 <fputs@plt+0xa2c>
    52ac:	mov	r2, #8
    52b0:	str	r6, [sp, #76]	; 0x4c
    52b4:	add	r3, pc, r3
    52b8:	str	r2, [sp, #72]	; 0x48
    52bc:	str	r3, [sp, #68]	; 0x44
    52c0:	str	r0, [sp, #64]	; 0x40
    52c4:	mov	r0, r6
    52c8:	bl	42a8 <strlen@plt>
    52cc:	ldr	lr, [pc, #112]	; 5344 <fputs@plt+0xa30>
    52d0:	mov	r1, r5
    52d4:	mov	r2, #16384	; 0x4000
    52d8:	add	lr, pc, lr
    52dc:	mov	r3, #4
    52e0:	str	r4, [sp, #40]	; 0x28
    52e4:	str	lr, [sp, #84]	; 0x54
    52e8:	str	r9, [sp, #88]	; 0x58
    52ec:	str	r3, [sp, #44]	; 0x2c
    52f0:	str	r0, [sp, #80]	; 0x50
    52f4:	ldr	r0, [sl]
    52f8:	bl	414c <sendmsg@plt>
    52fc:	cmp	r0, #0
    5300:	movge	r0, r9
    5304:	bge	5314 <fputs@plt+0xa00>
    5308:	bl	48cc <__errno_location@plt>
    530c:	ldr	r0, [r0]
    5310:	rsb	r0, r0, #0
    5314:	ldr	r2, [sp, #2140]	; 0x85c
    5318:	ldr	r3, [r7]
    531c:	cmp	r2, r3
    5320:	beq	5328 <fputs@plt+0xa14>
    5324:	bl	453c <__stack_chk_fail@plt>
    5328:	add	sp, sp, #2144	; 0x860
    532c:	add	sp, sp, #4
    5330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5334:	muleq	r8, ip, r9
    5338:	andeq	r0, r0, r0, lsr r4
    533c:	andeq	r6, r8, ip, asr #29
    5340:	andeq	fp, r6, r8, ror #30
    5344:	andeq	r6, r6, r8, ror #13
    5348:	push	{r3, lr}
    534c:	movw	r2, #299	; 0x12b
    5350:	ldr	r0, [pc, #20]	; 536c <fputs@plt+0xa58>
    5354:	ldr	r1, [pc, #20]	; 5370 <fputs@plt+0xa5c>
    5358:	ldr	r3, [pc, #20]	; 5374 <fputs@plt+0xa60>
    535c:	add	r0, pc, r0
    5360:	add	r1, pc, r1
    5364:	add	r3, pc, r3
    5368:	bl	5ac34 <fputs@plt+0x56320>
    536c:	andeq	pc, r6, r4
    5370:	ldrdeq	lr, [r6], -r0
    5374:			; <UNDEFINED> instruction: 0x0006eebc
    5378:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    537c:	sub	sp, sp, #252	; 0xfc
    5380:	ldr	ip, [pc, #2076]	; 5ba4 <fputs@plt+0x1290>
    5384:	mov	r9, r0
    5388:	ldr	r0, [pc, #2072]	; 5ba8 <fputs@plt+0x1294>
    538c:	add	ip, pc, ip
    5390:	str	ip, [sp, #52]	; 0x34
    5394:	ldr	ip, [sp, #288]	; 0x120
    5398:	str	r2, [sp, #32]
    539c:	str	r3, [sp, #36]	; 0x24
    53a0:	str	ip, [sp, #40]	; 0x28
    53a4:	ldr	ip, [sp, #52]	; 0x34
    53a8:	ldr	r6, [sp, #300]	; 0x12c
    53ac:	ldr	r3, [ip, r0]
    53b0:	cmp	r6, #0
    53b4:	ldr	ip, [sp, #292]	; 0x124
    53b8:	ldr	r2, [r3]
    53bc:	str	ip, [sp, #44]	; 0x2c
    53c0:	ldr	ip, [sp, #296]	; 0x128
    53c4:	str	r3, [sp, #60]	; 0x3c
    53c8:	str	r2, [sp, #244]	; 0xf4
    53cc:	str	ip, [sp, #48]	; 0x30
    53d0:	bne	53f4 <fputs@plt+0xae0>
    53d4:	ldr	r0, [pc, #2000]	; 5bac <fputs@plt+0x1298>
    53d8:	movw	r2, #545	; 0x221
    53dc:	ldr	r1, [pc, #1996]	; 5bb0 <fputs@plt+0x129c>
    53e0:	ldr	r3, [pc, #1996]	; 5bb4 <fputs@plt+0x12a0>
    53e4:	add	r0, pc, r0
    53e8:	add	r1, pc, r1
    53ec:	add	r3, pc, r3
    53f0:	bl	5ac34 <fputs@plt+0x56320>
    53f4:	ldr	r3, [pc, #1980]	; 5bb8 <fputs@plt+0x12a4>
    53f8:	add	r3, pc, r3
    53fc:	ldr	r3, [r3]
    5400:	cmp	r3, #9
    5404:	rsbeq	r0, r1, #0
    5408:	beq	5b84 <fputs@plt+0x1270>
    540c:	tst	r9, #1016	; 0x3f8
    5410:	bne	5428 <fputs@plt+0xb14>
    5414:	ldr	r3, [pc, #1952]	; 5bbc <fputs@plt+0x12a8>
    5418:	and	r9, r9, #7
    541c:	add	r3, pc, r3
    5420:	ldr	r3, [r3]
    5424:	orr	r9, r9, r3
    5428:	eor	ip, r1, r1, asr #31
    542c:	sub	ip, ip, r1, asr #31
    5430:	ldr	r7, [pc, #1928]	; 5bc0 <fputs@plt+0x12ac>
    5434:	str	ip, [sp, #24]
    5438:	mov	sl, r9
    543c:	ldr	ip, [pc, #1920]	; 5bc4 <fputs@plt+0x12b0>
    5440:	add	r7, pc, r7
    5444:	ldr	fp, [pc, #1916]	; 5bc8 <fputs@plt+0x12b4>
    5448:	add	ip, pc, ip
    544c:	str	ip, [sp, #56]	; 0x38
    5450:	add	fp, pc, fp
    5454:	ldr	ip, [pc, #1904]	; 5bcc <fputs@plt+0x12b8>
    5458:	add	ip, pc, ip
    545c:	str	ip, [sp, #20]
    5460:	mov	r4, r6
    5464:	add	r6, r6, #1
    5468:	ldrb	r3, [r4]
    546c:	cmp	r3, #10
    5470:	beq	5460 <fputs@plt+0xb4c>
    5474:	cmp	r3, #13
    5478:	beq	5460 <fputs@plt+0xb4c>
    547c:	cmp	r3, #0
    5480:	beq	553c <fputs@plt+0xc28>
    5484:	mov	r3, r4
    5488:	b	5558 <fputs@plt+0xc44>
    548c:	add	r0, sp, #144	; 0x90
    5490:	str	ip, [sp, #16]
    5494:	str	r0, [sp, #96]	; 0x60
    5498:	bl	42a8 <strlen@plt>
    549c:	str	r9, [sp, #104]	; 0x68
    54a0:	str	r0, [sp, #100]	; 0x64
    54a4:	mov	r0, r9
    54a8:	bl	42a8 <strlen@plt>
    54ac:	ldr	lr, [sp, #52]	; 0x34
    54b0:	ldr	r3, [pc, #1816]	; 5bd0 <fputs@plt+0x12bc>
    54b4:	str	r0, [sp, #108]	; 0x6c
    54b8:	ldr	r3, [lr, r3]
    54bc:	ldr	r3, [r3]
    54c0:	mov	r0, r3
    54c4:	str	r3, [sp, #112]	; 0x70
    54c8:	bl	42a8 <strlen@plt>
    54cc:	ldr	ip, [sp, #16]
    54d0:	str	ip, [sp, #120]	; 0x78
    54d4:	str	r0, [sp, #116]	; 0x74
    54d8:	mov	r0, ip
    54dc:	bl	42a8 <strlen@plt>
    54e0:	str	r4, [sp, #128]	; 0x80
    54e4:	str	r0, [sp, #124]	; 0x7c
    54e8:	mov	r0, r4
    54ec:	bl	42a8 <strlen@plt>
    54f0:	ldr	r3, [pc, #1756]	; 5bd4 <fputs@plt+0x12c0>
    54f4:	add	r3, pc, r3
    54f8:	ldrb	r3, [r3]
    54fc:	cmp	r3, #0
    5500:	str	r0, [sp, #132]	; 0x84
    5504:	addne	r0, r0, #1
    5508:	strne	r0, [sp, #132]	; 0x84
    550c:	ldr	r0, [fp]
    5510:	mov	r1, r8
    5514:	mov	r2, #16384	; 0x4000
    5518:	bl	414c <sendmsg@plt>
    551c:	cmp	r0, #0
    5520:	blt	574c <fputs@plt+0xe38>
    5524:	ldr	ip, [sp, #20]
    5528:	ldrb	r3, [ip]
    552c:	cmp	r3, #0
    5530:	bne	5764 <fputs@plt+0xe50>
    5534:	cmp	r6, #0
    5538:	bne	5460 <fputs@plt+0xb4c>
    553c:	ldr	ip, [sp, #24]
    5540:	rsb	r0, ip, #0
    5544:	b	5b84 <fputs@plt+0x1270>
    5548:	cmp	r6, #10
    554c:	beq	556c <fputs@plt+0xc58>
    5550:	cmp	r6, #13
    5554:	beq	556c <fputs@plt+0xc58>
    5558:	mov	r2, r3
    555c:	ldrb	r6, [r3], #1
    5560:	cmp	r6, #0
    5564:	bne	5548 <fputs@plt+0xc34>
    5568:	b	5578 <fputs@plt+0xc64>
    556c:	add	r6, r2, #1
    5570:	mov	r3, #0
    5574:	strb	r3, [r2]
    5578:	ldr	r3, [r7]
    557c:	cmp	r3, #7
    5580:	beq	5594 <fputs@plt+0xc80>
    5584:	sub	r3, r3, #3
    5588:	cmp	r3, #1
    558c:	movhi	r5, #0
    5590:	bhi	55ec <fputs@plt+0xcd8>
    5594:	ldr	ip, [sp, #40]	; 0x28
    5598:	mov	r0, sl
    559c:	ldr	r1, [sp, #24]
    55a0:	ldr	r2, [sp, #32]
    55a4:	str	ip, [sp]
    55a8:	ldr	ip, [sp, #44]	; 0x2c
    55ac:	str	r4, [sp, #12]
    55b0:	ldr	r3, [sp, #36]	; 0x24
    55b4:	str	ip, [sp, #4]
    55b8:	ldr	ip, [sp, #48]	; 0x30
    55bc:	str	ip, [sp, #8]
    55c0:	bl	51dc <fputs@plt+0x8c8>
    55c4:	subs	r5, r0, #0
    55c8:	bge	55ec <fputs@plt+0xcd8>
    55cc:	cmn	r5, #11
    55d0:	beq	55e8 <fputs@plt+0xcd4>
    55d4:	ldr	ip, [sp, #56]	; 0x38
    55d8:	ldr	r0, [ip]
    55dc:	bl	4ec84 <fputs@plt+0x4a370>
    55e0:	ldr	ip, [sp, #56]	; 0x38
    55e4:	str	r0, [ip]
    55e8:	bl	5a728 <fputs@plt+0x55e14>
    55ec:	ldr	r3, [pc, #1508]	; 5bd8 <fputs@plt+0x12c4>
    55f0:	add	r3, pc, r3
    55f4:	ldr	r3, [r3]
    55f8:	sub	r3, r3, #5
    55fc:	cmp	r3, #1
    5600:	bhi	57fc <fputs@plt+0xee8>
    5604:	add	r5, sp, #96	; 0x60
    5608:	add	r8, sp, #68	; 0x44
    560c:	mov	r1, #0
    5610:	mov	r2, #40	; 0x28
    5614:	mov	r0, r5
    5618:	bl	4014 <memset@plt>
    561c:	mov	r2, #28
    5620:	mov	r0, r8
    5624:	mov	r1, #0
    5628:	bl	4014 <memset@plt>
    562c:	ldr	r3, [pc, #1448]	; 5bdc <fputs@plt+0x12c8>
    5630:	mov	r2, #5
    5634:	str	r5, [sp, #76]	; 0x4c
    5638:	add	r3, pc, r3
    563c:	str	r2, [sp, #80]	; 0x50
    5640:	ldr	r3, [r3]
    5644:	cmp	r3, #0
    5648:	blt	5804 <fputs@plt+0xef0>
    564c:	add	ip, sp, #144	; 0x90
    5650:	ldr	r2, [pc, #1416]	; 5be0 <fputs@plt+0x12cc>
    5654:	mov	r1, #15
    5658:	str	sl, [sp, #4]
    565c:	add	r2, pc, r2
    5660:	mov	r0, ip
    5664:	str	r2, [sp]
    5668:	mov	r3, r1
    566c:	mov	r2, #1
    5670:	str	ip, [sp, #28]
    5674:	bl	441c <__snprintf_chk@plt>
    5678:	cmp	r0, #14
    567c:	bls	56a0 <fputs@plt+0xd8c>
    5680:	ldr	r0, [pc, #1372]	; 5be4 <fputs@plt+0x12d0>
    5684:	mov	r2, #392	; 0x188
    5688:	ldr	r1, [pc, #1368]	; 5be8 <fputs@plt+0x12d4>
    568c:	ldr	r3, [pc, #1368]	; 5bec <fputs@plt+0x12d8>
    5690:	add	r0, pc, r0
    5694:	add	r1, pc, r1
    5698:	add	r3, pc, r3
    569c:	bl	5ac34 <fputs@plt+0x56320>
    56a0:	mov	r0, #0
    56a4:	bl	557f4 <fputs@plt+0x50ee0>
    56a8:	mov	r3, #0
    56ac:	movw	r2, #16960	; 0x4240
    56b0:	movt	r2, #15
    56b4:	bl	62144 <fputs@plt+0x5d830>
    56b8:	add	r3, sp, #248	; 0xf8
    56bc:	str	r0, [r3, #-184]!	; 0xffffff48
    56c0:	mov	r0, r3
    56c4:	bl	3e58 <localtime@plt>
    56c8:	subs	r3, r0, #0
    56cc:	beq	57e0 <fputs@plt+0xecc>
    56d0:	add	r9, sp, #180	; 0xb4
    56d4:	ldr	r2, [pc, #1300]	; 5bf0 <fputs@plt+0x12dc>
    56d8:	mov	r1, #64	; 0x40
    56dc:	add	r2, pc, r2
    56e0:	mov	r0, r9
    56e4:	bl	4638 <strftime@plt>
    56e8:	cmp	r0, #0
    56ec:	beq	57e0 <fputs@plt+0xecc>
    56f0:	bl	4668 <getpid@plt>
    56f4:	add	ip, sp, #160	; 0xa0
    56f8:	ldr	lr, [pc, #1268]	; 5bf4 <fputs@plt+0x12e0>
    56fc:	mov	r1, #17
    5700:	mov	r3, r1
    5704:	mov	r2, #1
    5708:	add	lr, pc, lr
    570c:	str	lr, [sp]
    5710:	str	ip, [sp, #16]
    5714:	str	r0, [sp, #4]
    5718:	mov	r0, ip
    571c:	bl	441c <__snprintf_chk@plt>
    5720:	ldr	ip, [sp, #16]
    5724:	cmp	r0, #16
    5728:	bls	548c <fputs@plt+0xb78>
    572c:	ldr	r0, [pc, #1220]	; 5bf8 <fputs@plt+0x12e4>
    5730:	movw	r2, #402	; 0x192
    5734:	ldr	r1, [pc, #1216]	; 5bfc <fputs@plt+0x12e8>
    5738:	ldr	r3, [pc, #1216]	; 5c00 <fputs@plt+0x12ec>
    573c:	add	r0, pc, r0
    5740:	add	r1, pc, r1
    5744:	add	r3, pc, r3
    5748:	bl	5ac34 <fputs@plt+0x56320>
    574c:	bl	48cc <__errno_location@plt>
    5750:	ldr	r5, [r0]
    5754:	rsb	r5, r5, #0
    5758:	cmp	r5, #0
    575c:	bge	57fc <fputs@plt+0xee8>
    5760:	b	57d8 <fputs@plt+0xec4>
    5764:	ldr	r1, [sp, #108]	; 0x6c
    5768:	ldr	r3, [sp, #100]	; 0x64
    576c:	ldr	r2, [sp, #116]	; 0x74
    5770:	add	r3, r1, r3
    5774:	ldr	r1, [sp, #124]	; 0x7c
    5778:	add	r3, r3, r2
    577c:	ldr	r2, [sp, #132]	; 0x84
    5780:	add	r3, r3, r1
    5784:	add	r3, r3, r2
    5788:	cmp	r0, r3
    578c:	bcs	5534 <fputs@plt+0xc20>
    5790:	mov	r3, #0
    5794:	cmp	r0, #0
    5798:	beq	550c <fputs@plt+0xbf8>
    579c:	add	r1, r5, r3
    57a0:	ldr	ip, [r1, #4]
    57a4:	cmp	ip, r0
    57a8:	movcc	r2, ip
    57ac:	movcs	r2, r0
    57b0:	rsb	ip, r2, ip
    57b4:	str	ip, [r1, #4]
    57b8:	ldr	r1, [r5, r3]
    57bc:	rsb	r0, r2, r0
    57c0:	add	r2, r1, r2
    57c4:	str	r2, [r5, r3]
    57c8:	add	r3, r3, #8
    57cc:	cmp	r3, #40	; 0x28
    57d0:	bne	5794 <fputs@plt+0xe80>
    57d4:	b	550c <fputs@plt+0xbf8>
    57d8:	cmn	r5, #11
    57dc:	beq	57f4 <fputs@plt+0xee0>
    57e0:	ldr	r5, [pc, #1052]	; 5c04 <fputs@plt+0x12f0>
    57e4:	add	r5, pc, r5
    57e8:	ldr	r0, [r5]
    57ec:	bl	4ec84 <fputs@plt+0x4a370>
    57f0:	str	r0, [r5]
    57f4:	bl	5a728 <fputs@plt+0x55e14>
    57f8:	b	5804 <fputs@plt+0xef0>
    57fc:	cmp	r5, #0
    5800:	bgt	5534 <fputs@plt+0xc20>
    5804:	ldr	r3, [pc, #1020]	; 5c08 <fputs@plt+0x12f4>
    5808:	add	r5, sp, #96	; 0x60
    580c:	add	r3, pc, r3
    5810:	ldr	r3, [r3]
    5814:	sub	r2, r3, #6
    5818:	cmp	r3, #4
    581c:	cmpne	r2, #2
    5820:	bls	582c <fputs@plt+0xf18>
    5824:	cmp	r3, #2
    5828:	bne	59b4 <fputs@plt+0x10a0>
    582c:	ldr	r8, [pc, #984]	; 5c0c <fputs@plt+0x12f8>
    5830:	mov	r0, r5
    5834:	mov	r1, #0
    5838:	mov	r2, #40	; 0x28
    583c:	add	r8, pc, r8
    5840:	bl	4014 <memset@plt>
    5844:	ldr	r3, [r8]
    5848:	cmp	r3, #0
    584c:	blt	59a0 <fputs@plt+0x108c>
    5850:	ldr	r2, [pc, #952]	; 5c10 <fputs@plt+0x12fc>
    5854:	add	r9, sp, #160	; 0xa0
    5858:	mov	r1, #15
    585c:	str	sl, [sp, #4]
    5860:	add	r2, pc, r2
    5864:	mov	r0, r9
    5868:	str	r2, [sp]
    586c:	mov	r3, r1
    5870:	mov	r2, #1
    5874:	bl	441c <__snprintf_chk@plt>
    5878:	cmp	r0, #14
    587c:	bls	58a0 <fputs@plt+0xf8c>
    5880:	ldr	r0, [pc, #908]	; 5c14 <fputs@plt+0x1300>
    5884:	mov	r2, #448	; 0x1c0
    5888:	ldr	r1, [pc, #904]	; 5c18 <fputs@plt+0x1304>
    588c:	ldr	r3, [pc, #904]	; 5c1c <fputs@plt+0x1308>
    5890:	add	r0, pc, r0
    5894:	add	r1, pc, r1
    5898:	add	r3, pc, r3
    589c:	bl	5ac34 <fputs@plt+0x56320>
    58a0:	bl	4668 <getpid@plt>
    58a4:	add	lr, sp, #180	; 0xb4
    58a8:	ldr	ip, [pc, #880]	; 5c20 <fputs@plt+0x130c>
    58ac:	mov	r1, #17
    58b0:	mov	r3, r1
    58b4:	mov	r2, #1
    58b8:	add	ip, pc, ip
    58bc:	str	ip, [sp]
    58c0:	str	lr, [sp, #28]
    58c4:	str	r0, [sp, #4]
    58c8:	mov	r0, lr
    58cc:	bl	441c <__snprintf_chk@plt>
    58d0:	cmp	r0, #16
    58d4:	bls	58f8 <fputs@plt+0xfe4>
    58d8:	ldr	r0, [pc, #836]	; 5c24 <fputs@plt+0x1310>
    58dc:	movw	r2, #449	; 0x1c1
    58e0:	ldr	r1, [pc, #832]	; 5c28 <fputs@plt+0x1314>
    58e4:	ldr	r3, [pc, #832]	; 5c2c <fputs@plt+0x1318>
    58e8:	add	r0, pc, r0
    58ec:	add	r1, pc, r1
    58f0:	add	r3, pc, r3
    58f4:	bl	5ac34 <fputs@plt+0x56320>
    58f8:	mov	r0, r9
    58fc:	str	r9, [sp, #96]	; 0x60
    5900:	bl	42a8 <strlen@plt>
    5904:	ldr	ip, [sp, #52]	; 0x34
    5908:	ldr	r3, [pc, #704]	; 5bd0 <fputs@plt+0x12bc>
    590c:	mov	r9, #1
    5910:	str	r0, [sp, #100]	; 0x64
    5914:	ldr	r3, [ip, r3]
    5918:	ldr	r3, [r3]
    591c:	mov	r0, r3
    5920:	str	r3, [sp, #104]	; 0x68
    5924:	bl	42a8 <strlen@plt>
    5928:	add	lr, sp, #180	; 0xb4
    592c:	str	lr, [sp, #112]	; 0x70
    5930:	str	r0, [sp, #108]	; 0x6c
    5934:	mov	r0, lr
    5938:	bl	42a8 <strlen@plt>
    593c:	str	r4, [sp, #120]	; 0x78
    5940:	str	r0, [sp, #116]	; 0x74
    5944:	mov	r0, r4
    5948:	bl	42a8 <strlen@plt>
    594c:	ldr	r3, [pc, #732]	; 5c30 <fputs@plt+0x131c>
    5950:	mov	r1, r5
    5954:	mov	r2, #5
    5958:	add	r3, pc, r3
    595c:	str	r9, [sp, #132]	; 0x84
    5960:	str	r3, [sp, #128]	; 0x80
    5964:	str	r0, [sp, #124]	; 0x7c
    5968:	ldr	r0, [r8]
    596c:	bl	40e0 <writev@plt>
    5970:	cmp	r0, #0
    5974:	bge	59ac <fputs@plt+0x1098>
    5978:	bl	48cc <__errno_location@plt>
    597c:	ldr	r3, [r0]
    5980:	rsb	r3, r3, #0
    5984:	cmp	r3, #0
    5988:	bge	59b0 <fputs@plt+0x109c>
    598c:	ldr	r0, [r8]
    5990:	bl	4ec84 <fputs@plt+0x4a370>
    5994:	str	r0, [r8]
    5998:	bl	5a838 <fputs@plt+0x55f24>
    599c:	b	59b4 <fputs@plt+0x10a0>
    59a0:	mov	r3, #0
    59a4:	cmp	r3, r3
    59a8:	b	59b0 <fputs@plt+0x109c>
    59ac:	cmp	r9, #0
    59b0:	bne	5534 <fputs@plt+0xc20>
    59b4:	mov	r0, r5
    59b8:	mov	r1, #0
    59bc:	mov	r2, #48	; 0x30
    59c0:	bl	4014 <memset@plt>
    59c4:	ldr	r3, [pc, #616]	; 5c34 <fputs@plt+0x1320>
    59c8:	add	r3, pc, r3
    59cc:	ldr	r3, [r3]
    59d0:	cmp	r3, #0
    59d4:	blt	5534 <fputs@plt+0xc20>
    59d8:	ldr	r3, [pc, #600]	; 5c38 <fputs@plt+0x1324>
    59dc:	ldr	r8, [pc, r3]
    59e0:	cmp	r8, #1
    59e4:	movne	r8, #0
    59e8:	bne	5a1c <fputs@plt+0x1108>
    59ec:	add	r9, sp, #160	; 0xa0
    59f0:	ldr	r3, [pc, #580]	; 5c3c <fputs@plt+0x1328>
    59f4:	mov	r1, r8
    59f8:	mov	r2, #15
    59fc:	add	r3, pc, r3
    5a00:	str	sl, [sp]
    5a04:	mov	r0, r9
    5a08:	bl	474c <__sprintf_chk@plt>
    5a0c:	mov	r0, r9
    5a10:	str	r9, [sp, #96]	; 0x60
    5a14:	bl	42a8 <strlen@plt>
    5a18:	str	r0, [sp, #100]	; 0x64
    5a1c:	and	r3, sl, #7
    5a20:	cmp	r3, #3
    5a24:	movgt	r9, #0
    5a28:	ldrle	r3, [pc, #528]	; 5c40 <fputs@plt+0x132c>
    5a2c:	addle	r3, pc, r3
    5a30:	ldrble	r9, [r3]
    5a34:	ldr	r3, [pc, #520]	; 5c44 <fputs@plt+0x1330>
    5a38:	and	r9, r9, #1
    5a3c:	add	r3, pc, r3
    5a40:	ldrb	r3, [r3]
    5a44:	cmp	r3, #0
    5a48:	beq	5aa8 <fputs@plt+0x1194>
    5a4c:	ldr	ip, [sp, #32]
    5a50:	mov	r1, #64	; 0x40
    5a54:	ldr	r3, [pc, #492]	; 5c48 <fputs@plt+0x1334>
    5a58:	mov	r2, #1
    5a5c:	add	lr, r8, r2
    5a60:	str	lr, [sp, #28]
    5a64:	str	ip, [sp, #4]
    5a68:	add	r3, pc, r3
    5a6c:	ldr	ip, [sp, #36]	; 0x24
    5a70:	str	r3, [sp]
    5a74:	mov	r3, r1
    5a78:	str	ip, [sp, #8]
    5a7c:	add	ip, sp, #180	; 0xb4
    5a80:	str	ip, [sp, #16]
    5a84:	mov	r0, ip
    5a88:	bl	441c <__snprintf_chk@plt>
    5a8c:	ldr	ip, [sp, #16]
    5a90:	str	ip, [r5, r8, lsl #3]
    5a94:	mov	r0, ip
    5a98:	bl	42a8 <strlen@plt>
    5a9c:	add	r3, r5, r8, lsl #3
    5aa0:	ldr	r8, [sp, #28]
    5aa4:	str	r0, [r3, #4]
    5aa8:	cmp	r9, #0
    5aac:	beq	5acc <fputs@plt+0x11b8>
    5ab0:	ldr	r1, [pc, #404]	; 5c4c <fputs@plt+0x1338>
    5ab4:	add	r3, r5, r8, lsl #3
    5ab8:	mov	r2, #7
    5abc:	add	r1, pc, r1
    5ac0:	str	r1, [r5, r8, lsl #3]
    5ac4:	add	r8, r8, #1
    5ac8:	str	r2, [r3, #4]
    5acc:	mov	r0, r4
    5ad0:	str	r4, [r5, r8, lsl #3]
    5ad4:	bl	42a8 <strlen@plt>
    5ad8:	add	r2, r5, r8, lsl #3
    5adc:	cmp	r9, #0
    5ae0:	add	r3, r8, #1
    5ae4:	str	r0, [r2, #4]
    5ae8:	beq	5b08 <fputs@plt+0x11f4>
    5aec:	ldr	r0, [pc, #348]	; 5c50 <fputs@plt+0x133c>
    5af0:	add	r2, r5, r3, lsl #3
    5af4:	mov	r1, #4
    5af8:	add	r0, pc, r0
    5afc:	str	r0, [r5, r3, lsl #3]
    5b00:	add	r3, r8, #2
    5b04:	str	r1, [r2, #4]
    5b08:	ldr	r8, [pc, #324]	; 5c54 <fputs@plt+0x1340>
    5b0c:	add	ip, r5, r3, lsl #3
    5b10:	add	r4, r3, #1
    5b14:	ldr	r0, [pc, #316]	; 5c58 <fputs@plt+0x1344>
    5b18:	add	r8, pc, r8
    5b1c:	mov	r1, r5
    5b20:	add	r0, pc, r0
    5b24:	mov	r2, r4
    5b28:	str	r0, [r5, r3, lsl #3]
    5b2c:	mov	r3, #1
    5b30:	ldr	r0, [r8]
    5b34:	str	r3, [ip, #4]
    5b38:	bl	40e0 <writev@plt>
    5b3c:	cmp	r0, #0
    5b40:	bge	5534 <fputs@plt+0xc20>
    5b44:	bl	48cc <__errno_location@plt>
    5b48:	ldr	r3, [r0]
    5b4c:	cmp	r3, #5
    5b50:	bne	5534 <fputs@plt+0xc20>
    5b54:	bl	4668 <getpid@plt>
    5b58:	cmp	r0, #1
    5b5c:	bne	5534 <fputs@plt+0xc20>
    5b60:	bl	5a8a4 <fputs@plt+0x55f90>
    5b64:	bl	5a838 <fputs@plt+0x55f24>
    5b68:	ldr	r0, [r8]
    5b6c:	cmp	r0, #0
    5b70:	blt	5534 <fputs@plt+0xc20>
    5b74:	mov	r1, r5
    5b78:	mov	r2, r4
    5b7c:	bl	40e0 <writev@plt>
    5b80:	b	5534 <fputs@plt+0xc20>
    5b84:	ldr	ip, [sp, #60]	; 0x3c
    5b88:	ldr	r2, [sp, #244]	; 0xf4
    5b8c:	ldr	r3, [ip]
    5b90:	cmp	r2, r3
    5b94:	beq	5b9c <fputs@plt+0x1288>
    5b98:	bl	453c <__stack_chk_fail@plt>
    5b9c:	add	sp, sp, #252	; 0xfc
    5ba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5ba4:	andeq	r6, r8, r4, lsl #16
    5ba8:	andeq	r0, r0, r0, lsr r4
    5bac:	andeq	r3, r6, r8, asr lr
    5bb0:	andeq	lr, r6, r8, asr #30
    5bb4:	muleq	r6, ip, r3
    5bb8:	andeq	r6, r8, r0, ror #29
    5bbc:	andeq	r6, r8, r4, asr #25
    5bc0:	muleq	r8, r8, lr
    5bc4:	andeq	r6, r8, ip, lsr #25
    5bc8:	andeq	r6, r8, r0, lsr #25
    5bcc:	andeq	r6, r8, sl, lsl #29
    5bd0:	andeq	r0, r0, ip, lsr r4
    5bd4:	andeq	r6, r8, lr, ror #27
    5bd8:	andeq	r6, r8, r8, ror #25
    5bdc:			; <UNDEFINED> instruction: 0x00086ab8
    5be0:	andeq	lr, r6, ip, lsl sp
    5be4:	strdeq	lr, [r6], -r0
    5be8:	muleq	r6, ip, ip
    5bec:	muleq	r6, ip, fp
    5bf0:	andeq	lr, r6, r4, lsl sp
    5bf4:	strdeq	lr, [r6], -r4
    5bf8:	andeq	lr, r6, r8, asr #25
    5bfc:	strdeq	lr, [r6], -r0
    5c00:	strdeq	lr, [r6], -r0
    5c04:	andeq	r6, r8, ip, lsl #18
    5c08:	andeq	r6, r8, ip, asr #21
    5c0c:	andeq	r6, r8, ip, lsr #17
    5c10:	andeq	lr, r6, r8, lsl fp
    5c14:	strdeq	lr, [r6], -r0
    5c18:	muleq	r6, ip, sl
    5c1c:	andeq	lr, r6, ip, lsr #19
    5c20:	andeq	lr, r6, r4, asr #22
    5c24:	andeq	lr, r6, ip, lsl fp
    5c28:	andeq	lr, r6, r4, asr #20
    5c2c:	andeq	lr, r6, r4, asr r9
    5c30:	andeq	r6, r6, r8, rrx
    5c34:	andeq	r6, r8, ip, lsl r7
    5c38:	strdeq	r6, [r8], -ip
    5c3c:	andeq	lr, r6, ip, ror r9
    5c40:			; <UNDEFINED> instruction: 0x000868b8
    5c44:	andeq	r6, r8, r4, lsr #17
    5c48:	andeq	lr, r6, r8, lsl #20
    5c4c:	andeq	sp, r5, ip, lsl #19
    5c50:	andeq	lr, r5, r8, ror #22
    5c54:	andeq	r6, r8, ip, asr #11
    5c58:	andeq	r5, r6, r0, lsr #29
    5c5c:	push	{r4, r5, r6, r7, r8, lr}
    5c60:	sub	sp, sp, #24
    5c64:	ldr	r4, [pc, #120]	; 5ce4 <fputs@plt+0x13d0>
    5c68:	mov	r6, r3
    5c6c:	ldr	r5, [sp, #48]	; 0x30
    5c70:	mov	r8, r0
    5c74:	ldr	ip, [sp, #52]	; 0x34
    5c78:	add	r4, pc, r4
    5c7c:	str	r1, [sp, #4]
    5c80:	mov	r1, #2048	; 0x800
    5c84:	mov	r7, r2
    5c88:	str	r2, [sp, #8]
    5c8c:	mov	r3, r1
    5c90:	str	ip, [sp]
    5c94:	str	r6, [sp, #12]
    5c98:	mov	r0, r4
    5c9c:	str	r5, [sp, #16]
    5ca0:	mov	r2, #1
    5ca4:	bl	441c <__snprintf_chk@plt>
    5ca8:	ldr	lr, [pc, #56]	; 5ce8 <fputs@plt+0x13d4>
    5cac:	mov	ip, #0
    5cb0:	str	r5, [sp]
    5cb4:	add	lr, pc, lr
    5cb8:	str	r4, [sp, #12]
    5cbc:	str	ip, [sp, #4]
    5cc0:	mov	r0, r8
    5cc4:	str	ip, [sp, #8]
    5cc8:	mov	r2, r7
    5ccc:	mov	r3, r6
    5cd0:	mov	r1, ip
    5cd4:	str	r4, [lr]
    5cd8:	bl	5378 <fputs@plt+0xa64>
    5cdc:	add	sp, sp, #24
    5ce0:	pop	{r4, r5, r6, r7, r8, pc}
    5ce4:	andeq	r6, r8, r0, ror r6
    5ce8:	andeq	r6, r8, r8, lsr #12
    5cec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5cf0:	sub	sp, sp, #732	; 0x2dc
    5cf4:	ldr	fp, [pc, #4028]	; 6cb8 <fputs@plt+0x23a4>
    5cf8:	mov	r3, #0
    5cfc:	ldr	r2, [pc, #4024]	; 6cbc <fputs@plt+0x23a8>
    5d00:	mov	r6, r1
    5d04:	add	fp, pc, fp
    5d08:	ldr	r1, [pc, #4016]	; 6cc0 <fputs@plt+0x23ac>
    5d0c:	mov	r5, r0
    5d10:	mov	r0, #6
    5d14:	ldr	r2, [fp, r2]
    5d18:	add	r1, pc, r1
    5d1c:	str	r3, [sp, #192]	; 0xc0
    5d20:	strb	r3, [sp, #191]	; 0xbf
    5d24:	ldr	r3, [r2]
    5d28:	str	r2, [sp, #120]	; 0x78
    5d2c:	str	r3, [sp, #724]	; 0x2d4
    5d30:	bl	42fc <setlocale@plt>
    5d34:	bl	5b3a4 <fputs@plt+0x56a90>
    5d38:	bl	5a8f4 <fputs@plt+0x55fe0>
    5d3c:	mov	r0, r5
    5d40:	mov	r1, r6
    5d44:	bl	b90c <fputs@plt+0x6ff8>
    5d48:	subs	r4, r0, #0
    5d4c:	ble	6064 <fputs@plt+0x1750>
    5d50:	ldr	r3, [pc, #3948]	; 6cc4 <fputs@plt+0x23b0>
    5d54:	mov	r0, #28
    5d58:	ldr	r1, [fp, r3]
    5d5c:	bl	3ee8 <signal@plt>
    5d60:	bl	5f2a0 <fputs@plt+0x5a98c>
    5d64:	ldr	r3, [pc, #3932]	; 6cc8 <fputs@plt+0x23b4>
    5d68:	add	ip, sp, #288	; 0x120
    5d6c:	add	r3, pc, r3
    5d70:	add	r3, r3, #48	; 0x30
    5d74:	ldm	r3, {r0, r1, r2, r3}
    5d78:	stm	ip, {r0, r1, r2, r3}
    5d7c:	mov	r1, ip
    5d80:	mov	r0, #7
    5d84:	bl	5217c <fputs@plt+0x4d868>
    5d88:	ldr	r3, [pc, #3900]	; 6ccc <fputs@plt+0x23b8>
    5d8c:	add	r3, pc, r3
    5d90:	ldr	r3, [r3]
    5d94:	cmp	r3, #1
    5d98:	beq	61d8 <fputs@plt+0x18c4>
    5d9c:	cmp	r3, #10
    5da0:	beq	63dc <fputs@plt+0x1ac8>
    5da4:	cmp	r3, #3
    5da8:	beq	6150 <fputs@plt+0x183c>
    5dac:	sub	r3, r3, #6
    5db0:	cmp	r3, #2
    5db4:	bls	60cc <fputs@plt+0x17b8>
    5db8:	ldr	r3, [pc, #3856]	; 6cd0 <fputs@plt+0x23bc>
    5dbc:	ldr	r2, [pc, r3]
    5dc0:	cmp	r2, #0
    5dc4:	beq	615c <fputs@plt+0x1848>
    5dc8:	ldr	r3, [pc, #3844]	; 6cd4 <fputs@plt+0x23c0>
    5dcc:	mov	r1, r2
    5dd0:	add	r0, sp, #192	; 0xc0
    5dd4:	add	r3, pc, r3
    5dd8:	ldr	r2, [r3]
    5ddc:	bl	12120 <fputs@plt+0xd80c>
    5de0:	cmp	r0, #0
    5de4:	mov	r4, r0
    5de8:	blt	6180 <fputs@plt+0x186c>
    5dec:	ldr	r8, [sp, #192]	; 0xc0
    5df0:	cmp	r8, #0
    5df4:	beq	8c00 <fputs@plt+0x42ec>
    5df8:	ldr	r4, [r8, #188]	; 0xbc
    5dfc:	mov	r0, r4
    5e00:	bl	58a44 <fputs@plt+0x54130>
    5e04:	cmp	r0, #0
    5e08:	bne	6970 <fputs@plt+0x205c>
    5e0c:	ldr	r0, [r8, #8]
    5e10:	bl	58a44 <fputs@plt+0x54130>
    5e14:	cmp	r0, #0
    5e18:	bne	5e28 <fputs@plt+0x1514>
    5e1c:	bl	5b610 <fputs@plt+0x56cfc>
    5e20:	cmp	r0, #4
    5e24:	bgt	6490 <fputs@plt+0x1b7c>
    5e28:	mov	r4, #0
    5e2c:	ldr	r3, [pc, #3748]	; 6cd8 <fputs@plt+0x23c4>
    5e30:	add	r3, pc, r3
    5e34:	ldr	r3, [r3]
    5e38:	cmp	r3, #4
    5e3c:	beq	6fcc <fputs@plt+0x26b8>
    5e40:	cmp	r3, #2
    5e44:	beq	7330 <fputs@plt+0x2a1c>
    5e48:	cmp	r3, #5
    5e4c:	beq	73f0 <fputs@plt+0x2adc>
    5e50:	cmp	r3, #11
    5e54:	beq	752c <fputs@plt+0x2c18>
    5e58:	cmp	r3, #9
    5e5c:	beq	64e4 <fputs@plt+0x1bd0>
    5e60:	ldr	r3, [pc, #3700]	; 6cdc <fputs@plt+0x23c8>
    5e64:	add	r3, pc, r3
    5e68:	ldr	r3, [r3]
    5e6c:	cmp	r3, #0
    5e70:	beq	670c <fputs@plt+0x1df8>
    5e74:	ldr	r0, [sp, #192]	; 0xc0
    5e78:	bl	146c0 <fputs@plt+0xfdac>
    5e7c:	cmp	r0, #0
    5e80:	ble	670c <fputs@plt+0x1df8>
    5e84:	ldr	r0, [sp, #192]	; 0xc0
    5e88:	bl	1470c <fputs@plt+0xfdf8>
    5e8c:	cmp	r0, #0
    5e90:	bne	670c <fputs@plt+0x1df8>
    5e94:	bl	5b610 <fputs@plt+0x56cfc>
    5e98:	cmp	r0, #5
    5e9c:	ble	63bc <fputs@plt+0x1aa8>
    5ea0:	ldr	lr, [pc, #3640]	; 6ce0 <fputs@plt+0x23cc>
    5ea4:	mov	r0, #6
    5ea8:	ldr	ip, [pc, #3636]	; 6ce4 <fputs@plt+0x23d0>
    5eac:	mov	r1, #0
    5eb0:	ldr	r2, [pc, #3632]	; 6ce8 <fputs@plt+0x23d4>
    5eb4:	add	lr, pc, lr
    5eb8:	add	ip, pc, ip
    5ebc:	movw	r3, #2042	; 0x7fa
    5ec0:	add	r2, pc, r2
    5ec4:	str	lr, [sp]
    5ec8:	str	ip, [sp, #4]
    5ecc:	bl	5ae90 <fputs@plt+0x5657c>
    5ed0:	b	63bc <fputs@plt+0x1aa8>
    5ed4:	ldr	r3, [pc, #3600]	; 6cec <fputs@plt+0x23d8>
    5ed8:	add	r3, pc, r3
    5edc:	ldrb	r3, [r3]
    5ee0:	cmp	r3, #0
    5ee4:	bne	85b4 <fputs@plt+0x3ca0>
    5ee8:	ldr	r3, [pc, #3584]	; 6cf0 <fputs@plt+0x23dc>
    5eec:	ldr	r1, [pc, r3]
    5ef0:	cmp	r1, #0
    5ef4:	beq	83ac <fputs@plt+0x3a98>
    5ef8:	ldr	r0, [sp, #192]	; 0xc0
    5efc:	bl	114e0 <fputs@plt+0xcbcc>
    5f00:	subs	r4, r0, #0
    5f04:	blt	85c8 <fputs@plt+0x3cb4>
    5f08:	ldr	r3, [pc, #3556]	; 6cf4 <fputs@plt+0x23e0>
    5f0c:	add	r3, pc, r3
    5f10:	ldrb	r3, [r3]
    5f14:	cmp	r3, #0
    5f18:	bne	8518 <fputs@plt+0x3c04>
    5f1c:	ldr	r3, [pc, #3540]	; 6cf8 <fputs@plt+0x23e4>
    5f20:	ldr	r0, [sp, #192]	; 0xc0
    5f24:	add	r3, pc, r3
    5f28:	ldr	r3, [r3]
    5f2c:	cmp	r3, #0
    5f30:	mov	r3, #0
    5f34:	movne	r2, #2
    5f38:	moveq	r2, #1
    5f3c:	bl	112e8 <fputs@plt+0xc9d4>
    5f40:	ldr	r3, [pc, #3508]	; 6cfc <fputs@plt+0x23e8>
    5f44:	mov	r4, r0
    5f48:	ldr	r5, [pc, r3]
    5f4c:	cmp	r5, #0
    5f50:	beq	8450 <fputs@plt+0x3b3c>
    5f54:	cmp	r0, #1
    5f58:	movgt	r5, #0
    5f5c:	ble	88a4 <fputs@plt+0x3f90>
    5f60:	ldr	r3, [pc, #3480]	; 6d00 <fputs@plt+0x23ec>
    5f64:	add	r3, pc, r3
    5f68:	ldrb	r3, [r3]
    5f6c:	cmp	r3, #0
    5f70:	bne	5f88 <fputs@plt+0x1674>
    5f74:	ldr	r3, [pc, #3464]	; 6d04 <fputs@plt+0x23f0>
    5f78:	add	r3, pc, r3
    5f7c:	ldrb	r3, [r3]
    5f80:	cmp	r3, #0
    5f84:	beq	8a24 <fputs@plt+0x4110>
    5f88:	ldr	r3, [pc, #3448]	; 6d08 <fputs@plt+0x23f4>
    5f8c:	add	r3, pc, r3
    5f90:	ldrb	r3, [r3]
    5f94:	cmp	r3, #0
    5f98:	beq	8c74 <fputs@plt+0x4360>
    5f9c:	ldr	sl, [pc, #3432]	; 6d0c <fputs@plt+0x23f8>
    5fa0:	mov	r6, #0
    5fa4:	ldr	ip, [pc, #3428]	; 6d10 <fputs@plt+0x23fc>
    5fa8:	mov	r8, #1
    5fac:	add	sl, pc, sl
    5fb0:	str	sl, [sp, #124]	; 0x7c
    5fb4:	ldr	sl, [pc, #3416]	; 6d14 <fputs@plt+0x2400>
    5fb8:	mov	r7, r6
    5fbc:	add	ip, pc, ip
    5fc0:	str	ip, [sp, #140]	; 0x8c
    5fc4:	add	sl, pc, sl
    5fc8:	str	sl, [sp, #128]	; 0x80
    5fcc:	ldr	sl, [pc, #3396]	; 6d18 <fputs@plt+0x2404>
    5fd0:	add	sl, pc, sl
    5fd4:	str	sl, [sp, #132]	; 0x84
    5fd8:	ldr	sl, [pc, #3388]	; 6d1c <fputs@plt+0x2408>
    5fdc:	add	sl, pc, sl
    5fe0:	str	sl, [sp, #136]	; 0x88
    5fe4:	ldr	sl, [pc, #3380]	; 6d20 <fputs@plt+0x240c>
    5fe8:	add	sl, pc, sl
    5fec:	ldr	r1, [sp, #124]	; 0x7c
    5ff0:	ldr	r3, [r1]
    5ff4:	cmp	r3, #0
    5ff8:	blt	8134 <fputs@plt+0x3820>
    5ffc:	cmp	r6, r3
    6000:	blt	8134 <fputs@plt+0x3820>
    6004:	ldr	r2, [sp, #128]	; 0x80
    6008:	ldrb	r3, [r2]
    600c:	cmp	r3, #0
    6010:	bne	812c <fputs@plt+0x3818>
    6014:	ldr	r3, [pc, #3336]	; 6d24 <fputs@plt+0x2410>
    6018:	add	r3, pc, r3
    601c:	ldrb	r3, [r3]
    6020:	cmp	r3, #0
    6024:	beq	6064 <fputs@plt+0x1750>
    6028:	add	r1, sp, #728	; 0x2d8
    602c:	mov	r3, #0
    6030:	ldr	r0, [sp, #192]	; 0xc0
    6034:	str	r3, [r1, #-472]!	; 0xfffffe28
    6038:	bl	112f8 <fputs@plt+0xc9e4>
    603c:	adds	r3, r0, #99	; 0x63
    6040:	mov	r4, r0
    6044:	movne	r3, #1
    6048:	ands	r3, r3, r0, lsr #31
    604c:	beq	8694 <fputs@plt+0x3d80>
    6050:	bl	5b610 <fputs@plt+0x56cfc>
    6054:	cmp	r0, #2
    6058:	bgt	8660 <fputs@plt+0x3d4c>
    605c:	ldr	r0, [sp, #256]	; 0x100
    6060:	bl	4140 <free@plt>
    6064:	bl	5c054 <fputs@plt+0x57740>
    6068:	ldr	r3, [pc, #3256]	; 6d28 <fputs@plt+0x2414>
    606c:	ldr	r0, [pc, r3]
    6070:	bl	59e9c <fputs@plt+0x55588>
    6074:	ldr	r3, [pc, #3248]	; 6d2c <fputs@plt+0x2418>
    6078:	ldr	r0, [pc, r3]
    607c:	bl	59e9c <fputs@plt+0x55588>
    6080:	ldr	r3, [pc, #3240]	; 6d30 <fputs@plt+0x241c>
    6084:	ldr	r0, [pc, r3]
    6088:	bl	59e9c <fputs@plt+0x55588>
    608c:	ldr	r3, [pc, #3232]	; 6d34 <fputs@plt+0x2420>
    6090:	ldr	r0, [pc, r3]
    6094:	bl	59e9c <fputs@plt+0x55588>
    6098:	lsr	r4, r4, #31
    609c:	ldr	r0, [sp, #192]	; 0xc0
    60a0:	cmp	r0, #0
    60a4:	beq	60ac <fputs@plt+0x1798>
    60a8:	bl	11b48 <fputs@plt+0xd234>
    60ac:	ldr	r6, [sp, #120]	; 0x78
    60b0:	mov	r0, r4
    60b4:	ldr	r2, [sp, #724]	; 0x2d4
    60b8:	ldr	r3, [r6]
    60bc:	cmp	r2, r3
    60c0:	bne	7ed8 <fputs@plt+0x35c4>
    60c4:	add	sp, sp, #732	; 0x2dc
    60c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    60cc:	ldr	r3, [pc, #3172]	; 6d38 <fputs@plt+0x2424>
    60d0:	mov	r2, #0
    60d4:	ldr	r1, [pc, #3168]	; 6d3c <fputs@plt+0x2428>
    60d8:	add	r3, pc, r3
    60dc:	add	r1, pc, r1
    60e0:	ldr	r0, [r3]
    60e4:	bl	55200 <fputs@plt+0x508ec>
    60e8:	subs	r7, r0, #0
    60ec:	beq	6c98 <fputs@plt+0x2384>
    60f0:	ldr	r3, [pc, #3144]	; 6d40 <fputs@plt+0x242c>
    60f4:	ldr	r2, [pc, r3]
    60f8:	cmp	r2, #8
    60fc:	beq	6430 <fputs@plt+0x1b1c>
    6100:	ldr	r3, [pc, #3664]	; 6f58 <fputs@plt+0x2644>
    6104:	subs	r1, r2, #6
    6108:	rsbs	r2, r1, #0
    610c:	adcs	r2, r2, r1
    6110:	ldr	r3, [fp, r3]
    6114:	ldr	r3, [r3]
    6118:	cmp	r5, r3
    611c:	ble	63c4 <fputs@plt+0x1ab0>
    6120:	ldr	r0, [pc, #3100]	; 6d44 <fputs@plt+0x2430>
    6124:	add	r3, r6, r3, lsl #2
    6128:	mov	r1, r7
    612c:	ldr	r0, [fp, r0]
    6130:	ldr	r0, [r0]
    6134:	bl	21148 <fputs@plt+0x1c834>
    6138:	cmp	r0, #0
    613c:	mov	r4, r0
    6140:	blt	668c <fputs@plt+0x1d78>
    6144:	mov	r0, r7
    6148:	bl	4140 <free@plt>
    614c:	b	6064 <fputs@plt+0x1750>
    6150:	bl	a130 <fputs@plt+0x581c>
    6154:	mov	r4, r0
    6158:	b	6064 <fputs@plt+0x1750>
    615c:	ldr	r3, [pc, #3044]	; 6d48 <fputs@plt+0x2434>
    6160:	add	r3, pc, r3
    6164:	ldr	r3, [r3]
    6168:	cmp	r3, #0
    616c:	beq	6c40 <fputs@plt+0x232c>
    6170:	mov	r1, r3
    6174:	add	r0, sp, #192	; 0xc0
    6178:	bl	12228 <fputs@plt+0xd914>
    617c:	b	5de0 <fputs@plt+0x14cc>
    6180:	bl	5b610 <fputs@plt+0x56cfc>
    6184:	cmp	r0, #2
    6188:	ble	6064 <fputs@plt+0x1750>
    618c:	ldr	r3, [pc, #3000]	; 6d4c <fputs@plt+0x2438>
    6190:	add	r3, pc, r3
    6194:	ldr	r3, [r3]
    6198:	cmp	r3, #0
    619c:	beq	64c4 <fputs@plt+0x1bb0>
    61a0:	ldr	r2, [pc, #2984]	; 6d50 <fputs@plt+0x243c>
    61a4:	mov	r0, #3
    61a8:	ldr	ip, [pc, #2980]	; 6d54 <fputs@plt+0x2440>
    61ac:	mov	r1, r4
    61b0:	add	r2, pc, r2
    61b4:	str	r2, [sp, #4]
    61b8:	ldr	r2, [pc, #2968]	; 6d58 <fputs@plt+0x2444>
    61bc:	add	ip, pc, ip
    61c0:	str	r3, [sp, #8]
    61c4:	movw	r3, #1982	; 0x7be
    61c8:	str	ip, [sp]
    61cc:	add	r2, pc, r2
    61d0:	bl	5ae90 <fputs@plt+0x5657c>
    61d4:	b	6064 <fputs@plt+0x1750>
    61d8:	add	r5, sp, #336	; 0x150
    61dc:	mov	r0, r5
    61e0:	bl	4a46c <fputs@plt+0x45b58>
    61e4:	subs	r4, r0, #0
    61e8:	blt	66cc <fputs@plt+0x1db8>
    61ec:	ldrb	r6, [sp, #342]	; 0x156
    61f0:	mov	r0, #1
    61f4:	ldrb	sl, [sp, #338]	; 0x152
    61f8:	ldrb	lr, [sp, #343]	; 0x157
    61fc:	str	r6, [sp, #80]	; 0x50
    6200:	str	sl, [sp]
    6204:	str	sl, [sp, #64]	; 0x40
    6208:	ldr	sl, [sp, #80]	; 0x50
    620c:	str	lr, [sp, #84]	; 0x54
    6210:	ldrb	r6, [sp, #344]	; 0x158
    6214:	ldrb	lr, [sp, #345]	; 0x159
    6218:	str	sl, [sp, #16]
    621c:	ldr	sl, [sp, #84]	; 0x54
    6220:	str	r6, [sp, #88]	; 0x58
    6224:	ldrb	ip, [sp, #336]	; 0x150
    6228:	ldrb	r1, [sp, #337]	; 0x151
    622c:	ldrb	r9, [sp, #339]	; 0x153
    6230:	ldrb	r8, [sp, #340]	; 0x154
    6234:	mov	r2, ip
    6238:	ldrb	r7, [sp, #341]	; 0x155
    623c:	mov	r3, r1
    6240:	str	lr, [sp, #92]	; 0x5c
    6244:	str	sl, [sp, #20]
    6248:	ldrb	lr, [sp, #347]	; 0x15b
    624c:	ldr	sl, [sp, #88]	; 0x58
    6250:	ldrb	r6, [sp, #346]	; 0x15a
    6254:	ldrb	r4, [sp, #348]	; 0x15c
    6258:	str	lr, [sp, #100]	; 0x64
    625c:	str	ip, [sp, #56]	; 0x38
    6260:	ldrb	lr, [sp, #349]	; 0x15d
    6264:	ldrb	ip, [sp, #350]	; 0x15e
    6268:	str	r1, [sp, #60]	; 0x3c
    626c:	str	r9, [sp, #4]
    6270:	ldrb	r1, [sp, #351]	; 0x15f
    6274:	str	r8, [sp, #8]
    6278:	str	r7, [sp, #12]
    627c:	str	sl, [sp, #24]
    6280:	ldr	sl, [sp, #92]	; 0x5c
    6284:	str	r1, [sp, #52]	; 0x34
    6288:	str	r1, [sp, #116]	; 0x74
    628c:	str	sl, [sp, #28]
    6290:	ldr	sl, [sp, #100]	; 0x64
    6294:	ldr	r1, [pc, #2752]	; 6d5c <fputs@plt+0x2448>
    6298:	str	r6, [sp, #32]
    629c:	str	sl, [sp, #36]	; 0x24
    62a0:	add	r1, pc, r1
    62a4:	str	r4, [sp, #40]	; 0x28
    62a8:	str	lr, [sp, #44]	; 0x2c
    62ac:	str	ip, [sp, #48]	; 0x30
    62b0:	str	r9, [sp, #68]	; 0x44
    62b4:	str	r8, [sp, #72]	; 0x48
    62b8:	str	r7, [sp, #76]	; 0x4c
    62bc:	str	r6, [sp, #96]	; 0x60
    62c0:	str	r4, [sp, #104]	; 0x68
    62c4:	str	lr, [sp, #108]	; 0x6c
    62c8:	str	ip, [sp, #112]	; 0x70
    62cc:	bl	3f78 <__printf_chk@plt>
    62d0:	ldr	r6, [pc, #2696]	; 6d60 <fputs@plt+0x244c>
    62d4:	mov	r4, #0
    62d8:	ldr	r7, [pc, #2692]	; 6d64 <fputs@plt+0x2450>
    62dc:	ldr	r8, [pc, #2692]	; 6d68 <fputs@plt+0x2454>
    62e0:	add	r6, pc, r6
    62e4:	add	r7, pc, r7
    62e8:	add	r8, pc, r8
    62ec:	cmp	r4, #15
    62f0:	ldrb	r2, [r5, r4]
    62f4:	mov	r0, #1
    62f8:	mov	r1, r8
    62fc:	moveq	r3, r6
    6300:	movne	r3, r7
    6304:	bl	3f78 <__printf_chk@plt>
    6308:	add	r4, r4, #1
    630c:	cmp	r4, #16
    6310:	bne	62ec <fputs@plt+0x19d8>
    6314:	ldr	r3, [pc, #2600]	; 6d44 <fputs@plt+0x2430>
    6318:	mov	r1, #1
    631c:	ldr	r0, [pc, #2632]	; 6d6c <fputs@plt+0x2458>
    6320:	mov	r2, #3
    6324:	ldr	r3, [fp, r3]
    6328:	add	r0, pc, r0
    632c:	ldr	r3, [r3]
    6330:	bl	447c <fwrite@plt>
    6334:	ldrb	r1, [sp, #340]	; 0x154
    6338:	mov	r0, #1
    633c:	ldrb	lr, [sp, #338]	; 0x152
    6340:	ldrb	ip, [sp, #339]	; 0x153
    6344:	str	r1, [sp, #8]
    6348:	ldrb	r1, [sp, #351]	; 0x15f
    634c:	ldrb	fp, [sp, #341]	; 0x155
    6350:	ldrb	sl, [sp, #342]	; 0x156
    6354:	ldrb	r9, [sp, #343]	; 0x157
    6358:	ldrb	r8, [sp, #344]	; 0x158
    635c:	ldrb	r7, [sp, #345]	; 0x159
    6360:	ldrb	r6, [sp, #346]	; 0x15a
    6364:	ldrb	r5, [sp, #347]	; 0x15b
    6368:	ldrb	r4, [sp, #348]	; 0x15c
    636c:	str	lr, [sp]
    6370:	str	ip, [sp, #4]
    6374:	ldrb	lr, [sp, #349]	; 0x15d
    6378:	ldrb	ip, [sp, #350]	; 0x15e
    637c:	str	r1, [sp, #52]	; 0x34
    6380:	ldr	r1, [pc, #2536]	; 6d70 <fputs@plt+0x245c>
    6384:	ldrb	r2, [sp, #336]	; 0x150
    6388:	ldrb	r3, [sp, #337]	; 0x151
    638c:	add	r1, pc, r1
    6390:	str	fp, [sp, #12]
    6394:	str	sl, [sp, #16]
    6398:	str	r9, [sp, #20]
    639c:	str	r8, [sp, #24]
    63a0:	str	r7, [sp, #28]
    63a4:	str	r6, [sp, #32]
    63a8:	str	r5, [sp, #36]	; 0x24
    63ac:	str	r4, [sp, #40]	; 0x28
    63b0:	str	lr, [sp, #44]	; 0x2c
    63b4:	str	ip, [sp, #48]	; 0x30
    63b8:	bl	3f78 <__printf_chk@plt>
    63bc:	mov	r4, #0
    63c0:	b	6064 <fputs@plt+0x1750>
    63c4:	ldr	r3, [pc, #2424]	; 6d44 <fputs@plt+0x2430>
    63c8:	mov	r1, r7
    63cc:	ldr	r3, [fp, r3]
    63d0:	ldr	r0, [r3]
    63d4:	bl	20f98 <fputs@plt+0x1c684>
    63d8:	b	6138 <fputs@plt+0x1824>
    63dc:	ldr	r0, [pc, #2448]	; 6d74 <fputs@plt+0x2460>
    63e0:	mov	r4, #0
    63e4:	mov	r1, r4
    63e8:	str	r4, [sp, #256]	; 0x100
    63ec:	add	r0, pc, r0
    63f0:	str	r4, [sp, #260]	; 0x104
    63f4:	str	r4, [sp, #264]	; 0x108
    63f8:	str	r4, [sp, #196]	; 0xc4
    63fc:	bl	4194 <access@plt>
    6400:	cmp	r0, r4
    6404:	addge	r6, sp, #196	; 0xc4
    6408:	addge	r7, sp, #256	; 0x100
    640c:	mvnge	r5, #0
    6410:	blt	6b18 <fputs@plt+0x2204>
    6414:	mov	r0, r5
    6418:	bl	4ec84 <fputs@plt+0x4a370>
    641c:	mov	r0, r6
    6420:	bl	9320 <fputs@plt+0x4a0c>
    6424:	mov	r0, r7
    6428:	bl	2cd54 <fputs@plt+0x28440>
    642c:	b	6064 <fputs@plt+0x1750>
    6430:	ldr	r3, [pc, #2368]	; 6d78 <fputs@plt+0x2464>
    6434:	ldr	r2, [pc, #2368]	; 6d7c <fputs@plt+0x2468>
    6438:	add	r3, pc, r3
    643c:	ldr	r2, [fp, r2]
    6440:	ldr	r1, [r3]
    6444:	bl	202ac <fputs@plt+0x1b998>
    6448:	subs	r4, r0, #0
    644c:	bge	6144 <fputs@plt+0x1830>
    6450:	bl	5b610 <fputs@plt+0x56cfc>
    6454:	cmp	r0, #2
    6458:	ble	6144 <fputs@plt+0x1830>
    645c:	ldr	lr, [pc, #2332]	; 6d80 <fputs@plt+0x246c>
    6460:	mov	r0, #3
    6464:	ldr	ip, [pc, #2328]	; 6d84 <fputs@plt+0x2470>
    6468:	mov	r1, r4
    646c:	ldr	r2, [pc, #2324]	; 6d88 <fputs@plt+0x2474>
    6470:	add	lr, pc, lr
    6474:	add	ip, pc, ip
    6478:	movw	r3, #1956	; 0x7a4
    647c:	add	r2, pc, r2
    6480:	str	lr, [sp]
    6484:	str	ip, [sp, #4]
    6488:	bl	5ae90 <fputs@plt+0x5657c>
    648c:	b	6144 <fputs@plt+0x1830>
    6490:	ldr	lr, [pc, #2292]	; 6d8c <fputs@plt+0x2478>
    6494:	mov	r0, #5
    6498:	ldr	ip, [pc, #2288]	; 6d90 <fputs@plt+0x247c>
    649c:	mov	r1, #0
    64a0:	ldr	r2, [pc, #2284]	; 6d94 <fputs@plt+0x2480>
    64a4:	add	lr, pc, lr
    64a8:	add	ip, pc, ip
    64ac:	movw	r3, #1800	; 0x708
    64b0:	add	r2, pc, r2
    64b4:	str	lr, [sp]
    64b8:	str	ip, [sp, #4]
    64bc:	bl	5ae90 <fputs@plt+0x5657c>
    64c0:	b	5e28 <fputs@plt+0x1514>
    64c4:	ldr	r3, [pc, #2252]	; 6d98 <fputs@plt+0x2484>
    64c8:	add	r3, pc, r3
    64cc:	ldr	r3, [r3]
    64d0:	cmp	r3, #0
    64d4:	beq	7e54 <fputs@plt+0x3540>
    64d8:	ldr	r3, [pc, #2236]	; 6d9c <fputs@plt+0x2488>
    64dc:	add	r3, pc, r3
    64e0:	b	61a0 <fputs@plt+0x188c>
    64e4:	ldr	r0, [sp, #192]	; 0xc0
    64e8:	cmp	r0, #0
    64ec:	beq	8c54 <fputs@plt+0x4340>
    64f0:	mov	r2, #0
    64f4:	add	r1, sp, #208	; 0xd0
    64f8:	mov	r3, r2
    64fc:	bl	b198 <fputs@plt+0x6884>
    6500:	subs	r4, r0, #0
    6504:	ble	6064 <fputs@plt+0x1750>
    6508:	ldr	r3, [pc, #2192]	; 6da0 <fputs@plt+0x248c>
    650c:	add	r3, pc, r3
    6510:	ldrb	r3, [r3]
    6514:	cmp	r3, #0
    6518:	beq	7d04 <fputs@plt+0x33f0>
    651c:	sub	r0, r4, #1
    6520:	mov	r5, #1
    6524:	mov	r1, #10
    6528:	add	r5, r5, #1
    652c:	bl	61b04 <fputs@plt+0x5d1f0>
    6530:	cmp	r0, #0
    6534:	bne	6524 <fputs@plt+0x1c10>
    6538:	ldr	sl, [pc, #2148]	; 6da4 <fputs@plt+0x2490>
    653c:	add	r6, sp, #528	; 0x210
    6540:	str	r5, [sp, #168]	; 0xa8
    6544:	add	r7, sp, #572	; 0x23c
    6548:	rsb	r5, r4, #1
    654c:	add	sl, pc, sl
    6550:	ldr	r4, [sp, #208]	; 0xd0
    6554:	str	r6, [sp, #172]	; 0xac
    6558:	str	r7, [sp, #176]	; 0xb0
    655c:	str	sl, [sp, #180]	; 0xb4
    6560:	b	6678 <fputs@plt+0x1d64>
    6564:	ldrb	r6, [r4, #4]
    6568:	add	r0, sp, #528	; 0x210
    656c:	ldrb	r7, [r4, #5]
    6570:	ldrd	r2, [r4, #16]
    6574:	str	r6, [sp, #124]	; 0x7c
    6578:	str	r7, [sp, #128]	; 0x80
    657c:	ldrb	r6, [r4, #6]
    6580:	ldrb	r7, [r4, #7]
    6584:	ldrb	fp, [r4]
    6588:	str	r6, [sp, #132]	; 0x84
    658c:	str	r7, [sp, #136]	; 0x88
    6590:	ldrb	r6, [r4, #8]
    6594:	ldrb	r7, [r4, #9]
    6598:	ldrb	sl, [r4, #1]
    659c:	str	r6, [sp, #140]	; 0x8c
    65a0:	str	r7, [sp, #144]	; 0x90
    65a4:	ldrb	r6, [r4, #10]
    65a8:	ldrb	r7, [r4, #11]
    65ac:	ldrb	r9, [r4, #2]
    65b0:	str	r6, [sp, #148]	; 0x94
    65b4:	str	r7, [sp, #152]	; 0x98
    65b8:	ldrb	r6, [r4, #12]
    65bc:	ldrb	r7, [r4, #13]
    65c0:	ldrb	r8, [r4, #3]
    65c4:	str	r6, [sp, #156]	; 0x9c
    65c8:	str	r7, [sp, #160]	; 0xa0
    65cc:	ldrb	r6, [r4, #15]
    65d0:	ldrb	r7, [r4, #14]
    65d4:	bl	b8e8 <fputs@plt+0x6fd4>
    65d8:	str	r0, [sp, #164]	; 0xa4
    65dc:	add	r0, sp, #572	; 0x23c
    65e0:	ldrd	r2, [r4, #24]
    65e4:	bl	b8e8 <fputs@plt+0x6fd4>
    65e8:	str	sl, [sp, #4]
    65ec:	mov	r3, r5
    65f0:	ldr	sl, [sp, #124]	; 0x7c
    65f4:	str	r6, [sp, #60]	; 0x3c
    65f8:	ldr	r6, [sp, #164]	; 0xa4
    65fc:	str	sl, [sp, #16]
    6600:	ldr	sl, [sp, #128]	; 0x80
    6604:	str	r0, [sp, #68]	; 0x44
    6608:	mov	r0, #1
    660c:	ldr	r1, [sp, #180]	; 0xb4
    6610:	str	sl, [sp, #20]
    6614:	ldr	sl, [sp, #132]	; 0x84
    6618:	str	fp, [sp]
    661c:	ldr	r2, [sp, #168]	; 0xa8
    6620:	str	sl, [sp, #24]
    6624:	ldr	sl, [sp, #136]	; 0x88
    6628:	str	r9, [sp, #8]
    662c:	str	r8, [sp, #12]
    6630:	str	sl, [sp, #28]
    6634:	ldr	sl, [sp, #140]	; 0x8c
    6638:	str	r7, [sp, #56]	; 0x38
    663c:	str	r6, [sp, #64]	; 0x40
    6640:	str	sl, [sp, #32]
    6644:	ldr	sl, [sp, #144]	; 0x90
    6648:	str	sl, [sp, #36]	; 0x24
    664c:	ldr	sl, [sp, #148]	; 0x94
    6650:	str	sl, [sp, #40]	; 0x28
    6654:	ldr	sl, [sp, #152]	; 0x98
    6658:	str	sl, [sp, #44]	; 0x2c
    665c:	ldr	sl, [sp, #156]	; 0x9c
    6660:	str	sl, [sp, #48]	; 0x30
    6664:	ldr	sl, [sp, #160]	; 0xa0
    6668:	str	sl, [sp, #52]	; 0x34
    666c:	bl	3f78 <__printf_chk@plt>
    6670:	ldr	r4, [r4, #32]
    6674:	add	r5, r5, #1
    6678:	cmp	r4, #0
    667c:	bne	6564 <fputs@plt+0x1c50>
    6680:	ldr	r0, [sp, #208]	; 0xd0
    6684:	bl	a0c4 <fputs@plt+0x57b0>
    6688:	b	6064 <fputs@plt+0x1750>
    668c:	bl	5b610 <fputs@plt+0x56cfc>
    6690:	cmp	r0, #2
    6694:	ble	6144 <fputs@plt+0x1830>
    6698:	ldr	lr, [pc, #1800]	; 6da8 <fputs@plt+0x2494>
    669c:	mov	r0, #3
    66a0:	ldr	ip, [pc, #1796]	; 6dac <fputs@plt+0x2498>
    66a4:	mov	r1, r4
    66a8:	ldr	r2, [pc, #1792]	; 6db0 <fputs@plt+0x249c>
    66ac:	add	lr, pc, lr
    66b0:	add	ip, pc, ip
    66b4:	movw	r3, #1966	; 0x7ae
    66b8:	add	r2, pc, r2
    66bc:	str	lr, [sp]
    66c0:	str	ip, [sp, #4]
    66c4:	bl	5ae90 <fputs@plt+0x5657c>
    66c8:	b	6144 <fputs@plt+0x1830>
    66cc:	bl	5b610 <fputs@plt+0x56cfc>
    66d0:	cmp	r0, #2
    66d4:	ble	6064 <fputs@plt+0x1750>
    66d8:	ldr	lr, [pc, #1748]	; 6db4 <fputs@plt+0x24a0>
    66dc:	mov	r1, r4
    66e0:	ldr	ip, [pc, #1744]	; 6db8 <fputs@plt+0x24a4>
    66e4:	mov	r0, #3
    66e8:	ldr	r2, [pc, #1740]	; 6dbc <fputs@plt+0x24a8>
    66ec:	add	lr, pc, lr
    66f0:	add	ip, pc, ip
    66f4:	mov	r3, #832	; 0x340
    66f8:	add	r2, pc, r2
    66fc:	str	lr, [sp]
    6700:	str	ip, [sp, #4]
    6704:	bl	5ae90 <fputs@plt+0x5657c>
    6708:	b	6154 <fputs@plt+0x1840>
    670c:	ldr	r2, [pc, #1708]	; 6dc0 <fputs@plt+0x24ac>
    6710:	add	r3, sp, #616	; 0x268
    6714:	add	r9, sp, #384	; 0x180
    6718:	add	r7, sp, #616	; 0x268
    671c:	add	r2, pc, r2
    6720:	str	r7, [sp, #124]	; 0x7c
    6724:	ldr	r7, [sp, #192]	; 0xc0
    6728:	ldm	r2, {r0, r1, r2}
    672c:	stmia	r3!, {r0, r1}
    6730:	add	r0, sp, #624	; 0x270
    6734:	strh	r2, [r3]
    6738:	mov	r1, #0
    673c:	mov	r2, #32
    6740:	add	r0, r0, #2
    6744:	bl	4014 <memset@plt>
    6748:	mov	r0, r9
    674c:	mov	r1, #0
    6750:	mov	r2, #40	; 0x28
    6754:	bl	4014 <memset@plt>
    6758:	cmp	r7, #0
    675c:	beq	8c30 <fputs@plt+0x431c>
    6760:	ldr	r3, [pc, #1628]	; 6dc4 <fputs@plt+0x24b0>
    6764:	add	r3, pc, r3
    6768:	ldrb	r3, [r3]
    676c:	cmp	r3, #0
    6770:	beq	6858 <fputs@plt+0x1f44>
    6774:	ldr	r3, [pc, #1612]	; 6dc8 <fputs@plt+0x24b4>
    6778:	ldr	r8, [pc, r3]
    677c:	cmp	r8, #0
    6780:	bne	67e8 <fputs@plt+0x1ed4>
    6784:	ldr	r3, [pc, #1600]	; 6dcc <fputs@plt+0x24b8>
    6788:	add	sl, sp, #728	; 0x2d8
    678c:	movw	ip, #65168	; 0xfe90
    6790:	movt	ip, #65535	; 0xffff
    6794:	add	r3, pc, r3
    6798:	mov	r4, #0
    679c:	mov	r5, #0
    67a0:	movw	lr, #65160	; 0xfe88
    67a4:	ldm	r3, {r0, r1, r2, r3}
    67a8:	movt	lr, #65535	; 0xffff
    67ac:	strd	r4, [sl, ip]
    67b0:	add	ip, sp, #368	; 0x170
    67b4:	strd	r4, [sl, lr]
    67b8:	stm	ip, {r0, r1, r2, r3}
    67bc:	mov	r0, ip
    67c0:	add	r1, sp, #352	; 0x160
    67c4:	mov	r2, #16
    67c8:	bl	3e7c <memcmp@plt>
    67cc:	cmp	r0, #0
    67d0:	bne	67e8 <fputs@plt+0x1ed4>
    67d4:	ldr	r3, [pc, #1524]	; 6dd0 <fputs@plt+0x24bc>
    67d8:	add	r3, pc, r3
    67dc:	ldr	r3, [r3]
    67e0:	cmp	r3, #0
    67e4:	beq	7e60 <fputs@plt+0x354c>
    67e8:	ldr	r3, [pc, #1508]	; 6dd4 <fputs@plt+0x24c0>
    67ec:	add	r3, pc, r3
    67f0:	ldm	r3, {r0, r1, r2, r3}
    67f4:	stm	r9, {r0, r1, r2, r3}
    67f8:	mov	r3, r8
    67fc:	mov	r0, r7
    6800:	mov	r1, #0
    6804:	mov	r2, r9
    6808:	bl	b198 <fputs@plt+0x6884>
    680c:	cmp	r0, #1
    6810:	mov	r4, r0
    6814:	bgt	8b4c <fputs@plt+0x4238>
    6818:	bne	72e8 <fputs@plt+0x29d4>
    681c:	add	r0, sp, #616	; 0x268
    6820:	add	r3, r0, #9
    6824:	str	r3, [sp]
    6828:	ldm	r9, {r0, r1, r2, r3}
    682c:	bl	49e78 <fputs@plt+0x45564>
    6830:	mov	r0, r7
    6834:	add	r1, sp, #616	; 0x268
    6838:	mov	r2, #41	; 0x29
    683c:	bl	10b50 <fputs@plt+0xc23c>
    6840:	subs	r4, r0, #0
    6844:	blt	782c <fputs@plt+0x2f18>
    6848:	mov	r0, r7
    684c:	bl	110ec <fputs@plt+0xc7d8>
    6850:	subs	r4, r0, #0
    6854:	blt	6064 <fputs@plt+0x1750>
    6858:	ldr	r5, [sp, #192]	; 0xc0
    685c:	cmp	r5, #0
    6860:	beq	8b6c <fputs@plt+0x4258>
    6864:	ldr	r3, [pc, #1388]	; 6dd8 <fputs@plt+0x24c4>
    6868:	add	r3, pc, r3
    686c:	ldrb	r3, [r3]
    6870:	cmp	r3, #0
    6874:	bne	7604 <fputs@plt+0x2cf0>
    6878:	ldr	r5, [sp, #192]	; 0xc0
    687c:	mov	sl, #0
    6880:	str	sl, [sp, #212]	; 0xd4
    6884:	cmp	r5, sl
    6888:	beq	8b94 <fputs@plt+0x4280>
    688c:	ldr	r3, [pc, #1352]	; 6ddc <fputs@plt+0x24c8>
    6890:	add	r7, sp, #212	; 0xd4
    6894:	ldr	r8, [pc, #1348]	; 6de0 <fputs@plt+0x24cc>
    6898:	add	r3, pc, r3
    689c:	str	r7, [sp, #128]	; 0x80
    68a0:	add	r8, pc, r8
    68a4:	ldr	r4, [r3]
    68a8:	cmp	r4, #0
    68ac:	beq	788c <fputs@plt+0x2f78>
    68b0:	ldr	r0, [r4], #4
    68b4:	cmp	r0, #0
    68b8:	beq	788c <fputs@plt+0x2f78>
    68bc:	mov	r1, #1
    68c0:	mov	r2, r8
    68c4:	bl	5cfdc <fputs@plt+0x586c8>
    68c8:	subs	r7, r0, #0
    68cc:	beq	7b58 <fputs@plt+0x3244>
    68d0:	ldrb	r3, [r7]
    68d4:	cmp	r3, #0
    68d8:	beq	6920 <fputs@plt+0x200c>
    68dc:	cmp	r3, #42	; 0x2a
    68e0:	beq	6954 <fputs@plt+0x2040>
    68e4:	cmp	r3, #63	; 0x3f
    68e8:	beq	6954 <fputs@plt+0x2040>
    68ec:	cmp	r3, #91	; 0x5b
    68f0:	movne	r2, r7
    68f4:	bne	6914 <fputs@plt+0x2000>
    68f8:	b	6954 <fputs@plt+0x2040>
    68fc:	cmp	r3, #42	; 0x2a
    6900:	beq	6954 <fputs@plt+0x2040>
    6904:	cmp	r3, #63	; 0x3f
    6908:	beq	6954 <fputs@plt+0x2040>
    690c:	cmp	r3, #91	; 0x5b
    6910:	beq	6954 <fputs@plt+0x2040>
    6914:	ldrb	r3, [r2, #1]!
    6918:	cmp	r3, #0
    691c:	bne	68fc <fputs@plt+0x1fe8>
    6920:	mov	r0, r5
    6924:	mov	r1, r7
    6928:	bl	4d8f0 <fputs@plt+0x48fdc>
    692c:	cmp	r0, #0
    6930:	blt	764c <fputs@plt+0x2d38>
    6934:	mov	r0, r5
    6938:	bl	1119c <fputs@plt+0xc888>
    693c:	cmp	r0, #0
    6940:	blt	764c <fputs@plt+0x2d38>
    6944:	add	sl, sl, #1
    6948:	mov	r0, r7
    694c:	bl	4140 <free@plt>
    6950:	b	68a8 <fputs@plt+0x1f94>
    6954:	add	r0, sp, #212	; 0xd4
    6958:	mov	r1, r7
    695c:	bl	5a0fc <fputs@plt+0x557e8>
    6960:	cmp	r0, #0
    6964:	blt	764c <fputs@plt+0x2d38>
    6968:	mov	r7, #0
    696c:	b	6948 <fputs@plt+0x2034>
    6970:	mov	r0, r4
    6974:	mvn	r1, #12
    6978:	bl	5873c <fputs@plt+0x53e28>
    697c:	cmp	r0, #0
    6980:	bne	733c <fputs@plt+0x2a28>
    6984:	mov	r4, #0
    6988:	add	sl, sp, #240	; 0xf0
    698c:	add	r9, sp, #200	; 0xc8
    6990:	ldr	r0, [r8, #188]	; 0xbc
    6994:	mvn	r3, #1
    6998:	mov	r1, sl
    699c:	mov	r2, r9
    69a0:	str	r3, [sp, #240]	; 0xf0
    69a4:	mov	r3, #0
    69a8:	str	r3, [sp, #244]	; 0xf4
    69ac:	bl	581fc <fputs@plt+0x538e8>
    69b0:	mov	r7, r0
    69b4:	ldr	ip, [pc, #1064]	; 6de4 <fputs@plt+0x24d0>
    69b8:	ldr	lr, [pc, #1064]	; 6de8 <fputs@plt+0x24d4>
    69bc:	ldr	r0, [pc, #1064]	; 6dec <fputs@plt+0x24d8>
    69c0:	add	ip, pc, ip
    69c4:	ldr	r1, [pc, #1060]	; 6df0 <fputs@plt+0x24dc>
    69c8:	add	lr, pc, lr
    69cc:	ldr	r2, [pc, #1056]	; 6df4 <fputs@plt+0x24e0>
    69d0:	add	r0, pc, r0
    69d4:	ldr	r3, [pc, #1052]	; 6df8 <fputs@plt+0x24e4>
    69d8:	add	r1, pc, r1
    69dc:	add	r2, pc, r2
    69e0:	str	ip, [sp, #124]	; 0x7c
    69e4:	add	r3, pc, r3
    69e8:	str	lr, [sp, #128]	; 0x80
    69ec:	str	r0, [sp, #132]	; 0x84
    69f0:	str	r1, [sp, #136]	; 0x88
    69f4:	str	r2, [sp, #140]	; 0x8c
    69f8:	str	r3, [sp, #144]	; 0x90
    69fc:	b	6a30 <fputs@plt+0x211c>
    6a00:	cmp	r5, #74	; 0x4a
    6a04:	beq	6a94 <fputs@plt+0x2180>
    6a08:	cmp	r5, #93	; 0x5d
    6a0c:	bne	6a58 <fputs@plt+0x2144>
    6a10:	bl	5b610 <fputs@plt+0x56cfc>
    6a14:	cmp	r0, #3
    6a18:	bgt	6c60 <fputs@plt+0x234c>
    6a1c:	ldr	r0, [r8, #188]	; 0xbc
    6a20:	mov	r1, sl
    6a24:	mov	r2, r9
    6a28:	bl	581fc <fputs@plt+0x538e8>
    6a2c:	mov	r7, r0
    6a30:	cmp	r7, #0
    6a34:	beq	6b0c <fputs@plt+0x21f8>
    6a38:	ldr	r5, [sp, #200]	; 0xc8
    6a3c:	cmp	r5, #0
    6a40:	rsblt	r5, r5, #0
    6a44:	cmp	r5, #61	; 0x3d
    6a48:	beq	6ad0 <fputs@plt+0x21bc>
    6a4c:	bgt	6a00 <fputs@plt+0x20ec>
    6a50:	cmp	r5, #13
    6a54:	beq	6a1c <fputs@plt+0x2108>
    6a58:	bl	5b610 <fputs@plt+0x56cfc>
    6a5c:	cmp	r0, #3
    6a60:	ble	6a1c <fputs@plt+0x2108>
    6a64:	ldr	r2, [sp, #136]	; 0x88
    6a68:	mov	r1, r5
    6a6c:	ldr	r0, [sp, #132]	; 0x84
    6a70:	movw	r3, #1834	; 0x72a
    6a74:	str	r7, [sp, #8]
    6a78:	str	r2, [sp, #4]
    6a7c:	ldr	r2, [pc, #888]	; 6dfc <fputs@plt+0x24e8>
    6a80:	str	r0, [sp]
    6a84:	mov	r0, #4
    6a88:	add	r2, pc, r2
    6a8c:	bl	5ae90 <fputs@plt+0x5657c>
    6a90:	b	6a1c <fputs@plt+0x2108>
    6a94:	bl	5b610 <fputs@plt+0x56cfc>
    6a98:	cmp	r0, #3
    6a9c:	ble	6a1c <fputs@plt+0x2108>
    6aa0:	ldr	lr, [sp, #144]	; 0x90
    6aa4:	mov	r0, #4
    6aa8:	ldr	r3, [pc, #848]	; 6e00 <fputs@plt+0x24ec>
    6aac:	mov	r1, #74	; 0x4a
    6ab0:	str	r7, [sp, #8]
    6ab4:	add	r3, pc, r3
    6ab8:	str	lr, [sp]
    6abc:	str	r3, [sp, #4]
    6ac0:	movw	r3, #1830	; 0x726
    6ac4:	ldr	r2, [sp, #140]	; 0x8c
    6ac8:	bl	5ae90 <fputs@plt+0x5657c>
    6acc:	b	6a1c <fputs@plt+0x2108>
    6ad0:	bl	5b610 <fputs@plt+0x56cfc>
    6ad4:	cmp	r0, #3
    6ad8:	ble	6a1c <fputs@plt+0x2108>
    6adc:	ldr	ip, [sp, #128]	; 0x80
    6ae0:	mov	r0, #4
    6ae4:	ldr	r3, [pc, #792]	; 6e04 <fputs@plt+0x24f0>
    6ae8:	mov	r1, #61	; 0x3d
    6aec:	str	r7, [sp, #8]
    6af0:	add	r3, pc, r3
    6af4:	str	ip, [sp, #4]
    6af8:	str	r3, [sp]
    6afc:	movw	r3, #1822	; 0x71e
    6b00:	ldr	r2, [sp, #124]	; 0x7c
    6b04:	bl	5ae90 <fputs@plt+0x5657c>
    6b08:	b	6a1c <fputs@plt+0x2108>
    6b0c:	cmp	r4, #0
    6b10:	blt	6064 <fputs@plt+0x1750>
    6b14:	b	5e2c <fputs@plt+0x1518>
    6b18:	add	r6, sp, #196	; 0xc4
    6b1c:	mov	r0, r6
    6b20:	bl	47314 <fputs@plt+0x42a00>
    6b24:	subs	r4, r0, #0
    6b28:	blt	7294 <fputs@plt+0x2980>
    6b2c:	ldr	r1, [pc, #724]	; 6e08 <fputs@plt+0x24f4>
    6b30:	mov	r2, #0
    6b34:	mov	r3, #10
    6b38:	ldr	lr, [pc, #716]	; 6e0c <fputs@plt+0x24f8>
    6b3c:	add	r1, pc, r1
    6b40:	ldr	ip, [pc, #712]	; 6e10 <fputs@plt+0x24fc>
    6b44:	ldr	r0, [pc, #712]	; 6e14 <fputs@plt+0x2500>
    6b48:	add	lr, pc, lr
    6b4c:	str	r1, [sp, #20]
    6b50:	add	r7, sp, #256	; 0x100
    6b54:	str	r2, [sp, #8]
    6b58:	add	r0, pc, r0
    6b5c:	str	r3, [sp, #24]
    6b60:	add	ip, pc, ip
    6b64:	ldr	r1, [pc, #684]	; 6e18 <fputs@plt+0x2504>
    6b68:	ldr	r2, [pc, #684]	; 6e1c <fputs@plt+0x2508>
    6b6c:	ldr	r3, [pc, #684]	; 6e20 <fputs@plt+0x250c>
    6b70:	add	r1, pc, r1
    6b74:	str	r0, [sp, #16]
    6b78:	add	r2, pc, r2
    6b7c:	str	lr, [sp]
    6b80:	add	r3, pc, r3
    6b84:	str	ip, [sp, #12]
    6b88:	str	r7, [sp, #4]
    6b8c:	ldr	r0, [sp, #196]	; 0xc4
    6b90:	bl	45e44 <fputs@plt+0x41530>
    6b94:	subs	r4, r0, #0
    6b98:	blt	7878 <fputs@plt+0x2f64>
    6b9c:	ldr	r0, [pc, #640]	; 6e24 <fputs@plt+0x2510>
    6ba0:	movw	r1, #493	; 0x1ed
    6ba4:	add	r0, pc, r0
    6ba8:	bl	5e6dc <fputs@plt+0x59dc8>
    6bac:	mov	r0, #2048	; 0x800
    6bb0:	movt	r0, #8
    6bb4:	bl	4410 <inotify_init1@plt>
    6bb8:	subs	r5, r0, #0
    6bbc:	blt	7ad4 <fputs@plt+0x31c0>
    6bc0:	ldr	r1, [pc, #608]	; 6e28 <fputs@plt+0x2514>
    6bc4:	mov	r2, #256	; 0x100
    6bc8:	movt	r2, #768	; 0x300
    6bcc:	add	r1, pc, r1
    6bd0:	bl	468c <inotify_add_watch@plt>
    6bd4:	cmp	r0, #0
    6bd8:	blt	7e8c <fputs@plt+0x3578>
    6bdc:	ldr	r8, [pc, #584]	; 6e2c <fputs@plt+0x2518>
    6be0:	add	r8, pc, r8
    6be4:	b	6c24 <fputs@plt+0x2310>
    6be8:	bl	48cc <__errno_location@plt>
    6bec:	ldr	r4, [r0]
    6bf0:	cmp	r4, #2
    6bf4:	bne	806c <fputs@plt+0x3758>
    6bf8:	mov	r0, r5
    6bfc:	mov	r1, #1
    6c00:	mvn	r2, #0
    6c04:	mvn	r3, #0
    6c08:	bl	50f78 <fputs@plt+0x4c664>
    6c0c:	subs	r4, r0, #0
    6c10:	blt	802c <fputs@plt+0x3718>
    6c14:	mov	r0, r5
    6c18:	bl	50210 <fputs@plt+0x4b8fc>
    6c1c:	subs	r4, r0, #0
    6c20:	blt	7fec <fputs@plt+0x36d8>
    6c24:	mov	r0, r8
    6c28:	mov	r1, #0
    6c2c:	bl	4194 <access@plt>
    6c30:	cmp	r0, #0
    6c34:	blt	6be8 <fputs@plt+0x22d4>
    6c38:	mov	r4, #0
    6c3c:	b	6414 <fputs@plt+0x1b00>
    6c40:	ldr	r2, [pc, #488]	; 6e30 <fputs@plt+0x251c>
    6c44:	ldr	r1, [pc, r2]
    6c48:	cmp	r1, #0
    6c4c:	beq	7a98 <fputs@plt+0x3184>
    6c50:	mov	r2, r3
    6c54:	add	r0, sp, #192	; 0xc0
    6c58:	bl	11e40 <fputs@plt+0xd52c>
    6c5c:	b	5de0 <fputs@plt+0x14cc>
    6c60:	ldr	r2, [pc, #460]	; 6e34 <fputs@plt+0x2520>
    6c64:	mov	r0, #4
    6c68:	ldr	ip, [pc, #456]	; 6e38 <fputs@plt+0x2524>
    6c6c:	mov	r1, #93	; 0x5d
    6c70:	add	r2, pc, r2
    6c74:	str	r2, [sp, #4]
    6c78:	ldr	r2, [pc, #444]	; 6e3c <fputs@plt+0x2528>
    6c7c:	add	ip, pc, ip
    6c80:	str	r7, [sp, #8]
    6c84:	movw	r3, #1826	; 0x722
    6c88:	str	ip, [sp]
    6c8c:	add	r2, pc, r2
    6c90:	bl	5ae90 <fputs@plt+0x5657c>
    6c94:	b	6a1c <fputs@plt+0x2108>
    6c98:	ldr	r0, [pc, #416]	; 6e40 <fputs@plt+0x252c>
    6c9c:	movw	r1, #1949	; 0x79d
    6ca0:	ldr	r2, [pc, #412]	; 6e44 <fputs@plt+0x2530>
    6ca4:	add	r0, pc, r0
    6ca8:	add	r2, pc, r2
    6cac:	bl	5afc8 <fputs@plt+0x566b4>
    6cb0:	mov	r4, r0
    6cb4:	b	6144 <fputs@plt+0x1830>
    6cb8:	andeq	r5, r8, ip, lsl #29
    6cbc:	andeq	r0, r0, r0, lsr r4
    6cc0:			; <UNDEFINED> instruction: 0x0005d8b4
    6cc4:	andeq	r0, r0, r0, lsl r4
    6cc8:	andeq	ip, r5, ip, lsl #28
    6ccc:	strdeq	r6, [r8], -ip
    6cd0:			; <UNDEFINED> instruction: 0x000864b4
    6cd4:	muleq	r8, r0, r4
    6cd8:	andeq	r6, r8, r8, asr r4
    6cdc:	andeq	r6, r8, r4, ror #7
    6ce0:	andeq	ip, r5, r4, lsl #29
    6ce4:	andeq	pc, r5, r4, lsl r0	; <UNPREDICTABLE>
    6ce8:	andeq	ip, r5, r0, lsr pc
    6cec:	andeq	r6, r8, ip, lsr #7
    6cf0:			; <UNDEFINED> instruction: 0x000863b8
    6cf4:	andeq	r6, r8, r1, ror #6
    6cf8:	andeq	r6, r8, r0, lsl #6
    6cfc:	ldrdeq	r6, [r8], -ip
    6d00:	andeq	r6, r8, r0, lsr #6
    6d04:	andeq	r6, r8, r8, asr #5
    6d08:	andeq	r6, r8, r0, asr #5
    6d0c:	andeq	r6, r8, ip, asr #32
    6d10:			; <UNDEFINED> instruction: 0x000862b0
    6d14:	andeq	r6, r8, r0, asr #5
    6d18:			; <UNDEFINED> instruction: 0x000862b4
    6d1c:	muleq	r8, r1, r2
    6d20:			; <UNDEFINED> instruction: 0x000862b8
    6d24:	andeq	r6, r8, r9, lsr #4
    6d28:	andeq	r6, r8, r0, lsr r2
    6d2c:	andeq	r6, r8, r0, ror #3
    6d30:	strdeq	r6, [r8], -ip
    6d34:	andeq	r6, r8, r8, lsl #4
    6d38:	andeq	r6, r8, ip, ror #2
    6d3c:	andeq	lr, r5, r4, ror #17
    6d40:	muleq	r8, r4, r1
    6d44:	andeq	r0, r0, r4, asr #8
    6d48:	andeq	r6, r8, ip, lsr r1
    6d4c:	andeq	r6, r8, r0, ror #1
    6d50:	andeq	sp, r5, ip, ror r0
    6d54:	andeq	ip, r5, ip, ror fp
    6d58:	andeq	ip, r5, r4, lsr #24
    6d5c:	andeq	lr, r5, r4, ror #7
    6d60:	andeq	sp, r5, ip, ror #5
    6d64:	ldrdeq	ip, [r6], -r4
    6d68:	andeq	lr, r5, r8, ror #8
    6d6c:	andeq	lr, r5, r0, lsr r4
    6d70:	ldrdeq	lr, [r5], -r0
    6d74:	strdeq	lr, [r5], -r8
    6d78:	andeq	r5, r8, ip, lsl #28
    6d7c:	andeq	r0, r0, r8, asr #8
    6d80:	andeq	ip, r5, r8, asr #17
    6d84:	andeq	lr, r5, r0, ror r5
    6d88:	andeq	ip, r5, r4, ror r9
    6d8c:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
    6d90:	andeq	lr, r5, r8, asr r5
    6d94:	andeq	ip, r5, r0, asr #18
    6d98:	ldrdeq	r5, [r8], -r4
    6d9c:	andeq	lr, r5, r4, asr #2
    6da0:	andeq	r5, r8, r4, lsr sp
    6da4:	andeq	lr, r5, r0, lsr r9
    6da8:	andeq	ip, r5, ip, lsl #13
    6dac:	andeq	lr, r5, r4, lsr r3
    6db0:	andeq	ip, r5, r8, lsr r7
    6db4:	andeq	ip, r5, r4, asr #13
    6db8:	andeq	sp, r5, r8, ror pc
    6dbc:	strdeq	ip, [r5], -r8
    6dc0:	andeq	ip, r5, ip, asr r4
    6dc4:	andeq	r5, r8, r8, lsr #22
    6dc8:	ldrdeq	r5, [r8], -r0
    6dcc:	muleq	r8, r4, sl
    6dd0:	muleq	r8, r8, sl
    6dd4:	andeq	r5, r8, ip, lsr sl
    6dd8:	andeq	r5, r8, r0, lsl #20
    6ddc:	andeq	r5, r8, r8, ror #19
    6de0:	andeq	lr, r5, r4
    6de4:	andeq	ip, r5, r0, lsr r4
    6de8:	andeq	lr, r5, r4, ror r2
    6dec:	ldrdeq	ip, [r5], -r0
    6df0:	strdeq	lr, [r5], -ip
    6df4:	andeq	ip, r5, r4, lsl r4
    6df8:			; <UNDEFINED> instruction: 0x0005c3bc
    6dfc:	andeq	ip, r5, r8, ror #6
    6e00:	strdeq	lr, [r5], -r4
    6e04:			; <UNDEFINED> instruction: 0x0005c2b0
    6e08:	andeq	fp, r6, ip, lsr #29
    6e0c:	andeq	sp, r5, ip, lsr sp
    6e10:	andeq	sp, r5, r0, lsr sp
    6e14:	andeq	sp, r5, ip, lsr sp
    6e18:			; <UNDEFINED> instruction: 0x0005dcb8
    6e1c:	andeq	sp, r5, ip, asr #25
    6e20:	andeq	sp, r5, r0, ror #25
    6e24:	andeq	sp, r5, r0, lsr sp
    6e28:	andeq	sp, r5, r8, lsl #26
    6e2c:	andeq	sp, r5, r4, lsl #24
    6e30:	andeq	r5, r8, ip, lsl #12
    6e34:	strdeq	sp, [r5], -ip
    6e38:	andeq	ip, r5, r4, lsr #2
    6e3c:	andeq	ip, r5, r4, ror #2
    6e40:	andeq	ip, r5, ip, asr #2
    6e44:	muleq	r5, r0, r0
    6e48:	ldrdeq	fp, [r5], -ip
    6e4c:	ldrdeq	fp, [r5], -r8
    6e50:	andeq	r5, r8, r8, ror #4
    6e54:	andeq	sp, r5, r4, ror #25
    6e58:			; <UNDEFINED> instruction: 0x0005bcb8
    6e5c:	andeq	sp, r5, ip, asr #26
    6e60:	andeq	r5, r8, r4, lsr r2
    6e64:	andeq	r5, r8, r0, lsl #3
    6e68:	andeq	sp, r5, r0, lsr #24
    6e6c:	andeq	fp, r5, r8, lsl #23
    6e70:	andeq	fp, r5, r4, ror ip
    6e74:	andeq	fp, r5, r0, asr #24
    6e78:	andeq	sp, r5, ip, ror #22
    6e7c:	andeq	fp, r5, ip, ror sl
    6e80:	andeq	fp, r5, r8, ror #22
    6e84:	andeq	fp, r5, r4, lsl fp
    6e88:	andeq	sp, r5, r4, asr #10
    6e8c:	andeq	fp, r5, r8, lsr #22
    6e90:	andeq	sp, r5, r8, asr #6
    6e94:	andeq	r4, r8, ip, lsr #30
    6e98:	andeq	r4, r8, r4, lsl #30
    6e9c:	andeq	fp, r5, r4, lsl sl
    6ea0:	andeq	sp, r5, ip, ror #16
    6ea4:	andeq	fp, r5, r8, asr sl
    6ea8:	andeq	fp, r5, r4, lsr #18
    6eac:	andeq	sp, r5, r4, lsr sl
    6eb0:	andeq	fp, r5, r4, lsl sl
    6eb4:	andeq	sp, r5, ip, ror #19
    6eb8:			; <UNDEFINED> instruction: 0x00084dbc
    6ebc:	andeq	fp, r5, r0, asr r9
    6ec0:			; <UNDEFINED> instruction: 0x0005dab8
    6ec4:	andeq	r4, r8, r8, asr sp
    6ec8:	ldrdeq	fp, [r5], -r4
    6ecc:	muleq	r5, r4, r8
    6ed0:	muleq	r8, r8, sl
    6ed4:	andeq	r4, r8, r8, lsr #21
    6ed8:	andeq	fp, r5, r0, asr #15
    6edc:	andeq	sp, r5, r8, ror #17
    6ee0:	andeq	sp, r5, ip, lsl #19
    6ee4:			; <UNDEFINED> instruction: 0x0005b7b0
    6ee8:	andeq	fp, r5, r8, lsl #14
    6eec:	andeq	sp, r5, r0, ror #23
    6ef0:	andeq	r4, r8, ip, ror #18
    6ef4:	strdeq	fp, [r5], -ip
    6ef8:	andeq	sp, r5, r4, asr #17
    6efc:	andeq	fp, r5, r8, lsr #13
    6f00:	andeq	sp, r5, r0, lsr #11
    6f04:	andeq	fp, r5, ip, ror #9
    6f08:	ldrdeq	fp, [r5], -r8
    6f0c:	andeq	fp, r5, r8, ror r5
    6f10:	andeq	fp, r5, r8, ror #12
    6f14:	muleq	r5, r8, r5
    6f18:	andeq	fp, r5, r4, asr #5
    6f1c:	andeq	r4, r8, r0, asr #18
    6f20:	andeq	ip, r5, r4, asr #30
    6f24:	andeq	fp, r5, r0, lsl #6
    6f28:	andeq	sp, r5, r4, ror r5
    6f2c:	andeq	fp, r5, ip, lsr #7
    6f30:	strdeq	fp, [r5], -r8
    6f34:	andeq	fp, r5, ip, lsr r4
    6f38:	andeq	fp, r5, ip, ror #6
    6f3c:	andeq	r4, r8, r8, asr #15
    6f40:			; <UNDEFINED> instruction: 0x000847bc
    6f44:	andeq	fp, r5, r0, lsl #4
    6f48:	muleq	r5, r8, r4
    6f4c:	andeq	fp, r5, ip, lsr #5
    6f50:	andeq	fp, r5, ip, lsl #5
    6f54:	andeq	fp, r5, r4, ror #3
    6f58:	andeq	r0, r0, r8, lsl r4
    6f5c:	muleq	r8, r0, r6
    6f60:	andeq	r4, r8, r4, ror #12
    6f64:	andeq	r4, r8, ip, asr #7
    6f68:	andeq	sp, r5, r8, ror r4
    6f6c:	andeq	sp, r5, r4, ror r4
    6f70:	ldrdeq	ip, [r5], -r4
    6f74:	andeq	fp, r5, r8, ror #1
    6f78:	strdeq	fp, [r5], -r8
    6f7c:	andeq	r4, r8, sl, lsr r5
    6f80:	andeq	r4, r8, r0, lsr #10
    6f84:	andeq	sp, r5, r8, ror #3
    6f88:	andeq	fp, r5, r8, lsl #1
    6f8c:	andeq	fp, r5, r0, lsr #1
    6f90:	strdeq	sl, [r5], -r4
    6f94:	andeq	r4, r8, r0, ror #8
    6f98:	ldrdeq	ip, [r5], -r0
    6f9c:	andeq	r4, r8, r8, lsr r4
    6fa0:	ldrdeq	r4, [r8], -r4	; <UNPREDICTABLE>
    6fa4:	andeq	sl, r5, ip, lsl pc
    6fa8:	andeq	ip, r5, r8, asr sl
    6fac:	andeq	sl, r5, r0, lsr pc
    6fb0:	andeq	sl, r5, r0, ror #29
    6fb4:	strdeq	ip, [r5], -r8
    6fb8:	strdeq	sl, [r5], -r4
    6fbc:	andeq	ip, r5, r8, lsl #22
    6fc0:	andeq	ip, r5, ip, ror #13
    6fc4:	muleq	r5, r0, sl
    6fc8:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
    6fcc:	ldr	r5, [sp, #192]	; 0xc0
    6fd0:	cmp	r5, #0
    6fd4:	beq	89e0 <fputs@plt+0x40cc>
    6fd8:	mov	r0, #1
    6fdc:	bl	5b620 <fputs@plt+0x56d0c>
    6fe0:	add	r8, sp, #248	; 0xf8
    6fe4:	mov	r3, #0
    6fe8:	mov	r2, r3
    6fec:	str	r3, [sp, #252]	; 0xfc
    6ff0:	mov	r1, r8
    6ff4:	mvn	r3, #1
    6ff8:	str	r3, [sp, #248]	; 0xf8
    6ffc:	ldr	r0, [r5, #8]
    7000:	bl	581fc <fputs@plt+0x538e8>
    7004:	ldr	r6, [pc, #-452]	; 6e48 <fputs@plt+0x2534>
    7008:	mov	r7, r0
    700c:	ldr	sl, [pc, #-456]	; 6e4c <fputs@plt+0x2538>
    7010:	mov	r4, #0
    7014:	add	r6, pc, r6
    7018:	ldr	r9, [pc, #-464]	; 6e50 <fputs@plt+0x253c>
    701c:	add	sl, pc, sl
    7020:	str	r6, [sp, #128]	; 0x80
    7024:	str	sl, [sp, #132]	; 0x84
    7028:	add	r9, pc, r9
    702c:	ldr	r6, [pc, #-480]	; 6e54 <fputs@plt+0x2540>
    7030:	ldr	fp, [pc, #-480]	; 6e58 <fputs@plt+0x2544>
    7034:	ldr	sl, [pc, #-480]	; 6e5c <fputs@plt+0x2548>
    7038:	add	r6, pc, r6
    703c:	add	fp, pc, fp
    7040:	str	r6, [sp, #136]	; 0x88
    7044:	add	sl, pc, sl
    7048:	b	70bc <fputs@plt+0x27a8>
    704c:	bl	5b610 <fputs@plt+0x56cfc>
    7050:	cmp	r0, #5
    7054:	bgt	7190 <fputs@plt+0x287c>
    7058:	ldr	r3, [pc, #-512]	; 6e60 <fputs@plt+0x254c>
    705c:	add	r3, pc, r3
    7060:	ldr	r3, [r3]
    7064:	cmp	r3, #0
    7068:	beq	70a0 <fputs@plt+0x278c>
    706c:	ldr	r3, [r7, #160]	; 0xa0
    7070:	ldr	r3, [r3, #8]
    7074:	tst	r3, #1
    7078:	beq	70a0 <fputs@plt+0x278c>
    707c:	movw	r3, #65032	; 0xfe08
    7080:	add	r7, sp, #728	; 0x2d8
    7084:	movt	r3, #65535	; 0xffff
    7088:	ldrd	r2, [r3, r7]
    708c:	orrs	ip, r2, r3
    7090:	beq	7208 <fputs@plt+0x28f4>
    7094:	bl	5b610 <fputs@plt+0x56cfc>
    7098:	cmp	r0, #5
    709c:	bgt	7764 <fputs@plt+0x2e50>
    70a0:	mov	r6, r4
    70a4:	ldr	r0, [r5, #8]
    70a8:	mov	r1, r8
    70ac:	mov	r2, #0
    70b0:	bl	581fc <fputs@plt+0x538e8>
    70b4:	mov	r7, r0
    70b8:	mov	r4, r6
    70bc:	cmp	r7, #0
    70c0:	beq	6064 <fputs@plt+0x1750>
    70c4:	add	ip, sp, #728	; 0x2d8
    70c8:	ldr	r0, [r9]
    70cc:	mov	r1, #65024	; 0xfe00
    70d0:	movt	r1, #65535	; 0xffff
    70d4:	mov	r2, #0
    70d8:	mov	r3, #0
    70dc:	cmp	r0, #0
    70e0:	strd	r2, [ip, r1]
    70e4:	movw	r0, #65032	; 0xfe08
    70e8:	movw	r1, #65040	; 0xfe10
    70ec:	movt	r0, #65535	; 0xffff
    70f0:	movt	r1, #65535	; 0xffff
    70f4:	strd	r2, [ip, r0]
    70f8:	strd	r2, [ip, r1]
    70fc:	beq	71bc <fputs@plt+0x28a8>
    7100:	ldr	r3, [pc, #-676]	; 6e64 <fputs@plt+0x2550>
    7104:	mov	r2, #1
    7108:	add	r1, sp, #232	; 0xe8
    710c:	mov	r0, r7
    7110:	add	r3, pc, r3
    7114:	stm	sp, {r1, r2}
    7118:	add	r2, sp, #216	; 0xd8
    711c:	ldr	r1, [r3]
    7120:	add	r3, sp, #224	; 0xe0
    7124:	bl	1a834 <fputs@plt+0x15f20>
    7128:	cmn	r0, #22
    712c:	mov	r6, r0
    7130:	beq	775c <fputs@plt+0x2e48>
    7134:	cmp	r0, #0
    7138:	bge	704c <fputs@plt+0x2738>
    713c:	bl	5b610 <fputs@plt+0x56cfc>
    7140:	cmp	r0, #3
    7144:	ble	70a4 <fputs@plt+0x2790>
    7148:	rsb	r0, r6, #0
    714c:	ldr	r4, [r7, #40]	; 0x28
    7150:	bl	3d8c <strerror@plt>
    7154:	ldr	r2, [pc, #-756]	; 6e68 <fputs@plt+0x2554>
    7158:	ldr	ip, [pc, #-756]	; 6e6c <fputs@plt+0x2558>
    715c:	mov	r1, #0
    7160:	add	r2, pc, r2
    7164:	str	r2, [sp, #4]
    7168:	ldr	r2, [pc, #-768]	; 6e70 <fputs@plt+0x255c>
    716c:	add	ip, pc, ip
    7170:	str	r4, [sp, #8]
    7174:	movw	r3, #1695	; 0x69f
    7178:	str	ip, [sp]
    717c:	add	r2, pc, r2
    7180:	str	r0, [sp, #12]
    7184:	mov	r0, #4
    7188:	bl	5ae90 <fputs@plt+0x5657c>
    718c:	b	70a4 <fputs@plt+0x2790>
    7190:	str	fp, [sp]
    7194:	mov	r0, #6
    7198:	str	sl, [sp, #4]
    719c:	mov	r1, #0
    71a0:	ldr	ip, [r7, #40]	; 0x28
    71a4:	movw	r3, #1699	; 0x6a3
    71a8:	ldr	r2, [pc, #-828]	; 6e74 <fputs@plt+0x2560>
    71ac:	str	ip, [sp, #8]
    71b0:	add	r2, pc, r2
    71b4:	bl	5ae90 <fputs@plt+0x5657c>
    71b8:	b	7058 <fputs@plt+0x2744>
    71bc:	ldr	r3, [r7, #160]	; 0xa0
    71c0:	ldr	r3, [r3, #8]
    71c4:	tst	r3, #1
    71c8:	beq	7100 <fputs@plt+0x27ec>
    71cc:	bl	5b610 <fputs@plt+0x56cfc>
    71d0:	cmp	r0, #4
    71d4:	ble	7100 <fputs@plt+0x27ec>
    71d8:	ldr	r6, [sp, #132]	; 0x84
    71dc:	mov	r0, #5
    71e0:	mov	r1, #0
    71e4:	ldr	r2, [sp, #128]	; 0x80
    71e8:	movw	r3, #1687	; 0x697
    71ec:	str	r6, [sp]
    71f0:	ldr	r6, [sp, #136]	; 0x88
    71f4:	str	r6, [sp, #4]
    71f8:	ldr	ip, [r7, #40]	; 0x28
    71fc:	str	ip, [sp, #8]
    7200:	bl	5ae90 <fputs@plt+0x5657c>
    7204:	b	7100 <fputs@plt+0x27ec>
    7208:	movw	r3, #65040	; 0xfe10
    720c:	add	lr, sp, #728	; 0x2d8
    7210:	movt	r3, #65535	; 0xffff
    7214:	ldrd	r6, [lr, r3]
    7218:	orrs	r0, r6, r7
    721c:	beq	73b0 <fputs@plt+0x2a9c>
    7220:	bl	5b610 <fputs@plt+0x56cfc>
    7224:	cmp	r0, #5
    7228:	ble	70a0 <fputs@plt+0x278c>
    722c:	add	r1, sp, #728	; 0x2d8
    7230:	mov	r3, #65024	; 0xfe00
    7234:	movt	r3, #65535	; 0xffff
    7238:	add	r0, sp, #660	; 0x294
    723c:	ldrd	r2, [r3, r1]
    7240:	mov	r1, #64	; 0x40
    7244:	subs	r2, r6, r2
    7248:	sbc	r3, r7, r3
    724c:	mov	r6, #0
    7250:	mov	r7, #0
    7254:	strd	r6, [sp]
    7258:	bl	55a38 <fputs@plt+0x51124>
    725c:	ldr	r2, [pc, #-1004]	; 6e78 <fputs@plt+0x2564>
    7260:	mov	r1, #0
    7264:	ldr	ip, [pc, #-1008]	; 6e7c <fputs@plt+0x2568>
    7268:	movw	r3, #1709	; 0x6ad
    726c:	add	r2, pc, r2
    7270:	str	r2, [sp, #4]
    7274:	ldr	r2, [pc, #-1020]	; 6e80 <fputs@plt+0x256c>
    7278:	add	ip, pc, ip
    727c:	str	r0, [sp, #8]
    7280:	mov	r0, #6
    7284:	str	ip, [sp]
    7288:	add	r2, pc, r2
    728c:	bl	5ae90 <fputs@plt+0x5657c>
    7290:	b	70a0 <fputs@plt+0x278c>
    7294:	bl	5b610 <fputs@plt+0x56cfc>
    7298:	cmp	r0, #2
    729c:	addle	r7, sp, #256	; 0x100
    72a0:	mvnle	r5, #0
    72a4:	ble	6414 <fputs@plt+0x1b00>
    72a8:	ldr	lr, [pc, #-1068]	; 6e84 <fputs@plt+0x2570>
    72ac:	mov	r1, r4
    72b0:	ldr	ip, [pc, #-1072]	; 6e88 <fputs@plt+0x2574>
    72b4:	mov	r0, #3
    72b8:	ldr	r2, [pc, #-1076]	; 6e8c <fputs@plt+0x2578>
    72bc:	add	lr, pc, lr
    72c0:	add	ip, pc, ip
    72c4:	mov	r3, #1856	; 0x740
    72c8:	add	r2, pc, r2
    72cc:	str	lr, [sp]
    72d0:	str	ip, [sp, #4]
    72d4:	bl	5ae90 <fputs@plt+0x5657c>
    72d8:	mov	r4, r0
    72dc:	mvn	r5, #0
    72e0:	add	r7, sp, #256	; 0x100
    72e4:	b	6414 <fputs@plt+0x1b00>
    72e8:	cmp	r0, #0
    72ec:	bne	7ac4 <fputs@plt+0x31b0>
    72f0:	ldr	r5, [pc, #-1128]	; 6e90 <fputs@plt+0x257c>
    72f4:	add	r5, pc, r5
    72f8:	ldr	r1, [pc, #-1132]	; 6e94 <fputs@plt+0x2580>
    72fc:	add	r1, pc, r1
    7300:	ldrd	r2, [r1]
    7304:	ldrd	r0, [r1, #8]
    7308:	orrs	ip, r2, r3
    730c:	bne	7450 <fputs@plt+0x2b3c>
    7310:	orrs	lr, r0, r1
    7314:	bne	7450 <fputs@plt+0x2b3c>
    7318:	bl	5b610 <fputs@plt+0x56cfc>
    731c:	cmp	r0, #2
    7320:	bgt	7d18 <fputs@plt+0x3404>
    7324:	cmp	r4, #0
    7328:	mvneq	r4, #60	; 0x3c
    732c:	b	6064 <fputs@plt+0x1750>
    7330:	ldr	r0, [sp, #192]	; 0xc0
    7334:	bl	13a88 <fputs@plt+0xf174>
    7338:	b	63bc <fputs@plt+0x1aa8>
    733c:	ldr	r3, [pc, #-1196]	; 6e98 <fputs@plt+0x2584>
    7340:	mov	r2, #0
    7344:	str	r2, [sp, #204]	; 0xcc
    7348:	add	r3, pc, r3
    734c:	ldrb	r3, [r3]
    7350:	cmp	r3, r2
    7354:	beq	7af4 <fputs@plt+0x31e0>
    7358:	ldr	r0, [r8, #8]
    735c:	bl	58a44 <fputs@plt+0x54130>
    7360:	cmp	r0, #0
    7364:	bne	6984 <fputs@plt+0x2070>
    7368:	bl	5b610 <fputs@plt+0x56cfc>
    736c:	cmp	r0, #2
    7370:	mvnle	r4, #12
    7374:	ble	6988 <fputs@plt+0x2074>
    7378:	ldr	lr, [pc, #-1252]	; 6e9c <fputs@plt+0x2588>
    737c:	mov	r0, #3
    7380:	ldr	ip, [pc, #-1256]	; 6ea0 <fputs@plt+0x258c>
    7384:	mov	r1, #13
    7388:	ldr	r2, [pc, #-1260]	; 6ea4 <fputs@plt+0x2590>
    738c:	add	lr, pc, lr
    7390:	add	ip, pc, ip
    7394:	movw	r3, #1809	; 0x711
    7398:	add	r2, pc, r2
    739c:	str	lr, [sp]
    73a0:	str	ip, [sp, #4]
    73a4:	bl	5ae90 <fputs@plt+0x5657c>
    73a8:	mov	r4, r0
    73ac:	b	6988 <fputs@plt+0x2074>
    73b0:	bl	5b610 <fputs@plt+0x56cfc>
    73b4:	cmp	r0, #5
    73b8:	ble	70a0 <fputs@plt+0x278c>
    73bc:	ldr	r3, [pc, #-1308]	; 6ea8 <fputs@plt+0x2594>
    73c0:	mov	r0, #6
    73c4:	ldr	ip, [pc, #-1312]	; 6eac <fputs@plt+0x2598>
    73c8:	mov	r1, #0
    73cc:	ldr	r2, [pc, #-1316]	; 6eb0 <fputs@plt+0x259c>
    73d0:	add	r3, pc, r3
    73d4:	add	ip, pc, ip
    73d8:	str	r3, [sp]
    73dc:	add	r2, pc, r2
    73e0:	movw	r3, #1711	; 0x6af
    73e4:	str	ip, [sp, #4]
    73e8:	bl	5ae90 <fputs@plt+0x5657c>
    73ec:	b	70a0 <fputs@plt+0x278c>
    73f0:	movw	ip, #65064	; 0xfe28
    73f4:	add	r6, sp, #728	; 0x2d8
    73f8:	movt	ip, #65535	; 0xffff
    73fc:	ldr	r0, [sp, #192]	; 0xc0
    7400:	add	r1, sp, #256	; 0x100
    7404:	mov	r2, #0
    7408:	mov	r3, #0
    740c:	strd	r2, [r6, ip]
    7410:	bl	13b68 <fputs@plt+0xf254>
    7414:	subs	r4, r0, #0
    7418:	blt	6064 <fputs@plt+0x1750>
    741c:	movw	r3, #65064	; 0xfe28
    7420:	add	r7, sp, #728	; 0x2d8
    7424:	movt	r3, #65535	; 0xffff
    7428:	add	r0, sp, #660	; 0x294
    742c:	mov	r1, #8
    7430:	ldrd	r2, [r3, r7]
    7434:	bl	51a74 <fputs@plt+0x4d160>
    7438:	ldr	r1, [pc, #-1420]	; 6eb4 <fputs@plt+0x25a0>
    743c:	mov	r2, r0
    7440:	mov	r0, #1
    7444:	add	r1, pc, r1
    7448:	bl	3f78 <__printf_chk@plt>
    744c:	b	6064 <fputs@plt+0x1750>
    7450:	bl	5b610 <fputs@plt+0x56cfc>
    7454:	cmp	r0, #2
    7458:	ble	7324 <fputs@plt+0x2a10>
    745c:	ldr	r2, [pc, #-1452]	; 6eb8 <fputs@plt+0x25a4>
    7460:	mov	r0, #3
    7464:	ldr	ip, [pc, #-1456]	; 6ebc <fputs@plt+0x25a8>
    7468:	mov	r1, #0
    746c:	add	r2, pc, r2
    7470:	ldr	fp, [pc, #-1464]	; 6ec0 <fputs@plt+0x25ac>
    7474:	add	ip, pc, ip
    7478:	movw	r3, #1209	; 0x4b9
    747c:	ldrb	r7, [r2]
    7480:	add	fp, pc, fp
    7484:	ldrb	r6, [r2, #1]
    7488:	ldrb	lr, [r2, #2]
    748c:	ldrb	sl, [r2, #3]
    7490:	ldrb	r9, [r2, #4]
    7494:	ldrb	r8, [r2, #5]
    7498:	str	r7, [sp, #8]
    749c:	ldrb	r7, [r2, #6]
    74a0:	str	r6, [sp, #12]
    74a4:	ldrb	r6, [r2, #7]
    74a8:	str	lr, [sp, #16]
    74ac:	ldrb	lr, [r2, #8]
    74b0:	str	sl, [sp, #20]
    74b4:	ldrb	sl, [r2, #9]
    74b8:	str	r9, [sp, #24]
    74bc:	ldrb	r9, [r2, #10]
    74c0:	str	r8, [sp, #28]
    74c4:	ldrb	r8, [r2, #11]
    74c8:	str	r7, [sp, #32]
    74cc:	ldrb	r7, [r2, #12]
    74d0:	str	r6, [sp, #36]	; 0x24
    74d4:	ldrb	r6, [r2, #13]
    74d8:	str	lr, [sp, #40]	; 0x28
    74dc:	ldrb	lr, [r2, #14]
    74e0:	ldrb	r2, [r2, #15]
    74e4:	str	sl, [sp, #44]	; 0x2c
    74e8:	ldr	sl, [pc, #-1580]	; 6ec4 <fputs@plt+0x25b0>
    74ec:	str	ip, [sp]
    74f0:	add	sl, pc, sl
    74f4:	str	r9, [sp, #48]	; 0x30
    74f8:	str	r8, [sp, #52]	; 0x34
    74fc:	str	r7, [sp, #56]	; 0x38
    7500:	str	r6, [sp, #60]	; 0x3c
    7504:	str	lr, [sp, #64]	; 0x40
    7508:	str	fp, [sp, #4]
    750c:	str	r2, [sp, #68]	; 0x44
    7510:	ldr	ip, [sl]
    7514:	ldr	r2, [pc, #-1620]	; 6ec8 <fputs@plt+0x25b4>
    7518:	str	r5, [sp, #76]	; 0x4c
    751c:	add	r2, pc, r2
    7520:	str	ip, [sp, #72]	; 0x48
    7524:	bl	5ae90 <fputs@plt+0x5657c>
    7528:	b	7324 <fputs@plt+0x2a10>
    752c:	ldr	r3, [sp, #192]	; 0xc0
    7530:	add	r7, sp, #256	; 0x100
    7534:	mvn	r1, #1
    7538:	mov	r2, #0
    753c:	str	r1, [sp, #256]	; 0x100
    7540:	mov	r1, r7
    7544:	str	r2, [sp, #260]	; 0x104
    7548:	ldr	r0, [r3, #180]	; 0xb4
    754c:	bl	581fc <fputs@plt+0x538e8>
    7550:	ldr	sl, [pc, #-1676]	; 6ecc <fputs@plt+0x25b8>
    7554:	mov	r9, #1
    7558:	ldr	r6, [pc, #-1680]	; 6ed0 <fputs@plt+0x25bc>
    755c:	add	sl, pc, sl
    7560:	ldr	r8, [pc, #-1684]	; 6ed4 <fputs@plt+0x25c0>
    7564:	str	sl, [sp, #124]	; 0x7c
    7568:	add	r6, pc, r6
    756c:	ldr	sl, [pc, #-1692]	; 6ed8 <fputs@plt+0x25c4>
    7570:	add	r8, pc, r8
    7574:	ldr	fp, [pc, #-1696]	; 6edc <fputs@plt+0x25c8>
    7578:	add	sl, pc, sl
    757c:	add	fp, pc, fp
    7580:	b	7598 <fputs@plt+0x2c84>
    7584:	ldr	r3, [sp, #192]	; 0xc0
    7588:	mov	r1, r7
    758c:	mov	r2, #0
    7590:	ldr	r0, [r3, #180]	; 0xb4
    7594:	bl	581fc <fputs@plt+0x538e8>
    7598:	cmp	r0, #0
    759c:	beq	6064 <fputs@plt+0x1750>
    75a0:	ldrb	r1, [r0, #8]
    75a4:	cmp	r1, #0
    75a8:	bne	7584 <fputs@plt+0x2c70>
    75ac:	ldrd	r2, [r8]
    75b0:	str	r1, [sp, #8]
    75b4:	str	r9, [sp, #12]
    75b8:	strd	r2, [sp]
    75bc:	ldr	r0, [r0]
    75c0:	ldrd	r2, [r6]
    75c4:	bl	19a50 <fputs@plt+0x1513c>
    75c8:	subs	r5, r0, #0
    75cc:	bge	7584 <fputs@plt+0x2c70>
    75d0:	bl	5b610 <fputs@plt+0x56cfc>
    75d4:	cmp	r0, #2
    75d8:	bgt	75e4 <fputs@plt+0x2cd0>
    75dc:	mov	r4, r5
    75e0:	b	7584 <fputs@plt+0x2c70>
    75e4:	str	sl, [sp]
    75e8:	mov	r0, #3
    75ec:	str	fp, [sp, #4]
    75f0:	mov	r1, r5
    75f4:	ldr	r2, [sp, #124]	; 0x7c
    75f8:	movw	r3, #2026	; 0x7ea
    75fc:	bl	5ae90 <fputs@plt+0x5657c>
    7600:	b	75dc <fputs@plt+0x2cc8>
    7604:	ldr	r1, [pc, #-1836]	; 6ee0 <fputs@plt+0x25cc>
    7608:	mov	r0, r5
    760c:	mov	r2, #17
    7610:	add	r1, pc, r1
    7614:	bl	10b50 <fputs@plt+0xc23c>
    7618:	subs	r4, r0, #0
    761c:	blt	7a58 <fputs@plt+0x3144>
    7620:	mov	r0, r5
    7624:	bl	110ec <fputs@plt+0xc7d8>
    7628:	subs	r4, r0, #0
    762c:	blt	6064 <fputs@plt+0x1750>
    7630:	b	6878 <fputs@plt+0x1f64>
    7634:	ldr	r0, [pc, #-1880]	; 6ee4 <fputs@plt+0x25d0>
    7638:	movw	r1, #1373	; 0x55d
    763c:	ldr	r2, [pc, #-1884]	; 6ee8 <fputs@plt+0x25d4>
    7640:	add	r0, pc, r0
    7644:	add	r2, pc, r2
    7648:	bl	5afc8 <fputs@plt+0x566b4>
    764c:	mov	r4, r0
    7650:	mov	r0, r7
    7654:	bl	4140 <free@plt>
    7658:	ldr	r0, [sp, #212]	; 0xd4
    765c:	cmp	r0, #0
    7660:	beq	7668 <fputs@plt+0x2d54>
    7664:	bl	59e9c <fputs@plt+0x55588>
    7668:	cmp	r4, #0
    766c:	blt	7a18 <fputs@plt+0x3104>
    7670:	ldr	r0, [sp, #192]	; 0xc0
    7674:	bl	934c <fputs@plt+0x4a38>
    7678:	subs	r4, r0, #0
    767c:	blt	7b18 <fputs@plt+0x3204>
    7680:	ldr	r2, [pc, #-1948]	; 6eec <fputs@plt+0x25d8>
    7684:	add	r8, sp, #428	; 0x1ac
    7688:	ldr	sl, [sp, #192]	; 0xc0
    768c:	add	r2, pc, r2
    7690:	mov	r3, r8
    7694:	cmp	sl, #0
    7698:	ldm	r2, {r0, r1, r2}
    769c:	lsr	ip, r2, #16
    76a0:	stmia	r3!, {r0, r1}
    76a4:	strh	r2, [r3], #2
    76a8:	strb	ip, [r3]
    76ac:	beq	8e74 <fputs@plt+0x4560>
    76b0:	ldr	r7, [pc, #-1992]	; 6ef0 <fputs@plt+0x25dc>
    76b4:	add	r7, pc, r7
    76b8:	ldr	r3, [r7]
    76bc:	cmp	r3, #255	; 0xff
    76c0:	beq	7b9c <fputs@plt+0x3288>
    76c4:	mov	r5, #0
    76c8:	b	76d8 <fputs@plt+0x2dc4>
    76cc:	add	r5, r5, #1
    76d0:	cmp	r5, #8
    76d4:	beq	7b8c <fputs@plt+0x3278>
    76d8:	ldr	r3, [r7]
    76dc:	asr	r3, r3, r5
    76e0:	tst	r3, #1
    76e4:	beq	76cc <fputs@plt+0x2db8>
    76e8:	mov	r0, r8
    76ec:	add	r3, r5, #48	; 0x30
    76f0:	strb	r3, [sp, #437]	; 0x1b5
    76f4:	bl	42a8 <strlen@plt>
    76f8:	mov	r1, r8
    76fc:	mov	r2, r0
    7700:	mov	r0, sl
    7704:	bl	10b50 <fputs@plt+0xc23c>
    7708:	subs	r4, r0, #0
    770c:	bge	76cc <fputs@plt+0x2db8>
    7710:	bl	5b610 <fputs@plt+0x56cfc>
    7714:	cmp	r0, #2
    7718:	bgt	8bbc <fputs@plt+0x42a8>
    771c:	bl	5b610 <fputs@plt+0x56cfc>
    7720:	cmp	r0, #2
    7724:	ble	6064 <fputs@plt+0x1750>
    7728:	ldr	lr, [pc, #-2108]	; 6ef4 <fputs@plt+0x25e0>
    772c:	mov	r0, #3
    7730:	ldr	ip, [pc, #-2112]	; 6ef8 <fputs@plt+0x25e4>
    7734:	mov	r1, r4
    7738:	ldr	r2, [pc, #-2116]	; 6efc <fputs@plt+0x25e8>
    773c:	add	lr, pc, lr
    7740:	add	ip, pc, ip
    7744:	movw	r3, #2070	; 0x816
    7748:	add	r2, pc, r2
    774c:	str	lr, [sp]
    7750:	str	ip, [sp, #4]
    7754:	bl	5ae90 <fputs@plt+0x5657c>
    7758:	b	6064 <fputs@plt+0x1750>
    775c:	mov	r4, r0
    7760:	b	6064 <fputs@plt+0x1750>
    7764:	mov	r3, #65024	; 0xfe00
    7768:	add	lr, sp, #728	; 0x2d8
    776c:	movt	r3, #65535	; 0xffff
    7770:	add	r0, sp, #440	; 0x1b8
    7774:	ldrd	r2, [r3, lr]
    7778:	bl	b8e8 <fputs@plt+0x6fd4>
    777c:	movw	r3, #65032	; 0xfe08
    7780:	add	r1, sp, #728	; 0x2d8
    7784:	movt	r3, #65535	; 0xffff
    7788:	mov	r7, r0
    778c:	add	r0, sp, #484	; 0x1e4
    7790:	ldrd	r2, [r3, r1]
    7794:	bl	b8e8 <fputs@plt+0x6fd4>
    7798:	add	ip, sp, #728	; 0x2d8
    779c:	movw	r3, #65040	; 0xfe10
    77a0:	movw	r1, #65032	; 0xfe08
    77a4:	movt	r3, #65535	; 0xffff
    77a8:	movt	r1, #65535	; 0xffff
    77ac:	mov	r6, r0
    77b0:	ldrd	r2, [r3, ip]
    77b4:	ldrd	r0, [r1, ip]
    77b8:	cmp	r3, r1
    77bc:	cmpeq	r2, r0
    77c0:	movls	r2, #0
    77c4:	movls	r3, #0
    77c8:	bls	77d4 <fputs@plt+0x2ec0>
    77cc:	subs	r2, r2, r0
    77d0:	sbc	r3, r3, r1
    77d4:	mov	r0, #0
    77d8:	mov	r1, #0
    77dc:	strd	r0, [sp]
    77e0:	add	r0, sp, #660	; 0x294
    77e4:	mov	r1, #64	; 0x40
    77e8:	bl	55a38 <fputs@plt+0x51124>
    77ec:	ldr	r2, [pc, #-2292]	; 6f00 <fputs@plt+0x25ec>
    77f0:	mov	r1, #0
    77f4:	ldr	ip, [pc, #-2296]	; 6f04 <fputs@plt+0x25f0>
    77f8:	movw	r3, #1706	; 0x6aa
    77fc:	add	r2, pc, r2
    7800:	str	r2, [sp, #4]
    7804:	ldr	r2, [pc, #-2308]	; 6f08 <fputs@plt+0x25f4>
    7808:	add	ip, pc, ip
    780c:	str	r0, [sp, #16]
    7810:	mov	r0, #6
    7814:	str	r7, [sp, #8]
    7818:	add	r2, pc, r2
    781c:	str	r6, [sp, #12]
    7820:	str	ip, [sp]
    7824:	bl	5ae90 <fputs@plt+0x5657c>
    7828:	b	70a0 <fputs@plt+0x278c>
    782c:	bl	5b610 <fputs@plt+0x56cfc>
    7830:	cmp	r0, #2
    7834:	ble	6064 <fputs@plt+0x1750>
    7838:	ldr	lr, [pc, #-2356]	; 6f0c <fputs@plt+0x25f8>
    783c:	mov	r1, r4
    7840:	ldr	ip, [pc, #-2360]	; 6f10 <fputs@plt+0x25fc>
    7844:	mov	r0, #3
    7848:	ldr	r2, [pc, #-2364]	; 6f14 <fputs@plt+0x2600>
    784c:	add	lr, pc, lr
    7850:	add	ip, pc, ip
    7854:	movw	r3, #1218	; 0x4c2
    7858:	add	r2, pc, r2
    785c:	str	lr, [sp]
    7860:	str	ip, [sp, #4]
    7864:	bl	5ae90 <fputs@plt+0x5657c>
    7868:	cmp	r0, #0
    786c:	mov	r4, r0
    7870:	bge	6858 <fputs@plt+0x1f44>
    7874:	b	6064 <fputs@plt+0x1750>
    7878:	bl	5b610 <fputs@plt+0x56cfc>
    787c:	cmp	r0, #2
    7880:	bgt	7cc0 <fputs@plt+0x33ac>
    7884:	mvn	r5, #0
    7888:	b	6414 <fputs@plt+0x1b00>
    788c:	ldr	r2, [sp, #212]	; 0xd4
    7890:	cmp	r2, #0
    7894:	beq	7940 <fputs@plt+0x302c>
    7898:	ldr	r3, [r2]
    789c:	cmp	r3, #0
    78a0:	beq	7940 <fputs@plt+0x302c>
    78a4:	ldr	r1, [pc, #-2452]	; 6f18 <fputs@plt+0x2604>
    78a8:	add	r8, sp, #728	; 0x2d8
    78ac:	mov	r3, #0
    78b0:	mov	r0, r5
    78b4:	add	r1, pc, r1
    78b8:	str	r3, [r8, #-480]!	; 0xfffffe20
    78bc:	add	r1, r1, #64	; 0x40
    78c0:	mov	r3, r8
    78c4:	bl	aefc <fputs@plt+0x65e8>
    78c8:	cmp	r0, #0
    78cc:	blt	7b74 <fputs@plt+0x3260>
    78d0:	add	r7, sp, #256	; 0x100
    78d4:	ldr	r0, [sp, #248]	; 0xf8
    78d8:	mvn	r2, #1
    78dc:	mov	r3, #0
    78e0:	mov	r1, r7
    78e4:	str	r2, [sp, #256]	; 0x100
    78e8:	str	r3, [sp, #260]	; 0x104
    78ec:	bl	5828c <fputs@plt+0x53978>
    78f0:	b	7924 <fputs@plt+0x3010>
    78f4:	mov	r0, r5
    78f8:	bl	4d8f0 <fputs@plt+0x48fdc>
    78fc:	cmp	r0, #0
    7900:	blt	7b74 <fputs@plt+0x3260>
    7904:	mov	r0, r5
    7908:	bl	1119c <fputs@plt+0xc888>
    790c:	cmp	r0, #0
    7910:	blt	7b74 <fputs@plt+0x3260>
    7914:	ldr	r0, [sp, #248]	; 0xf8
    7918:	mov	r1, r7
    791c:	add	sl, sl, #1
    7920:	bl	5828c <fputs@plt+0x53978>
    7924:	cmp	r0, #0
    7928:	mov	r1, r0
    792c:	bne	78f4 <fputs@plt+0x2fe0>
    7930:	ldr	r0, [sp, #248]	; 0xf8
    7934:	cmp	r0, #0
    7938:	beq	7940 <fputs@plt+0x302c>
    793c:	bl	583cc <fputs@plt+0x53ab8>
    7940:	ldr	r0, [sp, #212]	; 0xd4
    7944:	bl	59e9c <fputs@plt+0x55588>
    7948:	ldr	r3, [pc, #-2612]	; 6f1c <fputs@plt+0x2608>
    794c:	add	r7, sp, #728	; 0x2d8
    7950:	ldr	r4, [pc, #-2616]	; 6f20 <fputs@plt+0x260c>
    7954:	mov	r2, #0
    7958:	add	r3, pc, r3
    795c:	str	r2, [r7, #-516]!	; 0xfffffdfc
    7960:	add	r4, pc, r4
    7964:	str	r7, [sp, #128]	; 0x80
    7968:	ldr	r8, [r3]
    796c:	cmp	r8, #0
    7970:	beq	7d5c <fputs@plt+0x3448>
    7974:	ldr	r0, [r8], #4
    7978:	cmp	r0, #0
    797c:	beq	7d5c <fputs@plt+0x3448>
    7980:	mov	r1, #1
    7984:	mov	r2, r4
    7988:	bl	5cfdc <fputs@plt+0x586c8>
    798c:	subs	r7, r0, #0
    7990:	beq	7634 <fputs@plt+0x2d20>
    7994:	sub	r2, r7, #1
    7998:	b	79b4 <fputs@plt+0x30a0>
    799c:	cmp	r3, #42	; 0x2a
    79a0:	beq	79fc <fputs@plt+0x30e8>
    79a4:	cmp	r3, #63	; 0x3f
    79a8:	beq	79fc <fputs@plt+0x30e8>
    79ac:	cmp	r3, #91	; 0x5b
    79b0:	beq	79fc <fputs@plt+0x30e8>
    79b4:	ldrb	r3, [r2, #1]!
    79b8:	cmp	r3, #0
    79bc:	bne	799c <fputs@plt+0x3088>
    79c0:	bl	411c <getuid@plt>
    79c4:	mov	r1, r7
    79c8:	mov	r2, r0
    79cc:	mov	r0, r5
    79d0:	bl	4dcb0 <fputs@plt+0x4939c>
    79d4:	cmp	r0, #0
    79d8:	blt	764c <fputs@plt+0x2d38>
    79dc:	mov	r0, r5
    79e0:	bl	1119c <fputs@plt+0xc888>
    79e4:	cmp	r0, #0
    79e8:	blt	764c <fputs@plt+0x2d38>
    79ec:	add	sl, sl, #1
    79f0:	mov	r0, r7
    79f4:	bl	4140 <free@plt>
    79f8:	b	796c <fputs@plt+0x3058>
    79fc:	ldr	r0, [sp, #128]	; 0x80
    7a00:	mov	r1, r7
    7a04:	bl	5a0fc <fputs@plt+0x557e8>
    7a08:	cmp	r0, #0
    7a0c:	blt	764c <fputs@plt+0x2d38>
    7a10:	mov	r7, #0
    7a14:	b	79f0 <fputs@plt+0x30dc>
    7a18:	bl	5b610 <fputs@plt+0x56cfc>
    7a1c:	cmp	r0, #2
    7a20:	ble	6064 <fputs@plt+0x1750>
    7a24:	ldr	lr, [pc, #-2824]	; 6f24 <fputs@plt+0x2610>
    7a28:	mov	r0, #3
    7a2c:	ldr	ip, [pc, #-2828]	; 6f28 <fputs@plt+0x2614>
    7a30:	mov	r1, r4
    7a34:	ldr	r2, [pc, #-2832]	; 6f2c <fputs@plt+0x2618>
    7a38:	add	lr, pc, lr
    7a3c:	add	ip, pc, ip
    7a40:	movw	r3, #2058	; 0x80a
    7a44:	add	r2, pc, r2
    7a48:	str	lr, [sp]
    7a4c:	str	ip, [sp, #4]
    7a50:	bl	5ae90 <fputs@plt+0x5657c>
    7a54:	b	6064 <fputs@plt+0x1750>
    7a58:	bl	5b610 <fputs@plt+0x56cfc>
    7a5c:	cmp	r0, #2
    7a60:	ble	6064 <fputs@plt+0x1750>
    7a64:	ldr	lr, [pc, #-2876]	; 6f30 <fputs@plt+0x261c>
    7a68:	mov	r1, r4
    7a6c:	ldr	ip, [pc, #-2880]	; 6f34 <fputs@plt+0x2620>
    7a70:	mov	r0, #3
    7a74:	ldr	r2, [pc, #-2884]	; 6f38 <fputs@plt+0x2624>
    7a78:	add	lr, pc, lr
    7a7c:	add	ip, pc, ip
    7a80:	movw	r3, #1236	; 0x4d4
    7a84:	add	r2, pc, r2
    7a88:	str	lr, [sp]
    7a8c:	str	ip, [sp, #4]
    7a90:	bl	5ae90 <fputs@plt+0x5657c>
    7a94:	b	7628 <fputs@plt+0x2d14>
    7a98:	ldr	r2, [pc, #-2916]	; 6f3c <fputs@plt+0x2628>
    7a9c:	add	r0, sp, #192	; 0xc0
    7aa0:	ldr	r3, [pc, #-2920]	; 6f40 <fputs@plt+0x262c>
    7aa4:	add	r2, pc, r2
    7aa8:	add	r3, pc, r3
    7aac:	ldrb	r1, [r2]
    7ab0:	ldr	r3, [r3]
    7ab4:	eor	r1, r1, #1
    7ab8:	add	r1, r1, r3
    7abc:	bl	11d7c <fputs@plt+0xd468>
    7ac0:	b	5de0 <fputs@plt+0x14cc>
    7ac4:	rsb	r0, r0, #0
    7ac8:	bl	3d8c <strerror@plt>
    7acc:	mov	r5, r0
    7ad0:	b	72f8 <fputs@plt+0x29e4>
    7ad4:	bl	48cc <__errno_location@plt>
    7ad8:	ldr	r4, [r0]
    7adc:	bl	5b610 <fputs@plt+0x56cfc>
    7ae0:	cmp	r0, #2
    7ae4:	bgt	7edc <fputs@plt+0x35c8>
    7ae8:	cmp	r4, #0
    7aec:	rsbgt	r4, r4, #0
    7af0:	b	6414 <fputs@plt+0x1b00>
    7af4:	bl	411c <getuid@plt>
    7af8:	cmp	r0, #0
    7afc:	bne	7f10 <fputs@plt+0x35fc>
    7b00:	ldr	r4, [sp, #204]	; 0xcc
    7b04:	cmp	r4, #0
    7b08:	beq	7358 <fputs@plt+0x2a44>
    7b0c:	mov	r0, r4
    7b10:	bl	59e9c <fputs@plt+0x55588>
    7b14:	b	7358 <fputs@plt+0x2a44>
    7b18:	bl	5b610 <fputs@plt+0x56cfc>
    7b1c:	cmp	r0, #2
    7b20:	ble	6064 <fputs@plt+0x1750>
    7b24:	ldr	lr, [pc, #-3048]	; 6f44 <fputs@plt+0x2630>
    7b28:	mov	r0, #3
    7b2c:	ldr	ip, [pc, #-3052]	; 6f48 <fputs@plt+0x2634>
    7b30:	mov	r1, r4
    7b34:	ldr	r2, [pc, #-3056]	; 6f4c <fputs@plt+0x2638>
    7b38:	add	lr, pc, lr
    7b3c:	add	ip, pc, ip
    7b40:	mov	r3, #2064	; 0x810
    7b44:	add	r2, pc, r2
    7b48:	str	lr, [sp]
    7b4c:	str	ip, [sp, #4]
    7b50:	bl	5ae90 <fputs@plt+0x5657c>
    7b54:	b	6064 <fputs@plt+0x1750>
    7b58:	ldr	r0, [pc, #-3088]	; 6f50 <fputs@plt+0x263c>
    7b5c:	movw	r1, #1327	; 0x52f
    7b60:	ldr	r2, [pc, #-3092]	; 6f54 <fputs@plt+0x2640>
    7b64:	add	r0, pc, r0
    7b68:	add	r2, pc, r2
    7b6c:	bl	5afc8 <fputs@plt+0x566b4>
    7b70:	b	764c <fputs@plt+0x2d38>
    7b74:	mov	r4, r0
    7b78:	ldr	r0, [sp, #248]	; 0xf8
    7b7c:	cmp	r0, #0
    7b80:	beq	7658 <fputs@plt+0x2d44>
    7b84:	bl	583cc <fputs@plt+0x53ab8>
    7b88:	b	7658 <fputs@plt+0x2d44>
    7b8c:	mov	r0, sl
    7b90:	bl	110ec <fputs@plt+0xc7d8>
    7b94:	cmp	r0, #0
    7b98:	blt	7fe4 <fputs@plt+0x36d0>
    7b9c:	ldr	r3, [pc, #-3148]	; 6f58 <fputs@plt+0x2644>
    7ba0:	ldr	r0, [sp, #192]	; 0xc0
    7ba4:	ldr	r3, [fp, r3]
    7ba8:	ldr	r1, [r3]
    7bac:	add	r1, r6, r1, lsl #2
    7bb0:	bl	94b0 <fputs@plt+0x4b9c>
    7bb4:	subs	r4, r0, #0
    7bb8:	blt	80ac <fputs@plt+0x3798>
    7bbc:	bl	5b610 <fputs@plt+0x56cfc>
    7bc0:	cmp	r0, #6
    7bc4:	bgt	8a00 <fputs@plt+0x40ec>
    7bc8:	ldr	r3, [pc, #-3188]	; 6f5c <fputs@plt+0x2648>
    7bcc:	add	r3, pc, r3
    7bd0:	ldr	r3, [r3]
    7bd4:	cmp	r3, #0
    7bd8:	beq	5ed4 <fputs@plt+0x15c0>
    7bdc:	ldr	r0, [sp, #192]	; 0xc0
    7be0:	mov	r1, #0
    7be4:	bl	14634 <fputs@plt+0xfd20>
    7be8:	subs	r4, r0, #0
    7bec:	blt	80ec <fputs@plt+0x37d8>
    7bf0:	ldr	r3, [pc, #-3224]	; 6f60 <fputs@plt+0x264c>
    7bf4:	ldr	r0, [sp, #192]	; 0xc0
    7bf8:	add	r3, pc, r3
    7bfc:	ldr	r1, [r3]
    7c00:	bl	13d0c <fputs@plt+0xf3f8>
    7c04:	subs	r4, r0, #0
    7c08:	blt	8608 <fputs@plt+0x3cf4>
    7c0c:	ldr	r0, [sp, #192]	; 0xc0
    7c10:	bl	143f0 <fputs@plt+0xfadc>
    7c14:	ldr	r6, [pc, #-3256]	; 6f64 <fputs@plt+0x2650>
    7c18:	mov	r4, #0
    7c1c:	ldr	sl, [pc, #-3260]	; 6f68 <fputs@plt+0x2654>
    7c20:	add	r7, sp, #256	; 0x100
    7c24:	ldr	r9, [pc, #-3264]	; 6f6c <fputs@plt+0x2658>
    7c28:	add	r8, sp, #248	; 0xf8
    7c2c:	add	r6, pc, r6
    7c30:	add	sl, pc, sl
    7c34:	add	r9, pc, r9
    7c38:	b	7c5c <fputs@plt+0x3348>
    7c3c:	rsb	r5, r3, r5
    7c40:	sub	r2, fp, #1
    7c44:	add	r2, r2, r5
    7c48:	add	r3, r3, #1
    7c4c:	mov	r0, #1
    7c50:	mov	r1, r9
    7c54:	bl	3f78 <__printf_chk@plt>
    7c58:	add	r4, r4, #1
    7c5c:	ldr	r0, [sp, #192]	; 0xc0
    7c60:	mov	r1, r8
    7c64:	mov	r2, r7
    7c68:	bl	13e5c <fputs@plt+0xf548>
    7c6c:	cmp	r0, #0
    7c70:	ble	63bc <fputs@plt+0x1aa8>
    7c74:	ldr	r3, [r6]
    7c78:	cmp	r3, #0
    7c7c:	blt	7c88 <fputs@plt+0x3374>
    7c80:	cmp	r4, r3
    7c84:	bge	63bc <fputs@plt+0x1aa8>
    7c88:	ldr	r5, [sp, #248]	; 0xf8
    7c8c:	mov	r1, #61	; 0x3d
    7c90:	ldr	fp, [sp, #256]	; 0x100
    7c94:	mov	r0, r5
    7c98:	mov	r2, fp
    7c9c:	bl	4878 <memchr@plt>
    7ca0:	subs	r3, r0, #0
    7ca4:	bne	7c3c <fputs@plt+0x3328>
    7ca8:	mov	r2, fp
    7cac:	mov	r3, r5
    7cb0:	mov	r0, #1
    7cb4:	mov	r1, sl
    7cb8:	bl	3f78 <__printf_chk@plt>
    7cbc:	b	7c58 <fputs@plt+0x3344>
    7cc0:	mov	r0, r7
    7cc4:	mov	r1, r4
    7cc8:	bl	2d228 <fputs@plt+0x28914>
    7ccc:	ldr	r2, [pc, #-3428]	; 6f70 <fputs@plt+0x265c>
    7cd0:	mov	r1, #0
    7cd4:	ldr	ip, [pc, #-3432]	; 6f74 <fputs@plt+0x2660>
    7cd8:	movw	r3, #1868	; 0x74c
    7cdc:	add	r2, pc, r2
    7ce0:	str	r2, [sp, #4]
    7ce4:	ldr	r2, [pc, #-3444]	; 6f78 <fputs@plt+0x2664>
    7ce8:	add	ip, pc, ip
    7cec:	str	r0, [sp, #8]
    7cf0:	mov	r0, #3
    7cf4:	str	ip, [sp]
    7cf8:	add	r2, pc, r2
    7cfc:	bl	5ae90 <fputs@plt+0x5657c>
    7d00:	b	7884 <fputs@plt+0x2f70>
    7d04:	ldr	r3, [pc, #-3472]	; 6f7c <fputs@plt+0x2668>
    7d08:	add	r3, pc, r3
    7d0c:	ldrb	r0, [r3]
    7d10:	bl	5bbfc <fputs@plt+0x572e8>
    7d14:	b	651c <fputs@plt+0x1c08>
    7d18:	ldr	ip, [pc, #-3488]	; 6f80 <fputs@plt+0x266c>
    7d1c:	mov	r0, #3
    7d20:	ldr	r2, [pc, #-3492]	; 6f84 <fputs@plt+0x2670>
    7d24:	mov	r1, #0
    7d28:	add	ip, pc, ip
    7d2c:	ldr	lr, [pc, #-3500]	; 6f88 <fputs@plt+0x2674>
    7d30:	add	r2, pc, r2
    7d34:	movw	r3, #1206	; 0x4b6
    7d38:	ldr	ip, [ip]
    7d3c:	add	lr, pc, lr
    7d40:	str	r5, [sp, #12]
    7d44:	str	lr, [sp]
    7d48:	stmib	sp, {r2, ip}
    7d4c:	ldr	r2, [pc, #-3528]	; 6f8c <fputs@plt+0x2678>
    7d50:	add	r2, pc, r2
    7d54:	bl	5ae90 <fputs@plt+0x5657c>
    7d58:	b	7324 <fputs@plt+0x2a10>
    7d5c:	ldr	r2, [sp, #212]	; 0xd4
    7d60:	cmp	r2, #0
    7d64:	beq	7e1c <fputs@plt+0x3508>
    7d68:	ldr	r3, [r2]
    7d6c:	cmp	r3, #0
    7d70:	beq	7e1c <fputs@plt+0x3508>
    7d74:	ldr	r1, [pc, #-3564]	; 6f90 <fputs@plt+0x267c>
    7d78:	add	r8, sp, #728	; 0x2d8
    7d7c:	mov	r3, #0
    7d80:	mov	r0, r5
    7d84:	add	r1, pc, r1
    7d88:	str	r3, [r8, #-480]!	; 0xfffffe20
    7d8c:	add	r1, r1, #136	; 0x88
    7d90:	mov	r3, r8
    7d94:	bl	aefc <fputs@plt+0x65e8>
    7d98:	cmp	r0, #0
    7d9c:	blt	7b74 <fputs@plt+0x3260>
    7da0:	add	r7, sp, #256	; 0x100
    7da4:	ldr	r0, [sp, #248]	; 0xf8
    7da8:	mvn	r2, #1
    7dac:	mov	r3, #0
    7db0:	mov	r1, r7
    7db4:	str	r2, [sp, #256]	; 0x100
    7db8:	str	r3, [sp, #260]	; 0x104
    7dbc:	bl	5828c <fputs@plt+0x53978>
    7dc0:	b	7e00 <fputs@plt+0x34ec>
    7dc4:	bl	411c <getuid@plt>
    7dc8:	mov	r1, r4
    7dcc:	mov	r2, r0
    7dd0:	mov	r0, r5
    7dd4:	bl	4dcb0 <fputs@plt+0x4939c>
    7dd8:	cmp	r0, #0
    7ddc:	blt	7b74 <fputs@plt+0x3260>
    7de0:	mov	r0, r5
    7de4:	bl	1119c <fputs@plt+0xc888>
    7de8:	cmp	r0, #0
    7dec:	blt	7b74 <fputs@plt+0x3260>
    7df0:	ldr	r0, [sp, #248]	; 0xf8
    7df4:	mov	r1, r7
    7df8:	add	sl, sl, #1
    7dfc:	bl	5828c <fputs@plt+0x53978>
    7e00:	cmp	r0, #0
    7e04:	mov	r4, r0
    7e08:	bne	7dc4 <fputs@plt+0x34b0>
    7e0c:	ldr	r0, [sp, #248]	; 0xf8
    7e10:	cmp	r0, #0
    7e14:	beq	7e1c <fputs@plt+0x3508>
    7e18:	bl	583cc <fputs@plt+0x53ab8>
    7e1c:	ldr	r3, [pc, #-3728]	; 6f94 <fputs@plt+0x2680>
    7e20:	add	r3, pc, r3
    7e24:	ldr	r3, [r3]
    7e28:	cmp	r3, #0
    7e2c:	beq	8340 <fputs@plt+0x3a2c>
    7e30:	ldr	r3, [r3]
    7e34:	cmp	r3, #0
    7e38:	beq	8340 <fputs@plt+0x3a2c>
    7e3c:	cmp	sl, #0
    7e40:	beq	89a8 <fputs@plt+0x4094>
    7e44:	mov	r0, r5
    7e48:	bl	110ec <fputs@plt+0xc7d8>
    7e4c:	and	r4, r0, r0, asr #31
    7e50:	b	7658 <fputs@plt+0x2d44>
    7e54:	ldr	r3, [pc, #-3780]	; 6f98 <fputs@plt+0x2684>
    7e58:	add	r3, pc, r3
    7e5c:	b	61a0 <fputs@plt+0x188c>
    7e60:	ldr	r3, [pc, #-3788]	; 6f9c <fputs@plt+0x2688>
    7e64:	add	r3, pc, r3
    7e68:	ldr	r3, [r3]
    7e6c:	cmp	r3, #0
    7e70:	bne	67e8 <fputs@plt+0x1ed4>
    7e74:	ldr	r3, [pc, #-3804]	; 6fa0 <fputs@plt+0x268c>
    7e78:	mov	r0, r7
    7e7c:	add	r3, pc, r3
    7e80:	ldr	r1, [r3]
    7e84:	bl	4e0ac <fputs@plt+0x49798>
    7e88:	b	7868 <fputs@plt+0x2f54>
    7e8c:	bl	48cc <__errno_location@plt>
    7e90:	ldr	r4, [r0]
    7e94:	bl	5b610 <fputs@plt+0x56cfc>
    7e98:	cmp	r0, #2
    7e9c:	ble	7ae8 <fputs@plt+0x31d4>
    7ea0:	ldr	lr, [pc, #-3844]	; 6fa4 <fputs@plt+0x2690>
    7ea4:	mov	r1, r4
    7ea8:	ldr	ip, [pc, #-3848]	; 6fa8 <fputs@plt+0x2694>
    7eac:	mov	r0, #3
    7eb0:	ldr	r2, [pc, #-3852]	; 6fac <fputs@plt+0x2698>
    7eb4:	add	lr, pc, lr
    7eb8:	add	ip, pc, ip
    7ebc:	movw	r3, #1880	; 0x758
    7ec0:	add	r2, pc, r2
    7ec4:	str	lr, [sp]
    7ec8:	str	ip, [sp, #4]
    7ecc:	bl	5ae90 <fputs@plt+0x5657c>
    7ed0:	mov	r4, r0
    7ed4:	b	6414 <fputs@plt+0x1b00>
    7ed8:	bl	453c <__stack_chk_fail@plt>
    7edc:	ldr	lr, [pc, #-3892]	; 6fb0 <fputs@plt+0x269c>
    7ee0:	mov	r1, r4
    7ee4:	ldr	ip, [pc, #-3896]	; 6fb4 <fputs@plt+0x26a0>
    7ee8:	mov	r0, #3
    7eec:	ldr	r2, [pc, #-3900]	; 6fb8 <fputs@plt+0x26a4>
    7ef0:	add	lr, pc, lr
    7ef4:	add	ip, pc, ip
    7ef8:	movw	r3, #1876	; 0x754
    7efc:	add	r2, pc, r2
    7f00:	str	lr, [sp]
    7f04:	str	ip, [sp, #4]
    7f08:	bl	5ae90 <fputs@plt+0x5657c>
    7f0c:	b	7ed0 <fputs@plt+0x35bc>
    7f10:	ldr	r0, [pc, #-3932]	; 6fbc <fputs@plt+0x26a8>
    7f14:	ldr	r4, [sp, #204]	; 0xcc
    7f18:	add	r0, pc, r0
    7f1c:	bl	516a4 <fputs@plt+0x4cd90>
    7f20:	subs	r5, r0, #0
    7f24:	blt	8364 <fputs@plt+0x3a50>
    7f28:	bne	7b00 <fputs@plt+0x31ec>
    7f2c:	ldr	r4, [pc, #-3956]	; 6fc0 <fputs@plt+0x26ac>
    7f30:	mov	r2, r5
    7f34:	mvn	r0, #99	; 0x63
    7f38:	mov	r3, #256	; 0x100
    7f3c:	add	r4, pc, r4
    7f40:	mov	r1, r4
    7f44:	bl	465c <faccessat@plt>
    7f48:	cmp	r0, #0
    7f4c:	movge	r0, r4
    7f50:	blt	8ddc <fputs@plt+0x44c8>
    7f54:	add	r5, sp, #204	; 0xcc
    7f58:	ldr	r4, [sp, #204]	; 0xcc
    7f5c:	mov	r1, r5
    7f60:	bl	616d8 <fputs@plt+0x5cdc4>
    7f64:	subs	r7, r0, #0
    7f68:	ldr	r4, [sp, #204]	; 0xcc
    7f6c:	blt	8d98 <fputs@plt+0x4484>
    7f70:	bne	7b04 <fputs@plt+0x31f0>
    7f74:	cmp	r4, #0
    7f78:	beq	8e28 <fputs@plt+0x4514>
    7f7c:	ldr	r3, [r4]
    7f80:	cmp	r3, #0
    7f84:	beq	8e28 <fputs@plt+0x4514>
    7f88:	ldr	r1, [pc, #-4044]	; 6fc4 <fputs@plt+0x26b0>
    7f8c:	mov	r0, r5
    7f90:	add	r1, pc, r1
    7f94:	bl	5a1ec <fputs@plt+0x558d8>
    7f98:	cmp	r0, #0
    7f9c:	blt	8e04 <fputs@plt+0x44f0>
    7fa0:	ldr	r0, [sp, #204]	; 0xcc
    7fa4:	bl	5a314 <fputs@plt+0x55a00>
    7fa8:	ldr	r0, [sp, #204]	; 0xcc
    7fac:	bl	5a2d0 <fputs@plt+0x559bc>
    7fb0:	ldr	r1, [pc, #-4080]	; 6fc8 <fputs@plt+0x26b4>
    7fb4:	ldr	r0, [sp, #204]	; 0xcc
    7fb8:	add	r1, pc, r1
    7fbc:	bl	59fe8 <fputs@plt+0x556d4>
    7fc0:	subs	r4, r0, #0
    7fc4:	beq	8ed8 <fputs@plt+0x45c4>
    7fc8:	bl	5b610 <fputs@plt+0x56cfc>
    7fcc:	cmp	r0, #4
    7fd0:	bgt	8e98 <fputs@plt+0x4584>
    7fd4:	mov	r0, r4
    7fd8:	bl	4140 <free@plt>
    7fdc:	ldr	r4, [sp, #204]	; 0xcc
    7fe0:	b	7b04 <fputs@plt+0x31f0>
    7fe4:	mov	r4, r0
    7fe8:	b	771c <fputs@plt+0x2e08>
    7fec:	bl	5b610 <fputs@plt+0x56cfc>
    7ff0:	cmp	r0, #2
    7ff4:	ble	6414 <fputs@plt+0x1b00>
    7ff8:	ldr	lr, [pc, #3836]	; 8efc <fputs@plt+0x45e8>
    7ffc:	mov	r1, r4
    8000:	ldr	ip, [pc, #3832]	; 8f00 <fputs@plt+0x45ec>
    8004:	mov	r0, #3
    8008:	ldr	r2, [pc, #3828]	; 8f04 <fputs@plt+0x45f0>
    800c:	add	lr, pc, lr
    8010:	add	ip, pc, ip
    8014:	movw	r3, #1895	; 0x767
    8018:	add	r2, pc, r2
    801c:	str	lr, [sp]
    8020:	str	ip, [sp, #4]
    8024:	bl	5ae90 <fputs@plt+0x5657c>
    8028:	b	7ed0 <fputs@plt+0x35bc>
    802c:	bl	5b610 <fputs@plt+0x56cfc>
    8030:	cmp	r0, #2
    8034:	ble	6414 <fputs@plt+0x1b00>
    8038:	ldr	lr, [pc, #3784]	; 8f08 <fputs@plt+0x45f4>
    803c:	mov	r1, r4
    8040:	ldr	ip, [pc, #3780]	; 8f0c <fputs@plt+0x45f8>
    8044:	mov	r0, #3
    8048:	ldr	r2, [pc, #3776]	; 8f10 <fputs@plt+0x45fc>
    804c:	add	lr, pc, lr
    8050:	add	ip, pc, ip
    8054:	movw	r3, #1891	; 0x763
    8058:	add	r2, pc, r2
    805c:	str	lr, [sp]
    8060:	str	ip, [sp, #4]
    8064:	bl	5ae90 <fputs@plt+0x5657c>
    8068:	b	7ed0 <fputs@plt+0x35bc>
    806c:	bl	5b610 <fputs@plt+0x56cfc>
    8070:	cmp	r0, #2
    8074:	ble	7ae8 <fputs@plt+0x31d4>
    8078:	ldr	lr, [pc, #3732]	; 8f14 <fputs@plt+0x4600>
    807c:	mov	r1, r4
    8080:	ldr	ip, [pc, #3728]	; 8f18 <fputs@plt+0x4604>
    8084:	mov	r0, #3
    8088:	ldr	r2, [pc, #3724]	; 8f1c <fputs@plt+0x4608>
    808c:	add	lr, pc, lr
    8090:	add	ip, pc, ip
    8094:	movw	r3, #1887	; 0x75f
    8098:	add	r2, pc, r2
    809c:	str	lr, [sp]
    80a0:	str	ip, [sp, #4]
    80a4:	bl	5ae90 <fputs@plt+0x5657c>
    80a8:	b	7ed0 <fputs@plt+0x35bc>
    80ac:	bl	5b610 <fputs@plt+0x56cfc>
    80b0:	cmp	r0, #2
    80b4:	ble	6064 <fputs@plt+0x1750>
    80b8:	ldr	lr, [pc, #3680]	; 8f20 <fputs@plt+0x460c>
    80bc:	mov	r0, #3
    80c0:	ldr	ip, [pc, #3676]	; 8f24 <fputs@plt+0x4610>
    80c4:	mov	r1, r4
    80c8:	ldr	r2, [pc, #3672]	; 8f28 <fputs@plt+0x4614>
    80cc:	add	lr, pc, lr
    80d0:	add	ip, pc, ip
    80d4:	movw	r3, #2076	; 0x81c
    80d8:	add	r2, pc, r2
    80dc:	str	lr, [sp]
    80e0:	str	ip, [sp, #4]
    80e4:	bl	5ae90 <fputs@plt+0x5657c>
    80e8:	b	6064 <fputs@plt+0x1750>
    80ec:	bl	5b610 <fputs@plt+0x56cfc>
    80f0:	cmp	r0, #2
    80f4:	ble	6064 <fputs@plt+0x1750>
    80f8:	ldr	lr, [pc, #3628]	; 8f2c <fputs@plt+0x4618>
    80fc:	mov	r0, #3
    8100:	ldr	ip, [pc, #3624]	; 8f30 <fputs@plt+0x461c>
    8104:	mov	r1, #0
    8108:	ldr	r2, [pc, #3620]	; 8f34 <fputs@plt+0x4620>
    810c:	add	lr, pc, lr
    8110:	add	ip, pc, ip
    8114:	movw	r3, #2093	; 0x82d
    8118:	add	r2, pc, r2
    811c:	str	lr, [sp]
    8120:	str	ip, [sp, #4]
    8124:	bl	5ae90 <fputs@plt+0x5657c>
    8128:	b	6064 <fputs@plt+0x1750>
    812c:	cmp	r8, #0
    8130:	bne	8178 <fputs@plt+0x3864>
    8134:	cmp	r5, #0
    8138:	beq	8198 <fputs@plt+0x3884>
    813c:	ldr	lr, [sp, #136]	; 0x88
    8140:	ldr	r0, [sp, #192]	; 0xc0
    8144:	ldrb	r3, [lr]
    8148:	cmp	r3, #0
    814c:	bne	82b8 <fputs@plt+0x39a4>
    8150:	bl	112d8 <fputs@plt+0xc9c4>
    8154:	cmp	r0, #0
    8158:	mov	r4, r0
    815c:	blt	8968 <fputs@plt+0x4054>
    8160:	bne	8198 <fputs@plt+0x3884>
    8164:	ldr	ip, [sp, #132]	; 0x84
    8168:	ldrb	r3, [ip]
    816c:	cmp	r3, #0
    8170:	beq	6014 <fputs@plt+0x1700>
    8174:	mov	r5, #1
    8178:	ldr	r0, [sp, #192]	; 0xc0
    817c:	mvn	r2, #0
    8180:	mvn	r3, #0
    8184:	bl	135d0 <fputs@plt+0xecbc>
    8188:	subs	r4, r0, #0
    818c:	blt	8cd4 <fputs@plt+0x43c0>
    8190:	mov	r8, #0
    8194:	b	5fec <fputs@plt+0x16d8>
    8198:	ldrb	r3, [sl]
    819c:	cmp	r3, #0
    81a0:	beq	81b8 <fputs@plt+0x38a4>
    81a4:	ldr	r3, [pc, #3468]	; 8f38 <fputs@plt+0x4624>
    81a8:	add	r3, pc, r3
    81ac:	ldrb	r3, [r3]
    81b0:	cmp	r3, #0
    81b4:	beq	8498 <fputs@plt+0x3b84>
    81b8:	ldr	r3, [pc, #3452]	; 8f3c <fputs@plt+0x4628>
    81bc:	add	r3, pc, r3
    81c0:	ldrb	r3, [r3]
    81c4:	cmp	r3, #0
    81c8:	beq	81e0 <fputs@plt+0x38cc>
    81cc:	ldr	r3, [pc, #3436]	; 8f40 <fputs@plt+0x462c>
    81d0:	add	r3, pc, r3
    81d4:	ldrb	r3, [r3]
    81d8:	cmp	r3, #0
    81dc:	bne	84d8 <fputs@plt+0x3bc4>
    81e0:	ldr	r0, [sp, #140]	; 0x8c
    81e4:	ldrb	r3, [r0]
    81e8:	cmp	r3, #0
    81ec:	bne	8204 <fputs@plt+0x38f0>
    81f0:	ldr	r3, [pc, #3404]	; 8f44 <fputs@plt+0x4630>
    81f4:	add	r3, pc, r3
    81f8:	ldrb	r1, [r3]
    81fc:	cmp	r1, #0
    8200:	beq	82c0 <fputs@plt+0x39ac>
    8204:	ldr	r2, [pc, #3388]	; 8f48 <fputs@plt+0x4634>
    8208:	ldr	r3, [pc, #3388]	; 8f4c <fputs@plt+0x4638>
    820c:	add	r2, pc, r2
    8210:	add	r3, pc, r3
    8214:	ldrb	r5, [r2]
    8218:	ldrb	r4, [r3]
    821c:	lsl	r5, r5, #3
    8220:	bl	54a3c <fputs@plt+0x50128>
    8224:	ldr	r2, [pc, #3364]	; 8f50 <fputs@plt+0x463c>
    8228:	mov	r3, #0
    822c:	ldr	r1, [pc, #3360]	; 8f54 <fputs@plt+0x4640>
    8230:	add	r2, pc, r2
    8234:	ldr	ip, [pc, #3356]	; 8f58 <fputs@plt+0x4644>
    8238:	add	r1, pc, r1
    823c:	ldrb	r2, [r2]
    8240:	ldrb	r1, [r1]
    8244:	orr	r5, r5, r2, lsl #5
    8248:	ldr	r2, [pc, #3340]	; 8f5c <fputs@plt+0x4648>
    824c:	orr	r4, r5, r4
    8250:	ldr	r5, [fp, ip]
    8254:	add	r2, pc, r2
    8258:	orr	r1, r4, r1, lsl #7
    825c:	orr	r1, r1, r0, lsl #4
    8260:	add	r0, sp, #191	; 0xbf
    8264:	str	r1, [sp]
    8268:	str	r0, [sp, #4]
    826c:	ldr	r1, [sp, #192]	; 0xc0
    8270:	ldr	r0, [r5]
    8274:	ldr	r2, [r2]
    8278:	bl	4d7f8 <fputs@plt+0x48ee4>
    827c:	cmn	r0, #99	; 0x63
    8280:	mov	r4, r0
    8284:	beq	8164 <fputs@plt+0x3850>
    8288:	cmp	r0, #0
    828c:	blt	6064 <fputs@plt+0x1750>
    8290:	ldr	r0, [r5]
    8294:	bl	4794 <ferror@plt>
    8298:	cmp	r0, #0
    829c:	bne	6064 <fputs@plt+0x1750>
    82a0:	add	r6, r6, #1
    82a4:	ubfx	r3, r6, #0, #10
    82a8:	cmp	r3, #0
    82ac:	beq	82f0 <fputs@plt+0x39dc>
    82b0:	mov	r5, #1
    82b4:	b	5fec <fputs@plt+0x16d8>
    82b8:	bl	112e0 <fputs@plt+0xc9cc>
    82bc:	b	8154 <fputs@plt+0x3840>
    82c0:	ldr	r0, [sp, #192]	; 0xc0
    82c4:	mov	r2, r9
    82c8:	bl	12474 <fputs@plt+0xdb60>
    82cc:	cmp	r0, #0
    82d0:	blt	8204 <fputs@plt+0x38f0>
    82d4:	cmp	r7, #0
    82d8:	bne	8540 <fputs@plt+0x3c2c>
    82dc:	add	r4, sp, #272	; 0x110
    82e0:	ldm	r9, {r0, r1, r2, r3}
    82e4:	mov	r7, #1
    82e8:	stm	r4, {r0, r1, r2, r3}
    82ec:	b	8204 <fputs@plt+0x38f0>
    82f0:	ldr	r0, [sp, #192]	; 0xc0
    82f4:	bl	12ffc <fputs@plt+0xe6e8>
    82f8:	subs	r4, r0, #0
    82fc:	bge	82b0 <fputs@plt+0x399c>
    8300:	bl	5b610 <fputs@plt+0x56cfc>
    8304:	cmp	r0, #2
    8308:	ble	6064 <fputs@plt+0x1750>
    830c:	ldr	lr, [pc, #3148]	; 8f60 <fputs@plt+0x464c>
    8310:	mov	r0, #3
    8314:	ldr	ip, [pc, #3144]	; 8f64 <fputs@plt+0x4650>
    8318:	mov	r1, r4
    831c:	ldr	r2, [pc, #3140]	; 8f68 <fputs@plt+0x4654>
    8320:	add	lr, pc, lr
    8324:	add	ip, pc, ip
    8328:	movw	r3, #2314	; 0x90a
    832c:	add	r2, pc, r2
    8330:	str	lr, [sp]
    8334:	str	ip, [sp, #4]
    8338:	bl	5ae90 <fputs@plt+0x5657c>
    833c:	b	6064 <fputs@plt+0x1750>
    8340:	ldr	r3, [pc, #3108]	; 8f6c <fputs@plt+0x4658>
    8344:	add	r3, pc, r3
    8348:	ldr	r3, [r3]
    834c:	cmp	r3, #0
    8350:	beq	7e44 <fputs@plt+0x3530>
    8354:	ldr	r3, [r3]
    8358:	cmp	r3, #0
    835c:	bne	7e3c <fputs@plt+0x3528>
    8360:	b	7e44 <fputs@plt+0x3530>
    8364:	ldr	r4, [sp, #204]	; 0xcc
    8368:	bl	5b610 <fputs@plt+0x56cfc>
    836c:	cmp	r0, #2
    8370:	ble	7b00 <fputs@plt+0x31ec>
    8374:	ldr	lr, [pc, #3060]	; 8f70 <fputs@plt+0x465c>
    8378:	mov	r1, r5
    837c:	ldr	ip, [pc, #3056]	; 8f74 <fputs@plt+0x4660>
    8380:	mov	r0, #3
    8384:	ldr	r2, [pc, #3052]	; 8f78 <fputs@plt+0x4664>
    8388:	add	lr, pc, lr
    838c:	add	ip, pc, ip
    8390:	movw	r3, #1739	; 0x6cb
    8394:	add	r2, pc, r2
    8398:	str	lr, [sp]
    839c:	str	ip, [sp, #4]
    83a0:	ldr	r4, [sp, #204]	; 0xcc
    83a4:	bl	5ae90 <fputs@plt+0x5657c>
    83a8:	b	7b00 <fputs@plt+0x31ec>
    83ac:	ldr	r3, [pc, #3016]	; 8f7c <fputs@plt+0x4668>
    83b0:	ldr	r1, [pc, r3]
    83b4:	cmp	r1, #0
    83b8:	bne	5ef8 <fputs@plt+0x15e4>
    83bc:	ldr	r3, [pc, #3004]	; 8f80 <fputs@plt+0x466c>
    83c0:	add	r3, pc, r3
    83c4:	ldrb	r3, [r3]
    83c8:	cmp	r3, #0
    83cc:	beq	83e4 <fputs@plt+0x3ad0>
    83d0:	ldr	r3, [pc, #2988]	; 8f84 <fputs@plt+0x4670>
    83d4:	add	r3, pc, r3
    83d8:	ldrb	r3, [r3]
    83dc:	cmp	r3, #0
    83e0:	beq	86d8 <fputs@plt+0x3dc4>
    83e4:	ldr	r3, [pc, #2972]	; 8f88 <fputs@plt+0x4674>
    83e8:	add	r3, pc, r3
    83ec:	ldrb	r3, [r3]
    83f0:	cmp	r3, #0
    83f4:	beq	840c <fputs@plt+0x3af8>
    83f8:	ldr	r3, [pc, #2956]	; 8f8c <fputs@plt+0x4678>
    83fc:	add	r3, pc, r3
    8400:	ldrb	r3, [r3]
    8404:	cmp	r3, #0
    8408:	bne	8700 <fputs@plt+0x3dec>
    840c:	ldr	r3, [pc, #2940]	; 8f90 <fputs@plt+0x467c>
    8410:	add	r3, pc, r3
    8414:	ldr	r3, [r3]
    8418:	cmp	r3, #0
    841c:	blt	87e8 <fputs@plt+0x3ed4>
    8420:	ldr	r0, [sp, #192]	; 0xc0
    8424:	bl	11ab0 <fputs@plt+0xd19c>
    8428:	subs	r4, r0, #0
    842c:	blt	87a8 <fputs@plt+0x3e94>
    8430:	ldr	r3, [pc, #2908]	; 8f94 <fputs@plt+0x4680>
    8434:	ldr	r0, [sp, #192]	; 0xc0
    8438:	add	r3, pc, r3
    843c:	ldr	r2, [r3]
    8440:	asr	r3, r2, #31
    8444:	bl	112f0 <fputs@plt+0xc9dc>
    8448:	mov	r4, r0
    844c:	mov	r5, #0
    8450:	cmp	r4, #0
    8454:	bge	8868 <fputs@plt+0x3f54>
    8458:	bl	5b610 <fputs@plt+0x56cfc>
    845c:	cmp	r0, #2
    8460:	ble	6064 <fputs@plt+0x1750>
    8464:	ldr	lr, [pc, #2860]	; 8f98 <fputs@plt+0x4684>
    8468:	mov	r0, #3
    846c:	ldr	ip, [pc, #2856]	; 8f9c <fputs@plt+0x4688>
    8470:	mov	r1, r4
    8474:	ldr	r2, [pc, #2852]	; 8fa0 <fputs@plt+0x468c>
    8478:	add	lr, pc, lr
    847c:	add	ip, pc, ip
    8480:	movw	r3, #2194	; 0x892
    8484:	add	r2, pc, r2
    8488:	str	lr, [sp]
    848c:	str	ip, [sp, #4]
    8490:	bl	5ae90 <fputs@plt+0x5657c>
    8494:	b	6064 <fputs@plt+0x1750>
    8498:	ldr	r0, [sp, #192]	; 0xc0
    849c:	add	r1, sp, #256	; 0x100
    84a0:	bl	12328 <fputs@plt+0xda14>
    84a4:	subs	r4, r0, #0
    84a8:	blt	8918 <fputs@plt+0x4004>
    84ac:	ldr	r3, [pc, #2800]	; 8fa4 <fputs@plt+0x4690>
    84b0:	movw	r1, #65064	; 0xfe28
    84b4:	add	ip, sp, #728	; 0x2d8
    84b8:	movt	r1, #65535	; 0xffff
    84bc:	add	r3, pc, r3
    84c0:	ldrd	r0, [r1, ip]
    84c4:	ldrd	r2, [r3]
    84c8:	cmp	r1, r3
    84cc:	cmpeq	r0, r2
    84d0:	bls	81b8 <fputs@plt+0x38a4>
    84d4:	b	6064 <fputs@plt+0x1750>
    84d8:	ldr	r0, [sp, #192]	; 0xc0
    84dc:	add	r1, sp, #256	; 0x100
    84e0:	bl	12328 <fputs@plt+0xda14>
    84e4:	subs	r4, r0, #0
    84e8:	blt	8b08 <fputs@plt+0x41f4>
    84ec:	ldr	r3, [pc, #2740]	; 8fa8 <fputs@plt+0x4694>
    84f0:	movw	r1, #65064	; 0xfe28
    84f4:	add	lr, sp, #728	; 0x2d8
    84f8:	movt	r1, #65535	; 0xffff
    84fc:	add	r3, pc, r3
    8500:	ldrd	r0, [r1, lr]
    8504:	ldrd	r2, [r3]
    8508:	cmp	r1, r3
    850c:	cmpeq	r0, r2
    8510:	bcs	81e0 <fputs@plt+0x38cc>
    8514:	b	6064 <fputs@plt+0x1750>
    8518:	ldr	r3, [pc, #2700]	; 8fac <fputs@plt+0x4698>
    851c:	ldr	r0, [sp, #192]	; 0xc0
    8520:	add	r3, pc, r3
    8524:	ldr	r3, [r3]
    8528:	cmp	r3, #0
    852c:	mov	r3, #0
    8530:	movne	r2, #2
    8534:	moveq	r2, #1
    8538:	bl	112f0 <fputs@plt+0xc9dc>
    853c:	b	5f40 <fputs@plt+0x162c>
    8540:	ldm	r9, {r0, r1, r2, r3}
    8544:	add	lr, sp, #304	; 0x130
    8548:	add	r4, sp, #272	; 0x110
    854c:	add	ip, sp, #320	; 0x140
    8550:	stm	lr, {r0, r1, r2, r3}
    8554:	ldm	r4, {r0, r1, r2, r3}
    8558:	stm	ip, {r0, r1, r2, r3}
    855c:	mov	r0, lr
    8560:	mov	r1, ip
    8564:	mov	r2, #16
    8568:	bl	3e7c <memcmp@plt>
    856c:	cmp	r0, #0
    8570:	beq	82e0 <fputs@plt+0x39cc>
    8574:	bl	54a3c <fputs@plt+0x50128>
    8578:	cmp	r0, #0
    857c:	beq	8654 <fputs@plt+0x3d40>
    8580:	ldr	r5, [pc, #2600]	; 8fb0 <fputs@plt+0x469c>
    8584:	add	r5, pc, r5
    8588:	bl	54a3c <fputs@plt+0x50128>
    858c:	cmp	r0, #0
    8590:	beq	8648 <fputs@plt+0x3d34>
    8594:	ldr	r3, [pc, #2584]	; 8fb4 <fputs@plt+0x46a0>
    8598:	add	r3, pc, r3
    859c:	ldr	r1, [pc, #2580]	; 8fb8 <fputs@plt+0x46a4>
    85a0:	mov	r2, r5
    85a4:	mov	r0, #1
    85a8:	add	r1, pc, r1
    85ac:	bl	3f78 <__printf_chk@plt>
    85b0:	b	82e0 <fputs@plt+0x39cc>
    85b4:	ldr	r0, [sp, #192]	; 0xc0
    85b8:	bl	12d98 <fputs@plt+0xe484>
    85bc:	subs	r4, r0, #0
    85c0:	bge	5ee8 <fputs@plt+0x15d4>
    85c4:	b	6064 <fputs@plt+0x1750>
    85c8:	bl	5b610 <fputs@plt+0x56cfc>
    85cc:	cmp	r0, #2
    85d0:	ble	6064 <fputs@plt+0x1750>
    85d4:	ldr	lr, [pc, #2528]	; 8fbc <fputs@plt+0x46a8>
    85d8:	mov	r0, #3
    85dc:	ldr	ip, [pc, #2524]	; 8fc0 <fputs@plt+0x46ac>
    85e0:	mov	r1, r4
    85e4:	ldr	r2, [pc, #2520]	; 8fc4 <fputs@plt+0x46b0>
    85e8:	add	lr, pc, lr
    85ec:	add	ip, pc, ip
    85f0:	movw	r3, #2132	; 0x854
    85f4:	add	r2, pc, r2
    85f8:	str	lr, [sp]
    85fc:	str	ip, [sp, #4]
    8600:	bl	5ae90 <fputs@plt+0x5657c>
    8604:	b	6064 <fputs@plt+0x1750>
    8608:	bl	5b610 <fputs@plt+0x56cfc>
    860c:	cmp	r0, #2
    8610:	ble	6064 <fputs@plt+0x1750>
    8614:	ldr	lr, [pc, #2476]	; 8fc8 <fputs@plt+0x46b4>
    8618:	mov	r0, #3
    861c:	ldr	ip, [pc, #2472]	; 8fcc <fputs@plt+0x46b8>
    8620:	mov	r1, r4
    8624:	ldr	r2, [pc, #2468]	; 8fd0 <fputs@plt+0x46bc>
    8628:	add	lr, pc, lr
    862c:	add	ip, pc, ip
    8630:	movw	r3, #2099	; 0x833
    8634:	add	r2, pc, r2
    8638:	str	lr, [sp]
    863c:	str	ip, [sp, #4]
    8640:	bl	5ae90 <fputs@plt+0x5657c>
    8644:	b	6064 <fputs@plt+0x1750>
    8648:	ldr	r3, [pc, #2436]	; 8fd4 <fputs@plt+0x46c0>
    864c:	add	r3, pc, r3
    8650:	b	859c <fputs@plt+0x3c88>
    8654:	ldr	r5, [pc, #2428]	; 8fd8 <fputs@plt+0x46c4>
    8658:	add	r5, pc, r5
    865c:	b	8588 <fputs@plt+0x3c74>
    8660:	ldr	lr, [pc, #2420]	; 8fdc <fputs@plt+0x46c8>
    8664:	mov	r0, #3
    8668:	ldr	ip, [pc, #2416]	; 8fe0 <fputs@plt+0x46cc>
    866c:	mov	r1, r4
    8670:	ldr	r2, [pc, #2412]	; 8fe4 <fputs@plt+0x46d0>
    8674:	add	lr, pc, lr
    8678:	add	ip, pc, ip
    867c:	movw	r3, #2326	; 0x916
    8680:	add	r2, pc, r2
    8684:	str	lr, [sp]
    8688:	str	ip, [sp, #4]
    868c:	bl	5ae90 <fputs@plt+0x5657c>
    8690:	b	605c <fputs@plt+0x1748>
    8694:	cmp	r0, #0
    8698:	blt	605c <fputs@plt+0x1748>
    869c:	ldr	r1, [pc, #2372]	; 8fe8 <fputs@plt+0x46d4>
    86a0:	mov	r0, #1
    86a4:	ldr	r2, [sp, #256]	; 0x100
    86a8:	add	r1, pc, r1
    86ac:	bl	3f78 <__printf_chk@plt>
    86b0:	b	605c <fputs@plt+0x1748>
    86b4:	mov	r4, r0
    86b8:	ldr	r0, [sp, #256]	; 0x100
    86bc:	bl	4140 <free@plt>
    86c0:	ldr	r0, [sp, #192]	; 0xc0
    86c4:	cmp	r0, #0
    86c8:	beq	86d0 <fputs@plt+0x3dbc>
    86cc:	bl	11b48 <fputs@plt+0xd234>
    86d0:	mov	r0, r4
    86d4:	bl	4818 <_Unwind_Resume@plt>
    86d8:	ldr	r3, [pc, #2316]	; 8fec <fputs@plt+0x46d8>
    86dc:	ldr	r0, [sp, #192]	; 0xc0
    86e0:	add	r3, pc, r3
    86e4:	ldrd	r2, [r3]
    86e8:	bl	11970 <fputs@plt+0xd05c>
    86ec:	subs	r4, r0, #0
    86f0:	blt	8728 <fputs@plt+0x3e14>
    86f4:	ldr	r0, [sp, #192]	; 0xc0
    86f8:	bl	112d8 <fputs@plt+0xc9c4>
    86fc:	b	8448 <fputs@plt+0x3b34>
    8700:	ldr	r3, [pc, #2280]	; 8ff0 <fputs@plt+0x46dc>
    8704:	ldr	r0, [sp, #192]	; 0xc0
    8708:	add	r3, pc, r3
    870c:	ldrd	r2, [r3]
    8710:	bl	11970 <fputs@plt+0xd05c>
    8714:	subs	r4, r0, #0
    8718:	blt	8768 <fputs@plt+0x3e54>
    871c:	ldr	r0, [sp, #192]	; 0xc0
    8720:	bl	112e0 <fputs@plt+0xc9cc>
    8724:	b	8448 <fputs@plt+0x3b34>
    8728:	bl	5b610 <fputs@plt+0x56cfc>
    872c:	cmp	r0, #2
    8730:	ble	6064 <fputs@plt+0x1750>
    8734:	ldr	lr, [pc, #2232]	; 8ff4 <fputs@plt+0x46e0>
    8738:	mov	r0, #3
    873c:	ldr	ip, [pc, #2228]	; 8ff8 <fputs@plt+0x46e4>
    8740:	mov	r1, r4
    8744:	ldr	r2, [pc, #2224]	; 8ffc <fputs@plt+0x46e8>
    8748:	add	lr, pc, lr
    874c:	add	ip, pc, ip
    8750:	movw	r3, #2152	; 0x868
    8754:	add	r2, pc, r2
    8758:	str	lr, [sp]
    875c:	str	ip, [sp, #4]
    8760:	bl	5ae90 <fputs@plt+0x5657c>
    8764:	b	6064 <fputs@plt+0x1750>
    8768:	bl	5b610 <fputs@plt+0x56cfc>
    876c:	cmp	r0, #2
    8770:	ble	6064 <fputs@plt+0x1750>
    8774:	ldr	lr, [pc, #2180]	; 9000 <fputs@plt+0x46ec>
    8778:	mov	r0, #3
    877c:	ldr	ip, [pc, #2176]	; 9004 <fputs@plt+0x46f0>
    8780:	mov	r1, r4
    8784:	ldr	r2, [pc, #2172]	; 9008 <fputs@plt+0x46f4>
    8788:	add	lr, pc, lr
    878c:	add	ip, pc, ip
    8790:	mov	r3, #2160	; 0x870
    8794:	add	r2, pc, r2
    8798:	str	lr, [sp]
    879c:	str	ip, [sp, #4]
    87a0:	bl	5ae90 <fputs@plt+0x5657c>
    87a4:	b	6064 <fputs@plt+0x1750>
    87a8:	bl	5b610 <fputs@plt+0x56cfc>
    87ac:	cmp	r0, #2
    87b0:	ble	6064 <fputs@plt+0x1750>
    87b4:	ldr	lr, [pc, #2128]	; 900c <fputs@plt+0x46f8>
    87b8:	mov	r0, #3
    87bc:	ldr	ip, [pc, #2124]	; 9010 <fputs@plt+0x46fc>
    87c0:	mov	r1, r4
    87c4:	ldr	r2, [pc, #2120]	; 9014 <fputs@plt+0x4700>
    87c8:	add	lr, pc, lr
    87cc:	add	ip, pc, ip
    87d0:	movw	r3, #2168	; 0x878
    87d4:	add	r2, pc, r2
    87d8:	str	lr, [sp]
    87dc:	str	ip, [sp, #4]
    87e0:	bl	5ae90 <fputs@plt+0x5657c>
    87e4:	b	6064 <fputs@plt+0x1750>
    87e8:	ldr	r3, [pc, #2088]	; 9018 <fputs@plt+0x4704>
    87ec:	ldr	r0, [sp, #192]	; 0xc0
    87f0:	add	r3, pc, r3
    87f4:	ldrb	r3, [r3]
    87f8:	cmp	r3, #0
    87fc:	beq	88cc <fputs@plt+0x3fb8>
    8800:	bl	11ab0 <fputs@plt+0xd19c>
    8804:	subs	r4, r0, #0
    8808:	bge	871c <fputs@plt+0x3e08>
    880c:	bl	5b610 <fputs@plt+0x56cfc>
    8810:	cmp	r0, #2
    8814:	ble	6064 <fputs@plt+0x1750>
    8818:	ldr	lr, [pc, #2044]	; 901c <fputs@plt+0x4708>
    881c:	mov	r0, #3
    8820:	ldr	ip, [pc, #2040]	; 9020 <fputs@plt+0x470c>
    8824:	mov	r1, r4
    8828:	ldr	r2, [pc, #2036]	; 9024 <fputs@plt+0x4710>
    882c:	add	lr, pc, lr
    8830:	add	ip, pc, ip
    8834:	movw	r3, #2177	; 0x881
    8838:	add	r2, pc, r2
    883c:	str	lr, [sp]
    8840:	str	ip, [sp, #4]
    8844:	bl	5ae90 <fputs@plt+0x5657c>
    8848:	b	6064 <fputs@plt+0x1750>
    884c:	mov	r5, r0
    8850:	cmp	r4, #0
    8854:	beq	8860 <fputs@plt+0x3f4c>
    8858:	mov	r0, r4
    885c:	bl	59e9c <fputs@plt+0x55588>
    8860:	mov	r4, r5
    8864:	b	86c0 <fputs@plt+0x3dac>
    8868:	bne	5f60 <fputs@plt+0x164c>
    886c:	ldr	r3, [pc, #1972]	; 9028 <fputs@plt+0x4714>
    8870:	add	r3, pc, r3
    8874:	ldrb	r3, [r3]
    8878:	cmp	r3, #0
    887c:	bne	889c <fputs@plt+0x3f88>
    8880:	ldr	r3, [pc, #1956]	; 902c <fputs@plt+0x4718>
    8884:	add	r3, pc, r3
    8888:	ldrb	r3, [r3]
    888c:	cmp	r3, #0
    8890:	beq	8958 <fputs@plt+0x4044>
    8894:	mov	r4, #0
    8898:	b	609c <fputs@plt+0x1788>
    889c:	mov	r5, #1
    88a0:	b	5f88 <fputs@plt+0x1674>
    88a4:	ldr	r3, [pc, #1924]	; 9030 <fputs@plt+0x471c>
    88a8:	add	r3, pc, r3
    88ac:	ldrb	r3, [r3]
    88b0:	cmp	r3, #0
    88b4:	movne	r5, #1
    88b8:	ldreq	r2, [pc, #1908]	; 9034 <fputs@plt+0x4720>
    88bc:	moveq	r5, r3
    88c0:	addeq	r2, pc, r2
    88c4:	streq	r3, [r2]
    88c8:	b	8450 <fputs@plt+0x3b3c>
    88cc:	bl	11a1c <fputs@plt+0xd108>
    88d0:	subs	r4, r0, #0
    88d4:	bge	86f4 <fputs@plt+0x3de0>
    88d8:	bl	5b610 <fputs@plt+0x56cfc>
    88dc:	cmp	r0, #2
    88e0:	ble	6064 <fputs@plt+0x1750>
    88e4:	ldr	lr, [pc, #1868]	; 9038 <fputs@plt+0x4724>
    88e8:	mov	r0, #3
    88ec:	ldr	ip, [pc, #1864]	; 903c <fputs@plt+0x4728>
    88f0:	mov	r1, r4
    88f4:	ldr	r2, [pc, #1860]	; 9040 <fputs@plt+0x472c>
    88f8:	add	lr, pc, lr
    88fc:	add	ip, pc, ip
    8900:	movw	r3, #2186	; 0x88a
    8904:	add	r2, pc, r2
    8908:	str	lr, [sp]
    890c:	str	ip, [sp, #4]
    8910:	bl	5ae90 <fputs@plt+0x5657c>
    8914:	b	6064 <fputs@plt+0x1750>
    8918:	bl	5b610 <fputs@plt+0x56cfc>
    891c:	cmp	r0, #2
    8920:	ble	6064 <fputs@plt+0x1750>
    8924:	ldr	lr, [pc, #1816]	; 9044 <fputs@plt+0x4730>
    8928:	mov	r0, #3
    892c:	ldr	ip, [pc, #1812]	; 9048 <fputs@plt+0x4734>
    8930:	mov	r1, r4
    8934:	ldr	r2, [pc, #1808]	; 904c <fputs@plt+0x4738>
    8938:	add	lr, pc, lr
    893c:	add	ip, pc, ip
    8940:	movw	r3, #2255	; 0x8cf
    8944:	add	r2, pc, r2
    8948:	str	lr, [sp]
    894c:	str	ip, [sp, #4]
    8950:	bl	5ae90 <fputs@plt+0x5657c>
    8954:	b	6064 <fputs@plt+0x1750>
    8958:	ldr	r0, [pc, #1776]	; 9050 <fputs@plt+0x473c>
    895c:	add	r0, pc, r0
    8960:	bl	462c <puts@plt>
    8964:	b	8894 <fputs@plt+0x3f80>
    8968:	bl	5b610 <fputs@plt+0x56cfc>
    896c:	cmp	r0, #2
    8970:	ble	6064 <fputs@plt+0x1750>
    8974:	ldr	lr, [pc, #1752]	; 9054 <fputs@plt+0x4740>
    8978:	mov	r0, #3
    897c:	ldr	ip, [pc, #1748]	; 9058 <fputs@plt+0x4744>
    8980:	mov	r1, r4
    8984:	ldr	r2, [pc, #1744]	; 905c <fputs@plt+0x4748>
    8988:	add	lr, pc, lr
    898c:	add	ip, pc, ip
    8990:	movw	r3, #2243	; 0x8c3
    8994:	add	r2, pc, r2
    8998:	str	lr, [sp]
    899c:	str	ip, [sp, #4]
    89a0:	bl	5ae90 <fputs@plt+0x5657c>
    89a4:	b	6064 <fputs@plt+0x1750>
    89a8:	mvn	r4, #60	; 0x3c
    89ac:	b	7658 <fputs@plt+0x2d44>
    89b0:	mov	r4, r0
    89b4:	mov	r0, r7
    89b8:	bl	2cd54 <fputs@plt+0x28440>
    89bc:	b	86c0 <fputs@plt+0x3dac>
    89c0:	mov	r4, r0
    89c4:	mov	r0, r6
    89c8:	bl	9320 <fputs@plt+0x4a0c>
    89cc:	b	89b4 <fputs@plt+0x40a0>
    89d0:	mov	r4, r0
    89d4:	mov	r0, r7
    89d8:	bl	4140 <free@plt>
    89dc:	b	86c0 <fputs@plt+0x3dac>
    89e0:	ldr	r0, [pc, #1656]	; 9060 <fputs@plt+0x474c>
    89e4:	movw	r2, #1677	; 0x68d
    89e8:	ldr	r1, [pc, #1652]	; 9064 <fputs@plt+0x4750>
    89ec:	ldr	r3, [pc, #1652]	; 9068 <fputs@plt+0x4754>
    89f0:	add	r0, pc, r0
    89f4:	add	r1, pc, r1
    89f8:	add	r3, pc, r3
    89fc:	bl	5ac34 <fputs@plt+0x56320>
    8a00:	ldr	r0, [sp, #192]	; 0xc0
    8a04:	bl	1125c <fputs@plt+0xc948>
    8a08:	mov	r5, r0
    8a0c:	bl	5b610 <fputs@plt+0x56cfc>
    8a10:	cmp	r0, #6
    8a14:	bgt	8a38 <fputs@plt+0x4124>
    8a18:	mov	r0, r5
    8a1c:	bl	4140 <free@plt>
    8a20:	b	7bc8 <fputs@plt+0x32b4>
    8a24:	ldr	r3, [pc, #1600]	; 906c <fputs@plt+0x4758>
    8a28:	add	r3, pc, r3
    8a2c:	ldrb	r0, [r3]
    8a30:	bl	5bbfc <fputs@plt+0x572e8>
    8a34:	b	5f88 <fputs@plt+0x1674>
    8a38:	ldr	r2, [pc, #1584]	; 9070 <fputs@plt+0x475c>
    8a3c:	mov	r0, #7
    8a40:	ldr	ip, [pc, #1580]	; 9074 <fputs@plt+0x4760>
    8a44:	mov	r1, #0
    8a48:	add	r2, pc, r2
    8a4c:	str	r2, [sp, #4]
    8a50:	ldr	r2, [pc, #1568]	; 9078 <fputs@plt+0x4764>
    8a54:	add	ip, pc, ip
    8a58:	str	r5, [sp, #8]
    8a5c:	movw	r3, #2084	; 0x824
    8a60:	str	ip, [sp]
    8a64:	add	r2, pc, r2
    8a68:	bl	5ae90 <fputs@plt+0x5657c>
    8a6c:	b	8a18 <fputs@plt+0x4104>
    8a70:	mov	r4, r0
    8a74:	mov	r0, r5
    8a78:	bl	4140 <free@plt>
    8a7c:	b	86c0 <fputs@plt+0x3dac>
    8a80:	mov	r4, r0
    8a84:	mov	r5, #0
    8a88:	b	8a74 <fputs@plt+0x4160>
    8a8c:	mov	r4, r0
    8a90:	b	86c0 <fputs@plt+0x3dac>
    8a94:	mov	r4, r0
    8a98:	mov	r7, #0
    8a9c:	b	89d4 <fputs@plt+0x40c0>
    8aa0:	mov	r4, r0
    8aa4:	mvn	r5, #0
    8aa8:	mov	r0, r5
    8aac:	bl	4ec84 <fputs@plt+0x4a370>
    8ab0:	b	89c4 <fputs@plt+0x40b0>
    8ab4:	b	8aa0 <fputs@plt+0x418c>
    8ab8:	ldr	r3, [sp, #248]	; 0xf8
    8abc:	mov	r4, r0
    8ac0:	cmp	r3, #0
    8ac4:	beq	8ad0 <fputs@plt+0x41bc>
    8ac8:	mov	r0, r3
    8acc:	bl	583cc <fputs@plt+0x53ab8>
    8ad0:	ldr	r0, [sp, #212]	; 0xd4
    8ad4:	cmp	r0, #0
    8ad8:	beq	86c0 <fputs@plt+0x3dac>
    8adc:	bl	59e9c <fputs@plt+0x55588>
    8ae0:	b	86c0 <fputs@plt+0x3dac>
    8ae4:	mov	r4, r0
    8ae8:	mov	r0, r7
    8aec:	bl	4140 <free@plt>
    8af0:	b	8ad0 <fputs@plt+0x41bc>
    8af4:	mov	r4, r0
    8af8:	mvn	r5, #0
    8afc:	add	r7, sp, #256	; 0x100
    8b00:	b	8aa8 <fputs@plt+0x4194>
    8b04:	b	8af4 <fputs@plt+0x41e0>
    8b08:	bl	5b610 <fputs@plt+0x56cfc>
    8b0c:	cmp	r0, #2
    8b10:	ble	6064 <fputs@plt+0x1750>
    8b14:	ldr	lr, [pc, #1376]	; 907c <fputs@plt+0x4768>
    8b18:	mov	r0, #3
    8b1c:	ldr	ip, [pc, #1372]	; 9080 <fputs@plt+0x476c>
    8b20:	mov	r1, r4
    8b24:	ldr	r2, [pc, #1368]	; 9084 <fputs@plt+0x4770>
    8b28:	add	lr, pc, lr
    8b2c:	add	ip, pc, ip
    8b30:	movw	r3, #2267	; 0x8db
    8b34:	add	r2, pc, r2
    8b38:	str	lr, [sp]
    8b3c:	str	ip, [sp, #4]
    8b40:	bl	5ae90 <fputs@plt+0x5657c>
    8b44:	b	6064 <fputs@plt+0x1750>
    8b48:	b	8aa0 <fputs@plt+0x418c>
    8b4c:	ldr	r0, [pc, #1332]	; 9088 <fputs@plt+0x4774>
    8b50:	movw	r2, #1201	; 0x4b1
    8b54:	ldr	r1, [pc, #1328]	; 908c <fputs@plt+0x4778>
    8b58:	ldr	r3, [pc, #1328]	; 9090 <fputs@plt+0x477c>
    8b5c:	add	r0, pc, r0
    8b60:	add	r1, pc, r1
    8b64:	add	r3, pc, r3
    8b68:	bl	5ac34 <fputs@plt+0x56320>
    8b6c:	ldr	r0, [pc, #1312]	; 9094 <fputs@plt+0x4780>
    8b70:	movw	r2, #1229	; 0x4cd
    8b74:	ldr	r1, [pc, #1308]	; 9098 <fputs@plt+0x4784>
    8b78:	ldr	r3, [pc, #1308]	; 909c <fputs@plt+0x4788>
    8b7c:	add	r0, pc, r0
    8b80:	add	r1, pc, r1
    8b84:	add	r3, pc, r3
    8b88:	bl	5ac34 <fputs@plt+0x56320>
    8b8c:	b	8ab8 <fputs@plt+0x41a4>
    8b90:	b	8ae4 <fputs@plt+0x41d0>
    8b94:	ldr	r0, [pc, #1284]	; 90a0 <fputs@plt+0x478c>
    8b98:	movw	r2, #1320	; 0x528
    8b9c:	ldr	r1, [pc, #1280]	; 90a4 <fputs@plt+0x4790>
    8ba0:	ldr	r3, [pc, #1280]	; 90a8 <fputs@plt+0x4794>
    8ba4:	add	r0, pc, r0
    8ba8:	add	r1, pc, r1
    8bac:	add	r3, pc, r3
    8bb0:	bl	5ac34 <fputs@plt+0x56320>
    8bb4:	mov	r4, r0
    8bb8:	b	8ad0 <fputs@plt+0x41bc>
    8bbc:	ldr	lr, [pc, #1256]	; 90ac <fputs@plt+0x4798>
    8bc0:	mov	r1, r4
    8bc4:	ldr	ip, [pc, #1252]	; 90b0 <fputs@plt+0x479c>
    8bc8:	mov	r0, #3
    8bcc:	ldr	r2, [pc, #1248]	; 90b4 <fputs@plt+0x47a0>
    8bd0:	add	lr, pc, lr
    8bd4:	add	ip, pc, ip
    8bd8:	movw	r3, #1437	; 0x59d
    8bdc:	add	r2, pc, r2
    8be0:	str	lr, [sp]
    8be4:	str	ip, [sp, #4]
    8be8:	bl	5ae90 <fputs@plt+0x5657c>
    8bec:	subs	r4, r0, #0
    8bf0:	blt	771c <fputs@plt+0x2e08>
    8bf4:	b	7b9c <fputs@plt+0x3288>
    8bf8:	mov	r4, r0
    8bfc:	b	8aa8 <fputs@plt+0x4194>
    8c00:	ldr	r0, [pc, #1200]	; 90b8 <fputs@plt+0x47a4>
    8c04:	movw	r2, #1796	; 0x704
    8c08:	ldr	r1, [pc, #1196]	; 90bc <fputs@plt+0x47a8>
    8c0c:	ldr	r3, [pc, #1196]	; 90c0 <fputs@plt+0x47ac>
    8c10:	add	r0, pc, r0
    8c14:	add	r1, pc, r1
    8c18:	add	r3, pc, r3
    8c1c:	bl	5ac34 <fputs@plt+0x56320>
    8c20:	b	8aa0 <fputs@plt+0x418c>
    8c24:	mov	r4, r0
    8c28:	mov	r7, #0
    8c2c:	b	8ae8 <fputs@plt+0x41d4>
    8c30:	ldr	r0, [pc, #1164]	; 90c4 <fputs@plt+0x47b0>
    8c34:	movw	r2, #1186	; 0x4a2
    8c38:	ldr	r1, [pc, #1160]	; 90c8 <fputs@plt+0x47b4>
    8c3c:	ldr	r3, [pc, #1160]	; 90cc <fputs@plt+0x47b8>
    8c40:	add	r0, pc, r0
    8c44:	add	r1, pc, r1
    8c48:	add	r3, pc, r3
    8c4c:	bl	5ac34 <fputs@plt+0x56320>
    8c50:	b	8af4 <fputs@plt+0x41e0>
    8c54:	ldr	r0, [pc, #1140]	; 90d0 <fputs@plt+0x47bc>
    8c58:	movw	r2, #1153	; 0x481
    8c5c:	ldr	r1, [pc, #1136]	; 90d4 <fputs@plt+0x47c0>
    8c60:	ldr	r3, [pc, #1136]	; 90d8 <fputs@plt+0x47c4>
    8c64:	add	r0, pc, r0
    8c68:	add	r1, pc, r1
    8c6c:	add	r3, pc, r3
    8c70:	bl	5ac34 <fputs@plt+0x56320>
    8c74:	ldr	r0, [sp, #192]	; 0xc0
    8c78:	add	r1, sp, #248	; 0xf8
    8c7c:	add	r2, sp, #256	; 0x100
    8c80:	bl	13848 <fputs@plt+0xef34>
    8c84:	subs	r4, r0, #0
    8c88:	blt	8d58 <fputs@plt+0x4444>
    8c8c:	beq	5f9c <fputs@plt+0x1688>
    8c90:	ldr	r3, [pc, #1092]	; 90dc <fputs@plt+0x47c8>
    8c94:	add	r0, sp, #616	; 0x268
    8c98:	add	r3, pc, r3
    8c9c:	ldrb	r3, [r3]
    8ca0:	cmp	r3, #0
    8ca4:	movw	r3, #65056	; 0xfe20
    8ca8:	movt	r3, #65535	; 0xffff
    8cac:	beq	8d14 <fputs@plt+0x4400>
    8cb0:	add	sl, sp, #728	; 0x2d8
    8cb4:	ldrd	r2, [r3, sl]
    8cb8:	bl	b8e8 <fputs@plt+0x6fd4>
    8cbc:	ldr	r1, [pc, #1052]	; 90e0 <fputs@plt+0x47cc>
    8cc0:	mov	r2, r0
    8cc4:	mov	r0, #1
    8cc8:	add	r1, pc, r1
    8ccc:	bl	3f78 <__printf_chk@plt>
    8cd0:	b	5f9c <fputs@plt+0x1688>
    8cd4:	bl	5b610 <fputs@plt+0x56cfc>
    8cd8:	cmp	r0, #2
    8cdc:	ble	6064 <fputs@plt+0x1750>
    8ce0:	ldr	lr, [pc, #1020]	; 90e4 <fputs@plt+0x47d0>
    8ce4:	mov	r0, #3
    8ce8:	ldr	ip, [pc, #1016]	; 90e8 <fputs@plt+0x47d4>
    8cec:	mov	r1, r4
    8cf0:	ldr	r2, [pc, #1012]	; 90ec <fputs@plt+0x47d8>
    8cf4:	add	lr, pc, lr
    8cf8:	add	ip, pc, ip
    8cfc:	mov	r3, #2336	; 0x920
    8d00:	add	r2, pc, r2
    8d04:	str	lr, [sp]
    8d08:	str	ip, [sp, #4]
    8d0c:	bl	5ae90 <fputs@plt+0x5657c>
    8d10:	b	6064 <fputs@plt+0x1750>
    8d14:	add	ip, sp, #728	; 0x2d8
    8d18:	ldrd	r2, [r3, ip]
    8d1c:	bl	b8e8 <fputs@plt+0x6fd4>
    8d20:	movw	r3, #65064	; 0xfe28
    8d24:	add	lr, sp, #728	; 0x2d8
    8d28:	movt	r3, #65535	; 0xffff
    8d2c:	mov	r6, r0
    8d30:	add	r0, sp, #660	; 0x294
    8d34:	ldrd	r2, [r3, lr]
    8d38:	bl	b8e8 <fputs@plt+0x6fd4>
    8d3c:	ldr	r1, [pc, #940]	; 90f0 <fputs@plt+0x47dc>
    8d40:	mov	r3, r0
    8d44:	mov	r2, r6
    8d48:	mov	r0, #1
    8d4c:	add	r1, pc, r1
    8d50:	bl	3f78 <__printf_chk@plt>
    8d54:	b	5f9c <fputs@plt+0x1688>
    8d58:	bl	5b610 <fputs@plt+0x56cfc>
    8d5c:	cmp	r0, #2
    8d60:	ble	6064 <fputs@plt+0x1750>
    8d64:	ldr	lr, [pc, #904]	; 90f4 <fputs@plt+0x47e0>
    8d68:	mov	r0, #3
    8d6c:	ldr	ip, [pc, #900]	; 90f8 <fputs@plt+0x47e4>
    8d70:	mov	r1, r4
    8d74:	ldr	r2, [pc, #896]	; 90fc <fputs@plt+0x47e8>
    8d78:	add	lr, pc, lr
    8d7c:	add	ip, pc, ip
    8d80:	movw	r3, #2218	; 0x8aa
    8d84:	add	r2, pc, r2
    8d88:	str	lr, [sp]
    8d8c:	str	ip, [sp, #4]
    8d90:	bl	5ae90 <fputs@plt+0x5657c>
    8d94:	b	6064 <fputs@plt+0x1750>
    8d98:	bl	5b610 <fputs@plt+0x56cfc>
    8d9c:	cmp	r0, #2
    8da0:	ble	7b00 <fputs@plt+0x31ec>
    8da4:	ldr	lr, [pc, #852]	; 9100 <fputs@plt+0x47ec>
    8da8:	mov	r1, r7
    8dac:	ldr	ip, [pc, #848]	; 9104 <fputs@plt+0x47f0>
    8db0:	mov	r0, #3
    8db4:	ldr	r2, [pc, #844]	; 9108 <fputs@plt+0x47f4>
    8db8:	add	lr, pc, lr
    8dbc:	add	ip, pc, ip
    8dc0:	movw	r3, #1755	; 0x6db
    8dc4:	add	r2, pc, r2
    8dc8:	str	lr, [sp]
    8dcc:	str	ip, [sp, #4]
    8dd0:	ldr	r4, [sp, #204]	; 0xcc
    8dd4:	bl	5ae90 <fputs@plt+0x5657c>
    8dd8:	b	7b00 <fputs@plt+0x31ec>
    8ddc:	ldr	r0, [pc, #808]	; 910c <fputs@plt+0x47f8>
    8de0:	add	r0, pc, r0
    8de4:	b	7f54 <fputs@plt+0x3640>
    8de8:	mov	r3, r0
    8dec:	mov	r4, #0
    8df0:	mov	r0, r4
    8df4:	mov	r5, r3
    8df8:	bl	4140 <free@plt>
    8dfc:	ldr	r4, [sp, #204]	; 0xcc
    8e00:	b	8850 <fputs@plt+0x3f3c>
    8e04:	ldr	r0, [pc, #772]	; 9110 <fputs@plt+0x47fc>
    8e08:	movw	r1, #1766	; 0x6e6
    8e0c:	ldr	r2, [pc, #768]	; 9114 <fputs@plt+0x4800>
    8e10:	add	r0, pc, r0
    8e14:	add	r2, pc, r2
    8e18:	bl	5afc8 <fputs@plt+0x566b4>
    8e1c:	mov	r4, #0
    8e20:	b	7fd4 <fputs@plt+0x36c0>
    8e24:	b	8de8 <fputs@plt+0x44d4>
    8e28:	bl	5b610 <fputs@plt+0x56cfc>
    8e2c:	cmp	r0, #4
    8e30:	ble	7b04 <fputs@plt+0x31f0>
    8e34:	ldr	lr, [pc, #732]	; 9118 <fputs@plt+0x4804>
    8e38:	mov	r0, #5
    8e3c:	ldr	ip, [pc, #728]	; 911c <fputs@plt+0x4808>
    8e40:	mov	r1, #0
    8e44:	ldr	r2, [pc, #724]	; 9120 <fputs@plt+0x480c>
    8e48:	add	lr, pc, lr
    8e4c:	add	ip, pc, ip
    8e50:	movw	r3, #1785	; 0x6f9
    8e54:	add	r2, pc, r2
    8e58:	str	lr, [sp]
    8e5c:	str	ip, [sp, #4]
    8e60:	ldr	r4, [sp, #204]	; 0xcc
    8e64:	bl	5ae90 <fputs@plt+0x5657c>
    8e68:	b	7b00 <fputs@plt+0x31ec>
    8e6c:	b	8de8 <fputs@plt+0x44d4>
    8e70:	b	8aa0 <fputs@plt+0x418c>
    8e74:	ldr	r0, [pc, #680]	; 9124 <fputs@plt+0x4810>
    8e78:	movw	r2, #1426	; 0x592
    8e7c:	ldr	r1, [pc, #676]	; 9128 <fputs@plt+0x4814>
    8e80:	ldr	r3, [pc, #676]	; 912c <fputs@plt+0x4818>
    8e84:	add	r0, pc, r0
    8e88:	add	r1, pc, r1
    8e8c:	add	r3, pc, r3
    8e90:	bl	5ac34 <fputs@plt+0x56320>
    8e94:	b	8c24 <fputs@plt+0x4310>
    8e98:	ldr	r2, [pc, #656]	; 9130 <fputs@plt+0x481c>
    8e9c:	mov	r0, #5
    8ea0:	ldr	ip, [pc, #652]	; 9134 <fputs@plt+0x4820>
    8ea4:	mov	r1, #0
    8ea8:	add	r2, pc, r2
    8eac:	str	r2, [sp, #4]
    8eb0:	ldr	r2, [pc, #640]	; 9138 <fputs@plt+0x4824>
    8eb4:	add	ip, pc, ip
    8eb8:	str	r4, [sp, #8]
    8ebc:	movw	r3, #1777	; 0x6f1
    8ec0:	str	ip, [sp]
    8ec4:	add	r2, pc, r2
    8ec8:	bl	5ae90 <fputs@plt+0x5657c>
    8ecc:	b	7fd4 <fputs@plt+0x36c0>
    8ed0:	mov	r3, r0
    8ed4:	b	8df0 <fputs@plt+0x44dc>
    8ed8:	ldr	r0, [pc, #604]	; 913c <fputs@plt+0x4828>
    8edc:	movw	r1, #1773	; 0x6ed
    8ee0:	ldr	r2, [pc, #600]	; 9140 <fputs@plt+0x482c>
    8ee4:	add	r0, pc, r0
    8ee8:	add	r2, pc, r2
    8eec:	bl	5afc8 <fputs@plt+0x566b4>
    8ef0:	b	8e1c <fputs@plt+0x4508>
    8ef4:	b	8de8 <fputs@plt+0x44d4>
    8ef8:	b	8de8 <fputs@plt+0x44d4>
    8efc:	andeq	sl, r5, r4, asr #27
    8f00:	andeq	ip, r5, ip, lsl #19
    8f04:	ldrdeq	sl, [r5], -r8
    8f08:	andeq	sl, r5, r4, lsl #27
    8f0c:	andeq	ip, r5, ip, lsr #18
    8f10:	muleq	r5, r8, sp
    8f14:	andeq	sl, r5, r4, asr #26
    8f18:	andeq	ip, r5, r8, lsr #17
    8f1c:	andeq	sl, r5, r8, asr sp
    8f20:	andeq	sl, r5, ip, ror #24
    8f24:	andeq	ip, r5, ip, asr pc
    8f28:	andeq	sl, r5, r8, lsl sp
    8f2c:	andeq	sl, r5, ip, lsr #24
    8f30:	andeq	ip, r5, ip, asr #30
    8f34:	ldrdeq	sl, [r5], -r8
    8f38:	andeq	r4, r8, r5, asr #1
    8f3c:	ldrdeq	r4, [r8], -r8
    8f40:	muleq	r8, sp, r0
    8f44:	andeq	r4, r8, r8, asr r0
    8f48:	strdeq	r3, [r8], -ip
    8f4c:	andeq	r4, r8, r9, asr r0
    8f50:	andeq	r4, r8, sl, lsr r0
    8f54:	andeq	r4, r8, r3, lsr r0
    8f58:	andeq	r0, r0, r4, asr #8
    8f5c:	andeq	r4, r8, r0
    8f60:	andeq	sl, r5, r8, lsl sl
    8f64:	ldrdeq	ip, [r5], -r0
    8f68:	andeq	sl, r5, r4, asr #21
    8f6c:	andeq	r3, r8, r4, asr pc
    8f70:	andeq	sl, r5, ip, asr #18
    8f74:	andeq	ip, r5, r4, lsr #13
    8f78:	andeq	sl, r5, ip, asr sl
    8f7c:	andeq	r3, r8, r4, ror lr
    8f80:	ldrdeq	r3, [r8], -r4
    8f84:	muleq	r8, r9, lr
    8f88:			; <UNDEFINED> instruction: 0x00083eb8
    8f8c:	andeq	r3, r8, r1, ror lr
    8f90:	andeq	r3, r8, r8, ror #23
    8f94:	andeq	r3, r8, r0, asr #23
    8f98:	andeq	sl, r5, r0, asr #17
    8f9c:	andeq	ip, r5, r8, lsr #25
    8fa0:	andeq	sl, r5, ip, ror #18
    8fa4:	andeq	r3, r8, ip, ror sp
    8fa8:	andeq	r3, r8, ip, ror sp
    8fac:	andeq	r3, r8, r4, lsl #26
    8fb0:	ldrdeq	ip, [r5], -r4
    8fb4:	andeq	ip, r5, r8, asr #1
    8fb8:	andeq	ip, r5, r8, lsr ip
    8fbc:	andeq	sl, r5, r0, asr r7
    8fc0:	andeq	ip, r5, r4, asr #21
    8fc4:	strdeq	sl, [r5], -ip
    8fc8:	andeq	sl, r5, r0, lsl r7
    8fcc:	andeq	ip, r5, r4, asr sl
    8fd0:			; <UNDEFINED> instruction: 0x0005a7bc
    8fd4:	andeq	sl, r5, r0, lsl #31
    8fd8:	andeq	sl, r5, r4, ror pc
    8fdc:	andeq	sl, r5, r4, asr #13
    8fe0:	andeq	ip, r5, r4, lsr #23
    8fe4:	andeq	sl, r5, r0, ror r7
    8fe8:	muleq	r5, r0, fp
    8fec:	muleq	r8, r8, fp
    8ff0:	andeq	r3, r8, r0, lsr fp
    8ff4:	strdeq	sl, [r5], -r0
    8ff8:	andeq	ip, r5, r4, lsl #19
    8ffc:	muleq	r5, ip, r6
    9000:			; <UNDEFINED> instruction: 0x0005a5b0
    9004:	andeq	ip, r5, r4, asr #18
    9008:	andeq	sl, r5, ip, asr r6
    900c:	andeq	sl, r5, r0, ror r5
    9010:	andeq	ip, r5, r0, lsr #18
    9014:	andeq	sl, r5, ip, lsl r6
    9018:	andeq	r3, r8, sp, ror sl
    901c:	andeq	sl, r5, ip, lsl #10
    9020:			; <UNDEFINED> instruction: 0x0005c8bc
    9024:			; <UNDEFINED> instruction: 0x0005a5b8
    9028:	andeq	r3, r8, r4, lsl sl
    902c:	andeq	r3, r8, r8, asr #19
    9030:	ldrdeq	r3, [r8], -ip
    9034:	andeq	r3, r8, r8, lsr r7
    9038:	andeq	sl, r5, r0, asr #8
    903c:	andeq	ip, r5, ip, lsl #16
    9040:	andeq	sl, r5, ip, ror #9
    9044:	andeq	sl, r5, r0, lsl #8
    9048:	andeq	ip, r5, r0, lsl #17
    904c:	andeq	sl, r5, ip, lsr #9
    9050:	strdeq	ip, [r5], -r0
    9054:			; <UNDEFINED> instruction: 0x0005a3b0
    9058:	muleq	r5, r8, r7
    905c:	andeq	sl, r5, ip, asr r4
    9060:	strdeq	sl, [r5], -ip
    9064:	strdeq	sl, [r5], -ip
    9068:	andeq	sl, r5, r4, asr r2
    906c:	andeq	r3, r8, sl, lsl r8
    9070:	andeq	ip, r5, r0, lsl #12
    9074:	andeq	sl, r5, r4, ror #5
    9078:	andeq	sl, r5, ip, lsl #7
    907c:	andeq	sl, r5, r0, lsl r2
    9080:	muleq	r5, r0, r6
    9084:			; <UNDEFINED> instruction: 0x0005a2bc
    9088:			; <UNDEFINED> instruction: 0x0005c3b4
    908c:	muleq	r5, r0, r2
    9090:	ldrdeq	sl, [r5], -ip
    9094:	andeq	sl, r5, r0, ror r2
    9098:	andeq	sl, r5, r0, ror r2
    909c:	andeq	sl, r5, r4, asr #2
    90a0:	andeq	sl, r5, r8, asr #4
    90a4:	andeq	sl, r5, r8, asr #4
    90a8:	andeq	sl, r5, r0, asr r1
    90ac:	andeq	sl, r5, r0, asr #3
    90b0:	andeq	sl, r5, r4, ror #5
    90b4:	andeq	sl, r5, r4, lsl r2
    90b8:	ldrdeq	sl, [r5], -ip
    90bc:	ldrdeq	sl, [r5], -ip
    90c0:	andeq	sl, r5, ip, ror r0
    90c4:	andeq	sl, r5, ip, lsr #3
    90c8:	andeq	sl, r5, ip, lsr #3
    90cc:	strdeq	sl, [r5], -r8
    90d0:	andeq	sl, r5, r8, lsl #3
    90d4:	andeq	sl, r5, r8, lsl #3
    90d8:	andeq	sl, r5, r8, lsr r0
    90dc:	andeq	r3, r8, ip, ror #11
    90e0:			; <UNDEFINED> instruction: 0x0005c4b4
    90e4:	andeq	sl, r5, r4, asr #32
    90e8:	andeq	ip, r5, r0, asr r5
    90ec:	strdeq	sl, [r5], -r0
    90f0:	andeq	ip, r5, ip, asr #8
    90f4:	andeq	r9, r5, r0, asr #31
    90f8:	andeq	ip, r5, r4, ror #7
    90fc:	andeq	sl, r5, ip, rrx
    9100:	andeq	r9, r5, ip, lsl pc
    9104:			; <UNDEFINED> instruction: 0x0005bcb4
    9108:	andeq	sl, r5, ip, lsr #32
    910c:	andeq	sl, r5, r8, ror #3
    9110:	andeq	r9, r5, r0, ror #31
    9114:	andeq	r9, r5, r0, asr #29
    9118:	andeq	r9, r5, ip, lsl #29
    911c:	strdeq	fp, [r5], -r8
    9120:	muleq	r5, ip, pc	; <UNPREDICTABLE>
    9124:	andeq	r9, r5, r8, ror #30
    9128:	andeq	r9, r5, r8, ror #30
    912c:	andeq	r9, r5, r8, asr #27
    9130:	strdeq	fp, [r5], -r4
    9134:	andeq	r9, r5, r0, lsr #28
    9138:	andeq	r9, r5, ip, lsr #30
    913c:	andeq	r9, r5, ip, lsl #30
    9140:	andeq	r9, r5, ip, ror #27
    9144:	mov	fp, #0
    9148:	mov	lr, #0
    914c:	pop	{r1}		; (ldr r1, [sp], #4)
    9150:	mov	r2, sp
    9154:	push	{r2}		; (str r2, [sp, #-4]!)
    9158:	push	{r0}		; (str r0, [sp, #-4]!)
    915c:	ldr	sl, [pc, #40]	; 918c <fputs@plt+0x4878>
    9160:	add	r3, pc, #36	; 0x24
    9164:	add	sl, sl, r3
    9168:	ldr	ip, [pc, #32]	; 9190 <fputs@plt+0x487c>
    916c:	ldr	ip, [sl, ip]
    9170:	push	{ip}		; (str ip, [sp, #-4]!)
    9174:	ldr	r3, [pc, #24]	; 9194 <fputs@plt+0x4880>
    9178:	ldr	r3, [sl, r3]
    917c:	ldr	r0, [pc, #20]	; 9198 <fputs@plt+0x4884>
    9180:	ldr	r0, [sl, r0]
    9184:	bl	3eac <__libc_start_main@plt>
    9188:	bl	3de0 <abort@plt>
    918c:	andeq	r2, r8, ip, lsl #20
    9190:	andeq	r0, r0, r0, lsl #8
    9194:	andeq	r0, r0, ip, lsr #8
    9198:	andeq	r0, r0, r4, ror #8
    919c:	ldr	r3, [pc, #20]	; 91b8 <fputs@plt+0x48a4>
    91a0:	ldr	r2, [pc, #20]	; 91bc <fputs@plt+0x48a8>
    91a4:	add	r3, pc, r3
    91a8:	ldr	r2, [r3, r2]
    91ac:	cmp	r2, #0
    91b0:	bxeq	lr
    91b4:	b	3f00 <__gmon_start__@plt>
    91b8:	andeq	r2, r8, ip, ror #19
    91bc:	andeq	r0, r0, r8, lsl #8
    91c0:	ldr	r2, [pc, #60]	; 9204 <fputs@plt+0x48f0>
    91c4:	ldr	r0, [pc, #60]	; 9208 <fputs@plt+0x48f4>
    91c8:	add	r2, pc, r2
    91cc:	add	r0, pc, r0
    91d0:	add	r2, r2, #3
    91d4:	rsb	r2, r0, r2
    91d8:	push	{r3, lr}
    91dc:	cmp	r2, #6
    91e0:	ldr	r3, [pc, #36]	; 920c <fputs@plt+0x48f8>
    91e4:	add	r3, pc, r3
    91e8:	popls	{r3, pc}
    91ec:	ldr	r2, [pc, #28]	; 9210 <fputs@plt+0x48fc>
    91f0:	ldr	r3, [r3, r2]
    91f4:	cmp	r3, #0
    91f8:	popeq	{r3, pc}
    91fc:	blx	r3
    9200:	pop	{r3, pc}
    9204:	andeq	r2, r8, ip, lsr pc
    9208:	andeq	r2, r8, r8, lsr pc
    920c:	andeq	r2, r8, ip, lsr #19
    9210:	andeq	r0, r0, r4, lsl r4
    9214:	push	{r3, lr}
    9218:	ldr	r0, [pc, #64]	; 9260 <fputs@plt+0x494c>
    921c:	ldr	r3, [pc, #64]	; 9264 <fputs@plt+0x4950>
    9220:	add	r0, pc, r0
    9224:	ldr	r2, [pc, #60]	; 9268 <fputs@plt+0x4954>
    9228:	add	r3, pc, r3
    922c:	rsb	r3, r0, r3
    9230:	add	r2, pc, r2
    9234:	asr	r3, r3, #2
    9238:	add	r3, r3, r3, lsr #31
    923c:	asrs	r3, r3, #1
    9240:	popeq	{r3, pc}
    9244:	ldr	r1, [pc, #32]	; 926c <fputs@plt+0x4958>
    9248:	ldr	r2, [r2, r1]
    924c:	cmp	r2, #0
    9250:	popeq	{r3, pc}
    9254:	mov	r1, r3
    9258:	blx	r2
    925c:	pop	{r3, pc}
    9260:	andeq	r2, r8, r4, ror #29
    9264:	ldrdeq	r2, [r8], -ip
    9268:	andeq	r2, r8, r0, ror #18
    926c:	andeq	r0, r0, ip, lsl r4
    9270:	ldr	r2, [pc, #76]	; 92c4 <fputs@plt+0x49b0>
    9274:	push	{r3, lr}
    9278:	add	r2, pc, r2
    927c:	ldr	r3, [pc, #68]	; 92c8 <fputs@plt+0x49b4>
    9280:	ldrb	r2, [r2]
    9284:	add	r3, pc, r3
    9288:	cmp	r2, #0
    928c:	popne	{r3, pc}
    9290:	ldr	r2, [pc, #52]	; 92cc <fputs@plt+0x49b8>
    9294:	ldr	r3, [r3, r2]
    9298:	cmp	r3, #0
    929c:	beq	92ac <fputs@plt+0x4998>
    92a0:	ldr	r0, [pc, #40]	; 92d0 <fputs@plt+0x49bc>
    92a4:	add	r0, pc, r0
    92a8:	bl	48fc <__cxa_finalize@plt>
    92ac:	bl	91c0 <fputs@plt+0x48ac>
    92b0:	ldr	r3, [pc, #28]	; 92d4 <fputs@plt+0x49c0>
    92b4:	mov	r2, #1
    92b8:	add	r3, pc, r3
    92bc:	strb	r2, [r3]
    92c0:	pop	{r3, pc}
    92c4:	andeq	r2, r8, r8, lsr #31
    92c8:	andeq	r2, r8, ip, lsl #18
    92cc:	andeq	r0, r0, r0, ror #8
    92d0:	andeq	r2, r8, r0, asr r7
    92d4:	andeq	r2, r8, r8, ror #30
    92d8:	ldr	r0, [pc, #52]	; 9314 <fputs@plt+0x4a00>
    92dc:	push	{r3, lr}
    92e0:	add	r0, pc, r0
    92e4:	ldr	r3, [pc, #44]	; 9318 <fputs@plt+0x4a04>
    92e8:	ldr	r2, [r0]
    92ec:	add	r3, pc, r3
    92f0:	cmp	r2, #0
    92f4:	beq	930c <fputs@plt+0x49f8>
    92f8:	ldr	r2, [pc, #28]	; 931c <fputs@plt+0x4a08>
    92fc:	ldr	r3, [r3, r2]
    9300:	cmp	r3, #0
    9304:	beq	930c <fputs@plt+0x49f8>
    9308:	blx	r3
    930c:	pop	{r3, lr}
    9310:	b	9214 <fputs@plt+0x4900>
    9314:	andeq	r1, r8, r8, asr #3
    9318:	andeq	r2, r8, r4, lsr #17
    931c:	andeq	r0, r0, ip, lsl #8
    9320:	push	{r4, lr}
    9324:	mov	r4, r0
    9328:	ldr	r0, [r0]
    932c:	cmp	r0, #0
    9330:	popeq	{r4, pc}
    9334:	bl	2a770 <fputs@plt+0x25e5c>
    9338:	ldr	r0, [r4]
    933c:	bl	284f0 <fputs@plt+0x23bdc>
    9340:	ldr	r0, [r4]
    9344:	pop	{r4, lr}
    9348:	b	284ac <fputs@plt+0x23b98>
    934c:	ldr	r3, [pc, #320]	; 9494 <fputs@plt+0x4b80>
    9350:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9354:	add	fp, sp, #32
    9358:	ldr	r2, [pc, #312]	; 9498 <fputs@plt+0x4b84>
    935c:	sub	sp, sp, #28
    9360:	add	r3, pc, r3
    9364:	subs	r7, r0, #0
    9368:	ldr	r2, [r3, r2]
    936c:	ldr	r3, [r2]
    9370:	str	r2, [fp, #-56]	; 0xffffffc8
    9374:	str	r3, [fp, #-40]	; 0xffffffd8
    9378:	beq	9470 <fputs@plt+0x4b5c>
    937c:	ldr	r3, [pc, #280]	; 949c <fputs@plt+0x4b88>
    9380:	ldr	r6, [pc, r3]
    9384:	cmp	r6, #0
    9388:	beq	9460 <fputs@plt+0x4b4c>
    938c:	ldr	r4, [r6]
    9390:	cmp	r4, #0
    9394:	beq	9460 <fputs@plt+0x4b4c>
    9398:	ldr	r9, [pc, #256]	; 94a0 <fputs@plt+0x4b8c>
    939c:	add	r6, r6, #4
    93a0:	mov	r8, #0
    93a4:	add	r9, pc, r9
    93a8:	b	93d0 <fputs@plt+0x4abc>
    93ac:	mov	r0, r7
    93b0:	bl	1119c <fputs@plt+0xc888>
    93b4:	cmp	r0, #0
    93b8:	blt	9444 <fputs@plt+0x4b30>
    93bc:	cmp	r6, #0
    93c0:	beq	9460 <fputs@plt+0x4b4c>
    93c4:	ldr	r4, [r6], #4
    93c8:	cmp	r4, #0
    93cc:	beq	9460 <fputs@plt+0x4b4c>
    93d0:	mov	r0, r4
    93d4:	str	r4, [fp, #-44]	; 0xffffffd4
    93d8:	bl	42a8 <strlen@plt>
    93dc:	mov	ip, r9
    93e0:	cmp	r4, #0
    93e4:	add	lr, r0, #33	; 0x21
    93e8:	ldm	ip!, {r0, r1, r2, r3}
    93ec:	bic	lr, lr, #7
    93f0:	sub	sp, sp, lr
    93f4:	add	lr, sp, #18
    93f8:	mov	r5, sp
    93fc:	ldr	sl, [ip]
    9400:	mov	ip, sp
    9404:	stmia	ip!, {r0, r1, r2, r3}
    9408:	lsr	r3, sl, #16
    940c:	strh	sl, [ip], #2
    9410:	strb	r3, [ip]
    9414:	beq	9428 <fputs@plt+0x4b14>
    9418:	mov	r0, lr
    941c:	mov	r1, r4
    9420:	bl	3ff0 <stpcpy@plt>
    9424:	mov	lr, r0
    9428:	strb	r8, [lr]
    942c:	mov	r1, r5
    9430:	mov	r0, r7
    9434:	mov	r2, #0
    9438:	bl	10b50 <fputs@plt+0xc23c>
    943c:	cmp	r0, #0
    9440:	bge	93ac <fputs@plt+0x4a98>
    9444:	ldr	r1, [fp, #-56]	; 0xffffffc8
    9448:	ldr	r2, [fp, #-40]	; 0xffffffd8
    944c:	ldr	r3, [r1]
    9450:	cmp	r2, r3
    9454:	bne	9490 <fputs@plt+0x4b7c>
    9458:	sub	sp, fp, #32
    945c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9460:	mov	r0, r7
    9464:	bl	110ec <fputs@plt+0xc7d8>
    9468:	and	r0, r0, r0, asr #31
    946c:	b	9444 <fputs@plt+0x4b30>
    9470:	ldr	r0, [pc, #44]	; 94a4 <fputs@plt+0x4b90>
    9474:	movw	r2, #1452	; 0x5ac
    9478:	ldr	r1, [pc, #40]	; 94a8 <fputs@plt+0x4b94>
    947c:	ldr	r3, [pc, #40]	; 94ac <fputs@plt+0x4b98>
    9480:	add	r0, pc, r0
    9484:	add	r1, pc, r1
    9488:	add	r3, pc, r3
    948c:	bl	5ac34 <fputs@plt+0x56320>
    9490:	bl	453c <__stack_chk_fail@plt>
    9494:	andeq	r2, r8, r0, lsr r8
    9498:	andeq	r0, r0, r0, lsr r4
    949c:	ldrdeq	r2, [r8], -r8
    94a0:	andeq	r9, r5, r8, ror #20
    94a4:	andeq	r9, r5, ip, ror #18
    94a8:	andeq	r9, r5, ip, ror #18
    94ac:	strdeq	r9, [r5], -r4
    94b0:	ldr	r3, [pc, #2832]	; 9fc8 <fputs@plt+0x56b4>
    94b4:	ldr	r2, [pc, #2832]	; 9fcc <fputs@plt+0x56b8>
    94b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    94bc:	add	r3, pc, r3
    94c0:	sub	sp, sp, #308	; 0x134
    94c4:	subs	r6, r0, #0
    94c8:	str	r1, [sp, #44]	; 0x2c
    94cc:	ldr	r2, [r3, r2]
    94d0:	ldr	r3, [r2]
    94d4:	str	r2, [sp, #52]	; 0x34
    94d8:	str	r3, [sp, #300]	; 0x12c
    94dc:	beq	9f4c <fputs@plt+0x5638>
    94e0:	cmp	r1, #0
    94e4:	beq	9994 <fputs@plt+0x5080>
    94e8:	ldr	r1, [sp, #44]	; 0x2c
    94ec:	ldr	r4, [r1]
    94f0:	cmp	r4, #0
    94f4:	beq	9984 <fputs@plt+0x5070>
    94f8:	ldr	r3, [sp, #44]	; 0x2c
    94fc:	ldr	r2, [pc, #2764]	; 9fd0 <fputs@plt+0x56bc>
    9500:	add	r9, r3, #4
    9504:	ldr	r1, [pc, #2760]	; 9fd4 <fputs@plt+0x56c0>
    9508:	mov	sl, r3
    950c:	ldr	r3, [pc, #2756]	; 9fd8 <fputs@plt+0x56c4>
    9510:	add	r2, pc, r2
    9514:	add	r1, pc, r1
    9518:	add	r3, pc, r3
    951c:	str	r2, [sp, #60]	; 0x3c
    9520:	str	r1, [sp, #64]	; 0x40
    9524:	ldr	r2, [pc, #2736]	; 9fdc <fputs@plt+0x56c8>
    9528:	str	r3, [sp, #56]	; 0x38
    952c:	ldr	r1, [pc, #2732]	; 9fe0 <fputs@plt+0x56cc>
    9530:	add	r2, pc, r2
    9534:	ldr	r3, [pc, #2728]	; 9fe4 <fputs@plt+0x56d0>
    9538:	str	r2, [sp, #68]	; 0x44
    953c:	add	r1, pc, r1
    9540:	add	r3, pc, r3
    9544:	mov	r2, #0
    9548:	str	r1, [sp, #72]	; 0x48
    954c:	str	r3, [sp, #76]	; 0x4c
    9550:	b	9598 <fputs@plt+0x4c84>
    9554:	ldrb	r5, [r4, #1]
    9558:	cmp	r5, #0
    955c:	bne	95a4 <fputs@plt+0x4c90>
    9560:	cmp	r2, #0
    9564:	beq	9984 <fputs@plt+0x5070>
    9568:	mov	r0, r6
    956c:	bl	1119c <fputs@plt+0xc888>
    9570:	mov	r2, r5
    9574:	mov	fp, r0
    9578:	cmp	fp, #0
    957c:	blt	9854 <fputs@plt+0x4f40>
    9580:	cmp	r9, #0
    9584:	beq	9924 <fputs@plt+0x5010>
    9588:	ldr	r4, [sl, #4]!
    958c:	add	r9, r9, #4
    9590:	cmp	r4, #0
    9594:	beq	9924 <fputs@plt+0x5010>
    9598:	ldrb	r3, [r4]
    959c:	cmp	r3, #43	; 0x2b
    95a0:	beq	9554 <fputs@plt+0x4c40>
    95a4:	mov	r0, r4
    95a8:	bl	54d34 <fputs@plt+0x50420>
    95ac:	subs	r2, r0, #0
    95b0:	beq	9880 <fputs@plt+0x4f6c>
    95b4:	mov	r0, r4
    95b8:	mov	r3, #0
    95bc:	str	r3, [sp, #80]	; 0x50
    95c0:	bl	40ec <canonicalize_file_name@plt>
    95c4:	add	r7, sp, #88	; 0x58
    95c8:	mov	r2, r7
    95cc:	cmp	r0, #0
    95d0:	str	r0, [sp, #36]	; 0x24
    95d4:	mov	r0, #3
    95d8:	ldreq	r4, [r9, #-4]
    95dc:	ldrne	r4, [sp, #36]	; 0x24
    95e0:	mov	r1, r4
    95e4:	bl	44e8 <__xstat64@plt>
    95e8:	cmp	r0, #0
    95ec:	blt	9cd0 <fputs@plt+0x53bc>
    95f0:	ldr	r3, [sp, #104]	; 0x68
    95f4:	and	r2, r3, #61440	; 0xf000
    95f8:	cmp	r2, #32768	; 0x8000
    95fc:	beq	98a4 <fputs@plt+0x4f90>
    9600:	and	r3, r3, #45056	; 0xb000
    9604:	cmp	r3, #8192	; 0x2000
    9608:	bne	98ac <fputs@plt+0x4f98>
    960c:	cmp	r4, #0
    9610:	beq	9e20 <fputs@plt+0x550c>
    9614:	ldr	r1, [pc, #2508]	; 9fe8 <fputs@plt+0x56d4>
    9618:	mov	r0, r4
    961c:	add	r1, pc, r1
    9620:	bl	54dd4 <fputs@plt+0x504c0>
    9624:	cmp	r0, #0
    9628:	beq	98dc <fputs@plt+0x4fc8>
    962c:	bl	6113c <fputs@plt+0x5c828>
    9630:	cmp	r0, #0
    9634:	str	r0, [sp, #40]	; 0x28
    9638:	beq	99d8 <fputs@plt+0x50c4>
    963c:	add	r2, sp, #192	; 0xc0
    9640:	mov	r1, r4
    9644:	mov	r0, #3
    9648:	str	r2, [sp, #24]
    964c:	bl	44e8 <__xstat64@plt>
    9650:	cmp	r0, #0
    9654:	blt	999c <fputs@plt+0x5088>
    9658:	ldr	r1, [sp, #208]	; 0xd0
    965c:	ldr	r0, [sp, #40]	; 0x28
    9660:	and	r1, r1, #61440	; 0xf000
    9664:	ldrd	r2, [sp, #224]	; 0xe0
    9668:	cmp	r1, #24576	; 0x6000
    966c:	moveq	r1, #98	; 0x62
    9670:	movne	r1, #99	; 0x63
    9674:	bl	60098 <fputs@plt+0x5b784>
    9678:	cmp	r0, #0
    967c:	str	r0, [sp, #48]	; 0x30
    9680:	beq	9abc <fputs@plt+0x51a8>
    9684:	ldr	r3, [pc, #2400]	; 9fec <fputs@plt+0x56d8>
    9688:	add	r1, sp, #84	; 0x54
    968c:	ldr	r2, [pc, #2396]	; 9ff0 <fputs@plt+0x56dc>
    9690:	mov	r7, #0
    9694:	add	r3, pc, r3
    9698:	str	r3, [sp, #16]
    969c:	ldr	r3, [pc, #2384]	; 9ff4 <fputs@plt+0x56e0>
    96a0:	add	r2, pc, r2
    96a4:	str	r1, [sp, #28]
    96a8:	add	r3, pc, r3
    96ac:	str	r2, [sp, #20]
    96b0:	ldr	r4, [sp, #48]	; 0x30
    96b4:	str	r3, [sp, #32]
    96b8:	b	97c8 <fputs@plt+0x4eb4>
    96bc:	mov	r0, r4
    96c0:	bl	5f53c <fputs@plt+0x5ac28>
    96c4:	subs	r3, r0, #0
    96c8:	beq	9898 <fputs@plt+0x4f84>
    96cc:	str	r7, [sp]
    96d0:	mov	r1, r5
    96d4:	ldr	r0, [sp, #16]
    96d8:	ldr	r2, [sp, #20]
    96dc:	bl	51840 <fputs@plt+0x4cf2c>
    96e0:	subs	r5, r0, #0
    96e4:	beq	9ae8 <fputs@plt+0x51d4>
    96e8:	mov	r0, r6
    96ec:	mov	r1, r5
    96f0:	mov	r2, #0
    96f4:	bl	10b50 <fputs@plt+0xc23c>
    96f8:	subs	fp, r0, #0
    96fc:	blt	9b10 <fputs@plt+0x51fc>
    9700:	mov	r0, r4
    9704:	bl	6097c <fputs@plt+0x5c068>
    9708:	subs	r8, r0, #0
    970c:	beq	97ac <fputs@plt+0x4e98>
    9710:	mov	r0, #3
    9714:	mov	r1, r8
    9718:	add	r2, sp, #192	; 0xc0
    971c:	str	r7, [sp, #84]	; 0x54
    9720:	bl	44e8 <__xstat64@plt>
    9724:	subs	fp, r0, #0
    9728:	blt	9c1c <fputs@plt+0x5308>
    972c:	ldr	r3, [sp, #224]	; 0xe0
    9730:	add	r0, sp, #84	; 0x54
    9734:	ldr	ip, [sp, #228]	; 0xe4
    9738:	mov	r1, #1
    973c:	ldr	r8, [sp, #208]	; 0xd0
    9740:	lsr	r2, r3, #12
    9744:	bic	lr, ip, #4080	; 0xff0
    9748:	orr	r2, r2, ip, lsl #20
    974c:	bic	ip, lr, #15
    9750:	uxtb	lr, r3
    9754:	ubfx	r3, r3, #8, #12
    9758:	orr	ip, ip, r3
    975c:	and	r3, r8, #61440	; 0xf000
    9760:	cmp	r3, #24576	; 0x6000
    9764:	bic	r2, r2, #255	; 0xff
    9768:	orr	r2, r2, lr
    976c:	str	ip, [sp]
    9770:	str	r2, [sp, #4]
    9774:	movne	r3, #99	; 0x63
    9778:	moveq	r3, #98	; 0x62
    977c:	ldr	r2, [sp, #32]
    9780:	bl	41ac <__asprintf_chk@plt>
    9784:	cmp	r0, #0
    9788:	blt	9c34 <fputs@plt+0x5320>
    978c:	mov	r0, r6
    9790:	ldr	r1, [sp, #84]	; 0x54
    9794:	mov	r2, #0
    9798:	bl	10b50 <fputs@plt+0xc23c>
    979c:	subs	fp, r0, #0
    97a0:	blt	9c54 <fputs@plt+0x5340>
    97a4:	ldr	r0, [sp, #84]	; 0x54
    97a8:	bl	4140 <free@plt>
    97ac:	mov	r0, r4
    97b0:	bl	60258 <fputs@plt+0x5b944>
    97b4:	mov	r4, r0
    97b8:	mov	r0, r5
    97bc:	bl	4140 <free@plt>
    97c0:	cmp	r4, #0
    97c4:	beq	97ec <fputs@plt+0x4ed8>
    97c8:	mov	r0, r4
    97cc:	bl	5fb9c <fputs@plt+0x5b288>
    97d0:	subs	r5, r0, #0
    97d4:	bne	96bc <fputs@plt+0x4da8>
    97d8:	mov	r0, r4
    97dc:	bl	60258 <fputs@plt+0x5b944>
    97e0:	mov	r4, r0
    97e4:	cmp	r4, #0
    97e8:	bne	97c8 <fputs@plt+0x4eb4>
    97ec:	ldr	r2, [sp, #56]	; 0x38
    97f0:	mov	r0, r6
    97f4:	ldr	r1, [r2]
    97f8:	bl	4e0ac <fputs@plt+0x49798>
    97fc:	subs	fp, r0, #0
    9800:	movge	fp, #0
    9804:	blt	9c94 <fputs@plt+0x5380>
    9808:	ldr	r0, [sp, #48]	; 0x30
    980c:	bl	5f474 <fputs@plt+0x5ab60>
    9810:	ldr	r0, [sp, #40]	; 0x28
    9814:	bl	614b0 <fputs@plt+0x5cb9c>
    9818:	cmp	fp, #0
    981c:	blt	991c <fputs@plt+0x5008>
    9820:	mov	r4, #0
    9824:	mov	r5, r4
    9828:	ldr	r0, [sp, #80]	; 0x50
    982c:	bl	4140 <free@plt>
    9830:	mov	r0, r4
    9834:	bl	4140 <free@plt>
    9838:	mov	r0, r5
    983c:	bl	4140 <free@plt>
    9840:	ldr	r0, [sp, #36]	; 0x24
    9844:	bl	4140 <free@plt>
    9848:	cmp	fp, #0
    984c:	mov	r2, #1
    9850:	bge	9580 <fputs@plt+0x4c6c>
    9854:	bl	5b610 <fputs@plt+0x56cfc>
    9858:	cmp	r0, #2
    985c:	bgt	9bbc <fputs@plt+0x52a8>
    9860:	ldr	r1, [sp, #52]	; 0x34
    9864:	mov	r0, fp
    9868:	ldr	r2, [sp, #300]	; 0x12c
    986c:	ldr	r3, [r1]
    9870:	cmp	r2, r3
    9874:	bne	9e90 <fputs@plt+0x557c>
    9878:	add	sp, sp, #308	; 0x134
    987c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9880:	mov	r1, r4
    9884:	mov	r0, r6
    9888:	bl	10b50 <fputs@plt+0xc23c>
    988c:	mov	r2, #1
    9890:	mov	fp, r0
    9894:	b	9578 <fputs@plt+0x4c64>
    9898:	mov	r0, r4
    989c:	bl	60258 <fputs@plt+0x5b944>
    98a0:	b	97e0 <fputs@plt+0x4ecc>
    98a4:	tst	r3, #73	; 0x49
    98a8:	bne	99f8 <fputs@plt+0x50e4>
    98ac:	bl	5b610 <fputs@plt+0x56cfc>
    98b0:	cmp	r0, #2
    98b4:	bgt	9d34 <fputs@plt+0x5420>
    98b8:	mov	r5, #0
    98bc:	mvn	fp, #21
    98c0:	ldr	r0, [sp, #80]	; 0x50
    98c4:	bl	4140 <free@plt>
    98c8:	mov	r0, r5
    98cc:	bl	4140 <free@plt>
    98d0:	ldr	r0, [sp, #36]	; 0x24
    98d4:	bl	4140 <free@plt>
    98d8:	b	9860 <fputs@plt+0x4f4c>
    98dc:	bl	5b610 <fputs@plt+0x56cfc>
    98e0:	cmp	r0, #2
    98e4:	ble	9918 <fputs@plt+0x5004>
    98e8:	ldr	lr, [pc, #1800]	; 9ff8 <fputs@plt+0x56e4>
    98ec:	mov	r0, #3
    98f0:	ldr	ip, [pc, #1796]	; 9ffc <fputs@plt+0x56e8>
    98f4:	mov	r1, #0
    98f8:	ldr	r2, [pc, #1792]	; a000 <fputs@plt+0x56ec>
    98fc:	add	lr, pc, lr
    9900:	add	ip, pc, ip
    9904:	mov	r3, #151	; 0x97
    9908:	add	r2, pc, r2
    990c:	str	lr, [sp]
    9910:	str	ip, [sp, #4]
    9914:	bl	5ae90 <fputs@plt+0x5657c>
    9918:	mvn	fp, #21
    991c:	mov	r5, #0
    9920:	b	98c0 <fputs@plt+0x4fac>
    9924:	ldr	r1, [sp, #44]	; 0x2c
    9928:	ldr	r3, [r1]
    992c:	cmp	r3, #0
    9930:	beq	9994 <fputs@plt+0x5080>
    9934:	cmp	r2, #0
    9938:	bne	9994 <fputs@plt+0x5080>
    993c:	bl	5b610 <fputs@plt+0x56cfc>
    9940:	cmp	r0, #2
    9944:	mvnle	fp, #21
    9948:	ble	9860 <fputs@plt+0x4f4c>
    994c:	ldr	lr, [pc, #1712]	; a004 <fputs@plt+0x56f0>
    9950:	mov	r1, #0
    9954:	ldr	ip, [pc, #1708]	; a008 <fputs@plt+0x56f4>
    9958:	movw	r3, #930	; 0x3a2
    995c:	ldr	r2, [pc, #1704]	; a00c <fputs@plt+0x56f8>
    9960:	add	lr, pc, lr
    9964:	add	ip, pc, ip
    9968:	str	lr, [sp]
    996c:	add	r2, pc, r2
    9970:	str	ip, [sp, #4]
    9974:	mov	r0, #3
    9978:	mvn	fp, #21
    997c:	bl	5ae90 <fputs@plt+0x5657c>
    9980:	b	9860 <fputs@plt+0x4f4c>
    9984:	ldr	r1, [sp, #44]	; 0x2c
    9988:	ldr	r3, [r1]
    998c:	cmp	r3, #0
    9990:	bne	993c <fputs@plt+0x5028>
    9994:	mov	fp, #0
    9998:	b	9860 <fputs@plt+0x4f4c>
    999c:	bl	48cc <__errno_location@plt>
    99a0:	ldr	r4, [r0]
    99a4:	bl	5b610 <fputs@plt+0x56cfc>
    99a8:	cmp	r0, #2
    99ac:	ble	9658 <fputs@plt+0x4d44>
    99b0:	ldr	r3, [sp, #64]	; 0x40
    99b4:	mov	r1, r4
    99b8:	ldr	r2, [sp, #68]	; 0x44
    99bc:	mov	r0, #3
    99c0:	str	r3, [sp]
    99c4:	mov	r3, #161	; 0xa1
    99c8:	str	r2, [sp, #4]
    99cc:	ldr	r2, [sp, #60]	; 0x3c
    99d0:	bl	5ae90 <fputs@plt+0x5657c>
    99d4:	b	9658 <fputs@plt+0x4d44>
    99d8:	ldr	r0, [pc, #1584]	; a010 <fputs@plt+0x56fc>
    99dc:	mov	r1, #157	; 0x9d
    99e0:	ldr	r2, [pc, #1580]	; a014 <fputs@plt+0x5700>
    99e4:	add	r0, pc, r0
    99e8:	add	r2, pc, r2
    99ec:	bl	5afc8 <fputs@plt+0x566b4>
    99f0:	mov	fp, r0
    99f4:	b	9818 <fputs@plt+0x4f04>
    99f8:	mov	r0, r4
    99fc:	add	r1, sp, #80	; 0x50
    9a00:	bl	5e2a4 <fputs@plt+0x59990>
    9a04:	cmp	r0, #0
    9a08:	ble	9bfc <fputs@plt+0x52e8>
    9a0c:	mov	r0, r4
    9a10:	bl	48e4 <basename@plt>
    9a14:	mov	r1, #15
    9a18:	bl	4098 <__strndup@plt>
    9a1c:	subs	r8, r0, #0
    9a20:	beq	9db4 <fputs@plt+0x54a0>
    9a24:	ldr	r0, [pc, #1516]	; a018 <fputs@plt+0x5704>
    9a28:	mov	r1, r8
    9a2c:	add	r0, pc, r0
    9a30:	bl	4f7e8 <fputs@plt+0x4aed4>
    9a34:	subs	r5, r0, #0
    9a38:	beq	9de0 <fputs@plt+0x54cc>
    9a3c:	mov	r2, r7
    9a40:	mov	r0, #3
    9a44:	ldr	r1, [sp, #80]	; 0x50
    9a48:	bl	4704 <__lxstat64@plt>
    9a4c:	cmp	r0, #0
    9a50:	bne	9dac <fputs@plt+0x5498>
    9a54:	ldr	r3, [sp, #104]	; 0x68
    9a58:	and	r3, r3, #61440	; 0xf000
    9a5c:	cmp	r3, #40960	; 0xa000
    9a60:	beq	9cf4 <fputs@plt+0x53e0>
    9a64:	ldr	r0, [pc, #1456]	; a01c <fputs@plt+0x5708>
    9a68:	ldr	r1, [sp, #80]	; 0x50
    9a6c:	add	r0, pc, r0
    9a70:	bl	4f7e8 <fputs@plt+0x4aed4>
    9a74:	subs	r4, r0, #0
    9a78:	beq	9e94 <fputs@plt+0x5580>
    9a7c:	mov	r0, r8
    9a80:	bl	4140 <free@plt>
    9a84:	mov	r0, r6
    9a88:	mov	r1, r5
    9a8c:	mov	r2, #0
    9a90:	bl	10b50 <fputs@plt+0xc23c>
    9a94:	subs	fp, r0, #0
    9a98:	blt	9828 <fputs@plt+0x4f14>
    9a9c:	cmp	r4, #0
    9aa0:	beq	9828 <fputs@plt+0x4f14>
    9aa4:	mov	r0, r6
    9aa8:	mov	r1, r4
    9aac:	mov	r2, #0
    9ab0:	bl	10b50 <fputs@plt+0xc23c>
    9ab4:	mov	fp, r0
    9ab8:	b	9828 <fputs@plt+0x4f14>
    9abc:	bl	48cc <__errno_location@plt>
    9ac0:	ldr	fp, [r0]
    9ac4:	bl	5b610 <fputs@plt+0x56cfc>
    9ac8:	cmp	r0, #2
    9acc:	bgt	9b50 <fputs@plt+0x523c>
    9ad0:	cmp	fp, #0
    9ad4:	rsbgt	fp, fp, #0
    9ad8:	ldr	r2, [sp, #40]	; 0x28
    9adc:	cmp	r2, #0
    9ae0:	bne	9810 <fputs@plt+0x4efc>
    9ae4:	b	9818 <fputs@plt+0x4f04>
    9ae8:	ldr	r0, [pc, #1328]	; a020 <fputs@plt+0x570c>
    9aec:	mov	r1, #185	; 0xb9
    9af0:	ldr	r2, [pc, #1324]	; a024 <fputs@plt+0x5710>
    9af4:	add	r0, pc, r0
    9af8:	add	r2, pc, r2
    9afc:	bl	5afc8 <fputs@plt+0x566b4>
    9b00:	mov	fp, r0
    9b04:	mov	r0, r5
    9b08:	bl	4140 <free@plt>
    9b0c:	b	9808 <fputs@plt+0x4ef4>
    9b10:	bl	5b610 <fputs@plt+0x56cfc>
    9b14:	cmp	r0, #2
    9b18:	ble	9b04 <fputs@plt+0x51f0>
    9b1c:	ldr	r3, [pc, #1284]	; a028 <fputs@plt+0x5714>
    9b20:	mov	r1, fp
    9b24:	ldr	ip, [pc, #1280]	; a02c <fputs@plt+0x5718>
    9b28:	mov	r0, #3
    9b2c:	ldr	r2, [pc, #1276]	; a030 <fputs@plt+0x571c>
    9b30:	add	r3, pc, r3
    9b34:	add	ip, pc, ip
    9b38:	str	r3, [sp]
    9b3c:	add	r2, pc, r2
    9b40:	mov	r3, #189	; 0xbd
    9b44:	str	ip, [sp, #4]
    9b48:	bl	5ae90 <fputs@plt+0x5657c>
    9b4c:	b	9b00 <fputs@plt+0x51ec>
    9b50:	ldr	r2, [sp, #224]	; 0xe0
    9b54:	mov	r1, fp
    9b58:	ldr	r4, [sp, #228]	; 0xe4
    9b5c:	mov	r0, #3
    9b60:	ldr	lr, [pc, #1228]	; a034 <fputs@plt+0x5720>
    9b64:	lsr	ip, r2, #12
    9b68:	bic	r3, r4, #4080	; 0xff0
    9b6c:	orr	ip, ip, r4, lsl #20
    9b70:	bic	r3, r3, #15
    9b74:	uxtb	r4, r2
    9b78:	ubfx	r2, r2, #8, #12
    9b7c:	orr	r2, r3, r2
    9b80:	ldr	r5, [pc, #1200]	; a038 <fputs@plt+0x5724>
    9b84:	str	r2, [sp, #8]
    9b88:	bic	ip, ip, #255	; 0xff
    9b8c:	ldr	r2, [pc, #1192]	; a03c <fputs@plt+0x5728>
    9b90:	add	lr, pc, lr
    9b94:	orr	ip, ip, r4
    9b98:	add	r5, pc, r5
    9b9c:	str	ip, [sp, #12]
    9ba0:	mov	r3, #165	; 0xa5
    9ba4:	str	lr, [sp]
    9ba8:	add	r2, pc, r2
    9bac:	str	r5, [sp, #4]
    9bb0:	bl	5ae90 <fputs@plt+0x5657c>
    9bb4:	mov	fp, r0
    9bb8:	b	9ad8 <fputs@plt+0x51c4>
    9bbc:	ldr	r2, [pc, #1148]	; a040 <fputs@plt+0x572c>
    9bc0:	mov	r1, fp
    9bc4:	ldr	lr, [sl]
    9bc8:	mov	r0, #3
    9bcc:	add	r2, pc, r2
    9bd0:	ldr	ip, [pc, #1132]	; a044 <fputs@plt+0x5730>
    9bd4:	str	r2, [sp, #4]
    9bd8:	movw	r3, #926	; 0x39e
    9bdc:	ldr	r2, [pc, #1124]	; a048 <fputs@plt+0x5734>
    9be0:	add	ip, pc, ip
    9be4:	str	lr, [sp, #8]
    9be8:	str	ip, [sp]
    9bec:	add	r2, pc, r2
    9bf0:	bl	5ae90 <fputs@plt+0x5657c>
    9bf4:	mov	fp, r0
    9bf8:	b	9860 <fputs@plt+0x4f4c>
    9bfc:	ldr	r0, [pc, #1096]	; a04c <fputs@plt+0x5738>
    9c00:	mov	r1, r4
    9c04:	add	r0, pc, r0
    9c08:	bl	4f7e8 <fputs@plt+0x4aed4>
    9c0c:	subs	r5, r0, #0
    9c10:	beq	9e00 <fputs@plt+0x54ec>
    9c14:	mov	r4, #0
    9c18:	b	9a84 <fputs@plt+0x5170>
    9c1c:	bl	5b610 <fputs@plt+0x56cfc>
    9c20:	cmp	r0, #2
    9c24:	bgt	9cfc <fputs@plt+0x53e8>
    9c28:	ldr	r0, [sp, #84]	; 0x54
    9c2c:	bl	4140 <free@plt>
    9c30:	b	9b04 <fputs@plt+0x51f0>
    9c34:	ldr	r0, [pc, #1044]	; a050 <fputs@plt+0x573c>
    9c38:	mov	r1, #201	; 0xc9
    9c3c:	ldr	r2, [pc, #1040]	; a054 <fputs@plt+0x5740>
    9c40:	add	r0, pc, r0
    9c44:	add	r2, pc, r2
    9c48:	bl	5afc8 <fputs@plt+0x566b4>
    9c4c:	mov	fp, r0
    9c50:	b	9c28 <fputs@plt+0x5314>
    9c54:	bl	5b610 <fputs@plt+0x56cfc>
    9c58:	cmp	r0, #2
    9c5c:	ble	9c28 <fputs@plt+0x5314>
    9c60:	ldr	r3, [pc, #1008]	; a058 <fputs@plt+0x5744>
    9c64:	mov	r1, fp
    9c68:	ldr	ip, [pc, #1004]	; a05c <fputs@plt+0x5748>
    9c6c:	mov	r0, #3
    9c70:	ldr	r2, [pc, #1000]	; a060 <fputs@plt+0x574c>
    9c74:	add	r3, pc, r3
    9c78:	add	ip, pc, ip
    9c7c:	str	r3, [sp]
    9c80:	add	r2, pc, r2
    9c84:	mov	r3, #205	; 0xcd
    9c88:	str	ip, [sp, #4]
    9c8c:	bl	5ae90 <fputs@plt+0x5657c>
    9c90:	b	9c4c <fputs@plt+0x5338>
    9c94:	bl	5b610 <fputs@plt+0x56cfc>
    9c98:	cmp	r0, #2
    9c9c:	ble	9808 <fputs@plt+0x4ef4>
    9ca0:	ldr	r3, [sp, #76]	; 0x4c
    9ca4:	mov	r1, fp
    9ca8:	ldr	ip, [pc, #948]	; a064 <fputs@plt+0x5750>
    9cac:	mov	r0, #3
    9cb0:	ldr	r2, [sp, #72]	; 0x48
    9cb4:	add	ip, pc, ip
    9cb8:	str	r3, [sp]
    9cbc:	str	ip, [sp, #4]
    9cc0:	mov	r3, #213	; 0xd5
    9cc4:	bl	5ae90 <fputs@plt+0x5657c>
    9cc8:	mov	fp, r0
    9ccc:	b	9808 <fputs@plt+0x4ef4>
    9cd0:	bl	48cc <__errno_location@plt>
    9cd4:	ldr	fp, [r0]
    9cd8:	bl	5b610 <fputs@plt+0x56cfc>
    9cdc:	cmp	r0, #2
    9ce0:	bgt	9d70 <fputs@plt+0x545c>
    9ce4:	cmp	fp, #0
    9ce8:	rsbgt	fp, fp, #0
    9cec:	mov	r5, #0
    9cf0:	b	98c0 <fputs@plt+0x4fac>
    9cf4:	mov	r4, r0
    9cf8:	b	9a7c <fputs@plt+0x5168>
    9cfc:	ldr	r2, [pc, #868]	; a068 <fputs@plt+0x5754>
    9d00:	mov	r1, fp
    9d04:	ldr	ip, [pc, #864]	; a06c <fputs@plt+0x5758>
    9d08:	mov	r0, #3
    9d0c:	add	r2, pc, r2
    9d10:	str	r2, [sp, #4]
    9d14:	ldr	r2, [pc, #852]	; a070 <fputs@plt+0x575c>
    9d18:	add	ip, pc, ip
    9d1c:	str	r8, [sp, #8]
    9d20:	mov	r3, #197	; 0xc5
    9d24:	str	ip, [sp]
    9d28:	add	r2, pc, r2
    9d2c:	bl	5ae90 <fputs@plt+0x5657c>
    9d30:	b	9c4c <fputs@plt+0x5338>
    9d34:	ldr	r2, [pc, #824]	; a074 <fputs@plt+0x5760>
    9d38:	mov	r0, #3
    9d3c:	ldr	lr, [sl]
    9d40:	mov	r1, #0
    9d44:	add	r2, pc, r2
    9d48:	ldr	ip, [pc, #808]	; a078 <fputs@plt+0x5764>
    9d4c:	str	r2, [sp, #4]
    9d50:	movw	r3, #915	; 0x393
    9d54:	ldr	r2, [pc, #800]	; a07c <fputs@plt+0x5768>
    9d58:	add	ip, pc, ip
    9d5c:	str	lr, [sp, #8]
    9d60:	str	ip, [sp]
    9d64:	add	r2, pc, r2
    9d68:	bl	5ae90 <fputs@plt+0x5657c>
    9d6c:	b	98b8 <fputs@plt+0x4fa4>
    9d70:	ldr	lr, [pc, #776]	; a080 <fputs@plt+0x576c>
    9d74:	mov	r1, fp
    9d78:	ldr	ip, [pc, #772]	; a084 <fputs@plt+0x5770>
    9d7c:	mov	r0, #3
    9d80:	ldr	r2, [pc, #768]	; a088 <fputs@plt+0x5774>
    9d84:	add	lr, pc, lr
    9d88:	add	ip, pc, ip
    9d8c:	movw	r3, #878	; 0x36e
    9d90:	add	r2, pc, r2
    9d94:	str	lr, [sp]
    9d98:	str	ip, [sp, #4]
    9d9c:	bl	5ae90 <fputs@plt+0x5657c>
    9da0:	mov	fp, r0
    9da4:	mov	r5, #0
    9da8:	b	98c0 <fputs@plt+0x4fac>
    9dac:	mov	r4, #0
    9db0:	b	9a7c <fputs@plt+0x5168>
    9db4:	ldr	r0, [pc, #720]	; a08c <fputs@plt+0x5778>
    9db8:	movw	r1, #886	; 0x376
    9dbc:	ldr	r2, [pc, #716]	; a090 <fputs@plt+0x577c>
    9dc0:	add	r0, pc, r0
    9dc4:	add	r2, pc, r2
    9dc8:	bl	5afc8 <fputs@plt+0x566b4>
    9dcc:	mov	fp, r0
    9dd0:	mov	r5, #0
    9dd4:	mov	r0, r8
    9dd8:	bl	4140 <free@plt>
    9ddc:	b	98c0 <fputs@plt+0x4fac>
    9de0:	ldr	r0, [pc, #684]	; a094 <fputs@plt+0x5780>
    9de4:	movw	r1, #890	; 0x37a
    9de8:	ldr	r2, [pc, #680]	; a098 <fputs@plt+0x5784>
    9dec:	add	r0, pc, r0
    9df0:	add	r2, pc, r2
    9df4:	bl	5afc8 <fputs@plt+0x566b4>
    9df8:	mov	fp, r0
    9dfc:	b	9dd4 <fputs@plt+0x54c0>
    9e00:	ldr	r0, [pc, #660]	; a09c <fputs@plt+0x5788>
    9e04:	movw	r1, #902	; 0x386
    9e08:	ldr	r2, [pc, #656]	; a0a0 <fputs@plt+0x578c>
    9e0c:	add	r0, pc, r0
    9e10:	add	r2, pc, r2
    9e14:	bl	5afc8 <fputs@plt+0x566b4>
    9e18:	mov	fp, r0
    9e1c:	b	98c0 <fputs@plt+0x4fac>
    9e20:	ldr	r0, [pc, #636]	; a0a4 <fputs@plt+0x5790>
    9e24:	mov	r2, #148	; 0x94
    9e28:	ldr	r1, [pc, #632]	; a0a8 <fputs@plt+0x5794>
    9e2c:	ldr	r3, [pc, #632]	; a0ac <fputs@plt+0x5798>
    9e30:	add	r0, pc, r0
    9e34:	add	r1, pc, r1
    9e38:	add	r3, pc, r3
    9e3c:	bl	5ac34 <fputs@plt+0x56320>
    9e40:	mov	r5, r0
    9e44:	str	r4, [sp, #40]	; 0x28
    9e48:	ldr	r1, [sp, #40]	; 0x28
    9e4c:	cmp	r1, #0
    9e50:	beq	9e5c <fputs@plt+0x5548>
    9e54:	ldr	r0, [sp, #40]	; 0x28
    9e58:	bl	614b0 <fputs@plt+0x5cb9c>
    9e5c:	mov	r4, #0
    9e60:	mov	r6, r5
    9e64:	mov	r5, r4
    9e68:	ldr	r0, [sp, #80]	; 0x50
    9e6c:	bl	4140 <free@plt>
    9e70:	mov	r0, r4
    9e74:	bl	4140 <free@plt>
    9e78:	mov	r0, r5
    9e7c:	bl	4140 <free@plt>
    9e80:	ldr	r0, [sp, #36]	; 0x24
    9e84:	bl	4140 <free@plt>
    9e88:	mov	r0, r6
    9e8c:	bl	4818 <_Unwind_Resume@plt>
    9e90:	bl	453c <__stack_chk_fail@plt>
    9e94:	ldr	r0, [pc, #532]	; a0b0 <fputs@plt+0x579c>
    9e98:	movw	r1, #897	; 0x381
    9e9c:	ldr	r2, [pc, #528]	; a0b4 <fputs@plt+0x57a0>
    9ea0:	add	r0, pc, r0
    9ea4:	add	r2, pc, r2
    9ea8:	bl	5afc8 <fputs@plt+0x566b4>
    9eac:	b	9df8 <fputs@plt+0x54e4>
    9eb0:	mov	r5, r0
    9eb4:	b	9e48 <fputs@plt+0x5534>
    9eb8:	mov	r4, #0
    9ebc:	mov	r6, r0
    9ec0:	mov	r5, r4
    9ec4:	b	9e68 <fputs@plt+0x5554>
    9ec8:	b	9eb8 <fputs@plt+0x55a4>
    9ecc:	mov	r6, r0
    9ed0:	mov	r4, #0
    9ed4:	b	9e68 <fputs@plt+0x5554>
    9ed8:	b	9eb8 <fputs@plt+0x55a4>
    9edc:	mov	r6, r0
    9ee0:	mov	r0, r8
    9ee4:	mov	r4, #0
    9ee8:	bl	4140 <free@plt>
    9eec:	b	9e68 <fputs@plt+0x5554>
    9ef0:	b	9eb8 <fputs@plt+0x55a4>
    9ef4:	mov	r6, r0
    9ef8:	b	9e68 <fputs@plt+0x5554>
    9efc:	b	9eb8 <fputs@plt+0x55a4>
    9f00:	mov	r6, r0
    9f04:	mov	r5, #0
    9f08:	b	9ee0 <fputs@plt+0x55cc>
    9f0c:	b	9eb8 <fputs@plt+0x55a4>
    9f10:	b	9f00 <fputs@plt+0x55ec>
    9f14:	mov	r4, r0
    9f18:	mov	r5, #0
    9f1c:	mov	r0, r5
    9f20:	mov	r5, r4
    9f24:	bl	4140 <free@plt>
    9f28:	ldr	r0, [sp, #48]	; 0x30
    9f2c:	bl	5f474 <fputs@plt+0x5ab60>
    9f30:	b	9e48 <fputs@plt+0x5534>
    9f34:	b	9f14 <fputs@plt+0x5600>
    9f38:	b	9f14 <fputs@plt+0x5600>
    9f3c:	mov	r4, r0
    9f40:	b	9f1c <fputs@plt+0x5608>
    9f44:	b	9f14 <fputs@plt+0x5600>
    9f48:	b	9f14 <fputs@plt+0x5600>
    9f4c:	ldr	r0, [pc, #356]	; a0b8 <fputs@plt+0x57a4>
    9f50:	movw	r2, #858	; 0x35a
    9f54:	ldr	r1, [pc, #352]	; a0bc <fputs@plt+0x57a8>
    9f58:	ldr	r3, [pc, #352]	; a0c0 <fputs@plt+0x57ac>
    9f5c:	add	r0, pc, r0
    9f60:	add	r1, pc, r1
    9f64:	add	r3, pc, r3
    9f68:	bl	5ac34 <fputs@plt+0x56320>
    9f6c:	mov	r5, r0
    9f70:	b	9e54 <fputs@plt+0x5540>
    9f74:	b	9eb8 <fputs@plt+0x55a4>
    9f78:	mov	r5, r0
    9f7c:	b	9f28 <fputs@plt+0x5614>
    9f80:	mov	r2, #0
    9f84:	mov	r5, r0
    9f88:	str	r2, [sp, #40]	; 0x28
    9f8c:	b	9e48 <fputs@plt+0x5534>
    9f90:	mov	r1, #0
    9f94:	mov	r5, r0
    9f98:	str	r1, [sp, #40]	; 0x28
    9f9c:	b	9e48 <fputs@plt+0x5534>
    9fa0:	mov	r4, r0
    9fa4:	ldr	r0, [sp, #84]	; 0x54
    9fa8:	bl	4140 <free@plt>
    9fac:	b	9f1c <fputs@plt+0x5608>
    9fb0:	b	9f90 <fputs@plt+0x567c>
    9fb4:	b	9eb8 <fputs@plt+0x55a4>
    9fb8:	mov	r3, #0
    9fbc:	mov	r5, r0
    9fc0:	str	r3, [sp, #40]	; 0x28
    9fc4:	b	9e48 <fputs@plt+0x5534>
    9fc8:	ldrdeq	r2, [r8], -r4
    9fcc:	andeq	r0, r0, r0, lsr r4
    9fd0:	andeq	r9, r5, r0, ror #17
    9fd4:	andeq	r9, r5, r4, asr #16
    9fd8:	andeq	r2, r8, r8, lsr sp
    9fdc:	strdeq	r9, [r5], -r0
    9fe0:			; <UNDEFINED> instruction: 0x000598b4
    9fe4:	andeq	r9, r5, r8, lsl r8
    9fe8:	andeq	r9, r5, r0, asr r8
    9fec:	andeq	r9, r5, r0, lsl r8
    9ff0:			; <UNDEFINED> instruction: 0x000604b0
    9ff4:	andeq	r9, r5, r0, asr r8
    9ff8:	andeq	r9, r5, ip, asr r4
    9ffc:	andeq	r9, r5, r0, asr r5
    a000:	andeq	r9, r5, r8, ror #9
    a004:	andeq	r9, r5, ip, asr #7
    a008:	andeq	r9, r5, r0, asr #12
    a00c:	andeq	r9, r5, r4, lsl #9
    a010:	andeq	r9, r5, ip, lsl #8
    a014:	andeq	r9, r5, r0, ror r3
    a018:	andeq	r9, r5, ip, lsl #8
    a01c:	ldrdeq	r9, [r5], -r4
    a020:	strdeq	r9, [r5], -ip
    a024:	andeq	r9, r5, r0, ror #4
    a028:	andeq	r9, r5, r8, lsr #4
    a02c:	andeq	r9, r5, r4, lsl #7
    a030:			; <UNDEFINED> instruction: 0x000592b4
    a034:	andeq	r9, r5, r8, asr #3
    a038:	ldrdeq	r9, [r5], -ip
    a03c:	andeq	r9, r5, r8, asr #4
    a040:			; <UNDEFINED> instruction: 0x000593b8
    a044:	andeq	r9, r5, ip, asr #2
    a048:	andeq	r9, r5, r4, lsl #4
    a04c:	andeq	r9, r5, ip, lsr r2
    a050:			; <UNDEFINED> instruction: 0x000591b0
    a054:	andeq	r9, r5, r4, lsl r1
    a058:	andeq	r9, r5, r4, ror #1
    a05c:	andeq	r9, r5, r0, asr #4
    a060:	andeq	r9, r5, r0, ror r1
    a064:	andeq	r9, r5, ip, asr r2
    a068:	andeq	r9, r5, r4, asr #3
    a06c:	andeq	r9, r5, r0, asr #32
    a070:	andeq	r9, r5, r8, asr #1
    a074:	strdeq	r9, [r5], -ip
    a078:	ldrdeq	r8, [r5], -r4
    a07c:	andeq	r9, r5, ip, lsl #1
    a080:	andeq	r8, r5, r8, lsr #31
    a084:	muleq	r5, r8, r0
    a088:	andeq	r9, r5, r0, rrx
    a08c:	andeq	r9, r5, r0, lsr r0
    a090:	andeq	r8, r5, r8, ror #30
    a094:	andeq	r9, r5, r4
    a098:	andeq	r8, r5, ip, lsr pc
    a09c:	andeq	r8, r5, r4, ror #31
    a0a0:	andeq	r8, r5, ip, lsl pc
    a0a4:	andeq	r9, r5, r8, lsl r0
    a0a8:			; <UNDEFINED> instruction: 0x00058fbc
    a0ac:	ldrdeq	r8, [r5], -r0
    a0b0:	andeq	r8, r5, r0, asr pc
    a0b4:	andeq	r8, r5, r8, lsl #29
    a0b8:	muleq	r5, r0, lr
    a0bc:	muleq	r5, r0, lr
    a0c0:	andeq	r8, r5, r8, asr sp
    a0c4:	push	{r4, r5, r6, lr}
    a0c8:	subs	r4, r0, #0
    a0cc:	popeq	{r4, r5, r6, pc}
    a0d0:	mov	r6, #0
    a0d4:	b	a0e8 <fputs@plt+0x57d4>
    a0d8:	str	r5, [r3, #32]
    a0dc:	str	r6, [r4, #36]	; 0x24
    a0e0:	str	r6, [r4, #32]
    a0e4:	bl	4140 <free@plt>
    a0e8:	ldr	r3, [r4, #32]
    a0ec:	mov	r0, r4
    a0f0:	cmp	r3, #0
    a0f4:	ldrne	r2, [r4, #36]	; 0x24
    a0f8:	moveq	r5, r3
    a0fc:	strne	r2, [r3, #36]	; 0x24
    a100:	ldr	r3, [r4, #36]	; 0x24
    a104:	ldrne	r5, [r4, #32]
    a108:	cmp	r3, #0
    a10c:	bne	a0d8 <fputs@plt+0x57c4>
    a110:	str	r3, [r4, #36]	; 0x24
    a114:	mov	r0, r4
    a118:	str	r3, [r4, #32]
    a11c:	mov	r4, r5
    a120:	bl	4140 <free@plt>
    a124:	cmp	r5, #0
    a128:	bne	a0e8 <fputs@plt+0x57d4>
    a12c:	pop	{r4, r5, r6, pc}
    a130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a134:	add	fp, sp, #32
    a138:	ldr	r5, [pc, #3204]	; adc4 <fputs@plt+0x64b0>
    a13c:	sub	sp, sp, #412	; 0x19c
    a140:	ldr	r3, [pc, #3200]	; adc8 <fputs@plt+0x64b4>
    a144:	add	r5, pc, r5
    a148:	ldr	r8, [pc, #3196]	; adcc <fputs@plt+0x64b8>
    a14c:	mov	r0, #3
    a150:	sub	r2, fp, #212	; 0xd4
    a154:	ldr	r6, [r5, r3]
    a158:	add	r8, pc, r8
    a15c:	mov	r4, #0
    a160:	str	r4, [fp, #-340]	; 0xfffffeac
    a164:	mov	r1, r8
    a168:	str	r4, [fp, #-336]	; 0xfffffeb0
    a16c:	ldr	r3, [r6]
    a170:	str	r3, [fp, #-40]	; 0xffffffd8
    a174:	bl	44e8 <__xstat64@plt>
    a178:	subs	r9, r0, #0
    a17c:	blt	a1d0 <fputs@plt+0x58bc>
    a180:	ldr	r3, [fp, #-196]	; 0xffffff3c
    a184:	and	r3, r3, #61440	; 0xf000
    a188:	cmp	r3, #16384	; 0x4000
    a18c:	beq	a240 <fputs@plt+0x592c>
    a190:	bl	5b610 <fputs@plt+0x56cfc>
    a194:	cmp	r0, #2
    a198:	bgt	a200 <fputs@plt+0x58ec>
    a19c:	cmp	r9, #0
    a1a0:	mvnge	r0, #19
    a1a4:	blt	a1c0 <fputs@plt+0x58ac>
    a1a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
    a1ac:	ldr	r3, [r6]
    a1b0:	cmp	r2, r3
    a1b4:	bne	a8e8 <fputs@plt+0x5fd4>
    a1b8:	sub	sp, fp, #32
    a1bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a1c0:	bl	48cc <__errno_location@plt>
    a1c4:	ldr	r0, [r0]
    a1c8:	rsb	r0, r0, #0
    a1cc:	b	a1a8 <fputs@plt+0x5894>
    a1d0:	bl	48cc <__errno_location@plt>
    a1d4:	ldr	r7, [r0]
    a1d8:	cmp	r7, #2
    a1dc:	beq	a190 <fputs@plt+0x587c>
    a1e0:	cmp	r7, #20
    a1e4:	beq	a190 <fputs@plt+0x587c>
    a1e8:	bl	5b610 <fputs@plt+0x56cfc>
    a1ec:	cmp	r0, #2
    a1f0:	bgt	a384 <fputs@plt+0x5a70>
    a1f4:	eor	r0, r7, r7, asr #31
    a1f8:	rsb	r0, r0, r7, asr #31
    a1fc:	b	a1a8 <fputs@plt+0x5894>
    a200:	ldr	r2, [pc, #3016]	; add0 <fputs@plt+0x64bc>
    a204:	mov	r1, #0
    a208:	ldr	lr, [pc, #3012]	; add4 <fputs@plt+0x64c0>
    a20c:	movw	r3, #1491	; 0x5d3
    a210:	add	r2, pc, r2
    a214:	ldr	ip, [pc, #3004]	; add8 <fputs@plt+0x64c4>
    a218:	str	r2, [sp, #8]
    a21c:	add	lr, pc, lr
    a220:	ldr	r2, [pc, #2996]	; addc <fputs@plt+0x64c8>
    a224:	add	ip, pc, ip
    a228:	str	lr, [sp]
    a22c:	mov	r0, #3
    a230:	str	ip, [sp, #4]
    a234:	add	r2, pc, r2
    a238:	bl	5ae90 <fputs@plt+0x5657c>
    a23c:	b	a19c <fputs@plt+0x5888>
    a240:	sub	r8, fp, #332	; 0x14c
    a244:	str	r8, [fp, #-376]	; 0xfffffe88
    a248:	mov	r0, r8
    a24c:	bl	4a08c <fputs@plt+0x45778>
    a250:	subs	r7, r0, #0
    a254:	blt	a370 <fputs@plt+0x5a5c>
    a258:	sub	r9, fp, #316	; 0x13c
    a25c:	mov	r0, r9
    a260:	bl	4a264 <fputs@plt+0x45950>
    a264:	subs	r7, r0, #0
    a268:	blt	a3bc <fputs@plt+0x5aa8>
    a26c:	ldrb	r2, [fp, #-325]	; 0xfffffebb
    a270:	sub	r0, fp, #340	; 0x154
    a274:	ldrb	ip, [fp, #-330]	; 0xfffffeb6
    a278:	mov	r1, #1
    a27c:	ldrb	sl, [fp, #-331]	; 0xfffffeb5
    a280:	str	r2, [sp, #24]
    a284:	ldrb	r2, [fp, #-324]	; 0xfffffebc
    a288:	ldrb	r8, [fp, #-329]	; 0xfffffeb7
    a28c:	ldrb	r7, [fp, #-328]	; 0xfffffeb8
    a290:	str	r2, [sp, #28]
    a294:	ldrb	r2, [fp, #-322]	; 0xfffffebe
    a298:	ldrb	lr, [fp, #-327]	; 0xfffffeb9
    a29c:	str	ip, [sp, #4]
    a2a0:	ldrb	ip, [fp, #-326]	; 0xfffffeba
    a2a4:	str	r2, [sp, #36]	; 0x24
    a2a8:	ldrb	r2, [fp, #-317]	; 0xfffffec3
    a2ac:	str	sl, [sp]
    a2b0:	str	r8, [sp, #8]
    a2b4:	ldrb	sl, [fp, #-323]	; 0xfffffebd
    a2b8:	ldrb	r8, [fp, #-321]	; 0xfffffebf
    a2bc:	str	r7, [sp, #12]
    a2c0:	str	lr, [sp, #16]
    a2c4:	ldrb	r7, [fp, #-320]	; 0xfffffec0
    a2c8:	ldrb	lr, [fp, #-319]	; 0xfffffec1
    a2cc:	str	ip, [sp, #20]
    a2d0:	ldrb	ip, [fp, #-318]	; 0xfffffec2
    a2d4:	str	r2, [sp, #56]	; 0x38
    a2d8:	ldr	r2, [pc, #2816]	; ade0 <fputs@plt+0x64cc>
    a2dc:	ldrb	r3, [fp, #-332]	; 0xfffffeb4
    a2e0:	str	sl, [sp, #32]
    a2e4:	add	r2, pc, r2
    a2e8:	str	r8, [sp, #40]	; 0x28
    a2ec:	str	r7, [sp, #44]	; 0x2c
    a2f0:	str	lr, [sp, #48]	; 0x30
    a2f4:	str	ip, [sp, #52]	; 0x34
    a2f8:	bl	41ac <__asprintf_chk@plt>
    a2fc:	cmp	r0, #0
    a300:	blt	a5cc <fputs@plt+0x5cb8>
    a304:	mov	r1, r4
    a308:	ldr	r0, [fp, #-340]	; 0xfffffeac
    a30c:	bl	4194 <access@plt>
    a310:	cmp	r0, #0
    a314:	blt	a430 <fputs@plt+0x5b1c>
    a318:	ldr	r3, [pc, #2756]	; ade4 <fputs@plt+0x64d0>
    a31c:	add	r3, pc, r3
    a320:	ldrb	r4, [r3]
    a324:	cmp	r4, #0
    a328:	bne	a598 <fputs@plt+0x5c84>
    a32c:	bl	5b610 <fputs@plt+0x56cfc>
    a330:	cmp	r0, #2
    a334:	mvnle	r7, #16
    a338:	mvnle	sl, #0
    a33c:	bgt	a5e8 <fputs@plt+0x5cd4>
    a340:	mov	r0, sl
    a344:	bl	4ec84 <fputs@plt+0x4a370>
    a348:	ldr	r0, [fp, #-336]	; 0xfffffeb0
    a34c:	cmp	r0, #0
    a350:	beq	a360 <fputs@plt+0x5a4c>
    a354:	bl	42cc <unlink@plt>
    a358:	ldr	r0, [fp, #-336]	; 0xfffffeb0
    a35c:	bl	4140 <free@plt>
    a360:	ldr	r0, [fp, #-340]	; 0xfffffeac
    a364:	bl	4140 <free@plt>
    a368:	mov	r0, r7
    a36c:	b	a1a8 <fputs@plt+0x5894>
    a370:	bl	5b610 <fputs@plt+0x56cfc>
    a374:	cmp	r0, #2
    a378:	bgt	a3fc <fputs@plt+0x5ae8>
    a37c:	mov	r0, r7
    a380:	b	a1a8 <fputs@plt+0x5894>
    a384:	ldr	r2, [pc, #2652]	; ade8 <fputs@plt+0x64d4>
    a388:	mov	r1, r7
    a38c:	ldr	ip, [pc, #2648]	; adec <fputs@plt+0x64d8>
    a390:	movw	r3, #1487	; 0x5cf
    a394:	add	r2, pc, r2
    a398:	str	r2, [sp, #4]
    a39c:	ldr	r2, [pc, #2636]	; adf0 <fputs@plt+0x64dc>
    a3a0:	add	ip, pc, ip
    a3a4:	str	r8, [sp, #8]
    a3a8:	mov	r0, #3
    a3ac:	str	ip, [sp]
    a3b0:	add	r2, pc, r2
    a3b4:	bl	5ae90 <fputs@plt+0x5657c>
    a3b8:	b	a1a8 <fputs@plt+0x5894>
    a3bc:	bl	5b610 <fputs@plt+0x56cfc>
    a3c0:	cmp	r0, #2
    a3c4:	ble	a37c <fputs@plt+0x5a68>
    a3c8:	ldr	lr, [pc, #2596]	; adf4 <fputs@plt+0x64e0>
    a3cc:	mov	r1, r7
    a3d0:	ldr	ip, [pc, #2592]	; adf8 <fputs@plt+0x64e4>
    a3d4:	movw	r3, #1501	; 0x5dd
    a3d8:	ldr	r2, [pc, #2588]	; adfc <fputs@plt+0x64e8>
    a3dc:	add	lr, pc, lr
    a3e0:	add	ip, pc, ip
    a3e4:	str	lr, [sp]
    a3e8:	add	r2, pc, r2
    a3ec:	str	ip, [sp, #4]
    a3f0:	mov	r0, #3
    a3f4:	bl	5ae90 <fputs@plt+0x5657c>
    a3f8:	b	a1a8 <fputs@plt+0x5894>
    a3fc:	ldr	lr, [pc, #2556]	; ae00 <fputs@plt+0x64ec>
    a400:	mov	r1, r7
    a404:	ldr	ip, [pc, #2552]	; ae04 <fputs@plt+0x64f0>
    a408:	movw	r3, #1497	; 0x5d9
    a40c:	ldr	r2, [pc, #2548]	; ae08 <fputs@plt+0x64f4>
    a410:	add	lr, pc, lr
    a414:	add	ip, pc, ip
    a418:	str	lr, [sp]
    a41c:	add	r2, pc, r2
    a420:	str	ip, [sp, #4]
    a424:	mov	r0, #3
    a428:	bl	5ae90 <fputs@plt+0x5657c>
    a42c:	b	a1a8 <fputs@plt+0x5894>
    a430:	ldrb	sl, [fp, #-325]	; 0xfffffebb
    a434:	sub	r0, fp, #336	; 0x150
    a438:	ldrb	r2, [fp, #-326]	; 0xfffffeba
    a43c:	mov	r1, #1
    a440:	ldrb	r8, [fp, #-331]	; 0xfffffeb5
    a444:	ldrb	r7, [fp, #-330]	; 0xfffffeb6
    a448:	ldrb	r4, [fp, #-329]	; 0xfffffeb7
    a44c:	ldrb	lr, [fp, #-328]	; 0xfffffeb8
    a450:	ldrb	ip, [fp, #-327]	; 0xfffffeb9
    a454:	str	sl, [sp, #24]
    a458:	ldrb	sl, [fp, #-324]	; 0xfffffebc
    a45c:	str	r2, [sp, #20]
    a460:	ldrb	r2, [fp, #-317]	; 0xfffffec3
    a464:	str	sl, [sp, #28]
    a468:	str	r8, [sp]
    a46c:	ldrb	sl, [fp, #-323]	; 0xfffffebd
    a470:	ldrb	r8, [fp, #-322]	; 0xfffffebe
    a474:	str	r7, [sp, #4]
    a478:	str	r4, [sp, #8]
    a47c:	ldrb	r7, [fp, #-321]	; 0xfffffebf
    a480:	ldrb	r4, [fp, #-320]	; 0xfffffec0
    a484:	str	lr, [sp, #12]
    a488:	str	ip, [sp, #16]
    a48c:	ldrb	lr, [fp, #-319]	; 0xfffffec1
    a490:	ldrb	ip, [fp, #-318]	; 0xfffffec2
    a494:	str	r2, [sp, #56]	; 0x38
    a498:	ldr	r2, [pc, #2412]	; ae0c <fputs@plt+0x64f8>
    a49c:	ldrb	r3, [fp, #-332]	; 0xfffffeb4
    a4a0:	str	sl, [sp, #32]
    a4a4:	add	r2, pc, r2
    a4a8:	str	r8, [sp, #36]	; 0x24
    a4ac:	str	r7, [sp, #40]	; 0x28
    a4b0:	str	r4, [sp, #44]	; 0x2c
    a4b4:	str	lr, [sp, #48]	; 0x30
    a4b8:	str	ip, [sp, #52]	; 0x34
    a4bc:	bl	41ac <__asprintf_chk@plt>
    a4c0:	cmp	r0, #0
    a4c4:	blt	a870 <fputs@plt+0x5f5c>
    a4c8:	mov	r0, #1536	; 0x600
    a4cc:	bl	24a54 <fputs@plt+0x20140>
    a4d0:	add	r3, r0, #14
    a4d4:	mov	r0, #1536	; 0x600
    a4d8:	bic	r3, r3, #7
    a4dc:	sub	sp, sp, r3
    a4e0:	add	r7, sp, #64	; 0x40
    a4e4:	sub	sp, sp, #24
    a4e8:	bl	24aa8 <fputs@plt+0x20194>
    a4ec:	add	ip, sp, #64	; 0x40
    a4f0:	mov	r1, #256	; 0x100
    a4f4:	movt	r1, #8
    a4f8:	str	ip, [fp, #-344]	; 0xfffffea8
    a4fc:	add	r3, r0, #14
    a500:	mov	r4, r0
    a504:	ldr	r0, [pc, #2308]	; ae10 <fputs@plt+0x64fc>
    a508:	bic	r3, r3, #7
    a50c:	sub	sp, sp, r3
    a510:	add	r0, pc, r0
    a514:	add	r8, sp, #64	; 0x40
    a518:	str	r8, [fp, #-352]	; 0xfffffea0
    a51c:	bl	43c8 <open64@plt>
    a520:	subs	sl, r0, #0
    a524:	blt	a894 <fputs@plt+0x5f80>
    a528:	bl	5b610 <fputs@plt+0x56cfc>
    a52c:	cmp	r0, #5
    a530:	bgt	a8b4 <fputs@plt+0x5fa0>
    a534:	mov	r0, sl
    a538:	ldr	r1, [fp, #-344]	; 0xfffffea8
    a53c:	mov	r2, #12
    a540:	mov	r3, #1
    a544:	bl	51018 <fputs@plt+0x4c704>
    a548:	cmp	r0, #12
    a54c:	beq	a62c <fputs@plt+0x5d18>
    a550:	bl	5b610 <fputs@plt+0x56cfc>
    a554:	cmp	r0, #2
    a558:	mvnle	r7, #4
    a55c:	ble	a340 <fputs@plt+0x5a2c>
    a560:	ldr	lr, [pc, #2220]	; ae14 <fputs@plt+0x6500>
    a564:	mov	r1, #5
    a568:	ldr	ip, [pc, #2216]	; ae18 <fputs@plt+0x6504>
    a56c:	movw	r3, #1547	; 0x60b
    a570:	ldr	r2, [pc, #2212]	; ae1c <fputs@plt+0x6508>
    a574:	add	lr, pc, lr
    a578:	add	ip, pc, ip
    a57c:	str	lr, [sp]
    a580:	add	r2, pc, r2
    a584:	str	ip, [sp, #4]
    a588:	mov	r0, #3
    a58c:	mvn	r7, #4
    a590:	bl	5ae90 <fputs@plt+0x5657c>
    a594:	b	a340 <fputs@plt+0x5a2c>
    a598:	ldr	r0, [fp, #-340]	; 0xfffffeac
    a59c:	bl	42cc <unlink@plt>
    a5a0:	cmp	r0, #0
    a5a4:	bge	a430 <fputs@plt+0x5b1c>
    a5a8:	bl	48cc <__errno_location@plt>
    a5ac:	mov	r4, r0
    a5b0:	bl	5b610 <fputs@plt+0x56cfc>
    a5b4:	ldr	r1, [r4]
    a5b8:	cmp	r0, #2
    a5bc:	bgt	a9a8 <fputs@plt+0x6094>
    a5c0:	rsb	r7, r1, #0
    a5c4:	mvn	sl, #0
    a5c8:	b	a340 <fputs@plt+0x5a2c>
    a5cc:	ldr	r0, [pc, #2124]	; ae20 <fputs@plt+0x650c>
    a5d0:	movw	r1, #1505	; 0x5e1
    a5d4:	ldr	r2, [pc, #2120]	; ae24 <fputs@plt+0x6510>
    a5d8:	add	r0, pc, r0
    a5dc:	add	r2, pc, r2
    a5e0:	bl	5afc8 <fputs@plt+0x566b4>
    a5e4:	b	a1a8 <fputs@plt+0x5894>
    a5e8:	ldr	r2, [fp, #-340]	; 0xfffffeac
    a5ec:	mov	r1, r4
    a5f0:	ldr	lr, [pc, #2096]	; ae28 <fputs@plt+0x6514>
    a5f4:	movw	r3, #1516	; 0x5ec
    a5f8:	ldr	ip, [pc, #2092]	; ae2c <fputs@plt+0x6518>
    a5fc:	mov	r0, #3
    a600:	str	r2, [sp, #8]
    a604:	add	lr, pc, lr
    a608:	ldr	r2, [pc, #2080]	; ae30 <fputs@plt+0x651c>
    a60c:	add	ip, pc, ip
    a610:	str	lr, [sp]
    a614:	mvn	r7, #16
    a618:	str	ip, [sp, #4]
    a61c:	add	r2, pc, r2
    a620:	mvn	sl, #0
    a624:	bl	5ae90 <fputs@plt+0x5657c>
    a628:	b	a340 <fputs@plt+0x5a2c>
    a62c:	bl	5b610 <fputs@plt+0x56cfc>
    a630:	cmp	r0, #5
    a634:	bgt	a974 <fputs@plt+0x6060>
    a638:	mov	r3, #1536	; 0x600
    a63c:	mov	r0, #0
    a640:	str	r3, [sp]
    a644:	mov	r1, r7
    a648:	ldr	r2, [fp, #-344]	; 0xfffffea8
    a64c:	mov	r3, #12
    a650:	bl	24afc <fputs@plt+0x201e8>
    a654:	bl	5b610 <fputs@plt+0x56cfc>
    a658:	cmp	r0, #5
    a65c:	bgt	a940 <fputs@plt+0x602c>
    a660:	ldr	r8, [pc, #1996]	; ae34 <fputs@plt+0x6520>
    a664:	mov	r3, #12
    a668:	ldr	r2, [fp, #-344]	; 0xfffffea8
    a66c:	mov	r1, r7
    a670:	add	r8, pc, r8
    a674:	ldr	r0, [fp, #-352]	; 0xfffffea0
    a678:	bl	24ce4 <fputs@plt+0x203d0>
    a67c:	ldrd	r2, [r8]
    a680:	orrs	ip, r2, r3
    a684:	beq	ad60 <fputs@plt+0x644c>
    a688:	mov	r0, #0
    a68c:	bl	557f4 <fputs@plt+0x50ee0>
    a690:	sub	lr, fp, #512	; 0x200
    a694:	ldrd	r2, [r8]
    a698:	strd	r2, [lr, #148]	; 0x94
    a69c:	strd	r0, [lr, #140]	; 0x8c
    a6a0:	mov	r0, sl
    a6a4:	bl	4ec84 <fputs@plt+0x4a370>
    a6a8:	mov	r1, #1
    a6ac:	ldr	r0, [fp, #-336]	; 0xfffffeb0
    a6b0:	movt	r1, #8
    a6b4:	bl	53c20 <fputs@plt+0x4f30c>
    a6b8:	subs	sl, r0, #0
    a6bc:	blt	a8ec <fputs@plt+0x5fd8>
    a6c0:	mov	r2, #73	; 0x49
    a6c4:	mov	r1, #1
    a6c8:	movt	r2, #128	; 0x80
    a6cc:	bl	54894 <fputs@plt+0x4ff80>
    a6d0:	cmp	r0, #0
    a6d4:	blt	aa58 <fputs@plt+0x6144>
    a6d8:	sub	ip, fp, #512	; 0x200
    a6dc:	sub	r7, fp, #300	; 0x12c
    a6e0:	ldrd	r2, [ip, #148]	; 0x94
    a6e4:	ldrd	r0, [ip, #140]	; 0x8c
    a6e8:	bl	62144 <fputs@plt+0x5d830>
    a6ec:	mov	r2, #88	; 0x58
    a6f0:	str	r0, [fp, #-372]	; 0xfffffe8c
    a6f4:	mov	r0, r7
    a6f8:	str	r1, [fp, #-356]	; 0xfffffe9c
    a6fc:	mov	r1, #0
    a700:	bl	4014 <memset@plt>
    a704:	ldr	r2, [pc, #1836]	; ae38 <fputs@plt+0x6524>
    a708:	ldr	r3, [pc, #1836]	; ae3c <fputs@plt+0x6528>
    a70c:	add	r2, pc, r2
    a710:	ldr	ip, [fp, #-376]	; 0xfffffe88
    a714:	add	r3, pc, r3
    a718:	str	r4, [fp, #-220]	; 0xffffff24
    a71c:	ldm	r2, {r0, r1}
    a720:	ldr	lr, [r3]
    a724:	ldr	r8, [r3, #4]
    a728:	stm	r7, {r0, r1}
    a72c:	ldm	ip, {r0, r1, r2, r3}
    a730:	ldr	ip, [fp, #-372]	; 0xfffffe8c
    a734:	str	r8, [fp, #-232]	; 0xffffff18
    a738:	str	lr, [fp, #-236]	; 0xffffff14
    a73c:	mul	r8, r8, ip
    a740:	ldr	ip, [fp, #-356]	; 0xfffffe9c
    a744:	mla	r8, lr, ip, r8
    a748:	sub	ip, fp, #284	; 0x11c
    a74c:	stm	ip, {r0, r1, r2, r3}
    a750:	mov	ip, #1536	; 0x600
    a754:	ldr	r3, [fp, #-372]	; 0xfffffe8c
    a758:	str	r8, [fp, #-380]	; 0xfffffe84
    a75c:	sub	r8, fp, #512	; 0x200
    a760:	strh	ip, [fp, #-228]	; 0xffffff1c
    a764:	sub	ip, fp, #268	; 0x10c
    a768:	umull	r2, r3, r3, lr
    a76c:	strd	r2, [r8, #148]	; 0x94
    a770:	mov	r2, #88	; 0x58
    a774:	ldr	lr, [fp, #-360]	; 0xfffffe98
    a778:	mov	r3, #0
    a77c:	strd	r2, [fp, #-252]	; 0xffffff04
    a780:	ldm	r9, {r0, r1, r2, r3}
    a784:	ldr	r9, [fp, #-380]	; 0xfffffe84
    a788:	add	r9, r9, lr
    a78c:	str	r9, [fp, #-360]	; 0xfffffe98
    a790:	ldrd	r8, [r8, #148]	; 0x94
    a794:	strd	r8, [fp, #-244]	; 0xffffff0c
    a798:	stm	ip, {r0, r1, r2, r3}
    a79c:	mov	r1, r7
    a7a0:	mov	r3, #0
    a7a4:	mov	r0, sl
    a7a8:	mov	r2, #88	; 0x58
    a7ac:	bl	51268 <fputs@plt+0x4c954>
    a7b0:	subs	r7, r0, #0
    a7b4:	blt	a9e4 <fputs@plt+0x60d0>
    a7b8:	ldr	r1, [fp, #-352]	; 0xfffffea0
    a7bc:	mov	r2, r4
    a7c0:	mov	r3, #0
    a7c4:	mov	r0, sl
    a7c8:	bl	51268 <fputs@plt+0x4c954>
    a7cc:	subs	r7, r0, #0
    a7d0:	blt	aaa0 <fputs@plt+0x618c>
    a7d4:	ldr	r0, [fp, #-336]	; 0xfffffeb0
    a7d8:	ldr	r1, [fp, #-340]	; 0xfffffeac
    a7dc:	bl	4788 <link@plt>
    a7e0:	cmp	r0, #0
    a7e4:	blt	aae0 <fputs@plt+0x61cc>
    a7e8:	bl	50c08 <fputs@plt+0x4c2f4>
    a7ec:	cmp	r0, #0
    a7f0:	bne	ad98 <fputs@plt+0x6484>
    a7f4:	ldr	ip, [pc, #1604]	; ae40 <fputs@plt+0x652c>
    a7f8:	mov	r7, #1
    a7fc:	ldr	r8, [pc, #1600]	; ae44 <fputs@plt+0x6530>
    a800:	mov	r4, #0
    a804:	add	ip, pc, ip
    a808:	sub	r9, fp, #332	; 0x14c
    a80c:	str	ip, [fp, #-348]	; 0xfffffea4
    a810:	add	r8, pc, r8
    a814:	b	a83c <fputs@plt+0x5f28>
    a818:	ldr	ip, [fp, #-344]	; 0xfffffea8
    a81c:	mov	r0, #1
    a820:	mov	r1, r8
    a824:	ldrb	r2, [ip, r4]
    a828:	bl	3f78 <__printf_chk@plt>
    a82c:	cmp	r7, #12
    a830:	beq	ab2c <fputs@plt+0x6218>
    a834:	add	r7, r7, #1
    a838:	add	r4, r4, #1
    a83c:	cmp	r4, #0
    a840:	beq	ad80 <fputs@plt+0x646c>
    a844:	mov	r0, r4
    a848:	mov	r1, #3
    a84c:	bl	61ae4 <fputs@plt+0x5d1d0>
    a850:	cmp	r1, #0
    a854:	bne	a818 <fputs@plt+0x5f04>
    a858:	ldr	r3, [pc, #1512]	; ae48 <fputs@plt+0x6534>
    a85c:	mov	r0, #45	; 0x2d
    a860:	ldr	r3, [r5, r3]
    a864:	ldr	r1, [r3]
    a868:	bl	47c4 <_IO_putc@plt>
    a86c:	b	a818 <fputs@plt+0x5f04>
    a870:	ldr	r0, [pc, #1492]	; ae4c <fputs@plt+0x6538>
    a874:	movw	r1, #1524	; 0x5f4
    a878:	ldr	r2, [pc, #1488]	; ae50 <fputs@plt+0x653c>
    a87c:	mvn	sl, #0
    a880:	add	r0, pc, r0
    a884:	add	r2, pc, r2
    a888:	bl	5afc8 <fputs@plt+0x566b4>
    a88c:	mov	r7, r0
    a890:	b	a340 <fputs@plt+0x5a2c>
    a894:	bl	48cc <__errno_location@plt>
    a898:	mov	r4, r0
    a89c:	bl	5b610 <fputs@plt+0x56cfc>
    a8a0:	ldr	r1, [r4]
    a8a4:	cmp	r0, #2
    a8a8:	bgt	aa24 <fputs@plt+0x6110>
    a8ac:	rsb	r7, r1, #0
    a8b0:	b	a340 <fputs@plt+0x5a2c>
    a8b4:	ldr	lr, [pc, #1432]	; ae54 <fputs@plt+0x6540>
    a8b8:	mov	r1, #0
    a8bc:	ldr	ip, [pc, #1428]	; ae58 <fputs@plt+0x6544>
    a8c0:	movw	r3, #1544	; 0x608
    a8c4:	ldr	r2, [pc, #1424]	; ae5c <fputs@plt+0x6548>
    a8c8:	add	lr, pc, lr
    a8cc:	add	ip, pc, ip
    a8d0:	str	lr, [sp]
    a8d4:	add	r2, pc, r2
    a8d8:	str	ip, [sp, #4]
    a8dc:	mov	r0, #6
    a8e0:	bl	5ae90 <fputs@plt+0x5657c>
    a8e4:	b	a534 <fputs@plt+0x5c20>
    a8e8:	bl	453c <__stack_chk_fail@plt>
    a8ec:	bl	48cc <__errno_location@plt>
    a8f0:	mov	r4, r0
    a8f4:	bl	5b610 <fputs@plt+0x56cfc>
    a8f8:	ldr	r1, [r4]
    a8fc:	cmp	r0, #2
    a900:	ble	a8ac <fputs@plt+0x5f98>
    a904:	ldr	r2, [fp, #-336]	; 0xfffffeb0
    a908:	mov	r0, #3
    a90c:	ldr	lr, [pc, #1356]	; ae60 <fputs@plt+0x654c>
    a910:	movw	r3, #1566	; 0x61e
    a914:	ldr	ip, [pc, #1352]	; ae64 <fputs@plt+0x6550>
    a918:	str	r2, [sp, #8]
    a91c:	add	lr, pc, lr
    a920:	ldr	r2, [pc, #1344]	; ae68 <fputs@plt+0x6554>
    a924:	add	ip, pc, ip
    a928:	str	lr, [sp]
    a92c:	str	ip, [sp, #4]
    a930:	add	r2, pc, r2
    a934:	bl	5ae90 <fputs@plt+0x5657c>
    a938:	ldr	r1, [r4]
    a93c:	b	a8ac <fputs@plt+0x5f98>
    a940:	ldr	lr, [pc, #1316]	; ae6c <fputs@plt+0x6558>
    a944:	mov	r1, #0
    a948:	ldr	ip, [pc, #1312]	; ae70 <fputs@plt+0x655c>
    a94c:	movw	r3, #1555	; 0x613
    a950:	ldr	r2, [pc, #1308]	; ae74 <fputs@plt+0x6560>
    a954:	add	lr, pc, lr
    a958:	add	ip, pc, ip
    a95c:	str	lr, [sp]
    a960:	add	r2, pc, r2
    a964:	str	ip, [sp, #4]
    a968:	mov	r0, #6
    a96c:	bl	5ae90 <fputs@plt+0x5657c>
    a970:	b	a660 <fputs@plt+0x5d4c>
    a974:	ldr	lr, [pc, #1276]	; ae78 <fputs@plt+0x6564>
    a978:	mov	r1, #0
    a97c:	ldr	ip, [pc, #1272]	; ae7c <fputs@plt+0x6568>
    a980:	mov	r3, #1552	; 0x610
    a984:	ldr	r2, [pc, #1268]	; ae80 <fputs@plt+0x656c>
    a988:	add	lr, pc, lr
    a98c:	add	ip, pc, ip
    a990:	str	lr, [sp]
    a994:	add	r2, pc, r2
    a998:	str	ip, [sp, #4]
    a99c:	mov	r0, #6
    a9a0:	bl	5ae90 <fputs@plt+0x5657c>
    a9a4:	b	a638 <fputs@plt+0x5d24>
    a9a8:	ldr	r2, [fp, #-340]	; 0xfffffeac
    a9ac:	mov	r0, #3
    a9b0:	ldr	lr, [pc, #1228]	; ae84 <fputs@plt+0x6570>
    a9b4:	movw	r3, #1511	; 0x5e7
    a9b8:	ldr	ip, [pc, #1224]	; ae88 <fputs@plt+0x6574>
    a9bc:	str	r2, [sp, #8]
    a9c0:	add	lr, pc, lr
    a9c4:	ldr	r2, [pc, #1216]	; ae8c <fputs@plt+0x6578>
    a9c8:	add	ip, pc, ip
    a9cc:	str	lr, [sp]
    a9d0:	str	ip, [sp, #4]
    a9d4:	add	r2, pc, r2
    a9d8:	bl	5ae90 <fputs@plt+0x5657c>
    a9dc:	ldr	r1, [r4]
    a9e0:	b	a5c0 <fputs@plt+0x5cac>
    a9e4:	bl	5b610 <fputs@plt+0x56cfc>
    a9e8:	cmp	r0, #2
    a9ec:	ble	a340 <fputs@plt+0x5a2c>
    a9f0:	ldr	lr, [pc, #1176]	; ae90 <fputs@plt+0x657c>
    a9f4:	mov	r1, r7
    a9f8:	ldr	ip, [pc, #1172]	; ae94 <fputs@plt+0x6580>
    a9fc:	movw	r3, #1589	; 0x635
    aa00:	ldr	r2, [pc, #1168]	; ae98 <fputs@plt+0x6584>
    aa04:	add	lr, pc, lr
    aa08:	add	ip, pc, ip
    aa0c:	str	lr, [sp]
    aa10:	add	r2, pc, r2
    aa14:	str	ip, [sp, #4]
    aa18:	mov	r0, #3
    aa1c:	bl	5ae90 <fputs@plt+0x5657c>
    aa20:	b	a340 <fputs@plt+0x5a2c>
    aa24:	ldr	lr, [pc, #1136]	; ae9c <fputs@plt+0x6588>
    aa28:	mov	r0, #3
    aa2c:	ldr	ip, [pc, #1132]	; aea0 <fputs@plt+0x658c>
    aa30:	movw	r3, #1539	; 0x603
    aa34:	ldr	r2, [pc, #1128]	; aea4 <fputs@plt+0x6590>
    aa38:	add	lr, pc, lr
    aa3c:	add	ip, pc, ip
    aa40:	str	lr, [sp]
    aa44:	add	r2, pc, r2
    aa48:	str	ip, [sp, #4]
    aa4c:	bl	5ae90 <fputs@plt+0x5657c>
    aa50:	ldr	r1, [r4]
    aa54:	b	a8ac <fputs@plt+0x5f98>
    aa58:	bl	48cc <__errno_location@plt>
    aa5c:	ldr	r7, [r0]
    aa60:	bl	5b610 <fputs@plt+0x56cfc>
    aa64:	cmp	r0, #3
    aa68:	ble	a6d8 <fputs@plt+0x5dc4>
    aa6c:	ldr	r3, [pc, #1076]	; aea8 <fputs@plt+0x6594>
    aa70:	mov	r1, r7
    aa74:	ldr	ip, [pc, #1072]	; aeac <fputs@plt+0x6598>
    aa78:	mov	r0, #4
    aa7c:	ldr	r2, [pc, #1068]	; aeb0 <fputs@plt+0x659c>
    aa80:	add	r3, pc, r3
    aa84:	add	ip, pc, ip
    aa88:	str	r3, [sp]
    aa8c:	add	r2, pc, r2
    aa90:	movw	r3, #1575	; 0x627
    aa94:	str	ip, [sp, #4]
    aa98:	bl	5ae90 <fputs@plt+0x5657c>
    aa9c:	b	a6d8 <fputs@plt+0x5dc4>
    aaa0:	bl	5b610 <fputs@plt+0x56cfc>
    aaa4:	cmp	r0, #2
    aaa8:	ble	a340 <fputs@plt+0x5a2c>
    aaac:	ldr	lr, [pc, #1024]	; aeb4 <fputs@plt+0x65a0>
    aab0:	mov	r1, r7
    aab4:	ldr	ip, [pc, #1020]	; aeb8 <fputs@plt+0x65a4>
    aab8:	movw	r3, #1595	; 0x63b
    aabc:	ldr	r2, [pc, #1016]	; aebc <fputs@plt+0x65a8>
    aac0:	add	lr, pc, lr
    aac4:	add	ip, pc, ip
    aac8:	str	lr, [sp]
    aacc:	add	r2, pc, r2
    aad0:	str	ip, [sp, #4]
    aad4:	mov	r0, #3
    aad8:	bl	5ae90 <fputs@plt+0x5657c>
    aadc:	b	a340 <fputs@plt+0x5a2c>
    aae0:	bl	48cc <__errno_location@plt>
    aae4:	mov	r4, r0
    aae8:	bl	5b610 <fputs@plt+0x56cfc>
    aaec:	ldr	r1, [r4]
    aaf0:	cmp	r0, #2
    aaf4:	ble	a8ac <fputs@plt+0x5f98>
    aaf8:	ldr	lr, [pc, #960]	; aec0 <fputs@plt+0x65ac>
    aafc:	mov	r0, #3
    ab00:	ldr	ip, [pc, #956]	; aec4 <fputs@plt+0x65b0>
    ab04:	mov	r3, #1600	; 0x640
    ab08:	ldr	r2, [pc, #952]	; aec8 <fputs@plt+0x65b4>
    ab0c:	add	lr, pc, lr
    ab10:	add	ip, pc, ip
    ab14:	str	lr, [sp]
    ab18:	add	r2, pc, r2
    ab1c:	str	ip, [sp, #4]
    ab20:	bl	5ae90 <fputs@plt+0x5657c>
    ab24:	ldr	r1, [r4]
    ab28:	b	a8ac <fputs@plt+0x5f98>
    ab2c:	ldr	r4, [pc, #920]	; aecc <fputs@plt+0x65b8>
    ab30:	mov	r0, #1
    ab34:	str	r9, [fp, #-376]	; 0xfffffe88
    ab38:	add	r4, pc, r4
    ab3c:	ldr	r1, [pc, #908]	; aed0 <fputs@plt+0x65bc>
    ab40:	ldr	r2, [fp, #-372]	; 0xfffffe8c
    ab44:	ldrd	r8, [r4]
    ab48:	add	r1, pc, r1
    ab4c:	ldr	r3, [fp, #-356]	; 0xfffffe9c
    ab50:	strd	r8, [sp]
    ab54:	bl	3f78 <__printf_chk@plt>
    ab58:	bl	50c08 <fputs@plt+0x4c2f4>
    ab5c:	cmp	r0, #0
    ab60:	moveq	r7, r0
    ab64:	beq	a340 <fputs@plt+0x5a2c>
    ab68:	ldr	ip, [pc, #868]	; aed4 <fputs@plt+0x65c0>
    ab6c:	mov	r1, #64	; 0x40
    ab70:	ldrd	r2, [r4]
    ab74:	sub	r0, fp, #104	; 0x68
    ab78:	mov	r8, #0
    ab7c:	mov	r9, #0
    ab80:	ldr	r5, [r5, ip]
    ab84:	strd	r8, [sp]
    ab88:	ldr	r4, [r5]
    ab8c:	bl	55a38 <fputs@plt+0x51124>
    ab90:	ldr	r2, [pc, #832]	; aed8 <fputs@plt+0x65c4>
    ab94:	mov	r1, #1
    ab98:	add	r2, pc, r2
    ab9c:	mov	r3, r0
    aba0:	mov	r0, r4
    aba4:	bl	456c <__fprintf_chk@plt>
    aba8:	bl	50840 <fputs@plt+0x4bf2c>
    abac:	subs	r4, r0, #0
    abb0:	beq	accc <fputs@plt+0x63b8>
    abb4:	mov	r1, #0
    abb8:	bl	50e80 <fputs@plt+0x4c56c>
    abbc:	ldrb	r2, [fp, #-329]	; 0xfffffeb7
    abc0:	ldrb	lr, [fp, #-332]	; 0xfffffeb4
    abc4:	mov	r1, #1
    abc8:	ldrb	ip, [fp, #-331]	; 0xfffffeb5
    abcc:	mov	r3, r4
    abd0:	ldrb	r0, [fp, #-330]	; 0xfffffeb6
    abd4:	str	r2, [sp, #12]
    abd8:	ldrb	r2, [fp, #-323]	; 0xfffffebd
    abdc:	ldrb	r7, [fp, #-328]	; 0xfffffeb8
    abe0:	ldrb	r8, [fp, #-327]	; 0xfffffeb9
    abe4:	str	lr, [sp]
    abe8:	str	ip, [sp, #4]
    abec:	ldrb	lr, [fp, #-326]	; 0xfffffeba
    abf0:	ldrb	ip, [fp, #-325]	; 0xfffffebb
    abf4:	str	r0, [sp, #8]
    abf8:	ldrb	r0, [fp, #-324]	; 0xfffffebc
    abfc:	str	r2, [sp, #36]	; 0x24
    ac00:	ldrb	r2, [fp, #-317]	; 0xfffffec3
    ac04:	str	r7, [sp, #16]
    ac08:	str	r8, [sp, #20]
    ac0c:	str	lr, [sp, #24]
    ac10:	str	ip, [sp, #28]
    ac14:	str	r0, [sp, #32]
    ac18:	ldrb	r7, [fp, #-322]	; 0xfffffebe
    ac1c:	ldrb	r0, [fp, #-318]	; 0xfffffec2
    ac20:	ldrb	r8, [fp, #-321]	; 0xfffffebf
    ac24:	ldrb	lr, [fp, #-320]	; 0xfffffec0
    ac28:	ldrb	ip, [fp, #-319]	; 0xfffffec1
    ac2c:	str	r2, [sp, #60]	; 0x3c
    ac30:	ldr	r2, [pc, #676]	; aedc <fputs@plt+0x65c8>
    ac34:	str	r7, [sp, #40]	; 0x28
    ac38:	str	r8, [sp, #44]	; 0x2c
    ac3c:	add	r2, pc, r2
    ac40:	str	lr, [sp, #48]	; 0x30
    ac44:	str	ip, [sp, #52]	; 0x34
    ac48:	str	r0, [sp, #56]	; 0x38
    ac4c:	ldr	r0, [r5]
    ac50:	bl	456c <__fprintf_chk@plt>
    ac54:	bl	525c8 <fputs@plt+0x4dcb4>
    ac58:	cmp	r0, #0
    ac5c:	beq	acbc <fputs@plt+0x63a8>
    ac60:	ldr	r0, [pc, #632]	; aee0 <fputs@plt+0x65cc>
    ac64:	mov	r1, #1
    ac68:	mov	r2, #80	; 0x50
    ac6c:	ldr	r3, [r5]
    ac70:	add	r0, pc, r0
    ac74:	bl	447c <fwrite@plt>
    ac78:	ldr	lr, [pc, #612]	; aee4 <fputs@plt+0x65d0>
    ac7c:	ldr	r9, [fp, #-376]	; 0xfffffe88
    ac80:	add	ip, sp, #24
    ac84:	add	lr, pc, lr
    ac88:	ldm	r9, {r0, r1, r2, r3}
    ac8c:	ldrd	r8, [lr]
    ac90:	ldr	lr, [fp, #-372]	; 0xfffffe8c
    ac94:	str	r4, [sp, #16]
    ac98:	strd	r8, [sp, #8]
    ac9c:	str	lr, [sp]
    aca0:	ldr	lr, [fp, #-356]	; 0xfffffe9c
    aca4:	str	lr, [sp, #4]
    aca8:	stm	ip, {r0, r1, r2, r3}
    acac:	mov	r2, #12
    acb0:	ldr	r1, [fp, #-344]	; 0xfffffea8
    acb4:	ldr	r0, [r5]
    acb8:	bl	cf70 <fputs@plt+0x865c>
    acbc:	mov	r0, r4
    acc0:	mov	r7, #0
    acc4:	bl	4140 <free@plt>
    acc8:	b	a340 <fputs@plt+0x5a2c>
    accc:	ldrb	lr, [fp, #-331]	; 0xfffffeb5
    acd0:	mov	r1, #1
    acd4:	ldrb	ip, [fp, #-330]	; 0xfffffeb6
    acd8:	ldrb	r0, [fp, #-329]	; 0xfffffeb7
    acdc:	ldrb	r2, [fp, #-328]	; 0xfffffeb8
    ace0:	ldrb	r7, [fp, #-327]	; 0xfffffeb9
    ace4:	str	lr, [sp]
    ace8:	str	ip, [sp, #4]
    acec:	ldrb	lr, [fp, #-325]	; 0xfffffebb
    acf0:	ldrb	ip, [fp, #-324]	; 0xfffffebc
    acf4:	str	r0, [sp, #8]
    acf8:	ldrb	r0, [fp, #-323]	; 0xfffffebd
    acfc:	str	r2, [sp, #12]
    ad00:	ldrb	r2, [fp, #-320]	; 0xfffffec0
    ad04:	str	r7, [sp, #16]
    ad08:	str	lr, [sp, #24]
    ad0c:	str	ip, [sp, #28]
    ad10:	str	r0, [sp, #32]
    ad14:	ldrb	r8, [fp, #-326]	; 0xfffffeba
    ad18:	ldrb	r0, [fp, #-317]	; 0xfffffec3
    ad1c:	ldrb	r9, [fp, #-322]	; 0xfffffebe
    ad20:	ldrb	r7, [fp, #-321]	; 0xfffffebf
    ad24:	ldrb	lr, [fp, #-319]	; 0xfffffec1
    ad28:	ldrb	ip, [fp, #-318]	; 0xfffffec2
    ad2c:	str	r2, [sp, #44]	; 0x2c
    ad30:	ldr	r2, [pc, #432]	; aee8 <fputs@plt+0x65d4>
    ad34:	str	r8, [sp, #20]
    ad38:	str	r9, [sp, #36]	; 0x24
    ad3c:	add	r2, pc, r2
    ad40:	str	r7, [sp, #40]	; 0x28
    ad44:	str	lr, [sp, #48]	; 0x30
    ad48:	str	ip, [sp, #52]	; 0x34
    ad4c:	str	r0, [sp, #56]	; 0x38
    ad50:	ldrb	r3, [fp, #-332]	; 0xfffffeb4
    ad54:	ldr	r0, [r5]
    ad58:	bl	456c <__fprintf_chk@plt>
    ad5c:	b	ac54 <fputs@plt+0x6340>
    ad60:	ldr	r0, [pc, #388]	; aeec <fputs@plt+0x65d8>
    ad64:	movw	r2, #1558	; 0x616
    ad68:	ldr	r1, [pc, #384]	; aef0 <fputs@plt+0x65dc>
    ad6c:	ldr	r3, [pc, #384]	; aef4 <fputs@plt+0x65e0>
    ad70:	add	r0, pc, r0
    ad74:	add	r1, pc, r1
    ad78:	add	r3, pc, r3
    ad7c:	bl	5ac34 <fputs@plt+0x56320>
    ad80:	ldr	ip, [fp, #-344]	; 0xfffffea8
    ad84:	mov	r0, #1
    ad88:	ldr	r1, [fp, #-348]	; 0xfffffea4
    ad8c:	ldrb	r2, [ip]
    ad90:	bl	3f78 <__printf_chk@plt>
    ad94:	b	a834 <fputs@plt+0x5f20>
    ad98:	ldr	r0, [pc, #308]	; aed4 <fputs@plt+0x65c0>
    ad9c:	mov	r1, #1
    ada0:	ldr	r2, [pc, #336]	; aef8 <fputs@plt+0x65e4>
    ada4:	ldr	r3, [fp, #-340]	; 0xfffffeac
    ada8:	ldr	r4, [r5, r0]
    adac:	add	r2, pc, r2
    adb0:	ldr	r0, [r4]
    adb4:	bl	456c <__fprintf_chk@plt>
    adb8:	ldr	r0, [r4]
    adbc:	bl	423c <fflush@plt>
    adc0:	b	a7f4 <fputs@plt+0x5ee0>
    adc4:	andeq	r1, r8, ip, asr #20
    adc8:	andeq	r0, r0, r0, lsr r4
    adcc:	andeq	r8, r5, r0, ror lr
    add0:			; <UNDEFINED> instruction: 0x00058db8
    add4:	andeq	r8, r5, r4, lsl #22
    add8:	ldrdeq	r8, [r5], -r0
    addc:			; <UNDEFINED> instruction: 0x00058bbc
    ade0:	muleq	r5, r0, sp
    ade4:	andeq	r1, r8, r4, asr #30
    ade8:	andeq	r8, r5, r8, asr #24
    adec:	andeq	r8, r5, r0, lsl #19
    adf0:	andeq	r8, r5, r0, asr #20
    adf4:	andeq	r8, r5, r4, asr #18
    adf8:	andeq	r8, r5, r8, ror ip
    adfc:	andeq	r8, r5, r8, lsl #20
    ae00:	andeq	r8, r5, r0, lsl r9
    ae04:	andeq	r8, r5, r4, lsr #24
    ae08:	ldrdeq	r8, [r5], -r4
    ae0c:	andeq	r8, r5, ip, ror ip
    ae10:	andeq	r8, r5, r4, ror ip
    ae14:	andeq	r8, r5, ip, lsr #15
    ae18:	andeq	r8, r5, ip, asr #24
    ae1c:	andeq	r8, r5, r0, ror r8
    ae20:	andeq	r8, r5, r8, lsl r8
    ae24:	andeq	r8, r5, r4, asr #14
    ae28:	andeq	r8, r5, ip, lsl r7
    ae2c:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
    ae30:	ldrdeq	r8, [r5], -r4
    ae34:	andeq	r1, r8, r0, lsr #19
    ae38:	andeq	r8, r5, ip, asr fp
    ae3c:	strdeq	r1, [r8], -ip
    ae40:	andeq	r8, r5, ip, asr #24
    ae44:	andeq	r8, r5, r0, asr #24
    ae48:	andeq	r0, r0, r4, asr #8
    ae4c:	andeq	r8, r5, r0, ror r5
    ae50:	muleq	r5, ip, r4
    ae54:	andeq	r8, r5, r8, asr r4
    ae58:	andeq	r8, r5, r4, ror #17
    ae5c:	andeq	r8, r5, ip, lsl r5
    ae60:	andeq	r8, r5, r4, lsl #8
    ae64:	andeq	r8, r5, r8, lsl #18
    ae68:	andeq	r8, r5, r0, asr #9
    ae6c:	andeq	r8, r5, ip, asr #7
    ae70:	andeq	r8, r5, r4, lsr #17
    ae74:	muleq	r5, r0, r4
    ae78:	muleq	r5, r8, r3
    ae7c:	andeq	r8, r5, r8, asr r8
    ae80:	andeq	r8, r5, ip, asr r4
    ae84:	andeq	r8, r5, r0, ror #6
    ae88:	andeq	r8, r5, r4, lsl #14
    ae8c:	andeq	r8, r5, ip, lsl r4
    ae90:	andeq	r8, r5, ip, lsl r3
    ae94:	andeq	r8, r5, ip, ror #16
    ae98:	andeq	r8, r5, r0, ror #7
    ae9c:	andeq	r8, r5, r8, ror #5
    aea0:	andeq	r8, r5, r4, asr r7
    aea4:	andeq	r8, r5, ip, lsr #7
    aea8:	andeq	r8, r5, r0, lsr #5
    aeac:	andeq	r8, r5, r0, asr #15
    aeb0:	andeq	r8, r5, r4, ror #6
    aeb4:	andeq	r8, r5, r0, ror #4
    aeb8:	andeq	r8, r5, ip, asr #15
    aebc:	andeq	r8, r5, r4, lsr #6
    aec0:	andeq	r8, r5, r4, lsl r2
    aec4:	muleq	r5, ip, r7
    aec8:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
    aecc:	ldrdeq	r1, [r8], -r8
    aed0:	andeq	r8, r5, r0, lsl r9
    aed4:	andeq	r0, r0, r4, asr r4
    aed8:	andeq	r8, r5, ip, asr #17
    aedc:	andeq	r8, r5, r4, ror #16
    aee0:	andeq	r8, r5, ip, lsl #18
    aee4:	andeq	r1, r8, ip, lsl #7
    aee8:	ldrdeq	r8, [r5], -r4
    aeec:	andeq	r8, r5, r8, lsr #9
    aef0:	andeq	r8, r5, ip, ror r0
    aef4:	strdeq	r7, [r5], -r8
    aef8:	andeq	r8, r5, r8, lsl r5
    aefc:	ldr	ip, [pc, #620]	; b170 <fputs@plt+0x685c>
    af00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    af04:	mov	r7, r0
    af08:	ldr	r0, [pc, #612]	; b174 <fputs@plt+0x6860>
    af0c:	sub	sp, sp, #68	; 0x44
    af10:	add	ip, pc, ip
    af14:	mov	fp, r1
    af18:	str	r3, [sp, #44]	; 0x2c
    af1c:	mov	r6, r2
    af20:	ldr	r0, [ip, r0]
    af24:	mov	r3, ip
    af28:	ldr	r1, [pc, #584]	; b178 <fputs@plt+0x6864>
    af2c:	ldr	r2, [r0]
    af30:	str	r0, [sp, #40]	; 0x28
    af34:	str	r2, [sp, #60]	; 0x3c
    af38:	ldr	r0, [ip, r1]
    af3c:	bl	582a4 <fputs@plt+0x53990>
    af40:	subs	sl, r0, #0
    af44:	beq	b11c <fputs@plt+0x6808>
    af48:	cmp	fp, #0
    af4c:	beq	b10c <fputs@plt+0x67f8>
    af50:	ldrb	r3, [fp]
    af54:	cmp	r3, #0
    af58:	beq	b10c <fputs@plt+0x67f8>
    af5c:	ldr	r1, [pc, #536]	; b17c <fputs@plt+0x6868>
    af60:	add	r8, sp, #52	; 0x34
    af64:	ldr	r3, [pc, #532]	; b180 <fputs@plt+0x686c>
    af68:	add	r9, sp, #56	; 0x38
    af6c:	ldr	r0, [pc, #528]	; b184 <fputs@plt+0x6870>
    af70:	add	r1, pc, r1
    af74:	add	r3, pc, r3
    af78:	str	r1, [sp, #28]
    af7c:	add	r0, pc, r0
    af80:	str	r3, [sp, #32]
    af84:	str	r0, [sp, #36]	; 0x24
    af88:	mov	r0, r7
    af8c:	mov	r1, fp
    af90:	bl	13d0c <fputs@plt+0xf3f8>
    af94:	cmp	r0, #0
    af98:	blt	b0c0 <fputs@plt+0x67ac>
    af9c:	mov	r0, r7
    afa0:	bl	143f0 <fputs@plt+0xfadc>
    afa4:	mov	r0, r7
    afa8:	mov	r1, r8
    afac:	mov	r2, r9
    afb0:	bl	13e5c <fputs@plt+0xf548>
    afb4:	cmp	r0, #0
    afb8:	ble	b0ec <fputs@plt+0x67d8>
    afbc:	ldr	r4, [sp, #52]	; 0x34
    afc0:	mov	r1, #61	; 0x3d
    afc4:	ldr	r5, [sp, #56]	; 0x38
    afc8:	mov	r0, r4
    afcc:	mov	r2, r5
    afd0:	bl	4878 <memchr@plt>
    afd4:	cmp	r0, #0
    afd8:	rsbne	r1, r4, r0
    afdc:	addne	r1, r1, #1
    afe0:	moveq	r1, r0
    afe4:	add	r0, r4, r1
    afe8:	rsb	r1, r1, r5
    afec:	bl	4098 <__strndup@plt>
    aff0:	subs	r5, r0, #0
    aff4:	beq	b0a8 <fputs@plt+0x6794>
    aff8:	cmp	r6, #0
    affc:	beq	b09c <fputs@plt+0x6788>
    b000:	ldr	r0, [r6]
    b004:	cmp	r0, #0
    b008:	movne	r4, r6
    b00c:	bne	b02c <fputs@plt+0x6718>
    b010:	b	b09c <fputs@plt+0x6788>
    b014:	adds	r3, r4, #4
    b018:	beq	b09c <fputs@plt+0x6788>
    b01c:	ldr	r0, [r4, #4]
    b020:	cmp	r0, #0
    b024:	beq	b09c <fputs@plt+0x6788>
    b028:	mov	r4, r3
    b02c:	mov	r1, r5
    b030:	mov	r2, #2
    b034:	bl	4614 <fnmatch@plt>
    b038:	cmp	r0, #0
    b03c:	bne	b014 <fputs@plt+0x6700>
    b040:	bl	5b610 <fputs@plt+0x56cfc>
    b044:	cmp	r0, #6
    b048:	ble	b080 <fputs@plt+0x676c>
    b04c:	ldr	r1, [sp, #32]
    b050:	mov	r0, #7
    b054:	ldr	r3, [sp, #36]	; 0x24
    b058:	str	r5, [sp, #8]
    b05c:	str	r1, [sp]
    b060:	mov	r1, #0
    b064:	str	r3, [sp, #4]
    b068:	movw	r3, #1282	; 0x502
    b06c:	str	fp, [sp, #12]
    b070:	ldr	ip, [r4]
    b074:	ldr	r2, [sp, #28]
    b078:	str	ip, [sp, #16]
    b07c:	bl	5ae90 <fputs@plt+0x5657c>
    b080:	mov	r0, sl
    b084:	mov	r1, r5
    b088:	bl	58c4c <fputs@plt+0x54338>
    b08c:	adds	r5, r0, #17
    b090:	movne	r5, #1
    b094:	ands	r5, r5, r0, lsr #31
    b098:	bne	b0c0 <fputs@plt+0x67ac>
    b09c:	mov	r0, r5
    b0a0:	bl	4140 <free@plt>
    b0a4:	b	afa4 <fputs@plt+0x6690>
    b0a8:	ldr	r0, [pc, #216]	; b188 <fputs@plt+0x6874>
    b0ac:	movw	r1, #1278	; 0x4fe
    b0b0:	ldr	r2, [pc, #212]	; b18c <fputs@plt+0x6878>
    b0b4:	add	r0, pc, r0
    b0b8:	add	r2, pc, r2
    b0bc:	bl	5afc8 <fputs@plt+0x566b4>
    b0c0:	mov	r4, r0
    b0c4:	mov	r0, sl
    b0c8:	bl	583cc <fputs@plt+0x53ab8>
    b0cc:	ldr	r1, [sp, #40]	; 0x28
    b0d0:	mov	r0, r4
    b0d4:	ldr	r2, [sp, #60]	; 0x3c
    b0d8:	ldr	r3, [r1]
    b0dc:	cmp	r2, r3
    b0e0:	bne	b14c <fputs@plt+0x6838>
    b0e4:	add	sp, sp, #68	; 0x44
    b0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b0ec:	mov	r0, fp
    b0f0:	mov	r1, #0
    b0f4:	bl	3ef4 <__rawmemchr@plt>
    b0f8:	adds	fp, r0, #1
    b0fc:	beq	b10c <fputs@plt+0x67f8>
    b100:	ldrb	r3, [r0, #1]
    b104:	cmp	r3, #0
    b108:	bne	af88 <fputs@plt+0x6674>
    b10c:	ldr	r0, [sp, #44]	; 0x2c
    b110:	mov	r4, #0
    b114:	str	sl, [r0]
    b118:	b	b0cc <fputs@plt+0x67b8>
    b11c:	ldr	r0, [pc, #108]	; b190 <fputs@plt+0x687c>
    b120:	movw	r1, #1255	; 0x4e7
    b124:	ldr	r2, [pc, #104]	; b194 <fputs@plt+0x6880>
    b128:	add	r0, pc, r0
    b12c:	add	r2, pc, r2
    b130:	bl	5afc8 <fputs@plt+0x566b4>
    b134:	mov	r4, r0
    b138:	b	b0cc <fputs@plt+0x67b8>
    b13c:	mov	r4, r0
    b140:	mov	r0, r4
    b144:	bl	4818 <_Unwind_Resume@plt>
    b148:	b	b13c <fputs@plt+0x6828>
    b14c:	bl	453c <__stack_chk_fail@plt>
    b150:	mov	r4, r0
    b154:	mov	r0, r5
    b158:	bl	4140 <free@plt>
    b15c:	mov	r0, sl
    b160:	bl	583cc <fputs@plt+0x53ab8>
    b164:	b	b140 <fputs@plt+0x682c>
    b168:	mov	r4, r0
    b16c:	b	b15c <fputs@plt+0x6848>
    b170:	andeq	r0, r8, r0, lsl #25
    b174:	andeq	r0, r0, r0, lsr r4
    b178:	andeq	r0, r0, r4, lsr r4
    b17c:	andeq	r7, r5, r0, lsl #29
    b180:	ldrdeq	sl, [r5], -r8
    b184:	andeq	r8, r5, r4, asr r6
    b188:	andeq	r7, r5, ip, lsr sp
    b18c:	muleq	r5, r4, r3
    b190:	andeq	r7, r5, r8, asr #25
    b194:	andeq	sl, r5, r0, lsr #6
    b198:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b19c:	sub	sp, sp, #212	; 0xd4
    b1a0:	ldr	ip, [pc, #1496]	; b780 <fputs@plt+0x6e6c>
    b1a4:	str	r2, [sp, #36]	; 0x24
    b1a8:	str	r3, [sp, #24]
    b1ac:	add	ip, pc, ip
    b1b0:	ldr	r3, [sp, #36]	; 0x24
    b1b4:	ldr	r2, [pc, #1480]	; b784 <fputs@plt+0x6e70>
    b1b8:	adds	r3, r3, #0
    b1bc:	str	r1, [sp, #56]	; 0x38
    b1c0:	movne	r3, #1
    b1c4:	str	r3, [sp, #40]	; 0x28
    b1c8:	ldr	r3, [sp, #24]
    b1cc:	cmp	r3, #0
    b1d0:	movgt	r3, #0
    b1d4:	movle	r3, #1
    b1d8:	str	r3, [sp, #20]
    b1dc:	mov	r3, ip
    b1e0:	ldr	r2, [ip, r2]
    b1e4:	subs	r6, r0, #0
    b1e8:	ldr	ip, [sp, #40]	; 0x28
    b1ec:	ldr	r1, [sp, #20]
    b1f0:	ldr	r3, [r2]
    b1f4:	str	r2, [sp, #44]	; 0x2c
    b1f8:	and	fp, ip, r1
    b1fc:	str	r3, [sp, #204]	; 0xcc
    b200:	beq	b73c <fputs@plt+0x6e28>
    b204:	ldr	r2, [sp, #40]	; 0x28
    b208:	cmp	r2, #0
    b20c:	beq	b6ac <fputs@plt+0x6d98>
    b210:	ldr	ip, [sp, #36]	; 0x24
    b214:	ldrd	r2, [ip]
    b218:	ldrd	r0, [ip, #8]
    b21c:	orrs	ip, r2, r3
    b220:	bne	b374 <fputs@plt+0x6a60>
    b224:	orrs	r2, r0, r1
    b228:	bne	b374 <fputs@plt+0x6a60>
    b22c:	cmp	fp, #0
    b230:	mov	r0, r6
    b234:	beq	b650 <fputs@plt+0x6d3c>
    b238:	bl	11ab0 <fputs@plt+0xd19c>
    b23c:	cmp	r0, #0
    b240:	blt	b658 <fputs@plt+0x6d44>
    b244:	add	ip, sp, #160	; 0xa0
    b248:	add	r1, sp, #170	; 0xaa
    b24c:	str	ip, [sp, #28]
    b250:	str	r1, [sp, #32]
    b254:	mov	r7, #0
    b258:	ldr	r2, [pc, #1320]	; b788 <fputs@plt+0x6e74>
    b25c:	ldr	r3, [sp, #28]
    b260:	add	r4, sp, #112	; 0x70
    b264:	add	r5, sp, #144	; 0x90
    b268:	mov	r9, r7
    b26c:	mov	r8, r7
    b270:	add	r2, pc, r2
    b274:	add	r3, r3, #9
    b278:	str	r2, [sp, #16]
    b27c:	str	r3, [sp, #68]	; 0x44
    b280:	str	r7, [sp, #8]
    b284:	str	r7, [sp, #48]	; 0x30
    b288:	str	r7, [sp, #64]	; 0x40
    b28c:	str	r7, [sp, #60]	; 0x3c
    b290:	ldr	ip, [sp, #16]
    b294:	ldr	r3, [sp, #28]
    b298:	ldm	ip, {r0, r1, r2}
    b29c:	stmia	r3!, {r0, r1}
    b2a0:	mov	r1, #0
    b2a4:	strh	r2, [r3]
    b2a8:	mov	r2, #32
    b2ac:	ldr	r0, [sp, #32]
    b2b0:	bl	4014 <memset@plt>
    b2b4:	mov	r0, r6
    b2b8:	bl	112a0 <fputs@plt+0xc98c>
    b2bc:	add	sl, sp, #128	; 0x80
    b2c0:	b	b320 <fputs@plt+0x6a0c>
    b2c4:	bl	112e0 <fputs@plt+0xc9cc>
    b2c8:	cmp	r0, #0
    b2cc:	blt	b338 <fputs@plt+0x6a24>
    b2d0:	beq	b42c <fputs@plt+0x6b18>
    b2d4:	mov	r0, r6
    b2d8:	mov	r1, #0
    b2dc:	mov	r2, r4
    b2e0:	bl	12474 <fputs@plt+0xdb60>
    b2e4:	cmp	r0, #0
    b2e8:	blt	b458 <fputs@plt+0x6b44>
    b2ec:	ldm	r4, {r0, r1, r2, r3}
    b2f0:	ldr	ip, [sp, #8]
    b2f4:	str	r8, [sp, #132]	; 0x84
    b2f8:	str	r7, [sp, #136]	; 0x88
    b2fc:	stm	r5, {r0, r1, r2, r3}
    b300:	mov	r0, r5
    b304:	mov	r1, sl
    b308:	mov	r2, #16
    b30c:	str	ip, [sp, #128]	; 0x80
    b310:	str	r9, [sp, #140]	; 0x8c
    b314:	bl	3e7c <memcmp@plt>
    b318:	cmp	r0, #0
    b31c:	bne	b468 <fputs@plt+0x6b54>
    b320:	cmp	fp, #0
    b324:	mov	r0, r6
    b328:	bne	b2c4 <fputs@plt+0x69b0>
    b32c:	bl	112d8 <fputs@plt+0xc9c4>
    b330:	cmp	r0, #0
    b334:	bge	b2d0 <fputs@plt+0x69bc>
    b338:	mov	r4, r0
    b33c:	mov	r1, #0
    b340:	str	r1, [sp, #12]
    b344:	ldr	r0, [sp, #12]
    b348:	bl	4140 <free@plt>
    b34c:	ldr	r0, [sp, #48]	; 0x30
    b350:	bl	a0c4 <fputs@plt+0x57b0>
    b354:	ldr	r1, [sp, #44]	; 0x2c
    b358:	mov	r0, r4
    b35c:	ldr	r2, [sp, #204]	; 0xcc
    b360:	ldr	r3, [r1]
    b364:	cmp	r2, r3
    b368:	bne	b714 <fputs@plt+0x6e00>
    b36c:	add	sp, sp, #212	; 0xd4
    b370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b374:	ldr	r2, [pc, #1040]	; b78c <fputs@plt+0x6e78>
    b378:	add	ip, sp, #170	; 0xaa
    b37c:	add	r3, sp, #160	; 0xa0
    b380:	str	r3, [sp, #28]
    b384:	add	r2, pc, r2
    b388:	str	ip, [sp, #32]
    b38c:	ldm	r2, {r0, r1, r2}
    b390:	stmia	r3!, {r0, r1}
    b394:	mov	r0, ip
    b398:	strh	r2, [r3]
    b39c:	mov	r1, #0
    b3a0:	mov	r2, #32
    b3a4:	bl	4014 <memset@plt>
    b3a8:	mov	r0, r6
    b3ac:	bl	112a0 <fputs@plt+0xc98c>
    b3b0:	ldr	ip, [sp, #36]	; 0x24
    b3b4:	ldr	r2, [sp, #28]
    b3b8:	add	r3, r2, #9
    b3bc:	str	r3, [sp]
    b3c0:	ldm	ip, {r0, r1, r2, r3}
    b3c4:	bl	49e78 <fputs@plt+0x45564>
    b3c8:	mov	r0, r6
    b3cc:	ldr	r1, [sp, #28]
    b3d0:	mov	r2, #41	; 0x29
    b3d4:	bl	10b50 <fputs@plt+0xc23c>
    b3d8:	cmp	r0, #0
    b3dc:	blt	b658 <fputs@plt+0x6d44>
    b3e0:	cmp	fp, #0
    b3e4:	mov	r0, r6
    b3e8:	bne	b670 <fputs@plt+0x6d5c>
    b3ec:	bl	11ab0 <fputs@plt+0xd19c>
    b3f0:	cmp	r0, #0
    b3f4:	blt	b658 <fputs@plt+0x6d44>
    b3f8:	mov	r0, r6
    b3fc:	bl	112e0 <fputs@plt+0xc9cc>
    b400:	cmp	r0, #0
    b404:	blt	b658 <fputs@plt+0x6d44>
    b408:	beq	b6d4 <fputs@plt+0x6dc0>
    b40c:	ldr	r3, [sp, #24]
    b410:	cmp	r3, #0
    b414:	movne	ip, #0
    b418:	strne	ip, [sp, #20]
    b41c:	bne	b254 <fputs@plt+0x6940>
    b420:	mov	r1, #1
    b424:	str	r1, [sp, #60]	; 0x3c
    b428:	b	b6d8 <fputs@plt+0x6dc4>
    b42c:	str	r0, [sp, #12]
    b430:	ldr	r0, [sp, #12]
    b434:	bl	4140 <free@plt>
    b438:	ldr	r3, [sp, #56]	; 0x38
    b43c:	mov	r0, r6
    b440:	ldr	r4, [sp, #60]	; 0x3c
    b444:	cmp	r3, #0
    b448:	ldrne	ip, [sp, #48]	; 0x30
    b44c:	strne	ip, [r3]
    b450:	bl	112a0 <fputs@plt+0xc98c>
    b454:	b	b354 <fputs@plt+0x6a40>
    b458:	mov	r2, #0
    b45c:	mov	r4, r0
    b460:	str	r2, [sp, #12]
    b464:	b	b344 <fputs@plt+0x6a30>
    b468:	mov	r0, #1
    b46c:	mov	r1, #40	; 0x28
    b470:	bl	3fcc <calloc@plt>
    b474:	cmp	r0, #0
    b478:	str	r0, [sp, #12]
    b47c:	beq	b688 <fputs@plt+0x6d74>
    b480:	ldm	r4, {r0, r1, r2, r3}
    b484:	ldr	ip, [sp, #12]
    b488:	stm	ip, {r0, r1, r2, r3}
    b48c:	mov	r0, r6
    b490:	add	r1, ip, #16
    b494:	bl	12328 <fputs@plt+0xda14>
    b498:	cmp	r0, #0
    b49c:	blt	b584 <fputs@plt+0x6c70>
    b4a0:	ldr	r1, [sp, #68]	; 0x44
    b4a4:	ldr	ip, [sp, #12]
    b4a8:	str	r1, [sp]
    b4ac:	ldm	ip, {r0, r1, r2, r3}
    b4b0:	bl	49e78 <fputs@plt+0x45564>
    b4b4:	mov	r0, r6
    b4b8:	ldr	r1, [sp, #28]
    b4bc:	mov	r2, #41	; 0x29
    b4c0:	bl	10b50 <fputs@plt+0xc23c>
    b4c4:	cmp	r0, #0
    b4c8:	blt	b584 <fputs@plt+0x6c70>
    b4cc:	cmp	fp, #0
    b4d0:	mov	r0, r6
    b4d4:	beq	b660 <fputs@plt+0x6d4c>
    b4d8:	bl	11a1c <fputs@plt+0xd108>
    b4dc:	cmp	r0, #0
    b4e0:	blt	b584 <fputs@plt+0x6c70>
    b4e4:	cmp	fp, #0
    b4e8:	mov	r0, r6
    b4ec:	beq	b668 <fputs@plt+0x6d54>
    b4f0:	bl	112d8 <fputs@plt+0xc9c4>
    b4f4:	cmp	r0, #0
    b4f8:	blt	b584 <fputs@plt+0x6c70>
    b4fc:	beq	b70c <fputs@plt+0x6df8>
    b500:	ldr	r2, [sp, #12]
    b504:	mov	r0, r6
    b508:	add	r1, r2, #24
    b50c:	bl	12328 <fputs@plt+0xda14>
    b510:	cmp	r0, #0
    b514:	blt	b584 <fputs@plt+0x6c70>
    b518:	ldr	ip, [sp, #12]
    b51c:	ldr	r3, [sp, #40]	; 0x28
    b520:	ldr	r1, [sp, #12]
    b524:	ldr	ip, [ip]
    b528:	cmp	r3, #0
    b52c:	ldr	r8, [r1, #4]
    b530:	str	ip, [sp, #8]
    b534:	ldr	r7, [r1, #8]
    b538:	ldr	r9, [r1, #12]
    b53c:	beq	b58c <fputs@plt+0x6c78>
    b540:	ldr	r2, [sp, #20]
    b544:	cmp	r2, #0
    b548:	bne	b564 <fputs@plt+0x6c50>
    b54c:	ldr	ip, [sp, #24]
    b550:	cmp	fp, #0
    b554:	mvneq	r3, #0
    b558:	movne	r3, #1
    b55c:	add	ip, ip, r3
    b560:	str	ip, [sp, #24]
    b564:	ldr	r1, [sp, #24]
    b568:	cmp	r1, #0
    b56c:	beq	b6b8 <fputs@plt+0x6da4>
    b570:	mov	r2, #0
    b574:	str	r2, [sp, #20]
    b578:	ldr	r0, [sp, #12]
    b57c:	bl	4140 <free@plt>
    b580:	b	b290 <fputs@plt+0x697c>
    b584:	mov	r4, r0
    b588:	b	b344 <fputs@plt+0x6a30>
    b58c:	ldr	ip, [sp, #48]	; 0x30
    b590:	cmp	ip, #0
    b594:	beq	b5fc <fputs@plt+0x6ce8>
    b598:	add	ip, sp, #80	; 0x50
    b59c:	add	r1, sp, #96	; 0x60
    b5a0:	str	fp, [sp, #72]	; 0x48
    b5a4:	ldr	sl, [sp, #48]	; 0x30
    b5a8:	ldr	fp, [sp, #12]
    b5ac:	str	r8, [sp, #76]	; 0x4c
    b5b0:	mov	r8, r1
    b5b4:	str	r4, [sp, #52]	; 0x34
    b5b8:	mov	r4, ip
    b5bc:	ldm	sl, {r0, r1, r2, r3}
    b5c0:	stm	r4, {r0, r1, r2, r3}
    b5c4:	ldm	fp, {r0, r1, r2, r3}
    b5c8:	stm	r8, {r0, r1, r2, r3}
    b5cc:	mov	r0, r4
    b5d0:	mov	r1, r8
    b5d4:	mov	r2, #16
    b5d8:	bl	3e7c <memcmp@plt>
    b5dc:	cmp	r0, #0
    b5e0:	beq	b430 <fputs@plt+0x6b1c>
    b5e4:	ldr	sl, [sl, #32]
    b5e8:	cmp	sl, #0
    b5ec:	bne	b5bc <fputs@plt+0x6ca8>
    b5f0:	ldr	fp, [sp, #72]	; 0x48
    b5f4:	ldr	r8, [sp, #76]	; 0x4c
    b5f8:	ldr	r4, [sp, #52]	; 0x34
    b5fc:	ldr	r1, [sp, #64]	; 0x40
    b600:	cmp	r1, #0
    b604:	beq	b6e4 <fputs@plt+0x6dd0>
    b608:	ldr	r2, [sp, #64]	; 0x40
    b60c:	ldr	ip, [sp, #12]
    b610:	ldr	r1, [sp, #64]	; 0x40
    b614:	ldr	r3, [r2, #32]
    b618:	ldr	r2, [sp, #12]
    b61c:	cmp	r3, #0
    b620:	str	r3, [ip, #32]
    b624:	strne	ip, [r3, #36]	; 0x24
    b628:	str	r1, [r2, #36]	; 0x24
    b62c:	str	r2, [r1, #32]
    b630:	ldr	r3, [sp, #12]
    b634:	mov	r1, #0
    b638:	ldr	ip, [sp, #60]	; 0x3c
    b63c:	str	r1, [sp, #12]
    b640:	add	ip, ip, #1
    b644:	str	r3, [sp, #64]	; 0x40
    b648:	str	ip, [sp, #60]	; 0x3c
    b64c:	b	b578 <fputs@plt+0x6c64>
    b650:	bl	11a1c <fputs@plt+0xd108>
    b654:	b	b23c <fputs@plt+0x6928>
    b658:	mov	r4, r0
    b65c:	b	b354 <fputs@plt+0x6a40>
    b660:	bl	11ab0 <fputs@plt+0xd19c>
    b664:	b	b4dc <fputs@plt+0x6bc8>
    b668:	bl	112e0 <fputs@plt+0xc9cc>
    b66c:	b	b4f4 <fputs@plt+0x6be0>
    b670:	bl	11a1c <fputs@plt+0xd108>
    b674:	cmp	r0, #0
    b678:	blt	b658 <fputs@plt+0x6d44>
    b67c:	mov	r0, r6
    b680:	bl	112d8 <fputs@plt+0xc9c4>
    b684:	b	b400 <fputs@plt+0x6aec>
    b688:	ldr	r0, [pc, #256]	; b790 <fputs@plt+0x6e7c>
    b68c:	mov	r1, #996	; 0x3e4
    b690:	ldr	r2, [pc, #252]	; b794 <fputs@plt+0x6e80>
    b694:	add	r0, pc, r0
    b698:	add	r2, pc, r2
    b69c:	bl	5afc8 <fputs@plt+0x566b4>
    b6a0:	subs	r4, r0, #0
    b6a4:	bge	b430 <fputs@plt+0x6b1c>
    b6a8:	b	b34c <fputs@plt+0x6a38>
    b6ac:	ldr	r3, [sp, #40]	; 0x28
    b6b0:	str	r3, [sp, #20]
    b6b4:	b	b22c <fputs@plt+0x6918>
    b6b8:	ldr	ip, [sp, #12]
    b6bc:	ldm	ip, {r0, r1, r2, r3}
    b6c0:	mov	ip, #1
    b6c4:	str	ip, [sp, #60]	; 0x3c
    b6c8:	ldr	ip, [sp, #36]	; 0x24
    b6cc:	stm	ip, {r0, r1, r2, r3}
    b6d0:	b	b430 <fputs@plt+0x6b1c>
    b6d4:	str	r0, [sp, #60]	; 0x3c
    b6d8:	mov	r2, #0
    b6dc:	str	r2, [sp, #48]	; 0x30
    b6e0:	b	b438 <fputs@plt+0x6b24>
    b6e4:	ldr	r2, [sp, #48]	; 0x30
    b6e8:	mov	r1, #0
    b6ec:	ldr	r3, [sp, #12]
    b6f0:	ldr	ip, [sp, #12]
    b6f4:	cmp	r2, #0
    b6f8:	str	r2, [r3, #32]
    b6fc:	str	ip, [sp, #48]	; 0x30
    b700:	strne	r3, [r2, #36]	; 0x24
    b704:	str	r1, [ip, #36]	; 0x24
    b708:	b	b630 <fputs@plt+0x6d1c>
    b70c:	mvn	r4, #60	; 0x3c
    b710:	b	b344 <fputs@plt+0x6a30>
    b714:	bl	453c <__stack_chk_fail@plt>
    b718:	mov	r4, r0
    b71c:	ldr	r0, [sp, #12]
    b720:	bl	4140 <free@plt>
    b724:	mov	r0, r4
    b728:	bl	4818 <_Unwind_Resume@plt>
    b72c:	mov	r2, #0
    b730:	mov	r4, r0
    b734:	str	r2, [sp, #12]
    b738:	b	b71c <fputs@plt+0x6e08>
    b73c:	ldr	r0, [pc, #84]	; b798 <fputs@plt+0x6e84>
    b740:	movw	r2, #1048	; 0x418
    b744:	ldr	r1, [pc, #80]	; b79c <fputs@plt+0x6e88>
    b748:	ldr	r3, [pc, #80]	; b7a0 <fputs@plt+0x6e8c>
    b74c:	add	r0, pc, r0
    b750:	add	r1, pc, r1
    b754:	add	r3, pc, r3
    b758:	bl	5ac34 <fputs@plt+0x56320>
    b75c:	mov	r3, #0
    b760:	mov	r4, r0
    b764:	str	r3, [sp, #12]
    b768:	b	b71c <fputs@plt+0x6e08>
    b76c:	mov	r1, #0
    b770:	mov	r4, r0
    b774:	str	r1, [sp, #12]
    b778:	b	b71c <fputs@plt+0x6e08>
    b77c:	b	b75c <fputs@plt+0x6e48>
    b780:	andeq	r0, r8, r4, ror #19
    b784:	andeq	r0, r0, r0, lsr r4
    b788:	andeq	r7, r5, r8, lsl #18
    b78c:	strdeq	r7, [r5], -r4
    b790:	andeq	r7, r5, ip, asr r7
    b794:	andeq	r7, r5, r4, ror #13
    b798:	andeq	r7, r5, r0, lsr #13
    b79c:	andeq	r7, r5, r0, lsr #13
    b7a0:	andeq	r7, r5, r0, lsl r5
    b7a4:	ldr	r1, [pc, #300]	; b8d8 <fputs@plt+0x6fc4>
    b7a8:	mov	r2, #0
    b7ac:	push	{r4, r5, r6, r7, fp, lr}
    b7b0:	add	fp, sp, #20
    b7b4:	ldr	ip, [pc, #288]	; b8dc <fputs@plt+0x6fc8>
    b7b8:	sub	sp, sp, #32
    b7bc:	add	r1, pc, r1
    b7c0:	mov	r3, #0
    b7c4:	mov	r5, r0
    b7c8:	ldr	r6, [r1, ip]
    b7cc:	mov	r7, #0
    b7d0:	strd	r2, [fp, #-44]	; 0xffffffd4
    b7d4:	strd	r2, [fp, #-36]	; 0xffffffdc
    b7d8:	ldr	r3, [r6]
    b7dc:	str	r7, [fp, #-48]	; 0xffffffd0
    b7e0:	str	r3, [fp, #-24]	; 0xffffffe8
    b7e4:	bl	42a8 <strlen@plt>
    b7e8:	cmp	r0, #31
    b7ec:	mov	r0, r5
    b7f0:	bls	b890 <fputs@plt+0x6f7c>
    b7f4:	mov	r1, #32
    b7f8:	sub	r4, fp, #44	; 0x2c
    b7fc:	bl	4584 <strnlen@plt>
    b800:	mov	r1, r5
    b804:	add	r3, r0, #15
    b808:	mov	r2, r0
    b80c:	bic	r3, r3, #7
    b810:	sub	sp, sp, r3
    b814:	mov	ip, sp
    b818:	lsr	r3, ip, #3
    b81c:	strb	r7, [r0, r3, lsl #3]
    b820:	lsl	r0, r3, #3
    b824:	bl	42f0 <memcpy@plt>
    b828:	mov	r1, r4
    b82c:	bl	49f0c <fputs@plt+0x455f8>
    b830:	cmp	r0, r7
    b834:	addge	r5, r5, #32
    b838:	ldrb	r3, [r5]
    b83c:	cmp	r3, #43	; 0x2b
    b840:	cmpne	r3, #45	; 0x2d
    b844:	beq	b8ac <fputs@plt+0x6f98>
    b848:	cmp	r3, #0
    b84c:	bne	b8cc <fputs@plt+0x6fb8>
    b850:	ldm	r4, {r0, r1, r2, r3}
    b854:	mov	r4, #0
    b858:	ldr	ip, [pc, #128]	; b8e0 <fputs@plt+0x6fcc>
    b85c:	ldr	r7, [pc, #128]	; b8e4 <fputs@plt+0x6fd0>
    b860:	ldr	r5, [fp, #-48]	; 0xffffffd0
    b864:	add	ip, pc, ip
    b868:	add	r7, pc, r7
    b86c:	stm	ip, {r0, r1, r2, r3}
    b870:	str	r5, [r7]
    b874:	ldr	r2, [fp, #-24]	; 0xffffffe8
    b878:	mov	r0, r4
    b87c:	ldr	r3, [r6]
    b880:	cmp	r2, r3
    b884:	bne	b8d4 <fputs@plt+0x6fc0>
    b888:	sub	sp, fp, #20
    b88c:	pop	{r4, r5, r6, r7, fp, pc}
    b890:	sub	r1, fp, #48	; 0x30
    b894:	bl	4f1d8 <fputs@plt+0x4a8c4>
    b898:	cmp	r0, #0
    b89c:	subge	r4, fp, #44	; 0x2c
    b8a0:	bge	b850 <fputs@plt+0x6f3c>
    b8a4:	mov	r4, r0
    b8a8:	b	b874 <fputs@plt+0x6f60>
    b8ac:	cmp	r3, #0
    b8b0:	beq	b850 <fputs@plt+0x6f3c>
    b8b4:	mov	r0, r5
    b8b8:	sub	r1, fp, #48	; 0x30
    b8bc:	bl	4f1d8 <fputs@plt+0x4a8c4>
    b8c0:	cmp	r0, #0
    b8c4:	bge	b850 <fputs@plt+0x6f3c>
    b8c8:	b	b8a4 <fputs@plt+0x6f90>
    b8cc:	mvn	r4, #21
    b8d0:	b	b874 <fputs@plt+0x6f60>
    b8d4:	bl	453c <__stack_chk_fail@plt>
    b8d8:	ldrdeq	r0, [r8], -r4
    b8dc:	andeq	r0, r0, r0, lsr r4
    b8e0:	andeq	r0, r8, r4, asr #19
    b8e4:	andeq	r0, r8, r0, ror #19
    b8e8:	ldr	r1, [pc, #24]	; b908 <fputs@plt+0x6ff4>
    b8ec:	add	r1, pc, r1
    b8f0:	ldrb	r1, [r1]
    b8f4:	cmp	r1, #0
    b8f8:	mov	r1, #42	; 0x2a
    b8fc:	bne	b904 <fputs@plt+0x6ff0>
    b900:	b	559c8 <fputs@plt+0x510b4>
    b904:	b	559e4 <fputs@plt+0x510d0>
    b908:	andeq	r0, r8, pc, ror r9
    b90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b910:	sub	sp, sp, #52	; 0x34
    b914:	ldr	r6, [pc, #4032]	; c8dc <fputs@plt+0x7fc8>
    b918:	subs	r5, r0, #0
    b91c:	ldr	r3, [pc, #4028]	; c8e0 <fputs@plt+0x7fcc>
    b920:	mov	r4, r1
    b924:	add	r6, pc, r6
    b928:	ldr	r3, [r6, r3]
    b92c:	str	r3, [sp, #24]
    b930:	ldr	r3, [r3]
    b934:	str	r3, [sp, #44]	; 0x2c
    b938:	blt	ce9c <fputs@plt+0x8588>
    b93c:	cmp	r1, #0
    b940:	beq	cebc <fputs@plt+0x85a8>
    b944:	ldr	sl, [pc, #3992]	; c8e4 <fputs@plt+0x7fd0>
    b948:	ldr	r9, [pc, #3992]	; c8e8 <fputs@plt+0x7fd4>
    b94c:	ldr	r8, [pc, #3992]	; c8ec <fputs@plt+0x7fd8>
    b950:	add	sl, pc, sl
    b954:	ldr	r7, [pc, #3988]	; c8f0 <fputs@plt+0x7fdc>
    b958:	add	r9, pc, r9
    b95c:	ldr	r1, [pc, #3984]	; c8f4 <fputs@plt+0x7fe0>
    b960:	add	r8, pc, r8
    b964:	ldr	r2, [pc, #3980]	; c8f8 <fputs@plt+0x7fe4>
    b968:	add	r7, pc, r7
    b96c:	add	r1, pc, r1
    b970:	str	r1, [sp, #28]
    b974:	add	r2, pc, r2
    b978:	str	r2, [sp, #32]
    b97c:	mov	r3, #0
    b980:	ldr	r2, [pc, #3956]	; c8fc <fputs@plt+0x7fe8>
    b984:	str	r3, [sp]
    b988:	mov	r0, r5
    b98c:	ldr	r3, [pc, #3948]	; c900 <fputs@plt+0x7fec>
    b990:	mov	r1, r4
    b994:	add	r2, pc, r2
    b998:	add	r3, pc, r3
    b99c:	bl	417c <getopt_long@plt>
    b9a0:	cmp	r0, #0
    b9a4:	blt	c53c <fputs@plt+0x7c28>
    b9a8:	sub	r0, r0, #63	; 0x3f
    b9ac:	cmp	r0, #219	; 0xdb
    b9b0:	addls	pc, pc, r0, lsl #2
    b9b4:	b	c51c <fputs@plt+0x7c08>
    b9b8:	b	bdb8 <fputs@plt+0x74a4>
    b9bc:	b	c51c <fputs@plt+0x7c08>
    b9c0:	b	c51c <fputs@plt+0x7c08>
    b9c4:	b	c51c <fputs@plt+0x7c08>
    b9c8:	b	c51c <fputs@plt+0x7c08>
    b9cc:	b	be10 <fputs@plt+0x74fc>
    b9d0:	b	c51c <fputs@plt+0x7c08>
    b9d4:	b	be2c <fputs@plt+0x7518>
    b9d8:	b	c51c <fputs@plt+0x7c08>
    b9dc:	b	c51c <fputs@plt+0x7c08>
    b9e0:	b	c51c <fputs@plt+0x7c08>
    b9e4:	b	c51c <fputs@plt+0x7c08>
    b9e8:	b	c51c <fputs@plt+0x7c08>
    b9ec:	b	c51c <fputs@plt+0x7c08>
    b9f0:	b	be44 <fputs@plt+0x7530>
    b9f4:	b	c51c <fputs@plt+0x7c08>
    b9f8:	b	c51c <fputs@plt+0x7c08>
    b9fc:	b	c51c <fputs@plt+0x7c08>
    ba00:	b	c51c <fputs@plt+0x7c08>
    ba04:	b	c51c <fputs@plt+0x7c08>
    ba08:	b	be60 <fputs@plt+0x754c>
    ba0c:	b	c51c <fputs@plt+0x7c08>
    ba10:	b	be94 <fputs@plt+0x7580>
    ba14:	b	c51c <fputs@plt+0x7c08>
    ba18:	b	c51c <fputs@plt+0x7c08>
    ba1c:	b	c51c <fputs@plt+0x7c08>
    ba20:	b	c51c <fputs@plt+0x7c08>
    ba24:	b	c51c <fputs@plt+0x7c08>
    ba28:	b	c51c <fputs@plt+0x7c08>
    ba2c:	b	c51c <fputs@plt+0x7c08>
    ba30:	b	c51c <fputs@plt+0x7c08>
    ba34:	b	c51c <fputs@plt+0x7c08>
    ba38:	b	c51c <fputs@plt+0x7c08>
    ba3c:	b	c51c <fputs@plt+0x7c08>
    ba40:	b	bec8 <fputs@plt+0x75b4>
    ba44:	b	bedc <fputs@plt+0x75c8>
    ba48:	b	bf58 <fputs@plt+0x7644>
    ba4c:	b	c51c <fputs@plt+0x7c08>
    ba50:	b	bf74 <fputs@plt+0x7660>
    ba54:	b	bfa0 <fputs@plt+0x768c>
    ba58:	b	c51c <fputs@plt+0x7c08>
    ba5c:	b	bfb4 <fputs@plt+0x76a0>
    ba60:	b	c51c <fputs@plt+0x7c08>
    ba64:	b	c51c <fputs@plt+0x7c08>
    ba68:	b	bffc <fputs@plt+0x76e8>
    ba6c:	b	c01c <fputs@plt+0x7708>
    ba70:	b	c030 <fputs@plt+0x771c>
    ba74:	b	bd28 <fputs@plt+0x7414>
    ba78:	b	c044 <fputs@plt+0x7730>
    ba7c:	b	c088 <fputs@plt+0x7774>
    ba80:	b	c134 <fputs@plt+0x7820>
    ba84:	b	c4cc <fputs@plt+0x7bb8>
    ba88:	b	c51c <fputs@plt+0x7c08>
    ba8c:	b	c4e0 <fputs@plt+0x7bcc>
    ba90:	b	c448 <fputs@plt+0x7b34>
    ba94:	b	c51c <fputs@plt+0x7c08>
    ba98:	b	c51c <fputs@plt+0x7c08>
    ba9c:	b	c484 <fputs@plt+0x7b70>
    baa0:	b	c51c <fputs@plt+0x7c08>
    baa4:	b	c51c <fputs@plt+0x7c08>
    baa8:	b	c51c <fputs@plt+0x7c08>
    baac:	b	c51c <fputs@plt+0x7c08>
    bab0:	b	c51c <fputs@plt+0x7c08>
    bab4:	b	c51c <fputs@plt+0x7c08>
    bab8:	b	c51c <fputs@plt+0x7c08>
    babc:	b	c51c <fputs@plt+0x7c08>
    bac0:	b	c51c <fputs@plt+0x7c08>
    bac4:	b	c51c <fputs@plt+0x7c08>
    bac8:	b	c51c <fputs@plt+0x7c08>
    bacc:	b	c51c <fputs@plt+0x7c08>
    bad0:	b	c51c <fputs@plt+0x7c08>
    bad4:	b	c51c <fputs@plt+0x7c08>
    bad8:	b	c51c <fputs@plt+0x7c08>
    badc:	b	c51c <fputs@plt+0x7c08>
    bae0:	b	c51c <fputs@plt+0x7c08>
    bae4:	b	c51c <fputs@plt+0x7c08>
    bae8:	b	c51c <fputs@plt+0x7c08>
    baec:	b	c51c <fputs@plt+0x7c08>
    baf0:	b	c51c <fputs@plt+0x7c08>
    baf4:	b	c51c <fputs@plt+0x7c08>
    baf8:	b	c51c <fputs@plt+0x7c08>
    bafc:	b	c51c <fputs@plt+0x7c08>
    bb00:	b	c51c <fputs@plt+0x7c08>
    bb04:	b	c51c <fputs@plt+0x7c08>
    bb08:	b	c51c <fputs@plt+0x7c08>
    bb0c:	b	c51c <fputs@plt+0x7c08>
    bb10:	b	c51c <fputs@plt+0x7c08>
    bb14:	b	c51c <fputs@plt+0x7c08>
    bb18:	b	c51c <fputs@plt+0x7c08>
    bb1c:	b	c51c <fputs@plt+0x7c08>
    bb20:	b	c51c <fputs@plt+0x7c08>
    bb24:	b	c51c <fputs@plt+0x7c08>
    bb28:	b	c51c <fputs@plt+0x7c08>
    bb2c:	b	c51c <fputs@plt+0x7c08>
    bb30:	b	c51c <fputs@plt+0x7c08>
    bb34:	b	c51c <fputs@plt+0x7c08>
    bb38:	b	c51c <fputs@plt+0x7c08>
    bb3c:	b	c51c <fputs@plt+0x7c08>
    bb40:	b	c51c <fputs@plt+0x7c08>
    bb44:	b	c51c <fputs@plt+0x7c08>
    bb48:	b	c51c <fputs@plt+0x7c08>
    bb4c:	b	c51c <fputs@plt+0x7c08>
    bb50:	b	c51c <fputs@plt+0x7c08>
    bb54:	b	c51c <fputs@plt+0x7c08>
    bb58:	b	c51c <fputs@plt+0x7c08>
    bb5c:	b	c51c <fputs@plt+0x7c08>
    bb60:	b	c51c <fputs@plt+0x7c08>
    bb64:	b	c51c <fputs@plt+0x7c08>
    bb68:	b	c51c <fputs@plt+0x7c08>
    bb6c:	b	c51c <fputs@plt+0x7c08>
    bb70:	b	c51c <fputs@plt+0x7c08>
    bb74:	b	c51c <fputs@plt+0x7c08>
    bb78:	b	c51c <fputs@plt+0x7c08>
    bb7c:	b	c51c <fputs@plt+0x7c08>
    bb80:	b	c51c <fputs@plt+0x7c08>
    bb84:	b	c51c <fputs@plt+0x7c08>
    bb88:	b	c51c <fputs@plt+0x7c08>
    bb8c:	b	c51c <fputs@plt+0x7c08>
    bb90:	b	c51c <fputs@plt+0x7c08>
    bb94:	b	c51c <fputs@plt+0x7c08>
    bb98:	b	c51c <fputs@plt+0x7c08>
    bb9c:	b	c51c <fputs@plt+0x7c08>
    bba0:	b	c51c <fputs@plt+0x7c08>
    bba4:	b	c51c <fputs@plt+0x7c08>
    bba8:	b	c51c <fputs@plt+0x7c08>
    bbac:	b	c51c <fputs@plt+0x7c08>
    bbb0:	b	c51c <fputs@plt+0x7c08>
    bbb4:	b	c51c <fputs@plt+0x7c08>
    bbb8:	b	c51c <fputs@plt+0x7c08>
    bbbc:	b	c51c <fputs@plt+0x7c08>
    bbc0:	b	c51c <fputs@plt+0x7c08>
    bbc4:	b	c51c <fputs@plt+0x7c08>
    bbc8:	b	c51c <fputs@plt+0x7c08>
    bbcc:	b	c51c <fputs@plt+0x7c08>
    bbd0:	b	c51c <fputs@plt+0x7c08>
    bbd4:	b	c51c <fputs@plt+0x7c08>
    bbd8:	b	c51c <fputs@plt+0x7c08>
    bbdc:	b	c51c <fputs@plt+0x7c08>
    bbe0:	b	c51c <fputs@plt+0x7c08>
    bbe4:	b	c51c <fputs@plt+0x7c08>
    bbe8:	b	c51c <fputs@plt+0x7c08>
    bbec:	b	c51c <fputs@plt+0x7c08>
    bbf0:	b	c51c <fputs@plt+0x7c08>
    bbf4:	b	c51c <fputs@plt+0x7c08>
    bbf8:	b	c51c <fputs@plt+0x7c08>
    bbfc:	b	c51c <fputs@plt+0x7c08>
    bc00:	b	c51c <fputs@plt+0x7c08>
    bc04:	b	c51c <fputs@plt+0x7c08>
    bc08:	b	c51c <fputs@plt+0x7c08>
    bc0c:	b	c51c <fputs@plt+0x7c08>
    bc10:	b	c51c <fputs@plt+0x7c08>
    bc14:	b	c51c <fputs@plt+0x7c08>
    bc18:	b	c51c <fputs@plt+0x7c08>
    bc1c:	b	c51c <fputs@plt+0x7c08>
    bc20:	b	c51c <fputs@plt+0x7c08>
    bc24:	b	c51c <fputs@plt+0x7c08>
    bc28:	b	c51c <fputs@plt+0x7c08>
    bc2c:	b	c51c <fputs@plt+0x7c08>
    bc30:	b	c51c <fputs@plt+0x7c08>
    bc34:	b	c51c <fputs@plt+0x7c08>
    bc38:	b	c51c <fputs@plt+0x7c08>
    bc3c:	b	c51c <fputs@plt+0x7c08>
    bc40:	b	c51c <fputs@plt+0x7c08>
    bc44:	b	c51c <fputs@plt+0x7c08>
    bc48:	b	c51c <fputs@plt+0x7c08>
    bc4c:	b	c51c <fputs@plt+0x7c08>
    bc50:	b	c51c <fputs@plt+0x7c08>
    bc54:	b	c51c <fputs@plt+0x7c08>
    bc58:	b	c51c <fputs@plt+0x7c08>
    bc5c:	b	c51c <fputs@plt+0x7c08>
    bc60:	b	c51c <fputs@plt+0x7c08>
    bc64:	b	c51c <fputs@plt+0x7c08>
    bc68:	b	c51c <fputs@plt+0x7c08>
    bc6c:	b	c51c <fputs@plt+0x7c08>
    bc70:	b	c51c <fputs@plt+0x7c08>
    bc74:	b	c51c <fputs@plt+0x7c08>
    bc78:	b	c51c <fputs@plt+0x7c08>
    bc7c:	b	c51c <fputs@plt+0x7c08>
    bc80:	b	c51c <fputs@plt+0x7c08>
    bc84:	b	c51c <fputs@plt+0x7c08>
    bc88:	b	c51c <fputs@plt+0x7c08>
    bc8c:	b	c51c <fputs@plt+0x7c08>
    bc90:	b	c51c <fputs@plt+0x7c08>
    bc94:	b	c51c <fputs@plt+0x7c08>
    bc98:	b	c51c <fputs@plt+0x7c08>
    bc9c:	b	c51c <fputs@plt+0x7c08>
    bca0:	b	c51c <fputs@plt+0x7c08>
    bca4:	b	c51c <fputs@plt+0x7c08>
    bca8:	b	c51c <fputs@plt+0x7c08>
    bcac:	b	c51c <fputs@plt+0x7c08>
    bcb0:	b	c51c <fputs@plt+0x7c08>
    bcb4:	b	c51c <fputs@plt+0x7c08>
    bcb8:	b	c51c <fputs@plt+0x7c08>
    bcbc:	b	c498 <fputs@plt+0x7b84>
    bcc0:	b	c4b8 <fputs@plt+0x7ba4>
    bcc4:	b	c398 <fputs@plt+0x7a84>
    bcc8:	b	c3ac <fputs@plt+0x7a98>
    bccc:	b	c3c0 <fputs@plt+0x7aac>
    bcd0:	b	c3d4 <fputs@plt+0x7ac0>
    bcd4:	b	c3e8 <fputs@plt+0x7ad4>
    bcd8:	b	c400 <fputs@plt+0x7aec>
    bcdc:	b	c418 <fputs@plt+0x7b04>
    bce0:	b	c434 <fputs@plt+0x7b20>
    bce4:	b	c148 <fputs@plt+0x7834>
    bce8:	b	c15c <fputs@plt+0x7848>
    bcec:	b	c1c0 <fputs@plt+0x78ac>
    bcf0:	b	c22c <fputs@plt+0x7918>
    bcf4:	b	c240 <fputs@plt+0x792c>
    bcf8:	b	c27c <fputs@plt+0x7968>
    bcfc:	b	c290 <fputs@plt+0x797c>
    bd00:	b	c2ac <fputs@plt+0x7998>
    bd04:	b	c2c0 <fputs@plt+0x79ac>
    bd08:	b	c2fc <fputs@plt+0x79e8>
    bd0c:	b	c30c <fputs@plt+0x79f8>
    bd10:	b	c318 <fputs@plt+0x7a04>
    bd14:	b	c324 <fputs@plt+0x7a10>
    bd18:	b	c338 <fputs@plt+0x7a24>
    bd1c:	b	c344 <fputs@plt+0x7a30>
    bd20:	b	c350 <fputs@plt+0x7a3c>
    bd24:	b	bdd8 <fputs@plt+0x74c4>
    bd28:	ldr	r3, [pc, #3028]	; c904 <fputs@plt+0x7ff0>
    bd2c:	ldr	fp, [r6, r3]
    bd30:	ldr	r0, [fp]
    bd34:	cmp	r0, #0
    bd38:	beq	c7e0 <fputs@plt+0x7ecc>
    bd3c:	ldrb	r3, [r0]
    bd40:	cmp	r3, #97	; 0x61
    bd44:	beq	c618 <fputs@plt+0x7d04>
    bd48:	ldr	r3, [pc, #3000]	; c908 <fputs@plt+0x7ff4>
    bd4c:	add	r3, pc, r3
    bd50:	str	r3, [sp, #16]
    bd54:	mov	r1, r3
    bd58:	bl	4f1d8 <fputs@plt+0x4a8c4>
    bd5c:	ldr	r3, [sp, #16]
    bd60:	cmp	r0, #0
    bd64:	blt	bd74 <fputs@plt+0x7460>
    bd68:	ldr	r3, [r3]
    bd6c:	cmp	r3, #0
    bd70:	bge	b97c <fputs@plt+0x7068>
    bd74:	bl	5b610 <fputs@plt+0x56cfc>
    bd78:	cmp	r0, #2
    bd7c:	ble	bdb8 <fputs@plt+0x74a4>
    bd80:	ldr	lr, [pc, #2948]	; c90c <fputs@plt+0x7ff8>
    bd84:	mov	r0, #3
    bd88:	ldr	ip, [pc, #2944]	; c910 <fputs@plt+0x7ffc>
    bd8c:	mov	r1, #0
    bd90:	ldr	r2, [pc, #2940]	; c914 <fputs@plt+0x8000>
    bd94:	add	lr, pc, lr
    bd98:	add	ip, pc, ip
    bd9c:	mov	r3, #488	; 0x1e8
    bda0:	add	r2, pc, r2
    bda4:	str	lr, [sp]
    bda8:	str	ip, [sp, #4]
    bdac:	ldr	ip, [fp]
    bdb0:	str	ip, [sp, #8]
    bdb4:	bl	5ae90 <fputs@plt+0x5657c>
    bdb8:	mvn	r0, #21
    bdbc:	ldr	r1, [sp, #24]
    bdc0:	ldr	r2, [sp, #44]	; 0x2c
    bdc4:	ldr	r3, [r1]
    bdc8:	cmp	r2, r3
    bdcc:	bne	ce98 <fputs@plt+0x8584>
    bdd0:	add	sp, sp, #52	; 0x34
    bdd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bdd8:	ldr	r3, [pc, #2852]	; c904 <fputs@plt+0x7ff0>
    bddc:	ldr	r1, [pc, #2868]	; c918 <fputs@plt+0x8004>
    bde0:	ldr	r3, [r6, r3]
    bde4:	add	r1, pc, r1
    bde8:	ldr	r0, [r3]
    bdec:	str	r3, [sp, #36]	; 0x24
    bdf0:	bl	567ec <fputs@plt+0x51ed8>
    bdf4:	cmp	r0, #0
    bdf8:	blt	ccf8 <fputs@plt+0x83e4>
    bdfc:	ldr	r3, [pc, #2840]	; c91c <fputs@plt+0x8008>
    be00:	mov	r2, #11
    be04:	add	r3, pc, r3
    be08:	str	r2, [r3]
    be0c:	b	b97c <fputs@plt+0x7068>
    be10:	ldr	r2, [pc, #2796]	; c904 <fputs@plt+0x7ff0>
    be14:	ldr	r3, [pc, #2820]	; c920 <fputs@plt+0x800c>
    be18:	ldr	r2, [r6, r2]
    be1c:	add	r3, pc, r3
    be20:	ldr	r2, [r2]
    be24:	str	r2, [r3]
    be28:	b	b97c <fputs@plt+0x7068>
    be2c:	ldr	r3, [pc, #2768]	; c904 <fputs@plt+0x7ff0>
    be30:	ldr	r1, [sp, #32]
    be34:	ldr	r3, [r6, r3]
    be38:	ldr	r3, [r3]
    be3c:	str	r3, [r1]
    be40:	b	b97c <fputs@plt+0x7068>
    be44:	ldr	r2, [pc, #2744]	; c904 <fputs@plt+0x7ff0>
    be48:	ldr	r3, [pc, #2772]	; c924 <fputs@plt+0x8010>
    be4c:	ldr	r2, [r6, r2]
    be50:	add	r3, pc, r3
    be54:	ldr	r2, [r2]
    be58:	str	r2, [r3]
    be5c:	b	b97c <fputs@plt+0x7068>
    be60:	ldr	r3, [pc, #2716]	; c904 <fputs@plt+0x7ff0>
    be64:	ldr	r1, [pc, #2748]	; c928 <fputs@plt+0x8014>
    be68:	ldr	fp, [r6, r3]
    be6c:	add	r1, pc, r1
    be70:	ldr	r0, [fp]
    be74:	bl	5614c <fputs@plt+0x51838>
    be78:	cmp	r0, #0
    be7c:	blt	ccac <fputs@plt+0x8398>
    be80:	ldr	r3, [pc, #2724]	; c92c <fputs@plt+0x8018>
    be84:	mov	r2, #1
    be88:	add	r3, pc, r3
    be8c:	strb	r2, [r3]
    be90:	b	b97c <fputs@plt+0x7068>
    be94:	ldr	r3, [pc, #2664]	; c904 <fputs@plt+0x7ff0>
    be98:	ldr	r1, [pc, #2704]	; c930 <fputs@plt+0x801c>
    be9c:	ldr	fp, [r6, r3]
    bea0:	add	r1, pc, r1
    bea4:	ldr	r0, [fp]
    bea8:	bl	5614c <fputs@plt+0x51838>
    beac:	cmp	r0, #0
    beb0:	blt	cd4c <fputs@plt+0x8438>
    beb4:	ldr	r3, [pc, #2680]	; c934 <fputs@plt+0x8020>
    beb8:	mov	r2, #1
    bebc:	add	r3, pc, r3
    bec0:	strb	r2, [r3]
    bec4:	b	b97c <fputs@plt+0x7068>
    bec8:	ldr	r3, [pc, #2664]	; c938 <fputs@plt+0x8024>
    becc:	mov	r2, #1
    bed0:	add	r3, pc, r3
    bed4:	strb	r2, [r3]
    bed8:	b	b97c <fputs@plt+0x7068>
    bedc:	ldr	r2, [pc, #2648]	; c93c <fputs@plt+0x8028>
    bee0:	mov	r1, #1
    bee4:	ldr	r3, [pc, #2584]	; c904 <fputs@plt+0x7ff0>
    bee8:	add	r2, pc, r2
    beec:	strb	r1, [r2]
    bef0:	ldr	fp, [r6, r3]
    bef4:	ldr	r0, [fp]
    bef8:	cmp	r0, #0
    befc:	beq	c678 <fputs@plt+0x7d64>
    bf00:	bl	b7a4 <fputs@plt+0x6e90>
    bf04:	cmp	r0, #0
    bf08:	bge	b97c <fputs@plt+0x7068>
    bf0c:	bl	5b610 <fputs@plt+0x56cfc>
    bf10:	cmp	r0, #2
    bf14:	ble	bdb8 <fputs@plt+0x74a4>
    bf18:	ldr	r2, [pc, #2592]	; c940 <fputs@plt+0x802c>
    bf1c:	mov	r0, #3
    bf20:	ldr	lr, [fp]
    bf24:	mov	r1, #0
    bf28:	add	r2, pc, r2
    bf2c:	ldr	ip, [pc, #2576]	; c944 <fputs@plt+0x8030>
    bf30:	str	r2, [sp, #4]
    bf34:	mov	r3, #536	; 0x218
    bf38:	ldr	r2, [pc, #2568]	; c948 <fputs@plt+0x8034>
    bf3c:	add	ip, pc, ip
    bf40:	str	lr, [sp, #8]
    bf44:	str	ip, [sp]
    bf48:	add	r2, pc, r2
    bf4c:	bl	5ae90 <fputs@plt+0x5657c>
    bf50:	mvn	r0, #21
    bf54:	b	bdbc <fputs@plt+0x74a8>
    bf58:	ldr	r2, [pc, #2468]	; c904 <fputs@plt+0x7ff0>
    bf5c:	ldr	r3, [pc, #2536]	; c94c <fputs@plt+0x8038>
    bf60:	ldr	r2, [r6, r2]
    bf64:	add	r3, pc, r3
    bf68:	ldr	r2, [r2]
    bf6c:	str	r2, [r3]
    bf70:	b	b97c <fputs@plt+0x7068>
    bf74:	ldr	r3, [pc, #2516]	; c950 <fputs@plt+0x803c>
    bf78:	mov	r0, #1
    bf7c:	ldr	r1, [pc, #2512]	; c954 <fputs@plt+0x8040>
    bf80:	add	r3, pc, r3
    bf84:	add	r1, pc, r1
    bf88:	ldr	r2, [r3]
    bf8c:	strb	r0, [r1]
    bf90:	cmn	r2, #2
    bf94:	moveq	r2, #1000	; 0x3e8
    bf98:	streq	r2, [r3]
    bf9c:	b	b97c <fputs@plt+0x7068>
    bfa0:	ldr	r3, [pc, #2480]	; c958 <fputs@plt+0x8044>
    bfa4:	mov	r2, #1
    bfa8:	add	r3, pc, r3
    bfac:	strb	r2, [r3]
    bfb0:	b	b97c <fputs@plt+0x7068>
    bfb4:	ldr	r3, [pc, #2464]	; c95c <fputs@plt+0x8048>
    bfb8:	add	r3, pc, r3
    bfbc:	ldrb	r3, [r3]
    bfc0:	cmp	r3, #0
    bfc4:	bne	bfd8 <fputs@plt+0x76c4>
    bfc8:	ldr	r3, [pc, #2448]	; c960 <fputs@plt+0x804c>
    bfcc:	add	r3, pc, r3
    bfd0:	ldrb	r0, [r3]
    bfd4:	bl	5bbfc <fputs@plt+0x572e8>
    bfd8:	ldr	r3, [pc, #2436]	; c964 <fputs@plt+0x8050>
    bfdc:	mov	r0, #1
    bfe0:	ldr	r1, [pc, #2432]	; c968 <fputs@plt+0x8054>
    bfe4:	ldr	r3, [r6, r3]
    bfe8:	add	r1, pc, r1
    bfec:	ldr	r2, [r3]
    bff0:	bl	3f78 <__printf_chk@plt>
    bff4:	mov	r0, #0
    bff8:	b	bdbc <fputs@plt+0x74a8>
    bffc:	ldr	r1, [pc, #2408]	; c96c <fputs@plt+0x8058>
    c000:	mov	r3, #1
    c004:	ldr	r2, [pc, #2404]	; c970 <fputs@plt+0x805c>
    c008:	add	r1, pc, r1
    c00c:	add	r2, pc, r2
    c010:	strb	r3, [r1]
    c014:	strb	r3, [r2]
    c018:	b	b97c <fputs@plt+0x7068>
    c01c:	ldr	r3, [pc, #2384]	; c974 <fputs@plt+0x8060>
    c020:	mov	r2, #1
    c024:	add	r3, pc, r3
    c028:	strb	r2, [r3]
    c02c:	b	b97c <fputs@plt+0x7068>
    c030:	ldr	r3, [pc, #2368]	; c978 <fputs@plt+0x8064>
    c034:	mov	r2, #1
    c038:	add	r3, pc, r3
    c03c:	strb	r2, [r3]
    c040:	b	b97c <fputs@plt+0x7068>
    c044:	ldr	r3, [pc, #2232]	; c904 <fputs@plt+0x7ff0>
    c048:	ldr	r3, [r6, r3]
    c04c:	ldr	fp, [r3]
    c050:	mov	r0, fp
    c054:	bl	4e4f8 <fputs@plt+0x49be4>
    c058:	ldr	r3, [pc, #2332]	; c97c <fputs@plt+0x8068>
    c05c:	add	r3, pc, r3
    c060:	cmp	r0, #0
    c064:	str	r0, [r3]
    c068:	blt	cc64 <fputs@plt+0x8350>
    c06c:	sub	r0, r0, #5
    c070:	cmp	r0, #4
    c074:	ldrls	r3, [pc, #2308]	; c980 <fputs@plt+0x806c>
    c078:	movls	r2, #1
    c07c:	addls	r3, pc, r3
    c080:	strbls	r2, [r3]
    c084:	b	b97c <fputs@plt+0x7068>
    c088:	ldr	r3, [pc, #2164]	; c904 <fputs@plt+0x7ff0>
    c08c:	ldr	r1, [pc, #2288]	; c984 <fputs@plt+0x8070>
    c090:	ldr	r3, [r6, r3]
    c094:	add	r1, pc, r1
    c098:	str	r3, [sp, #36]	; 0x24
    c09c:	ldr	r3, [r3]
    c0a0:	mov	r0, r3
    c0a4:	str	r3, [sp, #16]
    c0a8:	bl	4458 <strstr@plt>
    c0ac:	ldr	r3, [sp, #16]
    c0b0:	subs	fp, r0, #0
    c0b4:	mov	r0, r3
    c0b8:	beq	c7ac <fputs@plt+0x7e98>
    c0bc:	rsb	r1, r3, fp
    c0c0:	bl	4098 <__strndup@plt>
    c0c4:	subs	r2, r0, #0
    c0c8:	beq	cd98 <fputs@plt+0x8484>
    c0cc:	str	r2, [sp, #20]
    c0d0:	bl	51964 <fputs@plt+0x4d050>
    c0d4:	mov	r3, r0
    c0d8:	add	r0, fp, #2
    c0dc:	str	r3, [sp, #16]
    c0e0:	bl	51964 <fputs@plt+0x4d050>
    c0e4:	ldr	r2, [sp, #20]
    c0e8:	mov	fp, r0
    c0ec:	mov	r0, r2
    c0f0:	bl	4140 <free@plt>
    c0f4:	ldr	r3, [sp, #16]
    c0f8:	lsr	r2, r3, #31
    c0fc:	orrs	r2, r2, fp, lsr #31
    c100:	bne	cdb4 <fputs@plt+0x84a0>
    c104:	cmp	r3, fp
    c108:	bge	c650 <fputs@plt+0x7d3c>
    c10c:	add	fp, fp, #1
    c110:	mov	r1, #1
    c114:	orr	r2, r2, r1, lsl r3
    c118:	add	r3, r3, #1
    c11c:	cmp	r3, fp
    c120:	bne	c114 <fputs@plt+0x7800>
    c124:	ldr	r3, [pc, #2140]	; c988 <fputs@plt+0x8074>
    c128:	add	r3, pc, r3
    c12c:	str	r2, [r3]
    c130:	b	b97c <fputs@plt+0x7068>
    c134:	ldr	r3, [pc, #2128]	; c98c <fputs@plt+0x8078>
    c138:	mov	r2, #1
    c13c:	add	r3, pc, r3
    c140:	strb	r2, [r3]
    c144:	b	b97c <fputs@plt+0x7068>
    c148:	ldr	r3, [pc, #2112]	; c990 <fputs@plt+0x807c>
    c14c:	mov	r2, #3
    c150:	add	r3, pc, r3
    c154:	str	r2, [r3]
    c158:	b	b97c <fputs@plt+0x7068>
    c15c:	ldr	r3, [pc, #1952]	; c904 <fputs@plt+0x7ff0>
    c160:	ldr	r0, [pc, #2092]	; c994 <fputs@plt+0x8080>
    c164:	ldr	r3, [r6, r3]
    c168:	add	r0, pc, r0
    c16c:	ldr	r1, [r3]
    c170:	bl	51708 <fputs@plt+0x4cdf4>
    c174:	cmp	r0, #0
    c178:	bge	b97c <fputs@plt+0x7068>
    c17c:	mov	fp, r0
    c180:	bl	5b610 <fputs@plt+0x56cfc>
    c184:	cmp	r0, #2
    c188:	ble	c390 <fputs@plt+0x7a7c>
    c18c:	ldr	lr, [pc, #2052]	; c998 <fputs@plt+0x8084>
    c190:	mov	r1, fp
    c194:	ldr	ip, [pc, #2048]	; c99c <fputs@plt+0x8088>
    c198:	movw	r3, #581	; 0x245
    c19c:	ldr	r2, [pc, #2044]	; c9a0 <fputs@plt+0x808c>
    c1a0:	add	lr, pc, lr
    c1a4:	add	ip, pc, ip
    c1a8:	str	lr, [sp]
    c1ac:	add	r2, pc, r2
    c1b0:	str	ip, [sp, #4]
    c1b4:	mov	r0, #3
    c1b8:	bl	5ae90 <fputs@plt+0x5657c>
    c1bc:	b	bdbc <fputs@plt+0x74a8>
    c1c0:	ldr	r2, [pc, #1852]	; c904 <fputs@plt+0x7ff0>
    c1c4:	ldr	r3, [pc, #2008]	; c9a4 <fputs@plt+0x8090>
    c1c8:	ldr	fp, [r6, r2]
    c1cc:	add	r3, pc, r3
    c1d0:	mov	r1, r3
    c1d4:	ldr	r0, [fp]
    c1d8:	str	r3, [sp, #16]
    c1dc:	bl	567ec <fputs@plt+0x51ed8>
    c1e0:	ldr	r3, [sp, #16]
    c1e4:	cmp	r0, #0
    c1e8:	blt	c1f8 <fputs@plt+0x78e4>
    c1ec:	ldrd	r2, [r3]
    c1f0:	orrs	r1, r2, r3
    c1f4:	bne	b97c <fputs@plt+0x7068>
    c1f8:	bl	5b610 <fputs@plt+0x56cfc>
    c1fc:	cmp	r0, #2
    c200:	ble	bdb8 <fputs@plt+0x74a4>
    c204:	ldr	lr, [pc, #1948]	; c9a8 <fputs@plt+0x8094>
    c208:	mov	r0, #3
    c20c:	ldr	ip, [pc, #1944]	; c9ac <fputs@plt+0x8098>
    c210:	mov	r1, #0
    c214:	ldr	r2, [pc, #1940]	; c9b0 <fputs@plt+0x809c>
    c218:	add	lr, pc, lr
    c21c:	add	ip, pc, ip
    c220:	movw	r3, #651	; 0x28b
    c224:	add	r2, pc, r2
    c228:	b	bda4 <fputs@plt+0x7490>
    c22c:	ldr	r3, [pc, #1920]	; c9b4 <fputs@plt+0x80a0>
    c230:	mov	r2, #4
    c234:	add	r3, pc, r3
    c238:	str	r2, [r3]
    c23c:	b	b97c <fputs@plt+0x7068>
    c240:	ldr	r2, [pc, #1904]	; c9b8 <fputs@plt+0x80a4>
    c244:	mov	r1, #4
    c248:	ldr	r3, [pc, #1716]	; c904 <fputs@plt+0x7ff0>
    c24c:	mov	r0, #0
    c250:	add	r2, pc, r2
    c254:	str	r1, [r2]
    c258:	ldr	r2, [r6, r3]
    c25c:	ldr	r1, [pc, #1880]	; c9bc <fputs@plt+0x80a8>
    c260:	ldr	r3, [pc, #1880]	; c9c0 <fputs@plt+0x80ac>
    c264:	ldr	r2, [r2]
    c268:	add	r1, pc, r1
    c26c:	add	r3, pc, r3
    c270:	strb	r0, [r1]
    c274:	str	r2, [r3]
    c278:	b	b97c <fputs@plt+0x7068>
    c27c:	ldr	r3, [pc, #1856]	; c9c4 <fputs@plt+0x80b0>
    c280:	mov	r2, #5
    c284:	add	r3, pc, r3
    c288:	str	r2, [r3]
    c28c:	b	b97c <fputs@plt+0x7068>
    c290:	ldr	r2, [pc, #1644]	; c904 <fputs@plt+0x7ff0>
    c294:	ldr	r3, [pc, #1836]	; c9c8 <fputs@plt+0x80b4>
    c298:	ldr	r2, [r6, r2]
    c29c:	add	r3, pc, r3
    c2a0:	ldr	r2, [r2]
    c2a4:	str	r2, [r3]
    c2a8:	b	b97c <fputs@plt+0x7068>
    c2ac:	ldr	r3, [pc, #1816]	; c9cc <fputs@plt+0x80b8>
    c2b0:	mov	r2, #1
    c2b4:	add	r3, pc, r3
    c2b8:	strb	r2, [r3]
    c2bc:	b	b97c <fputs@plt+0x7068>
    c2c0:	ldr	r3, [pc, #1596]	; c904 <fputs@plt+0x7ff0>
    c2c4:	ldr	r0, [pc, #1796]	; c9d0 <fputs@plt+0x80bc>
    c2c8:	ldr	r3, [r6, r3]
    c2cc:	add	r0, pc, r0
    c2d0:	ldr	r1, [r3]
    c2d4:	bl	5a1ec <fputs@plt+0x558d8>
    c2d8:	cmp	r0, #0
    c2dc:	bge	b97c <fputs@plt+0x7068>
    c2e0:	ldr	r0, [pc, #1772]	; c9d4 <fputs@plt+0x80c0>
    c2e4:	movw	r1, #747	; 0x2eb
    c2e8:	ldr	r2, [pc, #1768]	; c9d8 <fputs@plt+0x80c4>
    c2ec:	add	r0, pc, r0
    c2f0:	add	r2, pc, r2
    c2f4:	bl	5afc8 <fputs@plt+0x566b4>
    c2f8:	b	bdbc <fputs@plt+0x74a8>
    c2fc:	ldr	r2, [sp, #28]
    c300:	mov	r3, #6
    c304:	str	r3, [r2]
    c308:	b	b97c <fputs@plt+0x7068>
    c30c:	mov	r3, #7
    c310:	str	r3, [r7]
    c314:	b	b97c <fputs@plt+0x7068>
    c318:	mov	r3, #8
    c31c:	str	r3, [r8]
    c320:	b	b97c <fputs@plt+0x7068>
    c324:	ldr	r3, [pc, #1712]	; c9dc <fputs@plt+0x80c8>
    c328:	mov	r2, #1
    c32c:	add	r3, pc, r3
    c330:	strb	r2, [r3]
    c334:	b	b97c <fputs@plt+0x7068>
    c338:	mov	r3, #1
    c33c:	strb	r3, [r9]
    c340:	b	b97c <fputs@plt+0x7068>
    c344:	mov	r3, #10
    c348:	str	r3, [sl]
    c34c:	b	b97c <fputs@plt+0x7068>
    c350:	ldr	r0, [pc, #1452]	; c904 <fputs@plt+0x7ff0>
    c354:	mov	r2, #1024	; 0x400
    c358:	ldr	r1, [pc, #1664]	; c9e0 <fputs@plt+0x80cc>
    c35c:	mov	r3, #0
    c360:	ldr	r0, [r6, r0]
    c364:	add	r1, pc, r1
    c368:	str	r1, [sp]
    c36c:	str	r0, [sp, #36]	; 0x24
    c370:	ldr	r0, [r0]
    c374:	bl	50368 <fputs@plt+0x4ba54>
    c378:	cmp	r0, #0
    c37c:	bge	bdfc <fputs@plt+0x74e8>
    c380:	mov	fp, r0
    c384:	bl	5b610 <fputs@plt+0x56cfc>
    c388:	cmp	r0, #2
    c38c:	bgt	ce04 <fputs@plt+0x84f0>
    c390:	mov	r0, fp
    c394:	b	bdbc <fputs@plt+0x74a8>
    c398:	ldr	r3, [pc, #1604]	; c9e4 <fputs@plt+0x80d0>
    c39c:	mov	r2, #0
    c3a0:	add	r3, pc, r3
    c3a4:	strb	r2, [r3]
    c3a8:	b	b97c <fputs@plt+0x7068>
    c3ac:	ldr	r3, [pc, #1588]	; c9e8 <fputs@plt+0x80d4>
    c3b0:	mov	r2, #1
    c3b4:	add	r3, pc, r3
    c3b8:	strb	r2, [r3]
    c3bc:	b	b97c <fputs@plt+0x7068>
    c3c0:	ldr	r3, [pc, #1572]	; c9ec <fputs@plt+0x80d8>
    c3c4:	mov	r2, #1
    c3c8:	add	r3, pc, r3
    c3cc:	str	r2, [r3]
    c3d0:	b	b97c <fputs@plt+0x7068>
    c3d4:	ldr	r3, [pc, #1556]	; c9f0 <fputs@plt+0x80dc>
    c3d8:	mov	r2, #9
    c3dc:	add	r3, pc, r3
    c3e0:	str	r2, [r3]
    c3e4:	b	b97c <fputs@plt+0x7068>
    c3e8:	ldr	r3, [pc, #1540]	; c9f4 <fputs@plt+0x80e0>
    c3ec:	add	r3, pc, r3
    c3f0:	ldr	r2, [r3]
    c3f4:	orr	r2, r2, #8
    c3f8:	str	r2, [r3]
    c3fc:	b	b97c <fputs@plt+0x7068>
    c400:	ldr	r3, [pc, #1520]	; c9f8 <fputs@plt+0x80e4>
    c404:	add	r3, pc, r3
    c408:	ldr	r2, [r3]
    c40c:	orr	r2, r2, #4
    c410:	str	r2, [r3]
    c414:	b	b97c <fputs@plt+0x7068>
    c418:	ldr	r2, [pc, #1252]	; c904 <fputs@plt+0x7ff0>
    c41c:	ldr	r3, [pc, #1496]	; c9fc <fputs@plt+0x80e8>
    c420:	ldr	r2, [r6, r2]
    c424:	add	r3, pc, r3
    c428:	ldr	r2, [r2]
    c42c:	str	r2, [r3]
    c430:	b	b97c <fputs@plt+0x7068>
    c434:	ldr	r3, [pc, #1476]	; ca00 <fputs@plt+0x80ec>
    c438:	mov	r2, #2
    c43c:	add	r3, pc, r3
    c440:	str	r2, [r3]
    c444:	b	b97c <fputs@plt+0x7068>
    c448:	ldr	r3, [pc, #1204]	; c904 <fputs@plt+0x7ff0>
    c44c:	ldr	r0, [pc, #1456]	; ca04 <fputs@plt+0x80f0>
    c450:	ldr	r3, [r6, r3]
    c454:	add	r0, pc, r0
    c458:	ldr	r1, [r3]
    c45c:	bl	5a1ec <fputs@plt+0x558d8>
    c460:	cmp	r0, #0
    c464:	bge	b97c <fputs@plt+0x7068>
    c468:	ldr	r0, [pc, #1432]	; ca08 <fputs@plt+0x80f4>
    c46c:	movw	r1, #741	; 0x2e5
    c470:	ldr	r2, [pc, #1428]	; ca0c <fputs@plt+0x80f8>
    c474:	add	r0, pc, r0
    c478:	add	r2, pc, r2
    c47c:	bl	5afc8 <fputs@plt+0x566b4>
    c480:	b	bdbc <fputs@plt+0x74a8>
    c484:	ldr	r3, [pc, #1412]	; ca10 <fputs@plt+0x80fc>
    c488:	mov	r2, #1
    c48c:	add	r3, pc, r3
    c490:	strb	r2, [r3]
    c494:	b	b97c <fputs@plt+0x7068>
    c498:	ldr	r0, [pc, #1396]	; ca14 <fputs@plt+0x8100>
    c49c:	add	r0, pc, r0
    c4a0:	bl	462c <puts@plt>
    c4a4:	ldr	r0, [pc, #1388]	; ca18 <fputs@plt+0x8104>
    c4a8:	add	r0, pc, r0
    c4ac:	bl	462c <puts@plt>
    c4b0:	mov	r0, #0
    c4b4:	b	bdbc <fputs@plt+0x74a8>
    c4b8:	ldr	r3, [pc, #1372]	; ca1c <fputs@plt+0x8108>
    c4bc:	mov	r2, #1
    c4c0:	add	r3, pc, r3
    c4c4:	strb	r2, [r3]
    c4c8:	b	b97c <fputs@plt+0x7068>
    c4cc:	ldr	r3, [pc, #1356]	; ca20 <fputs@plt+0x810c>
    c4d0:	mov	r2, #1
    c4d4:	add	r3, pc, r3
    c4d8:	strb	r2, [r3]
    c4dc:	b	b97c <fputs@plt+0x7068>
    c4e0:	ldr	r3, [pc, #1052]	; c904 <fputs@plt+0x7ff0>
    c4e4:	ldr	r0, [pc, #1336]	; ca24 <fputs@plt+0x8110>
    c4e8:	ldr	r3, [r6, r3]
    c4ec:	add	r0, pc, r0
    c4f0:	ldr	r1, [r3]
    c4f4:	bl	5a1ec <fputs@plt+0x558d8>
    c4f8:	cmp	r0, #0
    c4fc:	bge	b97c <fputs@plt+0x7068>
    c500:	ldr	r0, [pc, #1312]	; ca28 <fputs@plt+0x8114>
    c504:	movw	r1, #735	; 0x2df
    c508:	ldr	r2, [pc, #1308]	; ca2c <fputs@plt+0x8118>
    c50c:	add	r0, pc, r0
    c510:	add	r2, pc, r2
    c514:	bl	5afc8 <fputs@plt+0x566b4>
    c518:	b	bdbc <fputs@plt+0x74a8>
    c51c:	ldr	r0, [pc, #1292]	; ca30 <fputs@plt+0x811c>
    c520:	movw	r2, #786	; 0x312
    c524:	ldr	r1, [pc, #1288]	; ca34 <fputs@plt+0x8120>
    c528:	ldr	r3, [pc, #1288]	; ca38 <fputs@plt+0x8124>
    c52c:	add	r0, pc, r0
    c530:	add	r1, pc, r1
    c534:	add	r3, pc, r3
    c538:	bl	5aef4 <fputs@plt+0x565e0>
    c53c:	ldr	r3, [pc, #1272]	; ca3c <fputs@plt+0x8128>
    c540:	add	r3, pc, r3
    c544:	ldrb	ip, [r3]
    c548:	cmp	ip, #0
    c54c:	beq	c590 <fputs@plt+0x7c7c>
    c550:	ldr	r3, [pc, #1256]	; ca40 <fputs@plt+0x812c>
    c554:	add	r3, pc, r3
    c558:	ldrb	r3, [r3]
    c55c:	cmp	r3, #0
    c560:	bne	c590 <fputs@plt+0x7c7c>
    c564:	ldr	r3, [pc, #1240]	; ca44 <fputs@plt+0x8130>
    c568:	add	r3, pc, r3
    c56c:	ldrd	r2, [r3]
    c570:	orrs	r1, r2, r3
    c574:	bne	c590 <fputs@plt+0x7c7c>
    c578:	ldr	r3, [pc, #1224]	; ca48 <fputs@plt+0x8134>
    c57c:	add	r3, pc, r3
    c580:	ldr	r2, [r3]
    c584:	cmn	r2, #2
    c588:	moveq	r2, #10
    c58c:	streq	r2, [r3]
    c590:	ldr	r3, [pc, #1204]	; ca4c <fputs@plt+0x8138>
    c594:	ldr	r1, [pc, #1204]	; ca50 <fputs@plt+0x813c>
    c598:	add	r3, pc, r3
    c59c:	ldr	r2, [pc, #1200]	; ca54 <fputs@plt+0x8140>
    c5a0:	add	r1, pc, r1
    c5a4:	ldr	r3, [r3]
    c5a8:	add	r2, pc, r2
    c5ac:	ldr	r1, [r1]
    c5b0:	adds	r3, r3, #0
    c5b4:	ldr	r2, [r2]
    c5b8:	movne	r3, #1
    c5bc:	cmp	r1, #0
    c5c0:	addne	r3, r3, #1
    c5c4:	cmp	r2, #0
    c5c8:	addne	r3, r3, #1
    c5cc:	cmp	r3, #1
    c5d0:	ble	c6a8 <fputs@plt+0x7d94>
    c5d4:	bl	5b610 <fputs@plt+0x56cfc>
    c5d8:	cmp	r0, #2
    c5dc:	ble	bdb8 <fputs@plt+0x74a4>
    c5e0:	ldr	lr, [pc, #1136]	; ca58 <fputs@plt+0x8144>
    c5e4:	mov	r0, #3
    c5e8:	ldr	ip, [pc, #1132]	; ca5c <fputs@plt+0x8148>
    c5ec:	mov	r1, #0
    c5f0:	ldr	r2, [pc, #1128]	; ca60 <fputs@plt+0x814c>
    c5f4:	add	lr, pc, lr
    c5f8:	add	ip, pc, ip
    c5fc:	movw	r3, #793	; 0x319
    c600:	add	r2, pc, r2
    c604:	str	lr, [sp]
    c608:	str	ip, [sp, #4]
    c60c:	bl	5ae90 <fputs@plt+0x5657c>
    c610:	mvn	r0, #21
    c614:	b	bdbc <fputs@plt+0x74a8>
    c618:	ldrb	r3, [r0, #1]
    c61c:	cmp	r3, #108	; 0x6c
    c620:	bne	bd48 <fputs@plt+0x7434>
    c624:	ldrb	r3, [r0, #2]
    c628:	cmp	r3, #108	; 0x6c
    c62c:	bne	bd48 <fputs@plt+0x7434>
    c630:	ldrb	r3, [r0, #3]
    c634:	cmp	r3, #0
    c638:	bne	bd48 <fputs@plt+0x7434>
    c63c:	ldr	r3, [pc, #1056]	; ca64 <fputs@plt+0x8150>
    c640:	mvn	r2, #0
    c644:	add	r3, pc, r3
    c648:	str	r2, [r3]
    c64c:	b	b97c <fputs@plt+0x7068>
    c650:	add	r3, r3, #1
    c654:	mov	r1, #1
    c658:	orr	r2, r2, r1, lsl fp
    c65c:	add	fp, fp, #1
    c660:	cmp	fp, r3
    c664:	bne	c658 <fputs@plt+0x7d44>
    c668:	ldr	r3, [pc, #1016]	; ca68 <fputs@plt+0x8154>
    c66c:	add	r3, pc, r3
    c670:	str	r2, [r3]
    c674:	b	b97c <fputs@plt+0x7068>
    c678:	ldr	r3, [pc, #1108]	; cad4 <fputs@plt+0x81c0>
    c67c:	ldr	fp, [r6, r3]
    c680:	ldr	r3, [fp]
    c684:	cmp	r5, r3
    c688:	ble	b97c <fputs@plt+0x7068>
    c68c:	ldr	r0, [r4, r3, lsl #2]
    c690:	bl	b7a4 <fputs@plt+0x6e90>
    c694:	cmp	r0, #0
    c698:	ldrge	r3, [fp]
    c69c:	addge	r3, r3, #1
    c6a0:	strge	r3, [fp]
    c6a4:	b	b97c <fputs@plt+0x7068>
    c6a8:	ldr	r3, [pc, #956]	; ca6c <fputs@plt+0x8158>
    c6ac:	add	r3, pc, r3
    c6b0:	ldrb	r7, [r3]
    c6b4:	cmp	r7, #0
    c6b8:	beq	c734 <fputs@plt+0x7e20>
    c6bc:	ldr	r3, [pc, #940]	; ca70 <fputs@plt+0x815c>
    c6c0:	add	r3, pc, r3
    c6c4:	ldrb	r3, [r3]
    c6c8:	cmp	r3, #0
    c6cc:	beq	c734 <fputs@plt+0x7e20>
    c6d0:	ldr	r2, [pc, #924]	; ca74 <fputs@plt+0x8160>
    c6d4:	ldr	r3, [pc, #924]	; ca78 <fputs@plt+0x8164>
    c6d8:	add	r2, pc, r2
    c6dc:	add	r3, pc, r3
    c6e0:	ldrd	r0, [r2]
    c6e4:	ldrd	r2, [r3]
    c6e8:	cmp	r1, r3
    c6ec:	cmpeq	r0, r2
    c6f0:	bls	c734 <fputs@plt+0x7e20>
    c6f4:	bl	5b610 <fputs@plt+0x56cfc>
    c6f8:	cmp	r0, #2
    c6fc:	ble	bdb8 <fputs@plt+0x74a4>
    c700:	ldr	lr, [pc, #884]	; ca7c <fputs@plt+0x8168>
    c704:	mov	r1, #0
    c708:	ldr	ip, [pc, #880]	; ca80 <fputs@plt+0x816c>
    c70c:	movw	r3, #798	; 0x31e
    c710:	ldr	r2, [pc, #876]	; ca84 <fputs@plt+0x8170>
    c714:	add	lr, pc, lr
    c718:	add	ip, pc, ip
    c71c:	str	lr, [sp]
    c720:	add	r2, pc, r2
    c724:	str	ip, [sp, #4]
    c728:	mov	r0, #3
    c72c:	bl	5ae90 <fputs@plt+0x5657c>
    c730:	b	bdb8 <fputs@plt+0x74a4>
    c734:	ldr	r3, [pc, #844]	; ca88 <fputs@plt+0x8174>
    c738:	ldr	r2, [pc, #844]	; ca8c <fputs@plt+0x8178>
    c73c:	add	r3, pc, r3
    c740:	add	r2, pc, r2
    c744:	ldr	r3, [r3]
    c748:	ldr	r2, [r2]
    c74c:	adds	r3, r3, #0
    c750:	movne	r3, #1
    c754:	cmp	r2, #0
    c758:	addne	r3, r3, #1
    c75c:	add	r7, r3, r7
    c760:	cmp	r7, #1
    c764:	ble	c84c <fputs@plt+0x7f38>
    c768:	bl	5b610 <fputs@plt+0x56cfc>
    c76c:	cmp	r0, #2
    c770:	ble	bdb8 <fputs@plt+0x74a4>
    c774:	ldr	lr, [pc, #788]	; ca90 <fputs@plt+0x817c>
    c778:	mov	r0, #3
    c77c:	ldr	ip, [pc, #784]	; ca94 <fputs@plt+0x8180>
    c780:	mov	r1, #0
    c784:	ldr	r2, [pc, #780]	; ca98 <fputs@plt+0x8184>
    c788:	add	lr, pc, lr
    c78c:	add	ip, pc, ip
    c790:	movw	r3, #803	; 0x323
    c794:	add	r2, pc, r2
    c798:	str	lr, [sp]
    c79c:	str	ip, [sp, #4]
    c7a0:	bl	5ae90 <fputs@plt+0x5657c>
    c7a4:	mvn	r0, #21
    c7a8:	b	bdbc <fputs@plt+0x74a8>
    c7ac:	bl	51964 <fputs@plt+0x4d050>
    c7b0:	cmp	r0, #0
    c7b4:	blt	ce48 <fputs@plt+0x8534>
    c7b8:	mov	r2, #1
    c7bc:	mov	r3, fp
    c7c0:	orr	fp, fp, r2, lsl r3
    c7c4:	add	r3, r3, #1
    c7c8:	cmp	r0, r3
    c7cc:	bge	c7c0 <fputs@plt+0x7eac>
    c7d0:	ldr	r3, [pc, #708]	; ca9c <fputs@plt+0x8188>
    c7d4:	add	r3, pc, r3
    c7d8:	str	fp, [r3]
    c7dc:	b	b97c <fputs@plt+0x7068>
    c7e0:	ldr	r2, [pc, #696]	; caa0 <fputs@plt+0x818c>
    c7e4:	mov	r1, #10
    c7e8:	ldr	r3, [pc, #740]	; cad4 <fputs@plt+0x81c0>
    c7ec:	add	r2, pc, r2
    c7f0:	str	r1, [r2]
    c7f4:	ldr	fp, [r6, r3]
    c7f8:	ldr	r3, [fp]
    c7fc:	cmp	r5, r3
    c800:	ble	b97c <fputs@plt+0x7068>
    c804:	ldr	r0, [r4, r3, lsl #2]
    c808:	ldrb	r1, [r0]
    c80c:	cmp	r1, #97	; 0x61
    c810:	beq	cb58 <fputs@plt+0x8244>
    c814:	add	r1, sp, #40	; 0x28
    c818:	bl	4f1d8 <fputs@plt+0x4a8c4>
    c81c:	cmp	r0, #0
    c820:	blt	b97c <fputs@plt+0x7068>
    c824:	ldr	r3, [sp, #40]	; 0x28
    c828:	cmp	r3, #0
    c82c:	blt	b97c <fputs@plt+0x7068>
    c830:	ldr	r1, [pc, #620]	; caa4 <fputs@plt+0x8190>
    c834:	ldr	r2, [fp]
    c838:	add	r1, pc, r1
    c83c:	str	r3, [r1]
    c840:	add	r3, r2, #1
    c844:	str	r3, [fp]
    c848:	b	b97c <fputs@plt+0x7068>
    c84c:	cmp	ip, #0
    c850:	beq	c8ac <fputs@plt+0x7f98>
    c854:	ldr	r3, [pc, #588]	; caa8 <fputs@plt+0x8194>
    c858:	add	r3, pc, r3
    c85c:	ldrb	r3, [r3]
    c860:	cmp	r3, #0
    c864:	beq	c8ac <fputs@plt+0x7f98>
    c868:	bl	5b610 <fputs@plt+0x56cfc>
    c86c:	cmp	r0, #2
    c870:	ble	bdb8 <fputs@plt+0x74a4>
    c874:	ldr	lr, [pc, #560]	; caac <fputs@plt+0x8198>
    c878:	mov	r0, #3
    c87c:	ldr	ip, [pc, #556]	; cab0 <fputs@plt+0x819c>
    c880:	mov	r1, #0
    c884:	ldr	r2, [pc, #552]	; cab4 <fputs@plt+0x81a0>
    c888:	add	lr, pc, lr
    c88c:	add	ip, pc, ip
    c890:	mov	r3, #808	; 0x328
    c894:	add	r2, pc, r2
    c898:	str	lr, [sp]
    c89c:	str	ip, [sp, #4]
    c8a0:	bl	5ae90 <fputs@plt+0x5657c>
    c8a4:	mvn	r0, #21
    c8a8:	b	bdbc <fputs@plt+0x74a8>
    c8ac:	ldr	r3, [pc, #516]	; cab8 <fputs@plt+0x81a4>
    c8b0:	add	r3, pc, r3
    c8b4:	ldr	r3, [r3]
    c8b8:	cmp	r3, #0
    c8bc:	bne	cc04 <fputs@plt+0x82f0>
    c8c0:	ldr	r3, [pc, #500]	; cabc <fputs@plt+0x81a8>
    c8c4:	add	r3, pc, r3
    c8c8:	ldrb	r3, [r3]
    c8cc:	cmp	r3, #0
    c8d0:	bne	cbac <fputs@plt+0x8298>
    c8d4:	mov	r0, #1
    c8d8:	b	bdbc <fputs@plt+0x74a8>
    c8dc:	andeq	r0, r8, ip, ror #4
    c8e0:	andeq	r0, r0, r0, lsr r4
    c8e4:	andeq	r0, r8, r8, lsr r9
    c8e8:	andeq	r0, r8, r3, lsl r9
    c8ec:	andeq	r0, r8, r8, lsr #18
    c8f0:	andeq	r0, r8, r0, lsr #18
    c8f4:	andeq	r0, r8, ip, lsl r9
    c8f8:	andeq	r0, r8, r8, ror #17
    c8fc:	andeq	r8, r5, r4, lsl #22
    c900:	andeq	lr, r7, r8, lsl fp
    c904:	andeq	r0, r0, r8, asr r4
    c908:	andeq	r0, r8, ip, lsr #5
    c90c:	andeq	r7, r5, ip, asr #32
    c910:	andeq	r8, r5, r4, asr #11
    c914:	andeq	r7, r5, r0, asr r0
    c918:	andeq	r0, r8, r4, lsr r2
    c91c:	andeq	r0, r8, r4, lsl #9
    c920:	andeq	r0, r8, r4, asr r4
    c924:	andeq	r0, r8, r0, lsl #8
    c928:	andeq	r0, r8, ip, lsl #8
    c92c:	andeq	r0, r8, ip, lsl #8
    c930:	muleq	r8, r8, r3
    c934:	andeq	r0, r8, r4, ror #7
    c938:	muleq	r8, r9, r3
    c93c:	andeq	r0, r8, r4, lsr #7
    c940:	andeq	r8, r5, r0, asr r4
    c944:	andeq	r6, r5, r4, lsr #29
    c948:	andeq	r6, r5, r8, lsr #29
    c94c:	andeq	r0, r8, r0, asr #6
    c950:	andeq	r0, r8, r8, ror r0
    c954:			; <UNDEFINED> instruction: 0x000802be
    c958:	ldrdeq	r0, [r8], -ip
    c95c:	andeq	r0, r8, r8, lsl #5
    c960:	andeq	r0, r8, r6, ror r2
    c964:	andeq	r0, r0, ip, lsr r4
    c968:	andeq	r7, r5, ip, lsl r6
    c96c:	andeq	r0, r8, r0, ror #4
    c970:	andeq	r0, r8, r0, lsl #5
    c974:	andeq	pc, r7, r4, ror #31
    c978:	andeq	r0, r8, r4, lsr r2
    c97c:	strdeq	r0, [r8], -r8
    c980:	ldrdeq	r0, [r8], -r0	; <UNPREDICTABLE>
    c984:	andeq	r7, r5, ip, lsr #2
    c988:	strdeq	pc, [r7], -r8
    c98c:	andeq	r0, r8, r0, lsl r1
    c990:	andeq	r0, r8, r8, lsr r1
    c994:	andeq	r0, r8, r4, lsr r1
    c998:	andeq	r6, r5, r0, asr #24
    c99c:	strdeq	r8, [r5], -ip
    c9a0:	andeq	r6, r5, r4, asr #24
    c9a4:	andeq	pc, r7, r4, asr #28
    c9a8:	andeq	r6, r5, r8, asr #23
    c9ac:	ldrdeq	r8, [r5], -ip
    c9b0:	andeq	r6, r5, ip, asr #23
    c9b4:	andeq	r0, r8, r4, asr r0
    c9b8:	andeq	r0, r8, r8, lsr r0
    c9bc:	andeq	r0, r8, r4
    c9c0:	andeq	r0, r8, r4, lsr #32
    c9c4:	andeq	r0, r8, r4
    c9c8:	andeq	pc, r7, r8, lsl #31
    c9cc:	andeq	pc, r7, sp, lsl #31
    c9d0:	andeq	pc, r7, ip, asr #31
    c9d4:	andeq	r6, r5, r4, lsl #22
    c9d8:	strdeq	r6, [r5], -r0
    c9dc:	andeq	pc, r7, r4, lsr pc	; <UNPREDICTABLE>
    c9e0:	muleq	r7, ip, ip
    c9e4:	andeq	pc, r7, r8, ror #24
    c9e8:	andeq	pc, r7, sp, ror #29
    c9ec:	andeq	pc, r7, r0, asr #29
    c9f0:	andeq	pc, r7, ip, lsr #29
    c9f4:	andeq	pc, r7, r8, ror lr	; <UNPREDICTABLE>
    c9f8:	andeq	pc, r7, r0, ror #28
    c9fc:	andeq	pc, r7, r0, lsr #28
    ca00:	andeq	pc, r7, ip, asr #28
    ca04:	andeq	pc, r7, ip, lsr #28
    ca08:	andeq	r6, r5, ip, ror r9
    ca0c:	andeq	r6, r5, r8, ror #18
    ca10:	ldrdeq	pc, [r7], -lr
    ca14:	andeq	r7, r5, r8, lsl #28
    ca18:	andeq	r7, r5, r8, lsl #28
    ca1c:	andeq	pc, r7, r0, lsl #27
    ca20:	muleq	r7, r9, sp
    ca24:	andeq	pc, r7, ip, ror #26
    ca28:	andeq	r6, r5, r4, ror #17
    ca2c:	ldrdeq	r6, [r5], -r0
    ca30:	andeq	r7, r5, r8, asr pc
    ca34:	andeq	r6, r5, r0, asr #17
    ca38:	andeq	r6, r5, ip, ror r7
    ca3c:	andeq	pc, r7, r4, asr #26
    ca40:	andeq	pc, r7, sp, asr #26
    ca44:	andeq	pc, r7, r0, lsl sp	; <UNPREDICTABLE>
    ca48:	andeq	pc, r7, ip, ror sl	; <UNPREDICTABLE>
    ca4c:	andeq	pc, r7, r4, lsl #26
    ca50:	ldrdeq	pc, [r7], -r0
    ca54:	andeq	pc, r7, r8, lsr #25
    ca58:	andeq	r6, r5, ip, ror #15
    ca5c:	andeq	r7, r5, r8, asr #29
    ca60:	strdeq	r6, [r5], -r0
    ca64:			; <UNDEFINED> instruction: 0x0007f9b4
    ca68:			; <UNDEFINED> instruction: 0x0007f9b4
    ca6c:	andeq	pc, r7, r8, ror #23
    ca70:	andeq	pc, r7, r0, ror #23
    ca74:	andeq	pc, r7, r0, lsr #23
    ca78:	andeq	pc, r7, ip, asr fp	; <UNPREDICTABLE>
    ca7c:	andeq	r6, r5, ip, asr #13
    ca80:	andeq	r7, r5, r0, lsl #28
    ca84:	ldrdeq	r6, [r5], -r0
    ca88:	andeq	pc, r7, r8, ror #21
    ca8c:	andeq	pc, r7, r4, ror #22
    ca90:	andeq	r6, r5, r8, asr r6
    ca94:			; <UNDEFINED> instruction: 0x00057db0
    ca98:	andeq	r6, r5, ip, asr r6
    ca9c:	andeq	pc, r7, ip, asr #16
    caa0:	andeq	pc, r7, ip, lsl #16
    caa4:	andeq	pc, r7, r0, asr #15
    caa8:	andeq	pc, r7, r5, lsl sl	; <UNPREDICTABLE>
    caac:	andeq	r6, r5, r8, asr r5
    cab0:	strdeq	r7, [r5], -r4
    cab4:	andeq	r6, r5, ip, asr r5
    cab8:	ldrdeq	pc, [r7], -r8
    cabc:	andeq	pc, r7, r8, asr #19
    cac0:	strdeq	pc, [r7], -r8
    cac4:			; <UNDEFINED> instruction: 0x0007f6bc
    cac8:	andeq	r6, r5, r0, lsl #4
    cacc:	andeq	r7, r5, r0, lsl #20
    cad0:	andeq	r6, r5, r4, lsl #4
    cad4:	andeq	r0, r0, r8, lsl r4
    cad8:	andeq	r6, r5, ip, lsr #3
    cadc:	andeq	r7, r5, r0, lsl #19
    cae0:	muleq	r5, ip, r1
    cae4:	andeq	r7, r5, r0, asr #13
    cae8:	andeq	r6, r5, r4, asr r1
    caec:	andeq	r6, r5, r4, asr r1
    caf0:	muleq	r5, ip, r7
    caf4:	andeq	r6, r5, r4, lsl #2
    caf8:	andeq	r6, r5, r8, lsl #2
    cafc:	andeq	r6, r5, r0, asr #1
    cb00:	andeq	r7, r5, ip, lsr #13
    cb04:	strheq	r6, [r5], -r4
    cb08:	strdeq	r7, [r5], -ip
    cb0c:	andeq	r6, r5, r4, rrx
    cb10:	andeq	r6, r5, r8, rrx
    cb14:	andeq	r6, r5, ip, asr #32
    cb18:	andeq	r6, r5, r8, lsr r0
    cb1c:	andeq	r6, r5, r8
    cb20:	andeq	r7, r5, r4, asr #12
    cb24:	strdeq	r5, [r5], -ip
    cb28:	muleq	r5, ip, r5
    cb2c:			; <UNDEFINED> instruction: 0x00055fbc
    cb30:			; <UNDEFINED> instruction: 0x00055fb8
    cb34:	andeq	r7, r5, r0, ror #11
    cb38:	andeq	r5, r5, ip, ror #30
    cb3c:	andeq	r5, r5, r8, ror #30
    cb40:	andeq	r6, r5, r4, asr #14
    cb44:	andeq	r5, r5, r0, asr #30
    cb48:	strdeq	r5, [r5], -ip
    cb4c:	andeq	r6, r5, r0, lsr r7
    cb50:	andeq	r5, r5, r0, lsr #30
    cb54:	ldrdeq	r5, [r5], -ip
    cb58:	ldrb	r1, [r0, #1]
    cb5c:	cmp	r1, #108	; 0x6c
    cb60:	bne	c814 <fputs@plt+0x7f00>
    cb64:	ldrb	r1, [r0, #2]
    cb68:	cmp	r1, #108	; 0x6c
    cb6c:	bne	c814 <fputs@plt+0x7f00>
    cb70:	ldrb	r1, [r0, #3]
    cb74:	cmp	r1, #0
    cb78:	bne	c814 <fputs@plt+0x7f00>
    cb7c:	add	r3, r3, #1
    cb80:	str	r3, [fp]
    cb84:	mvn	r3, #0
    cb88:	str	r3, [r2]
    cb8c:	b	b97c <fputs@plt+0x7068>
    cb90:	ldr	r2, [pc, #-216]	; cac0 <fputs@plt+0x81ac>
    cb94:	add	r2, pc, r2
    cb98:	ldrb	r2, [r2]
    cb9c:	cmp	r2, #0
    cba0:	bne	cbac <fputs@plt+0x8298>
    cba4:	cmp	r3, #9
    cba8:	bne	c8d4 <fputs@plt+0x7fc0>
    cbac:	ldr	r3, [pc, #-240]	; cac4 <fputs@plt+0x81b0>
    cbb0:	add	r3, pc, r3
    cbb4:	ldrb	r3, [r3]
    cbb8:	cmp	r3, #0
    cbbc:	beq	c8d4 <fputs@plt+0x7fc0>
    cbc0:	bl	5b610 <fputs@plt+0x56cfc>
    cbc4:	cmp	r0, #2
    cbc8:	ble	bdb8 <fputs@plt+0x74a4>
    cbcc:	ldr	lr, [pc, #-268]	; cac8 <fputs@plt+0x81b4>
    cbd0:	mov	r0, #3
    cbd4:	ldr	ip, [pc, #-272]	; cacc <fputs@plt+0x81b8>
    cbd8:	mov	r1, #0
    cbdc:	ldr	r2, [pc, #-276]	; cad0 <fputs@plt+0x81bc>
    cbe0:	add	lr, pc, lr
    cbe4:	add	ip, pc, ip
    cbe8:	movw	r3, #818	; 0x332
    cbec:	add	r2, pc, r2
    cbf0:	str	lr, [sp]
    cbf4:	str	ip, [sp, #4]
    cbf8:	bl	5ae90 <fputs@plt+0x5657c>
    cbfc:	mvn	r0, #21
    cc00:	b	bdbc <fputs@plt+0x74a8>
    cc04:	ldr	r2, [pc, #-312]	; cad4 <fputs@plt+0x81c0>
    cc08:	ldr	r2, [r6, r2]
    cc0c:	ldr	r6, [r2]
    cc10:	cmp	r5, r6
    cc14:	ble	cb90 <fputs@plt+0x827c>
    cc18:	bl	5b610 <fputs@plt+0x56cfc>
    cc1c:	cmp	r0, #2
    cc20:	ble	bdb8 <fputs@plt+0x74a4>
    cc24:	ldr	lr, [pc, #-340]	; cad8 <fputs@plt+0x81c4>
    cc28:	mov	r0, #3
    cc2c:	ldr	ip, [pc, #-344]	; cadc <fputs@plt+0x81c8>
    cc30:	mov	r1, #0
    cc34:	add	lr, pc, lr
    cc38:	str	lr, [sp]
    cc3c:	add	ip, pc, ip
    cc40:	str	ip, [sp, #4]
    cc44:	ldr	ip, [r4, r6, lsl #2]
    cc48:	movw	r3, #813	; 0x32d
    cc4c:	ldr	r2, [pc, #-372]	; cae0 <fputs@plt+0x81cc>
    cc50:	str	ip, [sp, #8]
    cc54:	add	r2, pc, r2
    cc58:	bl	5ae90 <fputs@plt+0x5657c>
    cc5c:	mvn	r0, #21
    cc60:	b	bdbc <fputs@plt+0x74a8>
    cc64:	bl	5b610 <fputs@plt+0x56cfc>
    cc68:	cmp	r0, #2
    cc6c:	ble	bdb8 <fputs@plt+0x74a4>
    cc70:	ldr	r2, [pc, #-404]	; cae4 <fputs@plt+0x81d0>
    cc74:	mov	r0, #3
    cc78:	ldr	ip, [pc, #-408]	; cae8 <fputs@plt+0x81d4>
    cc7c:	mov	r1, #0
    cc80:	add	r2, pc, r2
    cc84:	str	r2, [sp, #4]
    cc88:	ldr	r2, [pc, #-420]	; caec <fputs@plt+0x81d8>
    cc8c:	add	ip, pc, ip
    cc90:	str	fp, [sp, #8]
    cc94:	mov	r3, #456	; 0x1c8
    cc98:	str	ip, [sp]
    cc9c:	add	r2, pc, r2
    cca0:	bl	5ae90 <fputs@plt+0x5657c>
    cca4:	mvn	r0, #21
    cca8:	b	bdbc <fputs@plt+0x74a8>
    ccac:	bl	5b610 <fputs@plt+0x56cfc>
    ccb0:	cmp	r0, #2
    ccb4:	ble	bdb8 <fputs@plt+0x74a4>
    ccb8:	ldr	r2, [pc, #-464]	; caf0 <fputs@plt+0x81dc>
    ccbc:	mov	r0, #3
    ccc0:	ldr	lr, [fp]
    ccc4:	mov	r1, #0
    ccc8:	add	r2, pc, r2
    cccc:	ldr	ip, [pc, #-480]	; caf4 <fputs@plt+0x81e0>
    ccd0:	str	r2, [sp, #4]
    ccd4:	movw	r3, #717	; 0x2cd
    ccd8:	ldr	r2, [pc, #-488]	; caf8 <fputs@plt+0x81e4>
    ccdc:	add	ip, pc, ip
    cce0:	str	lr, [sp, #8]
    cce4:	str	ip, [sp]
    cce8:	add	r2, pc, r2
    ccec:	bl	5ae90 <fputs@plt+0x5657c>
    ccf0:	mvn	r0, #21
    ccf4:	b	bdbc <fputs@plt+0x74a8>
    ccf8:	mov	fp, r0
    ccfc:	bl	5b610 <fputs@plt+0x56cfc>
    cd00:	cmp	r0, #2
    cd04:	ble	c390 <fputs@plt+0x7a7c>
    cd08:	ldr	r2, [sp, #36]	; 0x24
    cd0c:	mov	r0, #3
    cd10:	ldr	lr, [pc, #-540]	; cafc <fputs@plt+0x81e8>
    cd14:	mov	r1, #0
    cd18:	movw	r3, #625	; 0x271
    cd1c:	ldr	r4, [r2]
    cd20:	add	lr, pc, lr
    cd24:	ldr	r2, [pc, #-556]	; cb00 <fputs@plt+0x81ec>
    cd28:	str	lr, [sp]
    cd2c:	add	r2, pc, r2
    cd30:	str	r2, [sp, #4]
    cd34:	ldr	r2, [pc, #-568]	; cb04 <fputs@plt+0x81f0>
    cd38:	str	r4, [sp, #8]
    cd3c:	add	r2, pc, r2
    cd40:	bl	5ae90 <fputs@plt+0x5657c>
    cd44:	mov	r0, fp
    cd48:	b	bdbc <fputs@plt+0x74a8>
    cd4c:	bl	5b610 <fputs@plt+0x56cfc>
    cd50:	cmp	r0, #2
    cd54:	ble	bdb8 <fputs@plt+0x74a4>
    cd58:	ldr	r2, [pc, #-600]	; cb08 <fputs@plt+0x81f4>
    cd5c:	mov	r0, #3
    cd60:	ldr	lr, [fp]
    cd64:	mov	r1, #0
    cd68:	add	r2, pc, r2
    cd6c:	ldr	ip, [pc, #-616]	; cb0c <fputs@plt+0x81f8>
    cd70:	str	r2, [sp, #4]
    cd74:	movw	r3, #726	; 0x2d6
    cd78:	ldr	r2, [pc, #-624]	; cb10 <fputs@plt+0x81fc>
    cd7c:	add	ip, pc, ip
    cd80:	str	lr, [sp, #8]
    cd84:	str	ip, [sp]
    cd88:	add	r2, pc, r2
    cd8c:	bl	5ae90 <fputs@plt+0x5657c>
    cd90:	mvn	r0, #21
    cd94:	b	bdbc <fputs@plt+0x74a8>
    cd98:	ldr	r0, [pc, #-652]	; cb14 <fputs@plt+0x8200>
    cd9c:	movw	r1, #675	; 0x2a3
    cda0:	ldr	r2, [pc, #-656]	; cb18 <fputs@plt+0x8204>
    cda4:	add	r0, pc, r0
    cda8:	add	r2, pc, r2
    cdac:	bl	5afc8 <fputs@plt+0x566b4>
    cdb0:	b	bdbc <fputs@plt+0x74a8>
    cdb4:	bl	5b610 <fputs@plt+0x56cfc>
    cdb8:	cmp	r0, #2
    cdbc:	ble	bdb8 <fputs@plt+0x74a4>
    cdc0:	ldr	r2, [sp, #36]	; 0x24
    cdc4:	mov	r0, #3
    cdc8:	ldr	ip, [pc, #-692]	; cb1c <fputs@plt+0x8208>
    cdcc:	mov	r1, #0
    cdd0:	movw	r3, #682	; 0x2aa
    cdd4:	ldr	lr, [r2]
    cdd8:	add	ip, pc, ip
    cddc:	ldr	r2, [pc, #-708]	; cb20 <fputs@plt+0x820c>
    cde0:	str	ip, [sp]
    cde4:	add	r2, pc, r2
    cde8:	str	r2, [sp, #4]
    cdec:	ldr	r2, [pc, #-720]	; cb24 <fputs@plt+0x8210>
    cdf0:	str	lr, [sp, #8]
    cdf4:	add	r2, pc, r2
    cdf8:	bl	5ae90 <fputs@plt+0x5657c>
    cdfc:	mvn	r0, #21
    ce00:	b	bdbc <fputs@plt+0x74a8>
    ce04:	ldr	r1, [sp, #36]	; 0x24
    ce08:	mov	r0, #3
    ce0c:	ldr	r2, [pc, #-748]	; cb28 <fputs@plt+0x8214>
    ce10:	movw	r3, #615	; 0x267
    ce14:	ldr	lr, [pc, #-752]	; cb2c <fputs@plt+0x8218>
    ce18:	ldr	r4, [r1]
    ce1c:	add	r2, pc, r2
    ce20:	str	r2, [sp, #4]
    ce24:	add	lr, pc, lr
    ce28:	ldr	r2, [pc, #-768]	; cb30 <fputs@plt+0x821c>
    ce2c:	mov	r1, #0
    ce30:	str	r4, [sp, #8]
    ce34:	str	lr, [sp]
    ce38:	add	r2, pc, r2
    ce3c:	bl	5ae90 <fputs@plt+0x5657c>
    ce40:	mov	r0, fp
    ce44:	b	bdbc <fputs@plt+0x74a8>
    ce48:	bl	5b610 <fputs@plt+0x56cfc>
    ce4c:	cmp	r0, #2
    ce50:	ble	bdb8 <fputs@plt+0x74a4>
    ce54:	ldr	r3, [sp, #36]	; 0x24
    ce58:	mov	r1, fp
    ce5c:	ldr	r2, [pc, #-816]	; cb34 <fputs@plt+0x8220>
    ce60:	mov	r0, #3
    ce64:	ldr	ip, [pc, #-820]	; cb38 <fputs@plt+0x8224>
    ce68:	ldr	lr, [r3]
    ce6c:	add	r2, pc, r2
    ce70:	str	r2, [sp, #4]
    ce74:	add	ip, pc, ip
    ce78:	ldr	r2, [pc, #-836]	; cb3c <fputs@plt+0x8228>
    ce7c:	movw	r3, #701	; 0x2bd
    ce80:	str	lr, [sp, #8]
    ce84:	str	ip, [sp]
    ce88:	add	r2, pc, r2
    ce8c:	bl	5ae90 <fputs@plt+0x5657c>
    ce90:	mvn	r0, #21
    ce94:	b	bdbc <fputs@plt+0x74a8>
    ce98:	bl	453c <__stack_chk_fail@plt>
    ce9c:	ldr	r0, [pc, #-868]	; cb40 <fputs@plt+0x822c>
    cea0:	movw	r2, #421	; 0x1a5
    cea4:	ldr	r1, [pc, #-872]	; cb44 <fputs@plt+0x8230>
    cea8:	ldr	r3, [pc, #-872]	; cb48 <fputs@plt+0x8234>
    ceac:	add	r0, pc, r0
    ceb0:	add	r1, pc, r1
    ceb4:	add	r3, pc, r3
    ceb8:	bl	5ac34 <fputs@plt+0x56320>
    cebc:	ldr	r0, [pc, #-888]	; cb4c <fputs@plt+0x8238>
    cec0:	movw	r2, #422	; 0x1a6
    cec4:	ldr	r1, [pc, #-892]	; cb50 <fputs@plt+0x823c>
    cec8:	ldr	r3, [pc, #-892]	; cb54 <fputs@plt+0x8240>
    cecc:	add	r0, pc, r0
    ced0:	add	r1, pc, r1
    ced4:	add	r3, pc, r3
    ced8:	bl	5ac34 <fputs@plt+0x56320>
    cedc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    cee0:	add	r6, r1, #8
    cee4:	ldr	sl, [pc, #120]	; cf64 <fputs@plt+0x8650>
    cee8:	mov	r5, r0
    ceec:	ldr	r7, [pc, #116]	; cf68 <fputs@plt+0x8654>
    cef0:	mov	r8, #2
    cef4:	ldr	r9, [pc, #112]	; cf6c <fputs@plt+0x8658>
    cef8:	add	sl, pc, sl
    cefc:	add	r7, pc, r7
    cf00:	add	r9, pc, r9
    cf04:	mov	r0, sl
    cf08:	mov	r1, #1
    cf0c:	mov	r2, #10
    cf10:	mov	r3, r5
    cf14:	bl	447c <fwrite@plt>
    cf18:	cmp	r6, #0
    cf1c:	movne	r4, #0
    cf20:	beq	cf44 <fputs@plt+0x8630>
    cf24:	add	r4, r4, #1
    cf28:	mov	r0, r7
    cf2c:	mov	r1, #1
    cf30:	mov	r2, #3
    cf34:	mov	r3, r5
    cf38:	bl	447c <fwrite@plt>
    cf3c:	cmp	r6, r4
    cf40:	bne	cf24 <fputs@plt+0x8610>
    cf44:	mov	r0, r9
    cf48:	mov	r1, #1
    cf4c:	mov	r2, #5
    cf50:	mov	r3, r5
    cf54:	bl	447c <fwrite@plt>
    cf58:	subs	r8, r8, #1
    cf5c:	bne	cf04 <fputs@plt+0x85f0>
    cf60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    cf64:	andeq	r8, r5, r8, ror r5
    cf68:	andeq	r8, r5, r8, lsl #11
    cf6c:	andeq	r8, r5, ip, ror r5
    cf70:	ldr	r3, [pc, #1036]	; d384 <fputs@plt+0x8a70>
    cf74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf78:	subs	sl, r1, #0
    cf7c:	ldr	r1, [pc, #1028]	; d388 <fputs@plt+0x8a74>
    cf80:	add	r3, pc, r3
    cf84:	sub	sp, sp, #132	; 0x84
    cf88:	mov	fp, #0
    cf8c:	mov	r4, r0
    cf90:	mov	r8, r2
    cf94:	ldr	r1, [r3, r1]
    cf98:	ldr	r6, [sp, #184]	; 0xb8
    cf9c:	str	fp, [sp, #116]	; 0x74
    cfa0:	ldr	r3, [r1]
    cfa4:	str	r1, [sp, #104]	; 0x68
    cfa8:	str	fp, [sp, #120]	; 0x78
    cfac:	str	r3, [sp, #124]	; 0x7c
    cfb0:	beq	d344 <fputs@plt+0x8a30>
    cfb4:	cmp	r2, #0
    cfb8:	beq	d364 <fputs@plt+0x8a50>
    cfbc:	add	r0, sp, #116	; 0x74
    cfc0:	add	r1, sp, #120	; 0x78
    cfc4:	bl	408c <open_memstream@plt>
    cfc8:	subs	r5, r0, #0
    cfcc:	beq	d304 <fputs@plt+0x89f0>
    cfd0:	ldr	r0, [pc, #948]	; d38c <fputs@plt+0x8a78>
    cfd4:	mov	r1, #1
    cfd8:	mov	r2, #6
    cfdc:	mov	r3, r5
    cfe0:	add	r0, pc, r0
    cfe4:	ldr	r9, [pc, #932]	; d390 <fputs@plt+0x8a7c>
    cfe8:	bl	447c <fwrite@plt>
    cfec:	movw	r7, #43691	; 0xaaab
    cff0:	add	r9, pc, r9
    cff4:	movt	r7, #43690	; 0xaaaa
    cff8:	mov	r1, #1
    cffc:	ldrb	r3, [sl, fp]
    d000:	mov	r0, r5
    d004:	add	fp, fp, r1
    d008:	mov	r2, r9
    d00c:	bl	456c <__fprintf_chk@plt>
    d010:	cmp	fp, r8
    d014:	beq	d044 <fputs@plt+0x8730>
    d018:	cmp	fp, #0
    d01c:	beq	cff8 <fputs@plt+0x86e4>
    d020:	umull	r1, r3, r7, fp
    d024:	lsr	r3, r3, #1
    d028:	add	r3, r3, r3, lsl #1
    d02c:	cmp	fp, r3
    d030:	bne	cff8 <fputs@plt+0x86e4>
    d034:	mov	r1, r5
    d038:	mov	r0, #45	; 0x2d
    d03c:	bl	45a8 <fputc@plt>
    d040:	b	cff8 <fputs@plt+0x86e4>
    d044:	ldrd	r2, [sp, #168]	; 0xa8
    d048:	mov	r0, r5
    d04c:	ldrb	sl, [sp, #192]	; 0xc0
    d050:	mov	r1, #1
    d054:	ldrb	r9, [sp, #193]	; 0xc1
    d058:	strd	r2, [sp]
    d05c:	ldrb	r3, [sp, #198]	; 0xc6
    d060:	ldrb	r8, [sp, #194]	; 0xc2
    d064:	ldrb	r7, [sp, #195]	; 0xc3
    d068:	str	r3, [sp, #40]	; 0x28
    d06c:	ldrd	r2, [sp, #176]	; 0xb0
    d070:	ldrb	lr, [sp, #196]	; 0xc4
    d074:	ldrb	ip, [sp, #197]	; 0xc5
    d078:	strd	r2, [sp, #8]
    d07c:	ldrb	r2, [sp, #200]	; 0xc8
    d080:	ldrb	r3, [sp, #207]	; 0xcf
    d084:	ldrb	fp, [sp, #199]	; 0xc7
    d088:	str	sl, [sp, #16]
    d08c:	str	r9, [sp, #20]
    d090:	ldrb	sl, [sp, #201]	; 0xc9
    d094:	ldrb	r9, [sp, #202]	; 0xca
    d098:	str	r8, [sp, #24]
    d09c:	str	r7, [sp, #28]
    d0a0:	ldrb	r8, [sp, #203]	; 0xcb
    d0a4:	ldrb	r7, [sp, #204]	; 0xcc
    d0a8:	str	lr, [sp, #32]
    d0ac:	str	ip, [sp, #36]	; 0x24
    d0b0:	ldrb	lr, [sp, #205]	; 0xcd
    d0b4:	ldrb	ip, [sp, #206]	; 0xce
    d0b8:	str	r2, [sp, #48]	; 0x30
    d0bc:	ldr	r2, [pc, #720]	; d394 <fputs@plt+0x8a80>
    d0c0:	str	fp, [sp, #44]	; 0x2c
    d0c4:	add	r2, pc, r2
    d0c8:	str	sl, [sp, #52]	; 0x34
    d0cc:	str	r9, [sp, #56]	; 0x38
    d0d0:	str	r8, [sp, #60]	; 0x3c
    d0d4:	str	r7, [sp, #64]	; 0x40
    d0d8:	str	lr, [sp, #68]	; 0x44
    d0dc:	str	ip, [sp, #72]	; 0x48
    d0e0:	str	r3, [sp, #76]	; 0x4c
    d0e4:	bl	456c <__fprintf_chk@plt>
    d0e8:	cmp	r6, #0
    d0ec:	beq	d108 <fputs@plt+0x87f4>
    d0f0:	ldr	r2, [pc, #672]	; d398 <fputs@plt+0x8a84>
    d0f4:	mov	r3, r6
    d0f8:	mov	r0, r5
    d0fc:	mov	r1, #1
    d100:	add	r2, pc, r2
    d104:	bl	456c <__fprintf_chk@plt>
    d108:	mov	r0, r5
    d10c:	bl	4794 <ferror@plt>
    d110:	cmp	r0, #0
    d114:	str	r0, [sp, #100]	; 0x64
    d118:	mov	r0, r5
    d11c:	bne	d310 <fputs@plt+0x89fc>
    d120:	bl	3f48 <fclose@plt>
    d124:	ldr	r1, [sp, #100]	; 0x64
    d128:	mov	r3, #1
    d12c:	ldr	r0, [sp, #116]	; 0x74
    d130:	str	r3, [sp]
    d134:	mov	r3, #2
    d138:	mov	r2, r1
    d13c:	bl	42c0 <QRcode_encodeString@plt>
    d140:	mov	r6, r0
    d144:	ldr	r0, [sp, #116]	; 0x74
    d148:	bl	4140 <free@plt>
    d14c:	cmp	r6, #0
    d150:	beq	d304 <fputs@plt+0x89f0>
    d154:	mov	r0, r4
    d158:	ldr	r1, [r6, #4]
    d15c:	bl	cedc <fputs@plt+0x85c8>
    d160:	ldr	r9, [r6, #4]
    d164:	cmp	r9, #0
    d168:	beq	d284 <fputs@plt+0x8970>
    d16c:	ldr	r7, [pc, #552]	; d39c <fputs@plt+0x8a88>
    d170:	ldr	sl, [sp, #100]	; 0x64
    d174:	add	r7, pc, r7
    d178:	str	r7, [sp, #92]	; 0x5c
    d17c:	ldr	r7, [pc, #540]	; d3a0 <fputs@plt+0x8a8c>
    d180:	ldr	fp, [pc, #540]	; d3a4 <fputs@plt+0x8a90>
    d184:	add	r7, pc, r7
    d188:	str	r7, [sp, #84]	; 0x54
    d18c:	ldr	r7, [pc, #532]	; d3a8 <fputs@plt+0x8a94>
    d190:	add	fp, pc, fp
    d194:	str	fp, [sp, #96]	; 0x60
    d198:	add	r7, pc, r7
    d19c:	str	r7, [sp, #88]	; 0x58
    d1a0:	ldr	r7, [pc, #516]	; d3ac <fputs@plt+0x8a98>
    d1a4:	add	r7, pc, r7
    d1a8:	str	r7, [sp, #108]	; 0x6c
    d1ac:	ldr	r7, [r6, #8]
    d1b0:	mov	r1, #1
    d1b4:	ldr	r0, [sp, #92]	; 0x5c
    d1b8:	mov	r2, #10
    d1bc:	mov	r3, r4
    d1c0:	mov	r5, #4
    d1c4:	mla	r7, sl, r9, r7
    d1c8:	add	r9, r7, r9
    d1cc:	bl	447c <fwrite@plt>
    d1d0:	mov	r0, fp
    d1d4:	mov	r1, #1
    d1d8:	mov	r2, #3
    d1dc:	mov	r3, r4
    d1e0:	bl	447c <fwrite@plt>
    d1e4:	subs	r5, r5, #1
    d1e8:	bne	d1d0 <fputs@plt+0x88bc>
    d1ec:	ldr	r3, [r6, #4]
    d1f0:	cmp	r3, #0
    d1f4:	beq	d238 <fputs@plt+0x8924>
    d1f8:	add	r8, sl, #1
    d1fc:	cmp	r3, r8
    d200:	ldrb	r3, [r7, r5]
    d204:	and	r3, r3, #1
    d208:	bhi	d2b8 <fputs@plt+0x89a4>
    d20c:	cmp	r3, #0
    d210:	bne	d2ec <fputs@plt+0x89d8>
    d214:	mov	r3, r4
    d218:	ldr	r0, [sp, #84]	; 0x54
    d21c:	mov	r1, #1
    d220:	mov	r2, #3
    d224:	bl	447c <fwrite@plt>
    d228:	ldr	r3, [r6, #4]
    d22c:	add	r5, r5, #1
    d230:	cmp	r3, r5
    d234:	bhi	d1fc <fputs@plt+0x88e8>
    d238:	ldr	r7, [sp, #96]	; 0x60
    d23c:	mov	r5, #4
    d240:	mov	r0, r7
    d244:	mov	r1, #1
    d248:	mov	r2, #3
    d24c:	mov	r3, r4
    d250:	bl	447c <fwrite@plt>
    d254:	subs	r5, r5, #1
    d258:	bne	d240 <fputs@plt+0x892c>
    d25c:	ldr	r0, [pc, #332]	; d3b0 <fputs@plt+0x8a9c>
    d260:	mov	r1, #1
    d264:	mov	r2, #5
    d268:	mov	r3, r4
    d26c:	add	r0, pc, r0
    d270:	add	sl, sl, #2
    d274:	bl	447c <fwrite@plt>
    d278:	ldr	r9, [r6, #4]
    d27c:	cmp	r9, sl
    d280:	bhi	d1ac <fputs@plt+0x8898>
    d284:	mov	r0, r4
    d288:	mov	r1, r9
    d28c:	bl	cedc <fputs@plt+0x85c8>
    d290:	mov	r0, r6
    d294:	bl	44c4 <QRcode_free@plt>
    d298:	ldr	r6, [sp, #104]	; 0x68
    d29c:	ldr	r2, [sp, #124]	; 0x7c
    d2a0:	ldr	r0, [sp, #100]	; 0x64
    d2a4:	ldr	r3, [r6]
    d2a8:	cmp	r2, r3
    d2ac:	bne	d328 <fputs@plt+0x8a14>
    d2b0:	add	sp, sp, #132	; 0x84
    d2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d2b8:	ldrb	r2, [r9, r5]
    d2bc:	tst	r2, #1
    d2c0:	beq	d20c <fputs@plt+0x88f8>
    d2c4:	cmp	r3, #0
    d2c8:	beq	d32c <fputs@plt+0x8a18>
    d2cc:	mov	r0, #32
    d2d0:	mov	r1, r4
    d2d4:	bl	45a8 <fputc@plt>
    d2d8:	ldr	r3, [r6, #4]
    d2dc:	add	r5, r5, #1
    d2e0:	cmp	r3, r5
    d2e4:	bhi	d1fc <fputs@plt+0x88e8>
    d2e8:	b	d238 <fputs@plt+0x8924>
    d2ec:	ldr	r0, [sp, #88]	; 0x58
    d2f0:	mov	r1, #1
    d2f4:	mov	r2, #3
    d2f8:	mov	r3, r4
    d2fc:	bl	447c <fwrite@plt>
    d300:	b	d2d8 <fputs@plt+0x89c4>
    d304:	mvn	r6, #11
    d308:	str	r6, [sp, #100]	; 0x64
    d30c:	b	d298 <fputs@plt+0x8984>
    d310:	mvn	r6, #11
    d314:	str	r6, [sp, #100]	; 0x64
    d318:	bl	3f48 <fclose@plt>
    d31c:	ldr	r0, [sp, #116]	; 0x74
    d320:	bl	4140 <free@plt>
    d324:	b	d298 <fputs@plt+0x8984>
    d328:	bl	453c <__stack_chk_fail@plt>
    d32c:	ldr	r0, [sp, #108]	; 0x6c
    d330:	mov	r1, #1
    d334:	mov	r2, #3
    d338:	mov	r3, r4
    d33c:	bl	447c <fwrite@plt>
    d340:	b	d2d8 <fputs@plt+0x89c4>
    d344:	ldr	r0, [pc, #104]	; d3b4 <fputs@plt+0x8aa0>
    d348:	mov	r2, #64	; 0x40
    d34c:	ldr	r1, [pc, #100]	; d3b8 <fputs@plt+0x8aa4>
    d350:	ldr	r3, [pc, #100]	; d3bc <fputs@plt+0x8aa8>
    d354:	add	r0, pc, r0
    d358:	add	r1, pc, r1
    d35c:	add	r3, pc, r3
    d360:	bl	40b0 <__assert_fail@plt>
    d364:	ldr	r0, [pc, #84]	; d3c0 <fputs@plt+0x8aac>
    d368:	mov	r2, #65	; 0x41
    d36c:	ldr	r1, [pc, #80]	; d3c4 <fputs@plt+0x8ab0>
    d370:	ldr	r3, [pc, #80]	; d3c8 <fputs@plt+0x8ab4>
    d374:	add	r0, pc, r0
    d378:	add	r1, pc, r1
    d37c:	add	r3, pc, r3
    d380:	bl	40b0 <__assert_fail@plt>
    d384:	andeq	lr, r7, r0, lsl ip
    d388:	andeq	r0, r0, r0, lsr r4
    d38c:	andeq	r8, r5, r0, ror #9
    d390:	andeq	r6, r5, r0, ror #8
    d394:	andeq	r8, r5, r4, lsl #8
    d398:	andeq	r8, r5, ip, lsl r4
    d39c:	strdeq	r8, [r5], -ip
    d3a0:	andeq	r8, r5, r0, lsl #6
    d3a4:	strdeq	r8, [r5], -r4
    d3a8:	muleq	r5, r4, r3
    d3ac:	andeq	r8, r5, ip, lsl #7
    d3b0:	andeq	r8, r5, r0, lsl r2
    d3b4:	andeq	r8, r5, r4, lsr r1
    d3b8:	andeq	r8, r5, r8, lsr r1
    d3bc:	andeq	r8, r5, r4, lsl #2
    d3c0:	andeq	r8, r5, ip, lsr r1
    d3c4:	andeq	r8, r5, r8, lsl r1
    d3c8:	andeq	r8, r5, r4, ror #1
    d3cc:	push	{r4, lr}
    d3d0:	subs	r4, r0, #0
    d3d4:	bne	d3e0 <fputs@plt+0x8acc>
    d3d8:	b	d470 <fputs@plt+0x8b5c>
    d3dc:	bl	d3cc <fputs@plt+0x8ab8>
    d3e0:	ldr	r0, [r4, #32]
    d3e4:	cmp	r0, #0
    d3e8:	bne	d3dc <fputs@plt+0x8ac8>
    d3ec:	ldr	r2, [r4, #4]
    d3f0:	cmp	r2, #0
    d3f4:	beq	d428 <fputs@plt+0x8b14>
    d3f8:	ldr	r3, [r4, #8]
    d3fc:	cmp	r3, #0
    d400:	ldrne	r1, [r4, #12]
    d404:	strne	r1, [r3, #12]
    d408:	ldr	r3, [r4, #12]
    d40c:	cmp	r3, #0
    d410:	beq	d43c <fputs@plt+0x8b28>
    d414:	ldr	r2, [r4, #8]
    d418:	str	r2, [r3, #8]
    d41c:	mov	r3, #0
    d420:	str	r3, [r4, #12]
    d424:	str	r3, [r4, #8]
    d428:	ldr	r0, [r4, #16]
    d42c:	bl	4140 <free@plt>
    d430:	mov	r0, r4
    d434:	pop	{r4, lr}
    d438:	b	4140 <free@plt>
    d43c:	ldr	r3, [r2, #32]
    d440:	cmp	r4, r3
    d444:	ldreq	r3, [r4, #8]
    d448:	streq	r3, [r2, #32]
    d44c:	beq	d41c <fputs@plt+0x8b08>
    d450:	ldr	r0, [pc, #56]	; d490 <fputs@plt+0x8b7c>
    d454:	mov	r2, #231	; 0xe7
    d458:	ldr	r1, [pc, #52]	; d494 <fputs@plt+0x8b80>
    d45c:	ldr	r3, [pc, #52]	; d498 <fputs@plt+0x8b84>
    d460:	add	r0, pc, r0
    d464:	add	r1, pc, r1
    d468:	add	r3, pc, r3
    d46c:	bl	5ac34 <fputs@plt+0x56320>
    d470:	ldr	r0, [pc, #36]	; d49c <fputs@plt+0x8b88>
    d474:	mov	r2, #225	; 0xe1
    d478:	ldr	r1, [pc, #32]	; d4a0 <fputs@plt+0x8b8c>
    d47c:	ldr	r3, [pc, #32]	; d4a4 <fputs@plt+0x8b90>
    d480:	add	r0, pc, r0
    d484:	add	r1, pc, r1
    d488:	add	r3, pc, r3
    d48c:	bl	5ac34 <fputs@plt+0x56320>
    d490:	andeq	r8, r5, r4, lsr r2
    d494:	andeq	r8, r5, r4, lsl r2
    d498:	andeq	r9, r5, r4, asr r0
    d49c:	andeq	r5, r5, r4, ror sl
    d4a0:	strdeq	r8, [r5], -r4
    d4a4:	andeq	r9, r5, r4, lsr r0
    d4a8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d4ac:	subs	r8, r0, #0
    d4b0:	beq	d5bc <fputs@plt+0x8ca8>
    d4b4:	ldr	r3, [r8]
    d4b8:	cmp	r3, #0
    d4bc:	beq	d5ac <fputs@plt+0x8c98>
    d4c0:	ldr	r4, [r8, #32]
    d4c4:	cmp	r4, #0
    d4c8:	beq	d5a0 <fputs@plt+0x8c8c>
    d4cc:	ldr	fp, [pc, #276]	; d5e8 <fputs@plt+0x8cd4>
    d4d0:	mov	r9, #0
    d4d4:	ldr	sl, [pc, #272]	; d5ec <fputs@plt+0x8cd8>
    d4d8:	mov	r5, r9
    d4dc:	add	fp, pc, fp
    d4e0:	add	sl, pc, sl
    d4e4:	b	d52c <fputs@plt+0x8c18>
    d4e8:	ldr	r1, [r8]
    d4ec:	mov	r9, #1
    d4f0:	cmp	r1, r9
    d4f4:	movne	r1, fp
    d4f8:	moveq	r1, sl
    d4fc:	bl	51840 <fputs@plt+0x4cf2c>
    d500:	mov	r7, r0
    d504:	mov	r0, r5
    d508:	bl	4140 <free@plt>
    d50c:	mov	r0, r6
    d510:	bl	4140 <free@plt>
    d514:	cmp	r7, #0
    d518:	beq	d5a0 <fputs@plt+0x8c8c>
    d51c:	ldr	r4, [r4, #8]
    d520:	mov	r5, r7
    d524:	cmp	r4, #0
    d528:	beq	d564 <fputs@plt+0x8c50>
    d52c:	mov	r0, r4
    d530:	bl	d4a8 <fputs@plt+0x8b94>
    d534:	mov	r3, #0
    d538:	subs	r6, r0, #0
    d53c:	mov	r0, r5
    d540:	mov	r2, r6
    d544:	beq	d594 <fputs@plt+0x8c80>
    d548:	cmp	r5, #0
    d54c:	bne	d4e8 <fputs@plt+0x8bd4>
    d550:	ldr	r4, [r4, #8]
    d554:	mov	r7, r6
    d558:	mov	r5, r7
    d55c:	cmp	r4, #0
    d560:	bne	d52c <fputs@plt+0x8c18>
    d564:	cmp	r9, #0
    d568:	moveq	r6, r7
    d56c:	beq	d598 <fputs@plt+0x8c84>
    d570:	ldr	r0, [pc, #120]	; d5f0 <fputs@plt+0x8cdc>
    d574:	mov	r3, r4
    d578:	ldr	r2, [pc, #116]	; d5f4 <fputs@plt+0x8ce0>
    d57c:	mov	r1, r7
    d580:	add	r0, pc, r0
    d584:	add	r2, pc, r2
    d588:	bl	51840 <fputs@plt+0x4cf2c>
    d58c:	mov	r6, r0
    d590:	mov	r0, r7
    d594:	bl	4140 <free@plt>
    d598:	mov	r0, r6
    d59c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d5a0:	mov	r6, #0
    d5a4:	mov	r0, r6
    d5a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d5ac:	ldr	r0, [r8, #16]
    d5b0:	ldr	r1, [r8, #20]
    d5b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d5b8:	b	4098 <__strndup@plt>
    d5bc:	mov	r0, #5
    d5c0:	bl	4500 <malloc@plt>
    d5c4:	subs	r3, r0, #0
    d5c8:	beq	d5a0 <fputs@plt+0x8c8c>
    d5cc:	ldr	r2, [pc, #36]	; d5f8 <fputs@plt+0x8ce4>
    d5d0:	mov	r6, r3
    d5d4:	add	r2, pc, r2
    d5d8:	ldm	r2, {r0, r1}
    d5dc:	str	r0, [r3]
    d5e0:	strb	r1, [r3, #4]
    d5e4:	b	d598 <fputs@plt+0x8c84>
    d5e8:	ldrdeq	r8, [r5], -r0
    d5ec:	andeq	r8, r5, r4, asr #3
    d5f0:	andeq	r8, r5, ip, lsr r1
    d5f4:	strdeq	r0, [r6], -r4
    d5f8:	andeq	r8, r5, r0, ror #1
    d5fc:	ldr	r3, [pc, #1024]	; da04 <fputs@plt+0x90f0>
    d600:	ldr	ip, [pc, #1024]	; da08 <fputs@plt+0x90f4>
    d604:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d608:	add	r3, pc, r3
    d60c:	sub	sp, sp, #76	; 0x4c
    d610:	subs	r4, r0, #0
    d614:	mov	r5, #0
    d618:	mov	sl, r1
    d61c:	str	r4, [sp, #40]	; 0x28
    d620:	mov	r4, #0
    d624:	ldr	ip, [r3, ip]
    d628:	mov	r9, r2
    d62c:	strd	r4, [sp, #48]	; 0x30
    d630:	ldr	r6, [sp, #128]	; 0x80
    d634:	ldr	r3, [ip]
    d638:	ldr	r5, [sp, #124]	; 0x7c
    d63c:	str	ip, [sp, #28]
    d640:	ldr	r8, [sp, #120]	; 0x78
    d644:	str	r5, [sp, #36]	; 0x24
    d648:	str	r6, [sp, #32]
    d64c:	str	r3, [sp, #68]	; 0x44
    d650:	beq	d9c4 <fputs@plt+0x90b0>
    d654:	cmp	r1, #0
    d658:	beq	d9a4 <fputs@plt+0x9090>
    d65c:	cmp	r2, #0
    d660:	beq	d984 <fputs@plt+0x9070>
    d664:	ldr	ip, [r1]
    d668:	cmp	ip, #0
    d66c:	beq	d6a0 <fputs@plt+0x8d8c>
    d670:	cmp	ip, #1
    d674:	beq	d840 <fputs@plt+0x8f2c>
    d678:	cmp	ip, #2
    d67c:	beq	d714 <fputs@plt+0x8e00>
    d680:	ldr	r0, [pc, #900]	; da0c <fputs@plt+0x90f8>
    d684:	movw	r2, #571	; 0x23b
    d688:	ldr	r1, [pc, #896]	; da10 <fputs@plt+0x90fc>
    d68c:	ldr	r3, [pc, #896]	; da14 <fputs@plt+0x9100>
    d690:	add	r0, pc, r0
    d694:	add	r1, pc, r1
    d698:	add	r3, pc, r3
    d69c:	bl	5ac34 <fputs@plt+0x56320>
    d6a0:	ldrd	r4, [sl, #24]
    d6a4:	add	r0, sp, #56	; 0x38
    d6a8:	ldr	r1, [r1, #16]
    d6ac:	mov	r3, ip
    d6b0:	ldr	r2, [sl, #20]
    d6b4:	str	r0, [sp, #12]
    d6b8:	mov	r0, r9
    d6bc:	str	ip, [sp, #8]
    d6c0:	strd	r4, [sp]
    d6c4:	bl	15bcc <fputs@plt+0x112b8>
    d6c8:	cmp	r0, #0
    d6cc:	ble	d6f8 <fputs@plt+0x8de4>
    d6d0:	ldrd	r4, [sp, #112]	; 0x70
    d6d4:	mov	r0, r9
    d6d8:	ldr	r6, [sp, #32]
    d6dc:	ldrd	r2, [sp, #56]	; 0x38
    d6e0:	strd	r4, [sp]
    d6e4:	ldr	r5, [sp, #36]	; 0x24
    d6e8:	str	r8, [sp, #8]
    d6ec:	str	r6, [sp, #16]
    d6f0:	str	r5, [sp, #12]
    d6f4:	bl	17858 <fputs@plt+0x12f44>
    d6f8:	ldr	ip, [sp, #28]
    d6fc:	ldr	r2, [sp, #68]	; 0x44
    d700:	ldr	r3, [ip]
    d704:	cmp	r2, r3
    d708:	bne	d960 <fputs@plt+0x904c>
    d70c:	add	sp, sp, #76	; 0x4c
    d710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d714:	ldr	r1, [r1, #32]
    d718:	cmp	r1, #0
    d71c:	beq	d93c <fputs@plt+0x9028>
    d720:	ldrd	r4, [sp, #112]	; 0x70
    d724:	mov	r3, #0
    d728:	str	r8, [sp, #8]
    d72c:	str	r3, [sp, #12]
    d730:	add	r3, sp, #48	; 0x30
    d734:	strd	r4, [sp]
    d738:	str	r3, [sp, #16]
    d73c:	bl	d5fc <fputs@plt+0x8ce8>
    d740:	cmp	r0, #0
    d744:	ble	d6f8 <fputs@plt+0x8de4>
    d748:	ldrd	r6, [sp, #48]	; 0x30
    d74c:	cmp	r7, r5
    d750:	cmpeq	r6, r4
    d754:	movcs	r3, #0
    d758:	movcc	r3, #1
    d75c:	cmp	r8, #1
    d760:	beq	d778 <fputs@plt+0x8e64>
    d764:	ldrd	r4, [sp, #112]	; 0x70
    d768:	cmp	r7, r5
    d76c:	cmpeq	r6, r4
    d770:	movls	r3, #0
    d774:	movhi	r3, #1
    d778:	cmp	r3, #0
    d77c:	bne	d9e4 <fputs@plt+0x90d0>
    d780:	ldr	r4, [sl, #32]
    d784:	ldr	fp, [r4, #8]
    d788:	cmp	fp, #0
    d78c:	beq	d944 <fputs@plt+0x9030>
    d790:	cmp	r4, fp
    d794:	beq	d944 <fputs@plt+0x9030>
    d798:	add	r5, sp, #56	; 0x38
    d79c:	str	sl, [sp, #24]
    d7a0:	str	r5, [sp, #44]	; 0x2c
    d7a4:	ldr	sl, [sp, #40]	; 0x28
    d7a8:	b	d7ec <fputs@plt+0x8ed8>
    d7ac:	cmp	r1, r7
    d7b0:	cmpeq	r0, r6
    d7b4:	bhi	d964 <fputs@plt+0x9050>
    d7b8:	movcs	r3, #0
    d7bc:	movcc	r3, #1
    d7c0:	cmp	r3, #0
    d7c4:	strdne	r0, [sp, #48]	; 0x30
    d7c8:	movne	r4, fp
    d7cc:	ldr	fp, [fp, #8]
    d7d0:	movne	r6, r0
    d7d4:	movne	r7, r1
    d7d8:	cmp	fp, #0
    d7dc:	ldreq	ip, [sp, #24]
    d7e0:	ldreq	fp, [ip, #32]
    d7e4:	cmp	r4, fp
    d7e8:	beq	d944 <fputs@plt+0x9030>
    d7ec:	strd	r6, [sp]
    d7f0:	mov	r0, sl
    d7f4:	str	r8, [sp, #8]
    d7f8:	mov	r1, fp
    d7fc:	mov	r6, #0
    d800:	mov	r2, r9
    d804:	str	r6, [sp, #12]
    d808:	str	r5, [sp, #16]
    d80c:	bl	d5fc <fputs@plt+0x8ce8>
    d810:	cmp	r0, #0
    d814:	ble	d6f8 <fputs@plt+0x8de4>
    d818:	cmp	r8, #1
    d81c:	ldrd	r0, [sp, #56]	; 0x38
    d820:	ldrd	r6, [sp, #48]	; 0x30
    d824:	bne	d7ac <fputs@plt+0x8e98>
    d828:	cmp	r1, r7
    d82c:	cmpeq	r0, r6
    d830:	bcc	d964 <fputs@plt+0x9050>
    d834:	movls	r3, #0
    d838:	movhi	r3, #1
    d83c:	b	d7c0 <fputs@plt+0x8eac>
    d840:	ldr	r7, [r1, #32]
    d844:	cmp	r7, #0
    d848:	beq	d93c <fputs@plt+0x9028>
    d84c:	add	ip, sp, #56	; 0x38
    d850:	mov	r6, #0
    d854:	str	ip, [sp, #44]	; 0x2c
    d858:	ldr	sl, [sp, #40]	; 0x28
    d85c:	mov	fp, ip
    d860:	b	d880 <fputs@plt+0x8f6c>
    d864:	ldr	r2, [sp, #56]	; 0x38
    d868:	ldr	r3, [sp, #60]	; 0x3c
    d86c:	str	r2, [sp, #48]	; 0x30
    d870:	str	r3, [sp, #52]	; 0x34
    d874:	ldr	r7, [r7, #8]
    d878:	cmp	r7, #0
    d87c:	beq	d8e8 <fputs@plt+0x8fd4>
    d880:	ldrd	r4, [sp, #112]	; 0x70
    d884:	mov	r0, sl
    d888:	str	r8, [sp, #8]
    d88c:	mov	r1, r7
    d890:	str	r6, [sp, #12]
    d894:	mov	r2, r9
    d898:	strd	r4, [sp]
    d89c:	str	fp, [sp, #16]
    d8a0:	bl	d5fc <fputs@plt+0x8ce8>
    d8a4:	cmp	r0, #0
    d8a8:	blt	d6f8 <fputs@plt+0x8de4>
    d8ac:	beq	d874 <fputs@plt+0x8f60>
    d8b0:	ldrd	r4, [sp, #48]	; 0x30
    d8b4:	orrs	ip, r4, r5
    d8b8:	beq	d864 <fputs@plt+0x8f50>
    d8bc:	cmp	r8, #1
    d8c0:	ldrd	r2, [sp, #56]	; 0x38
    d8c4:	beq	d8d8 <fputs@plt+0x8fc4>
    d8c8:	cmp	r5, r3
    d8cc:	cmpeq	r4, r2
    d8d0:	bcs	d874 <fputs@plt+0x8f60>
    d8d4:	b	d86c <fputs@plt+0x8f58>
    d8d8:	cmp	r5, r3
    d8dc:	cmpeq	r4, r2
    d8e0:	bhi	d86c <fputs@plt+0x8f58>
    d8e4:	b	d874 <fputs@plt+0x8f60>
    d8e8:	ldrd	r2, [sp, #48]	; 0x30
    d8ec:	orrs	r1, r2, r3
    d8f0:	beq	d93c <fputs@plt+0x9028>
    d8f4:	ldr	r5, [sp, #44]	; 0x2c
    d8f8:	mov	r0, r9
    d8fc:	mov	r1, #3
    d900:	str	r5, [sp]
    d904:	bl	14d88 <fputs@plt+0x10474>
    d908:	cmp	r0, #0
    d90c:	blt	d6f8 <fputs@plt+0x8de4>
    d910:	ldr	r6, [sp, #36]	; 0x24
    d914:	ldr	r7, [sp, #32]
    d918:	cmp	r6, #0
    d91c:	ldrne	r3, [sp, #56]	; 0x38
    d920:	strne	r3, [r6]
    d924:	cmp	r7, #0
    d928:	ldrdne	r2, [sp, #48]	; 0x30
    d92c:	movne	r0, #1
    d930:	moveq	r0, #1
    d934:	strdne	r2, [r7]
    d938:	b	d6f8 <fputs@plt+0x8de4>
    d93c:	mov	r0, #0
    d940:	b	d6f8 <fputs@plt+0x8de4>
    d944:	orrs	r1, r6, r7
    d948:	beq	d680 <fputs@plt+0x8d6c>
    d94c:	add	r4, sp, #56	; 0x38
    d950:	mov	r2, r6
    d954:	mov	r3, r7
    d958:	str	r4, [sp, #44]	; 0x2c
    d95c:	b	d8f4 <fputs@plt+0x8fe0>
    d960:	bl	453c <__stack_chk_fail@plt>
    d964:	ldr	r0, [pc, #172]	; da18 <fputs@plt+0x9104>
    d968:	movw	r2, #563	; 0x233
    d96c:	ldr	r1, [pc, #168]	; da1c <fputs@plt+0x9108>
    d970:	ldr	r3, [pc, #168]	; da20 <fputs@plt+0x910c>
    d974:	add	r0, pc, r0
    d978:	add	r1, pc, r1
    d97c:	add	r3, pc, r3
    d980:	bl	5ac34 <fputs@plt+0x56320>
    d984:	ldr	r0, [pc, #152]	; da24 <fputs@plt+0x9110>
    d988:	mov	r2, #508	; 0x1fc
    d98c:	ldr	r1, [pc, #148]	; da28 <fputs@plt+0x9114>
    d990:	ldr	r3, [pc, #148]	; da2c <fputs@plt+0x9118>
    d994:	add	r0, pc, r0
    d998:	add	r1, pc, r1
    d99c:	add	r3, pc, r3
    d9a0:	bl	5ac34 <fputs@plt+0x56320>
    d9a4:	ldr	r0, [pc, #132]	; da30 <fputs@plt+0x911c>
    d9a8:	movw	r2, #507	; 0x1fb
    d9ac:	ldr	r1, [pc, #128]	; da34 <fputs@plt+0x9120>
    d9b0:	ldr	r3, [pc, #128]	; da38 <fputs@plt+0x9124>
    d9b4:	add	r0, pc, r0
    d9b8:	add	r1, pc, r1
    d9bc:	add	r3, pc, r3
    d9c0:	bl	5ac34 <fputs@plt+0x56320>
    d9c4:	ldr	r0, [pc, #112]	; da3c <fputs@plt+0x9128>
    d9c8:	movw	r2, #506	; 0x1fa
    d9cc:	ldr	r1, [pc, #108]	; da40 <fputs@plt+0x912c>
    d9d0:	ldr	r3, [pc, #108]	; da44 <fputs@plt+0x9130>
    d9d4:	add	r0, pc, r0
    d9d8:	add	r1, pc, r1
    d9dc:	add	r3, pc, r3
    d9e0:	bl	5ac34 <fputs@plt+0x56320>
    d9e4:	ldr	r0, [pc, #92]	; da48 <fputs@plt+0x9134>
    d9e8:	movw	r2, #553	; 0x229
    d9ec:	ldr	r1, [pc, #88]	; da4c <fputs@plt+0x9138>
    d9f0:	ldr	r3, [pc, #88]	; da50 <fputs@plt+0x913c>
    d9f4:	add	r0, pc, r0
    d9f8:	add	r1, pc, r1
    d9fc:	add	r3, pc, r3
    da00:	bl	5ac34 <fputs@plt+0x56320>
    da04:	andeq	lr, r7, r8, lsl #11
    da08:	andeq	r0, r0, r0, lsr r4
    da0c:	andeq	r8, r5, r0, lsr r0
    da10:	andeq	r7, r5, r4, ror #31
    da14:			; <UNDEFINED> instruction: 0x00057fbc
    da18:	muleq	r5, ip, sp
    da1c:	andeq	r7, r5, r0, lsl #26
    da20:	ldrdeq	r7, [r5], -r8
    da24:	andeq	r4, r6, r0, ror #24
    da28:	andeq	r7, r5, r0, ror #25
    da2c:			; <UNDEFINED> instruction: 0x00057cb8
    da30:	andeq	r5, r5, r0, asr #10
    da34:	andeq	r7, r5, r0, asr #25
    da38:	muleq	r5, r8, ip
    da3c:	andeq	r5, r5, r8, lsl r4
    da40:	andeq	r7, r5, r0, lsr #25
    da44:	andeq	r7, r5, r8, ror ip
    da48:	ldrdeq	r7, [r5], -r4
    da4c:	andeq	r7, r5, r0, lsl #25
    da50:	andeq	r7, r5, r8, asr ip
    da54:	ldr	ip, [pc, #1204]	; df10 <fputs@plt+0x95fc>
    da58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da5c:	add	ip, pc, ip
    da60:	sub	sp, sp, #108	; 0x6c
    da64:	subs	r8, r0, #0
    da68:	mov	r6, r3
    da6c:	ldr	r0, [pc, #1184]	; df14 <fputs@plt+0x9600>
    da70:	mov	r3, ip
    da74:	ldr	ip, [sp, #144]	; 0x90
    da78:	str	r1, [sp, #40]	; 0x28
    da7c:	mov	r7, r2
    da80:	str	ip, [sp, #48]	; 0x30
    da84:	ldr	r0, [r3, r0]
    da88:	ldr	ip, [sp, #148]	; 0x94
    da8c:	ldr	r3, [r0]
    da90:	str	r0, [sp, #44]	; 0x2c
    da94:	str	ip, [sp, #52]	; 0x34
    da98:	str	r3, [sp, #100]	; 0x64
    da9c:	beq	ded0 <fputs@plt+0x95bc>
    daa0:	ldr	ip, [sp, #40]	; 0x28
    daa4:	cmp	ip, #0
    daa8:	beq	deb0 <fputs@plt+0x959c>
    daac:	cmp	r2, #0
    dab0:	beq	de90 <fputs@plt+0x957c>
    dab4:	ldr	ip, [sp, #40]	; 0x28
    dab8:	ldr	r4, [ip]
    dabc:	cmp	r4, #0
    dac0:	beq	dbb4 <fputs@plt+0x92a0>
    dac4:	cmp	r4, #1
    dac8:	beq	dcc8 <fputs@plt+0x93b4>
    dacc:	cmp	r4, #2
    dad0:	bne	def0 <fputs@plt+0x95dc>
    dad4:	ldr	ip, [sp, #40]	; 0x28
    dad8:	ldr	fp, [ip, #32]
    dadc:	cmp	fp, #0
    dae0:	beq	dcc0 <fputs@plt+0x93ac>
    dae4:	mov	r4, #0
    dae8:	mov	r5, #0
    daec:	add	r9, sp, #56	; 0x38
    daf0:	mov	sl, #0
    daf4:	b	db08 <fputs@plt+0x91f4>
    daf8:	ldrd	r4, [sp, #56]	; 0x38
    dafc:	ldr	fp, [fp, #8]
    db00:	cmp	fp, #0
    db04:	beq	db60 <fputs@plt+0x924c>
    db08:	str	sl, [sp]
    db0c:	mov	r0, r8
    db10:	str	r9, [sp, #4]
    db14:	mov	r1, fp
    db18:	mov	r2, r7
    db1c:	mov	r3, r6
    db20:	bl	da54 <fputs@plt+0x9140>
    db24:	cmp	r0, #0
    db28:	ble	db88 <fputs@plt+0x9274>
    db2c:	orrs	r1, r4, r5
    db30:	beq	daf8 <fputs@plt+0x91e4>
    db34:	cmp	r6, #1
    db38:	ldrd	r2, [sp, #56]	; 0x38
    db3c:	beq	dba4 <fputs@plt+0x9290>
    db40:	cmp	r3, r5
    db44:	cmpeq	r2, r4
    db48:	bcs	dafc <fputs@plt+0x91e8>
    db4c:	ldr	fp, [fp, #8]
    db50:	mov	r4, r2
    db54:	mov	r5, r3
    db58:	cmp	fp, #0
    db5c:	bne	db08 <fputs@plt+0x91f4>
    db60:	ldr	ip, [sp, #48]	; 0x30
    db64:	mov	r0, r8
    db68:	strd	r4, [sp]
    db6c:	mov	r2, r7
    db70:	str	r6, [sp, #8]
    db74:	str	ip, [sp, #12]
    db78:	ldr	ip, [sp, #52]	; 0x34
    db7c:	ldr	r1, [sp, #40]	; 0x28
    db80:	str	ip, [sp, #16]
    db84:	bl	d5fc <fputs@plt+0x8ce8>
    db88:	ldr	ip, [sp, #44]	; 0x2c
    db8c:	ldr	r2, [sp, #100]	; 0x64
    db90:	ldr	r3, [ip]
    db94:	cmp	r2, r3
    db98:	bne	de8c <fputs@plt+0x9578>
    db9c:	add	sp, sp, #108	; 0x6c
    dba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dba4:	cmp	r3, r5
    dba8:	cmpeq	r2, r4
    dbac:	bhi	db4c <fputs@plt+0x9238>
    dbb0:	b	dafc <fputs@plt+0x91e8>
    dbb4:	ldrd	sl, [ip, #24]
    dbb8:	mov	r0, r7
    dbbc:	ldr	r1, [ip, #16]
    dbc0:	mov	r3, r4
    dbc4:	ldr	r2, [ip, #20]
    dbc8:	add	ip, sp, #56	; 0x38
    dbcc:	str	r4, [sp, #8]
    dbd0:	str	ip, [sp, #12]
    dbd4:	strd	sl, [sp]
    dbd8:	bl	15bcc <fputs@plt+0x112b8>
    dbdc:	cmp	r0, #0
    dbe0:	ble	db88 <fputs@plt+0x9274>
    dbe4:	ldr	r1, [r8, #16]
    dbe8:	cmp	r1, #0
    dbec:	beq	dc8c <fputs@plt+0x9378>
    dbf0:	cmp	r1, #1
    dbf4:	beq	de2c <fputs@plt+0x9518>
    dbf8:	ldrb	r3, [r8, #20]
    dbfc:	cmp	r3, #0
    dc00:	beq	dc48 <fputs@plt+0x9334>
    dc04:	add	r3, r8, #32
    dc08:	ldr	r4, [r7, #160]	; 0xa0
    dc0c:	add	lr, sp, #64	; 0x40
    dc10:	add	ip, sp, #80	; 0x50
    dc14:	ldm	r3, {r0, r1, r2, r3}
    dc18:	stm	lr, {r0, r1, r2, r3}
    dc1c:	ldr	r0, [r4, #72]!	; 0x48
    dc20:	ldr	r1, [r4, #4]
    dc24:	ldr	r2, [r4, #8]
    dc28:	ldr	r3, [r4, #12]
    dc2c:	stmia	ip!, {r0, r1, r2, r3}
    dc30:	mov	r0, lr
    dc34:	add	r1, sp, #80	; 0x50
    dc38:	mov	r2, #16
    dc3c:	bl	3e7c <memcmp@plt>
    dc40:	cmp	r0, #0
    dc44:	beq	de60 <fputs@plt+0x954c>
    dc48:	ldrb	r3, [r8, #22]
    dc4c:	cmp	r3, #0
    dc50:	bne	dde4 <fputs@plt+0x94d0>
    dc54:	ldrb	r1, [r8, #21]
    dc58:	cmp	r1, #0
    dc5c:	beq	dd70 <fputs@plt+0x945c>
    dc60:	ldr	ip, [sp, #48]	; 0x30
    dc64:	mov	r0, r7
    dc68:	ldrd	r4, [r8, #48]	; 0x30
    dc6c:	ldrd	r2, [sp, #56]	; 0x38
    dc70:	str	ip, [sp, #12]
    dc74:	ldr	ip, [sp, #52]	; 0x34
    dc78:	str	r6, [sp, #8]
    dc7c:	strd	r4, [sp]
    dc80:	str	ip, [sp, #16]
    dc84:	bl	17cf8 <fputs@plt+0x133e4>
    dc88:	b	db88 <fputs@plt+0x9274>
    dc8c:	ldr	ip, [sp, #48]	; 0x30
    dc90:	mov	r0, r7
    dc94:	ldrd	r2, [sp, #56]	; 0x38
    dc98:	str	ip, [sp, #12]
    dc9c:	ldr	ip, [sp, #52]	; 0x34
    dca0:	strd	r2, [sp]
    dca4:	mov	r2, #0
    dca8:	mov	r3, #0
    dcac:	str	ip, [sp, #16]
    dcb0:	mov	ip, #1
    dcb4:	str	ip, [sp, #8]
    dcb8:	bl	1760c <fputs@plt+0x12cf8>
    dcbc:	b	db88 <fputs@plt+0x9274>
    dcc0:	mov	r0, fp
    dcc4:	b	db88 <fputs@plt+0x9274>
    dcc8:	ldr	ip, [sp, #40]	; 0x28
    dccc:	ldr	fp, [ip, #32]
    dcd0:	cmp	fp, #0
    dcd4:	addne	r9, sp, #56	; 0x38
    dcd8:	movne	r4, #0
    dcdc:	movne	r5, #0
    dce0:	movne	sl, #0
    dce4:	bne	dcfc <fputs@plt+0x93e8>
    dce8:	b	dd68 <fputs@plt+0x9454>
    dcec:	ldrd	r4, [sp, #56]	; 0x38
    dcf0:	ldr	fp, [fp, #8]
    dcf4:	cmp	fp, #0
    dcf8:	beq	dd60 <fputs@plt+0x944c>
    dcfc:	str	sl, [sp]
    dd00:	mov	r0, r8
    dd04:	str	r9, [sp, #4]
    dd08:	mov	r1, fp
    dd0c:	mov	r2, r7
    dd10:	mov	r3, r6
    dd14:	bl	da54 <fputs@plt+0x9140>
    dd18:	cmp	r0, #0
    dd1c:	blt	db88 <fputs@plt+0x9274>
    dd20:	beq	dcf0 <fputs@plt+0x93dc>
    dd24:	orrs	r1, r4, r5
    dd28:	beq	dcec <fputs@plt+0x93d8>
    dd2c:	cmp	r6, #1
    dd30:	ldrd	r2, [sp, #56]	; 0x38
    dd34:	beq	dd50 <fputs@plt+0x943c>
    dd38:	cmp	r5, r3
    dd3c:	cmpeq	r4, r2
    dd40:	bcs	dcf0 <fputs@plt+0x93dc>
    dd44:	mov	r4, r2
    dd48:	mov	r5, r3
    dd4c:	b	dcf0 <fputs@plt+0x93dc>
    dd50:	cmp	r5, r3
    dd54:	cmpeq	r4, r2
    dd58:	bhi	dd44 <fputs@plt+0x9430>
    dd5c:	b	dcf0 <fputs@plt+0x93dc>
    dd60:	orrs	r2, r4, r5
    dd64:	bne	dda0 <fputs@plt+0x948c>
    dd68:	mov	r0, #0
    dd6c:	b	db88 <fputs@plt+0x9274>
    dd70:	ldr	ip, [sp, #48]	; 0x30
    dd74:	mov	r0, r7
    dd78:	ldrd	r4, [sp, #56]	; 0x38
    dd7c:	mov	r2, #0
    dd80:	str	r6, [sp, #8]
    dd84:	mov	r3, #0
    dd88:	str	ip, [sp, #12]
    dd8c:	ldr	ip, [sp, #52]	; 0x34
    dd90:	strd	r4, [sp]
    dd94:	str	ip, [sp, #16]
    dd98:	bl	1760c <fputs@plt+0x12cf8>
    dd9c:	b	db88 <fputs@plt+0x9274>
    dda0:	str	r9, [sp]
    dda4:	mov	r0, r7
    dda8:	mov	r1, #3
    ddac:	mov	r2, r4
    ddb0:	mov	r3, r5
    ddb4:	bl	14d88 <fputs@plt+0x10474>
    ddb8:	cmp	r0, #0
    ddbc:	blt	db88 <fputs@plt+0x9274>
    ddc0:	ldr	ip, [sp, #48]	; 0x30
    ddc4:	mov	r0, #1
    ddc8:	cmp	ip, #0
    ddcc:	ldrne	r3, [sp, #56]	; 0x38
    ddd0:	strne	r3, [ip]
    ddd4:	ldr	ip, [sp, #52]	; 0x34
    ddd8:	cmp	ip, #0
    dddc:	strdne	r4, [ip]
    dde0:	b	db88 <fputs@plt+0x9274>
    dde4:	add	r3, r8, #64	; 0x40
    dde8:	ldrd	r4, [sp, #56]	; 0x38
    ddec:	ldr	ip, [sp, #48]	; 0x30
    ddf0:	ldm	r3, {r0, r1, r2, r3}
    ddf4:	stm	sp, {r0, r1, r2, r3}
    ddf8:	mov	r2, r4
    ddfc:	mov	r3, r5
    de00:	ldrd	r4, [r8, #56]	; 0x38
    de04:	str	ip, [sp, #28]
    de08:	mov	r0, r7
    de0c:	ldr	ip, [sp, #52]	; 0x34
    de10:	str	r6, [sp, #24]
    de14:	strd	r4, [sp, #16]
    de18:	str	ip, [sp, #32]
    de1c:	bl	17954 <fputs@plt+0x13040>
    de20:	cmn	r0, #2
    de24:	bne	db88 <fputs@plt+0x9274>
    de28:	b	dc54 <fputs@plt+0x9340>
    de2c:	ldr	ip, [sp, #48]	; 0x30
    de30:	mov	r0, r7
    de34:	ldrd	r8, [sp, #56]	; 0x38
    de38:	mov	r1, r4
    de3c:	str	r4, [sp, #8]
    de40:	mov	r2, #0
    de44:	str	ip, [sp, #12]
    de48:	mov	r3, #0
    de4c:	ldr	ip, [sp, #52]	; 0x34
    de50:	strd	r8, [sp]
    de54:	str	ip, [sp, #16]
    de58:	bl	1760c <fputs@plt+0x12cf8>
    de5c:	b	db88 <fputs@plt+0x9274>
    de60:	ldr	ip, [sp, #48]	; 0x30
    de64:	mov	r0, r7
    de68:	ldrd	r4, [r8, #24]
    de6c:	ldrd	r2, [sp, #56]	; 0x38
    de70:	str	ip, [sp, #12]
    de74:	ldr	ip, [sp, #52]	; 0x34
    de78:	str	r6, [sp, #8]
    de7c:	strd	r4, [sp]
    de80:	str	ip, [sp, #16]
    de84:	bl	17bfc <fputs@plt+0x132e8>
    de88:	b	db88 <fputs@plt+0x9274>
    de8c:	bl	453c <__stack_chk_fail@plt>
    de90:	ldr	r0, [pc, #128]	; df18 <fputs@plt+0x9604>
    de94:	movw	r2, #597	; 0x255
    de98:	ldr	r1, [pc, #124]	; df1c <fputs@plt+0x9608>
    de9c:	ldr	r3, [pc, #124]	; df20 <fputs@plt+0x960c>
    dea0:	add	r0, pc, r0
    dea4:	add	r1, pc, r1
    dea8:	add	r3, pc, r3
    deac:	bl	5ac34 <fputs@plt+0x56320>
    deb0:	ldr	r0, [pc, #108]	; df24 <fputs@plt+0x9610>
    deb4:	mov	r2, #596	; 0x254
    deb8:	ldr	r1, [pc, #104]	; df28 <fputs@plt+0x9614>
    debc:	ldr	r3, [pc, #104]	; df2c <fputs@plt+0x9618>
    dec0:	add	r0, pc, r0
    dec4:	add	r1, pc, r1
    dec8:	add	r3, pc, r3
    decc:	bl	5ac34 <fputs@plt+0x56320>
    ded0:	ldr	r0, [pc, #88]	; df30 <fputs@plt+0x961c>
    ded4:	movw	r2, #595	; 0x253
    ded8:	ldr	r1, [pc, #84]	; df34 <fputs@plt+0x9620>
    dedc:	ldr	r3, [pc, #84]	; df38 <fputs@plt+0x9624>
    dee0:	add	r0, pc, r0
    dee4:	add	r1, pc, r1
    dee8:	add	r3, pc, r3
    deec:	bl	5ac34 <fputs@plt+0x56320>
    def0:	ldr	r0, [pc, #68]	; df3c <fputs@plt+0x9628>
    def4:	movw	r2, #661	; 0x295
    def8:	ldr	r1, [pc, #64]	; df40 <fputs@plt+0x962c>
    defc:	ldr	r3, [pc, #64]	; df44 <fputs@plt+0x9630>
    df00:	add	r0, pc, r0
    df04:	add	r1, pc, r1
    df08:	add	r3, pc, r3
    df0c:	bl	5ac34 <fputs@plt+0x56320>
    df10:	andeq	lr, r7, r4, lsr r1
    df14:	andeq	r0, r0, r0, lsr r4
    df18:	andeq	r4, r6, r4, asr r7
    df1c:	ldrdeq	r7, [r5], -r4
    df20:	andeq	r8, r5, r0, lsr #3
    df24:	andeq	r5, r5, r4, lsr r0
    df28:			; <UNDEFINED> instruction: 0x000577b4
    df2c:	andeq	r8, r5, r0, lsl #3
    df30:	andeq	r4, r5, ip, lsl #30
    df34:	muleq	r5, r4, r7
    df38:	andeq	r8, r5, r0, ror #2
    df3c:	andeq	r7, r5, r4, asr #16
    df40:	andeq	r7, r5, r4, ror r7
    df44:	andeq	r8, r5, r0, asr #2
    df48:	push	{r4, r5, r6, lr}
    df4c:	cmp	r0, #0
    df50:	sub	sp, sp, #24
    df54:	mov	ip, r1
    df58:	mov	lr, r3
    df5c:	ldr	r6, [sp, #40]	; 0x28
    df60:	beq	e048 <fputs@plt+0x9734>
    df64:	cmp	r1, #0
    df68:	beq	e028 <fputs@plt+0x9714>
    df6c:	cmp	r3, #0
    df70:	beq	e008 <fputs@plt+0x96f4>
    df74:	cmp	r6, #0
    df78:	beq	dfe8 <fputs@plt+0x96d4>
    df7c:	ldr	r1, [r0, #104]	; 0x68
    df80:	ldrd	r4, [ip, #176]	; 0xb0
    df84:	cmp	r1, #0
    df88:	beq	dfc8 <fputs@plt+0x96b4>
    df8c:	cmp	r2, #1
    df90:	beq	dfbc <fputs@plt+0x96a8>
    df94:	subs	r4, r4, #1
    df98:	sbc	r5, r5, #0
    df9c:	str	r2, [sp, #8]
    dfa0:	mov	r2, ip
    dfa4:	strd	r4, [sp]
    dfa8:	str	lr, [sp, #12]
    dfac:	str	r6, [sp, #16]
    dfb0:	bl	d5fc <fputs@plt+0x8ce8>
    dfb4:	add	sp, sp, #24
    dfb8:	pop	{r4, r5, r6, pc}
    dfbc:	adds	r4, r4, #1
    dfc0:	adc	r5, r5, #0
    dfc4:	b	df9c <fputs@plt+0x9688>
    dfc8:	str	r2, [sp]
    dfcc:	mov	r0, ip
    dfd0:	mov	r2, r4
    dfd4:	mov	r3, r5
    dfd8:	str	lr, [sp, #4]
    dfdc:	str	r6, [sp, #8]
    dfe0:	bl	1738c <fputs@plt+0x12a78>
    dfe4:	b	dfb4 <fputs@plt+0x96a0>
    dfe8:	ldr	r0, [pc, #120]	; e068 <fputs@plt+0x9754>
    dfec:	movw	r2, #730	; 0x2da
    dff0:	ldr	r1, [pc, #116]	; e06c <fputs@plt+0x9758>
    dff4:	ldr	r3, [pc, #116]	; e070 <fputs@plt+0x975c>
    dff8:	add	r0, pc, r0
    dffc:	add	r1, pc, r1
    e000:	add	r3, pc, r3
    e004:	bl	5ac34 <fputs@plt+0x56320>
    e008:	ldr	r0, [pc, #100]	; e074 <fputs@plt+0x9760>
    e00c:	movw	r2, #729	; 0x2d9
    e010:	ldr	r1, [pc, #96]	; e078 <fputs@plt+0x9764>
    e014:	ldr	r3, [pc, #96]	; e07c <fputs@plt+0x9768>
    e018:	add	r0, pc, r0
    e01c:	add	r1, pc, r1
    e020:	add	r3, pc, r3
    e024:	bl	5ac34 <fputs@plt+0x56320>
    e028:	ldr	r0, [pc, #80]	; e080 <fputs@plt+0x976c>
    e02c:	mov	r2, #728	; 0x2d8
    e030:	ldr	r1, [pc, #76]	; e084 <fputs@plt+0x9770>
    e034:	ldr	r3, [pc, #76]	; e088 <fputs@plt+0x9774>
    e038:	add	r0, pc, r0
    e03c:	add	r1, pc, r1
    e040:	add	r3, pc, r3
    e044:	bl	5ac34 <fputs@plt+0x56320>
    e048:	ldr	r0, [pc, #60]	; e08c <fputs@plt+0x9778>
    e04c:	movw	r2, #727	; 0x2d7
    e050:	ldr	r1, [pc, #56]	; e090 <fputs@plt+0x977c>
    e054:	ldr	r3, [pc, #56]	; e094 <fputs@plt+0x9780>
    e058:	add	r0, pc, r0
    e05c:	add	r1, pc, r1
    e060:	add	r3, pc, r3
    e064:	bl	5ac34 <fputs@plt+0x56320>
    e068:	andeq	r7, r5, ip, ror #14
    e06c:	andeq	r7, r5, ip, ror r6
    e070:	strdeq	r8, [r5], -ip
    e074:	andeq	r7, r5, r8, asr #14
    e078:	andeq	r7, r5, ip, asr r6
    e07c:	ldrdeq	r8, [r5], -ip
    e080:			; <UNDEFINED> instruction: 0x000645bc
    e084:	andeq	r7, r5, ip, lsr r6
    e088:	strheq	r8, [r5], -ip
    e08c:	muleq	r5, r4, sp
    e090:	andeq	r7, r5, ip, lsl r6
    e094:	muleq	r5, ip, r0
    e098:	push	{r4, r5, lr}
    e09c:	subs	r4, r0, #0
    e0a0:	sub	sp, sp, #20
    e0a4:	mov	r5, r1
    e0a8:	beq	e178 <fputs@plt+0x9864>
    e0ac:	cmp	r1, #0
    e0b0:	beq	e198 <fputs@plt+0x9884>
    e0b4:	ldr	r1, [r1, #40]	; 0x28
    e0b8:	ldr	r0, [r4, #8]
    e0bc:	bl	58774 <fputs@plt+0x53e60>
    e0c0:	bl	5b610 <fputs@plt+0x56cfc>
    e0c4:	cmp	r0, #6
    e0c8:	bgt	e110 <fputs@plt+0x97fc>
    e0cc:	ldr	r3, [r4, #88]	; 0x58
    e0d0:	cmp	r3, r5
    e0d4:	moveq	r3, #0
    e0d8:	moveq	r2, #0
    e0dc:	strdeq	r2, [r4, #96]	; 0x60
    e0e0:	moveq	r1, #0
    e0e4:	ldr	r3, [r4, #152]	; 0x98
    e0e8:	streq	r1, [r4, #88]	; 0x58
    e0ec:	cmp	r3, r5
    e0f0:	beq	e14c <fputs@plt+0x9838>
    e0f4:	mov	r0, r5
    e0f8:	bl	14a9c <fputs@plt+0x10188>
    e0fc:	ldr	r3, [r4, #124]	; 0x7c
    e100:	add	r3, r3, #1
    e104:	str	r3, [r4, #124]	; 0x7c
    e108:	add	sp, sp, #20
    e10c:	pop	{r4, r5, pc}
    e110:	ldr	lr, [pc, #160]	; e1b8 <fputs@plt+0x98a4>
    e114:	mov	r1, #0
    e118:	ldr	ip, [pc, #156]	; e1bc <fputs@plt+0x98a8>
    e11c:	movw	r3, #1347	; 0x543
    e120:	add	lr, pc, lr
    e124:	str	lr, [sp]
    e128:	add	ip, pc, ip
    e12c:	str	ip, [sp, #4]
    e130:	ldr	ip, [r5, #40]	; 0x28
    e134:	mov	r0, #7
    e138:	ldr	r2, [pc, #128]	; e1c0 <fputs@plt+0x98ac>
    e13c:	str	ip, [sp, #8]
    e140:	add	r2, pc, r2
    e144:	bl	5ae90 <fputs@plt+0x5657c>
    e148:	b	e0cc <fputs@plt+0x97b8>
    e14c:	ldr	r0, [r4, #8]
    e150:	ldr	r1, [r5, #40]	; 0x28
    e154:	bl	58b8c <fputs@plt+0x54278>
    e158:	mov	r3, #0
    e15c:	mov	r2, #0
    e160:	strd	r2, [r4, #160]	; 0xa0
    e164:	cmp	r0, #0
    e168:	str	r0, [r4, #152]	; 0x98
    e16c:	moveq	r3, #1
    e170:	strbeq	r3, [r4, #174]	; 0xae
    e174:	b	e0f4 <fputs@plt+0x97e0>
    e178:	ldr	r0, [pc, #68]	; e1c4 <fputs@plt+0x98b0>
    e17c:	movw	r2, #1342	; 0x53e
    e180:	ldr	r1, [pc, #64]	; e1c8 <fputs@plt+0x98b4>
    e184:	ldr	r3, [pc, #64]	; e1cc <fputs@plt+0x98b8>
    e188:	add	r0, pc, r0
    e18c:	add	r1, pc, r1
    e190:	add	r3, pc, r3
    e194:	bl	5ac34 <fputs@plt+0x56320>
    e198:	ldr	r0, [pc, #48]	; e1d0 <fputs@plt+0x98bc>
    e19c:	movw	r2, #1343	; 0x53f
    e1a0:	ldr	r1, [pc, #44]	; e1d4 <fputs@plt+0x98c0>
    e1a4:	ldr	r3, [pc, #44]	; e1d8 <fputs@plt+0x98c4>
    e1a8:	add	r0, pc, r0
    e1ac:	add	r1, pc, r1
    e1b0:	add	r3, pc, r3
    e1b4:	bl	5ac34 <fputs@plt+0x56320>
    e1b8:	andeq	r7, r5, ip, lsr #8
    e1bc:	andeq	r7, r5, r4, asr #12
    e1c0:	andeq	r7, r5, r8, lsr r5
    e1c4:	andeq	r4, r5, r4, ror #24
    e1c8:	andeq	r7, r5, ip, ror #9
    e1cc:			; <UNDEFINED> instruction: 0x000582b8
    e1d0:	andeq	r4, r6, ip, asr #8
    e1d4:	andeq	r7, r5, ip, asr #9
    e1d8:	muleq	r5, r8, r2
    e1dc:	push	{r4, r5, lr}
    e1e0:	subs	r5, r0, #0
    e1e4:	sub	sp, sp, #20
    e1e8:	mov	r4, r1
    e1ec:	beq	e2d4 <fputs@plt+0x99c0>
    e1f0:	ldr	r1, [r1, #4]
    e1f4:	cmp	r1, #0
    e1f8:	ble	e218 <fputs@plt+0x9904>
    e1fc:	ldr	r0, [r5, #184]	; 0xb8
    e200:	bl	58774 <fputs@plt+0x53e60>
    e204:	ldr	r0, [r5, #120]	; 0x78
    e208:	cmp	r0, #0
    e20c:	blt	e218 <fputs@plt+0x9904>
    e210:	ldr	r1, [r4, #4]
    e214:	bl	459c <inotify_rm_watch@plt>
    e218:	ldr	r0, [r5, #180]	; 0xb4
    e21c:	ldr	r1, [r4]
    e220:	bl	58774 <fputs@plt+0x53e60>
    e224:	ldrb	r5, [r4, #8]
    e228:	cmp	r5, #0
    e22c:	bne	e28c <fputs@plt+0x9978>
    e230:	bl	5b610 <fputs@plt+0x56cfc>
    e234:	cmp	r0, #6
    e238:	ble	e274 <fputs@plt+0x9960>
    e23c:	ldr	r2, [r4]
    e240:	mov	r1, r5
    e244:	ldr	lr, [pc, #168]	; e2f4 <fputs@plt+0x99e0>
    e248:	mov	r0, #7
    e24c:	ldr	ip, [pc, #164]	; e2f8 <fputs@plt+0x99e4>
    e250:	movw	r3, #1643	; 0x66b
    e254:	str	r2, [sp, #8]
    e258:	add	lr, pc, lr
    e25c:	ldr	r2, [pc, #152]	; e2fc <fputs@plt+0x99e8>
    e260:	add	ip, pc, ip
    e264:	str	lr, [sp]
    e268:	str	ip, [sp, #4]
    e26c:	add	r2, pc, r2
    e270:	bl	5ae90 <fputs@plt+0x5657c>
    e274:	ldr	r0, [r4]
    e278:	bl	4140 <free@plt>
    e27c:	mov	r0, r4
    e280:	add	sp, sp, #20
    e284:	pop	{r4, r5, lr}
    e288:	b	4140 <free@plt>
    e28c:	bl	5b610 <fputs@plt+0x56cfc>
    e290:	cmp	r0, #6
    e294:	ble	e274 <fputs@plt+0x9960>
    e298:	ldr	r2, [r4]
    e29c:	mov	r1, #0
    e2a0:	ldr	lr, [pc, #88]	; e300 <fputs@plt+0x99ec>
    e2a4:	movw	r3, #1641	; 0x669
    e2a8:	ldr	ip, [pc, #84]	; e304 <fputs@plt+0x99f0>
    e2ac:	mov	r0, #7
    e2b0:	str	r2, [sp, #8]
    e2b4:	add	lr, pc, lr
    e2b8:	ldr	r2, [pc, #72]	; e308 <fputs@plt+0x99f4>
    e2bc:	add	ip, pc, ip
    e2c0:	str	lr, [sp]
    e2c4:	str	ip, [sp, #4]
    e2c8:	add	r2, pc, r2
    e2cc:	bl	5ae90 <fputs@plt+0x5657c>
    e2d0:	b	e274 <fputs@plt+0x9960>
    e2d4:	ldr	r0, [pc, #48]	; e30c <fputs@plt+0x99f8>
    e2d8:	movw	r2, #1629	; 0x65d
    e2dc:	ldr	r1, [pc, #44]	; e310 <fputs@plt+0x99fc>
    e2e0:	ldr	r3, [pc, #44]	; e314 <fputs@plt+0x9a00>
    e2e4:	add	r0, pc, r0
    e2e8:	add	r1, pc, r1
    e2ec:	add	r3, pc, r3
    e2f0:	bl	5ac34 <fputs@plt+0x56320>
    e2f4:	andeq	r7, r5, r8, lsl #6
    e2f8:	andeq	r7, r5, ip, lsr r5
    e2fc:	andeq	r7, r5, ip, lsl #8
    e300:	andeq	r7, r5, ip, lsr #5
    e304:	andeq	r7, r5, r4, asr #9
    e308:			; <UNDEFINED> instruction: 0x000573b0
    e30c:	andeq	r4, r5, r8, lsl #22
    e310:	muleq	r5, r0, r3
    e314:	andeq	r8, r5, r0, ror r1
    e318:	ldr	r3, [pc, #332]	; e46c <fputs@plt+0x9b58>
    e31c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e320:	subs	r9, r0, #0
    e324:	add	fp, sp, #32
    e328:	ldr	r0, [pc, #320]	; e470 <fputs@plt+0x9b5c>
    e32c:	sub	sp, sp, #20
    e330:	add	r3, pc, r3
    e334:	mov	sl, r1
    e338:	ldr	r8, [r3, r0]
    e33c:	ldr	r3, [r8]
    e340:	str	r3, [fp, #-40]	; 0xffffffd8
    e344:	beq	e408 <fputs@plt+0x9af4>
    e348:	cmp	r1, #0
    e34c:	beq	e44c <fputs@plt+0x9b38>
    e350:	cmp	r2, #0
    e354:	beq	e42c <fputs@plt+0x9b18>
    e358:	sub	r5, fp, #52	; 0x34
    e35c:	ldr	r3, [pc, #272]	; e474 <fputs@plt+0x9b60>
    e360:	sub	r7, fp, #44	; 0x2c
    e364:	mov	r0, r1
    e368:	mov	r6, r5
    e36c:	mov	r4, #0
    e370:	add	r3, pc, r3
    e374:	str	r1, [fp, #-52]	; 0xffffffcc
    e378:	str	r2, [fp, #-44]	; 0xffffffd4
    e37c:	str	r3, [fp, #-48]	; 0xffffffd0
    e380:	bl	42a8 <strlen@plt>
    e384:	cmp	r6, r7
    e388:	add	r4, r0, r4
    e38c:	beq	e39c <fputs@plt+0x9a88>
    e390:	ldr	r0, [r6, #4]!
    e394:	cmp	r0, #0
    e398:	bne	e380 <fputs@plt+0x9a6c>
    e39c:	add	r4, r4, #15
    e3a0:	mov	r1, sl
    e3a4:	bic	r4, r4, #7
    e3a8:	sub	sp, sp, r4
    e3ac:	mov	r4, sp
    e3b0:	mov	r0, sp
    e3b4:	bl	3ff0 <stpcpy@plt>
    e3b8:	cmp	r7, r5
    e3bc:	beq	e3cc <fputs@plt+0x9ab8>
    e3c0:	ldr	r1, [r5, #4]!
    e3c4:	cmp	r1, #0
    e3c8:	bne	e3b4 <fputs@plt+0x9aa0>
    e3cc:	mov	r3, #0
    e3d0:	mov	r1, r4
    e3d4:	strb	r3, [r0]
    e3d8:	ldr	r0, [r9, #8]
    e3dc:	bl	5863c <fputs@plt+0x53d28>
    e3e0:	subs	r1, r0, #0
    e3e4:	beq	e3f0 <fputs@plt+0x9adc>
    e3e8:	mov	r0, r9
    e3ec:	bl	e098 <fputs@plt+0x9784>
    e3f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    e3f4:	ldr	r3, [r8]
    e3f8:	cmp	r2, r3
    e3fc:	bne	e428 <fputs@plt+0x9b14>
    e400:	sub	sp, fp, #32
    e404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e408:	ldr	r0, [pc, #104]	; e478 <fputs@plt+0x9b64>
    e40c:	movw	r2, #1329	; 0x531
    e410:	ldr	r1, [pc, #100]	; e47c <fputs@plt+0x9b68>
    e414:	ldr	r3, [pc, #100]	; e480 <fputs@plt+0x9b6c>
    e418:	add	r0, pc, r0
    e41c:	add	r1, pc, r1
    e420:	add	r3, pc, r3
    e424:	bl	5ac34 <fputs@plt+0x56320>
    e428:	bl	453c <__stack_chk_fail@plt>
    e42c:	ldr	r0, [pc, #80]	; e484 <fputs@plt+0x9b70>
    e430:	movw	r2, #1331	; 0x533
    e434:	ldr	r1, [pc, #76]	; e488 <fputs@plt+0x9b74>
    e438:	ldr	r3, [pc, #76]	; e48c <fputs@plt+0x9b78>
    e43c:	add	r0, pc, r0
    e440:	add	r1, pc, r1
    e444:	add	r3, pc, r3
    e448:	bl	5ac34 <fputs@plt+0x56320>
    e44c:	ldr	r0, [pc, #60]	; e490 <fputs@plt+0x9b7c>
    e450:	movw	r2, #1330	; 0x532
    e454:	ldr	r1, [pc, #56]	; e494 <fputs@plt+0x9b80>
    e458:	ldr	r3, [pc, #56]	; e498 <fputs@plt+0x9b84>
    e45c:	add	r0, pc, r0
    e460:	add	r1, pc, r1
    e464:	add	r3, pc, r3
    e468:	bl	5ac34 <fputs@plt+0x56320>
    e46c:	andeq	sp, r7, r0, ror #16
    e470:	andeq	r0, r0, r0, lsr r4
    e474:	andeq	sl, r5, r0, lsr #22
    e478:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
    e47c:	andeq	r7, r5, ip, asr r2
    e480:	andeq	r7, r5, ip, asr #31
    e484:	andeq	r7, r5, r8, ror r3
    e488:	andeq	r7, r5, r8, lsr r2
    e48c:	andeq	r7, r5, r8, lsr #31
    e490:	andeq	ip, r5, r8, ror #14
    e494:	andeq	r7, r5, r8, lsl r2
    e498:	andeq	r7, r5, r8, lsl #31
    e49c:	ldr	r3, [pc, #448]	; e664 <fputs@plt+0x9d50>
    e4a0:	push	{r4, r5, r6, r7, r8, fp, lr}
    e4a4:	add	fp, sp, #24
    e4a8:	ldr	r2, [pc, #440]	; e668 <fputs@plt+0x9d54>
    e4ac:	sub	sp, sp, #20
    e4b0:	add	r3, pc, r3
    e4b4:	mov	r6, r1
    e4b8:	subs	r5, r0, #0
    e4bc:	ldr	r7, [r3, r2]
    e4c0:	ldr	r1, [pc, #420]	; e66c <fputs@plt+0x9d58>
    e4c4:	ldr	r3, [r7]
    e4c8:	add	r1, pc, r1
    e4cc:	str	r1, [fp, #-36]	; 0xffffffdc
    e4d0:	str	r3, [fp, #-32]	; 0xffffffe0
    e4d4:	beq	e648 <fputs@plt+0x9d34>
    e4d8:	bl	42a8 <strlen@plt>
    e4dc:	mov	r1, r5
    e4e0:	add	r0, r0, #23
    e4e4:	bic	r0, r0, #7
    e4e8:	sub	sp, sp, r0
    e4ec:	mov	r0, sp
    e4f0:	mov	r4, sp
    e4f4:	bl	3ff0 <stpcpy@plt>
    e4f8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    e4fc:	cmp	r1, #0
    e500:	mov	r3, r0
    e504:	beq	e510 <fputs@plt+0x9bfc>
    e508:	bl	3ff0 <stpcpy@plt>
    e50c:	mov	r3, r0
    e510:	ldr	r2, [pc, #344]	; e670 <fputs@plt+0x9d5c>
    e514:	mov	r1, #0
    e518:	mov	r0, r4
    e51c:	strb	r1, [r3]
    e520:	add	r2, pc, r2
    e524:	str	r2, [fp, #-36]	; 0xffffffdc
    e528:	bl	42a8 <strlen@plt>
    e52c:	mov	r1, r4
    e530:	add	r0, r0, #16
    e534:	bic	r0, r0, #7
    e538:	sub	sp, sp, r0
    e53c:	mov	r0, sp
    e540:	mov	r8, sp
    e544:	bl	3ff0 <stpcpy@plt>
    e548:	ldr	r1, [fp, #-36]	; 0xffffffdc
    e54c:	cmp	r1, #0
    e550:	mov	r3, r0
    e554:	beq	e560 <fputs@plt+0x9c4c>
    e558:	bl	3ff0 <stpcpy@plt>
    e55c:	mov	r3, r0
    e560:	ldr	r2, [pc, #268]	; e674 <fputs@plt+0x9d60>
    e564:	cmp	r5, #0
    e568:	mov	r1, #0
    e56c:	strb	r1, [r3]
    e570:	add	r2, pc, r2
    e574:	str	r2, [fp, #-36]	; 0xffffffdc
    e578:	beq	e638 <fputs@plt+0x9d24>
    e57c:	mov	r0, r5
    e580:	bl	42a8 <strlen@plt>
    e584:	mov	r1, r5
    e588:	add	r0, r0, #16
    e58c:	bic	r0, r0, #7
    e590:	sub	sp, sp, r0
    e594:	mov	r0, sp
    e598:	mov	r5, sp
    e59c:	bl	3ff0 <stpcpy@plt>
    e5a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    e5a4:	cmp	r1, #0
    e5a8:	mov	r3, r0
    e5ac:	beq	e5b8 <fputs@plt+0x9ca4>
    e5b0:	bl	3ff0 <stpcpy@plt>
    e5b4:	mov	r3, r0
    e5b8:	mov	r1, r4
    e5bc:	mov	r0, r6
    e5c0:	mov	r4, #0
    e5c4:	strb	r4, [r3]
    e5c8:	bl	489c <strcmp@plt>
    e5cc:	cmp	r0, r4
    e5d0:	beq	e61c <fputs@plt+0x9d08>
    e5d4:	mov	r1, r8
    e5d8:	mov	r0, r6
    e5dc:	bl	489c <strcmp@plt>
    e5e0:	cmp	r0, r4
    e5e4:	beq	e61c <fputs@plt+0x9d08>
    e5e8:	mov	r0, r5
    e5ec:	bl	42a8 <strlen@plt>
    e5f0:	mov	r1, r5
    e5f4:	mov	r8, r0
    e5f8:	mov	r0, r6
    e5fc:	mov	r2, r8
    e600:	bl	4770 <strncmp@plt>
    e604:	cmp	r0, r4
    e608:	bne	e658 <fputs@plt+0x9d44>
    e60c:	add	r6, r6, r8
    e610:	subs	r0, r6, r4
    e614:	movne	r0, #1
    e618:	b	e620 <fputs@plt+0x9d0c>
    e61c:	mov	r0, #1
    e620:	ldr	r2, [fp, #-32]	; 0xffffffe0
    e624:	ldr	r3, [r7]
    e628:	cmp	r2, r3
    e62c:	bne	e660 <fputs@plt+0x9d4c>
    e630:	sub	sp, fp, #24
    e634:	pop	{r4, r5, r6, r7, r8, fp, pc}
    e638:	sub	sp, sp, #8
    e63c:	mov	r3, sp
    e640:	mov	r5, sp
    e644:	b	e5b8 <fputs@plt+0x9ca4>
    e648:	sub	sp, sp, #8
    e64c:	mov	r4, sp
    e650:	mov	r3, sp
    e654:	b	e510 <fputs@plt+0x9bfc>
    e658:	mov	r0, r4
    e65c:	b	e620 <fputs@plt+0x9d0c>
    e660:	bl	453c <__stack_chk_fail@plt>
    e664:	andeq	sp, r7, r0, ror #13
    e668:	andeq	r0, r0, r0, lsr r4
    e66c:	strdeq	r7, [r5], -r8
    e670:	andeq	r8, r5, r4, ror #12
    e674:	strdeq	r6, [r6], -r4
    e678:	cmp	r0, #0
    e67c:	push	{r4, lr}
    e680:	beq	e698 <fputs@plt+0x9d84>
    e684:	ldr	r4, [r0, #116]	; 0x74
    e688:	bl	4668 <getpid@plt>
    e68c:	subs	r0, r4, r0
    e690:	movne	r0, #1
    e694:	pop	{r4, pc}
    e698:	ldr	r0, [pc, #24]	; e6b8 <fputs@plt+0x9da4>
    e69c:	mov	r2, #57	; 0x39
    e6a0:	ldr	r1, [pc, #20]	; e6bc <fputs@plt+0x9da8>
    e6a4:	ldr	r3, [pc, #20]	; e6c0 <fputs@plt+0x9dac>
    e6a8:	add	r0, pc, r0
    e6ac:	add	r1, pc, r1
    e6b0:	add	r3, pc, r3
    e6b4:	bl	5ac34 <fputs@plt+0x56320>
    e6b8:	andeq	r4, r5, r4, asr #14
    e6bc:	andeq	r6, r5, ip, asr #31
    e6c0:	andeq	r7, r5, r4, lsl #22
    e6c4:	push	{r3, r4, r5, lr}
    e6c8:	mov	r4, r0
    e6cc:	mov	r5, r1
    e6d0:	mov	r0, #1
    e6d4:	mov	r1, #40	; 0x28
    e6d8:	bl	3fcc <calloc@plt>
    e6dc:	cmp	r0, #0
    e6e0:	popeq	{r3, r4, r5, pc}
    e6e4:	cmp	r4, #0
    e6e8:	str	r5, [r0]
    e6ec:	popeq	{r3, r4, r5, pc}
    e6f0:	str	r4, [r0, #4]
    e6f4:	ldr	r3, [r4, #32]
    e6f8:	cmp	r3, #0
    e6fc:	str	r3, [r0, #8]
    e700:	strne	r0, [r3, #12]
    e704:	mov	r3, #0
    e708:	str	r3, [r0, #12]
    e70c:	str	r0, [r4, #32]
    e710:	pop	{r3, r4, r5, pc}
    e714:	ldr	r3, [pc, #180]	; e7d0 <fputs@plt+0x9ebc>
    e718:	ldr	r2, [pc, #180]	; e7d4 <fputs@plt+0x9ec0>
    e71c:	add	r3, pc, r3
    e720:	push	{r4, r5, r6, r7, r8, lr}
    e724:	subs	r6, r0, #0
    e728:	ldr	r8, [r3, r2]
    e72c:	sub	sp, sp, #16
    e730:	ldr	r3, [r8]
    e734:	str	r3, [sp, #12]
    e738:	beq	e7ac <fputs@plt+0x9e98>
    e73c:	add	r7, sp, #4
    e740:	mov	r3, #0
    e744:	mov	r2, r3
    e748:	str	r3, [r6, #88]	; 0x58
    e74c:	mov	r1, r7
    e750:	mov	r4, #0
    e754:	mov	r5, #0
    e758:	ldr	r0, [r6, #8]
    e75c:	strd	r4, [r6, #96]	; 0x60
    e760:	mvn	ip, #1
    e764:	str	r3, [sp, #8]
    e768:	str	ip, [sp, #4]
    e76c:	bl	581fc <fputs@plt+0x538e8>
    e770:	cmp	r0, #0
    e774:	beq	e794 <fputs@plt+0x9e80>
    e778:	bl	17048 <fputs@plt+0x12734>
    e77c:	ldr	r0, [r6, #8]
    e780:	mov	r1, r7
    e784:	mov	r2, #0
    e788:	bl	581fc <fputs@plt+0x538e8>
    e78c:	cmp	r0, #0
    e790:	bne	e778 <fputs@plt+0x9e64>
    e794:	ldr	r2, [sp, #12]
    e798:	ldr	r3, [r8]
    e79c:	cmp	r2, r3
    e7a0:	bne	e7cc <fputs@plt+0x9eb8>
    e7a4:	add	sp, sp, #16
    e7a8:	pop	{r4, r5, r6, r7, r8, pc}
    e7ac:	ldr	r0, [pc, #36]	; e7d8 <fputs@plt+0x9ec4>
    e7b0:	mov	r2, #111	; 0x6f
    e7b4:	ldr	r1, [pc, #32]	; e7dc <fputs@plt+0x9ec8>
    e7b8:	ldr	r3, [pc, #32]	; e7e0 <fputs@plt+0x9ecc>
    e7bc:	add	r0, pc, r0
    e7c0:	add	r1, pc, r1
    e7c4:	add	r3, pc, r3
    e7c8:	bl	5ac34 <fputs@plt+0x56320>
    e7cc:	bl	453c <__stack_chk_fail@plt>
    e7d0:	andeq	sp, r7, r4, ror r4
    e7d4:	andeq	r0, r0, r0, lsr r4
    e7d8:	andeq	r4, r5, r0, lsr r6
    e7dc:			; <UNDEFINED> instruction: 0x00056eb8
    e7e0:	andeq	r7, r5, r0, lsr r8
    e7e4:	push	{r4, lr}
    e7e8:	subs	r4, r0, #0
    e7ec:	beq	e808 <fputs@plt+0x9ef4>
    e7f0:	bl	e714 <fputs@plt+0x9e00>
    e7f4:	add	r0, r4, #16
    e7f8:	mov	r1, #0
    e7fc:	mov	r2, #72	; 0x48
    e800:	pop	{r4, lr}
    e804:	b	4014 <memset@plt>
    e808:	ldr	r0, [pc, #24]	; e828 <fputs@plt+0x9f14>
    e80c:	mov	r2, #121	; 0x79
    e810:	ldr	r1, [pc, #20]	; e82c <fputs@plt+0x9f18>
    e814:	ldr	r3, [pc, #20]	; e830 <fputs@plt+0x9f1c>
    e818:	add	r0, pc, r0
    e81c:	add	r1, pc, r1
    e820:	add	r3, pc, r3
    e824:	bl	5ac34 <fputs@plt+0x56320>
    e828:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
    e82c:	andeq	r6, r5, ip, asr lr
    e830:	andeq	r7, r5, r0, lsr #22
    e834:	cmp	r0, #0
    e838:	push	{r4, lr}
    e83c:	mov	r4, r2
    e840:	beq	e880 <fputs@plt+0x9f6c>
    e844:	cmp	r1, #0
    e848:	beq	e8c0 <fputs@plt+0x9fac>
    e84c:	cmp	r2, #0
    e850:	beq	e8a0 <fputs@plt+0x9f8c>
    e854:	mov	r0, r1
    e858:	bl	3e70 <opendir@plt>
    e85c:	subs	r3, r0, #0
    e860:	beq	e870 <fputs@plt+0x9f5c>
    e864:	mov	r0, #0
    e868:	str	r3, [r4]
    e86c:	pop	{r4, pc}
    e870:	bl	48cc <__errno_location@plt>
    e874:	ldr	r0, [r0]
    e878:	rsb	r0, r0, #0
    e87c:	pop	{r4, pc}
    e880:	ldr	r0, [pc, #88]	; e8e0 <fputs@plt+0x9fcc>
    e884:	movw	r2, #1404	; 0x57c
    e888:	ldr	r1, [pc, #84]	; e8e4 <fputs@plt+0x9fd0>
    e88c:	ldr	r3, [pc, #84]	; e8e8 <fputs@plt+0x9fd4>
    e890:	add	r0, pc, r0
    e894:	add	r1, pc, r1
    e898:	add	r3, pc, r3
    e89c:	bl	5ac34 <fputs@plt+0x56320>
    e8a0:	ldr	r0, [pc, #68]	; e8ec <fputs@plt+0x9fd8>
    e8a4:	movw	r2, #1406	; 0x57e
    e8a8:	ldr	r1, [pc, #64]	; e8f0 <fputs@plt+0x9fdc>
    e8ac:	ldr	r3, [pc, #64]	; e8f4 <fputs@plt+0x9fe0>
    e8b0:	add	r0, pc, r0
    e8b4:	add	r1, pc, r1
    e8b8:	add	r3, pc, r3
    e8bc:	bl	5ac34 <fputs@plt+0x56320>
    e8c0:	ldr	r0, [pc, #48]	; e8f8 <fputs@plt+0x9fe4>
    e8c4:	movw	r2, #1405	; 0x57d
    e8c8:	ldr	r1, [pc, #44]	; e8fc <fputs@plt+0x9fe8>
    e8cc:	ldr	r3, [pc, #44]	; e900 <fputs@plt+0x9fec>
    e8d0:	add	r0, pc, r0
    e8d4:	add	r1, pc, r1
    e8d8:	add	r3, pc, r3
    e8dc:	bl	5ac34 <fputs@plt+0x56320>
    e8e0:	andeq	r4, r5, ip, asr r5
    e8e4:	andeq	r6, r5, r4, ror #27
    e8e8:	andeq	r7, r5, ip, ror #18
    e8ec:			; <UNDEFINED> instruction: 0x00056eb0
    e8f0:	andeq	r6, r5, r4, asr #27
    e8f4:	andeq	r7, r5, ip, asr #18
    e8f8:	ldrdeq	sp, [r5], -r0
    e8fc:	andeq	r6, r5, r4, lsr #27
    e900:	andeq	r7, r5, ip, lsr #18
    e904:	push	{r4, r5, r6, lr}
    e908:	subs	r5, r0, #0
    e90c:	sub	sp, sp, #16
    e910:	mov	r4, r1
    e914:	beq	eabc <fputs@plt+0xa1a8>
    e918:	cmp	r1, #0
    e91c:	beq	ea9c <fputs@plt+0xa188>
    e920:	cmp	r2, #0
    e924:	blt	ea7c <fputs@plt+0xa168>
    e928:	ldr	r1, [r1, #4]
    e92c:	cmp	r1, #0
    e930:	ble	e93c <fputs@plt+0xa028>
    e934:	add	sp, sp, #16
    e938:	pop	{r4, r5, r6, pc}
    e93c:	ldr	r0, [r5, #120]	; 0x78
    e940:	cmp	r0, #0
    e944:	blt	e934 <fputs@plt+0xa020>
    e948:	mov	r1, r2
    e94c:	mov	r2, r3
    e950:	bl	55360 <fputs@plt+0x50a4c>
    e954:	cmp	r0, #0
    e958:	str	r0, [r4, #4]
    e95c:	blt	e9a8 <fputs@plt+0xa094>
    e960:	mov	r1, r0
    e964:	mov	r2, r4
    e968:	ldr	r0, [r5, #184]	; 0xb8
    e96c:	bl	583e8 <fputs@plt+0x53ad4>
    e970:	cmn	r0, #17
    e974:	mov	r6, r0
    e978:	beq	e9f8 <fputs@plt+0xa0e4>
    e97c:	cmp	r0, #0
    e980:	bge	e934 <fputs@plt+0xa020>
    e984:	bl	5b610 <fputs@plt+0x56cfc>
    e988:	cmp	r0, #6
    e98c:	bgt	ea40 <fputs@plt+0xa12c>
    e990:	ldr	r0, [r5, #120]	; 0x78
    e994:	ldr	r1, [r4, #4]
    e998:	bl	459c <inotify_rm_watch@plt>
    e99c:	mvn	r3, #0
    e9a0:	str	r3, [r4, #4]
    e9a4:	b	e934 <fputs@plt+0xa020>
    e9a8:	bl	48cc <__errno_location@plt>
    e9ac:	ldr	r5, [r0]
    e9b0:	bl	5b610 <fputs@plt+0x56cfc>
    e9b4:	cmp	r0, #6
    e9b8:	ble	e934 <fputs@plt+0xa020>
    e9bc:	ldr	r2, [pc, #280]	; eadc <fputs@plt+0xa1c8>
    e9c0:	mov	r1, r5
    e9c4:	ldr	lr, [r4]
    e9c8:	movw	r3, #1455	; 0x5af
    e9cc:	add	r2, pc, r2
    e9d0:	ldr	ip, [pc, #264]	; eae0 <fputs@plt+0xa1cc>
    e9d4:	str	r2, [sp, #4]
    e9d8:	mov	r0, #7
    e9dc:	ldr	r2, [pc, #256]	; eae4 <fputs@plt+0xa1d0>
    e9e0:	add	ip, pc, ip
    e9e4:	str	lr, [sp, #8]
    e9e8:	str	ip, [sp]
    e9ec:	add	r2, pc, r2
    e9f0:	bl	5ae90 <fputs@plt+0x5657c>
    e9f4:	b	e934 <fputs@plt+0xa020>
    e9f8:	bl	5b610 <fputs@plt+0x56cfc>
    e9fc:	cmp	r0, #6
    ea00:	ble	e984 <fputs@plt+0xa070>
    ea04:	ldr	r2, [r4]
    ea08:	mov	r1, r6
    ea0c:	ldr	lr, [pc, #212]	; eae8 <fputs@plt+0xa1d4>
    ea10:	movw	r3, #1461	; 0x5b5
    ea14:	ldr	ip, [pc, #208]	; eaec <fputs@plt+0xa1d8>
    ea18:	mov	r0, #7
    ea1c:	str	r2, [sp, #8]
    ea20:	add	lr, pc, lr
    ea24:	ldr	r2, [pc, #196]	; eaf0 <fputs@plt+0xa1dc>
    ea28:	add	ip, pc, ip
    ea2c:	str	lr, [sp]
    ea30:	str	ip, [sp, #4]
    ea34:	add	r2, pc, r2
    ea38:	bl	5ae90 <fputs@plt+0x5657c>
    ea3c:	b	e984 <fputs@plt+0xa070>
    ea40:	ldr	r2, [r4]
    ea44:	mov	r1, r6
    ea48:	ldr	lr, [pc, #164]	; eaf4 <fputs@plt+0xa1e0>
    ea4c:	movw	r3, #1463	; 0x5b7
    ea50:	ldr	ip, [pc, #160]	; eaf8 <fputs@plt+0xa1e4>
    ea54:	mov	r0, #7
    ea58:	str	r2, [sp, #8]
    ea5c:	add	lr, pc, lr
    ea60:	ldr	r2, [pc, #148]	; eafc <fputs@plt+0xa1e8>
    ea64:	add	ip, pc, ip
    ea68:	str	lr, [sp]
    ea6c:	str	ip, [sp, #4]
    ea70:	add	r2, pc, r2
    ea74:	bl	5ae90 <fputs@plt+0x5657c>
    ea78:	b	e990 <fputs@plt+0xa07c>
    ea7c:	ldr	r0, [pc, #124]	; eb00 <fputs@plt+0xa1ec>
    ea80:	movw	r2, #1444	; 0x5a4
    ea84:	ldr	r1, [pc, #120]	; eb04 <fputs@plt+0xa1f0>
    ea88:	ldr	r3, [pc, #120]	; eb08 <fputs@plt+0xa1f4>
    ea8c:	add	r0, pc, r0
    ea90:	add	r1, pc, r1
    ea94:	add	r3, pc, r3
    ea98:	bl	5ac34 <fputs@plt+0x56320>
    ea9c:	ldr	r0, [pc, #104]	; eb0c <fputs@plt+0xa1f8>
    eaa0:	movw	r2, #1443	; 0x5a3
    eaa4:	ldr	r1, [pc, #100]	; eb10 <fputs@plt+0xa1fc>
    eaa8:	ldr	r3, [pc, #100]	; eb14 <fputs@plt+0xa200>
    eaac:	add	r0, pc, r0
    eab0:	add	r1, pc, r1
    eab4:	add	r3, pc, r3
    eab8:	bl	5ac34 <fputs@plt+0x56320>
    eabc:	ldr	r0, [pc, #84]	; eb18 <fputs@plt+0xa204>
    eac0:	movw	r2, #1442	; 0x5a2
    eac4:	ldr	r1, [pc, #80]	; eb1c <fputs@plt+0xa208>
    eac8:	ldr	r3, [pc, #80]	; eb20 <fputs@plt+0xa20c>
    eacc:	add	r0, pc, r0
    ead0:	add	r1, pc, r1
    ead4:	add	r3, pc, r3
    ead8:	bl	5ac34 <fputs@plt+0x56320>
    eadc:	andeq	r6, r5, r0, lsl #28
    eae0:	andeq	r7, r5, r4, lsr #12
    eae4:	andeq	r6, r5, ip, lsl #25
    eae8:	andeq	r7, r5, r4, ror #11
    eaec:	ldrdeq	r6, [r5], -ip
    eaf0:	andeq	r6, r5, r4, asr #24
    eaf4:	andeq	r7, r5, r8, lsr #11
    eaf8:	andeq	r6, r5, ip, ror #27
    eafc:	andeq	r6, r5, r8, lsl #24
    eb00:	andeq	r1, r6, r4, lsl r3
    eb04:	andeq	r6, r5, r8, ror #23
    eb08:	andeq	r7, r5, r4, lsl r8
    eb0c:	andeq	r4, r5, r8, asr #8
    eb10:	andeq	r6, r5, r8, asr #23
    eb14:	strdeq	r7, [r5], -r4
    eb18:	andeq	r4, r5, r0, lsr #6
    eb1c:	andeq	r6, r5, r8, lsr #23
    eb20:	ldrdeq	r7, [r5], -r4
    eb24:	ldr	r3, [pc, #220]	; ec08 <fputs@plt+0xa2f4>
    eb28:	ldr	r2, [pc, #220]	; ec0c <fputs@plt+0xa2f8>
    eb2c:	add	r3, pc, r3
    eb30:	push	{r4, r5, lr}
    eb34:	subs	r5, r0, #0
    eb38:	ldr	r4, [r3, r2]
    eb3c:	sub	sp, sp, #100	; 0x64
    eb40:	ldr	r3, [r4]
    eb44:	str	r3, [sp, #92]	; 0x5c
    eb48:	beq	ebe4 <fputs@plt+0xa2d0>
    eb4c:	ldrb	r3, [r5, #172]	; 0xac
    eb50:	cmp	r3, #0
    eb54:	beq	eb70 <fputs@plt+0xa25c>
    eb58:	ldr	r2, [sp, #92]	; 0x5c
    eb5c:	ldr	r3, [r4]
    eb60:	cmp	r2, r3
    eb64:	bne	ec04 <fputs@plt+0xa2f0>
    eb68:	add	sp, sp, #100	; 0x64
    eb6c:	pop	{r4, r5, pc}
    eb70:	mov	r0, r1
    eb74:	mov	r1, sp
    eb78:	bl	42d8 <fstatfs64@plt>
    eb7c:	cmp	r0, #0
    eb80:	blt	eb58 <fputs@plt+0xa244>
    eb84:	ldr	r3, [sp]
    eb88:	movw	r1, #19778	; 0x4d42
    eb8c:	movw	r2, #29253	; 0x7245
    eb90:	movt	r1, #65363	; 0xff53
    eb94:	movt	r2, #29557	; 0x7375
    eb98:	cmp	r3, r2
    eb9c:	cmpne	r3, r1
    eba0:	movne	r2, #0
    eba4:	moveq	r2, #1
    eba8:	beq	ebd4 <fputs@plt+0xa2c0>
    ebac:	movw	r2, #22092	; 0x564c
    ebb0:	cmp	r3, r2
    ebb4:	beq	ebdc <fputs@plt+0xa2c8>
    ebb8:	movw	r2, #26985	; 0x6969
    ebbc:	cmp	r3, r2
    ebc0:	beq	ebdc <fputs@plt+0xa2c8>
    ebc4:	movw	r2, #20859	; 0x517b
    ebc8:	subs	r3, r3, r2
    ebcc:	rsbs	r2, r3, #0
    ebd0:	adcs	r2, r2, r3
    ebd4:	strb	r2, [r5, #172]	; 0xac
    ebd8:	b	eb58 <fputs@plt+0xa244>
    ebdc:	mov	r2, #1
    ebe0:	b	ebd4 <fputs@plt+0xa2c0>
    ebe4:	ldr	r0, [pc, #36]	; ec10 <fputs@plt+0xa2fc>
    ebe8:	movw	r2, #1172	; 0x494
    ebec:	ldr	r1, [pc, #32]	; ec14 <fputs@plt+0xa300>
    ebf0:	ldr	r3, [pc, #32]	; ec18 <fputs@plt+0xa304>
    ebf4:	add	r0, pc, r0
    ebf8:	add	r1, pc, r1
    ebfc:	add	r3, pc, r3
    ec00:	bl	5ac34 <fputs@plt+0x56320>
    ec04:	bl	453c <__stack_chk_fail@plt>
    ec08:	andeq	sp, r7, r4, rrx
    ec0c:	andeq	r0, r0, r0, lsr r4
    ec10:	strdeq	r4, [r5], -r8
    ec14:	andeq	r6, r5, r0, lsl #21
    ec18:	andeq	r7, r5, r4, lsr #10
    ec1c:	push	{r4, r5, r6, lr}
    ec20:	subs	r4, r1, #0
    ec24:	mov	r5, r0
    ec28:	sub	sp, sp, #8
    ec2c:	movge	r0, r4
    ec30:	blt	ec3c <fputs@plt+0xa328>
    ec34:	add	sp, sp, #8
    ec38:	pop	{r4, r5, r6, pc}
    ec3c:	add	r0, r5, #188	; 0xbc
    ec40:	mov	r1, #0
    ec44:	str	r2, [sp, #4]
    ec48:	bl	582ac <fputs@plt+0x53998>
    ec4c:	ldr	r2, [sp, #4]
    ec50:	cmp	r0, #0
    ec54:	blt	ec34 <fputs@plt+0xa320>
    ec58:	cmp	r2, #0
    ec5c:	beq	eca4 <fputs@plt+0xa390>
    ec60:	mov	r0, r2
    ec64:	bl	480c <__strdup@plt>
    ec68:	subs	r6, r0, #0
    ec6c:	beq	ecac <fputs@plt+0xa398>
    ec70:	mov	r1, r4
    ec74:	ldr	r0, [r5, #188]	; 0xbc
    ec78:	mov	r2, r6
    ec7c:	bl	583e8 <fputs@plt+0x53ad4>
    ec80:	subs	r4, r0, #0
    ec84:	movge	r0, #0
    ec88:	bge	ec34 <fputs@plt+0xa320>
    ec8c:	mov	r0, r6
    ec90:	bl	4140 <free@plt>
    ec94:	cmn	r4, #17
    ec98:	movne	r0, r4
    ec9c:	moveq	r0, #0
    eca0:	b	ec34 <fputs@plt+0xa320>
    eca4:	mov	r6, r2
    eca8:	b	ec70 <fputs@plt+0xa35c>
    ecac:	mvn	r0, #11
    ecb0:	b	ec34 <fputs@plt+0xa320>
    ecb4:	ldr	r3, [pc, #932]	; f060 <fputs@plt+0xa74c>
    ecb8:	ldr	r2, [pc, #932]	; f064 <fputs@plt+0xa750>
    ecbc:	add	r3, pc, r3
    ecc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ecc4:	subs	sl, r0, #0
    ecc8:	ldr	fp, [r3, r2]
    eccc:	sub	sp, sp, #148	; 0x94
    ecd0:	mov	r9, #0
    ecd4:	mov	r8, r1
    ecd8:	str	r9, [sp, #28]
    ecdc:	ldr	r3, [fp]
    ece0:	str	r3, [sp, #140]	; 0x8c
    ece4:	beq	f040 <fputs@plt+0xa72c>
    ece8:	cmp	r1, #0
    ecec:	beq	f020 <fputs@plt+0xa70c>
    ecf0:	mov	r0, #3
    ecf4:	add	r2, sp, #32
    ecf8:	bl	44e8 <__xstat64@plt>
    ecfc:	cmp	r0, #0
    ed00:	blt	ed44 <fputs@plt+0xa430>
    ed04:	ldr	r3, [sp, #48]	; 0x30
    ed08:	and	r3, r3, #61440	; 0xf000
    ed0c:	cmp	r3, #16384	; 0x4000
    ed10:	beq	ed64 <fputs@plt+0xa450>
    ed14:	cmp	r3, #32768	; 0x8000
    ed18:	beq	edec <fputs@plt+0xa4d8>
    ed1c:	bl	5b610 <fputs@plt+0x56cfc>
    ed20:	cmp	r0, #6
    ed24:	mvnle	r0, #76	; 0x4c
    ed28:	bgt	ee68 <fputs@plt+0xa554>
    ed2c:	ldr	r2, [sp, #140]	; 0x8c
    ed30:	ldr	r3, [fp]
    ed34:	cmp	r2, r3
    ed38:	bne	f01c <fputs@plt+0xa708>
    ed3c:	add	sp, sp, #148	; 0x94
    ed40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ed44:	bl	48cc <__errno_location@plt>
    ed48:	mov	r4, r0
    ed4c:	bl	5b610 <fputs@plt+0x56cfc>
    ed50:	ldr	r1, [r4]
    ed54:	cmp	r0, #6
    ed58:	bgt	edb0 <fputs@plt+0xa49c>
    ed5c:	rsb	r0, r1, #0
    ed60:	b	ed2c <fputs@plt+0xa418>
    ed64:	bl	5b610 <fputs@plt+0x56cfc>
    ed68:	cmp	r0, #6
    ed6c:	mvnle	r0, #20
    ed70:	ble	ed2c <fputs@plt+0xa418>
    ed74:	ldr	r2, [pc, #748]	; f068 <fputs@plt+0xa754>
    ed78:	mov	r1, r9
    ed7c:	ldr	ip, [pc, #744]	; f06c <fputs@plt+0xa758>
    ed80:	mov	r0, #7
    ed84:	add	r2, pc, r2
    ed88:	str	r2, [sp, #4]
    ed8c:	ldr	r2, [pc, #732]	; f070 <fputs@plt+0xa75c>
    ed90:	add	ip, pc, ip
    ed94:	str	r8, [sp, #8]
    ed98:	movw	r3, #1238	; 0x4d6
    ed9c:	str	ip, [sp]
    eda0:	add	r2, pc, r2
    eda4:	bl	5ae90 <fputs@plt+0x5657c>
    eda8:	mvn	r0, #20
    edac:	b	ed2c <fputs@plt+0xa418>
    edb0:	ldr	r2, [pc, #700]	; f074 <fputs@plt+0xa760>
    edb4:	mov	r0, #7
    edb8:	ldr	ip, [pc, #696]	; f078 <fputs@plt+0xa764>
    edbc:	movw	r3, #1234	; 0x4d2
    edc0:	add	r2, pc, r2
    edc4:	str	r2, [sp, #4]
    edc8:	ldr	r2, [pc, #684]	; f07c <fputs@plt+0xa768>
    edcc:	add	ip, pc, ip
    edd0:	str	r8, [sp, #8]
    edd4:	str	ip, [sp]
    edd8:	add	r2, pc, r2
    eddc:	bl	5ae90 <fputs@plt+0x5657c>
    ede0:	ldr	r1, [r4]
    ede4:	rsb	r0, r1, #0
    ede8:	b	ed2c <fputs@plt+0xa418>
    edec:	mov	r1, r8
    edf0:	ldr	r0, [sl, #8]
    edf4:	bl	5863c <fputs@plt+0x53d28>
    edf8:	cmp	r0, #0
    edfc:	mov	r1, r0
    ee00:	str	r0, [sp, #28]
    ee04:	beq	ee2c <fputs@plt+0xa518>
    ee08:	ldrd	r6, [r0, #48]	; 0x30
    ee0c:	ldrd	r4, [sp, #32]
    ee10:	cmp	r7, r5
    ee14:	cmpeq	r6, r4
    ee18:	beq	eea4 <fputs@plt+0xa590>
    ee1c:	mov	r0, sl
    ee20:	bl	e098 <fputs@plt+0x9784>
    ee24:	mov	r3, #0
    ee28:	str	r3, [sp, #28]
    ee2c:	ldr	r0, [sl, #8]
    ee30:	bl	58a44 <fputs@plt+0x54130>
    ee34:	cmp	r0, #7168	; 0x1c00
    ee38:	bcc	eec8 <fputs@plt+0xa5b4>
    ee3c:	bl	5b610 <fputs@plt+0x56cfc>
    ee40:	cmp	r0, #6
    ee44:	mvnle	r9, #108	; 0x6c
    ee48:	bgt	ef90 <fputs@plt+0xa67c>
    ee4c:	mov	r0, sl
    ee50:	mov	r2, r8
    ee54:	mov	r1, r9
    ee58:	bl	ec1c <fputs@plt+0xa308>
    ee5c:	cmp	r0, #0
    ee60:	movge	r0, r9
    ee64:	b	ed2c <fputs@plt+0xa418>
    ee68:	ldr	r2, [pc, #528]	; f080 <fputs@plt+0xa76c>
    ee6c:	mov	r1, r9
    ee70:	ldr	ip, [pc, #524]	; f084 <fputs@plt+0xa770>
    ee74:	mov	r0, #7
    ee78:	add	r2, pc, r2
    ee7c:	str	r2, [sp, #4]
    ee80:	ldr	r2, [pc, #512]	; f088 <fputs@plt+0xa774>
    ee84:	add	ip, pc, ip
    ee88:	str	r8, [sp, #8]
    ee8c:	movw	r3, #1242	; 0x4da
    ee90:	str	ip, [sp]
    ee94:	add	r2, pc, r2
    ee98:	bl	5ae90 <fputs@plt+0x5657c>
    ee9c:	mvn	r0, #76	; 0x4c
    eea0:	b	ed2c <fputs@plt+0xa418>
    eea4:	ldrd	r2, [r0, #144]	; 0x90
    eea8:	ldrd	r4, [sp, #128]	; 0x80
    eeac:	cmp	r3, r5
    eeb0:	cmpeq	r2, r4
    eeb4:	bne	ee1c <fputs@plt+0xa508>
    eeb8:	ldr	r3, [sl, #144]	; 0x90
    eebc:	mov	r0, r9
    eec0:	str	r3, [r1, #336]	; 0x150
    eec4:	b	ed2c <fputs@plt+0xa418>
    eec8:	mov	r4, #0
    eecc:	str	r4, [sp]
    eed0:	str	r4, [sp, #4]
    eed4:	mov	r1, r4
    eed8:	ldr	ip, [sl, #12]
    eedc:	mov	r2, r4
    eee0:	str	r4, [sp, #12]
    eee4:	mov	r3, r4
    eee8:	mov	r0, r8
    eeec:	str	ip, [sp, #8]
    eef0:	add	ip, sp, #28
    eef4:	str	ip, [sp, #16]
    eef8:	bl	18210 <fputs@plt+0x138fc>
    eefc:	subs	r9, r0, #0
    ef00:	blt	efcc <fputs@plt+0xa6b8>
    ef04:	ldr	r2, [sp, #28]
    ef08:	ldr	r0, [sl, #8]
    ef0c:	ldr	r1, [r2, #40]	; 0x28
    ef10:	bl	583e8 <fputs@plt+0x53ad4>
    ef14:	subs	r9, r0, #0
    ef18:	blt	f010 <fputs@plt+0xa6fc>
    ef1c:	ldr	r3, [sl, #144]	; 0x90
    ef20:	ldr	r5, [sp, #28]
    ef24:	str	r3, [r5, #336]	; 0x150
    ef28:	bl	5b610 <fputs@plt+0x56cfc>
    ef2c:	cmp	r0, #6
    ef30:	ble	ef70 <fputs@plt+0xa65c>
    ef34:	ldr	lr, [pc, #336]	; f08c <fputs@plt+0xa778>
    ef38:	mov	r1, r4
    ef3c:	ldr	ip, [pc, #332]	; f090 <fputs@plt+0xa77c>
    ef40:	mov	r0, #7
    ef44:	add	lr, pc, lr
    ef48:	str	lr, [sp]
    ef4c:	add	ip, pc, ip
    ef50:	str	ip, [sp, #4]
    ef54:	ldr	ip, [r5, #40]	; 0x28
    ef58:	movw	r3, #1288	; 0x508
    ef5c:	ldr	r2, [pc, #304]	; f094 <fputs@plt+0xa780>
    ef60:	str	ip, [sp, #8]
    ef64:	add	r2, pc, r2
    ef68:	bl	5ae90 <fputs@plt+0x5657c>
    ef6c:	ldr	r5, [sp, #28]
    ef70:	mov	r0, sl
    ef74:	ldr	r1, [r5]
    ef78:	bl	eb24 <fputs@plt+0xa210>
    ef7c:	ldr	r3, [sl, #124]	; 0x7c
    ef80:	mov	r0, #0
    ef84:	add	r3, r3, #1
    ef88:	str	r3, [sl, #124]	; 0x7c
    ef8c:	b	ed2c <fputs@plt+0xa418>
    ef90:	ldr	r2, [pc, #256]	; f098 <fputs@plt+0xa784>
    ef94:	mov	r1, #0
    ef98:	ldr	ip, [pc, #252]	; f09c <fputs@plt+0xa788>
    ef9c:	movw	r3, #1267	; 0x4f3
    efa0:	add	r2, pc, r2
    efa4:	str	r2, [sp, #4]
    efa8:	ldr	r2, [pc, #240]	; f0a0 <fputs@plt+0xa78c>
    efac:	add	ip, pc, ip
    efb0:	str	r8, [sp, #8]
    efb4:	mov	r0, #7
    efb8:	str	ip, [sp]
    efbc:	add	r2, pc, r2
    efc0:	mvn	r9, #108	; 0x6c
    efc4:	bl	5ae90 <fputs@plt+0x5657c>
    efc8:	b	ee4c <fputs@plt+0xa538>
    efcc:	bl	5b610 <fputs@plt+0x56cfc>
    efd0:	cmp	r0, #6
    efd4:	ble	ee4c <fputs@plt+0xa538>
    efd8:	ldr	r2, [pc, #196]	; f0a4 <fputs@plt+0xa790>
    efdc:	mov	r1, r9
    efe0:	ldr	ip, [pc, #192]	; f0a8 <fputs@plt+0xa794>
    efe4:	movw	r3, #1274	; 0x4fa
    efe8:	add	r2, pc, r2
    efec:	str	r2, [sp, #4]
    eff0:	ldr	r2, [pc, #180]	; f0ac <fputs@plt+0xa798>
    eff4:	add	ip, pc, ip
    eff8:	str	r8, [sp, #8]
    effc:	mov	r0, #7
    f000:	str	ip, [sp]
    f004:	add	r2, pc, r2
    f008:	bl	5ae90 <fputs@plt+0x5657c>
    f00c:	b	ee4c <fputs@plt+0xa538>
    f010:	ldr	r0, [sp, #28]
    f014:	bl	14a9c <fputs@plt+0x10188>
    f018:	b	ee4c <fputs@plt+0xa538>
    f01c:	bl	453c <__stack_chk_fail@plt>
    f020:	ldr	r0, [pc, #136]	; f0b0 <fputs@plt+0xa79c>
    f024:	movw	r2, #1231	; 0x4cf
    f028:	ldr	r1, [pc, #132]	; f0b4 <fputs@plt+0xa7a0>
    f02c:	ldr	r3, [pc, #132]	; f0b8 <fputs@plt+0xa7a4>
    f030:	add	r0, pc, r0
    f034:	add	r1, pc, r1
    f038:	add	r3, pc, r3
    f03c:	bl	5ac34 <fputs@plt+0x56320>
    f040:	ldr	r0, [pc, #116]	; f0bc <fputs@plt+0xa7a8>
    f044:	movw	r2, #1230	; 0x4ce
    f048:	ldr	r1, [pc, #112]	; f0c0 <fputs@plt+0xa7ac>
    f04c:	ldr	r3, [pc, #112]	; f0c4 <fputs@plt+0xa7b0>
    f050:	add	r0, pc, r0
    f054:	add	r1, pc, r1
    f058:	add	r3, pc, r3
    f05c:	bl	5ac34 <fputs@plt+0x56320>
    f060:	ldrdeq	ip, [r7], -r4
    f064:	andeq	r0, r0, r0, lsr r4
    f068:	andeq	r6, r5, r4, lsr fp
    f06c:	andeq	r7, r5, ip, asr #12
    f070:	ldrdeq	r6, [r5], -r8
    f074:	ldrdeq	r6, [r5], -r8
    f078:	andeq	r7, r5, r0, lsl r6
    f07c:	andeq	r6, r5, r0, lsr #17
    f080:	andeq	r6, r5, r8, ror #20
    f084:	andeq	r7, r5, r8, asr r5
    f088:	andeq	r6, r5, r4, ror #15
    f08c:	muleq	r5, r8, r4
    f090:	andeq	r6, r5, r4, lsl sl
    f094:	andeq	r6, r5, r4, lsl r7
    f098:	andeq	r6, r5, r0, ror r9
    f09c:	andeq	r7, r5, r0, lsr r4
    f0a0:			; <UNDEFINED> instruction: 0x000566bc
    f0a4:	andeq	r6, r5, r4, asr r9
    f0a8:	andeq	r7, r5, r8, ror #7
    f0ac:	andeq	r6, r5, r4, ror r6
    f0b0:	andeq	ip, r5, r0, ror sl
    f0b4:	andeq	r6, r5, r4, asr #12
    f0b8:	andeq	r7, r5, r4, asr #5
    f0bc:	muleq	r5, ip, sp
    f0c0:	andeq	r6, r5, r4, lsr #12
    f0c4:	andeq	r7, r5, r4, lsr #5
    f0c8:	ldr	r3, [pc, #636]	; f34c <fputs@plt+0xaa38>
    f0cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f0d0:	subs	r4, r0, #0
    f0d4:	add	fp, sp, #32
    f0d8:	ldr	r0, [pc, #624]	; f350 <fputs@plt+0xaa3c>
    f0dc:	sub	sp, sp, #52	; 0x34
    f0e0:	add	r3, pc, r3
    f0e4:	mov	r7, r1
    f0e8:	mov	r6, r2
    f0ec:	ldr	r5, [r3, r0]
    f0f0:	ldr	r3, [r5]
    f0f4:	str	r3, [fp, #-40]	; 0xffffffd8
    f0f8:	beq	f30c <fputs@plt+0xa9f8>
    f0fc:	cmp	r1, #0
    f100:	beq	f2ec <fputs@plt+0xa9d8>
    f104:	cmp	r2, #0
    f108:	beq	f2cc <fputs@plt+0xa9b8>
    f10c:	ldrb	r3, [r4, #173]	; 0xad
    f110:	cmp	r3, #0
    f114:	beq	f134 <fputs@plt+0xa820>
    f118:	mov	r0, #0
    f11c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    f120:	ldr	r3, [r5]
    f124:	cmp	r2, r3
    f128:	bne	f2c8 <fputs@plt+0xa9b4>
    f12c:	sub	sp, fp, #32
    f130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f134:	ldr	r1, [pc, #536]	; f354 <fputs@plt+0xaa40>
    f138:	mov	r0, r2
    f13c:	add	r1, pc, r1
    f140:	bl	4e988 <fputs@plt+0x4a074>
    f144:	ldr	r8, [r4, #168]	; 0xa8
    f148:	cmp	r0, #0
    f14c:	beq	f2ac <fputs@plt+0xa998>
    f150:	tst	r8, #12
    f154:	beq	f1b0 <fputs@plt+0xa89c>
    f158:	tst	r8, #4
    f15c:	bne	f290 <fputs@plt+0xa97c>
    f160:	tst	r8, #8
    f164:	beq	f118 <fputs@plt+0xa804>
    f168:	bl	411c <getuid@plt>
    f16c:	sub	r8, fp, #60	; 0x3c
    f170:	ldr	ip, [pc, #480]	; f358 <fputs@plt+0xaa44>
    f174:	mov	r1, #18
    f178:	mov	r3, r1
    f17c:	mov	r2, #1
    f180:	add	ip, pc, ip
    f184:	str	ip, [sp]
    f188:	str	r0, [sp, #4]
    f18c:	mov	r0, r8
    f190:	bl	441c <__snprintf_chk@plt>
    f194:	cmp	r0, #17
    f198:	bhi	f32c <fputs@plt+0xaa18>
    f19c:	mov	r0, r8
    f1a0:	mov	r1, r6
    f1a4:	bl	e49c <fputs@plt+0x9b88>
    f1a8:	cmp	r0, #0
    f1ac:	beq	f118 <fputs@plt+0xa804>
    f1b0:	sub	r9, fp, #72	; 0x48
    f1b4:	ldr	r3, [pc, #416]	; f35c <fputs@plt+0xaa48>
    f1b8:	sub	r8, fp, #64	; 0x40
    f1bc:	str	r6, [fp, #-64]	; 0xffffffc0
    f1c0:	mov	sl, r9
    f1c4:	mov	r0, r7
    f1c8:	mov	r6, #0
    f1cc:	add	r3, pc, r3
    f1d0:	str	r7, [fp, #-72]	; 0xffffffb8
    f1d4:	str	r3, [fp, #-68]	; 0xffffffbc
    f1d8:	bl	42a8 <strlen@plt>
    f1dc:	cmp	sl, r8
    f1e0:	add	r6, r0, r6
    f1e4:	beq	f1f4 <fputs@plt+0xa8e0>
    f1e8:	ldr	r0, [sl, #4]!
    f1ec:	cmp	r0, #0
    f1f0:	bne	f1d8 <fputs@plt+0xa8c4>
    f1f4:	add	r6, r6, #15
    f1f8:	mov	r1, r7
    f1fc:	bic	r6, r6, #7
    f200:	sub	sp, sp, r6
    f204:	add	r6, sp, #8
    f208:	mov	r0, r6
    f20c:	bl	3ff0 <stpcpy@plt>
    f210:	cmp	r8, r9
    f214:	beq	f224 <fputs@plt+0xa910>
    f218:	ldr	r1, [r9, #4]!
    f21c:	cmp	r1, #0
    f220:	bne	f20c <fputs@plt+0xa8f8>
    f224:	mov	r3, #0
    f228:	strb	r3, [r0]
    f22c:	ldrb	r7, [r4, #175]	; 0xaf
    f230:	tst	r7, #1
    f234:	beq	f26c <fputs@plt+0xa958>
    f238:	tst	r7, #2
    f23c:	bne	f25c <fputs@plt+0xa948>
    f240:	ldr	r1, [pc, #280]	; f360 <fputs@plt+0xaa4c>
    f244:	mov	r0, r6
    f248:	add	r1, pc, r1
    f24c:	bl	54dd4 <fputs@plt+0x504c0>
    f250:	cmp	r0, #0
    f254:	orrne	r7, r7, #2
    f258:	strbne	r7, [r4, #175]	; 0xaf
    f25c:	mov	r0, r4
    f260:	mov	r1, r6
    f264:	bl	ecb4 <fputs@plt+0xa3a0>
    f268:	b	f11c <fputs@plt+0xa808>
    f26c:	ldr	r1, [pc, #240]	; f364 <fputs@plt+0xaa50>
    f270:	mov	r0, r6
    f274:	add	r1, pc, r1
    f278:	bl	54dd4 <fputs@plt+0x504c0>
    f27c:	cmp	r0, #0
    f280:	beq	f238 <fputs@plt+0xa924>
    f284:	orr	r7, r7, #1
    f288:	strb	r7, [r4, #175]	; 0xaf
    f28c:	b	f25c <fputs@plt+0xa948>
    f290:	ldr	r0, [pc, #208]	; f368 <fputs@plt+0xaa54>
    f294:	mov	r1, r6
    f298:	add	r0, pc, r0
    f29c:	bl	e49c <fputs@plt+0x9b88>
    f2a0:	cmp	r0, #0
    f2a4:	beq	f160 <fputs@plt+0xa84c>
    f2a8:	b	f1b0 <fputs@plt+0xa89c>
    f2ac:	ldr	r1, [pc, #184]	; f36c <fputs@plt+0xaa58>
    f2b0:	mov	r0, r6
    f2b4:	add	r1, pc, r1
    f2b8:	bl	4e988 <fputs@plt+0x4a074>
    f2bc:	cmp	r0, #0
    f2c0:	bne	f150 <fputs@plt+0xa83c>
    f2c4:	b	f118 <fputs@plt+0xa804>
    f2c8:	bl	453c <__stack_chk_fail@plt>
    f2cc:	ldr	r0, [pc, #156]	; f370 <fputs@plt+0xaa5c>
    f2d0:	movw	r2, #1309	; 0x51d
    f2d4:	ldr	r1, [pc, #152]	; f374 <fputs@plt+0xaa60>
    f2d8:	ldr	r3, [pc, #152]	; f378 <fputs@plt+0xaa64>
    f2dc:	add	r0, pc, r0
    f2e0:	add	r1, pc, r1
    f2e4:	add	r3, pc, r3
    f2e8:	bl	5ac34 <fputs@plt+0x56320>
    f2ec:	ldr	r0, [pc, #136]	; f37c <fputs@plt+0xaa68>
    f2f0:	movw	r2, #1308	; 0x51c
    f2f4:	ldr	r1, [pc, #132]	; f380 <fputs@plt+0xaa6c>
    f2f8:	ldr	r3, [pc, #132]	; f384 <fputs@plt+0xaa70>
    f2fc:	add	r0, pc, r0
    f300:	add	r1, pc, r1
    f304:	add	r3, pc, r3
    f308:	bl	5ac34 <fputs@plt+0x56320>
    f30c:	ldr	r0, [pc, #116]	; f388 <fputs@plt+0xaa74>
    f310:	movw	r2, #1307	; 0x51b
    f314:	ldr	r1, [pc, #112]	; f38c <fputs@plt+0xaa78>
    f318:	ldr	r3, [pc, #112]	; f390 <fputs@plt+0xaa7c>
    f31c:	add	r0, pc, r0
    f320:	add	r1, pc, r1
    f324:	add	r3, pc, r3
    f328:	bl	5ac34 <fputs@plt+0x56320>
    f32c:	ldr	r0, [pc, #96]	; f394 <fputs@plt+0xaa80>
    f330:	mov	r2, #1216	; 0x4c0
    f334:	ldr	r1, [pc, #92]	; f398 <fputs@plt+0xaa84>
    f338:	ldr	r3, [pc, #92]	; f39c <fputs@plt+0xaa88>
    f33c:	add	r0, pc, r0
    f340:	add	r1, pc, r1
    f344:	add	r3, pc, r3
    f348:	bl	5ac34 <fputs@plt+0x56320>
    f34c:			; <UNDEFINED> instruction: 0x0007cab0
    f350:	andeq	r0, r0, r0, lsr r4
    f354:	andeq	r6, r5, r4, lsl #13
    f358:	strdeq	r6, [r5], -r0
    f35c:	andeq	r9, r5, r4, asr #25
    f360:	andeq	r3, r5, r0, lsl #27
    f364:			; <UNDEFINED> instruction: 0x000553b4
    f368:	andeq	r6, r5, ip, ror r0
    f36c:	andeq	r7, r5, r8, asr #17
    f370:	ldrdeq	r6, [r5], -r8
    f374:	muleq	r5, r8, r3
    f378:	andeq	r7, r5, r0, lsr #1
    f37c:	andeq	fp, r5, r8, asr #17
    f380:	andeq	r6, r5, r8, ror r3
    f384:	andeq	r7, r5, r0, lsl #1
    f388:	ldrdeq	r3, [r5], -r0
    f38c:	andeq	r6, r5, r8, asr r3
    f390:	andeq	r7, r5, r0, rrx
    f394:	andeq	r6, r5, ip, lsr r6
    f398:	andeq	r6, r5, r8, lsr r3
    f39c:	andeq	r6, r5, ip, asr #5
    f3a0:	ldr	r3, [pc, #1024]	; f7a8 <fputs@plt+0xae94>
    f3a4:	push	{r4, r5, r6, r7, r8, r9, lr}
    f3a8:	subs	r4, r0, #0
    f3ac:	ldr	r0, [pc, #1016]	; f7ac <fputs@plt+0xae98>
    f3b0:	add	r3, pc, r3
    f3b4:	sub	sp, sp, #100	; 0x64
    f3b8:	mov	r5, r2
    f3bc:	mov	r7, r1
    f3c0:	mov	r2, #0
    f3c4:	ldr	r8, [r3, r0]
    f3c8:	str	r2, [sp, #20]
    f3cc:	ldr	r3, [r8]
    f3d0:	str	r3, [sp, #92]	; 0x5c
    f3d4:	beq	f74c <fputs@plt+0xae38>
    f3d8:	cmp	r1, #0
    f3dc:	beq	f720 <fputs@plt+0xae0c>
    f3e0:	cmp	r5, #0
    f3e4:	beq	f6d8 <fputs@plt+0xadc4>
    f3e8:	bl	5b610 <fputs@plt+0x56cfc>
    f3ec:	cmp	r0, #6
    f3f0:	bgt	f58c <fputs@plt+0xac78>
    f3f4:	ldr	r3, [r4, #168]	; 0xa8
    f3f8:	tst	r3, #1
    f3fc:	beq	f45c <fputs@plt+0xab48>
    f400:	add	r6, sp, #40	; 0x28
    f404:	mov	r0, r6
    f408:	bl	4a08c <fputs@plt+0x45778>
    f40c:	cmp	r0, #0
    f410:	blt	f5c8 <fputs@plt+0xacb4>
    f414:	add	r9, sp, #24
    f418:	mov	r0, r5
    f41c:	mov	r1, r9
    f420:	bl	49f0c <fputs@plt+0x455f8>
    f424:	cmp	r0, #0
    f428:	blt	f5c8 <fputs@plt+0xacb4>
    f42c:	ldm	r9, {r0, r1, r2, r3}
    f430:	add	lr, sp, #72	; 0x48
    f434:	add	ip, sp, #56	; 0x38
    f438:	stm	lr, {r0, r1, r2, r3}
    f43c:	ldm	r6, {r0, r1, r2, r3}
    f440:	stm	ip, {r0, r1, r2, r3}
    f444:	mov	r0, lr
    f448:	mov	r1, ip
    f44c:	mov	r2, #16
    f450:	bl	3e7c <memcmp@plt>
    f454:	cmp	r0, #0
    f458:	bne	f5c8 <fputs@plt+0xacb4>
    f45c:	ldr	r1, [pc, #844]	; f7b0 <fputs@plt+0xae9c>
    f460:	mov	r0, r7
    f464:	mov	r2, r5
    f468:	mov	r3, #0
    f46c:	add	r1, pc, r1
    f470:	bl	51840 <fputs@plt+0x4cf2c>
    f474:	subs	r6, r0, #0
    f478:	beq	f580 <fputs@plt+0xac6c>
    f47c:	mov	r0, r4
    f480:	mov	r1, r6
    f484:	add	r2, sp, #20
    f488:	bl	e834 <fputs@plt+0x9f20>
    f48c:	cmp	r0, #0
    f490:	blt	f514 <fputs@plt+0xac00>
    f494:	ldr	r0, [r4, #180]	; 0xb4
    f498:	mov	r1, r6
    f49c:	bl	5863c <fputs@plt+0x53d28>
    f4a0:	subs	r5, r0, #0
    f4a4:	beq	f628 <fputs@plt+0xad14>
    f4a8:	ldrb	r3, [r5, #8]
    f4ac:	cmp	r3, #0
    f4b0:	bne	f50c <fputs@plt+0xabf8>
    f4b4:	ldr	r3, [r4, #144]	; 0x90
    f4b8:	ldr	r0, [sp, #20]
    f4bc:	str	r3, [r5, #12]
    f4c0:	bl	4440 <dirfd@plt>
    f4c4:	movw	r3, #12230	; 0x2fc6
    f4c8:	mov	r1, r5
    f4cc:	movt	r3, #256	; 0x100
    f4d0:	mov	r2, r0
    f4d4:	mov	r0, r4
    f4d8:	bl	e904 <fputs@plt+0x9ff0>
    f4dc:	ldrb	r3, [r4, #173]	; 0xad
    f4e0:	cmp	r3, #0
    f4e4:	bne	f4f8 <fputs@plt+0xabe4>
    f4e8:	mov	r1, r5
    f4ec:	mov	r0, r4
    f4f0:	ldr	r2, [sp, #20]
    f4f4:	bl	f800 <fputs@plt+0xaeec>
    f4f8:	ldr	r0, [sp, #20]
    f4fc:	bl	4440 <dirfd@plt>
    f500:	mov	r1, r0
    f504:	mov	r0, r4
    f508:	bl	eb24 <fputs@plt+0xa210>
    f50c:	mov	r4, #0
    f510:	b	f54c <fputs@plt+0xac38>
    f514:	bl	48cc <__errno_location@plt>
    f518:	ldr	r7, [r0]
    f51c:	bl	5b610 <fputs@plt+0x56cfc>
    f520:	cmp	r0, #6
    f524:	bgt	f5ec <fputs@plt+0xacd8>
    f528:	cmp	r7, #0
    f52c:	rsbgt	r7, r7, #0
    f530:	mov	r2, r6
    f534:	mov	r0, r4
    f538:	mov	r1, r7
    f53c:	bl	ec1c <fputs@plt+0xa308>
    f540:	cmp	r0, #0
    f544:	movlt	r4, r0
    f548:	movge	r4, r7
    f54c:	ldr	r0, [sp, #20]
    f550:	cmp	r0, #0
    f554:	beq	f55c <fputs@plt+0xac48>
    f558:	bl	4494 <closedir@plt>
    f55c:	mov	r0, r6
    f560:	bl	4140 <free@plt>
    f564:	ldr	r2, [sp, #92]	; 0x5c
    f568:	ldr	r3, [r8]
    f56c:	mov	r0, r4
    f570:	cmp	r2, r3
    f574:	bne	f6d4 <fputs@plt+0xadc0>
    f578:	add	sp, sp, #100	; 0x64
    f57c:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f580:	mov	r2, r5
    f584:	mvn	r7, #11
    f588:	b	f534 <fputs@plt+0xac20>
    f58c:	ldr	r2, [pc, #544]	; f7b4 <fputs@plt+0xaea0>
    f590:	mov	r0, #7
    f594:	ldr	ip, [pc, #540]	; f7b8 <fputs@plt+0xaea4>
    f598:	mov	r1, #0
    f59c:	add	r2, pc, r2
    f5a0:	str	r2, [sp, #4]
    f5a4:	ldr	r2, [pc, #528]	; f7bc <fputs@plt+0xaea8>
    f5a8:	add	ip, pc, ip
    f5ac:	str	r7, [sp, #8]
    f5b0:	movw	r3, #1479	; 0x5c7
    f5b4:	str	r5, [sp, #12]
    f5b8:	add	r2, pc, r2
    f5bc:	str	ip, [sp]
    f5c0:	bl	5ae90 <fputs@plt+0x5657c>
    f5c4:	b	f3f4 <fputs@plt+0xaae0>
    f5c8:	ldr	r1, [pc, #496]	; f7c0 <fputs@plt+0xaeac>
    f5cc:	mov	r0, r7
    f5d0:	add	r1, pc, r1
    f5d4:	bl	54dd4 <fputs@plt+0x504c0>
    f5d8:	cmp	r0, #0
    f5dc:	bne	f45c <fputs@plt+0xab48>
    f5e0:	mov	r6, r0
    f5e4:	mov	r4, r0
    f5e8:	b	f54c <fputs@plt+0xac38>
    f5ec:	ldr	r2, [pc, #464]	; f7c4 <fputs@plt+0xaeb0>
    f5f0:	mov	r1, r7
    f5f4:	ldr	ip, [pc, #460]	; f7c8 <fputs@plt+0xaeb4>
    f5f8:	mov	r0, #7
    f5fc:	add	r2, pc, r2
    f600:	str	r2, [sp, #4]
    f604:	ldr	r2, [pc, #448]	; f7cc <fputs@plt+0xaeb8>
    f608:	add	ip, pc, ip
    f60c:	str	r6, [sp, #8]
    f610:	movw	r3, #1493	; 0x5d5
    f614:	str	ip, [sp]
    f618:	add	r2, pc, r2
    f61c:	bl	5ae90 <fputs@plt+0x5657c>
    f620:	mov	r7, r0
    f624:	b	f530 <fputs@plt+0xac1c>
    f628:	mov	r0, #1
    f62c:	mov	r1, #16
    f630:	bl	3fcc <calloc@plt>
    f634:	subs	r5, r0, #0
    f638:	beq	f680 <fputs@plt+0xad6c>
    f63c:	str	r6, [r5]
    f640:	mov	r3, #0
    f644:	mov	r1, r6
    f648:	strb	r3, [r5, #8]
    f64c:	mov	r2, r5
    f650:	ldr	r0, [r4, #180]	; 0xb4
    f654:	bl	583e8 <fputs@plt+0x53ad4>
    f658:	cmp	r0, #0
    f65c:	blt	f6c4 <fputs@plt+0xadb0>
    f660:	ldr	r3, [r4, #124]	; 0x7c
    f664:	add	r3, r3, #1
    f668:	str	r3, [r4, #124]	; 0x7c
    f66c:	bl	5b610 <fputs@plt+0x56cfc>
    f670:	cmp	r0, #6
    f674:	bgt	f688 <fputs@plt+0xad74>
    f678:	mov	r6, #0
    f67c:	b	f4b4 <fputs@plt+0xaba0>
    f680:	mvn	r7, #11
    f684:	b	f530 <fputs@plt+0xac1c>
    f688:	ldr	lr, [pc, #320]	; f7d0 <fputs@plt+0xaebc>
    f68c:	mov	r0, #7
    f690:	ldr	ip, [pc, #316]	; f7d4 <fputs@plt+0xaec0>
    f694:	mov	r1, #0
    f698:	add	lr, pc, lr
    f69c:	str	lr, [sp]
    f6a0:	add	ip, pc, ip
    f6a4:	str	ip, [sp, #4]
    f6a8:	ldr	ip, [r5]
    f6ac:	movw	r3, #1517	; 0x5ed
    f6b0:	ldr	r2, [pc, #288]	; f7d8 <fputs@plt+0xaec4>
    f6b4:	str	ip, [sp, #8]
    f6b8:	add	r2, pc, r2
    f6bc:	bl	5ae90 <fputs@plt+0x5657c>
    f6c0:	b	f678 <fputs@plt+0xad64>
    f6c4:	mov	r0, r5
    f6c8:	mvn	r7, #11
    f6cc:	bl	4140 <free@plt>
    f6d0:	b	f530 <fputs@plt+0xac1c>
    f6d4:	bl	453c <__stack_chk_fail@plt>
    f6d8:	ldr	r0, [pc, #252]	; f7dc <fputs@plt+0xaec8>
    f6dc:	movw	r2, #1477	; 0x5c5
    f6e0:	ldr	r1, [pc, #248]	; f7e0 <fputs@plt+0xaecc>
    f6e4:	ldr	r3, [pc, #248]	; f7e4 <fputs@plt+0xaed0>
    f6e8:	add	r0, pc, r0
    f6ec:	add	r1, pc, r1
    f6f0:	add	r3, pc, r3
    f6f4:	bl	5ac34 <fputs@plt+0x56320>
    f6f8:	mov	r8, r0
    f6fc:	mov	r6, r5
    f700:	ldr	r0, [sp, #20]
    f704:	cmp	r0, #0
    f708:	beq	f710 <fputs@plt+0xadfc>
    f70c:	bl	4494 <closedir@plt>
    f710:	mov	r0, r6
    f714:	bl	4140 <free@plt>
    f718:	mov	r0, r8
    f71c:	bl	4818 <_Unwind_Resume@plt>
    f720:	ldr	r0, [pc, #192]	; f7e8 <fputs@plt+0xaed4>
    f724:	movw	r2, #1476	; 0x5c4
    f728:	ldr	r1, [pc, #188]	; f7ec <fputs@plt+0xaed8>
    f72c:	ldr	r3, [pc, #188]	; f7f0 <fputs@plt+0xaedc>
    f730:	add	r0, pc, r0
    f734:	add	r1, pc, r1
    f738:	add	r3, pc, r3
    f73c:	bl	5ac34 <fputs@plt+0x56320>
    f740:	mov	r8, r0
    f744:	mov	r6, #0
    f748:	b	f700 <fputs@plt+0xadec>
    f74c:	ldr	r0, [pc, #160]	; f7f4 <fputs@plt+0xaee0>
    f750:	movw	r2, #1475	; 0x5c3
    f754:	ldr	r1, [pc, #156]	; f7f8 <fputs@plt+0xaee4>
    f758:	ldr	r3, [pc, #156]	; f7fc <fputs@plt+0xaee8>
    f75c:	add	r0, pc, r0
    f760:	add	r1, pc, r1
    f764:	add	r3, pc, r3
    f768:	bl	5ac34 <fputs@plt+0x56320>
    f76c:	b	f740 <fputs@plt+0xae2c>
    f770:	b	f740 <fputs@plt+0xae2c>
    f774:	b	f740 <fputs@plt+0xae2c>
    f778:	b	f740 <fputs@plt+0xae2c>
    f77c:	mov	r8, r0
    f780:	b	f700 <fputs@plt+0xadec>
    f784:	b	f740 <fputs@plt+0xae2c>
    f788:	mov	r8, r0
    f78c:	mov	r6, #0
    f790:	b	f710 <fputs@plt+0xadfc>
    f794:	mov	r8, r0
    f798:	b	f710 <fputs@plt+0xadfc>
    f79c:	b	f740 <fputs@plt+0xae2c>
    f7a0:	b	f740 <fputs@plt+0xae2c>
    f7a4:	b	f740 <fputs@plt+0xae2c>
    f7a8:	andeq	ip, r7, r0, ror #15
    f7ac:	andeq	r0, r0, r0, lsr r4
    f7b0:	andeq	r9, r5, r4, lsr #20
    f7b4:	andeq	r6, r5, r4, asr #8
    f7b8:	andeq	r6, r5, r8, asr #21
    f7bc:	andeq	r6, r5, r0, asr #1
    f7c0:	andeq	r6, r5, r8, lsr #8
    f7c4:	andeq	r6, r5, r4, lsl #8
    f7c8:	andeq	r6, r5, r8, ror #20
    f7cc:	andeq	r6, r5, r0, rrx
    f7d0:	ldrdeq	r6, [r5], -r8
    f7d4:	andeq	r6, r5, r4, lsl #7
    f7d8:	andeq	r5, r5, r0, asr #31
    f7dc:	strdeq	r6, [r5], -r0
    f7e0:	andeq	r5, r5, ip, lsl #31
    f7e4:	andeq	r6, r5, ip, lsl ip
    f7e8:	muleq	r5, r4, r4
    f7ec:	andeq	r5, r5, r4, asr #30
    f7f0:	ldrdeq	r6, [r5], -r4
    f7f4:	muleq	r5, r0, r6
    f7f8:	andeq	r5, r5, r8, lsl pc
    f7fc:	andeq	r6, r5, r8, lsr #23
    f800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f804:	sub	sp, sp, #84	; 0x54
    f808:	ldr	r3, [pc, #628]	; fa84 <fputs@plt+0xb170>
    f80c:	cmp	r0, #0
    f810:	str	r0, [sp, #32]
    f814:	mov	r8, r2
    f818:	ldr	r0, [pc, #616]	; fa88 <fputs@plt+0xb174>
    f81c:	add	r3, pc, r3
    f820:	str	r1, [sp, #28]
    f824:	ldr	r0, [r3, r0]
    f828:	ldr	r3, [r0]
    f82c:	str	r0, [sp, #36]	; 0x24
    f830:	str	r3, [sp, #76]	; 0x4c
    f834:	beq	fa64 <fputs@plt+0xb150>
    f838:	ldr	r3, [sp, #28]
    f83c:	cmp	r3, #0
    f840:	beq	fa44 <fputs@plt+0xb130>
    f844:	cmp	r2, #0
    f848:	beq	fa20 <fputs@plt+0xb10c>
    f84c:	bl	48cc <__errno_location@plt>
    f850:	mov	r9, #0
    f854:	mov	r7, r0
    f858:	mov	r0, r8
    f85c:	str	r9, [r7]
    f860:	bl	4710 <readdir64@plt>
    f864:	subs	fp, r0, #0
    f868:	beq	f928 <fputs@plt+0xb014>
    f86c:	ldr	r3, [pc, #536]	; fa8c <fputs@plt+0xb178>
    f870:	add	sl, sp, #48	; 0x30
    f874:	ldr	r5, [pc, #532]	; fa90 <fputs@plt+0xb17c>
    f878:	add	r6, sp, #60	; 0x3c
    f87c:	add	r3, pc, r3
    f880:	str	r3, [sp, #40]	; 0x28
    f884:	ldr	r3, [pc, #520]	; fa94 <fputs@plt+0xb180>
    f888:	add	r5, pc, r5
    f88c:	add	r4, sp, #52	; 0x34
    f890:	add	r3, pc, r3
    f894:	str	r3, [sp, #44]	; 0x2c
    f898:	ldr	r3, [pc, #504]	; fa98 <fputs@plt+0xb184>
    f89c:	add	r3, pc, r3
    f8a0:	str	r3, [sp, #20]
    f8a4:	add	r3, sp, #72	; 0x48
    f8a8:	str	r3, [sp, #24]
    f8ac:	ldrb	ip, [fp, #18]
    f8b0:	mov	r3, sl
    f8b4:	ldm	r5, {r0, r1, r2}
    f8b8:	stm	r4, {r0, r1, r2}
    f8bc:	ldr	r2, [r3, #4]!
    f8c0:	cmp	ip, r2
    f8c4:	beq	f8d4 <fputs@plt+0xafc0>
    f8c8:	cmp	r3, r6
    f8cc:	bne	f8b4 <fputs@plt+0xafa0>
    f8d0:	b	f904 <fputs@plt+0xaff0>
    f8d4:	add	r2, fp, #19
    f8d8:	ldr	r1, [sp, #40]	; 0x28
    f8dc:	str	r2, [sp, #16]
    f8e0:	mov	r0, r2
    f8e4:	bl	4e988 <fputs@plt+0x4a074>
    f8e8:	ldr	r2, [sp, #16]
    f8ec:	cmp	r0, #0
    f8f0:	beq	f994 <fputs@plt+0xb080>
    f8f4:	ldr	r3, [sp, #28]
    f8f8:	ldr	r0, [sp, #32]
    f8fc:	ldr	r1, [r3]
    f900:	bl	f0c8 <fputs@plt+0xa7b4>
    f904:	ldr	r1, [sp, #28]
    f908:	ldrb	r3, [r1, #8]
    f90c:	cmp	r3, #0
    f910:	bne	f95c <fputs@plt+0xb048>
    f914:	str	r9, [r7]
    f918:	mov	r0, r8
    f91c:	bl	4710 <readdir64@plt>
    f920:	subs	fp, r0, #0
    f924:	bne	f8ac <fputs@plt+0xaf98>
    f928:	ldr	r4, [r7]
    f92c:	cmp	r4, #0
    f930:	ble	f940 <fputs@plt+0xb02c>
    f934:	bl	5b610 <fputs@plt+0x56cfc>
    f938:	cmp	r0, #6
    f93c:	bgt	f9b4 <fputs@plt+0xb0a0>
    f940:	ldr	r1, [sp, #36]	; 0x24
    f944:	ldr	r2, [sp, #76]	; 0x4c
    f948:	ldr	r3, [r1]
    f94c:	cmp	r2, r3
    f950:	bne	fa40 <fputs@plt+0xb12c>
    f954:	add	sp, sp, #84	; 0x54
    f958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f95c:	ldrb	lr, [fp, #18]
    f960:	add	r3, sp, #64	; 0x40
    f964:	mov	ip, r6
    f968:	ldr	r1, [sp, #20]
    f96c:	add	r2, r1, #12
    f970:	ldm	r2, {r0, r1, r2}
    f974:	stm	r3, {r0, r1, r2}
    f978:	ldr	r2, [ip, #4]!
    f97c:	cmp	lr, r2
    f980:	beq	f9f4 <fputs@plt+0xb0e0>
    f984:	ldr	r2, [sp, #24]
    f988:	cmp	ip, r2
    f98c:	bne	f968 <fputs@plt+0xb054>
    f990:	b	f914 <fputs@plt+0xb000>
    f994:	mov	r0, r2
    f998:	ldr	r1, [sp, #44]	; 0x2c
    f99c:	str	r2, [sp, #16]
    f9a0:	bl	4e988 <fputs@plt+0x4a074>
    f9a4:	ldr	r2, [sp, #16]
    f9a8:	cmp	r0, #0
    f9ac:	bne	f8f4 <fputs@plt+0xafe0>
    f9b0:	b	f904 <fputs@plt+0xaff0>
    f9b4:	ldr	r3, [sp, #28]
    f9b8:	mov	r1, r4
    f9bc:	ldr	r2, [pc, #216]	; fa9c <fputs@plt+0xb188>
    f9c0:	mov	r0, #7
    f9c4:	ldr	ip, [pc, #212]	; faa0 <fputs@plt+0xb18c>
    f9c8:	ldr	lr, [r3]
    f9cc:	add	r2, pc, r2
    f9d0:	str	r2, [sp, #4]
    f9d4:	add	ip, pc, ip
    f9d8:	ldr	r2, [pc, #196]	; faa4 <fputs@plt+0xb190>
    f9dc:	movw	r3, #1436	; 0x59c
    f9e0:	str	lr, [sp, #8]
    f9e4:	str	ip, [sp]
    f9e8:	add	r2, pc, r2
    f9ec:	bl	5ae90 <fputs@plt+0x5657c>
    f9f0:	b	f940 <fputs@plt+0xb02c>
    f9f4:	add	fp, fp, #19
    f9f8:	mov	r0, fp
    f9fc:	bl	531c0 <fputs@plt+0x4e8ac>
    fa00:	cmp	r0, #0
    fa04:	beq	f914 <fputs@plt+0xb000>
    fa08:	ldr	r3, [sp, #28]
    fa0c:	mov	r2, fp
    fa10:	ldr	r0, [sp, #32]
    fa14:	ldr	r1, [r3]
    fa18:	bl	f3a0 <fputs@plt+0xaa8c>
    fa1c:	b	f914 <fputs@plt+0xb000>
    fa20:	ldr	r0, [pc, #128]	; faa8 <fputs@plt+0xb194>
    fa24:	movw	r2, #1423	; 0x58f
    fa28:	ldr	r1, [pc, #124]	; faac <fputs@plt+0xb198>
    fa2c:	ldr	r3, [pc, #124]	; fab0 <fputs@plt+0xb19c>
    fa30:	add	r0, pc, r0
    fa34:	add	r1, pc, r1
    fa38:	add	r3, pc, r3
    fa3c:	bl	5ac34 <fputs@plt+0x56320>
    fa40:	bl	453c <__stack_chk_fail@plt>
    fa44:	ldr	r0, [pc, #104]	; fab4 <fputs@plt+0xb1a0>
    fa48:	movw	r2, #1422	; 0x58e
    fa4c:	ldr	r1, [pc, #100]	; fab8 <fputs@plt+0xb1a4>
    fa50:	ldr	r3, [pc, #100]	; fabc <fputs@plt+0xb1a8>
    fa54:	add	r0, pc, r0
    fa58:	add	r1, pc, r1
    fa5c:	add	r3, pc, r3
    fa60:	bl	5ac34 <fputs@plt+0x56320>
    fa64:	ldr	r0, [pc, #84]	; fac0 <fputs@plt+0xb1ac>
    fa68:	movw	r2, #1421	; 0x58d
    fa6c:	ldr	r1, [pc, #80]	; fac4 <fputs@plt+0xb1b0>
    fa70:	ldr	r3, [pc, #80]	; fac8 <fputs@plt+0xb1b4>
    fa74:	add	r0, pc, r0
    fa78:	add	r1, pc, r1
    fa7c:	add	r3, pc, r3
    fa80:	bl	5ac34 <fputs@plt+0x56320>
    fa84:	andeq	ip, r7, r4, ror r3
    fa88:	andeq	r0, r0, r0, lsr r4
    fa8c:	andeq	r5, r5, r4, asr #30
    fa90:	andeq	r5, r5, ip, lsr #25
    fa94:	andeq	r7, r5, ip, ror #5
    fa98:	muleq	r5, r8, ip
    fa9c:	andeq	r6, r5, ip, rrx
    faa0:	andeq	r6, r5, r0, asr #12
    faa4:	muleq	r5, r0, ip
    faa8:	andeq	r6, r5, ip, lsr r5
    faac:	andeq	r5, r5, r4, asr #24
    fab0:	andeq	r5, r5, r8, lsl #23
    fab4:	andeq	r3, r5, r0, lsr #9
    fab8:	andeq	r5, r5, r0, lsr #24
    fabc:	andeq	r5, r5, r4, ror #22
    fac0:	andeq	r3, r5, r8, ror r3
    fac4:	andeq	r5, r5, r0, lsl #24
    fac8:	andeq	r5, r5, r4, asr #22
    facc:	ldr	r3, [pc, #976]	; fea4 <fputs@plt+0xb590>
    fad0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    fad4:	subs	r5, r0, #0
    fad8:	add	fp, sp, #28
    fadc:	ldr	r0, [pc, #964]	; fea8 <fputs@plt+0xb594>
    fae0:	sub	sp, sp, #32
    fae4:	add	r3, pc, r3
    fae8:	mov	r6, #0
    faec:	mov	r4, r1
    faf0:	mov	r8, r2
    faf4:	ldr	r7, [r3, r0]
    faf8:	str	r6, [fp, #-44]	; 0xffffffd4
    fafc:	ldr	r3, [r7]
    fb00:	str	r3, [fp, #-32]	; 0xffffffe0
    fb04:	beq	fe44 <fputs@plt+0xb530>
    fb08:	cmp	r1, #0
    fb0c:	beq	fe84 <fputs@plt+0xb570>
    fb10:	bl	5b610 <fputs@plt+0x56cfc>
    fb14:	cmp	r0, #6
    fb18:	bgt	fc8c <fputs@plt+0xb378>
    fb1c:	ldr	r3, [r5, #168]	; 0xa8
    fb20:	tst	r3, #2
    fb24:	bne	fbe4 <fputs@plt+0xb2d0>
    fb28:	ldr	r6, [r5, #4]
    fb2c:	cmp	r6, #0
    fb30:	beq	fb8c <fputs@plt+0xb278>
    fb34:	mov	r0, r6
    fb38:	str	r4, [fp, #-36]	; 0xffffffdc
    fb3c:	bl	42a8 <strlen@plt>
    fb40:	mov	r9, r0
    fb44:	mov	r0, r4
    fb48:	bl	42a8 <strlen@plt>
    fb4c:	mov	r1, r6
    fb50:	add	r0, r0, r9
    fb54:	add	r9, r0, #15
    fb58:	bic	r9, r9, #7
    fb5c:	sub	sp, sp, r9
    fb60:	add	r4, sp, #16
    fb64:	mov	r0, r4
    fb68:	bl	3ff0 <stpcpy@plt>
    fb6c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    fb70:	cmp	r1, #0
    fb74:	mov	r3, r0
    fb78:	beq	fb84 <fputs@plt+0xb270>
    fb7c:	bl	3ff0 <stpcpy@plt>
    fb80:	mov	r3, r0
    fb84:	mov	r2, #0
    fb88:	strb	r2, [r3]
    fb8c:	mov	r0, r5
    fb90:	mov	r1, r4
    fb94:	sub	r2, fp, #44	; 0x2c
    fb98:	bl	e834 <fputs@plt+0x9f20>
    fb9c:	cmn	r0, #2
    fba0:	mov	r6, r0
    fba4:	movne	r3, #0
    fba8:	moveq	r3, #1
    fbac:	tst	r8, r3
    fbb0:	beq	fc04 <fputs@plt+0xb2f0>
    fbb4:	mov	r6, #0
    fbb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
    fbbc:	cmp	r0, #0
    fbc0:	beq	fbc8 <fputs@plt+0xb2b4>
    fbc4:	bl	4494 <closedir@plt>
    fbc8:	ldr	r2, [fp, #-32]	; 0xffffffe0
    fbcc:	mov	r0, r6
    fbd0:	ldr	r3, [r7]
    fbd4:	cmp	r2, r3
    fbd8:	bne	fe40 <fputs@plt+0xb52c>
    fbdc:	sub	sp, fp, #28
    fbe0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
    fbe4:	ldr	r1, [pc, #704]	; feac <fputs@plt+0xb598>
    fbe8:	mov	r0, r4
    fbec:	add	r1, pc, r1
    fbf0:	bl	54dd4 <fputs@plt+0x504c0>
    fbf4:	cmp	r0, #0
    fbf8:	bne	fb28 <fputs@plt+0xb214>
    fbfc:	mvn	r6, #21
    fc00:	b	fbb8 <fputs@plt+0xb2a4>
    fc04:	cmp	r0, #0
    fc08:	blt	fcc4 <fputs@plt+0xb3b0>
    fc0c:	ldr	r0, [r5, #180]	; 0xb4
    fc10:	mov	r1, r4
    fc14:	bl	5863c <fputs@plt+0x53d28>
    fc18:	subs	r8, r0, #0
    fc1c:	beq	fd74 <fputs@plt+0xb460>
    fc20:	ldrb	r3, [r8, #8]
    fc24:	cmp	r3, #0
    fc28:	beq	fbb4 <fputs@plt+0xb2a0>
    fc2c:	ldr	r3, [r8, #4]
    fc30:	cmp	r3, #0
    fc34:	ble	fd24 <fputs@plt+0xb410>
    fc38:	ldr	r0, [fp, #-44]	; 0xffffffd4
    fc3c:	bl	4440 <dirfd@plt>
    fc40:	movw	r3, #902	; 0x386
    fc44:	mov	r1, r8
    fc48:	movt	r3, #256	; 0x100
    fc4c:	mov	r2, r0
    fc50:	mov	r0, r5
    fc54:	bl	e904 <fputs@plt+0x9ff0>
    fc58:	ldrb	r3, [r5, #173]	; 0xad
    fc5c:	cmp	r3, #0
    fc60:	bne	fc74 <fputs@plt+0xb360>
    fc64:	mov	r1, r8
    fc68:	mov	r0, r5
    fc6c:	ldr	r2, [fp, #-44]	; 0xffffffd4
    fc70:	bl	f800 <fputs@plt+0xaeec>
    fc74:	ldr	r0, [fp, #-44]	; 0xffffffd4
    fc78:	bl	4440 <dirfd@plt>
    fc7c:	mov	r1, r0
    fc80:	mov	r0, r5
    fc84:	bl	eb24 <fputs@plt+0xa210>
    fc88:	b	fbb4 <fputs@plt+0xb2a0>
    fc8c:	ldr	r2, [pc, #540]	; feb0 <fputs@plt+0xb59c>
    fc90:	mov	r1, r6
    fc94:	ldr	ip, [pc, #536]	; feb4 <fputs@plt+0xb5a0>
    fc98:	mov	r0, #7
    fc9c:	add	r2, pc, r2
    fca0:	str	r2, [sp, #4]
    fca4:	ldr	r2, [pc, #524]	; feb8 <fputs@plt+0xb5a4>
    fca8:	add	ip, pc, ip
    fcac:	str	r4, [sp, #8]
    fcb0:	mov	r3, #1552	; 0x610
    fcb4:	str	ip, [sp]
    fcb8:	add	r2, pc, r2
    fcbc:	bl	5ae90 <fputs@plt+0x5657c>
    fcc0:	b	fb1c <fputs@plt+0xb208>
    fcc4:	bl	5b610 <fputs@plt+0x56cfc>
    fcc8:	cmp	r0, #6
    fccc:	bgt	fcec <fputs@plt+0xb3d8>
    fcd0:	mov	r0, r5
    fcd4:	mov	r2, r4
    fcd8:	mov	r1, r6
    fcdc:	bl	ec1c <fputs@plt+0xa308>
    fce0:	cmp	r0, #0
    fce4:	movlt	r6, r0
    fce8:	b	fbb8 <fputs@plt+0xb2a4>
    fcec:	ldr	r2, [pc, #456]	; febc <fputs@plt+0xb5a8>
    fcf0:	mov	r0, #7
    fcf4:	ldr	ip, [pc, #452]	; fec0 <fputs@plt+0xb5ac>
    fcf8:	mov	r1, r6
    fcfc:	add	r2, pc, r2
    fd00:	str	r2, [sp, #4]
    fd04:	ldr	r2, [pc, #440]	; fec4 <fputs@plt+0xb5b0>
    fd08:	add	ip, pc, ip
    fd0c:	str	r4, [sp, #8]
    fd10:	movw	r3, #1565	; 0x61d
    fd14:	str	ip, [sp]
    fd18:	add	r2, pc, r2
    fd1c:	bl	5ae90 <fputs@plt+0x5657c>
    fd20:	b	fcd0 <fputs@plt+0xb3bc>
    fd24:	ldr	r0, [r5, #120]	; 0x78
    fd28:	cmp	r0, #0
    fd2c:	blt	fc38 <fputs@plt+0xb324>
    fd30:	movw	r2, #902	; 0x386
    fd34:	ldr	r1, [r8]
    fd38:	movt	r2, #256	; 0x100
    fd3c:	bl	468c <inotify_add_watch@plt>
    fd40:	cmp	r0, #0
    fd44:	str	r0, [r8, #4]
    fd48:	ble	fc38 <fputs@plt+0xb324>
    fd4c:	mov	r1, r0
    fd50:	mov	r2, r8
    fd54:	ldr	r0, [r5, #184]	; 0xb8
    fd58:	bl	583e8 <fputs@plt+0x53ad4>
    fd5c:	cmp	r0, #0
    fd60:	bge	fc38 <fputs@plt+0xb324>
    fd64:	ldr	r0, [r5, #120]	; 0x78
    fd68:	ldr	r1, [r8, #4]
    fd6c:	bl	459c <inotify_rm_watch@plt>
    fd70:	b	fc38 <fputs@plt+0xb324>
    fd74:	mov	r0, #1
    fd78:	mov	r1, #16
    fd7c:	bl	3fcc <calloc@plt>
    fd80:	subs	r8, r0, #0
    fd84:	beq	fe10 <fputs@plt+0xb4fc>
    fd88:	mov	r3, #1
    fd8c:	mov	r0, r4
    fd90:	strb	r3, [r8, #8]
    fd94:	bl	480c <__strdup@plt>
    fd98:	cmp	r0, #0
    fd9c:	str	r0, [r8]
    fda0:	beq	fe18 <fputs@plt+0xb504>
    fda4:	mov	r1, r0
    fda8:	mov	r2, r8
    fdac:	ldr	r0, [r5, #180]	; 0xb4
    fdb0:	bl	583e8 <fputs@plt+0x53ad4>
    fdb4:	cmp	r0, #0
    fdb8:	blt	fe28 <fputs@plt+0xb514>
    fdbc:	ldr	r3, [r5, #124]	; 0x7c
    fdc0:	add	r3, r3, #1
    fdc4:	str	r3, [r5, #124]	; 0x7c
    fdc8:	bl	5b610 <fputs@plt+0x56cfc>
    fdcc:	cmp	r0, #6
    fdd0:	ble	fc2c <fputs@plt+0xb318>
    fdd4:	ldr	lr, [pc, #236]	; fec8 <fputs@plt+0xb5b4>
    fdd8:	mov	r0, #7
    fddc:	ldr	ip, [pc, #232]	; fecc <fputs@plt+0xb5b8>
    fde0:	mov	r1, #0
    fde4:	add	lr, pc, lr
    fde8:	str	lr, [sp]
    fdec:	add	ip, pc, ip
    fdf0:	str	ip, [sp, #4]
    fdf4:	ldr	ip, [r8]
    fdf8:	movw	r3, #1594	; 0x63a
    fdfc:	ldr	r2, [pc, #204]	; fed0 <fputs@plt+0xb5bc>
    fe00:	str	ip, [sp, #8]
    fe04:	add	r2, pc, r2
    fe08:	bl	5ae90 <fputs@plt+0x5657c>
    fe0c:	b	fc2c <fputs@plt+0xb318>
    fe10:	mvn	r6, #11
    fe14:	b	fcd0 <fputs@plt+0xb3bc>
    fe18:	mov	r0, r8
    fe1c:	mvn	r6, #11
    fe20:	bl	4140 <free@plt>
    fe24:	b	fcd0 <fputs@plt+0xb3bc>
    fe28:	ldr	r0, [r8]
    fe2c:	mvn	r6, #11
    fe30:	bl	4140 <free@plt>
    fe34:	mov	r0, r8
    fe38:	bl	4140 <free@plt>
    fe3c:	b	fcd0 <fputs@plt+0xb3bc>
    fe40:	bl	453c <__stack_chk_fail@plt>
    fe44:	ldr	r0, [pc, #136]	; fed4 <fputs@plt+0xb5c0>
    fe48:	movw	r2, #1549	; 0x60d
    fe4c:	ldr	r1, [pc, #132]	; fed8 <fputs@plt+0xb5c4>
    fe50:	ldr	r3, [pc, #132]	; fedc <fputs@plt+0xb5c8>
    fe54:	add	r0, pc, r0
    fe58:	add	r1, pc, r1
    fe5c:	add	r3, pc, r3
    fe60:	bl	5ac34 <fputs@plt+0x56320>
    fe64:	ldr	r3, [fp, #-44]	; 0xffffffd4
    fe68:	mov	r4, r0
    fe6c:	cmp	r3, #0
    fe70:	beq	fe7c <fputs@plt+0xb568>
    fe74:	mov	r0, r3
    fe78:	bl	4494 <closedir@plt>
    fe7c:	mov	r0, r4
    fe80:	bl	4818 <_Unwind_Resume@plt>
    fe84:	ldr	r0, [pc, #84]	; fee0 <fputs@plt+0xb5cc>
    fe88:	movw	r2, #1550	; 0x60e
    fe8c:	ldr	r1, [pc, #80]	; fee4 <fputs@plt+0xb5d0>
    fe90:	ldr	r3, [pc, #80]	; fee8 <fputs@plt+0xb5d4>
    fe94:	add	r0, pc, r0
    fe98:	add	r1, pc, r1
    fe9c:	add	r3, pc, r3
    fea0:	bl	5ac34 <fputs@plt+0x56320>
    fea4:	andeq	ip, r7, ip, lsr #1
    fea8:	andeq	r0, r0, r0, lsr r4
    feac:	andeq	r5, r5, ip, lsl #28
    feb0:	andeq	r5, r5, ip, asr #27
    feb4:	muleq	r5, ip, r4
    feb8:	andeq	r5, r5, r0, asr #19
    febc:	muleq	r5, r0, sp
    fec0:	andeq	r6, r5, ip, lsr r4
    fec4:	andeq	r5, r5, r0, ror #18
    fec8:	andeq	r6, r5, r0, ror #6
    fecc:	andeq	r5, r5, r8, asr #25
    fed0:	andeq	r5, r5, r4, ror r8
    fed4:	muleq	r5, r8, pc	; <UNPREDICTABLE>
    fed8:	andeq	r5, r5, r0, lsr #16
    fedc:	strdeq	r6, [r5], -r4
    fee0:	andeq	r6, r6, ip, lsl #14
    fee4:	andeq	r5, r5, r0, ror #15
    fee8:			; <UNDEFINED> instruction: 0x000564b4
    feec:	push	{r3, r4, r5, lr}
    fef0:	subs	r5, r0, #0
    fef4:	beq	ff38 <fputs@plt+0xb624>
    fef8:	ldr	r4, [pc, #88]	; ff58 <fputs@plt+0xb644>
    fefc:	add	r4, pc, r4
    ff00:	ldrb	r3, [r4]
    ff04:	cmp	r3, #0
    ff08:	beq	ff30 <fputs@plt+0xb61c>
    ff0c:	mov	r1, r4
    ff10:	mov	r2, #1
    ff14:	mov	r0, r5
    ff18:	bl	facc <fputs@plt+0xb1b8>
    ff1c:	mov	r0, r4
    ff20:	mov	r1, #0
    ff24:	bl	3ef4 <__rawmemchr@plt>
    ff28:	adds	r4, r0, #1
    ff2c:	bne	ff00 <fputs@plt+0xb5ec>
    ff30:	mov	r0, #0
    ff34:	pop	{r3, r4, r5, pc}
    ff38:	ldr	r0, [pc, #28]	; ff5c <fputs@plt+0xb648>
    ff3c:	movw	r2, #1656	; 0x678
    ff40:	ldr	r1, [pc, #24]	; ff60 <fputs@plt+0xb64c>
    ff44:	ldr	r3, [pc, #24]	; ff64 <fputs@plt+0xb650>
    ff48:	add	r0, pc, r0
    ff4c:	add	r1, pc, r1
    ff50:	add	r3, pc, r3
    ff54:	bl	5ac34 <fputs@plt+0x56320>
    ff58:	andeq	r6, r5, r4, lsl #3
    ff5c:	andeq	r2, r5, r4, lsr #29
    ff60:	andeq	r5, r5, ip, lsr #14
    ff64:	andeq	r6, r5, r0, ror #3
    ff68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ff6c:	mov	r9, r3
    ff70:	ldr	r6, [pc, #212]	; 1004c <fputs@plt+0xb738>
    ff74:	sub	sp, sp, #28
    ff78:	ldr	ip, [pc, #208]	; 10050 <fputs@plt+0xb73c>
    ff7c:	mov	r7, #0
    ff80:	add	r6, pc, r6
    ff84:	ldr	r4, [r2, #8]
    ff88:	ldr	r5, [r2, #12]
    ff8c:	mov	sl, r1
    ff90:	ldr	fp, [r6, ip]
    ff94:	subs	r4, r4, #64	; 0x40
    ff98:	mov	r3, r6
    ff9c:	sbc	r5, r5, #0
    ffa0:	mov	r6, r4
    ffa4:	cmp	r5, r7
    ffa8:	cmpeq	r4, r6
    ffac:	ldr	r3, [fp]
    ffb0:	ldr	r8, [sp, #64]	; 0x40
    ffb4:	str	r3, [sp, #20]
    ffb8:	bne	10040 <fputs@plt+0xb72c>
    ffbc:	ldrb	r3, [r2, #1]
    ffc0:	ands	r3, r3, #3
    ffc4:	bne	fff0 <fputs@plt+0xb6dc>
    ffc8:	mov	r0, r3
    ffcc:	add	r2, r2, #64	; 0x40
    ffd0:	str	r2, [r9]
    ffd4:	str	r4, [r8]
    ffd8:	ldr	r2, [sp, #20]
    ffdc:	ldr	r3, [fp]
    ffe0:	cmp	r2, r3
    ffe4:	bne	10048 <fputs@plt+0xb734>
    ffe8:	add	sp, sp, #28
    ffec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fff0:	ldr	lr, [r0]
    fff4:	add	r1, r2, #64	; 0x40
    fff8:	mov	r0, r3
    fffc:	mov	r2, r4
   10000:	add	ip, sl, #284	; 0x11c
   10004:	mov	r3, r5
   10008:	add	r4, sl, #280	; 0x118
   1000c:	str	lr, [sp, #12]
   10010:	stm	sp, {r4, ip}
   10014:	add	ip, sp, #16
   10018:	str	ip, [sp, #8]
   1001c:	bl	22c38 <fputs@plt+0x1e324>
   10020:	cmp	r0, #0
   10024:	blt	ffd8 <fputs@plt+0xb6c4>
   10028:	ldr	r2, [sl, #280]	; 0x118
   1002c:	mov	r0, #0
   10030:	ldr	r3, [sp, #16]
   10034:	str	r2, [r9]
   10038:	str	r3, [r8]
   1003c:	b	ffd8 <fputs@plt+0xb6c4>
   10040:	mvn	r0, #6
   10044:	b	ffd8 <fputs@plt+0xb6c4>
   10048:	bl	453c <__stack_chk_fail@plt>
   1004c:	andeq	fp, r7, r0, lsl ip
   10050:	andeq	r0, r0, r0, lsr r4
   10054:	ldr	r3, [pc, #320]	; 1019c <fputs@plt+0xb888>
   10058:	ldr	r2, [pc, #320]	; 101a0 <fputs@plt+0xb88c>
   1005c:	add	r3, pc, r3
   10060:	push	{r4, r5, r6, r7, lr}
   10064:	subs	r5, r0, #0
   10068:	ldr	r7, [r3, r2]
   1006c:	sub	sp, sp, #20
   10070:	ldr	r3, [r7]
   10074:	str	r3, [sp, #12]
   10078:	beq	10164 <fputs@plt+0xb850>
   1007c:	ldrb	r3, [r5, #173]	; 0xad
   10080:	cmp	r3, #0
   10084:	bne	100bc <fputs@plt+0xb7a8>
   10088:	ldr	r1, [r5]
   1008c:	cmp	r1, #0
   10090:	beq	10144 <fputs@plt+0xb830>
   10094:	mov	r2, #1
   10098:	bl	facc <fputs@plt+0xb1b8>
   1009c:	mov	r5, r0
   100a0:	ldr	r2, [sp, #12]
   100a4:	mov	r0, r5
   100a8:	ldr	r3, [r7]
   100ac:	cmp	r2, r3
   100b0:	bne	10160 <fputs@plt+0xb84c>
   100b4:	add	sp, sp, #20
   100b8:	pop	{r4, r5, r6, r7, pc}
   100bc:	add	r6, sp, #4
   100c0:	mov	r3, #0
   100c4:	mov	r2, r3
   100c8:	ldr	r0, [r5, #8]
   100cc:	mov	r1, r6
   100d0:	str	r3, [sp, #8]
   100d4:	mvn	r3, #1
   100d8:	str	r3, [sp, #4]
   100dc:	bl	581fc <fputs@plt+0x538e8>
   100e0:	cmp	r0, #0
   100e4:	bne	10124 <fputs@plt+0xb810>
   100e8:	b	10150 <fputs@plt+0xb83c>
   100ec:	mov	r0, r5
   100f0:	mov	r1, r4
   100f4:	mov	r2, #1
   100f8:	bl	facc <fputs@plt+0xb1b8>
   100fc:	cmp	r0, #0
   10100:	blt	10158 <fputs@plt+0xb844>
   10104:	mov	r0, r4
   10108:	bl	4140 <free@plt>
   1010c:	ldr	r0, [r5, #8]
   10110:	mov	r1, r6
   10114:	mov	r2, #0
   10118:	bl	581fc <fputs@plt+0x538e8>
   1011c:	cmp	r0, #0
   10120:	beq	10150 <fputs@plt+0xb83c>
   10124:	ldr	r0, [r0, #40]	; 0x28
   10128:	bl	50760 <fputs@plt+0x4be4c>
   1012c:	subs	r4, r0, #0
   10130:	bne	100ec <fputs@plt+0xb7d8>
   10134:	mvn	r5, #11
   10138:	mov	r0, r4
   1013c:	bl	4140 <free@plt>
   10140:	b	100a0 <fputs@plt+0xb78c>
   10144:	bl	feec <fputs@plt+0xb5d8>
   10148:	mov	r5, r0
   1014c:	b	100a0 <fputs@plt+0xb78c>
   10150:	mov	r5, #0
   10154:	b	100a0 <fputs@plt+0xb78c>
   10158:	mov	r5, r0
   1015c:	b	10138 <fputs@plt+0xb824>
   10160:	bl	453c <__stack_chk_fail@plt>
   10164:	ldr	r0, [pc, #56]	; 101a4 <fputs@plt+0xb890>
   10168:	mov	r2, #2176	; 0x880
   1016c:	ldr	r1, [pc, #52]	; 101a8 <fputs@plt+0xb894>
   10170:	ldr	r3, [pc, #52]	; 101ac <fputs@plt+0xb898>
   10174:	add	r0, pc, r0
   10178:	add	r1, pc, r1
   1017c:	add	r3, pc, r3
   10180:	bl	5ac34 <fputs@plt+0x56320>
   10184:	mov	r5, r0
   10188:	mov	r0, r4
   1018c:	bl	4140 <free@plt>
   10190:	mov	r0, r5
   10194:	bl	4818 <_Unwind_Resume@plt>
   10198:	b	10184 <fputs@plt+0xb870>
   1019c:	andeq	fp, r7, r4, lsr fp
   101a0:	andeq	r0, r0, r0, lsr r4
   101a4:	andeq	r2, r5, r8, ror ip
   101a8:	andeq	r5, r5, r0, lsl #10
   101ac:	andeq	r6, r5, ip, ror r2
   101b0:	ldr	r3, [pc, #1964]	; 10964 <fputs@plt+0xc050>
   101b4:	ldr	r2, [pc, #1964]	; 10968 <fputs@plt+0xc054>
   101b8:	add	r3, pc, r3
   101bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   101c0:	subs	r9, r0, #0
   101c4:	ldr	r2, [r3, r2]
   101c8:	sub	sp, sp, #220	; 0xdc
   101cc:	mov	fp, r1
   101d0:	ldr	r3, [r2]
   101d4:	str	r2, [sp, #40]	; 0x28
   101d8:	str	r3, [sp, #212]	; 0xd4
   101dc:	beq	108d8 <fputs@plt+0xbfc4>
   101e0:	bl	e678 <fputs@plt+0x9d64>
   101e4:	subs	r4, r0, #0
   101e8:	bne	108b0 <fputs@plt+0xbf9c>
   101ec:	add	r1, sp, #72	; 0x48
   101f0:	ldr	r0, [r9, #8]
   101f4:	mov	r2, r4
   101f8:	mvn	r3, #1
   101fc:	str	r1, [sp, #36]	; 0x24
   10200:	str	r4, [sp, #76]	; 0x4c
   10204:	str	r3, [sp, #72]	; 0x48
   10208:	bl	581fc <fputs@plt+0x538e8>
   1020c:	subs	sl, r0, #0
   10210:	beq	10860 <fputs@plt+0xbf4c>
   10214:	ldr	r2, [pc, #1872]	; 1096c <fputs@plt+0xc058>
   10218:	ldr	r3, [pc, #1872]	; 10970 <fputs@plt+0xc05c>
   1021c:	ldr	r1, [pc, #1872]	; 10974 <fputs@plt+0xc060>
   10220:	add	r2, pc, r2
   10224:	add	r3, pc, r3
   10228:	str	r2, [sp, #44]	; 0x2c
   1022c:	add	r1, pc, r1
   10230:	str	r4, [sp, #32]
   10234:	str	r3, [sp, #48]	; 0x30
   10238:	str	r1, [sp, #52]	; 0x34
   1023c:	ldr	ip, [sl, #160]	; 0xa0
   10240:	ldr	r3, [sl, #20]
   10244:	ldr	r0, [ip, #152]	; 0x98
   10248:	cmp	fp, r3
   1024c:	ldr	r1, [ip, #156]	; 0x9c
   10250:	strdne	r0, [sl, #32]
   10254:	beq	1061c <fputs@plt+0xbd08>
   10258:	str	fp, [sl, #20]
   1025c:	ldr	r1, [r9, #104]	; 0x68
   10260:	cmp	r1, #0
   10264:	beq	106c4 <fputs@plt+0xbdb0>
   10268:	add	r4, sp, #64	; 0x40
   1026c:	add	r5, sp, #60	; 0x3c
   10270:	str	r4, [sp, #4]
   10274:	mov	r0, r9
   10278:	str	r5, [sp]
   1027c:	mov	r2, sl
   10280:	mov	r3, fp
   10284:	bl	da54 <fputs@plt+0x9140>
   10288:	mov	r4, r0
   1028c:	cmp	r4, #0
   10290:	ble	10668 <fputs@plt+0xbd54>
   10294:	mov	r0, sl
   10298:	ldr	r1, [sp, #60]	; 0x3c
   1029c:	ldrd	r2, [sp, #64]	; 0x40
   102a0:	bl	17088 <fputs@plt+0x12774>
   102a4:	ldr	r3, [r9, #16]
   102a8:	cmp	r3, #2
   102ac:	bne	104a8 <fputs@plt+0xbb94>
   102b0:	ldr	r3, [sl, #24]
   102b4:	cmp	r3, #3
   102b8:	bne	10890 <fputs@plt+0xbf7c>
   102bc:	add	r7, sp, #192	; 0xc0
   102c0:	add	r8, sp, #176	; 0xb0
   102c4:	b	1031c <fputs@plt+0xba08>
   102c8:	cmp	r0, #0
   102cc:	bne	104a8 <fputs@plt+0xbb94>
   102d0:	add	r3, sp, #64	; 0x40
   102d4:	mov	r0, r9
   102d8:	str	r3, [sp]
   102dc:	mov	r1, sl
   102e0:	mov	r2, fp
   102e4:	add	r3, sp, #60	; 0x3c
   102e8:	bl	df48 <fputs@plt+0x9634>
   102ec:	cmp	r0, #0
   102f0:	ble	10664 <fputs@plt+0xbd50>
   102f4:	ldrd	r2, [sp, #64]	; 0x40
   102f8:	mov	r0, sl
   102fc:	ldr	r1, [sp, #60]	; 0x3c
   10300:	bl	17088 <fputs@plt+0x12774>
   10304:	ldr	r3, [r9, #16]
   10308:	cmp	r3, #2
   1030c:	bne	104a8 <fputs@plt+0xbb94>
   10310:	ldr	r3, [sl, #24]
   10314:	cmp	r3, #3
   10318:	bne	10890 <fputs@plt+0xbf7c>
   1031c:	ldrb	r6, [r9, #22]
   10320:	cmp	r6, #0
   10324:	beq	10378 <fputs@plt+0xba64>
   10328:	add	r2, sl, #208	; 0xd0
   1032c:	add	ip, r9, #64	; 0x40
   10330:	ldm	r2, {r0, r1, r2, r3}
   10334:	stm	r7, {r0, r1, r2, r3}
   10338:	ldm	ip, {r0, r1, r2, r3}
   1033c:	stm	r8, {r0, r1, r2, r3}
   10340:	mov	r0, r7
   10344:	mov	r1, r8
   10348:	mov	r2, #16
   1034c:	bl	3e7c <memcmp@plt>
   10350:	cmp	r0, #0
   10354:	bne	10378 <fputs@plt+0xba64>
   10358:	ldrb	r3, [r9, #21]
   1035c:	cmp	r3, #0
   10360:	beq	10378 <fputs@plt+0xba64>
   10364:	ldrd	r4, [sl, #192]	; 0xc0
   10368:	ldrd	r2, [r9, #48]	; 0x30
   1036c:	cmp	r5, r3
   10370:	cmpeq	r4, r2
   10374:	beq	106a0 <fputs@plt+0xbd8c>
   10378:	ldrb	r3, [r9, #20]
   1037c:	cmp	r3, #0
   10380:	beq	103e0 <fputs@plt+0xbacc>
   10384:	ldr	r3, [sl, #160]	; 0xa0
   10388:	add	lr, r9, #32
   1038c:	add	ip, sp, #160	; 0xa0
   10390:	ldr	r0, [r3, #72]!	; 0x48
   10394:	ldr	r1, [r3, #4]
   10398:	ldr	r2, [r3, #8]
   1039c:	ldr	r3, [r3, #12]
   103a0:	stmia	ip!, {r0, r1, r2, r3}
   103a4:	add	ip, sp, #144	; 0x90
   103a8:	ldm	lr, {r0, r1, r2, r3}
   103ac:	stm	ip, {r0, r1, r2, r3}
   103b0:	mov	r1, ip
   103b4:	add	r0, sp, #160	; 0xa0
   103b8:	mov	r2, #16
   103bc:	bl	3e7c <memcmp@plt>
   103c0:	cmp	r0, #0
   103c4:	bne	103e0 <fputs@plt+0xbacc>
   103c8:	ldrd	r0, [sl, #184]	; 0xb8
   103cc:	ldrd	r2, [r9, #24]
   103d0:	cmp	r1, r3
   103d4:	cmpeq	r0, r2
   103d8:	bcc	10698 <fputs@plt+0xbd84>
   103dc:	bhi	104a0 <fputs@plt+0xbb8c>
   103e0:	cmp	r6, #0
   103e4:	beq	10438 <fputs@plt+0xbb24>
   103e8:	add	r2, sl, #208	; 0xd0
   103ec:	add	lr, sp, #128	; 0x80
   103f0:	add	ip, r9, #64	; 0x40
   103f4:	ldm	r2, {r0, r1, r2, r3}
   103f8:	stm	lr, {r0, r1, r2, r3}
   103fc:	ldm	ip, {r0, r1, r2, r3}
   10400:	add	ip, sp, #112	; 0x70
   10404:	stm	ip, {r0, r1, r2, r3}
   10408:	mov	r0, lr
   1040c:	mov	r1, ip
   10410:	mov	r2, #16
   10414:	bl	3e7c <memcmp@plt>
   10418:	cmp	r0, #0
   1041c:	bne	10438 <fputs@plt+0xbb24>
   10420:	ldrd	r0, [sl, #200]	; 0xc8
   10424:	ldrd	r2, [r9, #56]	; 0x38
   10428:	cmp	r1, r3
   1042c:	cmpeq	r0, r2
   10430:	bcc	10698 <fputs@plt+0xbd84>
   10434:	bhi	104a0 <fputs@plt+0xbb8c>
   10438:	ldrb	r3, [r9, #21]
   1043c:	cmp	r3, #0
   10440:	beq	1045c <fputs@plt+0xbb48>
   10444:	ldrd	r4, [sl, #192]	; 0xc0
   10448:	ldrd	r2, [r9, #48]	; 0x30
   1044c:	cmp	r5, r3
   10450:	cmpeq	r4, r2
   10454:	bcc	10698 <fputs@plt+0xbd84>
   10458:	bhi	104a0 <fputs@plt+0xbb8c>
   1045c:	ldrb	r0, [r9, #23]
   10460:	cmp	r0, #0
   10464:	beq	10484 <fputs@plt+0xbb70>
   10468:	ldrd	r4, [sl, #224]	; 0xe0
   1046c:	ldrd	r2, [r9, #80]	; 0x50
   10470:	cmp	r5, r3
   10474:	cmpeq	r4, r2
   10478:	bcc	10698 <fputs@plt+0xbd84>
   1047c:	bhi	104a0 <fputs@plt+0xbb8c>
   10480:	mov	r0, #0
   10484:	cmp	fp, #1
   10488:	lsrne	r0, r0, #31
   1048c:	bne	102c8 <fputs@plt+0xb9b4>
   10490:	cmp	r0, #0
   10494:	movle	r0, #0
   10498:	movgt	r0, #1
   1049c:	b	102c8 <fputs@plt+0xb9b4>
   104a0:	mov	r0, #1
   104a4:	b	10484 <fputs@plt+0xbb70>
   104a8:	ldr	r2, [sp, #32]
   104ac:	cmp	r2, #0
   104b0:	beq	1076c <fputs@plt+0xbe58>
   104b4:	mov	r0, sl
   104b8:	ldr	r1, [sp, #32]
   104bc:	bl	17104 <fputs@plt+0x127f0>
   104c0:	cmp	fp, #1
   104c4:	lsreq	r0, r0, #31
   104c8:	beq	104d8 <fputs@plt+0xbbc4>
   104cc:	cmp	r0, #0
   104d0:	movle	r0, #0
   104d4:	movgt	r0, #1
   104d8:	cmp	r0, #0
   104dc:	bne	1076c <fputs@plt+0xbe58>
   104e0:	ldr	r0, [r9, #8]
   104e4:	add	r1, sp, #72	; 0x48
   104e8:	mov	r2, #0
   104ec:	bl	581fc <fputs@plt+0x538e8>
   104f0:	subs	sl, r0, #0
   104f4:	bne	1023c <fputs@plt+0xb928>
   104f8:	ldr	r1, [sp, #32]
   104fc:	cmp	r1, #0
   10500:	beq	10860 <fputs@plt+0xbf4c>
   10504:	ldrd	r2, [r1, #176]	; 0xb0
   10508:	mov	r0, r1
   1050c:	add	r1, sp, #64	; 0x40
   10510:	str	r1, [sp]
   10514:	mov	r1, #3
   10518:	bl	14d88 <fputs@plt+0x10474>
   1051c:	cmp	r0, #0
   10520:	blt	10600 <fputs@plt+0xbcec>
   10524:	ldr	ip, [sp, #64]	; 0x40
   10528:	cmp	ip, #0
   1052c:	beq	10900 <fputs@plt+0xbfec>
   10530:	ldrb	r3, [ip]
   10534:	cmp	r3, #3
   10538:	bne	10920 <fputs@plt+0xc00c>
   1053c:	mov	r8, #2
   10540:	str	r8, [r9, #16]
   10544:	ldr	r2, [ip, #16]
   10548:	add	r5, r9, #32
   1054c:	ldr	r3, [ip, #20]
   10550:	mov	r7, ip
   10554:	add	r4, r9, #64	; 0x40
   10558:	mov	r6, #1
   1055c:	str	r2, [r9, #24]
   10560:	mov	sl, #0
   10564:	ldr	r2, [sp, #32]
   10568:	mov	fp, #0
   1056c:	str	r3, [r9, #28]
   10570:	ldr	r3, [r2, #160]	; 0xa0
   10574:	ldr	r0, [r3, #72]!	; 0x48
   10578:	ldr	r1, [r3, #4]
   1057c:	ldr	r2, [r3, #8]
   10580:	ldr	r3, [r3, #12]
   10584:	stmia	r5!, {r0, r1, r2, r3}
   10588:	ldr	r2, [ip, #24]
   1058c:	ldr	r3, [ip, #28]
   10590:	str	r2, [r9, #48]	; 0x30
   10594:	str	r3, [r9, #52]	; 0x34
   10598:	ldr	r2, [ip, #32]
   1059c:	ldr	r3, [ip, #36]	; 0x24
   105a0:	str	r2, [r9, #56]	; 0x38
   105a4:	str	r3, [r9, #60]	; 0x3c
   105a8:	ldr	r0, [r7, #40]!	; 0x28
   105ac:	ldr	r2, [r7, #8]
   105b0:	ldr	r3, [r7, #12]
   105b4:	ldr	r1, [r7, #4]
   105b8:	stmia	r4!, {r0, r1, r2, r3}
   105bc:	ldr	r3, [ip, #60]	; 0x3c
   105c0:	ldr	r2, [ip, #56]	; 0x38
   105c4:	str	r2, [r9, #80]	; 0x50
   105c8:	str	r3, [r9, #84]	; 0x54
   105cc:	ldr	r3, [sp, #32]
   105d0:	strb	r6, [r9, #23]
   105d4:	strb	r6, [r9, #22]
   105d8:	str	r3, [r9, #88]	; 0x58
   105dc:	strb	r6, [r9, #21]
   105e0:	strb	r6, [r9, #20]
   105e4:	strd	sl, [r9, #96]	; 0x60
   105e8:	ldr	r3, [r3, #24]
   105ec:	cmp	r3, #3
   105f0:	bne	10944 <fputs@plt+0xc030>
   105f4:	ldr	r2, [sp, #32]
   105f8:	mov	r0, r6
   105fc:	str	r8, [r2, #24]
   10600:	ldr	r1, [sp, #40]	; 0x28
   10604:	ldr	r2, [sp, #212]	; 0xd4
   10608:	ldr	r3, [r1]
   1060c:	cmp	r2, r3
   10610:	bne	10940 <fputs@plt+0xc02c>
   10614:	add	sp, sp, #220	; 0xdc
   10618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1061c:	ldr	lr, [sl, #24]
   10620:	cmp	lr, #1
   10624:	beq	10774 <fputs@plt+0xbe60>
   10628:	ldrd	r2, [sl, #176]	; 0xb0
   1062c:	strd	r0, [sl, #32]
   10630:	orrs	r1, r2, r3
   10634:	beq	10258 <fputs@plt+0xb944>
   10638:	cmp	lr, #3
   1063c:	beq	102a4 <fputs@plt+0xb990>
   10640:	add	r4, sp, #64	; 0x40
   10644:	mov	r0, r9
   10648:	str	r4, [sp]
   1064c:	mov	r1, sl
   10650:	mov	r2, fp
   10654:	add	r3, sp, #60	; 0x3c
   10658:	bl	df48 <fputs@plt+0x9634>
   1065c:	cmp	r0, #0
   10660:	bgt	10294 <fputs@plt+0xb980>
   10664:	mov	r4, r0
   10668:	cmp	r4, #0
   1066c:	beq	1068c <fputs@plt+0xbd78>
   10670:	bl	5b610 <fputs@plt+0x56cfc>
   10674:	cmp	r0, #6
   10678:	bgt	10798 <fputs@plt+0xbe84>
   1067c:	mov	r1, sl
   10680:	mov	r0, r9
   10684:	bl	e098 <fputs@plt+0x9784>
   10688:	b	104e0 <fputs@plt+0xbbcc>
   1068c:	mov	r3, #1
   10690:	str	r3, [sl, #24]
   10694:	b	104e0 <fputs@plt+0xbbcc>
   10698:	mvn	r0, #0
   1069c:	b	10484 <fputs@plt+0xbb70>
   106a0:	ldrb	r3, [r9, #23]
   106a4:	cmp	r3, #0
   106a8:	beq	10378 <fputs@plt+0xba64>
   106ac:	ldrd	r4, [sl, #224]	; 0xe0
   106b0:	ldrd	r2, [r9, #80]	; 0x50
   106b4:	cmp	r5, r3
   106b8:	cmpeq	r4, r2
   106bc:	bne	10378 <fputs@plt+0xba64>
   106c0:	b	10484 <fputs@plt+0xbb70>
   106c4:	ldr	r3, [r9, #16]
   106c8:	cmp	r3, #0
   106cc:	moveq	r3, #1
   106d0:	streq	r3, [sp]
   106d4:	beq	107cc <fputs@plt+0xbeb8>
   106d8:	cmp	r3, #1
   106dc:	beq	107c8 <fputs@plt+0xbeb4>
   106e0:	ldrb	r3, [r9, #20]
   106e4:	cmp	r3, #0
   106e8:	beq	1072c <fputs@plt+0xbe18>
   106ec:	add	r3, r9, #32
   106f0:	add	r4, sp, #96	; 0x60
   106f4:	add	lr, sp, #80	; 0x50
   106f8:	ldm	r3, {r0, r1, r2, r3}
   106fc:	stm	r4, {r0, r1, r2, r3}
   10700:	ldr	r0, [ip, #72]!	; 0x48
   10704:	ldr	r1, [ip, #4]
   10708:	ldr	r2, [ip, #8]
   1070c:	ldr	r3, [ip, #12]
   10710:	stmia	lr!, {r0, r1, r2, r3}
   10714:	mov	r0, r4
   10718:	add	r1, sp, #80	; 0x50
   1071c:	mov	r2, #16
   10720:	bl	3e7c <memcmp@plt>
   10724:	cmp	r0, #0
   10728:	beq	10868 <fputs@plt+0xbf54>
   1072c:	ldrb	r3, [r9, #22]
   10730:	cmp	r3, #0
   10734:	bne	10818 <fputs@plt+0xbf04>
   10738:	add	r5, sp, #60	; 0x3c
   1073c:	add	r4, sp, #64	; 0x40
   10740:	ldrb	r3, [r9, #21]
   10744:	cmp	r3, #0
   10748:	beq	107f4 <fputs@plt+0xbee0>
   1074c:	ldrd	r2, [r9, #48]	; 0x30
   10750:	mov	r0, sl
   10754:	str	r4, [sp, #8]
   10758:	str	fp, [sp]
   1075c:	str	r5, [sp, #4]
   10760:	bl	16eac <fputs@plt+0x12598>
   10764:	mov	r4, r0
   10768:	b	1028c <fputs@plt+0xb978>
   1076c:	str	sl, [sp, #32]
   10770:	b	104e0 <fputs@plt+0xbbcc>
   10774:	ldrd	r2, [sl, #32]
   10778:	cmp	r1, r3
   1077c:	cmpeq	r0, r2
   10780:	beq	1068c <fputs@plt+0xbd78>
   10784:	ldrd	r2, [sl, #176]	; 0xb0
   10788:	strd	r0, [sl, #32]
   1078c:	orrs	r1, r2, r3
   10790:	bne	10640 <fputs@plt+0xbd2c>
   10794:	b	10258 <fputs@plt+0xb944>
   10798:	ldr	r1, [sp, #48]	; 0x30
   1079c:	movw	r3, #827	; 0x33b
   107a0:	ldr	r2, [sp, #52]	; 0x34
   107a4:	mov	r0, #7
   107a8:	str	r1, [sp]
   107ac:	mov	r1, r4
   107b0:	str	r2, [sp, #4]
   107b4:	ldr	ip, [sl, #40]	; 0x28
   107b8:	ldr	r2, [sp, #44]	; 0x2c
   107bc:	str	ip, [sp, #8]
   107c0:	bl	5ae90 <fputs@plt+0x5657c>
   107c4:	b	1067c <fputs@plt+0xbd68>
   107c8:	str	r1, [sp]
   107cc:	add	r4, sp, #64	; 0x40
   107d0:	add	r5, sp, #60	; 0x3c
   107d4:	str	r4, [sp, #8]
   107d8:	mov	r0, sl
   107dc:	str	r5, [sp, #4]
   107e0:	mov	r2, #0
   107e4:	mov	r3, #0
   107e8:	bl	1738c <fputs@plt+0x12a78>
   107ec:	mov	r4, r0
   107f0:	b	1028c <fputs@plt+0xb978>
   107f4:	str	r4, [sp, #8]
   107f8:	mov	r0, sl
   107fc:	str	fp, [sp]
   10800:	mov	r2, #0
   10804:	str	r5, [sp, #4]
   10808:	mov	r3, #0
   1080c:	bl	1738c <fputs@plt+0x12a78>
   10810:	mov	r4, r0
   10814:	b	1028c <fputs@plt+0xb978>
   10818:	ldrd	r2, [r9, #56]	; 0x38
   1081c:	add	r1, r9, #72	; 0x48
   10820:	str	fp, [sp, #16]
   10824:	add	r4, sp, #64	; 0x40
   10828:	add	r5, sp, #60	; 0x3c
   1082c:	str	r4, [sp, #24]
   10830:	strd	r2, [sp, #8]
   10834:	add	r3, r9, #64	; 0x40
   10838:	str	r5, [sp, #20]
   1083c:	ldm	r1, {r0, r1}
   10840:	stm	sp, {r0, r1}
   10844:	mov	r0, sl
   10848:	ldm	r3, {r2, r3}
   1084c:	bl	16f18 <fputs@plt+0x12604>
   10850:	cmn	r0, #2
   10854:	movne	r4, r0
   10858:	bne	1028c <fputs@plt+0xb978>
   1085c:	b	10740 <fputs@plt+0xbe2c>
   10860:	mov	r0, #0
   10864:	b	10600 <fputs@plt+0xbcec>
   10868:	ldrd	r2, [r9, #24]
   1086c:	add	r4, sp, #64	; 0x40
   10870:	add	r5, sp, #60	; 0x3c
   10874:	str	r4, [sp, #8]
   10878:	str	fp, [sp]
   1087c:	mov	r0, sl
   10880:	str	r5, [sp, #4]
   10884:	bl	16e40 <fputs@plt+0x1252c>
   10888:	mov	r4, r0
   1088c:	b	1028c <fputs@plt+0xb978>
   10890:	ldr	r0, [pc, #224]	; 10978 <fputs@plt+0xc064>
   10894:	movw	r2, #445	; 0x1bd
   10898:	ldr	r1, [pc, #220]	; 1097c <fputs@plt+0xc068>
   1089c:	ldr	r3, [pc, #220]	; 10980 <fputs@plt+0xc06c>
   108a0:	add	r0, pc, r0
   108a4:	add	r1, pc, r1
   108a8:	add	r3, pc, r3
   108ac:	bl	5ac34 <fputs@plt+0x56320>
   108b0:	ldr	r0, [pc, #204]	; 10984 <fputs@plt+0xc070>
   108b4:	mov	r2, #820	; 0x334
   108b8:	ldr	r1, [pc, #200]	; 10988 <fputs@plt+0xc074>
   108bc:	ldr	r3, [pc, #200]	; 1098c <fputs@plt+0xc078>
   108c0:	add	r0, pc, r0
   108c4:	add	r1, pc, r1
   108c8:	add	r3, pc, r3
   108cc:	bl	5af4c <fputs@plt+0x56638>
   108d0:	mvn	r0, #9
   108d4:	b	10600 <fputs@plt+0xbcec>
   108d8:	ldr	r0, [pc, #176]	; 10990 <fputs@plt+0xc07c>
   108dc:	movw	r2, #819	; 0x333
   108e0:	ldr	r1, [pc, #172]	; 10994 <fputs@plt+0xc080>
   108e4:	ldr	r3, [pc, #172]	; 10998 <fputs@plt+0xc084>
   108e8:	add	r0, pc, r0
   108ec:	add	r1, pc, r1
   108f0:	add	r3, pc, r3
   108f4:	bl	5af4c <fputs@plt+0x56638>
   108f8:	mvn	r0, #21
   108fc:	b	10600 <fputs@plt+0xbcec>
   10900:	ldr	r0, [pc, #148]	; 1099c <fputs@plt+0xc088>
   10904:	mov	r2, #147	; 0x93
   10908:	ldr	r1, [pc, #144]	; 109a0 <fputs@plt+0xc08c>
   1090c:	ldr	r3, [pc, #144]	; 109a4 <fputs@plt+0xc090>
   10910:	add	r0, pc, r0
   10914:	add	r1, pc, r1
   10918:	add	r3, pc, r3
   1091c:	bl	5ac34 <fputs@plt+0x56320>
   10920:	ldr	r0, [pc, #128]	; 109a8 <fputs@plt+0xc094>
   10924:	mov	r2, #131	; 0x83
   10928:	ldr	r1, [pc, #124]	; 109ac <fputs@plt+0xc098>
   1092c:	ldr	r3, [pc, #124]	; 109b0 <fputs@plt+0xc09c>
   10930:	add	r0, pc, r0
   10934:	add	r1, pc, r1
   10938:	add	r3, pc, r3
   1093c:	bl	5ac34 <fputs@plt+0x56320>
   10940:	bl	453c <__stack_chk_fail@plt>
   10944:	ldr	r0, [pc, #104]	; 109b4 <fputs@plt+0xc0a0>
   10948:	mov	r2, #155	; 0x9b
   1094c:	ldr	r1, [pc, #100]	; 109b8 <fputs@plt+0xc0a4>
   10950:	ldr	r3, [pc, #100]	; 109bc <fputs@plt+0xc0a8>
   10954:	add	r0, pc, r0
   10958:	add	r1, pc, r1
   1095c:	add	r3, pc, r3
   10960:	bl	5ac34 <fputs@plt+0x56320>
   10964:	ldrdeq	fp, [r7], -r8
   10968:	andeq	r0, r0, r0, lsr r4
   1096c:	andeq	r5, r5, r8, asr r4
   10970:	andeq	r6, r5, r0, ror r0
   10974:	andeq	r5, r5, r0, ror #17
   10978:	andeq	r5, r5, r8, asr #4
   1097c:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   10980:	andeq	r5, r5, r0, lsl sl
   10984:	andeq	r5, r5, r0, lsl r2
   10988:			; <UNDEFINED> instruction: 0x00054db4
   1098c:	andeq	r5, r5, r0, asr #17
   10990:	andeq	r2, r5, r4, lsl #10
   10994:	andeq	r4, r5, ip, lsl #27
   10998:	muleq	r5, r8, r8
   1099c:	andeq	r2, r6, r0, lsl fp
   109a0:	andeq	r4, r5, r4, ror #26
   109a4:	andeq	r5, r5, r8, asr #14
   109a8:	andeq	r5, r5, r4, lsl #4
   109ac:	andeq	r4, r5, r4, asr #26
   109b0:	andeq	r5, r5, r4, ror sl
   109b4:	muleq	r5, r4, r1
   109b8:	andeq	r4, r5, r0, lsr #26
   109bc:	andeq	r5, r5, r4, lsl #14
   109c0:	push	{r4, r5, r6, r7, r8, lr}
   109c4:	subs	r7, r0, #0
   109c8:	mov	r8, r1
   109cc:	mov	r4, r2
   109d0:	mov	r5, r3
   109d4:	beq	10a6c <fputs@plt+0xc158>
   109d8:	bl	e678 <fputs@plt+0x9d64>
   109dc:	cmp	r0, #0
   109e0:	bne	10a44 <fputs@plt+0xc130>
   109e4:	orrs	r3, r4, r5
   109e8:	bne	10a08 <fputs@plt+0xc0f4>
   109ec:	ldr	r3, [r7, #16]
   109f0:	cmp	r3, #2
   109f4:	popeq	{r4, r5, r6, r7, r8, pc}
   109f8:	mov	r0, r7
   109fc:	mov	r1, r8
   10a00:	pop	{r4, r5, r6, r7, r8, lr}
   10a04:	b	101b0 <fputs@plt+0xb89c>
   10a08:	mov	r6, r0
   10a0c:	b	10a24 <fputs@plt+0xc110>
   10a10:	subs	r4, r4, #1
   10a14:	add	r6, r6, #1
   10a18:	sbc	r5, r5, #0
   10a1c:	orrs	r3, r4, r5
   10a20:	beq	10a3c <fputs@plt+0xc128>
   10a24:	mov	r0, r7
   10a28:	mov	r1, r8
   10a2c:	bl	101b0 <fputs@plt+0xb89c>
   10a30:	cmp	r0, #0
   10a34:	poplt	{r4, r5, r6, r7, r8, pc}
   10a38:	bne	10a10 <fputs@plt+0xc0fc>
   10a3c:	mov	r0, r6
   10a40:	pop	{r4, r5, r6, r7, r8, pc}
   10a44:	ldr	r0, [pc, #72]	; 10a94 <fputs@plt+0xc180>
   10a48:	movw	r2, #873	; 0x369
   10a4c:	ldr	r1, [pc, #68]	; 10a98 <fputs@plt+0xc184>
   10a50:	ldr	r3, [pc, #68]	; 10a9c <fputs@plt+0xc188>
   10a54:	add	r0, pc, r0
   10a58:	add	r1, pc, r1
   10a5c:	add	r3, pc, r3
   10a60:	bl	5af4c <fputs@plt+0x56638>
   10a64:	mvn	r0, #9
   10a68:	pop	{r4, r5, r6, r7, r8, pc}
   10a6c:	ldr	r0, [pc, #44]	; 10aa0 <fputs@plt+0xc18c>
   10a70:	mov	r2, #872	; 0x368
   10a74:	ldr	r1, [pc, #40]	; 10aa4 <fputs@plt+0xc190>
   10a78:	ldr	r3, [pc, #40]	; 10aa8 <fputs@plt+0xc194>
   10a7c:	add	r0, pc, r0
   10a80:	add	r1, pc, r1
   10a84:	add	r3, pc, r3
   10a88:	bl	5af4c <fputs@plt+0x56638>
   10a8c:	mvn	r0, #21
   10a90:	pop	{r4, r5, r6, r7, r8, pc}
   10a94:	andeq	r5, r5, ip, ror r0
   10a98:	andeq	r4, r5, r0, lsr #24
   10a9c:			; <UNDEFINED> instruction: 0x000557b8
   10aa0:	andeq	r2, r5, r0, ror r3
   10aa4:	strdeq	r4, [r5], -r8
   10aa8:	muleq	r5, r0, r7
   10aac:	push	{r3, r4, r5, lr}
   10ab0:	subs	r5, r0, #0
   10ab4:	beq	10b20 <fputs@plt+0xc20c>
   10ab8:	ldrb	r4, [r5]
   10abc:	cmp	r4, #0
   10ac0:	beq	10b18 <fputs@plt+0xc204>
   10ac4:	ldr	r1, [pc, #116]	; 10b40 <fputs@plt+0xc22c>
   10ac8:	mov	r2, #2
   10acc:	add	r1, pc, r1
   10ad0:	bl	4770 <strncmp@plt>
   10ad4:	cmp	r0, #0
   10ad8:	bne	10ae4 <fputs@plt+0xc1d0>
   10adc:	cmn	r5, #2
   10ae0:	popne	{r3, r4, r5, pc}
   10ae4:	cmp	r4, #95	; 0x5f
   10ae8:	beq	10b04 <fputs@plt+0xc1f0>
   10aec:	sub	r3, r4, #65	; 0x41
   10af0:	cmp	r3, #25
   10af4:	bls	10b04 <fputs@plt+0xc1f0>
   10af8:	sub	r4, r4, #48	; 0x30
   10afc:	cmp	r4, #9
   10b00:	bhi	10b18 <fputs@plt+0xc204>
   10b04:	ldrb	r4, [r5, #1]!
   10b08:	cmp	r4, #0
   10b0c:	bne	10ae4 <fputs@plt+0xc1d0>
   10b10:	mov	r0, #1
   10b14:	pop	{r3, r4, r5, pc}
   10b18:	mov	r0, #0
   10b1c:	pop	{r3, r4, r5, pc}
   10b20:	ldr	r0, [pc, #28]	; 10b44 <fputs@plt+0xc230>
   10b24:	mov	r2, #1968	; 0x7b0
   10b28:	ldr	r1, [pc, #24]	; 10b48 <fputs@plt+0xc234>
   10b2c:	ldr	r3, [pc, #24]	; 10b4c <fputs@plt+0xc238>
   10b30:	add	r0, pc, r0
   10b34:	add	r1, pc, r1
   10b38:	add	r3, pc, r3
   10b3c:	bl	5ac34 <fputs@plt+0x56320>
   10b40:	andeq	r5, r5, r8, lsl #1
   10b44:	andeq	r4, r5, r8, lsr #17
   10b48:	andeq	r4, r5, r4, asr #22
   10b4c:	muleq	r5, ip, sl
   10b50:	ldr	r3, [pc, #1296]	; 11068 <fputs@plt+0xc754>
   10b54:	ldr	ip, [pc, #1296]	; 1106c <fputs@plt+0xc758>
   10b58:	add	r3, pc, r3
   10b5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b60:	subs	r8, r0, #0
   10b64:	ldr	ip, [r3, ip]
   10b68:	sub	sp, sp, #28
   10b6c:	mov	sl, r1
   10b70:	mov	r6, r2
   10b74:	ldr	r3, [ip]
   10b78:	str	ip, [sp, #4]
   10b7c:	str	r3, [sp, #20]
   10b80:	beq	10f78 <fputs@plt+0xc664>
   10b84:	bl	e678 <fputs@plt+0x9d64>
   10b88:	cmp	r0, #0
   10b8c:	bne	10fa0 <fputs@plt+0xc68c>
   10b90:	cmp	sl, #0
   10b94:	beq	10fc8 <fputs@plt+0xc6b4>
   10b98:	cmp	r6, #0
   10b9c:	bne	10bac <fputs@plt+0xc298>
   10ba0:	mov	r0, sl
   10ba4:	bl	42a8 <strlen@plt>
   10ba8:	mov	r6, r0
   10bac:	cmp	r6, #1
   10bb0:	bls	10bd8 <fputs@plt+0xc2c4>
   10bb4:	ldr	r1, [pc, #1204]	; 11070 <fputs@plt+0xc75c>
   10bb8:	mov	r0, sl
   10bbc:	mov	r2, #2
   10bc0:	add	r1, pc, r1
   10bc4:	bl	4770 <strncmp@plt>
   10bc8:	cmp	r0, #0
   10bcc:	bne	10c18 <fputs@plt+0xc304>
   10bd0:	cmn	sl, #2
   10bd4:	beq	10c18 <fputs@plt+0xc304>
   10bd8:	ldr	r0, [pc, #1172]	; 11074 <fputs@plt+0xc760>
   10bdc:	mov	r2, #255	; 0xff
   10be0:	ldr	r1, [pc, #1168]	; 11078 <fputs@plt+0xc764>
   10be4:	ldr	r3, [pc, #1168]	; 1107c <fputs@plt+0xc768>
   10be8:	add	r0, pc, r0
   10bec:	add	r1, pc, r1
   10bf0:	add	r3, pc, r3
   10bf4:	bl	5af4c <fputs@plt+0x56638>
   10bf8:	mvn	r0, #21
   10bfc:	ldr	r1, [sp, #4]
   10c00:	ldr	r2, [sp, #20]
   10c04:	ldr	r3, [r1]
   10c08:	cmp	r2, r3
   10c0c:	bne	10f74 <fputs@plt+0xc660>
   10c10:	add	sp, sp, #28
   10c14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c18:	add	r1, sl, r6
   10c1c:	cmp	sl, r1
   10c20:	bcs	10bd8 <fputs@plt+0xc2c4>
   10c24:	ldrb	r3, [sl]
   10c28:	cmp	r3, #61	; 0x3d
   10c2c:	addne	r2, sl, #1
   10c30:	beq	10bd8 <fputs@plt+0xc2c4>
   10c34:	cmp	r3, #95	; 0x5f
   10c38:	beq	10c54 <fputs@plt+0xc340>
   10c3c:	sub	r0, r3, #65	; 0x41
   10c40:	cmp	r0, #25
   10c44:	bls	10c54 <fputs@plt+0xc340>
   10c48:	sub	r3, r3, #48	; 0x30
   10c4c:	cmp	r3, #9
   10c50:	bhi	10bd8 <fputs@plt+0xc2c4>
   10c54:	cmp	r2, r1
   10c58:	mov	r0, r2
   10c5c:	beq	10bd8 <fputs@plt+0xc2c4>
   10c60:	ldrb	r3, [r2], #1
   10c64:	cmp	r3, #61	; 0x3d
   10c68:	bne	10c34 <fputs@plt+0xc320>
   10c6c:	cmp	sl, r0
   10c70:	bcs	10bd8 <fputs@plt+0xc2c4>
   10c74:	ldr	r0, [r8, #104]	; 0x68
   10c78:	cmp	r0, #0
   10c7c:	beq	10ee8 <fputs@plt+0xc5d4>
   10c80:	ldr	r3, [r8, #108]	; 0x6c
   10c84:	cmp	r3, #0
   10c88:	beq	10f08 <fputs@plt+0xc5f4>
   10c8c:	ldr	r3, [r8, #112]	; 0x70
   10c90:	cmp	r3, #0
   10c94:	beq	10f2c <fputs@plt+0xc618>
   10c98:	ldr	r3, [r8, #104]	; 0x68
   10c9c:	ldr	r3, [r3]
   10ca0:	cmp	r3, #2
   10ca4:	bne	10f54 <fputs@plt+0xc640>
   10ca8:	ldr	r3, [r8, #108]	; 0x6c
   10cac:	ldr	r3, [r3]
   10cb0:	cmp	r3, #1
   10cb4:	bne	11010 <fputs@plt+0xc6fc>
   10cb8:	ldr	r3, [r8, #112]	; 0x70
   10cbc:	ldr	r3, [r3]
   10cc0:	cmp	r3, #2
   10cc4:	bne	10ec8 <fputs@plt+0xc5b4>
   10cc8:	mov	r1, r6
   10ccc:	add	r3, sp, #16
   10cd0:	mov	r0, sl
   10cd4:	add	r2, sp, #12
   10cd8:	mov	r7, #0
   10cdc:	str	r7, [sp, #12]
   10ce0:	str	r7, [sp, #16]
   10ce4:	bl	1e7e4 <fputs@plt+0x19ed0>
   10ce8:	ldr	r3, [r8, #112]	; 0x70
   10cec:	ldr	r5, [sp, #12]
   10cf0:	str	r3, [sp]
   10cf4:	ldr	r1, [sp]
   10cf8:	ldr	r3, [sp, #16]
   10cfc:	ldr	fp, [r1, #32]
   10d00:	orr	r4, r7, r3
   10d04:	cmp	fp, r7
   10d08:	beq	10db8 <fputs@plt+0xc4a4>
   10d0c:	ldr	r3, [fp]
   10d10:	cmp	r3, #1
   10d14:	bne	11030 <fputs@plt+0xc71c>
   10d18:	ldr	r7, [fp, #32]
   10d1c:	cmp	r7, #0
   10d20:	beq	10dac <fputs@plt+0xc498>
   10d24:	ldr	r3, [r7]
   10d28:	cmp	r3, #0
   10d2c:	bne	10ff0 <fputs@plt+0xc6dc>
   10d30:	ldrd	r0, [r7, #24]
   10d34:	cmp	r1, r5
   10d38:	cmpeq	r0, r4
   10d3c:	beq	10e10 <fputs@plt+0xc4fc>
   10d40:	ldr	r9, [r7, #16]
   10d44:	ldr	lr, [r7, #20]
   10d48:	cmp	lr, #0
   10d4c:	beq	10e44 <fputs@plt+0xc530>
   10d50:	ldrb	r2, [sl]
   10d54:	ldrb	r3, [r9]
   10d58:	cmp	r3, r2
   10d5c:	bne	10da0 <fputs@plt+0xc48c>
   10d60:	cmp	r3, #61	; 0x3d
   10d64:	beq	10dcc <fputs@plt+0xc4b8>
   10d68:	mov	r0, r9
   10d6c:	mov	r1, sl
   10d70:	mov	r3, #0
   10d74:	b	10d80 <fputs@plt+0xc46c>
   10d78:	cmp	r2, #61	; 0x3d
   10d7c:	beq	10dcc <fputs@plt+0xc4b8>
   10d80:	add	r3, r3, #1
   10d84:	cmp	lr, r3
   10d88:	cmphi	r6, r3
   10d8c:	bls	10e44 <fputs@plt+0xc530>
   10d90:	ldrb	r2, [r1, #1]!
   10d94:	ldrb	ip, [r0, #1]!
   10d98:	cmp	r2, ip
   10d9c:	beq	10d78 <fputs@plt+0xc464>
   10da0:	ldr	r7, [r7, #8]
   10da4:	cmp	r7, #0
   10da8:	bne	10d24 <fputs@plt+0xc410>
   10dac:	ldr	fp, [fp, #8]
   10db0:	cmp	fp, #0
   10db4:	bne	10d0c <fputs@plt+0xc3f8>
   10db8:	ldr	r0, [sp]
   10dbc:	mov	r1, #1
   10dc0:	bl	e6c4 <fputs@plt+0x9db0>
   10dc4:	subs	fp, r0, #0
   10dc8:	beq	10e78 <fputs@plt+0xc564>
   10dcc:	mov	r0, fp
   10dd0:	mov	r1, #0
   10dd4:	bl	e6c4 <fputs@plt+0x9db0>
   10dd8:	subs	r7, r0, #0
   10ddc:	beq	10e64 <fputs@plt+0xc550>
   10de0:	strd	r4, [r7, #24]
   10de4:	mov	r0, sl
   10de8:	str	r6, [r7, #20]
   10dec:	mov	r1, r6
   10df0:	bl	51c04 <fputs@plt+0x4d2f0>
   10df4:	cmp	r0, #0
   10df8:	str	r0, [r7, #16]
   10dfc:	beq	10e64 <fputs@plt+0xc550>
   10e00:	mov	r0, r8
   10e04:	bl	e714 <fputs@plt+0x9e00>
   10e08:	mov	r0, #0
   10e0c:	b	10bfc <fputs@plt+0xc2e8>
   10e10:	ldr	lr, [r7, #20]
   10e14:	ldr	r9, [r7, #16]
   10e18:	cmp	lr, r6
   10e1c:	bne	10d48 <fputs@plt+0xc434>
   10e20:	mov	r1, sl
   10e24:	mov	r2, r6
   10e28:	mov	r0, r9
   10e2c:	bl	3e7c <memcmp@plt>
   10e30:	cmp	r0, #0
   10e34:	beq	10bfc <fputs@plt+0xc2e8>
   10e38:	mov	lr, r6
   10e3c:	cmp	lr, #0
   10e40:	bne	10d50 <fputs@plt+0xc43c>
   10e44:	ldr	r0, [pc, #564]	; 11080 <fputs@plt+0xc76c>
   10e48:	mov	r2, #204	; 0xcc
   10e4c:	ldr	r1, [pc, #560]	; 11084 <fputs@plt+0xc770>
   10e50:	ldr	r3, [pc, #560]	; 11088 <fputs@plt+0xc774>
   10e54:	add	r0, pc, r0
   10e58:	add	r1, pc, r1
   10e5c:	add	r3, pc, r3
   10e60:	bl	5aef4 <fputs@plt+0x565e0>
   10e64:	ldr	r3, [fp, #32]
   10e68:	cmp	r3, #0
   10e6c:	bne	10e78 <fputs@plt+0xc564>
   10e70:	mov	r0, fp
   10e74:	bl	d3cc <fputs@plt+0x8ab8>
   10e78:	ldr	r0, [r8, #112]	; 0x70
   10e7c:	cmp	r0, #0
   10e80:	beq	10e90 <fputs@plt+0xc57c>
   10e84:	ldr	r3, [r0, #32]
   10e88:	cmp	r3, #0
   10e8c:	beq	11050 <fputs@plt+0xc73c>
   10e90:	ldr	r0, [r8, #108]	; 0x6c
   10e94:	cmp	r0, #0
   10e98:	beq	10ea8 <fputs@plt+0xc594>
   10e9c:	ldr	r3, [r0, #32]
   10ea0:	cmp	r3, #0
   10ea4:	beq	11058 <fputs@plt+0xc744>
   10ea8:	ldr	r0, [r8, #104]	; 0x68
   10eac:	cmp	r0, #0
   10eb0:	beq	10ec0 <fputs@plt+0xc5ac>
   10eb4:	ldr	r3, [r0, #32]
   10eb8:	cmp	r3, #0
   10ebc:	beq	11060 <fputs@plt+0xc74c>
   10ec0:	mvn	r0, #11
   10ec4:	b	10bfc <fputs@plt+0xc2e8>
   10ec8:	ldr	r0, [pc, #444]	; 1108c <fputs@plt+0xc778>
   10ecc:	movw	r2, #283	; 0x11b
   10ed0:	ldr	r1, [pc, #440]	; 11090 <fputs@plt+0xc77c>
   10ed4:	ldr	r3, [pc, #440]	; 11094 <fputs@plt+0xc780>
   10ed8:	add	r0, pc, r0
   10edc:	add	r1, pc, r1
   10ee0:	add	r3, pc, r3
   10ee4:	bl	5ac34 <fputs@plt+0x56320>
   10ee8:	mov	r1, #2
   10eec:	bl	e6c4 <fputs@plt+0x9db0>
   10ef0:	cmp	r0, #0
   10ef4:	str	r0, [r8, #104]	; 0x68
   10ef8:	beq	10ec0 <fputs@plt+0xc5ac>
   10efc:	ldr	r3, [r8, #108]	; 0x6c
   10f00:	cmp	r3, #0
   10f04:	bne	10c8c <fputs@plt+0xc378>
   10f08:	ldr	r0, [r8, #104]	; 0x68
   10f0c:	mov	r1, #1
   10f10:	bl	e6c4 <fputs@plt+0x9db0>
   10f14:	cmp	r0, #0
   10f18:	str	r0, [r8, #108]	; 0x6c
   10f1c:	beq	10ec0 <fputs@plt+0xc5ac>
   10f20:	ldr	r3, [r8, #112]	; 0x70
   10f24:	cmp	r3, #0
   10f28:	bne	10c98 <fputs@plt+0xc384>
   10f2c:	ldr	r0, [r8, #108]	; 0x6c
   10f30:	mov	r1, #2
   10f34:	bl	e6c4 <fputs@plt+0x9db0>
   10f38:	cmp	r0, #0
   10f3c:	str	r0, [r8, #112]	; 0x70
   10f40:	beq	10ec0 <fputs@plt+0xc5ac>
   10f44:	ldr	r3, [r8, #104]	; 0x68
   10f48:	ldr	r3, [r3]
   10f4c:	cmp	r3, #2
   10f50:	beq	10ca8 <fputs@plt+0xc394>
   10f54:	ldr	r0, [pc, #316]	; 11098 <fputs@plt+0xc784>
   10f58:	movw	r2, #281	; 0x119
   10f5c:	ldr	r1, [pc, #312]	; 1109c <fputs@plt+0xc788>
   10f60:	ldr	r3, [pc, #312]	; 110a0 <fputs@plt+0xc78c>
   10f64:	add	r0, pc, r0
   10f68:	add	r1, pc, r1
   10f6c:	add	r3, pc, r3
   10f70:	bl	5ac34 <fputs@plt+0x56320>
   10f74:	bl	453c <__stack_chk_fail@plt>
   10f78:	ldr	r0, [pc, #292]	; 110a4 <fputs@plt+0xc790>
   10f7c:	mov	r2, #248	; 0xf8
   10f80:	ldr	r1, [pc, #288]	; 110a8 <fputs@plt+0xc794>
   10f84:	ldr	r3, [pc, #288]	; 110ac <fputs@plt+0xc798>
   10f88:	add	r0, pc, r0
   10f8c:	add	r1, pc, r1
   10f90:	add	r3, pc, r3
   10f94:	bl	5af4c <fputs@plt+0x56638>
   10f98:	mvn	r0, #21
   10f9c:	b	10bfc <fputs@plt+0xc2e8>
   10fa0:	ldr	r0, [pc, #264]	; 110b0 <fputs@plt+0xc79c>
   10fa4:	mov	r2, #249	; 0xf9
   10fa8:	ldr	r1, [pc, #260]	; 110b4 <fputs@plt+0xc7a0>
   10fac:	ldr	r3, [pc, #260]	; 110b8 <fputs@plt+0xc7a4>
   10fb0:	add	r0, pc, r0
   10fb4:	add	r1, pc, r1
   10fb8:	add	r3, pc, r3
   10fbc:	bl	5af4c <fputs@plt+0x56638>
   10fc0:	mvn	r0, #9
   10fc4:	b	10bfc <fputs@plt+0xc2e8>
   10fc8:	ldr	r0, [pc, #236]	; 110bc <fputs@plt+0xc7a8>
   10fcc:	mov	r2, #250	; 0xfa
   10fd0:	ldr	r1, [pc, #232]	; 110c0 <fputs@plt+0xc7ac>
   10fd4:	ldr	r3, [pc, #232]	; 110c4 <fputs@plt+0xc7b0>
   10fd8:	add	r0, pc, r0
   10fdc:	add	r1, pc, r1
   10fe0:	add	r3, pc, r3
   10fe4:	bl	5af4c <fputs@plt+0x56638>
   10fe8:	mvn	r0, #21
   10fec:	b	10bfc <fputs@plt+0xc2e8>
   10ff0:	ldr	r0, [pc, #208]	; 110c8 <fputs@plt+0xc7b4>
   10ff4:	movw	r2, #291	; 0x123
   10ff8:	ldr	r1, [pc, #204]	; 110cc <fputs@plt+0xc7b8>
   10ffc:	ldr	r3, [pc, #204]	; 110d0 <fputs@plt+0xc7bc>
   11000:	add	r0, pc, r0
   11004:	add	r1, pc, r1
   11008:	add	r3, pc, r3
   1100c:	bl	5ac34 <fputs@plt+0x56320>
   11010:	ldr	r0, [pc, #188]	; 110d4 <fputs@plt+0xc7c0>
   11014:	movw	r2, #282	; 0x11a
   11018:	ldr	r1, [pc, #184]	; 110d8 <fputs@plt+0xc7c4>
   1101c:	ldr	r3, [pc, #184]	; 110dc <fputs@plt+0xc7c8>
   11020:	add	r0, pc, r0
   11024:	add	r1, pc, r1
   11028:	add	r3, pc, r3
   1102c:	bl	5ac34 <fputs@plt+0x56320>
   11030:	ldr	r0, [pc, #168]	; 110e0 <fputs@plt+0xc7cc>
   11034:	mov	r2, #288	; 0x120
   11038:	ldr	r1, [pc, #164]	; 110e4 <fputs@plt+0xc7d0>
   1103c:	ldr	r3, [pc, #164]	; 110e8 <fputs@plt+0xc7d4>
   11040:	add	r0, pc, r0
   11044:	add	r1, pc, r1
   11048:	add	r3, pc, r3
   1104c:	bl	5ac34 <fputs@plt+0x56320>
   11050:	bl	d3cc <fputs@plt+0x8ab8>
   11054:	b	10e90 <fputs@plt+0xc57c>
   11058:	bl	d3cc <fputs@plt+0x8ab8>
   1105c:	b	10ea8 <fputs@plt+0xc594>
   11060:	bl	d3cc <fputs@plt+0x8ab8>
   11064:	b	10ec0 <fputs@plt+0xc5ac>
   11068:	andeq	fp, r7, r8, lsr r0
   1106c:	andeq	r0, r0, r0, lsr r4
   11070:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   11074:	andeq	r4, r5, r0, ror pc
   11078:	andeq	r4, r5, ip, lsl #21
   1107c:	andeq	r5, r5, r8, ror #17
   11080:	andeq	r4, r5, r4, asr #27
   11084:	andeq	r4, r5, r0, lsr #16
   11088:	andeq	r5, r5, r0, lsl #7
   1108c:	andeq	r4, r5, r4, ror #25
   11090:	muleq	r5, ip, r7
   11094:	strdeq	r5, [r5], -r8
   11098:	andeq	r4, r5, r0, lsl ip
   1109c:	andeq	r4, r5, r0, lsl r7
   110a0:	andeq	r5, r5, ip, ror #10
   110a4:	andeq	r1, r5, r4, ror #28
   110a8:	andeq	r4, r5, ip, ror #13
   110ac:	andeq	r5, r5, r8, asr #10
   110b0:	andeq	r4, r5, r0, lsr #22
   110b4:	andeq	r4, r5, r4, asr #13
   110b8:	andeq	r5, r5, r0, lsr #10
   110bc:	andeq	lr, r5, ip, ror r4
   110c0:	muleq	r5, ip, r6
   110c4:	strdeq	r5, [r5], -r8
   110c8:	strdeq	r4, [r5], -ip
   110cc:	andeq	r4, r5, r4, ror r6
   110d0:	ldrdeq	r5, [r5], -r0
   110d4:	andeq	r4, r5, r8, ror fp
   110d8:	andeq	r4, r5, r4, asr r6
   110dc:			; <UNDEFINED> instruction: 0x000554b0
   110e0:	andeq	r4, r5, r0, lsr #23
   110e4:	andeq	r4, r5, r4, lsr r6
   110e8:	muleq	r5, r0, r4
   110ec:	push	{r4, lr}
   110f0:	subs	r4, r0, #0
   110f4:	beq	11134 <fputs@plt+0xc820>
   110f8:	bl	e678 <fputs@plt+0x9d64>
   110fc:	subs	r3, r0, #0
   11100:	bne	1115c <fputs@plt+0xc848>
   11104:	ldr	r0, [r4, #104]	; 0x68
   11108:	cmp	r0, #0
   1110c:	popeq	{r4, pc}
   11110:	ldr	r0, [r4, #108]	; 0x6c
   11114:	cmp	r0, #0
   11118:	popeq	{r4, pc}
   1111c:	ldr	r0, [r0, #32]
   11120:	cmp	r0, #0
   11124:	strne	r3, [r4, #108]	; 0x6c
   11128:	strne	r3, [r4, #112]	; 0x70
   1112c:	movne	r0, r3
   11130:	pop	{r4, pc}
   11134:	ldr	r0, [pc, #72]	; 11184 <fputs@plt+0xc870>
   11138:	movw	r2, #341	; 0x155
   1113c:	ldr	r1, [pc, #68]	; 11188 <fputs@plt+0xc874>
   11140:	ldr	r3, [pc, #68]	; 1118c <fputs@plt+0xc878>
   11144:	add	r0, pc, r0
   11148:	add	r1, pc, r1
   1114c:	add	r3, pc, r3
   11150:	bl	5af4c <fputs@plt+0x56638>
   11154:	mvn	r0, #21
   11158:	pop	{r4, pc}
   1115c:	ldr	r0, [pc, #44]	; 11190 <fputs@plt+0xc87c>
   11160:	movw	r2, #342	; 0x156
   11164:	ldr	r1, [pc, #40]	; 11194 <fputs@plt+0xc880>
   11168:	ldr	r3, [pc, #40]	; 11198 <fputs@plt+0xc884>
   1116c:	add	r0, pc, r0
   11170:	add	r1, pc, r1
   11174:	add	r3, pc, r3
   11178:	bl	5af4c <fputs@plt+0x56638>
   1117c:	mvn	r0, #9
   11180:	pop	{r4, pc}
   11184:	andeq	r1, r5, r8, lsr #25
   11188:	andeq	r4, r5, r0, lsr r5
   1118c:	muleq	r5, ip, r0
   11190:	andeq	r4, r5, r4, ror #18
   11194:	andeq	r4, r5, r8, lsl #10
   11198:	andeq	r5, r5, r4, ror r0
   1119c:	push	{r4, lr}
   111a0:	subs	r4, r0, #0
   111a4:	beq	1121c <fputs@plt+0xc908>
   111a8:	bl	e678 <fputs@plt+0x9d64>
   111ac:	cmp	r0, #0
   111b0:	bne	111f4 <fputs@plt+0xc8e0>
   111b4:	ldr	r3, [r4, #104]	; 0x68
   111b8:	cmp	r3, #0
   111bc:	beq	111ec <fputs@plt+0xc8d8>
   111c0:	ldr	r3, [r4, #108]	; 0x6c
   111c4:	cmp	r3, #0
   111c8:	beq	111ec <fputs@plt+0xc8d8>
   111cc:	ldr	r3, [r4, #112]	; 0x70
   111d0:	cmp	r3, #0
   111d4:	beq	111ec <fputs@plt+0xc8d8>
   111d8:	ldr	r3, [r3, #32]
   111dc:	cmp	r3, #0
   111e0:	beq	111ec <fputs@plt+0xc8d8>
   111e4:	str	r0, [r4, #112]	; 0x70
   111e8:	pop	{r4, pc}
   111ec:	mov	r0, r3
   111f0:	pop	{r4, pc}
   111f4:	ldr	r0, [pc, #72]	; 11244 <fputs@plt+0xc930>
   111f8:	movw	r2, #361	; 0x169
   111fc:	ldr	r1, [pc, #68]	; 11248 <fputs@plt+0xc934>
   11200:	ldr	r3, [pc, #68]	; 1124c <fputs@plt+0xc938>
   11204:	add	r0, pc, r0
   11208:	add	r1, pc, r1
   1120c:	add	r3, pc, r3
   11210:	bl	5af4c <fputs@plt+0x56638>
   11214:	mvn	r0, #9
   11218:	pop	{r4, pc}
   1121c:	ldr	r0, [pc, #44]	; 11250 <fputs@plt+0xc93c>
   11220:	mov	r2, #360	; 0x168
   11224:	ldr	r1, [pc, #40]	; 11254 <fputs@plt+0xc940>
   11228:	ldr	r3, [pc, #40]	; 11258 <fputs@plt+0xc944>
   1122c:	add	r0, pc, r0
   11230:	add	r1, pc, r1
   11234:	add	r3, pc, r3
   11238:	bl	5af4c <fputs@plt+0x56638>
   1123c:	mvn	r0, #21
   11240:	pop	{r4, pc}
   11244:	andeq	r4, r5, ip, asr #17
   11248:	andeq	r4, r5, r0, ror r4
   1124c:	andeq	r4, r5, r8, ror r3
   11250:	andeq	r1, r5, r0, asr #23
   11254:	andeq	r4, r5, r8, asr #8
   11258:	andeq	r4, r5, r0, asr r3
   1125c:	cmp	r0, #0
   11260:	push	{r3, lr}
   11264:	beq	11274 <fputs@plt+0xc960>
   11268:	ldr	r0, [r0, #104]	; 0x68
   1126c:	pop	{r3, lr}
   11270:	b	d4a8 <fputs@plt+0x8b94>
   11274:	ldr	r0, [pc, #24]	; 11294 <fputs@plt+0xc980>
   11278:	movw	r2, #425	; 0x1a9
   1127c:	ldr	r1, [pc, #20]	; 11298 <fputs@plt+0xc984>
   11280:	ldr	r3, [pc, #20]	; 1129c <fputs@plt+0xc988>
   11284:	add	r0, pc, r0
   11288:	add	r1, pc, r1
   1128c:	add	r3, pc, r3
   11290:	bl	5ac34 <fputs@plt+0x56320>
   11294:	andeq	r1, r5, r8, ror #22
   11298:	strdeq	r4, [r5], -r0
   1129c:	andeq	r4, r5, r8, ror #6
   112a0:	push	{r4, lr}
   112a4:	subs	r4, r0, #0
   112a8:	popeq	{r4, pc}
   112ac:	ldr	r0, [r4, #104]	; 0x68
   112b0:	cmp	r0, #0
   112b4:	beq	112bc <fputs@plt+0xc9a8>
   112b8:	bl	d3cc <fputs@plt+0x8ab8>
   112bc:	mov	r3, #0
   112c0:	mov	r0, r4
   112c4:	str	r3, [r4, #112]	; 0x70
   112c8:	str	r3, [r4, #108]	; 0x6c
   112cc:	str	r3, [r4, #104]	; 0x68
   112d0:	pop	{r4, lr}
   112d4:	b	e714 <fputs@plt+0x9e00>
   112d8:	mov	r1, #1
   112dc:	b	101b0 <fputs@plt+0xb89c>
   112e0:	mov	r1, #0
   112e4:	b	101b0 <fputs@plt+0xb89c>
   112e8:	mov	r1, #1
   112ec:	b	109c0 <fputs@plt+0xc0ac>
   112f0:	mov	r1, #0
   112f4:	b	109c0 <fputs@plt+0xc0ac>
   112f8:	ldr	r3, [pc, #432]	; 114b0 <fputs@plt+0xcb9c>
   112fc:	ldr	r2, [pc, #432]	; 114b4 <fputs@plt+0xcba0>
   11300:	add	r3, pc, r3
   11304:	push	{r4, r5, r6, r7, lr}
   11308:	subs	r6, r0, #0
   1130c:	ldr	r4, [r3, r2]
   11310:	sub	sp, sp, #124	; 0x7c
   11314:	mov	r5, r1
   11318:	ldr	r3, [r4]
   1131c:	str	r3, [sp, #116]	; 0x74
   11320:	beq	11488 <fputs@plt+0xcb74>
   11324:	bl	e678 <fputs@plt+0x9d64>
   11328:	cmp	r0, #0
   1132c:	bne	11460 <fputs@plt+0xcb4c>
   11330:	cmp	r5, #0
   11334:	beq	11438 <fputs@plt+0xcb24>
   11338:	ldr	r0, [r6, #88]	; 0x58
   1133c:	cmp	r0, #0
   11340:	beq	1142c <fputs@plt+0xcb18>
   11344:	ldrd	r2, [r0, #176]	; 0xb0
   11348:	orrs	r1, r2, r3
   1134c:	beq	1142c <fputs@plt+0xcb18>
   11350:	add	ip, sp, #40	; 0x28
   11354:	mov	r1, #3
   11358:	str	ip, [sp]
   1135c:	bl	14d88 <fputs@plt+0x10474>
   11360:	cmp	r0, #0
   11364:	blt	11414 <fputs@plt+0xcb00>
   11368:	ldr	r3, [r6, #88]	; 0x58
   1136c:	add	r7, sp, #80	; 0x50
   11370:	add	r6, sp, #44	; 0x2c
   11374:	ldr	ip, [r3, #160]	; 0xa0
   11378:	str	r7, [sp]
   1137c:	ldr	r1, [ip, #76]	; 0x4c
   11380:	ldr	r2, [ip, #80]	; 0x50
   11384:	ldr	r3, [ip, #84]	; 0x54
   11388:	ldr	r0, [ip, #72]	; 0x48
   1138c:	bl	49e78 <fputs@plt+0x45564>
   11390:	ldr	ip, [sp, #40]	; 0x28
   11394:	str	r6, [sp]
   11398:	ldr	r1, [ip, #44]	; 0x2c
   1139c:	ldr	r2, [ip, #48]	; 0x30
   113a0:	ldr	r3, [ip, #52]	; 0x34
   113a4:	ldr	r0, [ip, #40]	; 0x28
   113a8:	bl	49e78 <fputs@plt+0x45564>
   113ac:	ldr	ip, [sp, #40]	; 0x28
   113b0:	mov	r0, r5
   113b4:	ldr	r2, [pc, #252]	; 114b8 <fputs@plt+0xcba4>
   113b8:	mov	r3, r7
   113bc:	mov	r1, #1
   113c0:	ldr	r5, [ip, #16]
   113c4:	add	r2, pc, r2
   113c8:	ldr	lr, [ip, #20]
   113cc:	str	r6, [sp, #8]
   113d0:	stm	sp, {r5, lr}
   113d4:	ldr	r5, [ip, #32]
   113d8:	ldr	lr, [ip, #36]	; 0x24
   113dc:	str	r5, [sp, #16]
   113e0:	str	lr, [sp, #20]
   113e4:	ldr	lr, [ip, #28]
   113e8:	ldr	r5, [ip, #24]
   113ec:	str	lr, [sp, #28]
   113f0:	str	r5, [sp, #24]
   113f4:	ldr	lr, [ip, #56]	; 0x38
   113f8:	ldr	ip, [ip, #60]	; 0x3c
   113fc:	str	lr, [sp, #32]
   11400:	str	ip, [sp, #36]	; 0x24
   11404:	bl	41ac <__asprintf_chk@plt>
   11408:	cmp	r0, #0
   1140c:	movge	r0, #0
   11410:	mvnlt	r0, #11
   11414:	ldr	r2, [sp, #116]	; 0x74
   11418:	ldr	r3, [r4]
   1141c:	cmp	r2, r3
   11420:	bne	11434 <fputs@plt+0xcb20>
   11424:	add	sp, sp, #124	; 0x7c
   11428:	pop	{r4, r5, r6, r7, pc}
   1142c:	mvn	r0, #98	; 0x62
   11430:	b	11414 <fputs@plt+0xcb00>
   11434:	bl	453c <__stack_chk_fail@plt>
   11438:	ldr	r0, [pc, #124]	; 114bc <fputs@plt+0xcba8>
   1143c:	movw	r2, #914	; 0x392
   11440:	ldr	r1, [pc, #120]	; 114c0 <fputs@plt+0xcbac>
   11444:	ldr	r3, [pc, #120]	; 114c4 <fputs@plt+0xcbb0>
   11448:	add	r0, pc, r0
   1144c:	add	r1, pc, r1
   11450:	add	r3, pc, r3
   11454:	bl	5af4c <fputs@plt+0x56638>
   11458:	mvn	r0, #21
   1145c:	b	11414 <fputs@plt+0xcb00>
   11460:	ldr	r0, [pc, #96]	; 114c8 <fputs@plt+0xcbb4>
   11464:	movw	r2, #913	; 0x391
   11468:	ldr	r1, [pc, #92]	; 114cc <fputs@plt+0xcbb8>
   1146c:	ldr	r3, [pc, #92]	; 114d0 <fputs@plt+0xcbbc>
   11470:	add	r0, pc, r0
   11474:	add	r1, pc, r1
   11478:	add	r3, pc, r3
   1147c:	bl	5af4c <fputs@plt+0x56638>
   11480:	mvn	r0, #9
   11484:	b	11414 <fputs@plt+0xcb00>
   11488:	ldr	r0, [pc, #68]	; 114d4 <fputs@plt+0xcbc0>
   1148c:	mov	r2, #912	; 0x390
   11490:	ldr	r1, [pc, #64]	; 114d8 <fputs@plt+0xcbc4>
   11494:	ldr	r3, [pc, #64]	; 114dc <fputs@plt+0xcbc8>
   11498:	add	r0, pc, r0
   1149c:	add	r1, pc, r1
   114a0:	add	r3, pc, r3
   114a4:	bl	5af4c <fputs@plt+0x56638>
   114a8:	mvn	r0, #21
   114ac:	b	11414 <fputs@plt+0xcb00>
   114b0:	muleq	r7, r0, r8
   114b4:	andeq	r0, r0, r0, lsr r4
   114b8:	andeq	r4, r5, r4, ror #16
   114bc:	andeq	r3, r5, r8, asr #30
   114c0:	andeq	r4, r5, ip, lsr #4
   114c4:	andeq	r4, r5, r8, lsl lr
   114c8:	andeq	r4, r5, r0, ror #12
   114cc:	andeq	r4, r5, r4, lsl #4
   114d0:	strdeq	r4, [r5], -r0
   114d4:	andeq	r1, r5, r4, asr r9
   114d8:	ldrdeq	r4, [r5], -ip
   114dc:	andeq	r4, r5, r8, asr #27
   114e0:	ldr	r3, [pc, #1092]	; 1192c <fputs@plt+0xd018>
   114e4:	ldr	r2, [pc, #1092]	; 11930 <fputs@plt+0xd01c>
   114e8:	add	r3, pc, r3
   114ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114f0:	subs	r8, r0, #0
   114f4:	ldr	r2, [r3, r2]
   114f8:	sub	sp, sp, #132	; 0x84
   114fc:	mov	r6, r1
   11500:	ldr	r3, [r2]
   11504:	str	r2, [sp, #4]
   11508:	str	r3, [sp, #124]	; 0x7c
   1150c:	beq	11904 <fputs@plt+0xcff0>
   11510:	bl	e678 <fputs@plt+0x9d64>
   11514:	subs	r7, r0, #0
   11518:	bne	118dc <fputs@plt+0xcfc8>
   1151c:	cmp	r6, #0
   11520:	beq	11658 <fputs@plt+0xcd44>
   11524:	ldrb	r3, [r6]
   11528:	cmp	r3, #0
   1152c:	beq	11658 <fputs@plt+0xcd44>
   11530:	add	r4, sp, #128	; 0x80
   11534:	add	r5, sp, #52	; 0x34
   11538:	ldr	r2, [pc, #1012]	; 11934 <fputs@plt+0xd020>
   1153c:	mov	r3, r7
   11540:	str	r6, [r4, #-80]!	; 0xffffffb0
   11544:	mov	r1, r5
   11548:	mov	r0, r4
   1154c:	add	r2, pc, r2
   11550:	bl	4f420 <fputs@plt+0x4ab0c>
   11554:	subs	sl, r0, #0
   11558:	beq	11678 <fputs@plt+0xcd64>
   1155c:	ldr	r1, [sp, #52]	; 0x34
   11560:	cmp	r1, #1
   11564:	bls	11678 <fputs@plt+0xcd64>
   11568:	ldrb	r3, [sl, #1]
   1156c:	cmp	r3, #61	; 0x3d
   11570:	bne	11678 <fputs@plt+0xcd64>
   11574:	ldr	r2, [pc, #956]	; 11938 <fputs@plt+0xd024>
   11578:	add	r3, sp, #80	; 0x50
   1157c:	ldr	ip, [pc, #952]	; 1193c <fputs@plt+0xd028>
   11580:	mov	r9, r7
   11584:	add	r2, pc, r2
   11588:	str	r2, [sp, #12]
   1158c:	ldr	r2, [pc, #940]	; 11940 <fputs@plt+0xd02c>
   11590:	add	ip, pc, ip
   11594:	str	r7, [sp, #32]
   11598:	add	r2, pc, r2
   1159c:	str	r7, [sp, #28]
   115a0:	str	r7, [sp, #8]
   115a4:	str	r7, [sp, #24]
   115a8:	mov	fp, r2
   115ac:	str	r3, [sp, #16]
   115b0:	str	r7, [sp, #36]	; 0x24
   115b4:	mov	r7, sl
   115b8:	ldr	r3, [pc, #900]	; 11944 <fputs@plt+0xd030>
   115bc:	mov	r0, r7
   115c0:	str	r8, [sp, #44]	; 0x2c
   115c4:	mov	sl, ip
   115c8:	add	r3, pc, r3
   115cc:	str	r2, [sp, #40]	; 0x28
   115d0:	str	r3, [sp, #20]
   115d4:	bl	4098 <__strndup@plt>
   115d8:	ldr	r6, [pc, #872]	; 11948 <fputs@plt+0xd034>
   115dc:	add	r6, pc, r6
   115e0:	subs	r8, r0, #0
   115e4:	beq	11728 <fputs@plt+0xce14>
   115e8:	ldrb	r3, [r7]
   115ec:	sub	r3, r3, #98	; 0x62
   115f0:	cmp	r3, #22
   115f4:	addls	pc, pc, r3, lsl #2
   115f8:	b	116dc <fputs@plt+0xcdc8>
   115fc:	b	1177c <fputs@plt+0xce68>
   11600:	b	116dc <fputs@plt+0xcdc8>
   11604:	b	116dc <fputs@plt+0xcdc8>
   11608:	b	116dc <fputs@plt+0xcdc8>
   1160c:	b	116dc <fputs@plt+0xcdc8>
   11610:	b	116dc <fputs@plt+0xcdc8>
   11614:	b	116dc <fputs@plt+0xcdc8>
   11618:	b	1175c <fputs@plt+0xce48>
   1161c:	b	116dc <fputs@plt+0xcdc8>
   11620:	b	116dc <fputs@plt+0xcdc8>
   11624:	b	116dc <fputs@plt+0xcdc8>
   11628:	b	11798 <fputs@plt+0xce84>
   1162c:	b	116dc <fputs@plt+0xcdc8>
   11630:	b	116dc <fputs@plt+0xcdc8>
   11634:	b	116dc <fputs@plt+0xcdc8>
   11638:	b	116dc <fputs@plt+0xcdc8>
   1163c:	b	116dc <fputs@plt+0xcdc8>
   11640:	b	11730 <fputs@plt+0xce1c>
   11644:	b	116c0 <fputs@plt+0xcdac>
   11648:	b	116dc <fputs@plt+0xcdc8>
   1164c:	b	116dc <fputs@plt+0xcdc8>
   11650:	b	116dc <fputs@plt+0xcdc8>
   11654:	b	11698 <fputs@plt+0xcd84>
   11658:	ldr	r0, [pc, #748]	; 1194c <fputs@plt+0xd038>
   1165c:	mov	r2, #952	; 0x3b8
   11660:	ldr	r1, [pc, #744]	; 11950 <fputs@plt+0xd03c>
   11664:	ldr	r3, [pc, #744]	; 11954 <fputs@plt+0xd040>
   11668:	add	r0, pc, r0
   1166c:	add	r1, pc, r1
   11670:	add	r3, pc, r3
   11674:	bl	5af4c <fputs@plt+0x56638>
   11678:	mvn	r0, #21
   1167c:	ldr	r1, [sp, #4]
   11680:	ldr	r2, [sp, #124]	; 0x7c
   11684:	ldr	r3, [r1]
   11688:	cmp	r2, r3
   1168c:	bne	118d8 <fputs@plt+0xcfc4>
   11690:	add	sp, sp, #132	; 0x84
   11694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11698:	add	r0, r8, #2
   1169c:	ldr	r1, [sp, #12]
   116a0:	add	r2, sp, #80	; 0x50
   116a4:	bl	42b4 <sscanf@plt>
   116a8:	cmp	r0, #1
   116ac:	beq	117b8 <fputs@plt+0xcea4>
   116b0:	mov	r0, r8
   116b4:	bl	4140 <free@plt>
   116b8:	mvn	r0, #21
   116bc:	b	1167c <fputs@plt+0xcd68>
   116c0:	add	r0, r8, #2
   116c4:	mov	r1, fp
   116c8:	add	r2, sp, #72	; 0x48
   116cc:	bl	42b4 <sscanf@plt>
   116d0:	cmp	r0, #1
   116d4:	bne	116b0 <fputs@plt+0xcd9c>
   116d8:	str	r0, [sp, #32]
   116dc:	mov	r0, r8
   116e0:	bl	4140 <free@plt>
   116e4:	mov	r0, r4
   116e8:	mov	r1, r5
   116ec:	mov	r2, r6
   116f0:	mov	r3, #0
   116f4:	bl	4f420 <fputs@plt+0x4ab0c>
   116f8:	subs	r7, r0, #0
   116fc:	beq	117c0 <fputs@plt+0xceac>
   11700:	ldr	r1, [sp, #52]	; 0x34
   11704:	cmp	r1, #1
   11708:	bls	11678 <fputs@plt+0xcd64>
   1170c:	ldrb	r2, [r7, #1]
   11710:	cmp	r2, #61	; 0x3d
   11714:	bne	11678 <fputs@plt+0xcd64>
   11718:	mov	r0, r7
   1171c:	bl	4098 <__strndup@plt>
   11720:	subs	r8, r0, #0
   11724:	bne	115e8 <fputs@plt+0xccd4>
   11728:	mvn	r0, #11
   1172c:	b	1167c <fputs@plt+0xcd68>
   11730:	add	r0, r8, #2
   11734:	add	r1, sp, #88	; 0x58
   11738:	bl	49f0c <fputs@plt+0x455f8>
   1173c:	mov	r9, #1
   11740:	mov	r7, r0
   11744:	mov	r0, r8
   11748:	bl	4140 <free@plt>
   1174c:	cmp	r7, #0
   11750:	bge	116e4 <fputs@plt+0xcdd0>
   11754:	mov	r0, r7
   11758:	b	1167c <fputs@plt+0xcd68>
   1175c:	add	r0, r8, #2
   11760:	ldr	r1, [sp, #20]
   11764:	add	r2, sp, #56	; 0x38
   11768:	bl	42b4 <sscanf@plt>
   1176c:	cmp	r0, #1
   11770:	bne	116b0 <fputs@plt+0xcd9c>
   11774:	str	r0, [sp, #24]
   11778:	b	116dc <fputs@plt+0xcdc8>
   1177c:	add	r1, sp, #104	; 0x68
   11780:	add	r0, r8, #2
   11784:	bl	49f0c <fputs@plt+0x455f8>
   11788:	mov	r1, #1
   1178c:	str	r1, [sp, #8]
   11790:	mov	r7, r0
   11794:	b	11744 <fputs@plt+0xce30>
   11798:	add	r0, r8, #2
   1179c:	mov	r1, sl
   117a0:	add	r2, sp, #64	; 0x40
   117a4:	bl	42b4 <sscanf@plt>
   117a8:	cmp	r0, #1
   117ac:	bne	116b0 <fputs@plt+0xcd9c>
   117b0:	str	r0, [sp, #28]
   117b4:	b	116dc <fputs@plt+0xcdc8>
   117b8:	str	r0, [sp, #36]	; 0x24
   117bc:	b	116dc <fputs@plt+0xcdc8>
   117c0:	ldr	r1, [sp, #24]
   117c4:	eor	r3, r9, #1
   117c8:	ldr	r7, [sp, #36]	; 0x24
   117cc:	eor	r2, r1, #1
   117d0:	ldr	r8, [sp, #44]	; 0x2c
   117d4:	orr	r3, r3, r2
   117d8:	tst	r3, #255	; 0xff
   117dc:	beq	118b0 <fputs@plt+0xcf9c>
   117e0:	ldr	r2, [sp, #28]
   117e4:	ldr	r1, [sp, #8]
   117e8:	eor	r3, r2, #1
   117ec:	eor	r2, r1, #1
   117f0:	orr	r3, r3, r2
   117f4:	tst	r3, #255	; 0xff
   117f8:	beq	118b8 <fputs@plt+0xcfa4>
   117fc:	ldr	r2, [sp, #32]
   11800:	cmp	r2, #0
   11804:	beq	11678 <fputs@plt+0xcd64>
   11808:	mov	r0, r8
   1180c:	bl	e7e4 <fputs@plt+0x9ed0>
   11810:	mov	r3, #3
   11814:	str	r3, [r8, #16]
   11818:	ldrd	r2, [sp, #72]	; 0x48
   1181c:	mov	r1, #1
   11820:	strb	r1, [r8, #21]
   11824:	strd	r2, [r8, #48]	; 0x30
   11828:	ldr	r1, [sp, #24]
   1182c:	and	r9, r9, r1
   11830:	tst	r9, #255	; 0xff
   11834:	beq	11858 <fputs@plt+0xcf44>
   11838:	add	r3, sp, #88	; 0x58
   1183c:	ldrd	r4, [sp, #56]	; 0x38
   11840:	add	ip, r8, #32
   11844:	mov	r6, #1
   11848:	ldm	r3, {r0, r1, r2, r3}
   1184c:	strd	r4, [r8, #24]
   11850:	stm	ip, {r0, r1, r2, r3}
   11854:	strb	r6, [r8, #20]
   11858:	ldr	r2, [sp, #28]
   1185c:	ldr	r3, [sp, #8]
   11860:	and	sl, r2, r3
   11864:	tst	sl, #255	; 0xff
   11868:	beq	1188c <fputs@plt+0xcf78>
   1186c:	add	r3, sp, #104	; 0x68
   11870:	ldrd	r4, [sp, #64]	; 0x40
   11874:	add	ip, r8, #64	; 0x40
   11878:	mov	r6, #1
   1187c:	ldm	r3, {r0, r1, r2, r3}
   11880:	strd	r4, [r8, #56]	; 0x38
   11884:	stm	ip, {r0, r1, r2, r3}
   11888:	strb	r6, [r8, #22]
   1188c:	cmp	r7, #0
   11890:	moveq	r0, r7
   11894:	beq	1167c <fputs@plt+0xcd68>
   11898:	ldrd	r2, [sp, #80]	; 0x50
   1189c:	mov	r1, #1
   118a0:	mov	r0, #0
   118a4:	strb	r1, [r8, #23]
   118a8:	strd	r2, [r8, #80]	; 0x50
   118ac:	b	1167c <fputs@plt+0xcd68>
   118b0:	mov	r9, #1
   118b4:	str	r9, [sp, #24]
   118b8:	mov	r0, r8
   118bc:	bl	e7e4 <fputs@plt+0x9ed0>
   118c0:	ldr	r3, [sp, #32]
   118c4:	cmp	r3, #0
   118c8:	mov	r3, #3
   118cc:	str	r3, [r8, #16]
   118d0:	beq	11828 <fputs@plt+0xcf14>
   118d4:	b	11818 <fputs@plt+0xcf04>
   118d8:	bl	453c <__stack_chk_fail@plt>
   118dc:	ldr	r0, [pc, #116]	; 11958 <fputs@plt+0xd044>
   118e0:	movw	r2, #951	; 0x3b7
   118e4:	ldr	r1, [pc, #112]	; 1195c <fputs@plt+0xd048>
   118e8:	ldr	r3, [pc, #112]	; 11960 <fputs@plt+0xd04c>
   118ec:	add	r0, pc, r0
   118f0:	add	r1, pc, r1
   118f4:	add	r3, pc, r3
   118f8:	bl	5af4c <fputs@plt+0x56638>
   118fc:	mvn	r0, #9
   11900:	b	1167c <fputs@plt+0xcd68>
   11904:	ldr	r0, [pc, #88]	; 11964 <fputs@plt+0xd050>
   11908:	movw	r2, #950	; 0x3b6
   1190c:	ldr	r1, [pc, #84]	; 11968 <fputs@plt+0xd054>
   11910:	ldr	r3, [pc, #84]	; 1196c <fputs@plt+0xd058>
   11914:	add	r0, pc, r0
   11918:	add	r1, pc, r1
   1191c:	add	r3, pc, r3
   11920:	bl	5af4c <fputs@plt+0x56638>
   11924:	mvn	r0, #21
   11928:	b	1167c <fputs@plt+0xcd68>
   1192c:	andeq	sl, r7, r8, lsr #13
   11930:	andeq	r0, r0, r0, lsr r4
   11934:	andeq	r4, r5, ip, lsl #14
   11938:	andeq	r4, r5, ip, asr #13
   1193c:	andeq	r4, r5, r0, asr #13
   11940:			; <UNDEFINED> instruction: 0x000546b8
   11944:	andeq	r4, r5, r8, lsl #13
   11948:	andeq	r4, r5, ip, ror r6
   1194c:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   11950:	andeq	r4, r5, ip
   11954:	andeq	r4, r5, r0, ror #24
   11958:	andeq	r4, r5, r4, ror #3
   1195c:	andeq	r3, r5, r8, lsl #27
   11960:	ldrdeq	r4, [r5], -ip
   11964:	ldrdeq	r1, [r5], -r8
   11968:	andeq	r3, r5, r0, ror #26
   1196c:			; <UNDEFINED> instruction: 0x000549b4
   11970:	push	{r3, r4, r5, r6, r7, lr}
   11974:	subs	r6, r0, #0
   11978:	mov	r4, r2
   1197c:	mov	r5, r3
   11980:	beq	119b4 <fputs@plt+0xd0a0>
   11984:	bl	e678 <fputs@plt+0x9d64>
   11988:	subs	r7, r0, #0
   1198c:	bne	119dc <fputs@plt+0xd0c8>
   11990:	mov	r0, r6
   11994:	bl	e7e4 <fputs@plt+0x9ed0>
   11998:	mov	r2, #3
   1199c:	mov	r3, #1
   119a0:	mov	r0, r7
   119a4:	strd	r4, [r6, #48]	; 0x30
   119a8:	str	r2, [r6, #16]
   119ac:	strb	r3, [r6, #21]
   119b0:	pop	{r3, r4, r5, r6, r7, pc}
   119b4:	ldr	r0, [pc, #72]	; 11a04 <fputs@plt+0xd0f0>
   119b8:	movw	r2, #1138	; 0x472
   119bc:	ldr	r1, [pc, #68]	; 11a08 <fputs@plt+0xd0f4>
   119c0:	ldr	r3, [pc, #68]	; 11a0c <fputs@plt+0xd0f8>
   119c4:	add	r0, pc, r0
   119c8:	add	r1, pc, r1
   119cc:	add	r3, pc, r3
   119d0:	bl	5af4c <fputs@plt+0x56638>
   119d4:	mvn	r0, #21
   119d8:	pop	{r3, r4, r5, r6, r7, pc}
   119dc:	ldr	r0, [pc, #44]	; 11a10 <fputs@plt+0xd0fc>
   119e0:	movw	r2, #1139	; 0x473
   119e4:	ldr	r1, [pc, #40]	; 11a14 <fputs@plt+0xd100>
   119e8:	ldr	r3, [pc, #40]	; 11a18 <fputs@plt+0xd104>
   119ec:	add	r0, pc, r0
   119f0:	add	r1, pc, r1
   119f4:	add	r3, pc, r3
   119f8:	bl	5af4c <fputs@plt+0x56638>
   119fc:	mvn	r0, #9
   11a00:	pop	{r3, r4, r5, r6, r7, pc}
   11a04:	andeq	r1, r5, r8, lsr #8
   11a08:			; <UNDEFINED> instruction: 0x00053cb0
   11a0c:	andeq	r4, r5, r0, asr #20
   11a10:	andeq	r4, r5, r4, ror #1
   11a14:	andeq	r3, r5, r8, lsl #25
   11a18:	andeq	r4, r5, r8, lsl sl
   11a1c:	push	{r3, r4, r5, lr}
   11a20:	subs	r4, r0, #0
   11a24:	beq	11a48 <fputs@plt+0xd134>
   11a28:	bl	e678 <fputs@plt+0x9d64>
   11a2c:	subs	r5, r0, #0
   11a30:	bne	11a70 <fputs@plt+0xd15c>
   11a34:	mov	r0, r4
   11a38:	bl	e7e4 <fputs@plt+0x9ed0>
   11a3c:	mov	r0, r5
   11a40:	str	r5, [r4, #16]
   11a44:	pop	{r3, r4, r5, pc}
   11a48:	ldr	r0, [pc, #72]	; 11a98 <fputs@plt+0xd184>
   11a4c:	movw	r2, #1150	; 0x47e
   11a50:	ldr	r1, [pc, #68]	; 11a9c <fputs@plt+0xd188>
   11a54:	ldr	r3, [pc, #68]	; 11aa0 <fputs@plt+0xd18c>
   11a58:	add	r0, pc, r0
   11a5c:	add	r1, pc, r1
   11a60:	add	r3, pc, r3
   11a64:	bl	5af4c <fputs@plt+0x56638>
   11a68:	mvn	r0, #21
   11a6c:	pop	{r3, r4, r5, pc}
   11a70:	ldr	r0, [pc, #44]	; 11aa4 <fputs@plt+0xd190>
   11a74:	movw	r2, #1151	; 0x47f
   11a78:	ldr	r1, [pc, #40]	; 11aa8 <fputs@plt+0xd194>
   11a7c:	ldr	r3, [pc, #40]	; 11aac <fputs@plt+0xd198>
   11a80:	add	r0, pc, r0
   11a84:	add	r1, pc, r1
   11a88:	add	r3, pc, r3
   11a8c:	bl	5af4c <fputs@plt+0x56638>
   11a90:	mvn	r0, #9
   11a94:	pop	{r3, r4, r5, pc}
   11a98:	muleq	r5, r4, r3
   11a9c:	andeq	r3, r5, ip, lsl ip
   11aa0:	andeq	r4, r5, r0, lsl sl
   11aa4:	andeq	r4, r5, r0, asr r0
   11aa8:	strdeq	r3, [r5], -r4
   11aac:	andeq	r4, r5, r8, ror #19
   11ab0:	push	{r3, r4, r5, lr}
   11ab4:	subs	r4, r0, #0
   11ab8:	beq	11ae0 <fputs@plt+0xd1cc>
   11abc:	bl	e678 <fputs@plt+0x9d64>
   11ac0:	subs	r5, r0, #0
   11ac4:	bne	11b08 <fputs@plt+0xd1f4>
   11ac8:	mov	r0, r4
   11acc:	bl	e7e4 <fputs@plt+0x9ed0>
   11ad0:	mov	r3, #1
   11ad4:	mov	r0, r5
   11ad8:	str	r3, [r4, #16]
   11adc:	pop	{r3, r4, r5, pc}
   11ae0:	ldr	r0, [pc, #72]	; 11b30 <fputs@plt+0xd21c>
   11ae4:	movw	r2, #1160	; 0x488
   11ae8:	ldr	r1, [pc, #68]	; 11b34 <fputs@plt+0xd220>
   11aec:	ldr	r3, [pc, #68]	; 11b38 <fputs@plt+0xd224>
   11af0:	add	r0, pc, r0
   11af4:	add	r1, pc, r1
   11af8:	add	r3, pc, r3
   11afc:	bl	5af4c <fputs@plt+0x56638>
   11b00:	mvn	r0, #21
   11b04:	pop	{r3, r4, r5, pc}
   11b08:	ldr	r0, [pc, #44]	; 11b3c <fputs@plt+0xd228>
   11b0c:	movw	r2, #1161	; 0x489
   11b10:	ldr	r1, [pc, #40]	; 11b40 <fputs@plt+0xd22c>
   11b14:	ldr	r3, [pc, #40]	; 11b44 <fputs@plt+0xd230>
   11b18:	add	r0, pc, r0
   11b1c:	add	r1, pc, r1
   11b20:	add	r3, pc, r3
   11b24:	bl	5af4c <fputs@plt+0x56638>
   11b28:	mvn	r0, #9
   11b2c:	pop	{r3, r4, r5, pc}
   11b30:	strdeq	r1, [r5], -ip
   11b34:	andeq	r3, r5, r4, lsl #23
   11b38:	andeq	r3, r5, ip, lsr #22
   11b3c:			; <UNDEFINED> instruction: 0x00053fb8
   11b40:	andeq	r3, r5, ip, asr fp
   11b44:	andeq	r3, r5, r4, lsl #22
   11b48:	push	{r4, r5, r6, lr}
   11b4c:	subs	r4, r0, #0
   11b50:	sub	sp, sp, #16
   11b54:	beq	11c44 <fputs@plt+0xd330>
   11b58:	bl	112a0 <fputs@plt+0xc98c>
   11b5c:	b	11b64 <fputs@plt+0xd250>
   11b60:	bl	14a9c <fputs@plt+0x10188>
   11b64:	ldr	r0, [r4, #8]
   11b68:	bl	58964 <fputs@plt+0x54050>
   11b6c:	cmp	r0, #0
   11b70:	bne	11b60 <fputs@plt+0xd24c>
   11b74:	ldr	r0, [r4, #8]
   11b78:	bl	5831c <fputs@plt+0x53a08>
   11b7c:	b	11b84 <fputs@plt+0xd270>
   11b80:	bl	e1dc <fputs@plt+0x98c8>
   11b84:	ldr	r0, [r4, #180]	; 0xb4
   11b88:	bl	588a8 <fputs@plt+0x53f94>
   11b8c:	subs	r1, r0, #0
   11b90:	mov	r0, r4
   11b94:	bne	11b80 <fputs@plt+0xd26c>
   11b98:	b	11ba0 <fputs@plt+0xd28c>
   11b9c:	bl	e1dc <fputs@plt+0x98c8>
   11ba0:	ldr	r0, [r4, #184]	; 0xb8
   11ba4:	bl	588a8 <fputs@plt+0x53f94>
   11ba8:	subs	r5, r0, #0
   11bac:	mov	r0, r4
   11bb0:	mov	r1, r5
   11bb4:	bne	11b9c <fputs@plt+0xd288>
   11bb8:	ldr	r0, [r4, #180]	; 0xb4
   11bbc:	bl	5831c <fputs@plt+0x53a08>
   11bc0:	ldr	r0, [r4, #184]	; 0xb8
   11bc4:	bl	5831c <fputs@plt+0x53a08>
   11bc8:	ldr	r0, [r4, #120]	; 0x78
   11bcc:	bl	4ec84 <fputs@plt+0x4a370>
   11bd0:	ldr	r6, [r4, #12]
   11bd4:	cmp	r6, #0
   11bd8:	beq	11c04 <fputs@plt+0xd2f0>
   11bdc:	bl	5b610 <fputs@plt+0x56cfc>
   11be0:	cmp	r0, #6
   11be4:	bgt	11c4c <fputs@plt+0xd338>
   11be8:	mov	r0, r6
   11bec:	bl	21c6c <fputs@plt+0x1d358>
   11bf0:	ldr	r0, [r4, #188]	; 0xbc
   11bf4:	bl	58964 <fputs@plt+0x54050>
   11bf8:	cmp	r0, #0
   11bfc:	beq	11c14 <fputs@plt+0xd300>
   11c00:	bl	4140 <free@plt>
   11c04:	ldr	r0, [r4, #188]	; 0xbc
   11c08:	bl	58964 <fputs@plt+0x54050>
   11c0c:	cmp	r0, #0
   11c10:	bne	11c00 <fputs@plt+0xd2ec>
   11c14:	ldr	r0, [r4, #188]	; 0xbc
   11c18:	bl	5831c <fputs@plt+0x53a08>
   11c1c:	ldr	r0, [r4]
   11c20:	bl	4140 <free@plt>
   11c24:	ldr	r0, [r4, #4]
   11c28:	bl	4140 <free@plt>
   11c2c:	ldr	r0, [r4, #148]	; 0x94
   11c30:	bl	4140 <free@plt>
   11c34:	mov	r0, r4
   11c38:	add	sp, sp, #16
   11c3c:	pop	{r4, r5, r6, lr}
   11c40:	b	4140 <free@plt>
   11c44:	add	sp, sp, #16
   11c48:	pop	{r4, r5, r6, pc}
   11c4c:	mov	r0, r6
   11c50:	bl	22554 <fputs@plt+0x1dc40>
   11c54:	mov	r6, r0
   11c58:	ldr	r0, [r4, #12]
   11c5c:	bl	22594 <fputs@plt+0x1dc80>
   11c60:	ldr	r2, [pc, #64]	; 11ca8 <fputs@plt+0xd394>
   11c64:	ldr	ip, [pc, #64]	; 11cac <fputs@plt+0xd398>
   11c68:	mov	r1, r5
   11c6c:	add	r2, pc, r2
   11c70:	str	r2, [sp, #4]
   11c74:	ldr	r2, [pc, #52]	; 11cb0 <fputs@plt+0xd39c>
   11c78:	add	ip, pc, ip
   11c7c:	str	r6, [sp, #8]
   11c80:	movw	r3, #1890	; 0x762
   11c84:	str	ip, [sp]
   11c88:	add	r2, pc, r2
   11c8c:	str	r0, [sp, #12]
   11c90:	mov	r0, #7
   11c94:	bl	5ae90 <fputs@plt+0x5657c>
   11c98:	ldr	r6, [r4, #12]
   11c9c:	mov	r0, r6
   11ca0:	bl	21c6c <fputs@plt+0x1d358>
   11ca4:	b	11bf0 <fputs@plt+0xd2dc>
   11ca8:	andeq	r4, r5, r4
   11cac:	andeq	r4, r5, r0, ror r4
   11cb0:	strdeq	r3, [r5], -r0
   11cb4:	push	{r3, r4, r5, r6, r7, lr}
   11cb8:	mov	r7, r0
   11cbc:	mov	r6, r1
   11cc0:	mov	r0, #1
   11cc4:	mov	r1, #192	; 0xc0
   11cc8:	ldr	r5, [pc, #164]	; 11d74 <fputs@plt+0xd460>
   11ccc:	bl	3fcc <calloc@plt>
   11cd0:	add	r5, pc, r5
   11cd4:	subs	r4, r0, #0
   11cd8:	beq	11d6c <fputs@plt+0xd458>
   11cdc:	bl	4668 <getpid@plt>
   11ce0:	cmp	r6, #0
   11ce4:	mvn	r2, #0
   11ce8:	mov	r3, #65536	; 0x10000
   11cec:	str	r7, [r4, #168]	; 0xa8
   11cf0:	str	r2, [r4, #120]	; 0x78
   11cf4:	str	r3, [r4, #176]	; 0xb0
   11cf8:	str	r0, [r4, #116]	; 0x74
   11cfc:	beq	11d14 <fputs@plt+0xd400>
   11d00:	mov	r0, r6
   11d04:	bl	480c <__strdup@plt>
   11d08:	cmp	r0, #0
   11d0c:	str	r0, [r4]
   11d10:	beq	11d64 <fputs@plt+0xd450>
   11d14:	ldr	r3, [pc, #92]	; 11d78 <fputs@plt+0xd464>
   11d18:	ldr	r5, [r5, r3]
   11d1c:	mov	r0, r5
   11d20:	bl	5829c <fputs@plt+0x53988>
   11d24:	str	r0, [r4, #8]
   11d28:	mov	r0, r5
   11d2c:	bl	58294 <fputs@plt+0x53980>
   11d30:	str	r0, [r4, #180]	; 0xb4
   11d34:	bl	21bd0 <fputs@plt+0x1d2bc>
   11d38:	ldr	r3, [r4, #8]
   11d3c:	cmp	r3, #0
   11d40:	str	r0, [r4, #12]
   11d44:	beq	11d64 <fputs@plt+0xd450>
   11d48:	ldr	r3, [r4, #180]	; 0xb4
   11d4c:	cmp	r3, #0
   11d50:	beq	11d64 <fputs@plt+0xd450>
   11d54:	cmp	r0, #0
   11d58:	beq	11d64 <fputs@plt+0xd450>
   11d5c:	mov	r0, r4
   11d60:	pop	{r3, r4, r5, r6, r7, pc}
   11d64:	mov	r0, r4
   11d68:	bl	11b48 <fputs@plt+0xd234>
   11d6c:	mov	r0, #0
   11d70:	pop	{r3, r4, r5, r6, r7, pc}
   11d74:	andeq	r9, r7, r0, asr #29
   11d78:	andeq	r0, r0, r4, lsr r4
   11d7c:	push	{r4, r5, r6, lr}
   11d80:	subs	r6, r0, #0
   11d84:	beq	11e00 <fputs@plt+0xd4ec>
   11d88:	bics	r4, r1, #15
   11d8c:	bne	11dd8 <fputs@plt+0xd4c4>
   11d90:	mov	r0, r1
   11d94:	mov	r1, r4
   11d98:	bl	11cb4 <fputs@plt+0xd3a0>
   11d9c:	subs	r5, r0, #0
   11da0:	beq	11dd0 <fputs@plt+0xd4bc>
   11da4:	bl	feec <fputs@plt+0xb5d8>
   11da8:	subs	r3, r0, #0
   11dac:	strge	r5, [r6]
   11db0:	blt	11dbc <fputs@plt+0xd4a8>
   11db4:	mov	r0, r4
   11db8:	pop	{r4, r5, r6, pc}
   11dbc:	mov	r0, r5
   11dc0:	mov	r4, r3
   11dc4:	bl	11b48 <fputs@plt+0xd234>
   11dc8:	mov	r0, r4
   11dcc:	pop	{r4, r5, r6, pc}
   11dd0:	mvn	r4, #11
   11dd4:	b	11db4 <fputs@plt+0xd4a0>
   11dd8:	ldr	r0, [pc, #72]	; 11e28 <fputs@plt+0xd514>
   11ddc:	movw	r2, #1748	; 0x6d4
   11de0:	ldr	r1, [pc, #68]	; 11e2c <fputs@plt+0xd518>
   11de4:	mvn	r4, #21
   11de8:	ldr	r3, [pc, #64]	; 11e30 <fputs@plt+0xd51c>
   11dec:	add	r0, pc, r0
   11df0:	add	r1, pc, r1
   11df4:	add	r3, pc, r3
   11df8:	bl	5af4c <fputs@plt+0x56638>
   11dfc:	b	11db4 <fputs@plt+0xd4a0>
   11e00:	ldr	r0, [pc, #44]	; 11e34 <fputs@plt+0xd520>
   11e04:	movw	r2, #1747	; 0x6d3
   11e08:	ldr	r1, [pc, #40]	; 11e38 <fputs@plt+0xd524>
   11e0c:	mvn	r4, #21
   11e10:	ldr	r3, [pc, #36]	; 11e3c <fputs@plt+0xd528>
   11e14:	add	r0, pc, r0
   11e18:	add	r1, pc, r1
   11e1c:	add	r3, pc, r3
   11e20:	bl	5af4c <fputs@plt+0x56638>
   11e24:	b	11db4 <fputs@plt+0xd4a0>
   11e28:	andeq	r3, r5, ip, lsr #29
   11e2c:	andeq	r3, r5, r8, lsl #17
   11e30:	andeq	r3, r5, r0, lsl #15
   11e34:	andeq	r3, r5, ip, asr #18
   11e38:	andeq	r3, r5, r0, ror #16
   11e3c:	andeq	r3, r5, r8, asr r7
   11e40:	ldr	r3, [pc, #652]	; 120d4 <fputs@plt+0xd7c0>
   11e44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e48:	add	r3, pc, r3
   11e4c:	add	fp, sp, #32
   11e50:	subs	r4, r1, #0
   11e54:	sub	sp, sp, #44	; 0x2c
   11e58:	ldr	r1, [pc, #632]	; 120d8 <fputs@plt+0xd7c4>
   11e5c:	mov	r5, r2
   11e60:	mov	r2, r3
   11e64:	mov	r3, #0
   11e68:	ldr	r6, [r2, r1]
   11e6c:	mov	r7, r0
   11e70:	str	r3, [fp, #-56]	; 0xffffffc8
   11e74:	str	r3, [fp, #-52]	; 0xffffffcc
   11e78:	ldr	r3, [r6]
   11e7c:	str	r3, [fp, #-40]	; 0xffffffd8
   11e80:	beq	12094 <fputs@plt+0xd780>
   11e84:	cmp	r0, #0
   11e88:	beq	12070 <fputs@plt+0xd75c>
   11e8c:	bics	r8, r5, #5
   11e90:	bne	1204c <fputs@plt+0xd738>
   11e94:	mov	r0, r4
   11e98:	bl	50f4c <fputs@plt+0x4c638>
   11e9c:	cmp	r0, #0
   11ea0:	beq	12020 <fputs@plt+0xd70c>
   11ea4:	mov	r0, r4
   11ea8:	str	r4, [fp, #-44]	; 0xffffffd4
   11eac:	bl	42a8 <strlen@plt>
   11eb0:	ldr	lr, [pc, #548]	; 120dc <fputs@plt+0xd7c8>
   11eb4:	cmp	r4, #0
   11eb8:	add	lr, pc, lr
   11ebc:	add	r0, r0, #37	; 0x25
   11ec0:	bic	ip, r0, #7
   11ec4:	ldm	lr!, {r0, r1, r2, r3}
   11ec8:	sub	sp, sp, ip
   11ecc:	add	r9, sp, #16
   11ed0:	add	sl, r9, #22
   11ed4:	mov	ip, r9
   11ed8:	stmia	ip!, {r0, r1, r2, r3}
   11edc:	ldm	lr, {r0, r1}
   11ee0:	lsr	r3, r1, #16
   11ee4:	str	r0, [ip], #4
   11ee8:	strh	r1, [ip], #2
   11eec:	strb	r3, [ip]
   11ef0:	beq	11f04 <fputs@plt+0xd5f0>
   11ef4:	mov	r0, sl
   11ef8:	mov	r1, r4
   11efc:	bl	3ff0 <stpcpy@plt>
   11f00:	mov	sl, r0
   11f04:	ldr	r1, [pc, #468]	; 120e0 <fputs@plt+0xd7cc>
   11f08:	mov	r2, #0
   11f0c:	strb	r2, [sl]
   11f10:	mov	r0, r9
   11f14:	add	r1, pc, r1
   11f18:	str	r2, [sp, #8]
   11f1c:	str	r1, [sp]
   11f20:	sub	r2, fp, #52	; 0x34
   11f24:	ldr	r1, [pc, #440]	; 120e4 <fputs@plt+0xd7d0>
   11f28:	sub	r3, fp, #56	; 0x38
   11f2c:	str	r2, [sp, #4]
   11f30:	ldr	r2, [pc, #432]	; 120e8 <fputs@plt+0xd7d4>
   11f34:	add	r1, pc, r1
   11f38:	add	r2, pc, r2
   11f3c:	bl	5df0c <fputs@plt+0x595f8>
   11f40:	cmn	r0, #2
   11f44:	ldreq	r0, [fp, #-52]	; 0xffffffcc
   11f48:	mvneq	r8, #111	; 0x6f
   11f4c:	beq	11fc8 <fputs@plt+0xd6b4>
   11f50:	cmp	r0, #0
   11f54:	blt	11ff0 <fputs@plt+0xd6dc>
   11f58:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11f5c:	cmp	r3, #0
   11f60:	ldreq	r0, [fp, #-52]	; 0xffffffcc
   11f64:	mvneq	r8, #60	; 0x3c
   11f68:	beq	11fc8 <fputs@plt+0xd6b4>
   11f6c:	ldr	r4, [fp, #-52]	; 0xffffffcc
   11f70:	ldr	r1, [pc, #372]	; 120ec <fputs@plt+0xd7d8>
   11f74:	mov	r0, r4
   11f78:	add	r1, pc, r1
   11f7c:	bl	4e954 <fputs@plt+0x4a040>
   11f80:	cmp	r0, #0
   11f84:	beq	12010 <fputs@plt+0xd6fc>
   11f88:	mov	r0, r5
   11f8c:	mov	r1, #0
   11f90:	bl	11cb4 <fputs@plt+0xd3a0>
   11f94:	subs	r4, r0, #0
   11f98:	ldreq	r0, [fp, #-52]	; 0xffffffcc
   11f9c:	mvneq	r8, #11
   11fa0:	beq	11fc8 <fputs@plt+0xd6b4>
   11fa4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11fa8:	mov	r2, #0
   11fac:	str	r2, [fp, #-56]	; 0xffffffc8
   11fb0:	str	r3, [r4, #4]
   11fb4:	bl	feec <fputs@plt+0xb5d8>
   11fb8:	subs	r5, r0, #0
   11fbc:	blt	11ffc <fputs@plt+0xd6e8>
   11fc0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   11fc4:	str	r4, [r7]
   11fc8:	bl	4140 <free@plt>
   11fcc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   11fd0:	bl	4140 <free@plt>
   11fd4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   11fd8:	ldr	r3, [r6]
   11fdc:	mov	r0, r8
   11fe0:	cmp	r2, r3
   11fe4:	bne	1201c <fputs@plt+0xd708>
   11fe8:	sub	sp, fp, #32
   11fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ff0:	mov	r8, r0
   11ff4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   11ff8:	b	11fc8 <fputs@plt+0xd6b4>
   11ffc:	mov	r0, r4
   12000:	bl	11b48 <fputs@plt+0xd234>
   12004:	mov	r8, r5
   12008:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1200c:	b	11fc8 <fputs@plt+0xd6b4>
   12010:	mov	r0, r4
   12014:	mvn	r8, #4
   12018:	b	11fc8 <fputs@plt+0xd6b4>
   1201c:	bl	453c <__stack_chk_fail@plt>
   12020:	ldr	r0, [pc, #200]	; 120f0 <fputs@plt+0xd7dc>
   12024:	mov	r2, #1776	; 0x6f0
   12028:	ldr	r1, [pc, #196]	; 120f4 <fputs@plt+0xd7e0>
   1202c:	ldr	r3, [pc, #196]	; 120f8 <fputs@plt+0xd7e4>
   12030:	add	r0, pc, r0
   12034:	add	r1, pc, r1
   12038:	add	r3, pc, r3
   1203c:	bl	5af4c <fputs@plt+0x56638>
   12040:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12044:	mvn	r8, #21
   12048:	b	11fc8 <fputs@plt+0xd6b4>
   1204c:	ldr	r0, [pc, #168]	; 120fc <fputs@plt+0xd7e8>
   12050:	movw	r2, #1775	; 0x6ef
   12054:	ldr	r1, [pc, #164]	; 12100 <fputs@plt+0xd7ec>
   12058:	ldr	r3, [pc, #164]	; 12104 <fputs@plt+0xd7f0>
   1205c:	add	r0, pc, r0
   12060:	add	r1, pc, r1
   12064:	add	r3, pc, r3
   12068:	bl	5af4c <fputs@plt+0x56638>
   1206c:	b	12040 <fputs@plt+0xd72c>
   12070:	ldr	r0, [pc, #144]	; 12108 <fputs@plt+0xd7f4>
   12074:	movw	r2, #1774	; 0x6ee
   12078:	ldr	r1, [pc, #140]	; 1210c <fputs@plt+0xd7f8>
   1207c:	ldr	r3, [pc, #140]	; 12110 <fputs@plt+0xd7fc>
   12080:	add	r0, pc, r0
   12084:	add	r1, pc, r1
   12088:	add	r3, pc, r3
   1208c:	bl	5af4c <fputs@plt+0x56638>
   12090:	b	12040 <fputs@plt+0xd72c>
   12094:	ldr	r0, [pc, #120]	; 12114 <fputs@plt+0xd800>
   12098:	movw	r2, #1773	; 0x6ed
   1209c:	ldr	r1, [pc, #116]	; 12118 <fputs@plt+0xd804>
   120a0:	ldr	r3, [pc, #116]	; 1211c <fputs@plt+0xd808>
   120a4:	add	r0, pc, r0
   120a8:	add	r1, pc, r1
   120ac:	add	r3, pc, r3
   120b0:	bl	5af4c <fputs@plt+0x56638>
   120b4:	b	12040 <fputs@plt+0xd72c>
   120b8:	mov	r4, r0
   120bc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   120c0:	bl	4140 <free@plt>
   120c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   120c8:	bl	4140 <free@plt>
   120cc:	mov	r0, r4
   120d0:	bl	4818 <_Unwind_Resume@plt>
   120d4:	andeq	r9, r7, r8, asr #26
   120d8:	andeq	r0, r0, r0, lsr r4
   120dc:	andeq	r3, r5, r8, lsr #29
   120e0:	andeq	r3, r5, r8, ror #28
   120e4:	andeq	r3, r5, r4, asr #28
   120e8:	andeq	fp, r5, ip, lsl #19
   120ec:	andeq	r3, r5, ip, lsl #28
   120f0:	andeq	r3, r5, r0, lsl sp
   120f4:	andeq	r3, r5, r4, asr #12
   120f8:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   120fc:	andeq	r3, r5, r8, lsr #25
   12100:	andeq	r3, r5, r8, lsl r6
   12104:	andeq	r4, r5, r8, asr #7
   12108:	andeq	r3, r5, r0, ror #13
   1210c:	strdeq	r3, [r5], -r4
   12110:	andeq	r4, r5, r4, lsr #7
   12114:	andeq	r3, r5, ip, ror r3
   12118:	ldrdeq	r3, [r5], -r0
   1211c:	andeq	r4, r5, r0, lsl #7
   12120:	push	{r3, r4, r5, r6, r7, lr}
   12124:	subs	r7, r0, #0
   12128:	mov	r4, r2
   1212c:	mov	r5, r1
   12130:	beq	121b4 <fputs@plt+0xd8a0>
   12134:	cmp	r1, #0
   12138:	beq	1218c <fputs@plt+0xd878>
   1213c:	cmp	r2, #0
   12140:	bne	121dc <fputs@plt+0xd8c8>
   12144:	mov	r0, r2
   12148:	bl	11cb4 <fputs@plt+0xd3a0>
   1214c:	subs	r6, r0, #0
   12150:	beq	12184 <fputs@plt+0xd870>
   12154:	mov	r1, r5
   12158:	mov	r2, r4
   1215c:	bl	facc <fputs@plt+0xb1b8>
   12160:	subs	r5, r0, #0
   12164:	blt	12174 <fputs@plt+0xd860>
   12168:	str	r6, [r7]
   1216c:	mov	r0, r4
   12170:	pop	{r3, r4, r5, r6, r7, pc}
   12174:	mov	r0, r6
   12178:	bl	11b48 <fputs@plt+0xd234>
   1217c:	mov	r0, r5
   12180:	pop	{r3, r4, r5, r6, r7, pc}
   12184:	mvn	r0, #11
   12188:	pop	{r3, r4, r5, r6, r7, pc}
   1218c:	ldr	r0, [pc, #112]	; 12204 <fputs@plt+0xd8f0>
   12190:	movw	r2, #1814	; 0x716
   12194:	ldr	r1, [pc, #108]	; 12208 <fputs@plt+0xd8f4>
   12198:	ldr	r3, [pc, #108]	; 1220c <fputs@plt+0xd8f8>
   1219c:	add	r0, pc, r0
   121a0:	add	r1, pc, r1
   121a4:	add	r3, pc, r3
   121a8:	bl	5af4c <fputs@plt+0x56638>
   121ac:	mvn	r0, #21
   121b0:	pop	{r3, r4, r5, r6, r7, pc}
   121b4:	ldr	r0, [pc, #84]	; 12210 <fputs@plt+0xd8fc>
   121b8:	movw	r2, #1813	; 0x715
   121bc:	ldr	r1, [pc, #80]	; 12214 <fputs@plt+0xd900>
   121c0:	ldr	r3, [pc, #80]	; 12218 <fputs@plt+0xd904>
   121c4:	add	r0, pc, r0
   121c8:	add	r1, pc, r1
   121cc:	add	r3, pc, r3
   121d0:	bl	5af4c <fputs@plt+0x56638>
   121d4:	mvn	r0, #21
   121d8:	pop	{r3, r4, r5, r6, r7, pc}
   121dc:	ldr	r0, [pc, #56]	; 1221c <fputs@plt+0xd908>
   121e0:	movw	r2, #1815	; 0x717
   121e4:	ldr	r1, [pc, #52]	; 12220 <fputs@plt+0xd90c>
   121e8:	ldr	r3, [pc, #52]	; 12224 <fputs@plt+0xd910>
   121ec:	add	r0, pc, r0
   121f0:	add	r1, pc, r1
   121f4:	add	r3, pc, r3
   121f8:	bl	5af4c <fputs@plt+0x56638>
   121fc:	mvn	r0, #21
   12200:	pop	{r3, r4, r5, r6, r7, pc}
   12204:	andeq	r9, r5, r4, lsl #18
   12208:	ldrdeq	r3, [r5], -r8
   1220c:	andeq	r4, r5, r8, lsl #1
   12210:	muleq	r5, ip, r5
   12214:			; <UNDEFINED> instruction: 0x000534b0
   12218:	andeq	r4, r5, r0, rrx
   1221c:	andeq	r3, r5, r4, lsr #23
   12220:	andeq	r3, r5, r8, lsl #9
   12224:	andeq	r4, r5, r8, lsr r0
   12228:	push	{r3, r4, r5, r6, r7, lr}
   1222c:	subs	r7, r0, #0
   12230:	mov	r4, r1
   12234:	beq	122e8 <fputs@plt+0xd9d4>
   12238:	cmp	r2, #0
   1223c:	bne	122c0 <fputs@plt+0xd9ac>
   12240:	mov	r0, r2
   12244:	mov	r1, r2
   12248:	bl	11cb4 <fputs@plt+0xd3a0>
   1224c:	subs	r5, r0, #0
   12250:	beq	122b8 <fputs@plt+0xd9a4>
   12254:	cmp	r4, #0
   12258:	beq	122a4 <fputs@plt+0xd990>
   1225c:	ldr	r1, [r4]
   12260:	cmp	r1, #0
   12264:	beq	122a4 <fputs@plt+0xd990>
   12268:	add	r4, r4, #4
   1226c:	b	12284 <fputs@plt+0xd970>
   12270:	cmp	r4, #0
   12274:	beq	122a4 <fputs@plt+0xd990>
   12278:	ldr	r1, [r4], #4
   1227c:	cmp	r1, #0
   12280:	beq	122a4 <fputs@plt+0xd990>
   12284:	mov	r0, r5
   12288:	bl	ecb4 <fputs@plt+0xa3a0>
   1228c:	subs	r6, r0, #0
   12290:	bge	12270 <fputs@plt+0xd95c>
   12294:	mov	r0, r5
   12298:	bl	11b48 <fputs@plt+0xd234>
   1229c:	mov	r0, r6
   122a0:	pop	{r3, r4, r5, r6, r7, pc}
   122a4:	mov	r3, #1
   122a8:	mov	r0, #0
   122ac:	strb	r3, [r5, #173]	; 0xad
   122b0:	str	r5, [r7]
   122b4:	pop	{r3, r4, r5, r6, r7, pc}
   122b8:	mvn	r0, #11
   122bc:	pop	{r3, r4, r5, r6, r7, pc}
   122c0:	ldr	r0, [pc, #72]	; 12310 <fputs@plt+0xd9fc>
   122c4:	mov	r2, #1840	; 0x730
   122c8:	ldr	r1, [pc, #68]	; 12314 <fputs@plt+0xda00>
   122cc:	ldr	r3, [pc, #68]	; 12318 <fputs@plt+0xda04>
   122d0:	add	r0, pc, r0
   122d4:	add	r1, pc, r1
   122d8:	add	r3, pc, r3
   122dc:	bl	5af4c <fputs@plt+0x56638>
   122e0:	mvn	r0, #21
   122e4:	pop	{r3, r4, r5, r6, r7, pc}
   122e8:	ldr	r0, [pc, #44]	; 1231c <fputs@plt+0xda08>
   122ec:	movw	r2, #1839	; 0x72f
   122f0:	ldr	r1, [pc, #40]	; 12320 <fputs@plt+0xda0c>
   122f4:	ldr	r3, [pc, #40]	; 12324 <fputs@plt+0xda10>
   122f8:	add	r0, pc, r0
   122fc:	add	r1, pc, r1
   12300:	add	r3, pc, r3
   12304:	bl	5af4c <fputs@plt+0x56638>
   12308:	mvn	r0, #21
   1230c:	pop	{r3, r4, r5, r6, r7, pc}
   12310:	andeq	r3, r5, r0, asr #21
   12314:	andeq	r3, r5, r4, lsr #7
   12318:	muleq	r5, r8, lr
   1231c:	andeq	r3, r5, r8, ror #8
   12320:	andeq	r3, r5, ip, ror r3
   12324:	andeq	r3, r5, r0, ror lr
   12328:	ldr	r3, [pc, #280]	; 12448 <fputs@plt+0xdb34>
   1232c:	ldr	r2, [pc, #280]	; 1244c <fputs@plt+0xdb38>
   12330:	add	r3, pc, r3
   12334:	push	{r4, r5, r6, r7, lr}
   12338:	subs	r6, r0, #0
   1233c:	ldr	r5, [r3, r2]
   12340:	sub	sp, sp, #20
   12344:	mov	r4, r1
   12348:	ldr	r3, [r5]
   1234c:	str	r3, [sp, #12]
   12350:	beq	12420 <fputs@plt+0xdb0c>
   12354:	bl	e678 <fputs@plt+0x9d64>
   12358:	subs	r7, r0, #0
   1235c:	bne	123f8 <fputs@plt+0xdae4>
   12360:	cmp	r4, #0
   12364:	beq	123d0 <fputs@plt+0xdabc>
   12368:	ldr	r0, [r6, #88]	; 0x58
   1236c:	cmp	r0, #0
   12370:	beq	123c4 <fputs@plt+0xdab0>
   12374:	ldrd	r2, [r0, #176]	; 0xb0
   12378:	orrs	r1, r2, r3
   1237c:	beq	123c4 <fputs@plt+0xdab0>
   12380:	add	ip, sp, #8
   12384:	mov	r1, #3
   12388:	str	ip, [sp]
   1238c:	bl	14d88 <fputs@plt+0x10474>
   12390:	cmp	r0, #0
   12394:	blt	123ac <fputs@plt+0xda98>
   12398:	ldr	r3, [sp, #8]
   1239c:	mov	r0, r7
   123a0:	ldr	r2, [r3, #24]
   123a4:	ldr	r3, [r3, #28]
   123a8:	stm	r4, {r2, r3}
   123ac:	ldr	r2, [sp, #12]
   123b0:	ldr	r3, [r5]
   123b4:	cmp	r2, r3
   123b8:	bne	123cc <fputs@plt+0xdab8>
   123bc:	add	sp, sp, #20
   123c0:	pop	{r4, r5, r6, r7, pc}
   123c4:	mvn	r0, #98	; 0x62
   123c8:	b	123ac <fputs@plt+0xda98>
   123cc:	bl	453c <__stack_chk_fail@plt>
   123d0:	ldr	r0, [pc, #120]	; 12450 <fputs@plt+0xdb3c>
   123d4:	movw	r2, #1911	; 0x777
   123d8:	ldr	r1, [pc, #116]	; 12454 <fputs@plt+0xdb40>
   123dc:	ldr	r3, [pc, #116]	; 12458 <fputs@plt+0xdb44>
   123e0:	add	r0, pc, r0
   123e4:	add	r1, pc, r1
   123e8:	add	r3, pc, r3
   123ec:	bl	5af4c <fputs@plt+0x56638>
   123f0:	mvn	r0, #21
   123f4:	b	123ac <fputs@plt+0xda98>
   123f8:	ldr	r0, [pc, #92]	; 1245c <fputs@plt+0xdb48>
   123fc:	movw	r2, #1910	; 0x776
   12400:	ldr	r1, [pc, #88]	; 12460 <fputs@plt+0xdb4c>
   12404:	ldr	r3, [pc, #88]	; 12464 <fputs@plt+0xdb50>
   12408:	add	r0, pc, r0
   1240c:	add	r1, pc, r1
   12410:	add	r3, pc, r3
   12414:	bl	5af4c <fputs@plt+0x56638>
   12418:	mvn	r0, #9
   1241c:	b	123ac <fputs@plt+0xda98>
   12420:	ldr	r0, [pc, #64]	; 12468 <fputs@plt+0xdb54>
   12424:	movw	r2, #1909	; 0x775
   12428:	ldr	r1, [pc, #60]	; 1246c <fputs@plt+0xdb58>
   1242c:	ldr	r3, [pc, #60]	; 12470 <fputs@plt+0xdb5c>
   12430:	add	r0, pc, r0
   12434:	add	r1, pc, r1
   12438:	add	r3, pc, r3
   1243c:	bl	5af4c <fputs@plt+0x56638>
   12440:	mvn	r0, #21
   12444:	b	123ac <fputs@plt+0xda98>
   12448:	andeq	r9, r7, r0, ror #16
   1244c:	andeq	r0, r0, r0, lsr r4
   12450:	andeq	r3, r5, r0, lsl #7
   12454:	muleq	r5, r4, r2
   12458:			; <UNDEFINED> instruction: 0x000531b8
   1245c:	andeq	r3, r5, r8, asr #13
   12460:	andeq	r3, r5, ip, ror #4
   12464:	muleq	r5, r0, r1
   12468:			; <UNDEFINED> instruction: 0x000509bc
   1246c:	andeq	r3, r5, r4, asr #4
   12470:	andeq	r3, r5, r8, ror #2
   12474:	ldr	r3, [pc, #384]	; 125fc <fputs@plt+0xdce8>
   12478:	ldr	ip, [pc, #384]	; 12600 <fputs@plt+0xdcec>
   1247c:	add	r3, pc, r3
   12480:	push	{r4, r5, r6, r7, r8, lr}
   12484:	subs	r4, r0, #0
   12488:	ldr	r7, [r3, ip]
   1248c:	sub	sp, sp, #72	; 0x48
   12490:	mov	r6, r1
   12494:	mov	r8, r2
   12498:	ldr	r3, [r7]
   1249c:	str	r3, [sp, #68]	; 0x44
   124a0:	beq	125d4 <fputs@plt+0xdcc0>
   124a4:	bl	e678 <fputs@plt+0x9d64>
   124a8:	cmp	r0, #0
   124ac:	bne	125ac <fputs@plt+0xdc98>
   124b0:	ldr	r0, [r4, #88]	; 0x58
   124b4:	cmp	r0, #0
   124b8:	beq	12538 <fputs@plt+0xdc24>
   124bc:	ldrd	r2, [r0, #176]	; 0xb0
   124c0:	orrs	r1, r2, r3
   124c4:	beq	12538 <fputs@plt+0xdc24>
   124c8:	add	ip, sp, #12
   124cc:	mov	r1, #3
   124d0:	str	ip, [sp]
   124d4:	bl	14d88 <fputs@plt+0x10474>
   124d8:	cmp	r0, #0
   124dc:	blt	12520 <fputs@plt+0xdc0c>
   124e0:	cmp	r8, #0
   124e4:	beq	12548 <fputs@plt+0xdc34>
   124e8:	ldr	r4, [sp, #12]
   124ec:	mov	ip, r8
   124f0:	mov	r3, r4
   124f4:	ldr	r0, [r3, #40]!	; 0x28
   124f8:	ldr	r1, [r3, #4]
   124fc:	ldr	r2, [r3, #8]
   12500:	ldr	r3, [r3, #12]
   12504:	stmia	ip!, {r0, r1, r2, r3}
   12508:	cmp	r6, #0
   1250c:	beq	12540 <fputs@plt+0xdc2c>
   12510:	ldr	r2, [r4, #32]
   12514:	mov	r0, #0
   12518:	ldr	r3, [r4, #36]	; 0x24
   1251c:	stm	r6, {r2, r3}
   12520:	ldr	r2, [sp, #68]	; 0x44
   12524:	ldr	r3, [r7]
   12528:	cmp	r2, r3
   1252c:	bne	125a8 <fputs@plt+0xdc94>
   12530:	add	sp, sp, #72	; 0x48
   12534:	pop	{r4, r5, r6, r7, r8, pc}
   12538:	mvn	r0, #98	; 0x62
   1253c:	b	12520 <fputs@plt+0xdc0c>
   12540:	mov	r0, r6
   12544:	b	12520 <fputs@plt+0xdc0c>
   12548:	add	r4, sp, #16
   1254c:	mov	r0, r4
   12550:	bl	4a264 <fputs@plt+0x45950>
   12554:	cmp	r0, #0
   12558:	blt	12520 <fputs@plt+0xdc0c>
   1255c:	ldm	r4, {r0, r1, r2, r3}
   12560:	add	lr, sp, #32
   12564:	ldr	r4, [sp, #12]
   12568:	add	ip, sp, #48	; 0x30
   1256c:	mov	r5, r4
   12570:	stm	lr, {r0, r1, r2, r3}
   12574:	ldr	r0, [r5, #40]!	; 0x28
   12578:	ldr	r1, [r5, #4]
   1257c:	ldr	r2, [r5, #8]
   12580:	ldr	r3, [r5, #12]
   12584:	stmia	ip!, {r0, r1, r2, r3}
   12588:	mov	r0, lr
   1258c:	add	r1, sp, #48	; 0x30
   12590:	mov	r2, #16
   12594:	bl	3e7c <memcmp@plt>
   12598:	cmp	r0, #0
   1259c:	beq	12508 <fputs@plt+0xdbf4>
   125a0:	mvn	r0, #115	; 0x73
   125a4:	b	12520 <fputs@plt+0xdc0c>
   125a8:	bl	453c <__stack_chk_fail@plt>
   125ac:	ldr	r0, [pc, #80]	; 12604 <fputs@plt+0xdcf0>
   125b0:	movw	r2, #1935	; 0x78f
   125b4:	ldr	r1, [pc, #76]	; 12608 <fputs@plt+0xdcf4>
   125b8:	ldr	r3, [pc, #76]	; 1260c <fputs@plt+0xdcf8>
   125bc:	add	r0, pc, r0
   125c0:	add	r1, pc, r1
   125c4:	add	r3, pc, r3
   125c8:	bl	5af4c <fputs@plt+0x56638>
   125cc:	mvn	r0, #9
   125d0:	b	12520 <fputs@plt+0xdc0c>
   125d4:	ldr	r0, [pc, #52]	; 12610 <fputs@plt+0xdcfc>
   125d8:	movw	r2, #1934	; 0x78e
   125dc:	ldr	r1, [pc, #48]	; 12614 <fputs@plt+0xdd00>
   125e0:	ldr	r3, [pc, #48]	; 12618 <fputs@plt+0xdd04>
   125e4:	add	r0, pc, r0
   125e8:	add	r1, pc, r1
   125ec:	add	r3, pc, r3
   125f0:	bl	5af4c <fputs@plt+0x56638>
   125f4:	mvn	r0, #21
   125f8:	b	12520 <fputs@plt+0xdc0c>
   125fc:	andeq	r9, r7, r4, lsl r7
   12600:	andeq	r0, r0, r0, lsr r4
   12604:	andeq	r3, r5, r4, lsl r5
   12608:	strheq	r3, [r5], -r8
   1260c:	andeq	r3, r5, r4, lsl #25
   12610:	andeq	r0, r5, r8, lsl #16
   12614:	muleq	r5, r0, r0
   12618:	andeq	r3, r5, ip, asr ip
   1261c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12620:	sub	sp, sp, #92	; 0x5c
   12624:	ldr	lr, [pc, #992]	; 12a0c <fputs@plt+0xe0f8>
   12628:	subs	ip, r0, #0
   1262c:	str	ip, [sp, #68]	; 0x44
   12630:	mov	r8, r1
   12634:	ldr	ip, [pc, #980]	; 12a10 <fputs@plt+0xe0fc>
   12638:	add	lr, pc, lr
   1263c:	str	r3, [sp, #64]	; 0x40
   12640:	str	r2, [sp, #60]	; 0x3c
   12644:	mov	r3, lr
   12648:	ldr	ip, [lr, ip]
   1264c:	ldr	r3, [ip]
   12650:	str	ip, [sp, #56]	; 0x38
   12654:	str	r3, [sp, #84]	; 0x54
   12658:	beq	1291c <fputs@plt+0xe008>
   1265c:	bl	e678 <fputs@plt+0x9d64>
   12660:	cmp	r0, #0
   12664:	bne	129e4 <fputs@plt+0xe0d0>
   12668:	cmp	r8, #0
   1266c:	beq	12944 <fputs@plt+0xe030>
   12670:	ldr	ip, [sp, #60]	; 0x3c
   12674:	cmp	ip, #0
   12678:	beq	1296c <fputs@plt+0xe058>
   1267c:	ldr	ip, [sp, #64]	; 0x40
   12680:	cmp	ip, #0
   12684:	beq	129bc <fputs@plt+0xe0a8>
   12688:	mov	r0, r8
   1268c:	bl	10aac <fputs@plt+0xc198>
   12690:	cmp	r0, #0
   12694:	beq	12994 <fputs@plt+0xe080>
   12698:	ldr	ip, [sp, #68]	; 0x44
   1269c:	ldr	r6, [ip, #88]	; 0x58
   126a0:	cmp	r6, #0
   126a4:	beq	128e0 <fputs@plt+0xdfcc>
   126a8:	ldrd	r2, [r6, #176]	; 0xb0
   126ac:	orrs	r0, r2, r3
   126b0:	beq	128e0 <fputs@plt+0xdfcc>
   126b4:	add	r7, sp, #76	; 0x4c
   126b8:	mov	r0, r6
   126bc:	str	r7, [sp]
   126c0:	mov	r1, #3
   126c4:	bl	14d88 <fputs@plt+0x10474>
   126c8:	cmp	r0, #0
   126cc:	blt	128b4 <fputs@plt+0xdfa0>
   126d0:	mov	r0, r8
   126d4:	bl	42a8 <strlen@plt>
   126d8:	ldr	r4, [sp, #76]	; 0x4c
   126dc:	mov	r9, r0
   126e0:	mov	r0, r4
   126e4:	bl	160c0 <fputs@plt+0x117ac>
   126e8:	strd	r0, [sp, #32]
   126ec:	orrs	r1, r0, r1
   126f0:	beq	128d0 <fputs@plt+0xdfbc>
   126f4:	add	r3, r9, #1
   126f8:	add	ip, r6, #280	; 0x118
   126fc:	mov	r1, #0
   12700:	str	ip, [sp, #48]	; 0x30
   12704:	mov	r0, r3
   12708:	add	ip, r6, #284	; 0x11c
   1270c:	mov	sl, #0
   12710:	mov	fp, #0
   12714:	strd	r0, [sp, #40]	; 0x28
   12718:	mov	r2, r4
   1271c:	str	ip, [sp, #52]	; 0x34
   12720:	b	127a8 <fputs@plt+0xde94>
   12724:	ldrd	r0, [sp, #40]	; 0x28
   12728:	cmp	r5, r1
   1272c:	cmpeq	r4, r0
   12730:	bcc	12770 <fputs@plt+0xde5c>
   12734:	add	ip, r3, #64	; 0x40
   12738:	mov	r1, r8
   1273c:	mov	r2, r9
   12740:	str	r3, [sp, #28]
   12744:	mov	r0, ip
   12748:	str	ip, [sp, #24]
   1274c:	bl	3e7c <memcmp@plt>
   12750:	ldr	r3, [sp, #28]
   12754:	ldr	ip, [sp, #24]
   12758:	cmp	r0, #0
   1275c:	bne	12770 <fputs@plt+0xde5c>
   12760:	add	r3, r3, r9
   12764:	ldrb	r3, [r3, #64]	; 0x40
   12768:	cmp	r3, #61	; 0x3d
   1276c:	beq	128e8 <fputs@plt+0xdfd4>
   12770:	ldrd	r2, [r6, #176]	; 0xb0
   12774:	mov	r0, r6
   12778:	str	r7, [sp]
   1277c:	mov	r1, #3
   12780:	bl	14d88 <fputs@plt+0x10474>
   12784:	cmp	r0, #0
   12788:	blt	128b4 <fputs@plt+0xdfa0>
   1278c:	adds	sl, sl, #1
   12790:	ldrd	r0, [sp, #32]
   12794:	adc	fp, fp, #0
   12798:	cmp	fp, r1
   1279c:	cmpeq	sl, r0
   127a0:	beq	128d0 <fputs@plt+0xdfbc>
   127a4:	ldr	r2, [sp, #76]	; 0x4c
   127a8:	add	ip, r2, sl, lsl #4
   127ac:	add	r1, sl, #4
   127b0:	mov	r0, r6
   127b4:	ldr	r4, [ip, #72]!	; 0x48
   127b8:	add	r3, r2, r1, lsl #4
   127bc:	ldr	r2, [r2, r1, lsl #4]
   127c0:	mov	r1, #1
   127c4:	ldr	r3, [r3, #4]
   127c8:	ldr	r5, [ip, #4]
   127cc:	str	r7, [sp]
   127d0:	bl	14d88 <fputs@plt+0x10474>
   127d4:	cmp	r0, #0
   127d8:	blt	128b4 <fputs@plt+0xdfa0>
   127dc:	ldr	r3, [sp, #76]	; 0x4c
   127e0:	ldr	r0, [r3, #16]
   127e4:	ldr	r1, [r3, #20]
   127e8:	cmp	r1, r5
   127ec:	cmpeq	r0, r4
   127f0:	bne	128d8 <fputs@plt+0xdfc4>
   127f4:	ldr	r4, [r3, #8]
   127f8:	ldrb	ip, [r3, #1]
   127fc:	ldr	r5, [r3, #12]
   12800:	subs	r4, r4, #64	; 0x40
   12804:	sbc	r5, r5, #0
   12808:	ands	ip, ip, #3
   1280c:	beq	12724 <fputs@plt+0xde10>
   12810:	ldr	lr, [sp, #48]	; 0x30
   12814:	add	r1, r3, #64	; 0x40
   12818:	ldr	r0, [sp, #52]	; 0x34
   1281c:	mov	r2, r4
   12820:	str	r8, [sp, #8]
   12824:	mov	r3, r5
   12828:	str	lr, [sp]
   1282c:	mov	lr, #61	; 0x3d
   12830:	str	r0, [sp, #4]
   12834:	mov	r0, ip
   12838:	str	r9, [sp, #12]
   1283c:	str	lr, [sp, #16]
   12840:	str	ip, [sp, #24]
   12844:	bl	231b0 <fputs@plt+0x1e89c>
   12848:	ldr	ip, [sp, #24]
   1284c:	cmp	r0, #0
   12850:	beq	12770 <fputs@plt+0xde5c>
   12854:	ldr	r0, [sp, #48]	; 0x30
   12858:	add	r3, sp, #80	; 0x50
   1285c:	ldr	r1, [sp, #52]	; 0x34
   12860:	mov	r2, r4
   12864:	ldr	lr, [sp, #68]	; 0x44
   12868:	str	r0, [sp]
   1286c:	mov	r0, ip
   12870:	str	r1, [sp, #4]
   12874:	str	r3, [sp, #8]
   12878:	mov	r3, r5
   1287c:	ldr	ip, [lr, #176]	; 0xb0
   12880:	ldr	r1, [sp, #76]	; 0x4c
   12884:	str	ip, [sp, #12]
   12888:	add	r1, r1, #64	; 0x40
   1288c:	bl	22c38 <fputs@plt+0x1e324>
   12890:	cmp	r0, #0
   12894:	blt	128b4 <fputs@plt+0xdfa0>
   12898:	ldr	r2, [r6, #280]	; 0x118
   1289c:	mov	r0, #0
   128a0:	ldr	ip, [sp, #60]	; 0x3c
   128a4:	ldr	r3, [sp, #80]	; 0x50
   128a8:	str	r2, [ip]
   128ac:	ldr	ip, [sp, #64]	; 0x40
   128b0:	str	r3, [ip]
   128b4:	ldr	ip, [sp, #56]	; 0x38
   128b8:	ldr	r2, [sp, #84]	; 0x54
   128bc:	ldr	r3, [ip]
   128c0:	cmp	r2, r3
   128c4:	bne	12918 <fputs@plt+0xe004>
   128c8:	add	sp, sp, #92	; 0x5c
   128cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128d0:	mvn	r0, #1
   128d4:	b	128b4 <fputs@plt+0xdfa0>
   128d8:	mvn	r0, #73	; 0x49
   128dc:	b	128b4 <fputs@plt+0xdfa0>
   128e0:	mvn	r0, #98	; 0x62
   128e4:	b	128b4 <fputs@plt+0xdfa0>
   128e8:	mov	r2, r4
   128ec:	mov	r3, #0
   128f0:	cmp	r5, r3
   128f4:	cmpeq	r4, r2
   128f8:	bne	12910 <fputs@plt+0xdffc>
   128fc:	ldr	r1, [sp, #60]	; 0x3c
   12900:	str	ip, [r1]
   12904:	ldr	ip, [sp, #64]	; 0x40
   12908:	str	r4, [ip]
   1290c:	b	128b4 <fputs@plt+0xdfa0>
   12910:	mvn	r0, #6
   12914:	b	128b4 <fputs@plt+0xdfa0>
   12918:	bl	453c <__stack_chk_fail@plt>
   1291c:	ldr	r0, [pc, #240]	; 12a14 <fputs@plt+0xe100>
   12920:	mov	r2, #2000	; 0x7d0
   12924:	ldr	r1, [pc, #236]	; 12a18 <fputs@plt+0xe104>
   12928:	ldr	r3, [pc, #236]	; 12a1c <fputs@plt+0xe108>
   1292c:	add	r0, pc, r0
   12930:	add	r1, pc, r1
   12934:	add	r3, pc, r3
   12938:	bl	5af4c <fputs@plt+0x56638>
   1293c:	mvn	r0, #21
   12940:	b	128b4 <fputs@plt+0xdfa0>
   12944:	ldr	r0, [pc, #212]	; 12a20 <fputs@plt+0xe10c>
   12948:	movw	r2, #2002	; 0x7d2
   1294c:	ldr	r1, [pc, #208]	; 12a24 <fputs@plt+0xe110>
   12950:	ldr	r3, [pc, #208]	; 12a28 <fputs@plt+0xe114>
   12954:	add	r0, pc, r0
   12958:	add	r1, pc, r1
   1295c:	add	r3, pc, r3
   12960:	bl	5af4c <fputs@plt+0x56638>
   12964:	mvn	r0, #21
   12968:	b	128b4 <fputs@plt+0xdfa0>
   1296c:	ldr	r0, [pc, #184]	; 12a2c <fputs@plt+0xe118>
   12970:	movw	r2, #2003	; 0x7d3
   12974:	ldr	r1, [pc, #180]	; 12a30 <fputs@plt+0xe11c>
   12978:	ldr	r3, [pc, #180]	; 12a34 <fputs@plt+0xe120>
   1297c:	add	r0, pc, r0
   12980:	add	r1, pc, r1
   12984:	add	r3, pc, r3
   12988:	bl	5af4c <fputs@plt+0x56638>
   1298c:	mvn	r0, #21
   12990:	b	128b4 <fputs@plt+0xdfa0>
   12994:	ldr	r0, [pc, #156]	; 12a38 <fputs@plt+0xe124>
   12998:	movw	r2, #2005	; 0x7d5
   1299c:	ldr	r1, [pc, #152]	; 12a3c <fputs@plt+0xe128>
   129a0:	ldr	r3, [pc, #152]	; 12a40 <fputs@plt+0xe12c>
   129a4:	add	r0, pc, r0
   129a8:	add	r1, pc, r1
   129ac:	add	r3, pc, r3
   129b0:	bl	5af4c <fputs@plt+0x56638>
   129b4:	mvn	r0, #21
   129b8:	b	128b4 <fputs@plt+0xdfa0>
   129bc:	ldr	r0, [pc, #128]	; 12a44 <fputs@plt+0xe130>
   129c0:	movw	r2, #2004	; 0x7d4
   129c4:	ldr	r1, [pc, #124]	; 12a48 <fputs@plt+0xe134>
   129c8:	ldr	r3, [pc, #124]	; 12a4c <fputs@plt+0xe138>
   129cc:	add	r0, pc, r0
   129d0:	add	r1, pc, r1
   129d4:	add	r3, pc, r3
   129d8:	bl	5af4c <fputs@plt+0x56638>
   129dc:	mvn	r0, #21
   129e0:	b	128b4 <fputs@plt+0xdfa0>
   129e4:	ldr	r0, [pc, #100]	; 12a50 <fputs@plt+0xe13c>
   129e8:	movw	r2, #2001	; 0x7d1
   129ec:	ldr	r1, [pc, #96]	; 12a54 <fputs@plt+0xe140>
   129f0:	ldr	r3, [pc, #96]	; 12a58 <fputs@plt+0xe144>
   129f4:	add	r0, pc, r0
   129f8:	add	r1, pc, r1
   129fc:	add	r3, pc, r3
   12a00:	bl	5af4c <fputs@plt+0x56638>
   12a04:	mvn	r0, #9
   12a08:	b	128b4 <fputs@plt+0xdfa0>
   12a0c:	andeq	r9, r7, r8, asr r5
   12a10:	andeq	r0, r0, r0, lsr r4
   12a14:	andeq	r0, r5, r0, asr #9
   12a18:	andeq	r2, r5, r8, asr #26
   12a1c:			; <UNDEFINED> instruction: 0x000539b4
   12a20:	andeq	r2, r5, r4, lsl #21
   12a24:	andeq	r2, r5, r0, lsr #26
   12a28:	andeq	r3, r5, ip, lsl #19
   12a2c:	ldrdeq	ip, [r5], -r8
   12a30:	strdeq	r2, [r5], -r8
   12a34:	andeq	r3, r5, r4, ror #18
   12a38:	strdeq	r3, [r5], -r8
   12a3c:	ldrdeq	r2, [r5], -r0
   12a40:	andeq	r3, r5, ip, lsr r9
   12a44:	andeq	r6, r5, r8, lsr r8
   12a48:	andeq	r2, r5, r8, lsr #25
   12a4c:	andeq	r3, r5, r4, lsl r9
   12a50:	ldrdeq	r3, [r5], -ip
   12a54:	andeq	r2, r5, r0, lsl #25
   12a58:	andeq	r3, r5, ip, ror #17
   12a5c:	ldr	r3, [pc, #208]	; 12b34 <fputs@plt+0xe220>
   12a60:	ldr	r2, [pc, #208]	; 12b38 <fputs@plt+0xe224>
   12a64:	add	r3, pc, r3
   12a68:	push	{r4, r5, r6, lr}
   12a6c:	subs	r5, r0, #0
   12a70:	ldr	r4, [r3, r2]
   12a74:	sub	sp, sp, #16
   12a78:	ldr	r3, [r4]
   12a7c:	str	r3, [sp, #12]
   12a80:	beq	12b14 <fputs@plt+0xe200>
   12a84:	cmp	r1, #0
   12a88:	beq	12af4 <fputs@plt+0xe1e0>
   12a8c:	mov	r0, r1
   12a90:	add	r2, sp, #4
   12a94:	mov	r1, r5
   12a98:	add	r3, sp, #8
   12a9c:	bl	1261c <fputs@plt+0xdd08>
   12aa0:	cmp	r0, #0
   12aa4:	mov	r0, r5
   12aa8:	blt	12ab8 <fputs@plt+0xe1a4>
   12aac:	ldr	r6, [sp, #8]
   12ab0:	cmp	r6, #256	; 0x100
   12ab4:	bls	12ad4 <fputs@plt+0xe1c0>
   12ab8:	bl	480c <__strdup@plt>
   12abc:	ldr	r2, [sp, #12]
   12ac0:	ldr	r3, [r4]
   12ac4:	cmp	r2, r3
   12ac8:	bne	12af0 <fputs@plt+0xe1dc>
   12acc:	add	sp, sp, #16
   12ad0:	pop	{r4, r5, r6, pc}
   12ad4:	bl	42a8 <strlen@plt>
   12ad8:	ldr	r3, [sp, #4]
   12adc:	add	r0, r0, #1
   12ae0:	rsb	r1, r0, r6
   12ae4:	add	r0, r3, r0
   12ae8:	bl	4098 <__strndup@plt>
   12aec:	b	12abc <fputs@plt+0xe1a8>
   12af0:	bl	453c <__stack_chk_fail@plt>
   12af4:	ldr	r0, [pc, #64]	; 12b3c <fputs@plt+0xe228>
   12af8:	movw	r2, #2729	; 0xaa9
   12afc:	ldr	r1, [pc, #60]	; 12b40 <fputs@plt+0xe22c>
   12b00:	ldr	r3, [pc, #60]	; 12b44 <fputs@plt+0xe230>
   12b04:	add	r0, pc, r0
   12b08:	add	r1, pc, r1
   12b0c:	add	r3, pc, r3
   12b10:	bl	5ac34 <fputs@plt+0x56320>
   12b14:	ldr	r0, [pc, #44]	; 12b48 <fputs@plt+0xe234>
   12b18:	movw	r2, #2728	; 0xaa8
   12b1c:	ldr	r1, [pc, #40]	; 12b4c <fputs@plt+0xe238>
   12b20:	ldr	r3, [pc, #40]	; 12b50 <fputs@plt+0xe23c>
   12b24:	add	r0, pc, r0
   12b28:	add	r1, pc, r1
   12b2c:	add	r3, pc, r3
   12b30:	bl	5ac34 <fputs@plt+0x56320>
   12b34:	andeq	r9, r7, ip, lsr #2
   12b38:	andeq	r0, r0, r0, lsr r4
   12b3c:	andeq	r0, r5, r8, ror #5
   12b40:	andeq	r2, r5, r0, ror fp
   12b44:	ldrdeq	r2, [r5], -r8
   12b48:			; <UNDEFINED> instruction: 0x000528b4
   12b4c:	andeq	r2, r5, r0, asr fp
   12b50:			; <UNDEFINED> instruction: 0x00052ab8
   12b54:	ldr	r3, [pc, #496]	; 12d4c <fputs@plt+0xe438>
   12b58:	ldr	ip, [pc, #496]	; 12d50 <fputs@plt+0xe43c>
   12b5c:	add	r3, pc, r3
   12b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b64:	subs	r6, r0, #0
   12b68:	ldr	ip, [r3, ip]
   12b6c:	sub	sp, sp, #28
   12b70:	mov	r8, r1
   12b74:	mov	r9, r2
   12b78:	ldr	r3, [ip]
   12b7c:	str	ip, [sp, #12]
   12b80:	str	r3, [sp, #20]
   12b84:	beq	12cd4 <fputs@plt+0xe3c0>
   12b88:	bl	e678 <fputs@plt+0x9d64>
   12b8c:	subs	fp, r0, #0
   12b90:	bne	12d24 <fputs@plt+0xe410>
   12b94:	cmp	r8, #0
   12b98:	beq	12cfc <fputs@plt+0xe3e8>
   12b9c:	cmp	r9, #0
   12ba0:	beq	12cac <fputs@plt+0xe398>
   12ba4:	ldr	r7, [r6, #88]	; 0x58
   12ba8:	cmp	r7, #0
   12bac:	beq	12ca0 <fputs@plt+0xe38c>
   12bb0:	ldrd	r2, [r7, #176]	; 0xb0
   12bb4:	orrs	r1, r2, r3
   12bb8:	beq	12ca0 <fputs@plt+0xe38c>
   12bbc:	add	sl, sp, #16
   12bc0:	mov	r0, r7
   12bc4:	str	sl, [sp]
   12bc8:	mov	r1, #3
   12bcc:	bl	14d88 <fputs@plt+0x10474>
   12bd0:	cmp	r0, #0
   12bd4:	blt	12c00 <fputs@plt+0xe2ec>
   12bd8:	ldr	r3, [sp, #16]
   12bdc:	mov	r0, r3
   12be0:	str	r3, [sp, #8]
   12be4:	bl	160c0 <fputs@plt+0x117ac>
   12be8:	ldrd	r4, [r6, #96]	; 0x60
   12bec:	ldr	r3, [sp, #8]
   12bf0:	cmp	r1, r5
   12bf4:	cmpeq	r0, r4
   12bf8:	movls	r0, fp
   12bfc:	bhi	12c1c <fputs@plt+0xe308>
   12c00:	ldr	r1, [sp, #12]
   12c04:	ldr	r2, [sp, #20]
   12c08:	ldr	r3, [r1]
   12c0c:	cmp	r2, r3
   12c10:	bne	12ca8 <fputs@plt+0xe394>
   12c14:	add	sp, sp, #28
   12c18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c1c:	add	lr, r3, r4, lsl #4
   12c20:	add	r2, r4, #4
   12c24:	mov	r0, r7
   12c28:	mov	r1, #1
   12c2c:	ldr	r4, [lr, #72]!	; 0x48
   12c30:	add	fp, r3, r2, lsl #4
   12c34:	ldr	r2, [r3, r2, lsl #4]
   12c38:	ldr	r3, [fp, #4]
   12c3c:	ldr	r5, [lr, #4]
   12c40:	str	sl, [sp]
   12c44:	bl	14d88 <fputs@plt+0x10474>
   12c48:	cmp	r0, #0
   12c4c:	blt	12c00 <fputs@plt+0xe2ec>
   12c50:	ldr	r2, [sp, #16]
   12c54:	ldr	r0, [r2, #16]
   12c58:	ldr	r1, [r2, #20]
   12c5c:	cmp	r1, r5
   12c60:	cmpeq	r0, r4
   12c64:	mvnne	r0, #73	; 0x49
   12c68:	bne	12c00 <fputs@plt+0xe2ec>
   12c6c:	str	r9, [sp]
   12c70:	mov	r1, r7
   12c74:	mov	r3, r8
   12c78:	add	r0, r6, #176	; 0xb0
   12c7c:	bl	ff68 <fputs@plt+0xb654>
   12c80:	cmp	r0, #0
   12c84:	blt	12c00 <fputs@plt+0xe2ec>
   12c88:	ldrd	r2, [r6, #96]	; 0x60
   12c8c:	mov	r0, #1
   12c90:	adds	r2, r2, #1
   12c94:	adc	r3, r3, #0
   12c98:	strd	r2, [r6, #96]	; 0x60
   12c9c:	b	12c00 <fputs@plt+0xe2ec>
   12ca0:	mvn	r0, #98	; 0x62
   12ca4:	b	12c00 <fputs@plt+0xe2ec>
   12ca8:	bl	453c <__stack_chk_fail@plt>
   12cac:	ldr	r0, [pc, #160]	; 12d54 <fputs@plt+0xe440>
   12cb0:	movw	r2, #2133	; 0x855
   12cb4:	ldr	r1, [pc, #156]	; 12d58 <fputs@plt+0xe444>
   12cb8:	ldr	r3, [pc, #156]	; 12d5c <fputs@plt+0xe448>
   12cbc:	add	r0, pc, r0
   12cc0:	add	r1, pc, r1
   12cc4:	add	r3, pc, r3
   12cc8:	bl	5af4c <fputs@plt+0x56638>
   12ccc:	mvn	r0, #21
   12cd0:	b	12c00 <fputs@plt+0xe2ec>
   12cd4:	ldr	r0, [pc, #132]	; 12d60 <fputs@plt+0xe44c>
   12cd8:	movw	r2, #2130	; 0x852
   12cdc:	ldr	r1, [pc, #128]	; 12d64 <fputs@plt+0xe450>
   12ce0:	ldr	r3, [pc, #128]	; 12d68 <fputs@plt+0xe454>
   12ce4:	add	r0, pc, r0
   12ce8:	add	r1, pc, r1
   12cec:	add	r3, pc, r3
   12cf0:	bl	5af4c <fputs@plt+0x56638>
   12cf4:	mvn	r0, #21
   12cf8:	b	12c00 <fputs@plt+0xe2ec>
   12cfc:	ldr	r0, [pc, #104]	; 12d6c <fputs@plt+0xe458>
   12d00:	movw	r2, #2132	; 0x854
   12d04:	ldr	r1, [pc, #100]	; 12d70 <fputs@plt+0xe45c>
   12d08:	ldr	r3, [pc, #100]	; 12d74 <fputs@plt+0xe460>
   12d0c:	add	r0, pc, r0
   12d10:	add	r1, pc, r1
   12d14:	add	r3, pc, r3
   12d18:	bl	5af4c <fputs@plt+0x56638>
   12d1c:	mvn	r0, #21
   12d20:	b	12c00 <fputs@plt+0xe2ec>
   12d24:	ldr	r0, [pc, #76]	; 12d78 <fputs@plt+0xe464>
   12d28:	movw	r2, #2131	; 0x853
   12d2c:	ldr	r1, [pc, #72]	; 12d7c <fputs@plt+0xe468>
   12d30:	ldr	r3, [pc, #72]	; 12d80 <fputs@plt+0xe46c>
   12d34:	add	r0, pc, r0
   12d38:	add	r1, pc, r1
   12d3c:	add	r3, pc, r3
   12d40:	bl	5af4c <fputs@plt+0x56638>
   12d44:	mvn	r0, #9
   12d48:	b	12c00 <fputs@plt+0xe2ec>
   12d4c:	andeq	r9, r7, r4, lsr r0
   12d50:	andeq	r0, r0, r0, lsr r4
   12d54:	andeq	r6, r5, r8, asr #10
   12d58:			; <UNDEFINED> instruction: 0x000529b8
   12d5c:	andeq	r3, r5, ip, asr #13
   12d60:	andeq	r0, r5, r8, lsl #2
   12d64:	muleq	r5, r0, r9
   12d68:	andeq	r3, r5, r4, lsr #13
   12d6c:	andeq	ip, r5, r8, asr #14
   12d70:	andeq	r2, r5, r8, ror #18
   12d74:	andeq	r3, r5, ip, ror r6
   12d78:	muleq	r5, ip, sp
   12d7c:	andeq	r2, r5, r0, asr #18
   12d80:	andeq	r3, r5, r4, asr r6
   12d84:	cmp	r0, #0
   12d88:	movne	r2, #0
   12d8c:	movne	r3, #0
   12d90:	strdne	r2, [r0, #96]	; 0x60
   12d94:	bx	lr
   12d98:	push	{r4, lr}
   12d9c:	subs	r4, r0, #0
   12da0:	sub	sp, sp, #8
   12da4:	beq	12ea0 <fputs@plt+0xe58c>
   12da8:	bl	e678 <fputs@plt+0x9d64>
   12dac:	cmp	r0, #0
   12db0:	bne	12e78 <fputs@plt+0xe564>
   12db4:	ldr	r0, [r4, #120]	; 0x78
   12db8:	cmp	r0, #0
   12dbc:	blt	12dc8 <fputs@plt+0xe4b4>
   12dc0:	add	sp, sp, #8
   12dc4:	pop	{r4, pc}
   12dc8:	mov	r0, #2048	; 0x800
   12dcc:	movt	r0, #8
   12dd0:	bl	4410 <inotify_init1@plt>
   12dd4:	cmp	r0, #0
   12dd8:	str	r0, [r4, #120]	; 0x78
   12ddc:	blt	12e60 <fputs@plt+0xe54c>
   12de0:	ldr	r0, [r4, #184]	; 0xb8
   12de4:	cmp	r0, #0
   12de8:	beq	12e48 <fputs@plt+0xe534>
   12dec:	bl	5b610 <fputs@plt+0x56cfc>
   12df0:	cmp	r0, #6
   12df4:	bgt	12e14 <fputs@plt+0xe500>
   12df8:	mov	r0, r4
   12dfc:	bl	10054 <fputs@plt+0xb740>
   12e00:	cmp	r0, #0
   12e04:	blt	12dc0 <fputs@plt+0xe4ac>
   12e08:	ldr	r0, [r4, #120]	; 0x78
   12e0c:	add	sp, sp, #8
   12e10:	pop	{r4, pc}
   12e14:	ldr	lr, [pc, #172]	; 12ec8 <fputs@plt+0xe5b4>
   12e18:	mov	r1, #0
   12e1c:	ldr	ip, [pc, #168]	; 12ecc <fputs@plt+0xe5b8>
   12e20:	movw	r3, #2200	; 0x898
   12e24:	ldr	r2, [pc, #164]	; 12ed0 <fputs@plt+0xe5bc>
   12e28:	add	lr, pc, lr
   12e2c:	add	ip, pc, ip
   12e30:	str	lr, [sp]
   12e34:	add	r2, pc, r2
   12e38:	str	ip, [sp, #4]
   12e3c:	mov	r0, #7
   12e40:	bl	5ae90 <fputs@plt+0x5657c>
   12e44:	b	12df8 <fputs@plt+0xe4e4>
   12e48:	bl	58294 <fputs@plt+0x53980>
   12e4c:	cmp	r0, #0
   12e50:	str	r0, [r4, #184]	; 0xb8
   12e54:	bne	12dec <fputs@plt+0xe4d8>
   12e58:	mvn	r0, #11
   12e5c:	b	12dc0 <fputs@plt+0xe4ac>
   12e60:	bl	48cc <__errno_location@plt>
   12e64:	ldr	r0, [r0]
   12e68:	rsb	r0, r0, #0
   12e6c:	cmp	r0, #0
   12e70:	blt	12dc0 <fputs@plt+0xe4ac>
   12e74:	b	12dec <fputs@plt+0xe4d8>
   12e78:	ldr	r0, [pc, #84]	; 12ed4 <fputs@plt+0xe5c0>
   12e7c:	movw	r2, #2191	; 0x88f
   12e80:	ldr	r1, [pc, #80]	; 12ed8 <fputs@plt+0xe5c4>
   12e84:	ldr	r3, [pc, #80]	; 12edc <fputs@plt+0xe5c8>
   12e88:	add	r0, pc, r0
   12e8c:	add	r1, pc, r1
   12e90:	add	r3, pc, r3
   12e94:	bl	5af4c <fputs@plt+0x56638>
   12e98:	mvn	r0, #9
   12e9c:	b	12dc0 <fputs@plt+0xe4ac>
   12ea0:	ldr	r0, [pc, #56]	; 12ee0 <fputs@plt+0xe5cc>
   12ea4:	movw	r2, #2190	; 0x88e
   12ea8:	ldr	r1, [pc, #52]	; 12ee4 <fputs@plt+0xe5d0>
   12eac:	ldr	r3, [pc, #52]	; 12ee8 <fputs@plt+0xe5d4>
   12eb0:	add	r0, pc, r0
   12eb4:	add	r1, pc, r1
   12eb8:	add	r3, pc, r3
   12ebc:	bl	5af4c <fputs@plt+0x56638>
   12ec0:	mvn	r0, #21
   12ec4:	b	12dc0 <fputs@plt+0xe4ac>
   12ec8:	andeq	r3, r5, r0, lsr #7
   12ecc:	andeq	r2, r5, r8, lsl #31
   12ed0:	andeq	r2, r5, r4, asr #16
   12ed4:	andeq	r2, r5, r8, asr #24
   12ed8:	andeq	r2, r5, ip, ror #15
   12edc:	andeq	r3, r5, ip, lsr #4
   12ee0:	andeq	pc, r4, ip, lsr pc	; <UNPREDICTABLE>
   12ee4:	andeq	r2, r5, r4, asr #15
   12ee8:	andeq	r3, r5, r4, lsl #4
   12eec:	push	{r4, r5, r6, lr}
   12ef0:	subs	r4, r0, #0
   12ef4:	mov	r6, r1
   12ef8:	beq	12fb0 <fputs@plt+0xe69c>
   12efc:	bl	e678 <fputs@plt+0x9d64>
   12f00:	cmp	r0, #0
   12f04:	bne	12f88 <fputs@plt+0xe674>
   12f08:	cmp	r6, #0
   12f0c:	beq	12f60 <fputs@plt+0xe64c>
   12f10:	mov	r0, r4
   12f14:	bl	12d98 <fputs@plt+0xe484>
   12f18:	cmp	r0, #0
   12f1c:	poplt	{r4, r5, r6, pc}
   12f20:	ldrb	r0, [r4, #172]	; 0xac
   12f24:	cmp	r0, #0
   12f28:	beq	12f50 <fputs@plt+0xe63c>
   12f2c:	ldrd	r4, [r4, #136]	; 0x88
   12f30:	movw	r2, #33920	; 0x8480
   12f34:	movt	r2, #30
   12f38:	mov	r3, #0
   12f3c:	adds	r2, r2, r4
   12f40:	mov	r0, #1
   12f44:	adc	r3, r3, r5
   12f48:	strd	r2, [r6]
   12f4c:	pop	{r4, r5, r6, pc}
   12f50:	mvn	r2, #0
   12f54:	mvn	r3, #0
   12f58:	strd	r2, [r6]
   12f5c:	pop	{r4, r5, r6, pc}
   12f60:	ldr	r0, [pc, #112]	; 12fd8 <fputs@plt+0xe6c4>
   12f64:	movw	r2, #2228	; 0x8b4
   12f68:	ldr	r1, [pc, #108]	; 12fdc <fputs@plt+0xe6c8>
   12f6c:	ldr	r3, [pc, #108]	; 12fe0 <fputs@plt+0xe6cc>
   12f70:	add	r0, pc, r0
   12f74:	add	r1, pc, r1
   12f78:	add	r3, pc, r3
   12f7c:	bl	5af4c <fputs@plt+0x56638>
   12f80:	mvn	r0, #21
   12f84:	pop	{r4, r5, r6, pc}
   12f88:	ldr	r0, [pc, #84]	; 12fe4 <fputs@plt+0xe6d0>
   12f8c:	movw	r2, #2227	; 0x8b3
   12f90:	ldr	r1, [pc, #80]	; 12fe8 <fputs@plt+0xe6d4>
   12f94:	ldr	r3, [pc, #80]	; 12fec <fputs@plt+0xe6d8>
   12f98:	add	r0, pc, r0
   12f9c:	add	r1, pc, r1
   12fa0:	add	r3, pc, r3
   12fa4:	bl	5af4c <fputs@plt+0x56638>
   12fa8:	mvn	r0, #9
   12fac:	pop	{r4, r5, r6, pc}
   12fb0:	ldr	r0, [pc, #56]	; 12ff0 <fputs@plt+0xe6dc>
   12fb4:	movw	r2, #2226	; 0x8b2
   12fb8:	ldr	r1, [pc, #52]	; 12ff4 <fputs@plt+0xe6e0>
   12fbc:	ldr	r3, [pc, #52]	; 12ff8 <fputs@plt+0xe6e4>
   12fc0:	add	r0, pc, r0
   12fc4:	add	r1, pc, r1
   12fc8:	add	r3, pc, r3
   12fcc:	bl	5af4c <fputs@plt+0x56638>
   12fd0:	mvn	r0, #21
   12fd4:	pop	{r4, r5, r6, pc}
   12fd8:	andeq	r2, r5, ip, ror lr
   12fdc:	andeq	r2, r5, r4, lsl #14
   12fe0:	andeq	r3, r5, ip, lsr #10
   12fe4:	andeq	r2, r5, r8, lsr fp
   12fe8:	ldrdeq	r2, [r5], -ip
   12fec:	andeq	r3, r5, r4, lsl #10
   12ff0:	andeq	pc, r4, ip, lsr #28
   12ff4:			; <UNDEFINED> instruction: 0x000526b4
   12ff8:	ldrdeq	r3, [r5], -ip
   12ffc:	ldr	r3, [pc, #1372]	; 13560 <fputs@plt+0xec4c>
   13000:	ldr	r2, [pc, #1372]	; 13564 <fputs@plt+0xec50>
   13004:	add	r3, pc, r3
   13008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1300c:	subs	r4, r0, #0
   13010:	ldr	r2, [r3, r2]
   13014:	sub	sp, sp, #364	; 0x16c
   13018:	ldr	r3, [r2]
   1301c:	str	r2, [sp, #36]	; 0x24
   13020:	str	r3, [sp, #356]	; 0x164
   13024:	beq	13534 <fputs@plt+0xec20>
   13028:	bl	e678 <fputs@plt+0x9d64>
   1302c:	subs	r5, r0, #0
   13030:	bne	1350c <fputs@plt+0xebf8>
   13034:	ldr	r3, [r4, #120]	; 0x78
   13038:	cmp	r3, #0
   1303c:	blt	134e8 <fputs@plt+0xebd4>
   13040:	ldr	r1, [pc, #1312]	; 13568 <fputs@plt+0xec54>
   13044:	mov	r0, #1
   13048:	ldr	r8, [pc, #1308]	; 1356c <fputs@plt+0xec58>
   1304c:	add	r1, pc, r1
   13050:	str	r1, [sp, #40]	; 0x28
   13054:	bl	557f4 <fputs@plt+0x50ee0>
   13058:	ldr	r2, [pc, #1296]	; 13570 <fputs@plt+0xec5c>
   1305c:	ldr	r3, [r4, #124]	; 0x7c
   13060:	add	r8, pc, r8
   13064:	add	r2, pc, r2
   13068:	str	r2, [sp, #44]	; 0x2c
   1306c:	add	r2, sp, #84	; 0x54
   13070:	str	r2, [sp, #28]
   13074:	ldr	r2, [pc, #1272]	; 13574 <fputs@plt+0xec60>
   13078:	str	r3, [r4, #128]	; 0x80
   1307c:	add	r2, pc, r2
   13080:	str	r2, [sp, #48]	; 0x30
   13084:	ldr	r2, [pc, #1260]	; 13578 <fputs@plt+0xec64>
   13088:	add	r2, pc, r2
   1308c:	str	r2, [sp, #32]
   13090:	ldr	r2, [pc, #1252]	; 1357c <fputs@plt+0xec68>
   13094:	add	r2, pc, r2
   13098:	str	r2, [sp, #52]	; 0x34
   1309c:	strd	r0, [r4, #136]	; 0x88
   130a0:	ldr	r0, [r4, #120]	; 0x78
   130a4:	add	r1, sp, #84	; 0x54
   130a8:	mov	r2, #272	; 0x110
   130ac:	bl	4164 <read@plt>
   130b0:	cmp	r0, #0
   130b4:	blt	134ac <fputs@plt+0xeb98>
   130b8:	add	r3, sp, #84	; 0x54
   130bc:	ldr	r1, [sp, #28]
   130c0:	add	r7, r3, r0
   130c4:	cmp	r7, r1
   130c8:	addhi	r6, sp, #84	; 0x54
   130cc:	bls	1313c <fputs@plt+0xe828>
   130d0:	ldr	r3, [r6, #4]
   130d4:	tst	r3, #16384	; 0x4000
   130d8:	bne	13144 <fputs@plt+0xe830>
   130dc:	ldr	r0, [r4, #184]	; 0xb8
   130e0:	ldr	r1, [r6]
   130e4:	bl	5863c <fputs@plt+0x53d28>
   130e8:	subs	sl, r0, #0
   130ec:	beq	1343c <fputs@plt+0xeb28>
   130f0:	ldr	r9, [r6, #4]
   130f4:	tst	r9, #1073741824	; 0x40000000
   130f8:	beq	1331c <fputs@plt+0xea08>
   130fc:	ldrb	r3, [sl, #8]
   13100:	cmp	r3, #0
   13104:	bne	133ec <fputs@plt+0xead8>
   13108:	ldr	r5, [r6, #12]
   1310c:	cmp	r5, #0
   13110:	bne	132e4 <fputs@plt+0xe9d0>
   13114:	tst	r9, #11264	; 0x2c00
   13118:	beq	132e4 <fputs@plt+0xe9d0>
   1311c:	mov	r1, sl
   13120:	mov	r0, r4
   13124:	bl	e1dc <fputs@plt+0x98c8>
   13128:	ldr	r5, [r6, #12]
   1312c:	add	r5, r5, #16
   13130:	add	r6, r6, r5
   13134:	cmp	r6, r7
   13138:	bcc	132f4 <fputs@plt+0xe9e0>
   1313c:	mov	r5, #1
   13140:	b	130a0 <fputs@plt+0xe78c>
   13144:	bl	5b610 <fputs@plt+0x56cfc>
   13148:	cmp	r0, #6
   1314c:	bgt	133b8 <fputs@plt+0xeaa4>
   13150:	ldr	r3, [r4, #144]	; 0x90
   13154:	mov	r0, r4
   13158:	add	r5, sp, #56	; 0x38
   1315c:	ldr	fp, [pc, #1052]	; 13580 <fputs@plt+0xec6c>
   13160:	add	r3, r3, #1
   13164:	str	r3, [r4, #144]	; 0x90
   13168:	bl	10054 <fputs@plt+0xb740>
   1316c:	mov	r3, #0
   13170:	mov	r2, r3
   13174:	mov	r1, r5
   13178:	ldr	r0, [r4, #8]
   1317c:	add	fp, pc, fp
   13180:	str	r3, [sp, #60]	; 0x3c
   13184:	mvn	r3, #1
   13188:	str	r3, [sp, #56]	; 0x38
   1318c:	bl	581fc <fputs@plt+0x538e8>
   13190:	ldr	sl, [pc, #1004]	; 13584 <fputs@plt+0xec70>
   13194:	add	sl, pc, sl
   13198:	subs	r9, r0, #0
   1319c:	bne	131c8 <fputs@plt+0xe8b4>
   131a0:	b	1320c <fputs@plt+0xe8f8>
   131a4:	mov	r1, r9
   131a8:	mov	r0, r4
   131ac:	bl	e098 <fputs@plt+0x9784>
   131b0:	ldr	r0, [r4, #8]
   131b4:	mov	r1, r5
   131b8:	mov	r2, #0
   131bc:	bl	581fc <fputs@plt+0x538e8>
   131c0:	subs	r9, r0, #0
   131c4:	beq	1320c <fputs@plt+0xe8f8>
   131c8:	ldr	r2, [r9, #336]	; 0x150
   131cc:	ldr	r3, [r4, #144]	; 0x90
   131d0:	cmp	r2, r3
   131d4:	beq	131b0 <fputs@plt+0xe89c>
   131d8:	bl	5b610 <fputs@plt+0x56cfc>
   131dc:	cmp	r0, #6
   131e0:	ble	131a4 <fputs@plt+0xe890>
   131e4:	str	fp, [sp]
   131e8:	mov	r1, #0
   131ec:	str	sl, [sp, #4]
   131f0:	mov	r2, r8
   131f4:	ldr	ip, [r9, #40]	; 0x28
   131f8:	movw	r3, #2268	; 0x8dc
   131fc:	mov	r0, #7
   13200:	str	ip, [sp, #8]
   13204:	bl	5ae90 <fputs@plt+0x5657c>
   13208:	b	131a4 <fputs@plt+0xe890>
   1320c:	mov	r3, #0
   13210:	ldr	r0, [r4, #180]	; 0xb4
   13214:	mov	r2, r3
   13218:	mov	r1, r5
   1321c:	str	r3, [sp, #60]	; 0x3c
   13220:	mvn	r3, #1
   13224:	str	r3, [sp, #56]	; 0x38
   13228:	bl	581fc <fputs@plt+0x538e8>
   1322c:	subs	r9, r0, #0
   13230:	beq	132d4 <fputs@plt+0xe9c0>
   13234:	ldr	fp, [pc, #844]	; 13588 <fputs@plt+0xec74>
   13238:	ldr	r2, [pc, #844]	; 1358c <fputs@plt+0xec78>
   1323c:	ldr	r3, [pc, #844]	; 13590 <fputs@plt+0xec7c>
   13240:	add	fp, pc, fp
   13244:	add	r2, pc, r2
   13248:	str	r2, [sp, #20]
   1324c:	add	r3, pc, r3
   13250:	str	r3, [sp, #24]
   13254:	b	1327c <fputs@plt+0xe968>
   13258:	mov	r1, r9
   1325c:	mov	r0, r4
   13260:	bl	e1dc <fputs@plt+0x98c8>
   13264:	ldr	r0, [r4, #180]	; 0xb4
   13268:	mov	r1, r5
   1326c:	mov	r2, #0
   13270:	bl	581fc <fputs@plt+0x538e8>
   13274:	subs	r9, r0, #0
   13278:	beq	132d4 <fputs@plt+0xe9c0>
   1327c:	ldr	r2, [r9, #12]
   13280:	ldr	r3, [r4, #144]	; 0x90
   13284:	cmp	r2, r3
   13288:	beq	13264 <fputs@plt+0xe950>
   1328c:	ldrb	sl, [r9, #8]
   13290:	cmp	sl, #0
   13294:	bne	13264 <fputs@plt+0xe950>
   13298:	bl	5b610 <fputs@plt+0x56cfc>
   1329c:	cmp	r0, #6
   132a0:	ble	13258 <fputs@plt+0xe944>
   132a4:	ldr	r1, [sp, #20]
   132a8:	movw	r3, #2280	; 0x8e8
   132ac:	ldr	r2, [sp, #24]
   132b0:	mov	r0, #7
   132b4:	str	r1, [sp]
   132b8:	mov	r1, sl
   132bc:	str	r2, [sp, #4]
   132c0:	mov	r2, fp
   132c4:	ldr	ip, [sl, #40]	; 0x28
   132c8:	str	ip, [sp, #8]
   132cc:	bl	5ae90 <fputs@plt+0x5657c>
   132d0:	b	13258 <fputs@plt+0xe944>
   132d4:	bl	5b610 <fputs@plt+0x56cfc>
   132d8:	cmp	r0, #6
   132dc:	bgt	13338 <fputs@plt+0xea24>
   132e0:	ldr	r5, [r6, #12]
   132e4:	add	r5, r5, #16
   132e8:	add	r6, r6, r5
   132ec:	cmp	r6, r7
   132f0:	bcs	1313c <fputs@plt+0xe828>
   132f4:	cmp	r6, #0
   132f8:	bne	130d0 <fputs@plt+0xe7bc>
   132fc:	ldr	r0, [pc, #656]	; 13594 <fputs@plt+0xec80>
   13300:	movw	r2, #2291	; 0x8f3
   13304:	ldr	r1, [pc, #652]	; 13598 <fputs@plt+0xec84>
   13308:	ldr	r3, [pc, #652]	; 1359c <fputs@plt+0xec88>
   1330c:	add	r0, pc, r0
   13310:	add	r1, pc, r1
   13314:	add	r3, pc, r3
   13318:	bl	5ac34 <fputs@plt+0x56320>
   1331c:	ldr	r5, [r6, #12]
   13320:	cmp	r5, #0
   13324:	bne	13370 <fputs@plt+0xea5c>
   13328:	ldrb	r3, [sl, #8]
   1332c:	cmp	r3, #0
   13330:	bne	132e4 <fputs@plt+0xe9d0>
   13334:	b	1310c <fputs@plt+0xe7f8>
   13338:	ldr	r3, [pc, #608]	; 135a0 <fputs@plt+0xec8c>
   1333c:	mov	r0, #7
   13340:	ldr	ip, [pc, #604]	; 135a4 <fputs@plt+0xec90>
   13344:	mov	r1, #0
   13348:	ldr	r2, [pc, #600]	; 135a8 <fputs@plt+0xec94>
   1334c:	add	r3, pc, r3
   13350:	add	ip, pc, ip
   13354:	str	r3, [sp]
   13358:	add	r2, pc, r2
   1335c:	movw	r3, #2284	; 0x8ec
   13360:	str	ip, [sp, #4]
   13364:	bl	5ae90 <fputs@plt+0x5657c>
   13368:	ldr	r5, [r6, #12]
   1336c:	b	132e4 <fputs@plt+0xe9d0>
   13370:	add	fp, r6, #16
   13374:	ldr	r1, [sp, #32]
   13378:	mov	r0, fp
   1337c:	bl	4e988 <fputs@plt+0x4a074>
   13380:	cmp	r0, #0
   13384:	beq	13494 <fputs@plt+0xeb80>
   13388:	movw	r3, #390	; 0x186
   1338c:	and	r3, r9, r3
   13390:	cmp	r3, #0
   13394:	bne	1347c <fputs@plt+0xeb68>
   13398:	tst	r9, #8768	; 0x2240
   1339c:	beq	132e4 <fputs@plt+0xe9d0>
   133a0:	ldr	r1, [sl]
   133a4:	mov	r2, fp
   133a8:	mov	r0, r4
   133ac:	bl	e318 <fputs@plt+0x9a04>
   133b0:	ldr	r5, [r6, #12]
   133b4:	b	132e4 <fputs@plt+0xe9d0>
   133b8:	ldr	r3, [pc, #492]	; 135ac <fputs@plt+0xec98>
   133bc:	mov	r1, #0
   133c0:	ldr	ip, [pc, #488]	; 135b0 <fputs@plt+0xec9c>
   133c4:	mov	r0, #7
   133c8:	ldr	r2, [pc, #484]	; 135b4 <fputs@plt+0xeca0>
   133cc:	add	r3, pc, r3
   133d0:	add	ip, pc, ip
   133d4:	str	r3, [sp]
   133d8:	add	r2, pc, r2
   133dc:	movw	r3, #2258	; 0x8d2
   133e0:	str	ip, [sp, #4]
   133e4:	bl	5ae90 <fputs@plt+0x5657c>
   133e8:	b	13150 <fputs@plt+0xe83c>
   133ec:	ldr	r5, [r6, #12]
   133f0:	cmp	r5, #0
   133f4:	beq	132e4 <fputs@plt+0xe9d0>
   133f8:	add	r5, r6, #16
   133fc:	add	r1, sp, #64	; 0x40
   13400:	mov	r0, r5
   13404:	bl	49f0c <fputs@plt+0x455f8>
   13408:	cmp	r0, #0
   1340c:	blt	132e0 <fputs@plt+0xe9cc>
   13410:	ldr	r2, [r6, #4]
   13414:	movw	r3, #390	; 0x186
   13418:	and	r3, r2, r3
   1341c:	cmp	r3, #0
   13420:	beq	132e0 <fputs@plt+0xe9cc>
   13424:	mov	r2, r5
   13428:	ldr	r1, [sl]
   1342c:	mov	r0, r4
   13430:	bl	f3a0 <fputs@plt+0xaa8c>
   13434:	ldr	r5, [r6, #12]
   13438:	b	132e4 <fputs@plt+0xe9d0>
   1343c:	ldr	r3, [r6, #4]
   13440:	ands	r5, r3, #32768	; 0x8000
   13444:	bne	132e0 <fputs@plt+0xe9cc>
   13448:	bl	5b610 <fputs@plt+0x56cfc>
   1344c:	cmp	r0, #6
   13450:	ble	132e0 <fputs@plt+0xe9cc>
   13454:	ldr	r3, [sp, #44]	; 0x2c
   13458:	mov	r1, r5
   1345c:	ldr	r2, [sp, #48]	; 0x30
   13460:	mov	r0, #7
   13464:	str	r3, [sp]
   13468:	movw	r3, #2335	; 0x91f
   1346c:	str	r2, [sp, #4]
   13470:	ldr	r2, [sp, #40]	; 0x28
   13474:	bl	5ae90 <fputs@plt+0x5657c>
   13478:	b	132e0 <fputs@plt+0xe9cc>
   1347c:	ldr	r1, [sl]
   13480:	mov	r2, fp
   13484:	mov	r0, r4
   13488:	bl	f0c8 <fputs@plt+0xa7b4>
   1348c:	ldr	r5, [r6, #12]
   13490:	b	132e4 <fputs@plt+0xe9d0>
   13494:	mov	r0, fp
   13498:	ldr	r1, [sp, #52]	; 0x34
   1349c:	bl	4e988 <fputs@plt+0x4a074>
   134a0:	cmp	r0, #0
   134a4:	bne	13388 <fputs@plt+0xea74>
   134a8:	b	13328 <fputs@plt+0xea14>
   134ac:	bl	48cc <__errno_location@plt>
   134b0:	ldr	r0, [r0]
   134b4:	cmp	r0, #11
   134b8:	cmpne	r0, #4
   134bc:	rsbne	r0, r0, #0
   134c0:	beq	134e0 <fputs@plt+0xebcc>
   134c4:	ldr	r1, [sp, #36]	; 0x24
   134c8:	ldr	r2, [sp, #356]	; 0x164
   134cc:	ldr	r3, [r1]
   134d0:	cmp	r2, r3
   134d4:	bne	1355c <fputs@plt+0xec48>
   134d8:	add	sp, sp, #364	; 0x16c
   134dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   134e0:	cmp	r5, #0
   134e4:	bne	134f0 <fputs@plt+0xebdc>
   134e8:	mov	r0, r5
   134ec:	b	134c4 <fputs@plt+0xebb0>
   134f0:	ldr	r0, [r4, #128]	; 0x80
   134f4:	ldr	r3, [r4, #124]	; 0x7c
   134f8:	cmp	r3, r0
   134fc:	str	r3, [r4, #128]	; 0x80
   13500:	moveq	r0, #1
   13504:	movne	r0, #2
   13508:	b	134c4 <fputs@plt+0xebb0>
   1350c:	ldr	r0, [pc, #164]	; 135b8 <fputs@plt+0xeca4>
   13510:	movw	r2, #2353	; 0x931
   13514:	ldr	r1, [pc, #160]	; 135bc <fputs@plt+0xeca8>
   13518:	ldr	r3, [pc, #160]	; 135c0 <fputs@plt+0xecac>
   1351c:	add	r0, pc, r0
   13520:	add	r1, pc, r1
   13524:	add	r3, pc, r3
   13528:	bl	5af4c <fputs@plt+0x56638>
   1352c:	mvn	r0, #9
   13530:	b	134c4 <fputs@plt+0xebb0>
   13534:	ldr	r0, [pc, #136]	; 135c4 <fputs@plt+0xecb0>
   13538:	mov	r2, #2352	; 0x930
   1353c:	ldr	r1, [pc, #132]	; 135c8 <fputs@plt+0xecb4>
   13540:	ldr	r3, [pc, #132]	; 135cc <fputs@plt+0xecb8>
   13544:	add	r0, pc, r0
   13548:	add	r1, pc, r1
   1354c:	add	r3, pc, r3
   13550:	bl	5af4c <fputs@plt+0x56638>
   13554:	mvn	r0, #21
   13558:	b	134c4 <fputs@plt+0xebb0>
   1355c:	bl	453c <__stack_chk_fail@plt>
   13560:	andeq	r8, r7, ip, lsl #23
   13564:	andeq	r0, r0, r0, lsr r4
   13568:	andeq	r2, r5, ip, lsr #12
   1356c:	andeq	r2, r5, r8, lsl r6
   13570:	andeq	r3, r5, ip, rrx
   13574:	andeq	r2, r5, r4, asr #28
   13578:	andeq	r2, r5, r8, lsr r7
   1357c:	andeq	r3, r5, r8, ror #21
   13580:	andeq	r2, r5, r8, ror #9
   13584:	muleq	r5, r8, ip
   13588:	andeq	r2, r5, r8, lsr r4
   1358c:	andeq	r2, r5, r0, lsr #8
   13590:	andeq	r2, r5, ip, lsl ip
   13594:	andeq	r7, r5, r4, lsl r8
   13598:	andeq	r2, r5, r8, ror #6
   1359c:	ldrdeq	r3, [r5], -ip
   135a0:	andeq	r2, r5, r8, lsl r3
   135a4:	andeq	r2, r5, r8, asr fp
   135a8:	andeq	r2, r5, r0, lsr #6
   135ac:	muleq	r5, r8, r2
   135b0:	andeq	r2, r5, ip, lsr #20
   135b4:	andeq	r2, r5, r0, lsr #5
   135b8:			; <UNDEFINED> instruction: 0x000525b4
   135bc:	andeq	r2, r5, r8, asr r1
   135c0:	andeq	r2, r5, ip, asr sp
   135c4:	andeq	pc, r4, r8, lsr #17
   135c8:	andeq	r2, r5, r0, lsr r1
   135cc:	andeq	r2, r5, r4, lsr sp
   135d0:	ldr	ip, [pc, #580]	; 1381c <fputs@plt+0xef08>
   135d4:	ldr	r1, [pc, #580]	; 13820 <fputs@plt+0xef0c>
   135d8:	add	ip, pc, ip
   135dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   135e0:	mov	r5, r3
   135e4:	ldr	r9, [ip, r1]
   135e8:	mov	r3, ip
   135ec:	sub	sp, sp, #32
   135f0:	subs	r8, r0, #0
   135f4:	mov	r4, r2
   135f8:	ldr	r3, [r9]
   135fc:	str	r3, [sp, #28]
   13600:	beq	137f4 <fputs@plt+0xeee0>
   13604:	bl	e678 <fputs@plt+0x9d64>
   13608:	subs	r6, r0, #0
   1360c:	bne	137cc <fputs@plt+0xeeb8>
   13610:	ldr	r3, [r8, #120]	; 0x78
   13614:	mov	r0, r8
   13618:	cmp	r3, #0
   1361c:	blt	136d0 <fputs@plt+0xedbc>
   13620:	add	r1, sp, #16
   13624:	bl	12eec <fputs@plt+0xe5d8>
   13628:	cmp	r0, #0
   1362c:	blt	136b8 <fputs@plt+0xeda4>
   13630:	ldrd	r2, [sp, #16]
   13634:	mvn	r6, #0
   13638:	mvn	r7, #0
   1363c:	cmp	r3, r7
   13640:	cmpeq	r2, r6
   13644:	beq	1368c <fputs@plt+0xed78>
   13648:	mov	r0, #1
   1364c:	bl	557f4 <fputs@plt+0x50ee0>
   13650:	ldrd	r2, [sp, #16]
   13654:	cmp	r1, r3
   13658:	cmpeq	r0, r2
   1365c:	movcs	r2, #0
   13660:	movcs	r3, #0
   13664:	bcc	13784 <fputs@plt+0xee70>
   13668:	mvn	r0, #0
   1366c:	mvn	r1, #0
   13670:	cmp	r5, r1
   13674:	cmpeq	r4, r0
   13678:	strd	r2, [sp, #16]
   1367c:	beq	13790 <fputs@plt+0xee7c>
   13680:	cmp	r5, r3
   13684:	cmpeq	r4, r2
   13688:	bhi	13790 <fputs@plt+0xee7c>
   1368c:	ldr	r0, [r8, #120]	; 0x78
   13690:	mov	r1, #1
   13694:	mov	r2, r4
   13698:	mov	r3, r5
   1369c:	bl	50f78 <fputs@plt+0x4c664>
   136a0:	cmn	r0, #4
   136a4:	beq	1368c <fputs@plt+0xed78>
   136a8:	cmp	r0, #0
   136ac:	blt	136b8 <fputs@plt+0xeda4>
   136b0:	mov	r0, r8
   136b4:	bl	12ffc <fputs@plt+0xe6e8>
   136b8:	ldr	r2, [sp, #28]
   136bc:	ldr	r3, [r9]
   136c0:	cmp	r2, r3
   136c4:	bne	137c8 <fputs@plt+0xeeb4>
   136c8:	add	sp, sp, #32
   136cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   136d0:	bl	12d98 <fputs@plt+0xe484>
   136d4:	cmp	r0, #0
   136d8:	blt	136b8 <fputs@plt+0xeda4>
   136dc:	add	r5, sp, #16
   136e0:	mov	r2, r6
   136e4:	ldr	r0, [r8, #8]
   136e8:	mvn	r3, #1
   136ec:	mov	r1, r5
   136f0:	str	r6, [sp, #20]
   136f4:	str	r3, [sp, #16]
   136f8:	bl	581fc <fputs@plt+0x538e8>
   136fc:	subs	r4, r0, #0
   13700:	beq	137ac <fputs@plt+0xee98>
   13704:	ldr	sl, [pc, #280]	; 13824 <fputs@plt+0xef10>
   13708:	ldr	r7, [pc, #280]	; 13828 <fputs@plt+0xef14>
   1370c:	ldr	r6, [pc, #280]	; 1382c <fputs@plt+0xef18>
   13710:	add	sl, pc, sl
   13714:	add	r7, pc, r7
   13718:	add	r6, pc, r6
   1371c:	b	13738 <fputs@plt+0xee24>
   13720:	ldr	r0, [r8, #8]
   13724:	mov	r1, r5
   13728:	mov	r2, #0
   1372c:	bl	581fc <fputs@plt+0x538e8>
   13730:	subs	r4, r0, #0
   13734:	beq	137ac <fputs@plt+0xee98>
   13738:	mov	r0, r4
   1373c:	bl	14bb8 <fputs@plt+0x102a4>
   13740:	cmn	r0, #43	; 0x2b
   13744:	beq	1379c <fputs@plt+0xee88>
   13748:	cmp	r0, #0
   1374c:	bge	13720 <fputs@plt+0xee0c>
   13750:	bl	5b610 <fputs@plt+0x56cfc>
   13754:	cmp	r0, #2
   13758:	ble	13720 <fputs@plt+0xee0c>
   1375c:	str	r7, [sp]
   13760:	mov	r1, #0
   13764:	str	r6, [sp, #4]
   13768:	mov	r2, sl
   1376c:	ldr	ip, [r4, #40]	; 0x28
   13770:	movw	r3, #2405	; 0x965
   13774:	mov	r0, #3
   13778:	str	ip, [sp, #8]
   1377c:	bl	5ae90 <fputs@plt+0x5657c>
   13780:	b	13720 <fputs@plt+0xee0c>
   13784:	subs	r2, r2, r0
   13788:	sbc	r3, r3, r1
   1378c:	b	13668 <fputs@plt+0xed54>
   13790:	mov	r4, r2
   13794:	mov	r5, r3
   13798:	b	1368c <fputs@plt+0xed78>
   1379c:	mov	r1, r4
   137a0:	mov	r0, r8
   137a4:	bl	e098 <fputs@plt+0x9784>
   137a8:	b	13720 <fputs@plt+0xee0c>
   137ac:	ldr	r0, [r8, #128]	; 0x80
   137b0:	ldr	r3, [r8, #124]	; 0x7c
   137b4:	cmp	r3, r0
   137b8:	str	r3, [r8, #128]	; 0x80
   137bc:	movne	r0, #2
   137c0:	moveq	r0, #1
   137c4:	b	136b8 <fputs@plt+0xeda4>
   137c8:	bl	453c <__stack_chk_fail@plt>
   137cc:	ldr	r0, [pc, #92]	; 13830 <fputs@plt+0xef1c>
   137d0:	movw	r2, #2386	; 0x952
   137d4:	ldr	r1, [pc, #88]	; 13834 <fputs@plt+0xef20>
   137d8:	ldr	r3, [pc, #88]	; 13838 <fputs@plt+0xef24>
   137dc:	add	r0, pc, r0
   137e0:	add	r1, pc, r1
   137e4:	add	r3, pc, r3
   137e8:	bl	5af4c <fputs@plt+0x56638>
   137ec:	mvn	r0, #9
   137f0:	b	136b8 <fputs@plt+0xeda4>
   137f4:	ldr	r0, [pc, #64]	; 1383c <fputs@plt+0xef28>
   137f8:	movw	r2, #2385	; 0x951
   137fc:	ldr	r1, [pc, #60]	; 13840 <fputs@plt+0xef2c>
   13800:	ldr	r3, [pc, #60]	; 13844 <fputs@plt+0xef30>
   13804:	add	r0, pc, r0
   13808:	add	r1, pc, r1
   1380c:	add	r3, pc, r3
   13810:	bl	5af4c <fputs@plt+0x56638>
   13814:	mvn	r0, #21
   13818:	b	136b8 <fputs@plt+0xeda4>
   1381c:			; <UNDEFINED> instruction: 0x000785b8
   13820:	andeq	r0, r0, r0, lsr r4
   13824:	andeq	r1, r5, r8, ror #30
   13828:	strdeq	r2, [r5], -ip
   1382c:	andeq	r2, r5, r0, asr #15
   13830:	strdeq	r2, [r5], -r4
   13834:	muleq	r5, r8, lr
   13838:	andeq	r2, r5, r4, ror #25
   1383c:	andeq	pc, r4, r8, ror #11
   13840:	andeq	r1, r5, r0, ror lr
   13844:			; <UNDEFINED> instruction: 0x00052cbc
   13848:	ldr	r3, [pc, #512]	; 13a50 <fputs@plt+0xf13c>
   1384c:	ldr	ip, [pc, #512]	; 13a54 <fputs@plt+0xf140>
   13850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13854:	add	r3, pc, r3
   13858:	sub	sp, sp, #52	; 0x34
   1385c:	subs	r4, r0, #0
   13860:	mov	r9, r2
   13864:	str	r1, [sp, #8]
   13868:	ldr	ip, [r3, ip]
   1386c:	ldr	r3, [ip]
   13870:	str	ip, [sp, #12]
   13874:	str	r3, [sp, #44]	; 0x2c
   13878:	beq	139b0 <fputs@plt+0xf09c>
   1387c:	bl	e678 <fputs@plt+0x9d64>
   13880:	cmp	r0, #0
   13884:	bne	139d8 <fputs@plt+0xf0c4>
   13888:	ldr	r0, [sp, #8]
   1388c:	cmp	r0, #0
   13890:	cmpeq	r9, #0
   13894:	movne	r3, #0
   13898:	moveq	r3, #1
   1389c:	beq	13a00 <fputs@plt+0xf0ec>
   138a0:	ldr	r1, [sp, #8]
   138a4:	cmp	r1, r9
   138a8:	beq	13a28 <fputs@plt+0xf114>
   138ac:	add	r5, sp, #36	; 0x24
   138b0:	mov	r2, r3
   138b4:	ldr	r0, [r4, #8]
   138b8:	mvn	ip, #1
   138bc:	mov	r1, r5
   138c0:	str	r3, [sp, #40]	; 0x28
   138c4:	str	ip, [sp, #36]	; 0x24
   138c8:	bl	581fc <fputs@plt+0x538e8>
   138cc:	mov	sl, #0
   138d0:	mov	fp, #0
   138d4:	cmp	r0, #0
   138d8:	beq	139a4 <fputs@plt+0xf090>
   138dc:	add	r7, sp, #16
   138e0:	strd	sl, [sp]
   138e4:	add	r6, sp, #24
   138e8:	mov	r8, #1
   138ec:	b	13914 <fputs@plt+0xf000>
   138f0:	ldrd	sl, [sp, #24]
   138f4:	strd	r2, [sp]
   138f8:	mov	r8, #0
   138fc:	ldr	r0, [r4, #8]
   13900:	mov	r1, r5
   13904:	mov	r2, #0
   13908:	bl	581fc <fputs@plt+0x538e8>
   1390c:	cmp	r0, #0
   13910:	beq	13968 <fputs@plt+0xf054>
   13914:	mov	r1, r7
   13918:	mov	r2, r6
   1391c:	bl	18ea0 <fputs@plt+0x1458c>
   13920:	cmn	r0, #2
   13924:	beq	138fc <fputs@plt+0xefe8>
   13928:	cmp	r0, #0
   1392c:	blt	13988 <fputs@plt+0xf074>
   13930:	beq	138fc <fputs@plt+0xefe8>
   13934:	cmp	r8, #0
   13938:	ldrd	r2, [sp, #16]
   1393c:	bne	138f0 <fputs@plt+0xefdc>
   13940:	ldrd	r0, [sp]
   13944:	cmp	r1, r3
   13948:	cmpeq	r0, r2
   1394c:	strdhi	r2, [sp]
   13950:	ldrd	r2, [sp, #24]
   13954:	cmp	fp, r3
   13958:	cmpeq	sl, r2
   1395c:	movcc	sl, r2
   13960:	movcc	fp, r3
   13964:	b	138f8 <fputs@plt+0xefe4>
   13968:	eor	r0, r8, #1
   1396c:	ldr	r3, [sp, #8]
   13970:	cmp	r3, #0
   13974:	ldrdne	r2, [sp]
   13978:	ldrne	r1, [sp, #8]
   1397c:	strdne	r2, [r1]
   13980:	cmp	r9, #0
   13984:	strdne	sl, [r9]
   13988:	ldr	r1, [sp, #12]
   1398c:	ldr	r2, [sp, #44]	; 0x2c
   13990:	ldr	r3, [r1]
   13994:	cmp	r2, r3
   13998:	bne	139ac <fputs@plt+0xf098>
   1399c:	add	sp, sp, #52	; 0x34
   139a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139a4:	strd	sl, [sp]
   139a8:	b	1396c <fputs@plt+0xf058>
   139ac:	bl	453c <__stack_chk_fail@plt>
   139b0:	ldr	r0, [pc, #160]	; 13a58 <fputs@plt+0xf144>
   139b4:	mov	r2, #2448	; 0x990
   139b8:	ldr	r1, [pc, #156]	; 13a5c <fputs@plt+0xf148>
   139bc:	ldr	r3, [pc, #156]	; 13a60 <fputs@plt+0xf14c>
   139c0:	add	r0, pc, r0
   139c4:	add	r1, pc, r1
   139c8:	add	r3, pc, r3
   139cc:	bl	5af4c <fputs@plt+0x56638>
   139d0:	mvn	r0, #21
   139d4:	b	13988 <fputs@plt+0xf074>
   139d8:	ldr	r0, [pc, #132]	; 13a64 <fputs@plt+0xf150>
   139dc:	movw	r2, #2449	; 0x991
   139e0:	ldr	r1, [pc, #128]	; 13a68 <fputs@plt+0xf154>
   139e4:	ldr	r3, [pc, #128]	; 13a6c <fputs@plt+0xf158>
   139e8:	add	r0, pc, r0
   139ec:	add	r1, pc, r1
   139f0:	add	r3, pc, r3
   139f4:	bl	5af4c <fputs@plt+0x56638>
   139f8:	mvn	r0, #9
   139fc:	b	13988 <fputs@plt+0xf074>
   13a00:	ldr	r0, [pc, #104]	; 13a70 <fputs@plt+0xf15c>
   13a04:	movw	r2, #2450	; 0x992
   13a08:	ldr	r1, [pc, #100]	; 13a74 <fputs@plt+0xf160>
   13a0c:	ldr	r3, [pc, #100]	; 13a78 <fputs@plt+0xf164>
   13a10:	add	r0, pc, r0
   13a14:	add	r1, pc, r1
   13a18:	add	r3, pc, r3
   13a1c:	bl	5af4c <fputs@plt+0x56638>
   13a20:	mvn	r0, #21
   13a24:	b	13988 <fputs@plt+0xf074>
   13a28:	ldr	r0, [pc, #76]	; 13a7c <fputs@plt+0xf168>
   13a2c:	movw	r2, #2451	; 0x993
   13a30:	ldr	r1, [pc, #72]	; 13a80 <fputs@plt+0xf16c>
   13a34:	ldr	r3, [pc, #72]	; 13a84 <fputs@plt+0xf170>
   13a38:	add	r0, pc, r0
   13a3c:	add	r1, pc, r1
   13a40:	add	r3, pc, r3
   13a44:	bl	5af4c <fputs@plt+0x56638>
   13a48:	mvn	r0, #21
   13a4c:	b	13988 <fputs@plt+0xf074>
   13a50:	andeq	r8, r7, ip, lsr r3
   13a54:	andeq	r0, r0, r0, lsr r4
   13a58:	andeq	pc, r4, ip, lsr #8
   13a5c:			; <UNDEFINED> instruction: 0x00051cb4
   13a60:	andeq	r2, r5, r4, asr r9
   13a64:	andeq	r2, r5, r8, ror #1
   13a68:	andeq	r1, r5, ip, lsl #25
   13a6c:	andeq	r2, r5, ip, lsr #18
   13a70:	strdeq	r2, [r5], -r4
   13a74:	andeq	r1, r5, r4, ror #24
   13a78:	andeq	r2, r5, r4, lsl #18
   13a7c:	ldrdeq	r2, [r5], -r8
   13a80:	andeq	r1, r5, ip, lsr ip
   13a84:	ldrdeq	r2, [r5], -ip
   13a88:	push	{r4, r5, r6, r7, r8, lr}
   13a8c:	subs	r7, r0, #0
   13a90:	ldr	r5, [pc, #184]	; 13b50 <fputs@plt+0xf23c>
   13a94:	sub	sp, sp, #16
   13a98:	ldr	r3, [pc, #180]	; 13b54 <fputs@plt+0xf240>
   13a9c:	add	r5, pc, r5
   13aa0:	ldr	r8, [r5, r3]
   13aa4:	ldr	r3, [r8]
   13aa8:	str	r3, [sp, #12]
   13aac:	beq	13b2c <fputs@plt+0xf218>
   13ab0:	add	r6, sp, #4
   13ab4:	mov	r3, #0
   13ab8:	mov	r2, r3
   13abc:	ldr	r0, [r7, #8]
   13ac0:	mov	r1, r6
   13ac4:	str	r3, [sp, #8]
   13ac8:	mvn	r3, #1
   13acc:	str	r3, [sp, #4]
   13ad0:	bl	581fc <fputs@plt+0x538e8>
   13ad4:	subs	r4, r0, #0
   13ad8:	bne	13af4 <fputs@plt+0xf1e0>
   13adc:	b	13b14 <fputs@plt+0xf200>
   13ae0:	ldr	r3, [pc, #112]	; 13b58 <fputs@plt+0xf244>
   13ae4:	mov	r0, #10
   13ae8:	ldr	r3, [r5, r3]
   13aec:	ldr	r1, [r3]
   13af0:	bl	47c4 <_IO_putc@plt>
   13af4:	mov	r0, r4
   13af8:	bl	192b0 <fputs@plt+0x1499c>
   13afc:	ldr	r0, [r7, #8]
   13b00:	mov	r1, r6
   13b04:	mov	r2, #0
   13b08:	bl	581fc <fputs@plt+0x538e8>
   13b0c:	subs	r4, r0, #0
   13b10:	bne	13ae0 <fputs@plt+0xf1cc>
   13b14:	ldr	r2, [sp, #12]
   13b18:	ldr	r3, [r8]
   13b1c:	cmp	r2, r3
   13b20:	bne	13b4c <fputs@plt+0xf238>
   13b24:	add	sp, sp, #16
   13b28:	pop	{r4, r5, r6, r7, r8, pc}
   13b2c:	ldr	r0, [pc, #40]	; 13b5c <fputs@plt+0xf248>
   13b30:	movw	r2, #2526	; 0x9de
   13b34:	ldr	r1, [pc, #36]	; 13b60 <fputs@plt+0xf24c>
   13b38:	ldr	r3, [pc, #36]	; 13b64 <fputs@plt+0xf250>
   13b3c:	add	r0, pc, r0
   13b40:	add	r1, pc, r1
   13b44:	add	r3, pc, r3
   13b48:	bl	5ac34 <fputs@plt+0x56320>
   13b4c:	bl	453c <__stack_chk_fail@plt>
   13b50:	strdeq	r8, [r7], -r4
   13b54:	andeq	r0, r0, r0, lsr r4
   13b58:	andeq	r0, r0, r4, asr #8
   13b5c:			; <UNDEFINED> instruction: 0x0004f2b0
   13b60:	andeq	r1, r5, r8, lsr fp
   13b64:	andeq	r2, r5, r0, ror #10
   13b68:	ldr	r3, [pc, #368]	; 13ce0 <fputs@plt+0xf3cc>
   13b6c:	ldr	r2, [pc, #368]	; 13ce4 <fputs@plt+0xf3d0>
   13b70:	add	r3, pc, r3
   13b74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b78:	subs	r8, r0, #0
   13b7c:	ldr	r2, [r3, r2]
   13b80:	sub	sp, sp, #132	; 0x84
   13b84:	mov	fp, r1
   13b88:	ldr	r3, [r2]
   13b8c:	str	r2, [sp, #4]
   13b90:	str	r3, [sp, #124]	; 0x7c
   13b94:	beq	13c68 <fputs@plt+0xf354>
   13b98:	bl	e678 <fputs@plt+0x9d64>
   13b9c:	subs	r3, r0, #0
   13ba0:	bne	13cb8 <fputs@plt+0xf3a4>
   13ba4:	cmp	fp, #0
   13ba8:	beq	13c90 <fputs@plt+0xf37c>
   13bac:	add	r9, sp, #8
   13bb0:	mov	r2, r3
   13bb4:	ldr	r0, [r8, #8]
   13bb8:	mvn	ip, #1
   13bbc:	mov	r1, r9
   13bc0:	str	r3, [sp, #12]
   13bc4:	str	ip, [sp, #8]
   13bc8:	bl	581fc <fputs@plt+0x538e8>
   13bcc:	mov	r6, #0
   13bd0:	mov	r7, #0
   13bd4:	cmp	r0, #0
   13bd8:	beq	13c40 <fputs@plt+0xf32c>
   13bdc:	add	sl, sp, #16
   13be0:	b	13c18 <fputs@plt+0xf304>
   13be4:	ldr	ip, [sp, #84]	; 0x54
   13be8:	mov	r1, r9
   13bec:	ldr	r3, [sp, #80]	; 0x50
   13bf0:	mov	r2, #0
   13bf4:	ldr	r0, [r8, #8]
   13bf8:	lsl	r5, ip, #9
   13bfc:	orr	r5, r5, r3, lsr #23
   13c00:	lsl	r4, r3, #9
   13c04:	bl	581fc <fputs@plt+0x538e8>
   13c08:	adds	r6, r6, r4
   13c0c:	adc	r7, r7, r5
   13c10:	cmp	r0, #0
   13c14:	beq	13c40 <fputs@plt+0xf32c>
   13c18:	ldr	r1, [r0]
   13c1c:	mov	r2, sl
   13c20:	mov	r0, #3
   13c24:	bl	40d4 <__fxstat64@plt>
   13c28:	cmp	r0, #0
   13c2c:	bge	13be4 <fputs@plt+0xf2d0>
   13c30:	bl	48cc <__errno_location@plt>
   13c34:	ldr	r0, [r0]
   13c38:	rsb	r0, r0, #0
   13c3c:	b	13c48 <fputs@plt+0xf334>
   13c40:	mov	r0, #0
   13c44:	strd	r6, [fp]
   13c48:	ldr	r1, [sp, #4]
   13c4c:	ldr	r2, [sp, #124]	; 0x7c
   13c50:	ldr	r3, [r1]
   13c54:	cmp	r2, r3
   13c58:	bne	13c64 <fputs@plt+0xf350>
   13c5c:	add	sp, sp, #132	; 0x84
   13c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c64:	bl	453c <__stack_chk_fail@plt>
   13c68:	ldr	r0, [pc, #120]	; 13ce8 <fputs@plt+0xf3d4>
   13c6c:	movw	r2, #2543	; 0x9ef
   13c70:	ldr	r1, [pc, #116]	; 13cec <fputs@plt+0xf3d8>
   13c74:	ldr	r3, [pc, #116]	; 13cf0 <fputs@plt+0xf3dc>
   13c78:	add	r0, pc, r0
   13c7c:	add	r1, pc, r1
   13c80:	add	r3, pc, r3
   13c84:	bl	5af4c <fputs@plt+0x56638>
   13c88:	mvn	r0, #21
   13c8c:	b	13c48 <fputs@plt+0xf334>
   13c90:	ldr	r0, [pc, #92]	; 13cf4 <fputs@plt+0xf3e0>
   13c94:	movw	r2, #2545	; 0x9f1
   13c98:	ldr	r1, [pc, #88]	; 13cf8 <fputs@plt+0xf3e4>
   13c9c:	ldr	r3, [pc, #88]	; 13cfc <fputs@plt+0xf3e8>
   13ca0:	add	r0, pc, r0
   13ca4:	add	r1, pc, r1
   13ca8:	add	r3, pc, r3
   13cac:	bl	5af4c <fputs@plt+0x56638>
   13cb0:	mvn	r0, #21
   13cb4:	b	13c48 <fputs@plt+0xf334>
   13cb8:	ldr	r0, [pc, #64]	; 13d00 <fputs@plt+0xf3ec>
   13cbc:	mov	r2, #2544	; 0x9f0
   13cc0:	ldr	r1, [pc, #60]	; 13d04 <fputs@plt+0xf3f0>
   13cc4:	ldr	r3, [pc, #60]	; 13d08 <fputs@plt+0xf3f4>
   13cc8:	add	r0, pc, r0
   13ccc:	add	r1, pc, r1
   13cd0:	add	r3, pc, r3
   13cd4:	bl	5af4c <fputs@plt+0x56638>
   13cd8:	mvn	r0, #9
   13cdc:	b	13c48 <fputs@plt+0xf334>
   13ce0:	andeq	r8, r7, r0, lsr #32
   13ce4:	andeq	r0, r0, r0, lsr r4
   13ce8:	andeq	pc, r4, r4, ror r1	; <UNPREDICTABLE>
   13cec:	strdeq	r1, [r5], -ip
   13cf0:	ldrdeq	r2, [r5], -r8
   13cf4:			; <UNDEFINED> instruction: 0x000557b4
   13cf8:	ldrdeq	r1, [r5], -r4
   13cfc:			; <UNDEFINED> instruction: 0x000524b0
   13d00:	andeq	r1, r5, r8, lsl #28
   13d04:	andeq	r1, r5, ip, lsr #19
   13d08:	andeq	r2, r5, r8, lsl #9
   13d0c:	push	{r4, r5, r6, lr}
   13d10:	subs	r4, r0, #0
   13d14:	mov	r5, r1
   13d18:	beq	13ddc <fputs@plt+0xf4c8>
   13d1c:	bl	e678 <fputs@plt+0x9d64>
   13d20:	subs	r6, r0, #0
   13d24:	bne	13db4 <fputs@plt+0xf4a0>
   13d28:	cmp	r5, #0
   13d2c:	beq	13d84 <fputs@plt+0xf470>
   13d30:	ldrb	r3, [r5]
   13d34:	cmp	r3, #0
   13d38:	beq	13d84 <fputs@plt+0xf470>
   13d3c:	mov	r0, r5
   13d40:	bl	10aac <fputs@plt+0xc198>
   13d44:	cmp	r0, #0
   13d48:	beq	13e04 <fputs@plt+0xf4f0>
   13d4c:	mov	r0, r5
   13d50:	bl	480c <__strdup@plt>
   13d54:	subs	r5, r0, #0
   13d58:	beq	13dac <fputs@plt+0xf498>
   13d5c:	ldr	r0, [r4, #148]	; 0x94
   13d60:	bl	4140 <free@plt>
   13d64:	mov	r2, #0
   13d68:	mov	r3, #0
   13d6c:	str	r5, [r4, #148]	; 0x94
   13d70:	str	r6, [r4, #152]	; 0x98
   13d74:	mov	r0, r6
   13d78:	strb	r6, [r4, #174]	; 0xae
   13d7c:	strd	r2, [r4, #160]	; 0xa0
   13d80:	pop	{r4, r5, r6, pc}
   13d84:	ldr	r0, [pc, #160]	; 13e2c <fputs@plt+0xf518>
   13d88:	movw	r2, #2565	; 0xa05
   13d8c:	ldr	r1, [pc, #156]	; 13e30 <fputs@plt+0xf51c>
   13d90:	ldr	r3, [pc, #156]	; 13e34 <fputs@plt+0xf520>
   13d94:	add	r0, pc, r0
   13d98:	add	r1, pc, r1
   13d9c:	add	r3, pc, r3
   13da0:	bl	5af4c <fputs@plt+0x56638>
   13da4:	mvn	r0, #21
   13da8:	pop	{r4, r5, r6, pc}
   13dac:	mvn	r0, #11
   13db0:	pop	{r4, r5, r6, pc}
   13db4:	ldr	r0, [pc, #124]	; 13e38 <fputs@plt+0xf524>
   13db8:	movw	r2, #2564	; 0xa04
   13dbc:	ldr	r1, [pc, #120]	; 13e3c <fputs@plt+0xf528>
   13dc0:	ldr	r3, [pc, #120]	; 13e40 <fputs@plt+0xf52c>
   13dc4:	add	r0, pc, r0
   13dc8:	add	r1, pc, r1
   13dcc:	add	r3, pc, r3
   13dd0:	bl	5af4c <fputs@plt+0x56638>
   13dd4:	mvn	r0, #9
   13dd8:	pop	{r4, r5, r6, pc}
   13ddc:	ldr	r0, [pc, #96]	; 13e44 <fputs@plt+0xf530>
   13de0:	movw	r2, #2563	; 0xa03
   13de4:	ldr	r1, [pc, #92]	; 13e48 <fputs@plt+0xf534>
   13de8:	ldr	r3, [pc, #92]	; 13e4c <fputs@plt+0xf538>
   13dec:	add	r0, pc, r0
   13df0:	add	r1, pc, r1
   13df4:	add	r3, pc, r3
   13df8:	bl	5af4c <fputs@plt+0x56638>
   13dfc:	mvn	r0, #21
   13e00:	pop	{r4, r5, r6, pc}
   13e04:	ldr	r0, [pc, #68]	; 13e50 <fputs@plt+0xf53c>
   13e08:	movw	r2, #2566	; 0xa06
   13e0c:	ldr	r1, [pc, #64]	; 13e54 <fputs@plt+0xf540>
   13e10:	ldr	r3, [pc, #64]	; 13e58 <fputs@plt+0xf544>
   13e14:	add	r0, pc, r0
   13e18:	add	r1, pc, r1
   13e1c:	add	r3, pc, r3
   13e20:	bl	5af4c <fputs@plt+0x56638>
   13e24:	mvn	r0, #21
   13e28:	pop	{r4, r5, r6, pc}
   13e2c:	andeq	r2, r5, r8, lsl #3
   13e30:	andeq	r1, r5, r0, ror #17
   13e34:	andeq	r2, r5, r0, lsl #8
   13e38:	andeq	r1, r5, ip, lsl #26
   13e3c:			; <UNDEFINED> instruction: 0x000518b0
   13e40:	ldrdeq	r2, [r5], -r0
   13e44:	andeq	pc, r4, r0
   13e48:	andeq	r1, r5, r8, lsl #17
   13e4c:	andeq	r2, r5, r8, lsr #7
   13e50:	andeq	r1, r5, r8, lsl #31
   13e54:	andeq	r1, r5, r0, ror #16
   13e58:	andeq	r2, r5, r0, lsl #7
   13e5c:	ldr	r3, [pc, #1316]	; 14388 <fputs@plt+0xfa74>
   13e60:	ldr	ip, [pc, #1316]	; 1438c <fputs@plt+0xfa78>
   13e64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e68:	add	r3, pc, r3
   13e6c:	sub	sp, sp, #100	; 0x64
   13e70:	subs	r4, r0, #0
   13e74:	mov	fp, r1
   13e78:	str	r2, [sp, #40]	; 0x28
   13e7c:	ldr	ip, [r3, ip]
   13e80:	ldr	r3, [ip]
   13e84:	str	ip, [sp, #36]	; 0x24
   13e88:	str	r3, [sp, #92]	; 0x5c
   13e8c:	beq	142e8 <fputs@plt+0xf9d4>
   13e90:	bl	e678 <fputs@plt+0x9d64>
   13e94:	cmp	r0, #0
   13e98:	bne	142c0 <fputs@plt+0xf9ac>
   13e9c:	cmp	fp, #0
   13ea0:	beq	14360 <fputs@plt+0xfa4c>
   13ea4:	ldr	r1, [sp, #40]	; 0x28
   13ea8:	cmp	r1, #0
   13eac:	beq	14338 <fputs@plt+0xfa24>
   13eb0:	ldr	r0, [r4, #148]	; 0x94
   13eb4:	cmp	r0, #0
   13eb8:	beq	14310 <fputs@plt+0xf9fc>
   13ebc:	bl	42a8 <strlen@plt>
   13ec0:	ldr	r3, [r4, #152]	; 0x98
   13ec4:	cmp	r3, #0
   13ec8:	mov	r6, r0
   13ecc:	beq	141ac <fputs@plt+0xf898>
   13ed0:	ldrd	r8, [r4, #160]	; 0xa0
   13ed4:	add	r2, r4, #176	; 0xb0
   13ed8:	add	r1, sp, #60	; 0x3c
   13edc:	str	r2, [sp, #44]	; 0x2c
   13ee0:	mov	ip, r3
   13ee4:	add	r2, sp, #64	; 0x40
   13ee8:	str	r1, [sp, #48]	; 0x30
   13eec:	str	r2, [sp, #52]	; 0x34
   13ef0:	mov	r3, r9
   13ef4:	mov	r2, r8
   13ef8:	orrs	r1, r2, r3
   13efc:	add	r7, sp, #56	; 0x38
   13f00:	bne	13f7c <fputs@plt+0xf668>
   13f04:	ldr	r1, [r4, #148]	; 0x94
   13f08:	mov	r3, #0
   13f0c:	mov	r0, ip
   13f10:	str	r7, [sp]
   13f14:	mov	r2, r6
   13f18:	str	r3, [sp, #4]
   13f1c:	bl	15a9c <fputs@plt+0x11188>
   13f20:	cmp	r0, #0
   13f24:	blt	14048 <fputs@plt+0xf734>
   13f28:	ldrne	r3, [sp, #56]	; 0x38
   13f2c:	moveq	r1, r0
   13f30:	ldrne	r0, [r3, #32]
   13f34:	ldrne	r1, [r3, #36]	; 0x24
   13f38:	mov	r2, r0
   13f3c:	str	r0, [r4, #160]	; 0xa0
   13f40:	mov	r3, r1
   13f44:	str	r1, [r4, #164]	; 0xa4
   13f48:	orrs	r1, r2, r3
   13f4c:	bne	13fb8 <fputs@plt+0xf6a4>
   13f50:	ldr	r3, [r4, #152]	; 0x98
   13f54:	ldr	r0, [r4, #8]
   13f58:	ldr	r1, [r3, #40]	; 0x28
   13f5c:	bl	58b8c <fputs@plt+0x54278>
   13f60:	cmp	r0, #0
   13f64:	str	r0, [r4, #152]	; 0x98
   13f68:	beq	14048 <fputs@plt+0xf734>
   13f6c:	mov	ip, r0
   13f70:	ldrd	r2, [r4, #160]	; 0xa0
   13f74:	orrs	r1, r2, r3
   13f78:	beq	13f04 <fputs@plt+0xf5f0>
   13f7c:	str	r7, [sp]
   13f80:	mov	r0, ip
   13f84:	mov	r1, #1
   13f88:	bl	14d88 <fputs@plt+0x10474>
   13f8c:	cmp	r0, #0
   13f90:	blt	14048 <fputs@plt+0xf734>
   13f94:	ldr	r3, [sp, #56]	; 0x38
   13f98:	ldr	r1, [r3, #32]
   13f9c:	ldr	r0, [r3, #36]	; 0x24
   13fa0:	mov	r2, r1
   13fa4:	str	r1, [r4, #160]	; 0xa0
   13fa8:	mov	r3, r0
   13fac:	orrs	r1, r2, r3
   13fb0:	str	r0, [r4, #164]	; 0xa4
   13fb4:	beq	13f50 <fputs@plt+0xf63c>
   13fb8:	ldr	r0, [r4, #152]	; 0x98
   13fbc:	mov	r1, #0
   13fc0:	str	r7, [sp]
   13fc4:	bl	14d88 <fputs@plt+0x10474>
   13fc8:	cmp	r0, #0
   13fcc:	blt	14048 <fputs@plt+0xf734>
   13fd0:	ldr	r2, [sp, #56]	; 0x38
   13fd4:	ldrb	r5, [r2]
   13fd8:	cmp	r5, #1
   13fdc:	bne	141f0 <fputs@plt+0xf8dc>
   13fe0:	ldr	r1, [r4, #152]	; 0x98
   13fe4:	add	r3, sp, #64	; 0x40
   13fe8:	ldr	r0, [sp, #44]	; 0x2c
   13fec:	str	r3, [sp]
   13ff0:	add	r3, sp, #60	; 0x3c
   13ff4:	bl	ff68 <fputs@plt+0xb654>
   13ff8:	cmp	r0, #0
   13ffc:	blt	14048 <fputs@plt+0xf734>
   14000:	ldr	r5, [sp, #64]	; 0x40
   14004:	cmp	r6, r5
   14008:	bcs	14250 <fputs@plt+0xf93c>
   1400c:	ldr	r8, [sp, #60]	; 0x3c
   14010:	mov	r2, r6
   14014:	ldr	r5, [r4, #148]	; 0x94
   14018:	mov	r0, r8
   1401c:	mov	r1, r5
   14020:	bl	3e7c <memcmp@plt>
   14024:	subs	sl, r0, #0
   14028:	bne	14038 <fputs@plt+0xf724>
   1402c:	ldrb	r3, [r8, r6]
   14030:	cmp	r3, #61	; 0x3d
   14034:	beq	140b4 <fputs@plt+0xf7a0>
   14038:	bl	5b610 <fputs@plt+0x56cfc>
   1403c:	cmp	r0, #6
   14040:	bgt	14064 <fputs@plt+0xf750>
   14044:	mvn	r0, #73	; 0x49
   14048:	ldr	r1, [sp, #36]	; 0x24
   1404c:	ldr	r2, [sp, #92]	; 0x5c
   14050:	ldr	r3, [r1]
   14054:	cmp	r2, r3
   14058:	bne	142bc <fputs@plt+0xf9a8>
   1405c:	add	sp, sp, #100	; 0x64
   14060:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14064:	ldr	lr, [pc, #804]	; 14390 <fputs@plt+0xfa7c>
   14068:	mov	r0, #7
   1406c:	ldr	ip, [pc, #800]	; 14394 <fputs@plt+0xfa80>
   14070:	mov	r1, #0
   14074:	add	lr, pc, lr
   14078:	str	lr, [sp]
   1407c:	add	ip, pc, ip
   14080:	str	ip, [sp, #4]
   14084:	ldr	ip, [r4, #152]	; 0x98
   14088:	movw	r3, #2666	; 0xa6a
   1408c:	ldr	r2, [pc, #772]	; 14398 <fputs@plt+0xfa84>
   14090:	ldr	ip, [ip, #40]	; 0x28
   14094:	add	r2, pc, r2
   14098:	str	ip, [sp, #8]
   1409c:	ldrd	r6, [r4, #160]	; 0xa0
   140a0:	str	r5, [sp, #24]
   140a4:	strd	r6, [sp, #16]
   140a8:	bl	5ae90 <fputs@plt+0x5657c>
   140ac:	mvn	r0, #73	; 0x49
   140b0:	b	14048 <fputs@plt+0xf734>
   140b4:	add	r5, sp, #84	; 0x54
   140b8:	mvn	r1, #1
   140bc:	ldr	r0, [r4, #8]
   140c0:	mov	r2, sl
   140c4:	str	r1, [sp, #84]	; 0x54
   140c8:	mov	r1, r5
   140cc:	str	sl, [sp, #88]	; 0x58
   140d0:	bl	581fc <fputs@plt+0x538e8>
   140d4:	cmp	r0, #0
   140d8:	beq	142b4 <fputs@plt+0xf9a0>
   140dc:	ldr	ip, [r4, #152]	; 0x98
   140e0:	cmp	r0, ip
   140e4:	beq	14180 <fputs@plt+0xf86c>
   140e8:	add	r9, sp, #68	; 0x44
   140ec:	add	r8, sp, #72	; 0x48
   140f0:	b	140fc <fputs@plt+0xf7e8>
   140f4:	cmp	ip, r0
   140f8:	beq	14178 <fputs@plt+0xf864>
   140fc:	ldr	r1, [r0, #160]	; 0xa0
   14100:	ldr	r2, [r1, #88]	; 0x58
   14104:	ldr	r3, [r1, #92]	; 0x5c
   14108:	cmp	r3, #0
   1410c:	cmpeq	r2, #223	; 0xdf
   14110:	bls	14124 <fputs@plt+0xf810>
   14114:	ldr	r2, [r1, #216]	; 0xd8
   14118:	ldr	r3, [r1, #220]	; 0xdc
   1411c:	orrs	r1, r2, r3
   14120:	beq	1415c <fputs@plt+0xf848>
   14124:	ldr	ip, [sp, #56]	; 0x38
   14128:	mov	r3, #0
   1412c:	ldr	r1, [sp, #60]	; 0x3c
   14130:	ldr	r2, [sp, #64]	; 0x40
   14134:	ldr	lr, [ip, #16]
   14138:	ldr	ip, [ip, #20]
   1413c:	str	r9, [sp, #8]
   14140:	str	lr, [sp]
   14144:	str	ip, [sp, #4]
   14148:	str	r8, [sp, #12]
   1414c:	bl	15bcc <fputs@plt+0x112b8>
   14150:	cmp	r0, #0
   14154:	blt	14048 <fputs@plt+0xf734>
   14158:	movne	sl, #1
   1415c:	ldr	r0, [r4, #8]
   14160:	mov	r1, r5
   14164:	mov	r2, #0
   14168:	bl	581fc <fputs@plt+0x538e8>
   1416c:	ldr	ip, [r4, #152]	; 0x98
   14170:	cmp	r0, #0
   14174:	bne	140f4 <fputs@plt+0xf7e0>
   14178:	cmp	sl, #0
   1417c:	bne	13f70 <fputs@plt+0xf65c>
   14180:	mov	r3, ip
   14184:	ldr	r1, [sp, #40]	; 0x28
   14188:	ldr	r2, [sp, #56]	; 0x38
   1418c:	ldr	r0, [sp, #44]	; 0x2c
   14190:	str	r1, [sp]
   14194:	mov	r1, r3
   14198:	mov	r3, fp
   1419c:	bl	ff68 <fputs@plt+0xb654>
   141a0:	cmp	r0, #0
   141a4:	movge	r0, #1
   141a8:	b	14048 <fputs@plt+0xf734>
   141ac:	ldrb	r3, [r4, #174]	; 0xae
   141b0:	cmp	r3, #0
   141b4:	bne	141e8 <fputs@plt+0xf8d4>
   141b8:	ldr	r0, [r4, #8]
   141bc:	bl	588a8 <fputs@plt+0x53f94>
   141c0:	cmp	r0, #0
   141c4:	str	r0, [r4, #152]	; 0x98
   141c8:	beq	141e8 <fputs@plt+0xf8d4>
   141cc:	mov	r1, #0
   141d0:	mov	r3, r0
   141d4:	mov	r8, r1
   141d8:	mov	r9, r1
   141dc:	str	r1, [r4, #160]	; 0xa0
   141e0:	str	r1, [r4, #164]	; 0xa4
   141e4:	b	13ed4 <fputs@plt+0xf5c0>
   141e8:	mov	r0, #0
   141ec:	b	14048 <fputs@plt+0xf734>
   141f0:	bl	5b610 <fputs@plt+0x56cfc>
   141f4:	cmp	r0, #6
   141f8:	ble	14044 <fputs@plt+0xf730>
   141fc:	ldr	r3, [pc, #408]	; 1439c <fputs@plt+0xfa88>
   14200:	mov	ip, #1
   14204:	ldr	lr, [pc, #404]	; 143a0 <fputs@plt+0xfa8c>
   14208:	mov	r1, #0
   1420c:	add	r3, pc, r3
   14210:	str	r3, [sp]
   14214:	add	lr, pc, lr
   14218:	str	lr, [sp, #4]
   1421c:	ldr	lr, [r4, #152]	; 0x98
   14220:	movw	r3, #2647	; 0xa57
   14224:	ldr	r2, [pc, #376]	; 143a4 <fputs@plt+0xfa90>
   14228:	mov	r0, #7
   1422c:	ldr	lr, [lr, #40]	; 0x28
   14230:	add	r2, pc, r2
   14234:	str	lr, [sp, #8]
   14238:	ldrd	r6, [r4, #160]	; 0xa0
   1423c:	str	r5, [sp, #24]
   14240:	str	ip, [sp, #28]
   14244:	strd	r6, [sp, #16]
   14248:	bl	5ae90 <fputs@plt+0x5657c>
   1424c:	b	14044 <fputs@plt+0xf730>
   14250:	bl	5b610 <fputs@plt+0x56cfc>
   14254:	cmp	r0, #6
   14258:	ble	14044 <fputs@plt+0xf730>
   1425c:	ldr	r3, [pc, #324]	; 143a8 <fputs@plt+0xfa94>
   14260:	add	r6, r6, #1
   14264:	ldr	ip, [pc, #320]	; 143ac <fputs@plt+0xfa98>
   14268:	mov	r0, #7
   1426c:	add	r3, pc, r3
   14270:	str	r3, [sp]
   14274:	add	ip, pc, ip
   14278:	str	ip, [sp, #4]
   1427c:	ldr	ip, [r4, #152]	; 0x98
   14280:	mov	r1, #0
   14284:	ldr	r2, [pc, #292]	; 143b0 <fputs@plt+0xfa9c>
   14288:	movw	r3, #2659	; 0xa63
   1428c:	ldr	ip, [ip, #40]	; 0x28
   14290:	add	r2, pc, r2
   14294:	str	ip, [sp, #8]
   14298:	ldrd	r8, [r4, #160]	; 0xa0
   1429c:	str	r6, [sp, #28]
   142a0:	str	r5, [sp, #24]
   142a4:	strd	r8, [sp, #16]
   142a8:	bl	5ae90 <fputs@plt+0x5657c>
   142ac:	mvn	r0, #73	; 0x49
   142b0:	b	14048 <fputs@plt+0xf734>
   142b4:	ldr	r3, [r4, #152]	; 0x98
   142b8:	b	14184 <fputs@plt+0xf870>
   142bc:	bl	453c <__stack_chk_fail@plt>
   142c0:	ldr	r0, [pc, #236]	; 143b4 <fputs@plt+0xfaa0>
   142c4:	movw	r2, #2585	; 0xa19
   142c8:	ldr	r1, [pc, #232]	; 143b8 <fputs@plt+0xfaa4>
   142cc:	ldr	r3, [pc, #232]	; 143bc <fputs@plt+0xfaa8>
   142d0:	add	r0, pc, r0
   142d4:	add	r1, pc, r1
   142d8:	add	r3, pc, r3
   142dc:	bl	5af4c <fputs@plt+0x56638>
   142e0:	mvn	r0, #9
   142e4:	b	14048 <fputs@plt+0xf734>
   142e8:	ldr	r0, [pc, #208]	; 143c0 <fputs@plt+0xfaac>
   142ec:	movw	r2, #2584	; 0xa18
   142f0:	ldr	r1, [pc, #204]	; 143c4 <fputs@plt+0xfab0>
   142f4:	ldr	r3, [pc, #204]	; 143c8 <fputs@plt+0xfab4>
   142f8:	add	r0, pc, r0
   142fc:	add	r1, pc, r1
   14300:	add	r3, pc, r3
   14304:	bl	5af4c <fputs@plt+0x56638>
   14308:	mvn	r0, #21
   1430c:	b	14048 <fputs@plt+0xf734>
   14310:	ldr	r0, [pc, #180]	; 143cc <fputs@plt+0xfab8>
   14314:	movw	r2, #2588	; 0xa1c
   14318:	ldr	r1, [pc, #176]	; 143d0 <fputs@plt+0xfabc>
   1431c:	ldr	r3, [pc, #176]	; 143d4 <fputs@plt+0xfac0>
   14320:	add	r0, pc, r0
   14324:	add	r1, pc, r1
   14328:	add	r3, pc, r3
   1432c:	bl	5af4c <fputs@plt+0x56638>
   14330:	mvn	r0, #21
   14334:	b	14048 <fputs@plt+0xf734>
   14338:	ldr	r0, [pc, #152]	; 143d8 <fputs@plt+0xfac4>
   1433c:	movw	r2, #2587	; 0xa1b
   14340:	ldr	r1, [pc, #148]	; 143dc <fputs@plt+0xfac8>
   14344:	ldr	r3, [pc, #148]	; 143e0 <fputs@plt+0xfacc>
   14348:	add	r0, pc, r0
   1434c:	add	r1, pc, r1
   14350:	add	r3, pc, r3
   14354:	bl	5af4c <fputs@plt+0x56638>
   14358:	mvn	r0, #21
   1435c:	b	14048 <fputs@plt+0xf734>
   14360:	ldr	r0, [pc, #124]	; 143e4 <fputs@plt+0xfad0>
   14364:	movw	r2, #2586	; 0xa1a
   14368:	ldr	r1, [pc, #120]	; 143e8 <fputs@plt+0xfad4>
   1436c:	ldr	r3, [pc, #120]	; 143ec <fputs@plt+0xfad8>
   14370:	add	r0, pc, r0
   14374:	add	r1, pc, r1
   14378:	add	r3, pc, r3
   1437c:	bl	5af4c <fputs@plt+0x56638>
   14380:	mvn	r0, #21
   14384:	b	14048 <fputs@plt+0xf734>
   14388:	andeq	r7, r7, r8, lsr #26
   1438c:	andeq	r0, r0, r0, lsr r4
   14390:	andeq	r2, r5, r4, lsl r4
   14394:	andeq	r1, r5, r4, lsr pc
   14398:	andeq	r1, r5, r4, ror #11
   1439c:	andeq	r2, r5, ip, ror r2
   143a0:	andeq	r1, r5, r8, lsr #26
   143a4:	andeq	r1, r5, r8, asr #8
   143a8:	andeq	r2, r5, ip, lsl r2
   143ac:	strdeq	r1, [r5], -ip
   143b0:	andeq	r1, r5, r8, ror #7
   143b4:	andeq	r1, r5, r0, lsl #16
   143b8:	andeq	r1, r5, r4, lsr #7
   143bc:	andeq	r2, r5, r0, lsr r2
   143c0:	strdeq	lr, [r4], -r4
   143c4:	andeq	r1, r5, ip, ror r3
   143c8:	andeq	r2, r5, r8, lsl #4
   143cc:	andeq	r1, r5, ip, lsl #24
   143d0:	andeq	r1, r5, r4, asr r3
   143d4:	andeq	r2, r5, r0, ror #3
   143d8:	andeq	r3, r5, ip, ror #4
   143dc:	andeq	r1, r5, ip, lsr #6
   143e0:			; <UNDEFINED> instruction: 0x000521b8
   143e4:	andeq	fp, r5, r4, ror #1
   143e8:	andeq	r1, r5, r4, lsl #6
   143ec:	muleq	r5, r0, r1
   143f0:	cmp	r0, #0
   143f4:	bxeq	lr
   143f8:	mov	r1, #0
   143fc:	mov	r2, #0
   14400:	mov	r3, #0
   14404:	str	r1, [r0, #152]	; 0x98
   14408:	strb	r1, [r0, #174]	; 0xae
   1440c:	strd	r2, [r0, #160]	; 0xa0
   14410:	bx	lr
   14414:	ldr	r3, [pc, #480]	; 145fc <fputs@plt+0xfce8>
   14418:	ldr	r2, [pc, #480]	; 14600 <fputs@plt+0xfcec>
   1441c:	add	r3, pc, r3
   14420:	push	{r4, r5, r6, r7, r8, lr}
   14424:	subs	r5, r0, #0
   14428:	ldr	r4, [r3, r2]
   1442c:	sub	sp, sp, #56	; 0x38
   14430:	mov	r6, r1
   14434:	mov	r1, #0
   14438:	str	r1, [sp, #28]
   1443c:	ldr	r3, [r4]
   14440:	str	r3, [sp, #52]	; 0x34
   14444:	beq	14548 <fputs@plt+0xfc34>
   14448:	bl	e678 <fputs@plt+0x9d64>
   1444c:	cmp	r0, #0
   14450:	bne	14598 <fputs@plt+0xfc84>
   14454:	cmp	r6, #0
   14458:	beq	14574 <fputs@plt+0xfc60>
   1445c:	ldr	r1, [pc, #416]	; 14604 <fputs@plt+0xfcf0>
   14460:	mov	r0, r5
   14464:	add	r2, sp, #20
   14468:	add	r3, sp, #24
   1446c:	add	r1, pc, r1
   14470:	bl	1261c <fputs@plt+0xdd08>
   14474:	cmp	r0, #0
   14478:	blt	14530 <fputs@plt+0xfc1c>
   1447c:	ldr	r0, [sp, #20]
   14480:	ldr	r1, [sp, #24]
   14484:	add	r0, r0, #11
   14488:	sub	r1, r1, #11
   1448c:	bl	4098 <__strndup@plt>
   14490:	subs	r8, r0, #0
   14494:	beq	1453c <fputs@plt+0xfc28>
   14498:	add	r7, sp, #32
   1449c:	mov	r1, r7
   144a0:	bl	49f0c <fputs@plt+0x455f8>
   144a4:	cmp	r0, #0
   144a8:	blt	14528 <fputs@plt+0xfc14>
   144ac:	add	r1, sp, #40	; 0x28
   144b0:	ldm	r7, {r2, r3}
   144b4:	add	ip, sp, #28
   144b8:	ldm	r1, {r0, r1}
   144bc:	str	ip, [sp, #8]
   144c0:	stm	sp, {r0, r1}
   144c4:	ldr	r0, [pc, #316]	; 14608 <fputs@plt+0xfcf4>
   144c8:	add	r0, pc, r0
   144cc:	bl	20e4c <fputs@plt+0x1c538>
   144d0:	cmp	r0, #0
   144d4:	blt	14528 <fputs@plt+0xfc14>
   144d8:	ldr	r1, [pc, #300]	; 1460c <fputs@plt+0xfcf8>
   144dc:	mov	r2, r5
   144e0:	ldr	r0, [sp, #28]
   144e4:	add	r1, pc, r1
   144e8:	bl	5d1e0 <fputs@plt+0x588cc>
   144ec:	cmp	r0, #0
   144f0:	beq	1453c <fputs@plt+0xfc28>
   144f4:	mov	r5, #0
   144f8:	str	r0, [r6]
   144fc:	mov	r0, r8
   14500:	bl	4140 <free@plt>
   14504:	ldr	r0, [sp, #28]
   14508:	bl	4140 <free@plt>
   1450c:	ldr	r2, [sp, #52]	; 0x34
   14510:	ldr	r3, [r4]
   14514:	mov	r0, r5
   14518:	cmp	r2, r3
   1451c:	bne	14544 <fputs@plt+0xfc30>
   14520:	add	sp, sp, #56	; 0x38
   14524:	pop	{r4, r5, r6, r7, r8, pc}
   14528:	mov	r5, r0
   1452c:	b	144fc <fputs@plt+0xfbe8>
   14530:	mov	r5, r0
   14534:	mov	r8, #0
   14538:	b	144fc <fputs@plt+0xfbe8>
   1453c:	mvn	r5, #11
   14540:	b	144fc <fputs@plt+0xfbe8>
   14544:	bl	453c <__stack_chk_fail@plt>
   14548:	ldr	r0, [pc, #192]	; 14610 <fputs@plt+0xfcfc>
   1454c:	movw	r2, #2749	; 0xabd
   14550:	ldr	r1, [pc, #188]	; 14614 <fputs@plt+0xfd00>
   14554:	ldr	r3, [pc, #188]	; 14618 <fputs@plt+0xfd04>
   14558:	add	r0, pc, r0
   1455c:	add	r1, pc, r1
   14560:	add	r3, pc, r3
   14564:	bl	5af4c <fputs@plt+0x56638>
   14568:	mov	r8, #0
   1456c:	mvn	r5, #21
   14570:	b	144fc <fputs@plt+0xfbe8>
   14574:	ldr	r0, [pc, #160]	; 1461c <fputs@plt+0xfd08>
   14578:	movw	r2, #2751	; 0xabf
   1457c:	ldr	r1, [pc, #156]	; 14620 <fputs@plt+0xfd0c>
   14580:	ldr	r3, [pc, #156]	; 14624 <fputs@plt+0xfd10>
   14584:	add	r0, pc, r0
   14588:	add	r1, pc, r1
   1458c:	add	r3, pc, r3
   14590:	bl	5af4c <fputs@plt+0x56638>
   14594:	b	14568 <fputs@plt+0xfc54>
   14598:	ldr	r0, [pc, #136]	; 14628 <fputs@plt+0xfd14>
   1459c:	movw	r2, #2750	; 0xabe
   145a0:	ldr	r1, [pc, #132]	; 1462c <fputs@plt+0xfd18>
   145a4:	ldr	r3, [pc, #132]	; 14630 <fputs@plt+0xfd1c>
   145a8:	add	r0, pc, r0
   145ac:	add	r1, pc, r1
   145b0:	add	r3, pc, r3
   145b4:	bl	5af4c <fputs@plt+0x56638>
   145b8:	mov	r8, #0
   145bc:	mvn	r5, #9
   145c0:	b	144fc <fputs@plt+0xfbe8>
   145c4:	mov	r4, r0
   145c8:	mov	r8, #0
   145cc:	mov	r0, r8
   145d0:	bl	4140 <free@plt>
   145d4:	ldr	r0, [sp, #28]
   145d8:	bl	4140 <free@plt>
   145dc:	mov	r0, r4
   145e0:	bl	4818 <_Unwind_Resume@plt>
   145e4:	b	145c4 <fputs@plt+0xfcb0>
   145e8:	mov	r4, r0
   145ec:	b	145cc <fputs@plt+0xfcb8>
   145f0:	b	145c4 <fputs@plt+0xfcb0>
   145f4:	b	145c4 <fputs@plt+0xfcb0>
   145f8:	b	145c4 <fputs@plt+0xfcb0>
   145fc:	andeq	r7, r7, r4, ror r7
   14600:	andeq	r0, r0, r0, lsr r4
   14604:	andeq	r1, r5, r8, ror fp
   14608:	strdeq	r0, [r5], -r8
   1460c:			; <UNDEFINED> instruction: 0xffffe570
   14610:	muleq	r4, r4, r8
   14614:	andeq	r1, r5, ip, lsl r1
   14618:	ldrdeq	r1, [r5], -ip
   1461c:	ldrdeq	r1, [r5], -ip
   14620:	strdeq	r1, [r5], -r0
   14624:	strheq	r1, [r5], -r0
   14628:	andeq	r1, r5, r8, lsr #10
   1462c:	andeq	r1, r5, ip, asr #1
   14630:	andeq	r1, r5, ip, lsl #1
   14634:	push	{r3, r4, r5, lr}
   14638:	subs	r4, r0, #0
   1463c:	mov	r5, r1
   14640:	beq	14658 <fputs@plt+0xfd44>
   14644:	bl	e678 <fputs@plt+0x9d64>
   14648:	cmp	r0, #0
   1464c:	bne	14680 <fputs@plt+0xfd6c>
   14650:	str	r5, [r4, #176]	; 0xb0
   14654:	pop	{r3, r4, r5, pc}
   14658:	ldr	r0, [pc, #72]	; 146a8 <fputs@plt+0xfd94>
   1465c:	mov	r2, #2784	; 0xae0
   14660:	ldr	r1, [pc, #68]	; 146ac <fputs@plt+0xfd98>
   14664:	ldr	r3, [pc, #68]	; 146b0 <fputs@plt+0xfd9c>
   14668:	add	r0, pc, r0
   1466c:	add	r1, pc, r1
   14670:	add	r3, pc, r3
   14674:	bl	5af4c <fputs@plt+0x56638>
   14678:	mvn	r0, #21
   1467c:	pop	{r3, r4, r5, pc}
   14680:	ldr	r0, [pc, #44]	; 146b4 <fputs@plt+0xfda0>
   14684:	movw	r2, #2785	; 0xae1
   14688:	ldr	r1, [pc, #40]	; 146b8 <fputs@plt+0xfda4>
   1468c:	ldr	r3, [pc, #40]	; 146bc <fputs@plt+0xfda8>
   14690:	add	r0, pc, r0
   14694:	add	r1, pc, r1
   14698:	add	r3, pc, r3
   1469c:	bl	5af4c <fputs@plt+0x56638>
   146a0:	mvn	r0, #9
   146a4:	pop	{r3, r4, r5, pc}
   146a8:	andeq	lr, r4, r4, lsl #15
   146ac:	andeq	r1, r5, ip
   146b0:			; <UNDEFINED> instruction: 0x000519b8
   146b4:	andeq	r1, r5, r0, asr #8
   146b8:	andeq	r0, r5, r4, ror #31
   146bc:	muleq	r5, r0, r9
   146c0:	cmp	r0, #0
   146c4:	push	{r3, lr}
   146c8:	beq	146d8 <fputs@plt+0xfdc4>
   146cc:	ldrb	r0, [r0, #175]	; 0xaf
   146d0:	and	r0, r0, #1
   146d4:	pop	{r3, pc}
   146d8:	ldr	r0, [pc, #32]	; 14700 <fputs@plt+0xfdec>
   146dc:	movw	r2, #2801	; 0xaf1
   146e0:	ldr	r1, [pc, #28]	; 14704 <fputs@plt+0xfdf0>
   146e4:	ldr	r3, [pc, #28]	; 14708 <fputs@plt+0xfdf4>
   146e8:	add	r0, pc, r0
   146ec:	add	r1, pc, r1
   146f0:	add	r3, pc, r3
   146f4:	bl	5af4c <fputs@plt+0x56638>
   146f8:	mvn	r0, #21
   146fc:	pop	{r3, pc}
   14700:	andeq	lr, r4, r4, lsl #14
   14704:	andeq	r0, r5, ip, lsl #31
   14708:	andeq	r1, r5, r4, ror ip
   1470c:	cmp	r0, #0
   14710:	push	{r3, lr}
   14714:	beq	14724 <fputs@plt+0xfe10>
   14718:	ldrb	r0, [r0, #175]	; 0xaf
   1471c:	ubfx	r0, r0, #1, #1
   14720:	pop	{r3, pc}
   14724:	ldr	r0, [pc, #32]	; 1474c <fputs@plt+0xfe38>
   14728:	movw	r2, #2807	; 0xaf7
   1472c:	ldr	r1, [pc, #28]	; 14750 <fputs@plt+0xfe3c>
   14730:	ldr	r3, [pc, #28]	; 14754 <fputs@plt+0xfe40>
   14734:	add	r0, pc, r0
   14738:	add	r1, pc, r1
   1473c:	add	r3, pc, r3
   14740:	bl	5af4c <fputs@plt+0x56638>
   14744:	mvn	r0, #21
   14748:	pop	{r3, pc}
   1474c:			; <UNDEFINED> instruction: 0x0004e6b8
   14750:	andeq	r0, r5, r0, asr #30
   14754:	andeq	r1, r5, r0, lsl #25
   14758:	cmp	r0, #0
   1475c:	push	{r3, lr}
   14760:	beq	14798 <fputs@plt+0xfe84>
   14764:	orrs	r0, r2, r3
   14768:	beq	147b8 <fputs@plt+0xfea4>
   1476c:	ldrd	r0, [sp, #8]
   14770:	cmp	r3, r1
   14774:	cmpeq	r2, r0
   14778:	beq	14790 <fputs@plt+0xfe7c>
   1477c:	bcc	14788 <fputs@plt+0xfe74>
   14780:	mov	r0, #2
   14784:	pop	{r3, pc}
   14788:	mov	r0, #1
   1478c:	pop	{r3, pc}
   14790:	mov	r0, #0
   14794:	pop	{r3, pc}
   14798:	ldr	r0, [pc, #56]	; 147d8 <fputs@plt+0xfec4>
   1479c:	mov	r2, #1888	; 0x760
   147a0:	ldr	r1, [pc, #52]	; 147dc <fputs@plt+0xfec8>
   147a4:	ldr	r3, [pc, #52]	; 147e0 <fputs@plt+0xfecc>
   147a8:	add	r0, pc, r0
   147ac:	add	r1, pc, r1
   147b0:	add	r3, pc, r3
   147b4:	bl	5ac34 <fputs@plt+0x56320>
   147b8:	ldr	r0, [pc, #36]	; 147e4 <fputs@plt+0xfed0>
   147bc:	movw	r2, #1889	; 0x761
   147c0:	ldr	r1, [pc, #32]	; 147e8 <fputs@plt+0xfed4>
   147c4:	ldr	r3, [pc, #32]	; 147ec <fputs@plt+0xfed8>
   147c8:	add	r0, pc, r0
   147cc:	add	r1, pc, r1
   147d0:	add	r3, pc, r3
   147d4:	bl	5ac34 <fputs@plt+0x56320>
   147d8:	andeq	sp, r5, ip, asr #28
   147dc:	andeq	r1, r5, r0, ror lr
   147e0:	andeq	r2, r5, r8, asr #20
   147e4:	andeq	r1, r5, r0, ror lr
   147e8:	andeq	r1, r5, r0, asr lr
   147ec:	andeq	r2, r5, r8, lsr #20
   147f0:	push	{r3, r4, r5, lr}
   147f4:	subs	r4, r0, #0
   147f8:	beq	14880 <fputs@plt+0xff6c>
   147fc:	ldrb	r3, [r4, #16]
   14800:	tst	r3, #1
   14804:	beq	14868 <fputs@plt+0xff54>
   14808:	ldr	r1, [r4]
   1480c:	cmp	r1, #0
   14810:	blt	14878 <fputs@plt+0xff64>
   14814:	ldr	r3, [r4, #160]	; 0xa0
   14818:	cmp	r3, #0
   1481c:	beq	14878 <fputs@plt+0xff64>
   14820:	ldr	r0, [r4, #272]	; 0x110
   14824:	bl	225d4 <fputs@plt+0x1dcc0>
   14828:	cmp	r0, #0
   1482c:	bne	14870 <fputs@plt+0xff5c>
   14830:	ldr	r3, [r4, #160]	; 0xa0
   14834:	ldrb	r5, [r3, #16]
   14838:	cmp	r5, #0
   1483c:	beq	14850 <fputs@plt+0xff3c>
   14840:	cmp	r5, #1
   14844:	moveq	r0, #0
   14848:	mvnne	r0, #21
   1484c:	pop	{r3, r4, r5, pc}
   14850:	mov	r2, #1
   14854:	strb	r2, [r3, #16]
   14858:	ldr	r0, [r4]
   1485c:	bl	4044 <fsync@plt>
   14860:	mov	r0, r5
   14864:	pop	{r3, r4, r5, pc}
   14868:	mvn	r0, #0
   1486c:	pop	{r3, r4, r5, pc}
   14870:	mvn	r0, #4
   14874:	pop	{r3, r4, r5, pc}
   14878:	mvn	r0, #21
   1487c:	pop	{r3, r4, r5, pc}
   14880:	ldr	r0, [pc, #24]	; 148a0 <fputs@plt+0xff8c>
   14884:	mov	r2, #79	; 0x4f
   14888:	ldr	r1, [pc, #20]	; 148a4 <fputs@plt+0xff90>
   1488c:	ldr	r3, [pc, #20]	; 148a8 <fputs@plt+0xff94>
   14890:	add	r0, pc, r0
   14894:	add	r1, pc, r1
   14898:	add	r3, pc, r3
   1489c:	bl	5ac34 <fputs@plt+0x56320>
   148a0:	andeq	sp, r5, r4, ror #26
   148a4:	andeq	r1, r5, r8, lsl #27
   148a8:	andeq	r2, r5, r4, ror r9
   148ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   148b0:	sub	sp, sp, #20
   148b4:	mov	sl, r2
   148b8:	mov	fp, r3
   148bc:	ldrd	r2, [sp, #72]	; 0x48
   148c0:	subs	r9, r1, #0
   148c4:	mov	r8, r0
   148c8:	ldrd	r4, [sp, #56]	; 0x38
   148cc:	ldrd	r6, [sp, #64]	; 0x40
   148d0:	strd	r2, [sp]
   148d4:	ldrd	r2, [sp, #80]	; 0x50
   148d8:	strd	r2, [sp, #8]
   148dc:	beq	14910 <fputs@plt+0xfffc>
   148e0:	ldrd	r2, [r9]
   148e4:	cmp	fp, r3
   148e8:	cmpeq	sl, r2
   148ec:	bne	14978 <fputs@plt+0x10064>
   148f0:	ldrd	r2, [sp]
   148f4:	strd	r4, [r9, #8]
   148f8:	strd	r6, [r9, #16]
   148fc:	strd	r2, [r9, #24]
   14900:	ldrd	r2, [sp, #8]
   14904:	strd	r2, [r9, #32]
   14908:	add	sp, sp, #20
   1490c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14910:	cmp	r5, fp
   14914:	cmpeq	r4, sl
   14918:	beq	14908 <fputs@plt+0xfff4>
   1491c:	bl	58a44 <fputs@plt+0x54130>
   14920:	cmp	r0, #19
   14924:	bls	14964 <fputs@plt+0x10050>
   14928:	mov	r0, r8
   1492c:	bl	58964 <fputs@plt+0x54050>
   14930:	subs	r9, r0, #0
   14934:	beq	14998 <fputs@plt+0x10084>
   14938:	strd	sl, [r9]
   1493c:	mov	r0, r8
   14940:	mov	r1, r9
   14944:	mov	r2, r9
   14948:	bl	583e8 <fputs@plt+0x53ad4>
   1494c:	cmp	r0, #0
   14950:	bge	148f0 <fputs@plt+0xffdc>
   14954:	mov	r0, r9
   14958:	add	sp, sp, #20
   1495c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14960:	b	4140 <free@plt>
   14964:	mov	r0, #40	; 0x28
   14968:	bl	4500 <malloc@plt>
   1496c:	subs	r9, r0, #0
   14970:	bne	14938 <fputs@plt+0x10024>
   14974:	b	14908 <fputs@plt+0xfff4>
   14978:	ldr	r0, [pc, #56]	; 149b8 <fputs@plt+0x100a4>
   1497c:	movw	r2, #1503	; 0x5df
   14980:	ldr	r1, [pc, #52]	; 149bc <fputs@plt+0x100a8>
   14984:	ldr	r3, [pc, #52]	; 149c0 <fputs@plt+0x100ac>
   14988:	add	r0, pc, r0
   1498c:	add	r1, pc, r1
   14990:	add	r3, pc, r3
   14994:	bl	5ac34 <fputs@plt+0x56320>
   14998:	ldr	r0, [pc, #36]	; 149c4 <fputs@plt+0x100b0>
   1499c:	movw	r2, #1489	; 0x5d1
   149a0:	ldr	r1, [pc, #32]	; 149c8 <fputs@plt+0x100b4>
   149a4:	ldr	r3, [pc, #32]	; 149cc <fputs@plt+0x100b8>
   149a8:	add	r0, pc, r0
   149ac:	add	r1, pc, r1
   149b0:	add	r3, pc, r3
   149b4:	bl	5ac34 <fputs@plt+0x56320>
   149b8:			; <UNDEFINED> instruction: 0x00051cbc
   149bc:	muleq	r5, r0, ip
   149c0:	andeq	r2, r5, r4, lsl #16
   149c4:	muleq	r5, r8, ip
   149c8:	andeq	r1, r5, r0, ror ip
   149cc:	andeq	r2, r5, r4, ror #15
   149d0:	push	{r3, r4, r5, lr}
   149d4:	subs	r4, r0, #0
   149d8:	beq	14a70 <fputs@plt+0x1015c>
   149dc:	ldrb	r3, [r4, #16]
   149e0:	tst	r3, #1
   149e4:	beq	14a58 <fputs@plt+0x10144>
   149e8:	ldr	r0, [r4]
   149ec:	cmp	r0, #0
   149f0:	blt	14a68 <fputs@plt+0x10154>
   149f4:	ldr	r3, [r4, #160]	; 0xa0
   149f8:	cmp	r3, #0
   149fc:	beq	14a68 <fputs@plt+0x10154>
   14a00:	ldrb	r3, [r3, #16]
   14a04:	cmp	r3, #1
   14a08:	beq	14a14 <fputs@plt+0x10100>
   14a0c:	mov	r0, #0
   14a10:	pop	{r3, r4, r5, pc}
   14a14:	bl	4044 <fsync@plt>
   14a18:	ldr	r0, [r4, #272]	; 0x110
   14a1c:	ldr	r1, [r4]
   14a20:	bl	225d4 <fputs@plt+0x1dcc0>
   14a24:	cmp	r0, #0
   14a28:	bne	14a60 <fputs@plt+0x1014c>
   14a2c:	ldr	r3, [r4, #160]	; 0xa0
   14a30:	strb	r0, [r3, #16]
   14a34:	ldr	r0, [r4, #272]	; 0x110
   14a38:	ldr	r1, [r4]
   14a3c:	bl	225d4 <fputs@plt+0x1dcc0>
   14a40:	subs	r5, r0, #0
   14a44:	bne	14a60 <fputs@plt+0x1014c>
   14a48:	ldr	r0, [r4]
   14a4c:	bl	4044 <fsync@plt>
   14a50:	mov	r0, r5
   14a54:	pop	{r3, r4, r5, pc}
   14a58:	mvn	r0, #0
   14a5c:	pop	{r3, r4, r5, pc}
   14a60:	mvn	r0, #4
   14a64:	pop	{r3, r4, r5, pc}
   14a68:	mvn	r0, #21
   14a6c:	pop	{r3, r4, r5, pc}
   14a70:	ldr	r0, [pc, #24]	; 14a90 <fputs@plt+0x1017c>
   14a74:	mov	r2, #105	; 0x69
   14a78:	ldr	r1, [pc, #20]	; 14a94 <fputs@plt+0x10180>
   14a7c:	ldr	r3, [pc, #20]	; 14a98 <fputs@plt+0x10184>
   14a80:	add	r0, pc, r0
   14a84:	add	r1, pc, r1
   14a88:	add	r3, pc, r3
   14a8c:	bl	5ac34 <fputs@plt+0x56320>
   14a90:	andeq	sp, r5, r4, ror fp
   14a94:	muleq	r5, r8, fp
   14a98:			; <UNDEFINED> instruction: 0x000528b4
   14a9c:	push	{r3, r4, r5, lr}
   14aa0:	subs	r4, r0, #0
   14aa4:	popeq	{r3, r4, r5, pc}
   14aa8:	ldrb	r3, [r4, #16]
   14aac:	tst	r3, #8
   14ab0:	bne	14b74 <fputs@plt+0x10260>
   14ab4:	mov	r0, r4
   14ab8:	bl	149d0 <fputs@plt+0x100bc>
   14abc:	ldr	r0, [r4, #272]	; 0x110
   14ac0:	cmp	r0, #0
   14ac4:	beq	14ad8 <fputs@plt+0x101c4>
   14ac8:	ldr	r1, [r4]
   14acc:	cmp	r1, #0
   14ad0:	blt	14af0 <fputs@plt+0x101dc>
   14ad4:	bl	22660 <fputs@plt+0x1dd4c>
   14ad8:	ldr	r1, [r4]
   14adc:	cmp	r1, #0
   14ae0:	blt	14af0 <fputs@plt+0x101dc>
   14ae4:	ldrb	r3, [r4, #16]
   14ae8:	tst	r3, #16
   14aec:	bne	14b98 <fputs@plt+0x10284>
   14af0:	mov	r0, r1
   14af4:	bl	4ec84 <fputs@plt+0x4a370>
   14af8:	ldr	r0, [r4, #40]	; 0x28
   14afc:	bl	4140 <free@plt>
   14b00:	ldr	r0, [r4, #272]	; 0x110
   14b04:	cmp	r0, #0
   14b08:	beq	14b10 <fputs@plt+0x101fc>
   14b0c:	bl	21c6c <fputs@plt+0x1d358>
   14b10:	ldr	r0, [r4, #276]	; 0x114
   14b14:	bl	583cc <fputs@plt+0x53ab8>
   14b18:	ldr	r0, [r4, #280]	; 0x118
   14b1c:	bl	4140 <free@plt>
   14b20:	ldr	r5, [r4, #296]	; 0x128
   14b24:	cmp	r5, #0
   14b28:	beq	14b84 <fputs@plt+0x10270>
   14b2c:	bl	4e8dc <fputs@plt+0x49fc8>
   14b30:	ldr	r2, [r4, #300]	; 0x12c
   14b34:	sub	r2, r2, #1
   14b38:	mov	r3, r0
   14b3c:	rsb	r1, r0, #0
   14b40:	add	r3, r2, r3
   14b44:	mov	r0, r5
   14b48:	and	r1, r1, r3
   14b4c:	bl	46ec <munmap@plt>
   14b50:	ldr	r0, [r4, #328]	; 0x148
   14b54:	bl	4140 <free@plt>
   14b58:	ldr	r0, [r4, #288]	; 0x120
   14b5c:	cmp	r0, #0
   14b60:	beq	14b68 <fputs@plt+0x10254>
   14b64:	bl	44f4 <gcry_md_close@plt>
   14b68:	mov	r0, r4
   14b6c:	pop	{r3, r4, r5, lr}
   14b70:	b	4140 <free@plt>
   14b74:	tst	r3, #1
   14b78:	beq	14ab4 <fputs@plt+0x101a0>
   14b7c:	bl	23684 <fputs@plt+0x1ed70>
   14b80:	b	14ab4 <fputs@plt+0x101a0>
   14b84:	ldr	r0, [r4, #320]	; 0x140
   14b88:	cmp	r0, #0
   14b8c:	beq	14b50 <fputs@plt+0x1023c>
   14b90:	bl	4140 <free@plt>
   14b94:	b	14b50 <fputs@plt+0x1023c>
   14b98:	mov	r0, r1
   14b9c:	mov	r2, #8388608	; 0x800000
   14ba0:	mov	r1, #0
   14ba4:	bl	54894 <fputs@plt+0x4ff80>
   14ba8:	ldr	r0, [r4]
   14bac:	bl	25260 <fputs@plt+0x2094c>
   14bb0:	ldr	r1, [r4]
   14bb4:	b	14af0 <fputs@plt+0x101dc>
   14bb8:	push	{r4, lr}
   14bbc:	subs	r4, r0, #0
   14bc0:	beq	14c3c <fputs@plt+0x10328>
   14bc4:	ldr	r1, [r4]
   14bc8:	cmp	r1, #0
   14bcc:	blt	14c1c <fputs@plt+0x10308>
   14bd0:	mov	r0, #3
   14bd4:	add	r2, r4, #48	; 0x30
   14bd8:	bl	40d4 <__fxstat64@plt>
   14bdc:	cmp	r0, #0
   14be0:	blt	14c08 <fputs@plt+0x102f4>
   14be4:	mov	r0, #1
   14be8:	bl	557f4 <fputs@plt+0x50ee0>
   14bec:	ldr	r3, [r4, #68]	; 0x44
   14bf0:	cmp	r3, #0
   14bf4:	movne	r3, #0
   14bf8:	mvneq	r3, #42	; 0x2a
   14bfc:	strd	r0, [r4, #152]	; 0x98
   14c00:	mov	r0, r3
   14c04:	pop	{r4, pc}
   14c08:	bl	48cc <__errno_location@plt>
   14c0c:	ldr	r3, [r0]
   14c10:	rsb	r3, r3, #0
   14c14:	mov	r0, r3
   14c18:	pop	{r4, pc}
   14c1c:	ldr	r0, [pc, #56]	; 14c5c <fputs@plt+0x10348>
   14c20:	movw	r2, #342	; 0x156
   14c24:	ldr	r1, [pc, #52]	; 14c60 <fputs@plt+0x1034c>
   14c28:	ldr	r3, [pc, #52]	; 14c64 <fputs@plt+0x10350>
   14c2c:	add	r0, pc, r0
   14c30:	add	r1, pc, r1
   14c34:	add	r3, pc, r3
   14c38:	bl	5ac34 <fputs@plt+0x56320>
   14c3c:	ldr	r0, [pc, #36]	; 14c68 <fputs@plt+0x10354>
   14c40:	movw	r2, #341	; 0x155
   14c44:	ldr	r1, [pc, #32]	; 14c6c <fputs@plt+0x10358>
   14c48:	ldr	r3, [pc, #32]	; 14c70 <fputs@plt+0x1035c>
   14c4c:	add	r0, pc, r0
   14c50:	add	r1, pc, r1
   14c54:	add	r3, pc, r3
   14c58:	bl	5ac34 <fputs@plt+0x56320>
   14c5c:	andeq	r1, r5, ip, lsr #20
   14c60:	andeq	r1, r5, ip, ror #19
   14c64:	andeq	r2, r5, r8, asr r7
   14c68:	andeq	sp, r5, r8, lsr #19
   14c6c:	andeq	r1, r5, ip, asr #19
   14c70:	andeq	r2, r5, r8, lsr r7
   14c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c78:	subs	sl, r0, #0
   14c7c:	sub	sp, sp, #36	; 0x24
   14c80:	mov	r6, r1
   14c84:	mov	fp, r2
   14c88:	ldrd	r4, [sp, #80]	; 0x50
   14c8c:	ldr	r7, [sp, #88]	; 0x58
   14c90:	beq	14d50 <fputs@plt+0x1043c>
   14c94:	cmp	r7, #0
   14c98:	beq	14d30 <fputs@plt+0x1041c>
   14c9c:	orrs	r2, r4, r5
   14ca0:	beq	14d28 <fputs@plt+0x10414>
   14ca4:	ldrd	r8, [sp, #72]	; 0x48
   14ca8:	ldrd	r2, [sl, #96]	; 0x60
   14cac:	adds	r8, r8, r4
   14cb0:	adc	r9, r9, r5
   14cb4:	cmp	r9, r3
   14cb8:	cmpeq	r8, r2
   14cbc:	bhi	14d04 <fputs@plt+0x103f0>
   14cc0:	sub	r3, r6, #1
   14cc4:	ldrd	r8, [sp, #72]	; 0x48
   14cc8:	cmp	r3, #6
   14ccc:	ldr	r0, [sl, #272]	; 0x110
   14cd0:	ldr	r1, [sl]
   14cd4:	add	lr, sl, #48	; 0x30
   14cd8:	ldr	r2, [sl, #12]
   14cdc:	movls	r3, r6
   14ce0:	movhi	r3, #0
   14ce4:	str	lr, [sp, #20]
   14ce8:	str	fp, [sp]
   14cec:	strd	r8, [sp, #8]
   14cf0:	str	r4, [sp, #16]
   14cf4:	str	r7, [sp, #24]
   14cf8:	bl	21dc4 <fputs@plt+0x1d4b0>
   14cfc:	add	sp, sp, #36	; 0x24
   14d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d04:	bl	14bb8 <fputs@plt+0x102a4>
   14d08:	cmp	r0, #0
   14d0c:	blt	14cfc <fputs@plt+0x103e8>
   14d10:	ldrd	r0, [sl, #96]	; 0x60
   14d14:	cmp	r9, r1
   14d18:	cmpeq	r8, r0
   14d1c:	bls	14cc0 <fputs@plt+0x103ac>
   14d20:	mvn	r0, #98	; 0x62
   14d24:	b	14cfc <fputs@plt+0x103e8>
   14d28:	mvn	r0, #21
   14d2c:	b	14cfc <fputs@plt+0x103e8>
   14d30:	ldr	r0, [pc, #56]	; 14d70 <fputs@plt+0x1045c>
   14d34:	movw	r2, #442	; 0x1ba
   14d38:	ldr	r1, [pc, #52]	; 14d74 <fputs@plt+0x10460>
   14d3c:	ldr	r3, [pc, #52]	; 14d78 <fputs@plt+0x10464>
   14d40:	add	r0, pc, r0
   14d44:	add	r1, pc, r1
   14d48:	add	r3, pc, r3
   14d4c:	bl	5ac34 <fputs@plt+0x56320>
   14d50:	ldr	r0, [pc, #36]	; 14d7c <fputs@plt+0x10468>
   14d54:	movw	r2, #441	; 0x1b9
   14d58:	ldr	r1, [pc, #32]	; 14d80 <fputs@plt+0x1046c>
   14d5c:	ldr	r3, [pc, #32]	; 14d84 <fputs@plt+0x10470>
   14d60:	add	r0, pc, r0
   14d64:	add	r1, pc, r1
   14d68:	add	r3, pc, r3
   14d6c:	bl	5ac34 <fputs@plt+0x56320>
   14d70:	andeq	r0, r5, r0, lsr #20
   14d74:	ldrdeq	r1, [r5], -r8
   14d78:	andeq	r2, r5, ip, ror r6
   14d7c:	muleq	r5, r4, r8
   14d80:			; <UNDEFINED> instruction: 0x000518b8
   14d84:	andeq	r2, r5, ip, asr r6
   14d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d8c:	mov	r7, r3
   14d90:	ldr	r4, [pc, #396]	; 14f24 <fputs@plt+0x10610>
   14d94:	sub	sp, sp, #44	; 0x2c
   14d98:	ldr	ip, [pc, #392]	; 14f28 <fputs@plt+0x10614>
   14d9c:	subs	r9, r0, #0
   14da0:	add	r4, pc, r4
   14da4:	mov	r6, r2
   14da8:	mov	sl, r1
   14dac:	ldr	r8, [sp, #80]	; 0x50
   14db0:	ldr	ip, [r4, ip]
   14db4:	mov	r3, r4
   14db8:	ldr	r3, [ip]
   14dbc:	str	ip, [sp, #28]
   14dc0:	str	r3, [sp, #36]	; 0x24
   14dc4:	beq	14f04 <fputs@plt+0x105f0>
   14dc8:	cmp	r8, #0
   14dcc:	beq	14ee4 <fputs@plt+0x105d0>
   14dd0:	mov	r2, #7
   14dd4:	mov	r3, #0
   14dd8:	and	r2, r2, r6
   14ddc:	and	r3, r3, r7
   14de0:	orrs	ip, r2, r3
   14de4:	bne	14ed8 <fputs@plt+0x105c4>
   14de8:	mov	r2, #16
   14dec:	mov	r3, #0
   14df0:	strd	r6, [sp]
   14df4:	add	fp, sp, #32
   14df8:	strd	r2, [sp, #8]
   14dfc:	mov	r2, #0
   14e00:	str	fp, [sp, #16]
   14e04:	bl	14c74 <fputs@plt+0x10360>
   14e08:	cmp	r0, #0
   14e0c:	blt	14e60 <fputs@plt+0x1054c>
   14e10:	ldr	r1, [sp, #32]
   14e14:	ldr	r4, [r1, #8]
   14e18:	ldr	r5, [r1, #12]
   14e1c:	cmp	r5, #0
   14e20:	cmpeq	r4, #15
   14e24:	bls	14ea4 <fputs@plt+0x10590>
   14e28:	ldrb	r0, [r1]
   14e2c:	cmp	r0, #0
   14e30:	beq	14ea4 <fputs@plt+0x10590>
   14e34:	cmp	r0, #7
   14e38:	bls	14e7c <fputs@plt+0x10568>
   14e3c:	cmp	sl, #0
   14e40:	beq	14e4c <fputs@plt+0x10538>
   14e44:	cmp	r0, sl
   14e48:	bne	14ea4 <fputs@plt+0x10590>
   14e4c:	cmp	r5, #0
   14e50:	cmpeq	r4, #16
   14e54:	bne	14eac <fputs@plt+0x10598>
   14e58:	mov	r0, #0
   14e5c:	str	r1, [r8]
   14e60:	ldr	ip, [sp, #28]
   14e64:	ldr	r2, [sp, #36]	; 0x24
   14e68:	ldr	r3, [ip]
   14e6c:	cmp	r2, r3
   14e70:	bne	14ee0 <fputs@plt+0x105cc>
   14e74:	add	sp, sp, #44	; 0x2c
   14e78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e7c:	ldr	r2, [pc, #168]	; 14f2c <fputs@plt+0x10618>
   14e80:	lsl	r3, r0, #3
   14e84:	add	r2, pc, r2
   14e88:	add	r2, r2, r3
   14e8c:	ldrd	r2, [r2]
   14e90:	orrs	ip, r2, r3
   14e94:	beq	14e3c <fputs@plt+0x10528>
   14e98:	cmp	r5, r3
   14e9c:	cmpeq	r4, r2
   14ea0:	bcs	14e3c <fputs@plt+0x10528>
   14ea4:	mvn	r0, #73	; 0x49
   14ea8:	b	14e60 <fputs@plt+0x1054c>
   14eac:	strd	r6, [sp]
   14eb0:	mov	r0, r9
   14eb4:	strd	r4, [sp, #8]
   14eb8:	mov	r1, sl
   14ebc:	str	fp, [sp, #16]
   14ec0:	mov	r2, #0
   14ec4:	bl	14c74 <fputs@plt+0x10360>
   14ec8:	cmp	r0, #0
   14ecc:	blt	14e60 <fputs@plt+0x1054c>
   14ed0:	ldr	r1, [sp, #32]
   14ed4:	b	14e58 <fputs@plt+0x10544>
   14ed8:	mvn	r0, #13
   14edc:	b	14e60 <fputs@plt+0x1054c>
   14ee0:	bl	453c <__stack_chk_fail@plt>
   14ee4:	ldr	r0, [pc, #68]	; 14f30 <fputs@plt+0x1061c>
   14ee8:	mov	r2, #488	; 0x1e8
   14eec:	ldr	r1, [pc, #64]	; 14f34 <fputs@plt+0x10620>
   14ef0:	ldr	r3, [pc, #64]	; 14f38 <fputs@plt+0x10624>
   14ef4:	add	r0, pc, r0
   14ef8:	add	r1, pc, r1
   14efc:	add	r3, pc, r3
   14f00:	bl	5ac34 <fputs@plt+0x56320>
   14f04:	ldr	r0, [pc, #48]	; 14f3c <fputs@plt+0x10628>
   14f08:	movw	r2, #487	; 0x1e7
   14f0c:	ldr	r1, [pc, #44]	; 14f40 <fputs@plt+0x1062c>
   14f10:	ldr	r3, [pc, #44]	; 14f44 <fputs@plt+0x10630>
   14f14:	add	r0, pc, r0
   14f18:	add	r1, pc, r1
   14f1c:	add	r3, pc, r3
   14f20:	bl	5ac34 <fputs@plt+0x56320>
   14f24:	strdeq	r6, [r7], -r0
   14f28:	andeq	r0, r0, r0, lsr r4
   14f2c:	muleq	r5, r4, r6
   14f30:	andeq	r0, r5, ip, ror #16
   14f34:	andeq	r1, r5, r4, lsr #14
   14f38:	andeq	r2, r5, ip, lsl r2
   14f3c:	andeq	sp, r5, r0, ror #13
   14f40:	andeq	r1, r5, r4, lsl #14
   14f44:	strdeq	r2, [r5], -ip
   14f48:	ldr	r1, [pc, #204]	; 1501c <fputs@plt+0x10708>
   14f4c:	cmp	r0, #0
   14f50:	ldr	ip, [pc, #200]	; 15020 <fputs@plt+0x1070c>
   14f54:	add	r1, pc, r1
   14f58:	push	{r4, r5, r6, r7, lr}
   14f5c:	sub	sp, sp, #20
   14f60:	ldr	r6, [r1, ip]
   14f64:	mov	r4, r2
   14f68:	mov	r5, r3
   14f6c:	ldr	r1, [r6]
   14f70:	str	r1, [sp, #12]
   14f74:	beq	14ffc <fputs@plt+0x106e8>
   14f78:	orrs	r1, r4, r5
   14f7c:	beq	14fdc <fputs@plt+0x106c8>
   14f80:	add	ip, sp, #8
   14f84:	mov	r1, #3
   14f88:	str	ip, [sp]
   14f8c:	bl	14d88 <fputs@plt+0x10474>
   14f90:	cmp	r0, #0
   14f94:	blt	14fc0 <fputs@plt+0x106ac>
   14f98:	ldr	r1, [sp, #8]
   14f9c:	ldr	r2, [r1, #16]
   14fa0:	ldr	r3, [r1, #20]
   14fa4:	ldrd	r0, [sp, #40]	; 0x28
   14fa8:	cmp	r3, r1
   14fac:	cmpeq	r2, r0
   14fb0:	moveq	r0, #0
   14fb4:	beq	14fc0 <fputs@plt+0x106ac>
   14fb8:	movcc	r0, #1
   14fbc:	movcs	r0, #2
   14fc0:	ldr	r2, [sp, #12]
   14fc4:	ldr	r3, [r6]
   14fc8:	cmp	r2, r3
   14fcc:	bne	14fd8 <fputs@plt+0x106c4>
   14fd0:	add	sp, sp, #20
   14fd4:	pop	{r4, r5, r6, r7, pc}
   14fd8:	bl	453c <__stack_chk_fail@plt>
   14fdc:	ldr	r0, [pc, #64]	; 15024 <fputs@plt+0x10710>
   14fe0:	mov	r2, #1904	; 0x770
   14fe4:	ldr	r1, [pc, #60]	; 15028 <fputs@plt+0x10714>
   14fe8:	ldr	r3, [pc, #60]	; 1502c <fputs@plt+0x10718>
   14fec:	add	r0, pc, r0
   14ff0:	add	r1, pc, r1
   14ff4:	add	r3, pc, r3
   14ff8:	bl	5ac34 <fputs@plt+0x56320>
   14ffc:	ldr	r0, [pc, #44]	; 15030 <fputs@plt+0x1071c>
   15000:	movw	r2, #1903	; 0x76f
   15004:	ldr	r1, [pc, #40]	; 15034 <fputs@plt+0x10720>
   15008:	ldr	r3, [pc, #40]	; 15038 <fputs@plt+0x10724>
   1500c:	add	r0, pc, r0
   15010:	add	r1, pc, r1
   15014:	add	r3, pc, r3
   15018:	bl	5ac34 <fputs@plt+0x56320>
   1501c:	andeq	r6, r7, ip, lsr ip
   15020:	andeq	r0, r0, r0, lsr r4
   15024:	andeq	r1, r5, ip, asr #12
   15028:	andeq	r1, r5, ip, lsr #12
   1502c:	ldrdeq	r2, [r5], -r0
   15030:	andeq	sp, r5, r8, ror #11
   15034:	andeq	r1, r5, ip, lsl #12
   15038:			; <UNDEFINED> instruction: 0x000524b0
   1503c:	ldr	r1, [pc, #204]	; 15110 <fputs@plt+0x107fc>
   15040:	cmp	r0, #0
   15044:	ldr	ip, [pc, #200]	; 15114 <fputs@plt+0x10800>
   15048:	add	r1, pc, r1
   1504c:	push	{r4, r5, r6, r7, lr}
   15050:	sub	sp, sp, #20
   15054:	ldr	r6, [r1, ip]
   15058:	mov	r4, r2
   1505c:	mov	r5, r3
   15060:	ldr	r1, [r6]
   15064:	str	r1, [sp, #12]
   15068:	beq	150f0 <fputs@plt+0x107dc>
   1506c:	orrs	r1, r4, r5
   15070:	beq	150d0 <fputs@plt+0x107bc>
   15074:	add	ip, sp, #8
   15078:	mov	r1, #3
   1507c:	str	ip, [sp]
   15080:	bl	14d88 <fputs@plt+0x10474>
   15084:	cmp	r0, #0
   15088:	blt	150b4 <fputs@plt+0x107a0>
   1508c:	ldr	r1, [sp, #8]
   15090:	ldr	r2, [r1, #24]
   15094:	ldr	r3, [r1, #28]
   15098:	ldrd	r0, [sp, #40]	; 0x28
   1509c:	cmp	r3, r1
   150a0:	cmpeq	r2, r0
   150a4:	moveq	r0, #0
   150a8:	beq	150b4 <fputs@plt+0x107a0>
   150ac:	movcc	r0, #1
   150b0:	movcs	r0, #2
   150b4:	ldr	r2, [sp, #12]
   150b8:	ldr	r3, [r6]
   150bc:	cmp	r2, r3
   150c0:	bne	150cc <fputs@plt+0x107b8>
   150c4:	add	sp, sp, #20
   150c8:	pop	{r4, r5, r6, r7, pc}
   150cc:	bl	453c <__stack_chk_fail@plt>
   150d0:	ldr	r0, [pc, #64]	; 15118 <fputs@plt+0x10804>
   150d4:	movw	r2, #1939	; 0x793
   150d8:	ldr	r1, [pc, #60]	; 1511c <fputs@plt+0x10808>
   150dc:	ldr	r3, [pc, #60]	; 15120 <fputs@plt+0x1080c>
   150e0:	add	r0, pc, r0
   150e4:	add	r1, pc, r1
   150e8:	add	r3, pc, r3
   150ec:	bl	5ac34 <fputs@plt+0x56320>
   150f0:	ldr	r0, [pc, #44]	; 15124 <fputs@plt+0x10810>
   150f4:	movw	r2, #1938	; 0x792
   150f8:	ldr	r1, [pc, #40]	; 15128 <fputs@plt+0x10814>
   150fc:	ldr	r3, [pc, #40]	; 1512c <fputs@plt+0x10818>
   15100:	add	r0, pc, r0
   15104:	add	r1, pc, r1
   15108:	add	r3, pc, r3
   1510c:	bl	5ac34 <fputs@plt+0x56320>
   15110:	andeq	r6, r7, r8, asr #22
   15114:	andeq	r0, r0, r0, lsr r4
   15118:	andeq	r1, r5, r8, asr r5
   1511c:	andeq	r1, r5, r8, lsr r5
   15120:	andeq	r2, r5, r0, ror r2
   15124:	strdeq	sp, [r5], -r4
   15128:	andeq	r1, r5, r8, lsl r5
   1512c:	andeq	r2, r5, r0, asr r2
   15130:	ldr	r1, [pc, #204]	; 15204 <fputs@plt+0x108f0>
   15134:	cmp	r0, #0
   15138:	ldr	ip, [pc, #200]	; 15208 <fputs@plt+0x108f4>
   1513c:	add	r1, pc, r1
   15140:	push	{r4, r5, r6, r7, lr}
   15144:	sub	sp, sp, #20
   15148:	ldr	r6, [r1, ip]
   1514c:	mov	r4, r2
   15150:	mov	r5, r3
   15154:	ldr	r1, [r6]
   15158:	str	r1, [sp, #12]
   1515c:	beq	151e4 <fputs@plt+0x108d0>
   15160:	orrs	r1, r4, r5
   15164:	beq	151c4 <fputs@plt+0x108b0>
   15168:	add	ip, sp, #8
   1516c:	mov	r1, #3
   15170:	str	ip, [sp]
   15174:	bl	14d88 <fputs@plt+0x10474>
   15178:	cmp	r0, #0
   1517c:	blt	151a8 <fputs@plt+0x10894>
   15180:	ldr	r1, [sp, #8]
   15184:	ldr	r2, [r1, #32]
   15188:	ldr	r3, [r1, #36]	; 0x24
   1518c:	ldrd	r0, [sp, #40]	; 0x28
   15190:	cmp	r3, r1
   15194:	cmpeq	r2, r0
   15198:	moveq	r0, #0
   1519c:	beq	151a8 <fputs@plt+0x10894>
   151a0:	movcc	r0, #1
   151a4:	movcs	r0, #2
   151a8:	ldr	r2, [sp, #12]
   151ac:	ldr	r3, [r6]
   151b0:	cmp	r2, r3
   151b4:	bne	151c0 <fputs@plt+0x108ac>
   151b8:	add	sp, sp, #20
   151bc:	pop	{r4, r5, r6, r7, pc}
   151c0:	bl	453c <__stack_chk_fail@plt>
   151c4:	ldr	r0, [pc, #64]	; 1520c <fputs@plt+0x108f8>
   151c8:	movw	r2, #1974	; 0x7b6
   151cc:	ldr	r1, [pc, #60]	; 15210 <fputs@plt+0x108fc>
   151d0:	ldr	r3, [pc, #60]	; 15214 <fputs@plt+0x10900>
   151d4:	add	r0, pc, r0
   151d8:	add	r1, pc, r1
   151dc:	add	r3, pc, r3
   151e0:	bl	5ac34 <fputs@plt+0x56320>
   151e4:	ldr	r0, [pc, #44]	; 15218 <fputs@plt+0x10904>
   151e8:	movw	r2, #1973	; 0x7b5
   151ec:	ldr	r1, [pc, #40]	; 1521c <fputs@plt+0x10908>
   151f0:	ldr	r3, [pc, #40]	; 15220 <fputs@plt+0x1090c>
   151f4:	add	r0, pc, r0
   151f8:	add	r1, pc, r1
   151fc:	add	r3, pc, r3
   15200:	bl	5ac34 <fputs@plt+0x56320>
   15204:	andeq	r6, r7, r4, asr sl
   15208:	andeq	r0, r0, r0, lsr r4
   1520c:	andeq	r1, r5, r4, ror #8
   15210:	andeq	r1, r5, r4, asr #8
   15214:	andeq	r2, r5, r8, asr #32
   15218:	andeq	sp, r5, r0, lsl #8
   1521c:	andeq	r1, r5, r4, lsr #8
   15220:	andeq	r2, r5, r8, lsr #32
   15224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15228:	sub	sp, sp, #180	; 0xb4
   1522c:	ldr	lr, [pc, #1104]	; 15684 <fputs@plt+0x10d70>
   15230:	subs	r6, r0, #0
   15234:	ldr	ip, [pc, #1100]	; 15688 <fputs@plt+0x10d74>
   15238:	mov	r7, r1
   1523c:	add	lr, pc, lr
   15240:	strd	r2, [sp, #40]	; 0x28
   15244:	ldr	r9, [sp, #216]	; 0xd8
   15248:	ldr	ip, [lr, ip]
   1524c:	mov	r3, lr
   15250:	ldr	r8, [sp, #220]	; 0xdc
   15254:	ldr	r3, [ip]
   15258:	str	ip, [sp, #60]	; 0x3c
   1525c:	str	r3, [sp, #172]	; 0xac
   15260:	beq	15604 <fputs@plt+0x10cf0>
   15264:	sub	r3, r1, #1
   15268:	cmp	r3, #6
   1526c:	bhi	155e4 <fputs@plt+0x10cd0>
   15270:	ldrd	sl, [sp, #40]	; 0x28
   15274:	cmp	fp, #0
   15278:	cmpeq	sl, #15
   1527c:	bls	15664 <fputs@plt+0x10d50>
   15280:	cmp	r8, #0
   15284:	beq	15644 <fputs@plt+0x10d30>
   15288:	cmp	r9, #0
   1528c:	beq	15624 <fputs@plt+0x10d10>
   15290:	bl	147f0 <fputs@plt+0xfedc>
   15294:	cmp	r0, #0
   15298:	blt	15488 <fputs@plt+0x10b74>
   1529c:	ldr	r3, [r6, #160]	; 0xa0
   152a0:	ldr	r4, [r3, #136]	; 0x88
   152a4:	ldr	r5, [r3, #140]	; 0x8c
   152a8:	orrs	fp, r4, r5
   152ac:	bne	154a4 <fputs@plt+0x10b90>
   152b0:	ldr	ip, [r3, #88]	; 0x58
   152b4:	ldr	r3, [r3, #92]	; 0x5c
   152b8:	str	ip, [sp, #32]
   152bc:	str	r3, [sp, #36]	; 0x24
   152c0:	ldr	r0, [r6, #272]	; 0x110
   152c4:	ldr	r1, [r6]
   152c8:	bl	225d4 <fputs@plt+0x1dcc0>
   152cc:	subs	r3, r0, #0
   152d0:	bne	155d8 <fputs@plt+0x10cc4>
   152d4:	ldr	r2, [r6, #160]	; 0xa0
   152d8:	ldr	r4, [r2, #88]	; 0x58
   152dc:	ldr	r0, [r2, #96]	; 0x60
   152e0:	ldr	r5, [r2, #92]	; 0x5c
   152e4:	ldr	r1, [r2, #100]	; 0x64
   152e8:	adds	sl, r0, r4
   152ec:	str	r3, [sp, #28]
   152f0:	adc	fp, r1, r5
   152f4:	strd	sl, [sp, #48]	; 0x30
   152f8:	bl	4e8dc <fputs@plt+0x49fc8>
   152fc:	ldr	fp, [sp, #40]	; 0x28
   15300:	ldr	ip, [sp, #32]
   15304:	sub	r1, fp, #1
   15308:	ldr	r3, [sp, #28]
   1530c:	add	r1, r1, ip
   15310:	mov	fp, r3
   15314:	rsb	r2, r0, #0
   15318:	add	r0, r1, r0
   1531c:	and	sl, r2, r0
   15320:	ldrd	r2, [sp, #48]	; 0x30
   15324:	cmp	fp, r5
   15328:	cmpeq	sl, r4
   1532c:	movcc	sl, r4
   15330:	movcc	fp, r5
   15334:	cmp	fp, r3
   15338:	cmpeq	sl, r2
   1533c:	bls	154fc <fputs@plt+0x10be8>
   15340:	ldrd	r0, [r6, #248]	; 0xf8
   15344:	orrs	ip, r0, r1
   15348:	beq	15358 <fputs@plt+0x10a44>
   1534c:	cmp	fp, r1
   15350:	cmpeq	sl, r0
   15354:	bhi	155d0 <fputs@plt+0x10cbc>
   15358:	mov	r3, #256	; 0x100
   1535c:	ldrd	r2, [r3, r6]
   15360:	cmp	fp, r3
   15364:	cmpeq	sl, r2
   15368:	bls	1537c <fputs@plt+0x10a68>
   1536c:	mov	r4, #264	; 0x108
   15370:	ldrd	r2, [r6, r4]
   15374:	orrs	ip, r2, r3
   15378:	bne	15564 <fputs@plt+0x10c50>
   1537c:	movw	r2, #65535	; 0xffff
   15380:	movt	r2, #127	; 0x7f
   15384:	adds	sl, sl, r2
   15388:	mov	r3, #0
   1538c:	adc	fp, fp, r3
   15390:	orrs	r2, r0, r1
   15394:	lsr	r3, sl, #23
   15398:	lsr	r2, fp, #23
   1539c:	orr	r3, r3, fp, lsl #9
   153a0:	lsl	r5, r2, #23
   153a4:	lsl	r4, r3, #23
   153a8:	orr	r5, r5, r3, lsr #9
   153ac:	beq	153c0 <fputs@plt+0x10aac>
   153b0:	cmp	r5, r1
   153b4:	cmpeq	r4, r0
   153b8:	movhi	r4, r0
   153bc:	movhi	r5, r1
   153c0:	ldrd	sl, [sp, #48]	; 0x30
   153c4:	ldr	r0, [r6]
   153c8:	subs	sl, r4, sl
   153cc:	sbc	fp, r5, fp
   153d0:	ldrd	r2, [sp, #48]	; 0x30
   153d4:	strd	sl, [sp]
   153d8:	bl	4428 <posix_fallocate64@plt>
   153dc:	cmp	r0, #0
   153e0:	rsbne	r0, r0, #0
   153e4:	beq	15534 <fputs@plt+0x10c20>
   153e8:	cmp	r0, #0
   153ec:	blt	15488 <fputs@plt+0x10b74>
   153f0:	ldrd	sl, [sp, #32]
   153f4:	add	r3, sp, #68	; 0x44
   153f8:	mov	r0, r6
   153fc:	str	r3, [sp, #16]
   15400:	mov	r1, r7
   15404:	mov	r2, #0
   15408:	strd	sl, [sp]
   1540c:	ldrd	sl, [sp, #40]	; 0x28
   15410:	strd	sl, [sp, #8]
   15414:	bl	14c74 <fputs@plt+0x10360>
   15418:	cmp	r0, #0
   1541c:	blt	15488 <fputs@plt+0x10b74>
   15420:	ldr	r4, [sp, #68]	; 0x44
   15424:	mov	r1, #0
   15428:	mov	r2, #16
   1542c:	mov	r0, r4
   15430:	bl	4014 <memset@plt>
   15434:	ldr	r3, [sp, #40]	; 0x28
   15438:	ldr	sl, [sp, #44]	; 0x2c
   1543c:	mov	r0, #0
   15440:	strb	r7, [r4]
   15444:	str	r3, [r4, #8]
   15448:	str	sl, [r4, #12]
   1544c:	ldr	fp, [sp, #32]
   15450:	ldr	r3, [r6, #160]	; 0xa0
   15454:	ldr	ip, [sp, #36]	; 0x24
   15458:	str	fp, [r3, #136]	; 0x88
   1545c:	str	ip, [r3, #140]	; 0x8c
   15460:	ldr	r1, [r6, #160]	; 0xa0
   15464:	ldrd	sl, [sp, #32]
   15468:	ldr	r2, [r1, #144]	; 0x90
   1546c:	ldr	r3, [r1, #148]	; 0x94
   15470:	adds	r2, r2, #1
   15474:	str	r2, [r1, #144]	; 0x90
   15478:	adc	r3, r3, #0
   1547c:	str	r3, [r1, #148]	; 0x94
   15480:	str	r4, [r9]
   15484:	strd	sl, [r8]
   15488:	ldr	fp, [sp, #60]	; 0x3c
   1548c:	ldr	r2, [sp, #172]	; 0xac
   15490:	ldr	r3, [fp]
   15494:	cmp	r2, r3
   15498:	bne	155e0 <fputs@plt+0x10ccc>
   1549c:	add	sp, sp, #180	; 0xb4
   154a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154a4:	add	r3, sp, #64	; 0x40
   154a8:	mov	r0, r6
   154ac:	str	r3, [sp]
   154b0:	mov	r1, #0
   154b4:	mov	r2, r4
   154b8:	mov	r3, r5
   154bc:	bl	14d88 <fputs@plt+0x10474>
   154c0:	cmp	r0, #0
   154c4:	blt	15488 <fputs@plt+0x10b74>
   154c8:	ldr	ip, [sp, #64]	; 0x40
   154cc:	mvn	r0, #7
   154d0:	mvn	r1, #0
   154d4:	ldr	r2, [ip, #8]
   154d8:	ldr	r3, [ip, #12]
   154dc:	adds	r2, r2, #7
   154e0:	adc	r3, r3, #0
   154e4:	and	r2, r2, r0
   154e8:	adds	sl, r2, r4
   154ec:	and	r3, r3, r1
   154f0:	adc	fp, r3, r5
   154f4:	strd	sl, [sp, #32]
   154f8:	b	152c0 <fputs@plt+0x109ac>
   154fc:	ldrd	r2, [r6, #152]	; 0x98
   15500:	movw	r4, #19264	; 0x4b40
   15504:	movt	r4, #76	; 0x4c
   15508:	mov	r0, #1
   1550c:	adds	r4, r4, r2
   15510:	mov	r5, #0
   15514:	adc	r5, r5, r3
   15518:	bl	557f4 <fputs@plt+0x50ee0>
   1551c:	cmp	r5, r1
   15520:	cmpeq	r4, r0
   15524:	bhi	153f0 <fputs@plt+0x10adc>
   15528:	mov	r0, r6
   1552c:	bl	14bb8 <fputs@plt+0x102a4>
   15530:	b	153e8 <fputs@plt+0x10ad4>
   15534:	ldr	r1, [r6, #160]	; 0xa0
   15538:	mov	r0, r6
   1553c:	ldr	r2, [r1, #88]	; 0x58
   15540:	ldr	r3, [r1, #92]	; 0x5c
   15544:	subs	r4, r4, r2
   15548:	sbc	r5, r5, r3
   1554c:	str	r4, [r1, #96]	; 0x60
   15550:	str	r5, [r1, #100]	; 0x64
   15554:	bl	14bb8 <fputs@plt+0x102a4>
   15558:	cmp	r0, #0
   1555c:	bge	153f0 <fputs@plt+0x10adc>
   15560:	b	15488 <fputs@plt+0x10b74>
   15564:	ldr	r0, [r6]
   15568:	add	r1, sp, #72	; 0x48
   1556c:	bl	4590 <fstatvfs64@plt>
   15570:	cmp	r0, #0
   15574:	blt	155bc <fputs@plt+0x10ca8>
   15578:	ldr	r1, [sp, #72]	; 0x48
   1557c:	ldr	r2, [sp, #88]	; 0x58
   15580:	ldr	r0, [sp, #92]	; 0x5c
   15584:	ldrd	r4, [r4, r6]
   15588:	umull	r2, r3, r2, r1
   1558c:	mla	r3, r1, r0, r3
   15590:	cmp	r3, r5
   15594:	cmpeq	r2, r4
   15598:	movcc	r4, #0
   1559c:	movcc	r5, #0
   155a0:	bcs	155c4 <fputs@plt+0x10cb0>
   155a4:	ldrd	r2, [sp, #48]	; 0x30
   155a8:	subs	r2, sl, r2
   155ac:	sbc	r3, fp, r3
   155b0:	cmp	r3, r5
   155b4:	cmpeq	r2, r4
   155b8:	bhi	155d0 <fputs@plt+0x10cbc>
   155bc:	ldrd	r0, [r6, #248]	; 0xf8
   155c0:	b	1537c <fputs@plt+0x10a68>
   155c4:	subs	r4, r2, r4
   155c8:	sbc	r5, r3, r5
   155cc:	b	155a4 <fputs@plt+0x10c90>
   155d0:	mvn	r0, #6
   155d4:	b	15488 <fputs@plt+0x10b74>
   155d8:	mvn	r0, #4
   155dc:	b	15488 <fputs@plt+0x10b74>
   155e0:	bl	453c <__stack_chk_fail@plt>
   155e4:	ldr	r0, [pc, #160]	; 1568c <fputs@plt+0x10d78>
   155e8:	movw	r2, #558	; 0x22e
   155ec:	ldr	r1, [pc, #156]	; 15690 <fputs@plt+0x10d7c>
   155f0:	ldr	r3, [pc, #156]	; 15694 <fputs@plt+0x10d80>
   155f4:	add	r0, pc, r0
   155f8:	add	r1, pc, r1
   155fc:	add	r3, pc, r3
   15600:	bl	5ac34 <fputs@plt+0x56320>
   15604:	ldr	r0, [pc, #140]	; 15698 <fputs@plt+0x10d84>
   15608:	movw	r2, #557	; 0x22d
   1560c:	ldr	r1, [pc, #136]	; 1569c <fputs@plt+0x10d88>
   15610:	ldr	r3, [pc, #136]	; 156a0 <fputs@plt+0x10d8c>
   15614:	add	r0, pc, r0
   15618:	add	r1, pc, r1
   1561c:	add	r3, pc, r3
   15620:	bl	5ac34 <fputs@plt+0x56320>
   15624:	ldr	r0, [pc, #120]	; 156a4 <fputs@plt+0x10d90>
   15628:	movw	r2, #561	; 0x231
   1562c:	ldr	r1, [pc, #116]	; 156a8 <fputs@plt+0x10d94>
   15630:	ldr	r3, [pc, #116]	; 156ac <fputs@plt+0x10d98>
   15634:	add	r0, pc, r0
   15638:	add	r1, pc, r1
   1563c:	add	r3, pc, r3
   15640:	bl	5ac34 <fputs@plt+0x56320>
   15644:	ldr	r0, [pc, #100]	; 156b0 <fputs@plt+0x10d9c>
   15648:	mov	r2, #560	; 0x230
   1564c:	ldr	r1, [pc, #96]	; 156b4 <fputs@plt+0x10da0>
   15650:	ldr	r3, [pc, #96]	; 156b8 <fputs@plt+0x10da4>
   15654:	add	r0, pc, r0
   15658:	add	r1, pc, r1
   1565c:	add	r3, pc, r3
   15660:	bl	5ac34 <fputs@plt+0x56320>
   15664:	ldr	r0, [pc, #80]	; 156bc <fputs@plt+0x10da8>
   15668:	movw	r2, #559	; 0x22f
   1566c:	ldr	r1, [pc, #76]	; 156c0 <fputs@plt+0x10dac>
   15670:	ldr	r3, [pc, #76]	; 156c4 <fputs@plt+0x10db0>
   15674:	add	r0, pc, r0
   15678:	add	r1, pc, r1
   1567c:	add	r3, pc, r3
   15680:	bl	5ac34 <fputs@plt+0x56320>
   15684:	andeq	r6, r7, r4, asr r9
   15688:	andeq	r0, r0, r0, lsr r4
   1568c:	andeq	r1, r5, r0, ror r0
   15690:	andeq	r1, r5, r4, lsr #32
   15694:	andeq	r1, r5, ip, ror fp
   15698:	andeq	ip, r5, r0, ror #31
   1569c:	andeq	r1, r5, r4
   156a0:	andeq	r1, r5, ip, asr fp
   156a4:	andeq	r0, r5, ip, lsr #2
   156a8:	andeq	r0, r5, r4, ror #31
   156ac:	andeq	r1, r5, ip, lsr fp
   156b0:	andeq	r0, r5, r0, lsl r1
   156b4:	andeq	r0, r5, r4, asr #31
   156b8:	andeq	r1, r5, ip, lsl fp
   156bc:	andeq	r1, r5, r0, lsr #32
   156c0:	andeq	r0, r5, r4, lsr #31
   156c4:	strdeq	r1, [r5], -ip
   156c8:	ldr	r3, [pc, #184]	; 15788 <fputs@plt+0x10e74>
   156cc:	ldr	r2, [pc, #184]	; 1578c <fputs@plt+0x10e78>
   156d0:	add	r3, pc, r3
   156d4:	push	{r4, r5, r6, lr}
   156d8:	subs	r5, r0, #0
   156dc:	ldr	r4, [r3, r2]
   156e0:	sub	sp, sp, #32
   156e4:	ldr	r3, [r4]
   156e8:	str	r3, [sp, #28]
   156ec:	beq	15768 <fputs@plt+0x10e54>
   156f0:	ldr	r6, [r5, #164]	; 0xa4
   156f4:	cmp	r6, #0
   156f8:	movne	r0, #0
   156fc:	beq	15718 <fputs@plt+0x10e04>
   15700:	ldr	r2, [sp, #28]
   15704:	ldr	r3, [r4]
   15708:	cmp	r2, r3
   1570c:	bne	15764 <fputs@plt+0x10e50>
   15710:	add	sp, sp, #32
   15714:	pop	{r4, r5, r6, pc}
   15718:	ldr	r3, [r5, #160]	; 0xa0
   1571c:	mov	r1, #4
   15720:	mov	r2, #1
   15724:	ldr	lr, [r3, #104]	; 0x68
   15728:	ldr	ip, [r3, #108]	; 0x6c
   1572c:	str	lr, [sp]
   15730:	add	lr, sp, #24
   15734:	str	ip, [sp, #4]
   15738:	ldr	ip, [r3, #112]	; 0x70
   1573c:	ldr	r3, [r3, #116]	; 0x74
   15740:	str	lr, [sp, #16]
   15744:	str	ip, [sp, #8]
   15748:	str	r3, [sp, #12]
   1574c:	bl	14c74 <fputs@plt+0x10360>
   15750:	cmp	r0, #0
   15754:	ldrge	r3, [sp, #24]
   15758:	movge	r0, r6
   1575c:	strge	r3, [r5, #164]	; 0xa4
   15760:	b	15700 <fputs@plt+0x10dec>
   15764:	bl	453c <__stack_chk_fail@plt>
   15768:	ldr	r0, [pc, #32]	; 15790 <fputs@plt+0x10e7c>
   1576c:	movw	r2, #665	; 0x299
   15770:	ldr	r1, [pc, #28]	; 15794 <fputs@plt+0x10e80>
   15774:	ldr	r3, [pc, #28]	; 15798 <fputs@plt+0x10e84>
   15778:	add	r0, pc, r0
   1577c:	add	r1, pc, r1
   15780:	add	r3, pc, r3
   15784:	bl	5ac34 <fputs@plt+0x56320>
   15788:	andeq	r6, r7, r0, asr #9
   1578c:	andeq	r0, r0, r0, lsr r4
   15790:	andeq	ip, r5, ip, ror lr
   15794:	andeq	r0, r5, r0, lsr #29
   15798:	andeq	r1, r5, r4, ror ip
   1579c:	ldr	r3, [pc, #184]	; 1585c <fputs@plt+0x10f48>
   157a0:	ldr	r2, [pc, #184]	; 15860 <fputs@plt+0x10f4c>
   157a4:	add	r3, pc, r3
   157a8:	push	{r4, r5, r6, lr}
   157ac:	subs	r5, r0, #0
   157b0:	ldr	r4, [r3, r2]
   157b4:	sub	sp, sp, #32
   157b8:	ldr	r3, [r4]
   157bc:	str	r3, [sp, #28]
   157c0:	beq	1583c <fputs@plt+0x10f28>
   157c4:	ldr	r6, [r5, #168]	; 0xa8
   157c8:	cmp	r6, #0
   157cc:	movne	r0, #0
   157d0:	beq	157ec <fputs@plt+0x10ed8>
   157d4:	ldr	r2, [sp, #28]
   157d8:	ldr	r3, [r4]
   157dc:	cmp	r2, r3
   157e0:	bne	15838 <fputs@plt+0x10f24>
   157e4:	add	sp, sp, #32
   157e8:	pop	{r4, r5, r6, pc}
   157ec:	ldr	r3, [r5, #160]	; 0xa0
   157f0:	mov	r1, #5
   157f4:	mov	r2, #1
   157f8:	ldr	lr, [r3, #120]	; 0x78
   157fc:	ldr	ip, [r3, #124]	; 0x7c
   15800:	str	lr, [sp]
   15804:	add	lr, sp, #24
   15808:	str	ip, [sp, #4]
   1580c:	ldr	ip, [r3, #128]	; 0x80
   15810:	ldr	r3, [r3, #132]	; 0x84
   15814:	str	lr, [sp, #16]
   15818:	str	ip, [sp, #8]
   1581c:	str	r3, [sp, #12]
   15820:	bl	14c74 <fputs@plt+0x10360>
   15824:	cmp	r0, #0
   15828:	ldrge	r3, [sp, #24]
   1582c:	movge	r0, r6
   15830:	strge	r3, [r5, #168]	; 0xa8
   15834:	b	157d4 <fputs@plt+0x10ec0>
   15838:	bl	453c <__stack_chk_fail@plt>
   1583c:	ldr	r0, [pc, #32]	; 15864 <fputs@plt+0x10f50>
   15840:	movw	r2, #690	; 0x2b2
   15844:	ldr	r1, [pc, #28]	; 15868 <fputs@plt+0x10f54>
   15848:	ldr	r3, [pc, #28]	; 1586c <fputs@plt+0x10f58>
   1584c:	add	r0, pc, r0
   15850:	add	r1, pc, r1
   15854:	add	r3, pc, r3
   15858:	bl	5ac34 <fputs@plt+0x56320>
   1585c:	andeq	r6, r7, ip, ror #7
   15860:	andeq	r0, r0, r0, lsr r4
   15864:	andeq	ip, r5, r8, lsr #27
   15868:	andeq	r0, r5, ip, asr #27
   1586c:	andeq	r1, r5, r0, lsl #17
   15870:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15874:	sub	sp, sp, #60	; 0x3c
   15878:	ldr	r4, [pc, #508]	; 15a7c <fputs@plt+0x11168>
   1587c:	mov	r6, r2
   15880:	str	r1, [sp, #20]
   15884:	mov	r7, r3
   15888:	ldr	ip, [pc, #496]	; 15a80 <fputs@plt+0x1116c>
   1588c:	add	r4, pc, r4
   15890:	ldr	r1, [sp, #104]	; 0x68
   15894:	subs	r8, r0, #0
   15898:	mov	r3, r4
   1589c:	ldr	r2, [sp, #108]	; 0x6c
   158a0:	ldrd	sl, [sp, #96]	; 0x60
   158a4:	str	r1, [sp, #28]
   158a8:	ldr	ip, [r4, ip]
   158ac:	str	r2, [sp, #24]
   158b0:	ldr	r3, [ip]
   158b4:	str	ip, [sp, #16]
   158b8:	str	r3, [sp, #52]	; 0x34
   158bc:	beq	15a5c <fputs@plt+0x11148>
   158c0:	orrs	r3, r6, r7
   158c4:	ldr	r1, [sp, #20]
   158c8:	movne	ip, #0
   158cc:	moveq	ip, #1
   158d0:	cmp	r1, #0
   158d4:	orreq	ip, ip, #1
   158d8:	cmp	ip, #0
   158dc:	bne	15a3c <fputs@plt+0x11128>
   158e0:	ldr	r1, [r8, #160]	; 0xa0
   158e4:	ldr	r2, [r1, #128]	; 0x80
   158e8:	ldr	r3, [r1, #132]	; 0x84
   158ec:	orrs	r1, r2, r3
   158f0:	moveq	r0, ip
   158f4:	bne	15914 <fputs@plt+0x11000>
   158f8:	ldr	r1, [sp, #16]
   158fc:	ldr	r2, [sp, #52]	; 0x34
   15900:	ldr	r3, [r1]
   15904:	cmp	r2, r3
   15908:	bne	15a30 <fputs@plt+0x1111c>
   1590c:	add	sp, sp, #60	; 0x3c
   15910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15914:	bl	1579c <fputs@plt+0x10e88>
   15918:	cmp	r0, #0
   1591c:	blt	158f8 <fputs@plt+0x10fe4>
   15920:	ldr	r1, [r8, #160]	; 0xa0
   15924:	adds	r2, r6, #40	; 0x28
   15928:	adc	r3, r7, #0
   1592c:	strd	r2, [sp, #40]	; 0x28
   15930:	ldr	r0, [r1, #128]	; 0x80
   15934:	ldr	r1, [r1, #132]	; 0x84
   15938:	lsr	r2, r0, #4
   1593c:	orr	r2, r2, r1, lsl #28
   15940:	lsr	r3, r1, #4
   15944:	orrs	r1, r2, r3
   15948:	beq	15a28 <fputs@plt+0x11114>
   1594c:	mov	r0, sl
   15950:	mov	r1, fp
   15954:	bl	62144 <fputs@plt+0x5d830>
   15958:	ldr	r3, [r8, #168]	; 0xa8
   1595c:	ldr	r4, [r3, r2, lsl #4]
   15960:	add	r3, r3, r2, lsl #4
   15964:	ldr	r5, [r3, #4]
   15968:	orrs	r2, r4, r5
   1596c:	beq	15a20 <fputs@plt+0x1110c>
   15970:	strd	r6, [sp, #32]
   15974:	add	r9, sp, #48	; 0x30
   15978:	ldrd	r6, [sp, #40]	; 0x28
   1597c:	b	15990 <fputs@plt+0x1107c>
   15980:	ldr	r4, [r3, #24]
   15984:	ldr	r5, [r3, #28]
   15988:	orrs	r3, r4, r5
   1598c:	beq	15a20 <fputs@plt+0x1110c>
   15990:	str	r9, [sp]
   15994:	mov	r0, r8
   15998:	mov	r1, #2
   1599c:	mov	r2, r4
   159a0:	mov	r3, r5
   159a4:	bl	14d88 <fputs@plt+0x10474>
   159a8:	cmp	r0, #0
   159ac:	blt	158f8 <fputs@plt+0x10fe4>
   159b0:	ldr	r3, [sp, #48]	; 0x30
   159b4:	ldr	r0, [r3, #16]
   159b8:	ldr	r1, [r3, #20]
   159bc:	cmp	fp, r1
   159c0:	cmpeq	sl, r0
   159c4:	bne	15980 <fputs@plt+0x1106c>
   159c8:	ldr	r0, [r3, #8]
   159cc:	ldr	r1, [r3, #12]
   159d0:	cmp	r7, r1
   159d4:	cmpeq	r6, r0
   159d8:	bne	15980 <fputs@plt+0x1106c>
   159dc:	add	r0, r3, #40	; 0x28
   159e0:	ldr	r1, [sp, #20]
   159e4:	ldr	r2, [sp, #32]
   159e8:	str	r3, [sp, #12]
   159ec:	bl	3e7c <memcmp@plt>
   159f0:	ldr	r3, [sp, #12]
   159f4:	cmp	r0, #0
   159f8:	bne	15980 <fputs@plt+0x1106c>
   159fc:	ldr	r1, [sp, #28]
   15a00:	ldr	r2, [sp, #24]
   15a04:	cmp	r1, #0
   15a08:	strne	r3, [r1]
   15a0c:	cmp	r2, #0
   15a10:	beq	15a34 <fputs@plt+0x11120>
   15a14:	strd	r4, [r2]
   15a18:	mov	r0, #1
   15a1c:	b	158f8 <fputs@plt+0x10fe4>
   15a20:	mov	r0, #0
   15a24:	b	158f8 <fputs@plt+0x10fe4>
   15a28:	mvn	r0, #73	; 0x49
   15a2c:	b	158f8 <fputs@plt+0x10fe4>
   15a30:	bl	453c <__stack_chk_fail@plt>
   15a34:	mov	r0, #1
   15a38:	b	158f8 <fputs@plt+0x10fe4>
   15a3c:	ldr	r0, [pc, #64]	; 15a84 <fputs@plt+0x11170>
   15a40:	movw	r2, #811	; 0x32b
   15a44:	ldr	r1, [pc, #60]	; 15a88 <fputs@plt+0x11174>
   15a48:	ldr	r3, [pc, #60]	; 15a8c <fputs@plt+0x11178>
   15a4c:	add	r0, pc, r0
   15a50:	add	r1, pc, r1
   15a54:	add	r3, pc, r3
   15a58:	bl	5ac34 <fputs@plt+0x56320>
   15a5c:	ldr	r0, [pc, #44]	; 15a90 <fputs@plt+0x1117c>
   15a60:	movw	r2, #810	; 0x32a
   15a64:	ldr	r1, [pc, #40]	; 15a94 <fputs@plt+0x11180>
   15a68:	ldr	r3, [pc, #40]	; 15a98 <fputs@plt+0x11184>
   15a6c:	add	r0, pc, r0
   15a70:	add	r1, pc, r1
   15a74:	add	r3, pc, r3
   15a78:	bl	5ac34 <fputs@plt+0x56320>
   15a7c:	andeq	r6, r7, r4, lsl #6
   15a80:	andeq	r0, r0, r0, lsr r4
   15a84:	andeq	r0, r5, r8, ror #24
   15a88:	andeq	r0, r5, ip, asr #23
   15a8c:	strdeq	r1, [r5], -r8
   15a90:	andeq	ip, r5, r8, lsl #23
   15a94:	andeq	r0, r5, ip, lsr #23
   15a98:	ldrdeq	r1, [r5], -r8
   15a9c:	ldr	ip, [pc, #264]	; 15bac <fputs@plt+0x11298>
   15aa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15aa4:	add	ip, pc, ip
   15aa8:	subs	fp, r0, #0
   15aac:	ldr	r0, [pc, #252]	; 15bb0 <fputs@plt+0x1129c>
   15ab0:	mov	r9, r3
   15ab4:	mov	r3, ip
   15ab8:	sub	sp, sp, #44	; 0x2c
   15abc:	mov	r8, r1
   15ac0:	ldr	r0, [r3, r0]
   15ac4:	mov	r7, r2
   15ac8:	ldr	ip, [sp, #80]	; 0x50
   15acc:	ldr	sl, [sp, #84]	; 0x54
   15ad0:	ldr	r3, [r0]
   15ad4:	str	r0, [sp, #20]
   15ad8:	str	r3, [sp, #36]	; 0x24
   15adc:	beq	15b8c <fputs@plt+0x11278>
   15ae0:	orrs	r1, r2, r9
   15ae4:	movne	r6, #0
   15ae8:	moveq	r6, #1
   15aec:	cmp	r8, #0
   15af0:	orreq	r6, r6, #1
   15af4:	cmp	r6, #0
   15af8:	bne	15b6c <fputs@plt+0x11258>
   15afc:	mov	r1, r2
   15b00:	mov	r0, r8
   15b04:	add	r2, sp, #28
   15b08:	add	r3, sp, #32
   15b0c:	str	ip, [sp, #16]
   15b10:	str	r6, [sp, #28]
   15b14:	str	r6, [sp, #32]
   15b18:	bl	1e7e4 <fputs@plt+0x19ed0>
   15b1c:	ldr	ip, [sp, #16]
   15b20:	mov	r1, r8
   15b24:	ldr	r5, [sp, #28]
   15b28:	mov	r2, r7
   15b2c:	ldr	lr, [sp, #32]
   15b30:	mov	r3, r9
   15b34:	str	ip, [sp, #8]
   15b38:	mov	r0, fp
   15b3c:	orr	r4, r6, lr
   15b40:	str	sl, [sp, #12]
   15b44:	strd	r4, [sp]
   15b48:	bl	15870 <fputs@plt+0x10f5c>
   15b4c:	ldr	r1, [sp, #20]
   15b50:	ldr	r2, [sp, #36]	; 0x24
   15b54:	ldr	r3, [r1]
   15b58:	cmp	r2, r3
   15b5c:	bne	15b68 <fputs@plt+0x11254>
   15b60:	add	sp, sp, #44	; 0x2c
   15b64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b68:	bl	453c <__stack_chk_fail@plt>
   15b6c:	ldr	r0, [pc, #64]	; 15bb4 <fputs@plt+0x112a0>
   15b70:	mov	r2, #864	; 0x360
   15b74:	ldr	r1, [pc, #60]	; 15bb8 <fputs@plt+0x112a4>
   15b78:	ldr	r3, [pc, #60]	; 15bbc <fputs@plt+0x112a8>
   15b7c:	add	r0, pc, r0
   15b80:	add	r1, pc, r1
   15b84:	add	r3, pc, r3
   15b88:	bl	5ac34 <fputs@plt+0x56320>
   15b8c:	ldr	r0, [pc, #44]	; 15bc0 <fputs@plt+0x112ac>
   15b90:	movw	r2, #863	; 0x35f
   15b94:	ldr	r1, [pc, #40]	; 15bc4 <fputs@plt+0x112b0>
   15b98:	ldr	r3, [pc, #40]	; 15bc8 <fputs@plt+0x112b4>
   15b9c:	add	r0, pc, r0
   15ba0:	add	r1, pc, r1
   15ba4:	add	r3, pc, r3
   15ba8:	bl	5ac34 <fputs@plt+0x56320>
   15bac:	andeq	r6, r7, ip, ror #1
   15bb0:	andeq	r0, r0, r0, lsr r4
   15bb4:	andeq	r0, r5, r8, lsr fp
   15bb8:	muleq	r5, ip, sl
   15bbc:	andeq	r1, r5, r0, lsr #18
   15bc0:	andeq	ip, r5, r8, asr sl
   15bc4:	andeq	r0, r5, ip, ror sl
   15bc8:	andeq	r1, r5, r0, lsl #18
   15bcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bd0:	sub	sp, sp, #84	; 0x54
   15bd4:	ldr	r4, [pc, #720]	; 15eac <fputs@plt+0x11598>
   15bd8:	mov	sl, r1
   15bdc:	ldr	ip, [pc, #716]	; 15eb0 <fputs@plt+0x1159c>
   15be0:	subs	r8, r0, #0
   15be4:	ldr	r1, [sp, #128]	; 0x80
   15be8:	add	r4, pc, r4
   15bec:	strd	r2, [sp, #24]
   15bf0:	mov	r3, r4
   15bf4:	ldrd	r6, [sp, #120]	; 0x78
   15bf8:	str	r1, [sp, #56]	; 0x38
   15bfc:	ldr	ip, [r4, ip]
   15c00:	str	ip, [sp, #40]	; 0x28
   15c04:	ldr	ip, [sp, #132]	; 0x84
   15c08:	str	ip, [sp, #60]	; 0x3c
   15c0c:	ldr	ip, [sp, #40]	; 0x28
   15c10:	ldr	r3, [ip]
   15c14:	str	r3, [sp, #76]	; 0x4c
   15c18:	beq	15e68 <fputs@plt+0x11554>
   15c1c:	ldr	r1, [sp, #24]
   15c20:	ldr	r2, [sp, #28]
   15c24:	orrs	r1, r1, r2
   15c28:	moveq	fp, #0
   15c2c:	movne	fp, #1
   15c30:	cmp	sl, #0
   15c34:	movne	fp, #0
   15c38:	andeq	fp, fp, #1
   15c3c:	cmp	fp, #0
   15c40:	bne	15e8c <fputs@plt+0x11578>
   15c44:	ldr	r1, [r8, #160]	; 0xa0
   15c48:	ldr	r2, [r1, #112]	; 0x70
   15c4c:	ldr	r3, [r1, #116]	; 0x74
   15c50:	orrs	ip, r2, r3
   15c54:	moveq	r0, fp
   15c58:	bne	15c78 <fputs@plt+0x11364>
   15c5c:	ldr	ip, [sp, #40]	; 0x28
   15c60:	ldr	r2, [sp, #76]	; 0x4c
   15c64:	ldr	r3, [ip]
   15c68:	cmp	r2, r3
   15c6c:	bne	15e88 <fputs@plt+0x11574>
   15c70:	add	sp, sp, #84	; 0x54
   15c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c78:	bl	156c8 <fputs@plt+0x10db4>
   15c7c:	cmp	r0, #0
   15c80:	blt	15c5c <fputs@plt+0x11348>
   15c84:	ldr	r1, [r8, #160]	; 0xa0
   15c88:	ldrd	r2, [sp, #24]
   15c8c:	ldr	r0, [r1, #112]	; 0x70
   15c90:	adds	r2, r2, #64	; 0x40
   15c94:	ldr	r1, [r1, #116]	; 0x74
   15c98:	adc	r3, r3, #0
   15c9c:	strd	r2, [sp, #32]
   15ca0:	lsr	r2, r0, #4
   15ca4:	orr	r2, r2, r1, lsl #28
   15ca8:	lsr	r3, r1, #4
   15cac:	orrs	ip, r2, r3
   15cb0:	beq	15e58 <fputs@plt+0x11544>
   15cb4:	mov	r0, r6
   15cb8:	mov	r1, r7
   15cbc:	bl	62144 <fputs@plt+0x5d830>
   15cc0:	ldr	r3, [r8, #164]	; 0xa4
   15cc4:	ldr	r4, [r3, r2, lsl #4]
   15cc8:	add	r3, r3, r2, lsl #4
   15ccc:	ldr	r5, [r3, #4]
   15cd0:	orrs	r0, r4, r5
   15cd4:	beq	15dcc <fputs@plt+0x114b8>
   15cd8:	add	ip, r8, #280	; 0x118
   15cdc:	add	r9, sp, #68	; 0x44
   15ce0:	str	ip, [sp, #44]	; 0x2c
   15ce4:	add	ip, r8, #284	; 0x11c
   15ce8:	str	ip, [sp, #48]	; 0x30
   15cec:	add	ip, sp, #72	; 0x48
   15cf0:	str	ip, [sp, #52]	; 0x34
   15cf4:	b	15d08 <fputs@plt+0x113f4>
   15cf8:	ldr	r4, [ip, #24]
   15cfc:	ldr	r5, [ip, #28]
   15d00:	orrs	r0, r4, r5
   15d04:	beq	15dcc <fputs@plt+0x114b8>
   15d08:	str	r9, [sp]
   15d0c:	mov	r0, r8
   15d10:	mov	r1, #1
   15d14:	mov	r2, r4
   15d18:	mov	r3, r5
   15d1c:	bl	14d88 <fputs@plt+0x10474>
   15d20:	cmp	r0, #0
   15d24:	blt	15c5c <fputs@plt+0x11348>
   15d28:	ldr	ip, [sp, #68]	; 0x44
   15d2c:	ldr	r2, [ip, #16]
   15d30:	ldr	r3, [ip, #20]
   15d34:	cmp	r7, r3
   15d38:	cmpeq	r6, r2
   15d3c:	bne	15cf8 <fputs@plt+0x113e4>
   15d40:	ldrb	r3, [ip, #1]
   15d44:	ldr	r2, [ip, #8]
   15d48:	tst	r3, #3
   15d4c:	beq	15dd4 <fputs@plt+0x114c0>
   15d50:	ldr	r3, [ip, #12]
   15d54:	str	fp, [sp, #72]	; 0x48
   15d58:	cmp	r3, #0
   15d5c:	cmpeq	r2, #64	; 0x40
   15d60:	bls	15e58 <fputs@plt+0x11544>
   15d64:	ldr	r1, [sp, #44]	; 0x2c
   15d68:	subs	r2, r2, #64	; 0x40
   15d6c:	ldrb	r0, [ip, #1]
   15d70:	sbc	r3, r3, #0
   15d74:	str	fp, [sp, #12]
   15d78:	str	r1, [sp]
   15d7c:	add	r1, ip, #64	; 0x40
   15d80:	ldr	ip, [sp, #48]	; 0x30
   15d84:	and	r0, r0, #3
   15d88:	str	ip, [sp, #4]
   15d8c:	add	ip, sp, #72	; 0x48
   15d90:	str	ip, [sp, #8]
   15d94:	bl	22c38 <fputs@plt+0x1e324>
   15d98:	cmp	r0, #0
   15d9c:	blt	15c5c <fputs@plt+0x11348>
   15da0:	ldr	r2, [sp, #72]	; 0x48
   15da4:	mov	r3, #0
   15da8:	ldrd	r0, [sp, #24]
   15dac:	cmp	r1, r3
   15db0:	cmpeq	r0, r2
   15db4:	beq	15e2c <fputs@plt+0x11518>
   15db8:	ldr	ip, [sp, #68]	; 0x44
   15dbc:	ldr	r4, [ip, #24]
   15dc0:	ldr	r5, [ip, #28]
   15dc4:	orrs	r0, r4, r5
   15dc8:	bne	15d08 <fputs@plt+0x113f4>
   15dcc:	mov	r0, #0
   15dd0:	b	15c5c <fputs@plt+0x11348>
   15dd4:	ldr	r3, [ip, #12]
   15dd8:	ldrd	r0, [sp, #32]
   15ddc:	cmp	r1, r3
   15de0:	cmpeq	r0, r2
   15de4:	bne	15cf8 <fputs@plt+0x113e4>
   15de8:	add	r0, ip, #64	; 0x40
   15dec:	mov	r1, sl
   15df0:	ldr	r2, [sp, #24]
   15df4:	str	ip, [sp, #20]
   15df8:	bl	3e7c <memcmp@plt>
   15dfc:	ldr	ip, [sp, #20]
   15e00:	cmp	r0, #0
   15e04:	bne	15cf8 <fputs@plt+0x113e4>
   15e08:	ldr	r1, [sp, #56]	; 0x38
   15e0c:	cmp	r1, #0
   15e10:	strne	ip, [r1]
   15e14:	ldr	ip, [sp, #60]	; 0x3c
   15e18:	cmp	ip, #0
   15e1c:	beq	15e60 <fputs@plt+0x1154c>
   15e20:	strd	r4, [ip]
   15e24:	mov	r0, #1
   15e28:	b	15c5c <fputs@plt+0x11348>
   15e2c:	ldr	r0, [r8, #280]	; 0x118
   15e30:	mov	r1, sl
   15e34:	ldr	r2, [sp, #24]
   15e38:	bl	3e7c <memcmp@plt>
   15e3c:	cmp	r0, #0
   15e40:	bne	15db8 <fputs@plt+0x114a4>
   15e44:	ldr	ip, [sp, #56]	; 0x38
   15e48:	cmp	ip, #0
   15e4c:	ldrne	r3, [sp, #68]	; 0x44
   15e50:	strne	r3, [ip]
   15e54:	b	15e14 <fputs@plt+0x11500>
   15e58:	mvn	r0, #73	; 0x49
   15e5c:	b	15c5c <fputs@plt+0x11348>
   15e60:	mov	r0, #1
   15e64:	b	15c5c <fputs@plt+0x11348>
   15e68:	ldr	r0, [pc, #68]	; 15eb4 <fputs@plt+0x115a0>
   15e6c:	movw	r2, #881	; 0x371
   15e70:	ldr	r1, [pc, #64]	; 15eb8 <fputs@plt+0x115a4>
   15e74:	ldr	r3, [pc, #64]	; 15ebc <fputs@plt+0x115a8>
   15e78:	add	r0, pc, r0
   15e7c:	add	r1, pc, r1
   15e80:	add	r3, pc, r3
   15e84:	bl	5ac34 <fputs@plt+0x56320>
   15e88:	bl	453c <__stack_chk_fail@plt>
   15e8c:	ldr	r0, [pc, #44]	; 15ec0 <fputs@plt+0x115ac>
   15e90:	movw	r2, #882	; 0x372
   15e94:	ldr	r1, [pc, #40]	; 15ec4 <fputs@plt+0x115b0>
   15e98:	ldr	r3, [pc, #40]	; 15ec8 <fputs@plt+0x115b4>
   15e9c:	add	r0, pc, r0
   15ea0:	add	r1, pc, r1
   15ea4:	add	r3, pc, r3
   15ea8:	bl	5ac34 <fputs@plt+0x56320>
   15eac:	andeq	r5, r7, r8, lsr #31
   15eb0:	andeq	r0, r0, r0, lsr r4
   15eb4:	andeq	ip, r5, ip, ror r7
   15eb8:	andeq	r0, r5, r0, lsr #15
   15ebc:	andeq	r1, r5, r0, ror r6
   15ec0:	andeq	r0, r5, ip, lsr #16
   15ec4:	andeq	r0, r5, ip, ror r7
   15ec8:	andeq	r1, r5, ip, asr #12
   15ecc:	ldr	ip, [pc, #268]	; 15fe0 <fputs@plt+0x116cc>
   15ed0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ed4:	add	ip, pc, ip
   15ed8:	subs	fp, r0, #0
   15edc:	ldr	r0, [pc, #256]	; 15fe4 <fputs@plt+0x116d0>
   15ee0:	mov	r9, r3
   15ee4:	mov	r3, ip
   15ee8:	sub	sp, sp, #44	; 0x2c
   15eec:	mov	r8, r1
   15ef0:	ldr	r0, [r3, r0]
   15ef4:	mov	r7, r2
   15ef8:	ldr	ip, [sp, #80]	; 0x50
   15efc:	ldr	sl, [sp, #84]	; 0x54
   15f00:	ldr	r3, [r0]
   15f04:	str	r0, [sp, #20]
   15f08:	str	r3, [sp, #36]	; 0x24
   15f0c:	beq	15fc0 <fputs@plt+0x116ac>
   15f10:	orrs	r1, r2, r9
   15f14:	moveq	r6, #0
   15f18:	movne	r6, #1
   15f1c:	cmp	r8, #0
   15f20:	movne	r6, #0
   15f24:	andeq	r6, r6, #1
   15f28:	cmp	r6, #0
   15f2c:	bne	15fa0 <fputs@plt+0x1168c>
   15f30:	mov	r1, r2
   15f34:	mov	r0, r8
   15f38:	add	r2, sp, #28
   15f3c:	add	r3, sp, #32
   15f40:	str	ip, [sp, #16]
   15f44:	str	r6, [sp, #28]
   15f48:	str	r6, [sp, #32]
   15f4c:	bl	1e7e4 <fputs@plt+0x19ed0>
   15f50:	ldr	ip, [sp, #16]
   15f54:	mov	r1, r8
   15f58:	ldr	r5, [sp, #28]
   15f5c:	mov	r2, r7
   15f60:	ldr	lr, [sp, #32]
   15f64:	mov	r3, r9
   15f68:	str	ip, [sp, #8]
   15f6c:	mov	r0, fp
   15f70:	orr	r4, r6, lr
   15f74:	str	sl, [sp, #12]
   15f78:	strd	r4, [sp]
   15f7c:	bl	15bcc <fputs@plt+0x112b8>
   15f80:	ldr	r1, [sp, #20]
   15f84:	ldr	r2, [sp, #36]	; 0x24
   15f88:	ldr	r3, [r1]
   15f8c:	cmp	r2, r3
   15f90:	bne	15f9c <fputs@plt+0x11688>
   15f94:	add	sp, sp, #44	; 0x2c
   15f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f9c:	bl	453c <__stack_chk_fail@plt>
   15fa0:	ldr	r0, [pc, #64]	; 15fe8 <fputs@plt+0x116d4>
   15fa4:	movw	r2, #969	; 0x3c9
   15fa8:	ldr	r1, [pc, #60]	; 15fec <fputs@plt+0x116d8>
   15fac:	ldr	r3, [pc, #60]	; 15ff0 <fputs@plt+0x116dc>
   15fb0:	add	r0, pc, r0
   15fb4:	add	r1, pc, r1
   15fb8:	add	r3, pc, r3
   15fbc:	bl	5ac34 <fputs@plt+0x56320>
   15fc0:	ldr	r0, [pc, #44]	; 15ff4 <fputs@plt+0x116e0>
   15fc4:	mov	r2, #968	; 0x3c8
   15fc8:	ldr	r1, [pc, #40]	; 15ff8 <fputs@plt+0x116e4>
   15fcc:	ldr	r3, [pc, #40]	; 15ffc <fputs@plt+0x116e8>
   15fd0:	add	r0, pc, r0
   15fd4:	add	r1, pc, r1
   15fd8:	add	r3, pc, r3
   15fdc:	bl	5ac34 <fputs@plt+0x56320>
   15fe0:			; <UNDEFINED> instruction: 0x00075cbc
   15fe4:	andeq	r0, r0, r0, lsr r4
   15fe8:	andeq	r0, r5, r8, lsl r7
   15fec:	andeq	r0, r5, r8, ror #12
   15ff0:	ldrdeq	r1, [r5], -ip
   15ff4:	andeq	ip, r5, r4, lsr #12
   15ff8:	andeq	r0, r5, r8, asr #12
   15ffc:			; <UNDEFINED> instruction: 0x000512bc
   16000:	sub	sp, sp, #8
   16004:	ldr	r1, [pc, #168]	; 160b4 <fputs@plt+0x117a0>
   16008:	push	{r4, r5, r6, r7, r8, lr}
   1600c:	mov	r6, r0
   16010:	ldr	lr, [pc, #160]	; 160b8 <fputs@plt+0x117a4>
   16014:	sub	sp, sp, #56	; 0x38
   16018:	ldr	r0, [pc, #156]	; 160bc <fputs@plt+0x117a8>
   1601c:	add	r4, sp, #80	; 0x50
   16020:	add	lr, pc, lr
   16024:	add	ip, sp, #8
   16028:	add	r0, pc, r0
   1602c:	stm	r4, {r2, r3}
   16030:	mov	r2, lr
   16034:	ldr	r5, [lr, r1]
   16038:	ldm	r0, {r0, r1, r2}
   1603c:	ldr	r3, [r5]
   16040:	ldr	r8, [sp, #96]	; 0x60
   16044:	ldr	r7, [sp, #100]	; 0x64
   16048:	stmia	ip!, {r0, r1}
   1604c:	mov	r1, #0
   16050:	strh	r2, [ip]
   16054:	add	r0, sp, #18
   16058:	mov	r2, #32
   1605c:	str	r3, [sp, #52]	; 0x34
   16060:	bl	4014 <memset@plt>
   16064:	ldm	r4, {r0, r1, r2, r3}
   16068:	add	ip, sp, #17
   1606c:	str	ip, [sp]
   16070:	bl	49e78 <fputs@plt+0x45564>
   16074:	mov	r2, #41	; 0x29
   16078:	mov	r3, #0
   1607c:	str	r8, [sp]
   16080:	str	r7, [sp, #4]
   16084:	mov	r0, r6
   16088:	add	r1, sp, #8
   1608c:	bl	15ecc <fputs@plt+0x115b8>
   16090:	ldr	r2, [sp, #52]	; 0x34
   16094:	ldr	r3, [r5]
   16098:	cmp	r2, r3
   1609c:	bne	160b0 <fputs@plt+0x1179c>
   160a0:	add	sp, sp, #56	; 0x38
   160a4:	pop	{r4, r5, r6, r7, r8, lr}
   160a8:	add	sp, sp, #8
   160ac:	bx	lr
   160b0:	bl	453c <__stack_chk_fail@plt>
   160b4:	andeq	r0, r0, r0, lsr r4
   160b8:	andeq	r5, r7, r0, ror fp
   160bc:	strdeq	r0, [r5], -ip
   160c0:	cmp	r0, #0
   160c4:	push	{r3, lr}
   160c8:	beq	16104 <fputs@plt+0x117f0>
   160cc:	ldrb	r3, [r0]
   160d0:	cmp	r3, #3
   160d4:	beq	160e4 <fputs@plt+0x117d0>
   160d8:	mov	r0, #0
   160dc:	mov	r1, r0
   160e0:	pop	{r3, pc}
   160e4:	ldr	r2, [r0, #8]
   160e8:	ldr	r3, [r0, #12]
   160ec:	subs	r2, r2, #64	; 0x40
   160f0:	sbc	r3, r3, #0
   160f4:	lsr	r0, r2, #4
   160f8:	lsr	r1, r3, #4
   160fc:	orr	r0, r0, r3, lsl #28
   16100:	pop	{r3, pc}
   16104:	ldr	r0, [pc, #24]	; 16124 <fputs@plt+0x11810>
   16108:	movw	r2, #1143	; 0x477
   1610c:	ldr	r1, [pc, #20]	; 16128 <fputs@plt+0x11814>
   16110:	ldr	r3, [pc, #20]	; 1612c <fputs@plt+0x11818>
   16114:	add	r0, pc, r0
   16118:	add	r1, pc, r1
   1611c:	add	r3, pc, r3
   16120:	bl	5ac34 <fputs@plt+0x56320>
   16124:	andeq	sp, r5, ip, lsl #6
   16128:	andeq	r0, r5, r4, lsl #10
   1612c:	andeq	r1, r5, r4, asr r2
   16130:	cmp	r0, #0
   16134:	push	{r3, lr}
   16138:	beq	16174 <fputs@plt+0x11860>
   1613c:	ldrb	r3, [r0]
   16140:	cmp	r3, #6
   16144:	beq	16154 <fputs@plt+0x11840>
   16148:	mov	r0, #0
   1614c:	mov	r1, r0
   16150:	pop	{r3, pc}
   16154:	ldr	r2, [r0, #8]
   16158:	ldr	r3, [r0, #12]
   1615c:	subs	r2, r2, #24
   16160:	sbc	r3, r3, #0
   16164:	lsr	r0, r2, #3
   16168:	lsr	r1, r3, #3
   1616c:	orr	r0, r0, r3, lsl #29
   16170:	pop	{r3, pc}
   16174:	ldr	r0, [pc, #24]	; 16194 <fputs@plt+0x11880>
   16178:	mov	r2, #1152	; 0x480
   1617c:	ldr	r1, [pc, #20]	; 16198 <fputs@plt+0x11884>
   16180:	ldr	r3, [pc, #20]	; 1619c <fputs@plt+0x11888>
   16184:	add	r0, pc, r0
   16188:	add	r1, pc, r1
   1618c:	add	r3, pc, r3
   16190:	bl	5ac34 <fputs@plt+0x56320>
   16194:	muleq	r5, ip, r2
   16198:	muleq	r5, r4, r4
   1619c:	andeq	r1, r5, r4, lsl r2
   161a0:	ldr	r1, [pc, #1780]	; 1689c <fputs@plt+0x11f88>
   161a4:	cmp	r0, #0
   161a8:	ldr	ip, [pc, #1776]	; 168a0 <fputs@plt+0x11f8c>
   161ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161b0:	add	r1, pc, r1
   161b4:	sub	sp, sp, #140	; 0x8c
   161b8:	str	r0, [sp, #52]	; 0x34
   161bc:	mov	r0, #0
   161c0:	strd	r2, [sp, #112]	; 0x70
   161c4:	ldr	ip, [r1, ip]
   161c8:	ldr	r5, [sp, #200]	; 0xc8
   161cc:	ldr	r6, [sp, #204]	; 0xcc
   161d0:	ldr	r1, [ip]
   161d4:	ldr	r7, [sp, #208]	; 0xd0
   161d8:	ldrd	r8, [sp, #176]	; 0xb0
   161dc:	str	ip, [sp, #92]	; 0x5c
   161e0:	str	r0, [sp, #128]	; 0x80
   161e4:	ldr	sl, [sp, #192]	; 0xc0
   161e8:	str	r1, [sp, #132]	; 0x84
   161ec:	str	r5, [sp, #108]	; 0x6c
   161f0:	str	r6, [sp, #100]	; 0x64
   161f4:	str	r7, [sp, #104]	; 0x68
   161f8:	beq	16858 <fputs@plt+0x11f44>
   161fc:	cmp	sl, #0
   16200:	beq	16838 <fputs@plt+0x11f24>
   16204:	ldr	r4, [sp, #52]	; 0x34
   16208:	add	r1, sp, #112	; 0x70
   1620c:	strd	r2, [sp, #40]	; 0x28
   16210:	ldr	r0, [r4, #276]	; 0x114
   16214:	bl	5863c <fputs@plt+0x53d28>
   16218:	cmp	r0, #0
   1621c:	str	r0, [sp, #96]	; 0x60
   16220:	beq	16234 <fputs@plt+0x11920>
   16224:	ldrd	r2, [r0, #24]
   16228:	cmp	r9, r3
   1622c:	cmpeq	r8, r2
   16230:	bhi	16664 <fputs@plt+0x11d50>
   16234:	mvn	r6, #0
   16238:	mvn	r7, #0
   1623c:	mov	r4, #0
   16240:	mov	r5, #0
   16244:	strd	r6, [sp, #64]	; 0x40
   16248:	strd	r4, [sp, #56]	; 0x38
   1624c:	ldrd	r6, [sp, #40]	; 0x28
   16250:	orrs	r7, r6, r7
   16254:	beq	1665c <fputs@plt+0x11d48>
   16258:	mov	r4, #0
   1625c:	add	r5, sp, #128	; 0x80
   16260:	str	sl, [sp, #80]	; 0x50
   16264:	mov	fp, r9
   16268:	str	r4, [sp, #84]	; 0x54
   1626c:	mov	sl, r8
   16270:	str	r5, [sp, #72]	; 0x48
   16274:	str	r4, [sp, #88]	; 0x58
   16278:	b	162e0 <fputs@plt+0x119cc>
   1627c:	ldr	r2, [sp, #196]	; 0xc4
   16280:	cmp	r2, #1
   16284:	beq	1638c <fputs@plt+0x11a78>
   16288:	cmp	r7, fp
   1628c:	cmpeq	r6, sl
   16290:	bcs	16534 <fputs@plt+0x11c20>
   16294:	ldr	r3, [sp, #128]	; 0x80
   16298:	subs	sl, sl, r6
   1629c:	sbc	fp, fp, r7
   162a0:	ldr	r0, [r3, #16]
   162a4:	ldr	r3, [r3, #20]
   162a8:	str	r0, [sp, #40]	; 0x28
   162ac:	ldrd	r0, [sp, #56]	; 0x38
   162b0:	str	r3, [sp, #44]	; 0x2c
   162b4:	adds	r0, r0, r6
   162b8:	adc	r1, r1, r7
   162bc:	ldrd	r6, [sp, #40]	; 0x28
   162c0:	strd	r0, [sp, #56]	; 0x38
   162c4:	orrs	r7, r6, r7
   162c8:	beq	1665c <fputs@plt+0x11d48>
   162cc:	mvn	r6, #0
   162d0:	mvn	r7, #0
   162d4:	str	r4, [sp, #84]	; 0x54
   162d8:	strd	r6, [sp, #64]	; 0x40
   162dc:	str	r5, [sp, #88]	; 0x58
   162e0:	add	r6, sp, #128	; 0x80
   162e4:	ldr	r0, [sp, #52]	; 0x34
   162e8:	str	r6, [sp]
   162ec:	mov	r1, #6
   162f0:	ldrd	r2, [sp, #40]	; 0x28
   162f4:	bl	14d88 <fputs@plt+0x10474>
   162f8:	cmp	r0, #0
   162fc:	blt	16640 <fputs@plt+0x11d2c>
   16300:	ldr	r3, [sp, #128]	; 0x80
   16304:	mov	r0, r3
   16308:	str	r3, [sp, #36]	; 0x24
   1630c:	bl	16130 <fputs@plt+0x1181c>
   16310:	ldr	r3, [sp, #36]	; 0x24
   16314:	mov	r6, r0
   16318:	mov	r7, r1
   1631c:	cmp	r7, fp
   16320:	cmpeq	r6, sl
   16324:	mov	r8, r0
   16328:	mov	r9, r1
   1632c:	movhi	r8, sl
   16330:	movhi	r9, fp
   16334:	orrs	r0, r8, r9
   16338:	beq	1665c <fputs@plt+0x11d48>
   1633c:	subs	r8, r8, #1
   16340:	add	r2, r8, #3
   16344:	sbc	r9, r9, #0
   16348:	ldr	r4, [r3, r2, lsl #3]
   1634c:	add	r3, r3, r2, lsl #3
   16350:	ldr	r5, [r3, #4]
   16354:	orrs	r1, r4, r5
   16358:	beq	166b8 <fputs@plt+0x11da4>
   1635c:	ldrd	r2, [sp, #184]	; 0xb8
   16360:	ldr	r0, [sp, #52]	; 0x34
   16364:	ldr	r1, [sp, #80]	; 0x50
   16368:	strd	r2, [sp]
   1636c:	mov	r2, r4
   16370:	mov	r3, r5
   16374:	blx	r1
   16378:	cmp	r0, #0
   1637c:	blt	16640 <fputs@plt+0x11d2c>
   16380:	beq	1627c <fputs@plt+0x11968>
   16384:	cmp	r0, #2
   16388:	bne	16288 <fputs@plt+0x11974>
   1638c:	ldrd	r6, [sp, #64]	; 0x40
   16390:	mvn	r2, #0
   16394:	ldrd	r4, [sp, #64]	; 0x40
   16398:	mvn	r3, #0
   1639c:	cmp	r7, r3
   163a0:	cmpeq	r6, r2
   163a4:	strd	r8, [sp, #72]	; 0x48
   163a8:	ldr	sl, [sp, #80]	; 0x50
   163ac:	moveq	r4, #0
   163b0:	moveq	r5, #0
   163b4:	strdeq	r4, [sp, #64]	; 0x40
   163b8:	beq	16454 <fputs@plt+0x11b40>
   163bc:	ldrd	r6, [sp, #72]	; 0x48
   163c0:	ldrd	r0, [sp, #64]	; 0x40
   163c4:	cmp	r7, r1
   163c8:	cmpeq	r6, r0
   163cc:	bcc	1687c <fputs@plt+0x11f68>
   163d0:	ldrd	r6, [sp, #64]	; 0x40
   163d4:	orrs	r7, r6, r7
   163d8:	beq	16444 <fputs@plt+0x11b30>
   163dc:	ldrd	r6, [sp, #64]	; 0x40
   163e0:	ldr	r3, [sp, #128]	; 0x80
   163e4:	subs	r6, r6, #1
   163e8:	add	r2, r6, #3
   163ec:	sbc	r7, r7, #0
   163f0:	ldr	r0, [r3, r2, lsl #3]
   163f4:	add	r3, r3, r2, lsl #3
   163f8:	ldr	r1, [r3, #4]
   163fc:	orrs	r2, r0, r1
   16400:	beq	166b8 <fputs@plt+0x11da4>
   16404:	ldrd	r2, [sp, #184]	; 0xb8
   16408:	strd	r2, [sp]
   1640c:	mov	r2, r0
   16410:	mov	r3, r1
   16414:	ldr	r0, [sp, #52]	; 0x34
   16418:	blx	sl
   1641c:	cmp	r0, #0
   16420:	blt	16640 <fputs@plt+0x11d2c>
   16424:	bne	167f4 <fputs@plt+0x11ee0>
   16428:	ldr	r3, [sp, #196]	; 0xc4
   1642c:	cmp	r3, #1
   16430:	bne	16444 <fputs@plt+0x11b30>
   16434:	strd	r6, [sp, #72]	; 0x48
   16438:	mov	r6, #0
   1643c:	mov	r7, #0
   16440:	strd	r6, [sp, #64]	; 0x40
   16444:	ldrd	r6, [sp, #72]	; 0x48
   16448:	cmp	r7, r5
   1644c:	cmpeq	r6, r4
   16450:	bhi	166c0 <fputs@plt+0x11dac>
   16454:	ldrd	r4, [sp, #72]	; 0x48
   16458:	ldrd	r6, [sp, #64]	; 0x40
   1645c:	cmp	r5, r7
   16460:	cmpeq	r4, r6
   16464:	beq	1677c <fputs@plt+0x11e68>
   16468:	bls	16818 <fputs@plt+0x11f04>
   1646c:	ldrd	r6, [sp, #72]	; 0x48
   16470:	ldrd	r4, [sp, #64]	; 0x40
   16474:	ldr	r0, [sp, #128]	; 0x80
   16478:	adds	r4, r4, r6
   1647c:	adc	r5, r5, r7
   16480:	lsrs	r5, r5, #1
   16484:	rrx	r4, r4
   16488:	add	r1, r4, #3
   1648c:	ldr	r2, [r0, r1, lsl #3]
   16490:	add	r1, r0, r1, lsl #3
   16494:	ldr	r3, [r1, #4]
   16498:	orrs	r7, r2, r3
   1649c:	beq	166b8 <fputs@plt+0x11da4>
   164a0:	mov	r9, sl
   164a4:	ldrd	r6, [sp, #64]	; 0x40
   164a8:	ldr	r8, [sp, #52]	; 0x34
   164ac:	ldrd	sl, [sp, #72]	; 0x48
   164b0:	b	16504 <fputs@plt+0x11bf0>
   164b4:	ldr	r1, [sp, #196]	; 0xc4
   164b8:	cmp	r1, #1
   164bc:	beq	16528 <fputs@plt+0x11c14>
   164c0:	adds	r6, r4, #1
   164c4:	adc	r7, r5, #0
   164c8:	cmp	r7, fp
   164cc:	cmpeq	r6, sl
   164d0:	beq	16778 <fputs@plt+0x11e64>
   164d4:	bcs	16818 <fputs@plt+0x11f04>
   164d8:	adds	r4, sl, r6
   164dc:	ldr	r1, [sp, #128]	; 0x80
   164e0:	adc	r5, fp, r7
   164e4:	lsrs	r5, r5, #1
   164e8:	rrx	r4, r4
   164ec:	add	r0, r4, #3
   164f0:	ldr	r2, [r1, r0, lsl #3]
   164f4:	add	r1, r1, r0, lsl #3
   164f8:	ldr	r3, [r1, #4]
   164fc:	orrs	r0, r2, r3
   16500:	beq	166b8 <fputs@plt+0x11da4>
   16504:	ldrd	r0, [sp, #184]	; 0xb8
   16508:	strd	r0, [sp]
   1650c:	mov	r0, r8
   16510:	blx	r9
   16514:	cmp	r0, #0
   16518:	blt	16640 <fputs@plt+0x11d2c>
   1651c:	beq	164b4 <fputs@plt+0x11ba0>
   16520:	cmp	r0, #2
   16524:	bne	164c0 <fputs@plt+0x11bac>
   16528:	mov	sl, r4
   1652c:	mov	fp, r5
   16530:	b	164c8 <fputs@plt+0x11bb4>
   16534:	ldr	r4, [sp, #196]	; 0xc4
   16538:	mov	r8, sl
   1653c:	mov	r9, fp
   16540:	cmp	r4, #0
   16544:	bne	1665c <fputs@plt+0x11d48>
   16548:	ldrd	r4, [sp, #56]	; 0x38
   1654c:	orrs	r5, r4, r5
   16550:	bne	16724 <fputs@plt+0x11e10>
   16554:	orrs	r6, r8, r9
   16558:	beq	1665c <fputs@plt+0x11d48>
   1655c:	ldr	ip, [sp, #128]	; 0x80
   16560:	ldr	r4, [sp, #52]	; 0x34
   16564:	ldrd	r2, [sp, #112]	; 0x70
   16568:	ldr	r1, [ip, #24]
   1656c:	ldr	r0, [r4, #276]	; 0x114
   16570:	ldr	ip, [ip, #28]
   16574:	ldrd	r6, [sp, #56]	; 0x38
   16578:	ldrd	r4, [sp, #40]	; 0x28
   1657c:	str	r1, [sp, #8]
   16580:	strd	r6, [sp, #16]
   16584:	subs	r6, r8, #1
   16588:	strd	r4, [sp]
   1658c:	sbc	r7, r9, #0
   16590:	ldr	r1, [sp, #96]	; 0x60
   16594:	mov	r4, #1
   16598:	strd	r6, [sp, #24]
   1659c:	add	r6, r6, #3
   165a0:	str	ip, [sp, #12]
   165a4:	bl	148ac <fputs@plt+0xff98>
   165a8:	ldr	r3, [sp, #128]	; 0x80
   165ac:	add	r2, r3, r6, lsl #3
   165b0:	ldr	r6, [r3, r6, lsl #3]
   165b4:	str	r6, [sp, #84]	; 0x54
   165b8:	ldr	r2, [r2, #4]
   165bc:	str	r2, [sp, #88]	; 0x58
   165c0:	add	r3, sp, #124	; 0x7c
   165c4:	ldr	r0, [sp, #52]	; 0x34
   165c8:	str	r3, [sp]
   165cc:	mov	r1, #3
   165d0:	ldr	r2, [sp, #84]	; 0x54
   165d4:	ldr	r3, [sp, #88]	; 0x58
   165d8:	bl	14d88 <fputs@plt+0x10474>
   165dc:	cmp	r0, #0
   165e0:	blt	16640 <fputs@plt+0x11d2c>
   165e4:	ldr	r7, [sp, #108]	; 0x6c
   165e8:	ldr	r5, [sp, #100]	; 0x64
   165ec:	cmp	r7, #0
   165f0:	ldrne	r3, [sp, #124]	; 0x7c
   165f4:	strne	r3, [r7]
   165f8:	cmp	r5, #0
   165fc:	ldrne	r6, [sp, #84]	; 0x54
   16600:	ldrne	r7, [sp, #88]	; 0x58
   16604:	strne	r6, [r5]
   16608:	strne	r7, [r5, #4]
   1660c:	ldr	r5, [sp, #104]	; 0x68
   16610:	cmp	r5, #0
   16614:	beq	16810 <fputs@plt+0x11efc>
   16618:	ldrd	r2, [sp, #56]	; 0x38
   1661c:	uxtb	r4, r4
   16620:	ldr	r6, [sp, #104]	; 0x68
   16624:	mov	r0, #1
   16628:	adds	r2, r2, r8
   1662c:	mov	r5, #0
   16630:	adc	r3, r3, r9
   16634:	subs	r2, r2, r4
   16638:	sbc	r3, r3, r5
   1663c:	strd	r2, [r6]
   16640:	ldr	r7, [sp, #92]	; 0x5c
   16644:	ldr	r2, [sp, #132]	; 0x84
   16648:	ldr	r3, [r7]
   1664c:	cmp	r2, r3
   16650:	bne	16878 <fputs@plt+0x11f64>
   16654:	add	sp, sp, #140	; 0x8c
   16658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1665c:	mov	r0, #0
   16660:	b	16640 <fputs@plt+0x11d2c>
   16664:	ldrd	r6, [sp, #184]	; 0xb8
   16668:	ldrd	r2, [r0, #16]
   1666c:	ldr	r0, [sp, #52]	; 0x34
   16670:	strd	r6, [sp]
   16674:	blx	sl
   16678:	cmp	r0, #0
   1667c:	blt	16640 <fputs@plt+0x11d2c>
   16680:	cmp	r0, #1
   16684:	bne	16234 <fputs@plt+0x11920>
   16688:	ldr	r5, [sp, #96]	; 0x60
   1668c:	ldr	r7, [sp, #96]	; 0x60
   16690:	ldrd	r4, [r5, #24]
   16694:	ldrd	r6, [r7, #8]
   16698:	subs	r8, r8, r4
   1669c:	sbc	r9, r9, r5
   166a0:	strd	r4, [sp, #56]	; 0x38
   166a4:	ldr	r5, [sp, #96]	; 0x60
   166a8:	strd	r6, [sp, #40]	; 0x28
   166ac:	ldrd	r4, [r5, #32]
   166b0:	strd	r4, [sp, #64]	; 0x40
   166b4:	b	1624c <fputs@plt+0x11938>
   166b8:	mvn	r0, #73	; 0x49
   166bc:	b	16640 <fputs@plt+0x11d2c>
   166c0:	adds	r6, r4, #1
   166c4:	ldr	r3, [sp, #128]	; 0x80
   166c8:	add	r2, r6, #3
   166cc:	adc	r7, r5, #0
   166d0:	ldr	r0, [r3, r2, lsl #3]
   166d4:	add	r3, r3, r2, lsl #3
   166d8:	ldr	r1, [r3, #4]
   166dc:	orrs	r2, r0, r1
   166e0:	beq	166b8 <fputs@plt+0x11da4>
   166e4:	ldrd	r2, [sp, #184]	; 0xb8
   166e8:	strd	r2, [sp]
   166ec:	mov	r2, r0
   166f0:	mov	r3, r1
   166f4:	ldr	r0, [sp, #52]	; 0x34
   166f8:	blx	sl
   166fc:	cmp	r0, #0
   16700:	blt	16640 <fputs@plt+0x11d2c>
   16704:	bne	16800 <fputs@plt+0x11eec>
   16708:	ldr	r3, [sp, #196]	; 0xc4
   1670c:	cmp	r3, #1
   16710:	beq	16808 <fputs@plt+0x11ef4>
   16714:	adds	r6, r4, #2
   16718:	adc	r7, r5, #0
   1671c:	strd	r6, [sp, #64]	; 0x40
   16720:	b	16454 <fputs@plt+0x11b40>
   16724:	ldr	ip, [sp, #128]	; 0x80
   16728:	orrs	r7, r8, r9
   1672c:	ldr	r4, [sp, #52]	; 0x34
   16730:	ldrd	r2, [sp, #112]	; 0x70
   16734:	ldr	r1, [ip, #24]
   16738:	ldr	r0, [r4, #276]	; 0x114
   1673c:	ldr	ip, [ip, #28]
   16740:	bne	16574 <fputs@plt+0x11c60>
   16744:	ldrd	r4, [sp, #40]	; 0x28
   16748:	ldrd	r6, [sp, #56]	; 0x38
   1674c:	str	r1, [sp, #8]
   16750:	strd	r4, [sp]
   16754:	mvn	r4, #0
   16758:	mvn	r5, #0
   1675c:	ldr	r1, [sp, #96]	; 0x60
   16760:	strd	r4, [sp, #24]
   16764:	mov	r4, #1
   16768:	str	ip, [sp, #12]
   1676c:	strd	r6, [sp, #16]
   16770:	bl	148ac <fputs@plt+0xff98>
   16774:	b	165c0 <fputs@plt+0x11cac>
   16778:	strd	r6, [sp, #64]	; 0x40
   1677c:	ldr	r4, [sp, #196]	; 0xc4
   16780:	cmp	r4, #0
   16784:	ldrdeq	r8, [sp, #64]	; 0x40
   16788:	beq	16548 <fputs@plt+0x11c34>
   1678c:	ldrd	r6, [sp, #40]	; 0x28
   16790:	mov	r4, #0
   16794:	ldr	r5, [sp, #52]	; 0x34
   16798:	ldr	r3, [sp, #128]	; 0x80
   1679c:	ldr	r1, [sp, #96]	; 0x60
   167a0:	ldr	r0, [r5, #276]	; 0x114
   167a4:	strd	r6, [sp]
   167a8:	ldrd	r6, [sp, #56]	; 0x38
   167ac:	ldr	r2, [r3, #24]
   167b0:	ldr	ip, [r3, #28]
   167b4:	strd	r6, [sp, #16]
   167b8:	ldrd	r6, [sp, #64]	; 0x40
   167bc:	str	r2, [sp, #8]
   167c0:	str	ip, [sp, #12]
   167c4:	ldrd	r2, [sp, #112]	; 0x70
   167c8:	strd	r6, [sp, #24]
   167cc:	bl	148ac <fputs@plt+0xff98>
   167d0:	ldr	r3, [sp, #128]	; 0x80
   167d4:	add	r2, r6, #3
   167d8:	ldrd	r8, [sp, #64]	; 0x40
   167dc:	add	r1, r3, r2, lsl #3
   167e0:	ldr	r2, [r3, r2, lsl #3]
   167e4:	str	r2, [sp, #84]	; 0x54
   167e8:	ldr	r1, [r1, #4]
   167ec:	str	r1, [sp, #88]	; 0x58
   167f0:	b	165c0 <fputs@plt+0x11cac>
   167f4:	cmp	r0, #2
   167f8:	bne	16444 <fputs@plt+0x11b30>
   167fc:	b	16434 <fputs@plt+0x11b20>
   16800:	cmp	r0, #2
   16804:	bne	16714 <fputs@plt+0x11e00>
   16808:	strd	r6, [sp, #72]	; 0x48
   1680c:	b	16454 <fputs@plt+0x11b40>
   16810:	mov	r0, #1
   16814:	b	16640 <fputs@plt+0x11d2c>
   16818:	ldr	r0, [pc, #132]	; 168a4 <fputs@plt+0x11f90>
   1681c:	movw	r2, #1743	; 0x6cf
   16820:	ldr	r1, [pc, #128]	; 168a8 <fputs@plt+0x11f94>
   16824:	ldr	r3, [pc, #128]	; 168ac <fputs@plt+0x11f98>
   16828:	add	r0, pc, r0
   1682c:	add	r1, pc, r1
   16830:	add	r3, pc, r3
   16834:	bl	5ac34 <fputs@plt+0x56320>
   16838:	ldr	r0, [pc, #112]	; 168b0 <fputs@plt+0x11f9c>
   1683c:	movw	r2, #1625	; 0x659
   16840:	ldr	r1, [pc, #108]	; 168b4 <fputs@plt+0x11fa0>
   16844:	ldr	r3, [pc, #108]	; 168b8 <fputs@plt+0x11fa4>
   16848:	add	r0, pc, r0
   1684c:	add	r1, pc, r1
   16850:	add	r3, pc, r3
   16854:	bl	5ac34 <fputs@plt+0x56320>
   16858:	ldr	r0, [pc, #92]	; 168bc <fputs@plt+0x11fa8>
   1685c:	movw	r2, #1624	; 0x658
   16860:	ldr	r1, [pc, #88]	; 168c0 <fputs@plt+0x11fac>
   16864:	ldr	r3, [pc, #88]	; 168c4 <fputs@plt+0x11fb0>
   16868:	add	r0, pc, r0
   1686c:	add	r1, pc, r1
   16870:	add	r3, pc, r3
   16874:	bl	5ac34 <fputs@plt+0x56320>
   16878:	bl	453c <__stack_chk_fail@plt>
   1687c:	ldr	r0, [pc, #68]	; 168c8 <fputs@plt+0x11fb4>
   16880:	movw	r2, #1684	; 0x694
   16884:	ldr	r1, [pc, #64]	; 168cc <fputs@plt+0x11fb8>
   16888:	ldr	r3, [pc, #64]	; 168d0 <fputs@plt+0x11fbc>
   1688c:	add	r0, pc, r0
   16890:	add	r1, pc, r1
   16894:	add	r3, pc, r3
   16898:	bl	5ac34 <fputs@plt+0x56320>
   1689c:	andeq	r5, r7, r0, ror #19
   168a0:	andeq	r0, r0, r0, lsr r4
   168a4:	andeq	pc, r4, r8, lsr pc	; <UNPREDICTABLE>
   168a8:	strdeq	pc, [r4], -r0
   168ac:	andeq	r0, r5, r4, lsl #18
   168b0:	strdeq	pc, [r4], -r8
   168b4:	ldrdeq	pc, [r4], -r0
   168b8:	andeq	r0, r5, r4, ror #17
   168bc:	andeq	fp, r5, ip, lsl #27
   168c0:			; <UNDEFINED> instruction: 0x0004fdb0
   168c4:	andeq	r0, r5, r4, asr #17
   168c8:	andeq	pc, r4, r0, asr #29
   168cc:	andeq	pc, r4, ip, lsl #27
   168d0:	andeq	r0, r5, r0, lsr #17
   168d4:	ldr	ip, [pc, #488]	; 16ac4 <fputs@plt+0x121b0>
   168d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   168dc:	add	ip, pc, ip
   168e0:	ldr	r4, [pc, #480]	; 16ac8 <fputs@plt+0x121b4>
   168e4:	sub	sp, sp, #60	; 0x3c
   168e8:	subs	r5, r0, #0
   168ec:	strd	r2, [sp, #40]	; 0x28
   168f0:	ldr	r8, [ip, r4]
   168f4:	ldr	r9, [sp, #120]	; 0x78
   168f8:	ldr	r4, [sp, #128]	; 0x80
   168fc:	ldr	sl, [r8]
   16900:	ldr	fp, [sp, #132]	; 0x84
   16904:	str	sl, [sp, #52]	; 0x34
   16908:	ldr	sl, [sp, #136]	; 0x88
   1690c:	beq	16aa4 <fputs@plt+0x12190>
   16910:	cmp	r9, #0
   16914:	beq	16a84 <fputs@plt+0x12170>
   16918:	ldrd	r6, [sp, #104]	; 0x68
   1691c:	orrs	r7, r6, r7
   16920:	bne	16940 <fputs@plt+0x1202c>
   16924:	mov	r0, #0
   16928:	ldr	r2, [sp, #52]	; 0x34
   1692c:	ldr	r3, [r8]
   16930:	cmp	r2, r3
   16934:	bne	16a80 <fputs@plt+0x1216c>
   16938:	add	sp, sp, #60	; 0x3c
   1693c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16940:	ldrd	r6, [sp, #112]	; 0x70
   16944:	strd	r6, [sp]
   16948:	blx	r9
   1694c:	cmp	r0, #0
   16950:	blt	16928 <fputs@plt+0x12014>
   16954:	beq	169c8 <fputs@plt+0x120b4>
   16958:	cmp	r0, #1
   1695c:	beq	169d4 <fputs@plt+0x120c0>
   16960:	cmp	r0, #2
   16964:	bne	16a40 <fputs@plt+0x1212c>
   16968:	ldr	r3, [sp, #124]	; 0x7c
   1696c:	cmp	r3, #1
   16970:	bne	16924 <fputs@plt+0x12010>
   16974:	add	r3, sp, #48	; 0x30
   16978:	mov	r0, r5
   1697c:	str	r3, [sp]
   16980:	mov	r1, #3
   16984:	ldrd	r2, [sp, #40]	; 0x28
   16988:	bl	14d88 <fputs@plt+0x10474>
   1698c:	cmp	r0, #0
   16990:	blt	16928 <fputs@plt+0x12014>
   16994:	cmp	r4, #0
   16998:	ldrne	r3, [sp, #48]	; 0x30
   1699c:	strne	r3, [r4]
   169a0:	cmp	fp, #0
   169a4:	ldrdne	r6, [sp, #40]	; 0x28
   169a8:	strdne	r6, [fp]
   169ac:	cmp	sl, #0
   169b0:	movne	r2, #0
   169b4:	movne	r3, #0
   169b8:	movne	r0, #1
   169bc:	strdne	r2, [sl]
   169c0:	moveq	r0, #1
   169c4:	b	16928 <fputs@plt+0x12014>
   169c8:	ldr	r7, [sp, #124]	; 0x7c
   169cc:	cmp	r7, #1
   169d0:	beq	16974 <fputs@plt+0x12060>
   169d4:	ldrd	r0, [sp, #112]	; 0x70
   169d8:	ldrd	r2, [sp, #104]	; 0x68
   169dc:	str	r9, [sp, #16]
   169e0:	strd	r0, [sp, #8]
   169e4:	subs	r2, r2, #1
   169e8:	ldr	r1, [sp, #124]	; 0x7c
   169ec:	sbc	r3, r3, #0
   169f0:	mov	r0, r5
   169f4:	strd	r2, [sp]
   169f8:	str	r4, [sp, #24]
   169fc:	ldrd	r2, [sp, #96]	; 0x60
   16a00:	str	r1, [sp, #20]
   16a04:	str	fp, [sp, #28]
   16a08:	str	sl, [sp, #32]
   16a0c:	bl	161a0 <fputs@plt+0x1188c>
   16a10:	ldr	r2, [sp, #124]	; 0x7c
   16a14:	cmp	r0, #0
   16a18:	cmpeq	r2, #0
   16a1c:	beq	16974 <fputs@plt+0x12060>
   16a20:	cmp	sl, #0
   16a24:	cmpne	r0, #0
   16a28:	ble	16928 <fputs@plt+0x12014>
   16a2c:	ldrd	r2, [sl]
   16a30:	adds	r2, r2, #1
   16a34:	adc	r3, r3, #0
   16a38:	strd	r2, [sl]
   16a3c:	b	16928 <fputs@plt+0x12014>
   16a40:	ldrd	r0, [sp, #112]	; 0x70
   16a44:	ldrd	r2, [sp, #104]	; 0x68
   16a48:	str	r9, [sp, #16]
   16a4c:	strd	r0, [sp, #8]
   16a50:	subs	r2, r2, #1
   16a54:	ldr	r1, [sp, #124]	; 0x7c
   16a58:	sbc	r3, r3, #0
   16a5c:	mov	r0, r5
   16a60:	strd	r2, [sp]
   16a64:	str	r4, [sp, #24]
   16a68:	ldrd	r2, [sp, #96]	; 0x60
   16a6c:	str	r1, [sp, #20]
   16a70:	str	fp, [sp, #28]
   16a74:	str	sl, [sp, #32]
   16a78:	bl	161a0 <fputs@plt+0x1188c>
   16a7c:	b	16a20 <fputs@plt+0x1210c>
   16a80:	bl	453c <__stack_chk_fail@plt>
   16a84:	ldr	r0, [pc, #64]	; 16acc <fputs@plt+0x121b8>
   16a88:	movw	r2, #1831	; 0x727
   16a8c:	ldr	r1, [pc, #60]	; 16ad0 <fputs@plt+0x121bc>
   16a90:	ldr	r3, [pc, #60]	; 16ad4 <fputs@plt+0x121c0>
   16a94:	add	r0, pc, r0
   16a98:	add	r1, pc, r1
   16a9c:	add	r3, pc, r3
   16aa0:	bl	5ac34 <fputs@plt+0x56320>
   16aa4:	ldr	r0, [pc, #44]	; 16ad8 <fputs@plt+0x121c4>
   16aa8:	movw	r2, #1830	; 0x726
   16aac:	ldr	r1, [pc, #40]	; 16adc <fputs@plt+0x121c8>
   16ab0:	ldr	r3, [pc, #40]	; 16ae0 <fputs@plt+0x121cc>
   16ab4:	add	r0, pc, r0
   16ab8:	add	r1, pc, r1
   16abc:	add	r3, pc, r3
   16ac0:	bl	5ac34 <fputs@plt+0x56320>
   16ac4:			; <UNDEFINED> instruction: 0x000752b4
   16ac8:	andeq	r0, r0, r0, lsr r4
   16acc:	andeq	pc, r4, ip, lsr #25
   16ad0:	andeq	pc, r4, r4, lsl #23
   16ad4:	andeq	r0, r5, r8, lsl #14
   16ad8:	andeq	fp, r5, r0, asr #22
   16adc:	andeq	pc, r4, r4, ror #22
   16ae0:	andeq	r0, r5, r8, ror #13
   16ae4:	ldr	r1, [pc, #484]	; 16cd0 <fputs@plt+0x123bc>
   16ae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16aec:	subs	sl, r0, #0
   16af0:	ldr	r0, [pc, #476]	; 16cd4 <fputs@plt+0x123c0>
   16af4:	sub	sp, sp, #76	; 0x4c
   16af8:	add	r1, pc, r1
   16afc:	strd	r2, [sp, #56]	; 0x38
   16b00:	ldr	r0, [r1, r0]
   16b04:	ldr	r1, [sp, #124]	; 0x7c
   16b08:	ldrd	r6, [sp, #112]	; 0x70
   16b0c:	str	r0, [sp, #40]	; 0x28
   16b10:	ldr	r0, [sp, #120]	; 0x78
   16b14:	str	r1, [sp, #44]	; 0x2c
   16b18:	str	r0, [sp, #48]	; 0x30
   16b1c:	ldr	r0, [sp, #40]	; 0x28
   16b20:	ldr	r1, [r0]
   16b24:	str	r1, [sp, #68]	; 0x44
   16b28:	beq	16cb0 <fputs@plt+0x1239c>
   16b2c:	ldr	r0, [sl, #276]	; 0x114
   16b30:	add	r1, sp, #56	; 0x38
   16b34:	mov	r4, r2
   16b38:	mov	r5, r3
   16b3c:	bl	5863c <fputs@plt+0x53d28>
   16b40:	cmp	r0, #0
   16b44:	str	r0, [sp, #36]	; 0x24
   16b48:	beq	16b5c <fputs@plt+0x12248>
   16b4c:	ldrd	r8, [r0, #24]
   16b50:	cmp	r7, r9
   16b54:	cmpeq	r6, r8
   16b58:	bhi	16bf0 <fputs@plt+0x122dc>
   16b5c:	mov	r8, #0
   16b60:	mov	r9, #0
   16b64:	orrs	r1, r4, r5
   16b68:	addne	r2, sp, #64	; 0x40
   16b6c:	strne	r2, [sp, #32]
   16b70:	bne	16bb0 <fputs@plt+0x1229c>
   16b74:	b	16c00 <fputs@plt+0x122ec>
   16b78:	ldr	fp, [sp, #64]	; 0x40
   16b7c:	mov	r0, fp
   16b80:	bl	16130 <fputs@plt+0x1181c>
   16b84:	cmp	r1, r7
   16b88:	cmpeq	r0, r6
   16b8c:	bhi	16c08 <fputs@plt+0x122f4>
   16b90:	ldr	r4, [fp, #16]
   16b94:	subs	r6, r6, r0
   16b98:	sbc	r7, r7, r1
   16b9c:	ldr	r5, [fp, #20]
   16ba0:	adds	r8, r8, r0
   16ba4:	adc	r9, r9, r1
   16ba8:	orrs	r1, r4, r5
   16bac:	beq	16c00 <fputs@plt+0x122ec>
   16bb0:	add	r3, sp, #64	; 0x40
   16bb4:	mov	r0, sl
   16bb8:	str	r3, [sp]
   16bbc:	mov	r1, #6
   16bc0:	mov	r2, r4
   16bc4:	mov	r3, r5
   16bc8:	bl	14d88 <fputs@plt+0x10474>
   16bcc:	cmp	r0, #0
   16bd0:	bge	16b78 <fputs@plt+0x12264>
   16bd4:	ldr	r1, [sp, #40]	; 0x28
   16bd8:	ldr	r2, [sp, #68]	; 0x44
   16bdc:	ldr	r3, [r1]
   16be0:	cmp	r2, r3
   16be4:	bne	16cac <fputs@plt+0x12398>
   16be8:	add	sp, sp, #76	; 0x4c
   16bec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bf0:	subs	r6, r6, r8
   16bf4:	sbc	r7, r7, r9
   16bf8:	ldrd	r4, [r0, #8]
   16bfc:	b	16b64 <fputs@plt+0x12250>
   16c00:	mov	r0, #0
   16c04:	b	16bd4 <fputs@plt+0x122c0>
   16c08:	add	r2, r6, #3
   16c0c:	ldr	r0, [sl, #276]	; 0x114
   16c10:	ldr	r1, [sp, #36]	; 0x24
   16c14:	add	ip, fp, r2, lsl #3
   16c18:	ldr	r2, [fp, r2, lsl #3]
   16c1c:	str	r2, [sp, #36]	; 0x24
   16c20:	ldr	ip, [ip, #4]
   16c24:	strd	r4, [sp]
   16c28:	ldrd	r4, [sp, #56]	; 0x38
   16c2c:	ldr	r2, [fp, #24]
   16c30:	ldr	r3, [fp, #28]
   16c34:	strd	r8, [sp, #16]
   16c38:	str	r2, [sp, #8]
   16c3c:	mov	r2, r4
   16c40:	str	r3, [sp, #12]
   16c44:	mov	r3, r5
   16c48:	strd	r6, [sp, #24]
   16c4c:	str	ip, [sp, #52]	; 0x34
   16c50:	bl	148ac <fputs@plt+0xff98>
   16c54:	add	r0, sp, #64	; 0x40
   16c58:	ldr	r3, [sp, #52]	; 0x34
   16c5c:	str	r0, [sp]
   16c60:	mov	r1, #3
   16c64:	mov	r0, sl
   16c68:	ldr	r2, [sp, #36]	; 0x24
   16c6c:	bl	14d88 <fputs@plt+0x10474>
   16c70:	cmp	r0, #0
   16c74:	blt	16bd4 <fputs@plt+0x122c0>
   16c78:	ldr	r2, [sp, #48]	; 0x30
   16c7c:	cmp	r2, #0
   16c80:	ldrne	r3, [sp, #64]	; 0x40
   16c84:	strne	r3, [r2]
   16c88:	ldr	r3, [sp, #44]	; 0x2c
   16c8c:	cmp	r3, #0
   16c90:	ldrne	r0, [sp, #36]	; 0x24
   16c94:	moveq	r0, #1
   16c98:	ldrne	r1, [sp, #52]	; 0x34
   16c9c:	strne	r0, [r3]
   16ca0:	movne	r0, #1
   16ca4:	strne	r1, [r3, #4]
   16ca8:	b	16bd4 <fputs@plt+0x122c0>
   16cac:	bl	453c <__stack_chk_fail@plt>
   16cb0:	ldr	r0, [pc, #32]	; 16cd8 <fputs@plt+0x123c4>
   16cb4:	movw	r2, #1522	; 0x5f2
   16cb8:	ldr	r1, [pc, #28]	; 16cdc <fputs@plt+0x123c8>
   16cbc:	ldr	r3, [pc, #28]	; 16ce0 <fputs@plt+0x123cc>
   16cc0:	add	r0, pc, r0
   16cc4:	add	r1, pc, r1
   16cc8:	add	r3, pc, r3
   16ccc:	bl	5ac34 <fputs@plt+0x56320>
   16cd0:	muleq	r7, r8, r0
   16cd4:	andeq	r0, r0, r0, lsr r4
   16cd8:	andeq	fp, r5, r4, lsr r9
   16cdc:	andeq	pc, r4, r8, asr r9	; <UNPREDICTABLE>
   16ce0:	andeq	pc, r4, r8, asr #17
   16ce4:	ldr	r1, [pc, #204]	; 16db8 <fputs@plt+0x124a4>
   16ce8:	cmp	r0, #0
   16cec:	ldr	ip, [pc, #200]	; 16dbc <fputs@plt+0x124a8>
   16cf0:	add	r1, pc, r1
   16cf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16cf8:	sub	sp, sp, #24
   16cfc:	ldr	r8, [r1, ip]
   16d00:	mov	r6, r2
   16d04:	mov	r7, r3
   16d08:	ldrd	r4, [sp, #64]	; 0x40
   16d0c:	ldr	sl, [sp, #72]	; 0x48
   16d10:	ldr	r1, [r8]
   16d14:	ldr	r9, [sp, #76]	; 0x4c
   16d18:	str	r1, [sp, #20]
   16d1c:	beq	16d98 <fputs@plt+0x12484>
   16d20:	orrs	r1, r4, r5
   16d24:	bne	16d60 <fputs@plt+0x1244c>
   16d28:	add	ip, sp, #16
   16d2c:	mov	r1, #3
   16d30:	str	ip, [sp]
   16d34:	bl	14d88 <fputs@plt+0x10474>
   16d38:	cmp	r0, #0
   16d3c:	blt	16d7c <fputs@plt+0x12468>
   16d40:	cmp	sl, #0
   16d44:	ldrne	r3, [sp, #16]
   16d48:	strne	r3, [sl]
   16d4c:	cmp	r9, #0
   16d50:	moveq	r0, #1
   16d54:	strdne	r6, [r9]
   16d58:	movne	r0, #1
   16d5c:	b	16d7c <fputs@plt+0x12468>
   16d60:	subs	r4, r4, #1
   16d64:	str	sl, [sp, #8]
   16d68:	sbc	r5, r5, #0
   16d6c:	ldrd	r2, [sp, #56]	; 0x38
   16d70:	strd	r4, [sp]
   16d74:	str	r9, [sp, #12]
   16d78:	bl	16ae4 <fputs@plt+0x121d0>
   16d7c:	ldr	r2, [sp, #20]
   16d80:	ldr	r3, [r8]
   16d84:	cmp	r2, r3
   16d88:	bne	16d94 <fputs@plt+0x12480>
   16d8c:	add	sp, sp, #24
   16d90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16d94:	bl	453c <__stack_chk_fail@plt>
   16d98:	ldr	r0, [pc, #32]	; 16dc0 <fputs@plt+0x124ac>
   16d9c:	movw	r2, #1580	; 0x62c
   16da0:	ldr	r1, [pc, #28]	; 16dc4 <fputs@plt+0x124b0>
   16da4:	ldr	r3, [pc, #28]	; 16dc8 <fputs@plt+0x124b4>
   16da8:	add	r0, pc, r0
   16dac:	add	r1, pc, r1
   16db0:	add	r3, pc, r3
   16db4:	bl	5ac34 <fputs@plt+0x56320>
   16db8:	andeq	r4, r7, r0, lsr #29
   16dbc:	andeq	r0, r0, r0, lsr r4
   16dc0:	andeq	fp, r5, ip, asr #16
   16dc4:	andeq	pc, r4, r0, ror r8	; <UNPREDICTABLE>
   16dc8:	andeq	pc, r4, r8, lsr #15
   16dcc:	cmp	r0, #0
   16dd0:	push	{r3, lr}
   16dd4:	beq	16e14 <fputs@plt+0x12500>
   16dd8:	ldrb	r3, [r0]
   16ddc:	sub	r3, r3, #4
   16de0:	cmp	r3, #1
   16de4:	bls	16df4 <fputs@plt+0x124e0>
   16de8:	mov	r0, #0
   16dec:	mov	r1, r0
   16df0:	pop	{r3, pc}
   16df4:	ldr	r2, [r0, #8]
   16df8:	ldr	r3, [r0, #12]
   16dfc:	subs	r2, r2, #16
   16e00:	sbc	r3, r3, #0
   16e04:	lsr	r0, r2, #4
   16e08:	lsr	r1, r3, #4
   16e0c:	orr	r0, r0, r3, lsl #28
   16e10:	pop	{r3, pc}
   16e14:	ldr	r0, [pc, #24]	; 16e34 <fputs@plt+0x12520>
   16e18:	movw	r2, #1161	; 0x489
   16e1c:	ldr	r1, [pc, #20]	; 16e38 <fputs@plt+0x12524>
   16e20:	ldr	r3, [pc, #20]	; 16e3c <fputs@plt+0x12528>
   16e24:	add	r0, pc, r0
   16e28:	add	r1, pc, r1
   16e2c:	add	r3, pc, r3
   16e30:	bl	5ac34 <fputs@plt+0x56320>
   16e34:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   16e38:	strdeq	pc, [r4], -r4
   16e3c:	muleq	r4, r0, r7
   16e40:	push	{r4, r5, r6, r7, r8, r9, lr}
   16e44:	sub	sp, sp, #44	; 0x2c
   16e48:	ldr	r1, [r0, #160]	; 0xa0
   16e4c:	mov	ip, #0
   16e50:	ldr	r5, [sp, #72]	; 0x48
   16e54:	ldr	r4, [sp, #76]	; 0x4c
   16e58:	ldr	r7, [r1, #176]	; 0xb0
   16e5c:	ldr	r6, [r1, #180]	; 0xb4
   16e60:	ldr	r9, [r1, #152]	; 0x98
   16e64:	ldr	r8, [r1, #156]	; 0x9c
   16e68:	ldr	lr, [sp, #80]	; 0x50
   16e6c:	ldr	r1, [pc, #52]	; 16ea8 <fputs@plt+0x12594>
   16e70:	strd	r2, [sp, #8]
   16e74:	mov	r2, r7
   16e78:	add	r1, pc, r1
   16e7c:	str	r9, [sp]
   16e80:	str	r8, [sp, #4]
   16e84:	mov	r3, r6
   16e88:	str	r5, [sp, #20]
   16e8c:	str	r4, [sp, #24]
   16e90:	str	lr, [sp, #28]
   16e94:	str	r1, [sp, #16]
   16e98:	str	ip, [sp, #32]
   16e9c:	bl	161a0 <fputs@plt+0x1188c>
   16ea0:	add	sp, sp, #44	; 0x2c
   16ea4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16ea8:			; <UNDEFINED> instruction: 0xffffe0c8
   16eac:	push	{r4, r5, r6, r7, r8, r9, lr}
   16eb0:	sub	sp, sp, #44	; 0x2c
   16eb4:	ldr	r1, [r0, #160]	; 0xa0
   16eb8:	mov	ip, #0
   16ebc:	ldr	r5, [sp, #72]	; 0x48
   16ec0:	ldr	r4, [sp, #76]	; 0x4c
   16ec4:	ldr	r7, [r1, #176]	; 0xb0
   16ec8:	ldr	r6, [r1, #180]	; 0xb4
   16ecc:	ldr	r9, [r1, #152]	; 0x98
   16ed0:	ldr	r8, [r1, #156]	; 0x9c
   16ed4:	ldr	lr, [sp, #80]	; 0x50
   16ed8:	ldr	r1, [pc, #52]	; 16f14 <fputs@plt+0x12600>
   16edc:	strd	r2, [sp, #8]
   16ee0:	mov	r2, r7
   16ee4:	add	r1, pc, r1
   16ee8:	str	r9, [sp]
   16eec:	str	r8, [sp, #4]
   16ef0:	mov	r3, r6
   16ef4:	str	r5, [sp, #20]
   16ef8:	str	r4, [sp, #24]
   16efc:	str	lr, [sp, #28]
   16f00:	str	r1, [sp, #16]
   16f04:	str	ip, [sp, #32]
   16f08:	bl	161a0 <fputs@plt+0x1188c>
   16f0c:	add	sp, sp, #44	; 0x2c
   16f10:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16f14:			; <UNDEFINED> instruction: 0xffffe150
   16f18:	sub	sp, sp, #8
   16f1c:	ldr	r1, [pc, #268]	; 17030 <fputs@plt+0x1271c>
   16f20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16f24:	sub	sp, sp, #56	; 0x38
   16f28:	ldr	lr, [pc, #260]	; 17034 <fputs@plt+0x12720>
   16f2c:	add	ip, sp, #88	; 0x58
   16f30:	subs	r5, r0, #0
   16f34:	ldr	r8, [sp, #116]	; 0x74
   16f38:	add	lr, pc, lr
   16f3c:	stm	ip, {r2, r3}
   16f40:	ldr	r7, [sp, #120]	; 0x78
   16f44:	ldr	r4, [lr, r1]
   16f48:	mov	r3, lr
   16f4c:	ldr	r3, [r4]
   16f50:	str	r3, [sp, #52]	; 0x34
   16f54:	beq	17010 <fputs@plt+0x126fc>
   16f58:	add	r3, sp, #96	; 0x60
   16f5c:	add	r2, sp, #48	; 0x30
   16f60:	str	r2, [sp, #8]
   16f64:	mov	r6, #0
   16f68:	ldm	r3, {r0, r1}
   16f6c:	str	r6, [sp, #12]
   16f70:	ldm	ip, {r2, r3}
   16f74:	stm	sp, {r0, r1}
   16f78:	mov	r0, r5
   16f7c:	bl	16000 <fputs@plt+0x116ec>
   16f80:	cmp	r0, #0
   16f84:	blt	16fe4 <fputs@plt+0x126d0>
   16f88:	beq	17004 <fputs@plt+0x126f0>
   16f8c:	ldr	r1, [sp, #48]	; 0x30
   16f90:	mov	r0, r5
   16f94:	ldrd	sl, [sp, #104]	; 0x68
   16f98:	ldr	ip, [pc, #152]	; 17038 <fputs@plt+0x12724>
   16f9c:	ldr	lr, [r1, #52]	; 0x34
   16fa0:	ldr	r5, [r1, #48]	; 0x30
   16fa4:	add	ip, pc, ip
   16fa8:	ldr	r2, [r1, #40]	; 0x28
   16fac:	ldr	r3, [r1, #44]	; 0x2c
   16fb0:	stm	sp, {r5, lr}
   16fb4:	ldr	lr, [r1, #56]	; 0x38
   16fb8:	ldr	r1, [r1, #60]	; 0x3c
   16fbc:	strd	sl, [sp, #16]
   16fc0:	ldr	fp, [sp, #112]	; 0x70
   16fc4:	str	lr, [sp, #8]
   16fc8:	str	r1, [sp, #12]
   16fcc:	str	fp, [sp, #28]
   16fd0:	str	r8, [sp, #32]
   16fd4:	str	r7, [sp, #36]	; 0x24
   16fd8:	str	r6, [sp, #40]	; 0x28
   16fdc:	str	ip, [sp, #24]
   16fe0:	bl	168d4 <fputs@plt+0x11fc0>
   16fe4:	ldr	r2, [sp, #52]	; 0x34
   16fe8:	ldr	r3, [r4]
   16fec:	cmp	r2, r3
   16ff0:	bne	1700c <fputs@plt+0x126f8>
   16ff4:	add	sp, sp, #56	; 0x38
   16ff8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   16ffc:	add	sp, sp, #8
   17000:	bx	lr
   17004:	mvn	r0, #1
   17008:	b	16fe4 <fputs@plt+0x126d0>
   1700c:	bl	453c <__stack_chk_fail@plt>
   17010:	ldr	r0, [pc, #36]	; 1703c <fputs@plt+0x12728>
   17014:	movw	r2, #2011	; 0x7db
   17018:	ldr	r1, [pc, #32]	; 17040 <fputs@plt+0x1272c>
   1701c:	ldr	r3, [pc, #32]	; 17044 <fputs@plt+0x12730>
   17020:	add	r0, pc, r0
   17024:	add	r1, pc, r1
   17028:	add	r3, pc, r3
   1702c:	bl	5ac34 <fputs@plt+0x56320>
   17030:	andeq	r0, r0, r0, lsr r4
   17034:	andeq	r4, r7, r8, asr ip
   17038:			; <UNDEFINED> instruction: 0xffffe184
   1703c:	ldrdeq	fp, [r5], -r4
   17040:	strdeq	pc, [r4], -r8
   17044:			; <UNDEFINED> instruction: 0x000502bc
   17048:	push	{r4, r5, r6, lr}
   1704c:	mov	r3, #0
   17050:	mov	r6, r0
   17054:	str	r3, [r0, #24]
   17058:	mov	r4, #0
   1705c:	mov	r5, #0
   17060:	mov	r1, r3
   17064:	add	r0, r0, #208	; 0xd0
   17068:	strd	r4, [r6, #176]	; 0xb0
   1706c:	mov	r2, #16
   17070:	strd	r4, [r6, #184]	; 0xb8
   17074:	strd	r4, [r6, #192]	; 0xc0
   17078:	strd	r4, [r6, #200]	; 0xc8
   1707c:	bl	4014 <memset@plt>
   17080:	strd	r4, [r6, #224]	; 0xe0
   17084:	pop	{r4, r5, r6, pc}
   17088:	push	{r4, r5}
   1708c:	mov	r4, r1
   17090:	strd	r2, [r0, #176]	; 0xb0
   17094:	mov	r3, #3
   17098:	str	r3, [r0, #24]
   1709c:	mov	r3, r1
   170a0:	ldr	r2, [r4, #20]
   170a4:	mov	ip, r0
   170a8:	ldr	r1, [r1, #16]
   170ac:	add	r5, r0, #208	; 0xd0
   170b0:	str	r2, [r0, #188]	; 0xbc
   170b4:	str	r1, [r0, #184]	; 0xb8
   170b8:	ldr	r1, [r4, #24]
   170bc:	ldr	r2, [r4, #28]
   170c0:	str	r1, [r0, #192]	; 0xc0
   170c4:	str	r2, [r0, #196]	; 0xc4
   170c8:	ldr	r1, [r4, #32]
   170cc:	ldr	r2, [r4, #36]	; 0x24
   170d0:	str	r1, [r0, #200]	; 0xc8
   170d4:	str	r2, [r0, #204]	; 0xcc
   170d8:	ldr	r0, [r3, #40]!	; 0x28
   170dc:	ldr	r2, [r3, #8]
   170e0:	ldr	r1, [r3, #4]
   170e4:	ldr	r3, [r3, #12]
   170e8:	stmia	r5!, {r0, r1, r2, r3}
   170ec:	ldr	r2, [r4, #56]	; 0x38
   170f0:	ldr	r3, [r4, #60]	; 0x3c
   170f4:	str	r2, [ip, #224]	; 0xe0
   170f8:	str	r3, [ip, #228]	; 0xe4
   170fc:	pop	{r4, r5}
   17100:	bx	lr
   17104:	ldr	r3, [pc, #584]	; 17354 <fputs@plt+0x12a40>
   17108:	ldr	r2, [pc, #584]	; 17358 <fputs@plt+0x12a44>
   1710c:	add	r3, pc, r3
   17110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17114:	subs	r5, r0, #0
   17118:	ldr	r8, [r3, r2]
   1711c:	sub	sp, sp, #108	; 0x6c
   17120:	mov	r4, r1
   17124:	ldr	r3, [r8]
   17128:	str	r3, [sp, #100]	; 0x64
   1712c:	beq	17314 <fputs@plt+0x12a00>
   17130:	cmp	r1, #0
   17134:	beq	172f4 <fputs@plt+0x129e0>
   17138:	ldr	r3, [r5, #24]
   1713c:	cmp	r3, #3
   17140:	bne	17334 <fputs@plt+0x12a20>
   17144:	ldr	r3, [r1, #24]
   17148:	cmp	r3, #3
   1714c:	bne	172d4 <fputs@plt+0x129c0>
   17150:	add	r6, r5, #208	; 0xd0
   17154:	add	r7, r1, #208	; 0xd0
   17158:	add	ip, sp, #16
   1715c:	ldm	r6, {r0, r1, r2, r3}
   17160:	stm	sp, {r0, r1, r2, r3}
   17164:	ldm	r7, {r0, r1, r2, r3}
   17168:	stm	ip, {r0, r1, r2, r3}
   1716c:	mov	r0, sp
   17170:	mov	r1, ip
   17174:	mov	r2, #16
   17178:	bl	3e7c <memcmp@plt>
   1717c:	cmp	r0, #0
   17180:	bne	17198 <fputs@plt+0x12884>
   17184:	ldrd	sl, [r5, #200]	; 0xc8
   17188:	ldrd	r2, [r4, #200]	; 0xc8
   1718c:	cmp	fp, r3
   17190:	cmpeq	sl, r2
   17194:	beq	1729c <fputs@plt+0x12988>
   17198:	ldr	r3, [r5, #160]	; 0xa0
   1719c:	add	lr, sp, #32
   171a0:	ldr	r9, [r4, #160]	; 0xa0
   171a4:	add	ip, sp, #48	; 0x30
   171a8:	ldr	r0, [r3, #72]!	; 0x48
   171ac:	ldr	r1, [r3, #4]
   171b0:	ldr	r2, [r3, #8]
   171b4:	ldr	r3, [r3, #12]
   171b8:	stmia	lr!, {r0, r1, r2, r3}
   171bc:	ldr	r0, [r9, #72]!	; 0x48
   171c0:	ldr	r1, [r9, #4]
   171c4:	ldr	r2, [r9, #8]
   171c8:	ldr	r3, [r9, #12]
   171cc:	stmia	ip!, {r0, r1, r2, r3}
   171d0:	add	r0, sp, #32
   171d4:	add	r1, sp, #48	; 0x30
   171d8:	mov	r2, #16
   171dc:	bl	3e7c <memcmp@plt>
   171e0:	cmp	r0, #0
   171e4:	bne	17200 <fputs@plt+0x128ec>
   171e8:	ldrd	r0, [r5, #184]	; 0xb8
   171ec:	ldrd	r2, [r4, #184]	; 0xb8
   171f0:	cmp	r1, r3
   171f4:	cmpeq	r0, r2
   171f8:	bcc	172c8 <fputs@plt+0x129b4>
   171fc:	bhi	17280 <fputs@plt+0x1296c>
   17200:	ldm	r6, {r0, r1, r2, r3}
   17204:	add	lr, sp, #64	; 0x40
   17208:	add	ip, sp, #80	; 0x50
   1720c:	stm	lr, {r0, r1, r2, r3}
   17210:	ldm	r7, {r0, r1, r2, r3}
   17214:	stm	ip, {r0, r1, r2, r3}
   17218:	mov	r0, lr
   1721c:	mov	r1, ip
   17220:	mov	r2, #16
   17224:	bl	3e7c <memcmp@plt>
   17228:	cmp	r0, #0
   1722c:	bne	17248 <fputs@plt+0x12934>
   17230:	ldrd	r0, [r5, #200]	; 0xc8
   17234:	ldrd	r2, [r4, #200]	; 0xc8
   17238:	cmp	r1, r3
   1723c:	cmpeq	r0, r2
   17240:	bcc	172c8 <fputs@plt+0x129b4>
   17244:	bhi	17280 <fputs@plt+0x1296c>
   17248:	ldrd	r0, [r5, #192]	; 0xc0
   1724c:	ldrd	r2, [r4, #192]	; 0xc0
   17250:	cmp	r1, r3
   17254:	cmpeq	r0, r2
   17258:	bcc	172c8 <fputs@plt+0x129b4>
   1725c:	bhi	17280 <fputs@plt+0x1296c>
   17260:	ldrd	r0, [r5, #224]	; 0xe0
   17264:	ldrd	r2, [r4, #224]	; 0xe0
   17268:	cmp	r1, r3
   1726c:	cmpeq	r0, r2
   17270:	bcc	172c8 <fputs@plt+0x129b4>
   17274:	movls	r0, #0
   17278:	movhi	r0, #1
   1727c:	b	17284 <fputs@plt+0x12970>
   17280:	mov	r0, #1
   17284:	ldr	r2, [sp, #100]	; 0x64
   17288:	ldr	r3, [r8]
   1728c:	cmp	r2, r3
   17290:	bne	172d0 <fputs@plt+0x129bc>
   17294:	add	sp, sp, #108	; 0x6c
   17298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1729c:	ldrd	sl, [r5, #192]	; 0xc0
   172a0:	ldrd	r2, [r4, #192]	; 0xc0
   172a4:	cmp	fp, r3
   172a8:	cmpeq	sl, r2
   172ac:	bne	17198 <fputs@plt+0x12884>
   172b0:	ldrd	sl, [r5, #224]	; 0xe0
   172b4:	ldrd	r2, [r4, #224]	; 0xe0
   172b8:	cmp	fp, r3
   172bc:	cmpeq	sl, r2
   172c0:	bne	17198 <fputs@plt+0x12884>
   172c4:	b	17284 <fputs@plt+0x12970>
   172c8:	mvn	r0, #0
   172cc:	b	17284 <fputs@plt+0x12970>
   172d0:	bl	453c <__stack_chk_fail@plt>
   172d4:	ldr	r0, [pc, #128]	; 1735c <fputs@plt+0x12a48>
   172d8:	movw	r2, #2053	; 0x805
   172dc:	ldr	r1, [pc, #124]	; 17360 <fputs@plt+0x12a4c>
   172e0:	ldr	r3, [pc, #124]	; 17364 <fputs@plt+0x12a50>
   172e4:	add	r0, pc, r0
   172e8:	add	r1, pc, r1
   172ec:	add	r3, pc, r3
   172f0:	bl	5ac34 <fputs@plt+0x56320>
   172f4:	ldr	r0, [pc, #108]	; 17368 <fputs@plt+0x12a54>
   172f8:	movw	r2, #2051	; 0x803
   172fc:	ldr	r1, [pc, #104]	; 1736c <fputs@plt+0x12a58>
   17300:	ldr	r3, [pc, #104]	; 17370 <fputs@plt+0x12a5c>
   17304:	add	r0, pc, r0
   17308:	add	r1, pc, r1
   1730c:	add	r3, pc, r3
   17310:	bl	5ac34 <fputs@plt+0x56320>
   17314:	ldr	r0, [pc, #88]	; 17374 <fputs@plt+0x12a60>
   17318:	movw	r2, #2050	; 0x802
   1731c:	ldr	r1, [pc, #84]	; 17378 <fputs@plt+0x12a64>
   17320:	ldr	r3, [pc, #84]	; 1737c <fputs@plt+0x12a68>
   17324:	add	r0, pc, r0
   17328:	add	r1, pc, r1
   1732c:	add	r3, pc, r3
   17330:	bl	5ac34 <fputs@plt+0x56320>
   17334:	ldr	r0, [pc, #68]	; 17380 <fputs@plt+0x12a6c>
   17338:	movw	r2, #2052	; 0x804
   1733c:	ldr	r1, [pc, #64]	; 17384 <fputs@plt+0x12a70>
   17340:	ldr	r3, [pc, #64]	; 17388 <fputs@plt+0x12a74>
   17344:	add	r0, pc, r0
   17348:	add	r1, pc, r1
   1734c:	add	r3, pc, r3
   17350:	bl	5ac34 <fputs@plt+0x56320>
   17354:	andeq	r4, r7, r4, lsl #21
   17358:	andeq	r0, r0, r0, lsr r4
   1735c:	strdeq	pc, [r4], -ip
   17360:	andeq	pc, r4, r4, lsr r3	; <UNPREDICTABLE>
   17364:	andeq	pc, r4, r0, lsl r3	; <UNPREDICTABLE>
   17368:			; <UNDEFINED> instruction: 0x0004f4b4
   1736c:	andeq	pc, r4, r4, lsl r3	; <UNPREDICTABLE>
   17370:	strdeq	pc, [r4], -r0
   17374:	muleq	r4, r0, r4
   17378:	strdeq	pc, [r4], -r4
   1737c:	ldrdeq	pc, [r4], -r0
   17380:	andeq	pc, r4, r8, ror r4	; <UNPREDICTABLE>
   17384:	ldrdeq	pc, [r4], -r4
   17388:			; <UNDEFINED> instruction: 0x0004f2b0
   1738c:	ldr	ip, [pc, #596]	; 175e8 <fputs@plt+0x12cd4>
   17390:	ldr	r1, [pc, #596]	; 175ec <fputs@plt+0x12cd8>
   17394:	add	ip, pc, ip
   17398:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1739c:	mov	r7, r3
   173a0:	ldr	r8, [ip, r1]
   173a4:	mov	r3, ip
   173a8:	sub	sp, sp, #68	; 0x44
   173ac:	subs	r9, r0, #0
   173b0:	mov	r6, r2
   173b4:	ldr	r3, [r8]
   173b8:	ldr	fp, [sp, #108]	; 0x6c
   173bc:	ldr	sl, [sp, #112]	; 0x70
   173c0:	str	r3, [sp, #60]	; 0x3c
   173c4:	beq	175c8 <fputs@plt+0x12cb4>
   173c8:	ldr	r3, [r9, #160]	; 0xa0
   173cc:	ldr	r4, [r3, #152]	; 0x98
   173d0:	ldr	r5, [r3, #156]	; 0x9c
   173d4:	orrs	r1, r4, r5
   173d8:	beq	17450 <fputs@plt+0x12b3c>
   173dc:	orrs	r2, r6, r7
   173e0:	bne	17458 <fputs@plt+0x12b44>
   173e4:	ldr	r1, [sp, #104]	; 0x68
   173e8:	cmp	r1, #1
   173ec:	beq	173f8 <fputs@plt+0x12ae4>
   173f0:	subs	r6, r4, #1
   173f4:	sbc	r7, r5, #0
   173f8:	ldr	r2, [r3, #176]	; 0xb0
   173fc:	add	r1, sp, #48	; 0x30
   17400:	ldr	r3, [r3, #180]	; 0xb4
   17404:	mov	r0, r9
   17408:	strd	r6, [sp]
   1740c:	str	fp, [sp, #8]
   17410:	str	r1, [sp, #12]
   17414:	strd	r6, [sp, #40]	; 0x28
   17418:	bl	16ae4 <fputs@plt+0x121d0>
   1741c:	cmp	r0, #0
   17420:	ble	17438 <fputs@plt+0x12b24>
   17424:	cmp	sl, #0
   17428:	ldrdne	r2, [sp, #48]	; 0x30
   1742c:	movne	r0, #1
   17430:	moveq	r0, #1
   17434:	strdne	r2, [sl]
   17438:	ldr	r2, [sp, #60]	; 0x3c
   1743c:	ldr	r3, [r8]
   17440:	cmp	r2, r3
   17444:	bne	175c4 <fputs@plt+0x12cb0>
   17448:	add	sp, sp, #68	; 0x44
   1744c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17450:	mov	r0, #0
   17454:	b	17438 <fputs@plt+0x12b24>
   17458:	ldr	ip, [pc, #400]	; 175f0 <fputs@plt+0x12cdc>
   1745c:	mov	r1, #0
   17460:	ldr	r2, [r3, #176]	; 0xb0
   17464:	mov	lr, #1
   17468:	ldr	r3, [r3, #180]	; 0xb4
   1746c:	add	ip, pc, ip
   17470:	str	r1, [sp, #24]
   17474:	str	r1, [sp, #28]
   17478:	add	r1, sp, #40	; 0x28
   1747c:	strd	r4, [sp]
   17480:	strd	r6, [sp, #8]
   17484:	str	ip, [sp, #16]
   17488:	str	lr, [sp, #20]
   1748c:	str	r1, [sp, #32]
   17490:	bl	161a0 <fputs@plt+0x1188c>
   17494:	cmp	r0, #0
   17498:	ble	17438 <fputs@plt+0x12b24>
   1749c:	ldr	r2, [sp, #104]	; 0x68
   174a0:	cmp	r2, #1
   174a4:	ldrd	r2, [sp, #40]	; 0x28
   174a8:	beq	17560 <fputs@plt+0x12c4c>
   174ac:	orrs	r1, r2, r3
   174b0:	beq	17450 <fputs@plt+0x12b3c>
   174b4:	ldr	r1, [r9, #160]	; 0xa0
   174b8:	subs	r4, r2, #1
   174bc:	sbc	r5, r3, #0
   174c0:	mov	r0, r9
   174c4:	strd	r4, [sp, #40]	; 0x28
   174c8:	ldr	r2, [r1, #176]	; 0xb0
   174cc:	ldr	r3, [r1, #180]	; 0xb4
   174d0:	add	r1, sp, #48	; 0x30
   174d4:	strd	r4, [sp]
   174d8:	str	fp, [sp, #8]
   174dc:	str	r1, [sp, #12]
   174e0:	bl	16ae4 <fputs@plt+0x121d0>
   174e4:	cmp	r0, #0
   174e8:	ble	17438 <fputs@plt+0x12b24>
   174ec:	ldrd	r2, [sp, #48]	; 0x30
   174f0:	cmp	r3, r7
   174f4:	cmpeq	r2, r6
   174f8:	movcc	r3, #0
   174fc:	movcs	r3, #1
   17500:	cmp	r3, #0
   17504:	beq	17424 <fputs@plt+0x12b10>
   17508:	bl	5b610 <fputs@plt+0x56cfc>
   1750c:	cmp	r0, #6
   17510:	mvnle	r0, #73	; 0x49
   17514:	ble	17438 <fputs@plt+0x12b24>
   17518:	ldr	ip, [pc, #212]	; 175f4 <fputs@plt+0x12ce0>
   1751c:	mov	r0, #7
   17520:	ldr	r2, [pc, #208]	; 175f8 <fputs@plt+0x12ce4>
   17524:	mov	r1, #0
   17528:	add	ip, pc, ip
   1752c:	ldrd	r4, [sp, #40]	; 0x28
   17530:	add	r2, pc, r2
   17534:	str	ip, [sp]
   17538:	str	r2, [sp, #4]
   1753c:	movw	r3, #2154	; 0x86a
   17540:	ldr	ip, [r9, #40]	; 0x28
   17544:	ldr	r2, [pc, #176]	; 175fc <fputs@plt+0x12ce8>
   17548:	strd	r4, [sp, #16]
   1754c:	add	r2, pc, r2
   17550:	str	ip, [sp, #8]
   17554:	bl	5ae90 <fputs@plt+0x5657c>
   17558:	mvn	r0, #73	; 0x49
   1755c:	b	17438 <fputs@plt+0x12b24>
   17560:	subs	r4, r4, #1
   17564:	sbc	r5, r5, #0
   17568:	cmp	r5, r3
   1756c:	cmpeq	r4, r2
   17570:	bls	17450 <fputs@plt+0x12b3c>
   17574:	ldr	r1, [r9, #160]	; 0xa0
   17578:	adds	r4, r2, #1
   1757c:	adc	r5, r3, #0
   17580:	mov	r0, r9
   17584:	strd	r4, [sp, #40]	; 0x28
   17588:	ldr	r2, [r1, #176]	; 0xb0
   1758c:	ldr	r3, [r1, #180]	; 0xb4
   17590:	add	r1, sp, #48	; 0x30
   17594:	strd	r4, [sp]
   17598:	str	fp, [sp, #8]
   1759c:	str	r1, [sp, #12]
   175a0:	bl	16ae4 <fputs@plt+0x121d0>
   175a4:	cmp	r0, #0
   175a8:	ble	17438 <fputs@plt+0x12b24>
   175ac:	ldrd	r2, [sp, #48]	; 0x30
   175b0:	cmp	r3, r7
   175b4:	cmpeq	r2, r6
   175b8:	movhi	r3, #0
   175bc:	movls	r3, #1
   175c0:	b	17500 <fputs@plt+0x12bec>
   175c4:	bl	453c <__stack_chk_fail@plt>
   175c8:	ldr	r0, [pc, #48]	; 17600 <fputs@plt+0x12cec>
   175cc:	movw	r2, #2110	; 0x83e
   175d0:	ldr	r1, [pc, #44]	; 17604 <fputs@plt+0x12cf0>
   175d4:	ldr	r3, [pc, #44]	; 17608 <fputs@plt+0x12cf4>
   175d8:	add	r0, pc, r0
   175dc:	add	r1, pc, r1
   175e0:	add	r3, pc, r3
   175e4:	bl	5ac34 <fputs@plt+0x56320>
   175e8:	strdeq	r4, [r7], -ip
   175ec:	andeq	r0, r0, r0, lsr r4
   175f0:			; <UNDEFINED> instruction: 0xffffd2e4
   175f4:	strdeq	pc, [r4], -r0
   175f8:	ldrdeq	pc, [r4], -r4
   175fc:	ldrdeq	pc, [r4], -r0
   17600:	andeq	fp, r5, ip, lsl r0
   17604:	andeq	pc, r4, r0, asr #32
   17608:	strdeq	pc, [r4], -ip
   1760c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17610:	sub	sp, sp, #84	; 0x54
   17614:	ldr	lr, [pc, #536]	; 17834 <fputs@plt+0x12f20>
   17618:	mov	r5, r1
   1761c:	ldr	ip, [pc, #532]	; 17838 <fputs@plt+0x12f24>
   17620:	mov	r8, r2
   17624:	add	lr, pc, lr
   17628:	mov	r7, r3
   1762c:	ldr	r1, [sp, #132]	; 0x84
   17630:	subs	r9, r0, #0
   17634:	ldr	r4, [lr, ip]
   17638:	mov	r3, lr
   1763c:	ldr	r2, [sp, #136]	; 0x88
   17640:	str	r1, [sp, #48]	; 0x30
   17644:	ldr	r3, [r4]
   17648:	str	r2, [sp, #52]	; 0x34
   1764c:	str	r3, [sp, #76]	; 0x4c
   17650:	beq	17814 <fputs@plt+0x12f00>
   17654:	orrs	r3, r8, r7
   17658:	movne	r6, #0
   1765c:	moveq	r6, #1
   17660:	cmp	r5, #0
   17664:	moveq	r6, #0
   17668:	andne	r6, r6, #1
   1766c:	cmp	r6, #0
   17670:	bne	177f4 <fputs@plt+0x12ee0>
   17674:	add	r3, sp, #60	; 0x3c
   17678:	mov	r1, #1
   1767c:	str	r3, [sp]
   17680:	ldrd	r2, [sp, #120]	; 0x78
   17684:	bl	14d88 <fputs@plt+0x10474>
   17688:	cmp	r0, #0
   1768c:	blt	1777c <fputs@plt+0x12e68>
   17690:	ldr	r1, [sp, #60]	; 0x3c
   17694:	ldr	sl, [r1, #56]	; 0x38
   17698:	ldr	fp, [r1, #60]	; 0x3c
   1769c:	orrs	r2, sl, fp
   176a0:	beq	177a8 <fputs@plt+0x12e94>
   176a4:	cmp	r5, #0
   176a8:	beq	177b0 <fputs@plt+0x12e9c>
   176ac:	ldrb	r3, [r5]
   176b0:	cmp	r3, #3
   176b4:	mvnne	r0, #21
   176b8:	bne	1777c <fputs@plt+0x12e68>
   176bc:	ldr	r0, [r1, #52]	; 0x34
   176c0:	mov	lr, #1
   176c4:	ldr	ip, [r1, #48]	; 0x30
   176c8:	ldr	r2, [r1, #40]	; 0x28
   176cc:	ldr	r3, [r1, #44]	; 0x2c
   176d0:	ldr	r1, [pc, #356]	; 1783c <fputs@plt+0x12f28>
   176d4:	str	r0, [sp, #4]
   176d8:	mov	r0, r9
   176dc:	add	r1, pc, r1
   176e0:	str	ip, [sp]
   176e4:	str	r1, [sp, #24]
   176e8:	add	r1, sp, #64	; 0x40
   176ec:	strd	sl, [sp, #8]
   176f0:	str	r8, [sp, #16]
   176f4:	str	r7, [sp, #20]
   176f8:	str	r6, [sp, #32]
   176fc:	str	r6, [sp, #36]	; 0x24
   17700:	str	lr, [sp, #28]
   17704:	str	r1, [sp, #40]	; 0x28
   17708:	bl	168d4 <fputs@plt+0x11fc0>
   1770c:	cmp	r0, #0
   17710:	ble	1777c <fputs@plt+0x12e68>
   17714:	ldr	r1, [sp, #128]	; 0x80
   17718:	ldrd	r2, [sp, #64]	; 0x40
   1771c:	cmp	r1, #1
   17720:	beq	17794 <fputs@plt+0x12e80>
   17724:	orrs	r1, r2, r3
   17728:	beq	177a8 <fputs@plt+0x12e94>
   1772c:	subs	r2, r2, #1
   17730:	ldr	r1, [sp, #60]	; 0x3c
   17734:	sbc	r3, r3, #0
   17738:	mov	lr, r2
   1773c:	mov	r5, r3
   17740:	strd	r2, [sp, #64]	; 0x40
   17744:	ldr	r2, [r1, #40]	; 0x28
   17748:	mov	r0, r9
   1774c:	ldr	r3, [r1, #44]	; 0x2c
   17750:	ldr	ip, [r1, #48]	; 0x30
   17754:	ldr	r1, [r1, #52]	; 0x34
   17758:	str	lr, [sp, #8]
   1775c:	str	ip, [sp]
   17760:	str	r1, [sp, #4]
   17764:	ldr	r1, [sp, #48]	; 0x30
   17768:	str	r5, [sp, #12]
   1776c:	str	r1, [sp, #16]
   17770:	ldr	r1, [sp, #52]	; 0x34
   17774:	str	r1, [sp, #20]
   17778:	bl	16ce4 <fputs@plt+0x123d0>
   1777c:	ldr	r2, [sp, #76]	; 0x4c
   17780:	ldr	r3, [r4]
   17784:	cmp	r2, r3
   17788:	bne	177f0 <fputs@plt+0x12edc>
   1778c:	add	sp, sp, #84	; 0x54
   17790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17794:	subs	r0, sl, #1
   17798:	sbc	r1, fp, #0
   1779c:	cmp	r1, r3
   177a0:	cmpeq	r0, r2
   177a4:	bhi	177c8 <fputs@plt+0x12eb4>
   177a8:	mov	r0, #0
   177ac:	b	1777c <fputs@plt+0x12e68>
   177b0:	ldr	r3, [sp, #128]	; 0x80
   177b4:	cmp	r3, #1
   177b8:	beq	177e4 <fputs@plt+0x12ed0>
   177bc:	subs	r2, sl, #1
   177c0:	sbc	r3, fp, #0
   177c4:	b	17738 <fputs@plt+0x12e24>
   177c8:	adds	r2, r2, #1
   177cc:	ldr	r1, [sp, #60]	; 0x3c
   177d0:	adc	r3, r3, #0
   177d4:	strd	r2, [sp, #64]	; 0x40
   177d8:	mov	lr, r2
   177dc:	mov	r5, r3
   177e0:	b	17744 <fputs@plt+0x12e30>
   177e4:	mov	r2, #0
   177e8:	mov	r3, #0
   177ec:	b	17738 <fputs@plt+0x12e24>
   177f0:	bl	453c <__stack_chk_fail@plt>
   177f4:	ldr	r0, [pc, #68]	; 17840 <fputs@plt+0x12f2c>
   177f8:	mov	r2, #2176	; 0x880
   177fc:	ldr	r1, [pc, #64]	; 17844 <fputs@plt+0x12f30>
   17800:	ldr	r3, [pc, #64]	; 17848 <fputs@plt+0x12f34>
   17804:	add	r0, pc, r0
   17808:	add	r1, pc, r1
   1780c:	add	r3, pc, r3
   17810:	bl	5ac34 <fputs@plt+0x56320>
   17814:	ldr	r0, [pc, #48]	; 1784c <fputs@plt+0x12f38>
   17818:	movw	r2, #2175	; 0x87f
   1781c:	ldr	r1, [pc, #44]	; 17850 <fputs@plt+0x12f3c>
   17820:	ldr	r3, [pc, #44]	; 17854 <fputs@plt+0x12f40>
   17824:	add	r0, pc, r0
   17828:	add	r1, pc, r1
   1782c:	add	r3, pc, r3
   17830:	bl	5ac34 <fputs@plt+0x56320>
   17834:	andeq	r4, r7, ip, ror #10
   17838:	andeq	r0, r0, r0, lsr r4
   1783c:			; <UNDEFINED> instruction: 0xffffd074
   17840:	andeq	pc, r4, r8, lsr #32
   17844:	andeq	lr, r4, r4, lsl lr
   17848:	andeq	pc, r4, r4, lsr #24
   1784c:	ldrdeq	sl, [r5], -r0
   17850:	strdeq	lr, [r4], -r4
   17854:	andeq	pc, r4, r4, lsl #24
   17858:	ldr	r1, [pc, #220]	; 1793c <fputs@plt+0x13028>
   1785c:	ldr	ip, [pc, #220]	; 17940 <fputs@plt+0x1302c>
   17860:	add	r1, pc, r1
   17864:	push	{r4, r5, r6, r7, r8, r9, lr}
   17868:	subs	r5, r0, #0
   1786c:	ldr	r4, [r1, ip]
   17870:	sub	sp, sp, #60	; 0x3c
   17874:	ldr	r7, [sp, #100]	; 0x64
   17878:	ldr	r1, [r4]
   1787c:	ldr	r6, [sp, #104]	; 0x68
   17880:	str	r1, [sp, #52]	; 0x34
   17884:	beq	1791c <fputs@plt+0x13008>
   17888:	add	ip, sp, #48	; 0x30
   1788c:	mov	r1, #1
   17890:	str	ip, [sp]
   17894:	bl	14d88 <fputs@plt+0x10474>
   17898:	cmp	r0, #0
   1789c:	blt	17900 <fputs@plt+0x12fec>
   178a0:	ldr	r1, [sp, #48]	; 0x30
   178a4:	mov	r0, r5
   178a8:	ldr	lr, [pc, #148]	; 17944 <fputs@plt+0x13030>
   178ac:	mov	ip, #0
   178b0:	ldr	r8, [r1, #48]	; 0x30
   178b4:	add	lr, pc, lr
   178b8:	ldr	r5, [r1, #52]	; 0x34
   178bc:	ldr	r2, [r1, #40]	; 0x28
   178c0:	ldr	r3, [r1, #44]	; 0x2c
   178c4:	str	r8, [sp]
   178c8:	ldrd	r8, [sp, #88]	; 0x58
   178cc:	str	r5, [sp, #4]
   178d0:	ldr	r5, [r1, #56]	; 0x38
   178d4:	ldr	r1, [r1, #60]	; 0x3c
   178d8:	strd	r8, [sp, #16]
   178dc:	ldr	r9, [sp, #96]	; 0x60
   178e0:	str	r5, [sp, #8]
   178e4:	str	r1, [sp, #12]
   178e8:	str	r9, [sp, #28]
   178ec:	str	r7, [sp, #32]
   178f0:	str	r6, [sp, #36]	; 0x24
   178f4:	str	lr, [sp, #24]
   178f8:	str	ip, [sp, #40]	; 0x28
   178fc:	bl	168d4 <fputs@plt+0x11fc0>
   17900:	ldr	r2, [sp, #52]	; 0x34
   17904:	ldr	r3, [r4]
   17908:	cmp	r2, r3
   1790c:	bne	17918 <fputs@plt+0x13004>
   17910:	add	sp, sp, #60	; 0x3c
   17914:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17918:	bl	453c <__stack_chk_fail@plt>
   1791c:	ldr	r0, [pc, #36]	; 17948 <fputs@plt+0x13034>
   17920:	movw	r2, #2236	; 0x8bc
   17924:	ldr	r1, [pc, #32]	; 1794c <fputs@plt+0x13038>
   17928:	ldr	r3, [pc, #32]	; 17950 <fputs@plt+0x1303c>
   1792c:	add	r0, pc, r0
   17930:	add	r1, pc, r1
   17934:	add	r3, pc, r3
   17938:	bl	5ac34 <fputs@plt+0x56320>
   1793c:	andeq	r4, r7, r0, lsr r3
   17940:	andeq	r0, r0, r0, lsr r4
   17944:			; <UNDEFINED> instruction: 0xffffce9c
   17948:	andeq	sl, r5, r8, asr #25
   1794c:	andeq	lr, r4, ip, ror #25
   17950:	ldrdeq	pc, [r4], -r8
   17954:	ldr	r1, [pc, #644]	; 17be0 <fputs@plt+0x132cc>
   17958:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1795c:	subs	r4, r0, #0
   17960:	ldr	r0, [pc, #636]	; 17be4 <fputs@plt+0x132d0>
   17964:	sub	sp, sp, #140	; 0x8c
   17968:	add	r1, pc, r1
   1796c:	strd	r2, [sp, #56]	; 0x38
   17970:	ldr	r0, [r1, r0]
   17974:	mov	r3, r1
   17978:	ldr	sl, [sp, #204]	; 0xcc
   1797c:	ldr	fp, [sp, #208]	; 0xd0
   17980:	ldr	r3, [r0]
   17984:	ldr	r6, [sp, #200]	; 0xc8
   17988:	str	r0, [sp, #68]	; 0x44
   1798c:	str	sl, [sp, #72]	; 0x48
   17990:	str	fp, [sp, #76]	; 0x4c
   17994:	str	r3, [sp, #132]	; 0x84
   17998:	beq	17bc0 <fputs@plt+0x132ac>
   1799c:	add	r3, sp, #184	; 0xb8
   179a0:	add	r2, sp, #96	; 0x60
   179a4:	str	r2, [sp, #12]
   179a8:	add	ip, sp, #172	; 0xac
   179ac:	ldm	r3, {r0, r1}
   179b0:	add	r8, sp, #84	; 0x54
   179b4:	str	r8, [sp, #8]
   179b8:	ldmib	ip, {r2, r3}
   179bc:	stm	sp, {r0, r1}
   179c0:	mov	r0, r4
   179c4:	bl	16000 <fputs@plt+0x116ec>
   179c8:	cmp	r0, #0
   179cc:	blt	17b70 <fputs@plt+0x1325c>
   179d0:	beq	17bb4 <fputs@plt+0x132a0>
   179d4:	ldr	r1, [sp, #84]	; 0x54
   179d8:	mov	r5, #0
   179dc:	ldrd	sl, [sp, #192]	; 0xc0
   179e0:	ldr	ip, [pc, #512]	; 17be8 <fputs@plt+0x132d4>
   179e4:	ldr	r0, [r1, #52]	; 0x34
   179e8:	ldr	lr, [r1, #48]	; 0x30
   179ec:	add	ip, pc, ip
   179f0:	ldr	r2, [r1, #40]	; 0x28
   179f4:	ldr	r3, [r1, #44]	; 0x2c
   179f8:	str	lr, [sp]
   179fc:	str	r0, [sp, #4]
   17a00:	ldr	r0, [r1, #56]	; 0x38
   17a04:	ldr	r1, [r1, #60]	; 0x3c
   17a08:	strd	sl, [sp, #16]
   17a0c:	str	r0, [sp, #8]
   17a10:	mov	r0, r4
   17a14:	str	r1, [sp, #12]
   17a18:	add	r1, sp, #104	; 0x68
   17a1c:	str	r6, [sp, #28]
   17a20:	str	ip, [sp, #24]
   17a24:	str	r5, [sp, #32]
   17a28:	str	r5, [sp, #40]	; 0x28
   17a2c:	str	r1, [sp, #36]	; 0x24
   17a30:	bl	168d4 <fputs@plt+0x11fc0>
   17a34:	cmp	r0, #0
   17a38:	ble	17b70 <fputs@plt+0x1325c>
   17a3c:	ldr	r7, [pc, #424]	; 17bec <fputs@plt+0x132d8>
   17a40:	add	sl, sp, #112	; 0x70
   17a44:	add	fp, sp, #92	; 0x5c
   17a48:	add	ip, sp, #120	; 0x78
   17a4c:	add	r7, pc, r7
   17a50:	add	r9, sp, #88	; 0x58
   17a54:	str	ip, [sp, #64]	; 0x40
   17a58:	str	sl, [sp, #52]	; 0x34
   17a5c:	str	fp, [sp, #48]	; 0x30
   17a60:	b	17b54 <fputs@plt+0x13240>
   17a64:	ldr	r1, [sp, #88]	; 0x58
   17a68:	mov	r0, r4
   17a6c:	ldr	sl, [sp, #52]	; 0x34
   17a70:	ldr	ip, [r1, #52]	; 0x34
   17a74:	ldr	lr, [r1, #48]	; 0x30
   17a78:	ldr	r2, [r1, #40]	; 0x28
   17a7c:	ldr	r3, [r1, #44]	; 0x2c
   17a80:	str	lr, [sp]
   17a84:	str	ip, [sp, #4]
   17a88:	ldr	ip, [r1, #56]	; 0x38
   17a8c:	ldr	r1, [r1, #60]	; 0x3c
   17a90:	str	sl, [sp, #36]	; 0x24
   17a94:	ldrd	sl, [sp, #104]	; 0x68
   17a98:	str	ip, [sp, #8]
   17a9c:	str	r1, [sp, #12]
   17aa0:	str	r7, [sp, #24]
   17aa4:	str	r6, [sp, #28]
   17aa8:	str	r5, [sp, #32]
   17aac:	str	r5, [sp, #40]	; 0x28
   17ab0:	strd	sl, [sp, #16]
   17ab4:	bl	168d4 <fputs@plt+0x11fc0>
   17ab8:	cmp	r0, #0
   17abc:	ble	17b70 <fputs@plt+0x1325c>
   17ac0:	ldrd	r2, [sp, #96]	; 0x60
   17ac4:	mov	r0, r4
   17ac8:	str	r8, [sp]
   17acc:	mov	r1, #1
   17ad0:	bl	14d88 <fputs@plt+0x10474>
   17ad4:	cmp	r0, #0
   17ad8:	blt	17b70 <fputs@plt+0x1325c>
   17adc:	ldr	r1, [sp, #84]	; 0x54
   17ae0:	mov	r0, r4
   17ae4:	ldrd	sl, [sp, #112]	; 0x70
   17ae8:	ldr	ip, [r1, #52]	; 0x34
   17aec:	ldr	lr, [r1, #48]	; 0x30
   17af0:	ldr	r2, [r1, #40]	; 0x28
   17af4:	ldr	r3, [r1, #44]	; 0x2c
   17af8:	str	lr, [sp]
   17afc:	str	ip, [sp, #4]
   17b00:	ldr	ip, [r1, #56]	; 0x38
   17b04:	ldr	r1, [r1, #60]	; 0x3c
   17b08:	str	r7, [sp, #24]
   17b0c:	str	ip, [sp, #8]
   17b10:	ldr	ip, [sp, #48]	; 0x30
   17b14:	str	r1, [sp, #12]
   17b18:	add	r1, sp, #120	; 0x78
   17b1c:	str	r6, [sp, #28]
   17b20:	str	ip, [sp, #32]
   17b24:	str	r1, [sp, #36]	; 0x24
   17b28:	str	r5, [sp, #40]	; 0x28
   17b2c:	strd	sl, [sp, #16]
   17b30:	bl	168d4 <fputs@plt+0x11fc0>
   17b34:	cmp	r0, #0
   17b38:	ble	17b70 <fputs@plt+0x1325c>
   17b3c:	ldrd	r0, [sp, #120]	; 0x78
   17b40:	ldrd	r2, [sp, #112]	; 0x70
   17b44:	cmp	r3, r1
   17b48:	cmpeq	r2, r0
   17b4c:	beq	17b8c <fputs@plt+0x13278>
   17b50:	strd	r0, [sp, #104]	; 0x68
   17b54:	str	r9, [sp]
   17b58:	mov	r0, r4
   17b5c:	mov	r1, #1
   17b60:	ldrd	r2, [sp, #56]	; 0x38
   17b64:	bl	14d88 <fputs@plt+0x10474>
   17b68:	cmp	r0, #0
   17b6c:	bge	17a64 <fputs@plt+0x13150>
   17b70:	ldr	sl, [sp, #68]	; 0x44
   17b74:	ldr	r2, [sp, #132]	; 0x84
   17b78:	ldr	r3, [sl]
   17b7c:	cmp	r2, r3
   17b80:	bne	17bbc <fputs@plt+0x132a8>
   17b84:	add	sp, sp, #140	; 0x8c
   17b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b8c:	ldr	fp, [sp, #72]	; 0x48
   17b90:	ldr	ip, [sp, #76]	; 0x4c
   17b94:	cmp	fp, #0
   17b98:	ldrne	r3, [sp, #92]	; 0x5c
   17b9c:	strne	r3, [fp]
   17ba0:	cmp	ip, #0
   17ba4:	moveq	r0, #1
   17ba8:	strdne	r0, [ip]
   17bac:	movne	r0, #1
   17bb0:	b	17b70 <fputs@plt+0x1325c>
   17bb4:	mvn	r0, #1
   17bb8:	b	17b70 <fputs@plt+0x1325c>
   17bbc:	bl	453c <__stack_chk_fail@plt>
   17bc0:	ldr	r0, [pc, #40]	; 17bf0 <fputs@plt+0x132dc>
   17bc4:	movw	r2, #2264	; 0x8d8
   17bc8:	ldr	r1, [pc, #36]	; 17bf4 <fputs@plt+0x132e0>
   17bcc:	ldr	r3, [pc, #36]	; 17bf8 <fputs@plt+0x132e4>
   17bd0:	add	r0, pc, r0
   17bd4:	add	r1, pc, r1
   17bd8:	add	r3, pc, r3
   17bdc:	bl	5ac34 <fputs@plt+0x56320>
   17be0:	andeq	r4, r7, r8, lsr #4
   17be4:	andeq	r0, r0, r0, lsr r4
   17be8:			; <UNDEFINED> instruction: 0xffffd73c
   17bec:			; <UNDEFINED> instruction: 0xffffcd04
   17bf0:	andeq	sl, r5, r4, lsr #20
   17bf4:	andeq	lr, r4, r8, asr #20
   17bf8:	andeq	pc, r4, ip, ror #11
   17bfc:	ldr	r1, [pc, #220]	; 17ce0 <fputs@plt+0x133cc>
   17c00:	ldr	ip, [pc, #220]	; 17ce4 <fputs@plt+0x133d0>
   17c04:	add	r1, pc, r1
   17c08:	push	{r4, r5, r6, r7, r8, r9, lr}
   17c0c:	subs	r5, r0, #0
   17c10:	ldr	r4, [r1, ip]
   17c14:	sub	sp, sp, #60	; 0x3c
   17c18:	ldr	r7, [sp, #100]	; 0x64
   17c1c:	ldr	r1, [r4]
   17c20:	ldr	r6, [sp, #104]	; 0x68
   17c24:	str	r1, [sp, #52]	; 0x34
   17c28:	beq	17cc0 <fputs@plt+0x133ac>
   17c2c:	add	ip, sp, #48	; 0x30
   17c30:	mov	r1, #1
   17c34:	str	ip, [sp]
   17c38:	bl	14d88 <fputs@plt+0x10474>
   17c3c:	cmp	r0, #0
   17c40:	blt	17ca4 <fputs@plt+0x13390>
   17c44:	ldr	r1, [sp, #48]	; 0x30
   17c48:	mov	r0, r5
   17c4c:	ldr	lr, [pc, #148]	; 17ce8 <fputs@plt+0x133d4>
   17c50:	mov	ip, #0
   17c54:	ldr	r8, [r1, #48]	; 0x30
   17c58:	add	lr, pc, lr
   17c5c:	ldr	r5, [r1, #52]	; 0x34
   17c60:	ldr	r2, [r1, #40]	; 0x28
   17c64:	ldr	r3, [r1, #44]	; 0x2c
   17c68:	str	r8, [sp]
   17c6c:	ldrd	r8, [sp, #88]	; 0x58
   17c70:	str	r5, [sp, #4]
   17c74:	ldr	r5, [r1, #56]	; 0x38
   17c78:	ldr	r1, [r1, #60]	; 0x3c
   17c7c:	strd	r8, [sp, #16]
   17c80:	ldr	r9, [sp, #96]	; 0x60
   17c84:	str	r5, [sp, #8]
   17c88:	str	r1, [sp, #12]
   17c8c:	str	r9, [sp, #28]
   17c90:	str	r7, [sp, #32]
   17c94:	str	r6, [sp, #36]	; 0x24
   17c98:	str	lr, [sp, #24]
   17c9c:	str	ip, [sp, #40]	; 0x28
   17ca0:	bl	168d4 <fputs@plt+0x11fc0>
   17ca4:	ldr	r2, [sp, #52]	; 0x34
   17ca8:	ldr	r3, [r4]
   17cac:	cmp	r2, r3
   17cb0:	bne	17cbc <fputs@plt+0x133a8>
   17cb4:	add	sp, sp, #60	; 0x3c
   17cb8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17cbc:	bl	453c <__stack_chk_fail@plt>
   17cc0:	ldr	r0, [pc, #36]	; 17cec <fputs@plt+0x133d8>
   17cc4:	movw	r2, #2345	; 0x929
   17cc8:	ldr	r1, [pc, #32]	; 17cf0 <fputs@plt+0x133dc>
   17ccc:	ldr	r3, [pc, #32]	; 17cf4 <fputs@plt+0x133e0>
   17cd0:	add	r0, pc, r0
   17cd4:	add	r1, pc, r1
   17cd8:	add	r3, pc, r3
   17cdc:	bl	5ac34 <fputs@plt+0x56320>
   17ce0:	andeq	r3, r7, ip, lsl #31
   17ce4:	andeq	r0, r0, r0, lsr r4
   17ce8:			; <UNDEFINED> instruction: 0xffffd2e8
   17cec:	andeq	sl, r5, r4, lsr #18
   17cf0:	andeq	lr, r4, r8, asr #18
   17cf4:	ldrdeq	pc, [r4], -ip
   17cf8:	ldr	r1, [pc, #220]	; 17ddc <fputs@plt+0x134c8>
   17cfc:	ldr	ip, [pc, #220]	; 17de0 <fputs@plt+0x134cc>
   17d00:	add	r1, pc, r1
   17d04:	push	{r4, r5, r6, r7, r8, r9, lr}
   17d08:	subs	r5, r0, #0
   17d0c:	ldr	r4, [r1, ip]
   17d10:	sub	sp, sp, #60	; 0x3c
   17d14:	ldr	r7, [sp, #100]	; 0x64
   17d18:	ldr	r1, [r4]
   17d1c:	ldr	r6, [sp, #104]	; 0x68
   17d20:	str	r1, [sp, #52]	; 0x34
   17d24:	beq	17dbc <fputs@plt+0x134a8>
   17d28:	add	ip, sp, #48	; 0x30
   17d2c:	mov	r1, #1
   17d30:	str	ip, [sp]
   17d34:	bl	14d88 <fputs@plt+0x10474>
   17d38:	cmp	r0, #0
   17d3c:	blt	17da0 <fputs@plt+0x1348c>
   17d40:	ldr	r1, [sp, #48]	; 0x30
   17d44:	mov	r0, r5
   17d48:	ldr	lr, [pc, #148]	; 17de4 <fputs@plt+0x134d0>
   17d4c:	mov	ip, #0
   17d50:	ldr	r8, [r1, #48]	; 0x30
   17d54:	add	lr, pc, lr
   17d58:	ldr	r5, [r1, #52]	; 0x34
   17d5c:	ldr	r2, [r1, #40]	; 0x28
   17d60:	ldr	r3, [r1, #44]	; 0x2c
   17d64:	str	r8, [sp]
   17d68:	ldrd	r8, [sp, #88]	; 0x58
   17d6c:	str	r5, [sp, #4]
   17d70:	ldr	r5, [r1, #56]	; 0x38
   17d74:	ldr	r1, [r1, #60]	; 0x3c
   17d78:	strd	r8, [sp, #16]
   17d7c:	ldr	r9, [sp, #96]	; 0x60
   17d80:	str	r5, [sp, #8]
   17d84:	str	r1, [sp, #12]
   17d88:	str	r9, [sp, #28]
   17d8c:	str	r7, [sp, #32]
   17d90:	str	r6, [sp, #36]	; 0x24
   17d94:	str	lr, [sp, #24]
   17d98:	str	ip, [sp, #40]	; 0x28
   17d9c:	bl	168d4 <fputs@plt+0x11fc0>
   17da0:	ldr	r2, [sp, #52]	; 0x34
   17da4:	ldr	r3, [r4]
   17da8:	cmp	r2, r3
   17dac:	bne	17db8 <fputs@plt+0x134a4>
   17db0:	add	sp, sp, #60	; 0x3c
   17db4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17db8:	bl	453c <__stack_chk_fail@plt>
   17dbc:	ldr	r0, [pc, #36]	; 17de8 <fputs@plt+0x134d4>
   17dc0:	movw	r2, #2371	; 0x943
   17dc4:	ldr	r1, [pc, #32]	; 17dec <fputs@plt+0x134d8>
   17dc8:	ldr	r3, [pc, #32]	; 17df0 <fputs@plt+0x134dc>
   17dcc:	add	r0, pc, r0
   17dd0:	add	r1, pc, r1
   17dd4:	add	r3, pc, r3
   17dd8:	bl	5ac34 <fputs@plt+0x56320>
   17ddc:	muleq	r7, r0, lr
   17de0:	andeq	r0, r0, r0, lsr r4
   17de4:			; <UNDEFINED> instruction: 0xffffd2e0
   17de8:	andeq	sl, r5, r8, lsr #16
   17dec:	andeq	lr, r4, ip, asr #16
   17df0:	muleq	r4, r0, r4
   17df4:	ldr	r3, [pc, #1000]	; 181e4 <fputs@plt+0x138d0>
   17df8:	ldr	r2, [pc, #1000]	; 181e8 <fputs@plt+0x138d4>
   17dfc:	add	r3, pc, r3
   17e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e04:	subs	sl, r0, #0
   17e08:	ldr	fp, [r3, r2]
   17e0c:	sub	sp, sp, #164	; 0xa4
   17e10:	ldr	r3, [fp]
   17e14:	str	r3, [sp, #156]	; 0x9c
   17e18:	beq	181a0 <fputs@plt+0x1388c>
   17e1c:	cmp	r1, #0
   17e20:	blt	18180 <fputs@plt+0x1386c>
   17e24:	mov	r0, r1
   17e28:	add	r1, sp, #24
   17e2c:	bl	4590 <fstatvfs64@plt>
   17e30:	cmp	r0, #0
   17e34:	blt	181c0 <fputs@plt+0x138ac>
   17e38:	ldr	r1, [sp, #28]
   17e3c:	mvn	r2, #0
   17e40:	ldr	r8, [sp, #32]
   17e44:	mvn	r3, #0
   17e48:	ldrd	r4, [sl]
   17e4c:	ldr	r0, [sp, #36]	; 0x24
   17e50:	umull	r8, r9, r8, r1
   17e54:	cmp	r5, r3
   17e58:	cmpeq	r4, r2
   17e5c:	mla	r9, r1, r0, r9
   17e60:	beq	18100 <fputs@plt+0x137ec>
   17e64:	bl	4e8dc <fputs@plt+0x49fc8>
   17e68:	sub	r3, r0, #1
   17e6c:	rsb	r0, r0, #0
   17e70:	add	r4, r3, r4
   17e74:	mov	r3, #0
   17e78:	and	r4, r4, r0
   17e7c:	cmp	r4, #8388608	; 0x800000
   17e80:	bcc	18028 <fputs@plt+0x13714>
   17e84:	mov	r6, r4
   17e88:	mov	r7, r3
   17e8c:	str	r4, [sl]
   17e90:	str	r3, [sl, #4]
   17e94:	ldrd	r4, [sl, #16]
   17e98:	mvn	r2, #0
   17e9c:	mvn	r3, #0
   17ea0:	cmp	r5, r3
   17ea4:	cmpeq	r4, r2
   17ea8:	beq	180ac <fputs@plt+0x13798>
   17eac:	bl	4e8dc <fputs@plt+0x49fc8>
   17eb0:	sub	r4, r4, #1
   17eb4:	mov	r3, #0
   17eb8:	str	r3, [sl, #20]
   17ebc:	mov	r5, r3
   17ec0:	rsb	r2, r0, #0
   17ec4:	add	r0, r4, r0
   17ec8:	and	r2, r2, r0
   17ecc:	str	r2, [sl, #16]
   17ed0:	mov	r4, r2
   17ed4:	movw	r2, #65535	; 0xffff
   17ed8:	movt	r2, #63	; 0x3f
   17edc:	mov	r3, #0
   17ee0:	cmp	r5, r3
   17ee4:	cmpeq	r4, r2
   17ee8:	bhi	18054 <fputs@plt+0x13740>
   17eec:	mov	r0, #4194304	; 0x400000
   17ef0:	mov	r1, #0
   17ef4:	mov	r2, #8388608	; 0x800000
   17ef8:	mov	r3, #0
   17efc:	mov	r4, r0
   17f00:	mov	r5, r1
   17f04:	str	r0, [sl, #16]
   17f08:	str	r1, [sl, #20]
   17f0c:	cmp	r3, r7
   17f10:	cmpeq	r2, r6
   17f14:	ldrd	r6, [sl, #24]
   17f18:	strdhi	r2, [sl]
   17f1c:	mvn	r2, #0
   17f20:	mvn	r3, #0
   17f24:	cmp	r7, r3
   17f28:	cmpeq	r6, r2
   17f2c:	beq	18044 <fputs@plt+0x13730>
   17f30:	bl	4e8dc <fputs@plt+0x49fc8>
   17f34:	sub	r6, r6, #1
   17f38:	mov	r7, #0
   17f3c:	rsb	r3, r0, #0
   17f40:	add	r0, r6, r0
   17f44:	and	r6, r3, r0
   17f48:	cmp	r6, #4194304	; 0x400000
   17f4c:	bcc	18044 <fputs@plt+0x13730>
   17f50:	cmp	r5, r7
   17f54:	cmpeq	r4, r6
   17f58:	strd	r6, [sl, #24]
   17f5c:	strdcc	r6, [sl, #16]
   17f60:	ldrd	r2, [sl, #32]
   17f64:	mvn	r0, #0
   17f68:	mvn	r1, #0
   17f6c:	cmp	r3, r1
   17f70:	cmpeq	r2, r0
   17f74:	beq	18060 <fputs@plt+0x1374c>
   17f78:	bl	5b610 <fputs@plt+0x56cfc>
   17f7c:	cmp	r0, #6
   17f80:	ble	18010 <fputs@plt+0x136fc>
   17f84:	mov	r1, #8
   17f88:	ldrd	r2, [sl]
   17f8c:	add	r0, sp, #124	; 0x7c
   17f90:	bl	51a74 <fputs@plt+0x4d160>
   17f94:	mov	r1, #8
   17f98:	ldrd	r2, [sl, #16]
   17f9c:	mov	r6, r0
   17fa0:	add	r0, sp, #132	; 0x84
   17fa4:	bl	51a74 <fputs@plt+0x4d160>
   17fa8:	mov	r1, #8
   17fac:	ldrd	r2, [sl, #24]
   17fb0:	mov	r5, r0
   17fb4:	add	r0, sp, #140	; 0x8c
   17fb8:	bl	51a74 <fputs@plt+0x4d160>
   17fbc:	ldrd	r2, [sl, #32]
   17fc0:	mov	r1, #8
   17fc4:	mov	r4, r0
   17fc8:	add	r0, sp, #148	; 0x94
   17fcc:	bl	51a74 <fputs@plt+0x4d160>
   17fd0:	ldr	r2, [pc, #532]	; 181ec <fputs@plt+0x138d8>
   17fd4:	ldr	ip, [pc, #532]	; 181f0 <fputs@plt+0x138dc>
   17fd8:	mov	r1, #0
   17fdc:	add	r2, pc, r2
   17fe0:	str	r2, [sp, #4]
   17fe4:	ldr	r2, [pc, #520]	; 181f4 <fputs@plt+0x138e0>
   17fe8:	add	ip, pc, ip
   17fec:	str	r6, [sp, #8]
   17ff0:	movw	r3, #3036	; 0xbdc
   17ff4:	str	r5, [sp, #12]
   17ff8:	add	r2, pc, r2
   17ffc:	str	r4, [sp, #16]
   18000:	str	ip, [sp]
   18004:	str	r0, [sp, #20]
   18008:	mov	r0, #7
   1800c:	bl	5ae90 <fputs@plt+0x5657c>
   18010:	ldr	r2, [sp, #156]	; 0x9c
   18014:	ldr	r3, [fp]
   18018:	cmp	r2, r3
   1801c:	bne	1817c <fputs@plt+0x13868>
   18020:	add	sp, sp, #164	; 0xa4
   18024:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18028:	mov	r2, #8388608	; 0x800000
   1802c:	mov	r3, #0
   18030:	mov	r6, r2
   18034:	str	r2, [sl]
   18038:	mov	r7, r3
   1803c:	str	r3, [sl, #4]
   18040:	b	17e94 <fputs@plt+0x13580>
   18044:	mov	r2, #4194304	; 0x400000
   18048:	mov	r3, #0
   1804c:	strd	r2, [sl, #24]
   18050:	b	17f60 <fputs@plt+0x1364c>
   18054:	adds	r2, r4, r4
   18058:	adc	r3, r5, r5
   1805c:	b	17f0c <fputs@plt+0x135f8>
   18060:	orrs	r3, r8, r9
   18064:	beq	1816c <fputs@plt+0x13858>
   18068:	bl	4e8dc <fputs@plt+0x49fc8>
   1806c:	mov	r3, #0
   18070:	mov	r2, #20
   18074:	mov	r6, r0
   18078:	adds	r0, r8, r8
   1807c:	adc	r1, r9, r9
   18080:	adds	r0, r0, r8
   18084:	adc	r1, r1, r9
   18088:	rsb	r4, r6, #0
   1808c:	bl	62144 <fputs@plt+0x5d830>
   18090:	mov	r3, #0
   18094:	str	r3, [sl, #36]	; 0x24
   18098:	sub	r0, r0, #1
   1809c:	add	r6, r0, r6
   180a0:	and	r4, r4, r6
   180a4:	str	r4, [sl, #32]
   180a8:	b	17f78 <fputs@plt+0x13664>
   180ac:	bl	4e8dc <fputs@plt+0x49fc8>
   180b0:	lsr	r3, r6, #3
   180b4:	orr	r3, r3, r7, lsl #29
   180b8:	mov	r5, #0
   180bc:	sub	r3, r3, #1
   180c0:	rsb	r4, r0, #0
   180c4:	add	r0, r3, r0
   180c8:	and	r4, r4, r0
   180cc:	cmp	r5, #0
   180d0:	cmpeq	r4, #134217728	; 0x8000000
   180d4:	strdls	r4, [sl, #16]
   180d8:	bls	17ed4 <fputs@plt+0x135c0>
   180dc:	mov	r2, #134217728	; 0x8000000
   180e0:	mov	r3, #0
   180e4:	mov	r4, r2
   180e8:	str	r2, [sl, #16]
   180ec:	mov	r5, r3
   180f0:	str	r3, [sl, #20]
   180f4:	mov	r2, #268435456	; 0x10000000
   180f8:	mov	r3, #0
   180fc:	b	17f0c <fputs@plt+0x135f8>
   18100:	orrs	r3, r8, r9
   18104:	beq	18148 <fputs@plt+0x13834>
   18108:	bl	4e8dc <fputs@plt+0x49fc8>
   1810c:	mov	r2, #10
   18110:	mov	r3, #0
   18114:	mov	r1, r9
   18118:	mov	r4, r0
   1811c:	mov	r0, r8
   18120:	bl	62144 <fputs@plt+0x5d830>
   18124:	rsb	r2, r4, #0
   18128:	mov	r3, #0
   1812c:	sub	r0, r0, #1
   18130:	add	r4, r0, r4
   18134:	and	r4, r2, r4
   18138:	cmp	r4, #1048576	; 0x100000
   1813c:	bcs	17e84 <fputs@plt+0x13570>
   18140:	mov	r2, #1048576	; 0x100000
   18144:	b	1802c <fputs@plt+0x13718>
   18148:	mov	r2, #1048576	; 0x100000
   1814c:	mov	r3, #0
   18150:	mov	r6, r2
   18154:	str	r2, [sl]
   18158:	mov	r7, r3
   1815c:	str	r3, [sl, #4]
   18160:	mov	r8, #0
   18164:	mov	r9, #0
   18168:	b	17e94 <fputs@plt+0x13580>
   1816c:	mov	r2, #1048576	; 0x100000
   18170:	mov	r3, #0
   18174:	strd	r2, [sl, #32]
   18178:	b	17f78 <fputs@plt+0x13664>
   1817c:	bl	453c <__stack_chk_fail@plt>
   18180:	ldr	r0, [pc, #112]	; 181f8 <fputs@plt+0x138e4>
   18184:	movw	r2, #2970	; 0xb9a
   18188:	ldr	r1, [pc, #108]	; 181fc <fputs@plt+0x138e8>
   1818c:	ldr	r3, [pc, #108]	; 18200 <fputs@plt+0x138ec>
   18190:	add	r0, pc, r0
   18194:	add	r1, pc, r1
   18198:	add	r3, pc, r3
   1819c:	bl	5ac34 <fputs@plt+0x56320>
   181a0:	ldr	r0, [pc, #92]	; 18204 <fputs@plt+0x138f0>
   181a4:	movw	r2, #2969	; 0xb99
   181a8:	ldr	r1, [pc, #88]	; 18208 <fputs@plt+0x138f4>
   181ac:	ldr	r3, [pc, #88]	; 1820c <fputs@plt+0x138f8>
   181b0:	add	r0, pc, r0
   181b4:	add	r1, pc, r1
   181b8:	add	r3, pc, r3
   181bc:	bl	5ac34 <fputs@plt+0x56320>
   181c0:	ldrd	r4, [sl]
   181c4:	mvn	r2, #0
   181c8:	mvn	r3, #0
   181cc:	cmp	r5, r3
   181d0:	cmpeq	r4, r2
   181d4:	beq	18148 <fputs@plt+0x13834>
   181d8:	mov	r8, #0
   181dc:	mov	r9, #0
   181e0:	b	17e64 <fputs@plt+0x13550>
   181e4:	muleq	r7, r4, sp
   181e8:	andeq	r0, r0, r0, lsr r4
   181ec:	andeq	lr, r4, r4, ror #16
   181f0:	andeq	pc, r4, r0, lsl #9
   181f4:	andeq	lr, r4, r4, lsr #12
   181f8:	andeq	r7, r5, r0, lsl ip
   181fc:	andeq	lr, r4, r8, lsl #9
   18200:	andeq	pc, r4, r0, asr #6
   18204:	andeq	sl, r4, r4, asr #26
   18208:	andeq	lr, r4, r8, ror #8
   1820c:	andeq	pc, r4, r0, lsr #6
   18210:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18214:	sub	sp, sp, #420	; 0x1a4
   18218:	ldr	r6, [pc, #3040]	; 18e00 <fputs@plt+0x144ec>
   1821c:	subs	r8, r0, #0
   18220:	str	r2, [sp, #48]	; 0x30
   18224:	mov	r9, r1
   18228:	ldr	r4, [pc, #3028]	; 18e04 <fputs@plt+0x144f0>
   1822c:	add	r6, pc, r6
   18230:	ldrb	r2, [sp, #456]	; 0x1c8
   18234:	str	r3, [sp, #56]	; 0x38
   18238:	ldr	ip, [sp, #460]	; 0x1cc
   1823c:	str	r2, [sp, #60]	; 0x3c
   18240:	ldr	r4, [r6, r4]
   18244:	str	ip, [sp, #64]	; 0x40
   18248:	ldr	ip, [sp, #468]	; 0x1d4
   1824c:	ldr	r3, [r4]
   18250:	str	r4, [sp, #44]	; 0x2c
   18254:	ldr	r7, [sp, #464]	; 0x1d0
   18258:	str	ip, [sp, #68]	; 0x44
   1825c:	ldr	fp, [sp, #472]	; 0x1d8
   18260:	str	r3, [sp, #412]	; 0x19c
   18264:	beq	18cfc <fputs@plt+0x143e8>
   18268:	cmp	fp, #0
   1826c:	beq	18cdc <fputs@plt+0x143c8>
   18270:	ands	r5, r1, #3
   18274:	movne	r5, #1
   18278:	ands	sl, r1, #1
   1827c:	bne	186d8 <fputs@plt+0x13dc4>
   18280:	ldr	r1, [pc, #2944]	; 18e08 <fputs@plt+0x144f4>
   18284:	add	r1, pc, r1
   18288:	bl	4e988 <fputs@plt+0x4a074>
   1828c:	cmp	r0, #0
   18290:	beq	186c0 <fputs@plt+0x13dac>
   18294:	mov	r0, #1
   18298:	mov	r1, #344	; 0x158
   1829c:	bl	3fcc <calloc@plt>
   182a0:	subs	r4, r0, #0
   182a4:	beq	18954 <fputs@plt+0x14040>
   182a8:	ldr	r2, [sp, #48]	; 0x30
   182ac:	mvn	r3, #0
   182b0:	mov	r0, r9
   182b4:	str	r9, [r4, #8]
   182b8:	str	r3, [r4]
   182bc:	str	r2, [r4, #4]
   182c0:	bl	51a4c <fputs@plt+0x4d138>
   182c4:	ldrb	r3, [r4, #16]
   182c8:	ldr	r9, [sp, #56]	; 0x38
   182cc:	cmp	r7, #0
   182d0:	bfi	r3, r5, #0, #1
   182d4:	ldr	ip, [sp, #60]	; 0x3c
   182d8:	bfi	r3, r9, #1, #1
   182dc:	bfi	r3, ip, #3, #1
   182e0:	strb	r3, [r4, #16]
   182e4:	str	r0, [r4, #12]
   182e8:	beq	186a8 <fputs@plt+0x13d94>
   182ec:	mov	r0, r7
   182f0:	bl	21bf0 <fputs@plt+0x1d2dc>
   182f4:	str	r0, [r4, #272]	; 0x110
   182f8:	mov	r0, r8
   182fc:	bl	480c <__strdup@plt>
   18300:	cmp	r0, #0
   18304:	str	r0, [r4, #40]	; 0x28
   18308:	beq	186b8 <fputs@plt+0x13da4>
   1830c:	ldr	r3, [pc, #2808]	; 18e0c <fputs@plt+0x144f8>
   18310:	ldr	r0, [r6, r3]
   18314:	bl	5829c <fputs@plt+0x53988>
   18318:	cmp	r0, #0
   1831c:	str	r0, [r4, #276]	; 0x114
   18320:	beq	186b8 <fputs@plt+0x13da4>
   18324:	ldr	r1, [r4, #8]
   18328:	ldr	r0, [r4, #40]	; 0x28
   1832c:	orr	r1, r1, #524288	; 0x80000
   18330:	ldr	r2, [r4, #4]
   18334:	bl	43c8 <open64@plt>
   18338:	cmp	r0, #0
   1833c:	str	r0, [r4]
   18340:	blt	18670 <fputs@plt+0x13d5c>
   18344:	mov	r0, r4
   18348:	bl	14bb8 <fputs@plt+0x102a4>
   1834c:	subs	r6, r0, #0
   18350:	blt	18650 <fputs@plt+0x13d3c>
   18354:	ldrd	r2, [r4, #96]	; 0x60
   18358:	orrs	r1, r2, r3
   1835c:	beq	186e0 <fputs@plt+0x13dcc>
   18360:	mov	r5, #0
   18364:	cmp	r2, #208	; 0xd0
   18368:	sbcs	r9, r3, #0
   1836c:	blt	186ec <fputs@plt+0x13dd8>
   18370:	bl	4e8dc <fputs@plt+0x49fc8>
   18374:	mov	r6, #0
   18378:	ldr	r1, [r4]
   1837c:	mov	r7, #0
   18380:	ldr	r2, [r4, #12]
   18384:	mov	r3, r0
   18388:	rsb	ip, r3, #0
   1838c:	add	r3, r3, #239	; 0xef
   18390:	ldr	r0, [r4, #272]	; 0x110
   18394:	and	r3, ip, r3
   18398:	strd	r6, [sp, #8]
   1839c:	str	r3, [sp, #16]
   183a0:	add	ip, sp, #72	; 0x48
   183a4:	mov	r3, #1
   183a8:	str	ip, [sp, #24]
   183ac:	str	r3, [sp]
   183b0:	add	r3, r4, #48	; 0x30
   183b4:	str	r3, [sp, #20]
   183b8:	mov	r3, #8
   183bc:	bl	21dc4 <fputs@plt+0x1d4b0>
   183c0:	subs	r6, r0, #0
   183c4:	blt	18650 <fputs@plt+0x13d3c>
   183c8:	ldr	r6, [sp, #72]	; 0x48
   183cc:	cmp	r5, #0
   183d0:	str	r6, [r4, #160]	; 0xa0
   183d4:	beq	1880c <fputs@plt+0x13ef8>
   183d8:	ldrb	r3, [r4, #16]
   183dc:	tst	r3, #1
   183e0:	beq	184c0 <fputs@plt+0x13bac>
   183e4:	ldr	ip, [sp, #64]	; 0x40
   183e8:	cmp	ip, #0
   183ec:	beq	18924 <fputs@plt+0x14010>
   183f0:	mov	r6, r4
   183f4:	mov	r0, ip
   183f8:	ldr	r1, [r6], #232	; 0xe8
   183fc:	bl	17df4 <fputs@plt+0x134e0>
   18400:	ldr	ip, [sp, #64]	; 0x40
   18404:	ldm	ip!, {r0, r1, r2, r3}
   18408:	stmia	r6!, {r0, r1, r2, r3}
   1840c:	ldm	ip!, {r0, r1, r2, r3}
   18410:	stmia	r6!, {r0, r1, r2, r3}
   18414:	ldm	ip, {r0, r1}
   18418:	stm	r6, {r0, r1}
   1841c:	ldr	r0, [r4, #160]	; 0xa0
   18420:	add	r0, r0, #40	; 0x28
   18424:	bl	4a08c <fputs@plt+0x45778>
   18428:	subs	r6, r0, #0
   1842c:	blt	18650 <fputs@plt+0x13d3c>
   18430:	add	r7, sp, #120	; 0x78
   18434:	mov	r0, r7
   18438:	bl	4a264 <fputs@plt+0x45950>
   1843c:	subs	r6, r0, #0
   18440:	blt	18650 <fputs@plt+0x13d3c>
   18444:	ldm	r7, {r0, r1, r2, r3}
   18448:	add	lr, sp, #152	; 0x98
   1844c:	ldr	r8, [r4, #160]	; 0xa0
   18450:	add	ip, sp, #136	; 0x88
   18454:	mov	r6, r8
   18458:	stm	lr, {r0, r1, r2, r3}
   1845c:	ldr	r0, [r6, #56]!	; 0x38
   18460:	ldr	r3, [r6, #12]
   18464:	ldr	r1, [r6, #4]
   18468:	ldr	r2, [r6, #8]
   1846c:	stmia	ip!, {r0, r1, r2, r3}
   18470:	mov	r0, lr
   18474:	add	r1, sp, #136	; 0x88
   18478:	mov	r2, #16
   1847c:	bl	3e7c <memcmp@plt>
   18480:	cmp	r0, #0
   18484:	ldrbeq	r3, [r4, #16]
   18488:	orreq	r3, r3, #32
   1848c:	strbeq	r3, [r4, #16]
   18490:	ldm	r7!, {r0, r1, r2, r3}
   18494:	str	r0, [r8, #56]	; 0x38
   18498:	mov	r0, r4
   1849c:	str	r1, [r6, #4]
   184a0:	str	r2, [r6, #8]
   184a4:	str	r3, [r6, #12]
   184a8:	bl	147f0 <fputs@plt+0xfedc>
   184ac:	mov	r6, r0
   184b0:	ldr	r0, [r4]
   184b4:	bl	4044 <fsync@plt>
   184b8:	cmp	r6, #0
   184bc:	blt	18650 <fputs@plt+0x13d3c>
   184c0:	mov	r0, r4
   184c4:	bl	23d7c <fputs@plt+0x1f468>
   184c8:	subs	r6, r0, #0
   184cc:	blt	18650 <fputs@plt+0x13d3c>
   184d0:	cmp	r5, #0
   184d4:	beq	18638 <fputs@plt+0x13d24>
   184d8:	add	r7, sp, #76	; 0x4c
   184dc:	add	r5, sp, #80	; 0x50
   184e0:	str	r7, [sp]
   184e4:	mov	r0, r4
   184e8:	str	r5, [sp, #4]
   184ec:	mov	r1, #5
   184f0:	movw	r2, #5344	; 0x14e0
   184f4:	mov	r3, #0
   184f8:	bl	15224 <fputs@plt+0x10910>
   184fc:	subs	r6, r0, #0
   18500:	blt	18650 <fputs@plt+0x13d3c>
   18504:	ldr	r0, [sp, #76]	; 0x4c
   18508:	mov	r1, #0
   1850c:	movw	r2, #5328	; 0x14d0
   18510:	add	r9, sp, #416	; 0x1a0
   18514:	add	r0, r0, #16
   18518:	bl	4014 <memset@plt>
   1851c:	movw	r3, #65200	; 0xfeb0
   18520:	movt	r3, #65535	; 0xffff
   18524:	ldr	lr, [r4, #160]	; 0xa0
   18528:	mov	r1, #0
   1852c:	mvn	r0, #47	; 0x2f
   18530:	ldrd	r2, [r3, r9]
   18534:	mov	ip, #20
   18538:	adds	r2, r2, #16
   1853c:	str	r2, [lr, #120]	; 0x78
   18540:	adc	r3, r3, #0
   18544:	str	r3, [lr, #124]	; 0x7c
   18548:	ldr	lr, [r4, #160]	; 0xa0
   1854c:	mov	r2, #2304	; 0x900
   18550:	mov	r3, #0
   18554:	strb	r0, [lr, #128]	; 0x80
   18558:	strb	ip, [lr, #129]	; 0x81
   1855c:	strb	r1, [lr, #130]	; 0x82
   18560:	strb	r1, [lr, #131]	; 0x83
   18564:	strb	r1, [lr, #132]	; 0x84
   18568:	strb	r1, [lr, #133]	; 0x85
   1856c:	strb	r1, [lr, #134]	; 0x86
   18570:	strb	r1, [lr, #135]	; 0x87
   18574:	ldr	r1, [r4, #252]	; 0xfc
   18578:	ldr	r0, [r4, #248]	; 0xf8
   1857c:	lsl	r1, r1, #2
   18580:	orr	r1, r1, r0, lsr #30
   18584:	lsl	r0, r0, #2
   18588:	bl	62144 <fputs@plt+0x5d830>
   1858c:	movw	r2, #32751	; 0x7fef
   18590:	mov	r3, #0
   18594:	lsl	r9, r1, #4
   18598:	lsl	r8, r0, #4
   1859c:	orr	r9, r9, r0, lsr #28
   185a0:	cmp	r9, r3
   185a4:	cmpeq	r8, r2
   185a8:	bls	18b38 <fputs@plt+0x14224>
   185ac:	adds	r2, r8, #16
   185b0:	adc	r3, r9, #0
   185b4:	strd	r2, [sp, #48]	; 0x30
   185b8:	bl	5b610 <fputs@plt+0x56cfc>
   185bc:	cmp	r0, #6
   185c0:	bgt	18bd8 <fputs@plt+0x142c4>
   185c4:	str	r7, [sp]
   185c8:	mov	r0, r4
   185cc:	ldrd	r2, [sp, #48]	; 0x30
   185d0:	mov	r1, #4
   185d4:	str	r5, [sp, #4]
   185d8:	bl	15224 <fputs@plt+0x10910>
   185dc:	subs	r6, r0, #0
   185e0:	blt	18650 <fputs@plt+0x13d3c>
   185e4:	ldr	r0, [sp, #76]	; 0x4c
   185e8:	mov	r1, #0
   185ec:	mov	r2, r8
   185f0:	add	r0, r0, #16
   185f4:	bl	4014 <memset@plt>
   185f8:	add	ip, sp, #416	; 0x1a0
   185fc:	movw	r3, #65200	; 0xfeb0
   18600:	movt	r3, #65535	; 0xffff
   18604:	ldr	r1, [r4, #160]	; 0xa0
   18608:	mov	r0, r4
   1860c:	ldrd	r2, [r3, ip]
   18610:	adds	r2, r2, #16
   18614:	str	r2, [r1, #104]	; 0x68
   18618:	adc	r3, r3, #0
   1861c:	str	r3, [r1, #108]	; 0x6c
   18620:	ldr	r3, [r4, #160]	; 0xa0
   18624:	str	r8, [r3, #112]	; 0x70
   18628:	str	r9, [r3, #116]	; 0x74
   1862c:	bl	23e20 <fputs@plt+0x1f50c>
   18630:	subs	r6, r0, #0
   18634:	blt	18650 <fputs@plt+0x13d3c>
   18638:	ldr	r0, [r4, #272]	; 0x110
   1863c:	ldr	r1, [r4]
   18640:	bl	225d4 <fputs@plt+0x1dcc0>
   18644:	cmp	r0, #0
   18648:	beq	189c4 <fputs@plt+0x140b0>
   1864c:	mvn	r6, #4
   18650:	ldr	r1, [r4]
   18654:	cmp	r1, #0
   18658:	blt	1867c <fputs@plt+0x13d68>
   1865c:	ldr	r0, [r4, #272]	; 0x110
   18660:	bl	225d4 <fputs@plt+0x1dcc0>
   18664:	cmp	r0, #0
   18668:	mvnne	r6, #4
   1866c:	b	1867c <fputs@plt+0x13d68>
   18670:	bl	48cc <__errno_location@plt>
   18674:	ldr	r6, [r0]
   18678:	rsb	r6, r6, #0
   1867c:	mov	r0, r4
   18680:	mov	sl, r6
   18684:	bl	14a9c <fputs@plt+0x10188>
   18688:	ldr	r8, [sp, #44]	; 0x2c
   1868c:	mov	r0, sl
   18690:	ldr	r2, [sp, #412]	; 0x19c
   18694:	ldr	r3, [r8]
   18698:	cmp	r2, r3
   1869c:	bne	18cd8 <fputs@plt+0x143c4>
   186a0:	add	sp, sp, #420	; 0x1a4
   186a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186a8:	bl	21bd0 <fputs@plt+0x1d2bc>
   186ac:	cmp	r0, #0
   186b0:	str	r0, [r4, #272]	; 0x110
   186b4:	bne	182f8 <fputs@plt+0x139e4>
   186b8:	mvn	r6, #11
   186bc:	b	18650 <fputs@plt+0x13d3c>
   186c0:	ldr	r1, [pc, #1864]	; 18e10 <fputs@plt+0x144fc>
   186c4:	mov	r0, r8
   186c8:	add	r1, pc, r1
   186cc:	bl	4e988 <fputs@plt+0x4a074>
   186d0:	cmp	r0, #0
   186d4:	bne	18294 <fputs@plt+0x13980>
   186d8:	mvn	sl, #21
   186dc:	b	18688 <fputs@plt+0x13d74>
   186e0:	ldrb	r3, [r4, #16]
   186e4:	tst	r3, #1
   186e8:	bne	186f4 <fputs@plt+0x13de0>
   186ec:	mvn	r6, #60	; 0x3c
   186f0:	b	18650 <fputs@plt+0x13d3c>
   186f4:	ldr	r0, [r4]
   186f8:	bl	251b0 <fputs@plt+0x2089c>
   186fc:	subs	r5, r0, #0
   18700:	blt	188e4 <fputs@plt+0x13fd0>
   18704:	bne	18884 <fputs@plt+0x13f70>
   18708:	ldr	r0, [r4]
   1870c:	mov	r2, #0
   18710:	mov	r3, #0
   18714:	bl	547bc <fputs@plt+0x4fea8>
   18718:	ldrb	r6, [r4, #16]
   1871c:	ubfx	r6, r6, #3, #1
   18720:	cmp	r6, #0
   18724:	bne	1885c <fputs@plt+0x13f48>
   18728:	add	r5, sp, #152	; 0x98
   1872c:	mov	r1, #0
   18730:	mov	r2, #240	; 0xf0
   18734:	add	r7, sp, #176	; 0xb0
   18738:	mov	r0, r5
   1873c:	mov	r8, #240	; 0xf0
   18740:	bl	4014 <memset@plt>
   18744:	ldr	r2, [pc, #1736]	; 18e14 <fputs@plt+0x14500>
   18748:	ldrb	ip, [r4, #16]
   1874c:	add	r3, sp, #396	; 0x18c
   18750:	add	r2, pc, r2
   18754:	str	r6, [sp, #160]	; 0xa0
   18758:	ubfx	ip, ip, #1, #2
   1875c:	mov	r9, #0
   18760:	ldr	r0, [r2, #44]!	; 0x2c
   18764:	strd	r8, [sp, #240]	; 0xf0
   18768:	str	ip, [sp, #164]	; 0xa4
   1876c:	ldr	r1, [r2, #4]
   18770:	stmia	r3!, {r0, r1}
   18774:	stm	r5, {r0, r1}
   18778:	mov	r0, r7
   1877c:	bl	4a46c <fputs@plt+0x45b58>
   18780:	subs	r6, r0, #0
   18784:	blt	18650 <fputs@plt+0x13d3c>
   18788:	ldr	r8, [sp, #68]	; 0x44
   1878c:	cmp	r8, #0
   18790:	beq	18b28 <fputs@plt+0x14214>
   18794:	ldr	lr, [r8, #160]	; 0xa0
   18798:	add	ip, sp, #224	; 0xe0
   1879c:	mov	r3, lr
   187a0:	ldr	r0, [r3, #72]!	; 0x48
   187a4:	ldr	r2, [r3, #8]
   187a8:	ldr	r1, [r3, #4]
   187ac:	ldr	r3, [r3, #12]
   187b0:	stmia	ip!, {r0, r1, r2, r3}
   187b4:	ldr	r2, [lr, #160]	; 0xa0
   187b8:	ldr	r3, [lr, #164]	; 0xa4
   187bc:	str	r2, [sp, #312]	; 0x138
   187c0:	str	r3, [sp, #316]	; 0x13c
   187c4:	ldr	r0, [r4]
   187c8:	mov	r1, r5
   187cc:	mov	r6, #0
   187d0:	mov	r7, #0
   187d4:	mov	r2, #240	; 0xf0
   187d8:	strd	r6, [sp]
   187dc:	bl	4404 <pwrite64@plt>
   187e0:	cmp	r0, #0
   187e4:	blt	189cc <fputs@plt+0x140b8>
   187e8:	cmp	r0, #240	; 0xf0
   187ec:	bne	1864c <fputs@plt+0x13d38>
   187f0:	mov	r0, r4
   187f4:	bl	14bb8 <fputs@plt+0x102a4>
   187f8:	subs	r6, r0, #0
   187fc:	blt	18650 <fputs@plt+0x13d3c>
   18800:	ldrd	r2, [r4, #96]	; 0x60
   18804:	mov	r5, #1
   18808:	b	18364 <fputs@plt+0x13a50>
   1880c:	ldr	r1, [pc, #1540]	; 18e18 <fputs@plt+0x14504>
   18810:	add	r3, sp, #404	; 0x194
   18814:	mov	r2, #8
   18818:	add	r1, pc, r1
   1881c:	ldr	r0, [r1, #44]!	; 0x2c
   18820:	ldr	r1, [r1, #4]
   18824:	stmia	r3!, {r0, r1}
   18828:	mov	r0, r6
   1882c:	add	r1, sp, #404	; 0x194
   18830:	bl	3e7c <memcmp@plt>
   18834:	cmp	r0, #0
   18838:	bne	18c48 <fputs@plt+0x14334>
   1883c:	ldr	r1, [r6, #12]
   18840:	bics	r7, r1, #3
   18844:	beq	1895c <fputs@plt+0x14048>
   18848:	bl	5b610 <fputs@plt+0x56cfc>
   1884c:	cmp	r0, #6
   18850:	bgt	18c20 <fputs@plt+0x1430c>
   18854:	mvn	r6, #92	; 0x5c
   18858:	b	18650 <fputs@plt+0x13d3c>
   1885c:	mov	r0, r4
   18860:	bl	23948 <fputs@plt+0x1f034>
   18864:	cmp	r0, #0
   18868:	ldrblt	r3, [r4, #16]
   1886c:	movlt	r6, #0
   18870:	ldrbge	r6, [r4, #16]
   18874:	bfclt	r3, #3, #1
   18878:	ubfxge	r6, r6, #3, #1
   1887c:	strblt	r3, [r4, #16]
   18880:	b	18728 <fputs@plt+0x13e14>
   18884:	ldr	r0, [r4]
   18888:	add	r1, sp, #80	; 0x50
   1888c:	bl	54980 <fputs@plt+0x5006c>
   18890:	subs	r5, r0, #0
   18894:	blt	18b98 <fputs@plt+0x14284>
   18898:	ldr	r3, [sp, #80]	; 0x50
   1889c:	tst	r3, #8388608	; 0x800000
   188a0:	beq	18b50 <fputs@plt+0x1423c>
   188a4:	bl	5b610 <fputs@plt+0x56cfc>
   188a8:	cmp	r0, #6
   188ac:	ble	18708 <fputs@plt+0x13df4>
   188b0:	ldr	lr, [pc, #1380]	; 18e1c <fputs@plt+0x14508>
   188b4:	mov	r1, #0
   188b8:	ldr	ip, [pc, #1376]	; 18e20 <fputs@plt+0x1450c>
   188bc:	movw	r3, #2571	; 0xa0b
   188c0:	ldr	r2, [pc, #1372]	; 18e24 <fputs@plt+0x14510>
   188c4:	add	lr, pc, lr
   188c8:	add	ip, pc, ip
   188cc:	str	lr, [sp]
   188d0:	add	r2, pc, r2
   188d4:	str	ip, [sp, #4]
   188d8:	mov	r0, #7
   188dc:	bl	5ae90 <fputs@plt+0x5657c>
   188e0:	b	18708 <fputs@plt+0x13df4>
   188e4:	bl	5b610 <fputs@plt+0x56cfc>
   188e8:	cmp	r0, #3
   188ec:	ble	18708 <fputs@plt+0x13df4>
   188f0:	ldr	lr, [pc, #1328]	; 18e28 <fputs@plt+0x14514>
   188f4:	mov	r1, r5
   188f8:	ldr	ip, [pc, #1324]	; 18e2c <fputs@plt+0x14518>
   188fc:	movw	r3, #2562	; 0xa02
   18900:	ldr	r2, [pc, #1320]	; 18e30 <fputs@plt+0x1451c>
   18904:	add	lr, pc, lr
   18908:	add	ip, pc, ip
   1890c:	str	lr, [sp]
   18910:	add	r2, pc, r2
   18914:	str	ip, [sp, #4]
   18918:	mov	r0, #4
   1891c:	bl	5ae90 <fputs@plt+0x5657c>
   18920:	b	18708 <fputs@plt+0x13df4>
   18924:	ldr	r8, [sp, #68]	; 0x44
   18928:	cmp	r8, #0
   1892c:	beq	1841c <fputs@plt+0x13b08>
   18930:	add	lr, r8, #232	; 0xe8
   18934:	add	ip, r4, #232	; 0xe8
   18938:	ldm	lr!, {r0, r1, r2, r3}
   1893c:	stmia	ip!, {r0, r1, r2, r3}
   18940:	ldm	lr!, {r0, r1, r2, r3}
   18944:	stmia	ip!, {r0, r1, r2, r3}
   18948:	ldm	lr, {r0, r1}
   1894c:	stm	ip, {r0, r1}
   18950:	b	1841c <fputs@plt+0x13b08>
   18954:	mvn	sl, #11
   18958:	b	18688 <fputs@plt+0x13d74>
   1895c:	ldrb	r0, [r4, #16]
   18960:	ldr	r3, [r6, #8]
   18964:	ands	r0, r0, #1
   18968:	beq	189e4 <fputs@plt+0x140d0>
   1896c:	bics	r7, r3, #1
   18970:	beq	189e4 <fputs@plt+0x140d0>
   18974:	bl	5b610 <fputs@plt+0x56cfc>
   18978:	cmp	r0, #6
   1897c:	ble	18854 <fputs@plt+0x13f40>
   18980:	ldr	lr, [pc, #1196]	; 18e34 <fputs@plt+0x14520>
   18984:	mov	r1, r5
   18988:	ldr	ip, [pc, #1192]	; 18e38 <fputs@plt+0x14524>
   1898c:	mov	r0, #7
   18990:	ldr	r2, [pc, #1188]	; 18e3c <fputs@plt+0x14528>
   18994:	add	lr, pc, lr
   18998:	add	ip, pc, ip
   1899c:	movw	r3, #277	; 0x115
   189a0:	add	r2, pc, r2
   189a4:	mvn	r6, #92	; 0x5c
   189a8:	str	lr, [sp]
   189ac:	str	ip, [sp, #4]
   189b0:	ldr	ip, [r4, #40]	; 0x28
   189b4:	str	r7, [sp, #12]
   189b8:	str	ip, [sp, #8]
   189bc:	bl	5ae90 <fputs@plt+0x5657c>
   189c0:	b	18650 <fputs@plt+0x13d3c>
   189c4:	str	r4, [fp]
   189c8:	b	18688 <fputs@plt+0x13d74>
   189cc:	bl	48cc <__errno_location@plt>
   189d0:	ldr	r6, [r0]
   189d4:	rsb	r6, r6, #0
   189d8:	cmp	r6, #0
   189dc:	blt	18650 <fputs@plt+0x13d3c>
   189e0:	b	187f0 <fputs@plt+0x13edc>
   189e4:	ldrb	r2, [r6, #16]
   189e8:	cmp	r2, #2
   189ec:	bhi	18c48 <fputs@plt+0x14334>
   189f0:	ldr	r8, [r6, #88]	; 0x58
   189f4:	ldr	r9, [r6, #92]	; 0x5c
   189f8:	cmp	r9, #0
   189fc:	cmpeq	r8, #207	; 0xcf
   18a00:	bls	18c48 <fputs@plt+0x14334>
   18a04:	tst	r3, #1
   18a08:	beq	18a18 <fputs@plt+0x14104>
   18a0c:	cmp	r9, #0
   18a10:	cmpeq	r8, #239	; 0xef
   18a14:	bls	18c48 <fputs@plt+0x14334>
   18a18:	ldr	r2, [r6, #100]	; 0x64
   18a1c:	ldr	ip, [r6, #96]	; 0x60
   18a20:	str	r2, [sp, #52]	; 0x34
   18a24:	str	ip, [sp, #48]	; 0x30
   18a28:	ldrd	r2, [sp, #48]	; 0x30
   18a2c:	adds	r2, r2, r8
   18a30:	adc	r3, r3, r9
   18a34:	ldrd	r8, [r4, #96]	; 0x60
   18a38:	cmp	r3, r9
   18a3c:	cmpeq	r2, r8
   18a40:	bhi	186ec <fputs@plt+0x13dd8>
   18a44:	ldr	r9, [r6, #136]	; 0x88
   18a48:	ldr	ip, [r6, #140]	; 0x8c
   18a4c:	str	r9, [sp, #32]
   18a50:	str	ip, [sp, #36]	; 0x24
   18a54:	ldrd	r8, [sp, #32]
   18a58:	cmp	r3, r9
   18a5c:	cmpeq	r2, r8
   18a60:	bcc	186ec <fputs@plt+0x13dd8>
   18a64:	ldr	r9, [r6, #104]	; 0x68
   18a68:	mov	r8, #7
   18a6c:	ldr	ip, [r6, #108]	; 0x6c
   18a70:	str	r9, [sp, #48]	; 0x30
   18a74:	mov	r9, #0
   18a78:	str	ip, [sp, #52]	; 0x34
   18a7c:	ldrd	r2, [sp, #48]	; 0x30
   18a80:	and	r2, r2, r8
   18a84:	and	r3, r3, r9
   18a88:	orrs	r9, r2, r3
   18a8c:	bne	186ec <fputs@plt+0x13dd8>
   18a90:	ldrd	r8, [sp, #32]
   18a94:	ldr	r2, [r6, #120]	; 0x78
   18a98:	ldr	r3, [r6, #124]	; 0x7c
   18a9c:	orr	r2, r2, r8
   18aa0:	mov	r8, #7
   18aa4:	orr	r3, r3, r9
   18aa8:	and	r2, r2, r8
   18aac:	mov	r9, #0
   18ab0:	and	r3, r3, r9
   18ab4:	orrs	r9, r2, r3
   18ab8:	bne	186ec <fputs@plt+0x13dd8>
   18abc:	ldr	r2, [r6, #176]	; 0xb0
   18ac0:	mov	r9, #0
   18ac4:	ldr	r3, [r6, #180]	; 0xb4
   18ac8:	mov	r8, #7
   18acc:	and	r2, r2, r8
   18ad0:	and	r3, r3, r9
   18ad4:	orrs	r9, r2, r3
   18ad8:	bne	186ec <fputs@plt+0x13dd8>
   18adc:	cmp	r0, #0
   18ae0:	bne	18c50 <fputs@plt+0x1433c>
   18ae4:	ldrb	r3, [r4, #16]
   18ae8:	bfi	r3, r1, #1, #1
   18aec:	strb	r3, [r4, #16]
   18af0:	ldr	r2, [r6, #12]
   18af4:	uxtb	r3, r3
   18af8:	ubfx	r2, r2, #1, #1
   18afc:	bfi	r3, r2, #2, #1
   18b00:	strb	r3, [r4, #16]
   18b04:	ldr	r2, [r6, #8]
   18b08:	uxtb	r3, r3
   18b0c:	bfi	r3, r2, #3, #1
   18b10:	strb	r3, [r4, #16]
   18b14:	mov	r0, r4
   18b18:	bl	23d7c <fputs@plt+0x1f468>
   18b1c:	subs	r6, r0, #0
   18b20:	bge	18638 <fputs@plt+0x13d24>
   18b24:	b	18650 <fputs@plt+0x13d3c>
   18b28:	ldm	r7, {r0, r1, r2, r3}
   18b2c:	add	ip, sp, #224	; 0xe0
   18b30:	stm	ip, {r0, r1, r2, r3}
   18b34:	b	187c4 <fputs@plt+0x13eb0>
   18b38:	mov	r8, #32768	; 0x8000
   18b3c:	mov	r9, #0
   18b40:	strd	r8, [sp, #48]	; 0x30
   18b44:	movw	r8, #32752	; 0x7ff0
   18b48:	mov	r9, #0
   18b4c:	b	185b8 <fputs@plt+0x13ca4>
   18b50:	bl	5b610 <fputs@plt+0x56cfc>
   18b54:	cmp	r0, #4
   18b58:	ble	18708 <fputs@plt+0x13df4>
   18b5c:	ldr	lr, [pc, #732]	; 18e40 <fputs@plt+0x1452c>
   18b60:	mov	r1, #0
   18b64:	ldr	ip, [pc, #728]	; 18e44 <fputs@plt+0x14530>
   18b68:	movw	r3, #2577	; 0xa11
   18b6c:	add	lr, pc, lr
   18b70:	str	lr, [sp]
   18b74:	add	ip, pc, ip
   18b78:	str	ip, [sp, #4]
   18b7c:	ldr	ip, [r4, #40]	; 0x28
   18b80:	mov	r0, #5
   18b84:	ldr	r2, [pc, #700]	; 18e48 <fputs@plt+0x14534>
   18b88:	str	ip, [sp, #8]
   18b8c:	add	r2, pc, r2
   18b90:	bl	5ae90 <fputs@plt+0x5657c>
   18b94:	b	18708 <fputs@plt+0x13df4>
   18b98:	bl	5b610 <fputs@plt+0x56cfc>
   18b9c:	cmp	r0, #3
   18ba0:	ble	18708 <fputs@plt+0x13df4>
   18ba4:	ldr	lr, [pc, #672]	; 18e4c <fputs@plt+0x14538>
   18ba8:	mov	r1, r5
   18bac:	ldr	ip, [pc, #668]	; 18e50 <fputs@plt+0x1453c>
   18bb0:	movw	r3, #2568	; 0xa08
   18bb4:	ldr	r2, [pc, #664]	; 18e54 <fputs@plt+0x14540>
   18bb8:	add	lr, pc, lr
   18bbc:	add	ip, pc, ip
   18bc0:	str	lr, [sp]
   18bc4:	add	r2, pc, r2
   18bc8:	str	ip, [sp, #4]
   18bcc:	mov	r0, #4
   18bd0:	bl	5ae90 <fputs@plt+0x5657c>
   18bd4:	b	18708 <fputs@plt+0x13df4>
   18bd8:	lsr	r2, r9, #4
   18bdc:	ldr	r0, [pc, #628]	; 18e58 <fputs@plt+0x14544>
   18be0:	str	r2, [sp, #12]
   18be4:	lsr	r3, r8, #4
   18be8:	ldr	r1, [pc, #620]	; 18e5c <fputs@plt+0x14548>
   18bec:	orr	r3, r3, r9, lsl #28
   18bf0:	ldr	r2, [pc, #616]	; 18e60 <fputs@plt+0x1454c>
   18bf4:	add	r0, pc, r0
   18bf8:	add	r1, pc, r1
   18bfc:	str	r3, [sp, #8]
   18c00:	str	r0, [sp]
   18c04:	movw	r3, #617	; 0x269
   18c08:	str	r1, [sp, #4]
   18c0c:	add	r2, pc, r2
   18c10:	mov	r1, #0
   18c14:	mov	r0, #7
   18c18:	bl	5ae90 <fputs@plt+0x5657c>
   18c1c:	b	185c4 <fputs@plt+0x13cb0>
   18c20:	ldr	lr, [pc, #572]	; 18e64 <fputs@plt+0x14550>
   18c24:	mov	r1, r5
   18c28:	ldr	ip, [pc, #568]	; 18e68 <fputs@plt+0x14554>
   18c2c:	mov	r0, #7
   18c30:	ldr	r2, [pc, #564]	; 18e6c <fputs@plt+0x14558>
   18c34:	add	lr, pc, lr
   18c38:	add	ip, pc, ip
   18c3c:	movw	r3, #263	; 0x107
   18c40:	add	r2, pc, r2
   18c44:	b	189a4 <fputs@plt+0x14090>
   18c48:	mvn	r6, #73	; 0x49
   18c4c:	b	18650 <fputs@plt+0x13d3c>
   18c50:	add	r7, sp, #152	; 0x98
   18c54:	mov	r0, r7
   18c58:	bl	4a08c <fputs@plt+0x45778>
   18c5c:	cmp	r0, #0
   18c60:	blt	18d24 <fputs@plt+0x14410>
   18c64:	ldm	r7, {r0, r1, r2, r3}
   18c68:	add	ip, sp, #104	; 0x68
   18c6c:	ldr	r6, [r4, #160]	; 0xa0
   18c70:	add	r7, sp, #88	; 0x58
   18c74:	mov	lr, r6
   18c78:	stm	ip, {r0, r1, r2, r3}
   18c7c:	ldr	r0, [lr, #40]!	; 0x28
   18c80:	ldr	r1, [lr, #4]
   18c84:	ldr	r2, [lr, #8]
   18c88:	ldr	r3, [lr, #12]
   18c8c:	stmia	r7!, {r0, r1, r2, r3}
   18c90:	mov	r0, ip
   18c94:	add	r1, sp, #88	; 0x58
   18c98:	mov	r2, #16
   18c9c:	bl	3e7c <memcmp@plt>
   18ca0:	cmp	r0, #0
   18ca4:	bne	18d1c <fputs@plt+0x14408>
   18ca8:	ldrb	r7, [r6, #16]
   18cac:	cmp	r7, #1
   18cb0:	beq	18d84 <fputs@plt+0x14470>
   18cb4:	cmp	r7, #2
   18cb8:	beq	18d7c <fputs@plt+0x14468>
   18cbc:	cmp	r7, #0
   18cc0:	beq	18d2c <fputs@plt+0x14418>
   18cc4:	bl	5b610 <fputs@plt+0x56cfc>
   18cc8:	cmp	r0, #6
   18ccc:	bgt	18dd0 <fputs@plt+0x144bc>
   18cd0:	mvn	r6, #15
   18cd4:	b	18650 <fputs@plt+0x13d3c>
   18cd8:	bl	453c <__stack_chk_fail@plt>
   18cdc:	ldr	r0, [pc, #396]	; 18e70 <fputs@plt+0x1455c>
   18ce0:	movw	r2, #2599	; 0xa27
   18ce4:	ldr	r1, [pc, #392]	; 18e74 <fputs@plt+0x14560>
   18ce8:	ldr	r3, [pc, #392]	; 18e78 <fputs@plt+0x14564>
   18cec:	add	r0, pc, r0
   18cf0:	add	r1, pc, r1
   18cf4:	add	r3, pc, r3
   18cf8:	bl	5ac34 <fputs@plt+0x56320>
   18cfc:	ldr	r0, [pc, #376]	; 18e7c <fputs@plt+0x14568>
   18d00:	movw	r2, #2598	; 0xa26
   18d04:	ldr	r1, [pc, #372]	; 18e80 <fputs@plt+0x1456c>
   18d08:	ldr	r3, [pc, #372]	; 18e84 <fputs@plt+0x14570>
   18d0c:	add	r0, pc, r0
   18d10:	add	r1, pc, r1
   18d14:	add	r3, pc, r3
   18d18:	bl	5ac34 <fputs@plt+0x56320>
   18d1c:	mvn	r6, #111	; 0x6f
   18d20:	b	18650 <fputs@plt+0x13d3c>
   18d24:	mov	r6, r0
   18d28:	b	18650 <fputs@plt+0x13d3c>
   18d2c:	ldrb	r3, [r4, #16]
   18d30:	ldr	r2, [r6, #12]
   18d34:	tst	r3, #1
   18d38:	bfi	r3, r2, #1, #1
   18d3c:	strb	r3, [r4, #16]
   18d40:	ldr	r2, [r6, #12]
   18d44:	uxtb	r3, r3
   18d48:	ubfx	r2, r2, #1, #1
   18d4c:	bfi	r3, r2, #2, #1
   18d50:	strb	r3, [r4, #16]
   18d54:	ldr	r2, [r6, #8]
   18d58:	uxtb	r3, r3
   18d5c:	bfi	r3, r2, #3, #1
   18d60:	strb	r3, [r4, #16]
   18d64:	beq	18b14 <fputs@plt+0x14200>
   18d68:	mov	r0, r4
   18d6c:	bl	23948 <fputs@plt+0x1f034>
   18d70:	subs	r6, r0, #0
   18d74:	bge	183d8 <fputs@plt+0x13ac4>
   18d78:	b	18650 <fputs@plt+0x13d3c>
   18d7c:	mvn	r6, #107	; 0x6b
   18d80:	b	18650 <fputs@plt+0x13d3c>
   18d84:	bl	5b610 <fputs@plt+0x56cfc>
   18d88:	cmp	r0, #6
   18d8c:	ble	18cd0 <fputs@plt+0x143bc>
   18d90:	ldr	lr, [pc, #240]	; 18e88 <fputs@plt+0x14574>
   18d94:	mov	r1, #0
   18d98:	ldr	ip, [pc, #236]	; 18e8c <fputs@plt+0x14578>
   18d9c:	movw	r3, #322	; 0x142
   18da0:	add	lr, pc, lr
   18da4:	str	lr, [sp]
   18da8:	add	ip, pc, ip
   18dac:	str	ip, [sp, #4]
   18db0:	ldr	ip, [r4, #40]	; 0x28
   18db4:	mov	r0, #7
   18db8:	ldr	r2, [pc, #208]	; 18e90 <fputs@plt+0x1457c>
   18dbc:	mvn	r6, #15
   18dc0:	add	r2, pc, r2
   18dc4:	str	ip, [sp, #8]
   18dc8:	bl	5ae90 <fputs@plt+0x5657c>
   18dcc:	b	18650 <fputs@plt+0x13d3c>
   18dd0:	ldr	lr, [pc, #188]	; 18e94 <fputs@plt+0x14580>
   18dd4:	mov	r0, #7
   18dd8:	ldr	ip, [pc, #184]	; 18e98 <fputs@plt+0x14584>
   18ddc:	mov	r1, #0
   18de0:	ldr	r2, [pc, #180]	; 18e9c <fputs@plt+0x14588>
   18de4:	add	lr, pc, lr
   18de8:	add	ip, pc, ip
   18dec:	movw	r3, #327	; 0x147
   18df0:	add	r2, pc, r2
   18df4:	str	lr, [sp]
   18df8:	mvn	r6, #15
   18dfc:	b	189ac <fputs@plt+0x14098>
   18e00:	andeq	r3, r7, r4, ror #18
   18e04:	andeq	r0, r0, r0, lsr r4
   18e08:	andeq	sp, r4, ip, lsr r5
   18e0c:	andeq	r0, r0, r0, asr #8
   18e10:			; <UNDEFINED> instruction: 0x0004e4b4
   18e14:	ldrdeq	sp, [r4], -r4
   18e18:	andeq	sp, r4, ip, lsl #26
   18e1c:	andeq	sp, r4, r0, ror #25
   18e20:	andeq	lr, r4, ip
   18e24:	andeq	sp, r4, ip, asr #26
   18e28:	andeq	sp, r4, r0, lsr #25
   18e2c:	andeq	sp, r4, r8, ror pc
   18e30:	andeq	sp, r4, ip, lsl #26
   18e34:	andeq	lr, r4, r4, asr #23
   18e38:	andeq	lr, r4, ip, lsr #1
   18e3c:	andeq	sp, r4, ip, ror ip
   18e40:	andeq	sp, r4, r8, lsr sl
   18e44:	andeq	sp, r4, r8, lsr #27
   18e48:	muleq	r4, r0, sl
   18e4c:	andeq	sp, r4, ip, ror #19
   18e50:	strdeq	sp, [r4], -r4
   18e54:	andeq	sp, r4, r8, asr sl
   18e58:	andeq	lr, r4, ip, lsl #17
   18e5c:	andeq	sp, r4, r4, ror #29
   18e60:	andeq	sp, r4, r0, lsl sl
   18e64:	andeq	lr, r4, r4, lsr #18
   18e68:	ldrdeq	sp, [r4], -r8
   18e6c:	ldrdeq	sp, [r4], -ip
   18e70:	andeq	ip, r4, r4, ror sl
   18e74:	andeq	sp, r4, ip, lsr #18
   18e78:	andeq	lr, r4, r0, ror #14
   18e7c:	andeq	sp, r4, ip, ror #22
   18e80:	andeq	sp, r4, ip, lsl #18
   18e84:	andeq	lr, r4, r0, asr #14
   18e88:			; <UNDEFINED> instruction: 0x0004e7b8
   18e8c:	andeq	sp, r4, ip, asr #25
   18e90:	andeq	sp, r4, ip, asr r8
   18e94:	andeq	lr, r4, r4, ror r7
   18e98:	andeq	sp, r4, ip, asr #25
   18e9c:	andeq	sp, r4, ip, lsr #16
   18ea0:	cmp	r0, #0
   18ea4:	push	{r3, r4, r5, lr}
   18ea8:	beq	18f10 <fputs@plt+0x145fc>
   18eac:	cmp	r1, #0
   18eb0:	cmpeq	r2, #0
   18eb4:	beq	18f30 <fputs@plt+0x1461c>
   18eb8:	cmp	r1, #0
   18ebc:	beq	18ed8 <fputs@plt+0x145c4>
   18ec0:	ldr	r3, [r0, #160]	; 0xa0
   18ec4:	ldr	r4, [r3, #184]	; 0xb8
   18ec8:	ldr	r5, [r3, #188]	; 0xbc
   18ecc:	orrs	r3, r4, r5
   18ed0:	strdne	r4, [r1]
   18ed4:	beq	18f08 <fputs@plt+0x145f4>
   18ed8:	cmp	r2, #0
   18edc:	beq	18f00 <fputs@plt+0x145ec>
   18ee0:	ldr	r3, [r0, #160]	; 0xa0
   18ee4:	ldr	r0, [r3, #192]	; 0xc0
   18ee8:	ldr	r1, [r3, #196]	; 0xc4
   18eec:	orrs	r3, r0, r1
   18ef0:	beq	18f08 <fputs@plt+0x145f4>
   18ef4:	strd	r0, [r2]
   18ef8:	mov	r0, #1
   18efc:	pop	{r3, r4, r5, pc}
   18f00:	mov	r0, #1
   18f04:	pop	{r3, r4, r5, pc}
   18f08:	mvn	r0, #1
   18f0c:	pop	{r3, r4, r5, pc}
   18f10:	ldr	r0, [pc, #56]	; 18f50 <fputs@plt+0x1463c>
   18f14:	mov	r2, #3040	; 0xbe0
   18f18:	ldr	r1, [pc, #52]	; 18f54 <fputs@plt+0x14640>
   18f1c:	ldr	r3, [pc, #52]	; 18f58 <fputs@plt+0x14644>
   18f20:	add	r0, pc, r0
   18f24:	add	r1, pc, r1
   18f28:	add	r3, pc, r3
   18f2c:	bl	5ac34 <fputs@plt+0x56320>
   18f30:	ldr	r0, [pc, #36]	; 18f5c <fputs@plt+0x14648>
   18f34:	movw	r2, #3041	; 0xbe1
   18f38:	ldr	r1, [pc, #32]	; 18f60 <fputs@plt+0x1464c>
   18f3c:	ldr	r3, [pc, #32]	; 18f64 <fputs@plt+0x14650>
   18f40:	add	r0, pc, r0
   18f44:	add	r1, pc, r1
   18f48:	add	r3, pc, r3
   18f4c:	bl	5ac34 <fputs@plt+0x56320>
   18f50:	ldrdeq	r9, [r5], -r4
   18f54:	strdeq	sp, [r4], -r8
   18f58:	andeq	lr, r4, r4, lsl r3
   18f5c:	andeq	ip, r4, r4, asr #31
   18f60:	ldrdeq	sp, [r4], -r8
   18f64:	strdeq	lr, [r4], -r4
   18f68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f6c:	vpush	{d8}
   18f70:	subs	sl, r0, #0
   18f74:	sub	sp, sp, #92	; 0x5c
   18f78:	beq	19254 <fputs@plt+0x14940>
   18f7c:	ldr	r1, [sl, #160]	; 0xa0
   18f80:	ldr	r4, [r1, #88]	; 0x58
   18f84:	ldr	r5, [r1, #92]	; 0x5c
   18f88:	cmp	r5, #0
   18f8c:	cmpeq	r4, #239	; 0xef
   18f90:	bhi	18fb0 <fputs@plt+0x1469c>
   18f94:	bl	5b610 <fputs@plt+0x56cfc>
   18f98:	cmp	r0, #6
   18f9c:	bgt	19134 <fputs@plt+0x14820>
   18fa0:	mov	r0, #1
   18fa4:	add	sp, sp, #92	; 0x5c
   18fa8:	vpop	{d8}
   18fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18fb0:	ldr	r0, [r1, #208]	; 0xd0
   18fb4:	ldr	r4, [r1, #212]	; 0xd4
   18fb8:	ldr	ip, [r1, #112]	; 0x70
   18fbc:	str	r0, [sp, #72]	; 0x48
   18fc0:	ldr	r0, [r1, #116]	; 0x74
   18fc4:	str	r4, [sp, #76]	; 0x4c
   18fc8:	lsr	r4, ip, #4
   18fcc:	ldr	fp, [sp, #76]	; 0x4c
   18fd0:	orr	r4, r4, r0, lsl #28
   18fd4:	ldr	ip, [sp, #72]	; 0x48
   18fd8:	lsr	r5, r0, #4
   18fdc:	adds	r8, r4, r4
   18fe0:	adc	r9, r5, r5
   18fe4:	lsl	r7, fp, #2
   18fe8:	adds	r8, r8, r4
   18fec:	orr	r7, r7, ip, lsr #30
   18ff0:	adc	r9, r9, r5
   18ff4:	lsl	r6, ip, #2
   18ff8:	cmp	r7, r9
   18ffc:	cmpeq	r6, r8
   19000:	bhi	19090 <fputs@plt+0x1477c>
   19004:	ldr	r0, [r1, #216]	; 0xd8
   19008:	ldr	r4, [r1, #220]	; 0xdc
   1900c:	ldr	ip, [r1, #128]	; 0x80
   19010:	str	r0, [sp, #56]	; 0x38
   19014:	str	r4, [sp, #60]	; 0x3c
   19018:	ldr	r0, [r1, #132]	; 0x84
   1901c:	lsr	r4, ip, #4
   19020:	ldr	r6, [sp, #60]	; 0x3c
   19024:	orr	r4, r4, r0, lsl #28
   19028:	lsr	r5, r0, #4
   1902c:	lsl	r9, r6, #2
   19030:	adds	r6, r4, r4
   19034:	adc	r7, r5, r5
   19038:	strd	r6, [sp, #80]	; 0x50
   1903c:	ldr	r7, [sp, #56]	; 0x38
   19040:	orr	r9, r9, r7, lsr #30
   19044:	ldrd	r6, [sp, #80]	; 0x50
   19048:	adds	r6, r6, r4
   1904c:	adc	r7, r7, r5
   19050:	strd	r6, [sp, #80]	; 0x50
   19054:	ldr	r7, [sp, #56]	; 0x38
   19058:	lsl	r8, r7, #2
   1905c:	ldrd	r6, [sp, #80]	; 0x50
   19060:	cmp	r9, r7
   19064:	cmpeq	r8, r6
   19068:	bhi	191c0 <fputs@plt+0x148ac>
   1906c:	ldrd	r4, [sp, #72]	; 0x48
   19070:	orrs	r5, r4, r5
   19074:	bne	19244 <fputs@plt+0x14930>
   19078:	orrs	sl, r2, r3
   1907c:	bne	1917c <fputs@plt+0x14868>
   19080:	mov	r0, #0
   19084:	add	sp, sp, #92	; 0x5c
   19088:	vpop	{d8}
   1908c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19090:	bl	5b610 <fputs@plt+0x56cfc>
   19094:	cmp	r0, #6
   19098:	ble	18fa0 <fputs@plt+0x1468c>
   1909c:	ldr	r2, [pc, #476]	; 19280 <fputs@plt+0x1496c>
   190a0:	vldr	d8, [pc, #464]	; 19278 <fputs@plt+0x14964>
   190a4:	ldr	r3, [pc, #472]	; 19284 <fputs@plt+0x14970>
   190a8:	ldrd	r6, [sl, #96]	; 0x60
   190ac:	add	r2, pc, r2
   190b0:	add	r3, pc, r3
   190b4:	stm	sp, {r2, r3}
   190b8:	ldr	r3, [sl, #40]	; 0x28
   190bc:	ldrd	r0, [sp, #72]	; 0x48
   190c0:	ldr	r8, [pc, #448]	; 19288 <fputs@plt+0x14974>
   190c4:	str	r3, [sp, #8]
   190c8:	bl	62088 <fputs@plt+0x5d774>
   190cc:	add	r8, pc, r8
   190d0:	vmov	d7, r0, r1
   190d4:	mov	r0, r4
   190d8:	mov	r1, r5
   190dc:	vmul.f64	d8, d7, d8
   190e0:	bl	62088 <fputs@plt+0x5d774>
   190e4:	ldrd	r2, [sp, #72]	; 0x48
   190e8:	strd	r6, [sp, #40]	; 0x28
   190ec:	strd	r4, [sp, #32]
   190f0:	mov	sl, r2
   190f4:	mov	fp, r3
   190f8:	strd	sl, [sp, #24]
   190fc:	vmov	d7, r0, r1
   19100:	mov	r0, r6
   19104:	mov	r1, r7
   19108:	vdiv.f64	d8, d8, d7
   1910c:	vstr	d8, [sp, #16]
   19110:	bl	62144 <fputs@plt+0x5d830>
   19114:	mov	r2, r8
   19118:	movw	r3, #3126	; 0xc36
   1911c:	strd	r0, [sp, #48]	; 0x30
   19120:	mov	r0, #7
   19124:	mov	r1, #0
   19128:	bl	5ae90 <fputs@plt+0x5657c>
   1912c:	mov	r0, #1
   19130:	b	18fa4 <fputs@plt+0x14690>
   19134:	ldr	lr, [pc, #336]	; 1928c <fputs@plt+0x14978>
   19138:	mov	r1, #0
   1913c:	ldr	ip, [pc, #332]	; 19290 <fputs@plt+0x1497c>
   19140:	movw	r3, #3108	; 0xc24
   19144:	add	lr, pc, lr
   19148:	str	lr, [sp]
   1914c:	add	ip, pc, ip
   19150:	str	ip, [sp, #4]
   19154:	ldr	ip, [sl, #40]	; 0x28
   19158:	mov	r0, #7
   1915c:	ldr	r2, [pc, #304]	; 19294 <fputs@plt+0x14980>
   19160:	str	ip, [sp, #8]
   19164:	add	r2, pc, r2
   19168:	bl	5ae90 <fputs@plt+0x5657c>
   1916c:	mov	r0, #1
   19170:	add	sp, sp, #92	; 0x5c
   19174:	vpop	{d8}
   19178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1917c:	ldr	r4, [r1, #184]	; 0xb8
   19180:	mov	r0, #0
   19184:	ldr	r5, [r1, #188]	; 0xbc
   19188:	str	r2, [sp, #68]	; 0x44
   1918c:	str	r3, [sp, #64]	; 0x40
   19190:	bl	557f4 <fputs@plt+0x50ee0>
   19194:	orrs	fp, r4, r5
   19198:	ldr	r2, [sp, #68]	; 0x44
   1919c:	ldr	r3, [sp, #64]	; 0x40
   191a0:	beq	19080 <fputs@plt+0x1476c>
   191a4:	adds	r2, r2, r4
   191a8:	adc	r3, r3, r5
   191ac:	cmp	r1, r3
   191b0:	cmpeq	r0, r2
   191b4:	movls	r0, #0
   191b8:	movhi	r0, #1
   191bc:	b	18fa4 <fputs@plt+0x14690>
   191c0:	bl	5b610 <fputs@plt+0x56cfc>
   191c4:	cmp	r0, #6
   191c8:	ble	18fa0 <fputs@plt+0x1468c>
   191cc:	ldr	r2, [pc, #196]	; 19298 <fputs@plt+0x14984>
   191d0:	vldr	d8, [pc, #160]	; 19278 <fputs@plt+0x14964>
   191d4:	ldr	r3, [pc, #192]	; 1929c <fputs@plt+0x14988>
   191d8:	add	r2, pc, r2
   191dc:	ldrd	r0, [sp, #56]	; 0x38
   191e0:	add	r3, pc, r3
   191e4:	stm	sp, {r2, r3}
   191e8:	ldr	r3, [sl, #40]	; 0x28
   191ec:	ldr	r8, [pc, #172]	; 192a0 <fputs@plt+0x1498c>
   191f0:	str	r3, [sp, #8]
   191f4:	bl	62088 <fputs@plt+0x5d774>
   191f8:	add	r8, pc, r8
   191fc:	vmov	d7, r0, r1
   19200:	mov	r0, r4
   19204:	mov	r1, r5
   19208:	vmul.f64	d8, d7, d8
   1920c:	bl	62088 <fputs@plt+0x5d774>
   19210:	ldrd	r2, [sp, #56]	; 0x38
   19214:	strd	r4, [sp, #32]
   19218:	strd	r2, [sp, #24]
   1921c:	mov	r2, r8
   19220:	mov	r3, #3136	; 0xc40
   19224:	vmov	d7, r0, r1
   19228:	mov	r0, #7
   1922c:	mov	r1, #0
   19230:	vdiv.f64	d8, d8, d7
   19234:	vstr	d8, [sp, #16]
   19238:	bl	5ae90 <fputs@plt+0x5657c>
   1923c:	mov	r0, #1
   19240:	b	18fa4 <fputs@plt+0x14690>
   19244:	ldrd	r6, [sp, #56]	; 0x38
   19248:	orrs	r7, r6, r7
   1924c:	bne	19078 <fputs@plt+0x14764>
   19250:	b	18fa0 <fputs@plt+0x1468c>
   19254:	ldr	r0, [pc, #72]	; 192a4 <fputs@plt+0x14990>
   19258:	movw	r2, #3103	; 0xc1f
   1925c:	ldr	r1, [pc, #68]	; 192a8 <fputs@plt+0x14994>
   19260:	ldr	r3, [pc, #68]	; 192ac <fputs@plt+0x14998>
   19264:	add	r0, pc, r0
   19268:	add	r1, pc, r1
   1926c:	add	r3, pc, r3
   19270:	bl	5ac34 <fputs@plt+0x56320>
   19274:	nop	{0}
   19278:	andeq	r0, r0, r0
   1927c:	subsmi	r0, r9, r0
   19280:	andeq	sp, r4, r0, lsr r5
   19284:	andeq	sp, r4, r0, asr fp
   19288:	andeq	sp, r4, r0, asr r5
   1928c:	muleq	r4, r8, r4
   19290:	andeq	sp, r4, r0, lsl #21
   19294:			; <UNDEFINED> instruction: 0x0004d4b8
   19298:	andeq	sp, r4, r4, lsl #8
   1929c:	andeq	sp, r4, ip, lsr #21
   192a0:	andeq	sp, r4, r4, lsr #8
   192a4:	muleq	r5, r0, r3
   192a8:			; <UNDEFINED> instruction: 0x0004d3b4
   192ac:	andeq	sp, r4, ip, lsl #29
   192b0:	ldr	r3, [pc, #1512]	; 198a0 <fputs@plt+0x14f8c>
   192b4:	ldr	r2, [pc, #1512]	; 198a4 <fputs@plt+0x14f90>
   192b8:	add	r3, pc, r3
   192bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192c0:	vpush	{d8-d9}
   192c4:	subs	r4, r0, #0
   192c8:	ldr	r2, [r3, r2]
   192cc:	sub	sp, sp, #604	; 0x25c
   192d0:	ldr	r3, [r2]
   192d4:	str	r2, [sp, #132]	; 0x84
   192d8:	str	r3, [sp, #596]	; 0x254
   192dc:	beq	19870 <fputs@plt+0x14f5c>
   192e0:	ldr	r3, [r4, #160]	; 0xa0
   192e4:	add	r2, sp, #320	; 0x140
   192e8:	ldr	r7, [r4, #40]	; 0x28
   192ec:	str	r2, [sp]
   192f0:	ldr	r1, [r3, #28]
   192f4:	ldr	r2, [r3, #32]
   192f8:	ldr	r0, [r3, #24]
   192fc:	ldr	r3, [r3, #36]	; 0x24
   19300:	str	r7, [sp, #136]	; 0x88
   19304:	bl	49e78 <fputs@plt+0x45564>
   19308:	ldr	r3, [r4, #160]	; 0xa0
   1930c:	add	r2, sp, #356	; 0x164
   19310:	str	r2, [sp]
   19314:	ldr	r1, [r3, #44]	; 0x2c
   19318:	ldr	r2, [r3, #48]	; 0x30
   1931c:	str	r0, [sp, #128]	; 0x80
   19320:	ldr	r0, [r3, #40]	; 0x28
   19324:	ldr	r3, [r3, #52]	; 0x34
   19328:	bl	49e78 <fputs@plt+0x45564>
   1932c:	ldr	r3, [r4, #160]	; 0xa0
   19330:	add	r2, sp, #392	; 0x188
   19334:	str	r2, [sp]
   19338:	ldr	r1, [r3, #60]	; 0x3c
   1933c:	ldr	r2, [r3, #64]	; 0x40
   19340:	str	r0, [sp, #140]	; 0x8c
   19344:	ldr	r0, [r3, #56]	; 0x38
   19348:	ldr	r3, [r3, #68]	; 0x44
   1934c:	bl	49e78 <fputs@plt+0x45564>
   19350:	ldr	r3, [r4, #160]	; 0xa0
   19354:	add	r2, sp, #428	; 0x1ac
   19358:	str	r2, [sp]
   1935c:	ldr	r1, [r3, #76]	; 0x4c
   19360:	ldr	r2, [r3, #80]	; 0x50
   19364:	str	r0, [sp, #144]	; 0x90
   19368:	ldr	r0, [r3, #72]	; 0x48
   1936c:	ldr	r3, [r3, #84]	; 0x54
   19370:	bl	49e78 <fputs@plt+0x45564>
   19374:	ldr	r1, [r4, #160]	; 0xa0
   19378:	ldrb	r3, [r1, #16]
   1937c:	cmp	r3, #0
   19380:	str	r0, [sp, #148]	; 0x94
   19384:	bne	19664 <fputs@plt+0x14d50>
   19388:	ldr	r7, [pc, #1304]	; 198a8 <fputs@plt+0x14f94>
   1938c:	add	r7, pc, r7
   19390:	str	r7, [sp, #204]	; 0xcc
   19394:	ldr	r3, [r1, #8]
   19398:	tst	r3, #1
   1939c:	beq	1968c <fputs@plt+0x14d78>
   193a0:	ldr	ip, [pc, #1284]	; 198ac <fputs@plt+0x14f98>
   193a4:	add	ip, pc, ip
   193a8:	str	ip, [sp, #180]	; 0xb4
   193ac:	bics	ip, r3, #1
   193b0:	beq	196a0 <fputs@plt+0x14d8c>
   193b4:	ldr	r3, [r1, #12]
   193b8:	ldr	r7, [pc, #1264]	; 198b0 <fputs@plt+0x14f9c>
   193bc:	tst	r3, #1
   193c0:	add	r7, pc, r7
   193c4:	str	r7, [sp, #184]	; 0xb8
   193c8:	beq	196b8 <fputs@plt+0x14da4>
   193cc:	ldr	r7, [pc, #1248]	; 198b4 <fputs@plt+0x14fa0>
   193d0:	tst	r3, #2
   193d4:	add	r7, pc, r7
   193d8:	str	r7, [sp, #188]	; 0xbc
   193dc:	beq	196cc <fputs@plt+0x14db8>
   193e0:	ldr	r7, [pc, #1232]	; 198b8 <fputs@plt+0x14fa4>
   193e4:	bics	lr, r3, #3
   193e8:	add	r7, pc, r7
   193ec:	str	r7, [sp, #192]	; 0xc0
   193f0:	beq	196e0 <fputs@plt+0x14dcc>
   193f4:	ldr	r7, [pc, #1216]	; 198bc <fputs@plt+0x14fa8>
   193f8:	add	r7, pc, r7
   193fc:	str	r7, [sp, #196]	; 0xc4
   19400:	ldr	r5, [r1, #128]	; 0x80
   19404:	mov	r0, r4
   19408:	ldr	ip, [r1, #132]	; 0x84
   1940c:	mov	r2, #0
   19410:	ldr	r7, [r1, #88]	; 0x58
   19414:	mov	r3, #0
   19418:	ldr	r6, [r1, #112]	; 0x70
   1941c:	lsr	r5, r5, #4
   19420:	ldr	lr, [r1, #116]	; 0x74
   19424:	orr	r5, r5, ip, lsl #28
   19428:	str	r7, [sp, #152]	; 0x98
   1942c:	lsr	ip, ip, #4
   19430:	ldr	r7, [r1, #96]	; 0x60
   19434:	lsr	r6, r6, #4
   19438:	str	ip, [sp, #172]	; 0xac
   1943c:	orr	r6, r6, lr, lsl #28
   19440:	ldr	ip, [r1, #92]	; 0x5c
   19444:	lsr	lr, lr, #4
   19448:	ldr	r1, [r1, #100]	; 0x64
   1944c:	str	lr, [sp, #168]	; 0xa8
   19450:	str	ip, [sp, #156]	; 0x9c
   19454:	str	r7, [sp, #160]	; 0xa0
   19458:	str	r1, [sp, #164]	; 0xa4
   1945c:	bl	18f68 <fputs@plt+0x14654>
   19460:	cmp	r0, #0
   19464:	beq	196f0 <fputs@plt+0x14ddc>
   19468:	ldr	ip, [pc, #1104]	; 198c0 <fputs@plt+0x14fac>
   1946c:	add	ip, pc, ip
   19470:	str	ip, [sp, #200]	; 0xc8
   19474:	ldr	ip, [r4, #160]	; 0xa0
   19478:	add	r0, sp, #464	; 0x1d0
   1947c:	mov	r1, #42	; 0x2a
   19480:	ldr	r7, [ip, #168]	; 0xa8
   19484:	ldr	r2, [ip, #184]	; 0xb8
   19488:	ldr	r3, [ip, #188]	; 0xbc
   1948c:	str	r7, [sp, #176]	; 0xb0
   19490:	ldr	r9, [ip, #172]	; 0xac
   19494:	ldr	r8, [ip, #160]	; 0xa0
   19498:	ldr	r7, [ip, #164]	; 0xa4
   1949c:	bl	559c8 <fputs@plt+0x510b4>
   194a0:	cmp	r0, #0
   194a4:	movne	fp, r0
   194a8:	beq	19838 <fputs@plt+0x14f24>
   194ac:	ldr	r3, [r4, #160]	; 0xa0
   194b0:	add	r0, sp, #508	; 0x1fc
   194b4:	mov	r1, #42	; 0x2a
   194b8:	ldr	r2, [r3, #192]	; 0xc0
   194bc:	ldr	r3, [r3, #196]	; 0xc4
   194c0:	bl	559c8 <fputs@plt+0x510b4>
   194c4:	cmp	r0, #0
   194c8:	movne	sl, r0
   194cc:	beq	19844 <fputs@plt+0x14f30>
   194d0:	ldr	ip, [r4, #160]	; 0xa0
   194d4:	mov	r2, #1000	; 0x3e8
   194d8:	mov	r3, #0
   194dc:	mov	r1, #42	; 0x2a
   194e0:	add	r0, sp, #552	; 0x228
   194e4:	ldr	lr, [ip, #200]	; 0xc8
   194e8:	ldr	ip, [ip, #204]	; 0xcc
   194ec:	strd	r2, [sp]
   194f0:	mov	r2, lr
   194f4:	mov	r3, ip
   194f8:	bl	55a38 <fputs@plt+0x51124>
   194fc:	ldr	lr, [sp, #140]	; 0x8c
   19500:	ldr	ip, [r4, #160]	; 0xa0
   19504:	ldr	r1, [sp, #144]	; 0x90
   19508:	str	lr, [sp]
   1950c:	ldr	lr, [sp, #148]	; 0x94
   19510:	str	r1, [sp, #4]
   19514:	ldr	r1, [sp, #204]	; 0xcc
   19518:	str	lr, [sp, #8]
   1951c:	ldr	lr, [sp, #180]	; 0xb4
   19520:	str	r1, [sp, #12]
   19524:	ldr	r1, [sp, #184]	; 0xb8
   19528:	str	lr, [sp, #16]
   1952c:	ldr	lr, [sp, #188]	; 0xbc
   19530:	str	r1, [sp, #20]
   19534:	ldr	r1, [sp, #192]	; 0xc0
   19538:	str	lr, [sp, #24]
   1953c:	ldr	lr, [sp, #196]	; 0xc4
   19540:	str	r1, [sp, #28]
   19544:	ldr	r1, [sp, #152]	; 0x98
   19548:	str	lr, [sp, #32]
   1954c:	ldr	lr, [sp, #156]	; 0x9c
   19550:	str	r1, [sp, #40]	; 0x28
   19554:	ldr	r1, [sp, #160]	; 0xa0
   19558:	str	lr, [sp, #44]	; 0x2c
   1955c:	ldr	lr, [sp, #164]	; 0xa4
   19560:	str	r1, [sp, #48]	; 0x30
   19564:	ldr	r1, [sp, #168]	; 0xa8
   19568:	str	lr, [sp, #52]	; 0x34
   1956c:	ldr	lr, [sp, #172]	; 0xac
   19570:	ldr	r2, [sp, #136]	; 0x88
   19574:	ldr	r3, [sp, #128]	; 0x80
   19578:	str	r1, [sp, #60]	; 0x3c
   1957c:	str	r5, [sp, #64]	; 0x40
   19580:	str	r6, [sp, #56]	; 0x38
   19584:	str	lr, [sp, #68]	; 0x44
   19588:	ldr	r1, [sp, #200]	; 0xc8
   1958c:	ldr	lr, [sp, #176]	; 0xb0
   19590:	str	r0, [sp, #104]	; 0x68
   19594:	mov	r0, #1
   19598:	str	r1, [sp, #72]	; 0x48
   1959c:	str	lr, [sp, #80]	; 0x50
   195a0:	str	r9, [sp, #84]	; 0x54
   195a4:	str	r8, [sp, #88]	; 0x58
   195a8:	str	r7, [sp, #92]	; 0x5c
   195ac:	str	fp, [sp, #96]	; 0x60
   195b0:	str	sl, [sp, #100]	; 0x64
   195b4:	ldr	r5, [ip, #144]	; 0x90
   195b8:	ldr	lr, [ip, #148]	; 0x94
   195bc:	ldr	r1, [pc, #768]	; 198c4 <fputs@plt+0x14fb0>
   195c0:	str	r5, [sp, #112]	; 0x70
   195c4:	str	lr, [sp, #116]	; 0x74
   195c8:	add	r1, pc, r1
   195cc:	ldr	lr, [ip, #152]	; 0x98
   195d0:	ldr	ip, [ip, #156]	; 0x9c
   195d4:	str	lr, [sp, #120]	; 0x78
   195d8:	str	ip, [sp, #124]	; 0x7c
   195dc:	bl	3f78 <__printf_chk@plt>
   195e0:	ldr	r5, [r4, #160]	; 0xa0
   195e4:	ldr	r2, [r5, #88]	; 0x58
   195e8:	ldr	r3, [r5, #92]	; 0x5c
   195ec:	cmp	r3, #0
   195f0:	cmpeq	r2, #215	; 0xd7
   195f4:	bhi	19700 <fputs@plt+0x14dec>
   195f8:	ldr	r1, [r4]
   195fc:	mov	r0, #3
   19600:	add	r2, sp, #208	; 0xd0
   19604:	bl	40d4 <__fxstat64@plt>
   19608:	cmp	r0, #0
   1960c:	blt	19644 <fputs@plt+0x14d30>
   19610:	ldr	r3, [sp, #276]	; 0x114
   19614:	mov	r1, #8
   19618:	ldr	r2, [sp, #272]	; 0x110
   1961c:	add	r0, sp, #312	; 0x138
   19620:	lsl	r3, r3, #9
   19624:	orr	r3, r3, r2, lsr #23
   19628:	lsl	r2, r2, #9
   1962c:	bl	51a74 <fputs@plt+0x4d160>
   19630:	ldr	r1, [pc, #656]	; 198c8 <fputs@plt+0x14fb4>
   19634:	add	r1, pc, r1
   19638:	mov	r2, r0
   1963c:	mov	r0, #1
   19640:	bl	3f78 <__printf_chk@plt>
   19644:	ldr	r7, [sp, #132]	; 0x84
   19648:	ldr	r2, [sp, #596]	; 0x254
   1964c:	ldr	r3, [r7]
   19650:	cmp	r2, r3
   19654:	bne	19890 <fputs@plt+0x14f7c>
   19658:	add	sp, sp, #604	; 0x25c
   1965c:	vpop	{d8-d9}
   19660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19664:	cmp	r3, #1
   19668:	beq	19850 <fputs@plt+0x14f3c>
   1966c:	cmp	r3, #2
   19670:	beq	19860 <fputs@plt+0x14f4c>
   19674:	ldr	r3, [r1, #8]
   19678:	ldr	r7, [pc, #588]	; 198cc <fputs@plt+0x14fb8>
   1967c:	tst	r3, #1
   19680:	add	r7, pc, r7
   19684:	str	r7, [sp, #204]	; 0xcc
   19688:	bne	193a0 <fputs@plt+0x14a8c>
   1968c:	ldr	r7, [pc, #572]	; 198d0 <fputs@plt+0x14fbc>
   19690:	bics	ip, r3, #1
   19694:	add	r7, pc, r7
   19698:	str	r7, [sp, #180]	; 0xb4
   1969c:	bne	193b4 <fputs@plt+0x14aa0>
   196a0:	ldr	r3, [r1, #12]
   196a4:	ldr	ip, [pc, #552]	; 198d4 <fputs@plt+0x14fc0>
   196a8:	tst	r3, #1
   196ac:	add	ip, pc, ip
   196b0:	str	ip, [sp, #184]	; 0xb8
   196b4:	bne	193cc <fputs@plt+0x14ab8>
   196b8:	ldr	ip, [pc, #536]	; 198d8 <fputs@plt+0x14fc4>
   196bc:	tst	r3, #2
   196c0:	add	ip, pc, ip
   196c4:	str	ip, [sp, #188]	; 0xbc
   196c8:	bne	193e0 <fputs@plt+0x14acc>
   196cc:	ldr	ip, [pc, #520]	; 198dc <fputs@plt+0x14fc8>
   196d0:	bics	lr, r3, #3
   196d4:	add	ip, pc, ip
   196d8:	str	ip, [sp, #192]	; 0xc0
   196dc:	bne	193f4 <fputs@plt+0x14ae0>
   196e0:	ldr	ip, [pc, #504]	; 198e0 <fputs@plt+0x14fcc>
   196e4:	add	ip, pc, ip
   196e8:	str	ip, [sp, #196]	; 0xc4
   196ec:	b	19400 <fputs@plt+0x14aec>
   196f0:	ldr	r7, [pc, #492]	; 198e4 <fputs@plt+0x14fd0>
   196f4:	add	r7, pc, r7
   196f8:	str	r7, [sp, #200]	; 0xc8
   196fc:	b	19474 <fputs@plt+0x14b60>
   19700:	ldr	r0, [r5, #208]	; 0xd0
   19704:	vldr	d8, [pc, #396]	; 19898 <fputs@plt+0x14f84>
   19708:	ldr	r1, [r5, #212]	; 0xd4
   1970c:	bl	62088 <fputs@plt+0x5d774>
   19710:	ldr	r3, [r5, #112]	; 0x70
   19714:	ldr	ip, [r5, #116]	; 0x74
   19718:	ldr	r7, [r5, #208]	; 0xd0
   1971c:	lsr	r3, r3, #4
   19720:	ldr	r6, [r5, #212]	; 0xd4
   19724:	ldr	r5, [pc, #444]	; 198e8 <fputs@plt+0x14fd4>
   19728:	add	r5, pc, r5
   1972c:	vmov	d7, r0, r1
   19730:	orr	r0, r3, ip, lsl #28
   19734:	lsr	r1, ip, #4
   19738:	vmul.f64	d9, d7, d8
   1973c:	bl	62088 <fputs@plt+0x5d774>
   19740:	mov	r2, r7
   19744:	mov	r3, r6
   19748:	vmov	d7, r0, r1
   1974c:	mov	r1, r5
   19750:	mov	r0, #1
   19754:	vdiv.f64	d9, d9, d7
   19758:	vstr	d9, [sp]
   1975c:	bl	3f78 <__printf_chk@plt>
   19760:	ldr	r5, [r4, #160]	; 0xa0
   19764:	ldr	r2, [r5, #88]	; 0x58
   19768:	ldr	r3, [r5, #92]	; 0x5c
   1976c:	cmp	r3, #0
   19770:	cmpeq	r2, #223	; 0xdf
   19774:	bls	195f8 <fputs@plt+0x14ce4>
   19778:	ldr	r0, [r5, #216]	; 0xd8
   1977c:	ldr	r1, [r5, #220]	; 0xdc
   19780:	bl	62088 <fputs@plt+0x5d774>
   19784:	ldr	r3, [r5, #128]	; 0x80
   19788:	ldr	ip, [r5, #132]	; 0x84
   1978c:	ldr	r7, [r5, #216]	; 0xd8
   19790:	lsr	r3, r3, #4
   19794:	ldr	r6, [r5, #220]	; 0xdc
   19798:	ldr	r5, [pc, #332]	; 198ec <fputs@plt+0x14fd8>
   1979c:	add	r5, pc, r5
   197a0:	vmov	d7, r0, r1
   197a4:	orr	r0, r3, ip, lsl #28
   197a8:	lsr	r1, ip, #4
   197ac:	vmul.f64	d8, d7, d8
   197b0:	bl	62088 <fputs@plt+0x5d774>
   197b4:	mov	r2, r7
   197b8:	mov	r3, r6
   197bc:	vmov	d7, r0, r1
   197c0:	mov	r1, r5
   197c4:	mov	r0, #1
   197c8:	vdiv.f64	d8, d8, d7
   197cc:	vstr	d8, [sp]
   197d0:	bl	3f78 <__printf_chk@plt>
   197d4:	ldr	ip, [r4, #160]	; 0xa0
   197d8:	ldr	r2, [ip, #88]	; 0x58
   197dc:	ldr	r3, [ip, #92]	; 0x5c
   197e0:	cmp	r3, #0
   197e4:	cmpeq	r2, #231	; 0xe7
   197e8:	bls	195f8 <fputs@plt+0x14ce4>
   197ec:	ldr	r1, [pc, #252]	; 198f0 <fputs@plt+0x14fdc>
   197f0:	mov	r0, #1
   197f4:	ldr	r2, [ip, #224]	; 0xe0
   197f8:	ldr	r3, [ip, #228]	; 0xe4
   197fc:	add	r1, pc, r1
   19800:	bl	3f78 <__printf_chk@plt>
   19804:	ldr	ip, [r4, #160]	; 0xa0
   19808:	ldr	r2, [ip, #88]	; 0x58
   1980c:	ldr	r3, [ip, #92]	; 0x5c
   19810:	cmp	r3, #0
   19814:	cmpeq	r2, #239	; 0xef
   19818:	bls	195f8 <fputs@plt+0x14ce4>
   1981c:	ldr	r1, [pc, #208]	; 198f4 <fputs@plt+0x14fe0>
   19820:	mov	r0, #1
   19824:	ldr	r2, [ip, #232]	; 0xe8
   19828:	add	r1, pc, r1
   1982c:	ldr	r3, [ip, #236]	; 0xec
   19830:	bl	3f78 <__printf_chk@plt>
   19834:	b	195f8 <fputs@plt+0x14ce4>
   19838:	ldr	fp, [pc, #184]	; 198f8 <fputs@plt+0x14fe4>
   1983c:	add	fp, pc, fp
   19840:	b	194ac <fputs@plt+0x14b98>
   19844:	ldr	sl, [pc, #176]	; 198fc <fputs@plt+0x14fe8>
   19848:	add	sl, pc, sl
   1984c:	b	194d0 <fputs@plt+0x14bbc>
   19850:	ldr	ip, [pc, #168]	; 19900 <fputs@plt+0x14fec>
   19854:	add	ip, pc, ip
   19858:	str	ip, [sp, #204]	; 0xcc
   1985c:	b	19394 <fputs@plt+0x14a80>
   19860:	ldr	ip, [pc, #156]	; 19904 <fputs@plt+0x14ff0>
   19864:	add	ip, pc, ip
   19868:	str	ip, [sp, #204]	; 0xcc
   1986c:	b	19394 <fputs@plt+0x14a80>
   19870:	ldr	r0, [pc, #144]	; 19908 <fputs@plt+0x14ff4>
   19874:	movw	r2, #2476	; 0x9ac
   19878:	ldr	r1, [pc, #140]	; 1990c <fputs@plt+0x14ff8>
   1987c:	ldr	r3, [pc, #140]	; 19910 <fputs@plt+0x14ffc>
   19880:	add	r0, pc, r0
   19884:	add	r1, pc, r1
   19888:	add	r3, pc, r3
   1988c:	bl	5ac34 <fputs@plt+0x56320>
   19890:	bl	453c <__stack_chk_fail@plt>
   19894:	nop	{0}
   19898:	andeq	r0, r0, r0
   1989c:	subsmi	r0, r9, r0
   198a0:	ldrdeq	r2, [r7], -r8
   198a4:	andeq	r0, r0, r0, lsr r4
   198a8:	andeq	sp, r4, r4, ror #18
   198ac:	andeq	sp, r4, r8, ror #18
   198b0:	andeq	sp, r4, r4, asr r9
   198b4:	andeq	sp, r4, r8, asr #18
   198b8:	andeq	sp, r4, r4, asr #18
   198bc:	andeq	sp, r4, ip, lsl r9
   198c0:	ldrdeq	sp, [r4], -r0
   198c4:	andeq	sp, r4, r4, lsl #15
   198c8:	andeq	sp, r4, ip, asr r9
   198cc:	andeq	sp, r4, r8, ror r6
   198d0:	andeq	r9, r4, r8, lsr pc
   198d4:	andeq	r9, r4, r0, lsr #30
   198d8:	andeq	r9, r4, ip, lsl #30
   198dc:	strdeq	r9, [r4], -r8
   198e0:	andeq	r9, r4, r8, ror #29
   198e4:	andeq	sp, r4, ip, asr #12
   198e8:	ldrdeq	sp, [r4], -r0
   198ec:	muleq	r4, r0, r7
   198f0:	andeq	sp, r4, r4, ror #14
   198f4:	andeq	sp, r4, ip, asr #14
   198f8:	andeq	sp, r4, r8, lsl #10
   198fc:	strdeq	sp, [r4], -ip
   19900:	muleq	r4, r4, r4
   19904:	muleq	r4, ip, r4
   19908:	andeq	r8, r5, r4, ror sp
   1990c:	muleq	r4, r8, sp
   19910:	andeq	ip, r4, ip, ror #25
   19914:	ldr	r3, [pc, #300]	; 19a48 <fputs@plt+0x15134>
   19918:	ldr	r2, [pc, #300]	; 19a4c <fputs@plt+0x15138>
   1991c:	add	r3, pc, r3
   19920:	push	{r4, r5, r6, r7, r8, r9, lr}
   19924:	sub	sp, sp, #44	; 0x2c
   19928:	ldr	r6, [r3, r2]
   1992c:	mov	r7, r0
   19930:	ldrb	r9, [r0, #48]	; 0x30
   19934:	mov	r8, r1
   19938:	ldr	r3, [r6]
   1993c:	cmp	r9, #0
   19940:	str	r3, [sp, #36]	; 0x24
   19944:	beq	19954 <fputs@plt+0x15040>
   19948:	ldrb	r3, [r1, #48]	; 0x30
   1994c:	cmp	r3, #0
   19950:	bne	199cc <fputs@plt+0x150b8>
   19954:	ldrd	r4, [r7, #16]
   19958:	ldrd	r2, [r8, #16]
   1995c:	cmp	r5, r3
   19960:	cmpeq	r4, r2
   19964:	bcc	19a3c <fputs@plt+0x15128>
   19968:	bhi	19a20 <fputs@plt+0x1510c>
   1996c:	cmp	r9, #0
   19970:	bne	19998 <fputs@plt+0x15084>
   19974:	ldr	r2, [sp, #36]	; 0x24
   19978:	ldr	r3, [r6]
   1997c:	cmp	r2, r3
   19980:	bne	19a44 <fputs@plt+0x15130>
   19984:	ldr	r0, [r7, #8]
   19988:	ldr	r1, [r8, #8]
   1998c:	add	sp, sp, #44	; 0x2c
   19990:	pop	{r4, r5, r6, r7, r8, r9, lr}
   19994:	b	489c <strcmp@plt>
   19998:	ldrb	r3, [r8, #48]	; 0x30
   1999c:	cmp	r3, #0
   199a0:	beq	19974 <fputs@plt+0x15060>
   199a4:	ldr	r2, [sp, #36]	; 0x24
   199a8:	ldr	r3, [r6]
   199ac:	cmp	r2, r3
   199b0:	bne	19a44 <fputs@plt+0x15130>
   199b4:	add	r0, r7, #24
   199b8:	add	r1, r8, #24
   199bc:	mov	r2, #16
   199c0:	add	sp, sp, #44	; 0x2c
   199c4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   199c8:	b	3e7c <memcmp@plt>
   199cc:	add	r2, r0, #24
   199d0:	add	ip, r1, #24
   199d4:	ldm	r2, {r0, r1, r2, r3}
   199d8:	stm	sp, {r0, r1, r2, r3}
   199dc:	ldm	ip, {r0, r1, r2, r3}
   199e0:	add	ip, sp, #16
   199e4:	stm	ip, {r0, r1, r2, r3}
   199e8:	mov	r0, sp
   199ec:	mov	r1, ip
   199f0:	mov	r2, #16
   199f4:	bl	3e7c <memcmp@plt>
   199f8:	cmp	r0, #0
   199fc:	bne	19954 <fputs@plt+0x15040>
   19a00:	ldrd	r0, [r7, #40]	; 0x28
   19a04:	ldrd	r2, [r8, #40]	; 0x28
   19a08:	cmp	r1, r3
   19a0c:	cmpeq	r0, r2
   19a10:	bcc	19a3c <fputs@plt+0x15128>
   19a14:	movls	r0, #0
   19a18:	movhi	r0, #1
   19a1c:	b	19a24 <fputs@plt+0x15110>
   19a20:	mov	r0, #1
   19a24:	ldr	r2, [sp, #36]	; 0x24
   19a28:	ldr	r3, [r6]
   19a2c:	cmp	r2, r3
   19a30:	bne	19a44 <fputs@plt+0x15130>
   19a34:	add	sp, sp, #44	; 0x2c
   19a38:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19a3c:	mvn	r0, #0
   19a40:	b	19a24 <fputs@plt+0x15110>
   19a44:	bl	453c <__stack_chk_fail@plt>
   19a48:	andeq	r2, r7, r4, ror r2
   19a4c:	andeq	r0, r0, r0, lsr r4
   19a50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a54:	sub	sp, sp, #452	; 0x1c4
   19a58:	ldr	ip, [pc, #2820]	; 1a564 <fputs@plt+0x15c50>
   19a5c:	cmp	r0, #0
   19a60:	ldr	r1, [pc, #2816]	; 1a568 <fputs@plt+0x15c54>
   19a64:	mov	r6, #0
   19a68:	ldr	r4, [sp, #496]	; 0x1f0
   19a6c:	add	ip, pc, ip
   19a70:	strd	r2, [sp, #96]	; 0x60
   19a74:	str	r0, [sp, #128]	; 0x80
   19a78:	mov	r3, ip
   19a7c:	str	r4, [sp, #136]	; 0x88
   19a80:	ldr	r1, [ip, r1]
   19a84:	ldrb	r5, [sp, #500]	; 0x1f4
   19a88:	str	r6, [sp, #168]	; 0xa8
   19a8c:	ldr	r3, [r1]
   19a90:	str	r1, [sp, #132]	; 0x84
   19a94:	str	r5, [sp, #112]	; 0x70
   19a98:	str	r6, [sp, #172]	; 0xac
   19a9c:	str	r3, [sp, #444]	; 0x1bc
   19aa0:	beq	1a4e0 <fputs@plt+0x15bcc>
   19aa4:	ldr	sl, [sp, #96]	; 0x60
   19aa8:	ldr	fp, [sp, #100]	; 0x64
   19aac:	ldr	r5, [sp, #488]	; 0x1e8
   19ab0:	orrs	sl, sl, fp
   19ab4:	ldr	sl, [sp, #492]	; 0x1ec
   19ab8:	movne	r4, #0
   19abc:	moveq	r4, #1
   19ac0:	orrs	r5, r5, sl
   19ac4:	str	r4, [sp, #108]	; 0x6c
   19ac8:	movne	r0, #0
   19acc:	andeq	r0, r4, #1
   19ad0:	cmp	r0, #0
   19ad4:	bne	19d7c <fputs@plt+0x15468>
   19ad8:	add	r2, sp, #512	; 0x200
   19adc:	ldrd	r2, [r2, #-24]	; 0xffffffe8
   19ae0:	orrs	r3, r2, r3
   19ae4:	bne	19d9c <fputs@plt+0x15488>
   19ae8:	add	sl, sp, #512	; 0x200
   19aec:	mov	r4, #0
   19af0:	mov	r5, #0
   19af4:	strd	r4, [sp, #120]	; 0x78
   19af8:	strd	r4, [sl, #-24]	; 0xffffffe8
   19afc:	ldr	r0, [sp, #128]	; 0x80
   19b00:	bl	3e70 <opendir@plt>
   19b04:	subs	r4, r0, #0
   19b08:	beq	1a0f4 <fputs@plt+0x157e0>
   19b0c:	mov	sl, #0
   19b10:	mov	fp, #0
   19b14:	strd	sl, [sp, #88]	; 0x58
   19b18:	bl	48cc <__errno_location@plt>
   19b1c:	strd	sl, [sp, #80]	; 0x50
   19b20:	mov	r5, #0
   19b24:	ldr	fp, [sp, #92]	; 0x5c
   19b28:	movw	r7, #65264	; 0xfef0
   19b2c:	ldr	sl, [pc, #2616]	; 1a56c <fputs@plt+0x15c58>
   19b30:	movt	r7, #65535	; 0xffff
   19b34:	ldr	r9, [sp, #88]	; 0x58
   19b38:	str	fp, [sp, #28]
   19b3c:	add	sl, pc, sl
   19b40:	ldr	fp, [pc, #2600]	; 1a570 <fputs@plt+0x15c5c>
   19b44:	str	r5, [sp, #40]	; 0x28
   19b48:	add	fp, pc, fp
   19b4c:	str	sl, [sp, #116]	; 0x74
   19b50:	str	fp, [sp, #140]	; 0x8c
   19b54:	ldr	r5, [pc, #2584]	; 1a574 <fputs@plt+0x15c60>
   19b58:	ldr	sl, [pc, #2584]	; 1a578 <fputs@plt+0x15c64>
   19b5c:	ldr	fp, [pc, #2584]	; 1a57c <fputs@plt+0x15c68>
   19b60:	add	r5, pc, r5
   19b64:	add	sl, pc, sl
   19b68:	str	r5, [sp, #144]	; 0x90
   19b6c:	add	fp, pc, fp
   19b70:	str	sl, [sp, #148]	; 0x94
   19b74:	str	fp, [sp, #152]	; 0x98
   19b78:	mov	r8, r0
   19b7c:	add	ip, sp, #448	; 0x1c0
   19b80:	ldr	r5, [sp, #28]
   19b84:	add	r2, ip, r7
   19b88:	mov	r3, #4
   19b8c:	add	r3, r2, r3
   19b90:	mov	r0, r4
   19b94:	mov	r2, #0
   19b98:	str	r2, [r8]
   19b9c:	str	r9, [ip, r7]
   19ba0:	str	r5, [r3]
   19ba4:	bl	4710 <readdir64@plt>
   19ba8:	subs	r6, r0, #0
   19bac:	beq	19dc4 <fputs@plt+0x154b0>
   19bb0:	mov	r0, r4
   19bb4:	add	r5, r6, #19
   19bb8:	bl	4440 <dirfd@plt>
   19bbc:	mov	r3, #256	; 0x100
   19bc0:	mov	r2, r5
   19bc4:	str	r3, [sp]
   19bc8:	add	r3, sp, #224	; 0xe0
   19bcc:	mov	r1, r0
   19bd0:	mov	r0, #3
   19bd4:	bl	4854 <__fxstatat64@plt>
   19bd8:	cmp	r0, #0
   19bdc:	blt	19b7c <fputs@plt+0x15268>
   19be0:	ldr	r3, [sp, #240]	; 0xf0
   19be4:	and	r3, r3, #61440	; 0xf000
   19be8:	cmp	r3, #32768	; 0x8000
   19bec:	bne	19b7c <fputs@plt+0x15268>
   19bf0:	mov	r0, r5
   19bf4:	bl	42a8 <strlen@plt>
   19bf8:	ldr	r1, [sp, #116]	; 0x74
   19bfc:	mov	sl, r0
   19c00:	mov	r0, r5
   19c04:	bl	4e988 <fputs@plt+0x4a074>
   19c08:	cmp	r0, #0
   19c0c:	beq	19ffc <fputs@plt+0x156e8>
   19c10:	cmp	sl, #74	; 0x4a
   19c14:	bls	19b7c <fputs@plt+0x15268>
   19c18:	add	r3, r6, sl
   19c1c:	ldrb	r2, [r3, #-6]
   19c20:	cmp	r2, #45	; 0x2d
   19c24:	bne	19b7c <fputs@plt+0x15268>
   19c28:	ldrb	r1, [r3, #-23]	; 0xffffffe9
   19c2c:	sub	r2, r3, #26
   19c30:	cmp	r1, #45	; 0x2d
   19c34:	bne	19b7c <fputs@plt+0x15268>
   19c38:	ldrb	r3, [r3, #-56]	; 0xffffffc8
   19c3c:	cmp	r3, #64	; 0x40
   19c40:	bne	19b7c <fputs@plt+0x15268>
   19c44:	mov	r0, r5
   19c48:	str	r2, [sp, #44]	; 0x2c
   19c4c:	bl	480c <__strdup@plt>
   19c50:	ldr	r2, [sp, #44]	; 0x2c
   19c54:	subs	fp, r0, #0
   19c58:	beq	1a518 <fputs@plt+0x15c04>
   19c5c:	add	r0, r6, sl
   19c60:	mov	r3, #0
   19c64:	sub	r0, r0, #55	; 0x37
   19c68:	strb	r3, [r2, #3]
   19c6c:	add	r1, sp, #208	; 0xd0
   19c70:	bl	49f0c <fputs@plt+0x455f8>
   19c74:	cmp	r0, #0
   19c78:	blt	19d70 <fputs@plt+0x1545c>
   19c7c:	ldr	r1, [pc, #2300]	; 1a580 <fputs@plt+0x15c6c>
   19c80:	add	r0, r6, sl
   19c84:	sub	r0, r0, #22
   19c88:	add	r2, sp, #176	; 0xb0
   19c8c:	add	r1, pc, r1
   19c90:	add	r3, sp, #184	; 0xb8
   19c94:	bl	42b4 <sscanf@plt>
   19c98:	cmp	r0, #2
   19c9c:	bne	19d70 <fputs@plt+0x1545c>
   19ca0:	mov	r5, #1
   19ca4:	str	r5, [sp, #104]	; 0x68
   19ca8:	mov	r0, r4
   19cac:	bl	4440 <dirfd@plt>
   19cb0:	mov	r2, #34816	; 0x8800
   19cb4:	mov	r1, fp
   19cb8:	movt	r2, #8
   19cbc:	bl	41a0 <openat64@plt>
   19cc0:	subs	r6, r0, #0
   19cc4:	blt	1a3b4 <fputs@plt+0x15aa0>
   19cc8:	mov	r0, #3
   19ccc:	mov	r1, r6
   19cd0:	add	r2, sp, #328	; 0x148
   19cd4:	bl	40d4 <__fxstat64@plt>
   19cd8:	cmp	r0, #0
   19cdc:	blt	1a3b4 <fputs@plt+0x15aa0>
   19ce0:	add	sl, sp, #512	; 0x200
   19ce4:	ldrd	r2, [sl, #-136]	; 0xffffff78
   19ce8:	cmp	r2, #240	; 0xf0
   19cec:	sbcs	ip, r3, #0
   19cf0:	movlt	r5, #1
   19cf4:	bge	1a460 <fputs@plt+0x15b4c>
   19cf8:	mov	r0, r6
   19cfc:	bl	4ec84 <fputs@plt+0x4a370>
   19d00:	cmp	r5, #0
   19d04:	beq	1a1c0 <fputs@plt+0x158ac>
   19d08:	mov	r0, r4
   19d0c:	ldr	r6, [sp, #288]	; 0x120
   19d10:	ldr	sl, [sp, #292]	; 0x124
   19d14:	bl	4440 <dirfd@plt>
   19d18:	mov	r1, fp
   19d1c:	mov	r2, #0
   19d20:	bl	4728 <unlinkat@plt>
   19d24:	cmp	r0, #0
   19d28:	blt	1a414 <fputs@plt+0x15b00>
   19d2c:	ldr	lr, [sp, #112]	; 0x70
   19d30:	cmp	lr, #0
   19d34:	moveq	r5, #7
   19d38:	movne	r5, #6
   19d3c:	bl	5b610 <fputs@plt+0x56cfc>
   19d40:	cmp	r5, r0
   19d44:	lsl	sl, sl, #9
   19d48:	orr	r0, sl, r6, lsr #23
   19d4c:	lsl	r6, r6, #9
   19d50:	str	r0, [sp, #164]	; 0xa4
   19d54:	str	r6, [sp, #160]	; 0xa0
   19d58:	ble	1a3c0 <fputs@plt+0x15aac>
   19d5c:	ldrd	r2, [sp, #88]	; 0x58
   19d60:	ldrd	r0, [sp, #160]	; 0xa0
   19d64:	adds	r2, r2, r0
   19d68:	adc	r3, r3, r1
   19d6c:	strd	r2, [sp, #88]	; 0x58
   19d70:	mov	r0, fp
   19d74:	bl	4140 <free@plt>
   19d78:	b	19b7c <fputs@plt+0x15268>
   19d7c:	mov	r0, r6
   19d80:	ldr	fp, [sp, #132]	; 0x84
   19d84:	ldr	r2, [sp, #444]	; 0x1bc
   19d88:	ldr	r3, [fp]
   19d8c:	cmp	r2, r3
   19d90:	bne	1a500 <fputs@plt+0x15bec>
   19d94:	add	sp, sp, #452	; 0x1c4
   19d98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d9c:	bl	557f4 <fputs@plt+0x50ee0>
   19da0:	add	r3, sp, #512	; 0x200
   19da4:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   19da8:	cmp	r3, r1
   19dac:	cmpeq	r2, r0
   19db0:	bcs	19ae8 <fputs@plt+0x151d4>
   19db4:	subs	r2, r0, r2
   19db8:	sbc	r3, r1, r3
   19dbc:	strd	r2, [sp, #120]	; 0x78
   19dc0:	b	19afc <fputs@plt+0x151e8>
   19dc4:	ldr	r6, [r8]
   19dc8:	cmp	r6, #0
   19dcc:	rsbne	r6, r6, #0
   19dd0:	bne	1a110 <fputs@plt+0x157fc>
   19dd4:	ldr	sl, [sp, #40]	; 0x28
   19dd8:	ldr	r0, [sp, #168]	; 0xa8
   19ddc:	cmp	sl, #0
   19de0:	beq	1a078 <fputs@plt+0x15764>
   19de4:	cmp	r0, #0
   19de8:	beq	1a520 <fputs@plt+0x15c0c>
   19dec:	ldr	r3, [pc, #1936]	; 1a584 <fputs@plt+0x15c70>
   19df0:	mov	r2, #56	; 0x38
   19df4:	ldr	r1, [sp, #40]	; 0x28
   19df8:	add	r3, pc, r3
   19dfc:	bl	3d80 <qsort@plt>
   19e00:	ldr	fp, [pc, #1920]	; 1a588 <fputs@plt+0x15c74>
   19e04:	mov	r5, #0
   19e08:	ldr	sl, [pc, #1916]	; 1a58c <fputs@plt+0x15c78>
   19e0c:	add	fp, pc, fp
   19e10:	str	fp, [sp, #140]	; 0x8c
   19e14:	add	sl, pc, sl
   19e18:	ldr	fp, [pc, #1904]	; 1a590 <fputs@plt+0x15c7c>
   19e1c:	str	sl, [sp, #144]	; 0x90
   19e20:	ldr	sl, [pc, #1900]	; 1a594 <fputs@plt+0x15c80>
   19e24:	add	fp, pc, fp
   19e28:	str	fp, [sp, #148]	; 0x94
   19e2c:	add	sl, pc, sl
   19e30:	ldr	fp, [pc, #1888]	; 1a598 <fputs@plt+0x15c84>
   19e34:	str	sl, [sp, #116]	; 0x74
   19e38:	ldr	sl, [pc, #1884]	; 1a59c <fputs@plt+0x15c88>
   19e3c:	add	fp, pc, fp
   19e40:	add	sl, pc, sl
   19e44:	b	19e64 <fputs@plt+0x15550>
   19e48:	mov	r2, #0
   19e4c:	mov	r3, #0
   19e50:	strd	r2, [sp, #80]	; 0x50
   19e54:	ldr	lr, [sp, #40]	; 0x28
   19e58:	add	r5, r5, #1
   19e5c:	cmp	r5, lr
   19e60:	beq	19f48 <fputs@plt+0x15634>
   19e64:	add	r0, sp, #512	; 0x200
   19e68:	ldrd	r0, [r0, #-24]	; 0xffffffe8
   19e6c:	orrs	r1, r0, r1
   19e70:	beq	19e98 <fputs@plt+0x15584>
   19e74:	rsb	r6, r5, r5, lsl #3
   19e78:	ldr	r3, [sp, #168]	; 0xa8
   19e7c:	ldrd	r0, [sp, #120]	; 0x78
   19e80:	lsl	r6, r6, #3
   19e84:	add	r3, r3, r6
   19e88:	ldrd	r2, [r3, #16]
   19e8c:	cmp	r1, r3
   19e90:	cmpeq	r0, r2
   19e94:	bhi	19ec0 <fputs@plt+0x155ac>
   19e98:	ldrd	r2, [sp, #80]	; 0x50
   19e9c:	ldrd	r0, [sp, #96]	; 0x60
   19ea0:	cmp	r3, r1
   19ea4:	cmpeq	r2, r0
   19ea8:	ldr	r3, [sp, #108]	; 0x6c
   19eac:	orrls	r3, r3, #1
   19eb0:	cmp	r3, #0
   19eb4:	bne	1a15c <fputs@plt+0x15848>
   19eb8:	rsb	r6, r5, r5, lsl #3
   19ebc:	lsl	r6, r6, #3
   19ec0:	mov	r0, r4
   19ec4:	bl	4440 <dirfd@plt>
   19ec8:	ldr	r3, [sp, #168]	; 0xa8
   19ecc:	mov	r2, #0
   19ed0:	add	r3, r3, r6
   19ed4:	ldr	r1, [r3, #8]
   19ed8:	bl	4728 <unlinkat@plt>
   19edc:	cmp	r0, #0
   19ee0:	blt	19f54 <fputs@plt+0x15640>
   19ee4:	ldr	r1, [sp, #112]	; 0x70
   19ee8:	cmp	r1, #0
   19eec:	movne	r7, #6
   19ef0:	moveq	r7, #7
   19ef4:	bl	5b610 <fputs@plt+0x56cfc>
   19ef8:	cmp	r7, r0
   19efc:	ble	19fac <fputs@plt+0x15698>
   19f00:	ldr	r3, [sp, #168]	; 0xa8
   19f04:	ldrd	r0, [sp, #88]	; 0x58
   19f08:	ldrd	r2, [r3, r6]
   19f0c:	adds	r0, r0, r2
   19f10:	adc	r1, r1, r3
   19f14:	strd	r0, [sp, #88]	; 0x58
   19f18:	ldrd	r0, [sp, #80]	; 0x50
   19f1c:	cmp	r3, r1
   19f20:	cmpeq	r2, r0
   19f24:	bcs	19e48 <fputs@plt+0x15534>
   19f28:	ldrd	r0, [sp, #80]	; 0x50
   19f2c:	add	r5, r5, #1
   19f30:	ldr	lr, [sp, #40]	; 0x28
   19f34:	subs	r0, r0, r2
   19f38:	sbc	r1, r1, r3
   19f3c:	strd	r0, [sp, #80]	; 0x50
   19f40:	cmp	r5, lr
   19f44:	bne	19e64 <fputs@plt+0x15550>
   19f48:	ldr	r0, [sp, #168]	; 0xa8
   19f4c:	mov	r6, #0
   19f50:	b	1a120 <fputs@plt+0x1580c>
   19f54:	ldr	r7, [r8]
   19f58:	cmp	r7, #2
   19f5c:	beq	19e54 <fputs@plt+0x15540>
   19f60:	bl	5b610 <fputs@plt+0x56cfc>
   19f64:	cmp	r0, #3
   19f68:	ble	19e54 <fputs@plt+0x15540>
   19f6c:	ldr	r3, [sp, #168]	; 0xa8
   19f70:	mov	r1, r7
   19f74:	ldr	r2, [sp, #144]	; 0x90
   19f78:	mov	r0, #4
   19f7c:	add	r6, r3, r6
   19f80:	ldr	ip, [sp, #128]	; 0x80
   19f84:	ldr	r3, [sp, #148]	; 0x94
   19f88:	str	r2, [sp]
   19f8c:	str	ip, [sp, #8]
   19f90:	str	r3, [sp, #4]
   19f94:	movw	r3, #318	; 0x13e
   19f98:	ldr	ip, [r6, #8]
   19f9c:	ldr	r2, [sp, #140]	; 0x8c
   19fa0:	str	ip, [sp, #12]
   19fa4:	bl	5ae90 <fputs@plt+0x5657c>
   19fa8:	b	19e54 <fputs@plt+0x15540>
   19fac:	ldr	r3, [sp, #168]	; 0xa8
   19fb0:	add	r0, sp, #436	; 0x1b4
   19fb4:	mov	r1, #8
   19fb8:	add	ip, r3, r6
   19fbc:	ldrd	r2, [r3, r6]
   19fc0:	ldr	r9, [ip, #8]
   19fc4:	bl	51a74 <fputs@plt+0x4d160>
   19fc8:	ldr	r3, [sp, #116]	; 0x74
   19fcc:	mov	r1, #0
   19fd0:	ldr	ip, [sp, #128]	; 0x80
   19fd4:	mov	r2, fp
   19fd8:	str	r0, [sp, #16]
   19fdc:	mov	r0, r7
   19fe0:	str	r3, [sp]
   19fe4:	movw	r3, #309	; 0x135
   19fe8:	str	sl, [sp, #4]
   19fec:	str	ip, [sp, #8]
   19ff0:	str	r9, [sp, #12]
   19ff4:	bl	5ae90 <fputs@plt+0x5657c>
   19ff8:	b	19f00 <fputs@plt+0x155ec>
   19ffc:	ldr	r1, [pc, #1436]	; 1a5a0 <fputs@plt+0x15c8c>
   1a000:	mov	r0, r5
   1a004:	add	r1, pc, r1
   1a008:	bl	4e988 <fputs@plt+0x4a074>
   1a00c:	cmp	r0, #0
   1a010:	beq	19b7c <fputs@plt+0x15268>
   1a014:	cmp	sl, #42	; 0x2a
   1a018:	bls	19b7c <fputs@plt+0x15268>
   1a01c:	add	r3, r6, sl
   1a020:	ldrb	r2, [r3, #-7]
   1a024:	cmp	r2, #45	; 0x2d
   1a028:	bne	19b7c <fputs@plt+0x15268>
   1a02c:	ldrb	r3, [r3, #-24]	; 0xffffffe8
   1a030:	cmp	r3, #64	; 0x40
   1a034:	bne	19b7c <fputs@plt+0x15268>
   1a038:	mov	r0, r5
   1a03c:	bl	480c <__strdup@plt>
   1a040:	subs	fp, r0, #0
   1a044:	beq	1a518 <fputs@plt+0x15c04>
   1a048:	ldr	r1, [pc, #1364]	; 1a5a4 <fputs@plt+0x15c90>
   1a04c:	add	r0, r6, sl
   1a050:	sub	r0, r0, #23
   1a054:	add	r2, sp, #184	; 0xb8
   1a058:	add	r1, pc, r1
   1a05c:	add	r3, sp, #328	; 0x148
   1a060:	bl	42b4 <sscanf@plt>
   1a064:	cmp	r0, #2
   1a068:	bne	19d70 <fputs@plt+0x1545c>
   1a06c:	mov	sl, #0
   1a070:	str	sl, [sp, #104]	; 0x68
   1a074:	b	19ca8 <fputs@plt+0x15394>
   1a078:	ldr	r6, [sp, #40]	; 0x28
   1a07c:	ldr	sl, [sp, #112]	; 0x70
   1a080:	cmp	sl, #0
   1a084:	moveq	r5, #7
   1a088:	movne	r5, #6
   1a08c:	bl	4140 <free@plt>
   1a090:	bl	5b610 <fputs@plt+0x56cfc>
   1a094:	cmp	r5, r0
   1a098:	ble	1a0ac <fputs@plt+0x15798>
   1a09c:	mov	r0, r4
   1a0a0:	bl	4494 <closedir@plt>
   1a0a4:	mov	r0, r6
   1a0a8:	b	19d80 <fputs@plt+0x1546c>
   1a0ac:	ldrd	r2, [sp, #88]	; 0x58
   1a0b0:	add	r0, sp, #436	; 0x1b4
   1a0b4:	mov	r1, #8
   1a0b8:	bl	51a74 <fputs@plt+0x4d160>
   1a0bc:	ldr	r2, [pc, #1252]	; 1a5a8 <fputs@plt+0x15c94>
   1a0c0:	mov	r1, #0
   1a0c4:	ldr	ip, [pc, #1248]	; 1a5ac <fputs@plt+0x15c98>
   1a0c8:	movw	r3, #329	; 0x149
   1a0cc:	add	r2, pc, r2
   1a0d0:	str	r2, [sp, #4]
   1a0d4:	ldr	r2, [pc, #1236]	; 1a5b0 <fputs@plt+0x15c9c>
   1a0d8:	add	ip, pc, ip
   1a0dc:	str	r0, [sp, #8]
   1a0e0:	mov	r0, r5
   1a0e4:	str	ip, [sp]
   1a0e8:	add	r2, pc, r2
   1a0ec:	bl	5ae90 <fputs@plt+0x5657c>
   1a0f0:	b	1a09c <fputs@plt+0x15788>
   1a0f4:	bl	48cc <__errno_location@plt>
   1a0f8:	ldr	r0, [r0]
   1a0fc:	rsb	r0, r0, #0
   1a100:	b	19d80 <fputs@plt+0x1546c>
   1a104:	mov	r0, fp
   1a108:	mvn	r6, #11
   1a10c:	bl	4140 <free@plt>
   1a110:	ldr	r5, [sp, #40]	; 0x28
   1a114:	ldr	r0, [sp, #168]	; 0xa8
   1a118:	cmp	r5, #0
   1a11c:	beq	1a07c <fputs@plt+0x15768>
   1a120:	mov	r5, #0
   1a124:	ldr	fp, [sp, #40]	; 0x28
   1a128:	mov	r7, r5
   1a12c:	mov	r3, r0
   1a130:	b	1a138 <fputs@plt+0x15824>
   1a134:	ldr	r3, [sp, #168]	; 0xa8
   1a138:	add	r3, r3, r5
   1a13c:	add	r7, r7, #1
   1a140:	add	r5, r5, #56	; 0x38
   1a144:	ldr	r0, [r3, #8]
   1a148:	bl	4140 <free@plt>
   1a14c:	cmp	r7, fp
   1a150:	bne	1a134 <fputs@plt+0x15820>
   1a154:	ldr	r0, [sp, #168]	; 0xa8
   1a158:	b	1a07c <fputs@plt+0x15768>
   1a15c:	ldr	sl, [sp, #40]	; 0x28
   1a160:	ldr	fp, [sp, #136]	; 0x88
   1a164:	cmp	fp, #0
   1a168:	cmpne	sl, r5
   1a16c:	bls	19f48 <fputs@plt+0x15634>
   1a170:	ldr	sl, [sp, #136]	; 0x88
   1a174:	rsb	r5, r5, r5, lsl #3
   1a178:	ldr	r0, [sp, #168]	; 0xa8
   1a17c:	ldrd	r2, [sl]
   1a180:	orrs	fp, r2, r3
   1a184:	bne	1a1a0 <fputs@plt+0x1588c>
   1a188:	add	r3, r0, r5, lsl #3
   1a18c:	ldr	r2, [r3, #16]
   1a190:	ldr	r3, [r3, #20]
   1a194:	ldr	r5, [sp, #136]	; 0x88
   1a198:	stm	r5, {r2, r3}
   1a19c:	b	19f4c <fputs@plt+0x15638>
   1a1a0:	add	r1, r0, r5, lsl #3
   1a1a4:	ldrd	r6, [r1, #16]
   1a1a8:	cmp	r3, r7
   1a1ac:	cmpeq	r2, r6
   1a1b0:	bls	19f4c <fputs@plt+0x15638>
   1a1b4:	mov	r2, r6
   1a1b8:	mov	r3, r7
   1a1bc:	b	1a194 <fputs@plt+0x15880>
   1a1c0:	ldr	r5, [sp, #28]
   1a1c4:	add	r0, sp, #312	; 0x138
   1a1c8:	str	r9, [sp, #200]	; 0xc8
   1a1cc:	str	r5, [sp, #204]	; 0xcc
   1a1d0:	bl	55738 <fputs@plt+0x50e24>
   1a1d4:	subs	r2, r0, #1
   1a1d8:	strd	r0, [sp, #32]
   1a1dc:	sbc	r3, r1, #0
   1a1e0:	mvn	r0, #2
   1a1e4:	mvn	r1, #0
   1a1e8:	cmp	r3, r1
   1a1ec:	cmpeq	r2, r0
   1a1f0:	bhi	1a218 <fputs@plt+0x15904>
   1a1f4:	movw	ip, #65272	; 0xfef8
   1a1f8:	add	r3, sp, #448	; 0x1c0
   1a1fc:	movt	ip, #65535	; 0xffff
   1a200:	ldrd	r0, [sp, #32]
   1a204:	ldrd	r2, [r3, ip]
   1a208:	cmp	r1, r3
   1a20c:	cmpeq	r0, r2
   1a210:	addcc	r2, sp, #448	; 0x1c0
   1a214:	strdcc	r0, [r2, ip]
   1a218:	add	r0, sp, #296	; 0x128
   1a21c:	bl	55738 <fputs@plt+0x50e24>
   1a220:	subs	r2, r0, #1
   1a224:	strd	r0, [sp, #32]
   1a228:	sbc	r3, r1, #0
   1a22c:	mvn	r0, #2
   1a230:	mvn	r1, #0
   1a234:	cmp	r3, r1
   1a238:	cmpeq	r2, r0
   1a23c:	bhi	1a264 <fputs@plt+0x15950>
   1a240:	movw	ip, #65272	; 0xfef8
   1a244:	add	r3, sp, #448	; 0x1c0
   1a248:	movt	ip, #65535	; 0xffff
   1a24c:	ldrd	r0, [sp, #32]
   1a250:	ldrd	r2, [r3, ip]
   1a254:	cmp	r1, r3
   1a258:	cmpeq	r0, r2
   1a25c:	addcc	r2, sp, #448	; 0x1c0
   1a260:	strdcc	r0, [r2, ip]
   1a264:	add	r0, sp, #304	; 0x130
   1a268:	bl	55738 <fputs@plt+0x50e24>
   1a26c:	subs	r2, r0, #1
   1a270:	strd	r0, [sp, #32]
   1a274:	sbc	r3, r1, #0
   1a278:	mvn	r0, #2
   1a27c:	mvn	r1, #0
   1a280:	cmp	r3, r1
   1a284:	cmpeq	r2, r0
   1a288:	bhi	1a2b0 <fputs@plt+0x1599c>
   1a28c:	movw	ip, #65272	; 0xfef8
   1a290:	add	r3, sp, #448	; 0x1c0
   1a294:	movt	ip, #65535	; 0xffff
   1a298:	ldrd	r0, [sp, #32]
   1a29c:	ldrd	r2, [r3, ip]
   1a2a0:	cmp	r1, r3
   1a2a4:	cmpeq	r0, r2
   1a2a8:	addcc	r2, sp, #448	; 0x1c0
   1a2ac:	strdcc	r0, [r2, ip]
   1a2b0:	ldr	r0, [sp, #128]	; 0x80
   1a2b4:	mov	r2, fp
   1a2b8:	ldr	r1, [sp, #140]	; 0x8c
   1a2bc:	mov	r3, #0
   1a2c0:	bl	51840 <fputs@plt+0x4cf2c>
   1a2c4:	subs	r5, r0, #0
   1a2c8:	beq	1a304 <fputs@plt+0x159f0>
   1a2cc:	add	r1, sp, #200	; 0xc8
   1a2d0:	bl	546a4 <fputs@plt+0x4fd90>
   1a2d4:	cmp	r0, #0
   1a2d8:	blt	1a2fc <fputs@plt+0x159e8>
   1a2dc:	add	sl, sp, #448	; 0x1c0
   1a2e0:	movw	ip, #65272	; 0xfef8
   1a2e4:	movt	ip, #65535	; 0xffff
   1a2e8:	ldrd	r0, [sp, #200]	; 0xc8
   1a2ec:	ldrd	r2, [sl, ip]
   1a2f0:	cmp	r3, r1
   1a2f4:	cmpeq	r2, r0
   1a2f8:	strdhi	r0, [sl, ip]
   1a2fc:	mov	r0, r5
   1a300:	bl	4140 <free@plt>
   1a304:	ldr	sl, [sp, #40]	; 0x28
   1a308:	add	r0, sp, #168	; 0xa8
   1a30c:	add	r1, sp, #172	; 0xac
   1a310:	mov	r3, #56	; 0x38
   1a314:	add	r5, sl, #1
   1a318:	mov	r2, r5
   1a31c:	bl	52ca4 <fputs@plt+0x4e390>
   1a320:	cmp	r0, #0
   1a324:	beq	1a104 <fputs@plt+0x157f0>
   1a328:	ldr	sl, [sp, #40]	; 0x28
   1a32c:	movw	r3, #65272	; 0xfef8
   1a330:	movt	r3, #65535	; 0xffff
   1a334:	str	r5, [sp, #40]	; 0x28
   1a338:	rsb	r0, sl, sl, lsl #3
   1a33c:	ldr	sl, [sp, #168]	; 0xa8
   1a340:	lsl	r6, r0, #3
   1a344:	add	r2, sl, r6
   1a348:	str	fp, [r2, #8]
   1a34c:	add	fp, sp, #448	; 0x1c0
   1a350:	ldr	r1, [sp, #288]	; 0x120
   1a354:	ldr	ip, [sp, #292]	; 0x124
   1a358:	lsl	lr, r1, #9
   1a35c:	str	lr, [sl, r0, lsl #3]
   1a360:	lsl	ip, ip, #9
   1a364:	ldr	r5, [sp, #168]	; 0xa8
   1a368:	orr	ip, ip, r1, lsr #23
   1a36c:	str	ip, [r2, #4]
   1a370:	ldrd	r2, [r3, fp]
   1a374:	add	ip, r5, r6
   1a378:	ldrd	sl, [fp, r7]
   1a37c:	add	lr, ip, #24
   1a380:	strd	r2, [ip, #16]
   1a384:	add	r3, sp, #208	; 0xd0
   1a388:	strd	sl, [ip, #40]	; 0x28
   1a38c:	ldm	r3, {r0, r1, r2, r3}
   1a390:	ldr	sl, [sp, #104]	; 0x68
   1a394:	stm	lr, {r0, r1, r2, r3}
   1a398:	strb	sl, [ip, #48]	; 0x30
   1a39c:	ldrd	sl, [sp, #80]	; 0x50
   1a3a0:	ldrd	r2, [r5, r6]
   1a3a4:	adds	sl, sl, r2
   1a3a8:	adc	fp, fp, r3
   1a3ac:	strd	sl, [sp, #80]	; 0x50
   1a3b0:	b	19b7c <fputs@plt+0x15268>
   1a3b4:	ldr	r5, [r8]
   1a3b8:	rsb	r5, r5, #0
   1a3bc:	b	19cf8 <fputs@plt+0x153e4>
   1a3c0:	add	r0, sp, #436	; 0x1b4
   1a3c4:	mov	r1, #8
   1a3c8:	ldrd	r2, [sp, #160]	; 0xa0
   1a3cc:	bl	51a74 <fputs@plt+0x4d160>
   1a3d0:	ldr	r2, [pc, #476]	; 1a5b4 <fputs@plt+0x15ca0>
   1a3d4:	mov	r1, #0
   1a3d8:	str	r0, [sp, #16]
   1a3dc:	mov	r0, r5
   1a3e0:	ldr	r5, [sp, #128]	; 0x80
   1a3e4:	add	r2, pc, r2
   1a3e8:	ldr	ip, [pc, #456]	; 1a5b8 <fputs@plt+0x15ca4>
   1a3ec:	mov	r3, #272	; 0x110
   1a3f0:	str	r2, [sp, #4]
   1a3f4:	ldr	r2, [pc, #448]	; 1a5bc <fputs@plt+0x15ca8>
   1a3f8:	add	ip, pc, ip
   1a3fc:	str	r5, [sp, #8]
   1a400:	str	fp, [sp, #12]
   1a404:	add	r2, pc, r2
   1a408:	str	ip, [sp]
   1a40c:	bl	5ae90 <fputs@plt+0x5657c>
   1a410:	b	19d5c <fputs@plt+0x15448>
   1a414:	ldr	r5, [r8]
   1a418:	cmp	r5, #2
   1a41c:	beq	19d70 <fputs@plt+0x1545c>
   1a420:	bl	5b610 <fputs@plt+0x56cfc>
   1a424:	cmp	r0, #3
   1a428:	ble	19d70 <fputs@plt+0x1545c>
   1a42c:	ldr	sl, [sp, #148]	; 0x94
   1a430:	mov	r1, r5
   1a434:	ldr	r5, [sp, #152]	; 0x98
   1a438:	mov	r0, #4
   1a43c:	ldr	r2, [sp, #144]	; 0x90
   1a440:	movw	r3, #275	; 0x113
   1a444:	str	sl, [sp]
   1a448:	ldr	sl, [sp, #128]	; 0x80
   1a44c:	str	r5, [sp, #4]
   1a450:	str	fp, [sp, #12]
   1a454:	str	sl, [sp, #8]
   1a458:	bl	5ae90 <fputs@plt+0x5657c>
   1a45c:	b	19d70 <fputs@plt+0x1545c>
   1a460:	mov	r2, #152	; 0x98
   1a464:	mov	r3, #0
   1a468:	mov	r0, r6
   1a46c:	strd	r2, [sp]
   1a470:	add	r1, sp, #192	; 0xc0
   1a474:	mov	r2, #8
   1a478:	bl	4200 <pread64@plt>
   1a47c:	cmp	r0, #0
   1a480:	blt	1a3b4 <fputs@plt+0x15aa0>
   1a484:	cmp	r0, #8
   1a488:	bne	1a4c8 <fputs@plt+0x15bb4>
   1a48c:	ldr	r2, [sp, #192]	; 0xc0
   1a490:	ldr	r3, [sp, #196]	; 0xc4
   1a494:	orrs	r3, r2, r3
   1a498:	movne	r5, #0
   1a49c:	moveq	r5, #1
   1a4a0:	b	19cf8 <fputs@plt+0x153e4>
   1a4a4:	mov	r3, r0
   1a4a8:	mov	r5, #0
   1a4ac:	mov	r0, r5
   1a4b0:	mov	r5, r3
   1a4b4:	bl	4140 <free@plt>
   1a4b8:	mov	r0, r4
   1a4bc:	bl	4494 <closedir@plt>
   1a4c0:	mov	r0, r5
   1a4c4:	bl	4818 <_Unwind_Resume@plt>
   1a4c8:	mvn	r5, #4
   1a4cc:	b	19cf8 <fputs@plt+0x153e4>
   1a4d0:	mov	r5, r0
   1a4d4:	mov	r0, r6
   1a4d8:	bl	4ec84 <fputs@plt+0x4a370>
   1a4dc:	b	1a4b8 <fputs@plt+0x15ba4>
   1a4e0:	ldr	r0, [pc, #216]	; 1a5c0 <fputs@plt+0x15cac>
   1a4e4:	mov	r2, #163	; 0xa3
   1a4e8:	ldr	r1, [pc, #212]	; 1a5c4 <fputs@plt+0x15cb0>
   1a4ec:	ldr	r3, [pc, #212]	; 1a5c8 <fputs@plt+0x15cb4>
   1a4f0:	add	r0, pc, r0
   1a4f4:	add	r1, pc, r1
   1a4f8:	add	r3, pc, r3
   1a4fc:	bl	5ac34 <fputs@plt+0x56320>
   1a500:	bl	453c <__stack_chk_fail@plt>
   1a504:	mov	r5, r0
   1a508:	b	1a4c0 <fputs@plt+0x15bac>
   1a50c:	mov	r5, r0
   1a510:	b	1a4b8 <fputs@plt+0x15ba4>
   1a514:	b	1a504 <fputs@plt+0x15bf0>
   1a518:	mvn	r6, #11
   1a51c:	b	1a110 <fputs@plt+0x157fc>
   1a520:	ldr	r0, [pc, #164]	; 1a5cc <fputs@plt+0x15cb8>
   1a524:	movw	r2, #978	; 0x3d2
   1a528:	ldr	r1, [pc, #160]	; 1a5d0 <fputs@plt+0x15cbc>
   1a52c:	ldr	r3, [pc, #160]	; 1a5d4 <fputs@plt+0x15cc0>
   1a530:	add	r0, pc, r0
   1a534:	add	r1, pc, r1
   1a538:	add	r3, pc, r3
   1a53c:	bl	5ac34 <fputs@plt+0x56320>
   1a540:	mov	r5, r0
   1a544:	mov	r6, #0
   1a548:	b	1a4d4 <fputs@plt+0x15bc0>
   1a54c:	b	1a50c <fputs@plt+0x15bf8>
   1a550:	mov	r3, r0
   1a554:	b	1a4ac <fputs@plt+0x15b98>
   1a558:	b	1a4a4 <fputs@plt+0x15b90>
   1a55c:	b	1a4a4 <fputs@plt+0x15b90>
   1a560:	b	1a4a4 <fputs@plt+0x15b90>
   1a564:	andeq	r2, r7, r4, lsr #2
   1a568:	andeq	r0, r0, r0, lsr r4
   1a56c:	andeq	fp, r4, r4, lsl #25
   1a570:	andeq	pc, r4, r8, asr #6
   1a574:	andeq	sp, r4, r0, lsr #20
   1a578:	andeq	sp, r4, r4, ror fp
   1a57c:	muleq	r4, r0, sl
   1a580:	andeq	sp, r4, r4, lsl r9
   1a584:			; <UNDEFINED> instruction: 0xfffffb14
   1a588:	andeq	sp, r4, r4, ror r7
   1a58c:	andeq	sp, r4, r4, asr #17
   1a590:	andeq	sp, r4, r0, asr r8
   1a594:	andeq	sp, r4, ip, lsr #17
   1a598:	andeq	sp, r4, r4, asr #14
   1a59c:	andeq	sp, r4, ip, lsl #16
   1a5a0:	andeq	ip, r4, r8, ror fp
   1a5a4:	andeq	sp, r4, r0, ror #10
   1a5a8:	ldrdeq	sp, [r4], -r4
   1a5ac:	andeq	sp, r4, r0, lsl #12
   1a5b0:	muleq	r4, r8, r4
   1a5b4:	andeq	sp, r4, ip, ror #3
   1a5b8:	andeq	sp, r4, r0, ror #5
   1a5bc:	andeq	sp, r4, ip, ror r1
   1a5c0:	andeq	sl, r4, r4, lsr lr
   1a5c4:	andeq	sp, r4, ip, lsl #1
   1a5c8:	strdeq	sp, [r4], -ip
   1a5cc:	andeq	sp, r4, r0, lsl #2
   1a5d0:	andeq	sp, r4, r4, lsl #2
   1a5d4:	andeq	sp, r4, ip, lsr r0
   1a5d8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5dc:	mov	r9, r0
   1a5e0:	mov	sl, r1
   1a5e4:	mov	r8, r2
   1a5e8:	bl	50c08 <fputs@plt+0x4c2f4>
   1a5ec:	ldr	fp, [pc, #344]	; 1a74c <fputs@plt+0x15e38>
   1a5f0:	add	fp, pc, fp
   1a5f4:	cmp	r0, #0
   1a5f8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5fc:	mov	r0, #1
   1a600:	bl	557f4 <fputs@plt+0x50ee0>
   1a604:	ldrd	r4, [r8]
   1a608:	orrs	r3, r4, r5
   1a60c:	beq	1a62c <fputs@plt+0x15d18>
   1a610:	movw	r6, #40000	; 0x9c40
   1a614:	adds	r4, r4, r6
   1a618:	mov	r7, #0
   1a61c:	adc	r5, r5, r7
   1a620:	cmp	r1, r5
   1a624:	cmpeq	r0, r4
   1a628:	popcc	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a62c:	strd	r0, [r8]
   1a630:	mov	r4, #0
   1a634:	bl	50b1c <fputs@plt+0x4c208>
   1a638:	movw	ip, #32769	; 0x8001
   1a63c:	movt	ip, #32768	; 0x8000
   1a640:	ldr	r3, [pc, #264]	; 1a750 <fputs@plt+0x15e3c>
   1a644:	mov	r1, #1
   1a648:	mov	r2, #14
   1a64c:	ldr	r8, [pc, #256]	; 1a754 <fputs@plt+0x15e40>
   1a650:	ldr	r5, [fp, r3]
   1a654:	add	r8, pc, r8
   1a658:	ldr	r3, [r5]
   1a65c:	add	r7, r0, r0, lsl #1
   1a660:	ldr	r0, [pc, #240]	; 1a758 <fputs@plt+0x15e44>
   1a664:	lsr	r7, r7, #2
   1a668:	add	r0, pc, r0
   1a66c:	mul	r6, r9, r7
   1a670:	umull	lr, r6, ip, r6
   1a674:	bl	447c <fwrite@plt>
   1a678:	lsr	r6, r6, #15
   1a67c:	cmp	r6, #0
   1a680:	rsb	r7, r6, r7
   1a684:	beq	1a6a8 <fputs@plt+0x15d94>
   1a688:	add	r4, r4, #1
   1a68c:	mov	r0, r8
   1a690:	mov	r1, #1
   1a694:	mov	r2, #3
   1a698:	ldr	r3, [r5]
   1a69c:	bl	447c <fwrite@plt>
   1a6a0:	cmp	r4, r6
   1a6a4:	bne	1a688 <fputs@plt+0x15d74>
   1a6a8:	ldr	r0, [pc, #172]	; 1a75c <fputs@plt+0x15e48>
   1a6ac:	mov	r1, #1
   1a6b0:	mov	r2, #4
   1a6b4:	ldr	r3, [r5]
   1a6b8:	add	r0, pc, r0
   1a6bc:	ldr	r6, [pc, #156]	; 1a760 <fputs@plt+0x15e4c>
   1a6c0:	bl	447c <fwrite@plt>
   1a6c4:	cmp	r7, #0
   1a6c8:	add	r6, pc, r6
   1a6cc:	mov	r4, #0
   1a6d0:	beq	1a6f4 <fputs@plt+0x15de0>
   1a6d4:	add	r4, r4, #1
   1a6d8:	mov	r0, r6
   1a6dc:	mov	r1, #1
   1a6e0:	mov	r2, #3
   1a6e4:	ldr	r3, [r5]
   1a6e8:	bl	447c <fwrite@plt>
   1a6ec:	cmp	r4, r7
   1a6f0:	bne	1a6d4 <fputs@plt+0x15dc0>
   1a6f4:	mov	ip, #100	; 0x64
   1a6f8:	movw	r2, #65535	; 0xffff
   1a6fc:	umull	r0, r1, r9, ip
   1a700:	mov	r3, #0
   1a704:	ldr	r4, [pc, #88]	; 1a764 <fputs@plt+0x15e50>
   1a708:	add	r4, pc, r4
   1a70c:	mla	r1, ip, sl, r1
   1a710:	bl	62144 <fputs@plt+0x5d830>
   1a714:	mov	r2, r0
   1a718:	mov	r3, r1
   1a71c:	mov	r0, #1
   1a720:	mov	r1, r4
   1a724:	bl	3f78 <__printf_chk@plt>
   1a728:	ldr	r0, [pc, #56]	; 1a768 <fputs@plt+0x15e54>
   1a72c:	ldr	r3, [r5]
   1a730:	mov	r1, #1
   1a734:	add	r0, pc, r0
   1a738:	mov	r2, #7
   1a73c:	bl	447c <fwrite@plt>
   1a740:	ldr	r0, [r5]
   1a744:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a748:	b	423c <fflush@plt>
   1a74c:	andeq	r1, r7, r0, lsr #11
   1a750:	andeq	r0, r0, r4, asr #8
   1a754:	andeq	sl, r4, r0, lsr lr
   1a758:	andeq	sp, r4, r8, asr r1
   1a75c:	andeq	r9, r4, r8, lsr #31
   1a760:	andeq	sp, r4, ip, lsl r1
   1a764:	andeq	sp, r4, r8, asr #1
   1a768:	andeq	sp, r4, r8, lsr #1
   1a76c:	push	{r4, r5, r6, lr}
   1a770:	bl	50c08 <fputs@plt+0x4c2f4>
   1a774:	ldr	r5, [pc, #100]	; 1a7e0 <fputs@plt+0x15ecc>
   1a778:	add	r5, pc, r5
   1a77c:	cmp	r0, #0
   1a780:	popeq	{r4, r5, r6, pc}
   1a784:	bl	50b1c <fputs@plt+0x4c208>
   1a788:	ldr	r3, [pc, #84]	; 1a7e4 <fputs@plt+0x15ed0>
   1a78c:	mov	r4, #0
   1a790:	ldr	r5, [r5, r3]
   1a794:	ldr	r1, [r5]
   1a798:	mov	r6, r0
   1a79c:	mov	r0, #13
   1a7a0:	bl	47c4 <_IO_putc@plt>
   1a7a4:	add	r6, r6, r6, lsl #1
   1a7a8:	lsr	r6, r6, #2
   1a7ac:	add	r6, r6, #5
   1a7b0:	add	r4, r4, #1
   1a7b4:	mov	r0, #32
   1a7b8:	ldr	r1, [r5]
   1a7bc:	bl	47c4 <_IO_putc@plt>
   1a7c0:	cmp	r4, r6
   1a7c4:	bne	1a7b0 <fputs@plt+0x15e9c>
   1a7c8:	ldr	r1, [r5]
   1a7cc:	mov	r0, #13
   1a7d0:	bl	47c4 <_IO_putc@plt>
   1a7d4:	ldr	r0, [r5]
   1a7d8:	pop	{r4, r5, r6, lr}
   1a7dc:	b	423c <fflush@plt>
   1a7e0:	andeq	r1, r7, r8, lsl r4
   1a7e4:	andeq	r0, r0, r4, asr #8
   1a7e8:	push	{lr}		; (str lr, [sp, #-4]!)
   1a7ec:	sub	sp, sp, #12
   1a7f0:	add	r1, sp, #8
   1a7f4:	strd	r2, [r1, #-8]!
   1a7f8:	mov	r2, #8
   1a7fc:	mov	r1, sp
   1a800:	bl	4170 <write@plt>
   1a804:	cmp	r0, #0
   1a808:	blt	1a820 <fputs@plt+0x15f0c>
   1a80c:	cmp	r0, #8
   1a810:	moveq	r0, #0
   1a814:	mvnne	r0, #4
   1a818:	add	sp, sp, #12
   1a81c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a820:	bl	48cc <__errno_location@plt>
   1a824:	ldr	r0, [r0]
   1a828:	rsb	r0, r0, #0
   1a82c:	add	sp, sp, #12
   1a830:	pop	{pc}		; (ldr pc, [sp], #4)
   1a834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a838:	sub	sp, sp, #452	; 0x1c4
   1a83c:	ldr	r5, [pc, #4036]	; 1b808 <fputs@plt+0x16ef4>
   1a840:	add	r9, sp, #512	; 0x200
   1a844:	ldr	ip, [pc, #4032]	; 1b80c <fputs@plt+0x16ef8>
   1a848:	subs	r8, r0, #0
   1a84c:	ldr	r6, [sp, #488]	; 0x1e8
   1a850:	add	r5, pc, r5
   1a854:	str	r2, [sp, #100]	; 0x64
   1a858:	mov	r2, #0
   1a85c:	str	r3, [sp, #216]	; 0xd8
   1a860:	mov	r3, #0
   1a864:	str	r6, [sp, #88]	; 0x58
   1a868:	ldr	ip, [r5, ip]
   1a86c:	ldrb	r7, [sp, #492]	; 0x1ec
   1a870:	strd	r2, [r9, #-160]	; 0xffffff60
   1a874:	ldr	r3, [ip]
   1a878:	str	ip, [sp, #68]	; 0x44
   1a87c:	str	r7, [sp, #96]	; 0x60
   1a880:	str	r3, [sp, #444]	; 0x1bc
   1a884:	beq	1d02c <fputs@plt+0x18718>
   1a888:	cmp	r1, #0
   1a88c:	beq	1aa24 <fputs@plt+0x16110>
   1a890:	bl	23f3c <fputs@plt+0x1f628>
   1a894:	subs	r4, r0, #0
   1a898:	blt	1aaf4 <fputs@plt+0x161e0>
   1a89c:	ldr	r4, [pc, #3948]	; 1b810 <fputs@plt+0x16efc>
   1a8a0:	mov	r1, #2
   1a8a4:	movt	r1, #8
   1a8a8:	add	r4, pc, r4
   1a8ac:	mov	r0, r4
   1a8b0:	bl	53cb0 <fputs@plt+0x4f39c>
   1a8b4:	cmp	r0, #0
   1a8b8:	str	r0, [sp, #72]	; 0x48
   1a8bc:	blt	1a95c <fputs@plt+0x16048>
   1a8c0:	mov	r1, #2
   1a8c4:	mov	r0, r4
   1a8c8:	movt	r1, #8
   1a8cc:	bl	53cb0 <fputs@plt+0x4f39c>
   1a8d0:	cmp	r0, #0
   1a8d4:	str	r0, [sp, #76]	; 0x4c
   1a8d8:	blt	1aac8 <fputs@plt+0x161b4>
   1a8dc:	mov	r0, r4
   1a8e0:	mov	r1, #2
   1a8e4:	movt	r1, #8
   1a8e8:	bl	53cb0 <fputs@plt+0x4f39c>
   1a8ec:	subs	r9, r0, #0
   1a8f0:	blt	1aaa0 <fputs@plt+0x1618c>
   1a8f4:	ldr	r7, [r8, #160]	; 0xa0
   1a8f8:	ldr	r4, [r7, #8]
   1a8fc:	bics	r4, r4, #1
   1a900:	beq	1ab6c <fputs@plt+0x16258>
   1a904:	bl	5b610 <fputs@plt+0x56cfc>
   1a908:	cmp	r0, #2
   1a90c:	movle	sl, #0
   1a910:	movle	fp, #0
   1a914:	mvnle	r4, #94	; 0x5e
   1a918:	ble	1a988 <fputs@plt+0x16074>
   1a91c:	ldr	lr, [pc, #3824]	; 1b814 <fputs@plt+0x16f00>
   1a920:	mov	r1, #0
   1a924:	ldr	ip, [pc, #3820]	; 1b818 <fputs@plt+0x16f04>
   1a928:	movw	r3, #863	; 0x35f
   1a92c:	ldr	r2, [pc, #3816]	; 1b81c <fputs@plt+0x16f08>
   1a930:	add	lr, pc, lr
   1a934:	add	ip, pc, ip
   1a938:	str	lr, [sp]
   1a93c:	add	r2, pc, r2
   1a940:	str	ip, [sp, #4]
   1a944:	mov	r0, #3
   1a948:	mov	sl, #0
   1a94c:	mov	fp, #0
   1a950:	mvn	r4, #94	; 0x5e
   1a954:	bl	5ae90 <fputs@plt+0x5657c>
   1a958:	b	1a988 <fputs@plt+0x16074>
   1a95c:	bl	48cc <__errno_location@plt>
   1a960:	mov	r5, r0
   1a964:	bl	5b610 <fputs@plt+0x56cfc>
   1a968:	ldr	r1, [r5]
   1a96c:	cmp	r0, #2
   1a970:	bgt	1ab38 <fputs@plt+0x16224>
   1a974:	rsb	r4, r1, #0
   1a978:	mov	sl, #0
   1a97c:	mov	fp, #0
   1a980:	mvn	r9, #0
   1a984:	str	r9, [sp, #76]	; 0x4c
   1a988:	ldr	r6, [sp, #96]	; 0x60
   1a98c:	cmp	r6, #0
   1a990:	bne	1aa98 <fputs@plt+0x16184>
   1a994:	bl	5b610 <fputs@plt+0x56cfc>
   1a998:	cmp	r0, #2
   1a99c:	bgt	1aa38 <fputs@plt+0x16124>
   1a9a0:	ldr	r7, [sp, #72]	; 0x48
   1a9a4:	cmp	r7, #0
   1a9a8:	blt	1a9c0 <fputs@plt+0x160ac>
   1a9ac:	ldr	r0, [r8, #272]	; 0x110
   1a9b0:	mov	r1, r7
   1a9b4:	bl	22660 <fputs@plt+0x1dd4c>
   1a9b8:	ldr	r0, [sp, #72]	; 0x48
   1a9bc:	bl	4ec84 <fputs@plt+0x4a370>
   1a9c0:	ldr	sl, [sp, #76]	; 0x4c
   1a9c4:	cmp	sl, #0
   1a9c8:	blt	1a9e0 <fputs@plt+0x160cc>
   1a9cc:	ldr	r0, [r8, #272]	; 0x110
   1a9d0:	mov	r1, sl
   1a9d4:	bl	22660 <fputs@plt+0x1dd4c>
   1a9d8:	ldr	r0, [sp, #76]	; 0x4c
   1a9dc:	bl	4ec84 <fputs@plt+0x4a370>
   1a9e0:	cmp	r9, #0
   1a9e4:	blt	1aa1c <fputs@plt+0x16108>
   1a9e8:	ldr	r0, [r8, #272]	; 0x110
   1a9ec:	mov	r1, r9
   1a9f0:	bl	22660 <fputs@plt+0x1dd4c>
   1a9f4:	mov	r0, r9
   1a9f8:	bl	4ec84 <fputs@plt+0x4a370>
   1a9fc:	mov	r0, r4
   1aa00:	ldr	fp, [sp, #68]	; 0x44
   1aa04:	ldr	r2, [sp, #444]	; 0x1bc
   1aa08:	ldr	r3, [fp]
   1aa0c:	cmp	r2, r3
   1aa10:	bne	1cc28 <fputs@plt+0x18314>
   1aa14:	add	sp, sp, #452	; 0x1c4
   1aa18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa1c:	mov	r0, r4
   1aa20:	b	1aa00 <fputs@plt+0x160ec>
   1aa24:	ldrb	r3, [r8, #16]
   1aa28:	tst	r3, #8
   1aa2c:	beq	1a89c <fputs@plt+0x15f88>
   1aa30:	mvn	r0, #125	; 0x7d
   1aa34:	b	1aa00 <fputs@plt+0x160ec>
   1aa38:	mov	ip, #100	; 0x64
   1aa3c:	ldr	r2, [pc, #3548]	; 1b820 <fputs@plt+0x16f0c>
   1aa40:	umull	r0, r1, sl, ip
   1aa44:	ldr	r3, [pc, #3544]	; 1b824 <fputs@plt+0x16f10>
   1aa48:	ldrd	r6, [r8, #96]	; 0x60
   1aa4c:	add	r2, pc, r2
   1aa50:	add	r3, pc, r3
   1aa54:	stm	sp, {r2, r3}
   1aa58:	mov	r2, r6
   1aa5c:	mov	r3, r7
   1aa60:	mla	r1, ip, fp, r1
   1aa64:	ldr	ip, [r8, #40]	; 0x28
   1aa68:	strd	r6, [sp, #24]
   1aa6c:	strd	sl, [sp, #16]
   1aa70:	str	ip, [sp, #8]
   1aa74:	bl	62144 <fputs@plt+0x5d830>
   1aa78:	ldr	r2, [pc, #3496]	; 1b828 <fputs@plt+0x16f14>
   1aa7c:	movw	r3, #1278	; 0x4fe
   1aa80:	add	r2, pc, r2
   1aa84:	strd	r0, [sp, #32]
   1aa88:	mov	r1, #0
   1aa8c:	mov	r0, #3
   1aa90:	bl	5ae90 <fputs@plt+0x5657c>
   1aa94:	b	1a9a0 <fputs@plt+0x1608c>
   1aa98:	bl	1a76c <fputs@plt+0x15e58>
   1aa9c:	b	1a994 <fputs@plt+0x16080>
   1aaa0:	bl	48cc <__errno_location@plt>
   1aaa4:	mov	r5, r0
   1aaa8:	bl	5b610 <fputs@plt+0x56cfc>
   1aaac:	ldr	r1, [r5]
   1aab0:	cmp	r0, #2
   1aab4:	bgt	1b3ac <fputs@plt+0x16a98>
   1aab8:	rsb	r4, r1, #0
   1aabc:	mov	sl, #0
   1aac0:	mov	fp, #0
   1aac4:	b	1a988 <fputs@plt+0x16074>
   1aac8:	bl	48cc <__errno_location@plt>
   1aacc:	mov	r5, r0
   1aad0:	bl	5b610 <fputs@plt+0x56cfc>
   1aad4:	ldr	r1, [r5]
   1aad8:	cmp	r0, #2
   1aadc:	bgt	1af24 <fputs@plt+0x16610>
   1aae0:	rsb	r4, r1, #0
   1aae4:	mvn	r9, #0
   1aae8:	mov	sl, #0
   1aaec:	mov	fp, #0
   1aaf0:	b	1a988 <fputs@plt+0x16074>
   1aaf4:	bl	5b610 <fputs@plt+0x56cfc>
   1aaf8:	cmp	r0, #2
   1aafc:	ble	1aa1c <fputs@plt+0x16108>
   1ab00:	ldr	lr, [pc, #3364]	; 1b82c <fputs@plt+0x16f18>
   1ab04:	mov	r0, #3
   1ab08:	ldr	ip, [pc, #3360]	; 1b830 <fputs@plt+0x16f1c>
   1ab0c:	mov	r1, #0
   1ab10:	ldr	r2, [pc, #3356]	; 1b834 <fputs@plt+0x16f20>
   1ab14:	add	lr, pc, lr
   1ab18:	add	ip, pc, ip
   1ab1c:	mov	r3, #832	; 0x340
   1ab20:	add	r2, pc, r2
   1ab24:	str	lr, [sp]
   1ab28:	str	ip, [sp, #4]
   1ab2c:	bl	5ae90 <fputs@plt+0x5657c>
   1ab30:	mov	r0, r4
   1ab34:	b	1aa00 <fputs@plt+0x160ec>
   1ab38:	ldr	lr, [pc, #3320]	; 1b838 <fputs@plt+0x16f24>
   1ab3c:	mov	r0, #3
   1ab40:	ldr	ip, [pc, #3316]	; 1b83c <fputs@plt+0x16f28>
   1ab44:	movw	r3, #843	; 0x34b
   1ab48:	ldr	r2, [pc, #3312]	; 1b840 <fputs@plt+0x16f2c>
   1ab4c:	add	lr, pc, lr
   1ab50:	add	ip, pc, ip
   1ab54:	str	lr, [sp]
   1ab58:	add	r2, pc, r2
   1ab5c:	str	ip, [sp, #4]
   1ab60:	bl	5ae90 <fputs@plt+0x5657c>
   1ab64:	ldr	r1, [r5]
   1ab68:	b	1a974 <fputs@plt+0x16060>
   1ab6c:	mov	r3, r7
   1ab70:	ldrb	r1, [r3, #17]
   1ab74:	cmp	r1, #0
   1ab78:	bne	1bb20 <fputs@plt+0x1720c>
   1ab7c:	add	r4, r4, #1
   1ab80:	add	r3, r3, #1
   1ab84:	cmp	r4, #7
   1ab88:	bne	1ab70 <fputs@plt+0x1625c>
   1ab8c:	ldr	r2, [r7, #136]	; 0x88
   1ab90:	ldr	r3, [r7, #140]	; 0x8c
   1ab94:	ldr	sl, [r7, #88]	; 0x58
   1ab98:	orrs	ip, r2, r3
   1ab9c:	ldr	fp, [r7, #92]	; 0x5c
   1aba0:	beq	1cb70 <fputs@plt+0x1825c>
   1aba4:	mov	r4, #0
   1aba8:	mov	r5, #0
   1abac:	strd	r4, [sp, #80]	; 0x50
   1abb0:	mov	r4, #0
   1abb4:	ldr	r5, [pc, #3208]	; 1b844 <fputs@plt+0x16f30>
   1abb8:	ldr	r6, [pc, #3208]	; 1b848 <fputs@plt+0x16f34>
   1abbc:	add	r5, pc, r5
   1abc0:	str	r5, [sp, #260]	; 0x104
   1abc4:	mov	r5, #0
   1abc8:	strd	r4, [sp, #152]	; 0x98
   1abcc:	ldr	r5, [pc, #3192]	; 1b84c <fputs@plt+0x16f38>
   1abd0:	mov	r4, #0
   1abd4:	ldr	r7, [pc, #3188]	; 1b850 <fputs@plt+0x16f3c>
   1abd8:	add	r6, pc, r6
   1abdc:	add	r5, pc, r5
   1abe0:	str	r5, [sp, #272]	; 0x110
   1abe4:	mov	r5, #0
   1abe8:	strd	r4, [sp, #168]	; 0xa8
   1abec:	ldr	r5, [pc, #3168]	; 1b854 <fputs@plt+0x16f40>
   1abf0:	add	r7, pc, r7
   1abf4:	ldr	r4, [sp, #80]	; 0x50
   1abf8:	add	r5, pc, r5
   1abfc:	str	r5, [sp, #312]	; 0x138
   1ac00:	ldr	r5, [sp, #84]	; 0x54
   1ac04:	str	r6, [sp, #264]	; 0x108
   1ac08:	mov	r6, #0
   1ac0c:	str	r7, [sp, #268]	; 0x10c
   1ac10:	mov	r7, #0
   1ac14:	strd	r6, [sp, #208]	; 0xd0
   1ac18:	mov	r6, #0
   1ac1c:	ldr	r7, [pc, #3124]	; 1b858 <fputs@plt+0x16f44>
   1ac20:	str	r1, [sp, #128]	; 0x80
   1ac24:	add	r7, pc, r7
   1ac28:	str	r1, [sp, #144]	; 0x90
   1ac2c:	str	r7, [sp, #276]	; 0x114
   1ac30:	mov	r7, #0
   1ac34:	str	r1, [sp, #248]	; 0xf8
   1ac38:	strd	r6, [sp, #160]	; 0xa0
   1ac3c:	strd	r6, [sp, #200]	; 0xc8
   1ac40:	strd	r6, [sp, #184]	; 0xb8
   1ac44:	strd	r6, [sp, #192]	; 0xc0
   1ac48:	strd	r6, [sp, #112]	; 0x70
   1ac4c:	strd	r6, [sp, #136]	; 0x88
   1ac50:	strd	r6, [sp, #176]	; 0xb0
   1ac54:	strd	r6, [sp, #240]	; 0xf0
   1ac58:	strd	r6, [sp, #232]	; 0xe8
   1ac5c:	strd	r6, [sp, #224]	; 0xe0
   1ac60:	add	r7, sp, #328	; 0x148
   1ac64:	str	r1, [sp, #220]	; 0xdc
   1ac68:	str	r7, [sp, #120]	; 0x78
   1ac6c:	str	r4, [sp, #252]	; 0xfc
   1ac70:	str	r5, [sp, #256]	; 0x100
   1ac74:	ldr	r6, [sp, #96]	; 0x60
   1ac78:	cmp	r6, #0
   1ac7c:	beq	1acb4 <fputs@plt+0x163a0>
   1ac80:	cmp	fp, r3
   1ac84:	cmpeq	sl, r2
   1ac88:	movwcs	r0, #32767	; 0x7fff
   1ac8c:	movcs	r1, #0
   1ac90:	bcs	1acac <fputs@plt+0x16398>
   1ac94:	lsl	ip, fp, #15
   1ac98:	lsl	r0, sl, #15
   1ac9c:	orr	r1, ip, sl, lsr #17
   1aca0:	subs	r0, r0, sl
   1aca4:	sbc	r1, r1, fp
   1aca8:	bl	62144 <fputs@plt+0x5d830>
   1acac:	add	r2, sp, #352	; 0x160
   1acb0:	bl	1a5d8 <fputs@plt+0x15cc4>
   1acb4:	add	r7, sp, #328	; 0x148
   1acb8:	mov	r0, r8
   1acbc:	str	r7, [sp]
   1acc0:	mov	r1, #0
   1acc4:	mov	r2, sl
   1acc8:	mov	r3, fp
   1accc:	bl	14d88 <fputs@plt+0x10474>
   1acd0:	subs	r4, r0, #0
   1acd4:	blt	1c088 <fputs@plt+0x17774>
   1acd8:	ldr	r1, [r8, #160]	; 0xa0
   1acdc:	ldr	r2, [r1, #136]	; 0x88
   1ace0:	ldr	r3, [r1, #140]	; 0x8c
   1ace4:	cmp	r3, fp
   1ace8:	cmpeq	r2, sl
   1acec:	bcc	1c0d0 <fputs@plt+0x177bc>
   1acf0:	ldrd	r4, [sp, #112]	; 0x70
   1acf4:	ldr	r6, [sp, #328]	; 0x148
   1acf8:	adds	r4, r4, #1
   1acfc:	adc	r5, r5, #0
   1ad00:	strd	r4, [sp, #112]	; 0x70
   1ad04:	orrs	r5, sl, fp
   1ad08:	beq	1d8dc <fputs@plt+0x18fc8>
   1ad0c:	cmp	r6, #0
   1ad10:	beq	1d8bc <fputs@plt+0x18fa8>
   1ad14:	ldrb	r7, [r6, #1]
   1ad18:	ldrb	r3, [r6]
   1ad1c:	tst	r7, #1
   1ad20:	str	r7, [sp, #104]	; 0x68
   1ad24:	beq	1ae90 <fputs@plt+0x1657c>
   1ad28:	cmp	r3, #1
   1ad2c:	bne	1aebc <fputs@plt+0x165a8>
   1ad30:	ldr	r3, [r6, #44]	; 0x2c
   1ad34:	ldr	r2, [r6, #40]	; 0x28
   1ad38:	orrs	ip, r2, r3
   1ad3c:	ldrne	r3, [r6, #44]	; 0x2c
   1ad40:	beq	1b3e0 <fputs@plt+0x16acc>
   1ad44:	orrs	r3, r2, r3
   1ad48:	ldr	r4, [r6, #56]	; 0x38
   1ad4c:	ldr	r2, [r6, #60]	; 0x3c
   1ad50:	movne	r3, #0
   1ad54:	moveq	r3, #1
   1ad58:	orr	r4, r4, r2
   1ad5c:	cmp	r4, #0
   1ad60:	movne	r4, r3
   1ad64:	eoreq	r4, r3, #1
   1ad68:	cmp	r4, #0
   1ad6c:	bne	1be38 <fputs@plt+0x17524>
   1ad70:	ldr	r2, [r6, #8]
   1ad74:	ldr	r3, [r6, #12]
   1ad78:	cmp	r3, #0
   1ad7c:	cmpeq	r2, #64	; 0x40
   1ad80:	beq	1c4cc <fputs@plt+0x17bb8>
   1ad84:	ldrb	r5, [r6, #1]
   1ad88:	ldr	r7, [r6, #16]
   1ad8c:	ldr	ip, [r6, #20]
   1ad90:	ands	r5, r5, #3
   1ad94:	str	r7, [sp, #104]	; 0x68
   1ad98:	str	ip, [sp, #108]	; 0x6c
   1ad9c:	beq	1bc90 <fputs@plt+0x1737c>
   1ada0:	subs	r2, r2, #64	; 0x40
   1ada4:	add	r1, sp, #332	; 0x14c
   1ada8:	str	r4, [sp, #12]
   1adac:	sbc	r3, r3, #0
   1adb0:	str	r1, [sp]
   1adb4:	mov	r0, r5
   1adb8:	add	r1, sp, #336	; 0x150
   1adbc:	str	r1, [sp, #4]
   1adc0:	add	r1, sp, #340	; 0x154
   1adc4:	str	r1, [sp, #8]
   1adc8:	add	r1, r6, #64	; 0x40
   1adcc:	str	r4, [sp, #332]	; 0x14c
   1add0:	str	r4, [sp, #336]	; 0x150
   1add4:	bl	22c38 <fputs@plt+0x1e324>
   1add8:	subs	r4, r0, #0
   1addc:	blt	1c6dc <fputs@plt+0x17dc8>
   1ade0:	ldr	r0, [sp, #332]	; 0x14c
   1ade4:	add	r2, sp, #344	; 0x158
   1ade8:	ldr	r1, [sp, #340]	; 0x154
   1adec:	add	r3, sp, #348	; 0x15c
   1adf0:	mov	ip, #0
   1adf4:	str	ip, [sp, #344]	; 0x158
   1adf8:	str	ip, [sp, #348]	; 0x15c
   1adfc:	bl	1e7e4 <fputs@plt+0x19ed0>
   1ae00:	ldr	lr, [sp, #344]	; 0x158
   1ae04:	add	r2, sp, #512	; 0x200
   1ae08:	ldr	r3, [sp, #348]	; 0x15c
   1ae0c:	mov	r1, #0
   1ae10:	str	r1, [sp, #296]	; 0x128
   1ae14:	str	lr, [sp, #300]	; 0x12c
   1ae18:	ldrd	r4, [r2, #-216]	; 0xffffff28
   1ae1c:	ldr	r0, [sp, #332]	; 0x14c
   1ae20:	orr	r4, r4, r3
   1ae24:	bl	4140 <free@plt>
   1ae28:	ldrd	r0, [sp, #104]	; 0x68
   1ae2c:	cmp	r1, r5
   1ae30:	cmpeq	r0, r4
   1ae34:	beq	1bef8 <fputs@plt+0x175e4>
   1ae38:	bl	1a76c <fputs@plt+0x15e58>
   1ae3c:	bl	5b610 <fputs@plt+0x56cfc>
   1ae40:	cmp	r0, #2
   1ae44:	ble	1aecc <fputs@plt+0x165b8>
   1ae48:	ldr	r2, [pc, #2572]	; 1b85c <fputs@plt+0x16f48>
   1ae4c:	mov	r1, #0
   1ae50:	ldrd	r6, [sp, #104]	; 0x68
   1ae54:	mov	r3, #175	; 0xaf
   1ae58:	add	r2, pc, r2
   1ae5c:	ldr	ip, [pc, #2556]	; 1b860 <fputs@plt+0x16f4c>
   1ae60:	str	r2, [sp, #4]
   1ae64:	mov	r0, #3
   1ae68:	ldr	r2, [pc, #2548]	; 1b864 <fputs@plt+0x16f50>
   1ae6c:	add	ip, pc, ip
   1ae70:	strd	r4, [sp, #24]
   1ae74:	mvn	r4, #73	; 0x49
   1ae78:	strd	sl, [sp, #8]
   1ae7c:	add	r2, pc, r2
   1ae80:	strd	r6, [sp, #16]
   1ae84:	str	ip, [sp]
   1ae88:	bl	5ae90 <fputs@plt+0x5657c>
   1ae8c:	b	1aed0 <fputs@plt+0x165bc>
   1ae90:	sub	r3, r3, #1
   1ae94:	cmp	r3, #6
   1ae98:	addls	pc, pc, r3, lsl #2
   1ae9c:	b	1bb88 <fputs@plt+0x17274>
   1aea0:	b	1ad30 <fputs@plt+0x1641c>
   1aea4:	b	1b2f4 <fputs@plt+0x169e0>
   1aea8:	b	1b1f8 <fputs@plt+0x168e4>
   1aeac:	b	1b0ec <fputs@plt+0x167d8>
   1aeb0:	b	1b0ec <fputs@plt+0x167d8>
   1aeb4:	b	1afc8 <fputs@plt+0x166b4>
   1aeb8:	b	1af58 <fputs@plt+0x16644>
   1aebc:	bl	1a76c <fputs@plt+0x15e58>
   1aec0:	bl	5b610 <fputs@plt+0x56cfc>
   1aec4:	cmp	r0, #2
   1aec8:	bgt	1ba14 <fputs@plt+0x17100>
   1aecc:	mvn	r4, #73	; 0x49
   1aed0:	bl	1a76c <fputs@plt+0x15e58>
   1aed4:	bl	5b610 <fputs@plt+0x56cfc>
   1aed8:	cmp	r0, #2
   1aedc:	ble	1a988 <fputs@plt+0x16074>
   1aee0:	rsb	r0, r4, #0
   1aee4:	bl	3d8c <strerror@plt>
   1aee8:	ldr	r2, [pc, #2424]	; 1b868 <fputs@plt+0x16f54>
   1aeec:	ldr	ip, [pc, #2424]	; 1b86c <fputs@plt+0x16f58>
   1aef0:	mov	r1, #0
   1aef4:	add	r2, pc, r2
   1aef8:	str	r2, [sp, #4]
   1aefc:	ldr	r2, [pc, #2412]	; 1b870 <fputs@plt+0x16f5c>
   1af00:	add	ip, pc, ip
   1af04:	strd	sl, [sp, #8]
   1af08:	movw	r3, #903	; 0x387
   1af0c:	str	ip, [sp]
   1af10:	add	r2, pc, r2
   1af14:	str	r0, [sp, #16]
   1af18:	mov	r0, #3
   1af1c:	bl	5ae90 <fputs@plt+0x5657c>
   1af20:	b	1a988 <fputs@plt+0x16074>
   1af24:	ldr	lr, [pc, #2376]	; 1b874 <fputs@plt+0x16f60>
   1af28:	mov	r0, #3
   1af2c:	ldr	ip, [pc, #2372]	; 1b878 <fputs@plt+0x16f64>
   1af30:	movw	r3, #850	; 0x352
   1af34:	ldr	r2, [pc, #2368]	; 1b87c <fputs@plt+0x16f68>
   1af38:	add	lr, pc, lr
   1af3c:	add	ip, pc, ip
   1af40:	str	lr, [sp]
   1af44:	add	r2, pc, r2
   1af48:	str	ip, [sp, #4]
   1af4c:	bl	5ae90 <fputs@plt+0x5657c>
   1af50:	ldr	r1, [r5]
   1af54:	b	1aae0 <fputs@plt+0x161cc>
   1af58:	ldr	r2, [r6, #8]
   1af5c:	ldr	r3, [r6, #12]
   1af60:	cmp	r3, #0
   1af64:	cmpeq	r2, #64	; 0x40
   1af68:	beq	1bc14 <fputs@plt+0x17300>
   1af6c:	bl	1a76c <fputs@plt+0x15e58>
   1af70:	bl	5b610 <fputs@plt+0x56cfc>
   1af74:	cmp	r0, #2
   1af78:	ble	1aecc <fputs@plt+0x165b8>
   1af7c:	ldr	ip, [pc, #2300]	; 1b880 <fputs@plt+0x16f6c>
   1af80:	mov	r1, #0
   1af84:	ldr	r2, [pc, #2296]	; 1b884 <fputs@plt+0x16f70>
   1af88:	mov	r3, #340	; 0x154
   1af8c:	strd	sl, [sp, #8]
   1af90:	add	ip, pc, ip
   1af94:	add	r2, pc, r2
   1af98:	str	ip, [sp]
   1af9c:	str	r2, [sp, #4]
   1afa0:	mov	r0, #3
   1afa4:	ldr	r2, [r6, #12]
   1afa8:	mvn	r4, #73	; 0x49
   1afac:	ldr	ip, [r6, #8]
   1afb0:	str	r2, [sp, #20]
   1afb4:	ldr	r2, [pc, #2252]	; 1b888 <fputs@plt+0x16f74>
   1afb8:	str	ip, [sp, #16]
   1afbc:	add	r2, pc, r2
   1afc0:	bl	5ae90 <fputs@plt+0x5657c>
   1afc4:	b	1aed0 <fputs@plt+0x165bc>
   1afc8:	ldr	r2, [r6, #8]
   1afcc:	mov	r4, #7
   1afd0:	ldr	r3, [r6, #12]
   1afd4:	mov	r5, #0
   1afd8:	and	r0, r2, r4
   1afdc:	and	r1, r3, r5
   1afe0:	orrs	r7, r0, r1
   1afe4:	bne	1bac4 <fputs@plt+0x171b0>
   1afe8:	subs	r2, r2, #24
   1afec:	sbc	r3, r3, #0
   1aff0:	cmp	r3, #0
   1aff4:	cmpeq	r2, #7
   1aff8:	bls	1bac4 <fputs@plt+0x171b0>
   1affc:	ldr	r2, [r6, #16]
   1b000:	ldr	r3, [r6, #20]
   1b004:	and	r2, r2, r4
   1b008:	and	r3, r3, r5
   1b00c:	orrs	ip, r2, r3
   1b010:	bne	1c414 <fputs@plt+0x17b00>
   1b014:	add	lr, sp, #512	; 0x200
   1b018:	mov	r4, r2
   1b01c:	mov	r5, r3
   1b020:	strd	sl, [lr, #-232]	; 0xffffff18
   1b024:	b	1b060 <fputs@plt+0x1674c>
   1b028:	add	r7, r4, #3
   1b02c:	add	r1, r6, r7, lsl #3
   1b030:	ldr	r2, [r6, r7, lsl #3]
   1b034:	ldr	r3, [r1, #4]!
   1b038:	orrs	r0, r2, r3
   1b03c:	beq	1b058 <fputs@plt+0x16744>
   1b040:	mov	fp, #0
   1b044:	mov	sl, #7
   1b048:	and	r3, r3, fp
   1b04c:	and	r2, r2, sl
   1b050:	orrs	fp, r2, r3
   1b054:	bne	1c770 <fputs@plt+0x17e5c>
   1b058:	adds	r4, r4, #1
   1b05c:	adc	r5, r5, #0
   1b060:	mov	r0, r6
   1b064:	bl	16130 <fputs@plt+0x1181c>
   1b068:	cmp	r5, r1
   1b06c:	cmpeq	r4, r0
   1b070:	bcc	1b028 <fputs@plt+0x16714>
   1b074:	add	lr, sp, #512	; 0x200
   1b078:	ldr	r2, [sp, #104]	; 0x68
   1b07c:	ldrd	sl, [lr, #-232]	; 0xffffff18
   1b080:	and	r4, r2, #3
   1b084:	cmp	r4, #3
   1b088:	beq	1c128 <fputs@plt+0x17814>
   1b08c:	tst	r2, #1
   1b090:	beq	1b0a4 <fputs@plt+0x16790>
   1b094:	ldr	r3, [r8, #160]	; 0xa0
   1b098:	ldr	r3, [r3, #12]
   1b09c:	ands	r4, r3, #1
   1b0a0:	beq	1c5bc <fputs@plt+0x17ca8>
   1b0a4:	tst	r2, #2
   1b0a8:	beq	1b0bc <fputs@plt+0x167a8>
   1b0ac:	ldr	r3, [r8, #160]	; 0xa0
   1b0b0:	ldr	r3, [r3, #12]
   1b0b4:	ands	r4, r3, #2
   1b0b8:	beq	1c660 <fputs@plt+0x17d4c>
   1b0bc:	ldrb	r3, [r6]
   1b0c0:	sub	r3, r3, #1
   1b0c4:	cmp	r3, #6
   1b0c8:	addls	pc, pc, r3, lsl #2
   1b0cc:	b	1b798 <fputs@plt+0x16e84>
   1b0d0:	b	1b770 <fputs@plt+0x16e5c>
   1b0d4:	b	1b5a0 <fputs@plt+0x16c8c>
   1b0d8:	b	1b620 <fputs@plt+0x16d0c>
   1b0dc:	b	1b5b8 <fputs@plt+0x16ca4>
   1b0e0:	b	1b7a0 <fputs@plt+0x16e8c>
   1b0e4:	b	1b55c <fputs@plt+0x16c48>
   1b0e8:	b	1b3fc <fputs@plt+0x16ae8>
   1b0ec:	ldr	r2, [r6, #8]
   1b0f0:	mov	r0, #15
   1b0f4:	ldr	r3, [r6, #12]
   1b0f8:	mov	r1, #0
   1b0fc:	and	r0, r0, r2
   1b100:	and	r1, r1, r3
   1b104:	orrs	r4, r0, r1
   1b108:	bne	1ba50 <fputs@plt+0x1713c>
   1b10c:	subs	r2, r2, #16
   1b110:	sbc	r3, r3, #0
   1b114:	cmp	r3, #0
   1b118:	cmpeq	r2, #15
   1b11c:	bls	1ba50 <fputs@plt+0x1713c>
   1b120:	add	r5, sp, #512	; 0x200
   1b124:	str	r8, [sp, #316]	; 0x13c
   1b128:	mov	r8, r6
   1b12c:	strd	sl, [r5, #-208]	; 0xffffff30
   1b130:	mov	sl, r0
   1b134:	strd	r0, [r5, #-232]	; 0xffffff18
   1b138:	mov	fp, r1
   1b13c:	b	1b1cc <fputs@plt+0x168b8>
   1b140:	add	lr, sl, #1
   1b144:	add	r1, r8, lr, lsl #4
   1b148:	ldr	r2, [r8, lr, lsl #4]
   1b14c:	ldr	r3, [r1, #4]
   1b150:	orrs	r6, r2, r3
   1b154:	beq	1b170 <fputs@plt+0x1685c>
   1b158:	mov	r0, #7
   1b15c:	mov	r1, #0
   1b160:	and	r0, r0, r2
   1b164:	and	r1, r1, r3
   1b168:	orrs	r7, r0, r1
   1b16c:	bne	1c9c4 <fputs@plt+0x180b0>
   1b170:	lsl	r1, sl, #4
   1b174:	add	r0, r8, r1
   1b178:	ldr	r4, [r0, #24]!
   1b17c:	ldr	r5, [r0, #4]
   1b180:	orrs	r6, r4, r5
   1b184:	beq	1b1a0 <fputs@plt+0x1688c>
   1b188:	mov	r6, #7
   1b18c:	mov	r7, #0
   1b190:	and	r6, r6, r4
   1b194:	and	r7, r7, r5
   1b198:	orrs	ip, r6, r7
   1b19c:	bne	1c910 <fputs@plt+0x17ffc>
   1b1a0:	orrs	r6, r4, r5
   1b1a4:	orr	r2, r2, r3
   1b1a8:	moveq	r3, #0
   1b1ac:	movne	r3, #1
   1b1b0:	cmp	r2, #0
   1b1b4:	moveq	r2, r3
   1b1b8:	eorne	r2, r3, #1
   1b1bc:	cmp	r2, #0
   1b1c0:	bne	1c348 <fputs@plt+0x17a34>
   1b1c4:	adds	sl, sl, #1
   1b1c8:	adc	fp, fp, #0
   1b1cc:	mov	r0, r8
   1b1d0:	bl	16dcc <fputs@plt+0x124b8>
   1b1d4:	cmp	fp, r1
   1b1d8:	cmpeq	sl, r0
   1b1dc:	bcc	1b140 <fputs@plt+0x1682c>
   1b1e0:	add	r4, sp, #512	; 0x200
   1b1e4:	mov	r6, r8
   1b1e8:	ldr	r2, [sp, #104]	; 0x68
   1b1ec:	ldrd	sl, [r4, #-208]	; 0xffffff30
   1b1f0:	ldr	r8, [sp, #316]	; 0x13c
   1b1f4:	b	1b080 <fputs@plt+0x1676c>
   1b1f8:	ldr	r2, [r6, #8]
   1b1fc:	mov	r4, #15
   1b200:	ldr	r3, [r6, #12]
   1b204:	mov	r5, #0
   1b208:	and	r4, r4, r2
   1b20c:	and	r5, r5, r3
   1b210:	orrs	r7, r4, r5
   1b214:	bne	1be94 <fputs@plt+0x17580>
   1b218:	subs	r2, r2, #64	; 0x40
   1b21c:	sbc	r3, r3, #0
   1b220:	cmp	r3, #0
   1b224:	cmpeq	r2, #15
   1b228:	bls	1c00c <fputs@plt+0x176f8>
   1b22c:	ldr	r2, [r6, #16]
   1b230:	ldr	r3, [r6, #20]
   1b234:	orrs	lr, r2, r3
   1b238:	beq	1c1e8 <fputs@plt+0x178d4>
   1b23c:	ldr	r2, [r6, #24]
   1b240:	movw	r1, #65535	; 0xffff
   1b244:	ldr	r3, [r6, #28]
   1b248:	movt	r1, #127	; 0x7f
   1b24c:	subs	r2, r2, #1
   1b250:	mvn	r0, #1
   1b254:	sbc	r3, r3, #0
   1b258:	cmp	r3, r1
   1b25c:	cmpeq	r2, r0
   1b260:	bhi	1c470 <fputs@plt+0x17b5c>
   1b264:	ldr	r2, [r6, #32]
   1b268:	movw	r1, #65535	; 0xffff
   1b26c:	ldr	r3, [r6, #36]	; 0x24
   1b270:	movt	r1, #127	; 0x7f
   1b274:	mvn	r0, #0
   1b278:	cmp	r3, r1
   1b27c:	cmpeq	r2, r0
   1b280:	bhi	1c8a8 <fputs@plt+0x17f94>
   1b284:	str	r8, [sp, #280]	; 0x118
   1b288:	mov	r7, r5
   1b28c:	mov	r8, r6
   1b290:	mov	r6, r4
   1b294:	b	1b2d0 <fputs@plt+0x169bc>
   1b298:	add	r2, r6, #4
   1b29c:	add	r1, r8, r2, lsl #4
   1b2a0:	ldr	r4, [r8, r2, lsl #4]
   1b2a4:	ldr	r5, [r1, #4]
   1b2a8:	orrs	r0, r4, r5
   1b2ac:	beq	1c2a8 <fputs@plt+0x17994>
   1b2b0:	mov	r1, #0
   1b2b4:	mov	r0, #7
   1b2b8:	and	r5, r5, r1
   1b2bc:	and	r4, r4, r0
   1b2c0:	orrs	r1, r4, r5
   1b2c4:	bne	1c2a8 <fputs@plt+0x17994>
   1b2c8:	adds	r6, r6, #1
   1b2cc:	adc	r7, r7, #0
   1b2d0:	mov	r0, r8
   1b2d4:	bl	160c0 <fputs@plt+0x117ac>
   1b2d8:	cmp	r7, r1
   1b2dc:	cmpeq	r6, r0
   1b2e0:	bcc	1b298 <fputs@plt+0x16984>
   1b2e4:	mov	r6, r8
   1b2e8:	ldr	r2, [sp, #104]	; 0x68
   1b2ec:	ldr	r8, [sp, #280]	; 0x118
   1b2f0:	b	1b080 <fputs@plt+0x1676c>
   1b2f4:	ldr	r2, [r6, #8]
   1b2f8:	ldr	r3, [r6, #12]
   1b2fc:	cmp	r3, #0
   1b300:	cmpeq	r2, #40	; 0x28
   1b304:	beq	1c244 <fputs@plt+0x17930>
   1b308:	ldr	r2, [r6, #24]
   1b30c:	mov	r0, #7
   1b310:	ldr	r3, [r6, #28]
   1b314:	mov	r1, #0
   1b318:	and	r2, r2, r0
   1b31c:	and	r3, r3, r1
   1b320:	orrs	r4, r2, r3
   1b324:	bne	1b340 <fputs@plt+0x16a2c>
   1b328:	ldr	r2, [r6, #32]
   1b32c:	ldr	r3, [r6, #36]	; 0x24
   1b330:	and	r2, r2, r0
   1b334:	and	r3, r3, r1
   1b338:	orrs	r5, r2, r3
   1b33c:	beq	1bb88 <fputs@plt+0x17274>
   1b340:	bl	1a76c <fputs@plt+0x15e58>
   1b344:	bl	5b610 <fputs@plt+0x56cfc>
   1b348:	cmp	r0, #2
   1b34c:	ble	1aecc <fputs@plt+0x165b8>
   1b350:	ldr	ip, [pc, #1332]	; 1b88c <fputs@plt+0x16f78>
   1b354:	mov	r1, #0
   1b358:	ldr	r2, [pc, #1328]	; 1b890 <fputs@plt+0x16f7c>
   1b35c:	mov	r3, #208	; 0xd0
   1b360:	strd	sl, [sp, #8]
   1b364:	add	ip, pc, ip
   1b368:	add	r2, pc, r2
   1b36c:	str	ip, [sp]
   1b370:	str	r2, [sp, #4]
   1b374:	mov	r0, #3
   1b378:	ldr	ip, [r6, #24]
   1b37c:	mvn	r4, #73	; 0x49
   1b380:	ldr	r2, [r6, #28]
   1b384:	str	ip, [sp, #16]
   1b388:	str	r2, [sp, #20]
   1b38c:	ldr	r2, [r6, #36]	; 0x24
   1b390:	ldr	ip, [r6, #32]
   1b394:	str	r2, [sp, #28]
   1b398:	ldr	r2, [pc, #1268]	; 1b894 <fputs@plt+0x16f80>
   1b39c:	str	ip, [sp, #24]
   1b3a0:	add	r2, pc, r2
   1b3a4:	bl	5ae90 <fputs@plt+0x5657c>
   1b3a8:	b	1aed0 <fputs@plt+0x165bc>
   1b3ac:	ldr	lr, [pc, #1252]	; 1b898 <fputs@plt+0x16f84>
   1b3b0:	mov	r0, #3
   1b3b4:	ldr	ip, [pc, #1248]	; 1b89c <fputs@plt+0x16f88>
   1b3b8:	movw	r3, #857	; 0x359
   1b3bc:	ldr	r2, [pc, #1244]	; 1b8a0 <fputs@plt+0x16f8c>
   1b3c0:	add	lr, pc, lr
   1b3c4:	add	ip, pc, ip
   1b3c8:	str	lr, [sp]
   1b3cc:	add	r2, pc, r2
   1b3d0:	str	ip, [sp, #4]
   1b3d4:	bl	5ae90 <fputs@plt+0x5657c>
   1b3d8:	ldr	r1, [r5]
   1b3dc:	b	1aab8 <fputs@plt+0x161a4>
   1b3e0:	bl	1a76c <fputs@plt+0x15e58>
   1b3e4:	bl	5b610 <fputs@plt+0x56cfc>
   1b3e8:	cmp	r0, #3
   1b3ec:	bgt	1c6b0 <fputs@plt+0x17d9c>
   1b3f0:	ldr	r2, [r6, #40]	; 0x28
   1b3f4:	ldr	r3, [r6, #44]	; 0x2c
   1b3f8:	b	1ad44 <fputs@plt+0x16430>
   1b3fc:	ldr	r7, [r8, #160]	; 0xa0
   1b400:	ldr	r3, [r7, #8]
   1b404:	ands	r4, r3, #1
   1b408:	beq	1cdbc <fputs@plt+0x184a8>
   1b40c:	ldr	r5, [r6, #16]
   1b410:	ldr	ip, [r6, #20]
   1b414:	ldrd	r2, [sp, #152]	; 0x98
   1b418:	str	r5, [sp, #104]	; 0x68
   1b41c:	str	ip, [sp, #108]	; 0x6c
   1b420:	adds	r2, r2, #1
   1b424:	ldrd	r4, [sp, #104]	; 0x68
   1b428:	adc	r3, r3, #0
   1b42c:	cmp	r5, r3
   1b430:	cmpeq	r4, r2
   1b434:	bne	1cd6c <fputs@plt+0x18458>
   1b438:	ldr	r2, [r6, #24]
   1b43c:	ldr	r3, [r6, #28]
   1b440:	ldrd	r4, [sp, #224]	; 0xe0
   1b444:	cmp	r3, r5
   1b448:	cmpeq	r2, r4
   1b44c:	bcc	1cd1c <fputs@plt+0x18408>
   1b450:	ldrb	r1, [r8, #16]
   1b454:	tst	r1, #8
   1b458:	strdeq	r2, [sp, #224]	; 0xe0
   1b45c:	bne	1bccc <fputs@plt+0x173b8>
   1b460:	ldr	r2, [r6, #8]
   1b464:	mvn	r0, #7
   1b468:	ldrd	r4, [sp, #104]	; 0x68
   1b46c:	mvn	r1, #0
   1b470:	ldr	r3, [r6, #12]
   1b474:	adds	r2, r2, #7
   1b478:	and	r0, r0, r2
   1b47c:	adc	r3, r3, #0
   1b480:	strd	r4, [sp, #152]	; 0x98
   1b484:	and	r1, r1, r3
   1b488:	adds	r4, sl, r0
   1b48c:	adc	r5, fp, r1
   1b490:	strd	r4, [sp, #80]	; 0x50
   1b494:	ldr	r2, [r7, #136]	; 0x88
   1b498:	ldr	r3, [r7, #140]	; 0x8c
   1b49c:	cmp	fp, r3
   1b4a0:	cmpeq	sl, r2
   1b4a4:	beq	1b4ec <fputs@plt+0x16bd8>
   1b4a8:	ldr	ip, [sp, #328]	; 0x148
   1b4ac:	mvn	r4, #7
   1b4b0:	mvn	r5, #0
   1b4b4:	ldr	r0, [ip, #8]
   1b4b8:	ldr	r1, [ip, #12]
   1b4bc:	adds	r0, r0, #7
   1b4c0:	adc	r1, r1, #0
   1b4c4:	and	r0, r0, r4
   1b4c8:	and	r1, r1, r5
   1b4cc:	adds	sl, sl, r0
   1b4d0:	adc	fp, fp, r1
   1b4d4:	orrs	r5, r2, r3
   1b4d8:	bne	1ac74 <fputs@plt+0x16360>
   1b4dc:	ldr	r2, [r7, #136]	; 0x88
   1b4e0:	ldr	r3, [r7, #140]	; 0x8c
   1b4e4:	orrs	r5, r2, r3
   1b4e8:	bne	1ca70 <fputs@plt+0x1815c>
   1b4ec:	ldr	r2, [r7, #144]	; 0x90
   1b4f0:	ldr	r3, [r7, #148]	; 0x94
   1b4f4:	ldrd	r4, [sp, #112]	; 0x70
   1b4f8:	cmp	r5, r3
   1b4fc:	cmpeq	r4, r2
   1b500:	beq	1c178 <fputs@plt+0x17864>
   1b504:	bl	1a76c <fputs@plt+0x15e58>
   1b508:	bl	5b610 <fputs@plt+0x56cfc>
   1b50c:	cmp	r0, #2
   1b510:	mvnle	r4, #73	; 0x49
   1b514:	ble	1a988 <fputs@plt+0x16074>
   1b518:	mov	r2, #144	; 0x90
   1b51c:	mov	r3, #0
   1b520:	ldr	lr, [pc, #892]	; 1b8a4 <fputs@plt+0x16f90>
   1b524:	mov	r1, #0
   1b528:	strd	r2, [sp, #8]
   1b52c:	mov	r0, #3
   1b530:	ldr	ip, [pc, #880]	; 1b8a8 <fputs@plt+0x16f94>
   1b534:	add	lr, pc, lr
   1b538:	ldr	r2, [pc, #876]	; 1b8ac <fputs@plt+0x16f98>
   1b53c:	movw	r3, #1158	; 0x486
   1b540:	add	ip, pc, ip
   1b544:	str	lr, [sp]
   1b548:	str	ip, [sp, #4]
   1b54c:	add	r2, pc, r2
   1b550:	mvn	r4, #73	; 0x49
   1b554:	bl	5ae90 <fputs@plt+0x5657c>
   1b558:	b	1a988 <fputs@plt+0x16074>
   1b55c:	mov	r0, r9
   1b560:	mov	r2, sl
   1b564:	mov	r3, fp
   1b568:	bl	1a7e8 <fputs@plt+0x15ed4>
   1b56c:	subs	r4, r0, #0
   1b570:	blt	1a988 <fputs@plt+0x16074>
   1b574:	ldr	r7, [r8, #160]	; 0xa0
   1b578:	ldr	r2, [r7, #176]	; 0xb0
   1b57c:	ldr	r3, [r7, #180]	; 0xb4
   1b580:	cmp	fp, r3
   1b584:	cmpeq	sl, r2
   1b588:	beq	1be20 <fputs@plt+0x1750c>
   1b58c:	ldrd	r4, [sp, #208]	; 0xd0
   1b590:	adds	r4, r4, #1
   1b594:	adc	r5, r5, #0
   1b598:	strd	r4, [sp, #208]	; 0xd0
   1b59c:	b	1b494 <fputs@plt+0x16b80>
   1b5a0:	ldrd	r6, [sp, #200]	; 0xc8
   1b5a4:	adds	r6, r6, #1
   1b5a8:	adc	r7, r7, #0
   1b5ac:	strd	r6, [sp, #200]	; 0xc8
   1b5b0:	ldr	r7, [r8, #160]	; 0xa0
   1b5b4:	b	1b494 <fputs@plt+0x16b80>
   1b5b8:	ldrd	r4, [sp, #160]	; 0xa0
   1b5bc:	cmp	r5, #0
   1b5c0:	cmpeq	r4, #1
   1b5c4:	bhi	1cccc <fputs@plt+0x183b8>
   1b5c8:	ldr	r7, [r8, #160]	; 0xa0
   1b5cc:	adds	r0, sl, #16
   1b5d0:	adc	r1, fp, #0
   1b5d4:	ldr	r2, [r7, #104]	; 0x68
   1b5d8:	ldr	r3, [r7, #108]	; 0x6c
   1b5dc:	cmp	r3, r1
   1b5e0:	cmpeq	r2, r0
   1b5e4:	bne	1cb20 <fputs@plt+0x1820c>
   1b5e8:	ldr	r0, [r6, #8]
   1b5ec:	ldr	r1, [r6, #12]
   1b5f0:	subs	r0, r0, #16
   1b5f4:	ldr	r2, [r7, #112]	; 0x70
   1b5f8:	ldr	r3, [r7, #116]	; 0x74
   1b5fc:	sbc	r1, r1, #0
   1b600:	cmp	r3, r1
   1b604:	cmpeq	r2, r0
   1b608:	bne	1cb20 <fputs@plt+0x1820c>
   1b60c:	ldrd	r4, [sp, #160]	; 0xa0
   1b610:	adds	r4, r4, #1
   1b614:	adc	r5, r5, #0
   1b618:	strd	r4, [sp, #160]	; 0xa0
   1b61c:	b	1b494 <fputs@plt+0x16b80>
   1b620:	ldr	r3, [r8, #160]	; 0xa0
   1b624:	ldr	r3, [r3, #8]
   1b628:	tst	r3, #1
   1b62c:	beq	1b63c <fputs@plt+0x16d28>
   1b630:	ldrd	r4, [sp, #152]	; 0x98
   1b634:	orrs	r5, r4, r5
   1b638:	beq	1cf78 <fputs@plt+0x18664>
   1b63c:	ldr	r0, [sp, #76]	; 0x4c
   1b640:	mov	r2, sl
   1b644:	mov	r3, fp
   1b648:	bl	1a7e8 <fputs@plt+0x15ed4>
   1b64c:	subs	r4, r0, #0
   1b650:	blt	1a988 <fputs@plt+0x16074>
   1b654:	ldr	r4, [sp, #328]	; 0x148
   1b658:	ldrd	r0, [sp, #232]	; 0xe8
   1b65c:	ldr	r6, [r4, #24]
   1b660:	ldr	r7, [r4, #28]
   1b664:	str	r6, [sp, #136]	; 0x88
   1b668:	str	r7, [sp, #140]	; 0x8c
   1b66c:	ldrd	r6, [sp, #136]	; 0x88
   1b670:	cmp	r7, r1
   1b674:	cmpeq	r6, r0
   1b678:	bcc	1cc2c <fputs@plt+0x18318>
   1b67c:	ldr	r5, [sp, #220]	; 0xdc
   1b680:	cmp	r5, #0
   1b684:	bne	1bb90 <fputs@plt+0x1727c>
   1b688:	ldr	ip, [r8, #160]	; 0xa0
   1b68c:	ldr	r2, [r4, #16]
   1b690:	ldr	r3, [r4, #20]
   1b694:	ldr	r0, [ip, #168]	; 0xa8
   1b698:	ldr	r1, [ip, #172]	; 0xac
   1b69c:	cmp	r3, r1
   1b6a0:	cmpeq	r2, r0
   1b6a4:	bne	1d0c8 <fputs@plt+0x187b4>
   1b6a8:	ldr	r7, [sp, #248]	; 0xf8
   1b6ac:	strd	r2, [sp, #240]	; 0xf0
   1b6b0:	cmp	r7, #0
   1b6b4:	beq	1bbf8 <fputs@plt+0x172e4>
   1b6b8:	add	r6, sp, #360	; 0x168
   1b6bc:	add	lr, sp, #376	; 0x178
   1b6c0:	mov	r5, r4
   1b6c4:	add	ip, sp, #392	; 0x188
   1b6c8:	ldm	r6, {r0, r1, r2, r3}
   1b6cc:	stm	lr, {r0, r1, r2, r3}
   1b6d0:	ldr	r0, [r5, #40]!	; 0x28
   1b6d4:	ldr	r1, [r5, #4]
   1b6d8:	ldr	r2, [r5, #8]
   1b6dc:	ldr	r3, [r5, #12]
   1b6e0:	stmia	ip!, {r0, r1, r2, r3}
   1b6e4:	mov	r0, lr
   1b6e8:	add	r1, sp, #392	; 0x188
   1b6ec:	mov	r2, #16
   1b6f0:	bl	3e7c <memcmp@plt>
   1b6f4:	subs	r7, r0, #0
   1b6f8:	beq	1bfec <fputs@plt+0x176d8>
   1b6fc:	ldr	ip, [r4, #32]
   1b700:	ldr	r4, [r4, #36]	; 0x24
   1b704:	str	ip, [sp, #176]	; 0xb0
   1b708:	str	r4, [sp, #180]	; 0xb4
   1b70c:	ldr	r4, [sp, #144]	; 0x90
   1b710:	ldr	r0, [r5]
   1b714:	ldr	r1, [r5, #4]
   1b718:	cmp	r4, #0
   1b71c:	ldr	r2, [r5, #8]
   1b720:	ldr	r3, [r5, #12]
   1b724:	ldr	r7, [r8, #160]	; 0xa0
   1b728:	stmia	r6!, {r0, r1, r2, r3}
   1b72c:	bne	1b748 <fputs@plt+0x16e34>
   1b730:	ldr	r2, [r7, #184]	; 0xb8
   1b734:	ldr	r3, [r7, #188]	; 0xbc
   1b738:	ldrd	r4, [sp, #136]	; 0x88
   1b73c:	cmp	r5, r3
   1b740:	cmpeq	r4, r2
   1b744:	bne	1d194 <fputs@plt+0x18880>
   1b748:	mov	r5, #1
   1b74c:	str	r5, [sp, #144]	; 0x90
   1b750:	ldrd	r4, [sp, #192]	; 0xc0
   1b754:	adds	r4, r4, #1
   1b758:	adc	r5, r5, #0
   1b75c:	strd	r4, [sp, #192]	; 0xc0
   1b760:	mov	r5, #1
   1b764:	str	r5, [sp, #248]	; 0xf8
   1b768:	str	r5, [sp, #220]	; 0xdc
   1b76c:	b	1b494 <fputs@plt+0x16b80>
   1b770:	ldr	r0, [sp, #72]	; 0x48
   1b774:	mov	r2, sl
   1b778:	mov	r3, fp
   1b77c:	bl	1a7e8 <fputs@plt+0x15ed4>
   1b780:	subs	r4, r0, #0
   1b784:	blt	1a988 <fputs@plt+0x16074>
   1b788:	ldrd	r4, [sp, #184]	; 0xb8
   1b78c:	adds	r4, r4, #1
   1b790:	adc	r5, r5, #0
   1b794:	strd	r4, [sp, #184]	; 0xb8
   1b798:	ldr	r7, [r8, #160]	; 0xa0
   1b79c:	b	1b494 <fputs@plt+0x16b80>
   1b7a0:	ldrd	r4, [sp, #168]	; 0xa8
   1b7a4:	cmp	r5, #0
   1b7a8:	cmpeq	r4, #1
   1b7ac:	bhi	1cc7c <fputs@plt+0x18368>
   1b7b0:	ldr	r7, [r8, #160]	; 0xa0
   1b7b4:	adds	r0, sl, #16
   1b7b8:	adc	r1, fp, #0
   1b7bc:	ldr	r2, [r7, #120]	; 0x78
   1b7c0:	ldr	r3, [r7, #124]	; 0x7c
   1b7c4:	cmp	r3, r1
   1b7c8:	cmpeq	r2, r0
   1b7cc:	bne	1cad0 <fputs@plt+0x181bc>
   1b7d0:	ldr	r0, [r6, #8]
   1b7d4:	ldr	r1, [r6, #12]
   1b7d8:	subs	r0, r0, #16
   1b7dc:	ldr	r2, [r7, #128]	; 0x80
   1b7e0:	ldr	r3, [r7, #132]	; 0x84
   1b7e4:	sbc	r1, r1, #0
   1b7e8:	cmp	r3, r1
   1b7ec:	cmpeq	r2, r0
   1b7f0:	bne	1cad0 <fputs@plt+0x181bc>
   1b7f4:	ldrd	r4, [sp, #168]	; 0xa8
   1b7f8:	adds	r4, r4, #1
   1b7fc:	adc	r5, r5, #0
   1b800:	strd	r4, [sp, #168]	; 0xa8
   1b804:	b	1b494 <fputs@plt+0x16b80>
   1b808:	andeq	r1, r7, r0, asr #6
   1b80c:	andeq	r0, r0, r0, lsr r4
   1b810:	andeq	sp, r4, r0
   1b814:	andeq	sp, r4, r8, lsr pc
   1b818:	andeq	sp, r4, r0
   1b81c:	andeq	ip, r4, r4, ror #28
   1b820:	andeq	sp, r4, ip, lsl lr
   1b824:	andeq	sp, r4, r0, ror sp
   1b828:	andeq	ip, r4, r0, lsr #26
   1b82c:	andeq	sp, r4, r4, asr sp
   1b830:	muleq	r4, ip, sp
   1b834:	andeq	ip, r4, r0, lsl #25
   1b838:	andeq	sp, r4, ip, lsl sp
   1b83c:	andeq	ip, r4, ip, ror sp
   1b840:	andeq	ip, r4, r8, asr #24
   1b844:	andeq	ip, r4, r4, ror #23
   1b848:	andeq	ip, r4, r4, ror #22
   1b84c:	andeq	ip, r4, r4, asr #23
   1b850:	andeq	ip, r4, r0, lsr #28
   1b854:	andeq	sp, r4, ip, lsr r6
   1b858:	andeq	sp, r4, r4, asr #24
   1b85c:	andeq	ip, r4, r8, asr #24
   1b860:	ldrdeq	ip, [r4], -r0
   1b864:	andeq	ip, r4, r4, lsr #18
   1b868:	strdeq	ip, [r4], -r0
   1b86c:	andeq	sp, r4, r8, ror #18
   1b870:	muleq	r4, r0, r8
   1b874:	andeq	sp, r4, r0, lsr r9
   1b878:			; <UNDEFINED> instruction: 0x0004c9b0
   1b87c:	andeq	ip, r4, ip, asr r8
   1b880:	andeq	ip, r4, ip, lsr #15
   1b884:	andeq	ip, r4, r0, lsl #30
   1b888:	andeq	ip, r4, r4, ror #15
   1b88c:	ldrdeq	ip, [r4], -r8
   1b890:	andeq	ip, r4, r4, lsl #16
   1b894:	andeq	ip, r4, r0, lsl #8
   1b898:	andeq	sp, r4, r8, lsr #9
   1b89c:	andeq	ip, r4, r8, asr #10
   1b8a0:	ldrdeq	ip, [r4], -r4
   1b8a4:	andeq	sp, r4, r4, lsr r3
   1b8a8:	muleq	r4, r4, sp
   1b8ac:	andeq	ip, r4, r4, asr r2
   1b8b0:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   1b8b4:	andeq	fp, r4, ip, lsl #26
   1b8b8:	andeq	fp, r4, r0, ror #26
   1b8bc:	andeq	r9, r4, r8, ror #18
   1b8c0:			; <UNDEFINED> instruction: 0x0004bcb4
   1b8c4:	andeq	ip, r4, r8, lsr r2
   1b8c8:	andeq	fp, r4, r8, ror #25
   1b8cc:	andeq	fp, r4, r4, asr ip
   1b8d0:	strdeq	ip, [r4], -r8
   1b8d4:	andeq	fp, r4, ip, lsl #25
   1b8d8:	andeq	fp, r4, r4, lsl lr
   1b8dc:	andeq	ip, r4, r0, lsl sp
   1b8e0:	andeq	fp, r4, r8, lsr ip
   1b8e4:	andeq	ip, r4, r0, ror #8
   1b8e8:	muleq	r4, r0, ip
   1b8ec:			; <UNDEFINED> instruction: 0x0004bbb8
   1b8f0:	andeq	fp, r4, r4, ror #21
   1b8f4:	andeq	ip, r4, r0, ror #4
   1b8f8:	andeq	fp, r4, ip, lsl fp
   1b8fc:	andeq	fp, r4, r0, ror #17
   1b900:	ldrdeq	fp, [r4], -r8
   1b904:	andeq	fp, r4, r8, lsl r9
   1b908:	andeq	fp, r4, r4, lsl #17
   1b90c:	strdeq	fp, [r4], -r8
   1b910:			; <UNDEFINED> instruction: 0x0004b8b4
   1b914:			; <UNDEFINED> instruction: 0x0004b7b8
   1b918:	andeq	fp, r4, r0, asr #22
   1b91c:	andeq	fp, r4, r0, asr #15
   1b920:	andeq	fp, r4, ip, lsl #14
   1b924:	andeq	fp, r4, ip, lsr #23
   1b928:	andeq	fp, r4, r4, asr #14
   1b92c:	ldrdeq	fp, [r4], -ip
   1b930:			; <UNDEFINED> instruction: 0x0004c7b4
   1b934:	ldrdeq	fp, [r4], -ip
   1b938:	andeq	ip, r4, r8, ror #14
   1b93c:	muleq	r4, r0, r8
   1b940:	andeq	fp, r4, r8, lsl #13
   1b944:			; <UNDEFINED> instruction: 0x0004bdbc
   1b948:	andeq	ip, r4, r0, lsl r7
   1b94c:	andeq	fp, r4, r8, lsr r6
   1b950:	andeq	ip, r4, r8, lsr #13
   1b954:	andeq	ip, r4, r8, lsr #2
   1b958:	andeq	fp, r4, r8, asr #11
   1b95c:	andeq	fp, r4, r0, lsr r5
   1b960:	strdeq	fp, [r4], -ip
   1b964:	andeq	fp, r4, r8, ror #10
   1b968:	ldrdeq	fp, [r4], -r4
   1b96c:	ldrdeq	fp, [r4], -r4
   1b970:	andeq	fp, r4, r4, lsl #10
   1b974:	andeq	fp, r4, r8, lsr r4
   1b978:	andeq	fp, r4, ip, ror r9
   1b97c:	andeq	fp, r4, r0, lsl #9
   1b980:	andeq	r9, r4, r4, asr r0
   1b984:			; <UNDEFINED> instruction: 0x0004b9bc
   1b988:	andeq	fp, r4, ip, ror #6
   1b98c:	andeq	fp, r4, r4, asr #7
   1b990:	andeq	fp, r4, r4, lsl #6
   1b994:	ldrdeq	fp, [r4], -r8
   1b998:	andeq	fp, r4, ip, lsr r3
   1b99c:	andeq	fp, r4, r8, lsr #5
   1b9a0:	muleq	r4, r8, r7
   1b9a4:	andeq	fp, r4, r0, ror #5
   1b9a8:	andeq	fp, r4, ip, asr #4
   1b9ac:	andeq	fp, r4, ip, asr r5
   1b9b0:	andeq	fp, r4, ip, ror r2
   1b9b4:	andeq	fp, r4, r4, asr r9
   1b9b8:	andeq	ip, r4, ip, ror r2
   1b9bc:	andeq	fp, r4, r4, lsr #3
   1b9c0:	andeq	fp, r4, ip, ror #17
   1b9c4:	ldrdeq	ip, [r4], -r8
   1b9c8:	andeq	fp, r4, r0, lsl #2
   1b9cc:	andeq	fp, r4, r0, ror r3
   1b9d0:	andeq	fp, r4, r4, lsr #32
   1b9d4:	andeq	fp, r4, r8, ror r0
   1b9d8:	andeq	sl, r4, r4, lsl #31
   1b9dc:	muleq	r4, r0, r6
   1b9e0:	andeq	sl, r4, ip, asr #31
   1b9e4:	andeq	fp, r4, r8, ror #31
   1b9e8:	andeq	fp, r4, r4, lsr #22
   1b9ec:	andeq	sl, r4, r8, lsl #30
   1b9f0:	andeq	sl, r4, r0, ror lr
   1b9f4:	muleq	r4, r0, r3
   1b9f8:	andeq	sl, r4, r8, lsr #29
   1b9fc:	andeq	r2, r5, ip, asr #22
   1ba00:	andeq	r8, r4, ip, lsl #21
   1ba04:	andeq	sl, r4, r4, asr #27
   1ba08:			; <UNDEFINED> instruction: 0x0004b3b4
   1ba0c:	andeq	sl, r4, r4, lsl #28
   1ba10:	ldrdeq	r8, [r4], -ip
   1ba14:	ldr	r2, [pc, #-364]	; 1b8b0 <fputs@plt+0x16f9c>
   1ba18:	mov	r1, #0
   1ba1c:	ldr	ip, [pc, #-368]	; 1b8b4 <fputs@plt+0x16fa0>
   1ba20:	mov	r3, #128	; 0x80
   1ba24:	add	r2, pc, r2
   1ba28:	str	r2, [sp, #4]
   1ba2c:	ldr	r2, [pc, #-380]	; 1b8b8 <fputs@plt+0x16fa4>
   1ba30:	add	ip, pc, ip
   1ba34:	strd	sl, [sp, #8]
   1ba38:	mov	r0, #3
   1ba3c:	str	ip, [sp]
   1ba40:	add	r2, pc, r2
   1ba44:	mvn	r4, #73	; 0x49
   1ba48:	bl	5ae90 <fputs@plt+0x5657c>
   1ba4c:	b	1aed0 <fputs@plt+0x165bc>
   1ba50:	bl	1a76c <fputs@plt+0x15e58>
   1ba54:	bl	5b610 <fputs@plt+0x56cfc>
   1ba58:	cmp	r0, #2
   1ba5c:	ble	1aecc <fputs@plt+0x165b8>
   1ba60:	ldrb	r3, [r6]
   1ba64:	cmp	r3, #4
   1ba68:	beq	1c904 <fputs@plt+0x17ff0>
   1ba6c:	ldr	r3, [pc, #-440]	; 1b8bc <fputs@plt+0x16fa8>
   1ba70:	add	r3, pc, r3
   1ba74:	ldr	ip, [pc, #-444]	; 1b8c0 <fputs@plt+0x16fac>
   1ba78:	mov	r1, #0
   1ba7c:	ldr	r2, [pc, #-448]	; 1b8c4 <fputs@plt+0x16fb0>
   1ba80:	mov	r0, #3
   1ba84:	str	r3, [sp, #16]
   1ba88:	add	ip, pc, ip
   1ba8c:	strd	sl, [sp, #8]
   1ba90:	add	r2, pc, r2
   1ba94:	str	ip, [sp]
   1ba98:	movw	r3, #270	; 0x10e
   1ba9c:	str	r2, [sp, #4]
   1baa0:	mvn	r4, #73	; 0x49
   1baa4:	ldr	r2, [r6, #12]
   1baa8:	ldr	ip, [r6, #8]
   1baac:	str	r2, [sp, #28]
   1bab0:	ldr	r2, [pc, #-496]	; 1b8c8 <fputs@plt+0x16fb4>
   1bab4:	str	ip, [sp, #24]
   1bab8:	add	r2, pc, r2
   1babc:	bl	5ae90 <fputs@plt+0x5657c>
   1bac0:	b	1aed0 <fputs@plt+0x165bc>
   1bac4:	bl	1a76c <fputs@plt+0x15e58>
   1bac8:	bl	5b610 <fputs@plt+0x56cfc>
   1bacc:	cmp	r0, #2
   1bad0:	ble	1aecc <fputs@plt+0x165b8>
   1bad4:	ldr	ip, [pc, #-528]	; 1b8cc <fputs@plt+0x16fb8>
   1bad8:	mov	r1, #0
   1badc:	ldr	r2, [pc, #-532]	; 1b8d0 <fputs@plt+0x16fbc>
   1bae0:	movw	r3, #313	; 0x139
   1bae4:	strd	sl, [sp, #8]
   1bae8:	add	ip, pc, ip
   1baec:	add	r2, pc, r2
   1baf0:	str	ip, [sp]
   1baf4:	str	r2, [sp, #4]
   1baf8:	mov	r0, #3
   1bafc:	ldr	r2, [r6, #12]
   1bb00:	mvn	r4, #73	; 0x49
   1bb04:	ldr	ip, [r6, #8]
   1bb08:	str	r2, [sp, #20]
   1bb0c:	ldr	r2, [pc, #-576]	; 1b8d4 <fputs@plt+0x16fc0>
   1bb10:	str	ip, [sp, #16]
   1bb14:	add	r2, pc, r2
   1bb18:	bl	5ae90 <fputs@plt+0x5657c>
   1bb1c:	b	1aed0 <fputs@plt+0x165bc>
   1bb20:	bl	1a76c <fputs@plt+0x15e58>
   1bb24:	bl	5b610 <fputs@plt+0x56cfc>
   1bb28:	cmp	r0, #2
   1bb2c:	movle	sl, #0
   1bb30:	movle	fp, #0
   1bb34:	mvnle	r4, #73	; 0x49
   1bb38:	ble	1a988 <fputs@plt+0x16074>
   1bb3c:	ldr	r2, [pc, #-620]	; 1b8d8 <fputs@plt+0x16fc4>
   1bb40:	mov	r1, #0
   1bb44:	ldr	r3, [pc, #-624]	; 1b8dc <fputs@plt+0x16fc8>
   1bb48:	add	r4, r4, #17
   1bb4c:	add	r2, pc, r2
   1bb50:	str	r2, [sp, #4]
   1bb54:	ldr	r2, [pc, #-636]	; 1b8e0 <fputs@plt+0x16fcc>
   1bb58:	add	r3, pc, r3
   1bb5c:	str	r4, [sp, #8]
   1bb60:	mov	r0, #3
   1bb64:	str	r3, [sp]
   1bb68:	add	r2, pc, r2
   1bb6c:	str	r1, [sp, #12]
   1bb70:	movw	r3, #870	; 0x366
   1bb74:	mov	sl, #0
   1bb78:	mov	fp, #0
   1bb7c:	mvn	r4, #73	; 0x49
   1bb80:	bl	5ae90 <fputs@plt+0x5657c>
   1bb84:	b	1a988 <fputs@plt+0x16074>
   1bb88:	ldr	r2, [sp, #104]	; 0x68
   1bb8c:	b	1b080 <fputs@plt+0x1676c>
   1bb90:	ldr	r2, [r4, #16]
   1bb94:	ldr	r3, [r4, #20]
   1bb98:	ldrd	r6, [sp, #240]	; 0xf0
   1bb9c:	cmp	r3, r7
   1bba0:	cmpeq	r2, r6
   1bba4:	bhi	1b6a8 <fputs@plt+0x16d94>
   1bba8:	bl	1a76c <fputs@plt+0x15e58>
   1bbac:	bl	5b610 <fputs@plt+0x56cfc>
   1bbb0:	cmp	r0, #2
   1bbb4:	mvnle	r4, #73	; 0x49
   1bbb8:	ble	1a988 <fputs@plt+0x16074>
   1bbbc:	ldr	r2, [pc, #-736]	; 1b8e4 <fputs@plt+0x16fd0>
   1bbc0:	mov	r1, #0
   1bbc4:	ldr	ip, [pc, #-740]	; 1b8e8 <fputs@plt+0x16fd4>
   1bbc8:	movw	r3, #966	; 0x3c6
   1bbcc:	add	r2, pc, r2
   1bbd0:	str	r2, [sp, #4]
   1bbd4:	ldr	r2, [pc, #-752]	; 1b8ec <fputs@plt+0x16fd8>
   1bbd8:	add	ip, pc, ip
   1bbdc:	strd	sl, [sp, #8]
   1bbe0:	mov	r0, #3
   1bbe4:	str	ip, [sp]
   1bbe8:	add	r2, pc, r2
   1bbec:	mvn	r4, #73	; 0x49
   1bbf0:	bl	5ae90 <fputs@plt+0x5657c>
   1bbf4:	b	1a988 <fputs@plt+0x16074>
   1bbf8:	ldr	r1, [r4, #32]
   1bbfc:	add	r5, r4, #40	; 0x28
   1bc00:	ldr	r4, [r4, #36]	; 0x24
   1bc04:	add	r6, sp, #360	; 0x168
   1bc08:	str	r1, [sp, #176]	; 0xb0
   1bc0c:	str	r4, [sp, #180]	; 0xb4
   1bc10:	b	1b70c <fputs@plt+0x16df8>
   1bc14:	ldr	r2, [r6, #24]
   1bc18:	movw	r1, #65535	; 0xffff
   1bc1c:	ldr	r3, [r6, #28]
   1bc20:	movt	r1, #127	; 0x7f
   1bc24:	mvn	r0, #0
   1bc28:	cmp	r3, r1
   1bc2c:	cmpeq	r2, r0
   1bc30:	bls	1bb88 <fputs@plt+0x17274>
   1bc34:	bl	1a76c <fputs@plt+0x15e58>
   1bc38:	bl	5b610 <fputs@plt+0x56cfc>
   1bc3c:	cmp	r0, #2
   1bc40:	ble	1aecc <fputs@plt+0x165b8>
   1bc44:	ldr	ip, [pc, #-860]	; 1b8f0 <fputs@plt+0x16fdc>
   1bc48:	mov	r1, #0
   1bc4c:	ldr	r2, [pc, #-864]	; 1b8f4 <fputs@plt+0x16fe0>
   1bc50:	movw	r3, #347	; 0x15b
   1bc54:	strd	sl, [sp, #8]
   1bc58:	add	ip, pc, ip
   1bc5c:	add	r2, pc, r2
   1bc60:	str	ip, [sp]
   1bc64:	str	r2, [sp, #4]
   1bc68:	mov	r0, #3
   1bc6c:	ldr	r2, [r6, #28]
   1bc70:	mvn	r4, #73	; 0x49
   1bc74:	ldr	ip, [r6, #24]
   1bc78:	str	r2, [sp, #20]
   1bc7c:	ldr	r2, [pc, #-908]	; 1b8f8 <fputs@plt+0x16fe4>
   1bc80:	str	ip, [sp, #16]
   1bc84:	add	r2, pc, r2
   1bc88:	bl	5ae90 <fputs@plt+0x5657c>
   1bc8c:	b	1aed0 <fputs@plt+0x165bc>
   1bc90:	sub	r1, r2, #64	; 0x40
   1bc94:	add	r3, sp, #348	; 0x15c
   1bc98:	add	r0, r6, #64	; 0x40
   1bc9c:	add	r2, sp, #344	; 0x158
   1bca0:	str	r5, [sp, #344]	; 0x158
   1bca4:	add	r7, sp, #512	; 0x200
   1bca8:	str	r5, [sp, #348]	; 0x15c
   1bcac:	bl	1e7e4 <fputs@plt+0x19ed0>
   1bcb0:	ldr	r3, [sp, #344]	; 0x158
   1bcb4:	str	r5, [sp, #288]	; 0x120
   1bcb8:	str	r3, [sp, #292]	; 0x124
   1bcbc:	ldr	r3, [sp, #348]	; 0x15c
   1bcc0:	ldrd	r4, [r7, #-224]	; 0xffffff20
   1bcc4:	orr	r4, r4, r3
   1bcc8:	b	1ae28 <fputs@plt+0x16514>
   1bccc:	bl	1a76c <fputs@plt+0x15e58>
   1bcd0:	bl	5b610 <fputs@plt+0x56cfc>
   1bcd4:	cmp	r0, #6
   1bcd8:	bgt	1c620 <fputs@plt+0x17d0c>
   1bcdc:	ldr	r2, [sp, #328]	; 0x148
   1bce0:	mov	r3, #312	; 0x138
   1bce4:	ldrd	r4, [r8, r3]
   1bce8:	mov	r3, #304	; 0x130
   1bcec:	ldrd	r0, [r8, r3]
   1bcf0:	ldr	r3, [r2, #28]
   1bcf4:	ldr	r2, [r2, #24]
   1bcf8:	strd	r0, [sp, #152]	; 0x98
   1bcfc:	mul	ip, r4, r3
   1bd00:	ldrd	r6, [sp, #152]	; 0x98
   1bd04:	umull	r0, r1, r4, r2
   1bd08:	mla	ip, r2, r5, ip
   1bd0c:	adds	r6, r6, r0
   1bd10:	add	r1, ip, r1
   1bd14:	adc	r7, r7, r1
   1bd18:	strd	r6, [sp, #232]	; 0xe8
   1bd1c:	ldr	r7, [sp, #144]	; 0x90
   1bd20:	cmp	r7, #0
   1bd24:	beq	1bd44 <fputs@plt+0x17430>
   1bd28:	ldrd	r6, [sp, #232]	; 0xe8
   1bd2c:	adds	r4, r4, r6
   1bd30:	adc	r5, r5, r7
   1bd34:	ldrd	r6, [sp, #136]	; 0x88
   1bd38:	cmp	r7, r5
   1bd3c:	cmpeq	r6, r4
   1bd40:	bcs	1d86c <fputs@plt+0x18f58>
   1bd44:	mov	r0, r8
   1bd48:	bl	232e4 <fputs@plt+0x1e9d0>
   1bd4c:	subs	r4, r0, #0
   1bd50:	blt	1a988 <fputs@plt+0x16074>
   1bd54:	mov	r0, r8
   1bd58:	bl	23214 <fputs@plt+0x1e900>
   1bd5c:	subs	r4, r0, #0
   1bd60:	blt	1a988 <fputs@plt+0x16074>
   1bd64:	ldrd	r4, [sp, #80]	; 0x50
   1bd68:	orrs	r5, r4, r5
   1bd6c:	beq	1c748 <fputs@plt+0x17e34>
   1bd70:	ldrd	r4, [sp, #80]	; 0x50
   1bd74:	cmp	r5, fp
   1bd78:	cmpeq	r4, sl
   1bd7c:	bhi	1c53c <fputs@plt+0x17c28>
   1bd80:	mov	r4, sl
   1bd84:	mov	r5, fp
   1bd88:	str	r9, [sp, #152]	; 0x98
   1bd8c:	mvn	r6, #7
   1bd90:	mvn	r7, #0
   1bd94:	ldrd	sl, [sp, #80]	; 0x50
   1bd98:	add	r9, sp, #328	; 0x148
   1bd9c:	b	1bdec <fputs@plt+0x174d8>
   1bda0:	ldr	r2, [sp, #328]	; 0x148
   1bda4:	mov	r0, r8
   1bda8:	strd	sl, [sp]
   1bdac:	mov	r1, #0
   1bdb0:	bl	234d0 <fputs@plt+0x1ebbc>
   1bdb4:	cmp	r0, #0
   1bdb8:	blt	1c60c <fputs@plt+0x17cf8>
   1bdbc:	ldr	r1, [sp, #328]	; 0x148
   1bdc0:	ldr	r2, [r1, #8]
   1bdc4:	ldr	r3, [r1, #12]
   1bdc8:	adds	r2, r2, #7
   1bdcc:	adc	r3, r3, #0
   1bdd0:	and	r2, r2, r6
   1bdd4:	adds	sl, sl, r2
   1bdd8:	and	r3, r3, r7
   1bddc:	adc	fp, fp, r3
   1bde0:	cmp	fp, r5
   1bde4:	cmpeq	sl, r4
   1bde8:	bhi	1c530 <fputs@plt+0x17c1c>
   1bdec:	str	r9, [sp]
   1bdf0:	mov	r0, r8
   1bdf4:	mov	r1, #0
   1bdf8:	mov	r2, sl
   1bdfc:	mov	r3, fp
   1be00:	bl	14d88 <fputs@plt+0x10474>
   1be04:	cmp	r0, #0
   1be08:	bge	1bda0 <fputs@plt+0x1748c>
   1be0c:	mov	sl, r4
   1be10:	mov	fp, r5
   1be14:	mov	r4, r0
   1be18:	ldr	r9, [sp, #152]	; 0x98
   1be1c:	b	1a988 <fputs@plt+0x16074>
   1be20:	ldr	r5, [sp, #128]	; 0x80
   1be24:	cmp	r5, #0
   1be28:	bne	1d774 <fputs@plt+0x18e60>
   1be2c:	mov	r6, #1
   1be30:	str	r6, [sp, #128]	; 0x80
   1be34:	b	1b58c <fputs@plt+0x16c78>
   1be38:	bl	1a76c <fputs@plt+0x15e58>
   1be3c:	bl	5b610 <fputs@plt+0x56cfc>
   1be40:	cmp	r0, #2
   1be44:	ble	1aecc <fputs@plt+0x165b8>
   1be48:	ldr	ip, [pc, #-1364]	; 1b8fc <fputs@plt+0x16fe8>
   1be4c:	mov	r1, #0
   1be50:	ldr	r2, [pc, #-1368]	; 1b900 <fputs@plt+0x16fec>
   1be54:	mov	r3, #142	; 0x8e
   1be58:	strd	sl, [sp, #8]
   1be5c:	add	ip, pc, ip
   1be60:	add	r2, pc, r2
   1be64:	str	ip, [sp]
   1be68:	str	r2, [sp, #4]
   1be6c:	mov	r0, #3
   1be70:	ldr	r2, [r6, #60]	; 0x3c
   1be74:	mvn	r4, #73	; 0x49
   1be78:	ldr	ip, [r6, #56]	; 0x38
   1be7c:	str	r2, [sp, #20]
   1be80:	ldr	r2, [pc, #-1412]	; 1b904 <fputs@plt+0x16ff0>
   1be84:	str	ip, [sp, #16]
   1be88:	add	r2, pc, r2
   1be8c:	bl	5ae90 <fputs@plt+0x5657c>
   1be90:	b	1aed0 <fputs@plt+0x165bc>
   1be94:	bl	1a76c <fputs@plt+0x15e58>
   1be98:	bl	5b610 <fputs@plt+0x56cfc>
   1be9c:	cmp	r0, #2
   1bea0:	ble	1aecc <fputs@plt+0x165b8>
   1bea4:	ldr	r3, [pc, #-1444]	; 1b908 <fputs@plt+0x16ff4>
   1bea8:	mov	r2, #64	; 0x40
   1beac:	ldr	ip, [pc, #-1448]	; 1b90c <fputs@plt+0x16ff8>
   1beb0:	mov	r1, #0
   1beb4:	strd	sl, [sp, #8]
   1beb8:	add	r3, pc, r3
   1bebc:	str	r2, [sp, #16]
   1bec0:	add	ip, pc, ip
   1bec4:	str	r3, [sp]
   1bec8:	mov	r0, #3
   1becc:	str	ip, [sp, #4]
   1bed0:	mov	r3, #218	; 0xda
   1bed4:	ldr	r2, [r6, #12]
   1bed8:	mvn	r4, #73	; 0x49
   1bedc:	ldr	ip, [r6, #8]
   1bee0:	str	r2, [sp, #28]
   1bee4:	ldr	r2, [pc, #-1500]	; 1b910 <fputs@plt+0x16ffc>
   1bee8:	str	ip, [sp, #24]
   1beec:	add	r2, pc, r2
   1bef0:	bl	5ae90 <fputs@plt+0x5657c>
   1bef4:	b	1aed0 <fputs@plt+0x165bc>
   1bef8:	ldr	r2, [r6, #24]
   1befc:	mov	r0, #7
   1bf00:	ldr	r3, [r6, #28]
   1bf04:	mov	r1, #0
   1bf08:	and	r2, r2, r0
   1bf0c:	and	r3, r3, r1
   1bf10:	orrs	r7, r2, r3
   1bf14:	bne	1bf60 <fputs@plt+0x1764c>
   1bf18:	ldr	r2, [r6, #32]
   1bf1c:	ldr	r3, [r6, #36]	; 0x24
   1bf20:	and	r2, r2, r0
   1bf24:	and	r3, r3, r1
   1bf28:	orrs	ip, r2, r3
   1bf2c:	bne	1bf60 <fputs@plt+0x1764c>
   1bf30:	ldr	r2, [r6, #40]	; 0x28
   1bf34:	ldr	r3, [r6, #44]	; 0x2c
   1bf38:	and	r2, r2, r0
   1bf3c:	and	r3, r3, r1
   1bf40:	orrs	lr, r2, r3
   1bf44:	bne	1bf60 <fputs@plt+0x1764c>
   1bf48:	ldr	r2, [r6, #48]	; 0x30
   1bf4c:	ldr	r3, [r6, #52]	; 0x34
   1bf50:	and	r2, r2, r0
   1bf54:	and	r3, r3, r1
   1bf58:	orrs	r0, r2, r3
   1bf5c:	beq	1ce0c <fputs@plt+0x184f8>
   1bf60:	bl	1a76c <fputs@plt+0x15e58>
   1bf64:	bl	5b610 <fputs@plt+0x56cfc>
   1bf68:	cmp	r0, #2
   1bf6c:	ble	1aecc <fputs@plt+0x165b8>
   1bf70:	ldr	ip, [pc, #-1636]	; 1b914 <fputs@plt+0x17000>
   1bf74:	mov	r1, #0
   1bf78:	ldr	r2, [pc, #-1640]	; 1b918 <fputs@plt+0x17004>
   1bf7c:	mov	r3, #187	; 0xbb
   1bf80:	strd	sl, [sp, #8]
   1bf84:	add	ip, pc, ip
   1bf88:	add	r2, pc, r2
   1bf8c:	str	ip, [sp]
   1bf90:	str	r2, [sp, #4]
   1bf94:	mov	r0, #3
   1bf98:	ldr	ip, [r6, #24]
   1bf9c:	mvn	r4, #73	; 0x49
   1bfa0:	ldr	r2, [r6, #28]
   1bfa4:	str	ip, [sp, #16]
   1bfa8:	str	r2, [sp, #20]
   1bfac:	ldr	ip, [r6, #32]
   1bfb0:	ldr	r2, [r6, #36]	; 0x24
   1bfb4:	str	ip, [sp, #24]
   1bfb8:	str	r2, [sp, #28]
   1bfbc:	ldr	ip, [r6, #40]	; 0x28
   1bfc0:	ldr	r2, [r6, #44]	; 0x2c
   1bfc4:	str	ip, [sp, #32]
   1bfc8:	str	r2, [sp, #36]	; 0x24
   1bfcc:	ldr	r2, [r6, #52]	; 0x34
   1bfd0:	ldr	ip, [r6, #48]	; 0x30
   1bfd4:	str	r2, [sp, #44]	; 0x2c
   1bfd8:	ldr	r2, [pc, #-1732]	; 1b91c <fputs@plt+0x17008>
   1bfdc:	str	ip, [sp, #40]	; 0x28
   1bfe0:	add	r2, pc, r2
   1bfe4:	bl	5ae90 <fputs@plt+0x5657c>
   1bfe8:	b	1aed0 <fputs@plt+0x165bc>
   1bfec:	ldr	r2, [r4, #32]
   1bff0:	ldr	r3, [r4, #36]	; 0x24
   1bff4:	ldrd	r0, [sp, #176]	; 0xb0
   1bff8:	cmp	r3, r1
   1bffc:	cmpeq	r2, r0
   1c000:	bcc	1d1f0 <fputs@plt+0x188dc>
   1c004:	strd	r2, [sp, #176]	; 0xb0
   1c008:	b	1b70c <fputs@plt+0x16df8>
   1c00c:	bl	1a76c <fputs@plt+0x15e58>
   1c010:	bl	5b610 <fputs@plt+0x56cfc>
   1c014:	cmp	r0, #2
   1c018:	ble	1aecc <fputs@plt+0x165b8>
   1c01c:	ldr	ip, [pc, #-1796]	; 1b920 <fputs@plt+0x1700c>
   1c020:	mov	r1, #0
   1c024:	ldr	r2, [pc, #-1800]	; 1b924 <fputs@plt+0x17010>
   1c028:	mov	r3, #225	; 0xe1
   1c02c:	strd	sl, [sp, #8]
   1c030:	add	ip, pc, ip
   1c034:	add	r2, pc, r2
   1c038:	str	ip, [sp]
   1c03c:	str	r2, [sp, #4]
   1c040:	mov	r0, #3
   1c044:	ldr	ip, [r6, #8]
   1c048:	mvn	r4, #73	; 0x49
   1c04c:	ldr	r6, [r6, #12]
   1c050:	ldr	r2, [pc, #-1840]	; 1b928 <fputs@plt+0x17014>
   1c054:	str	ip, [sp, #80]	; 0x50
   1c058:	str	r6, [sp, #84]	; 0x54
   1c05c:	add	r2, pc, r2
   1c060:	ldrd	r6, [sp, #80]	; 0x50
   1c064:	subs	r6, r6, #64	; 0x40
   1c068:	sbc	r7, r7, #0
   1c06c:	lsr	ip, r6, #4
   1c070:	orr	ip, ip, r7, lsl #28
   1c074:	lsr	lr, r7, #4
   1c078:	str	ip, [sp, #16]
   1c07c:	str	lr, [sp, #20]
   1c080:	bl	5ae90 <fputs@plt+0x5657c>
   1c084:	b	1aed0 <fputs@plt+0x165bc>
   1c088:	bl	1a76c <fputs@plt+0x15e58>
   1c08c:	bl	5b610 <fputs@plt+0x56cfc>
   1c090:	cmp	r0, #2
   1c094:	ble	1a988 <fputs@plt+0x16074>
   1c098:	ldr	r2, [pc, #-1908]	; 1b92c <fputs@plt+0x17018>
   1c09c:	mov	r1, #0
   1c0a0:	ldr	ip, [pc, #-1912]	; 1b930 <fputs@plt+0x1701c>
   1c0a4:	movw	r3, #889	; 0x379
   1c0a8:	add	r2, pc, r2
   1c0ac:	str	r2, [sp, #4]
   1c0b0:	ldr	r2, [pc, #-1924]	; 1b934 <fputs@plt+0x17020>
   1c0b4:	add	ip, pc, ip
   1c0b8:	strd	sl, [sp, #8]
   1c0bc:	mov	r0, #3
   1c0c0:	str	ip, [sp]
   1c0c4:	add	r2, pc, r2
   1c0c8:	bl	5ae90 <fputs@plt+0x5657c>
   1c0cc:	b	1a988 <fputs@plt+0x16074>
   1c0d0:	bl	1a76c <fputs@plt+0x15e58>
   1c0d4:	bl	5b610 <fputs@plt+0x56cfc>
   1c0d8:	cmp	r0, #2
   1c0dc:	mvnle	r4, #73	; 0x49
   1c0e0:	ble	1a988 <fputs@plt+0x16074>
   1c0e4:	mov	r2, #136	; 0x88
   1c0e8:	mov	r3, #0
   1c0ec:	ldr	lr, [pc, #-1980]	; 1b938 <fputs@plt+0x17024>
   1c0f0:	mov	r1, #0
   1c0f4:	strd	r2, [sp, #8]
   1c0f8:	mov	r0, #3
   1c0fc:	ldr	ip, [pc, #-1992]	; 1b93c <fputs@plt+0x17028>
   1c100:	add	lr, pc, lr
   1c104:	ldr	r2, [pc, #-1996]	; 1b940 <fputs@plt+0x1702c>
   1c108:	movw	r3, #894	; 0x37e
   1c10c:	add	ip, pc, ip
   1c110:	str	lr, [sp]
   1c114:	str	ip, [sp, #4]
   1c118:	add	r2, pc, r2
   1c11c:	mvn	r4, #73	; 0x49
   1c120:	bl	5ae90 <fputs@plt+0x5657c>
   1c124:	b	1a988 <fputs@plt+0x16074>
   1c128:	bl	1a76c <fputs@plt+0x15e58>
   1c12c:	bl	5b610 <fputs@plt+0x56cfc>
   1c130:	cmp	r0, #2
   1c134:	mvnle	r4, #21
   1c138:	ble	1a988 <fputs@plt+0x16074>
   1c13c:	ldr	r2, [pc, #-2048]	; 1b944 <fputs@plt+0x17030>
   1c140:	mov	r0, r4
   1c144:	ldr	ip, [pc, #-2052]	; 1b948 <fputs@plt+0x17034>
   1c148:	mov	r1, #0
   1c14c:	add	r2, pc, r2
   1c150:	str	r2, [sp, #4]
   1c154:	ldr	r2, [pc, #-2064]	; 1b94c <fputs@plt+0x17038>
   1c158:	add	ip, pc, ip
   1c15c:	strd	sl, [sp, #8]
   1c160:	movw	r3, #909	; 0x38d
   1c164:	str	ip, [sp]
   1c168:	add	r2, pc, r2
   1c16c:	mvn	r4, #21
   1c170:	bl	5ae90 <fputs@plt+0x5657c>
   1c174:	b	1a988 <fputs@plt+0x16074>
   1c178:	ldr	r2, [r7, #152]	; 0x98
   1c17c:	ldr	r3, [r7, #156]	; 0x9c
   1c180:	ldrd	r4, [sp, #192]	; 0xc0
   1c184:	cmp	r5, r3
   1c188:	cmpeq	r4, r2
   1c18c:	beq	1c7fc <fputs@plt+0x17ee8>
   1c190:	bl	1a76c <fputs@plt+0x15e58>
   1c194:	bl	5b610 <fputs@plt+0x56cfc>
   1c198:	cmp	r0, #2
   1c19c:	mvnle	r4, #73	; 0x49
   1c1a0:	ble	1a988 <fputs@plt+0x16074>
   1c1a4:	mov	r2, #152	; 0x98
   1c1a8:	mov	r3, #0
   1c1ac:	ldr	lr, [pc, #-2148]	; 1b950 <fputs@plt+0x1703c>
   1c1b0:	mov	r1, #0
   1c1b4:	strd	r2, [sp, #8]
   1c1b8:	mov	r0, #3
   1c1bc:	ldr	ip, [pc, #-2160]	; 1b954 <fputs@plt+0x17040>
   1c1c0:	add	lr, pc, lr
   1c1c4:	ldr	r2, [pc, #-2164]	; 1b958 <fputs@plt+0x17044>
   1c1c8:	movw	r3, #1164	; 0x48c
   1c1cc:	add	ip, pc, ip
   1c1d0:	str	lr, [sp]
   1c1d4:	str	ip, [sp, #4]
   1c1d8:	add	r2, pc, r2
   1c1dc:	mvn	r4, #73	; 0x49
   1c1e0:	bl	5ae90 <fputs@plt+0x5657c>
   1c1e4:	b	1a988 <fputs@plt+0x16074>
   1c1e8:	bl	1a76c <fputs@plt+0x15e58>
   1c1ec:	bl	5b610 <fputs@plt+0x56cfc>
   1c1f0:	cmp	r0, #2
   1c1f4:	ble	1aecc <fputs@plt+0x165b8>
   1c1f8:	ldr	ip, [pc, #-2212]	; 1b95c <fputs@plt+0x17048>
   1c1fc:	mov	r1, #0
   1c200:	ldr	r2, [pc, #-2216]	; 1b960 <fputs@plt+0x1704c>
   1c204:	mov	r3, #232	; 0xe8
   1c208:	strd	sl, [sp, #8]
   1c20c:	add	ip, pc, ip
   1c210:	add	r2, pc, r2
   1c214:	str	ip, [sp]
   1c218:	str	r2, [sp, #4]
   1c21c:	mov	r0, #3
   1c220:	ldr	r2, [r6, #20]
   1c224:	mvn	r4, #73	; 0x49
   1c228:	ldr	ip, [r6, #16]
   1c22c:	str	r2, [sp, #20]
   1c230:	ldr	r2, [pc, #-2260]	; 1b964 <fputs@plt+0x17050>
   1c234:	str	ip, [sp, #16]
   1c238:	add	r2, pc, r2
   1c23c:	bl	5ae90 <fputs@plt+0x5657c>
   1c240:	b	1aed0 <fputs@plt+0x165bc>
   1c244:	bl	1a76c <fputs@plt+0x15e58>
   1c248:	bl	5b610 <fputs@plt+0x56cfc>
   1c24c:	cmp	r0, #2
   1c250:	ble	1aecc <fputs@plt+0x165b8>
   1c254:	ldr	r3, [pc, #-2292]	; 1b968 <fputs@plt+0x17054>
   1c258:	mov	r2, #40	; 0x28
   1c25c:	ldr	ip, [pc, #-2296]	; 1b96c <fputs@plt+0x17058>
   1c260:	mov	r1, #0
   1c264:	strd	sl, [sp, #8]
   1c268:	add	r3, pc, r3
   1c26c:	str	r2, [sp, #16]
   1c270:	add	ip, pc, ip
   1c274:	str	r3, [sp]
   1c278:	mov	r0, #3
   1c27c:	str	ip, [sp, #4]
   1c280:	mov	r3, #199	; 0xc7
   1c284:	ldr	r2, [r6, #12]
   1c288:	mvn	r4, #73	; 0x49
   1c28c:	ldr	ip, [r6, #8]
   1c290:	str	r2, [sp, #28]
   1c294:	ldr	r2, [pc, #-2348]	; 1b970 <fputs@plt+0x1705c>
   1c298:	str	ip, [sp, #24]
   1c29c:	add	r2, pc, r2
   1c2a0:	bl	5ae90 <fputs@plt+0x5657c>
   1c2a4:	b	1aed0 <fputs@plt+0x165bc>
   1c2a8:	mov	r5, r2
   1c2ac:	str	r7, [sp, #60]	; 0x3c
   1c2b0:	mov	r2, r6
   1c2b4:	mov	r6, r8
   1c2b8:	str	r2, [sp, #64]	; 0x40
   1c2bc:	ldr	r8, [sp, #280]	; 0x118
   1c2c0:	bl	1a76c <fputs@plt+0x15e58>
   1c2c4:	bl	5b610 <fputs@plt+0x56cfc>
   1c2c8:	ldr	r2, [sp, #64]	; 0x40
   1c2cc:	ldr	r3, [sp, #60]	; 0x3c
   1c2d0:	cmp	r0, #2
   1c2d4:	ble	1aecc <fputs@plt+0x165b8>
   1c2d8:	mov	r0, r6
   1c2dc:	str	r2, [sp, #64]	; 0x40
   1c2e0:	str	r3, [sp, #60]	; 0x3c
   1c2e4:	bl	160c0 <fputs@plt+0x117ac>
   1c2e8:	ldr	r2, [sp, #64]	; 0x40
   1c2ec:	add	lr, r6, r5, lsl #4
   1c2f0:	ldr	r3, [sp, #60]	; 0x3c
   1c2f4:	mvn	r4, #73	; 0x49
   1c2f8:	ldr	ip, [pc, #-2444]	; 1b974 <fputs@plt+0x17060>
   1c2fc:	strd	sl, [sp, #8]
   1c300:	strd	r2, [sp, #16]
   1c304:	add	ip, pc, ip
   1c308:	ldr	r2, [pc, #-2456]	; 1b978 <fputs@plt+0x17064>
   1c30c:	mov	r3, #256	; 0x100
   1c310:	str	ip, [sp]
   1c314:	add	r2, pc, r2
   1c318:	str	r2, [sp, #4]
   1c31c:	ldr	r2, [pc, #-2472]	; 1b97c <fputs@plt+0x17068>
   1c320:	add	r2, pc, r2
   1c324:	strd	r0, [sp, #24]
   1c328:	mov	r1, #0
   1c32c:	ldr	ip, [r6, r5, lsl #4]
   1c330:	mov	r0, #3
   1c334:	ldr	lr, [lr, #4]
   1c338:	str	ip, [sp, #32]
   1c33c:	str	lr, [sp, #36]	; 0x24
   1c340:	bl	5ae90 <fputs@plt+0x5657c>
   1c344:	b	1aed0 <fputs@plt+0x165bc>
   1c348:	add	r7, sp, #512	; 0x200
   1c34c:	mov	r6, r8
   1c350:	ldr	r8, [sp, #316]	; 0x13c
   1c354:	strd	sl, [r7, #-232]	; 0xffffff18
   1c358:	ldrd	sl, [r7, #-208]	; 0xffffff30
   1c35c:	mov	r7, lr
   1c360:	str	r1, [sp, #64]	; 0x40
   1c364:	bl	1a76c <fputs@plt+0x15e58>
   1c368:	bl	5b610 <fputs@plt+0x56cfc>
   1c36c:	ldr	ip, [sp, #64]	; 0x40
   1c370:	cmp	r0, #2
   1c374:	ble	1aecc <fputs@plt+0x165b8>
   1c378:	ldrb	r3, [r6]
   1c37c:	ldr	r5, [pc, #-2564]	; 1b980 <fputs@plt+0x1706c>
   1c380:	cmp	r3, #4
   1c384:	add	r5, pc, r5
   1c388:	beq	1d020 <fputs@plt+0x1870c>
   1c38c:	mov	r0, r6
   1c390:	str	ip, [sp, #64]	; 0x40
   1c394:	bl	16dcc <fputs@plt+0x124b8>
   1c398:	add	r3, sp, #512	; 0x200
   1c39c:	str	r5, [sp, #16]
   1c3a0:	add	r5, r6, r7, lsl #4
   1c3a4:	strd	sl, [sp, #8]
   1c3a8:	mvn	r4, #73	; 0x49
   1c3ac:	ldrd	r2, [r3, #-232]	; 0xffffff18
   1c3b0:	ldr	ip, [sp, #64]	; 0x40
   1c3b4:	strd	r2, [sp, #24]
   1c3b8:	add	lr, r6, ip
   1c3bc:	ldr	r2, [pc, #-2624]	; 1b984 <fputs@plt+0x17070>
   1c3c0:	movw	r3, #301	; 0x12d
   1c3c4:	ldr	ip, [pc, #-2628]	; 1b988 <fputs@plt+0x17074>
   1c3c8:	add	r2, pc, r2
   1c3cc:	str	r2, [sp, #4]
   1c3d0:	add	ip, pc, ip
   1c3d4:	str	ip, [sp]
   1c3d8:	ldr	r2, [pc, #-2644]	; 1b98c <fputs@plt+0x17078>
   1c3dc:	add	r2, pc, r2
   1c3e0:	strd	r0, [sp, #32]
   1c3e4:	mov	r1, #0
   1c3e8:	ldr	ip, [r5, #4]
   1c3ec:	mov	r0, #3
   1c3f0:	ldr	r6, [r6, r7, lsl #4]
   1c3f4:	str	ip, [sp, #44]	; 0x2c
   1c3f8:	str	r6, [sp, #40]	; 0x28
   1c3fc:	ldr	ip, [lr, #24]!
   1c400:	ldr	lr, [lr, #4]
   1c404:	str	ip, [sp, #48]	; 0x30
   1c408:	str	lr, [sp, #52]	; 0x34
   1c40c:	bl	5ae90 <fputs@plt+0x5657c>
   1c410:	b	1aed0 <fputs@plt+0x165bc>
   1c414:	bl	1a76c <fputs@plt+0x15e58>
   1c418:	bl	5b610 <fputs@plt+0x56cfc>
   1c41c:	cmp	r0, #2
   1c420:	ble	1aecc <fputs@plt+0x165b8>
   1c424:	ldr	ip, [pc, #-2716]	; 1b990 <fputs@plt+0x1707c>
   1c428:	mov	r1, #0
   1c42c:	ldr	r2, [pc, #-2720]	; 1b994 <fputs@plt+0x17080>
   1c430:	mov	r3, #320	; 0x140
   1c434:	strd	sl, [sp, #8]
   1c438:	add	ip, pc, ip
   1c43c:	add	r2, pc, r2
   1c440:	str	ip, [sp]
   1c444:	str	r2, [sp, #4]
   1c448:	mov	r0, #3
   1c44c:	ldr	r2, [r6, #20]
   1c450:	mvn	r4, #73	; 0x49
   1c454:	ldr	ip, [r6, #16]
   1c458:	str	r2, [sp, #20]
   1c45c:	ldr	r2, [pc, #-2764]	; 1b998 <fputs@plt+0x17084>
   1c460:	str	ip, [sp, #16]
   1c464:	add	r2, pc, r2
   1c468:	bl	5ae90 <fputs@plt+0x5657c>
   1c46c:	b	1aed0 <fputs@plt+0x165bc>
   1c470:	bl	1a76c <fputs@plt+0x15e58>
   1c474:	bl	5b610 <fputs@plt+0x56cfc>
   1c478:	cmp	r0, #2
   1c47c:	ble	1aecc <fputs@plt+0x165b8>
   1c480:	ldr	ip, [pc, #-2796]	; 1b99c <fputs@plt+0x17088>
   1c484:	mov	r1, #0
   1c488:	ldr	r2, [pc, #-2800]	; 1b9a0 <fputs@plt+0x1708c>
   1c48c:	mov	r3, #239	; 0xef
   1c490:	strd	sl, [sp, #8]
   1c494:	add	ip, pc, ip
   1c498:	add	r2, pc, r2
   1c49c:	str	ip, [sp]
   1c4a0:	str	r2, [sp, #4]
   1c4a4:	mov	r0, #3
   1c4a8:	ldr	r2, [r6, #28]
   1c4ac:	mvn	r4, #73	; 0x49
   1c4b0:	ldr	ip, [r6, #24]
   1c4b4:	str	r2, [sp, #20]
   1c4b8:	ldr	r2, [pc, #-2844]	; 1b9a4 <fputs@plt+0x17090>
   1c4bc:	str	ip, [sp, #16]
   1c4c0:	add	r2, pc, r2
   1c4c4:	bl	5ae90 <fputs@plt+0x5657c>
   1c4c8:	b	1aed0 <fputs@plt+0x165bc>
   1c4cc:	bl	1a76c <fputs@plt+0x15e58>
   1c4d0:	bl	5b610 <fputs@plt+0x56cfc>
   1c4d4:	cmp	r0, #2
   1c4d8:	ble	1aecc <fputs@plt+0x165b8>
   1c4dc:	ldr	r3, [pc, #-2876]	; 1b9a8 <fputs@plt+0x17094>
   1c4e0:	mov	r2, #64	; 0x40
   1c4e4:	ldr	ip, [pc, #-2880]	; 1b9ac <fputs@plt+0x17098>
   1c4e8:	mov	r1, r4
   1c4ec:	strd	sl, [sp, #8]
   1c4f0:	add	r3, pc, r3
   1c4f4:	str	r2, [sp, #16]
   1c4f8:	add	ip, pc, ip
   1c4fc:	str	r3, [sp]
   1c500:	mov	r0, #3
   1c504:	str	ip, [sp, #4]
   1c508:	mov	r3, #149	; 0x95
   1c50c:	ldr	r2, [r6, #12]
   1c510:	mvn	r4, #73	; 0x49
   1c514:	ldr	ip, [r6, #8]
   1c518:	str	r2, [sp, #28]
   1c51c:	ldr	r2, [pc, #-2932]	; 1b9b0 <fputs@plt+0x1709c>
   1c520:	str	ip, [sp, #24]
   1c524:	add	r2, pc, r2
   1c528:	bl	5ae90 <fputs@plt+0x5657c>
   1c52c:	b	1aed0 <fputs@plt+0x165bc>
   1c530:	ldr	r9, [sp, #152]	; 0x98
   1c534:	mov	sl, r4
   1c538:	mov	fp, r5
   1c53c:	add	r5, sp, #328	; 0x148
   1c540:	mov	r0, r8
   1c544:	str	r5, [sp]
   1c548:	mov	r1, #0
   1c54c:	mov	r2, sl
   1c550:	mov	r3, fp
   1c554:	bl	14d88 <fputs@plt+0x10474>
   1c558:	subs	r4, r0, #0
   1c55c:	blt	1a988 <fputs@plt+0x16074>
   1c560:	mov	r1, #0
   1c564:	ldr	r0, [r8, #288]	; 0x120
   1c568:	ldr	r4, [sp, #328]	; 0x148
   1c56c:	bl	4860 <gcry_md_read@plt>
   1c570:	mov	r2, #32
   1c574:	add	r4, r4, #32
   1c578:	mov	r1, r0
   1c57c:	mov	r0, r4
   1c580:	bl	3e7c <memcmp@plt>
   1c584:	cmp	r0, #0
   1c588:	bne	1d81c <fputs@plt+0x18f08>
   1c58c:	ldr	r6, [sp, #136]	; 0x88
   1c590:	strb	r0, [r8, #292]	; 0x124
   1c594:	ldr	r7, [sp, #140]	; 0x8c
   1c598:	str	r6, [sp, #252]	; 0xfc
   1c59c:	ldr	r6, [sp, #328]	; 0x148
   1c5a0:	str	r7, [sp, #256]	; 0x100
   1c5a4:	ldr	r7, [r8, #160]	; 0xa0
   1c5a8:	ldr	ip, [r6, #24]
   1c5ac:	ldr	lr, [r6, #28]
   1c5b0:	str	ip, [sp, #224]	; 0xe0
   1c5b4:	str	lr, [sp, #228]	; 0xe4
   1c5b8:	b	1b460 <fputs@plt+0x16b4c>
   1c5bc:	bl	1a76c <fputs@plt+0x15e58>
   1c5c0:	bl	5b610 <fputs@plt+0x56cfc>
   1c5c4:	cmp	r0, #2
   1c5c8:	mvnle	r4, #73	; 0x49
   1c5cc:	ble	1a988 <fputs@plt+0x16074>
   1c5d0:	ldr	r2, [pc, #-3108]	; 1b9b4 <fputs@plt+0x170a0>
   1c5d4:	mov	r1, r4
   1c5d8:	ldr	ip, [pc, #-3112]	; 1b9b8 <fputs@plt+0x170a4>
   1c5dc:	movw	r3, #915	; 0x393
   1c5e0:	add	r2, pc, r2
   1c5e4:	str	r2, [sp, #4]
   1c5e8:	ldr	r2, [pc, #-3124]	; 1b9bc <fputs@plt+0x170a8>
   1c5ec:	add	ip, pc, ip
   1c5f0:	strd	sl, [sp, #8]
   1c5f4:	mov	r0, #3
   1c5f8:	str	ip, [sp]
   1c5fc:	add	r2, pc, r2
   1c600:	mvn	r4, #73	; 0x49
   1c604:	bl	5ae90 <fputs@plt+0x5657c>
   1c608:	b	1a988 <fputs@plt+0x16074>
   1c60c:	mov	sl, r4
   1c610:	mov	fp, r5
   1c614:	mov	r4, r0
   1c618:	ldr	r9, [sp, #152]	; 0x98
   1c61c:	b	1a988 <fputs@plt+0x16074>
   1c620:	ldr	r3, [sp, #328]	; 0x148
   1c624:	mov	r1, #0
   1c628:	ldr	r5, [sp, #276]	; 0x114
   1c62c:	mov	r0, #7
   1c630:	ldr	r6, [sp, #312]	; 0x138
   1c634:	strd	sl, [sp, #8]
   1c638:	str	r5, [sp]
   1c63c:	str	r6, [sp, #4]
   1c640:	ldr	lr, [r3, #16]
   1c644:	ldr	ip, [r3, #20]
   1c648:	movw	r3, #1074	; 0x432
   1c64c:	ldr	r2, [sp, #272]	; 0x110
   1c650:	str	lr, [sp, #16]
   1c654:	str	ip, [sp, #20]
   1c658:	bl	5ae90 <fputs@plt+0x5657c>
   1c65c:	b	1bcdc <fputs@plt+0x173c8>
   1c660:	bl	1a76c <fputs@plt+0x15e58>
   1c664:	bl	5b610 <fputs@plt+0x56cfc>
   1c668:	cmp	r0, #2
   1c66c:	mvnle	r4, #73	; 0x49
   1c670:	ble	1a988 <fputs@plt+0x16074>
   1c674:	ldr	r2, [pc, #-3260]	; 1b9c0 <fputs@plt+0x170ac>
   1c678:	mov	r1, r4
   1c67c:	ldr	ip, [pc, #-3264]	; 1b9c4 <fputs@plt+0x170b0>
   1c680:	movw	r3, #921	; 0x399
   1c684:	add	r2, pc, r2
   1c688:	str	r2, [sp, #4]
   1c68c:	ldr	r2, [pc, #-3276]	; 1b9c8 <fputs@plt+0x170b4>
   1c690:	add	ip, pc, ip
   1c694:	strd	sl, [sp, #8]
   1c698:	mov	r0, #3
   1c69c:	str	ip, [sp]
   1c6a0:	add	r2, pc, r2
   1c6a4:	mvn	r4, #73	; 0x49
   1c6a8:	bl	5ae90 <fputs@plt+0x5657c>
   1c6ac:	b	1a988 <fputs@plt+0x16074>
   1c6b0:	ldr	r4, [sp, #264]	; 0x108
   1c6b4:	mov	r1, #0
   1c6b8:	ldr	r5, [sp, #268]	; 0x10c
   1c6bc:	mov	r3, #139	; 0x8b
   1c6c0:	strd	sl, [sp, #8]
   1c6c4:	mov	r0, #4
   1c6c8:	str	r4, [sp]
   1c6cc:	str	r5, [sp, #4]
   1c6d0:	ldr	r2, [sp, #260]	; 0x104
   1c6d4:	bl	5ae90 <fputs@plt+0x5657c>
   1c6d8:	b	1b3f0 <fputs@plt+0x16adc>
   1c6dc:	bl	1a76c <fputs@plt+0x15e58>
   1c6e0:	bl	5b610 <fputs@plt+0x56cfc>
   1c6e4:	cmp	r0, #2
   1c6e8:	ble	1c73c <fputs@plt+0x17e28>
   1c6ec:	mov	r0, r5
   1c6f0:	bl	226f0 <fputs@plt+0x1dddc>
   1c6f4:	mov	r5, r0
   1c6f8:	rsb	r0, r4, #0
   1c6fc:	bl	3d8c <strerror@plt>
   1c700:	ldr	r2, [pc, #-3388]	; 1b9cc <fputs@plt+0x170b8>
   1c704:	ldr	ip, [pc, #-3388]	; 1b9d0 <fputs@plt+0x170bc>
   1c708:	mov	r1, #0
   1c70c:	add	r2, pc, r2
   1c710:	str	r2, [sp, #4]
   1c714:	ldr	r2, [pc, #-3400]	; 1b9d4 <fputs@plt+0x170c0>
   1c718:	add	ip, pc, ip
   1c71c:	str	r5, [sp, #16]
   1c720:	mov	r3, #166	; 0xa6
   1c724:	strd	sl, [sp, #8]
   1c728:	add	r2, pc, r2
   1c72c:	str	ip, [sp]
   1c730:	str	r0, [sp, #20]
   1c734:	mov	r0, #3
   1c738:	bl	5ae90 <fputs@plt+0x5657c>
   1c73c:	ldr	r0, [sp, #332]	; 0x14c
   1c740:	bl	4140 <free@plt>
   1c744:	b	1aed0 <fputs@plt+0x165bc>
   1c748:	mov	r0, r8
   1c74c:	bl	23898 <fputs@plt+0x1ef84>
   1c750:	subs	r4, r0, #0
   1c754:	blt	1a988 <fputs@plt+0x16074>
   1c758:	ldr	r3, [r8, #160]	; 0xa0
   1c75c:	ldr	r6, [r3, #88]	; 0x58
   1c760:	ldr	r3, [r3, #92]	; 0x5c
   1c764:	str	r6, [sp, #80]	; 0x50
   1c768:	str	r3, [sp, #84]	; 0x54
   1c76c:	b	1bd70 <fputs@plt+0x1745c>
   1c770:	add	ip, sp, #512	; 0x200
   1c774:	mov	r3, r5
   1c778:	mov	r5, r1
   1c77c:	ldrd	sl, [ip, #-232]	; 0xffffff18
   1c780:	str	r3, [sp, #60]	; 0x3c
   1c784:	str	r4, [sp, #64]	; 0x40
   1c788:	bl	1a76c <fputs@plt+0x15e58>
   1c78c:	bl	5b610 <fputs@plt+0x56cfc>
   1c790:	cmp	r0, #2
   1c794:	ble	1aecc <fputs@plt+0x165b8>
   1c798:	mov	r0, r6
   1c79c:	mvn	r4, #73	; 0x49
   1c7a0:	bl	16130 <fputs@plt+0x1181c>
   1c7a4:	ldr	r2, [sp, #64]	; 0x40
   1c7a8:	ldr	r3, [sp, #60]	; 0x3c
   1c7ac:	ldr	ip, [pc, #-3548]	; 1b9d8 <fputs@plt+0x170c4>
   1c7b0:	strd	sl, [sp, #8]
   1c7b4:	strd	r2, [sp, #16]
   1c7b8:	add	ip, pc, ip
   1c7bc:	ldr	r2, [pc, #-3560]	; 1b9dc <fputs@plt+0x170c8>
   1c7c0:	movw	r3, #330	; 0x14a
   1c7c4:	str	ip, [sp]
   1c7c8:	add	r2, pc, r2
   1c7cc:	str	r2, [sp, #4]
   1c7d0:	ldr	r2, [pc, #-3576]	; 1b9e0 <fputs@plt+0x170cc>
   1c7d4:	add	r2, pc, r2
   1c7d8:	strd	r0, [sp, #24]
   1c7dc:	mov	r1, #0
   1c7e0:	ldr	ip, [r6, r7, lsl #3]
   1c7e4:	mov	r0, #3
   1c7e8:	ldr	lr, [r5]
   1c7ec:	str	ip, [sp, #32]
   1c7f0:	str	lr, [sp, #36]	; 0x24
   1c7f4:	bl	5ae90 <fputs@plt+0x5657c>
   1c7f8:	b	1aed0 <fputs@plt+0x165bc>
   1c7fc:	ldr	r2, [r7, #88]	; 0x58
   1c800:	ldr	r3, [r7, #92]	; 0x5c
   1c804:	cmp	r3, #0
   1c808:	cmpeq	r2, #215	; 0xd7
   1c80c:	bhi	1cbb8 <fputs@plt+0x182a4>
   1c810:	ldr	r5, [sp, #128]	; 0x80
   1c814:	cmp	r5, #0
   1c818:	bne	1c82c <fputs@plt+0x17f18>
   1c81c:	ldr	r2, [r7, #176]	; 0xb0
   1c820:	ldr	r3, [r7, #180]	; 0xb4
   1c824:	orrs	r6, r2, r3
   1c828:	bne	1d7c4 <fputs@plt+0x18eb0>
   1c82c:	ldr	r4, [sp, #220]	; 0xdc
   1c830:	cmp	r4, #0
   1c834:	beq	1ceb8 <fputs@plt+0x185a4>
   1c838:	ldr	r2, [r7, #160]	; 0xa0
   1c83c:	ldr	r3, [r7, #164]	; 0xa4
   1c840:	ldrd	r4, [sp, #240]	; 0xf0
   1c844:	cmp	r5, r3
   1c848:	cmpeq	r4, r2
   1c84c:	beq	1ceb8 <fputs@plt+0x185a4>
   1c850:	bl	1a76c <fputs@plt+0x15e58>
   1c854:	bl	5b610 <fputs@plt+0x56cfc>
   1c858:	cmp	r0, #2
   1c85c:	mvnle	r4, #73	; 0x49
   1c860:	ble	1a988 <fputs@plt+0x16074>
   1c864:	mov	r2, #160	; 0xa0
   1c868:	mov	r3, #0
   1c86c:	ldr	lr, [pc, #-3728]	; 1b9e4 <fputs@plt+0x170d0>
   1c870:	mov	r1, #0
   1c874:	strd	r2, [sp, #8]
   1c878:	mov	r0, #3
   1c87c:	ldr	ip, [pc, #-3740]	; 1b9e8 <fputs@plt+0x170d4>
   1c880:	add	lr, pc, lr
   1c884:	ldr	r2, [pc, #-3744]	; 1b9ec <fputs@plt+0x170d8>
   1c888:	movw	r3, #1205	; 0x4b5
   1c88c:	add	ip, pc, ip
   1c890:	str	lr, [sp]
   1c894:	str	ip, [sp, #4]
   1c898:	add	r2, pc, r2
   1c89c:	mvn	r4, #73	; 0x49
   1c8a0:	bl	5ae90 <fputs@plt+0x5657c>
   1c8a4:	b	1a988 <fputs@plt+0x16074>
   1c8a8:	bl	1a76c <fputs@plt+0x15e58>
   1c8ac:	bl	5b610 <fputs@plt+0x56cfc>
   1c8b0:	cmp	r0, #2
   1c8b4:	ble	1aecc <fputs@plt+0x165b8>
   1c8b8:	ldr	ip, [pc, #-3792]	; 1b9f0 <fputs@plt+0x170dc>
   1c8bc:	mov	r1, #0
   1c8c0:	ldr	r2, [pc, #-3796]	; 1b9f4 <fputs@plt+0x170e0>
   1c8c4:	mov	r3, #246	; 0xf6
   1c8c8:	strd	sl, [sp, #8]
   1c8cc:	add	ip, pc, ip
   1c8d0:	add	r2, pc, r2
   1c8d4:	str	ip, [sp]
   1c8d8:	str	r2, [sp, #4]
   1c8dc:	mov	r0, #3
   1c8e0:	ldr	r2, [r6, #36]	; 0x24
   1c8e4:	mvn	r4, #73	; 0x49
   1c8e8:	ldr	ip, [r6, #32]
   1c8ec:	str	r2, [sp, #20]
   1c8f0:	ldr	r2, [pc, #-3840]	; 1b9f8 <fputs@plt+0x170e4>
   1c8f4:	str	ip, [sp, #16]
   1c8f8:	add	r2, pc, r2
   1c8fc:	bl	5ae90 <fputs@plt+0x5657c>
   1c900:	b	1aed0 <fputs@plt+0x165bc>
   1c904:	ldr	r3, [pc, #-3856]	; 1b9fc <fputs@plt+0x170e8>
   1c908:	add	r3, pc, r3
   1c90c:	b	1ba74 <fputs@plt+0x17160>
   1c910:	add	lr, sp, #512	; 0x200
   1c914:	mov	r6, r8
   1c918:	ldr	r8, [sp, #316]	; 0x13c
   1c91c:	strd	sl, [lr, #-232]	; 0xffffff18
   1c920:	ldrd	sl, [lr, #-208]	; 0xffffff30
   1c924:	str	r1, [sp, #64]	; 0x40
   1c928:	bl	1a76c <fputs@plt+0x15e58>
   1c92c:	bl	5b610 <fputs@plt+0x56cfc>
   1c930:	ldr	ip, [sp, #64]	; 0x40
   1c934:	cmp	r0, #2
   1c938:	ble	1aecc <fputs@plt+0x165b8>
   1c93c:	ldrb	r3, [r6]
   1c940:	cmp	r3, #4
   1c944:	beq	1d768 <fputs@plt+0x18e54>
   1c948:	ldr	r5, [pc, #-3920]	; 1ba00 <fputs@plt+0x170ec>
   1c94c:	add	r5, pc, r5
   1c950:	mov	r0, r6
   1c954:	str	ip, [sp, #64]	; 0x40
   1c958:	bl	16dcc <fputs@plt+0x124b8>
   1c95c:	add	r3, sp, #512	; 0x200
   1c960:	ldr	ip, [sp, #64]	; 0x40
   1c964:	mvn	r4, #73	; 0x49
   1c968:	ldr	lr, [pc, #-3948]	; 1ba04 <fputs@plt+0x170f0>
   1c96c:	strd	sl, [sp, #8]
   1c970:	add	r6, r6, ip
   1c974:	str	r5, [sp, #16]
   1c978:	add	lr, pc, lr
   1c97c:	ldrd	r2, [r3, #-232]	; 0xffffff18
   1c980:	ldr	ip, [pc, #-3968]	; 1ba08 <fputs@plt+0x170f4>
   1c984:	strd	r2, [sp, #24]
   1c988:	add	ip, pc, ip
   1c98c:	mov	r2, lr
   1c990:	stm	sp, {r2, ip}
   1c994:	ldr	r2, [pc, #-3984]	; 1ba0c <fputs@plt+0x170f8>
   1c998:	movw	r3, #290	; 0x122
   1c99c:	add	r2, pc, r2
   1c9a0:	strd	r0, [sp, #32]
   1c9a4:	mov	r1, #0
   1c9a8:	ldr	ip, [r6, #24]!
   1c9ac:	mov	r0, #3
   1c9b0:	ldr	lr, [r6, #4]
   1c9b4:	str	ip, [sp, #40]	; 0x28
   1c9b8:	str	lr, [sp, #44]	; 0x2c
   1c9bc:	bl	5ae90 <fputs@plt+0x5657c>
   1c9c0:	b	1aed0 <fputs@plt+0x165bc>
   1c9c4:	mov	r6, r8
   1c9c8:	add	r8, sp, #512	; 0x200
   1c9cc:	mov	r7, lr
   1c9d0:	strd	sl, [r8, #-232]	; 0xffffff18
   1c9d4:	ldrd	sl, [r8, #-208]	; 0xffffff30
   1c9d8:	ldr	r8, [sp, #316]	; 0x13c
   1c9dc:	bl	1a76c <fputs@plt+0x15e58>
   1c9e0:	bl	5b610 <fputs@plt+0x56cfc>
   1c9e4:	cmp	r0, #2
   1c9e8:	ble	1aecc <fputs@plt+0x165b8>
   1c9ec:	ldrb	r3, [r6]
   1c9f0:	cmp	r3, #4
   1c9f4:	beq	1d1e4 <fputs@plt+0x188d0>
   1c9f8:	ldr	r5, [pc, #-4080]	; 1ba10 <fputs@plt+0x170fc>
   1c9fc:	add	r5, pc, r5
   1ca00:	mov	r0, r6
   1ca04:	mvn	r4, #73	; 0x49
   1ca08:	bl	16dcc <fputs@plt+0x124b8>
   1ca0c:	add	r3, sp, #512	; 0x200
   1ca10:	strd	sl, [sp, #8]
   1ca14:	add	lr, r6, r7, lsl #4
   1ca18:	str	r5, [sp, #16]
   1ca1c:	ldr	ip, [pc, #3876]	; 1d948 <fputs@plt+0x19034>
   1ca20:	ldrd	r2, [r3, #-232]	; 0xffffff18
   1ca24:	add	ip, pc, ip
   1ca28:	str	ip, [sp, #80]	; 0x50
   1ca2c:	ldr	ip, [pc, #3864]	; 1d94c <fputs@plt+0x19038>
   1ca30:	strd	r2, [sp, #24]
   1ca34:	movw	r3, #281	; 0x119
   1ca38:	ldr	r2, [sp, #80]	; 0x50
   1ca3c:	add	ip, pc, ip
   1ca40:	stm	sp, {r2, ip}
   1ca44:	ldr	r2, [pc, #3844]	; 1d950 <fputs@plt+0x1903c>
   1ca48:	add	r2, pc, r2
   1ca4c:	strd	r0, [sp, #32]
   1ca50:	mov	r1, #0
   1ca54:	ldr	ip, [r6, r7, lsl #4]
   1ca58:	mov	r0, #3
   1ca5c:	ldr	lr, [lr, #4]
   1ca60:	str	ip, [sp, #40]	; 0x28
   1ca64:	str	lr, [sp, #44]	; 0x2c
   1ca68:	bl	5ae90 <fputs@plt+0x5657c>
   1ca6c:	b	1aed0 <fputs@plt+0x165bc>
   1ca70:	bl	1a76c <fputs@plt+0x15e58>
   1ca74:	bl	5b610 <fputs@plt+0x56cfc>
   1ca78:	cmp	r0, #2
   1ca7c:	mvnle	r4, #73	; 0x49
   1ca80:	ble	1a988 <fputs@plt+0x16074>
   1ca84:	ldr	lr, [pc, #3784]	; 1d954 <fputs@plt+0x19040>
   1ca88:	mov	r1, #0
   1ca8c:	ldr	ip, [pc, #3780]	; 1d958 <fputs@plt+0x19044>
   1ca90:	mov	r3, #1152	; 0x480
   1ca94:	add	lr, pc, lr
   1ca98:	str	lr, [sp]
   1ca9c:	add	ip, pc, ip
   1caa0:	str	ip, [sp, #4]
   1caa4:	ldr	ip, [r8, #160]	; 0xa0
   1caa8:	mov	r0, #3
   1caac:	ldr	r2, [pc, #3752]	; 1d95c <fputs@plt+0x19048>
   1cab0:	mvn	r4, #73	; 0x49
   1cab4:	ldr	lr, [ip, #136]	; 0x88
   1cab8:	add	r2, pc, r2
   1cabc:	ldr	ip, [ip, #140]	; 0x8c
   1cac0:	str	lr, [sp, #8]
   1cac4:	str	ip, [sp, #12]
   1cac8:	bl	5ae90 <fputs@plt+0x5657c>
   1cacc:	b	1a988 <fputs@plt+0x16074>
   1cad0:	bl	1a76c <fputs@plt+0x15e58>
   1cad4:	bl	5b610 <fputs@plt+0x56cfc>
   1cad8:	cmp	r0, #2
   1cadc:	mvnle	r4, #73	; 0x49
   1cae0:	ble	1a988 <fputs@plt+0x16074>
   1cae4:	ldr	r2, [pc, #3700]	; 1d960 <fputs@plt+0x1904c>
   1cae8:	mov	r1, #0
   1caec:	ldr	ip, [pc, #3696]	; 1d964 <fputs@plt+0x19050>
   1caf0:	movw	r3, #1025	; 0x401
   1caf4:	add	r2, pc, r2
   1caf8:	str	r2, [sp, #4]
   1cafc:	ldr	r2, [pc, #3684]	; 1d968 <fputs@plt+0x19054>
   1cb00:	add	ip, pc, ip
   1cb04:	strd	sl, [sp, #8]
   1cb08:	mov	r0, #3
   1cb0c:	str	ip, [sp]
   1cb10:	add	r2, pc, r2
   1cb14:	mvn	r4, #73	; 0x49
   1cb18:	bl	5ae90 <fputs@plt+0x5657c>
   1cb1c:	b	1a988 <fputs@plt+0x16074>
   1cb20:	bl	1a76c <fputs@plt+0x15e58>
   1cb24:	bl	5b610 <fputs@plt+0x56cfc>
   1cb28:	cmp	r0, #2
   1cb2c:	mvnle	r4, #73	; 0x49
   1cb30:	ble	1a988 <fputs@plt+0x16074>
   1cb34:	ldr	r2, [pc, #3632]	; 1d96c <fputs@plt+0x19058>
   1cb38:	mov	r1, #0
   1cb3c:	ldr	ip, [pc, #3628]	; 1d970 <fputs@plt+0x1905c>
   1cb40:	mov	r3, #1008	; 0x3f0
   1cb44:	add	r2, pc, r2
   1cb48:	str	r2, [sp, #4]
   1cb4c:	ldr	r2, [pc, #3616]	; 1d974 <fputs@plt+0x19060>
   1cb50:	add	ip, pc, ip
   1cb54:	strd	sl, [sp, #8]
   1cb58:	mov	r0, #3
   1cb5c:	str	ip, [sp]
   1cb60:	add	r2, pc, r2
   1cb64:	mvn	r4, #73	; 0x49
   1cb68:	bl	5ae90 <fputs@plt+0x5657c>
   1cb6c:	b	1a988 <fputs@plt+0x16074>
   1cb70:	strd	r2, [sp, #152]	; 0x98
   1cb74:	ldr	r6, [sp, #152]	; 0x98
   1cb78:	ldr	r4, [sp, #156]	; 0x9c
   1cb7c:	str	r1, [sp, #128]	; 0x80
   1cb80:	strd	r2, [sp, #208]	; 0xd0
   1cb84:	strd	r2, [sp, #200]	; 0xc8
   1cb88:	strd	r2, [sp, #184]	; 0xb8
   1cb8c:	strd	r2, [sp, #192]	; 0xc0
   1cb90:	strd	r2, [sp, #112]	; 0x70
   1cb94:	strd	r2, [sp, #136]	; 0x88
   1cb98:	strd	r2, [sp, #176]	; 0xb0
   1cb9c:	strd	r2, [sp, #240]	; 0xf0
   1cba0:	str	r1, [sp, #144]	; 0x90
   1cba4:	str	r1, [sp, #248]	; 0xf8
   1cba8:	str	r1, [sp, #220]	; 0xdc
   1cbac:	str	r6, [sp, #252]	; 0xfc
   1cbb0:	str	r4, [sp, #256]	; 0x100
   1cbb4:	b	1b4dc <fputs@plt+0x16bc8>
   1cbb8:	ldr	r0, [r7, #208]	; 0xd0
   1cbbc:	ldr	r1, [r7, #212]	; 0xd4
   1cbc0:	ldrd	r4, [sp, #184]	; 0xb8
   1cbc4:	cmp	r5, r1
   1cbc8:	cmpeq	r4, r0
   1cbcc:	beq	1ce18 <fputs@plt+0x18504>
   1cbd0:	bl	1a76c <fputs@plt+0x15e58>
   1cbd4:	bl	5b610 <fputs@plt+0x56cfc>
   1cbd8:	cmp	r0, #2
   1cbdc:	mvnle	r4, #73	; 0x49
   1cbe0:	ble	1a988 <fputs@plt+0x16074>
   1cbe4:	mov	r2, #208	; 0xd0
   1cbe8:	mov	r3, #0
   1cbec:	ldr	lr, [pc, #3460]	; 1d978 <fputs@plt+0x19064>
   1cbf0:	mov	r1, #0
   1cbf4:	strd	r2, [sp, #8]
   1cbf8:	mov	r0, #3
   1cbfc:	ldr	ip, [pc, #3448]	; 1d97c <fputs@plt+0x19068>
   1cc00:	add	lr, pc, lr
   1cc04:	ldr	r2, [pc, #3444]	; 1d980 <fputs@plt+0x1906c>
   1cc08:	movw	r3, #1171	; 0x493
   1cc0c:	add	ip, pc, ip
   1cc10:	str	lr, [sp]
   1cc14:	str	ip, [sp, #4]
   1cc18:	add	r2, pc, r2
   1cc1c:	mvn	r4, #73	; 0x49
   1cc20:	bl	5ae90 <fputs@plt+0x5657c>
   1cc24:	b	1a988 <fputs@plt+0x16074>
   1cc28:	bl	453c <__stack_chk_fail@plt>
   1cc2c:	bl	1a76c <fputs@plt+0x15e58>
   1cc30:	bl	5b610 <fputs@plt+0x56cfc>
   1cc34:	cmp	r0, #2
   1cc38:	mvnle	r4, #73	; 0x49
   1cc3c:	ble	1a988 <fputs@plt+0x16074>
   1cc40:	ldr	r2, [pc, #3388]	; 1d984 <fputs@plt+0x19070>
   1cc44:	mov	r1, #0
   1cc48:	ldr	ip, [pc, #3384]	; 1d988 <fputs@plt+0x19074>
   1cc4c:	mov	r3, #952	; 0x3b8
   1cc50:	add	r2, pc, r2
   1cc54:	str	r2, [sp, #4]
   1cc58:	ldr	r2, [pc, #3372]	; 1d98c <fputs@plt+0x19078>
   1cc5c:	add	ip, pc, ip
   1cc60:	strd	sl, [sp, #8]
   1cc64:	mov	r0, #3
   1cc68:	str	ip, [sp]
   1cc6c:	add	r2, pc, r2
   1cc70:	mvn	r4, #73	; 0x49
   1cc74:	bl	5ae90 <fputs@plt+0x5657c>
   1cc78:	b	1a988 <fputs@plt+0x16074>
   1cc7c:	bl	1a76c <fputs@plt+0x15e58>
   1cc80:	bl	5b610 <fputs@plt+0x56cfc>
   1cc84:	cmp	r0, #2
   1cc88:	mvnle	r4, #73	; 0x49
   1cc8c:	ble	1a988 <fputs@plt+0x16074>
   1cc90:	ldr	r2, [pc, #3320]	; 1d990 <fputs@plt+0x1907c>
   1cc94:	mov	r1, #0
   1cc98:	ldr	ip, [pc, #3316]	; 1d994 <fputs@plt+0x19080>
   1cc9c:	movw	r3, #1018	; 0x3fa
   1cca0:	add	r2, pc, r2
   1cca4:	str	r2, [sp, #4]
   1cca8:	ldr	r2, [pc, #3304]	; 1d998 <fputs@plt+0x19084>
   1ccac:	add	ip, pc, ip
   1ccb0:	strd	sl, [sp, #8]
   1ccb4:	mov	r0, #3
   1ccb8:	str	ip, [sp]
   1ccbc:	add	r2, pc, r2
   1ccc0:	mvn	r4, #73	; 0x49
   1ccc4:	bl	5ae90 <fputs@plt+0x5657c>
   1ccc8:	b	1a988 <fputs@plt+0x16074>
   1cccc:	bl	1a76c <fputs@plt+0x15e58>
   1ccd0:	bl	5b610 <fputs@plt+0x56cfc>
   1ccd4:	cmp	r0, #2
   1ccd8:	mvnle	r4, #73	; 0x49
   1ccdc:	ble	1a988 <fputs@plt+0x16074>
   1cce0:	ldr	r2, [pc, #3252]	; 1d99c <fputs@plt+0x19088>
   1cce4:	mov	r1, #0
   1cce8:	ldr	ip, [pc, #3248]	; 1d9a0 <fputs@plt+0x1908c>
   1ccec:	movw	r3, #1001	; 0x3e9
   1ccf0:	add	r2, pc, r2
   1ccf4:	str	r2, [sp, #4]
   1ccf8:	ldr	r2, [pc, #3236]	; 1d9a4 <fputs@plt+0x19090>
   1ccfc:	add	ip, pc, ip
   1cd00:	strd	sl, [sp, #8]
   1cd04:	mov	r0, #3
   1cd08:	str	ip, [sp]
   1cd0c:	add	r2, pc, r2
   1cd10:	mvn	r4, #73	; 0x49
   1cd14:	bl	5ae90 <fputs@plt+0x5657c>
   1cd18:	b	1a988 <fputs@plt+0x16074>
   1cd1c:	bl	1a76c <fputs@plt+0x15e58>
   1cd20:	bl	5b610 <fputs@plt+0x56cfc>
   1cd24:	cmp	r0, #2
   1cd28:	mvnle	r4, #73	; 0x49
   1cd2c:	ble	1a988 <fputs@plt+0x16074>
   1cd30:	ldr	r2, [pc, #3184]	; 1d9a8 <fputs@plt+0x19094>
   1cd34:	mov	r1, #0
   1cd38:	ldr	ip, [pc, #3180]	; 1d9ac <fputs@plt+0x19098>
   1cd3c:	movw	r3, #1065	; 0x429
   1cd40:	add	r2, pc, r2
   1cd44:	str	r2, [sp, #4]
   1cd48:	ldr	r2, [pc, #3168]	; 1d9b0 <fputs@plt+0x1909c>
   1cd4c:	add	ip, pc, ip
   1cd50:	strd	sl, [sp, #8]
   1cd54:	mov	r0, #3
   1cd58:	str	ip, [sp]
   1cd5c:	add	r2, pc, r2
   1cd60:	mvn	r4, #73	; 0x49
   1cd64:	bl	5ae90 <fputs@plt+0x5657c>
   1cd68:	b	1a988 <fputs@plt+0x16074>
   1cd6c:	bl	1a76c <fputs@plt+0x15e58>
   1cd70:	bl	5b610 <fputs@plt+0x56cfc>
   1cd74:	cmp	r0, #2
   1cd78:	mvnle	r4, #73	; 0x49
   1cd7c:	ble	1a988 <fputs@plt+0x16074>
   1cd80:	ldr	r2, [pc, #3116]	; 1d9b4 <fputs@plt+0x190a0>
   1cd84:	mov	r1, #0
   1cd88:	ldr	ip, [pc, #3112]	; 1d9b8 <fputs@plt+0x190a4>
   1cd8c:	movw	r3, #1059	; 0x423
   1cd90:	add	r2, pc, r2
   1cd94:	str	r2, [sp, #4]
   1cd98:	ldr	r2, [pc, #3100]	; 1d9bc <fputs@plt+0x190a8>
   1cd9c:	add	ip, pc, ip
   1cda0:	strd	sl, [sp, #8]
   1cda4:	mov	r0, #3
   1cda8:	str	ip, [sp]
   1cdac:	add	r2, pc, r2
   1cdb0:	mvn	r4, #73	; 0x49
   1cdb4:	bl	5ae90 <fputs@plt+0x5657c>
   1cdb8:	b	1a988 <fputs@plt+0x16074>
   1cdbc:	bl	1a76c <fputs@plt+0x15e58>
   1cdc0:	bl	5b610 <fputs@plt+0x56cfc>
   1cdc4:	cmp	r0, #2
   1cdc8:	mvnle	r4, #73	; 0x49
   1cdcc:	ble	1a988 <fputs@plt+0x16074>
   1cdd0:	ldr	r2, [pc, #3048]	; 1d9c0 <fputs@plt+0x190ac>
   1cdd4:	mov	r1, r4
   1cdd8:	ldr	ip, [pc, #3044]	; 1d9c4 <fputs@plt+0x190b0>
   1cddc:	movw	r3, #1053	; 0x41d
   1cde0:	add	r2, pc, r2
   1cde4:	str	r2, [sp, #4]
   1cde8:	ldr	r2, [pc, #3032]	; 1d9c8 <fputs@plt+0x190b4>
   1cdec:	add	ip, pc, ip
   1cdf0:	strd	sl, [sp, #8]
   1cdf4:	mov	r0, #3
   1cdf8:	str	ip, [sp]
   1cdfc:	add	r2, pc, r2
   1ce00:	mvn	r4, #73	; 0x49
   1ce04:	bl	5ae90 <fputs@plt+0x5657c>
   1ce08:	b	1a988 <fputs@plt+0x16074>
   1ce0c:	ldr	r6, [sp, #328]	; 0x148
   1ce10:	ldrb	r2, [r6, #1]
   1ce14:	b	1b080 <fputs@plt+0x1676c>
   1ce18:	cmp	r3, #0
   1ce1c:	cmpeq	r2, #223	; 0xdf
   1ce20:	bls	1c810 <fputs@plt+0x17efc>
   1ce24:	ldr	r0, [r7, #216]	; 0xd8
   1ce28:	ldr	r1, [r7, #220]	; 0xdc
   1ce2c:	ldrd	r4, [sp, #200]	; 0xc8
   1ce30:	cmp	r5, r1
   1ce34:	cmpeq	r4, r0
   1ce38:	bne	1cfc8 <fputs@plt+0x186b4>
   1ce3c:	cmp	r3, #0
   1ce40:	cmpeq	r2, #231	; 0xe7
   1ce44:	bls	1c810 <fputs@plt+0x17efc>
   1ce48:	ldr	r0, [r7, #224]	; 0xe0
   1ce4c:	ldr	r1, [r7, #228]	; 0xe4
   1ce50:	ldrd	r4, [sp, #152]	; 0x98
   1ce54:	cmp	r5, r1
   1ce58:	cmpeq	r4, r0
   1ce5c:	beq	1d118 <fputs@plt+0x18804>
   1ce60:	bl	1a76c <fputs@plt+0x15e58>
   1ce64:	bl	5b610 <fputs@plt+0x56cfc>
   1ce68:	cmp	r0, #2
   1ce6c:	mvnle	r4, #73	; 0x49
   1ce70:	ble	1a988 <fputs@plt+0x16074>
   1ce74:	mov	r2, #224	; 0xe0
   1ce78:	mov	r3, #0
   1ce7c:	ldr	lr, [pc, #2888]	; 1d9cc <fputs@plt+0x190b8>
   1ce80:	mov	r1, #0
   1ce84:	strd	r2, [sp, #8]
   1ce88:	mov	r0, #3
   1ce8c:	ldr	ip, [pc, #2876]	; 1d9d0 <fputs@plt+0x190bc>
   1ce90:	add	lr, pc, lr
   1ce94:	ldr	r2, [pc, #2872]	; 1d9d4 <fputs@plt+0x190c0>
   1ce98:	movw	r3, #1185	; 0x4a1
   1ce9c:	add	ip, pc, ip
   1cea0:	str	lr, [sp]
   1cea4:	str	ip, [sp, #4]
   1cea8:	add	r2, pc, r2
   1ceac:	mvn	r4, #73	; 0x49
   1ceb0:	bl	5ae90 <fputs@plt+0x5657c>
   1ceb4:	b	1a988 <fputs@plt+0x16074>
   1ceb8:	ldr	r5, [sp, #248]	; 0xf8
   1cebc:	cmp	r5, #0
   1cec0:	beq	1d04c <fputs@plt+0x18738>
   1cec4:	add	r3, sp, #360	; 0x168
   1cec8:	add	ip, sp, #408	; 0x198
   1cecc:	mov	lr, r7
   1ced0:	add	r4, sp, #424	; 0x1a8
   1ced4:	ldm	r3, {r0, r1, r2, r3}
   1ced8:	stm	ip, {r0, r1, r2, r3}
   1cedc:	ldr	r0, [lr, #56]!	; 0x38
   1cee0:	ldr	r1, [lr, #4]
   1cee4:	ldr	r2, [lr, #8]
   1cee8:	ldr	r3, [lr, #12]
   1ceec:	stmia	r4!, {r0, r1, r2, r3}
   1cef0:	mov	r0, ip
   1cef4:	add	r1, sp, #424	; 0x1a8
   1cef8:	mov	r2, #16
   1cefc:	bl	3e7c <memcmp@plt>
   1cf00:	cmp	r0, #0
   1cf04:	bne	1cf20 <fputs@plt+0x1860c>
   1cf08:	ldr	r2, [r7, #200]	; 0xc8
   1cf0c:	ldr	r3, [r7, #204]	; 0xcc
   1cf10:	ldrd	r4, [sp, #176]	; 0xb0
   1cf14:	cmp	r5, r3
   1cf18:	cmpeq	r4, r2
   1cf1c:	beq	1d04c <fputs@plt+0x18738>
   1cf20:	bl	1a76c <fputs@plt+0x15e58>
   1cf24:	bl	5b610 <fputs@plt+0x56cfc>
   1cf28:	cmp	r0, #2
   1cf2c:	mvnle	r4, #73	; 0x49
   1cf30:	ble	1a988 <fputs@plt+0x16074>
   1cf34:	mov	r2, #0
   1cf38:	mov	r3, #0
   1cf3c:	ldr	lr, [pc, #2708]	; 1d9d8 <fputs@plt+0x190c4>
   1cf40:	mov	r1, #0
   1cf44:	strd	r2, [sp, #8]
   1cf48:	mov	r0, #3
   1cf4c:	ldr	ip, [pc, #2696]	; 1d9dc <fputs@plt+0x190c8>
   1cf50:	add	lr, pc, lr
   1cf54:	ldr	r2, [pc, #2692]	; 1d9e0 <fputs@plt+0x190cc>
   1cf58:	movw	r3, #1213	; 0x4bd
   1cf5c:	add	ip, pc, ip
   1cf60:	str	lr, [sp]
   1cf64:	str	ip, [sp, #4]
   1cf68:	add	r2, pc, r2
   1cf6c:	mvn	r4, #73	; 0x49
   1cf70:	bl	5ae90 <fputs@plt+0x5657c>
   1cf74:	b	1a988 <fputs@plt+0x16074>
   1cf78:	bl	1a76c <fputs@plt+0x15e58>
   1cf7c:	bl	5b610 <fputs@plt+0x56cfc>
   1cf80:	cmp	r0, #2
   1cf84:	mvnle	r4, #73	; 0x49
   1cf88:	ble	1a988 <fputs@plt+0x16074>
   1cf8c:	ldr	r2, [pc, #2640]	; 1d9e4 <fputs@plt+0x190d0>
   1cf90:	mov	r1, #0
   1cf94:	ldr	ip, [pc, #2636]	; 1d9e8 <fputs@plt+0x190d4>
   1cf98:	movw	r3, #942	; 0x3ae
   1cf9c:	add	r2, pc, r2
   1cfa0:	str	r2, [sp, #4]
   1cfa4:	ldr	r2, [pc, #2624]	; 1d9ec <fputs@plt+0x190d8>
   1cfa8:	add	ip, pc, ip
   1cfac:	strd	sl, [sp, #8]
   1cfb0:	mov	r0, #3
   1cfb4:	str	ip, [sp]
   1cfb8:	add	r2, pc, r2
   1cfbc:	mvn	r4, #73	; 0x49
   1cfc0:	bl	5ae90 <fputs@plt+0x5657c>
   1cfc4:	b	1a988 <fputs@plt+0x16074>
   1cfc8:	bl	1a76c <fputs@plt+0x15e58>
   1cfcc:	bl	5b610 <fputs@plt+0x56cfc>
   1cfd0:	cmp	r0, #2
   1cfd4:	mvnle	r4, #73	; 0x49
   1cfd8:	ble	1a988 <fputs@plt+0x16074>
   1cfdc:	mov	r2, #216	; 0xd8
   1cfe0:	mov	r3, #0
   1cfe4:	ldr	lr, [pc, #2564]	; 1d9f0 <fputs@plt+0x190dc>
   1cfe8:	mov	r1, #0
   1cfec:	strd	r2, [sp, #8]
   1cff0:	mov	r0, #3
   1cff4:	ldr	ip, [pc, #2552]	; 1d9f4 <fputs@plt+0x190e0>
   1cff8:	add	lr, pc, lr
   1cffc:	ldr	r2, [pc, #2548]	; 1d9f8 <fputs@plt+0x190e4>
   1d000:	movw	r3, #1178	; 0x49a
   1d004:	add	ip, pc, ip
   1d008:	str	lr, [sp]
   1d00c:	str	ip, [sp, #4]
   1d010:	add	r2, pc, r2
   1d014:	mvn	r4, #73	; 0x49
   1d018:	bl	5ae90 <fputs@plt+0x5657c>
   1d01c:	b	1a988 <fputs@plt+0x16074>
   1d020:	ldr	r5, [pc, #2516]	; 1d9fc <fputs@plt+0x190e8>
   1d024:	add	r5, pc, r5
   1d028:	b	1c38c <fputs@plt+0x17a78>
   1d02c:	ldr	r0, [pc, #2508]	; 1da00 <fputs@plt+0x190ec>
   1d030:	movw	r2, #826	; 0x33a
   1d034:	ldr	r1, [pc, #2504]	; 1da04 <fputs@plt+0x190f0>
   1d038:	ldr	r3, [pc, #2504]	; 1da08 <fputs@plt+0x190f4>
   1d03c:	add	r0, pc, r0
   1d040:	add	r1, pc, r1
   1d044:	add	r3, pc, r3
   1d048:	bl	5ac34 <fputs@plt+0x56320>
   1d04c:	ldr	r5, [sp, #144]	; 0x90
   1d050:	cmp	r5, #0
   1d054:	beq	1d240 <fputs@plt+0x1892c>
   1d058:	ldr	r2, [r7, #192]	; 0xc0
   1d05c:	ldr	r3, [r7, #196]	; 0xc4
   1d060:	ldrd	r4, [sp, #136]	; 0x88
   1d064:	cmp	r5, r3
   1d068:	cmpeq	r4, r2
   1d06c:	beq	1d240 <fputs@plt+0x1892c>
   1d070:	bl	1a76c <fputs@plt+0x15e58>
   1d074:	bl	5b610 <fputs@plt+0x56cfc>
   1d078:	cmp	r0, #2
   1d07c:	mvnle	r4, #73	; 0x49
   1d080:	ble	1a988 <fputs@plt+0x16074>
   1d084:	mov	r2, #0
   1d088:	mov	r3, #0
   1d08c:	ldr	lr, [pc, #2424]	; 1da0c <fputs@plt+0x190f8>
   1d090:	mov	r1, #0
   1d094:	strd	r2, [sp, #8]
   1d098:	mov	r0, #3
   1d09c:	ldr	ip, [pc, #2412]	; 1da10 <fputs@plt+0x190fc>
   1d0a0:	add	lr, pc, lr
   1d0a4:	ldr	r2, [pc, #2408]	; 1da14 <fputs@plt+0x19100>
   1d0a8:	movw	r3, #1219	; 0x4c3
   1d0ac:	add	ip, pc, ip
   1d0b0:	str	lr, [sp]
   1d0b4:	str	ip, [sp, #4]
   1d0b8:	add	r2, pc, r2
   1d0bc:	mvn	r4, #73	; 0x49
   1d0c0:	bl	5ae90 <fputs@plt+0x5657c>
   1d0c4:	b	1a988 <fputs@plt+0x16074>
   1d0c8:	bl	1a76c <fputs@plt+0x15e58>
   1d0cc:	bl	5b610 <fputs@plt+0x56cfc>
   1d0d0:	cmp	r0, #2
   1d0d4:	mvnle	r4, #73	; 0x49
   1d0d8:	ble	1a988 <fputs@plt+0x16074>
   1d0dc:	ldr	r2, [pc, #2356]	; 1da18 <fputs@plt+0x19104>
   1d0e0:	movw	r3, #959	; 0x3bf
   1d0e4:	ldr	ip, [pc, #2352]	; 1da1c <fputs@plt+0x19108>
   1d0e8:	mov	r0, #3
   1d0ec:	add	r2, pc, r2
   1d0f0:	str	r2, [sp, #4]
   1d0f4:	ldr	r2, [pc, #2340]	; 1da20 <fputs@plt+0x1910c>
   1d0f8:	add	ip, pc, ip
   1d0fc:	ldr	r1, [sp, #220]	; 0xdc
   1d100:	mvn	r4, #73	; 0x49
   1d104:	strd	sl, [sp, #8]
   1d108:	add	r2, pc, r2
   1d10c:	str	ip, [sp]
   1d110:	bl	5ae90 <fputs@plt+0x5657c>
   1d114:	b	1a988 <fputs@plt+0x16074>
   1d118:	cmp	r3, #0
   1d11c:	cmpeq	r2, #239	; 0xef
   1d120:	bls	1c810 <fputs@plt+0x17efc>
   1d124:	ldr	r2, [r7, #232]	; 0xe8
   1d128:	ldr	r3, [r7, #236]	; 0xec
   1d12c:	ldrd	r4, [sp, #208]	; 0xd0
   1d130:	cmp	r5, r3
   1d134:	cmpeq	r4, r2
   1d138:	beq	1c810 <fputs@plt+0x17efc>
   1d13c:	bl	1a76c <fputs@plt+0x15e58>
   1d140:	bl	5b610 <fputs@plt+0x56cfc>
   1d144:	cmp	r0, #2
   1d148:	mvnle	r4, #73	; 0x49
   1d14c:	ble	1a988 <fputs@plt+0x16074>
   1d150:	mov	r2, #232	; 0xe8
   1d154:	mov	r3, #0
   1d158:	ldr	lr, [pc, #2244]	; 1da24 <fputs@plt+0x19110>
   1d15c:	mov	r1, #0
   1d160:	strd	r2, [sp, #8]
   1d164:	mov	r0, #3
   1d168:	ldr	ip, [pc, #2232]	; 1da28 <fputs@plt+0x19114>
   1d16c:	add	lr, pc, lr
   1d170:	ldr	r2, [pc, #2228]	; 1da2c <fputs@plt+0x19118>
   1d174:	movw	r3, #1192	; 0x4a8
   1d178:	add	ip, pc, ip
   1d17c:	str	lr, [sp]
   1d180:	str	ip, [sp, #4]
   1d184:	add	r2, pc, r2
   1d188:	mvn	r4, #73	; 0x49
   1d18c:	bl	5ae90 <fputs@plt+0x5657c>
   1d190:	b	1a988 <fputs@plt+0x16074>
   1d194:	bl	1a76c <fputs@plt+0x15e58>
   1d198:	bl	5b610 <fputs@plt+0x56cfc>
   1d19c:	cmp	r0, #2
   1d1a0:	mvnle	r4, #73	; 0x49
   1d1a4:	ble	1a988 <fputs@plt+0x16074>
   1d1a8:	ldr	r2, [pc, #2176]	; 1da30 <fputs@plt+0x1911c>
   1d1ac:	mov	r3, #988	; 0x3dc
   1d1b0:	ldr	ip, [pc, #2172]	; 1da34 <fputs@plt+0x19120>
   1d1b4:	mov	r0, #3
   1d1b8:	add	r2, pc, r2
   1d1bc:	str	r2, [sp, #4]
   1d1c0:	ldr	r2, [pc, #2160]	; 1da38 <fputs@plt+0x19124>
   1d1c4:	add	ip, pc, ip
   1d1c8:	ldr	r1, [sp, #144]	; 0x90
   1d1cc:	mvn	r4, #73	; 0x49
   1d1d0:	strd	sl, [sp, #8]
   1d1d4:	add	r2, pc, r2
   1d1d8:	str	ip, [sp]
   1d1dc:	bl	5ae90 <fputs@plt+0x5657c>
   1d1e0:	b	1a988 <fputs@plt+0x16074>
   1d1e4:	ldr	r5, [pc, #2128]	; 1da3c <fputs@plt+0x19128>
   1d1e8:	add	r5, pc, r5
   1d1ec:	b	1ca00 <fputs@plt+0x180ec>
   1d1f0:	bl	1a76c <fputs@plt+0x15e58>
   1d1f4:	bl	5b610 <fputs@plt+0x56cfc>
   1d1f8:	cmp	r0, #2
   1d1fc:	mvnle	r4, #73	; 0x49
   1d200:	ble	1a988 <fputs@plt+0x16074>
   1d204:	ldr	r2, [pc, #2100]	; 1da40 <fputs@plt+0x1912c>
   1d208:	mov	r1, r7
   1d20c:	ldr	ip, [pc, #2096]	; 1da44 <fputs@plt+0x19130>
   1d210:	movw	r3, #977	; 0x3d1
   1d214:	add	r2, pc, r2
   1d218:	str	r2, [sp, #4]
   1d21c:	ldr	r2, [pc, #2084]	; 1da48 <fputs@plt+0x19134>
   1d220:	add	ip, pc, ip
   1d224:	strd	sl, [sp, #8]
   1d228:	mov	r0, #3
   1d22c:	str	ip, [sp]
   1d230:	add	r2, pc, r2
   1d234:	mvn	r4, #73	; 0x49
   1d238:	bl	5ae90 <fputs@plt+0x5657c>
   1d23c:	b	1a988 <fputs@plt+0x16074>
   1d240:	ldr	r5, [r7, #176]	; 0xb0
   1d244:	mov	r4, #0
   1d248:	ldr	r7, [r7, #180]	; 0xb4
   1d24c:	ldr	r6, [pc, #2040]	; 1da4c <fputs@plt+0x19138>
   1d250:	str	r5, [sp, #120]	; 0x78
   1d254:	mov	r5, #0
   1d258:	strd	r4, [sp, #160]	; 0xa0
   1d25c:	add	r6, pc, r6
   1d260:	strd	r4, [sp, #144]	; 0x90
   1d264:	ldr	r5, [pc, #2020]	; 1da50 <fputs@plt+0x1913c>
   1d268:	str	r9, [sp, #112]	; 0x70
   1d26c:	mov	r9, r8
   1d270:	add	r5, pc, r5
   1d274:	str	r6, [sp, #224]	; 0xe0
   1d278:	str	r5, [sp, #248]	; 0xf8
   1d27c:	str	r7, [sp, #124]	; 0x7c
   1d280:	strd	sl, [sp, #104]	; 0x68
   1d284:	ldrd	r4, [sp, #192]	; 0xc0
   1d288:	ldrd	r6, [sp, #144]	; 0x90
   1d28c:	cmp	r5, r7
   1d290:	cmpeq	r4, r6
   1d294:	bls	1db94 <fputs@plt+0x19280>
   1d298:	ldr	r8, [sp, #96]	; 0x60
   1d29c:	cmp	r8, #0
   1d2a0:	beq	1d2dc <fputs@plt+0x189c8>
   1d2a4:	ldrd	r4, [sp, #192]	; 0xc0
   1d2a8:	orrs	r5, r4, r5
   1d2ac:	beq	1d93c <fputs@plt+0x19028>
   1d2b0:	ldr	r6, [sp, #144]	; 0x90
   1d2b4:	movw	ip, #16383	; 0x3fff
   1d2b8:	ldr	r7, [sp, #148]	; 0x94
   1d2bc:	ldrd	r2, [sp, #192]	; 0xc0
   1d2c0:	umull	r0, r1, r6, ip
   1d2c4:	mla	r1, ip, r7, r1
   1d2c8:	bl	62144 <fputs@plt+0x5d830>
   1d2cc:	adds	r0, r0, #32768	; 0x8000
   1d2d0:	add	r2, sp, #352	; 0x160
   1d2d4:	adc	r1, r1, #0
   1d2d8:	bl	1a5d8 <fputs@plt+0x15cc4>
   1d2dc:	ldrd	r4, [sp, #120]	; 0x78
   1d2e0:	orrs	r5, r4, r5
   1d2e4:	beq	1e4a8 <fputs@plt+0x19b94>
   1d2e8:	ldrd	r4, [sp, #120]	; 0x78
   1d2ec:	ldr	r1, [sp, #112]	; 0x70
   1d2f0:	ldrd	r2, [sp, #208]	; 0xd0
   1d2f4:	strd	r4, [sp]
   1d2f8:	ldr	r0, [r9, #272]	; 0x110
   1d2fc:	bl	4920 <fputs@plt+0xc>
   1d300:	cmp	r0, #0
   1d304:	beq	1e5a4 <fputs@plt+0x19c90>
   1d308:	add	r7, sp, #340	; 0x154
   1d30c:	mov	r0, r9
   1d310:	str	r7, [sp]
   1d314:	mov	r1, #6
   1d318:	ldrd	r2, [sp, #120]	; 0x78
   1d31c:	str	r7, [sp, #176]	; 0xb0
   1d320:	bl	14d88 <fputs@plt+0x10474>
   1d324:	cmp	r0, #0
   1d328:	blt	1e590 <fputs@plt+0x19c7c>
   1d32c:	ldr	r4, [sp, #340]	; 0x154
   1d330:	ldrd	r6, [sp, #120]	; 0x78
   1d334:	ldr	r8, [r4, #16]
   1d338:	ldr	ip, [r4, #20]
   1d33c:	str	r8, [sp, #168]	; 0xa8
   1d340:	str	ip, [sp, #172]	; 0xac
   1d344:	ldrd	r0, [sp, #168]	; 0xa8
   1d348:	cmp	r7, r1
   1d34c:	cmpeq	r6, r0
   1d350:	movcc	r3, #0
   1d354:	movcs	r3, #1
   1d358:	orrs	r1, r0, r1
   1d35c:	moveq	r3, #0
   1d360:	andne	r3, r3, #1
   1d364:	cmp	r3, #0
   1d368:	bne	1e520 <fputs@plt+0x19c0c>
   1d36c:	mov	r0, r4
   1d370:	bl	16130 <fputs@plt+0x1181c>
   1d374:	orrs	r5, r0, r1
   1d378:	strd	r0, [sp, #200]	; 0xc8
   1d37c:	beq	1e514 <fputs@plt+0x19c00>
   1d380:	ldr	r2, [r4, #24]
   1d384:	ldr	r3, [r4, #28]
   1d388:	ldrd	r6, [sp, #160]	; 0xa0
   1d38c:	cmp	r3, r7
   1d390:	cmpeq	r2, r6
   1d394:	bls	1dcc8 <fputs@plt+0x193b4>
   1d398:	ldr	r7, [pc, #1716]	; 1da54 <fputs@plt+0x19140>
   1d39c:	mov	r4, #0
   1d3a0:	mov	r5, #0
   1d3a4:	strd	r2, [sp, #160]	; 0xa0
   1d3a8:	add	r7, pc, r7
   1d3ac:	strd	r4, [sp, #152]	; 0x98
   1d3b0:	str	r7, [sp, #220]	; 0xdc
   1d3b4:	ldrd	r6, [sp, #160]	; 0xa0
   1d3b8:	ldr	r0, [r9, #272]	; 0x110
   1d3bc:	ldr	r1, [sp, #76]	; 0x4c
   1d3c0:	strd	r6, [sp]
   1d3c4:	ldrd	r2, [sp, #192]	; 0xc0
   1d3c8:	bl	4920 <fputs@plt+0xc>
   1d3cc:	cmp	r0, #0
   1d3d0:	beq	1dca0 <fputs@plt+0x1938c>
   1d3d4:	add	r5, sp, #340	; 0x154
   1d3d8:	mov	r0, r9
   1d3dc:	str	r5, [sp]
   1d3e0:	mov	r1, #3
   1d3e4:	ldrd	r2, [sp, #160]	; 0xa0
   1d3e8:	bl	14d88 <fputs@plt+0x10474>
   1d3ec:	cmp	r0, #0
   1d3f0:	blt	1dc8c <fputs@plt+0x19378>
   1d3f4:	ldr	r8, [sp, #340]	; 0x154
   1d3f8:	cmp	r8, #0
   1d3fc:	beq	1dc6c <fputs@plt+0x19358>
   1d400:	mov	r0, r8
   1d404:	bl	160c0 <fputs@plt+0x117ac>
   1d408:	orrs	r6, r0, r1
   1d40c:	strd	r0, [sp, #128]	; 0x80
   1d410:	beq	1d59c <fputs@plt+0x18c88>
   1d414:	mov	r5, #0
   1d418:	mov	r4, #0
   1d41c:	strd	r4, [sp, #80]	; 0x50
   1d420:	add	r5, sp, #344	; 0x158
   1d424:	str	r5, [sp, #136]	; 0x88
   1d428:	ldr	r6, [sp, #80]	; 0x50
   1d42c:	ldr	r0, [r9, #272]	; 0x110
   1d430:	add	r2, r6, #4
   1d434:	ldr	r1, [sp, #72]	; 0x48
   1d438:	add	r3, r8, r6, lsl #4
   1d43c:	ldr	r4, [r8, r2, lsl #4]
   1d440:	add	r2, r8, r2, lsl #4
   1d444:	ldr	r6, [r3, #72]!	; 0x48
   1d448:	ldr	r5, [r2, #4]
   1d44c:	ldr	r7, [r3, #4]
   1d450:	ldrd	r2, [sp, #184]	; 0xb8
   1d454:	strd	r4, [sp]
   1d458:	bl	4920 <fputs@plt+0xc>
   1d45c:	cmp	r0, #0
   1d460:	beq	1d6ac <fputs@plt+0x18d98>
   1d464:	add	ip, sp, #344	; 0x158
   1d468:	mov	r0, r9
   1d46c:	str	ip, [sp]
   1d470:	mov	r1, #1
   1d474:	mov	r2, r4
   1d478:	mov	r3, r5
   1d47c:	bl	14d88 <fputs@plt+0x10474>
   1d480:	cmp	r0, #0
   1d484:	blt	1d698 <fputs@plt+0x18d84>
   1d488:	ldr	r1, [sp, #344]	; 0x158
   1d48c:	ldr	r2, [r1, #16]
   1d490:	ldr	r3, [r1, #20]
   1d494:	cmp	r7, r3
   1d498:	cmpeq	r6, r2
   1d49c:	bne	1d70c <fputs@plt+0x18df8>
   1d4a0:	ldr	r3, [r9, #160]	; 0xa0
   1d4a4:	ldr	r2, [r3, #112]	; 0x70
   1d4a8:	ldr	r3, [r3, #116]	; 0x74
   1d4ac:	lsr	sl, r2, #4
   1d4b0:	orr	sl, sl, r3, lsl #28
   1d4b4:	lsr	fp, r3, #4
   1d4b8:	orrs	ip, sl, fp
   1d4bc:	bne	1d4e4 <fputs@plt+0x18bd0>
   1d4c0:	ldrd	sl, [sp, #104]	; 0x68
   1d4c4:	mov	r8, r9
   1d4c8:	ldr	r9, [sp, #112]	; 0x70
   1d4cc:	bl	1a76c <fputs@plt+0x15e58>
   1d4d0:	bl	5b610 <fputs@plt+0x56cfc>
   1d4d4:	cmp	r0, #2
   1d4d8:	bgt	1d8fc <fputs@plt+0x18fe8>
   1d4dc:	mvn	r4, #73	; 0x49
   1d4e0:	b	1a988 <fputs@plt+0x16074>
   1d4e4:	mov	r0, r9
   1d4e8:	bl	156c8 <fputs@plt+0x10db4>
   1d4ec:	subs	r1, r0, #0
   1d4f0:	blt	1d640 <fputs@plt+0x18d2c>
   1d4f4:	mov	r0, r6
   1d4f8:	mov	r1, r7
   1d4fc:	mov	r2, sl
   1d500:	mov	r3, fp
   1d504:	bl	62144 <fputs@plt+0x5d830>
   1d508:	ldr	r1, [r9, #164]	; 0xa4
   1d50c:	mov	r0, r2
   1d510:	ldr	r2, [r1, r2, lsl #4]
   1d514:	add	r1, r1, r0, lsl #4
   1d518:	ldr	r3, [r1, #4]
   1d51c:	orrs	r6, r2, r3
   1d520:	beq	1d4c0 <fputs@plt+0x18bac>
   1d524:	cmp	r5, r3
   1d528:	cmpeq	r4, r2
   1d52c:	beq	1d668 <fputs@plt+0x18d54>
   1d530:	add	r6, sp, #348	; 0x15c
   1d534:	b	1d558 <fputs@plt+0x18c44>
   1d538:	ldr	r1, [sp, #348]	; 0x15c
   1d53c:	ldr	r2, [r1, #24]
   1d540:	ldr	r3, [r1, #28]
   1d544:	orrs	r7, r2, r3
   1d548:	beq	1d4c0 <fputs@plt+0x18bac>
   1d54c:	cmp	r5, r3
   1d550:	cmpeq	r4, r2
   1d554:	beq	1d668 <fputs@plt+0x18d54>
   1d558:	str	r6, [sp]
   1d55c:	mov	r0, r9
   1d560:	mov	r1, #1
   1d564:	bl	14d88 <fputs@plt+0x10474>
   1d568:	cmp	r0, #0
   1d56c:	bge	1d538 <fputs@plt+0x18c24>
   1d570:	cmp	r0, #0
   1d574:	blt	1e46c <fputs@plt+0x19b58>
   1d578:	beq	1d4c0 <fputs@plt+0x18bac>
   1d57c:	ldrd	r6, [sp, #80]	; 0x50
   1d580:	ldrd	r4, [sp, #128]	; 0x80
   1d584:	adds	r6, r6, #1
   1d588:	adc	r7, r7, #0
   1d58c:	strd	r6, [sp, #80]	; 0x50
   1d590:	cmp	r7, r5
   1d594:	cmpeq	r6, r4
   1d598:	bne	1d428 <fputs@plt+0x18b14>
   1d59c:	add	ip, sp, #340	; 0x154
   1d5a0:	mov	r0, r9
   1d5a4:	str	ip, [sp]
   1d5a8:	mov	r1, #6
   1d5ac:	ldrd	r2, [sp, #120]	; 0x78
   1d5b0:	bl	14d88 <fputs@plt+0x10474>
   1d5b4:	cmp	r0, #0
   1d5b8:	blt	1e480 <fputs@plt+0x19b6c>
   1d5bc:	ldrd	r6, [sp, #152]	; 0x98
   1d5c0:	ldrd	r4, [sp, #144]	; 0x90
   1d5c4:	adds	r6, r6, #1
   1d5c8:	adc	r7, r7, #0
   1d5cc:	adds	r4, r4, #1
   1d5d0:	adc	r5, r5, #0
   1d5d4:	strd	r4, [sp, #144]	; 0x90
   1d5d8:	ldrd	r4, [sp, #200]	; 0xc8
   1d5dc:	strd	r6, [sp, #152]	; 0x98
   1d5e0:	cmp	r5, r7
   1d5e4:	cmpeq	r4, r6
   1d5e8:	ldrd	r6, [sp, #192]	; 0xc0
   1d5ec:	ldrd	r4, [sp, #144]	; 0x90
   1d5f0:	movls	r3, #0
   1d5f4:	movhi	r3, #1
   1d5f8:	cmp	r7, r5
   1d5fc:	cmpeq	r6, r4
   1d600:	movls	r3, #0
   1d604:	andhi	r3, r3, #1
   1d608:	cmp	r3, #0
   1d60c:	beq	1e514 <fputs@plt+0x19c00>
   1d610:	ldr	r7, [sp, #152]	; 0x98
   1d614:	ldr	r1, [sp, #340]	; 0x154
   1d618:	add	r0, r7, #3
   1d61c:	ldrd	r4, [sp, #160]	; 0xa0
   1d620:	ldr	r2, [r1, r0, lsl #3]
   1d624:	add	r1, r1, r0, lsl #3
   1d628:	ldr	r3, [r1, #4]
   1d62c:	cmp	r3, r5
   1d630:	cmpeq	r2, r4
   1d634:	bls	1dcc8 <fputs@plt+0x193b4>
   1d638:	strd	r2, [sp, #160]	; 0xa0
   1d63c:	b	1d3b4 <fputs@plt+0x18aa0>
   1d640:	str	r1, [sp, #64]	; 0x40
   1d644:	bl	5b610 <fputs@plt+0x56cfc>
   1d648:	ldr	r1, [sp, #64]	; 0x40
   1d64c:	cmp	r0, #2
   1d650:	bgt	1d674 <fputs@plt+0x18d60>
   1d654:	mov	r8, r9
   1d658:	ldrd	sl, [sp, #104]	; 0x68
   1d65c:	ldr	r9, [sp, #112]	; 0x70
   1d660:	mov	r4, r1
   1d664:	b	1a988 <fputs@plt+0x16074>
   1d668:	mov	ip, #1
   1d66c:	cmp	ip, #0
   1d670:	b	1d578 <fputs@plt+0x18c64>
   1d674:	ldr	r4, [sp, #248]	; 0xf8
   1d678:	movw	r3, #657	; 0x291
   1d67c:	ldr	r5, [sp, #224]	; 0xe0
   1d680:	mov	r0, #3
   1d684:	ldr	r2, [sp, #220]	; 0xdc
   1d688:	str	r4, [sp]
   1d68c:	str	r5, [sp, #4]
   1d690:	bl	5ae90 <fputs@plt+0x5657c>
   1d694:	b	1d570 <fputs@plt+0x18c5c>
   1d698:	mov	r8, r9
   1d69c:	ldrd	sl, [sp, #104]	; 0x68
   1d6a0:	ldr	r9, [sp, #112]	; 0x70
   1d6a4:	mov	r4, r0
   1d6a8:	b	1a988 <fputs@plt+0x16074>
   1d6ac:	str	r0, [sp, #64]	; 0x40
   1d6b0:	mov	r8, r9
   1d6b4:	ldrd	sl, [sp, #104]	; 0x68
   1d6b8:	ldr	r9, [sp, #112]	; 0x70
   1d6bc:	bl	1a76c <fputs@plt+0x15e58>
   1d6c0:	bl	5b610 <fputs@plt+0x56cfc>
   1d6c4:	ldr	r1, [sp, #64]	; 0x40
   1d6c8:	cmp	r0, #2
   1d6cc:	ble	1d4dc <fputs@plt+0x18bc8>
   1d6d0:	ldr	r2, [pc, #896]	; 1da58 <fputs@plt+0x19144>
   1d6d4:	movw	r3, #699	; 0x2bb
   1d6d8:	ldrd	r4, [sp, #160]	; 0xa0
   1d6dc:	mov	r0, #3
   1d6e0:	add	r2, pc, r2
   1d6e4:	ldr	ip, [pc, #880]	; 1da5c <fputs@plt+0x19148>
   1d6e8:	str	r2, [sp, #4]
   1d6ec:	ldr	r2, [pc, #876]	; 1da60 <fputs@plt+0x1914c>
   1d6f0:	add	ip, pc, ip
   1d6f4:	strd	r4, [sp, #8]
   1d6f8:	mvn	r4, #73	; 0x49
   1d6fc:	str	ip, [sp]
   1d700:	add	r2, pc, r2
   1d704:	bl	5ae90 <fputs@plt+0x5657c>
   1d708:	b	1a988 <fputs@plt+0x16074>
   1d70c:	ldrd	sl, [sp, #104]	; 0x68
   1d710:	mov	r8, r9
   1d714:	ldr	r9, [sp, #112]	; 0x70
   1d718:	bl	1a76c <fputs@plt+0x15e58>
   1d71c:	bl	5b610 <fputs@plt+0x56cfc>
   1d720:	cmp	r0, #2
   1d724:	ble	1d4dc <fputs@plt+0x18bc8>
   1d728:	ldr	r2, [pc, #820]	; 1da64 <fputs@plt+0x19150>
   1d72c:	mov	r1, #0
   1d730:	ldrd	r4, [sp, #160]	; 0xa0
   1d734:	mov	r3, #708	; 0x2c4
   1d738:	add	r2, pc, r2
   1d73c:	ldr	ip, [pc, #804]	; 1da68 <fputs@plt+0x19154>
   1d740:	str	r2, [sp, #4]
   1d744:	mov	r0, #3
   1d748:	ldr	r2, [pc, #796]	; 1da6c <fputs@plt+0x19158>
   1d74c:	add	ip, pc, ip
   1d750:	strd	r4, [sp, #8]
   1d754:	mvn	r4, #73	; 0x49
   1d758:	str	ip, [sp]
   1d75c:	add	r2, pc, r2
   1d760:	bl	5ae90 <fputs@plt+0x5657c>
   1d764:	b	1a988 <fputs@plt+0x16074>
   1d768:	ldr	r5, [pc, #768]	; 1da70 <fputs@plt+0x1915c>
   1d76c:	add	r5, pc, r5
   1d770:	b	1c950 <fputs@plt+0x1803c>
   1d774:	bl	1a76c <fputs@plt+0x15e58>
   1d778:	bl	5b610 <fputs@plt+0x56cfc>
   1d77c:	cmp	r0, #2
   1d780:	mvnle	r4, #73	; 0x49
   1d784:	ble	1a988 <fputs@plt+0x16074>
   1d788:	ldr	r2, [pc, #740]	; 1da74 <fputs@plt+0x19160>
   1d78c:	mov	r1, #0
   1d790:	ldr	ip, [pc, #736]	; 1da78 <fputs@plt+0x19164>
   1d794:	mov	r3, #1040	; 0x410
   1d798:	add	r2, pc, r2
   1d79c:	str	r2, [sp, #4]
   1d7a0:	ldr	r2, [pc, #724]	; 1da7c <fputs@plt+0x19168>
   1d7a4:	add	ip, pc, ip
   1d7a8:	strd	sl, [sp, #8]
   1d7ac:	mov	r0, #3
   1d7b0:	str	ip, [sp]
   1d7b4:	add	r2, pc, r2
   1d7b8:	mvn	r4, #73	; 0x49
   1d7bc:	bl	5ae90 <fputs@plt+0x5657c>
   1d7c0:	b	1a988 <fputs@plt+0x16074>
   1d7c4:	bl	1a76c <fputs@plt+0x15e58>
   1d7c8:	bl	5b610 <fputs@plt+0x56cfc>
   1d7cc:	cmp	r0, #2
   1d7d0:	mvnle	r4, #73	; 0x49
   1d7d4:	ble	1a988 <fputs@plt+0x16074>
   1d7d8:	mov	r2, #0
   1d7dc:	mov	r3, #0
   1d7e0:	ldr	lr, [pc, #664]	; 1da80 <fputs@plt+0x1916c>
   1d7e4:	mov	r0, #3
   1d7e8:	strd	r2, [sp, #8]
   1d7ec:	movw	r3, #1198	; 0x4ae
   1d7f0:	ldr	ip, [pc, #652]	; 1da84 <fputs@plt+0x19170>
   1d7f4:	add	lr, pc, lr
   1d7f8:	ldr	r2, [pc, #648]	; 1da88 <fputs@plt+0x19174>
   1d7fc:	mvn	r4, #73	; 0x49
   1d800:	add	ip, pc, ip
   1d804:	ldr	r1, [sp, #128]	; 0x80
   1d808:	str	lr, [sp]
   1d80c:	add	r2, pc, r2
   1d810:	str	ip, [sp, #4]
   1d814:	bl	5ae90 <fputs@plt+0x5657c>
   1d818:	b	1a988 <fputs@plt+0x16074>
   1d81c:	bl	1a76c <fputs@plt+0x15e58>
   1d820:	bl	5b610 <fputs@plt+0x56cfc>
   1d824:	cmp	r0, #2
   1d828:	mvnle	r4, #73	; 0x49
   1d82c:	ble	1a988 <fputs@plt+0x16074>
   1d830:	ldr	r2, [pc, #596]	; 1da8c <fputs@plt+0x19178>
   1d834:	mov	r1, #0
   1d838:	ldr	ip, [pc, #592]	; 1da90 <fputs@plt+0x1917c>
   1d83c:	movw	r3, #1121	; 0x461
   1d840:	add	r2, pc, r2
   1d844:	str	r2, [sp, #4]
   1d848:	ldr	r2, [pc, #580]	; 1da94 <fputs@plt+0x19180>
   1d84c:	add	ip, pc, ip
   1d850:	strd	sl, [sp, #8]
   1d854:	mov	r0, #3
   1d858:	str	ip, [sp]
   1d85c:	add	r2, pc, r2
   1d860:	mvn	r4, #73	; 0x49
   1d864:	bl	5ae90 <fputs@plt+0x5657c>
   1d868:	b	1a988 <fputs@plt+0x16074>
   1d86c:	bl	1a76c <fputs@plt+0x15e58>
   1d870:	bl	5b610 <fputs@plt+0x56cfc>
   1d874:	cmp	r0, #2
   1d878:	mvnle	r4, #73	; 0x49
   1d87c:	ble	1a988 <fputs@plt+0x16074>
   1d880:	ldr	r2, [pc, #528]	; 1da98 <fputs@plt+0x19184>
   1d884:	mov	r1, #0
   1d888:	ldr	ip, [pc, #524]	; 1da9c <fputs@plt+0x19188>
   1d88c:	movw	r3, #1078	; 0x436
   1d890:	add	r2, pc, r2
   1d894:	str	r2, [sp, #4]
   1d898:	ldr	r2, [pc, #512]	; 1daa0 <fputs@plt+0x1918c>
   1d89c:	add	ip, pc, ip
   1d8a0:	strd	sl, [sp, #8]
   1d8a4:	mov	r0, #3
   1d8a8:	str	ip, [sp]
   1d8ac:	add	r2, pc, r2
   1d8b0:	mvn	r4, #73	; 0x49
   1d8b4:	bl	5ae90 <fputs@plt+0x5657c>
   1d8b8:	b	1a988 <fputs@plt+0x16074>
   1d8bc:	ldr	r0, [pc, #480]	; 1daa4 <fputs@plt+0x19190>
   1d8c0:	mov	r2, #120	; 0x78
   1d8c4:	ldr	r1, [pc, #476]	; 1daa8 <fputs@plt+0x19194>
   1d8c8:	ldr	r3, [pc, #476]	; 1daac <fputs@plt+0x19198>
   1d8cc:	add	r0, pc, r0
   1d8d0:	add	r1, pc, r1
   1d8d4:	add	r3, pc, r3
   1d8d8:	bl	5ac34 <fputs@plt+0x56320>
   1d8dc:	ldr	r0, [pc, #460]	; 1dab0 <fputs@plt+0x1919c>
   1d8e0:	mov	r2, #119	; 0x77
   1d8e4:	ldr	r1, [pc, #456]	; 1dab4 <fputs@plt+0x191a0>
   1d8e8:	ldr	r3, [pc, #456]	; 1dab8 <fputs@plt+0x191a4>
   1d8ec:	add	r0, pc, r0
   1d8f0:	add	r1, pc, r1
   1d8f4:	add	r3, pc, r3
   1d8f8:	bl	5ac34 <fputs@plt+0x56320>
   1d8fc:	ldr	r2, [pc, #440]	; 1dabc <fputs@plt+0x191a8>
   1d900:	mov	r1, #0
   1d904:	ldrd	r4, [sp, #160]	; 0xa0
   1d908:	mov	r3, #716	; 0x2cc
   1d90c:	add	r2, pc, r2
   1d910:	ldr	ip, [pc, #424]	; 1dac0 <fputs@plt+0x191ac>
   1d914:	str	r2, [sp, #4]
   1d918:	mov	r0, #3
   1d91c:	ldr	r2, [pc, #416]	; 1dac4 <fputs@plt+0x191b0>
   1d920:	add	ip, pc, ip
   1d924:	strd	r4, [sp, #8]
   1d928:	mvn	r4, #73	; 0x49
   1d92c:	str	ip, [sp]
   1d930:	add	r2, pc, r2
   1d934:	bl	5ae90 <fputs@plt+0x5657c>
   1d938:	b	1a988 <fputs@plt+0x16074>
   1d93c:	movw	r0, #16383	; 0x3fff
   1d940:	mov	r1, #0
   1d944:	b	1d2cc <fputs@plt+0x189b8>
   1d948:	andeq	sl, r4, r8, lsl sp
   1d94c:			; <UNDEFINED> instruction: 0x0004b2b8
   1d950:	andeq	sl, r4, r8, asr sp
   1d954:	ldrdeq	fp, [r4], -r4
   1d958:	andeq	fp, r4, r4, lsl r8
   1d95c:	andeq	sl, r4, r8, ror #25
   1d960:	andeq	fp, r4, r4, asr r6
   1d964:	andeq	fp, r4, r8, ror #26
   1d968:	muleq	r4, r0, ip
   1d96c:	andeq	fp, r4, r8, lsr #11
   1d970:	andeq	fp, r4, r8, lsl sp
   1d974:	andeq	sl, r4, r0, asr #24
   1d978:	andeq	fp, r4, r8, ror #24
   1d97c:	andeq	fp, r4, r8, lsl #14
   1d980:	andeq	sl, r4, r8, lsl #23
   1d984:	andeq	fp, r4, r8, lsl #7
   1d988:	andeq	fp, r4, ip, lsl #24
   1d98c:	andeq	sl, r4, r4, lsr fp
   1d990:	andeq	fp, r4, r0, lsl #9
   1d994:			; <UNDEFINED> instruction: 0x0004bbbc
   1d998:	andeq	sl, r4, r4, ror #21
   1d99c:	ldrdeq	fp, [r4], -r4
   1d9a0:	andeq	fp, r4, ip, ror #22
   1d9a4:	muleq	r4, r4, sl
   1d9a8:	andeq	fp, r4, r4, asr #9
   1d9ac:	andeq	fp, r4, ip, lsl fp
   1d9b0:	andeq	sl, r4, r4, asr #20
   1d9b4:	andeq	fp, r4, r0, asr #8
   1d9b8:	andeq	fp, r4, ip, asr #21
   1d9bc:	strdeq	sl, [r4], -r4
   1d9c0:	andeq	fp, r4, r4, asr #7
   1d9c4:	andeq	fp, r4, ip, ror sl
   1d9c8:	andeq	sl, r4, r4, lsr #19
   1d9cc:	ldrdeq	fp, [r4], -r8
   1d9d0:			; <UNDEFINED> instruction: 0x0004b4b8
   1d9d4:	strdeq	sl, [r4], -r8
   1d9d8:	andeq	fp, r4, r8, lsl r9
   1d9dc:	andeq	fp, r4, r0, ror r4
   1d9e0:	andeq	sl, r4, r8, lsr r8
   1d9e4:	andeq	fp, r4, r4, lsl r0
   1d9e8:	andeq	fp, r4, r0, asr #17
   1d9ec:	andeq	sl, r4, r8, ror #15
   1d9f0:	andeq	fp, r4, r0, ror r8
   1d9f4:	andeq	fp, r4, r0, lsr r3
   1d9f8:	muleq	r4, r0, r7
   1d9fc:	andeq	r2, r5, r0, lsr r4
   1da00:			; <UNDEFINED> instruction: 0x000555b8
   1da04:	andeq	sl, r4, r0, ror #14
   1da08:	ldrdeq	fp, [r4], -r4
   1da0c:	andeq	fp, r4, r8, asr #15
   1da10:	andeq	fp, r4, ip, asr #6
   1da14:	andeq	sl, r4, r8, ror #13
   1da18:	andeq	sl, r4, r0, lsl pc
   1da1c:	andeq	fp, r4, r0, ror r7
   1da20:	muleq	r4, r8, r6
   1da24:	strdeq	fp, [r4], -ip
   1da28:	strdeq	fp, [r4], -r8
   1da2c:	andeq	sl, r4, ip, lsl r6
   1da30:	ldrdeq	sl, [r4], -ip
   1da34:	andeq	fp, r4, r4, lsr #13
   1da38:	andeq	sl, r4, ip, asr #11
   1da3c:	andeq	r2, r5, ip, ror #4
   1da40:	andeq	sl, r4, r0, asr lr
   1da44:	andeq	fp, r4, r8, asr #12
   1da48:	andeq	sl, r4, r0, ror r5
   1da4c:	andeq	fp, r4, r8, lsl r3
   1da50:	andeq	sl, r4, r8, ror #9
   1da54:	strdeq	sl, [r4], -r8
   1da58:	andeq	sl, r4, ip, lsr lr
   1da5c:	andeq	sl, r4, r4, lsl #1
   1da60:	andeq	sl, r4, r0, lsr #1
   1da64:	andeq	sl, r4, ip, lsl #28
   1da68:	andeq	sl, r4, r8, lsr #32
   1da6c:	andeq	sl, r4, r4, asr #32
   1da70:	andeq	r1, r5, r8, ror #25
   1da74:	andeq	sl, r4, r4, ror #19
   1da78:	andeq	fp, r4, r4, asr #1
   1da7c:	andeq	r9, r4, ip, ror #31
   1da80:	andeq	fp, r4, r4, ror r0
   1da84:	muleq	r4, r4, fp
   1da88:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   1da8c:	andeq	sl, r4, r0, asr sl
   1da90:	andeq	fp, r4, ip, lsl r0
   1da94:	andeq	r9, r4, r4, asr #30
   1da98:	andeq	sl, r4, r4, asr #19
   1da9c:	andeq	sl, r4, ip, asr #31
   1daa0:	strdeq	r9, [r4], -r4
   1daa4:	andeq	r5, r5, r4, asr fp
   1daa8:	ldrdeq	r9, [r4], -r0
   1daac:	andeq	sl, r4, r8, asr pc
   1dab0:	andeq	r7, r4, r8, ror lr
   1dab4:			; <UNDEFINED> instruction: 0x00049eb0
   1dab8:	andeq	sl, r4, r8, lsr pc
   1dabc:	andeq	sl, r4, ip, lsl #25
   1dac0:	andeq	r9, r4, r4, asr lr
   1dac4:	andeq	r9, r4, r0, ror lr
   1dac8:	andeq	r5, r5, r4, lsr #15
   1dacc:	andeq	r9, r4, r0, lsr #22
   1dad0:	andeq	r9, r4, r0, lsl #22
   1dad4:	andeq	sl, r4, r0, asr #15
   1dad8:	andeq	sl, r4, r0, asr #22
   1dadc:	andeq	r9, r4, r0, lsl #21
   1dae0:	andeq	sl, r4, r0, lsr #15
   1dae4:	strdeq	sl, [r4], -r0
   1dae8:	andeq	r9, r4, r0, lsr sl
   1daec:	andeq	sl, r4, ip, lsr #8
   1daf0:	andeq	r9, r4, r8, lsr #10
   1daf4:	andeq	r9, r4, ip, lsr #11
   1daf8:	andeq	sl, r4, ip, lsl r4
   1dafc:	ldrdeq	r9, [r4], -ip
   1db00:	andeq	r9, r4, r0, ror #10
   1db04:	andeq	sl, r4, ip, lsl r3
   1db08:	andeq	r9, r4, r0, asr r4
   1db0c:	ldrdeq	r9, [r4], -r4
   1db10:	andeq	sl, r4, r0, lsl r4
   1db14:	andeq	r9, r4, r8, lsl #7
   1db18:	andeq	r9, r4, r8, lsl #8
   1db1c:	andeq	r9, r4, r8, asr #6
   1db20:	andeq	sl, r4, r8, lsr #3
   1db24:	andeq	r9, r4, ip, asr #7
   1db28:	andeq	sl, r4, ip, lsl r3
   1db2c:	andeq	r9, r4, r8, asr #6
   1db30:	andeq	r9, r4, r4, asr #6
   1db34:	andeq	r9, r4, r0, asr #30
   1db38:	andeq	sl, r4, r0, ror #6
   1db3c:	andeq	r9, r4, r0, lsr #5
   1db40:	andeq	r9, r4, ip, lsl pc
   1db44:	andeq	sl, r4, r4, ror #5
   1db48:	andeq	r9, r4, r4, lsr #4
   1db4c:	andeq	r9, r4, r0, ror lr
   1db50:	andeq	sl, r4, r0, ror #4
   1db54:	andeq	r9, r4, r0, lsr #3
   1db58:	andeq	sl, r4, r4, asr #1
   1db5c:	andeq	r9, r4, ip, lsr #2
   1db60:	andeq	r9, r4, r8, lsr #2
   1db64:	andeq	sl, r4, r8, lsl r0
   1db68:	andeq	r9, r4, r4, lsr #1
   1db6c:	andeq	r9, r4, r4, lsr #1
   1db70:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   1db74:	andeq	r9, r4, r0, asr r0
   1db78:	andeq	r9, r4, ip, asr #32
   1db7c:	andeq	r9, r4, r4, lsr pc
   1db80:	andeq	r9, r4, r4, lsl r0
   1db84:	strheq	sl, [r4], -r8
   1db88:	andeq	r9, r4, r4, asr #29
   1db8c:	ldrdeq	r8, [r4], -r0
   1db90:	ldrdeq	r8, [r4], -r0
   1db94:	mov	r8, r9
   1db98:	ldrd	sl, [sp, #104]	; 0x68
   1db9c:	ldr	r3, [r8, #160]	; 0xa0
   1dba0:	ldr	r9, [sp, #112]	; 0x70
   1dba4:	ldr	r2, [r3, #112]	; 0x70
   1dba8:	ldr	r3, [r3, #116]	; 0x74
   1dbac:	lsr	r2, r2, #4
   1dbb0:	orr	r5, r2, r3, lsl #28
   1dbb4:	lsr	r3, r3, #4
   1dbb8:	str	r5, [sp, #104]	; 0x68
   1dbbc:	str	r3, [sp, #108]	; 0x6c
   1dbc0:	ldrd	r6, [sp, #104]	; 0x68
   1dbc4:	orrs	r7, r6, r7
   1dbc8:	bne	1dd8c <fputs@plt+0x19478>
   1dbcc:	ldr	r7, [sp, #96]	; 0x60
   1dbd0:	cmp	r7, #0
   1dbd4:	bne	1dd84 <fputs@plt+0x19470>
   1dbd8:	ldr	r0, [r8, #272]	; 0x110
   1dbdc:	ldr	r1, [sp, #72]	; 0x48
   1dbe0:	bl	22660 <fputs@plt+0x1dd4c>
   1dbe4:	ldr	r0, [r8, #272]	; 0x110
   1dbe8:	ldr	r1, [sp, #76]	; 0x4c
   1dbec:	bl	22660 <fputs@plt+0x1dd4c>
   1dbf0:	mov	r1, r9
   1dbf4:	ldr	r0, [r8, #272]	; 0x110
   1dbf8:	bl	22660 <fputs@plt+0x1dd4c>
   1dbfc:	ldr	r0, [sp, #72]	; 0x48
   1dc00:	bl	4ec84 <fputs@plt+0x4a370>
   1dc04:	ldr	r0, [sp, #76]	; 0x4c
   1dc08:	bl	4ec84 <fputs@plt+0x4a370>
   1dc0c:	mov	r0, r9
   1dc10:	bl	4ec84 <fputs@plt+0x4a370>
   1dc14:	ldr	r9, [sp, #100]	; 0x64
   1dc18:	ldr	sl, [sp, #216]	; 0xd8
   1dc1c:	cmp	r9, #0
   1dc20:	ldr	r5, [sp, #88]	; 0x58
   1dc24:	ldrne	r3, [r8, #160]	; 0xa0
   1dc28:	ldrne	r2, [r3, #184]	; 0xb8
   1dc2c:	ldrne	r3, [r3, #188]	; 0xbc
   1dc30:	stmne	r9, {r2, r3}
   1dc34:	cmp	sl, #0
   1dc38:	ldrne	fp, [sp, #252]	; 0xfc
   1dc3c:	ldrne	r4, [sp, #256]	; 0x100
   1dc40:	strne	fp, [sl]
   1dc44:	strne	r4, [sl, #4]
   1dc48:	cmp	r5, #0
   1dc4c:	ldreq	r0, [sp, #88]	; 0x58
   1dc50:	beq	1aa00 <fputs@plt+0x160ec>
   1dc54:	ldr	r3, [r8, #160]	; 0xa0
   1dc58:	mov	r0, #0
   1dc5c:	ldr	r2, [r3, #192]	; 0xc0
   1dc60:	ldr	r3, [r3, #196]	; 0xc4
   1dc64:	stm	r5, {r2, r3}
   1dc68:	b	1aa00 <fputs@plt+0x160ec>
   1dc6c:	ldr	r0, [pc, #-428]	; 1dac8 <fputs@plt+0x191b4>
   1dc70:	movw	r2, #687	; 0x2af
   1dc74:	ldr	r1, [pc, #-432]	; 1dacc <fputs@plt+0x191b8>
   1dc78:	ldr	r3, [pc, #-432]	; 1dad0 <fputs@plt+0x191bc>
   1dc7c:	add	r0, pc, r0
   1dc80:	add	r1, pc, r1
   1dc84:	add	r3, pc, r3
   1dc88:	bl	5ac34 <fputs@plt+0x56320>
   1dc8c:	mov	r8, r9
   1dc90:	mov	r4, r0
   1dc94:	ldrd	sl, [sp, #104]	; 0x68
   1dc98:	ldr	r9, [sp, #112]	; 0x70
   1dc9c:	b	1a988 <fputs@plt+0x16074>
   1dca0:	mov	r4, r0
   1dca4:	ldrd	sl, [sp, #104]	; 0x68
   1dca8:	mov	r8, r9
   1dcac:	ldr	r9, [sp, #112]	; 0x70
   1dcb0:	bl	1a76c <fputs@plt+0x15e58>
   1dcb4:	bl	5b610 <fputs@plt+0x56cfc>
   1dcb8:	cmp	r0, #2
   1dcbc:	bgt	1dd34 <fputs@plt+0x19420>
   1dcc0:	mvn	r4, #73	; 0x49
   1dcc4:	b	1a988 <fputs@plt+0x16074>
   1dcc8:	ldrd	sl, [sp, #104]	; 0x68
   1dccc:	mov	r8, r9
   1dcd0:	ldr	r9, [sp, #112]	; 0x70
   1dcd4:	bl	1a76c <fputs@plt+0x15e58>
   1dcd8:	bl	5b610 <fputs@plt+0x56cfc>
   1dcdc:	cmp	r0, #2
   1dce0:	ble	1dcc0 <fputs@plt+0x193ac>
   1dce4:	ldrd	r6, [sp, #120]	; 0x78
   1dce8:	mov	r1, #0
   1dcec:	ldr	r2, [pc, #-544]	; 1dad4 <fputs@plt+0x191c0>
   1dcf0:	mov	r3, #776	; 0x308
   1dcf4:	ldrd	r4, [sp, #144]	; 0x90
   1dcf8:	mov	r0, #3
   1dcfc:	strd	r6, [sp, #8]
   1dd00:	add	r2, pc, r2
   1dd04:	ldrd	r6, [sp, #192]	; 0xc0
   1dd08:	str	r2, [sp, #4]
   1dd0c:	ldr	ip, [pc, #-572]	; 1dad8 <fputs@plt+0x191c4>
   1dd10:	ldr	r2, [pc, #-572]	; 1dadc <fputs@plt+0x191c8>
   1dd14:	add	ip, pc, ip
   1dd18:	strd	r4, [sp, #16]
   1dd1c:	strd	r6, [sp, #24]
   1dd20:	add	r2, pc, r2
   1dd24:	str	ip, [sp]
   1dd28:	mvn	r4, #73	; 0x49
   1dd2c:	bl	5ae90 <fputs@plt+0x5657c>
   1dd30:	b	1a988 <fputs@plt+0x16074>
   1dd34:	mov	r1, r4
   1dd38:	ldrd	r4, [sp, #120]	; 0x78
   1dd3c:	ldr	r2, [pc, #-612]	; 1dae0 <fputs@plt+0x191cc>
   1dd40:	movw	r3, #782	; 0x30e
   1dd44:	ldrd	r6, [sp, #144]	; 0x90
   1dd48:	mov	r0, #3
   1dd4c:	strd	r4, [sp, #8]
   1dd50:	add	r2, pc, r2
   1dd54:	ldrd	r4, [sp, #192]	; 0xc0
   1dd58:	str	r2, [sp, #4]
   1dd5c:	ldr	ip, [pc, #-640]	; 1dae4 <fputs@plt+0x191d0>
   1dd60:	ldr	r2, [pc, #-640]	; 1dae8 <fputs@plt+0x191d4>
   1dd64:	add	ip, pc, ip
   1dd68:	strd	r4, [sp, #24]
   1dd6c:	strd	r6, [sp, #16]
   1dd70:	add	r2, pc, r2
   1dd74:	str	ip, [sp]
   1dd78:	mvn	r4, #73	; 0x49
   1dd7c:	bl	5ae90 <fputs@plt+0x5657c>
   1dd80:	b	1a988 <fputs@plt+0x16074>
   1dd84:	bl	1a76c <fputs@plt+0x15e58>
   1dd88:	b	1dbd8 <fputs@plt+0x192c4>
   1dd8c:	mov	r0, r8
   1dd90:	bl	156c8 <fputs@plt+0x10db4>
   1dd94:	subs	r4, r0, #0
   1dd98:	blt	1e3a8 <fputs@plt+0x19a94>
   1dd9c:	str	r9, [sp, #80]	; 0x50
   1dda0:	mov	r9, r8
   1dda4:	mov	r5, #0
   1dda8:	mov	r4, #0
   1ddac:	strd	sl, [sp, #112]	; 0x70
   1ddb0:	strd	r4, [sp, #120]	; 0x78
   1ddb4:	add	r5, sp, #348	; 0x15c
   1ddb8:	str	r5, [sp, #220]	; 0xdc
   1ddbc:	ldr	r6, [sp, #96]	; 0x60
   1ddc0:	cmp	r6, #0
   1ddc4:	beq	1de04 <fputs@plt+0x194f0>
   1ddc8:	ldrd	sl, [sp, #104]	; 0x68
   1ddcc:	ldrd	r4, [sp, #120]	; 0x78
   1ddd0:	cmp	fp, r5
   1ddd4:	cmpeq	sl, r4
   1ddd8:	bls	1e3f0 <fputs@plt+0x19adc>
   1dddc:	movw	ip, #16383	; 0x3fff
   1dde0:	mov	r2, sl
   1dde4:	umull	r0, r1, r4, ip
   1dde8:	mov	r3, fp
   1ddec:	mla	r1, ip, r5, r1
   1ddf0:	bl	62144 <fputs@plt+0x5d830>
   1ddf4:	adds	r0, r0, #49152	; 0xc000
   1ddf8:	add	r2, sp, #352	; 0x160
   1ddfc:	adc	r1, r1, #0
   1de00:	bl	1a5d8 <fputs@plt+0x15cc4>
   1de04:	ldr	r5, [sp, #120]	; 0x78
   1de08:	add	r6, sp, #344	; 0x158
   1de0c:	ldr	r3, [r9, #164]	; 0xa4
   1de10:	mov	r0, #0
   1de14:	str	r6, [sp, #200]	; 0xc8
   1de18:	mov	r1, #0
   1de1c:	lsl	r5, r5, #4
   1de20:	str	r5, [sp, #176]	; 0xb0
   1de24:	ldr	r6, [r3, r5]!
   1de28:	ldr	r7, [r3, #4]
   1de2c:	mov	r3, r9
   1de30:	mov	r8, r6
   1de34:	mov	r6, r3
   1de38:	mov	r9, r7
   1de3c:	orrs	sl, r8, r9
   1de40:	beq	1e2e0 <fputs@plt+0x199cc>
   1de44:	strd	r8, [sp]
   1de48:	ldr	r1, [sp, #72]	; 0x48
   1de4c:	ldr	r0, [r6, #272]	; 0x110
   1de50:	ldrd	r2, [sp, #184]	; 0xb8
   1de54:	bl	4920 <fputs@plt+0xc>
   1de58:	cmp	r0, #0
   1de5c:	beq	1e268 <fputs@plt+0x19954>
   1de60:	add	r7, sp, #344	; 0x158
   1de64:	mov	r0, r6
   1de68:	str	r7, [sp]
   1de6c:	mov	r1, #1
   1de70:	mov	r2, r8
   1de74:	mov	r3, r9
   1de78:	bl	14d88 <fputs@plt+0x10474>
   1de7c:	cmp	r0, #0
   1de80:	blt	1e254 <fputs@plt+0x19940>
   1de84:	ldr	r5, [sp, #344]	; 0x158
   1de88:	ldr	sl, [r5, #24]
   1de8c:	ldr	fp, [r5, #28]
   1de90:	str	sl, [sp, #160]	; 0xa0
   1de94:	str	fp, [sp, #164]	; 0xa4
   1de98:	ldrd	sl, [sp, #160]	; 0xa0
   1de9c:	cmp	r9, fp
   1dea0:	cmpeq	r8, sl
   1dea4:	movcc	r4, #0
   1dea8:	movcs	r4, #1
   1deac:	orrs	fp, sl, fp
   1deb0:	moveq	r4, #0
   1deb4:	andne	r4, r4, #1
   1deb8:	cmp	r4, #0
   1debc:	bne	1e194 <fputs@plt+0x19880>
   1dec0:	ldr	r0, [r5, #16]
   1dec4:	ldrd	r2, [sp, #104]	; 0x68
   1dec8:	ldr	r1, [r5, #20]
   1decc:	bl	62144 <fputs@plt+0x5d830>
   1ded0:	ldrd	sl, [sp, #120]	; 0x78
   1ded4:	cmp	fp, r3
   1ded8:	cmpeq	sl, r2
   1dedc:	bne	1e164 <fputs@plt+0x19850>
   1dee0:	str	r5, [sp, #348]	; 0x15c
   1dee4:	ldr	r7, [r5, #56]	; 0x38
   1dee8:	ldr	ip, [r5, #60]	; 0x3c
   1deec:	ldr	sl, [r5, #48]	; 0x30
   1def0:	str	r7, [sp, #136]	; 0x88
   1def4:	str	ip, [sp, #140]	; 0x8c
   1def8:	ldrd	r0, [sp, #136]	; 0x88
   1defc:	ldr	fp, [r5, #52]	; 0x34
   1df00:	cmp	r1, #0
   1df04:	cmpeq	r0, #1
   1df08:	movhi	r3, #0
   1df0c:	movls	r3, #1
   1df10:	orrs	r1, sl, fp
   1df14:	moveq	r3, #0
   1df18:	andne	r3, r3, #1
   1df1c:	cmp	r3, #0
   1df20:	bne	1e11c <fputs@plt+0x19808>
   1df24:	ldrd	r0, [sp, #136]	; 0x88
   1df28:	orrs	r1, r0, r1
   1df2c:	beq	1e154 <fputs@plt+0x19840>
   1df30:	ldr	r2, [r5, #40]	; 0x28
   1df34:	ldr	r5, [r5, #44]	; 0x2c
   1df38:	str	r2, [sp, #128]	; 0x80
   1df3c:	str	r5, [sp, #132]	; 0x84
   1df40:	ldrd	r4, [sp, #128]	; 0x80
   1df44:	orrs	r5, r4, r5
   1df48:	beq	1e778 <fputs@plt+0x19e64>
   1df4c:	ldrd	r4, [sp, #128]	; 0x80
   1df50:	mov	r0, r6
   1df54:	strd	r8, [sp, #8]
   1df58:	ldr	r1, [sp, #76]	; 0x4c
   1df5c:	strd	r4, [sp]
   1df60:	ldrd	r2, [sp, #192]	; 0xc0
   1df64:	bl	4abc <fputs@plt+0x1a8>
   1df68:	cmp	r0, #0
   1df6c:	blt	1e764 <fputs@plt+0x19e50>
   1df70:	add	r7, sp, #348	; 0x15c
   1df74:	mov	r4, #1
   1df78:	mov	r5, #0
   1df7c:	strd	r8, [sp, #144]	; 0x90
   1df80:	strd	r4, [sp, #168]	; 0xa8
   1df84:	ldrd	r4, [sp, #136]	; 0x88
   1df88:	ldrd	r8, [sp, #168]	; 0xa8
   1df8c:	cmp	r5, r9
   1df90:	cmpeq	r4, r8
   1df94:	bls	1e150 <fputs@plt+0x1983c>
   1df98:	orrs	r5, sl, fp
   1df9c:	beq	1e708 <fputs@plt+0x19df4>
   1dfa0:	strd	sl, [sp]
   1dfa4:	ldr	r1, [sp, #80]	; 0x50
   1dfa8:	ldr	r0, [r6, #272]	; 0x110
   1dfac:	ldrd	r2, [sp, #208]	; 0xd0
   1dfb0:	bl	4920 <fputs@plt+0xc>
   1dfb4:	cmp	r0, #0
   1dfb8:	beq	1e69c <fputs@plt+0x19d88>
   1dfbc:	str	r7, [sp]
   1dfc0:	mov	r0, r6
   1dfc4:	mov	r1, #6
   1dfc8:	mov	r2, sl
   1dfcc:	mov	r3, fp
   1dfd0:	bl	14d88 <fputs@plt+0x10474>
   1dfd4:	cmp	r0, #0
   1dfd8:	blt	1e688 <fputs@plt+0x19d74>
   1dfdc:	ldr	r4, [sp, #348]	; 0x15c
   1dfe0:	ldr	r8, [r4, #16]
   1dfe4:	ldr	r9, [r4, #20]
   1dfe8:	cmp	fp, r9
   1dfec:	cmpeq	sl, r8
   1dff0:	movcc	r3, #0
   1dff4:	movcs	r3, #1
   1dff8:	orrs	ip, r8, r9
   1dffc:	moveq	r3, #0
   1e000:	andne	r3, r3, #1
   1e004:	cmp	r3, #0
   1e008:	bne	1e614 <fputs@plt+0x19d00>
   1e00c:	mov	r0, r4
   1e010:	bl	16130 <fputs@plt+0x1181c>
   1e014:	orrs	ip, r0, r1
   1e018:	strd	r0, [sp, #152]	; 0x98
   1e01c:	beq	1e340 <fputs@plt+0x19a2c>
   1e020:	ldr	r2, [r4, #24]
   1e024:	ldr	r3, [r4, #28]
   1e028:	ldrd	r4, [sp, #128]	; 0x80
   1e02c:	cmp	r5, r3
   1e030:	cmpeq	r4, r2
   1e034:	bcs	1e410 <fputs@plt+0x19afc>
   1e038:	strd	r2, [sp, #128]	; 0x80
   1e03c:	mov	r4, #0
   1e040:	mov	r5, #0
   1e044:	strd	r8, [sp, #224]	; 0xe0
   1e048:	b	1e0e0 <fputs@plt+0x197cc>
   1e04c:	str	r7, [sp]
   1e050:	mov	r0, r6
   1e054:	mov	r1, #6
   1e058:	mov	r2, sl
   1e05c:	mov	r3, fp
   1e060:	bl	14d88 <fputs@plt+0x10474>
   1e064:	cmp	r0, #0
   1e068:	blt	1e3fc <fputs@plt+0x19ae8>
   1e06c:	ldrd	r8, [sp, #168]	; 0xa8
   1e070:	adds	r4, r4, #1
   1e074:	adc	r5, r5, #0
   1e078:	adds	r8, r8, #1
   1e07c:	adc	r9, r9, #0
   1e080:	strd	r8, [sp, #168]	; 0xa8
   1e084:	ldrd	r8, [sp, #152]	; 0x98
   1e088:	ldrd	r0, [sp, #168]	; 0xa8
   1e08c:	cmp	r9, r5
   1e090:	cmpeq	r8, r4
   1e094:	ldrd	r8, [sp, #136]	; 0x88
   1e098:	movls	r3, #0
   1e09c:	movhi	r3, #1
   1e0a0:	cmp	r9, r1
   1e0a4:	cmpeq	r8, r0
   1e0a8:	movls	r3, #0
   1e0ac:	andhi	r3, r3, #1
   1e0b0:	cmp	r3, #0
   1e0b4:	beq	1e33c <fputs@plt+0x19a28>
   1e0b8:	ldr	r1, [sp, #348]	; 0x15c
   1e0bc:	add	r0, r4, #3
   1e0c0:	ldrd	r8, [sp, #128]	; 0x80
   1e0c4:	ldr	r2, [r1, r0, lsl #3]
   1e0c8:	add	r1, r1, r0, lsl #3
   1e0cc:	ldr	r3, [r1, #4]
   1e0d0:	cmp	r3, r9
   1e0d4:	cmpeq	r2, r8
   1e0d8:	bls	1e410 <fputs@plt+0x19afc>
   1e0dc:	strd	r2, [sp, #128]	; 0x80
   1e0e0:	ldrd	r8, [sp, #128]	; 0x80
   1e0e4:	mov	r0, r6
   1e0e8:	ldr	r1, [sp, #76]	; 0x4c
   1e0ec:	ldrd	r2, [sp, #192]	; 0xc0
   1e0f0:	strd	r8, [sp]
   1e0f4:	ldrd	r8, [sp, #144]	; 0x90
   1e0f8:	strd	r8, [sp, #8]
   1e0fc:	bl	4abc <fputs@plt+0x1a8>
   1e100:	cmp	r0, #0
   1e104:	bge	1e04c <fputs@plt+0x19738>
   1e108:	ldrd	sl, [sp, #112]	; 0x70
   1e10c:	mov	r8, r6
   1e110:	ldr	r9, [sp, #80]	; 0x50
   1e114:	mov	r4, r0
   1e118:	b	1a988 <fputs@plt+0x16074>
   1e11c:	mov	r3, r6
   1e120:	strd	sl, [sp, #88]	; 0x58
   1e124:	mov	r6, r8
   1e128:	ldrd	sl, [sp, #112]	; 0x70
   1e12c:	mov	r8, r3
   1e130:	mov	r7, r9
   1e134:	ldr	r9, [sp, #80]	; 0x50
   1e138:	bl	1a76c <fputs@plt+0x15e58>
   1e13c:	bl	5b610 <fputs@plt+0x56cfc>
   1e140:	cmp	r0, #2
   1e144:	bgt	1e798 <fputs@plt+0x19e84>
   1e148:	mvn	r4, #73	; 0x49
   1e14c:	b	1a988 <fputs@plt+0x16074>
   1e150:	ldrd	r8, [sp, #144]	; 0x90
   1e154:	mov	r0, r8
   1e158:	mov	r1, r9
   1e15c:	ldrd	r8, [sp, #160]	; 0xa0
   1e160:	b	1de3c <fputs@plt+0x19528>
   1e164:	mov	r3, r6
   1e168:	ldrd	sl, [sp, #112]	; 0x70
   1e16c:	mov	r6, r8
   1e170:	mov	r7, r9
   1e174:	mov	r8, r3
   1e178:	ldr	r9, [sp, #80]	; 0x50
   1e17c:	bl	1a76c <fputs@plt+0x15e58>
   1e180:	bl	5b610 <fputs@plt+0x56cfc>
   1e184:	cmp	r0, #2
   1e188:	bgt	1e208 <fputs@plt+0x198f4>
   1e18c:	mvn	r4, #73	; 0x49
   1e190:	b	1a988 <fputs@plt+0x16074>
   1e194:	mov	r3, r6
   1e198:	ldrd	sl, [sp, #112]	; 0x70
   1e19c:	mov	r6, r8
   1e1a0:	mov	r7, r9
   1e1a4:	mov	r8, r3
   1e1a8:	ldr	r9, [sp, #80]	; 0x50
   1e1ac:	bl	1a76c <fputs@plt+0x15e58>
   1e1b0:	bl	5b610 <fputs@plt+0x56cfc>
   1e1b4:	cmp	r0, #2
   1e1b8:	ble	1e18c <fputs@plt+0x19878>
   1e1bc:	ldr	r2, [pc, #-1752]	; 1daec <fputs@plt+0x191d8>
   1e1c0:	mov	r1, #0
   1e1c4:	ldrd	r4, [sp, #120]	; 0x78
   1e1c8:	mov	r3, #620	; 0x26c
   1e1cc:	strd	r6, [sp, #8]
   1e1d0:	add	r2, pc, r2
   1e1d4:	ldrd	r6, [sp, #104]	; 0x68
   1e1d8:	mov	r0, #3
   1e1dc:	str	r2, [sp, #4]
   1e1e0:	ldr	ip, [pc, #-1784]	; 1daf0 <fputs@plt+0x191dc>
   1e1e4:	ldr	r2, [pc, #-1784]	; 1daf4 <fputs@plt+0x191e0>
   1e1e8:	add	ip, pc, ip
   1e1ec:	strd	r4, [sp, #16]
   1e1f0:	strd	r6, [sp, #24]
   1e1f4:	add	r2, pc, r2
   1e1f8:	str	ip, [sp]
   1e1fc:	mvn	r4, #73	; 0x49
   1e200:	bl	5ae90 <fputs@plt+0x5657c>
   1e204:	b	1a988 <fputs@plt+0x16074>
   1e208:	ldr	r2, [pc, #-1816]	; 1daf8 <fputs@plt+0x191e4>
   1e20c:	mov	r1, r4
   1e210:	strd	r6, [sp, #8]
   1e214:	movw	r3, #625	; 0x271
   1e218:	ldrd	r4, [sp, #120]	; 0x78
   1e21c:	add	r2, pc, r2
   1e220:	ldrd	r6, [sp, #104]	; 0x68
   1e224:	mov	r0, #3
   1e228:	str	r2, [sp, #4]
   1e22c:	ldr	ip, [pc, #-1848]	; 1dafc <fputs@plt+0x191e8>
   1e230:	ldr	r2, [pc, #-1848]	; 1db00 <fputs@plt+0x191ec>
   1e234:	add	ip, pc, ip
   1e238:	strd	r4, [sp, #16]
   1e23c:	strd	r6, [sp, #24]
   1e240:	add	r2, pc, r2
   1e244:	str	ip, [sp]
   1e248:	mvn	r4, #73	; 0x49
   1e24c:	bl	5ae90 <fputs@plt+0x5657c>
   1e250:	b	1a988 <fputs@plt+0x16074>
   1e254:	ldrd	sl, [sp, #112]	; 0x70
   1e258:	mov	r8, r6
   1e25c:	ldr	r9, [sp, #80]	; 0x50
   1e260:	mov	r4, r0
   1e264:	b	1a988 <fputs@plt+0x16074>
   1e268:	mov	r3, r6
   1e26c:	mov	r4, r0
   1e270:	ldrd	sl, [sp, #112]	; 0x70
   1e274:	mov	r6, r8
   1e278:	mov	r7, r9
   1e27c:	mov	r8, r3
   1e280:	ldr	r9, [sp, #80]	; 0x50
   1e284:	bl	1a76c <fputs@plt+0x15e58>
   1e288:	bl	5b610 <fputs@plt+0x56cfc>
   1e28c:	cmp	r0, #2
   1e290:	ble	1e18c <fputs@plt+0x19878>
   1e294:	ldr	r2, [pc, #-1944]	; 1db04 <fputs@plt+0x191f0>
   1e298:	mov	r1, r4
   1e29c:	strd	r6, [sp, #8]
   1e2a0:	movw	r3, #610	; 0x262
   1e2a4:	ldrd	r4, [sp, #120]	; 0x78
   1e2a8:	add	r2, pc, r2
   1e2ac:	ldrd	r6, [sp, #104]	; 0x68
   1e2b0:	mov	r0, #3
   1e2b4:	str	r2, [sp, #4]
   1e2b8:	ldr	ip, [pc, #-1976]	; 1db08 <fputs@plt+0x191f4>
   1e2bc:	ldr	r2, [pc, #-1976]	; 1db0c <fputs@plt+0x191f8>
   1e2c0:	add	ip, pc, ip
   1e2c4:	strd	r4, [sp, #16]
   1e2c8:	strd	r6, [sp, #24]
   1e2cc:	add	r2, pc, r2
   1e2d0:	str	ip, [sp]
   1e2d4:	mvn	r4, #73	; 0x49
   1e2d8:	bl	5ae90 <fputs@plt+0x5657c>
   1e2dc:	b	1a988 <fputs@plt+0x16074>
   1e2e0:	mov	r3, r6
   1e2e4:	ldr	fp, [sp, #176]	; 0xb0
   1e2e8:	ldr	ip, [r3, #164]	; 0xa4
   1e2ec:	mov	r7, r9
   1e2f0:	mov	r9, r3
   1e2f4:	mov	r6, r8
   1e2f8:	add	ip, ip, fp
   1e2fc:	ldr	r2, [ip, #8]
   1e300:	ldr	r3, [ip, #12]
   1e304:	cmp	r3, r1
   1e308:	cmpeq	r2, r0
   1e30c:	bne	1e34c <fputs@plt+0x19a38>
   1e310:	ldrd	r4, [sp, #120]	; 0x78
   1e314:	ldrd	r6, [sp, #104]	; 0x68
   1e318:	adds	r4, r4, #1
   1e31c:	adc	r5, r5, #0
   1e320:	strd	r4, [sp, #120]	; 0x78
   1e324:	cmp	r5, r7
   1e328:	cmpeq	r4, r6
   1e32c:	bne	1ddbc <fputs@plt+0x194a8>
   1e330:	mov	r8, r9
   1e334:	ldr	r9, [sp, #80]	; 0x50
   1e338:	b	1dbcc <fputs@plt+0x192b8>
   1e33c:	ldrd	r8, [sp, #224]	; 0xe0
   1e340:	mov	sl, r8
   1e344:	mov	fp, r9
   1e348:	b	1df84 <fputs@plt+0x19670>
   1e34c:	ldrd	sl, [sp, #112]	; 0x70
   1e350:	mov	r8, r9
   1e354:	ldr	r9, [sp, #80]	; 0x50
   1e358:	bl	1a76c <fputs@plt+0x15e58>
   1e35c:	bl	5b610 <fputs@plt+0x56cfc>
   1e360:	cmp	r0, #2
   1e364:	mvnle	r4, #73	; 0x49
   1e368:	ble	1a988 <fputs@plt+0x16074>
   1e36c:	ldr	r2, [pc, #-2148]	; 1db10 <fputs@plt+0x191fc>
   1e370:	mov	r1, #0
   1e374:	ldr	ip, [pc, #-2152]	; 1db14 <fputs@plt+0x19200>
   1e378:	movw	r3, #638	; 0x27e
   1e37c:	add	r2, pc, r2
   1e380:	str	r2, [sp, #4]
   1e384:	ldr	r2, [pc, #-2164]	; 1db18 <fputs@plt+0x19204>
   1e388:	add	ip, pc, ip
   1e38c:	strd	r6, [sp, #8]
   1e390:	mov	r0, #3
   1e394:	str	ip, [sp]
   1e398:	add	r2, pc, r2
   1e39c:	mvn	r4, #73	; 0x49
   1e3a0:	bl	5ae90 <fputs@plt+0x5657c>
   1e3a4:	b	1a988 <fputs@plt+0x16074>
   1e3a8:	bl	5b610 <fputs@plt+0x56cfc>
   1e3ac:	cmp	r0, #2
   1e3b0:	ble	1a988 <fputs@plt+0x16074>
   1e3b4:	ldr	r3, [pc, #-2208]	; 1db1c <fputs@plt+0x19208>
   1e3b8:	mov	r1, r4
   1e3bc:	ldr	ip, [pc, #-2212]	; 1db20 <fputs@plt+0x1920c>
   1e3c0:	mov	r0, #3
   1e3c4:	ldr	r2, [pc, #-2216]	; 1db24 <fputs@plt+0x19210>
   1e3c8:	add	r3, pc, r3
   1e3cc:	add	ip, pc, ip
   1e3d0:	str	r3, [sp]
   1e3d4:	add	r2, pc, r2
   1e3d8:	mov	r3, #596	; 0x254
   1e3dc:	str	ip, [sp, #4]
   1e3e0:	bl	5ae90 <fputs@plt+0x5657c>
   1e3e4:	subs	r4, r0, #0
   1e3e8:	blt	1a988 <fputs@plt+0x16074>
   1e3ec:	b	1dbcc <fputs@plt+0x192b8>
   1e3f0:	movw	r0, #16383	; 0x3fff
   1e3f4:	mov	r1, #0
   1e3f8:	b	1ddf4 <fputs@plt+0x194e0>
   1e3fc:	ldrd	sl, [sp, #112]	; 0x70
   1e400:	mov	r8, r6
   1e404:	ldr	r9, [sp, #80]	; 0x50
   1e408:	mov	r4, r0
   1e40c:	b	1a988 <fputs@plt+0x16074>
   1e410:	ldrd	sl, [sp, #112]	; 0x70
   1e414:	mov	r8, r6
   1e418:	ldr	r9, [sp, #80]	; 0x50
   1e41c:	ldrd	r6, [sp, #144]	; 0x90
   1e420:	bl	1a76c <fputs@plt+0x15e58>
   1e424:	bl	5b610 <fputs@plt+0x56cfc>
   1e428:	cmp	r0, #2
   1e42c:	ble	1e148 <fputs@plt+0x19834>
   1e430:	ldr	r2, [pc, #-2320]	; 1db28 <fputs@plt+0x19214>
   1e434:	mov	r0, #3
   1e438:	ldr	ip, [pc, #-2324]	; 1db2c <fputs@plt+0x19218>
   1e43c:	mov	r1, #0
   1e440:	add	r2, pc, r2
   1e444:	str	r2, [sp, #4]
   1e448:	ldr	r2, [pc, #-2336]	; 1db30 <fputs@plt+0x1921c>
   1e44c:	add	ip, pc, ip
   1e450:	strd	r6, [sp, #8]
   1e454:	mov	r3, #552	; 0x228
   1e458:	str	ip, [sp]
   1e45c:	add	r2, pc, r2
   1e460:	bl	5ae90 <fputs@plt+0x5657c>
   1e464:	mvn	r4, #73	; 0x49
   1e468:	b	1a988 <fputs@plt+0x16074>
   1e46c:	mov	r8, r9
   1e470:	ldrd	sl, [sp, #104]	; 0x68
   1e474:	ldr	r9, [sp, #112]	; 0x70
   1e478:	mov	r4, r0
   1e47c:	b	1a988 <fputs@plt+0x16074>
   1e480:	mov	r8, r9
   1e484:	mov	r4, r0
   1e488:	ldrd	sl, [sp, #104]	; 0x68
   1e48c:	ldr	r9, [sp, #112]	; 0x70
   1e490:	b	1a988 <fputs@plt+0x16074>
   1e494:	mov	r4, r0
   1e498:	ldr	r0, [sp, #332]	; 0x14c
   1e49c:	bl	4140 <free@plt>
   1e4a0:	mov	r0, r4
   1e4a4:	bl	4818 <_Unwind_Resume@plt>
   1e4a8:	ldrd	sl, [sp, #104]	; 0x68
   1e4ac:	mov	r8, r9
   1e4b0:	ldr	r9, [sp, #112]	; 0x70
   1e4b4:	bl	1a76c <fputs@plt+0x15e58>
   1e4b8:	bl	5b610 <fputs@plt+0x56cfc>
   1e4bc:	cmp	r0, #2
   1e4c0:	ble	1dcc0 <fputs@plt+0x193ac>
   1e4c4:	ldrd	r6, [sp, #120]	; 0x78
   1e4c8:	mov	r1, #0
   1e4cc:	ldr	r2, [pc, #-2464]	; 1db34 <fputs@plt+0x19220>
   1e4d0:	movw	r3, #751	; 0x2ef
   1e4d4:	ldrd	r4, [sp, #144]	; 0x90
   1e4d8:	mov	r0, #3
   1e4dc:	strd	r6, [sp, #8]
   1e4e0:	add	r2, pc, r2
   1e4e4:	ldrd	r6, [sp, #192]	; 0xc0
   1e4e8:	str	r2, [sp, #4]
   1e4ec:	ldr	ip, [pc, #-2492]	; 1db38 <fputs@plt+0x19224>
   1e4f0:	ldr	r2, [pc, #-2492]	; 1db3c <fputs@plt+0x19228>
   1e4f4:	add	ip, pc, ip
   1e4f8:	strd	r4, [sp, #16]
   1e4fc:	strd	r6, [sp, #24]
   1e500:	add	r2, pc, r2
   1e504:	str	ip, [sp]
   1e508:	mvn	r4, #73	; 0x49
   1e50c:	bl	5ae90 <fputs@plt+0x5657c>
   1e510:	b	1a988 <fputs@plt+0x16074>
   1e514:	ldrd	r6, [sp, #168]	; 0xa8
   1e518:	strd	r6, [sp, #120]	; 0x78
   1e51c:	b	1d284 <fputs@plt+0x18970>
   1e520:	ldrd	sl, [sp, #104]	; 0x68
   1e524:	mov	r8, r9
   1e528:	ldr	r9, [sp, #112]	; 0x70
   1e52c:	bl	1a76c <fputs@plt+0x15e58>
   1e530:	bl	5b610 <fputs@plt+0x56cfc>
   1e534:	cmp	r0, #2
   1e538:	ble	1dcc0 <fputs@plt+0x193ac>
   1e53c:	ldrd	r4, [sp, #144]	; 0x90
   1e540:	mov	r1, #0
   1e544:	ldr	r2, [pc, #-2572]	; 1db40 <fputs@plt+0x1922c>
   1e548:	movw	r3, #766	; 0x2fe
   1e54c:	strd	r6, [sp, #8]
   1e550:	mov	r0, #3
   1e554:	strd	r4, [sp, #16]
   1e558:	add	r2, pc, r2
   1e55c:	ldrd	r4, [sp, #168]	; 0xa8
   1e560:	ldrd	r6, [sp, #192]	; 0xc0
   1e564:	str	r2, [sp, #4]
   1e568:	ldr	ip, [pc, #-2604]	; 1db44 <fputs@plt+0x19230>
   1e56c:	ldr	r2, [pc, #-2604]	; 1db48 <fputs@plt+0x19234>
   1e570:	add	ip, pc, ip
   1e574:	strd	r4, [sp, #32]
   1e578:	strd	r6, [sp, #24]
   1e57c:	add	r2, pc, r2
   1e580:	str	ip, [sp]
   1e584:	mvn	r4, #73	; 0x49
   1e588:	bl	5ae90 <fputs@plt+0x5657c>
   1e58c:	b	1a988 <fputs@plt+0x16074>
   1e590:	mov	r8, r9
   1e594:	mov	r4, r0
   1e598:	ldrd	sl, [sp, #104]	; 0x68
   1e59c:	ldr	r9, [sp, #112]	; 0x70
   1e5a0:	b	1a988 <fputs@plt+0x16074>
   1e5a4:	mov	r4, r0
   1e5a8:	ldrd	sl, [sp, #104]	; 0x68
   1e5ac:	mov	r8, r9
   1e5b0:	ldr	r9, [sp, #112]	; 0x70
   1e5b4:	bl	1a76c <fputs@plt+0x15e58>
   1e5b8:	bl	5b610 <fputs@plt+0x56cfc>
   1e5bc:	cmp	r0, #2
   1e5c0:	ble	1dcc0 <fputs@plt+0x193ac>
   1e5c4:	ldrd	r6, [sp, #120]	; 0x78
   1e5c8:	mov	r1, r4
   1e5cc:	ldr	r2, [pc, #-2696]	; 1db4c <fputs@plt+0x19238>
   1e5d0:	mov	r3, #756	; 0x2f4
   1e5d4:	ldrd	r4, [sp, #144]	; 0x90
   1e5d8:	mov	r0, #3
   1e5dc:	strd	r6, [sp, #8]
   1e5e0:	add	r2, pc, r2
   1e5e4:	ldrd	r6, [sp, #192]	; 0xc0
   1e5e8:	str	r2, [sp, #4]
   1e5ec:	ldr	ip, [pc, #-2724]	; 1db50 <fputs@plt+0x1923c>
   1e5f0:	ldr	r2, [pc, #-2724]	; 1db54 <fputs@plt+0x19240>
   1e5f4:	add	ip, pc, ip
   1e5f8:	strd	r4, [sp, #16]
   1e5fc:	strd	r6, [sp, #24]
   1e600:	add	r2, pc, r2
   1e604:	str	ip, [sp]
   1e608:	mvn	r4, #73	; 0x49
   1e60c:	bl	5ae90 <fputs@plt+0x5657c>
   1e610:	b	1a988 <fputs@plt+0x16074>
   1e614:	strd	sl, [sp, #88]	; 0x58
   1e618:	mov	r4, r8
   1e61c:	ldrd	sl, [sp, #112]	; 0x70
   1e620:	mov	r5, r9
   1e624:	mov	r8, r6
   1e628:	ldr	r9, [sp, #80]	; 0x50
   1e62c:	ldrd	r6, [sp, #144]	; 0x90
   1e630:	bl	1a76c <fputs@plt+0x15e58>
   1e634:	bl	5b610 <fputs@plt+0x56cfc>
   1e638:	cmp	r0, #2
   1e63c:	ble	1e148 <fputs@plt+0x19834>
   1e640:	ldr	r2, [pc, #-2800]	; 1db58 <fputs@plt+0x19244>
   1e644:	mov	r0, #3
   1e648:	strd	r6, [sp, #8]
   1e64c:	mov	r1, #0
   1e650:	ldrd	r6, [sp, #88]	; 0x58
   1e654:	add	r2, pc, r2
   1e658:	ldr	ip, [pc, #-2820]	; 1db5c <fputs@plt+0x19248>
   1e65c:	movw	r3, #543	; 0x21f
   1e660:	str	r2, [sp, #4]
   1e664:	ldr	r2, [pc, #-2828]	; 1db60 <fputs@plt+0x1924c>
   1e668:	add	ip, pc, ip
   1e66c:	strd	r4, [sp, #24]
   1e670:	mvn	r4, #73	; 0x49
   1e674:	strd	r6, [sp, #16]
   1e678:	add	r2, pc, r2
   1e67c:	str	ip, [sp]
   1e680:	bl	5ae90 <fputs@plt+0x5657c>
   1e684:	b	1a988 <fputs@plt+0x16074>
   1e688:	ldrd	sl, [sp, #112]	; 0x70
   1e68c:	mov	r8, r6
   1e690:	ldr	r9, [sp, #80]	; 0x50
   1e694:	mov	r4, r0
   1e698:	b	1a988 <fputs@plt+0x16074>
   1e69c:	strd	sl, [sp, #88]	; 0x58
   1e6a0:	mov	r8, r6
   1e6a4:	str	r0, [sp, #64]	; 0x40
   1e6a8:	ldr	r9, [sp, #80]	; 0x50
   1e6ac:	ldrd	sl, [sp, #112]	; 0x70
   1e6b0:	ldrd	r6, [sp, #144]	; 0x90
   1e6b4:	bl	1a76c <fputs@plt+0x15e58>
   1e6b8:	bl	5b610 <fputs@plt+0x56cfc>
   1e6bc:	ldr	r1, [sp, #64]	; 0x40
   1e6c0:	cmp	r0, #2
   1e6c4:	ble	1e148 <fputs@plt+0x19834>
   1e6c8:	ldr	r2, [pc, #-2924]	; 1db64 <fputs@plt+0x19250>
   1e6cc:	mov	r0, #3
   1e6d0:	strd	r6, [sp, #8]
   1e6d4:	movw	r3, #533	; 0x215
   1e6d8:	ldrd	r6, [sp, #88]	; 0x58
   1e6dc:	add	r2, pc, r2
   1e6e0:	ldr	ip, [pc, #-2944]	; 1db68 <fputs@plt+0x19254>
   1e6e4:	mvn	r4, #73	; 0x49
   1e6e8:	str	r2, [sp, #4]
   1e6ec:	ldr	r2, [pc, #-2952]	; 1db6c <fputs@plt+0x19258>
   1e6f0:	add	ip, pc, ip
   1e6f4:	strd	r6, [sp, #16]
   1e6f8:	str	ip, [sp]
   1e6fc:	add	r2, pc, r2
   1e700:	bl	5ae90 <fputs@plt+0x5657c>
   1e704:	b	1a988 <fputs@plt+0x16074>
   1e708:	ldrd	sl, [sp, #112]	; 0x70
   1e70c:	mov	r8, r6
   1e710:	ldr	r9, [sp, #80]	; 0x50
   1e714:	ldrd	r6, [sp, #144]	; 0x90
   1e718:	bl	1a76c <fputs@plt+0x15e58>
   1e71c:	bl	5b610 <fputs@plt+0x56cfc>
   1e720:	cmp	r0, #2
   1e724:	ble	1e148 <fputs@plt+0x19834>
   1e728:	ldr	r2, [pc, #-3008]	; 1db70 <fputs@plt+0x1925c>
   1e72c:	mov	r0, #3
   1e730:	ldr	ip, [pc, #-3012]	; 1db74 <fputs@plt+0x19260>
   1e734:	mov	r1, #0
   1e738:	add	r2, pc, r2
   1e73c:	str	r2, [sp, #4]
   1e740:	ldr	r2, [pc, #-3024]	; 1db78 <fputs@plt+0x19264>
   1e744:	add	ip, pc, ip
   1e748:	strd	r6, [sp, #8]
   1e74c:	mov	r3, #528	; 0x210
   1e750:	str	ip, [sp]
   1e754:	add	r2, pc, r2
   1e758:	bl	5ae90 <fputs@plt+0x5657c>
   1e75c:	mvn	r4, #73	; 0x49
   1e760:	b	1a988 <fputs@plt+0x16074>
   1e764:	ldrd	sl, [sp, #112]	; 0x70
   1e768:	mov	r8, r6
   1e76c:	ldr	r9, [sp, #80]	; 0x50
   1e770:	mov	r4, r0
   1e774:	b	1a988 <fputs@plt+0x16074>
   1e778:	ldr	r0, [pc, #-3076]	; 1db7c <fputs@plt+0x19268>
   1e77c:	mov	r2, #516	; 0x204
   1e780:	ldr	r1, [pc, #-3080]	; 1db80 <fputs@plt+0x1926c>
   1e784:	ldr	r3, [pc, #-3080]	; 1db84 <fputs@plt+0x19270>
   1e788:	add	r0, pc, r0
   1e78c:	add	r1, pc, r1
   1e790:	add	r3, pc, r3
   1e794:	bl	5ac34 <fputs@plt+0x56320>
   1e798:	ldr	r2, [pc, #-3096]	; 1db88 <fputs@plt+0x19274>
   1e79c:	mov	r1, r4
   1e7a0:	strd	r6, [sp, #8]
   1e7a4:	mov	r0, #3
   1e7a8:	ldrd	r4, [sp, #88]	; 0x58
   1e7ac:	add	r2, pc, r2
   1e7b0:	ldrd	r6, [sp, #136]	; 0x88
   1e7b4:	mov	r3, #508	; 0x1fc
   1e7b8:	str	r2, [sp, #4]
   1e7bc:	ldr	ip, [pc, #-3128]	; 1db8c <fputs@plt+0x19278>
   1e7c0:	ldr	r2, [pc, #-3128]	; 1db90 <fputs@plt+0x1927c>
   1e7c4:	add	ip, pc, ip
   1e7c8:	strd	r4, [sp, #16]
   1e7cc:	strd	r6, [sp, #24]
   1e7d0:	add	r2, pc, r2
   1e7d4:	str	ip, [sp]
   1e7d8:	mvn	r4, #73	; 0x49
   1e7dc:	bl	5ae90 <fputs@plt+0x5657c>
   1e7e0:	b	1a988 <fputs@plt+0x16074>
   1e7e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1e7e8:	movw	ip, #48879	; 0xbeef
   1e7ec:	ldr	r4, [r2]
   1e7f0:	movt	ip, #57005	; 0xdead
   1e7f4:	add	ip, r1, ip
   1e7f8:	ldr	r5, [r3]
   1e7fc:	add	ip, ip, r4
   1e800:	tst	r0, #3
   1e804:	add	r5, ip, r5
   1e808:	mov	r4, ip
   1e80c:	bne	1e8c4 <fputs@plt+0x19fb0>
   1e810:	cmp	r1, #12
   1e814:	bls	1e884 <fputs@plt+0x19f70>
   1e818:	ldr	r8, [r0, #8]
   1e81c:	sub	r1, r1, #12
   1e820:	ldr	r6, [r0, #4]
   1e824:	cmp	r1, #12
   1e828:	ldr	r7, [r0], #12
   1e82c:	add	r5, r5, r8
   1e830:	add	r4, r4, r6
   1e834:	rsb	r7, r5, r7
   1e838:	add	r6, r5, r4
   1e83c:	add	ip, r7, ip
   1e840:	eor	r5, ip, r5, ror #28
   1e844:	rsb	r4, r5, r4
   1e848:	add	r9, r5, r6
   1e84c:	eor	r7, r4, r5, ror #26
   1e850:	rsb	ip, r7, r6
   1e854:	add	r8, r7, r9
   1e858:	eor	ip, ip, r7, ror #24
   1e85c:	rsb	r4, ip, r9
   1e860:	add	r7, ip, r8
   1e864:	eor	r4, r4, ip, ror #16
   1e868:	rsb	r6, r4, r8
   1e86c:	add	ip, r4, r7
   1e870:	eor	r6, r6, r4, ror #13
   1e874:	rsb	r5, r6, r7
   1e878:	add	r4, r6, ip
   1e87c:	eor	r5, r5, r6, ror #28
   1e880:	bhi	1e818 <fputs@plt+0x19f04>
   1e884:	sub	r1, r1, #1
   1e888:	cmp	r1, #11
   1e88c:	addls	pc, pc, r1, lsl #2
   1e890:	b	1eb60 <fputs@plt+0x1a24c>
   1e894:	b	1eafc <fputs@plt+0x1a1e8>
   1e898:	b	1eb54 <fputs@plt+0x1a240>
   1e89c:	b	1eb90 <fputs@plt+0x1a27c>
   1e8a0:	b	1eb84 <fputs@plt+0x1a270>
   1e8a4:	b	1ebd8 <fputs@plt+0x1a2c4>
   1e8a8:	b	1ebc4 <fputs@plt+0x1a2b0>
   1e8ac:	b	1ebb0 <fputs@plt+0x1a29c>
   1e8b0:	b	1eba0 <fputs@plt+0x1a28c>
   1e8b4:	b	1ec04 <fputs@plt+0x1a2f0>
   1e8b8:	b	1ebec <fputs@plt+0x1a2d8>
   1e8bc:	b	1eb6c <fputs@plt+0x1a258>
   1e8c0:	b	1ecac <fputs@plt+0x1a398>
   1e8c4:	tst	r0, #1
   1e8c8:	bne	1e998 <fputs@plt+0x1a084>
   1e8cc:	cmp	r1, #12
   1e8d0:	bls	1e958 <fputs@plt+0x1a044>
   1e8d4:	ldrh	r8, [r0, #10]
   1e8d8:	sub	r1, r1, #12
   1e8dc:	ldrh	r6, [r0, #8]
   1e8e0:	cmp	r1, #12
   1e8e4:	ldrh	r7, [r0, #2]
   1e8e8:	add	r8, r6, r8, lsl #16
   1e8ec:	ldrh	r9, [r0, #6]
   1e8f0:	add	r5, r8, r5
   1e8f4:	ldrh	r6, [r0, #4]
   1e8f8:	ldrh	r8, [r0], #12
   1e8fc:	add	r6, r6, r9, lsl #16
   1e900:	add	r7, r8, r7, lsl #16
   1e904:	add	r4, r6, r4
   1e908:	rsb	r7, r5, r7
   1e90c:	add	r6, r5, r4
   1e910:	add	ip, r7, ip
   1e914:	eor	r5, ip, r5, ror #28
   1e918:	rsb	r4, r5, r4
   1e91c:	add	r9, r5, r6
   1e920:	eor	r7, r4, r5, ror #26
   1e924:	rsb	ip, r7, r6
   1e928:	add	r8, r7, r9
   1e92c:	eor	ip, ip, r7, ror #24
   1e930:	rsb	r4, ip, r9
   1e934:	add	r7, ip, r8
   1e938:	eor	r4, r4, ip, ror #16
   1e93c:	rsb	r6, r4, r8
   1e940:	add	ip, r4, r7
   1e944:	eor	r6, r6, r4, ror #13
   1e948:	rsb	r5, r6, r7
   1e94c:	add	r4, r6, ip
   1e950:	eor	r5, r5, r6, ror #28
   1e954:	bhi	1e8d4 <fputs@plt+0x19fc0>
   1e958:	sub	r1, r1, #1
   1e95c:	cmp	r1, #11
   1e960:	addls	pc, pc, r1, lsl #2
   1e964:	b	1eb60 <fputs@plt+0x1a24c>
   1e968:	b	1eafc <fputs@plt+0x1a1e8>
   1e96c:	b	1eb54 <fputs@plt+0x1a240>
   1e970:	b	1eb4c <fputs@plt+0x1a238>
   1e974:	b	1ec74 <fputs@plt+0x1a360>
   1e978:	b	1ec6c <fputs@plt+0x1a358>
   1e97c:	b	1ec90 <fputs@plt+0x1a37c>
   1e980:	b	1ec88 <fputs@plt+0x1a374>
   1e984:	b	1ec14 <fputs@plt+0x1a300>
   1e988:	b	1ec0c <fputs@plt+0x1a2f8>
   1e98c:	b	1ec40 <fputs@plt+0x1a32c>
   1e990:	b	1ec38 <fputs@plt+0x1a324>
   1e994:	b	1ecb4 <fputs@plt+0x1a3a0>
   1e998:	cmp	r1, #12
   1e99c:	bls	1ea64 <fputs@plt+0x1a150>
   1e9a0:	ldrb	r7, [r0, #10]
   1e9a4:	sub	r1, r1, #12
   1e9a8:	ldrb	r8, [r0, #9]
   1e9ac:	cmp	r1, #12
   1e9b0:	ldrb	sl, [r0, #2]
   1e9b4:	add	r0, r0, #12
   1e9b8:	ldrb	fp, [r0, #-11]
   1e9bc:	lsl	r7, r7, #16
   1e9c0:	ldrb	r6, [r0, #-4]
   1e9c4:	add	r7, r7, r8, lsl #8
   1e9c8:	ldrb	r9, [r0, #-1]
   1e9cc:	lsl	sl, sl, #16
   1e9d0:	ldrb	r8, [r0, #-6]
   1e9d4:	add	r7, r7, r6
   1e9d8:	add	sl, sl, fp, lsl #8
   1e9dc:	ldrb	r6, [r0, #-12]
   1e9e0:	add	r7, r7, r9, lsl #24
   1e9e4:	ldrb	fp, [r0, #-9]
   1e9e8:	ldrb	r9, [r0, #-7]
   1e9ec:	add	r5, r7, r5
   1e9f0:	add	sl, sl, r6
   1e9f4:	ldrb	r7, [r0, #-5]
   1e9f8:	ldrb	r6, [r0, #-8]
   1e9fc:	lsl	r8, r8, #16
   1ea00:	add	r8, r8, r9, lsl #8
   1ea04:	add	sl, sl, fp, lsl #24
   1ea08:	add	r6, r8, r6
   1ea0c:	rsb	sl, r5, sl
   1ea10:	add	r7, r6, r7, lsl #24
   1ea14:	add	ip, sl, ip
   1ea18:	eor	ip, ip, r5, ror #28
   1ea1c:	add	r4, r7, r4
   1ea20:	rsb	r8, ip, r4
   1ea24:	add	r5, r5, r4
   1ea28:	eor	r8, r8, ip, ror #26
   1ea2c:	add	ip, ip, r5
   1ea30:	rsb	r5, r8, r5
   1ea34:	add	r9, r8, ip
   1ea38:	eor	r7, r5, r8, ror #24
   1ea3c:	rsb	ip, r7, ip
   1ea40:	add	r8, r7, r9
   1ea44:	eor	r4, ip, r7, ror #16
   1ea48:	rsb	r6, r4, r9
   1ea4c:	add	ip, r4, r8
   1ea50:	eor	r6, r6, r4, ror #13
   1ea54:	rsb	r5, r6, r8
   1ea58:	add	r4, r6, ip
   1ea5c:	eor	r5, r5, r6, ror #28
   1ea60:	bhi	1e9a0 <fputs@plt+0x1a08c>
   1ea64:	sub	r1, r1, #1
   1ea68:	cmp	r1, #11
   1ea6c:	addls	pc, pc, r1, lsl #2
   1ea70:	b	1eb60 <fputs@plt+0x1a24c>
   1ea74:	b	1eafc <fputs@plt+0x1a1e8>
   1ea78:	b	1eaf4 <fputs@plt+0x1a1e0>
   1ea7c:	b	1eaec <fputs@plt+0x1a1d8>
   1ea80:	b	1eae4 <fputs@plt+0x1a1d0>
   1ea84:	b	1eadc <fputs@plt+0x1a1c8>
   1ea88:	b	1ead4 <fputs@plt+0x1a1c0>
   1ea8c:	b	1eacc <fputs@plt+0x1a1b8>
   1ea90:	b	1eac4 <fputs@plt+0x1a1b0>
   1ea94:	b	1eabc <fputs@plt+0x1a1a8>
   1ea98:	b	1eab4 <fputs@plt+0x1a1a0>
   1ea9c:	b	1eaac <fputs@plt+0x1a198>
   1eaa0:	b	1eaa4 <fputs@plt+0x1a190>
   1eaa4:	ldrb	r1, [r0, #11]
   1eaa8:	add	r5, r5, r1, lsl #24
   1eaac:	ldrb	r1, [r0, #10]
   1eab0:	add	r5, r5, r1, lsl #16
   1eab4:	ldrb	r1, [r0, #9]
   1eab8:	add	r5, r5, r1, lsl #8
   1eabc:	ldrb	r1, [r0, #8]
   1eac0:	add	r5, r5, r1
   1eac4:	ldrb	r1, [r0, #7]
   1eac8:	add	r4, r4, r1, lsl #24
   1eacc:	ldrb	r1, [r0, #6]
   1ead0:	add	r4, r4, r1, lsl #16
   1ead4:	ldrb	r1, [r0, #5]
   1ead8:	add	r4, r4, r1, lsl #8
   1eadc:	ldrb	r1, [r0, #4]
   1eae0:	add	r4, r4, r1
   1eae4:	ldrb	r1, [r0, #3]
   1eae8:	add	ip, ip, r1, lsl #24
   1eaec:	ldrb	r1, [r0, #2]
   1eaf0:	add	ip, ip, r1, lsl #16
   1eaf4:	ldrb	r1, [r0, #1]
   1eaf8:	add	ip, ip, r1, lsl #8
   1eafc:	ldrb	r1, [r0]
   1eb00:	add	ip, ip, r1
   1eb04:	eor	r0, r5, r4
   1eb08:	sub	r0, r0, r4, ror #18
   1eb0c:	eor	ip, r0, ip
   1eb10:	sub	ip, ip, r0, ror #21
   1eb14:	eor	r4, ip, r4
   1eb18:	sub	r4, r4, ip, ror #7
   1eb1c:	eor	r0, r4, r0
   1eb20:	sub	r0, r0, r4, ror #16
   1eb24:	eor	ip, r0, ip
   1eb28:	sub	ip, ip, r0, ror #28
   1eb2c:	eor	r1, ip, r4
   1eb30:	sub	r1, r1, ip, ror #18
   1eb34:	eor	r0, r1, r0
   1eb38:	sub	r0, r0, r1, ror #8
   1eb3c:	str	r0, [r2]
   1eb40:	str	r1, [r3]
   1eb44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1eb48:	bx	lr
   1eb4c:	ldrb	r1, [r0, #2]
   1eb50:	add	ip, ip, r1, lsl #16
   1eb54:	ldrh	r1, [r0]
   1eb58:	add	ip, ip, r1
   1eb5c:	b	1eb04 <fputs@plt+0x1a1f0>
   1eb60:	str	r5, [r2]
   1eb64:	str	r4, [r3]
   1eb68:	b	1eb44 <fputs@plt+0x1a230>
   1eb6c:	ldm	r0, {r1, r6, r7}
   1eb70:	bic	r0, r7, #-16777216	; 0xff000000
   1eb74:	add	r4, r4, r6
   1eb78:	add	r5, r5, r0
   1eb7c:	add	ip, ip, r1
   1eb80:	b	1eb04 <fputs@plt+0x1a1f0>
   1eb84:	ldr	r1, [r0]
   1eb88:	add	ip, ip, r1
   1eb8c:	b	1eb04 <fputs@plt+0x1a1f0>
   1eb90:	ldr	r1, [r0]
   1eb94:	bic	r1, r1, #-16777216	; 0xff000000
   1eb98:	add	ip, r1, ip
   1eb9c:	b	1eb04 <fputs@plt+0x1a1f0>
   1eba0:	ldm	r0, {r1, r6}
   1eba4:	add	r4, r4, r6
   1eba8:	add	ip, ip, r1
   1ebac:	b	1eb04 <fputs@plt+0x1a1f0>
   1ebb0:	ldm	r0, {r1, r6}
   1ebb4:	bic	r0, r6, #-16777216	; 0xff000000
   1ebb8:	add	ip, ip, r1
   1ebbc:	add	r4, r4, r0
   1ebc0:	b	1eb04 <fputs@plt+0x1a1f0>
   1ebc4:	ldrh	r6, [r0, #4]
   1ebc8:	ldr	r1, [r0]
   1ebcc:	add	r4, r4, r6
   1ebd0:	add	ip, ip, r1
   1ebd4:	b	1eb04 <fputs@plt+0x1a1f0>
   1ebd8:	ldrb	r6, [r0, #4]
   1ebdc:	ldr	r1, [r0]
   1ebe0:	add	r4, r4, r6
   1ebe4:	add	ip, ip, r1
   1ebe8:	b	1eb04 <fputs@plt+0x1a1f0>
   1ebec:	ldrh	r7, [r0, #8]
   1ebf0:	ldm	r0, {r1, r6}
   1ebf4:	add	r5, r5, r7
   1ebf8:	add	r4, r4, r6
   1ebfc:	add	ip, ip, r1
   1ec00:	b	1eb04 <fputs@plt+0x1a1f0>
   1ec04:	ldrb	r7, [r0, #8]
   1ec08:	b	1ebf0 <fputs@plt+0x1a2dc>
   1ec0c:	ldrb	r1, [r0, #8]
   1ec10:	add	r5, r5, r1
   1ec14:	ldrh	r1, [r0, #4]
   1ec18:	ldrh	r6, [r0, #6]
   1ec1c:	add	r4, r1, r4
   1ec20:	ldrh	r7, [r0]
   1ec24:	ldrh	r1, [r0, #2]
   1ec28:	add	ip, r7, ip
   1ec2c:	add	r4, r4, r6, lsl #16
   1ec30:	add	ip, ip, r1, lsl #16
   1ec34:	b	1eb04 <fputs@plt+0x1a1f0>
   1ec38:	ldrb	r1, [r0, #10]
   1ec3c:	add	r5, r5, r1, lsl #16
   1ec40:	ldrh	r1, [r0, #4]
   1ec44:	ldrh	r7, [r0, #6]
   1ec48:	ldrh	r8, [r0]
   1ec4c:	add	r4, r1, r4
   1ec50:	ldrh	r6, [r0, #2]
   1ec54:	ldrh	r1, [r0, #8]
   1ec58:	add	ip, r8, ip
   1ec5c:	add	r4, r4, r7, lsl #16
   1ec60:	add	ip, ip, r6, lsl #16
   1ec64:	add	r5, r5, r1
   1ec68:	b	1eb04 <fputs@plt+0x1a1f0>
   1ec6c:	ldrb	r1, [r0, #4]
   1ec70:	add	r4, r4, r1
   1ec74:	ldrh	r6, [r0]
   1ec78:	ldrh	r1, [r0, #2]
   1ec7c:	add	ip, r6, ip
   1ec80:	add	ip, ip, r1, lsl #16
   1ec84:	b	1eb04 <fputs@plt+0x1a1f0>
   1ec88:	ldrb	r1, [r0, #6]
   1ec8c:	add	r4, r4, r1, lsl #16
   1ec90:	ldrh	r7, [r0]
   1ec94:	ldrh	r6, [r0, #2]
   1ec98:	ldrh	r1, [r0, #4]
   1ec9c:	add	ip, r7, ip
   1eca0:	add	ip, ip, r6, lsl #16
   1eca4:	add	r4, r4, r1
   1eca8:	b	1eb04 <fputs@plt+0x1a1f0>
   1ecac:	ldr	r7, [r0, #8]
   1ecb0:	b	1ebf0 <fputs@plt+0x1a2dc>
   1ecb4:	ldrh	r6, [r0, #8]
   1ecb8:	ldrh	r1, [r0, #4]
   1ecbc:	add	r5, r6, r5
   1ecc0:	ldrh	r8, [r0, #10]
   1ecc4:	add	r4, r1, r4
   1ecc8:	ldrh	r6, [r0, #6]
   1eccc:	ldrh	r7, [r0]
   1ecd0:	ldrh	r1, [r0, #2]
   1ecd4:	add	r5, r5, r8, lsl #16
   1ecd8:	add	ip, r7, ip
   1ecdc:	add	r4, r4, r6, lsl #16
   1ece0:	add	ip, ip, r1, lsl #16
   1ece4:	b	1eb04 <fputs@plt+0x1a1f0>
   1ece8:	mov	r3, #0
   1ecec:	ldrb	ip, [r0, r3]
   1ecf0:	ldrb	r2, [r1, r3]
   1ecf4:	add	r3, r3, #1
   1ecf8:	cmp	ip, r2
   1ecfc:	bcc	1ed18 <fputs@plt+0x1a404>
   1ed00:	bhi	1ed20 <fputs@plt+0x1a40c>
   1ed04:	cmp	r3, #16
   1ed08:	bne	1ecec <fputs@plt+0x1a3d8>
   1ed0c:	add	r0, r0, #16
   1ed10:	add	r1, r1, #16
   1ed14:	b	489c <strcmp@plt>
   1ed18:	mvn	r0, #0
   1ed1c:	bx	lr
   1ed20:	mov	r0, #1
   1ed24:	bx	lr
   1ed28:	ldr	r2, [pc, #148]	; 1edc4 <fputs@plt+0x1a4b0>
   1ed2c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ed30:	add	fp, sp, #28
   1ed34:	ldr	r3, [pc, #140]	; 1edc8 <fputs@plt+0x1a4b4>
   1ed38:	sub	sp, sp, #16
   1ed3c:	add	r2, pc, r2
   1ed40:	add	r7, r0, #16
   1ed44:	mov	r6, r0
   1ed48:	ldr	r5, [r2, r3]
   1ed4c:	mov	r8, r1
   1ed50:	mov	r0, r7
   1ed54:	ldr	r3, [r5]
   1ed58:	str	r3, [fp, #-32]	; 0xffffffe0
   1ed5c:	bl	42a8 <strlen@plt>
   1ed60:	mov	r2, #16
   1ed64:	mov	r1, r6
   1ed68:	add	r3, r0, #30
   1ed6c:	add	r9, r0, r2
   1ed70:	bic	r3, r3, #7
   1ed74:	mov	r4, r0
   1ed78:	sub	sp, sp, r3
   1ed7c:	mov	r0, sp
   1ed80:	bl	4290 <mempcpy@plt>
   1ed84:	mov	r1, r7
   1ed88:	mov	r2, r4
   1ed8c:	bl	42f0 <memcpy@plt>
   1ed90:	mov	r2, r9
   1ed94:	mov	r3, r8
   1ed98:	sub	r0, fp, #44	; 0x2c
   1ed9c:	mov	r1, sp
   1eda0:	bl	58c78 <fputs@plt+0x54364>
   1eda4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1eda8:	ldr	r3, [r5]
   1edac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1edb0:	cmp	r2, r3
   1edb4:	bne	1edc0 <fputs@plt+0x1a4ac>
   1edb8:	sub	sp, fp, #28
   1edbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1edc0:	bl	453c <__stack_chk_fail@plt>
   1edc4:	andeq	ip, r6, r4, asr lr
   1edc8:	andeq	r0, r0, r0, lsr r4
   1edcc:	sub	sp, sp, #8
   1edd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1edd4:	sub	sp, sp, #108	; 0x6c
   1edd8:	add	r6, sp, #144	; 0x90
   1eddc:	subs	r8, r0, #0
   1ede0:	mov	r7, r1
   1ede4:	ldr	r5, [sp, #160]	; 0xa0
   1ede8:	stm	r6, {r2, r3}
   1edec:	ldr	r4, [sp, #164]	; 0xa4
   1edf0:	beq	1f094 <fputs@plt+0x1a780>
   1edf4:	cmp	r1, #0
   1edf8:	beq	1f068 <fputs@plt+0x1a754>
   1edfc:	cmp	r4, #0
   1ee00:	beq	1f044 <fputs@plt+0x1a730>
   1ee04:	mov	r0, r4
   1ee08:	bl	42a8 <strlen@plt>
   1ee0c:	mov	r1, r4
   1ee10:	mov	r2, r0
   1ee14:	mov	r0, r7
   1ee18:	bl	5a4ac <fputs@plt+0x55b98>
   1ee1c:	subs	r7, r0, #0
   1ee20:	blt	1eec0 <fputs@plt+0x1a5ac>
   1ee24:	mov	r0, #1
   1ee28:	mov	r1, #56	; 0x38
   1ee2c:	bl	3fcc <calloc@plt>
   1ee30:	subs	r4, r0, #0
   1ee34:	beq	1eee4 <fputs@plt+0x1a5d0>
   1ee38:	ldm	r6, {r0, r1, r2, r3}
   1ee3c:	cmp	r5, #0
   1ee40:	stm	r4, {r0, r1, r2, r3}
   1ee44:	beq	1ee70 <fputs@plt+0x1a55c>
   1ee48:	mov	r0, r5
   1ee4c:	bl	42a8 <strlen@plt>
   1ee50:	sub	r2, r0, #2
   1ee54:	cmp	r2, #29
   1ee58:	bhi	1f010 <fputs@plt+0x1a6fc>
   1ee5c:	add	r2, r0, #1
   1ee60:	mov	r1, r5
   1ee64:	add	r0, r4, #16
   1ee68:	mov	r3, #32
   1ee6c:	bl	41dc <__memcpy_chk@plt>
   1ee70:	mov	r2, r7
   1ee74:	asr	r3, r7, #31
   1ee78:	mov	r0, r8
   1ee7c:	strd	r2, [r4, #48]	; 0x30
   1ee80:	mov	r1, r4
   1ee84:	mov	r2, r4
   1ee88:	bl	583e8 <fputs@plt+0x53ad4>
   1ee8c:	cmn	r0, #17
   1ee90:	beq	1ef04 <fputs@plt+0x1a5f0>
   1ee94:	cmp	r0, #0
   1ee98:	blt	1eefc <fputs@plt+0x1a5e8>
   1ee9c:	mov	r4, #0
   1eea0:	mov	r5, r4
   1eea4:	mov	r0, r4
   1eea8:	bl	4140 <free@plt>
   1eeac:	mov	r0, r5
   1eeb0:	add	sp, sp, #108	; 0x6c
   1eeb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eeb8:	add	sp, sp, #8
   1eebc:	bx	lr
   1eec0:	ldr	r0, [pc, #504]	; 1f0c0 <fputs@plt+0x1a7ac>
   1eec4:	mov	r1, #119	; 0x77
   1eec8:	ldr	r2, [pc, #500]	; 1f0c4 <fputs@plt+0x1a7b0>
   1eecc:	add	r0, pc, r0
   1eed0:	add	r2, pc, r2
   1eed4:	bl	5afc8 <fputs@plt+0x566b4>
   1eed8:	mov	r5, r0
   1eedc:	mov	r4, #0
   1eee0:	b	1eea4 <fputs@plt+0x1a590>
   1eee4:	ldr	r0, [pc, #476]	; 1f0c8 <fputs@plt+0x1a7b4>
   1eee8:	mov	r1, #123	; 0x7b
   1eeec:	ldr	r2, [pc, #472]	; 1f0cc <fputs@plt+0x1a7b8>
   1eef0:	add	r0, pc, r0
   1eef4:	add	r2, pc, r2
   1eef8:	bl	5afc8 <fputs@plt+0x566b4>
   1eefc:	mov	r5, r0
   1ef00:	b	1eea4 <fputs@plt+0x1a590>
   1ef04:	bl	5b610 <fputs@plt+0x56cfc>
   1ef08:	cmp	r0, #3
   1ef0c:	ble	1effc <fputs@plt+0x1a6e8>
   1ef10:	ldrb	r2, [sp, #152]	; 0x98
   1ef14:	cmp	r5, #0
   1ef18:	ldrb	sl, [sp, #144]	; 0x90
   1ef1c:	ldrb	r0, [sp, #145]	; 0x91
   1ef20:	str	r2, [sp, #80]	; 0x50
   1ef24:	ldrb	r2, [sp, #153]	; 0x99
   1ef28:	ldrb	r1, [sp, #146]	; 0x92
   1ef2c:	ldrb	r3, [sp, #147]	; 0x93
   1ef30:	str	r2, [sp, #84]	; 0x54
   1ef34:	ldrb	r2, [sp, #154]	; 0x9a
   1ef38:	ldrb	r9, [sp, #148]	; 0x94
   1ef3c:	ldrb	r8, [sp, #149]	; 0x95
   1ef40:	str	r2, [sp, #88]	; 0x58
   1ef44:	ldrb	r2, [sp, #155]	; 0x9b
   1ef48:	ldrb	r7, [sp, #150]	; 0x96
   1ef4c:	ldrb	fp, [sp, #151]	; 0x97
   1ef50:	str	r2, [sp, #92]	; 0x5c
   1ef54:	ldrb	r2, [sp, #156]	; 0x9c
   1ef58:	ldrb	r6, [sp, #158]	; 0x9e
   1ef5c:	ldrb	lr, [sp, #159]	; 0x9f
   1ef60:	str	r2, [sp, #96]	; 0x60
   1ef64:	ldrb	r2, [sp, #157]	; 0x9d
   1ef68:	str	r2, [sp, #100]	; 0x64
   1ef6c:	beq	1f004 <fputs@plt+0x1a6f0>
   1ef70:	str	r7, [sp, #32]
   1ef74:	ldr	r7, [sp, #80]	; 0x50
   1ef78:	ldr	r2, [pc, #336]	; 1f0d0 <fputs@plt+0x1a7bc>
   1ef7c:	ldr	ip, [pc, #336]	; 1f0d4 <fputs@plt+0x1a7c0>
   1ef80:	str	r7, [sp, #40]	; 0x28
   1ef84:	add	r2, pc, r2
   1ef88:	ldr	r7, [sp, #84]	; 0x54
   1ef8c:	add	ip, pc, ip
   1ef90:	str	r2, [sp, #4]
   1ef94:	ldr	r2, [pc, #316]	; 1f0d8 <fputs@plt+0x1a7c4>
   1ef98:	str	r7, [sp, #44]	; 0x2c
   1ef9c:	ldr	r7, [sp, #88]	; 0x58
   1efa0:	add	r2, pc, r2
   1efa4:	str	r0, [sp, #12]
   1efa8:	mov	r0, #4
   1efac:	str	r1, [sp, #16]
   1efb0:	mov	r1, #0
   1efb4:	str	r7, [sp, #48]	; 0x30
   1efb8:	ldr	r7, [sp, #92]	; 0x5c
   1efbc:	str	r3, [sp, #20]
   1efc0:	mov	r3, #135	; 0x87
   1efc4:	str	sl, [sp, #8]
   1efc8:	str	r7, [sp, #52]	; 0x34
   1efcc:	ldr	r7, [sp, #96]	; 0x60
   1efd0:	str	r9, [sp, #24]
   1efd4:	str	r8, [sp, #28]
   1efd8:	str	r7, [sp, #56]	; 0x38
   1efdc:	ldr	r7, [sp, #100]	; 0x64
   1efe0:	str	fp, [sp, #36]	; 0x24
   1efe4:	str	r6, [sp, #64]	; 0x40
   1efe8:	str	r7, [sp, #60]	; 0x3c
   1efec:	str	lr, [sp, #68]	; 0x44
   1eff0:	str	r5, [sp, #72]	; 0x48
   1eff4:	str	ip, [sp]
   1eff8:	bl	5ae90 <fputs@plt+0x5657c>
   1effc:	mov	r5, #0
   1f000:	b	1eea4 <fputs@plt+0x1a590>
   1f004:	ldr	r5, [pc, #208]	; 1f0dc <fputs@plt+0x1a7c8>
   1f008:	add	r5, pc, r5
   1f00c:	b	1ef70 <fputs@plt+0x1a65c>
   1f010:	ldr	r0, [pc, #200]	; 1f0e0 <fputs@plt+0x1a7cc>
   1f014:	mov	r2, #127	; 0x7f
   1f018:	ldr	r1, [pc, #196]	; 1f0e4 <fputs@plt+0x1a7d0>
   1f01c:	ldr	r3, [pc, #196]	; 1f0e8 <fputs@plt+0x1a7d4>
   1f020:	add	r0, pc, r0
   1f024:	add	r1, pc, r1
   1f028:	add	r3, pc, r3
   1f02c:	bl	5ac34 <fputs@plt+0x56320>
   1f030:	mov	r5, r0
   1f034:	mov	r0, r4
   1f038:	bl	4140 <free@plt>
   1f03c:	mov	r0, r5
   1f040:	bl	4818 <_Unwind_Resume@plt>
   1f044:	ldr	r0, [pc, #160]	; 1f0ec <fputs@plt+0x1a7d8>
   1f048:	mov	r2, #115	; 0x73
   1f04c:	ldr	r1, [pc, #156]	; 1f0f0 <fputs@plt+0x1a7dc>
   1f050:	ldr	r3, [pc, #156]	; 1f0f4 <fputs@plt+0x1a7e0>
   1f054:	add	r0, pc, r0
   1f058:	add	r1, pc, r1
   1f05c:	add	r3, pc, r3
   1f060:	bl	5ac34 <fputs@plt+0x56320>
   1f064:	b	1f030 <fputs@plt+0x1a71c>
   1f068:	ldr	r0, [pc, #136]	; 1f0f8 <fputs@plt+0x1a7e4>
   1f06c:	mov	r2, #114	; 0x72
   1f070:	ldr	r1, [pc, #132]	; 1f0fc <fputs@plt+0x1a7e8>
   1f074:	ldr	r3, [pc, #132]	; 1f100 <fputs@plt+0x1a7ec>
   1f078:	add	r0, pc, r0
   1f07c:	add	r1, pc, r1
   1f080:	add	r3, pc, r3
   1f084:	bl	5ac34 <fputs@plt+0x56320>
   1f088:	mov	r5, r0
   1f08c:	mov	r4, #0
   1f090:	b	1f034 <fputs@plt+0x1a720>
   1f094:	ldr	r0, [pc, #104]	; 1f104 <fputs@plt+0x1a7f0>
   1f098:	mov	r2, #113	; 0x71
   1f09c:	ldr	r1, [pc, #100]	; 1f108 <fputs@plt+0x1a7f4>
   1f0a0:	ldr	r3, [pc, #100]	; 1f10c <fputs@plt+0x1a7f8>
   1f0a4:	add	r0, pc, r0
   1f0a8:	add	r1, pc, r1
   1f0ac:	add	r3, pc, r3
   1f0b0:	bl	5ac34 <fputs@plt+0x56320>
   1f0b4:	b	1f088 <fputs@plt+0x1a774>
   1f0b8:	b	1f088 <fputs@plt+0x1a774>
   1f0bc:	b	1f088 <fputs@plt+0x1a774>
   1f0c0:	andeq	r9, r4, r4, asr #20
   1f0c4:	strdeq	r9, [r4], -r4
   1f0c8:	andeq	r9, r4, r0, lsr #20
   1f0cc:	ldrdeq	r9, [r4], -r0
   1f0d0:	andeq	r9, r4, r0, ror #19
   1f0d4:	andeq	r9, r4, r8, lsr r9
   1f0d8:	andeq	r9, r4, r0, ror r9
   1f0dc:	strdeq	r1, [r5], -r8
   1f0e0:	andeq	r9, r4, r4, lsl r9
   1f0e4:	andeq	r9, r4, ip, ror #17
   1f0e8:	muleq	r4, r4, lr
   1f0ec:	ldrdeq	r9, [r4], -r8
   1f0f0:			; <UNDEFINED> instruction: 0x000498b8
   1f0f4:	andeq	r9, r4, r0, ror #28
   1f0f8:			; <UNDEFINED> instruction: 0x000498b0
   1f0fc:	muleq	r4, r4, r8
   1f100:	andeq	r9, r4, ip, lsr lr
   1f104:	andeq	r5, r5, r4, ror #30
   1f108:	andeq	r9, r4, r8, ror #16
   1f10c:	andeq	r9, r4, r0, lsl lr
   1f110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f114:	sub	sp, sp, #156	; 0x9c
   1f118:	ldr	ip, [pc, #584]	; 1f368 <fputs@plt+0x1aa54>
   1f11c:	cmp	r1, #0
   1f120:	str	r1, [sp, #28]
   1f124:	mov	r9, r3
   1f128:	ldr	r1, [pc, #572]	; 1f36c <fputs@plt+0x1aa58>
   1f12c:	add	ip, pc, ip
   1f130:	mov	sl, r2
   1f134:	mov	r3, ip
   1f138:	ldr	r1, [ip, r1]
   1f13c:	ldr	r3, [r1]
   1f140:	str	r1, [sp, #20]
   1f144:	str	r3, [sp, #148]	; 0x94
   1f148:	beq	1f308 <fputs@plt+0x1a9f4>
   1f14c:	cmp	r2, #0
   1f150:	beq	1f348 <fputs@plt+0x1aa34>
   1f154:	cmp	r9, #0
   1f158:	beq	1f328 <fputs@plt+0x1aa14>
   1f15c:	mov	r1, #524288	; 0x80000
   1f160:	bl	43c8 <open64@plt>
   1f164:	subs	r8, r0, #0
   1f168:	blt	1f2b8 <fputs@plt+0x1a9a4>
   1f16c:	add	r1, sp, #32
   1f170:	mov	r0, #3
   1f174:	str	r1, [sp, #24]
   1f178:	add	r2, sp, #32
   1f17c:	mov	r1, r8
   1f180:	bl	40d4 <__fxstat64@plt>
   1f184:	cmp	r0, #0
   1f188:	blt	1f2b0 <fputs@plt+0x1a99c>
   1f18c:	ldrd	r4, [sp, #80]	; 0x50
   1f190:	cmp	r4, #40	; 0x28
   1f194:	sbcs	r2, r5, #0
   1f198:	blt	1f2ec <fputs@plt+0x1a9d8>
   1f19c:	bl	4e8dc <fputs@plt+0x49fc8>
   1f1a0:	sub	r4, r4, #1
   1f1a4:	mov	r2, #1
   1f1a8:	str	r8, [sp]
   1f1ac:	mov	r3, r2
   1f1b0:	mov	r5, #0
   1f1b4:	rsb	r1, r0, #0
   1f1b8:	add	r0, r4, r0
   1f1bc:	and	r1, r1, r0
   1f1c0:	mov	r4, #0
   1f1c4:	mov	r0, #0
   1f1c8:	strd	r4, [sp, #8]
   1f1cc:	bl	4518 <mmap64@plt>
   1f1d0:	cmn	r0, #1
   1f1d4:	mov	fp, r0
   1f1d8:	beq	1f2b0 <fputs@plt+0x1a99c>
   1f1dc:	ldr	r1, [pc, #396]	; 1f370 <fputs@plt+0x1aa5c>
   1f1e0:	add	ip, sp, #140	; 0x8c
   1f1e4:	mov	r2, #8
   1f1e8:	add	r1, pc, r1
   1f1ec:	ldr	r0, [r1]
   1f1f0:	ldr	r1, [r1, #4]
   1f1f4:	stmia	ip!, {r0, r1}
   1f1f8:	mov	r0, fp
   1f1fc:	add	r1, sp, #140	; 0x8c
   1f200:	bl	3e7c <memcmp@plt>
   1f204:	subs	ip, r0, #0
   1f208:	bne	1f2c8 <fputs@plt+0x1a9b4>
   1f20c:	ldrd	r0, [fp, #16]
   1f210:	cmp	r1, #0
   1f214:	cmpeq	r0, #39	; 0x27
   1f218:	bls	1f2c8 <fputs@plt+0x1a9b4>
   1f21c:	ldrd	r4, [fp, #32]
   1f220:	cmp	r5, #0
   1f224:	cmpeq	r4, #55	; 0x37
   1f228:	bls	1f2c8 <fputs@plt+0x1a9b4>
   1f22c:	ldr	r2, [fp, #12]
   1f230:	cmp	r2, #0
   1f234:	bne	1f2c8 <fputs@plt+0x1a9b4>
   1f238:	ldrd	r6, [fp, #24]
   1f23c:	orrs	r3, r6, r7
   1f240:	beq	1f2c8 <fputs@plt+0x1a9b4>
   1f244:	mul	r2, r6, r5
   1f248:	mla	r2, r4, r7, r2
   1f24c:	umull	r4, r5, r6, r4
   1f250:	ldrd	r6, [sp, #80]	; 0x50
   1f254:	adds	r4, r4, r0
   1f258:	add	r5, r2, r5
   1f25c:	adc	r5, r5, r1
   1f260:	cmp	r6, r4
   1f264:	sbcs	r1, r7, r5
   1f268:	blt	1f2c8 <fputs@plt+0x1a9b4>
   1f26c:	ldr	r2, [sp, #28]
   1f270:	mov	r0, sl
   1f274:	add	r1, sp, #32
   1f278:	str	r8, [r2]
   1f27c:	mov	r2, #104	; 0x68
   1f280:	str	ip, [sp, #16]
   1f284:	bl	42f0 <memcpy@plt>
   1f288:	str	fp, [r9]
   1f28c:	ldr	ip, [sp, #16]
   1f290:	ldr	r1, [sp, #20]
   1f294:	mov	r0, ip
   1f298:	ldr	r2, [sp, #148]	; 0x94
   1f29c:	ldr	r3, [r1]
   1f2a0:	cmp	r2, r3
   1f2a4:	bne	1f304 <fputs@plt+0x1a9f0>
   1f2a8:	add	sp, sp, #156	; 0x9c
   1f2ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f2b0:	mov	r0, r8
   1f2b4:	bl	4ec84 <fputs@plt+0x4a370>
   1f2b8:	bl	48cc <__errno_location@plt>
   1f2bc:	ldr	ip, [r0]
   1f2c0:	rsb	ip, ip, #0
   1f2c4:	b	1f290 <fputs@plt+0x1a97c>
   1f2c8:	mov	r0, r8
   1f2cc:	mvn	ip, #73	; 0x49
   1f2d0:	str	ip, [sp, #16]
   1f2d4:	bl	4ec84 <fputs@plt+0x4a370>
   1f2d8:	mov	r0, fp
   1f2dc:	ldr	r1, [sp, #80]	; 0x50
   1f2e0:	bl	46ec <munmap@plt>
   1f2e4:	ldr	ip, [sp, #16]
   1f2e8:	b	1f290 <fputs@plt+0x1a97c>
   1f2ec:	mov	r0, r8
   1f2f0:	mvn	ip, #21
   1f2f4:	str	ip, [sp, #16]
   1f2f8:	bl	4ec84 <fputs@plt+0x4a370>
   1f2fc:	ldr	ip, [sp, #16]
   1f300:	b	1f290 <fputs@plt+0x1a97c>
   1f304:	bl	453c <__stack_chk_fail@plt>
   1f308:	ldr	r0, [pc, #100]	; 1f374 <fputs@plt+0x1aa60>
   1f30c:	movw	r2, #477	; 0x1dd
   1f310:	ldr	r1, [pc, #96]	; 1f378 <fputs@plt+0x1aa64>
   1f314:	ldr	r3, [pc, #96]	; 1f37c <fputs@plt+0x1aa68>
   1f318:	add	r0, pc, r0
   1f31c:	add	r1, pc, r1
   1f320:	add	r3, pc, r3
   1f324:	bl	5ac34 <fputs@plt+0x56320>
   1f328:	ldr	r0, [pc, #80]	; 1f380 <fputs@plt+0x1aa6c>
   1f32c:	movw	r2, #479	; 0x1df
   1f330:	ldr	r1, [pc, #76]	; 1f384 <fputs@plt+0x1aa70>
   1f334:	ldr	r3, [pc, #76]	; 1f388 <fputs@plt+0x1aa74>
   1f338:	add	r0, pc, r0
   1f33c:	add	r1, pc, r1
   1f340:	add	r3, pc, r3
   1f344:	bl	5ac34 <fputs@plt+0x56320>
   1f348:	ldr	r0, [pc, #60]	; 1f38c <fputs@plt+0x1aa78>
   1f34c:	movw	r2, #478	; 0x1de
   1f350:	ldr	r1, [pc, #56]	; 1f390 <fputs@plt+0x1aa7c>
   1f354:	ldr	r3, [pc, #56]	; 1f394 <fputs@plt+0x1aa80>
   1f358:	add	r0, pc, r0
   1f35c:	add	r1, pc, r1
   1f360:	add	r3, pc, r3
   1f364:	bl	5ac34 <fputs@plt+0x56320>
   1f368:	andeq	ip, r6, r4, ror #20
   1f36c:	andeq	r0, r0, r0, lsr r4
   1f370:	andeq	r9, r4, r4, lsr #13
   1f374:	andeq	sl, r4, r0, lsl fp
   1f378:	strdeq	r9, [r4], -r4
   1f37c:	andeq	r9, r4, r4, asr #11
   1f380:	muleq	r4, r4, r6
   1f384:	ldrdeq	r9, [r4], -r4
   1f388:	andeq	r9, r4, r4, lsr #11
   1f38c:	andeq	r9, r4, r0, ror r6
   1f390:			; <UNDEFINED> instruction: 0x000495b4
   1f394:	andeq	r9, r4, r4, lsl #11
   1f398:	push	{r4, r5, r6, r7, r8, lr}
   1f39c:	mov	r4, r0
   1f3a0:	mov	r0, r1
   1f3a4:	mov	r6, r1
   1f3a8:	bl	42a8 <strlen@plt>
   1f3ac:	mov	r5, r0
   1f3b0:	b	1f3cc <fputs@plt+0x1aab8>
   1f3b4:	bl	3f9c <strchr@plt>
   1f3b8:	cmp	r0, #0
   1f3bc:	beq	1f458 <fputs@plt+0x1ab44>
   1f3c0:	cmp	r0, r4
   1f3c4:	add	r4, r0, #1
   1f3c8:	beq	1f458 <fputs@plt+0x1ab44>
   1f3cc:	mov	r1, r6
   1f3d0:	mov	r0, r4
   1f3d4:	mov	r2, r5
   1f3d8:	bl	4770 <strncmp@plt>
   1f3dc:	mov	r1, #10
   1f3e0:	subs	r7, r0, #0
   1f3e4:	mov	r0, r4
   1f3e8:	bne	1f3b4 <fputs@plt+0x1aaa0>
   1f3ec:	adds	r8, r4, r5
   1f3f0:	beq	1f3b4 <fputs@plt+0x1aaa0>
   1f3f4:	ldr	r1, [pc, #108]	; 1f468 <fputs@plt+0x1ab54>
   1f3f8:	mov	r0, r8
   1f3fc:	add	r1, pc, r1
   1f400:	bl	46f8 <strspn@plt>
   1f404:	ldrb	r1, [r8, r0]
   1f408:	add	r0, r8, r0
   1f40c:	cmp	r1, #0
   1f410:	beq	1f450 <fputs@plt+0x1ab3c>
   1f414:	cmp	r1, #10
   1f418:	beq	1f460 <fputs@plt+0x1ab4c>
   1f41c:	cmp	r1, #13
   1f420:	mov	r1, r7
   1f424:	beq	1f450 <fputs@plt+0x1ab3c>
   1f428:	mov	r2, r0
   1f42c:	b	1f440 <fputs@plt+0x1ab2c>
   1f430:	cmp	r3, #10
   1f434:	beq	1f450 <fputs@plt+0x1ab3c>
   1f438:	cmp	r3, #13
   1f43c:	beq	1f450 <fputs@plt+0x1ab3c>
   1f440:	ldrb	r3, [r2, #1]!
   1f444:	add	r1, r1, #1
   1f448:	cmp	r3, #0
   1f44c:	bne	1f430 <fputs@plt+0x1ab1c>
   1f450:	pop	{r4, r5, r6, r7, r8, lr}
   1f454:	b	4098 <__strndup@plt>
   1f458:	mov	r0, #0
   1f45c:	pop	{r4, r5, r6, r7, r8, pc}
   1f460:	mov	r1, r7
   1f464:	b	1f450 <fputs@plt+0x1ab3c>
   1f468:	ldrdeq	r9, [r4], -r4
   1f46c:	sub	sp, sp, #8
   1f470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f474:	sub	sp, sp, #124	; 0x7c
   1f478:	add	r5, sp, #156	; 0x9c
   1f47c:	ldrb	r1, [sp, #180]	; 0xb4
   1f480:	stmib	r5, {r2, r3}
   1f484:	ldrb	ip, [sp, #165]	; 0xa5
   1f488:	cmp	r1, #0
   1f48c:	ldrb	r2, [sp, #166]	; 0xa6
   1f490:	str	r0, [sp, #116]	; 0x74
   1f494:	str	ip, [sp, #88]	; 0x58
   1f498:	str	r2, [sp, #84]	; 0x54
   1f49c:	ldrb	ip, [sp, #167]	; 0xa7
   1f4a0:	ldrb	r2, [sp, #168]	; 0xa8
   1f4a4:	ldrb	r8, [sp, #160]	; 0xa0
   1f4a8:	str	ip, [sp, #80]	; 0x50
   1f4ac:	str	r2, [sp, #92]	; 0x5c
   1f4b0:	ldrb	ip, [sp, #169]	; 0xa9
   1f4b4:	ldrb	r2, [sp, #170]	; 0xaa
   1f4b8:	ldrb	r9, [sp, #161]	; 0xa1
   1f4bc:	str	ip, [sp, #96]	; 0x60
   1f4c0:	str	r2, [sp, #100]	; 0x64
   1f4c4:	ldrb	ip, [sp, #171]	; 0xab
   1f4c8:	ldrb	r2, [sp, #172]	; 0xac
   1f4cc:	ldrb	r7, [sp, #162]	; 0xa2
   1f4d0:	str	ip, [sp, #104]	; 0x68
   1f4d4:	ldrb	r6, [sp, #163]	; 0xa3
   1f4d8:	ldrb	r5, [sp, #164]	; 0xa4
   1f4dc:	ldr	fp, [sp, #176]	; 0xb0
   1f4e0:	str	r2, [sp, #108]	; 0x6c
   1f4e4:	ldrb	sl, [sp, #173]	; 0xad
   1f4e8:	ldrb	ip, [sp, #174]	; 0xae
   1f4ec:	ldrb	r4, [sp, #175]	; 0xaf
   1f4f0:	beq	1f5dc <fputs@plt+0x1acc8>
   1f4f4:	ldr	r1, [pc, #384]	; 1f67c <fputs@plt+0x1ad68>
   1f4f8:	mov	r0, fp
   1f4fc:	str	ip, [sp, #76]	; 0x4c
   1f500:	add	r1, pc, r1
   1f504:	bl	1f398 <fputs@plt+0x1aa84>
   1f508:	ldr	r1, [pc, #368]	; 1f680 <fputs@plt+0x1ad6c>
   1f50c:	add	r1, pc, r1
   1f510:	str	r0, [sp, #112]	; 0x70
   1f514:	mov	r0, fp
   1f518:	bl	1f398 <fputs@plt+0x1aa84>
   1f51c:	str	r5, [sp, #12]
   1f520:	ldr	r5, [sp, #88]	; 0x58
   1f524:	mov	r1, #1
   1f528:	ldr	r3, [sp, #112]	; 0x70
   1f52c:	ldr	lr, [pc, #336]	; 1f684 <fputs@plt+0x1ad70>
   1f530:	str	r5, [sp, #16]
   1f534:	ldr	r5, [sp, #84]	; 0x54
   1f538:	add	lr, pc, lr
   1f53c:	ldr	r2, [pc, #324]	; 1f688 <fputs@plt+0x1ad74>
   1f540:	ldr	ip, [sp, #76]	; 0x4c
   1f544:	str	r5, [sp, #20]
   1f548:	add	r2, pc, r2
   1f54c:	ldr	r5, [sp, #80]	; 0x50
   1f550:	str	r9, [sp]
   1f554:	str	r7, [sp, #4]
   1f558:	str	r5, [sp, #24]
   1f55c:	ldr	r5, [sp, #92]	; 0x5c
   1f560:	str	r6, [sp, #8]
   1f564:	str	sl, [sp, #48]	; 0x30
   1f568:	str	r5, [sp, #28]
   1f56c:	ldr	r5, [sp, #96]	; 0x60
   1f570:	str	ip, [sp, #52]	; 0x34
   1f574:	str	r4, [sp, #56]	; 0x38
   1f578:	str	r5, [sp, #32]
   1f57c:	ldr	r5, [sp, #100]	; 0x64
   1f580:	str	r5, [sp, #36]	; 0x24
   1f584:	ldr	r5, [sp, #104]	; 0x68
   1f588:	str	r5, [sp, #40]	; 0x28
   1f58c:	ldr	r5, [sp, #108]	; 0x6c
   1f590:	subs	fp, r0, #0
   1f594:	str	r5, [sp, #44]	; 0x2c
   1f598:	ldr	r0, [sp, #116]	; 0x74
   1f59c:	movne	lr, fp
   1f5a0:	cmp	r3, #0
   1f5a4:	str	lr, [sp, #60]	; 0x3c
   1f5a8:	mov	r3, r8
   1f5ac:	ldrne	r2, [sp, #112]	; 0x70
   1f5b0:	str	r2, [sp, #64]	; 0x40
   1f5b4:	ldr	r2, [pc, #208]	; 1f68c <fputs@plt+0x1ad78>
   1f5b8:	add	r2, pc, r2
   1f5bc:	bl	456c <__fprintf_chk@plt>
   1f5c0:	mov	r0, fp
   1f5c4:	bl	4140 <free@plt>
   1f5c8:	ldr	r0, [sp, #112]	; 0x70
   1f5cc:	add	sp, sp, #124	; 0x7c
   1f5d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f5d4:	add	sp, sp, #8
   1f5d8:	b	4140 <free@plt>
   1f5dc:	ldr	r2, [sp, #88]	; 0x58
   1f5e0:	mov	r3, r8
   1f5e4:	str	r5, [sp, #12]
   1f5e8:	mov	r1, #1
   1f5ec:	ldr	r5, [sp, #84]	; 0x54
   1f5f0:	str	r2, [sp, #16]
   1f5f4:	ldr	r2, [sp, #80]	; 0x50
   1f5f8:	str	r5, [sp, #20]
   1f5fc:	ldr	r5, [sp, #92]	; 0x5c
   1f600:	str	r2, [sp, #24]
   1f604:	ldr	r2, [sp, #96]	; 0x60
   1f608:	str	r5, [sp, #28]
   1f60c:	ldr	r5, [sp, #100]	; 0x64
   1f610:	str	r2, [sp, #32]
   1f614:	ldr	r2, [sp, #104]	; 0x68
   1f618:	str	r5, [sp, #36]	; 0x24
   1f61c:	ldr	r5, [sp, #108]	; 0x6c
   1f620:	str	r2, [sp, #40]	; 0x28
   1f624:	ldr	r2, [pc, #100]	; 1f690 <fputs@plt+0x1ad7c>
   1f628:	str	r9, [sp]
   1f62c:	str	r7, [sp, #4]
   1f630:	add	r2, pc, r2
   1f634:	str	r6, [sp, #8]
   1f638:	str	r5, [sp, #44]	; 0x2c
   1f63c:	str	sl, [sp, #48]	; 0x30
   1f640:	str	ip, [sp, #52]	; 0x34
   1f644:	str	r4, [sp, #56]	; 0x38
   1f648:	str	fp, [sp, #60]	; 0x3c
   1f64c:	bl	456c <__fprintf_chk@plt>
   1f650:	add	sp, sp, #124	; 0x7c
   1f654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f658:	add	sp, sp, #8
   1f65c:	bx	lr
   1f660:	mov	r4, r0
   1f664:	mov	r0, fp
   1f668:	bl	4140 <free@plt>
   1f66c:	ldr	r0, [sp, #112]	; 0x70
   1f670:	bl	4140 <free@plt>
   1f674:	mov	r0, r4
   1f678:	bl	4818 <_Unwind_Resume@plt>
   1f67c:	ldrdeq	r9, [r4], -ip
   1f680:	ldrdeq	r9, [r4], -ip
   1f684:	andeq	r9, r4, r0, lsr #9
   1f688:	muleq	r4, r0, r4
   1f68c:	andeq	r9, r4, ip, lsr r4
   1f690:	andeq	r9, r4, r0, lsl r4
   1f694:	sub	sp, sp, #8
   1f698:	mov	ip, #0
   1f69c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f6a0:	sub	sp, sp, #76	; 0x4c
   1f6a4:	ldr	lr, [pc, #528]	; 1f8bc <fputs@plt+0x1afa8>
   1f6a8:	add	r1, sp, #104	; 0x68
   1f6ac:	ldr	r6, [pc, #524]	; 1f8c0 <fputs@plt+0x1afac>
   1f6b0:	mov	r4, r0
   1f6b4:	add	lr, pc, lr
   1f6b8:	stm	r1, {r2, r3}
   1f6bc:	ldm	r1, {r0, r1, r2, r3}
   1f6c0:	add	r5, sp, #8
   1f6c4:	ldr	r6, [lr, r6]
   1f6c8:	str	ip, [sp, #24]
   1f6cc:	str	ip, [sp, #28]
   1f6d0:	ldr	lr, [r6]
   1f6d4:	stm	r5, {r0, r1, r2, r3}
   1f6d8:	mov	r1, ip
   1f6dc:	mov	r0, #5
   1f6e0:	str	lr, [sp, #68]	; 0x44
   1f6e4:	str	ip, [sp, #32]
   1f6e8:	str	ip, [sp, #36]	; 0x24
   1f6ec:	str	ip, [sp, #40]	; 0x28
   1f6f0:	str	ip, [sp, #44]	; 0x2c
   1f6f4:	str	ip, [sp, #48]	; 0x30
   1f6f8:	str	ip, [sp, #52]	; 0x34
   1f6fc:	str	ip, [sp, #56]	; 0x38
   1f700:	str	ip, [sp, #60]	; 0x3c
   1f704:	bl	42fc <setlocale@plt>
   1f708:	subs	r7, r0, #0
   1f70c:	beq	1f730 <fputs@plt+0x1ae1c>
   1f710:	ldrb	r3, [r7]
   1f714:	cmp	r3, #0
   1f718:	beq	1f730 <fputs@plt+0x1ae1c>
   1f71c:	cmp	r3, #67	; 0x43
   1f720:	bne	1f7c0 <fputs@plt+0x1aeac>
   1f724:	ldrb	r3, [r7, #1]
   1f728:	cmp	r3, #0
   1f72c:	bne	1f7c0 <fputs@plt+0x1aeac>
   1f730:	ldr	r1, [r4, #16]
   1f734:	mov	r0, r5
   1f738:	ldr	lr, [pc, #388]	; 1f8c4 <fputs@plt+0x1afb0>
   1f73c:	mov	ip, #0
   1f740:	ldr	r2, [r4, #24]
   1f744:	add	r1, r4, r1
   1f748:	ldr	r3, [r4, #32]
   1f74c:	add	lr, pc, lr
   1f750:	str	lr, [sp]
   1f754:	str	ip, [sp, #24]
   1f758:	str	ip, [sp, #28]
   1f75c:	str	ip, [sp, #32]
   1f760:	str	ip, [sp, #36]	; 0x24
   1f764:	str	ip, [sp, #40]	; 0x28
   1f768:	str	ip, [sp, #44]	; 0x2c
   1f76c:	str	ip, [sp, #48]	; 0x30
   1f770:	str	ip, [sp, #52]	; 0x34
   1f774:	bl	41d0 <bsearch@plt>
   1f778:	subs	r7, r0, #0
   1f77c:	moveq	r0, r7
   1f780:	beq	1f7a0 <fputs@plt+0x1ae8c>
   1f784:	ldr	r1, [r7, #48]	; 0x30
   1f788:	ldr	r3, [r4, #16]
   1f78c:	ldr	r2, [r4, #32]
   1f790:	ldr	r0, [r4, #24]
   1f794:	add	r3, r1, r3
   1f798:	mla	r0, r0, r2, r3
   1f79c:	add	r0, r4, r0
   1f7a0:	ldr	r2, [sp, #68]	; 0x44
   1f7a4:	ldr	r3, [r6]
   1f7a8:	cmp	r2, r3
   1f7ac:	bne	1f8b8 <fputs@plt+0x1afa4>
   1f7b0:	add	sp, sp, #76	; 0x4c
   1f7b4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   1f7b8:	add	sp, sp, #8
   1f7bc:	bx	lr
   1f7c0:	ldr	r1, [pc, #256]	; 1f8c8 <fputs@plt+0x1afb4>
   1f7c4:	mov	r0, r7
   1f7c8:	add	r1, pc, r1
   1f7cc:	bl	489c <strcmp@plt>
   1f7d0:	cmp	r0, #0
   1f7d4:	beq	1f730 <fputs@plt+0x1ae1c>
   1f7d8:	add	r8, sp, #24
   1f7dc:	mov	r1, r7
   1f7e0:	mov	r2, #32
   1f7e4:	mov	r0, r8
   1f7e8:	bl	3f3c <strncpy@plt>
   1f7ec:	ldrb	r1, [sp, #24]
   1f7f0:	cmp	r1, #0
   1f7f4:	beq	1f834 <fputs@plt+0x1af20>
   1f7f8:	cmp	r1, #46	; 0x2e
   1f7fc:	beq	1f8b0 <fputs@plt+0x1af9c>
   1f800:	cmp	r1, #64	; 0x40
   1f804:	beq	1f8b0 <fputs@plt+0x1af9c>
   1f808:	mov	r2, r8
   1f80c:	mov	r1, #0
   1f810:	b	1f824 <fputs@plt+0x1af10>
   1f814:	cmp	r3, #46	; 0x2e
   1f818:	beq	1f834 <fputs@plt+0x1af20>
   1f81c:	cmp	r3, #64	; 0x40
   1f820:	beq	1f834 <fputs@plt+0x1af20>
   1f824:	ldrb	r3, [r2, #1]!
   1f828:	add	r1, r1, #1
   1f82c:	cmp	r3, #0
   1f830:	bne	1f814 <fputs@plt+0x1af00>
   1f834:	add	r3, sp, #72	; 0x48
   1f838:	ldr	r9, [pc, #140]	; 1f8cc <fputs@plt+0x1afb8>
   1f83c:	add	ip, r3, r1
   1f840:	ldr	r1, [r4, #16]
   1f844:	ldr	r2, [r4, #24]
   1f848:	mov	lr, #0
   1f84c:	ldr	r3, [r4, #32]
   1f850:	mov	r0, r5
   1f854:	strb	lr, [ip, #-48]	; 0xffffffd0
   1f858:	add	r9, pc, r9
   1f85c:	add	r1, r4, r1
   1f860:	str	r9, [sp]
   1f864:	bl	41d0 <bsearch@plt>
   1f868:	subs	r7, r0, #0
   1f86c:	bne	1f784 <fputs@plt+0x1ae70>
   1f870:	mov	r0, r8
   1f874:	mov	r1, #95	; 0x5f
   1f878:	bl	3f9c <strchr@plt>
   1f87c:	cmp	r0, #0
   1f880:	beq	1f730 <fputs@plt+0x1ae1c>
   1f884:	strb	r7, [r0]
   1f888:	mov	r0, r5
   1f88c:	ldr	r1, [r4, #16]
   1f890:	ldr	r2, [r4, #24]
   1f894:	ldr	r3, [r4, #32]
   1f898:	add	r1, r4, r1
   1f89c:	str	r9, [sp]
   1f8a0:	bl	41d0 <bsearch@plt>
   1f8a4:	subs	r7, r0, #0
   1f8a8:	bne	1f784 <fputs@plt+0x1ae70>
   1f8ac:	b	1f730 <fputs@plt+0x1ae1c>
   1f8b0:	mov	r1, #0
   1f8b4:	b	1f834 <fputs@plt+0x1af20>
   1f8b8:	bl	453c <__stack_chk_fail@plt>
   1f8bc:	ldrdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   1f8c0:	andeq	r0, r0, r0, lsr r4
   1f8c4:			; <UNDEFINED> instruction: 0xfffff594
   1f8c8:	andeq	r9, r4, r0, asr #5
   1f8cc:			; <UNDEFINED> instruction: 0xfffff488
   1f8d0:	push	{r4, r5, r6, lr}
   1f8d4:	mov	r6, r1
   1f8d8:	ldr	r1, [pc, #168]	; 1f988 <fputs@plt+0x1b074>
   1f8dc:	mov	r5, r0
   1f8e0:	add	r1, pc, r1
   1f8e4:	bl	4e988 <fputs@plt+0x4a074>
   1f8e8:	subs	r4, r0, #0
   1f8ec:	beq	1f94c <fputs@plt+0x1b038>
   1f8f0:	sub	r3, r4, #1
   1f8f4:	cmp	r5, r3
   1f8f8:	bcs	1f940 <fputs@plt+0x1b02c>
   1f8fc:	ldrb	r2, [r4, #-1]
   1f900:	cmp	r2, #46	; 0x2e
   1f904:	beq	1f954 <fputs@plt+0x1b040>
   1f908:	cmp	r2, #47	; 0x2f
   1f90c:	bne	1f930 <fputs@plt+0x1b01c>
   1f910:	b	1f94c <fputs@plt+0x1b038>
   1f914:	ldrb	r2, [r3]
   1f918:	cmp	r2, #46	; 0x2e
   1f91c:	beq	1f954 <fputs@plt+0x1b040>
   1f920:	cmp	r2, #47	; 0x2f
   1f924:	beq	1f94c <fputs@plt+0x1b038>
   1f928:	cmp	ip, #31
   1f92c:	bgt	1f94c <fputs@plt+0x1b038>
   1f930:	sub	r3, r3, #1
   1f934:	cmp	r3, r5
   1f938:	rsb	ip, r3, r4
   1f93c:	bne	1f914 <fputs@plt+0x1b000>
   1f940:	ldrb	r2, [r3]
   1f944:	cmp	r2, #46	; 0x2e
   1f948:	beq	1f954 <fputs@plt+0x1b040>
   1f94c:	mov	r0, #0
   1f950:	pop	{r4, r5, r6, pc}
   1f954:	add	r0, r3, #1
   1f958:	cmp	r4, r0
   1f95c:	bls	1f94c <fputs@plt+0x1b038>
   1f960:	rsb	r1, r3, r4
   1f964:	sub	r1, r1, #1
   1f968:	bl	4098 <__strndup@plt>
   1f96c:	cmp	r0, #0
   1f970:	beq	1f980 <fputs@plt+0x1b06c>
   1f974:	str	r0, [r6]
   1f978:	mov	r0, #1
   1f97c:	pop	{r4, r5, r6, pc}
   1f980:	mvn	r0, #11
   1f984:	pop	{r4, r5, r6, pc}
   1f988:			; <UNDEFINED> instruction: 0x000491b0
   1f98c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f990:	sub	sp, sp, #2160	; 0x870
   1f994:	sub	sp, sp, #12
   1f998:	ldr	r3, [pc, #2148]	; 20204 <fputs@plt+0x1b8f0>
   1f99c:	cmp	r0, #0
   1f9a0:	str	r0, [sp, #44]	; 0x2c
   1f9a4:	add	r3, pc, r3
   1f9a8:	ldr	r0, [pc, #2136]	; 20208 <fputs@plt+0x1b8f4>
   1f9ac:	str	r2, [sp, #24]
   1f9b0:	mov	r2, #0
   1f9b4:	str	r1, [sp, #36]	; 0x24
   1f9b8:	ldr	r0, [r3, r0]
   1f9bc:	str	r2, [sp, #76]	; 0x4c
   1f9c0:	ldr	r3, [r0]
   1f9c4:	str	r0, [sp, #32]
   1f9c8:	str	r3, [sp, #2164]	; 0x874
   1f9cc:	beq	20138 <fputs@plt+0x1b824>
   1f9d0:	ldr	r4, [sp, #36]	; 0x24
   1f9d4:	cmp	r4, #0
   1f9d8:	beq	20118 <fputs@plt+0x1b804>
   1f9dc:	ldr	r4, [sp, #24]
   1f9e0:	cmp	r4, #0
   1f9e4:	beq	200f8 <fputs@plt+0x1b7e4>
   1f9e8:	ldr	r1, [pc, #2076]	; 2020c <fputs@plt+0x1b8f8>
   1f9ec:	ldr	r0, [sp, #24]
   1f9f0:	add	r1, pc, r1
   1f9f4:	bl	4314 <fopen64@plt>
   1f9f8:	subs	r6, r0, #0
   1f9fc:	beq	1fc88 <fputs@plt+0x1b374>
   1fa00:	add	r4, sp, #88	; 0x58
   1fa04:	ldr	r0, [sp, #24]
   1fa08:	sub	r1, r4, #12
   1fa0c:	str	r4, [sp, #40]	; 0x28
   1fa10:	bl	1f8d0 <fputs@plt+0x1afbc>
   1fa14:	cmp	r0, #0
   1fa18:	blt	1fdd4 <fputs@plt+0x1b4c0>
   1fa1c:	cmp	r0, #1
   1fa20:	beq	1fcb0 <fputs@plt+0x1b39c>
   1fa24:	ldr	r8, [pc, #2020]	; 20210 <fputs@plt+0x1b8fc>
   1fa28:	mov	r4, #0
   1fa2c:	mov	r9, r4
   1fa30:	str	r4, [sp, #20]
   1fa34:	str	r4, [sp, #28]
   1fa38:	mov	r5, r4
   1fa3c:	ldr	ip, [pc, #2000]	; 20214 <fputs@plt+0x1b900>
   1fa40:	add	r4, sp, #120	; 0x78
   1fa44:	ldr	lr, [pc, #1996]	; 20218 <fputs@plt+0x1b904>
   1fa48:	add	r8, pc, r8
   1fa4c:	str	r4, [sp, #48]	; 0x30
   1fa50:	add	r4, sp, #116	; 0x74
   1fa54:	ldr	r1, [pc, #1984]	; 2021c <fputs@plt+0x1b908>
   1fa58:	mov	r7, #1
   1fa5c:	ldr	r2, [pc, #1980]	; 20220 <fputs@plt+0x1b90c>
   1fa60:	add	ip, pc, ip
   1fa64:	ldr	r3, [pc, #1976]	; 20224 <fputs@plt+0x1b910>
   1fa68:	add	lr, pc, lr
   1fa6c:	add	r1, pc, r1
   1fa70:	add	r2, pc, r2
   1fa74:	add	r3, pc, r3
   1fa78:	str	ip, [sp, #52]	; 0x34
   1fa7c:	str	lr, [sp, #56]	; 0x38
   1fa80:	str	r1, [sp, #60]	; 0x3c
   1fa84:	str	r2, [sp, #64]	; 0x40
   1fa88:	str	r3, [sp, #68]	; 0x44
   1fa8c:	mov	r0, r4
   1fa90:	mov	r1, #2048	; 0x800
   1fa94:	mov	r2, r6
   1fa98:	bl	3f54 <fgets@plt>
   1fa9c:	cmp	r0, #0
   1faa0:	beq	1fbc8 <fputs@plt+0x1b2b4>
   1faa4:	mov	r0, r4
   1faa8:	add	r5, r5, #1
   1faac:	bl	4f598 <fputs@plt+0x4ac84>
   1fab0:	ldrb	sl, [sp, #116]	; 0x74
   1fab4:	cmp	sl, #0
   1fab8:	beq	1fb90 <fputs@plt+0x1b27c>
   1fabc:	mov	r0, r8
   1fac0:	mov	r1, sl
   1fac4:	bl	3f9c <strchr@plt>
   1fac8:	cmp	r0, #0
   1facc:	bne	1fa8c <fputs@plt+0x1b178>
   1fad0:	cmp	r7, #0
   1fad4:	beq	1faf0 <fputs@plt+0x1b1dc>
   1fad8:	mov	r0, r4
   1fadc:	bl	42a8 <strlen@plt>
   1fae0:	cmp	r0, #34	; 0x22
   1fae4:	bls	1faf0 <fputs@plt+0x1b1dc>
   1fae8:	cmp	sl, #45	; 0x2d
   1faec:	beq	1fd00 <fputs@plt+0x1b3ec>
   1faf0:	ldr	r2, [sp, #28]
   1faf4:	cmp	r2, #0
   1faf8:	beq	1fea4 <fputs@plt+0x1b590>
   1fafc:	cmp	r9, #0
   1fb00:	moveq	sl, r9
   1fb04:	beq	1fb14 <fputs@plt+0x1b200>
   1fb08:	mov	r0, r9
   1fb0c:	bl	42a8 <strlen@plt>
   1fb10:	mov	sl, r0
   1fb14:	mov	r0, r4
   1fb18:	bl	42a8 <strlen@plt>
   1fb1c:	add	r1, r7, #2
   1fb20:	add	r1, r1, sl
   1fb24:	mov	r3, r0
   1fb28:	mov	r0, r9
   1fb2c:	add	r1, r1, r3
   1fb30:	str	r3, [sp, #16]
   1fb34:	bl	47a0 <realloc@plt>
   1fb38:	ldr	r3, [sp, #16]
   1fb3c:	subs	fp, r0, #0
   1fb40:	beq	1febc <fputs@plt+0x1b5a8>
   1fb44:	cmp	r7, #0
   1fb48:	beq	1fb98 <fputs@plt+0x1b284>
   1fb4c:	add	r0, sl, #1
   1fb50:	mov	r2, r3
   1fb54:	mov	r7, #10
   1fb58:	add	r0, fp, r0
   1fb5c:	strb	r7, [fp, sl]
   1fb60:	mov	r1, r4
   1fb64:	str	r3, [sp, #16]
   1fb68:	bl	42f0 <memcpy@plt>
   1fb6c:	ldr	r3, [sp, #16]
   1fb70:	mov	r2, #0
   1fb74:	add	r3, r3, sl
   1fb78:	add	r3, fp, r3
   1fb7c:	strb	r7, [r3, #1]
   1fb80:	strb	r2, [r3, #2]
   1fb84:	mov	r9, fp
   1fb88:	mov	r7, #0
   1fb8c:	b	1fa8c <fputs@plt+0x1b178>
   1fb90:	mov	r7, #1
   1fb94:	b	1fa8c <fputs@plt+0x1b178>
   1fb98:	mov	r2, r3
   1fb9c:	mov	r1, r4
   1fba0:	add	r0, fp, sl
   1fba4:	str	r3, [sp, #16]
   1fba8:	bl	42f0 <memcpy@plt>
   1fbac:	ldr	r3, [sp, #16]
   1fbb0:	mov	r2, fp
   1fbb4:	mov	r1, #10
   1fbb8:	add	r3, r3, sl
   1fbbc:	strb	r1, [r2, r3]!
   1fbc0:	strb	r7, [r2, #1]
   1fbc4:	b	1fb84 <fputs@plt+0x1b270>
   1fbc8:	mov	r0, r6
   1fbcc:	bl	4350 <feof@plt>
   1fbd0:	cmp	r0, #0
   1fbd4:	bne	1fc3c <fputs@plt+0x1b328>
   1fbd8:	bl	48cc <__errno_location@plt>
   1fbdc:	mov	r5, r0
   1fbe0:	ldr	r4, [r0]
   1fbe4:	bl	5b610 <fputs@plt+0x56cfc>
   1fbe8:	cmp	r0, #2
   1fbec:	bgt	1fe64 <fputs@plt+0x1b550>
   1fbf0:	ldr	fp, [sp, #76]	; 0x4c
   1fbf4:	rsb	r4, r4, #0
   1fbf8:	ldr	r0, [sp, #20]
   1fbfc:	bl	4140 <free@plt>
   1fc00:	mov	r0, fp
   1fc04:	bl	4140 <free@plt>
   1fc08:	mov	r0, r9
   1fc0c:	bl	4140 <free@plt>
   1fc10:	mov	r0, r6
   1fc14:	bl	3f48 <fclose@plt>
   1fc18:	mov	r0, r4
   1fc1c:	ldr	r4, [sp, #32]
   1fc20:	ldr	r2, [sp, #2164]	; 0x874
   1fc24:	ldr	r3, [r4]
   1fc28:	cmp	r2, r3
   1fc2c:	bne	20188 <fputs@plt+0x1b874>
   1fc30:	add	sp, sp, #2160	; 0x870
   1fc34:	add	sp, sp, #12
   1fc38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc3c:	ldr	r4, [sp, #28]
   1fc40:	cmp	r4, #0
   1fc44:	beq	1fdc8 <fputs@plt+0x1b4b4>
   1fc48:	ldr	r4, [sp, #20]
   1fc4c:	cmp	r4, #0
   1fc50:	ldr	r4, [sp, #40]	; 0x28
   1fc54:	ldreq	r3, [sp, #76]	; 0x4c
   1fc58:	ldm	r4, {r0, r1}
   1fc5c:	ldrne	r3, [sp, #20]
   1fc60:	str	r9, [sp, #12]
   1fc64:	stm	sp, {r0, r1}
   1fc68:	str	r3, [sp, #8]
   1fc6c:	ldr	r0, [sp, #44]	; 0x2c
   1fc70:	ldr	r1, [sp, #36]	; 0x24
   1fc74:	ldmdb	r4, {r2, r3}
   1fc78:	bl	1edcc <fputs@plt+0x1a4b8>
   1fc7c:	and	r4, r0, r0, asr #31
   1fc80:	ldr	fp, [sp, #76]	; 0x4c
   1fc84:	b	1fbf8 <fputs@plt+0x1b2e4>
   1fc88:	bl	48cc <__errno_location@plt>
   1fc8c:	ldr	r4, [r0]
   1fc90:	bl	5b610 <fputs@plt+0x56cfc>
   1fc94:	cmp	r0, #2
   1fc98:	bgt	1fe24 <fputs@plt+0x1b510>
   1fc9c:	cmp	r4, #0
   1fca0:	rsbgt	r4, r4, #0
   1fca4:	ldr	r0, [sp, #76]	; 0x4c
   1fca8:	bl	4140 <free@plt>
   1fcac:	b	1fc18 <fputs@plt+0x1b304>
   1fcb0:	bl	5b610 <fputs@plt+0x56cfc>
   1fcb4:	cmp	r0, #6
   1fcb8:	ble	1fa24 <fputs@plt+0x1b110>
   1fcbc:	ldr	r2, [sp, #76]	; 0x4c
   1fcc0:	mov	r0, #7
   1fcc4:	ldr	r4, [sp, #24]
   1fcc8:	mov	r1, #0
   1fccc:	ldr	lr, [pc, #1364]	; 20228 <fputs@plt+0x1b914>
   1fcd0:	mov	r3, #218	; 0xda
   1fcd4:	ldr	ip, [pc, #1360]	; 2022c <fputs@plt+0x1b918>
   1fcd8:	str	r2, [sp, #12]
   1fcdc:	add	lr, pc, lr
   1fce0:	ldr	r2, [pc, #1352]	; 20230 <fputs@plt+0x1b91c>
   1fce4:	add	ip, pc, ip
   1fce8:	str	r4, [sp, #8]
   1fcec:	str	lr, [sp]
   1fcf0:	add	r2, pc, r2
   1fcf4:	str	ip, [sp, #4]
   1fcf8:	bl	5ae90 <fputs@plt+0x5657c>
   1fcfc:	b	1fa24 <fputs@plt+0x1b110>
   1fd00:	ldrb	r3, [sp, #117]	; 0x75
   1fd04:	cmp	r3, #45	; 0x2d
   1fd08:	bne	1faf0 <fputs@plt+0x1b1dc>
   1fd0c:	ldrb	r3, [sp, #118]	; 0x76
   1fd10:	cmp	r3, #32
   1fd14:	bne	1faf0 <fputs@plt+0x1b1dc>
   1fd18:	ldrb	fp, [sp, #151]	; 0x97
   1fd1c:	ands	r3, fp, #223	; 0xdf
   1fd20:	bne	1faf0 <fputs@plt+0x1b1dc>
   1fd24:	add	sl, sp, #96	; 0x60
   1fd28:	add	r0, sp, #119	; 0x77
   1fd2c:	strb	r3, [sp, #151]	; 0x97
   1fd30:	mov	r1, sl
   1fd34:	bl	49f0c <fputs@plt+0x455f8>
   1fd38:	cmp	r0, #0
   1fd3c:	blt	1faf0 <fputs@plt+0x1b1dc>
   1fd40:	ldr	lr, [sp, #28]
   1fd44:	cmp	lr, #0
   1fd48:	beq	1fd98 <fputs@plt+0x1b484>
   1fd4c:	ldr	r1, [sp, #20]
   1fd50:	ldr	r2, [sp, #40]	; 0x28
   1fd54:	cmp	r1, #0
   1fd58:	ldm	r2, {r0, r1}
   1fd5c:	ldreq	r3, [sp, #76]	; 0x4c
   1fd60:	ldrne	r3, [sp, #20]
   1fd64:	stm	sp, {r0, r1}
   1fd68:	str	r9, [sp, #12]
   1fd6c:	str	r3, [sp, #8]
   1fd70:	ldr	r0, [sp, #44]	; 0x2c
   1fd74:	ldmdb	r2, {r2, r3}
   1fd78:	ldr	r1, [sp, #36]	; 0x24
   1fd7c:	bl	1edcc <fputs@plt+0x1a4b8>
   1fd80:	cmp	r0, #0
   1fd84:	blt	1fed4 <fputs@plt+0x1b5c0>
   1fd88:	ldr	r0, [sp, #20]
   1fd8c:	mov	lr, #0
   1fd90:	str	lr, [sp, #20]
   1fd94:	bl	4140 <free@plt>
   1fd98:	cmp	fp, #0
   1fd9c:	bne	1ff90 <fputs@plt+0x1b67c>
   1fda0:	ldm	sl, {r0, r1, r2, r3}
   1fda4:	cmp	r9, #0
   1fda8:	add	ip, sp, #80	; 0x50
   1fdac:	mov	r7, #0
   1fdb0:	stm	ip, {r0, r1, r2, r3}
   1fdb4:	movne	r3, #0
   1fdb8:	mov	r1, #1
   1fdbc:	strbne	r3, [r9]
   1fdc0:	str	r1, [sp, #28]
   1fdc4:	b	1fa8c <fputs@plt+0x1b178>
   1fdc8:	ldr	fp, [sp, #76]	; 0x4c
   1fdcc:	ldr	r4, [sp, #28]
   1fdd0:	b	1fbf8 <fputs@plt+0x1b2e4>
   1fdd4:	bl	48cc <__errno_location@plt>
   1fdd8:	ldr	r4, [r0]
   1fddc:	bl	5b610 <fputs@plt+0x56cfc>
   1fde0:	cmp	r0, #2
   1fde4:	ble	1fa24 <fputs@plt+0x1b110>
   1fde8:	ldr	r2, [pc, #1092]	; 20234 <fputs@plt+0x1b920>
   1fdec:	mov	r1, r4
   1fdf0:	ldr	r4, [sp, #24]
   1fdf4:	mov	r0, #3
   1fdf8:	add	r2, pc, r2
   1fdfc:	ldr	ip, [pc, #1076]	; 20238 <fputs@plt+0x1b924>
   1fe00:	str	r2, [sp, #4]
   1fe04:	mov	r3, #216	; 0xd8
   1fe08:	ldr	r2, [pc, #1068]	; 2023c <fputs@plt+0x1b928>
   1fe0c:	add	ip, pc, ip
   1fe10:	str	r4, [sp, #8]
   1fe14:	str	ip, [sp]
   1fe18:	add	r2, pc, r2
   1fe1c:	bl	5ae90 <fputs@plt+0x5657c>
   1fe20:	b	1fa24 <fputs@plt+0x1b110>
   1fe24:	ldr	r2, [pc, #1044]	; 20240 <fputs@plt+0x1b92c>
   1fe28:	mov	r1, r4
   1fe2c:	ldr	r4, [sp, #24]
   1fe30:	mov	r0, #3
   1fe34:	add	r2, pc, r2
   1fe38:	ldr	ip, [pc, #1028]	; 20244 <fputs@plt+0x1b930>
   1fe3c:	str	r2, [sp, #4]
   1fe40:	mov	r3, #212	; 0xd4
   1fe44:	ldr	r2, [pc, #1020]	; 20248 <fputs@plt+0x1b934>
   1fe48:	add	ip, pc, ip
   1fe4c:	str	r4, [sp, #8]
   1fe50:	str	ip, [sp]
   1fe54:	add	r2, pc, r2
   1fe58:	bl	5ae90 <fputs@plt+0x5657c>
   1fe5c:	mov	r4, r0
   1fe60:	b	1fca4 <fputs@plt+0x1b390>
   1fe64:	ldr	r2, [pc, #992]	; 2024c <fputs@plt+0x1b938>
   1fe68:	mov	r1, r4
   1fe6c:	ldr	r4, [sp, #24]
   1fe70:	mov	r0, #3
   1fe74:	add	r2, pc, r2
   1fe78:	ldr	ip, [pc, #976]	; 20250 <fputs@plt+0x1b93c>
   1fe7c:	str	r2, [sp, #4]
   1fe80:	mov	r3, #229	; 0xe5
   1fe84:	ldr	r2, [pc, #968]	; 20254 <fputs@plt+0x1b940>
   1fe88:	add	ip, pc, ip
   1fe8c:	str	r4, [sp, #8]
   1fe90:	str	ip, [sp]
   1fe94:	add	r2, pc, r2
   1fe98:	bl	5ae90 <fputs@plt+0x5657c>
   1fe9c:	ldr	r4, [r5]
   1fea0:	b	1fbf0 <fputs@plt+0x1b2dc>
   1fea4:	bl	5b610 <fputs@plt+0x56cfc>
   1fea8:	cmp	r0, #2
   1feac:	bgt	1fee0 <fputs@plt+0x1b5cc>
   1feb0:	ldr	fp, [sp, #76]	; 0x4c
   1feb4:	mvn	r4, #21
   1feb8:	b	1fbf8 <fputs@plt+0x1b2e4>
   1febc:	ldr	r0, [pc, #916]	; 20258 <fputs@plt+0x1b944>
   1fec0:	movw	r1, #302	; 0x12e
   1fec4:	ldr	r2, [pc, #912]	; 2025c <fputs@plt+0x1b948>
   1fec8:	add	r0, pc, r0
   1fecc:	add	r2, pc, r2
   1fed0:	bl	5afc8 <fputs@plt+0x566b4>
   1fed4:	mov	r4, r0
   1fed8:	ldr	fp, [sp, #76]	; 0x4c
   1fedc:	b	1fbf8 <fputs@plt+0x1b2e4>
   1fee0:	ldr	r2, [pc, #888]	; 20260 <fputs@plt+0x1b94c>
   1fee4:	mov	r0, #3
   1fee8:	ldr	r4, [sp, #24]
   1feec:	mov	r1, #0
   1fef0:	add	r2, pc, r2
   1fef4:	ldr	ip, [pc, #872]	; 20264 <fputs@plt+0x1b950>
   1fef8:	str	r2, [sp, #4]
   1fefc:	mov	r3, #292	; 0x124
   1ff00:	ldr	r2, [pc, #864]	; 20268 <fputs@plt+0x1b954>
   1ff04:	add	ip, pc, ip
   1ff08:	str	r4, [sp, #8]
   1ff0c:	str	r5, [sp, #12]
   1ff10:	add	r2, pc, r2
   1ff14:	str	ip, [sp]
   1ff18:	bl	5ae90 <fputs@plt+0x5657c>
   1ff1c:	b	1feb0 <fputs@plt+0x1b59c>
   1ff20:	ldr	fp, [sp, #76]	; 0x4c
   1ff24:	mov	r4, r0
   1ff28:	ldr	r0, [sp, #20]
   1ff2c:	bl	4140 <free@plt>
   1ff30:	mov	r0, fp
   1ff34:	bl	4140 <free@plt>
   1ff38:	mov	r0, r9
   1ff3c:	bl	4140 <free@plt>
   1ff40:	cmp	r6, #0
   1ff44:	beq	1ff50 <fputs@plt+0x1b63c>
   1ff48:	mov	r0, r6
   1ff4c:	bl	3f48 <fclose@plt>
   1ff50:	mov	r0, r4
   1ff54:	bl	4818 <_Unwind_Resume@plt>
   1ff58:	mov	r4, #0
   1ff5c:	mov	r9, #0
   1ff60:	str	r4, [sp, #20]
   1ff64:	mov	r4, r0
   1ff68:	ldr	fp, [sp, #76]	; 0x4c
   1ff6c:	b	1ff28 <fputs@plt+0x1b614>
   1ff70:	b	1ff20 <fputs@plt+0x1b60c>
   1ff74:	b	1ff58 <fputs@plt+0x1b644>
   1ff78:	b	1ff20 <fputs@plt+0x1b60c>
   1ff7c:	b	1ff20 <fputs@plt+0x1b60c>
   1ff80:	b	1ff20 <fputs@plt+0x1b60c>
   1ff84:	b	1ff20 <fputs@plt+0x1b60c>
   1ff88:	b	1ff20 <fputs@plt+0x1b60c>
   1ff8c:	b	1ff20 <fputs@plt+0x1b60c>
   1ff90:	add	r0, sp, #152	; 0x98
   1ff94:	bl	4fb6c <fputs@plt+0x4b258>
   1ff98:	mov	r7, r0
   1ff9c:	bl	42a8 <strlen@plt>
   1ffa0:	ldr	fp, [sp, #76]	; 0x4c
   1ffa4:	cmp	r0, #0
   1ffa8:	bne	2001c <fputs@plt+0x1b708>
   1ffac:	bl	5b610 <fputs@plt+0x56cfc>
   1ffb0:	cmp	r0, #2
   1ffb4:	bgt	1ffd0 <fputs@plt+0x1b6bc>
   1ffb8:	mvn	r4, #21
   1ffbc:	b	1fbf8 <fputs@plt+0x1b2e4>
   1ffc0:	b	1ff58 <fputs@plt+0x1b644>
   1ffc4:	b	1ff58 <fputs@plt+0x1b644>
   1ffc8:	b	1ff58 <fputs@plt+0x1b644>
   1ffcc:	b	1ff20 <fputs@plt+0x1b60c>
   1ffd0:	ldr	r2, [pc, #660]	; 2026c <fputs@plt+0x1b958>
   1ffd4:	mov	r0, #3
   1ffd8:	ldr	r4, [sp, #24]
   1ffdc:	mov	r1, #0
   1ffe0:	add	r2, pc, r2
   1ffe4:	ldr	ip, [pc, #644]	; 20270 <fputs@plt+0x1b95c>
   1ffe8:	str	r2, [sp, #4]
   1ffec:	mov	r3, #172	; 0xac
   1fff0:	ldr	r2, [pc, #636]	; 20274 <fputs@plt+0x1b960>
   1fff4:	add	ip, pc, ip
   1fff8:	str	r4, [sp, #8]
   1fffc:	str	r5, [sp, #12]
   20000:	add	r2, pc, r2
   20004:	str	ip, [sp]
   20008:	bl	5ae90 <fputs@plt+0x5657c>
   2000c:	b	1feb0 <fputs@plt+0x1b59c>
   20010:	mov	r4, r0
   20014:	b	1ff28 <fputs@plt+0x1b614>
   20018:	b	1ff20 <fputs@plt+0x1b60c>
   2001c:	cmp	r0, #31
   20020:	bls	2007c <fputs@plt+0x1b768>
   20024:	bl	5b610 <fputs@plt+0x56cfc>
   20028:	cmp	r0, #2
   2002c:	ble	1ffb8 <fputs@plt+0x1b6a4>
   20030:	ldr	r2, [pc, #576]	; 20278 <fputs@plt+0x1b964>
   20034:	mov	r0, #3
   20038:	ldr	r4, [sp, #24]
   2003c:	mov	r1, #0
   20040:	add	r2, pc, r2
   20044:	ldr	ip, [pc, #560]	; 2027c <fputs@plt+0x1b968>
   20048:	str	r2, [sp, #4]
   2004c:	mov	r3, #176	; 0xb0
   20050:	ldr	r2, [pc, #552]	; 20280 <fputs@plt+0x1b96c>
   20054:	add	ip, pc, ip
   20058:	str	r4, [sp, #8]
   2005c:	str	r5, [sp, #12]
   20060:	add	r2, pc, r2
   20064:	str	ip, [sp]
   20068:	bl	5ae90 <fputs@plt+0x5657c>
   2006c:	b	1feb0 <fputs@plt+0x1b59c>
   20070:	b	1ff20 <fputs@plt+0x1b60c>
   20074:	b	1ff20 <fputs@plt+0x1b60c>
   20078:	b	20010 <fputs@plt+0x1b6fc>
   2007c:	cmp	fp, #0
   20080:	beq	201a8 <fputs@plt+0x1b894>
   20084:	mov	r0, r7
   20088:	mov	r1, fp
   2008c:	bl	489c <strcmp@plt>
   20090:	cmp	r0, #0
   20094:	bne	2019c <fputs@plt+0x1b888>
   20098:	bl	5b610 <fputs@plt+0x56cfc>
   2009c:	cmp	r0, #3
   200a0:	ble	1fda0 <fputs@plt+0x1b48c>
   200a4:	ldr	r2, [sp, #24]
   200a8:	mov	r0, #4
   200ac:	ldr	lr, [sp, #68]	; 0x44
   200b0:	mov	r1, #0
   200b4:	ldr	ip, [pc, #456]	; 20284 <fputs@plt+0x1b970>
   200b8:	mov	r3, #183	; 0xb7
   200bc:	str	r2, [sp, #8]
   200c0:	add	ip, pc, ip
   200c4:	str	lr, [sp]
   200c8:	ldr	r2, [sp, #64]	; 0x40
   200cc:	str	r5, [sp, #12]
   200d0:	str	ip, [sp, #4]
   200d4:	bl	5ae90 <fputs@plt+0x5657c>
   200d8:	b	1fda0 <fputs@plt+0x1b48c>
   200dc:	mov	r4, #0
   200e0:	mov	r9, #0
   200e4:	str	r4, [sp, #20]
   200e8:	mov	r6, r9
   200ec:	mov	r4, r0
   200f0:	ldr	fp, [sp, #76]	; 0x4c
   200f4:	b	1ff28 <fputs@plt+0x1b614>
   200f8:	ldr	r0, [pc, #392]	; 20288 <fputs@plt+0x1b974>
   200fc:	mov	r2, #208	; 0xd0
   20100:	ldr	r1, [pc, #388]	; 2028c <fputs@plt+0x1b978>
   20104:	ldr	r3, [pc, #388]	; 20290 <fputs@plt+0x1b97c>
   20108:	add	r0, pc, r0
   2010c:	add	r1, pc, r1
   20110:	add	r3, pc, r3
   20114:	bl	5ac34 <fputs@plt+0x56320>
   20118:	ldr	r0, [pc, #372]	; 20294 <fputs@plt+0x1b980>
   2011c:	mov	r2, #207	; 0xcf
   20120:	ldr	r1, [pc, #368]	; 20298 <fputs@plt+0x1b984>
   20124:	ldr	r3, [pc, #368]	; 2029c <fputs@plt+0x1b988>
   20128:	add	r0, pc, r0
   2012c:	add	r1, pc, r1
   20130:	add	r3, pc, r3
   20134:	bl	5ac34 <fputs@plt+0x56320>
   20138:	ldr	r0, [pc, #352]	; 202a0 <fputs@plt+0x1b98c>
   2013c:	mov	r2, #206	; 0xce
   20140:	ldr	r1, [pc, #348]	; 202a4 <fputs@plt+0x1b990>
   20144:	ldr	r3, [pc, #348]	; 202a8 <fputs@plt+0x1b994>
   20148:	add	r0, pc, r0
   2014c:	add	r1, pc, r1
   20150:	add	r3, pc, r3
   20154:	bl	5ac34 <fputs@plt+0x56320>
   20158:	ldr	r4, [sp, #24]
   2015c:	b	200e0 <fputs@plt+0x1b7cc>
   20160:	ldr	r4, [sp, #36]	; 0x24
   20164:	b	200e0 <fputs@plt+0x1b7cc>
   20168:	ldr	r4, [sp, #44]	; 0x2c
   2016c:	ldr	fp, [sp, #76]	; 0x4c
   20170:	str	r4, [sp, #20]
   20174:	mov	r4, r0
   20178:	ldr	r9, [sp, #20]
   2017c:	mov	r6, r9
   20180:	b	1ff28 <fputs@plt+0x1b614>
   20184:	b	1ff20 <fputs@plt+0x1b60c>
   20188:	bl	453c <__stack_chk_fail@plt>
   2018c:	b	1ff58 <fputs@plt+0x1b644>
   20190:	b	1ff58 <fputs@plt+0x1b644>
   20194:	b	1ff20 <fputs@plt+0x1b60c>
   20198:	b	20010 <fputs@plt+0x1b6fc>
   2019c:	bl	5b610 <fputs@plt+0x56cfc>
   201a0:	cmp	r0, #3
   201a4:	bgt	201c8 <fputs@plt+0x1b8b4>
   201a8:	mov	r0, r7
   201ac:	bl	480c <__strdup@plt>
   201b0:	cmp	r0, #0
   201b4:	str	r0, [sp, #20]
   201b8:	bne	1fda0 <fputs@plt+0x1b48c>
   201bc:	ldr	fp, [sp, #76]	; 0x4c
   201c0:	mvn	r4, #11
   201c4:	b	1fbf8 <fputs@plt+0x1b2e4>
   201c8:	ldr	r3, [sp, #56]	; 0x38
   201cc:	mov	r0, #4
   201d0:	ldr	ip, [sp, #60]	; 0x3c
   201d4:	mov	r1, #0
   201d8:	ldr	lr, [sp, #24]
   201dc:	str	r3, [sp]
   201e0:	mov	r3, #187	; 0xbb
   201e4:	str	ip, [sp, #4]
   201e8:	str	lr, [sp, #8]
   201ec:	ldr	r2, [sp, #52]	; 0x34
   201f0:	str	r5, [sp, #12]
   201f4:	bl	5ae90 <fputs@plt+0x5657c>
   201f8:	b	201a8 <fputs@plt+0x1b894>
   201fc:	b	20010 <fputs@plt+0x1b6fc>
   20200:	b	1ff20 <fputs@plt+0x1b60c>
   20204:	andeq	ip, r6, ip, ror #3
   20208:	andeq	r0, r0, r0, lsr r4
   2020c:	muleq	r5, ip, r8
   20210:	ldrdeq	r9, [r4], -r8
   20214:			; <UNDEFINED> instruction: 0x00048eb0
   20218:	andeq	r9, r4, r0, asr #8
   2021c:	andeq	r9, r4, ip, lsl r1
   20220:	andeq	r8, r4, r0, lsr #29
   20224:	andeq	r9, r4, r4, lsr r4
   20228:	andeq	r8, r4, r0, lsr #24
   2022c:	andeq	r8, r4, r4, lsl #28
   20230:	andeq	r8, r4, r0, lsr #24
   20234:	andeq	r8, r4, r0, asr #25
   20238:	strdeq	r8, [r4], -r0
   2023c:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   20240:	andeq	r8, r4, r8, ror #24
   20244:			; <UNDEFINED> instruction: 0x00048ab4
   20248:			; <UNDEFINED> instruction: 0x00048abc
   2024c:	muleq	r4, r0, ip
   20250:	andeq	r8, r4, r4, ror sl
   20254:	andeq	r8, r4, ip, ror sl
   20258:	andeq	r8, r4, r8, asr #20
   2025c:	andeq	r8, r4, r0, lsr sl
   20260:	andeq	r8, r4, r8, asr #25
   20264:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   20268:	andeq	r8, r4, r0, lsl #20
   2026c:	andeq	r8, r4, r4, asr #22
   20270:			; <UNDEFINED> instruction: 0x00048eb4
   20274:	andeq	r8, r4, r0, lsl r9
   20278:	andeq	r8, r4, r0, lsl #22
   2027c:	andeq	r8, r4, r4, asr lr
   20280:			; <UNDEFINED> instruction: 0x000488b0
   20284:	muleq	r4, ip, sl
   20288:	muleq	r4, r8, r9
   2028c:	andeq	r8, r4, r4, lsl #16
   20290:	andeq	r8, r4, r0, asr #15
   20294:	andeq	r8, r4, r0, lsl #16
   20298:	andeq	r8, r4, r4, ror #15
   2029c:	andeq	r8, r4, r0, lsr #15
   202a0:	andeq	r4, r5, r0, asr #29
   202a4:	andeq	r8, r4, r4, asr #15
   202a8:	andeq	r8, r4, r0, lsl #15
   202ac:	ldr	ip, [pc, #2724]	; 20d58 <fputs@plt+0x1c444>
   202b0:	mov	r3, #0
   202b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   202b8:	add	ip, pc, ip
   202bc:	ldr	lr, [pc, #2712]	; 20d5c <fputs@plt+0x1c448>
   202c0:	sub	sp, sp, #236	; 0xec
   202c4:	mov	r5, r1
   202c8:	mov	r4, r2
   202cc:	str	r0, [sp, #148]	; 0x94
   202d0:	ldr	lr, [ip, lr]
   202d4:	ldr	r0, [pc, #2692]	; 20d60 <fputs@plt+0x1c44c>
   202d8:	str	r3, [sp, #156]	; 0x9c
   202dc:	ldr	r3, [lr]
   202e0:	add	r0, pc, r0
   202e4:	str	lr, [sp, #140]	; 0x8c
   202e8:	str	r3, [sp, #228]	; 0xe4
   202ec:	bl	58294 <fputs@plt+0x53980>
   202f0:	mov	fp, r0
   202f4:	bl	5a3c0 <fputs@plt+0x55aac>
   202f8:	cmp	fp, #0
   202fc:	str	r0, [sp, #136]	; 0x88
   20300:	beq	2043c <fputs@plt+0x1bb28>
   20304:	ldr	r6, [sp, #136]	; 0x88
   20308:	cmp	r6, #0
   2030c:	beq	2043c <fputs@plt+0x1bb28>
   20310:	ldr	r1, [pc, #2636]	; 20d64 <fputs@plt+0x1c450>
   20314:	mov	r2, r5
   20318:	mov	r3, r4
   2031c:	add	r0, sp, #156	; 0x9c
   20320:	add	r1, pc, r1
   20324:	bl	5c5bc <fputs@plt+0x57ca8>
   20328:	subs	r8, r0, #0
   2032c:	blt	2084c <fputs@plt+0x1bf38>
   20330:	ldr	r6, [sp, #156]	; 0x9c
   20334:	cmp	r6, #0
   20338:	beq	20474 <fputs@plt+0x1bb60>
   2033c:	ldr	r5, [r6]
   20340:	cmp	r5, #0
   20344:	beq	20474 <fputs@plt+0x1bb60>
   20348:	ldr	ip, [pc, #2584]	; 20d68 <fputs@plt+0x1c454>
   2034c:	mov	r4, r6
   20350:	ldr	sl, [pc, #2580]	; 20d6c <fputs@plt+0x1c458>
   20354:	ldr	r9, [pc, #2580]	; 20d70 <fputs@plt+0x1c45c>
   20358:	add	ip, pc, ip
   2035c:	add	sl, pc, sl
   20360:	str	ip, [sp, #84]	; 0x54
   20364:	add	r9, pc, r9
   20368:	ldr	r8, [sp, #136]	; 0x88
   2036c:	b	20384 <fputs@plt+0x1ba70>
   20370:	cmp	r4, #0
   20374:	beq	20470 <fputs@plt+0x1bb5c>
   20378:	ldr	r5, [r6, #4]!
   2037c:	cmp	r5, #0
   20380:	beq	20470 <fputs@plt+0x1bb5c>
   20384:	mov	r7, r4
   20388:	bl	5b610 <fputs@plt+0x56cfc>
   2038c:	cmp	r0, #6
   20390:	ble	203b4 <fputs@plt+0x1baa0>
   20394:	str	sl, [sp]
   20398:	mov	r0, #7
   2039c:	str	r9, [sp, #4]
   203a0:	mov	r1, #0
   203a4:	str	r5, [sp, #8]
   203a8:	movw	r3, #423	; 0x1a7
   203ac:	ldr	r2, [sp, #84]	; 0x54
   203b0:	bl	5ae90 <fputs@plt+0x5657c>
   203b4:	mov	r0, fp
   203b8:	mov	r1, r8
   203bc:	ldr	r2, [r7]
   203c0:	add	r4, r4, #4
   203c4:	bl	1f98c <fputs@plt+0x1b078>
   203c8:	cmp	r0, #0
   203cc:	bge	20370 <fputs@plt+0x1ba5c>
   203d0:	mov	r8, r0
   203d4:	bl	5b610 <fputs@plt+0x56cfc>
   203d8:	cmp	r0, #2
   203dc:	bgt	20910 <fputs@plt+0x1bffc>
   203e0:	mov	r6, #0
   203e4:	str	r6, [sp, #116]	; 0x74
   203e8:	ldr	r0, [sp, #136]	; 0x88
   203ec:	bl	5a47c <fputs@plt+0x55b68>
   203f0:	ldr	r0, [sp, #116]	; 0x74
   203f4:	and	r8, r8, r8, asr #31
   203f8:	bl	4140 <free@plt>
   203fc:	cmp	fp, #0
   20400:	beq	2040c <fputs@plt+0x1baf8>
   20404:	mov	r0, fp
   20408:	bl	583cc <fputs@plt+0x53ab8>
   2040c:	ldr	r0, [sp, #156]	; 0x9c
   20410:	cmp	r0, #0
   20414:	beq	2041c <fputs@plt+0x1bb08>
   20418:	bl	59e9c <fputs@plt+0x55588>
   2041c:	ldr	r6, [sp, #140]	; 0x8c
   20420:	mov	r0, r8
   20424:	ldr	r2, [sp, #228]	; 0xe4
   20428:	ldr	r3, [r6]
   2042c:	cmp	r2, r3
   20430:	bne	20b60 <fputs@plt+0x1c24c>
   20434:	add	sp, sp, #236	; 0xec
   20438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2043c:	ldr	r0, [pc, #2352]	; 20d74 <fputs@plt+0x1c460>
   20440:	mov	r1, #412	; 0x19c
   20444:	ldr	r2, [pc, #2348]	; 20d78 <fputs@plt+0x1c464>
   20448:	add	r0, pc, r0
   2044c:	add	r2, pc, r2
   20450:	bl	5afc8 <fputs@plt+0x566b4>
   20454:	ldr	r6, [sp, #136]	; 0x88
   20458:	mov	r8, r0
   2045c:	cmp	r6, #0
   20460:	bne	203e0 <fputs@plt+0x1bacc>
   20464:	ldr	r6, [sp, #136]	; 0x88
   20468:	str	r6, [sp, #116]	; 0x74
   2046c:	b	203f0 <fputs@plt+0x1badc>
   20470:	mov	r8, r0
   20474:	mov	r0, fp
   20478:	bl	58a44 <fputs@plt+0x54130>
   2047c:	subs	r4, r0, #0
   20480:	beq	2088c <fputs@plt+0x1bf78>
   20484:	bl	5b610 <fputs@plt+0x56cfc>
   20488:	cmp	r0, #6
   2048c:	ble	204c4 <fputs@plt+0x1bbb0>
   20490:	ldr	r2, [pc, #2276]	; 20d7c <fputs@plt+0x1c468>
   20494:	mov	r0, #7
   20498:	ldr	ip, [pc, #2272]	; 20d80 <fputs@plt+0x1c46c>
   2049c:	mov	r1, #0
   204a0:	add	r2, pc, r2
   204a4:	str	r2, [sp, #4]
   204a8:	ldr	r2, [pc, #2260]	; 20d84 <fputs@plt+0x1c470>
   204ac:	add	ip, pc, ip
   204b0:	str	r4, [sp, #8]
   204b4:	mov	r3, #436	; 0x1b4
   204b8:	str	ip, [sp]
   204bc:	add	r2, pc, r2
   204c0:	bl	5ae90 <fputs@plt+0x5657c>
   204c4:	ldr	r0, [sp, #136]	; 0x88
   204c8:	bl	5a454 <fputs@plt+0x55b40>
   204cc:	mov	r0, fp
   204d0:	bl	58a44 <fputs@plt+0x54130>
   204d4:	subs	r4, r0, #0
   204d8:	bne	209ec <fputs@plt+0x1c0d8>
   204dc:	rsb	r0, r4, r4, lsl #3
   204e0:	lsl	r0, r0, #3
   204e4:	bl	4500 <malloc@plt>
   204e8:	cmp	r0, #0
   204ec:	str	r0, [sp, #116]	; 0x74
   204f0:	beq	20a00 <fputs@plt+0x1c0ec>
   204f4:	add	r6, sp, #168	; 0xa8
   204f8:	mov	r3, #0
   204fc:	mov	r2, r3
   20500:	mov	r0, fp
   20504:	mov	r1, r6
   20508:	str	r3, [sp, #172]	; 0xac
   2050c:	str	r6, [sp, #120]	; 0x78
   20510:	mvn	r3, #1
   20514:	str	r3, [sp, #168]	; 0xa8
   20518:	bl	581fc <fputs@plt+0x538e8>
   2051c:	subs	r4, r0, #0
   20520:	beq	20aec <fputs@plt+0x1c1d8>
   20524:	ldr	r6, [pc, #2140]	; 20d88 <fputs@plt+0x1c474>
   20528:	mov	r5, #0
   2052c:	mov	r9, r5
   20530:	add	r6, pc, r6
   20534:	str	r6, [sp, #124]	; 0x7c
   20538:	ldr	r6, [pc, #2124]	; 20d8c <fputs@plt+0x1c478>
   2053c:	add	r6, pc, r6
   20540:	str	r6, [sp, #128]	; 0x80
   20544:	ldr	r6, [pc, #2116]	; 20d90 <fputs@plt+0x1c47c>
   20548:	add	r6, pc, r6
   2054c:	str	r6, [sp, #132]	; 0x84
   20550:	ldr	r6, [pc, #2108]	; 20d94 <fputs@plt+0x1c480>
   20554:	add	r6, pc, r6
   20558:	str	r6, [sp, #144]	; 0x90
   2055c:	bl	5b610 <fputs@plt+0x56cfc>
   20560:	cmp	r0, #6
   20564:	ble	2066c <fputs@plt+0x1bd58>
   20568:	ldrb	ip, [r4, #4]
   2056c:	ldrb	r3, [r4, #16]
   20570:	ldrb	r6, [r4, #7]
   20574:	str	ip, [sp, #84]	; 0x54
   20578:	cmp	r3, #0
   2057c:	ldrb	ip, [r4, #8]
   20580:	ldrb	r3, [r4, #2]
   20584:	ldrb	r1, [r4]
   20588:	str	ip, [sp, #88]	; 0x58
   2058c:	ldrb	ip, [r4, #9]
   20590:	ldrb	r2, [r4, #1]
   20594:	ldrb	sl, [r4, #3]
   20598:	str	ip, [sp, #92]	; 0x5c
   2059c:	ldrb	ip, [r4, #11]
   205a0:	ldrb	r8, [r4, #5]
   205a4:	ldrb	r7, [r4, #6]
   205a8:	str	ip, [sp, #80]	; 0x50
   205ac:	ldrb	ip, [r4, #12]
   205b0:	ldrb	lr, [r4, #10]
   205b4:	ldreq	r0, [sp, #144]	; 0x90
   205b8:	str	ip, [sp, #96]	; 0x60
   205bc:	ldrb	ip, [r4, #13]
   205c0:	streq	r0, [sp, #112]	; 0x70
   205c4:	mov	r0, #7
   205c8:	str	ip, [sp, #100]	; 0x64
   205cc:	ldrb	ip, [r4, #14]
   205d0:	str	ip, [sp, #104]	; 0x68
   205d4:	ldrb	ip, [r4, #15]
   205d8:	str	r1, [sp, #8]
   205dc:	mov	r1, #0
   205e0:	str	ip, [sp, #108]	; 0x6c
   205e4:	addne	ip, r4, #16
   205e8:	strne	ip, [sp, #112]	; 0x70
   205ec:	ldr	ip, [sp, #128]	; 0x80
   205f0:	str	ip, [sp]
   205f4:	ldr	ip, [sp, #132]	; 0x84
   205f8:	str	ip, [sp, #4]
   205fc:	str	r2, [sp, #12]
   20600:	ldr	ip, [sp, #84]	; 0x54
   20604:	str	r6, [sp, #36]	; 0x24
   20608:	ldr	r6, [sp, #88]	; 0x58
   2060c:	str	ip, [sp, #24]
   20610:	ldr	ip, [sp, #92]	; 0x5c
   20614:	str	r6, [sp, #40]	; 0x28
   20618:	ldr	r6, [sp, #80]	; 0x50
   2061c:	str	ip, [sp, #44]	; 0x2c
   20620:	ldr	ip, [sp, #96]	; 0x60
   20624:	str	r6, [sp, #52]	; 0x34
   20628:	ldr	r6, [sp, #100]	; 0x64
   2062c:	str	ip, [sp, #56]	; 0x38
   20630:	ldr	ip, [sp, #104]	; 0x68
   20634:	str	r6, [sp, #60]	; 0x3c
   20638:	ldr	r6, [sp, #108]	; 0x6c
   2063c:	str	ip, [sp, #64]	; 0x40
   20640:	ldr	ip, [sp, #112]	; 0x70
   20644:	str	r3, [sp, #16]
   20648:	movw	r3, #450	; 0x1c2
   2064c:	ldr	r2, [sp, #124]	; 0x7c
   20650:	str	sl, [sp, #20]
   20654:	str	r8, [sp, #28]
   20658:	str	r7, [sp, #32]
   2065c:	str	lr, [sp, #48]	; 0x30
   20660:	str	r6, [sp, #68]	; 0x44
   20664:	str	ip, [sp, #72]	; 0x48
   20668:	bl	5ae90 <fputs@plt+0x5657c>
   2066c:	mov	lr, r4
   20670:	ldr	r6, [sp, #116]	; 0x74
   20674:	ldm	lr!, {r0, r1, r2, r3}
   20678:	add	ip, r6, r5
   2067c:	add	r9, r9, #1
   20680:	stmia	ip!, {r0, r1, r2, r3}
   20684:	ldm	lr!, {r0, r1, r2, r3}
   20688:	stmia	ip!, {r0, r1, r2, r3}
   2068c:	ldm	lr!, {r0, r1, r2, r3}
   20690:	stmia	ip!, {r0, r1, r2, r3}
   20694:	mov	r2, #0
   20698:	ldm	lr, {r0, r1}
   2069c:	stm	ip, {r0, r1}
   206a0:	mov	r0, fp
   206a4:	add	r1, sp, #168	; 0xa8
   206a8:	bl	581fc <fputs@plt+0x538e8>
   206ac:	subs	r4, r0, #0
   206b0:	add	r5, r5, #56	; 0x38
   206b4:	bne	2055c <fputs@plt+0x1bc48>
   206b8:	mov	r0, fp
   206bc:	bl	58a44 <fputs@plt+0x54130>
   206c0:	cmp	r9, r0
   206c4:	bne	20bd0 <fputs@plt+0x1c2bc>
   206c8:	cmp	r9, #0
   206cc:	beq	206e8 <fputs@plt+0x1bdd4>
   206d0:	ldr	r3, [pc, #1728]	; 20d98 <fputs@plt+0x1c484>
   206d4:	mov	r1, r9
   206d8:	ldr	r0, [sp, #116]	; 0x74
   206dc:	mov	r2, #56	; 0x38
   206e0:	add	r3, pc, r3
   206e4:	bl	3d80 <qsort@plt>
   206e8:	ldr	r0, [sp, #148]	; 0x94
   206ec:	mov	r3, #0
   206f0:	str	r3, [sp, #160]	; 0xa0
   206f4:	str	r3, [sp, #164]	; 0xa4
   206f8:	bl	50760 <fputs@plt+0x4be4c>
   206fc:	subs	r4, r0, #0
   20700:	beq	20a28 <fputs@plt+0x1c114>
   20704:	movw	r1, #509	; 0x1fd
   20708:	bl	5e6dc <fputs@plt+0x59dc8>
   2070c:	subs	r8, r0, #0
   20710:	blt	208cc <fputs@plt+0x1bfb8>
   20714:	ldr	r0, [sp, #148]	; 0x94
   20718:	add	r1, sp, #160	; 0xa0
   2071c:	add	r2, sp, #164	; 0xa4
   20720:	bl	53ed8 <fputs@plt+0x4f5c4>
   20724:	subs	r8, r0, #0
   20728:	blt	20958 <fputs@plt+0x1c044>
   2072c:	ldr	r2, [pc, #1640]	; 20d9c <fputs@plt+0x1c488>
   20730:	add	r3, sp, #220	; 0xdc
   20734:	add	r5, sp, #176	; 0xb0
   20738:	mov	ip, #0
   2073c:	add	r2, pc, r2
   20740:	str	ip, [sp, #184]	; 0xb8
   20744:	mov	r6, #56	; 0x38
   20748:	mov	r7, #0
   2074c:	ldr	r0, [r2]
   20750:	ldr	r1, [r2, #4]
   20754:	mov	r2, #40	; 0x28
   20758:	str	ip, [sp, #188]	; 0xbc
   2075c:	str	ip, [sp, #200]	; 0xc8
   20760:	stmia	r3!, {r0, r1}
   20764:	add	r1, sp, #220	; 0xdc
   20768:	mov	r3, #0
   2076c:	str	ip, [sp, #204]	; 0xcc
   20770:	ldm	r1, {r0, r1}
   20774:	strd	r2, [sp, #192]	; 0xc0
   20778:	strd	r6, [sp, #208]	; 0xd0
   2077c:	stm	r5, {r0, r1}
   20780:	mov	r0, fp
   20784:	bl	58a44 <fputs@plt+0x54130>
   20788:	str	r0, [sp, #200]	; 0xc8
   2078c:	mov	r1, #1
   20790:	mov	r0, r5
   20794:	mov	r2, #40	; 0x28
   20798:	ldr	r3, [sp, #160]	; 0xa0
   2079c:	mov	ip, #0
   207a0:	str	ip, [sp, #204]	; 0xcc
   207a4:	bl	447c <fwrite@plt>
   207a8:	cmp	r0, #40	; 0x28
   207ac:	beq	20a80 <fputs@plt+0x1c16c>
   207b0:	bl	5b610 <fputs@plt+0x56cfc>
   207b4:	cmp	r0, #2
   207b8:	bgt	20a44 <fputs@plt+0x1c130>
   207bc:	mvn	r8, #4
   207c0:	ldr	r0, [sp, #164]	; 0xa4
   207c4:	bl	42cc <unlink@plt>
   207c8:	ldr	r0, [sp, #164]	; 0xa4
   207cc:	bl	4140 <free@plt>
   207d0:	mov	r0, r4
   207d4:	bl	4140 <free@plt>
   207d8:	ldr	r0, [sp, #160]	; 0xa0
   207dc:	cmp	r0, #0
   207e0:	beq	207e8 <fputs@plt+0x1bed4>
   207e4:	bl	3f48 <fclose@plt>
   207e8:	cmp	r8, #0
   207ec:	blt	209a4 <fputs@plt+0x1c090>
   207f0:	bl	5b610 <fputs@plt+0x56cfc>
   207f4:	cmp	r0, #6
   207f8:	ble	203e8 <fputs@plt+0x1bad4>
   207fc:	ldr	r6, [sp, #148]	; 0x94
   20800:	mov	r0, #7
   20804:	ldr	ip, [pc, #1428]	; 20da0 <fputs@plt+0x1c48c>
   20808:	mov	r1, #0
   2080c:	ldr	r2, [pc, #1424]	; 20da4 <fputs@plt+0x1c490>
   20810:	movw	r3, #462	; 0x1ce
   20814:	str	r6, [sp, #8]
   20818:	add	ip, pc, ip
   2081c:	ldr	r6, [sp, #136]	; 0x88
   20820:	add	r2, pc, r2
   20824:	str	r9, [sp, #12]
   20828:	str	r2, [sp, #4]
   2082c:	str	ip, [sp]
   20830:	ldr	ip, [r6, #4]
   20834:	ldr	r2, [pc, #1388]	; 20da8 <fputs@plt+0x1c494>
   20838:	str	r8, [sp, #20]
   2083c:	add	r2, pc, r2
   20840:	str	ip, [sp, #16]
   20844:	bl	5ae90 <fputs@plt+0x5657c>
   20848:	b	203e8 <fputs@plt+0x1bad4>
   2084c:	bl	5b610 <fputs@plt+0x56cfc>
   20850:	cmp	r0, #2
   20854:	ble	203e0 <fputs@plt+0x1bacc>
   20858:	ldr	lr, [pc, #1356]	; 20dac <fputs@plt+0x1c498>
   2085c:	mov	r0, #3
   20860:	ldr	ip, [pc, #1352]	; 20db0 <fputs@plt+0x1c49c>
   20864:	mov	r1, r8
   20868:	ldr	r2, [pc, #1348]	; 20db4 <fputs@plt+0x1c4a0>
   2086c:	add	lr, pc, lr
   20870:	add	ip, pc, ip
   20874:	movw	r3, #418	; 0x1a2
   20878:	add	r2, pc, r2
   2087c:	str	lr, [sp]
   20880:	str	ip, [sp, #4]
   20884:	bl	5ae90 <fputs@plt+0x5657c>
   20888:	b	203e0 <fputs@plt+0x1bacc>
   2088c:	bl	5b610 <fputs@plt+0x56cfc>
   20890:	cmp	r0, #5
   20894:	ble	203e0 <fputs@plt+0x1bacc>
   20898:	ldr	lr, [pc, #1304]	; 20db8 <fputs@plt+0x1c4a4>
   2089c:	mov	r0, #6
   208a0:	ldr	ip, [pc, #1300]	; 20dbc <fputs@plt+0x1c4a8>
   208a4:	mov	r1, #0
   208a8:	ldr	r2, [pc, #1296]	; 20dc0 <fputs@plt+0x1c4ac>
   208ac:	add	lr, pc, lr
   208b0:	add	ip, pc, ip
   208b4:	movw	r3, #433	; 0x1b1
   208b8:	add	r2, pc, r2
   208bc:	str	lr, [sp]
   208c0:	str	ip, [sp, #4]
   208c4:	bl	5ae90 <fputs@plt+0x5657c>
   208c8:	b	203e0 <fputs@plt+0x1bacc>
   208cc:	bl	5b610 <fputs@plt+0x56cfc>
   208d0:	cmp	r0, #2
   208d4:	ble	207c8 <fputs@plt+0x1beb4>
   208d8:	ldr	r2, [pc, #1252]	; 20dc4 <fputs@plt+0x1c4b0>
   208dc:	mov	r1, r8
   208e0:	ldr	ip, [pc, #1248]	; 20dc8 <fputs@plt+0x1c4b4>
   208e4:	mov	r0, #3
   208e8:	add	r2, pc, r2
   208ec:	str	r2, [sp, #4]
   208f0:	ldr	r2, [pc, #1236]	; 20dcc <fputs@plt+0x1c4b8>
   208f4:	add	ip, pc, ip
   208f8:	str	r4, [sp, #8]
   208fc:	movw	r3, #342	; 0x156
   20900:	str	ip, [sp]
   20904:	add	r2, pc, r2
   20908:	bl	5ae90 <fputs@plt+0x5657c>
   2090c:	b	2099c <fputs@plt+0x1c088>
   20910:	rsb	r0, r8, #0
   20914:	ldr	r4, [r7]
   20918:	bl	3d8c <strerror@plt>
   2091c:	ldr	r2, [pc, #1196]	; 20dd0 <fputs@plt+0x1c4bc>
   20920:	ldr	ip, [pc, #1196]	; 20dd4 <fputs@plt+0x1c4c0>
   20924:	mov	r1, #0
   20928:	add	r2, pc, r2
   2092c:	str	r2, [sp, #4]
   20930:	ldr	r2, [pc, #1184]	; 20dd8 <fputs@plt+0x1c4c4>
   20934:	add	ip, pc, ip
   20938:	str	r4, [sp, #8]
   2093c:	movw	r3, #427	; 0x1ab
   20940:	str	ip, [sp]
   20944:	add	r2, pc, r2
   20948:	str	r0, [sp, #12]
   2094c:	mov	r0, #3
   20950:	bl	5ae90 <fputs@plt+0x5657c>
   20954:	b	203e0 <fputs@plt+0x1bacc>
   20958:	bl	5b610 <fputs@plt+0x56cfc>
   2095c:	cmp	r0, #2
   20960:	ble	207c8 <fputs@plt+0x1beb4>
   20964:	ldr	r2, [pc, #1136]	; 20ddc <fputs@plt+0x1c4c8>
   20968:	mov	r1, r8
   2096c:	ldr	r6, [sp, #148]	; 0x94
   20970:	mov	r0, #3
   20974:	add	r2, pc, r2
   20978:	ldr	ip, [pc, #1120]	; 20de0 <fputs@plt+0x1c4cc>
   2097c:	str	r2, [sp, #4]
   20980:	movw	r3, #347	; 0x15b
   20984:	ldr	r2, [pc, #1112]	; 20de4 <fputs@plt+0x1c4d0>
   20988:	add	ip, pc, ip
   2098c:	str	r6, [sp, #8]
   20990:	str	ip, [sp]
   20994:	add	r2, pc, r2
   20998:	bl	5ae90 <fputs@plt+0x5657c>
   2099c:	mov	r8, r0
   209a0:	b	207c8 <fputs@plt+0x1beb4>
   209a4:	bl	5b610 <fputs@plt+0x56cfc>
   209a8:	cmp	r0, #2
   209ac:	ble	203e8 <fputs@plt+0x1bad4>
   209b0:	ldr	r2, [pc, #1072]	; 20de8 <fputs@plt+0x1c4d4>
   209b4:	mov	r0, #3
   209b8:	ldr	r6, [sp, #148]	; 0x94
   209bc:	mov	r1, r8
   209c0:	add	r2, pc, r2
   209c4:	ldr	ip, [pc, #1056]	; 20dec <fputs@plt+0x1c4d8>
   209c8:	str	r2, [sp, #4]
   209cc:	movw	r3, #459	; 0x1cb
   209d0:	ldr	r2, [pc, #1048]	; 20df0 <fputs@plt+0x1c4dc>
   209d4:	add	ip, pc, ip
   209d8:	str	r6, [sp, #8]
   209dc:	str	ip, [sp]
   209e0:	add	r2, pc, r2
   209e4:	bl	5ae90 <fputs@plt+0x5657c>
   209e8:	b	203e8 <fputs@plt+0x1bad4>
   209ec:	mvn	r0, #0
   209f0:	mov	r1, r4
   209f4:	bl	618f8 <fputs@plt+0x5cfe4>
   209f8:	cmp	r0, #55	; 0x37
   209fc:	bhi	204dc <fputs@plt+0x1bbc8>
   20a00:	ldr	r0, [pc, #1004]	; 20df4 <fputs@plt+0x1c4e0>
   20a04:	movw	r1, #442	; 0x1ba
   20a08:	ldr	r2, [pc, #1000]	; 20df8 <fputs@plt+0x1c4e4>
   20a0c:	add	r0, pc, r0
   20a10:	add	r2, pc, r2
   20a14:	bl	5afc8 <fputs@plt+0x566b4>
   20a18:	mov	r6, #0
   20a1c:	mov	r8, r0
   20a20:	str	r6, [sp, #116]	; 0x74
   20a24:	b	203e8 <fputs@plt+0x1bad4>
   20a28:	ldr	r0, [pc, #972]	; 20dfc <fputs@plt+0x1c4e8>
   20a2c:	movw	r1, #338	; 0x152
   20a30:	ldr	r2, [pc, #968]	; 20e00 <fputs@plt+0x1c4ec>
   20a34:	add	r0, pc, r0
   20a38:	add	r2, pc, r2
   20a3c:	bl	5afc8 <fputs@plt+0x566b4>
   20a40:	b	2099c <fputs@plt+0x1c088>
   20a44:	ldr	r2, [sp, #164]	; 0xa4
   20a48:	mov	r0, #3
   20a4c:	ldr	lr, [pc, #944]	; 20e04 <fputs@plt+0x1c4f0>
   20a50:	mov	r1, #0
   20a54:	ldr	ip, [pc, #940]	; 20e08 <fputs@plt+0x1c4f4>
   20a58:	movw	r3, #359	; 0x167
   20a5c:	str	r2, [sp, #8]
   20a60:	add	lr, pc, lr
   20a64:	ldr	r2, [pc, #928]	; 20e0c <fputs@plt+0x1c4f8>
   20a68:	add	ip, pc, ip
   20a6c:	str	lr, [sp]
   20a70:	str	ip, [sp, #4]
   20a74:	add	r2, pc, r2
   20a78:	bl	5ae90 <fputs@plt+0x5657c>
   20a7c:	b	207bc <fputs@plt+0x1bea8>
   20a80:	rsb	r5, r9, r9, lsl #3
   20a84:	ldr	r0, [sp, #116]	; 0x74
   20a88:	mov	r1, #1
   20a8c:	ldr	r3, [sp, #160]	; 0xa0
   20a90:	lsl	r5, r5, #3
   20a94:	mov	r2, r5
   20a98:	bl	447c <fwrite@plt>
   20a9c:	cmp	r5, r0
   20aa0:	beq	20af4 <fputs@plt+0x1c1e0>
   20aa4:	bl	5b610 <fputs@plt+0x56cfc>
   20aa8:	cmp	r0, #2
   20aac:	ble	207bc <fputs@plt+0x1bea8>
   20ab0:	ldr	r2, [sp, #164]	; 0xa4
   20ab4:	mov	r0, #3
   20ab8:	ldr	lr, [pc, #848]	; 20e10 <fputs@plt+0x1c4fc>
   20abc:	mov	r1, #0
   20ac0:	ldr	ip, [pc, #844]	; 20e14 <fputs@plt+0x1c500>
   20ac4:	movw	r3, #365	; 0x16d
   20ac8:	str	r2, [sp, #8]
   20acc:	add	lr, pc, lr
   20ad0:	ldr	r2, [pc, #832]	; 20e18 <fputs@plt+0x1c504>
   20ad4:	add	ip, pc, ip
   20ad8:	str	lr, [sp]
   20adc:	str	ip, [sp, #4]
   20ae0:	add	r2, pc, r2
   20ae4:	bl	5ae90 <fputs@plt+0x5657c>
   20ae8:	b	207bc <fputs@plt+0x1bea8>
   20aec:	mov	r9, r4
   20af0:	b	206b8 <fputs@plt+0x1bda4>
   20af4:	ldr	r6, [sp, #136]	; 0x88
   20af8:	mov	r1, #1
   20afc:	ldr	r3, [sp, #160]	; 0xa0
   20b00:	ldr	r0, [r6]
   20b04:	ldr	r2, [r6, #4]
   20b08:	bl	447c <fwrite@plt>
   20b0c:	ldr	r3, [r6, #4]
   20b10:	cmp	r0, r3
   20b14:	beq	20c08 <fputs@plt+0x1c2f4>
   20b18:	bl	5b610 <fputs@plt+0x56cfc>
   20b1c:	cmp	r0, #2
   20b20:	ble	207bc <fputs@plt+0x1bea8>
   20b24:	ldr	r2, [sp, #164]	; 0xa4
   20b28:	mov	r0, #3
   20b2c:	ldr	lr, [pc, #744]	; 20e1c <fputs@plt+0x1c508>
   20b30:	mov	r1, #0
   20b34:	ldr	ip, [pc, #740]	; 20e20 <fputs@plt+0x1c50c>
   20b38:	movw	r3, #371	; 0x173
   20b3c:	str	r2, [sp, #8]
   20b40:	add	lr, pc, lr
   20b44:	ldr	r2, [pc, #728]	; 20e24 <fputs@plt+0x1c510>
   20b48:	add	ip, pc, ip
   20b4c:	str	lr, [sp]
   20b50:	str	ip, [sp, #4]
   20b54:	add	r2, pc, r2
   20b58:	bl	5ae90 <fputs@plt+0x5657c>
   20b5c:	b	207bc <fputs@plt+0x1bea8>
   20b60:	bl	453c <__stack_chk_fail@plt>
   20b64:	mov	r4, r0
   20b68:	mov	r6, #0
   20b6c:	str	r6, [sp, #116]	; 0x74
   20b70:	ldr	r0, [sp, #116]	; 0x74
   20b74:	bl	4140 <free@plt>
   20b78:	cmp	fp, #0
   20b7c:	beq	20b88 <fputs@plt+0x1c274>
   20b80:	mov	r0, fp
   20b84:	bl	583cc <fputs@plt+0x53ab8>
   20b88:	ldr	r0, [sp, #156]	; 0x9c
   20b8c:	cmp	r0, #0
   20b90:	beq	20b98 <fputs@plt+0x1c284>
   20b94:	bl	59e9c <fputs@plt+0x55588>
   20b98:	mov	r0, r4
   20b9c:	bl	4818 <_Unwind_Resume@plt>
   20ba0:	mov	r5, r0
   20ba4:	mov	r4, #0
   20ba8:	ldr	r0, [sp, #164]	; 0xa4
   20bac:	bl	4140 <free@plt>
   20bb0:	mov	r0, r4
   20bb4:	bl	4140 <free@plt>
   20bb8:	ldr	r0, [sp, #160]	; 0xa0
   20bbc:	cmp	r0, #0
   20bc0:	beq	20bc8 <fputs@plt+0x1c2b4>
   20bc4:	bl	3f48 <fclose@plt>
   20bc8:	mov	r4, r5
   20bcc:	b	20b70 <fputs@plt+0x1c25c>
   20bd0:	ldr	r0, [pc, #592]	; 20e28 <fputs@plt+0x1c514>
   20bd4:	movw	r2, #454	; 0x1c6
   20bd8:	ldr	r1, [pc, #588]	; 20e2c <fputs@plt+0x1c518>
   20bdc:	ldr	r3, [pc, #588]	; 20e30 <fputs@plt+0x1c51c>
   20be0:	add	r0, pc, r0
   20be4:	add	r1, pc, r1
   20be8:	add	r3, pc, r3
   20bec:	bl	5ac34 <fputs@plt+0x56320>
   20bf0:	b	20b64 <fputs@plt+0x1c250>
   20bf4:	b	20b64 <fputs@plt+0x1c250>
   20bf8:	mov	r5, r0
   20bfc:	b	20ba8 <fputs@plt+0x1c294>
   20c00:	b	20b64 <fputs@plt+0x1c250>
   20c04:	b	20b64 <fputs@plt+0x1c250>
   20c08:	ldr	r0, [sp, #160]	; 0xa0
   20c0c:	bl	423c <fflush@plt>
   20c10:	ldr	r0, [sp, #160]	; 0xa0
   20c14:	bl	4794 <ferror@plt>
   20c18:	cmp	r0, #0
   20c1c:	beq	20cc0 <fputs@plt+0x1c3ac>
   20c20:	bl	5b610 <fputs@plt+0x56cfc>
   20c24:	cmp	r0, #2
   20c28:	ble	207bc <fputs@plt+0x1bea8>
   20c2c:	ldr	r2, [sp, #164]	; 0xa4
   20c30:	mov	r0, #3
   20c34:	ldr	lr, [pc, #504]	; 20e34 <fputs@plt+0x1c520>
   20c38:	mov	r1, #0
   20c3c:	ldr	ip, [pc, #500]	; 20e38 <fputs@plt+0x1c524>
   20c40:	movw	r3, #378	; 0x17a
   20c44:	str	r2, [sp, #8]
   20c48:	add	lr, pc, lr
   20c4c:	ldr	r2, [pc, #488]	; 20e3c <fputs@plt+0x1c528>
   20c50:	add	ip, pc, ip
   20c54:	str	lr, [sp]
   20c58:	str	ip, [sp, #4]
   20c5c:	add	r2, pc, r2
   20c60:	bl	5ae90 <fputs@plt+0x5657c>
   20c64:	b	207bc <fputs@plt+0x1bea8>
   20c68:	b	20b64 <fputs@plt+0x1c250>
   20c6c:	b	20b64 <fputs@plt+0x1c250>
   20c70:	b	20b64 <fputs@plt+0x1c250>
   20c74:	b	20b64 <fputs@plt+0x1c250>
   20c78:	b	20b64 <fputs@plt+0x1c250>
   20c7c:	mov	r6, #0
   20c80:	mov	r4, r0
   20c84:	str	r6, [sp, #116]	; 0x74
   20c88:	mov	fp, r6
   20c8c:	b	20b70 <fputs@plt+0x1c25c>
   20c90:	b	20b64 <fputs@plt+0x1c250>
   20c94:	b	20b64 <fputs@plt+0x1c250>
   20c98:	b	20b64 <fputs@plt+0x1c250>
   20c9c:	b	20b64 <fputs@plt+0x1c250>
   20ca0:	b	20b64 <fputs@plt+0x1c250>
   20ca4:	b	20b64 <fputs@plt+0x1c250>
   20ca8:	b	20b64 <fputs@plt+0x1c250>
   20cac:	mov	r4, r0
   20cb0:	b	20b70 <fputs@plt+0x1c25c>
   20cb4:	mov	r4, r0
   20cb8:	b	20b88 <fputs@plt+0x1c274>
   20cbc:	b	20b64 <fputs@plt+0x1c250>
   20cc0:	ldr	r0, [sp, #160]	; 0xa0
   20cc4:	bl	3da4 <fileno@plt>
   20cc8:	mov	r1, #420	; 0x1a4
   20ccc:	bl	4884 <fchmod@plt>
   20cd0:	ldr	r0, [sp, #164]	; 0xa4
   20cd4:	ldr	r1, [sp, #148]	; 0x94
   20cd8:	bl	3f30 <rename@plt>
   20cdc:	cmp	r0, #0
   20ce0:	blt	20cf0 <fputs@plt+0x1c3dc>
   20ce4:	ldr	r0, [sp, #160]	; 0xa0
   20ce8:	bl	4368 <ftell@plt>
   20cec:	b	2099c <fputs@plt+0x1c088>
   20cf0:	bl	48cc <__errno_location@plt>
   20cf4:	mov	r5, r0
   20cf8:	ldr	r8, [r0]
   20cfc:	bl	5b610 <fputs@plt+0x56cfc>
   20d00:	cmp	r0, #2
   20d04:	bgt	20d10 <fputs@plt+0x1c3fc>
   20d08:	rsb	r8, r8, #0
   20d0c:	b	207c0 <fputs@plt+0x1beac>
   20d10:	ldr	r2, [sp, #164]	; 0xa4
   20d14:	mov	r1, r8
   20d18:	ldr	r6, [sp, #148]	; 0x94
   20d1c:	mov	r0, #3
   20d20:	ldr	lr, [pc, #280]	; 20e40 <fputs@plt+0x1c52c>
   20d24:	movw	r3, #385	; 0x181
   20d28:	ldr	ip, [pc, #276]	; 20e44 <fputs@plt+0x1c530>
   20d2c:	str	r2, [sp, #8]
   20d30:	add	lr, pc, lr
   20d34:	ldr	r2, [pc, #268]	; 20e48 <fputs@plt+0x1c534>
   20d38:	add	ip, pc, ip
   20d3c:	str	r6, [sp, #12]
   20d40:	str	lr, [sp]
   20d44:	add	r2, pc, r2
   20d48:	str	ip, [sp, #4]
   20d4c:	bl	5ae90 <fputs@plt+0x5657c>
   20d50:	ldr	r8, [r5]
   20d54:	b	20d08 <fputs@plt+0x1c3f4>
   20d58:	ldrdeq	fp, [r6], -r8
   20d5c:	andeq	r0, r0, r0, lsr r4
   20d60:	andeq	sl, r6, ip, lsl #10
   20d64:	andeq	r8, r4, r0, ror r7
   20d68:			; <UNDEFINED> instruction: 0x000485b8
   20d6c:	andeq	r8, r4, ip, ror #22
   20d70:	muleq	r4, r4, r8
   20d74:	andeq	r8, r4, r8, asr #9
   20d78:	andeq	r8, r4, ip, ror sl
   20d7c:	andeq	r8, r4, r4, lsr #15
   20d80:	andeq	r8, r4, ip, lsl sl
   20d84:	andeq	r8, r4, r4, asr r4
   20d88:	andeq	r8, r4, r0, ror #7
   20d8c:	andeq	r8, r4, ip, lsl #19
   20d90:	andeq	r8, r4, r8, lsl r7
   20d94:	andeq	pc, r4, ip, lsr #31
   20d98:			; <UNDEFINED> instruction: 0xffffe600
   20d9c:	andeq	r8, r4, r0, asr r1
   20da0:			; <UNDEFINED> instruction: 0x000486b0
   20da4:	andeq	r8, r4, r4, lsl #11
   20da8:	ldrdeq	r8, [r4], -r4
   20dac:	andeq	r8, r4, ip, asr r6
   20db0:	andeq	r8, r4, r8, ror #6
   20db4:	muleq	r4, r8, r0
   20db8:	andeq	r8, r4, ip, lsl r6
   20dbc:	andeq	r8, r4, ip, ror r3
   20dc0:	andeq	r8, r4, r8, asr r0
   20dc4:	andeq	r8, r4, r4, ror #7
   20dc8:	andeq	r7, r4, r0, asr #31
   20dcc:	andeq	r8, r4, ip
   20dd0:	andeq	r8, r4, r4, ror #5
   20dd4:	muleq	r4, r4, r5
   20dd8:	andeq	r7, r4, ip, asr #31
   20ddc:	andeq	r8, r4, r0, ror r3
   20de0:	andeq	r7, r4, ip, lsr #30
   20de4:	andeq	r7, r4, ip, ror pc
   20de8:	andeq	r8, r4, ip, asr #7
   20dec:	strdeq	r8, [r4], -r4
   20df0:	andeq	r7, r4, r0, lsr pc
   20df4:	andeq	r7, r4, r4, lsl #30
   20df8:			; <UNDEFINED> instruction: 0x000484b8
   20dfc:	ldrdeq	r7, [r4], -ip
   20e00:	andeq	r7, r4, ip, ror lr
   20e04:	andeq	r7, r4, r4, asr lr
   20e08:	andeq	r8, r4, r8, lsr #5
   20e0c:	muleq	r4, ip, lr
   20e10:	andeq	r7, r4, r8, ror #27
   20e14:	andeq	r8, r4, r8, asr r2
   20e18:	andeq	r7, r4, r0, lsr lr
   20e1c:	andeq	r7, r4, r4, ror sp
   20e20:	andeq	r8, r4, r4, lsl #4
   20e24:			; <UNDEFINED> instruction: 0x00047dbc
   20e28:	ldrdeq	r8, [r4], -r4
   20e2c:	andeq	r7, r4, ip, lsr #26
   20e30:	andeq	r7, r4, ip, lsr #25
   20e34:	andeq	r7, r4, ip, ror #24
   20e38:	ldrdeq	r8, [r4], -ip
   20e3c:			; <UNDEFINED> instruction: 0x00047cb4
   20e40:	andeq	r7, r4, r4, lsl #23
   20e44:	andeq	r8, r4, r4, lsr r0
   20e48:	andeq	r7, r4, ip, asr #23
   20e4c:	sub	sp, sp, #8
   20e50:	ldr	ip, [pc, #300]	; 20f84 <fputs@plt+0x1c670>
   20e54:	ldr	r1, [pc, #300]	; 20f88 <fputs@plt+0x1c674>
   20e58:	push	{r4, r5, r6, r7, r8, lr}
   20e5c:	sub	sp, sp, #128	; 0x80
   20e60:	add	ip, pc, ip
   20e64:	add	r4, sp, #152	; 0x98
   20e68:	add	r6, sp, #16
   20e6c:	ldr	r7, [sp, #168]	; 0xa8
   20e70:	stm	r4, {r2, r3}
   20e74:	mov	r3, #0
   20e78:	ldr	r5, [ip, r1]
   20e7c:	mov	r1, r3
   20e80:	str	r3, [sp, #12]
   20e84:	mov	r8, r0
   20e88:	mov	r2, #104	; 0x68
   20e8c:	mov	r0, r6
   20e90:	ldr	r3, [r5]
   20e94:	mvn	ip, #0
   20e98:	str	ip, [sp, #8]
   20e9c:	str	r3, [sp, #124]	; 0x7c
   20ea0:	bl	4014 <memset@plt>
   20ea4:	cmp	r7, #0
   20ea8:	beq	20f50 <fputs@plt+0x1c63c>
   20eac:	mov	r0, r8
   20eb0:	mov	r2, r6
   20eb4:	add	r1, sp, #8
   20eb8:	add	r3, sp, #12
   20ebc:	bl	1f110 <fputs@plt+0x1a7fc>
   20ec0:	cmp	r0, #0
   20ec4:	blt	20f44 <fputs@plt+0x1c630>
   20ec8:	add	r1, sp, #160	; 0xa0
   20ecc:	ldr	ip, [sp, #12]
   20ed0:	ldm	r4, {r2, r3}
   20ed4:	ldm	r1, {r0, r1}
   20ed8:	stm	sp, {r0, r1}
   20edc:	mov	r0, ip
   20ee0:	bl	1f694 <fputs@plt+0x1ad80>
   20ee4:	cmp	r0, #0
   20ee8:	mvneq	r4, #1
   20eec:	beq	20f04 <fputs@plt+0x1c5f0>
   20ef0:	bl	480c <__strdup@plt>
   20ef4:	cmp	r0, #0
   20ef8:	strne	r0, [r7]
   20efc:	movne	r4, #0
   20f00:	mvneq	r4, #11
   20f04:	ldr	r0, [sp, #12]
   20f08:	cmp	r0, #0
   20f0c:	beq	20f18 <fputs@plt+0x1c604>
   20f10:	ldr	r1, [sp, #64]	; 0x40
   20f14:	bl	46ec <munmap@plt>
   20f18:	ldr	r0, [sp, #8]
   20f1c:	bl	4ec84 <fputs@plt+0x4a370>
   20f20:	ldr	r2, [sp, #124]	; 0x7c
   20f24:	ldr	r3, [r5]
   20f28:	mov	r0, r4
   20f2c:	cmp	r2, r3
   20f30:	bne	20f4c <fputs@plt+0x1c638>
   20f34:	add	sp, sp, #128	; 0x80
   20f38:	pop	{r4, r5, r6, r7, r8, lr}
   20f3c:	add	sp, sp, #8
   20f40:	bx	lr
   20f44:	mov	r4, r0
   20f48:	b	20f18 <fputs@plt+0x1c604>
   20f4c:	bl	453c <__stack_chk_fail@plt>
   20f50:	ldr	r0, [pc, #52]	; 20f8c <fputs@plt+0x1c678>
   20f54:	movw	r2, #567	; 0x237
   20f58:	ldr	r1, [pc, #48]	; 20f90 <fputs@plt+0x1c67c>
   20f5c:	ldr	r3, [pc, #48]	; 20f94 <fputs@plt+0x1c680>
   20f60:	add	r0, pc, r0
   20f64:	add	r1, pc, r1
   20f68:	add	r3, pc, r3
   20f6c:	bl	5ac34 <fputs@plt+0x56320>
   20f70:	mov	r4, r0
   20f74:	ldr	r0, [sp, #8]
   20f78:	bl	4ec84 <fputs@plt+0x4a370>
   20f7c:	mov	r0, r4
   20f80:	bl	4818 <_Unwind_Resume@plt>
   20f84:	andeq	sl, r6, r0, lsr sp
   20f88:	andeq	r0, r0, r0, lsr r4
   20f8c:	andeq	r7, r4, r4, lsl #29
   20f90:	andeq	r7, r4, ip, lsr #19
   20f94:	andeq	r7, r4, r8, lsl #19
   20f98:	ldr	ip, [pc, #404]	; 21134 <fputs@plt+0x1c820>
   20f9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fa0:	add	ip, pc, ip
   20fa4:	ldr	lr, [pc, #396]	; 21138 <fputs@plt+0x1c824>
   20fa8:	sub	sp, sp, #204	; 0xcc
   20fac:	add	r3, sp, #36	; 0x24
   20fb0:	str	r0, [sp, #20]
   20fb4:	mov	r0, r1
   20fb8:	str	r2, [sp, #24]
   20fbc:	add	r1, sp, #32
   20fc0:	ldr	lr, [ip, lr]
   20fc4:	mov	ip, #0
   20fc8:	str	ip, [sp, #36]	; 0x24
   20fcc:	add	r2, sp, #88	; 0x58
   20fd0:	str	lr, [sp, #28]
   20fd4:	mvn	lr, #0
   20fd8:	str	lr, [sp, #32]
   20fdc:	ldr	lr, [sp, #28]
   20fe0:	ldr	ip, [lr]
   20fe4:	str	ip, [sp, #196]	; 0xc4
   20fe8:	bl	1f110 <fputs@plt+0x1a7fc>
   20fec:	cmp	r0, #0
   20ff0:	blt	210f4 <fputs@plt+0x1c7e0>
   20ff4:	ldr	sl, [sp, #36]	; 0x24
   20ff8:	ldrd	r6, [sl, #24]
   20ffc:	mov	r9, sl
   21000:	ldr	r4, [sl, #16]
   21004:	orrs	r1, r6, r7
   21008:	add	r4, sl, r4
   2100c:	beq	210bc <fputs@plt+0x1c7a8>
   21010:	add	r5, sp, #56	; 0x38
   21014:	add	fp, sp, #72	; 0x48
   21018:	mov	r8, #0
   2101c:	add	r7, r4, #8
   21020:	ldm	r7, {r0, r1}
   21024:	stm	sp, {r0, r1}
   21028:	mov	r0, r9
   2102c:	ldm	r4, {r2, r3}
   21030:	bl	1f694 <fputs@plt+0x1ad80>
   21034:	cmp	r0, #0
   21038:	beq	210fc <fputs@plt+0x1c7e8>
   2103c:	ldr	r3, [sp, #24]
   21040:	str	r0, [sp, #8]
   21044:	str	r3, [sp, #12]
   21048:	ldm	r7, {r0, r1}
   2104c:	stm	sp, {r0, r1}
   21050:	ldr	r0, [sp, #20]
   21054:	ldm	r4, {r2, r3}
   21058:	bl	1f46c <fputs@plt+0x1ab58>
   2105c:	ldm	r4, {r0, r1, r2, r3}
   21060:	add	ip, sp, #40	; 0x28
   21064:	ldr	r9, [sp, #36]	; 0x24
   21068:	ldrd	r6, [sl, #24]
   2106c:	stm	ip, {r0, r1, r2, r3}
   21070:	add	r8, r8, #1
   21074:	mov	r3, #0
   21078:	add	r4, r4, #56	; 0x38
   2107c:	mov	r2, r8
   21080:	cmp	r3, r7
   21084:	cmpeq	r2, r6
   21088:	bcs	210bc <fputs@plt+0x1c7a8>
   2108c:	add	r3, sp, #40	; 0x28
   21090:	ldm	r3, {r0, r1, r2, r3}
   21094:	stm	r5, {r0, r1, r2, r3}
   21098:	ldm	r4, {r0, r1, r2, r3}
   2109c:	stm	fp, {r0, r1, r2, r3}
   210a0:	mov	r0, r5
   210a4:	mov	r1, fp
   210a8:	mov	r2, #16
   210ac:	bl	3e7c <memcmp@plt>
   210b0:	cmp	r0, #0
   210b4:	beq	21070 <fputs@plt+0x1c75c>
   210b8:	b	2101c <fputs@plt+0x1c708>
   210bc:	mov	r0, r9
   210c0:	ldr	r1, [sp, #136]	; 0x88
   210c4:	bl	46ec <munmap@plt>
   210c8:	mov	r4, #0
   210cc:	ldr	r0, [sp, #32]
   210d0:	bl	4ec84 <fputs@plt+0x4a370>
   210d4:	ldr	r1, [sp, #28]
   210d8:	ldr	r2, [sp, #196]	; 0xc4
   210dc:	mov	r0, r4
   210e0:	ldr	r3, [r1]
   210e4:	cmp	r2, r3
   210e8:	bne	21130 <fputs@plt+0x1c81c>
   210ec:	add	sp, sp, #204	; 0xcc
   210f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   210f4:	mov	r4, r0
   210f8:	b	210cc <fputs@plt+0x1c7b8>
   210fc:	ldr	r0, [pc, #56]	; 2113c <fputs@plt+0x1c828>
   21100:	movw	r2, #659	; 0x293
   21104:	ldr	r1, [pc, #52]	; 21140 <fputs@plt+0x1c82c>
   21108:	ldr	r3, [pc, #52]	; 21144 <fputs@plt+0x1c830>
   2110c:	add	r0, pc, r0
   21110:	add	r1, pc, r1
   21114:	add	r3, pc, r3
   21118:	bl	5ac34 <fputs@plt+0x56320>
   2111c:	mov	r4, r0
   21120:	ldr	r0, [sp, #32]
   21124:	bl	4ec84 <fputs@plt+0x4a370>
   21128:	mov	r0, r4
   2112c:	bl	4818 <_Unwind_Resume@plt>
   21130:	bl	453c <__stack_chk_fail@plt>
   21134:	strdeq	sl, [r6], -r0
   21138:	andeq	r0, r0, r0, lsr r4
   2113c:	andeq	r7, r4, r0, ror #25
   21140:	andeq	r7, r4, r0, lsl #16
   21144:	muleq	r4, r0, r7
   21148:	ldr	ip, [pc, #536]	; 21368 <fputs@plt+0x1ca54>
   2114c:	cmp	r3, #0
   21150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21154:	add	ip, pc, ip
   21158:	ldr	r4, [pc, #524]	; 2136c <fputs@plt+0x1ca58>
   2115c:	mov	fp, r2
   21160:	mov	r2, ip
   21164:	sub	sp, sp, #84	; 0x54
   21168:	mov	sl, r0
   2116c:	mov	r9, r1
   21170:	ldr	r4, [ip, r4]
   21174:	ldr	r2, [r4]
   21178:	str	r4, [sp, #32]
   2117c:	str	r2, [sp, #76]	; 0x4c
   21180:	beq	21340 <fputs@plt+0x1ca2c>
   21184:	ldr	r0, [r3]
   21188:	cmp	r0, #0
   2118c:	beq	21348 <fputs@plt+0x1ca34>
   21190:	ldr	r1, [pc, #472]	; 21370 <fputs@plt+0x1ca5c>
   21194:	add	r4, r3, #4
   21198:	ldr	r2, [pc, #468]	; 21374 <fputs@plt+0x1ca60>
   2119c:	add	r5, sp, #56	; 0x38
   211a0:	ldr	r3, [pc, #464]	; 21378 <fputs@plt+0x1ca64>
   211a4:	add	r1, pc, r1
   211a8:	add	r2, pc, r2
   211ac:	str	r1, [sp, #36]	; 0x24
   211b0:	add	r3, pc, r3
   211b4:	str	r2, [sp, #40]	; 0x28
   211b8:	str	r3, [sp, #44]	; 0x2c
   211bc:	mov	r6, #0
   211c0:	ldr	r1, [pc, #436]	; 2137c <fputs@plt+0x1ca68>
   211c4:	ldr	r2, [pc, #436]	; 21380 <fputs@plt+0x1ca6c>
   211c8:	ldr	r3, [pc, #436]	; 21384 <fputs@plt+0x1ca70>
   211cc:	add	r1, pc, r1
   211d0:	add	r2, pc, r2
   211d4:	str	r1, [sp, #20]
   211d8:	add	r3, pc, r3
   211dc:	str	r2, [sp, #24]
   211e0:	str	r3, [sp, #28]
   211e4:	b	2124c <fputs@plt+0x1c938>
   211e8:	add	r7, sp, #64	; 0x40
   211ec:	add	r3, sp, #52	; 0x34
   211f0:	str	r3, [sp, #8]
   211f4:	ldm	r7, {r0, r1}
   211f8:	ldm	r5, {r2, r3}
   211fc:	stm	sp, {r0, r1}
   21200:	mov	r0, r9
   21204:	bl	20e4c <fputs@plt+0x1c538>
   21208:	subs	r8, r0, #0
   2120c:	blt	212a8 <fputs@plt+0x1c994>
   21210:	ldm	r7, {r0, r1}
   21214:	ldr	r3, [sp, #52]	; 0x34
   21218:	str	fp, [sp, #12]
   2121c:	stm	sp, {r0, r1}
   21220:	mov	r0, sl
   21224:	str	r3, [sp, #8]
   21228:	ldm	r5, {r2, r3}
   2122c:	bl	1f46c <fputs@plt+0x1ab58>
   21230:	ldr	r0, [sp, #52]	; 0x34
   21234:	bl	4140 <free@plt>
   21238:	cmp	r4, #0
   2123c:	beq	21288 <fputs@plt+0x1c974>
   21240:	ldr	r0, [r4], #4
   21244:	cmp	r0, #0
   21248:	beq	21288 <fputs@plt+0x1c974>
   2124c:	mov	r1, r5
   21250:	mov	r3, #0
   21254:	str	r3, [sp, #52]	; 0x34
   21258:	bl	49f0c <fputs@plt+0x455f8>
   2125c:	subs	r7, r0, #0
   21260:	bge	211e8 <fputs@plt+0x1c8d4>
   21264:	bl	5b610 <fputs@plt+0x56cfc>
   21268:	cmp	r0, #2
   2126c:	bgt	212cc <fputs@plt+0x1c9b8>
   21270:	cmp	r6, #0
   21274:	ldr	r0, [sp, #52]	; 0x34
   21278:	moveq	r6, r7
   2127c:	bl	4140 <free@plt>
   21280:	cmp	r4, #0
   21284:	bne	21240 <fputs@plt+0x1c92c>
   21288:	ldr	r1, [sp, #32]
   2128c:	mov	r0, r6
   21290:	ldr	r2, [sp, #76]	; 0x4c
   21294:	ldr	r3, [r1]
   21298:	cmp	r2, r3
   2129c:	bne	21350 <fputs@plt+0x1ca3c>
   212a0:	add	sp, sp, #84	; 0x54
   212a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   212a8:	cmn	r8, #2
   212ac:	movne	r7, #3
   212b0:	moveq	r7, #5
   212b4:	bl	5b610 <fputs@plt+0x56cfc>
   212b8:	cmp	r7, r0
   212bc:	ble	212fc <fputs@plt+0x1c9e8>
   212c0:	cmp	r6, #0
   212c4:	moveq	r6, r8
   212c8:	b	21230 <fputs@plt+0x1c91c>
   212cc:	ldr	r1, [sp, #24]
   212d0:	mov	r0, #3
   212d4:	ldr	r2, [sp, #28]
   212d8:	mov	r3, #684	; 0x2ac
   212dc:	str	r1, [sp]
   212e0:	mov	r1, r7
   212e4:	str	r2, [sp, #4]
   212e8:	ldr	ip, [r4, #-4]
   212ec:	ldr	r2, [sp, #20]
   212f0:	str	ip, [sp, #8]
   212f4:	bl	5ae90 <fputs@plt+0x5657c>
   212f8:	b	21270 <fputs@plt+0x1c95c>
   212fc:	ldr	r3, [r4, #-4]
   21300:	rsb	r0, r8, #0
   21304:	str	r3, [sp, #16]
   21308:	bl	3d8c <strerror@plt>
   2130c:	ldr	r1, [sp, #40]	; 0x28
   21310:	ldr	r2, [sp, #44]	; 0x2c
   21314:	ldr	r3, [sp, #16]
   21318:	str	r1, [sp]
   2131c:	mov	r1, #0
   21320:	str	r2, [sp, #4]
   21324:	str	r3, [sp, #8]
   21328:	movw	r3, #694	; 0x2b6
   2132c:	ldr	r2, [sp, #36]	; 0x24
   21330:	str	r0, [sp, #12]
   21334:	mov	r0, r7
   21338:	bl	5ae90 <fputs@plt+0x5657c>
   2133c:	b	212c0 <fputs@plt+0x1c9ac>
   21340:	mov	r6, r3
   21344:	b	21288 <fputs@plt+0x1c974>
   21348:	mov	r6, r0
   2134c:	b	21288 <fputs@plt+0x1c974>
   21350:	bl	453c <__stack_chk_fail@plt>
   21354:	mov	r4, r0
   21358:	ldr	r0, [sp, #52]	; 0x34
   2135c:	bl	4140 <free@plt>
   21360:	mov	r0, r4
   21364:	bl	4818 <_Unwind_Resume@plt>
   21368:	andeq	sl, r6, ip, lsr sl
   2136c:	andeq	r0, r0, r0, lsr r4
   21370:	andeq	r7, r4, ip, ror #14
   21374:	andeq	r7, r4, ip, ror #25
   21378:	andeq	r7, r4, r8, ror ip
   2137c:	andeq	r7, r4, r4, asr #14
   21380:	andeq	r7, r4, r4, asr #25
   21384:	andeq	r7, r4, r0, lsr ip
   21388:	cmp	r0, #0
   2138c:	push	{r3, lr}
   21390:	beq	21460 <fputs@plt+0x1cb4c>
   21394:	ldr	r3, [r0, #8]
   21398:	cmp	r3, #0
   2139c:	popeq	{r3, pc}
   213a0:	ldr	r2, [r0, #12]
   213a4:	mov	r1, #0
   213a8:	str	r1, [r0, #8]
   213ac:	cmp	r2, r1
   213b0:	ldrne	r1, [r0, #16]
   213b4:	strne	r1, [r2, #16]
   213b8:	ldr	r2, [r0, #16]
   213bc:	cmp	r2, #0
   213c0:	beq	2142c <fputs@plt+0x1cb18>
   213c4:	ldr	r1, [r0, #12]
   213c8:	str	r1, [r2, #12]
   213cc:	mov	r2, #0
   213d0:	str	r2, [r0, #16]
   213d4:	str	r2, [r0, #12]
   213d8:	ldr	r2, [r3, #48]	; 0x30
   213dc:	cmp	r2, #0
   213e0:	popne	{r3, pc}
   213e4:	ldrb	r2, [r3, #5]
   213e8:	cmp	r2, #0
   213ec:	popne	{r3, pc}
   213f0:	ldr	r1, [r0]
   213f4:	ldr	r2, [r1, #56]	; 0x38
   213f8:	cmp	r2, #0
   213fc:	str	r2, [r3, #40]	; 0x28
   21400:	strne	r3, [r2, #44]	; 0x2c
   21404:	mov	r2, #0
   21408:	str	r2, [r3, #44]	; 0x2c
   2140c:	str	r3, [r1, #56]	; 0x38
   21410:	ldr	r2, [r0]
   21414:	ldr	r1, [r2, #60]	; 0x3c
   21418:	cmp	r1, #0
   2141c:	streq	r3, [r2, #60]	; 0x3c
   21420:	mov	r2, #1
   21424:	strb	r2, [r3, #6]
   21428:	pop	{r3, pc}
   2142c:	ldr	r2, [r3, #48]	; 0x30
   21430:	cmp	r0, r2
   21434:	ldreq	r2, [r0, #12]
   21438:	streq	r2, [r3, #48]	; 0x30
   2143c:	beq	213cc <fputs@plt+0x1cab8>
   21440:	ldr	r0, [pc, #56]	; 21480 <fputs@plt+0x1cb6c>
   21444:	mov	r2, #210	; 0xd2
   21448:	ldr	r1, [pc, #52]	; 21484 <fputs@plt+0x1cb70>
   2144c:	ldr	r3, [pc, #52]	; 21488 <fputs@plt+0x1cb74>
   21450:	add	r0, pc, r0
   21454:	add	r1, pc, r1
   21458:	add	r3, pc, r3
   2145c:	bl	5ac34 <fputs@plt+0x56320>
   21460:	ldr	r0, [pc, #36]	; 2148c <fputs@plt+0x1cb78>
   21464:	mov	r2, #203	; 0xcb
   21468:	ldr	r1, [pc, #32]	; 21490 <fputs@plt+0x1cb7c>
   2146c:	ldr	r3, [pc, #32]	; 21494 <fputs@plt+0x1cb80>
   21470:	add	r0, pc, r0
   21474:	add	r1, pc, r1
   21478:	add	r3, pc, r3
   2147c:	bl	5ac34 <fputs@plt+0x56320>
   21480:	andeq	r4, r4, r4, asr #4
   21484:	andeq	r7, r4, r0, lsl #23
   21488:	andeq	r7, r4, r0, lsr sp
   2148c:	muleq	r5, r8, r4
   21490:	andeq	r7, r4, r0, ror #22
   21494:	andeq	r7, r4, r0, lsl sp
   21498:	cmp	r0, #0
   2149c:	push	{r3, r4, r5, lr}
   214a0:	ldr	ip, [sp, #24]
   214a4:	beq	2154c <fputs@plt+0x1cc38>
   214a8:	cmp	r1, #0
   214ac:	blt	2152c <fputs@plt+0x1cc18>
   214b0:	cmp	ip, #0
   214b4:	beq	2156c <fputs@plt+0x1cc58>
   214b8:	ldr	r3, [r0, #28]
   214bc:	cmp	r3, #0
   214c0:	beq	21524 <fputs@plt+0x1cc10>
   214c4:	ldr	r3, [r3, #4]
   214c8:	cmp	r3, r1
   214cc:	beq	214d8 <fputs@plt+0x1cbc4>
   214d0:	mov	r0, #0
   214d4:	pop	{r3, r4, r5, pc}
   214d8:	ldr	r3, [r0, #8]
   214dc:	cmp	r3, r2
   214e0:	bne	214d0 <fputs@plt+0x1cbbc>
   214e4:	ldrd	r2, [r0, #16]
   214e8:	ldrd	r4, [sp, #16]
   214ec:	cmp	r3, r5
   214f0:	cmpeq	r2, r4
   214f4:	bhi	214d0 <fputs@plt+0x1cbbc>
   214f8:	ldr	r4, [r0, #24]
   214fc:	ldrd	r0, [sp, #16]
   21500:	adds	r0, r0, ip
   21504:	adc	r1, r1, #0
   21508:	adds	r2, r2, r4
   2150c:	adc	r3, r3, #0
   21510:	cmp	r1, r3
   21514:	cmpeq	r0, r2
   21518:	movhi	r0, #0
   2151c:	movls	r0, #1
   21520:	pop	{r3, r4, r5, pc}
   21524:	mov	r0, r3
   21528:	pop	{r3, r4, r5, pc}
   2152c:	ldr	r0, [pc, #88]	; 2158c <fputs@plt+0x1cc78>
   21530:	mov	r2, #165	; 0xa5
   21534:	ldr	r1, [pc, #84]	; 21590 <fputs@plt+0x1cc7c>
   21538:	ldr	r3, [pc, #84]	; 21594 <fputs@plt+0x1cc80>
   2153c:	add	r0, pc, r0
   21540:	add	r1, pc, r1
   21544:	add	r3, pc, r3
   21548:	bl	5ac34 <fputs@plt+0x56320>
   2154c:	ldr	r0, [pc, #68]	; 21598 <fputs@plt+0x1cc84>
   21550:	mov	r2, #164	; 0xa4
   21554:	ldr	r1, [pc, #64]	; 2159c <fputs@plt+0x1cc88>
   21558:	ldr	r3, [pc, #64]	; 215a0 <fputs@plt+0x1cc8c>
   2155c:	add	r0, pc, r0
   21560:	add	r1, pc, r1
   21564:	add	r3, pc, r3
   21568:	bl	5ac34 <fputs@plt+0x56320>
   2156c:	ldr	r0, [pc, #48]	; 215a4 <fputs@plt+0x1cc90>
   21570:	mov	r2, #166	; 0xa6
   21574:	ldr	r1, [pc, #44]	; 215a8 <fputs@plt+0x1cc94>
   21578:	ldr	r3, [pc, #44]	; 215ac <fputs@plt+0x1cc98>
   2157c:	add	r0, pc, r0
   21580:	add	r1, pc, r1
   21584:	add	r3, pc, r3
   21588:	bl	5ac34 <fputs@plt+0x56320>
   2158c:	andeq	lr, r4, r4, ror #16
   21590:	muleq	r4, r4, sl
   21594:	andeq	r7, r4, r4, lsl ip
   21598:	andeq	r0, r5, r0, lsr #12
   2159c:	andeq	r7, r4, r4, ror sl
   215a0:	strdeq	r7, [r4], -r4
   215a4:	andeq	r7, r4, r4, ror ip
   215a8:	andeq	r7, r4, r4, asr sl
   215ac:	ldrdeq	r7, [r4], -r4
   215b0:	push	{r4, lr}
   215b4:	subs	r4, r0, #0
   215b8:	beq	21728 <fputs@plt+0x1ce14>
   215bc:	ldr	r0, [r4, #12]
   215c0:	cmp	r0, #0
   215c4:	beq	215d0 <fputs@plt+0x1ccbc>
   215c8:	ldr	r1, [r4, #24]
   215cc:	bl	46ec <munmap@plt>
   215d0:	ldr	r2, [r4, #28]
   215d4:	cmp	r2, #0
   215d8:	beq	2160c <fputs@plt+0x1ccf8>
   215dc:	ldr	r3, [r4, #32]
   215e0:	cmp	r3, #0
   215e4:	ldrne	r1, [r4, #36]	; 0x24
   215e8:	strne	r1, [r3, #36]	; 0x24
   215ec:	ldr	r3, [r4, #36]	; 0x24
   215f0:	cmp	r3, #0
   215f4:	beq	216d4 <fputs@plt+0x1cdc0>
   215f8:	ldr	r2, [r4, #32]
   215fc:	str	r2, [r3, #32]
   21600:	mov	r3, #0
   21604:	str	r3, [r4, #36]	; 0x24
   21608:	str	r3, [r4, #32]
   2160c:	ldrb	r3, [r4, #6]
   21610:	cmp	r3, #0
   21614:	beq	21660 <fputs@plt+0x1cd4c>
   21618:	ldr	r2, [r4]
   2161c:	ldr	r3, [r2, #60]	; 0x3c
   21620:	cmp	r3, r4
   21624:	ldreq	r3, [r4, #44]	; 0x2c
   21628:	streq	r3, [r2, #60]	; 0x3c
   2162c:	ldr	r3, [r4, #40]	; 0x28
   21630:	ldreq	r2, [r4]
   21634:	cmp	r3, #0
   21638:	ldrne	r1, [r4, #44]	; 0x2c
   2163c:	strne	r1, [r3, #44]	; 0x2c
   21640:	ldr	r3, [r4, #44]	; 0x2c
   21644:	cmp	r3, #0
   21648:	beq	216a0 <fputs@plt+0x1cd8c>
   2164c:	ldr	r2, [r4, #40]	; 0x28
   21650:	str	r2, [r3, #40]	; 0x28
   21654:	mov	r3, #0
   21658:	str	r3, [r4, #44]	; 0x2c
   2165c:	str	r3, [r4, #40]	; 0x28
   21660:	ldr	r3, [r4, #48]	; 0x30
   21664:	cmp	r3, #0
   21668:	popeq	{r4, pc}
   2166c:	ldr	r2, [r3, #8]
   21670:	cmp	r4, r2
   21674:	moveq	r1, #0
   21678:	beq	2168c <fputs@plt+0x1cd78>
   2167c:	b	21708 <fputs@plt+0x1cdf4>
   21680:	ldr	r2, [r3, #8]
   21684:	cmp	r4, r2
   21688:	bne	21708 <fputs@plt+0x1cdf4>
   2168c:	str	r1, [r3, #8]
   21690:	ldr	r3, [r3, #12]
   21694:	cmp	r3, #0
   21698:	bne	21680 <fputs@plt+0x1cd6c>
   2169c:	pop	{r4, pc}
   216a0:	ldr	r3, [r2, #56]	; 0x38
   216a4:	cmp	r4, r3
   216a8:	ldreq	r3, [r4, #40]	; 0x28
   216ac:	streq	r3, [r2, #56]	; 0x38
   216b0:	beq	21654 <fputs@plt+0x1cd40>
   216b4:	ldr	r0, [pc, #140]	; 21748 <fputs@plt+0x1ce34>
   216b8:	mov	r2, #131	; 0x83
   216bc:	ldr	r1, [pc, #136]	; 2174c <fputs@plt+0x1ce38>
   216c0:	ldr	r3, [pc, #136]	; 21750 <fputs@plt+0x1ce3c>
   216c4:	add	r0, pc, r0
   216c8:	add	r1, pc, r1
   216cc:	add	r3, pc, r3
   216d0:	bl	5ac34 <fputs@plt+0x56320>
   216d4:	ldr	r3, [r2, #12]
   216d8:	cmp	r4, r3
   216dc:	ldreq	r3, [r4, #32]
   216e0:	streq	r3, [r2, #12]
   216e4:	beq	21600 <fputs@plt+0x1ccec>
   216e8:	ldr	r0, [pc, #100]	; 21754 <fputs@plt+0x1ce40>
   216ec:	mov	r2, #125	; 0x7d
   216f0:	ldr	r1, [pc, #96]	; 21758 <fputs@plt+0x1ce44>
   216f4:	ldr	r3, [pc, #96]	; 2175c <fputs@plt+0x1ce48>
   216f8:	add	r0, pc, r0
   216fc:	add	r1, pc, r1
   21700:	add	r3, pc, r3
   21704:	bl	5ac34 <fputs@plt+0x56320>
   21708:	ldr	r0, [pc, #80]	; 21760 <fputs@plt+0x1ce4c>
   2170c:	mov	r2, #135	; 0x87
   21710:	ldr	r1, [pc, #76]	; 21764 <fputs@plt+0x1ce50>
   21714:	ldr	r3, [pc, #76]	; 21768 <fputs@plt+0x1ce54>
   21718:	add	r0, pc, r0
   2171c:	add	r1, pc, r1
   21720:	add	r3, pc, r3
   21724:	bl	5ac34 <fputs@plt+0x56320>
   21728:	ldr	r0, [pc, #60]	; 2176c <fputs@plt+0x1ce58>
   2172c:	mov	r2, #119	; 0x77
   21730:	ldr	r1, [pc, #56]	; 21770 <fputs@plt+0x1ce5c>
   21734:	ldr	r3, [pc, #56]	; 21774 <fputs@plt+0x1ce60>
   21738:	add	r0, pc, r0
   2173c:	add	r1, pc, r1
   21740:	add	r3, pc, r3
   21744:	bl	5ac34 <fputs@plt+0x56320>
   21748:	ldrdeq	r3, [r4], -r0
   2174c:	andeq	r7, r4, ip, lsl #18
   21750:	andeq	r7, r4, r8, lsr r8
   21754:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   21758:	ldrdeq	r7, [r4], -r8
   2175c:	andeq	r7, r4, r4, lsl #16
   21760:	ldrdeq	r7, [r4], -r8
   21764:			; <UNDEFINED> instruction: 0x000478b8
   21768:	andeq	r7, r4, r4, ror #15
   2176c:	andeq	r0, r5, r4, asr #8
   21770:	muleq	r4, r8, r8
   21774:	andeq	r7, r4, r4, asr #15
   21778:	ldr	r3, [pc, #624]	; 219f0 <fputs@plt+0x1d0dc>
   2177c:	ldr	r2, [pc, #624]	; 219f4 <fputs@plt+0x1d0e0>
   21780:	add	r3, pc, r3
   21784:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21788:	subs	r7, r0, #0
   2178c:	ldr	r6, [r3, r2]
   21790:	sub	sp, sp, #44	; 0x2c
   21794:	ldr	r3, [r6]
   21798:	str	r3, [sp, #36]	; 0x24
   2179c:	beq	217e8 <fputs@plt+0x1ced4>
   217a0:	mov	r4, #0
   217a4:	add	r5, sp, #24
   217a8:	add	r8, sp, #28
   217ac:	mov	fp, r4
   217b0:	mvn	sl, #1
   217b4:	mov	r9, #1
   217b8:	mov	r0, r5
   217bc:	bl	5f1b0 <fputs@plt+0x5a89c>
   217c0:	subs	r3, r0, #0
   217c4:	bne	218c4 <fputs@plt+0x1cfb0>
   217c8:	cmp	r4, #0
   217cc:	bne	2180c <fputs@plt+0x1cef8>
   217d0:	ldr	r2, [sp, #36]	; 0x24
   217d4:	ldr	r3, [r6]
   217d8:	cmp	r2, r3
   217dc:	bne	21808 <fputs@plt+0x1cef4>
   217e0:	add	sp, sp, #44	; 0x2c
   217e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   217e8:	ldr	r0, [pc, #520]	; 219f8 <fputs@plt+0x1d0e4>
   217ec:	movw	r2, #617	; 0x269
   217f0:	ldr	r1, [pc, #516]	; 219fc <fputs@plt+0x1d0e8>
   217f4:	ldr	r3, [pc, #516]	; 21a00 <fputs@plt+0x1d0ec>
   217f8:	add	r0, pc, r0
   217fc:	add	r1, pc, r1
   21800:	add	r3, pc, r3
   21804:	bl	5ac34 <fputs@plt+0x56320>
   21808:	bl	453c <__stack_chk_fail@plt>
   2180c:	add	sl, sp, #28
   21810:	mov	r2, r3
   21814:	ldr	r0, [r7, #16]
   21818:	mvn	ip, #1
   2181c:	mov	r1, sl
   21820:	str	r3, [sp, #32]
   21824:	str	ip, [sp, #28]
   21828:	bl	581fc <fputs@plt+0x538e8>
   2182c:	cmp	r0, #0
   21830:	beq	217d0 <fputs@plt+0x1cebc>
   21834:	mov	r4, #0
   21838:	mov	r5, #0
   2183c:	mvn	fp, #0
   21840:	mov	r9, #1
   21844:	ldrb	r3, [r0, #8]
   21848:	cmp	r3, #0
   2184c:	beq	218a8 <fputs@plt+0x1cf94>
   21850:	ldr	r8, [r0, #12]
   21854:	cmp	r8, #0
   21858:	bne	2186c <fputs@plt+0x1cf58>
   2185c:	b	218a8 <fputs@plt+0x1cf94>
   21860:	ldr	r8, [r8, #32]
   21864:	cmp	r8, #0
   21868:	beq	218a8 <fputs@plt+0x1cf94>
   2186c:	ldrb	r3, [r8, #4]
   21870:	cmp	r3, #0
   21874:	bne	21860 <fputs@plt+0x1cf4c>
   21878:	ldr	r0, [r8, #12]
   2187c:	mov	r3, #50	; 0x32
   21880:	ldr	r1, [r8, #24]
   21884:	ldr	r2, [r8, #8]
   21888:	str	fp, [sp]
   2188c:	strd	r4, [sp, #8]
   21890:	bl	4518 <mmap64@plt>
   21894:	ldr	r3, [r8, #12]
   21898:	cmp	r3, r0
   2189c:	bne	2199c <fputs@plt+0x1d088>
   218a0:	strb	r9, [r8, #4]
   218a4:	b	21860 <fputs@plt+0x1cf4c>
   218a8:	ldr	r0, [r7, #16]
   218ac:	mov	r1, sl
   218b0:	mov	r2, #0
   218b4:	bl	581fc <fputs@plt+0x538e8>
   218b8:	cmp	r0, #0
   218bc:	bne	21844 <fputs@plt+0x1cf30>
   218c0:	b	217d0 <fputs@plt+0x1cebc>
   218c4:	blt	21954 <fputs@plt+0x1d040>
   218c8:	ldr	r0, [r7, #16]
   218cc:	mov	r1, r8
   218d0:	mov	r2, #0
   218d4:	str	sl, [sp, #28]
   218d8:	str	fp, [sp, #32]
   218dc:	bl	581fc <fputs@plt+0x538e8>
   218e0:	cmp	r0, #0
   218e4:	beq	21938 <fputs@plt+0x1d024>
   218e8:	ldr	r3, [r0, #12]
   218ec:	cmp	r3, #0
   218f0:	beq	21920 <fputs@plt+0x1d00c>
   218f4:	ldr	r1, [sp, #24]
   218f8:	ldr	r2, [r3, #12]
   218fc:	cmp	r1, r2
   21900:	bcc	21914 <fputs@plt+0x1d000>
   21904:	ldr	ip, [r3, #24]
   21908:	add	r2, r2, ip
   2190c:	cmp	r1, r2
   21910:	bcc	21948 <fputs@plt+0x1d034>
   21914:	ldr	r3, [r3, #32]
   21918:	cmp	r3, #0
   2191c:	bne	218f8 <fputs@plt+0x1cfe4>
   21920:	ldr	r0, [r7, #16]
   21924:	mov	r1, r8
   21928:	mov	r2, #0
   2192c:	bl	581fc <fputs@plt+0x538e8>
   21930:	cmp	r0, #0
   21934:	bne	218e8 <fputs@plt+0x1cfd4>
   21938:	bl	5b610 <fputs@plt+0x56cfc>
   2193c:	cmp	r0, #2
   21940:	bgt	219bc <fputs@plt+0x1d0a8>
   21944:	bl	3de0 <abort@plt>
   21948:	strb	r9, [r0, #8]
   2194c:	mov	r4, #1
   21950:	b	217b8 <fputs@plt+0x1cea4>
   21954:	str	r3, [sp, #20]
   21958:	bl	5b610 <fputs@plt+0x56cfc>
   2195c:	ldr	r3, [sp, #20]
   21960:	cmp	r0, #2
   21964:	ble	21944 <fputs@plt+0x1d030>
   21968:	ldr	lr, [pc, #148]	; 21a04 <fputs@plt+0x1d0f0>
   2196c:	mov	r1, r3
   21970:	ldr	ip, [pc, #144]	; 21a08 <fputs@plt+0x1d0f4>
   21974:	movw	r3, #629	; 0x275
   21978:	ldr	r2, [pc, #140]	; 21a0c <fputs@plt+0x1d0f8>
   2197c:	add	lr, pc, lr
   21980:	add	ip, pc, ip
   21984:	str	lr, [sp]
   21988:	add	r2, pc, r2
   2198c:	str	ip, [sp, #4]
   21990:	mov	r0, #3
   21994:	bl	5ae90 <fputs@plt+0x5657c>
   21998:	b	21944 <fputs@plt+0x1d030>
   2199c:	ldr	r0, [pc, #108]	; 21a10 <fputs@plt+0x1d0fc>
   219a0:	mov	r2, #151	; 0x97
   219a4:	ldr	r1, [pc, #104]	; 21a14 <fputs@plt+0x1d100>
   219a8:	ldr	r3, [pc, #104]	; 21a18 <fputs@plt+0x1d104>
   219ac:	add	r0, pc, r0
   219b0:	add	r1, pc, r1
   219b4:	add	r3, pc, r3
   219b8:	bl	5ac34 <fputs@plt+0x56320>
   219bc:	ldr	lr, [pc, #88]	; 21a1c <fputs@plt+0x1d108>
   219c0:	mov	r1, #0
   219c4:	ldr	ip, [pc, #84]	; 21a20 <fputs@plt+0x1d10c>
   219c8:	movw	r3, #651	; 0x28b
   219cc:	ldr	r2, [pc, #80]	; 21a24 <fputs@plt+0x1d110>
   219d0:	add	lr, pc, lr
   219d4:	add	ip, pc, ip
   219d8:	str	lr, [sp]
   219dc:	add	r2, pc, r2
   219e0:	str	ip, [sp, #4]
   219e4:	mov	r0, #3
   219e8:	bl	5ae90 <fputs@plt+0x5657c>
   219ec:	b	21944 <fputs@plt+0x1d030>
   219f0:	andeq	sl, r6, r0, lsl r4
   219f4:	andeq	r0, r0, r0, lsr r4
   219f8:	strdeq	r1, [r4], -ip
   219fc:	ldrdeq	r7, [r4], -r8
   21a00:	andeq	r7, r4, ip, ror r7
   21a04:	andeq	r7, r4, r0, asr #15
   21a08:	andeq	r7, r4, r0, lsl #13
   21a0c:	andeq	r7, r4, ip, asr #12
   21a10:	muleq	r4, r0, r6
   21a14:	andeq	r7, r4, r4, lsr #12
   21a18:	andeq	r7, r4, ip, lsl #12
   21a1c:	andeq	r7, r4, ip, ror #14
   21a20:	andeq	r7, r4, r8, asr #12
   21a24:	strdeq	r7, [r4], -r8
   21a28:	push	{r4, r5, r6, lr}
   21a2c:	subs	r6, r0, #0
   21a30:	mov	r5, r1
   21a34:	beq	21a78 <fputs@plt+0x1d164>
   21a38:	add	r4, r6, r1, lsl #2
   21a3c:	ldr	r0, [r4, #20]
   21a40:	cmp	r0, #0
   21a44:	popne	{r4, r5, r6, pc}
   21a48:	mov	r0, #1
   21a4c:	mov	r1, #20
   21a50:	bl	3fcc <calloc@plt>
   21a54:	cmp	r0, #0
   21a58:	popeq	{r4, r5, r6, pc}
   21a5c:	str	r6, [r0]
   21a60:	str	r5, [r0, #4]
   21a64:	ldr	r3, [r4, #20]
   21a68:	cmp	r3, #0
   21a6c:	bne	21a98 <fputs@plt+0x1d184>
   21a70:	str	r0, [r4, #20]
   21a74:	pop	{r4, r5, r6, pc}
   21a78:	ldr	r0, [pc, #56]	; 21ab8 <fputs@plt+0x1d1a4>
   21a7c:	mov	r2, #253	; 0xfd
   21a80:	ldr	r1, [pc, #52]	; 21abc <fputs@plt+0x1d1a8>
   21a84:	ldr	r3, [pc, #52]	; 21ac0 <fputs@plt+0x1d1ac>
   21a88:	add	r0, pc, r0
   21a8c:	add	r1, pc, r1
   21a90:	add	r3, pc, r3
   21a94:	bl	5ac34 <fputs@plt+0x56320>
   21a98:	ldr	r0, [pc, #36]	; 21ac4 <fputs@plt+0x1d1b0>
   21a9c:	movw	r2, #266	; 0x10a
   21aa0:	ldr	r1, [pc, #32]	; 21ac8 <fputs@plt+0x1d1b4>
   21aa4:	ldr	r3, [pc, #32]	; 21acc <fputs@plt+0x1d1b8>
   21aa8:	add	r0, pc, r0
   21aac:	add	r1, pc, r1
   21ab0:	add	r3, pc, r3
   21ab4:	bl	5ac34 <fputs@plt+0x56320>
   21ab8:	andeq	r1, r4, ip, ror #8
   21abc:	andeq	r7, r4, r8, asr #10
   21ac0:	muleq	r4, r4, r4
   21ac4:	andeq	r7, r4, ip, ror #11
   21ac8:	andeq	r7, r4, r8, lsr #10
   21acc:	andeq	r7, r4, r4, ror r4
   21ad0:	push	{r4, lr}
   21ad4:	subs	r4, r0, #0
   21ad8:	beq	21afc <fputs@plt+0x1d1e8>
   21adc:	bl	215b0 <fputs@plt+0x1cc9c>
   21ae0:	ldr	r3, [r4]
   21ae4:	mov	r0, r4
   21ae8:	ldr	r2, [r3, #4]
   21aec:	sub	r2, r2, #1
   21af0:	str	r2, [r3, #4]
   21af4:	pop	{r4, lr}
   21af8:	b	4140 <free@plt>
   21afc:	ldr	r0, [pc, #24]	; 21b1c <fputs@plt+0x1d208>
   21b00:	mov	r2, #156	; 0x9c
   21b04:	ldr	r1, [pc, #20]	; 21b20 <fputs@plt+0x1d20c>
   21b08:	ldr	r3, [pc, #20]	; 21b24 <fputs@plt+0x1d210>
   21b0c:	add	r0, pc, r0
   21b10:	add	r1, pc, r1
   21b14:	add	r3, pc, r3
   21b18:	bl	5ac34 <fputs@plt+0x56320>
   21b1c:	andeq	r0, r5, r0, ror r0
   21b20:	andeq	r7, r4, r4, asr #9
   21b24:	andeq	r7, r4, r0, lsr #9
   21b28:	push	{r4, lr}
   21b2c:	subs	r4, r0, #0
   21b30:	bne	21b3c <fputs@plt+0x1d228>
   21b34:	b	21b78 <fputs@plt+0x1d264>
   21b38:	bl	21ad0 <fputs@plt+0x1d1bc>
   21b3c:	ldr	r0, [r4, #12]
   21b40:	cmp	r0, #0
   21b44:	bne	21b38 <fputs@plt+0x1d224>
   21b48:	ldr	r3, [r4]
   21b4c:	cmp	r3, #0
   21b50:	beq	21b6c <fputs@plt+0x1d258>
   21b54:	ldr	r1, [r4, #4]
   21b58:	ldr	r0, [r3, #16]
   21b5c:	add	r1, r1, #1
   21b60:	bl	58774 <fputs@plt+0x53e60>
   21b64:	cmp	r0, #0
   21b68:	beq	21b98 <fputs@plt+0x1d284>
   21b6c:	mov	r0, r4
   21b70:	pop	{r4, lr}
   21b74:	b	4140 <free@plt>
   21b78:	ldr	r0, [pc, #56]	; 21bb8 <fputs@plt+0x1d2a4>
   21b7c:	movw	r2, #286	; 0x11e
   21b80:	ldr	r1, [pc, #52]	; 21bbc <fputs@plt+0x1d2a8>
   21b84:	ldr	r3, [pc, #52]	; 21bc0 <fputs@plt+0x1d2ac>
   21b88:	add	r0, pc, r0
   21b8c:	add	r1, pc, r1
   21b90:	add	r3, pc, r3
   21b94:	bl	5ac34 <fputs@plt+0x56320>
   21b98:	ldr	r0, [pc, #36]	; 21bc4 <fputs@plt+0x1d2b0>
   21b9c:	mov	r2, #292	; 0x124
   21ba0:	ldr	r1, [pc, #32]	; 21bc8 <fputs@plt+0x1d2b4>
   21ba4:	ldr	r3, [pc, #32]	; 21bcc <fputs@plt+0x1d2b8>
   21ba8:	add	r0, pc, r0
   21bac:	add	r1, pc, r1
   21bb0:	add	r3, pc, r3
   21bb4:	bl	5ac34 <fputs@plt+0x56320>
   21bb8:	andeq	r0, r5, ip, ror #20
   21bbc:	andeq	r7, r4, r8, asr #8
   21bc0:	ldrdeq	r7, [r4], -r0
   21bc4:	andeq	r7, r4, r0, lsl #10
   21bc8:	andeq	r7, r4, r8, lsr #8
   21bcc:			; <UNDEFINED> instruction: 0x000473b0
   21bd0:	push	{r3, lr}
   21bd4:	mov	r1, #64	; 0x40
   21bd8:	mov	r0, #1
   21bdc:	bl	3fcc <calloc@plt>
   21be0:	cmp	r0, #0
   21be4:	movne	r3, #1
   21be8:	strne	r3, [r0]
   21bec:	pop	{r3, pc}
   21bf0:	push	{r3, lr}
   21bf4:	subs	r3, r0, #0
   21bf8:	beq	21c14 <fputs@plt+0x1d300>
   21bfc:	ldr	r2, [r3]
   21c00:	cmp	r2, #0
   21c04:	ble	21c34 <fputs@plt+0x1d320>
   21c08:	add	r2, r2, #1
   21c0c:	str	r2, [r3]
   21c10:	pop	{r3, pc}
   21c14:	ldr	r0, [pc, #56]	; 21c54 <fputs@plt+0x1d340>
   21c18:	mov	r2, #109	; 0x6d
   21c1c:	ldr	r1, [pc, #52]	; 21c58 <fputs@plt+0x1d344>
   21c20:	ldr	r3, [pc, #52]	; 21c5c <fputs@plt+0x1d348>
   21c24:	add	r0, pc, r0
   21c28:	add	r1, pc, r1
   21c2c:	add	r3, pc, r3
   21c30:	bl	5ac34 <fputs@plt+0x56320>
   21c34:	ldr	r0, [pc, #36]	; 21c60 <fputs@plt+0x1d34c>
   21c38:	mov	r2, #110	; 0x6e
   21c3c:	ldr	r1, [pc, #32]	; 21c64 <fputs@plt+0x1d350>
   21c40:	ldr	r3, [pc, #32]	; 21c68 <fputs@plt+0x1d354>
   21c44:	add	r0, pc, r0
   21c48:	add	r1, pc, r1
   21c4c:	add	r3, pc, r3
   21c50:	bl	5ac34 <fputs@plt+0x56320>
   21c54:	ldrdeq	r1, [r4], -r0
   21c58:	andeq	r7, r4, ip, lsr #7
   21c5c:	andeq	r7, r4, r4, ror r5
   21c60:	muleq	r4, ip, r4
   21c64:	andeq	r7, r4, ip, lsl #7
   21c68:	andeq	r7, r4, r4, asr r5
   21c6c:	push	{r4, r5, r6, r7, r8, lr}
   21c70:	subs	r5, r0, #0
   21c74:	beq	21d80 <fputs@plt+0x1d46c>
   21c78:	ldr	r8, [r5]
   21c7c:	cmp	r8, #0
   21c80:	ble	21d60 <fputs@plt+0x1d44c>
   21c84:	sub	r8, r8, #1
   21c88:	str	r8, [r5]
   21c8c:	cmp	r8, #0
   21c90:	beq	21c9c <fputs@plt+0x1d388>
   21c94:	mov	r0, #0
   21c98:	pop	{r4, r5, r6, r7, r8, pc}
   21c9c:	mov	r6, r5
   21ca0:	mov	r7, #9
   21ca4:	ldr	r4, [r6, #20]
   21ca8:	cmp	r4, #0
   21cac:	beq	21ce4 <fputs@plt+0x1d3d0>
   21cb0:	mov	r0, r4
   21cb4:	bl	21388 <fputs@plt+0x1ca74>
   21cb8:	ldr	r3, [r4]
   21cbc:	cmp	r3, #0
   21cc0:	beq	21cdc <fputs@plt+0x1d3c8>
   21cc4:	ldr	r2, [r4, #4]
   21cc8:	add	r3, r3, r2, lsl #2
   21ccc:	ldr	r2, [r3, #20]
   21cd0:	cmp	r4, r2
   21cd4:	bne	21d40 <fputs@plt+0x1d42c>
   21cd8:	str	r8, [r3, #20]
   21cdc:	mov	r0, r4
   21ce0:	bl	4140 <free@plt>
   21ce4:	subs	r7, r7, #1
   21ce8:	add	r6, r6, #4
   21cec:	bne	21ca4 <fputs@plt+0x1d390>
   21cf0:	b	21cf8 <fputs@plt+0x1d3e4>
   21cf4:	bl	21b28 <fputs@plt+0x1d214>
   21cf8:	ldr	r4, [r5, #16]
   21cfc:	mov	r0, r4
   21d00:	bl	588a8 <fputs@plt+0x53f94>
   21d04:	cmp	r0, #0
   21d08:	bne	21cf4 <fputs@plt+0x1d3e0>
   21d0c:	mov	r0, r4
   21d10:	bl	5831c <fputs@plt+0x53a08>
   21d14:	ldr	r0, [r5, #56]	; 0x38
   21d18:	cmp	r0, #0
   21d1c:	beq	21d30 <fputs@plt+0x1d41c>
   21d20:	bl	21ad0 <fputs@plt+0x1d1bc>
   21d24:	ldr	r0, [r5, #56]	; 0x38
   21d28:	cmp	r0, #0
   21d2c:	bne	21d20 <fputs@plt+0x1d40c>
   21d30:	mov	r0, r5
   21d34:	bl	4140 <free@plt>
   21d38:	mov	r0, #0
   21d3c:	pop	{r4, r5, r6, r7, r8, pc}
   21d40:	ldr	r0, [pc, #88]	; 21da0 <fputs@plt+0x1d48c>
   21d44:	movw	r2, #278	; 0x116
   21d48:	ldr	r1, [pc, #84]	; 21da4 <fputs@plt+0x1d490>
   21d4c:	ldr	r3, [pc, #84]	; 21da8 <fputs@plt+0x1d494>
   21d50:	add	r0, pc, r0
   21d54:	add	r1, pc, r1
   21d58:	add	r3, pc, r3
   21d5c:	bl	5ac34 <fputs@plt+0x56320>
   21d60:	ldr	r0, [pc, #68]	; 21dac <fputs@plt+0x1d498>
   21d64:	movw	r2, #351	; 0x15f
   21d68:	ldr	r1, [pc, #64]	; 21db0 <fputs@plt+0x1d49c>
   21d6c:	ldr	r3, [pc, #64]	; 21db4 <fputs@plt+0x1d4a0>
   21d70:	add	r0, pc, r0
   21d74:	add	r1, pc, r1
   21d78:	add	r3, pc, r3
   21d7c:	bl	5ac34 <fputs@plt+0x56320>
   21d80:	ldr	r0, [pc, #48]	; 21db8 <fputs@plt+0x1d4a4>
   21d84:	movw	r2, #350	; 0x15e
   21d88:	ldr	r1, [pc, #44]	; 21dbc <fputs@plt+0x1d4a8>
   21d8c:	ldr	r3, [pc, #44]	; 21dc0 <fputs@plt+0x1d4ac>
   21d90:	add	r0, pc, r0
   21d94:	add	r1, pc, r1
   21d98:	add	r3, pc, r3
   21d9c:	bl	5ac34 <fputs@plt+0x56320>
   21da0:	andeq	r7, r4, r0, lsr #7
   21da4:	andeq	r7, r4, r0, lsl #5
   21da8:			; <UNDEFINED> instruction: 0x000471bc
   21dac:	andeq	r7, r4, r0, ror r3
   21db0:	andeq	r7, r4, r0, ror #4
   21db4:	andeq	r7, r4, r8, ror r1
   21db8:	andeq	r1, r4, r4, ror #2
   21dbc:	andeq	r7, r4, r0, asr #4
   21dc0:	andeq	r7, r4, r8, asr r1
   21dc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21dc8:	sub	sp, sp, #60	; 0x3c
   21dcc:	subs	r7, r0, #0
   21dd0:	mov	r9, r3
   21dd4:	ldrb	r4, [sp, #96]	; 0x60
   21dd8:	mov	r6, r1
   21ddc:	mov	r8, r2
   21de0:	ldr	r5, [sp, #112]	; 0x70
   21de4:	str	r4, [sp, #48]	; 0x30
   21de8:	beq	223b0 <fputs@plt+0x1da9c>
   21dec:	ldr	r3, [r7]
   21df0:	cmp	r3, #0
   21df4:	ble	22410 <fputs@plt+0x1dafc>
   21df8:	cmp	r1, #0
   21dfc:	blt	223f0 <fputs@plt+0x1dadc>
   21e00:	cmp	r5, #0
   21e04:	beq	223d0 <fputs@plt+0x1dabc>
   21e08:	ldr	sl, [sp, #120]	; 0x78
   21e0c:	cmp	sl, #0
   21e10:	beq	22450 <fputs@plt+0x1db3c>
   21e14:	cmp	r9, #8
   21e18:	bhi	22430 <fputs@plt+0x1db1c>
   21e1c:	add	r3, r7, r9, lsl #2
   21e20:	ldr	r4, [r3, #20]
   21e24:	cmp	r4, #0
   21e28:	beq	21ed4 <fputs@plt+0x1d5c0>
   21e2c:	ldr	r3, [r4, #4]
   21e30:	cmp	r9, r3
   21e34:	bne	22390 <fputs@plt+0x1da7c>
   21e38:	ldr	ip, [r4, #8]
   21e3c:	cmp	ip, #0
   21e40:	beq	21ed4 <fputs@plt+0x1d5c0>
   21e44:	ldrd	sl, [sp, #104]	; 0x68
   21e48:	mov	r0, ip
   21e4c:	str	r5, [sp, #8]
   21e50:	str	ip, [sp, #36]	; 0x24
   21e54:	strd	sl, [sp]
   21e58:	bl	21498 <fputs@plt+0x1cb84>
   21e5c:	ldr	ip, [sp, #36]	; 0x24
   21e60:	cmp	r0, #0
   21e64:	beq	21ec0 <fputs@plt+0x1d5ac>
   21e68:	ldr	r3, [ip, #28]
   21e6c:	ldrb	r3, [r3, #8]
   21e70:	cmp	r3, #0
   21e74:	bne	221bc <fputs@plt+0x1d8a8>
   21e78:	ldrb	r3, [ip, #5]
   21e7c:	mov	r0, #1
   21e80:	ldr	fp, [sp, #48]	; 0x30
   21e84:	orr	sl, fp, r3
   21e88:	strb	sl, [ip, #5]
   21e8c:	ldr	r3, [r4, #8]
   21e90:	ldr	ip, [sp, #104]	; 0x68
   21e94:	ldr	r4, [sp, #120]	; 0x78
   21e98:	ldr	r1, [r3, #16]
   21e9c:	ldr	r2, [r3, #12]
   21ea0:	rsb	r3, r1, ip
   21ea4:	add	r3, r2, r3
   21ea8:	str	r3, [r4]
   21eac:	ldr	r3, [r7, #8]
   21eb0:	add	r3, r3, #1
   21eb4:	str	r3, [r7, #8]
   21eb8:	add	sp, sp, #60	; 0x3c
   21ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21ec0:	mov	r0, r4
   21ec4:	bl	21388 <fputs@plt+0x1ca74>
   21ec8:	ldr	r3, [r7]
   21ecc:	cmp	r3, #0
   21ed0:	ble	22490 <fputs@plt+0x1db7c>
   21ed4:	add	sl, r6, #1
   21ed8:	ldr	r0, [r7, #16]
   21edc:	str	sl, [sp, #52]	; 0x34
   21ee0:	mov	r1, sl
   21ee4:	bl	5863c <fputs@plt+0x53d28>
   21ee8:	cmp	r0, #0
   21eec:	beq	22024 <fputs@plt+0x1d710>
   21ef0:	ldr	r3, [r0, #4]
   21ef4:	cmp	r6, r3
   21ef8:	bne	224b0 <fputs@plt+0x1db9c>
   21efc:	ldrb	r3, [r0, #8]
   21f00:	cmp	r3, #0
   21f04:	bne	221bc <fputs@plt+0x1d8a8>
   21f08:	ldr	r4, [r0, #12]
   21f0c:	cmp	r4, #0
   21f10:	beq	22024 <fputs@plt+0x1d710>
   21f14:	ldrd	sl, [sp, #104]	; 0x68
   21f18:	b	21f28 <fputs@plt+0x1d614>
   21f1c:	ldr	r4, [r4, #32]
   21f20:	cmp	r4, #0
   21f24:	beq	22024 <fputs@plt+0x1d710>
   21f28:	strd	sl, [sp]
   21f2c:	mov	r0, r4
   21f30:	str	r5, [sp, #8]
   21f34:	mov	r1, r6
   21f38:	mov	r2, r8
   21f3c:	bl	21498 <fputs@plt+0x1cb84>
   21f40:	cmp	r0, #0
   21f44:	beq	21f1c <fputs@plt+0x1d608>
   21f48:	mov	r1, r9
   21f4c:	mov	r0, r7
   21f50:	bl	21a28 <fputs@plt+0x1d114>
   21f54:	subs	r5, r0, #0
   21f58:	mvneq	r0, #11
   21f5c:	beq	21eac <fputs@plt+0x1d598>
   21f60:	ldr	r3, [r5, #8]
   21f64:	cmp	r3, r4
   21f68:	beq	21fe8 <fputs@plt+0x1d6d4>
   21f6c:	bl	21388 <fputs@plt+0x1ca74>
   21f70:	ldrb	r3, [r4, #6]
   21f74:	cmp	r3, #0
   21f78:	beq	21fc8 <fputs@plt+0x1d6b4>
   21f7c:	ldr	r3, [r4, #40]	; 0x28
   21f80:	ldr	r1, [r5]
   21f84:	cmp	r3, #0
   21f88:	ldrne	r2, [r4, #44]	; 0x2c
   21f8c:	strne	r2, [r3, #44]	; 0x2c
   21f90:	ldr	r3, [r4, #44]	; 0x2c
   21f94:	cmp	r3, #0
   21f98:	beq	222c4 <fputs@plt+0x1d9b0>
   21f9c:	ldr	r2, [r4, #40]	; 0x28
   21fa0:	str	r2, [r3, #40]	; 0x28
   21fa4:	mov	r3, #0
   21fa8:	str	r3, [r4, #44]	; 0x2c
   21fac:	str	r3, [r4, #40]	; 0x28
   21fb0:	ldr	r2, [r5]
   21fb4:	ldr	r1, [r2, #60]	; 0x3c
   21fb8:	cmp	r1, r4
   21fbc:	streq	r3, [r2, #60]	; 0x3c
   21fc0:	mov	r3, #0
   21fc4:	strb	r3, [r4, #6]
   21fc8:	str	r4, [r5, #8]
   21fcc:	ldr	r3, [r4, #48]	; 0x30
   21fd0:	cmp	r3, #0
   21fd4:	str	r3, [r5, #12]
   21fd8:	strne	r5, [r3, #16]
   21fdc:	mov	r3, #0
   21fe0:	str	r3, [r5, #16]
   21fe4:	str	r5, [r4, #48]	; 0x30
   21fe8:	ldrb	r2, [r4, #5]
   21fec:	mov	r0, #1
   21ff0:	ldr	fp, [sp, #48]	; 0x30
   21ff4:	ldr	r3, [r4, #16]
   21ff8:	cmn	r2, fp
   21ffc:	ldr	r1, [r4, #12]
   22000:	ldr	ip, [sp, #104]	; 0x68
   22004:	moveq	r2, #0
   22008:	movne	r2, #1
   2200c:	strb	r2, [r4, #5]
   22010:	ldr	r4, [sp, #120]	; 0x78
   22014:	rsb	r3, r3, ip
   22018:	add	r3, r1, r3
   2201c:	str	r3, [r4]
   22020:	b	21eac <fputs@plt+0x1d598>
   22024:	ldr	r2, [r7]
   22028:	ldr	r3, [r7, #12]
   2202c:	cmp	r2, #0
   22030:	add	r3, r3, #1
   22034:	str	r3, [r7, #12]
   22038:	ble	22470 <fputs@plt+0x1db5c>
   2203c:	bl	4e8dc <fputs@plt+0x49fc8>
   22040:	ldrd	r2, [sp, #104]	; 0x68
   22044:	mov	fp, #0
   22048:	adds	r2, r2, r5
   2204c:	adc	r3, r3, #0
   22050:	mov	sl, r0
   22054:	rsbs	r4, sl, #0
   22058:	rsc	r5, fp, #0
   2205c:	ldrd	sl, [sp, #104]	; 0x68
   22060:	sub	r1, r0, #1
   22064:	rsb	ip, r0, #0
   22068:	and	sl, sl, r4
   2206c:	and	fp, fp, r5
   22070:	subs	r2, r2, sl
   22074:	sbc	r3, r3, fp
   22078:	mov	r5, #0
   2207c:	add	r2, r1, r2
   22080:	and	r2, r2, ip
   22084:	cmp	r2, #8388608	; 0x800000
   22088:	mov	r4, r2
   2208c:	strd	r4, [sp, #16]
   22090:	bcc	22144 <fputs@plt+0x1d830>
   22094:	ldr	r5, [sp, #116]	; 0x74
   22098:	cmp	r5, #0
   2209c:	beq	220f8 <fputs@plt+0x1d7e4>
   220a0:	ldr	r1, [r5, #48]	; 0x30
   220a4:	ldr	r2, [r5, #52]	; 0x34
   220a8:	str	r1, [sp, #24]
   220ac:	str	r2, [sp, #28]
   220b0:	ldrd	r4, [sp, #24]
   220b4:	str	r1, [sp, #32]
   220b8:	cmp	r5, fp
   220bc:	cmpeq	r4, sl
   220c0:	bls	2231c <fputs@plt+0x1da08>
   220c4:	ldrd	r2, [sp, #16]
   220c8:	adds	r2, r2, sl
   220cc:	adc	r3, r3, fp
   220d0:	cmp	r5, r3
   220d4:	cmpeq	r4, r2
   220d8:	bcs	220f8 <fputs@plt+0x1d7e4>
   220dc:	sub	r1, r1, #1
   220e0:	mov	r5, #0
   220e4:	add	r0, r1, r0
   220e8:	rsb	r0, sl, r0
   220ec:	and	ip, r0, ip
   220f0:	mov	r4, ip
   220f4:	strd	r4, [sp, #16]
   220f8:	ldr	r4, [sp, #16]
   220fc:	str	r6, [sp]
   22100:	mov	r0, #0
   22104:	strd	sl, [sp, #8]
   22108:	mov	r1, r4
   2210c:	mov	r2, r8
   22110:	mov	r3, #1
   22114:	bl	4518 <mmap64@plt>
   22118:	cmn	r0, #1
   2211c:	bne	221c4 <fputs@plt+0x1d8b0>
   22120:	bl	48cc <__errno_location@plt>
   22124:	ldr	r0, [r0]
   22128:	cmp	r0, #12
   2212c:	bne	222bc <fputs@plt+0x1d9a8>
   22130:	ldr	r0, [r7, #60]	; 0x3c
   22134:	cmp	r0, #0
   22138:	beq	22198 <fputs@plt+0x1d884>
   2213c:	bl	21ad0 <fputs@plt+0x1d1bc>
   22140:	b	220fc <fputs@plt+0x1d7e8>
   22144:	mov	r2, #8388608	; 0x800000
   22148:	mov	r3, #0
   2214c:	subs	r2, r2, r4
   22150:	sbc	r3, r3, r5
   22154:	ldrd	r4, [sp, #104]	; 0x68
   22158:	lsrs	r3, r3, #1
   2215c:	rrx	r2, r2
   22160:	add	r2, r1, r2
   22164:	and	r1, r2, ip
   22168:	mov	r3, #0
   2216c:	mov	r2, r1
   22170:	cmp	r5, r3
   22174:	cmpeq	r4, r2
   22178:	strd	r2, [sp, #40]	; 0x28
   2217c:	bcs	221a4 <fputs@plt+0x1d890>
   22180:	mov	r4, #8388608	; 0x800000
   22184:	mov	r5, #0
   22188:	mov	sl, #0
   2218c:	strd	r4, [sp, #16]
   22190:	mov	fp, #0
   22194:	b	22094 <fputs@plt+0x1d780>
   22198:	mvn	r0, #11
   2219c:	add	sp, sp, #60	; 0x3c
   221a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   221a4:	subs	sl, sl, r2
   221a8:	sbc	fp, fp, r3
   221ac:	mov	r2, #8388608	; 0x800000
   221b0:	mov	r3, #0
   221b4:	strd	r2, [sp, #16]
   221b8:	b	22094 <fputs@plt+0x1d780>
   221bc:	mvn	r0, #4
   221c0:	b	21eac <fputs@plt+0x1d598>
   221c4:	mov	r1, r9
   221c8:	mov	r5, r0
   221cc:	mov	r0, r7
   221d0:	bl	21a28 <fputs@plt+0x1d114>
   221d4:	subs	r9, r0, #0
   221d8:	beq	2237c <fputs@plt+0x1da68>
   221dc:	ldr	r1, [sp, #52]	; 0x34
   221e0:	ldr	r0, [r7, #16]
   221e4:	bl	5863c <fputs@plt+0x53d28>
   221e8:	subs	r1, r0, #0
   221ec:	movne	ip, r1
   221f0:	beq	22324 <fputs@plt+0x1da10>
   221f4:	ldr	r6, [r7, #60]	; 0x3c
   221f8:	cmp	r6, #0
   221fc:	beq	2220c <fputs@plt+0x1d8f8>
   22200:	ldr	r3, [r7, #4]
   22204:	cmp	r3, #64	; 0x40
   22208:	bhi	222f8 <fputs@plt+0x1d9e4>
   2220c:	mov	r0, #1
   22210:	mov	r1, #56	; 0x38
   22214:	str	ip, [sp, #36]	; 0x24
   22218:	bl	3fcc <calloc@plt>
   2221c:	ldr	ip, [sp, #36]	; 0x24
   22220:	subs	r6, r0, #0
   22224:	beq	2237c <fputs@plt+0x1da68>
   22228:	ldr	r3, [r7, #4]
   2222c:	add	r3, r3, #1
   22230:	str	r3, [r7, #4]
   22234:	ldr	r1, [sp, #48]	; 0x30
   22238:	mov	r0, r9
   2223c:	str	r5, [r6, #12]
   22240:	str	r4, [r6, #24]
   22244:	str	r7, [r6]
   22248:	strb	r1, [r6, #5]
   2224c:	strd	sl, [r6, #16]
   22250:	str	r8, [r6, #8]
   22254:	str	ip, [r6, #28]
   22258:	ldr	r3, [ip, #12]
   2225c:	cmp	r3, #0
   22260:	str	r3, [r6, #32]
   22264:	strne	r6, [r3, #36]	; 0x24
   22268:	mov	r3, #0
   2226c:	str	r3, [r6, #36]	; 0x24
   22270:	str	r6, [ip, #12]
   22274:	bl	21388 <fputs@plt+0x1ca74>
   22278:	str	r6, [r9, #8]
   2227c:	ldr	r3, [r6, #48]	; 0x30
   22280:	mov	r0, #1
   22284:	ldr	r4, [sp, #104]	; 0x68
   22288:	cmp	r3, #0
   2228c:	ldr	r5, [sp, #120]	; 0x78
   22290:	str	r3, [r9, #12]
   22294:	strne	r9, [r3, #16]
   22298:	mov	r3, #0
   2229c:	str	r3, [r9, #16]
   222a0:	ldr	r3, [r6, #16]
   222a4:	ldr	r2, [r6, #12]
   222a8:	rsb	r3, r3, r4
   222ac:	str	r9, [r6, #48]	; 0x30
   222b0:	add	r3, r2, r3
   222b4:	str	r3, [r5]
   222b8:	b	21eb8 <fputs@plt+0x1d5a4>
   222bc:	rsb	r0, r0, #0
   222c0:	b	21eb8 <fputs@plt+0x1d5a4>
   222c4:	ldr	r3, [r1, #56]	; 0x38
   222c8:	cmp	r3, r4
   222cc:	ldreq	r3, [r4, #40]	; 0x28
   222d0:	streq	r3, [r1, #56]	; 0x38
   222d4:	beq	21fa4 <fputs@plt+0x1d690>
   222d8:	ldr	r0, [pc, #496]	; 224d0 <fputs@plt+0x1dbbc>
   222dc:	mov	r2, #239	; 0xef
   222e0:	ldr	r1, [pc, #492]	; 224d4 <fputs@plt+0x1dbc0>
   222e4:	ldr	r3, [pc, #492]	; 224d8 <fputs@plt+0x1dbc4>
   222e8:	add	r0, pc, r0
   222ec:	add	r1, pc, r1
   222f0:	add	r3, pc, r3
   222f4:	bl	5ac34 <fputs@plt+0x56320>
   222f8:	mov	r0, r6
   222fc:	str	ip, [sp, #36]	; 0x24
   22300:	bl	215b0 <fputs@plt+0x1cc9c>
   22304:	mov	r0, r6
   22308:	mov	r1, #0
   2230c:	mov	r2, #56	; 0x38
   22310:	bl	4014 <memset@plt>
   22314:	ldr	ip, [sp, #36]	; 0x24
   22318:	b	22234 <fputs@plt+0x1d920>
   2231c:	mvn	r0, #98	; 0x62
   22320:	b	21eb8 <fputs@plt+0x1d5a4>
   22324:	add	r0, r7, #16
   22328:	bl	582ac <fputs@plt+0x53998>
   2232c:	cmp	r0, #0
   22330:	blt	2237c <fputs@plt+0x1da68>
   22334:	mov	r0, #1
   22338:	mov	r1, #16
   2233c:	bl	3fcc <calloc@plt>
   22340:	subs	r3, r0, #0
   22344:	beq	2237c <fputs@plt+0x1da68>
   22348:	str	r7, [r3]
   2234c:	mov	r2, r3
   22350:	str	r6, [r3, #4]
   22354:	ldr	r1, [sp, #52]	; 0x34
   22358:	ldr	r0, [r7, #16]
   2235c:	str	r3, [sp, #36]	; 0x24
   22360:	bl	583e8 <fputs@plt+0x53ad4>
   22364:	ldr	r3, [sp, #36]	; 0x24
   22368:	cmp	r0, #0
   2236c:	movge	ip, r3
   22370:	bge	221f4 <fputs@plt+0x1d8e0>
   22374:	mov	r0, r3
   22378:	bl	4140 <free@plt>
   2237c:	mov	r0, r5
   22380:	mov	r1, r4
   22384:	bl	46ec <munmap@plt>
   22388:	mvn	r0, #11
   2238c:	b	21eb8 <fputs@plt+0x1d5a4>
   22390:	ldr	r0, [pc, #324]	; 224dc <fputs@plt+0x1dbc8>
   22394:	mov	r2, #392	; 0x188
   22398:	ldr	r1, [pc, #320]	; 224e0 <fputs@plt+0x1dbcc>
   2239c:	ldr	r3, [pc, #320]	; 224e4 <fputs@plt+0x1dbd0>
   223a0:	add	r0, pc, r0
   223a4:	add	r1, pc, r1
   223a8:	add	r3, pc, r3
   223ac:	bl	5ac34 <fputs@plt+0x56320>
   223b0:	ldr	r0, [pc, #304]	; 224e8 <fputs@plt+0x1dbd4>
   223b4:	mov	r2, #572	; 0x23c
   223b8:	ldr	r1, [pc, #300]	; 224ec <fputs@plt+0x1dbd8>
   223bc:	ldr	r3, [pc, #300]	; 224f0 <fputs@plt+0x1dbdc>
   223c0:	add	r0, pc, r0
   223c4:	add	r1, pc, r1
   223c8:	add	r3, pc, r3
   223cc:	bl	5ac34 <fputs@plt+0x56320>
   223d0:	ldr	r0, [pc, #284]	; 224f4 <fputs@plt+0x1dbe0>
   223d4:	movw	r2, #575	; 0x23f
   223d8:	ldr	r1, [pc, #280]	; 224f8 <fputs@plt+0x1dbe4>
   223dc:	ldr	r3, [pc, #280]	; 224fc <fputs@plt+0x1dbe8>
   223e0:	add	r0, pc, r0
   223e4:	add	r1, pc, r1
   223e8:	add	r3, pc, r3
   223ec:	bl	5ac34 <fputs@plt+0x56320>
   223f0:	ldr	r0, [pc, #264]	; 22500 <fputs@plt+0x1dbec>
   223f4:	movw	r2, #574	; 0x23e
   223f8:	ldr	r1, [pc, #260]	; 22504 <fputs@plt+0x1dbf0>
   223fc:	ldr	r3, [pc, #260]	; 22508 <fputs@plt+0x1dbf4>
   22400:	add	r0, pc, r0
   22404:	add	r1, pc, r1
   22408:	add	r3, pc, r3
   2240c:	bl	5ac34 <fputs@plt+0x56320>
   22410:	ldr	r0, [pc, #244]	; 2250c <fputs@plt+0x1dbf8>
   22414:	movw	r2, #573	; 0x23d
   22418:	ldr	r1, [pc, #240]	; 22510 <fputs@plt+0x1dbfc>
   2241c:	ldr	r3, [pc, #240]	; 22514 <fputs@plt+0x1dc00>
   22420:	add	r0, pc, r0
   22424:	add	r1, pc, r1
   22428:	add	r3, pc, r3
   2242c:	bl	5ac34 <fputs@plt+0x56320>
   22430:	ldr	r0, [pc, #224]	; 22518 <fputs@plt+0x1dc04>
   22434:	movw	r2, #577	; 0x241
   22438:	ldr	r1, [pc, #220]	; 2251c <fputs@plt+0x1dc08>
   2243c:	ldr	r3, [pc, #220]	; 22520 <fputs@plt+0x1dc0c>
   22440:	add	r0, pc, r0
   22444:	add	r1, pc, r1
   22448:	add	r3, pc, r3
   2244c:	bl	5ac34 <fputs@plt+0x56320>
   22450:	ldr	r0, [pc, #204]	; 22524 <fputs@plt+0x1dc10>
   22454:	mov	r2, #576	; 0x240
   22458:	ldr	r1, [pc, #200]	; 22528 <fputs@plt+0x1dc14>
   2245c:	ldr	r3, [pc, #200]	; 2252c <fputs@plt+0x1dc18>
   22460:	add	r0, pc, r0
   22464:	add	r1, pc, r1
   22468:	add	r3, pc, r3
   2246c:	bl	5ac34 <fputs@plt+0x56320>
   22470:	ldr	r0, [pc, #184]	; 22530 <fputs@plt+0x1dc1c>
   22474:	movw	r2, #478	; 0x1de
   22478:	ldr	r1, [pc, #180]	; 22534 <fputs@plt+0x1dc20>
   2247c:	ldr	r3, [pc, #180]	; 22538 <fputs@plt+0x1dc24>
   22480:	add	r0, pc, r0
   22484:	add	r1, pc, r1
   22488:	add	r3, pc, r3
   2248c:	bl	5ac34 <fputs@plt+0x56320>
   22490:	ldr	r0, [pc, #164]	; 2253c <fputs@plt+0x1dc28>
   22494:	mov	r2, #428	; 0x1ac
   22498:	ldr	r1, [pc, #160]	; 22540 <fputs@plt+0x1dc2c>
   2249c:	ldr	r3, [pc, #160]	; 22544 <fputs@plt+0x1dc30>
   224a0:	add	r0, pc, r0
   224a4:	add	r1, pc, r1
   224a8:	add	r3, pc, r3
   224ac:	bl	5ac34 <fputs@plt+0x56320>
   224b0:	ldr	r0, [pc, #144]	; 22548 <fputs@plt+0x1dc34>
   224b4:	mov	r2, #436	; 0x1b4
   224b8:	ldr	r1, [pc, #140]	; 2254c <fputs@plt+0x1dc38>
   224bc:	ldr	r3, [pc, #140]	; 22550 <fputs@plt+0x1dc3c>
   224c0:	add	r0, pc, r0
   224c4:	add	r1, pc, r1
   224c8:	add	r3, pc, r3
   224cc:	bl	5ac34 <fputs@plt+0x56320>
   224d0:	andeq	r3, r4, ip, lsr #7
   224d4:	andeq	r6, r4, r8, ror #25
   224d8:	andeq	r6, r4, r8, ror #23
   224dc:	andeq	r6, r4, ip, ror sp
   224e0:	andeq	r6, r4, r0, lsr ip
   224e4:	andeq	r6, r4, r8, lsl #28
   224e8:	andeq	r0, r4, r4, lsr fp
   224ec:	andeq	r6, r4, r0, lsl ip
   224f0:	ldrdeq	r6, [r4], -r0
   224f4:	andeq	r6, r4, r0, lsl lr
   224f8:	strdeq	r6, [r4], -r0
   224fc:			; <UNDEFINED> instruction: 0x00046bb0
   22500:	andeq	sp, r4, r0, lsr #19
   22504:	ldrdeq	r6, [r4], -r0
   22508:	muleq	r4, r0, fp
   2250c:	andeq	r6, r4, r0, asr #25
   22510:			; <UNDEFINED> instruction: 0x00046bb0
   22514:	andeq	r6, r4, r0, ror fp
   22518:	ldrdeq	r6, [r4], -r0
   2251c:	muleq	r4, r0, fp
   22520:	andeq	r6, r4, r0, asr fp
   22524:	andeq	r3, r4, r0, lsl #6
   22528:	andeq	r6, r4, r0, ror fp
   2252c:	andeq	r6, r4, r0, lsr fp
   22530:	andeq	r6, r4, r0, ror #24
   22534:	andeq	r6, r4, r0, asr fp
   22538:	strdeq	r6, [r4], -r4
   2253c:	andeq	r6, r4, r0, asr #24
   22540:	andeq	r6, r4, r0, lsr fp
   22544:	andeq	r6, r4, r0, lsl #22
   22548:	andeq	r6, r4, r0, ror ip
   2254c:	andeq	r6, r4, r0, lsl fp
   22550:	andeq	r6, r4, r0, ror #21
   22554:	cmp	r0, #0
   22558:	push	{r3, lr}
   2255c:	beq	22568 <fputs@plt+0x1dc54>
   22560:	ldr	r0, [r0, #8]
   22564:	pop	{r3, pc}
   22568:	ldr	r0, [pc, #24]	; 22588 <fputs@plt+0x1dc74>
   2256c:	mov	r2, #600	; 0x258
   22570:	ldr	r1, [pc, #20]	; 2258c <fputs@plt+0x1dc78>
   22574:	ldr	r3, [pc, #20]	; 22590 <fputs@plt+0x1dc7c>
   22578:	add	r0, pc, r0
   2257c:	add	r1, pc, r1
   22580:	add	r3, pc, r3
   22584:	bl	5ac34 <fputs@plt+0x56320>
   22588:	andeq	r0, r4, ip, ror r9
   2258c:	andeq	r6, r4, r8, asr sl
   22590:	andeq	r6, r4, r8, ror #19
   22594:	cmp	r0, #0
   22598:	push	{r3, lr}
   2259c:	beq	225a8 <fputs@plt+0x1dc94>
   225a0:	ldr	r0, [r0, #12]
   225a4:	pop	{r3, pc}
   225a8:	ldr	r0, [pc, #24]	; 225c8 <fputs@plt+0x1dcb4>
   225ac:	movw	r2, #606	; 0x25e
   225b0:	ldr	r1, [pc, #20]	; 225cc <fputs@plt+0x1dcb8>
   225b4:	ldr	r3, [pc, #20]	; 225d0 <fputs@plt+0x1dcbc>
   225b8:	add	r0, pc, r0
   225bc:	add	r1, pc, r1
   225c0:	add	r3, pc, r3
   225c4:	bl	5ac34 <fputs@plt+0x56320>
   225c8:	andeq	r0, r4, ip, lsr r9
   225cc:	andeq	r6, r4, r8, lsl sl
   225d0:	andeq	r6, r4, r8, lsl #19
   225d4:	push	{r3, r4, r5, lr}
   225d8:	subs	r5, r0, #0
   225dc:	mov	r4, r1
   225e0:	beq	22608 <fputs@plt+0x1dcf4>
   225e4:	cmp	r1, #0
   225e8:	blt	22628 <fputs@plt+0x1dd14>
   225ec:	bl	21778 <fputs@plt+0x1ce64>
   225f0:	ldr	r0, [r5, #16]
   225f4:	add	r1, r4, #1
   225f8:	bl	5863c <fputs@plt+0x53d28>
   225fc:	cmp	r0, #0
   22600:	ldrbne	r0, [r0, #8]
   22604:	pop	{r3, r4, r5, pc}
   22608:	ldr	r0, [pc, #56]	; 22648 <fputs@plt+0x1dd34>
   2260c:	movw	r2, #677	; 0x2a5
   22610:	ldr	r1, [pc, #52]	; 2264c <fputs@plt+0x1dd38>
   22614:	ldr	r3, [pc, #52]	; 22650 <fputs@plt+0x1dd3c>
   22618:	add	r0, pc, r0
   2261c:	add	r1, pc, r1
   22620:	add	r3, pc, r3
   22624:	bl	5ac34 <fputs@plt+0x56320>
   22628:	ldr	r0, [pc, #36]	; 22654 <fputs@plt+0x1dd40>
   2262c:	movw	r2, #678	; 0x2a6
   22630:	ldr	r1, [pc, #32]	; 22658 <fputs@plt+0x1dd44>
   22634:	ldr	r3, [pc, #32]	; 2265c <fputs@plt+0x1dd48>
   22638:	add	r0, pc, r0
   2263c:	add	r1, pc, r1
   22640:	add	r3, pc, r3
   22644:	bl	5ac34 <fputs@plt+0x56320>
   22648:	ldrdeq	r0, [r4], -ip
   2264c:			; <UNDEFINED> instruction: 0x000469b8
   22650:	andeq	r6, r4, r0, lsl r9
   22654:	andeq	sp, r4, r8, ror #14
   22658:	muleq	r4, r8, r9
   2265c:	strdeq	r6, [r4], -r0
   22660:	push	{r3, r4, r5, lr}
   22664:	subs	r5, r0, #0
   22668:	mov	r4, r1
   2266c:	beq	22698 <fputs@plt+0x1dd84>
   22670:	cmp	r1, #0
   22674:	blt	226b8 <fputs@plt+0x1dda4>
   22678:	bl	21778 <fputs@plt+0x1ce64>
   2267c:	ldr	r0, [r5, #16]
   22680:	add	r1, r4, #1
   22684:	bl	5863c <fputs@plt+0x53d28>
   22688:	cmp	r0, #0
   2268c:	popeq	{r3, r4, r5, pc}
   22690:	pop	{r3, r4, r5, lr}
   22694:	b	21b28 <fputs@plt+0x1d214>
   22698:	ldr	r0, [pc, #56]	; 226d8 <fputs@plt+0x1ddc4>
   2269c:	mov	r2, #692	; 0x2b4
   226a0:	ldr	r1, [pc, #52]	; 226dc <fputs@plt+0x1ddc8>
   226a4:	ldr	r3, [pc, #52]	; 226e0 <fputs@plt+0x1ddcc>
   226a8:	add	r0, pc, r0
   226ac:	add	r1, pc, r1
   226b0:	add	r3, pc, r3
   226b4:	bl	5ac34 <fputs@plt+0x56320>
   226b8:	ldr	r0, [pc, #36]	; 226e4 <fputs@plt+0x1ddd0>
   226bc:	movw	r2, #693	; 0x2b5
   226c0:	ldr	r1, [pc, #32]	; 226e8 <fputs@plt+0x1ddd4>
   226c4:	ldr	r3, [pc, #32]	; 226ec <fputs@plt+0x1ddd8>
   226c8:	add	r0, pc, r0
   226cc:	add	r1, pc, r1
   226d0:	add	r3, pc, r3
   226d4:	bl	5ac34 <fputs@plt+0x56320>
   226d8:	andeq	r0, r4, ip, asr #16
   226dc:	andeq	r6, r4, r8, lsr #18
   226e0:			; <UNDEFINED> instruction: 0x00046ab8
   226e4:	ldrdeq	sp, [r4], -r8
   226e8:	andeq	r6, r4, r8, lsl #18
   226ec:	muleq	r4, r8, sl
   226f0:	cmp	r0, #2
   226f4:	bhi	22708 <fputs@plt+0x1ddf4>
   226f8:	ldr	r3, [pc, #16]	; 22710 <fputs@plt+0x1ddfc>
   226fc:	add	r3, pc, r3
   22700:	ldr	r0, [r3, r0, lsl #2]
   22704:	bx	lr
   22708:	mov	r0, #0
   2270c:	bx	lr
   22710:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   22714:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22718:	sub	sp, sp, #132	; 0x84
   2271c:	ldr	lr, [pc, #716]	; 229f0 <fputs@plt+0x1e0dc>
   22720:	add	r8, sp, #32
   22724:	ldr	ip, [pc, #712]	; 229f4 <fputs@plt+0x1e0e0>
   22728:	mov	r1, #0
   2272c:	add	lr, pc, lr
   22730:	strd	r2, [sp, #8]
   22734:	str	r0, [sp, #24]
   22738:	mov	r2, #88	; 0x58
   2273c:	ldr	ip, [lr, ip]
   22740:	mov	r3, lr
   22744:	ldr	sl, [sp, #176]	; 0xb0
   22748:	mov	r0, r8
   2274c:	ldr	r6, [sp, #168]	; 0xa8
   22750:	ldr	r3, [ip]
   22754:	str	ip, [sp, #20]
   22758:	ldr	r9, [sp, #172]	; 0xac
   2275c:	str	sl, [sp, #28]
   22760:	ldr	r5, [sp, #180]	; 0xb4
   22764:	str	r3, [sp, #124]	; 0x7c
   22768:	bl	4014 <memset@plt>
   2276c:	ldr	fp, [sp, #24]
   22770:	cmp	fp, #0
   22774:	beq	22944 <fputs@plt+0x1e030>
   22778:	ldrd	sl, [sp, #8]
   2277c:	orrs	fp, sl, fp
   22780:	beq	22924 <fputs@plt+0x1e010>
   22784:	cmp	r6, #0
   22788:	beq	229d0 <fputs@plt+0x1e0bc>
   2278c:	cmp	r9, #0
   22790:	beq	229b0 <fputs@plt+0x1e09c>
   22794:	ldr	sl, [sp, #28]
   22798:	cmp	sl, #0
   2279c:	beq	22990 <fputs@plt+0x1e07c>
   227a0:	ldr	r3, [r9]
   227a4:	cmp	r3, #0
   227a8:	bne	22964 <fputs@plt+0x1e050>
   227ac:	mov	r3, #0
   227b0:	mov	r0, r8
   227b4:	str	r3, [sp]
   227b8:	mvn	r2, #0
   227bc:	mvn	r3, #0
   227c0:	bl	483c <lzma_stream_decoder@plt>
   227c4:	cmp	r0, #0
   227c8:	bne	228fc <fputs@plt+0x1dfe8>
   227cc:	ldrd	r2, [sp, #8]
   227d0:	mov	fp, r0
   227d4:	mov	r1, r9
   227d8:	mov	r0, r6
   227dc:	adds	r2, r2, r2
   227e0:	adc	r3, r3, r3
   227e4:	cmp	r5, #0
   227e8:	movne	sl, r5
   227ec:	mvneq	sl, #0
   227f0:	cmp	fp, r3
   227f4:	cmpeq	sl, r2
   227f8:	mov	r3, #1
   227fc:	movhi	sl, r2
   22800:	mov	r2, sl
   22804:	mov	r4, sl
   22808:	bl	52ca4 <fputs@plt+0x4e390>
   2280c:	cmp	r0, #0
   22810:	beq	228fc <fputs@plt+0x1dfe8>
   22814:	ldr	r3, [r6]
   22818:	adds	r7, r5, #0
   2281c:	ldr	fp, [sp, #24]
   22820:	ldr	ip, [sp, #8]
   22824:	movne	r7, #1
   22828:	str	sl, [sp, #52]	; 0x34
   2282c:	str	fp, [sp, #32]
   22830:	str	ip, [sp, #36]	; 0x24
   22834:	str	r3, [sp, #48]	; 0x30
   22838:	b	228ac <fputs@plt+0x1df98>
   2283c:	cmp	r0, #0
   22840:	bne	228fc <fputs@plt+0x1dfe8>
   22844:	ldr	sl, [sp, #52]	; 0x34
   22848:	cmp	r7, #0
   2284c:	rsb	sl, sl, r4
   22850:	beq	22864 <fputs@plt+0x1df50>
   22854:	cmp	r5, sl
   22858:	bls	228c8 <fputs@plt+0x1dfb4>
   2285c:	cmp	r4, r5
   22860:	beq	22904 <fputs@plt+0x1dff0>
   22864:	cmp	r7, #0
   22868:	lsl	r4, r4, #1
   2286c:	mov	r0, r6
   22870:	mov	r1, r9
   22874:	movne	r3, r5
   22878:	mvneq	r3, #0
   2287c:	cmp	r3, r4
   22880:	movcc	r4, r3
   22884:	mov	r3, #1
   22888:	mov	r2, r4
   2288c:	bl	52ca4 <fputs@plt+0x4e390>
   22890:	cmp	r0, #0
   22894:	beq	228fc <fputs@plt+0x1dfe8>
   22898:	ldr	r3, [r6]
   2289c:	rsb	r2, sl, r4
   228a0:	str	r2, [sp, #52]	; 0x34
   228a4:	add	sl, r3, sl
   228a8:	str	sl, [sp, #48]	; 0x30
   228ac:	mov	r0, r8
   228b0:	mov	r1, #3
   228b4:	bl	4488 <lzma_code@plt>
   228b8:	cmp	r0, #1
   228bc:	bne	2283c <fputs@plt+0x1df28>
   228c0:	ldr	sl, [sp, #52]	; 0x34
   228c4:	rsb	sl, sl, r4
   228c8:	ldr	fp, [sp, #28]
   228cc:	mov	r4, #0
   228d0:	str	sl, [fp]
   228d4:	mov	r0, r8
   228d8:	bl	45e4 <lzma_end@plt>
   228dc:	ldr	sl, [sp, #20]
   228e0:	ldr	r2, [sp, #124]	; 0x7c
   228e4:	mov	r0, r4
   228e8:	ldr	r3, [sl]
   228ec:	cmp	r2, r3
   228f0:	bne	2290c <fputs@plt+0x1dff8>
   228f4:	add	sp, sp, #132	; 0x84
   228f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   228fc:	mvn	r4, #11
   22900:	b	228d4 <fputs@plt+0x1dfc0>
   22904:	mvn	r4, #104	; 0x68
   22908:	b	228d4 <fputs@plt+0x1dfc0>
   2290c:	bl	453c <__stack_chk_fail@plt>
   22910:	mov	r4, r0
   22914:	mov	r0, r8
   22918:	bl	45e4 <lzma_end@plt>
   2291c:	mov	r0, r4
   22920:	bl	4818 <_Unwind_Resume@plt>
   22924:	ldr	r0, [pc, #204]	; 229f8 <fputs@plt+0x1e0e4>
   22928:	mov	r2, #129	; 0x81
   2292c:	ldr	r1, [pc, #200]	; 229fc <fputs@plt+0x1e0e8>
   22930:	ldr	r3, [pc, #200]	; 22a00 <fputs@plt+0x1e0ec>
   22934:	add	r0, pc, r0
   22938:	add	r1, pc, r1
   2293c:	add	r3, pc, r3
   22940:	bl	5ac34 <fputs@plt+0x56320>
   22944:	ldr	r0, [pc, #184]	; 22a04 <fputs@plt+0x1e0f0>
   22948:	mov	r2, #128	; 0x80
   2294c:	ldr	r1, [pc, #180]	; 22a08 <fputs@plt+0x1e0f4>
   22950:	ldr	r3, [pc, #180]	; 22a0c <fputs@plt+0x1e0f8>
   22954:	add	r0, pc, r0
   22958:	add	r1, pc, r1
   2295c:	add	r3, pc, r3
   22960:	bl	5ac34 <fputs@plt+0x56320>
   22964:	ldr	r3, [r6]
   22968:	cmp	r3, #0
   2296c:	bne	227ac <fputs@plt+0x1de98>
   22970:	ldr	r0, [pc, #152]	; 22a10 <fputs@plt+0x1e0fc>
   22974:	mov	r2, #133	; 0x85
   22978:	ldr	r1, [pc, #148]	; 22a14 <fputs@plt+0x1e100>
   2297c:	ldr	r3, [pc, #148]	; 22a18 <fputs@plt+0x1e104>
   22980:	add	r0, pc, r0
   22984:	add	r1, pc, r1
   22988:	add	r3, pc, r3
   2298c:	bl	5ac34 <fputs@plt+0x56320>
   22990:	ldr	r0, [pc, #132]	; 22a1c <fputs@plt+0x1e108>
   22994:	mov	r2, #132	; 0x84
   22998:	ldr	r1, [pc, #128]	; 22a20 <fputs@plt+0x1e10c>
   2299c:	ldr	r3, [pc, #128]	; 22a24 <fputs@plt+0x1e110>
   229a0:	add	r0, pc, r0
   229a4:	add	r1, pc, r1
   229a8:	add	r3, pc, r3
   229ac:	bl	5ac34 <fputs@plt+0x56320>
   229b0:	ldr	r0, [pc, #112]	; 22a28 <fputs@plt+0x1e114>
   229b4:	mov	r2, #131	; 0x83
   229b8:	ldr	r1, [pc, #108]	; 22a2c <fputs@plt+0x1e118>
   229bc:	ldr	r3, [pc, #108]	; 22a30 <fputs@plt+0x1e11c>
   229c0:	add	r0, pc, r0
   229c4:	add	r1, pc, r1
   229c8:	add	r3, pc, r3
   229cc:	bl	5ac34 <fputs@plt+0x56320>
   229d0:	ldr	r0, [pc, #92]	; 22a34 <fputs@plt+0x1e120>
   229d4:	mov	r2, #130	; 0x82
   229d8:	ldr	r1, [pc, #88]	; 22a38 <fputs@plt+0x1e124>
   229dc:	ldr	r3, [pc, #88]	; 22a3c <fputs@plt+0x1e128>
   229e0:	add	r0, pc, r0
   229e4:	add	r1, pc, r1
   229e8:	add	r3, pc, r3
   229ec:	bl	5ac34 <fputs@plt+0x56320>
   229f0:	andeq	r9, r6, r4, ror #8
   229f4:	andeq	r0, r0, r0, lsr r4
   229f8:			; <UNDEFINED> instruction: 0x000468b8
   229fc:	muleq	r4, ip, r8
   22a00:	muleq	r4, ip, fp
   22a04:	andeq	r6, r4, ip, ror r8
   22a08:	andeq	r6, r4, ip, ror r8
   22a0c:	andeq	r6, r4, ip, ror fp
   22a10:	muleq	r4, ip, r8
   22a14:	andeq	r6, r4, r0, asr r8
   22a18:	andeq	r6, r4, r0, asr fp
   22a1c:	andeq	r6, r4, r0, ror #16
   22a20:	andeq	r6, r4, r0, lsr r8
   22a24:	andeq	r6, r4, r0, lsr fp
   22a28:	andeq	r6, r4, ip, asr #16
   22a2c:	andeq	r6, r4, r0, lsl r8
   22a30:	andeq	r6, r4, r0, lsl fp
   22a34:	andeq	r6, r4, ip, lsl r8
   22a38:	strdeq	r6, [r4], -r0
   22a3c:	strdeq	r6, [r4], -r0
   22a40:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a44:	subs	sl, r0, #0
   22a48:	mov	r6, r2
   22a4c:	mov	r7, r3
   22a50:	ldr	fp, [sp, #40]	; 0x28
   22a54:	ldr	r8, [sp, #44]	; 0x2c
   22a58:	ldr	r9, [sp, #48]	; 0x30
   22a5c:	beq	22b64 <fputs@plt+0x1e250>
   22a60:	orrs	r3, r6, r7
   22a64:	beq	22b44 <fputs@plt+0x1e230>
   22a68:	cmp	fp, #0
   22a6c:	beq	22b24 <fputs@plt+0x1e210>
   22a70:	cmp	r8, #0
   22a74:	beq	22bd0 <fputs@plt+0x1e2bc>
   22a78:	cmp	r9, #0
   22a7c:	beq	22bb0 <fputs@plt+0x1e29c>
   22a80:	ldr	r1, [r8]
   22a84:	cmp	r1, #0
   22a88:	bne	22b84 <fputs@plt+0x1e270>
   22a8c:	cmp	r7, #0
   22a90:	cmpeq	r6, #8
   22a94:	bls	22b14 <fputs@plt+0x1e200>
   22a98:	ldrd	r4, [sl]
   22a9c:	cmp	r4, #0
   22aa0:	blt	22b0c <fputs@plt+0x1e1f8>
   22aa4:	mov	r2, r4
   22aa8:	mov	r3, #0
   22aac:	cmp	r5, r3
   22ab0:	cmpeq	r4, r2
   22ab4:	bne	22b0c <fputs@plt+0x1e1f8>
   22ab8:	cmp	r1, r4
   22abc:	ldrcs	r1, [fp]
   22ac0:	bcc	22aec <fputs@plt+0x1e1d8>
   22ac4:	mov	r3, r4
   22ac8:	add	r0, sl, #8
   22acc:	sub	r2, r6, #8
   22ad0:	bl	4464 <LZ4_decompress_safe@plt>
   22ad4:	subs	r3, r0, r4
   22ad8:	movne	r3, #1
   22adc:	orrs	r0, r3, r0, lsr #31
   22ae0:	bne	22b14 <fputs@plt+0x1e200>
   22ae4:	str	r4, [r9]
   22ae8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22aec:	mov	r1, r4
   22af0:	ldr	r0, [fp]
   22af4:	bl	47a0 <realloc@plt>
   22af8:	subs	r1, r0, #0
   22afc:	beq	22b1c <fputs@plt+0x1e208>
   22b00:	str	r1, [fp]
   22b04:	str	r4, [r8]
   22b08:	b	22ac4 <fputs@plt+0x1e1b0>
   22b0c:	mvn	r0, #26
   22b10:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b14:	mvn	r0, #73	; 0x49
   22b18:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b1c:	mvn	r0, #11
   22b20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b24:	ldr	r0, [pc, #196]	; 22bf0 <fputs@plt+0x1e2dc>
   22b28:	mov	r2, #189	; 0xbd
   22b2c:	ldr	r1, [pc, #192]	; 22bf4 <fputs@plt+0x1e2e0>
   22b30:	ldr	r3, [pc, #192]	; 22bf8 <fputs@plt+0x1e2e4>
   22b34:	add	r0, pc, r0
   22b38:	add	r1, pc, r1
   22b3c:	add	r3, pc, r3
   22b40:	bl	5ac34 <fputs@plt+0x56320>
   22b44:	ldr	r0, [pc, #176]	; 22bfc <fputs@plt+0x1e2e8>
   22b48:	mov	r2, #188	; 0xbc
   22b4c:	ldr	r1, [pc, #172]	; 22c00 <fputs@plt+0x1e2ec>
   22b50:	ldr	r3, [pc, #172]	; 22c04 <fputs@plt+0x1e2f0>
   22b54:	add	r0, pc, r0
   22b58:	add	r1, pc, r1
   22b5c:	add	r3, pc, r3
   22b60:	bl	5ac34 <fputs@plt+0x56320>
   22b64:	ldr	r0, [pc, #156]	; 22c08 <fputs@plt+0x1e2f4>
   22b68:	mov	r2, #187	; 0xbb
   22b6c:	ldr	r1, [pc, #152]	; 22c0c <fputs@plt+0x1e2f8>
   22b70:	ldr	r3, [pc, #152]	; 22c10 <fputs@plt+0x1e2fc>
   22b74:	add	r0, pc, r0
   22b78:	add	r1, pc, r1
   22b7c:	add	r3, pc, r3
   22b80:	bl	5ac34 <fputs@plt+0x56320>
   22b84:	ldr	r3, [fp]
   22b88:	cmp	r3, #0
   22b8c:	bne	22a8c <fputs@plt+0x1e178>
   22b90:	ldr	r0, [pc, #124]	; 22c14 <fputs@plt+0x1e300>
   22b94:	mov	r2, #192	; 0xc0
   22b98:	ldr	r1, [pc, #120]	; 22c18 <fputs@plt+0x1e304>
   22b9c:	ldr	r3, [pc, #120]	; 22c1c <fputs@plt+0x1e308>
   22ba0:	add	r0, pc, r0
   22ba4:	add	r1, pc, r1
   22ba8:	add	r3, pc, r3
   22bac:	bl	5ac34 <fputs@plt+0x56320>
   22bb0:	ldr	r0, [pc, #104]	; 22c20 <fputs@plt+0x1e30c>
   22bb4:	mov	r2, #191	; 0xbf
   22bb8:	ldr	r1, [pc, #100]	; 22c24 <fputs@plt+0x1e310>
   22bbc:	ldr	r3, [pc, #100]	; 22c28 <fputs@plt+0x1e314>
   22bc0:	add	r0, pc, r0
   22bc4:	add	r1, pc, r1
   22bc8:	add	r3, pc, r3
   22bcc:	bl	5ac34 <fputs@plt+0x56320>
   22bd0:	ldr	r0, [pc, #84]	; 22c2c <fputs@plt+0x1e318>
   22bd4:	mov	r2, #190	; 0xbe
   22bd8:	ldr	r1, [pc, #80]	; 22c30 <fputs@plt+0x1e31c>
   22bdc:	ldr	r3, [pc, #80]	; 22c34 <fputs@plt+0x1e320>
   22be0:	add	r0, pc, r0
   22be4:	add	r1, pc, r1
   22be8:	add	r3, pc, r3
   22bec:	bl	5ac34 <fputs@plt+0x56320>
   22bf0:	andeq	r6, r4, r8, asr #13
   22bf4:	muleq	r4, ip, r6
   22bf8:	andeq	r6, r4, r0, lsl #13
   22bfc:	muleq	r4, r8, r6
   22c00:	andeq	r6, r4, ip, ror r6
   22c04:	andeq	r6, r4, r0, ror #12
   22c08:	andeq	r6, r4, ip, asr r6
   22c0c:	andeq	r6, r4, ip, asr r6
   22c10:	andeq	r6, r4, r0, asr #12
   22c14:	andeq	r6, r4, ip, ror r6
   22c18:	andeq	r6, r4, r0, lsr r6
   22c1c:	andeq	r6, r4, r4, lsl r6
   22c20:	andeq	r6, r4, r0, asr #12
   22c24:	andeq	r6, r4, r0, lsl r6
   22c28:	strdeq	r6, [r4], -r4
   22c2c:	andeq	r6, r4, ip, lsr #12
   22c30:	strdeq	r6, [r4], -r0
   22c34:	ldrdeq	r6, [r4], -r4
   22c38:	cmp	r0, #1
   22c3c:	push	{r4, r5, r6}
   22c40:	ldr	r6, [sp, #12]
   22c44:	ldr	r5, [sp, #16]
   22c48:	ldr	r4, [sp, #20]
   22c4c:	ldr	ip, [sp, #24]
   22c50:	beq	22c84 <fputs@plt+0x1e370>
   22c54:	cmp	r0, #2
   22c58:	bne	22c78 <fputs@plt+0x1e364>
   22c5c:	str	r6, [sp, #12]
   22c60:	mov	r0, r1
   22c64:	str	r5, [sp, #16]
   22c68:	str	r4, [sp, #20]
   22c6c:	str	ip, [sp, #24]
   22c70:	pop	{r4, r5, r6}
   22c74:	b	22a40 <fputs@plt+0x1e12c>
   22c78:	mvn	r0, #73	; 0x49
   22c7c:	pop	{r4, r5, r6}
   22c80:	bx	lr
   22c84:	mov	r0, r1
   22c88:	pop	{r4, r5, r6}
   22c8c:	b	22714 <fputs@plt+0x1de00>
   22c90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c94:	mov	r5, r3
   22c98:	ldr	lr, [pc, #676]	; 22f44 <fputs@plt+0x1e630>
   22c9c:	sub	sp, sp, #116	; 0x74
   22ca0:	ldr	ip, [pc, #672]	; 22f48 <fputs@plt+0x1e634>
   22ca4:	add	r8, sp, #16
   22ca8:	add	lr, pc, lr
   22cac:	mov	sl, r0
   22cb0:	mov	r4, r2
   22cb4:	mov	r0, r8
   22cb8:	ldr	ip, [lr, ip]
   22cbc:	mov	r3, lr
   22cc0:	mov	r1, #0
   22cc4:	mov	r2, #88	; 0x58
   22cc8:	ldr	r7, [sp, #152]	; 0x98
   22ccc:	ldr	r3, [ip]
   22cd0:	str	ip, [sp, #8]
   22cd4:	ldr	r6, [sp, #156]	; 0x9c
   22cd8:	str	r3, [sp, #108]	; 0x6c
   22cdc:	ldrb	r3, [sp, #168]	; 0xa8
   22ce0:	ldr	fp, [sp, #160]	; 0xa0
   22ce4:	ldr	r9, [sp, #164]	; 0xa4
   22ce8:	str	r3, [sp, #12]
   22cec:	bl	4014 <memset@plt>
   22cf0:	cmp	sl, #0
   22cf4:	beq	22f24 <fputs@plt+0x1e610>
   22cf8:	orrs	ip, r4, r5
   22cfc:	beq	22f04 <fputs@plt+0x1e5f0>
   22d00:	cmp	r7, #0
   22d04:	beq	22ee4 <fputs@plt+0x1e5d0>
   22d08:	cmp	r6, #0
   22d0c:	beq	22ec4 <fputs@plt+0x1e5b0>
   22d10:	cmp	fp, #0
   22d14:	beq	22ea4 <fputs@plt+0x1e590>
   22d18:	ldr	r3, [r6]
   22d1c:	cmp	r3, #0
   22d20:	bne	22e78 <fputs@plt+0x1e564>
   22d24:	mov	r3, #0
   22d28:	mov	r0, r8
   22d2c:	str	r3, [sp]
   22d30:	mvn	r2, #0
   22d34:	mvn	r3, #0
   22d38:	bl	483c <lzma_stream_decoder@plt>
   22d3c:	cmp	r0, #0
   22d40:	bne	22df0 <fputs@plt+0x1e4dc>
   22d44:	add	r2, r9, #4
   22d48:	mov	r0, r7
   22d4c:	bic	r2, r2, #3
   22d50:	mov	r1, r6
   22d54:	mov	r3, #1
   22d58:	bl	52ca4 <fputs@plt+0x4e390>
   22d5c:	cmp	r0, #0
   22d60:	beq	22e40 <fputs@plt+0x1e52c>
   22d64:	ldr	r2, [r7]
   22d68:	add	r5, r9, #1
   22d6c:	ldr	r3, [r6]
   22d70:	str	sl, [sp, #16]
   22d74:	str	r4, [sp, #20]
   22d78:	str	r2, [sp, #32]
   22d7c:	str	r3, [sp, #36]	; 0x24
   22d80:	b	22ddc <fputs@plt+0x1e4c8>
   22d84:	ldr	ip, [r6]
   22d88:	ldr	lr, [sp, #36]	; 0x24
   22d8c:	rsb	r3, lr, ip
   22d90:	cmp	r3, r5
   22d94:	bcs	22e1c <fputs@plt+0x1e508>
   22d98:	cmp	r0, #1
   22d9c:	beq	22e38 <fputs@plt+0x1e524>
   22da0:	lsl	r2, ip, #1
   22da4:	mov	r0, r7
   22da8:	mov	r1, r6
   22dac:	mov	r3, #1
   22db0:	add	ip, ip, lr
   22db4:	str	ip, [sp, #36]	; 0x24
   22db8:	bl	52ca4 <fputs@plt+0x4e390>
   22dbc:	cmp	r0, #0
   22dc0:	beq	22e40 <fputs@plt+0x1e52c>
   22dc4:	ldr	r1, [r6]
   22dc8:	ldr	r3, [sp, #36]	; 0x24
   22dcc:	ldr	r2, [r7]
   22dd0:	rsb	r3, r3, r1
   22dd4:	add	r3, r2, r3
   22dd8:	str	r3, [sp, #32]
   22ddc:	mov	r0, r8
   22de0:	mov	r1, #3
   22de4:	bl	4488 <lzma_code@plt>
   22de8:	cmp	r0, #1
   22dec:	bls	22d84 <fputs@plt+0x1e470>
   22df0:	mvn	r4, #73	; 0x49
   22df4:	mov	r0, r8
   22df8:	bl	45e4 <lzma_end@plt>
   22dfc:	ldr	ip, [sp, #8]
   22e00:	ldr	r2, [sp, #108]	; 0x6c
   22e04:	mov	r0, r4
   22e08:	ldr	r3, [ip]
   22e0c:	cmp	r2, r3
   22e10:	bne	22e60 <fputs@plt+0x1e54c>
   22e14:	add	sp, sp, #116	; 0x74
   22e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e1c:	ldr	r4, [r7]
   22e20:	mov	r1, fp
   22e24:	mov	r2, r9
   22e28:	mov	r0, r4
   22e2c:	bl	3e7c <memcmp@plt>
   22e30:	cmp	r0, #0
   22e34:	beq	22e48 <fputs@plt+0x1e534>
   22e38:	mov	r4, #0
   22e3c:	b	22df4 <fputs@plt+0x1e4e0>
   22e40:	mvn	r4, #11
   22e44:	b	22df4 <fputs@plt+0x1e4e0>
   22e48:	ldrb	r4, [r4, r9]
   22e4c:	ldr	r1, [sp, #12]
   22e50:	subs	r3, r4, r1
   22e54:	rsbs	r4, r3, #0
   22e58:	adcs	r4, r4, r3
   22e5c:	b	22df4 <fputs@plt+0x1e4e0>
   22e60:	bl	453c <__stack_chk_fail@plt>
   22e64:	mov	r4, r0
   22e68:	mov	r0, r8
   22e6c:	bl	45e4 <lzma_end@plt>
   22e70:	mov	r0, r4
   22e74:	bl	4818 <_Unwind_Resume@plt>
   22e78:	ldr	r3, [r7]
   22e7c:	cmp	r3, #0
   22e80:	bne	22d24 <fputs@plt+0x1e410>
   22e84:	ldr	r0, [pc, #192]	; 22f4c <fputs@plt+0x1e638>
   22e88:	mov	r2, #252	; 0xfc
   22e8c:	ldr	r1, [pc, #188]	; 22f50 <fputs@plt+0x1e63c>
   22e90:	ldr	r3, [pc, #188]	; 22f54 <fputs@plt+0x1e640>
   22e94:	add	r0, pc, r0
   22e98:	add	r1, pc, r1
   22e9c:	add	r3, pc, r3
   22ea0:	bl	5ac34 <fputs@plt+0x56320>
   22ea4:	ldr	r0, [pc, #172]	; 22f58 <fputs@plt+0x1e644>
   22ea8:	mov	r2, #251	; 0xfb
   22eac:	ldr	r1, [pc, #168]	; 22f5c <fputs@plt+0x1e648>
   22eb0:	ldr	r3, [pc, #168]	; 22f60 <fputs@plt+0x1e64c>
   22eb4:	add	r0, pc, r0
   22eb8:	add	r1, pc, r1
   22ebc:	add	r3, pc, r3
   22ec0:	bl	5ac34 <fputs@plt+0x56320>
   22ec4:	ldr	r0, [pc, #152]	; 22f64 <fputs@plt+0x1e650>
   22ec8:	mov	r2, #250	; 0xfa
   22ecc:	ldr	r1, [pc, #148]	; 22f68 <fputs@plt+0x1e654>
   22ed0:	ldr	r3, [pc, #148]	; 22f6c <fputs@plt+0x1e658>
   22ed4:	add	r0, pc, r0
   22ed8:	add	r1, pc, r1
   22edc:	add	r3, pc, r3
   22ee0:	bl	5ac34 <fputs@plt+0x56320>
   22ee4:	ldr	r0, [pc, #132]	; 22f70 <fputs@plt+0x1e65c>
   22ee8:	mov	r2, #249	; 0xf9
   22eec:	ldr	r1, [pc, #128]	; 22f74 <fputs@plt+0x1e660>
   22ef0:	ldr	r3, [pc, #128]	; 22f78 <fputs@plt+0x1e664>
   22ef4:	add	r0, pc, r0
   22ef8:	add	r1, pc, r1
   22efc:	add	r3, pc, r3
   22f00:	bl	5ac34 <fputs@plt+0x56320>
   22f04:	ldr	r0, [pc, #112]	; 22f7c <fputs@plt+0x1e668>
   22f08:	mov	r2, #248	; 0xf8
   22f0c:	ldr	r1, [pc, #108]	; 22f80 <fputs@plt+0x1e66c>
   22f10:	ldr	r3, [pc, #108]	; 22f84 <fputs@plt+0x1e670>
   22f14:	add	r0, pc, r0
   22f18:	add	r1, pc, r1
   22f1c:	add	r3, pc, r3
   22f20:	bl	5ac34 <fputs@plt+0x56320>
   22f24:	ldr	r0, [pc, #92]	; 22f88 <fputs@plt+0x1e674>
   22f28:	mov	r2, #247	; 0xf7
   22f2c:	ldr	r1, [pc, #88]	; 22f8c <fputs@plt+0x1e678>
   22f30:	ldr	r3, [pc, #88]	; 22f90 <fputs@plt+0x1e67c>
   22f34:	add	r0, pc, r0
   22f38:	add	r1, pc, r1
   22f3c:	add	r3, pc, r3
   22f40:	bl	5ac34 <fputs@plt+0x56320>
   22f44:	andeq	r8, r6, r8, ror #29
   22f48:	andeq	r0, r0, r0, lsr r4
   22f4c:			; <UNDEFINED> instruction: 0x000463bc
   22f50:	andeq	r6, r4, ip, lsr r3
   22f54:	andeq	r6, r4, r4, lsl #12
   22f58:	andeq	r7, r4, r0, lsl sp
   22f5c:	andeq	r6, r4, ip, lsl r3
   22f60:	andeq	r6, r4, r4, ror #11
   22f64:	andeq	r6, r4, r0, ror r3
   22f68:	strdeq	r6, [r4], -ip
   22f6c:	andeq	r6, r4, r4, asr #11
   22f70:	andeq	r6, r4, r8, asr #6
   22f74:	ldrdeq	r6, [r4], -ip
   22f78:	andeq	r6, r4, r4, lsr #11
   22f7c:	ldrdeq	r6, [r4], -r8
   22f80:			; <UNDEFINED> instruction: 0x000462bc
   22f84:	andeq	r6, r4, r4, lsl #11
   22f88:	muleq	r4, ip, r2
   22f8c:	muleq	r4, ip, r2
   22f90:	andeq	r6, r4, r4, ror #10
   22f94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f98:	subs	fp, r0, #0
   22f9c:	sub	sp, sp, #12
   22fa0:	mov	r4, r2
   22fa4:	mov	r5, r3
   22fa8:	ldr	r7, [sp, #48]	; 0x30
   22fac:	ldr	r6, [sp, #52]	; 0x34
   22fb0:	ldr	r9, [sp, #56]	; 0x38
   22fb4:	ldr	r8, [sp, #60]	; 0x3c
   22fb8:	ldrb	sl, [sp, #64]	; 0x40
   22fbc:	beq	23108 <fputs@plt+0x1e7f4>
   22fc0:	orrs	r3, r4, r5
   22fc4:	beq	23148 <fputs@plt+0x1e834>
   22fc8:	cmp	r7, #0
   22fcc:	beq	23128 <fputs@plt+0x1e814>
   22fd0:	cmp	r6, #0
   22fd4:	beq	230bc <fputs@plt+0x1e7a8>
   22fd8:	cmp	r9, #0
   22fdc:	beq	2309c <fputs@plt+0x1e788>
   22fe0:	ldr	r3, [r6]
   22fe4:	cmp	r3, #0
   22fe8:	bne	230dc <fputs@plt+0x1e7c8>
   22fec:	cmp	r5, #0
   22ff0:	cmpeq	r4, #8
   22ff4:	bls	23088 <fputs@plt+0x1e774>
   22ff8:	add	r2, r8, #4
   22ffc:	mov	r0, r7
   23000:	bic	r2, r2, #3
   23004:	mov	r1, r6
   23008:	mov	r3, #1
   2300c:	bl	52ca4 <fputs@plt+0x4e390>
   23010:	cmp	r0, #0
   23014:	beq	23094 <fputs@plt+0x1e780>
   23018:	ldr	ip, [r6]
   2301c:	add	r5, r8, #1
   23020:	ldr	r1, [r7]
   23024:	add	r0, fp, #8
   23028:	sub	r2, r4, #8
   2302c:	mov	r3, r5
   23030:	str	ip, [sp]
   23034:	bl	4284 <LZ4_decompress_safe_partial@plt>
   23038:	cmp	r0, #0
   2303c:	blt	23088 <fputs@plt+0x1e774>
   23040:	cmp	r5, r0
   23044:	bhi	23064 <fputs@plt+0x1e750>
   23048:	ldr	r4, [r7]
   2304c:	mov	r1, r9
   23050:	mov	r2, r8
   23054:	mov	r0, r4
   23058:	bl	3e7c <memcmp@plt>
   2305c:	cmp	r0, #0
   23060:	beq	23070 <fputs@plt+0x1e75c>
   23064:	mov	r0, #0
   23068:	add	sp, sp, #12
   2306c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23070:	ldrb	r0, [r4, r8]
   23074:	subs	r3, r0, sl
   23078:	rsbs	r0, r3, #0
   2307c:	adcs	r0, r0, r3
   23080:	add	sp, sp, #12
   23084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23088:	mvn	r0, #73	; 0x49
   2308c:	add	sp, sp, #12
   23090:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23094:	mvn	r0, #11
   23098:	b	23068 <fputs@plt+0x1e754>
   2309c:	ldr	r0, [pc, #196]	; 23168 <fputs@plt+0x1e854>
   230a0:	mov	r2, #308	; 0x134
   230a4:	ldr	r1, [pc, #192]	; 2316c <fputs@plt+0x1e858>
   230a8:	ldr	r3, [pc, #192]	; 23170 <fputs@plt+0x1e85c>
   230ac:	add	r0, pc, r0
   230b0:	add	r1, pc, r1
   230b4:	add	r3, pc, r3
   230b8:	bl	5ac34 <fputs@plt+0x56320>
   230bc:	ldr	r0, [pc, #176]	; 23174 <fputs@plt+0x1e860>
   230c0:	movw	r2, #307	; 0x133
   230c4:	ldr	r1, [pc, #172]	; 23178 <fputs@plt+0x1e864>
   230c8:	ldr	r3, [pc, #172]	; 2317c <fputs@plt+0x1e868>
   230cc:	add	r0, pc, r0
   230d0:	add	r1, pc, r1
   230d4:	add	r3, pc, r3
   230d8:	bl	5ac34 <fputs@plt+0x56320>
   230dc:	ldr	r3, [r7]
   230e0:	cmp	r3, #0
   230e4:	bne	22fec <fputs@plt+0x1e6d8>
   230e8:	ldr	r0, [pc, #144]	; 23180 <fputs@plt+0x1e86c>
   230ec:	movw	r2, #309	; 0x135
   230f0:	ldr	r1, [pc, #140]	; 23184 <fputs@plt+0x1e870>
   230f4:	ldr	r3, [pc, #140]	; 23188 <fputs@plt+0x1e874>
   230f8:	add	r0, pc, r0
   230fc:	add	r1, pc, r1
   23100:	add	r3, pc, r3
   23104:	bl	5ac34 <fputs@plt+0x56320>
   23108:	ldr	r0, [pc, #124]	; 2318c <fputs@plt+0x1e878>
   2310c:	mov	r2, #304	; 0x130
   23110:	ldr	r1, [pc, #120]	; 23190 <fputs@plt+0x1e87c>
   23114:	ldr	r3, [pc, #120]	; 23194 <fputs@plt+0x1e880>
   23118:	add	r0, pc, r0
   2311c:	add	r1, pc, r1
   23120:	add	r3, pc, r3
   23124:	bl	5ac34 <fputs@plt+0x56320>
   23128:	ldr	r0, [pc, #104]	; 23198 <fputs@plt+0x1e884>
   2312c:	movw	r2, #306	; 0x132
   23130:	ldr	r1, [pc, #100]	; 2319c <fputs@plt+0x1e888>
   23134:	ldr	r3, [pc, #100]	; 231a0 <fputs@plt+0x1e88c>
   23138:	add	r0, pc, r0
   2313c:	add	r1, pc, r1
   23140:	add	r3, pc, r3
   23144:	bl	5ac34 <fputs@plt+0x56320>
   23148:	ldr	r0, [pc, #84]	; 231a4 <fputs@plt+0x1e890>
   2314c:	movw	r2, #305	; 0x131
   23150:	ldr	r1, [pc, #80]	; 231a8 <fputs@plt+0x1e894>
   23154:	ldr	r3, [pc, #80]	; 231ac <fputs@plt+0x1e898>
   23158:	add	r0, pc, r0
   2315c:	add	r1, pc, r1
   23160:	add	r3, pc, r3
   23164:	bl	5ac34 <fputs@plt+0x56320>
   23168:	andeq	r7, r4, r8, lsl fp
   2316c:	andeq	r6, r4, r4, lsr #2
   23170:	andeq	r6, r4, r8, lsl #8
   23174:	andeq	r6, r4, r8, ror r1
   23178:	andeq	r6, r4, r4, lsl #2
   2317c:	andeq	r6, r4, r8, ror #7
   23180:	andeq	r6, r4, r8, asr r1
   23184:	ldrdeq	r6, [r4], -r8
   23188:			; <UNDEFINED> instruction: 0x000463bc
   2318c:	strheq	r6, [r4], -r8
   23190:	strheq	r6, [r4], -r8
   23194:	muleq	r4, ip, r3
   23198:	andeq	r6, r4, r4, lsl #2
   2319c:	muleq	r4, r8, r0
   231a0:	andeq	r6, r4, ip, ror r3
   231a4:	muleq	r4, r4, r0
   231a8:	andeq	r6, r4, r8, ror r0
   231ac:	andeq	r6, r4, ip, asr r3
   231b0:	cmp	r0, #1
   231b4:	push	{r4, r5, r6, r7}
   231b8:	ldr	r7, [sp, #16]
   231bc:	ldr	r6, [sp, #20]
   231c0:	ldr	r5, [sp, #24]
   231c4:	ldr	r4, [sp, #28]
   231c8:	ldrb	ip, [sp, #32]
   231cc:	beq	23204 <fputs@plt+0x1e8f0>
   231d0:	cmp	r0, #2
   231d4:	bne	231f8 <fputs@plt+0x1e8e4>
   231d8:	str	r7, [sp, #16]
   231dc:	mov	r0, r1
   231e0:	str	r6, [sp, #20]
   231e4:	str	r5, [sp, #24]
   231e8:	str	r4, [sp, #28]
   231ec:	str	ip, [sp, #32]
   231f0:	pop	{r4, r5, r6, r7}
   231f4:	b	22f94 <fputs@plt+0x1e680>
   231f8:	mvn	r0, #73	; 0x49
   231fc:	pop	{r4, r5, r6, r7}
   23200:	bx	lr
   23204:	str	ip, [sp, #32]
   23208:	mov	r0, r1
   2320c:	pop	{r4, r5, r6, r7}
   23210:	b	22c90 <fputs@plt+0x1e37c>
   23214:	ldr	r3, [pc, #180]	; 232d0 <fputs@plt+0x1e9bc>
   23218:	ldr	r2, [pc, #180]	; 232d4 <fputs@plt+0x1e9c0>
   2321c:	add	r3, pc, r3
   23220:	push	{r4, r5, r6, lr}
   23224:	subs	r4, r0, #0
   23228:	ldr	r5, [r3, r2]
   2322c:	sub	sp, sp, #40	; 0x28
   23230:	ldr	r3, [r5]
   23234:	str	r3, [sp, #36]	; 0x24
   23238:	beq	232b0 <fputs@plt+0x1e99c>
   2323c:	ldrb	r3, [r4, #16]
   23240:	tst	r3, #8
   23244:	beq	23254 <fputs@plt+0x1e940>
   23248:	ldrb	r6, [r4, #292]	; 0x124
   2324c:	cmp	r6, #0
   23250:	beq	23270 <fputs@plt+0x1e95c>
   23254:	ldr	r2, [sp, #36]	; 0x24
   23258:	mov	r0, #0
   2325c:	ldr	r3, [r5]
   23260:	cmp	r2, r3
   23264:	bne	232ac <fputs@plt+0x1e998>
   23268:	add	sp, sp, #40	; 0x28
   2326c:	pop	{r4, r5, r6, pc}
   23270:	ldr	r0, [r4, #288]	; 0x120
   23274:	bl	4644 <gcry_md_reset@plt>
   23278:	mov	r3, r6
   2327c:	add	r6, sp, #4
   23280:	ldr	r0, [r4, #320]	; 0x140
   23284:	mov	r2, #32
   23288:	mov	r1, r6
   2328c:	bl	25158 <fputs@plt+0x20844>
   23290:	mov	r1, r6
   23294:	ldr	r0, [r4, #288]	; 0x120
   23298:	mov	r2, #32
   2329c:	bl	44b8 <gcry_md_setkey@plt>
   232a0:	mov	r3, #1
   232a4:	strb	r3, [r4, #292]	; 0x124
   232a8:	b	23254 <fputs@plt+0x1e940>
   232ac:	bl	453c <__stack_chk_fail@plt>
   232b0:	ldr	r0, [pc, #32]	; 232d8 <fputs@plt+0x1e9c4>
   232b4:	mov	r2, #82	; 0x52
   232b8:	ldr	r1, [pc, #28]	; 232dc <fputs@plt+0x1e9c8>
   232bc:	ldr	r3, [pc, #28]	; 232e0 <fputs@plt+0x1e9cc>
   232c0:	add	r0, pc, r0
   232c4:	add	r1, pc, r1
   232c8:	add	r3, pc, r3
   232cc:	bl	5ac34 <fputs@plt+0x56320>
   232d0:	andeq	r8, r6, r4, ror r9
   232d4:	andeq	r0, r0, r0, lsr r4
   232d8:	andeq	pc, r4, r4, lsr r3	; <UNPREDICTABLE>
   232dc:	andeq	r6, r4, r0, lsl #6
   232e0:	andeq	r6, r4, r4, ror #5
   232e4:	ldr	r1, [pc, #440]	; 234a4 <fputs@plt+0x1eb90>
   232e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   232ec:	subs	r6, r0, #0
   232f0:	add	fp, sp, #28
   232f4:	ldr	r0, [pc, #428]	; 234a8 <fputs@plt+0x1eb94>
   232f8:	sub	sp, sp, #24
   232fc:	add	r1, pc, r1
   23300:	mov	r5, r3
   23304:	mov	r3, r1
   23308:	mov	r4, r2
   2330c:	ldr	r7, [r1, r0]
   23310:	ldr	r3, [r7]
   23314:	str	r3, [fp, #-32]	; 0xffffffe0
   23318:	beq	23464 <fputs@plt+0x1eb50>
   2331c:	ldrb	r0, [r6, #16]
   23320:	ubfx	r0, r0, #3, #1
   23324:	cmp	r0, #0
   23328:	beq	233d8 <fputs@plt+0x1eac4>
   2332c:	ldr	r8, [r6, #328]	; 0x148
   23330:	cmp	r8, #0
   23334:	beq	23484 <fputs@plt+0x1eb70>
   23338:	ldr	r9, [r6, #320]	; 0x140
   2333c:	cmp	r9, #0
   23340:	beq	2343c <fputs@plt+0x1eb28>
   23344:	mov	r0, r9
   23348:	bl	24e9c <fputs@plt+0x20588>
   2334c:	cmp	r1, r5
   23350:	cmpeq	r0, r4
   23354:	moveq	r0, #0
   23358:	beq	233d8 <fputs@plt+0x1eac4>
   2335c:	adds	r2, r0, #1
   23360:	adc	r3, r1, #0
   23364:	cmp	r3, r5
   23368:	cmpeq	r2, r4
   2336c:	beq	2342c <fputs@plt+0x1eb18>
   23370:	bl	5b610 <fputs@plt+0x56cfc>
   23374:	cmp	r0, #6
   23378:	bgt	233f0 <fputs@plt+0x1eadc>
   2337c:	mov	r0, #1536	; 0x600
   23380:	bl	24a54 <fputs@plt+0x20140>
   23384:	mov	r2, r8
   23388:	ldr	r3, [r6, #332]	; 0x14c
   2338c:	mov	ip, #1536	; 0x600
   23390:	mov	r1, #0
   23394:	add	r0, r0, #14
   23398:	bic	r0, r0, #7
   2339c:	sub	sp, sp, r0
   233a0:	add	r8, sp, #16
   233a4:	str	ip, [sp]
   233a8:	mov	r0, r8
   233ac:	bl	24afc <fputs@plt+0x201e8>
   233b0:	ldr	r0, [r6, #320]	; 0x140
   233b4:	str	r8, [sp]
   233b8:	mov	r2, r4
   233bc:	ldr	r1, [r6, #328]	; 0x148
   233c0:	mov	r3, r5
   233c4:	str	r1, [sp, #4]
   233c8:	ldr	r1, [r6, #332]	; 0x14c
   233cc:	str	r1, [sp, #8]
   233d0:	bl	24ec4 <fputs@plt+0x205b0>
   233d4:	mov	r0, #0
   233d8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   233dc:	ldr	r3, [r7]
   233e0:	cmp	r2, r3
   233e4:	bne	23460 <fputs@plt+0x1eb4c>
   233e8:	sub	sp, fp, #28
   233ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   233f0:	ldr	r2, [pc, #180]	; 234ac <fputs@plt+0x1eb98>
   233f4:	mov	r0, #7
   233f8:	ldr	ip, [pc, #176]	; 234b0 <fputs@plt+0x1eb9c>
   233fc:	mov	r1, #0
   23400:	add	r2, pc, r2
   23404:	str	r2, [sp, #4]
   23408:	ldr	r2, [pc, #164]	; 234b4 <fputs@plt+0x1eba0>
   2340c:	add	ip, pc, ip
   23410:	strd	r4, [sp, #8]
   23414:	mov	r3, #198	; 0xc6
   23418:	str	ip, [sp]
   2341c:	add	r2, pc, r2
   23420:	bl	5ae90 <fputs@plt+0x5657c>
   23424:	ldr	r8, [r6, #328]	; 0x148
   23428:	b	2337c <fputs@plt+0x1ea68>
   2342c:	mov	r0, r9
   23430:	bl	24da8 <fputs@plt+0x20494>
   23434:	mov	r0, #0
   23438:	b	233d8 <fputs@plt+0x1eac4>
   2343c:	mov	r0, #1536	; 0x600
   23440:	bl	24aa8 <fputs@plt+0x20194>
   23444:	str	r0, [r6, #324]	; 0x144
   23448:	bl	4500 <malloc@plt>
   2344c:	cmp	r0, #0
   23450:	str	r0, [r6, #320]	; 0x140
   23454:	bne	23370 <fputs@plt+0x1ea5c>
   23458:	mvn	r0, #11
   2345c:	b	233d8 <fputs@plt+0x1eac4>
   23460:	bl	453c <__stack_chk_fail@plt>
   23464:	ldr	r0, [pc, #76]	; 234b8 <fputs@plt+0x1eba4>
   23468:	mov	r2, #172	; 0xac
   2346c:	ldr	r1, [pc, #72]	; 234bc <fputs@plt+0x1eba8>
   23470:	ldr	r3, [pc, #72]	; 234c0 <fputs@plt+0x1ebac>
   23474:	add	r0, pc, r0
   23478:	add	r1, pc, r1
   2347c:	add	r3, pc, r3
   23480:	bl	5ac34 <fputs@plt+0x56320>
   23484:	ldr	r0, [pc, #56]	; 234c4 <fputs@plt+0x1ebb0>
   23488:	mov	r2, #177	; 0xb1
   2348c:	ldr	r1, [pc, #52]	; 234c8 <fputs@plt+0x1ebb4>
   23490:	ldr	r3, [pc, #52]	; 234cc <fputs@plt+0x1ebb8>
   23494:	add	r0, pc, r0
   23498:	add	r1, pc, r1
   2349c:	add	r3, pc, r3
   234a0:	bl	5ac34 <fputs@plt+0x56320>
   234a4:	muleq	r6, r4, r8
   234a8:	andeq	r0, r0, r0, lsr r4
   234ac:	andeq	r6, r4, r4, lsr r2
   234b0:	andeq	r6, r4, r8, ror #1
   234b4:	andeq	r6, r4, r8, lsr #3
   234b8:	andeq	pc, r4, r0, lsl #3
   234bc:	andeq	r6, r4, ip, asr #2
   234c0:	andeq	r6, r4, r8, lsr #1
   234c4:	muleq	r4, r0, r1
   234c8:	andeq	r6, r4, ip, lsr #2
   234cc:	andeq	r6, r4, r8, lsl #1
   234d0:	push	{r4, r5, lr}
   234d4:	subs	r4, r0, #0
   234d8:	sub	sp, sp, #20
   234dc:	mov	r5, r1
   234e0:	str	r2, [sp, #12]
   234e4:	beq	23658 <fputs@plt+0x1ed44>
   234e8:	ldrb	r3, [r4, #16]
   234ec:	ubfx	r3, r3, #3, #1
   234f0:	cmp	r3, #0
   234f4:	moveq	r0, r3
   234f8:	bne	23504 <fputs@plt+0x1ebf0>
   234fc:	add	sp, sp, #20
   23500:	pop	{r4, r5, pc}
   23504:	bl	23214 <fputs@plt+0x1e900>
   23508:	cmp	r0, #0
   2350c:	blt	234fc <fputs@plt+0x1ebe8>
   23510:	ldr	r1, [sp, #12]
   23514:	cmp	r1, #0
   23518:	beq	23630 <fputs@plt+0x1ed1c>
   2351c:	cmp	r5, #0
   23520:	beq	23530 <fputs@plt+0x1ec1c>
   23524:	ldrb	r3, [r1]
   23528:	cmp	r3, r5
   2352c:	bne	23620 <fputs@plt+0x1ed0c>
   23530:	ldr	r0, [r4, #288]	; 0x120
   23534:	mov	r2, #16
   23538:	bl	4344 <gcry_md_write@plt>
   2353c:	ldr	r1, [sp, #12]
   23540:	ldrb	r3, [r1]
   23544:	sub	r3, r3, #1
   23548:	cmp	r3, #6
   2354c:	addls	pc, pc, r3, lsl #2
   23550:	b	23628 <fputs@plt+0x1ed14>
   23554:	b	235a4 <fputs@plt+0x1ec90>
   23558:	b	235d4 <fputs@plt+0x1ecc0>
   2355c:	b	23604 <fputs@plt+0x1ecf0>
   23560:	b	23570 <fputs@plt+0x1ec5c>
   23564:	b	23570 <fputs@plt+0x1ec5c>
   23568:	b	23570 <fputs@plt+0x1ec5c>
   2356c:	b	23578 <fputs@plt+0x1ec64>
   23570:	mov	r0, #0
   23574:	b	234fc <fputs@plt+0x1ebe8>
   23578:	add	r1, r1, #16
   2357c:	ldr	r0, [r4, #288]	; 0x120
   23580:	mov	r2, #8
   23584:	bl	4344 <gcry_md_write@plt>
   23588:	ldr	r1, [sp, #12]
   2358c:	ldr	r0, [r4, #288]	; 0x120
   23590:	mov	r2, #8
   23594:	add	r1, r1, #24
   23598:	bl	4344 <gcry_md_write@plt>
   2359c:	mov	r0, #0
   235a0:	b	234fc <fputs@plt+0x1ebe8>
   235a4:	add	r1, r1, #16
   235a8:	ldr	r0, [r4, #288]	; 0x120
   235ac:	mov	r2, #8
   235b0:	bl	4344 <gcry_md_write@plt>
   235b4:	ldr	r3, [sp, #12]
   235b8:	ldr	r0, [r4, #288]	; 0x120
   235bc:	add	r1, r3, #64	; 0x40
   235c0:	ldr	r2, [r3, #8]
   235c4:	sub	r2, r2, #64	; 0x40
   235c8:	bl	4344 <gcry_md_write@plt>
   235cc:	mov	r0, #0
   235d0:	b	234fc <fputs@plt+0x1ebe8>
   235d4:	add	r1, r1, #16
   235d8:	ldr	r0, [r4, #288]	; 0x120
   235dc:	mov	r2, #8
   235e0:	bl	4344 <gcry_md_write@plt>
   235e4:	ldr	r3, [sp, #12]
   235e8:	ldr	r0, [r4, #288]	; 0x120
   235ec:	add	r1, r3, #40	; 0x28
   235f0:	ldr	r2, [r3, #8]
   235f4:	sub	r2, r2, #40	; 0x28
   235f8:	bl	4344 <gcry_md_write@plt>
   235fc:	mov	r0, #0
   23600:	b	234fc <fputs@plt+0x1ebe8>
   23604:	ldr	r2, [r1, #8]
   23608:	add	r1, r1, #16
   2360c:	ldr	r0, [r4, #288]	; 0x120
   23610:	sub	r2, r2, #16
   23614:	bl	4344 <gcry_md_write@plt>
   23618:	mov	r0, #0
   2361c:	b	234fc <fputs@plt+0x1ebe8>
   23620:	mvn	r0, #73	; 0x49
   23624:	b	234fc <fputs@plt+0x1ebe8>
   23628:	mvn	r0, #21
   2362c:	b	234fc <fputs@plt+0x1ebe8>
   23630:	add	r3, sp, #12
   23634:	mov	r1, r5
   23638:	str	r3, [sp]
   2363c:	mov	r0, r4
   23640:	ldrd	r2, [sp, #32]
   23644:	bl	14d88 <fputs@plt+0x10474>
   23648:	cmp	r0, #0
   2364c:	blt	234fc <fputs@plt+0x1ebe8>
   23650:	ldr	r1, [sp, #12]
   23654:	b	23530 <fputs@plt+0x1ec1c>
   23658:	ldr	r0, [pc, #24]	; 23678 <fputs@plt+0x1ed64>
   2365c:	mov	r2, #235	; 0xeb
   23660:	ldr	r1, [pc, #20]	; 2367c <fputs@plt+0x1ed68>
   23664:	ldr	r3, [pc, #20]	; 23680 <fputs@plt+0x1ed6c>
   23668:	add	r0, pc, r0
   2366c:	add	r1, pc, r1
   23670:	add	r3, pc, r3
   23674:	bl	5ac34 <fputs@plt+0x56320>
   23678:	andeq	lr, r4, ip, lsl #31
   2367c:	andeq	r5, r4, r8, asr pc
   23680:	andeq	r5, r4, ip, lsl pc
   23684:	ldr	r3, [pc, #480]	; 2386c <fputs@plt+0x1ef58>
   23688:	ldr	r2, [pc, #480]	; 23870 <fputs@plt+0x1ef5c>
   2368c:	add	r3, pc, r3
   23690:	push	{r4, r5, r6, r7, r8, r9, lr}
   23694:	subs	r6, r0, #0
   23698:	ldr	r7, [r3, r2]
   2369c:	sub	sp, sp, #52	; 0x34
   236a0:	ldr	r3, [r7]
   236a4:	str	r3, [sp, #44]	; 0x2c
   236a8:	beq	2382c <fputs@plt+0x1ef18>
   236ac:	ldrb	r3, [r6, #16]
   236b0:	ubfx	r3, r3, #3, #1
   236b4:	cmp	r3, #0
   236b8:	beq	237c4 <fputs@plt+0x1eeb0>
   236bc:	ldrb	r3, [r6, #292]	; 0x124
   236c0:	cmp	r3, #0
   236c4:	beq	237c4 <fputs@plt+0x1eeb0>
   236c8:	ldr	r3, [r6, #288]	; 0x120
   236cc:	cmp	r3, #0
   236d0:	beq	2384c <fputs@plt+0x1ef38>
   236d4:	add	r3, sp, #28
   236d8:	mov	r1, #7
   236dc:	str	r3, [sp]
   236e0:	mov	r2, #64	; 0x40
   236e4:	add	r3, sp, #32
   236e8:	str	r3, [sp, #4]
   236ec:	mov	r3, #0
   236f0:	bl	15224 <fputs@plt+0x10910>
   236f4:	cmp	r0, #0
   236f8:	blt	237c8 <fputs@plt+0x1eeb4>
   236fc:	ldr	r3, [r6, #160]	; 0xa0
   23700:	ldr	r8, [sp, #28]
   23704:	ldr	r4, [r3, #224]	; 0xe0
   23708:	ldr	r5, [r3, #228]	; 0xe4
   2370c:	adds	r4, r4, #1
   23710:	str	r4, [r3, #224]	; 0xe0
   23714:	adc	r5, r5, #0
   23718:	str	r5, [r3, #228]	; 0xe4
   2371c:	str	r4, [r8, #16]
   23720:	str	r5, [r8, #20]
   23724:	ldr	r0, [r6, #320]	; 0x140
   23728:	bl	24e9c <fputs@plt+0x20588>
   2372c:	str	r0, [r8, #24]
   23730:	str	r1, [r8, #28]
   23734:	bl	5b610 <fputs@plt+0x56cfc>
   23738:	cmp	r0, #6
   2373c:	movle	r2, r8
   23740:	bgt	237e0 <fputs@plt+0x1eecc>
   23744:	ldrd	r4, [sp, #32]
   23748:	mov	r0, r6
   2374c:	mov	r1, #7
   23750:	strd	r4, [sp]
   23754:	bl	234d0 <fputs@plt+0x1ebbc>
   23758:	cmp	r0, #0
   2375c:	blt	237c8 <fputs@plt+0x1eeb4>
   23760:	mov	r1, #0
   23764:	ldr	r0, [r6, #288]	; 0x120
   23768:	ldr	r8, [sp, #28]
   2376c:	bl	4860 <gcry_md_read@plt>
   23770:	mov	r9, #0
   23774:	mov	r3, r0
   23778:	ldr	r5, [r0]
   2377c:	ldr	r4, [r0, #4]
   23780:	ldr	ip, [r0, #8]
   23784:	mov	r0, r9
   23788:	ldr	r1, [r3, #12]
   2378c:	str	r5, [r8, #32]
   23790:	str	r4, [r8, #36]	; 0x24
   23794:	str	ip, [r8, #40]	; 0x28
   23798:	str	r1, [r8, #44]	; 0x2c
   2379c:	ldr	r5, [r3, #16]
   237a0:	ldr	r4, [r3, #20]
   237a4:	ldr	ip, [r3, #24]
   237a8:	ldr	r1, [r3, #28]
   237ac:	str	r5, [r8, #48]	; 0x30
   237b0:	str	r4, [r8, #52]	; 0x34
   237b4:	str	ip, [r8, #56]	; 0x38
   237b8:	str	r1, [r8, #60]	; 0x3c
   237bc:	strb	r9, [r6, #292]	; 0x124
   237c0:	b	237c8 <fputs@plt+0x1eeb4>
   237c4:	mov	r0, r3
   237c8:	ldr	r2, [sp, #44]	; 0x2c
   237cc:	ldr	r3, [r7]
   237d0:	cmp	r2, r3
   237d4:	bne	23828 <fputs@plt+0x1ef14>
   237d8:	add	sp, sp, #52	; 0x34
   237dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   237e0:	ldr	r0, [r6, #320]	; 0x140
   237e4:	bl	24e9c <fputs@plt+0x20588>
   237e8:	ldr	r2, [pc, #132]	; 23874 <fputs@plt+0x1ef60>
   237ec:	ldr	ip, [pc, #132]	; 23878 <fputs@plt+0x1ef64>
   237f0:	mov	r3, #65	; 0x41
   237f4:	add	r2, pc, r2
   237f8:	str	r2, [sp, #4]
   237fc:	ldr	r2, [pc, #120]	; 2387c <fputs@plt+0x1ef68>
   23800:	add	ip, pc, ip
   23804:	strd	r4, [sp, #8]
   23808:	add	r2, pc, r2
   2380c:	str	ip, [sp]
   23810:	strd	r0, [sp, #16]
   23814:	mov	r0, #7
   23818:	mov	r1, #0
   2381c:	bl	5ae90 <fputs@plt+0x5657c>
   23820:	ldr	r2, [sp, #28]
   23824:	b	23744 <fputs@plt+0x1ee30>
   23828:	bl	453c <__stack_chk_fail@plt>
   2382c:	ldr	r0, [pc, #76]	; 23880 <fputs@plt+0x1ef6c>
   23830:	mov	r2, #46	; 0x2e
   23834:	ldr	r1, [pc, #72]	; 23884 <fputs@plt+0x1ef70>
   23838:	ldr	r3, [pc, #72]	; 23888 <fputs@plt+0x1ef74>
   2383c:	add	r0, pc, r0
   23840:	add	r1, pc, r1
   23844:	add	r3, pc, r3
   23848:	bl	5ac34 <fputs@plt+0x56320>
   2384c:	ldr	r0, [pc, #56]	; 2388c <fputs@plt+0x1ef78>
   23850:	mov	r2, #54	; 0x36
   23854:	ldr	r1, [pc, #52]	; 23890 <fputs@plt+0x1ef7c>
   23858:	ldr	r3, [pc, #52]	; 23894 <fputs@plt+0x1ef80>
   2385c:	add	r0, pc, r0
   23860:	add	r1, pc, r1
   23864:	add	r3, pc, r3
   23868:	bl	5ac34 <fputs@plt+0x56320>
   2386c:	andeq	r8, r6, r4, lsl #10
   23870:	andeq	r0, r0, r0, lsr r4
   23874:	andeq	r5, r4, r4, ror #28
   23878:	andeq	r5, r4, ip, lsl #26
   2387c:			; <UNDEFINED> instruction: 0x00045dbc
   23880:			; <UNDEFINED> instruction: 0x0004edb8
   23884:	andeq	r5, r4, r4, lsl #27
   23888:	andeq	r5, r4, r0, lsr sp
   2388c:	strdeq	r5, [r4], -r4
   23890:	andeq	r5, r4, r4, ror #26
   23894:	andeq	r5, r4, r0, lsl sp
   23898:	push	{r4, lr}
   2389c:	subs	r4, r0, #0
   238a0:	beq	2391c <fputs@plt+0x1f008>
   238a4:	ldrb	r3, [r4, #16]
   238a8:	ubfx	r3, r3, #3, #1
   238ac:	cmp	r3, #0
   238b0:	bne	238bc <fputs@plt+0x1efa8>
   238b4:	mov	r0, #0
   238b8:	pop	{r4, pc}
   238bc:	bl	23214 <fputs@plt+0x1e900>
   238c0:	cmp	r0, #0
   238c4:	poplt	{r4, pc}
   238c8:	ldr	r0, [r4, #288]	; 0x120
   238cc:	mov	r2, #16
   238d0:	ldr	r1, [r4, #160]	; 0xa0
   238d4:	bl	4344 <gcry_md_write@plt>
   238d8:	ldr	r1, [r4, #160]	; 0xa0
   238dc:	ldr	r0, [r4, #288]	; 0x120
   238e0:	mov	r2, #32
   238e4:	add	r1, r1, #24
   238e8:	bl	4344 <gcry_md_write@plt>
   238ec:	ldr	r1, [r4, #160]	; 0xa0
   238f0:	ldr	r0, [r4, #288]	; 0x120
   238f4:	mov	r2, #24
   238f8:	add	r1, r1, #72	; 0x48
   238fc:	bl	4344 <gcry_md_write@plt>
   23900:	ldr	r1, [r4, #160]	; 0xa0
   23904:	ldr	r0, [r4, #288]	; 0x120
   23908:	mov	r2, #32
   2390c:	add	r1, r1, #104	; 0x68
   23910:	bl	4344 <gcry_md_write@plt>
   23914:	mov	r0, #0
   23918:	pop	{r4, pc}
   2391c:	ldr	r0, [pc, #24]	; 2393c <fputs@plt+0x1f028>
   23920:	movw	r2, #295	; 0x127
   23924:	ldr	r1, [pc, #20]	; 23940 <fputs@plt+0x1f02c>
   23928:	ldr	r3, [pc, #20]	; 23944 <fputs@plt+0x1f030>
   2392c:	add	r0, pc, r0
   23930:	add	r1, pc, r1
   23934:	add	r3, pc, r3
   23938:	bl	5ac34 <fputs@plt+0x56320>
   2393c:	andeq	lr, r4, r8, asr #25
   23940:	muleq	r4, r4, ip
   23944:	andeq	r5, r4, r4, ror sp
   23948:	ldr	r3, [pc, #1028]	; 23d54 <fputs@plt+0x1f440>
   2394c:	ldr	r2, [pc, #1028]	; 23d58 <fputs@plt+0x1f444>
   23950:	add	r3, pc, r3
   23954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23958:	subs	r9, r0, #0
   2395c:	ldr	r8, [r3, r2]
   23960:	sub	sp, sp, #252	; 0xfc
   23964:	mov	r4, #0
   23968:	str	r4, [sp, #76]	; 0x4c
   2396c:	ldr	r3, [r8]
   23970:	str	r3, [sp, #244]	; 0xf4
   23974:	beq	23d20 <fputs@plt+0x1f40c>
   23978:	ldrb	r0, [r9, #16]
   2397c:	ubfx	r0, r0, #3, #1
   23980:	cmp	r0, #0
   23984:	bne	239a0 <fputs@plt+0x1f08c>
   23988:	ldr	r2, [sp, #244]	; 0xf4
   2398c:	ldr	r3, [r8]
   23990:	cmp	r2, r3
   23994:	bne	23c14 <fputs@plt+0x1f300>
   23998:	add	sp, sp, #252	; 0xfc
   2399c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   239a0:	add	fp, sp, #80	; 0x50
   239a4:	mov	r0, fp
   239a8:	bl	4a08c <fputs@plt+0x45778>
   239ac:	cmp	r0, #0
   239b0:	blt	23988 <fputs@plt+0x1f074>
   239b4:	ldrb	r2, [sp, #87]	; 0x57
   239b8:	add	r0, sp, #76	; 0x4c
   239bc:	ldrb	sl, [sp, #81]	; 0x51
   239c0:	mov	r1, #1
   239c4:	ldrb	r7, [sp, #82]	; 0x52
   239c8:	str	r2, [sp, #24]
   239cc:	ldrb	r2, [sp, #88]	; 0x58
   239d0:	ldrb	r6, [sp, #83]	; 0x53
   239d4:	ldrb	r5, [sp, #84]	; 0x54
   239d8:	ldrb	lr, [sp, #85]	; 0x55
   239dc:	ldrb	ip, [sp, #86]	; 0x56
   239e0:	str	r2, [sp, #28]
   239e4:	ldrb	r2, [sp, #95]	; 0x5f
   239e8:	str	sl, [sp]
   239ec:	str	r7, [sp, #4]
   239f0:	ldrb	sl, [sp, #89]	; 0x59
   239f4:	ldrb	r7, [sp, #90]	; 0x5a
   239f8:	str	r6, [sp, #8]
   239fc:	str	r5, [sp, #12]
   23a00:	ldrb	r6, [sp, #91]	; 0x5b
   23a04:	ldrb	r5, [sp, #92]	; 0x5c
   23a08:	str	lr, [sp, #16]
   23a0c:	str	ip, [sp, #20]
   23a10:	ldrb	lr, [sp, #93]	; 0x5d
   23a14:	ldrb	ip, [sp, #94]	; 0x5e
   23a18:	str	r2, [sp, #56]	; 0x38
   23a1c:	ldr	r2, [pc, #824]	; 23d5c <fputs@plt+0x1f448>
   23a20:	ldrb	r3, [sp, #80]	; 0x50
   23a24:	str	sl, [sp, #32]
   23a28:	add	r2, pc, r2
   23a2c:	str	r7, [sp, #36]	; 0x24
   23a30:	str	r6, [sp, #40]	; 0x28
   23a34:	str	r5, [sp, #44]	; 0x2c
   23a38:	str	lr, [sp, #48]	; 0x30
   23a3c:	str	ip, [sp, #52]	; 0x34
   23a40:	bl	41ac <__asprintf_chk@plt>
   23a44:	cmp	r0, #0
   23a48:	blt	23c0c <fputs@plt+0x1f2f8>
   23a4c:	movw	r1, #258	; 0x102
   23a50:	ldr	r0, [sp, #76]	; 0x4c
   23a54:	movt	r1, #8
   23a58:	mov	r2, #384	; 0x180
   23a5c:	bl	43c8 <open64@plt>
   23a60:	subs	sl, r0, #0
   23a64:	blt	23aac <fputs@plt+0x1f198>
   23a68:	mov	r0, #3
   23a6c:	mov	r1, sl
   23a70:	add	r2, sp, #128	; 0x80
   23a74:	bl	40d4 <__fxstat64@plt>
   23a78:	cmp	r0, #0
   23a7c:	blt	23ad4 <fputs@plt+0x1f1c0>
   23a80:	ldrd	r2, [sp, #176]	; 0xb0
   23a84:	cmp	r2, #88	; 0x58
   23a88:	sbcs	r1, r3, #0
   23a8c:	mvnlt	r5, #60	; 0x3c
   23a90:	bge	23ae0 <fputs@plt+0x1f1cc>
   23a94:	mov	r0, sl
   23a98:	bl	4ec84 <fputs@plt+0x4a370>
   23a9c:	ldr	r0, [sp, #76]	; 0x4c
   23aa0:	bl	4140 <free@plt>
   23aa4:	mov	r0, r5
   23aa8:	b	23988 <fputs@plt+0x1f074>
   23aac:	bl	48cc <__errno_location@plt>
   23ab0:	ldr	r5, [r0]
   23ab4:	mov	r4, r0
   23ab8:	cmp	r5, #2
   23abc:	beq	23acc <fputs@plt+0x1f1b8>
   23ac0:	bl	5b610 <fputs@plt+0x56cfc>
   23ac4:	cmp	r0, #2
   23ac8:	bgt	23bbc <fputs@plt+0x1f2a8>
   23acc:	rsb	r5, r5, #0
   23ad0:	b	23a94 <fputs@plt+0x1f180>
   23ad4:	bl	48cc <__errno_location@plt>
   23ad8:	ldr	r5, [r0]
   23adc:	b	23acc <fputs@plt+0x1f1b8>
   23ae0:	bl	4e8dc <fputs@plt+0x49fc8>
   23ae4:	mov	r2, #1
   23ae8:	str	sl, [sp]
   23aec:	mov	r5, #0
   23af0:	add	r3, r0, #87	; 0x57
   23af4:	rsb	r1, r0, #0
   23af8:	and	r1, r1, r3
   23afc:	mov	r0, r4
   23b00:	mov	r3, r2
   23b04:	mov	r4, #0
   23b08:	strd	r4, [sp, #8]
   23b0c:	bl	4518 <mmap64@plt>
   23b10:	cmn	r0, #1
   23b14:	str	r0, [sp, #68]	; 0x44
   23b18:	beq	23ad4 <fputs@plt+0x1f1c0>
   23b1c:	ldr	r1, [pc, #572]	; 23d60 <fputs@plt+0x1f44c>
   23b20:	add	r3, sp, #236	; 0xec
   23b24:	mov	r2, #8
   23b28:	add	r1, pc, r1
   23b2c:	ldr	r0, [r1]
   23b30:	ldr	r1, [r1, #4]
   23b34:	stmia	r3!, {r0, r1}
   23b38:	add	r1, sp, #236	; 0xec
   23b3c:	ldr	r0, [sp, #68]	; 0x44
   23b40:	bl	3e7c <memcmp@plt>
   23b44:	ldr	r2, [sp, #68]	; 0x44
   23b48:	cmp	r0, #0
   23b4c:	bne	23bfc <fputs@plt+0x1f2e8>
   23b50:	ldr	r3, [r2, #12]
   23b54:	cmp	r3, #0
   23b58:	mvnne	r5, #92	; 0x5c
   23b5c:	bne	23ba0 <fputs@plt+0x1f28c>
   23b60:	ldr	r4, [r2, #48]	; 0x30
   23b64:	ldr	r5, [r2, #52]	; 0x34
   23b68:	cmp	r5, #0
   23b6c:	cmpeq	r4, #87	; 0x57
   23b70:	bls	23b9c <fputs@plt+0x1f288>
   23b74:	ldr	r3, [sp, #68]	; 0x44
   23b78:	ldrh	r0, [r3, #72]	; 0x48
   23b7c:	bl	24aa8 <fputs@plt+0x20194>
   23b80:	ldr	r1, [sp, #68]	; 0x44
   23b84:	ldr	r6, [r1, #80]	; 0x50
   23b88:	ldr	r7, [r1, #84]	; 0x54
   23b8c:	mov	r1, #0
   23b90:	cmp	r7, r1
   23b94:	cmpeq	r6, r0
   23b98:	beq	23c18 <fputs@plt+0x1f304>
   23b9c:	mvn	r5, #73	; 0x49
   23ba0:	bl	4e8dc <fputs@plt+0x49fc8>
   23ba4:	add	r3, r0, #87	; 0x57
   23ba8:	rsb	r1, r0, #0
   23bac:	and	r1, r1, r3
   23bb0:	ldr	r0, [sp, #68]	; 0x44
   23bb4:	bl	46ec <munmap@plt>
   23bb8:	b	23a94 <fputs@plt+0x1f180>
   23bbc:	ldr	r2, [sp, #76]	; 0x4c
   23bc0:	mov	r1, r5
   23bc4:	ldr	lr, [pc, #408]	; 23d64 <fputs@plt+0x1f450>
   23bc8:	mov	r0, #3
   23bcc:	ldr	ip, [pc, #404]	; 23d68 <fputs@plt+0x1f454>
   23bd0:	movw	r3, #342	; 0x156
   23bd4:	str	r2, [sp, #8]
   23bd8:	add	lr, pc, lr
   23bdc:	ldr	r2, [pc, #392]	; 23d6c <fputs@plt+0x1f458>
   23be0:	add	ip, pc, ip
   23be4:	str	lr, [sp]
   23be8:	str	ip, [sp, #4]
   23bec:	add	r2, pc, r2
   23bf0:	bl	5ae90 <fputs@plt+0x5657c>
   23bf4:	ldr	r5, [r4]
   23bf8:	b	23acc <fputs@plt+0x1f1b8>
   23bfc:	cmp	r2, #0
   23c00:	mvn	r5, #73	; 0x49
   23c04:	bne	23ba0 <fputs@plt+0x1f28c>
   23c08:	b	23a94 <fputs@plt+0x1f180>
   23c0c:	mvn	r0, #11
   23c10:	b	23988 <fputs@plt+0x1f074>
   23c14:	bl	453c <__stack_chk_fail@plt>
   23c18:	add	r4, r6, r4
   23c1c:	ldrd	r2, [sp, #176]	; 0xb0
   23c20:	mov	r1, #0
   23c24:	str	r4, [r9, #300]	; 0x12c
   23c28:	mov	r0, r4
   23c2c:	cmp	r3, r1
   23c30:	cmpeq	r2, r0
   23c34:	mvncc	r5, #60	; 0x3c
   23c38:	bcc	23ba0 <fputs@plt+0x1f28c>
   23c3c:	ldm	fp, {r0, r1, r2, r3}
   23c40:	add	lr, sp, #96	; 0x60
   23c44:	ldr	r5, [sp, #68]	; 0x44
   23c48:	add	ip, sp, #112	; 0x70
   23c4c:	stm	lr, {r0, r1, r2, r3}
   23c50:	ldr	r0, [r5, #16]!
   23c54:	ldr	r1, [r5, #4]
   23c58:	ldr	r2, [r5, #8]
   23c5c:	ldr	r3, [r5, #12]
   23c60:	stmia	ip!, {r0, r1, r2, r3}
   23c64:	mov	r0, lr
   23c68:	add	r1, sp, #112	; 0x70
   23c6c:	mov	r2, #16
   23c70:	bl	3e7c <memcmp@plt>
   23c74:	subs	r5, r0, #0
   23c78:	mvnne	r5, #111	; 0x6f
   23c7c:	bne	23ba0 <fputs@plt+0x1f28c>
   23c80:	ldr	r1, [sp, #68]	; 0x44
   23c84:	ldr	r2, [r1, #56]	; 0x38
   23c88:	ldr	r3, [r1, #60]	; 0x3c
   23c8c:	orrs	r1, r2, r3
   23c90:	beq	23b9c <fputs@plt+0x1f288>
   23c94:	ldr	r1, [sp, #68]	; 0x44
   23c98:	ldr	r2, [r1, #64]	; 0x40
   23c9c:	ldr	r3, [r1, #68]	; 0x44
   23ca0:	orrs	r1, r2, r3
   23ca4:	beq	23b9c <fputs@plt+0x1f288>
   23ca8:	bl	4e8dc <fputs@plt+0x49fc8>
   23cac:	sub	r4, r4, #1
   23cb0:	mov	r2, #0
   23cb4:	mov	r3, #0
   23cb8:	str	sl, [sp]
   23cbc:	strd	r2, [sp, #8]
   23cc0:	mov	r2, #3
   23cc4:	mov	r3, #1
   23cc8:	rsb	r1, r0, #0
   23ccc:	add	r0, r4, r0
   23cd0:	and	r1, r1, r0
   23cd4:	mov	r0, r5
   23cd8:	bl	4518 <mmap64@plt>
   23cdc:	cmn	r0, #1
   23ce0:	str	r0, [r9, #296]	; 0x128
   23ce4:	beq	23d40 <fputs@plt+0x1f42c>
   23ce8:	ldr	r2, [r0, #56]	; 0x38
   23cec:	ldr	r3, [r0, #60]	; 0x3c
   23cf0:	str	r2, [r9, #304]	; 0x130
   23cf4:	str	r3, [r9, #308]	; 0x134
   23cf8:	ldr	r3, [r0, #68]	; 0x44
   23cfc:	ldr	r2, [r0, #64]	; 0x40
   23d00:	str	r3, [r9, #316]	; 0x13c
   23d04:	str	r2, [r9, #312]	; 0x138
   23d08:	ldr	r3, [r0, #48]	; 0x30
   23d0c:	add	r3, r0, r3
   23d10:	str	r3, [r9, #320]	; 0x140
   23d14:	ldr	r3, [r0, #80]	; 0x50
   23d18:	str	r3, [r9, #324]	; 0x144
   23d1c:	b	23ba0 <fputs@plt+0x1f28c>
   23d20:	ldr	r0, [pc, #72]	; 23d70 <fputs@plt+0x1f45c>
   23d24:	movw	r2, #326	; 0x146
   23d28:	ldr	r1, [pc, #68]	; 23d74 <fputs@plt+0x1f460>
   23d2c:	ldr	r3, [pc, #68]	; 23d78 <fputs@plt+0x1f464>
   23d30:	add	r0, pc, r0
   23d34:	add	r1, pc, r1
   23d38:	add	r3, pc, r3
   23d3c:	bl	5ac34 <fputs@plt+0x56320>
   23d40:	str	r5, [r9, #296]	; 0x128
   23d44:	bl	48cc <__errno_location@plt>
   23d48:	ldr	r5, [r0]
   23d4c:	rsb	r5, r5, #0
   23d50:	b	23ba0 <fputs@plt+0x1f28c>
   23d54:	andeq	r8, r6, r0, asr #4
   23d58:	andeq	r0, r0, r0, lsr r4
   23d5c:	andeq	pc, r3, ip, asr #12
   23d60:	andeq	r5, r4, r4, asr #19
   23d64:	andeq	r5, r4, r4, lsl #19
   23d68:	andeq	pc, r3, ip, asr #12
   23d6c:	ldrdeq	r5, [r4], -r8
   23d70:	andeq	lr, r4, r4, asr #17
   23d74:	muleq	r4, r0, r8
   23d78:	muleq	r4, r0, r9
   23d7c:	push	{r3, r4, r5, lr}
   23d80:	mov	r4, r0
   23d84:	ldrb	r3, [r0, #16]
   23d88:	ubfx	r3, r3, #3, #1
   23d8c:	cmp	r3, #0
   23d90:	bne	23d9c <fputs@plt+0x1f488>
   23d94:	mov	r0, r3
   23d98:	pop	{r3, r4, r5, pc}
   23d9c:	mov	r0, #39	; 0x27
   23da0:	bl	4308 <gcry_control@plt>
   23da4:	subs	r5, r0, #0
   23da8:	beq	23dcc <fputs@plt+0x1f4b8>
   23dac:	add	r0, r4, #288	; 0x120
   23db0:	mov	r1, #8
   23db4:	mov	r2, #2
   23db8:	bl	48f0 <gcry_md_open@plt>
   23dbc:	cmp	r0, #0
   23dc0:	moveq	r0, #0
   23dc4:	mvnne	r0, #94	; 0x5e
   23dc8:	pop	{r3, r4, r5, pc}
   23dcc:	ldr	r0, [pc, #60]	; 23e10 <fputs@plt+0x1f4fc>
   23dd0:	add	r0, pc, r0
   23dd4:	bl	3ed0 <gcry_check_version@plt>
   23dd8:	cmp	r0, #0
   23ddc:	beq	23df0 <fputs@plt+0x1f4dc>
   23de0:	mov	r1, r5
   23de4:	mov	r0, #38	; 0x26
   23de8:	bl	4308 <gcry_control@plt>
   23dec:	b	23dac <fputs@plt+0x1f498>
   23df0:	ldr	r0, [pc, #28]	; 23e14 <fputs@plt+0x1f500>
   23df4:	movw	r2, #434	; 0x1b2
   23df8:	ldr	r1, [pc, #24]	; 23e18 <fputs@plt+0x1f504>
   23dfc:	ldr	r3, [pc, #24]	; 23e1c <fputs@plt+0x1f508>
   23e00:	add	r0, pc, r0
   23e04:	add	r1, pc, r1
   23e08:	add	r3, pc, r3
   23e0c:	bl	5ac34 <fputs@plt+0x56320>
   23e10:	andeq	r5, r4, r8, lsr #17
   23e14:	andeq	r2, r5, r0, lsr #15
   23e18:	andeq	r5, r4, r0, asr #15
   23e1c:	ldrdeq	r5, [r4], -r8
   23e20:	push	{r4, lr}
   23e24:	mov	r4, r0
   23e28:	ldrb	r0, [r0, #16]
   23e2c:	sub	sp, sp, #8
   23e30:	ubfx	r0, r0, #3, #1
   23e34:	cmp	r0, #0
   23e38:	beq	23edc <fputs@plt+0x1f5c8>
   23e3c:	bl	5b610 <fputs@plt+0x56cfc>
   23e40:	cmp	r0, #6
   23e44:	bgt	23ee4 <fputs@plt+0x1f5d0>
   23e48:	mov	r0, r4
   23e4c:	bl	23898 <fputs@plt+0x1ef84>
   23e50:	cmp	r0, #0
   23e54:	blt	23edc <fputs@plt+0x1f5c8>
   23e58:	ldr	r1, [r4, #160]	; 0xa0
   23e5c:	ldr	r2, [r1, #120]	; 0x78
   23e60:	ldr	r3, [r1, #124]	; 0x7c
   23e64:	cmp	r3, #0
   23e68:	cmpeq	r2, #15
   23e6c:	bls	23f28 <fputs@plt+0x1f614>
   23e70:	subs	r2, r2, #16
   23e74:	mov	r0, r4
   23e78:	sbc	r3, r3, #0
   23e7c:	mov	r1, #5
   23e80:	strd	r2, [sp]
   23e84:	mov	r2, #0
   23e88:	bl	234d0 <fputs@plt+0x1ebbc>
   23e8c:	cmp	r0, #0
   23e90:	blt	23edc <fputs@plt+0x1f5c8>
   23e94:	ldr	r1, [r4, #160]	; 0xa0
   23e98:	ldr	r2, [r1, #104]	; 0x68
   23e9c:	ldr	r3, [r1, #108]	; 0x6c
   23ea0:	cmp	r3, #0
   23ea4:	cmpeq	r2, #15
   23ea8:	bls	23f28 <fputs@plt+0x1f614>
   23eac:	subs	r2, r2, #16
   23eb0:	mov	r0, r4
   23eb4:	sbc	r3, r3, #0
   23eb8:	mov	r1, #4
   23ebc:	strd	r2, [sp]
   23ec0:	mov	r2, #0
   23ec4:	bl	234d0 <fputs@plt+0x1ebbc>
   23ec8:	cmp	r0, #0
   23ecc:	blt	23edc <fputs@plt+0x1f5c8>
   23ed0:	mov	r0, r4
   23ed4:	bl	23684 <fputs@plt+0x1ed70>
   23ed8:	and	r0, r0, r0, asr #31
   23edc:	add	sp, sp, #8
   23ee0:	pop	{r4, pc}
   23ee4:	ldr	lr, [pc, #68]	; 23f30 <fputs@plt+0x1f61c>
   23ee8:	mov	r1, #0
   23eec:	ldr	ip, [pc, #64]	; 23f34 <fputs@plt+0x1f620>
   23ef0:	movw	r3, #461	; 0x1cd
   23ef4:	ldr	r2, [pc, #60]	; 23f38 <fputs@plt+0x1f624>
   23ef8:	add	lr, pc, lr
   23efc:	add	ip, pc, ip
   23f00:	str	lr, [sp]
   23f04:	add	r2, pc, r2
   23f08:	str	ip, [sp, #4]
   23f0c:	mov	r0, #7
   23f10:	bl	5ae90 <fputs@plt+0x5657c>
   23f14:	mov	r0, r4
   23f18:	bl	23898 <fputs@plt+0x1ef84>
   23f1c:	cmp	r0, #0
   23f20:	bge	23e58 <fputs@plt+0x1f544>
   23f24:	b	23edc <fputs@plt+0x1f5c8>
   23f28:	mvn	r0, #21
   23f2c:	b	23edc <fputs@plt+0x1f5c8>
   23f30:	andeq	r5, r4, r4, asr #12
   23f34:	andeq	r5, r4, r4, lsl #15
   23f38:	andeq	r5, r4, r0, asr #13
   23f3c:	ldr	r3, [pc, #308]	; 24078 <fputs@plt+0x1f764>
   23f40:	ldr	r2, [pc, #308]	; 2407c <fputs@plt+0x1f768>
   23f44:	add	r3, pc, r3
   23f48:	push	{r4, r5, r6, r7, r8, r9, lr}
   23f4c:	sub	sp, sp, #28
   23f50:	ldr	r7, [r3, r2]
   23f54:	mov	r6, r0
   23f58:	mov	r0, #12
   23f5c:	mov	r8, r1
   23f60:	ldr	r3, [r7]
   23f64:	str	r3, [sp, #20]
   23f68:	bl	4500 <malloc@plt>
   23f6c:	subs	r9, r0, #0
   23f70:	beq	2406c <fputs@plt+0x1f758>
   23f74:	mov	r5, #0
   23f78:	ldrb	r0, [r8]
   23f7c:	cmp	r0, #45	; 0x2d
   23f80:	bne	2404c <fputs@plt+0x1f738>
   23f84:	add	r3, r8, #1
   23f88:	mov	r4, r3
   23f8c:	ldrb	r0, [r3], #1
   23f90:	cmp	r0, #45	; 0x2d
   23f94:	beq	23f88 <fputs@plt+0x1f674>
   23f98:	bl	4fbf0 <fputs@plt+0x4b2dc>
   23f9c:	subs	r8, r0, #0
   23fa0:	blt	2405c <fputs@plt+0x1f748>
   23fa4:	ldrb	r0, [r4, #1]
   23fa8:	bl	4fbf0 <fputs@plt+0x4b2dc>
   23fac:	cmp	r0, #0
   23fb0:	blt	2405c <fputs@plt+0x1f748>
   23fb4:	add	r8, r0, r8, lsl #4
   23fb8:	strb	r8, [r9, r5]
   23fbc:	add	r5, r5, #1
   23fc0:	add	r8, r4, #2
   23fc4:	cmp	r5, #12
   23fc8:	bne	23f78 <fputs@plt+0x1f664>
   23fcc:	ldrb	r3, [r4, #2]
   23fd0:	cmp	r3, #47	; 0x2f
   23fd4:	bne	2405c <fputs@plt+0x1f748>
   23fd8:	ldr	r1, [pc, #160]	; 24080 <fputs@plt+0x1f76c>
   23fdc:	add	r0, r4, #3
   23fe0:	mov	r2, sp
   23fe4:	add	r3, sp, #8
   23fe8:	add	r1, pc, r1
   23fec:	bl	42b4 <sscanf@plt>
   23ff0:	cmp	r0, #2
   23ff4:	bne	2405c <fputs@plt+0x1f748>
   23ff8:	ldr	r1, [sp, #8]
   23ffc:	mov	r4, #304	; 0x130
   24000:	ldr	r8, [sp, #4]
   24004:	mov	r0, #0
   24008:	ldr	ip, [sp, #12]
   2400c:	ldr	r2, [sp]
   24010:	mul	r8, r1, r8
   24014:	str	r9, [r6, #328]	; 0x148
   24018:	mla	r8, ip, r2, r8
   2401c:	str	r5, [r6, #332]	; 0x14c
   24020:	umull	r2, r3, r2, r1
   24024:	str	r1, [r6, #312]	; 0x138
   24028:	str	ip, [r6, #316]	; 0x13c
   2402c:	add	r3, r8, r3
   24030:	strd	r2, [r6, r4]
   24034:	ldr	r2, [sp, #20]
   24038:	ldr	r3, [r7]
   2403c:	cmp	r2, r3
   24040:	bne	24074 <fputs@plt+0x1f760>
   24044:	add	sp, sp, #28
   24048:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2404c:	bl	4fbf0 <fputs@plt+0x4b2dc>
   24050:	mov	r4, r8
   24054:	subs	r8, r0, #0
   24058:	bge	23fa4 <fputs@plt+0x1f690>
   2405c:	mov	r0, r9
   24060:	bl	4140 <free@plt>
   24064:	mvn	r0, #21
   24068:	b	24034 <fputs@plt+0x1f720>
   2406c:	mvn	r0, #11
   24070:	b	24034 <fputs@plt+0x1f720>
   24074:	bl	453c <__stack_chk_fail@plt>
   24078:	andeq	r7, r6, ip, asr #24
   2407c:	andeq	r0, r0, r0, lsr r4
   24080:			; <UNDEFINED> instruction: 0x000456b4
   24084:	ldr	ip, [pc, #784]	; 2439c <fputs@plt+0x1fa88>
   24088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2408c:	add	ip, pc, ip
   24090:	ldr	lr, [pc, #776]	; 243a0 <fputs@plt+0x1fa8c>
   24094:	mov	r9, r3
   24098:	sub	sp, sp, #28
   2409c:	mov	r7, r0
   240a0:	mov	r0, #8
   240a4:	mov	r4, r2
   240a8:	ldr	lr, [ip, lr]
   240ac:	mov	r6, r1
   240b0:	ldr	r5, [sp, #64]	; 0x40
   240b4:	ldr	r3, [lr]
   240b8:	str	lr, [sp, #4]
   240bc:	str	r3, [sp, #20]
   240c0:	bl	45b4 <gcry_md_get_algo_dlen@plt>
   240c4:	mov	r1, #8
   240c8:	mov	r2, #0
   240cc:	mov	r8, r0
   240d0:	add	r0, sp, #12
   240d4:	bl	48f0 <gcry_md_open@plt>
   240d8:	mov	r1, r4
   240dc:	mov	r2, r9
   240e0:	ldr	r0, [sp, #12]
   240e4:	bl	4344 <gcry_md_write@plt>
   240e8:	ldr	r4, [sp, #12]
   240ec:	ldr	r3, [r4, #4]
   240f0:	ldr	r2, [r4, #8]
   240f4:	cmp	r3, r2
   240f8:	movne	fp, r4
   240fc:	beq	24328 <fputs@plt+0x1fa14>
   24100:	add	r2, r4, r3
   24104:	lsr	r1, r5, #24
   24108:	add	r3, r3, #1
   2410c:	str	r3, [r4, #4]
   24110:	strb	r1, [r2, #12]
   24114:	ldr	r3, [fp, #4]
   24118:	ldr	r2, [fp, #8]
   2411c:	cmp	r3, r2
   24120:	movne	r9, fp
   24124:	beq	24344 <fputs@plt+0x1fa30>
   24128:	add	r2, fp, r3
   2412c:	lsr	r1, r5, #16
   24130:	add	r3, r3, #1
   24134:	str	r3, [fp, #4]
   24138:	strb	r1, [r2, #12]
   2413c:	ldr	r3, [r9, #4]
   24140:	ldr	r2, [r9, #8]
   24144:	cmp	r3, r2
   24148:	movne	r4, r9
   2414c:	beq	24360 <fputs@plt+0x1fa4c>
   24150:	add	r2, r9, r3
   24154:	lsr	r1, r5, #8
   24158:	add	r3, r3, #1
   2415c:	str	r3, [r9, #4]
   24160:	strb	r1, [r2, #12]
   24164:	ldr	r3, [r4, #4]
   24168:	ldr	r2, [r4, #8]
   2416c:	cmp	r3, r2
   24170:	movne	r1, r4
   24174:	beq	2437c <fputs@plt+0x1fa68>
   24178:	add	r2, r4, r3
   2417c:	cmp	r6, #0
   24180:	add	r3, r3, #1
   24184:	str	r3, [r4, #4]
   24188:	strb	r5, [r2, #12]
   2418c:	beq	24304 <fputs@plt+0x1f9f0>
   24190:	add	r9, sp, #16
   24194:	mov	fp, #0
   24198:	b	24278 <fputs@plt+0x1f964>
   2419c:	add	r1, r4, r2
   241a0:	add	r0, r2, #1
   241a4:	lsr	r2, fp, #24
   241a8:	str	r0, [r4, #4]
   241ac:	strb	r2, [r1, #12]
   241b0:	ldr	r2, [sl, #4]
   241b4:	ldr	r1, [sl, #8]
   241b8:	cmp	r2, r1
   241bc:	movne	r5, sl
   241c0:	beq	242e8 <fputs@plt+0x1f9d4>
   241c4:	add	r1, sl, r2
   241c8:	lsr	r0, fp, #16
   241cc:	add	r2, r2, #1
   241d0:	str	r2, [sl, #4]
   241d4:	strb	r0, [r1, #12]
   241d8:	ldr	r3, [r5, #4]
   241dc:	ldr	r2, [r5, #8]
   241e0:	cmp	r3, r2
   241e4:	movne	r4, r5
   241e8:	beq	242cc <fputs@plt+0x1f9b8>
   241ec:	add	r2, r5, r3
   241f0:	add	r1, r3, #1
   241f4:	lsr	r3, fp, #8
   241f8:	str	r1, [r5, #4]
   241fc:	strb	r3, [r2, #12]
   24200:	ldr	r3, [r4, #4]
   24204:	ldr	r2, [r4, #8]
   24208:	cmp	r3, r2
   2420c:	movne	r0, r4
   24210:	beq	242b0 <fputs@plt+0x1f99c>
   24214:	add	ip, r4, r3
   24218:	mov	r2, #0
   2421c:	add	r1, r3, #1
   24220:	mov	r3, r2
   24224:	str	r1, [r4, #4]
   24228:	mov	r1, #5
   2422c:	strb	fp, [ip, #12]
   24230:	cmp	r6, r8
   24234:	movcc	r4, r6
   24238:	movcs	r4, r8
   2423c:	bl	4224 <gcry_md_ctl@plt>
   24240:	mov	r1, #8
   24244:	ldr	r0, [sp, #16]
   24248:	add	fp, fp, #1
   2424c:	bl	4860 <gcry_md_read@plt>
   24250:	mov	r2, r4
   24254:	mov	r1, r0
   24258:	mov	r0, r7
   2425c:	bl	42f0 <memcpy@plt>
   24260:	ldr	r0, [sp, #16]
   24264:	bl	44f4 <gcry_md_close@plt>
   24268:	subs	r6, r6, r4
   2426c:	ldr	r1, [sp, #12]
   24270:	add	r7, r7, r4
   24274:	beq	24304 <fputs@plt+0x1f9f0>
   24278:	mov	r0, r9
   2427c:	bl	45f0 <gcry_md_copy@plt>
   24280:	ldr	r4, [sp, #16]
   24284:	ldmib	r4, {r2, r3}
   24288:	cmp	r2, r3
   2428c:	movne	sl, r4
   24290:	bne	2419c <fputs@plt+0x1f888>
   24294:	mov	r1, #0
   24298:	mov	r0, r4
   2429c:	mov	r2, r1
   242a0:	bl	4344 <gcry_md_write@plt>
   242a4:	ldr	r2, [r4, #4]
   242a8:	ldr	sl, [sp, #16]
   242ac:	b	2419c <fputs@plt+0x1f888>
   242b0:	mov	r1, #0
   242b4:	mov	r0, r4
   242b8:	mov	r2, r1
   242bc:	bl	4344 <gcry_md_write@plt>
   242c0:	ldr	r3, [r4, #4]
   242c4:	ldr	r0, [sp, #16]
   242c8:	b	24214 <fputs@plt+0x1f900>
   242cc:	mov	r1, #0
   242d0:	mov	r0, r5
   242d4:	mov	r2, r1
   242d8:	bl	4344 <gcry_md_write@plt>
   242dc:	ldr	r3, [r5, #4]
   242e0:	ldr	r4, [sp, #16]
   242e4:	b	241ec <fputs@plt+0x1f8d8>
   242e8:	mov	r1, #0
   242ec:	mov	r0, sl
   242f0:	mov	r2, r1
   242f4:	bl	4344 <gcry_md_write@plt>
   242f8:	ldr	r2, [sl, #4]
   242fc:	ldr	r5, [sp, #16]
   24300:	b	241c4 <fputs@plt+0x1f8b0>
   24304:	mov	r0, r1
   24308:	bl	44f4 <gcry_md_close@plt>
   2430c:	ldr	r1, [sp, #4]
   24310:	ldr	r2, [sp, #20]
   24314:	ldr	r3, [r1]
   24318:	cmp	r2, r3
   2431c:	bne	24398 <fputs@plt+0x1fa84>
   24320:	add	sp, sp, #28
   24324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24328:	mov	r1, #0
   2432c:	mov	r0, r4
   24330:	mov	r2, r1
   24334:	bl	4344 <gcry_md_write@plt>
   24338:	ldr	r3, [r4, #4]
   2433c:	ldr	fp, [sp, #12]
   24340:	b	24100 <fputs@plt+0x1f7ec>
   24344:	mov	r1, #0
   24348:	mov	r0, fp
   2434c:	mov	r2, r1
   24350:	bl	4344 <gcry_md_write@plt>
   24354:	ldr	r3, [fp, #4]
   24358:	ldr	r9, [sp, #12]
   2435c:	b	24128 <fputs@plt+0x1f814>
   24360:	mov	r1, #0
   24364:	mov	r0, r9
   24368:	mov	r2, r1
   2436c:	bl	4344 <gcry_md_write@plt>
   24370:	ldr	r3, [r9, #4]
   24374:	ldr	r4, [sp, #12]
   24378:	b	24150 <fputs@plt+0x1f83c>
   2437c:	mov	r1, #0
   24380:	mov	r0, r4
   24384:	mov	r2, r1
   24388:	bl	4344 <gcry_md_write@plt>
   2438c:	ldr	r3, [r4, #4]
   24390:	ldr	r1, [sp, #12]
   24394:	b	24178 <fputs@plt+0x1f864>
   24398:	bl	453c <__stack_chk_fail@plt>
   2439c:	andeq	r7, r6, r4, lsl #22
   243a0:	andeq	r0, r0, r0, lsr r4
   243a4:	ldr	r3, [pc, #260]	; 244b0 <fputs@plt+0x1fb9c>
   243a8:	push	{r4, r5, r6, r7, r8, lr}
   243ac:	mov	r5, r2
   243b0:	ldr	r2, [pc, #252]	; 244b4 <fputs@plt+0x1fba0>
   243b4:	add	r3, pc, r3
   243b8:	sub	sp, sp, #16
   243bc:	mov	r8, r0
   243c0:	mov	r6, r1
   243c4:	mov	r0, r5
   243c8:	ldr	r7, [r3, r2]
   243cc:	mov	r1, #0
   243d0:	ldr	r3, [r7]
   243d4:	str	r3, [sp, #12]
   243d8:	bl	4128 <gcry_mpi_cmp_ui@plt>
   243dc:	cmp	r0, #0
   243e0:	blt	2444c <fputs@plt+0x1fb38>
   243e4:	mov	r0, r5
   243e8:	bl	48d8 <gcry_mpi_get_nbits@plt>
   243ec:	add	r0, r0, #7
   243f0:	lsr	r4, r0, #3
   243f4:	cmp	r4, r6
   243f8:	bhi	24490 <fputs@plt+0x1fb7c>
   243fc:	mov	r1, #0
   24400:	mov	r2, r6
   24404:	mov	r0, r8
   24408:	bl	4014 <memset@plt>
   2440c:	rsb	r1, r4, r6
   24410:	add	r3, sp, #8
   24414:	add	r1, r8, r1
   24418:	str	r5, [sp]
   2441c:	mov	r0, #5
   24420:	mov	r2, r4
   24424:	bl	3edc <gcry_mpi_print@plt>
   24428:	ldr	r3, [sp, #8]
   2442c:	cmp	r4, r3
   24430:	bne	24470 <fputs@plt+0x1fb5c>
   24434:	ldr	r2, [sp, #12]
   24438:	ldr	r3, [r7]
   2443c:	cmp	r2, r3
   24440:	bne	2446c <fputs@plt+0x1fb58>
   24444:	add	sp, sp, #16
   24448:	pop	{r4, r5, r6, r7, r8, pc}
   2444c:	ldr	r0, [pc, #100]	; 244b8 <fputs@plt+0x1fba4>
   24450:	mov	r2, #51	; 0x33
   24454:	ldr	r1, [pc, #96]	; 244bc <fputs@plt+0x1fba8>
   24458:	ldr	r3, [pc, #96]	; 244c0 <fputs@plt+0x1fbac>
   2445c:	add	r0, pc, r0
   24460:	add	r1, pc, r1
   24464:	add	r3, pc, r3
   24468:	bl	5ac34 <fputs@plt+0x56320>
   2446c:	bl	453c <__stack_chk_fail@plt>
   24470:	ldr	r0, [pc, #76]	; 244c4 <fputs@plt+0x1fbb0>
   24474:	mov	r2, #56	; 0x38
   24478:	ldr	r1, [pc, #72]	; 244c8 <fputs@plt+0x1fbb4>
   2447c:	ldr	r3, [pc, #72]	; 244cc <fputs@plt+0x1fbb8>
   24480:	add	r0, pc, r0
   24484:	add	r1, pc, r1
   24488:	add	r3, pc, r3
   2448c:	bl	5ac34 <fputs@plt+0x56320>
   24490:	ldr	r0, [pc, #56]	; 244d0 <fputs@plt+0x1fbbc>
   24494:	mov	r2, #53	; 0x35
   24498:	ldr	r1, [pc, #52]	; 244d4 <fputs@plt+0x1fbc0>
   2449c:	ldr	r3, [pc, #52]	; 244d8 <fputs@plt+0x1fbc4>
   244a0:	add	r0, pc, r0
   244a4:	add	r1, pc, r1
   244a8:	add	r3, pc, r3
   244ac:	bl	5ac34 <fputs@plt+0x56320>
   244b0:	ldrdeq	r7, [r6], -ip
   244b4:	andeq	r0, r0, r0, lsr r4
   244b8:	andeq	r5, r4, r4, ror #5
   244bc:	strdeq	r5, [r4], -ip
   244c0:	andeq	r5, r4, r0, asr #5
   244c4:	andeq	r5, r4, r0, lsl #6
   244c8:	ldrdeq	r5, [r4], -r8
   244cc:	muleq	r4, ip, r2
   244d0:	ldrdeq	r5, [r4], -r0
   244d4:			; <UNDEFINED> instruction: 0x000452b8
   244d8:	andeq	r5, r4, ip, ror r2
   244dc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   244e0:	mov	r8, r0
   244e4:	mov	r0, #0
   244e8:	mov	r9, r1
   244ec:	mov	sl, r2
   244f0:	bl	3d98 <gcry_mpi_new@plt>
   244f4:	mov	r1, sl
   244f8:	mov	r2, #1
   244fc:	mov	fp, r0
   24500:	bl	3e04 <gcry_mpi_sub_ui@plt>
   24504:	orrs	r1, r8, r9
   24508:	beq	245ec <fputs@plt+0x1fcd8>
   2450c:	mov	sl, #0
   24510:	mov	r3, #1
   24514:	add	sl, sl, #1
   24518:	sub	r1, sl, #32
   2451c:	rsb	r2, sl, #32
   24520:	lsl	r7, r3, r1
   24524:	lsl	r6, r3, sl
   24528:	orr	r7, r7, r3, lsr r2
   2452c:	cmp	r7, r9
   24530:	cmpeq	r6, r8
   24534:	bls	24514 <fputs@plt+0x1fc00>
   24538:	mov	r0, #0
   2453c:	bl	3d98 <gcry_mpi_new@plt>
   24540:	mov	r1, #1
   24544:	mov	r6, r0
   24548:	bl	3d74 <gcry_mpi_set_ui@plt>
   2454c:	b	24558 <fputs@plt+0x1fc44>
   24550:	cmp	sl, #0
   24554:	beq	245dc <fputs@plt+0x1fcc8>
   24558:	sub	sl, sl, #1
   2455c:	mov	r1, r6
   24560:	mov	r2, r6
   24564:	mov	r3, fp
   24568:	mov	r0, r6
   2456c:	lsr	r4, r8, sl
   24570:	bl	40a4 <gcry_mpi_mulm@plt>
   24574:	rsb	r3, sl, #32
   24578:	orr	r4, r4, r9, lsl r3
   2457c:	sub	r3, sl, #32
   24580:	orr	r4, r4, r9, lsr r3
   24584:	lsr	r5, r9, sl
   24588:	mov	r2, #1
   2458c:	mov	r3, #0
   24590:	and	r2, r2, r4
   24594:	and	r3, r3, r5
   24598:	orrs	r1, r2, r3
   2459c:	beq	24550 <fputs@plt+0x1fc3c>
   245a0:	mov	r2, r6
   245a4:	mov	r0, r6
   245a8:	mov	r1, r6
   245ac:	bl	44a0 <gcry_mpi_add@plt>
   245b0:	mov	r1, fp
   245b4:	mov	r0, r6
   245b8:	bl	4158 <gcry_mpi_cmp@plt>
   245bc:	mov	r1, r6
   245c0:	mov	r2, fp
   245c4:	cmp	r0, #0
   245c8:	mov	r0, r6
   245cc:	blt	24550 <fputs@plt+0x1fc3c>
   245d0:	bl	3eb8 <gcry_mpi_sub@plt>
   245d4:	cmp	sl, #0
   245d8:	bne	24558 <fputs@plt+0x1fc44>
   245dc:	mov	r0, fp
   245e0:	bl	45cc <gcry_mpi_release@plt>
   245e4:	mov	r0, r6
   245e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   245ec:	mov	r0, #0
   245f0:	bl	3d98 <gcry_mpi_new@plt>
   245f4:	mov	r1, #1
   245f8:	mov	r6, r0
   245fc:	bl	3d74 <gcry_mpi_set_ui@plt>
   24600:	b	245dc <fputs@plt+0x1fcc8>
   24604:	push	{r4, lr}
   24608:	mov	r0, #39	; 0x27
   2460c:	bl	4308 <gcry_control@plt>
   24610:	subs	r4, r0, #0
   24614:	popne	{r4, pc}
   24618:	ldr	r0, [pc, #68]	; 24664 <fputs@plt+0x1fd50>
   2461c:	add	r0, pc, r0
   24620:	bl	3ed0 <gcry_check_version@plt>
   24624:	cmp	r0, #0
   24628:	beq	24644 <fputs@plt+0x1fd30>
   2462c:	mov	r0, #37	; 0x25
   24630:	bl	4308 <gcry_control@plt>
   24634:	mov	r1, r4
   24638:	mov	r0, #38	; 0x26
   2463c:	pop	{r4, lr}
   24640:	b	4308 <gcry_control@plt>
   24644:	ldr	r0, [pc, #28]	; 24668 <fputs@plt+0x1fd54>
   24648:	mov	r2, #218	; 0xda
   2464c:	ldr	r1, [pc, #24]	; 2466c <fputs@plt+0x1fd58>
   24650:	ldr	r3, [pc, #24]	; 24670 <fputs@plt+0x1fd5c>
   24654:	add	r0, pc, r0
   24658:	add	r1, pc, r1
   2465c:	add	r3, pc, r3
   24660:	bl	5ac34 <fputs@plt+0x56320>
   24664:	andeq	r5, r4, ip, asr r0
   24668:	andeq	r1, r5, ip, asr #30
   2466c:	andeq	r5, r4, r4, lsl #2
   24670:	muleq	r4, ip, r0
   24674:	ldr	ip, [pc, #192]	; 2473c <fputs@plt+0x1fe28>
   24678:	mov	r2, r0
   2467c:	push	{r4, r5, r6, lr}
   24680:	add	ip, pc, ip
   24684:	ldr	lr, [pc, #180]	; 24740 <fputs@plt+0x1fe2c>
   24688:	sub	sp, sp, #16
   2468c:	mov	r6, #0
   24690:	mov	r3, r1
   24694:	mov	r4, r1
   24698:	add	r0, sp, #8
   2469c:	ldr	r5, [ip, lr]
   246a0:	mov	r1, #5
   246a4:	str	r6, [sp]
   246a8:	ldr	ip, [r5]
   246ac:	str	ip, [sp, #12]
   246b0:	bl	3dbc <gcry_mpi_scan@plt>
   246b4:	ldr	r0, [sp, #8]
   246b8:	bl	48d8 <gcry_mpi_get_nbits@plt>
   246bc:	add	r0, r0, #7
   246c0:	cmp	r4, r0, lsr #3
   246c4:	bcc	2471c <fputs@plt+0x1fe08>
   246c8:	mov	r1, r6
   246cc:	ldr	r0, [sp, #8]
   246d0:	bl	4128 <gcry_mpi_cmp_ui@plt>
   246d4:	cmp	r0, #0
   246d8:	blt	246fc <fputs@plt+0x1fde8>
   246dc:	ldr	r2, [sp, #12]
   246e0:	ldr	r3, [r5]
   246e4:	ldr	r0, [sp, #8]
   246e8:	cmp	r2, r3
   246ec:	bne	246f8 <fputs@plt+0x1fde4>
   246f0:	add	sp, sp, #16
   246f4:	pop	{r4, r5, r6, pc}
   246f8:	bl	453c <__stack_chk_fail@plt>
   246fc:	ldr	r0, [pc, #64]	; 24744 <fputs@plt+0x1fe30>
   24700:	mov	r2, #66	; 0x42
   24704:	ldr	r1, [pc, #60]	; 24748 <fputs@plt+0x1fe34>
   24708:	ldr	r3, [pc, #60]	; 2474c <fputs@plt+0x1fe38>
   2470c:	add	r0, pc, r0
   24710:	add	r1, pc, r1
   24714:	add	r3, pc, r3
   24718:	bl	5ac34 <fputs@plt+0x56320>
   2471c:	ldr	r0, [pc, #44]	; 24750 <fputs@plt+0x1fe3c>
   24720:	mov	r2, #65	; 0x41
   24724:	ldr	r1, [pc, #40]	; 24754 <fputs@plt+0x1fe40>
   24728:	ldr	r3, [pc, #40]	; 24758 <fputs@plt+0x1fe44>
   2472c:	add	r0, pc, r0
   24730:	add	r1, pc, r1
   24734:	add	r3, pc, r3
   24738:	bl	5ac34 <fputs@plt+0x56320>
   2473c:	andeq	r7, r6, r0, lsl r5
   24740:	andeq	r0, r0, r0, lsr r4
   24744:	muleq	r4, r0, r0
   24748:	andeq	r5, r4, ip, asr #32
   2474c:	andeq	r5, r4, r0, asr #2
   24750:	andeq	r5, r4, r4, asr #32
   24754:	andeq	r5, r4, ip, lsr #32
   24758:	andeq	r5, r4, r0, lsr #2
   2475c:	ldr	ip, [pc, #292]	; 24888 <fputs@plt+0x1ff74>
   24760:	cmp	r0, #0
   24764:	push	{r4, r5, r6, r7, fp, lr}
   24768:	add	fp, sp, #20
   2476c:	ldr	lr, [pc, #280]	; 2488c <fputs@plt+0x1ff78>
   24770:	sub	sp, sp, #16
   24774:	add	ip, pc, ip
   24778:	add	r5, r0, #7
   2477c:	movge	r5, r0
   24780:	ldr	r6, [ip, lr]
   24784:	tst	r0, #7
   24788:	asr	r5, r5, #3
   2478c:	mov	r0, ip
   24790:	mov	r7, r2
   24794:	add	r2, r5, #7
   24798:	ldr	r0, [r6]
   2479c:	bic	r2, r2, #7
   247a0:	sub	sp, sp, r2
   247a4:	add	r4, sp, #8
   247a8:	str	r0, [fp, #-24]	; 0xffffffe8
   247ac:	bne	24868 <fputs@plt+0x1ff54>
   247b0:	cmp	r5, #0
   247b4:	beq	24848 <fputs@plt+0x1ff34>
   247b8:	mov	r2, r1
   247bc:	mov	r0, r4
   247c0:	str	r3, [sp]
   247c4:	mov	r1, r5
   247c8:	mov	r3, r7
   247cc:	bl	24084 <fputs@plt+0x1f770>
   247d0:	ldrb	r3, [r4]
   247d4:	sub	r2, r5, #1
   247d8:	mov	r0, r4
   247dc:	mov	r1, r5
   247e0:	mvn	r3, r3, lsl #26
   247e4:	mvn	r3, r3, lsr #26
   247e8:	strb	r3, [r4]
   247ec:	ldrb	r3, [r4, r2]
   247f0:	orr	r3, r3, #3
   247f4:	strb	r3, [r4, r2]
   247f8:	bl	24674 <fputs@plt+0x1fd60>
   247fc:	mov	r4, r0
   24800:	b	24814 <fputs@plt+0x1ff00>
   24804:	mov	r0, r4
   24808:	mov	r1, r4
   2480c:	mov	r2, #4
   24810:	bl	4524 <gcry_mpi_add_ui@plt>
   24814:	mov	r0, r4
   24818:	mov	r1, #0
   2481c:	bl	3e1c <gcry_prime_check@plt>
   24820:	cmp	r0, #0
   24824:	bne	24804 <fputs@plt+0x1fef0>
   24828:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2482c:	mov	r0, r4
   24830:	ldr	r3, [r6]
   24834:	cmp	r2, r3
   24838:	bne	24844 <fputs@plt+0x1ff30>
   2483c:	sub	sp, fp, #20
   24840:	pop	{r4, r5, r6, r7, fp, pc}
   24844:	bl	453c <__stack_chk_fail@plt>
   24848:	ldr	r0, [pc, #64]	; 24890 <fputs@plt+0x1ff7c>
   2484c:	mov	r2, #133	; 0x85
   24850:	ldr	r1, [pc, #60]	; 24894 <fputs@plt+0x1ff80>
   24854:	ldr	r3, [pc, #60]	; 24898 <fputs@plt+0x1ff84>
   24858:	add	r0, pc, r0
   2485c:	add	r1, pc, r1
   24860:	add	r3, pc, r3
   24864:	bl	5ac34 <fputs@plt+0x56320>
   24868:	ldr	r0, [pc, #44]	; 2489c <fputs@plt+0x1ff88>
   2486c:	mov	r2, #132	; 0x84
   24870:	ldr	r1, [pc, #40]	; 248a0 <fputs@plt+0x1ff8c>
   24874:	ldr	r3, [pc, #40]	; 248a4 <fputs@plt+0x1ff90>
   24878:	add	r0, pc, r0
   2487c:	add	r1, pc, r1
   24880:	add	r3, pc, r3
   24884:	bl	5ac34 <fputs@plt+0x56320>
   24888:	andeq	r7, r6, ip, lsl r4
   2488c:	andeq	r0, r0, r0, lsr r4
   24890:	andeq	r4, r4, r0, ror pc
   24894:	andeq	r4, r4, r0, lsl #30
   24898:	ldrdeq	r4, [r4], -r0
   2489c:	andeq	r4, r4, r0, asr #30
   248a0:	andeq	r4, r4, r0, ror #29
   248a4:			; <UNDEFINED> instruction: 0x00044eb0
   248a8:	ldr	ip, [pc, #208]	; 24980 <fputs@plt+0x2006c>
   248ac:	push	{r4, r5, r6, r7, fp, lr}
   248b0:	add	fp, sp, #20
   248b4:	ldr	lr, [pc, #200]	; 24984 <fputs@plt+0x20070>
   248b8:	sub	sp, sp, #16
   248bc:	add	ip, pc, ip
   248c0:	lsr	r4, r3, #3
   248c4:	mov	r7, r0
   248c8:	ldr	r6, [ip, lr]
   248cc:	add	r3, r4, #7
   248d0:	bic	r3, r3, #7
   248d4:	sub	sp, sp, r3
   248d8:	mov	r3, r2
   248dc:	ldr	lr, [r6]
   248e0:	add	r5, sp, #8
   248e4:	mov	r2, r1
   248e8:	mov	r1, #3
   248ec:	mov	r0, r5
   248f0:	str	r1, [sp]
   248f4:	mov	r1, r4
   248f8:	str	lr, [fp, #-24]	; 0xffffffe8
   248fc:	bl	24084 <fputs@plt+0x1f770>
   24900:	ldrb	r3, [sp, #8]
   24904:	mov	r1, r4
   24908:	mov	r0, r5
   2490c:	and	r3, r3, #127	; 0x7f
   24910:	strb	r3, [sp, #8]
   24914:	bl	24674 <fputs@plt+0x1fd60>
   24918:	mov	r1, r7
   2491c:	mov	r4, r0
   24920:	bl	4158 <gcry_mpi_cmp@plt>
   24924:	cmp	r0, #0
   24928:	bge	24960 <fputs@plt+0x2004c>
   2492c:	mov	r3, r7
   24930:	mov	r0, r4
   24934:	mov	r2, r4
   24938:	mov	r1, r4
   2493c:	bl	40a4 <gcry_mpi_mulm@plt>
   24940:	ldr	r2, [fp, #-24]	; 0xffffffe8
   24944:	ldr	r3, [r6]
   24948:	mov	r0, r4
   2494c:	cmp	r2, r3
   24950:	bne	2495c <fputs@plt+0x20048>
   24954:	sub	sp, fp, #20
   24958:	pop	{r4, r5, r6, r7, fp, pc}
   2495c:	bl	453c <__stack_chk_fail@plt>
   24960:	ldr	r0, [pc, #32]	; 24988 <fputs@plt+0x20074>
   24964:	mov	r2, #155	; 0x9b
   24968:	ldr	r1, [pc, #28]	; 2498c <fputs@plt+0x20078>
   2496c:	ldr	r3, [pc, #28]	; 24990 <fputs@plt+0x2007c>
   24970:	add	r0, pc, r0
   24974:	add	r1, pc, r1
   24978:	add	r3, pc, r3
   2497c:	bl	5ac34 <fputs@plt+0x56320>
   24980:	ldrdeq	r7, [r6], -r4
   24984:	andeq	r0, r0, r0, lsr r4
   24988:	andeq	r4, r4, r4, ror #28
   2498c:	andeq	r4, r4, r8, ror #27
   24990:	andeq	r4, r4, r8, ror #29
   24994:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   24998:	sub	sp, sp, #16
   2499c:	ldrb	r6, [r0, #1]
   249a0:	mov	r2, #0
   249a4:	ldrb	r4, [r0]
   249a8:	orr	r8, r2, r2
   249ac:	ldrb	sl, [r0, #2]
   249b0:	mov	r7, #0
   249b4:	lsl	r5, r6, #16
   249b8:	ldrb	r6, [r0, #7]
   249bc:	lsl	r3, r4, #24
   249c0:	orr	r9, r3, r5
   249c4:	strd	r8, [sp]
   249c8:	strd	r6, [sp, #8]
   249cc:	lsl	r9, sl, #8
   249d0:	ldrd	r4, [sp, #8]
   249d4:	ldrd	sl, [sp]
   249d8:	ldrb	r7, [r0, #3]
   249dc:	orr	sl, sl, r4
   249e0:	orr	fp, fp, r5
   249e4:	strd	sl, [sp]
   249e8:	ldrd	r4, [sp]
   249ec:	ldrb	sl, [r0, #4]
   249f0:	orr	r4, r4, r2
   249f4:	orr	r5, r5, r9
   249f8:	strd	r4, [sp]
   249fc:	ldrd	r8, [sp]
   24a00:	lsr	r5, sl, #8
   24a04:	lsl	r4, sl, #24
   24a08:	ldrb	sl, [r0, #5]
   24a0c:	orr	r8, r8, r2
   24a10:	orr	r9, r9, r7
   24a14:	strd	r8, [sp]
   24a18:	ldrb	r6, [r0, #6]
   24a1c:	lsr	r9, sl, #16
   24a20:	ldrd	r0, [sp]
   24a24:	lsl	r8, sl, #16
   24a28:	orr	r4, r4, r0
   24a2c:	orr	r5, r5, r1
   24a30:	orr	r4, r4, r8
   24a34:	lsr	r1, r6, #24
   24a38:	orr	r5, r5, r9
   24a3c:	lsl	r0, r6, #8
   24a40:	orr	r0, r0, r4
   24a44:	orr	r1, r1, r5
   24a48:	add	sp, sp, #16
   24a4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   24a50:	bx	lr
   24a54:	tst	r0, #15
   24a58:	push	{r3, lr}
   24a5c:	bne	24a7c <fputs@plt+0x20168>
   24a60:	sub	r2, r0, #16
   24a64:	movw	r3, #16368	; 0x3ff0
   24a68:	cmp	r2, r3
   24a6c:	bhi	24a7c <fputs@plt+0x20168>
   24a70:	lsr	r0, r0, #3
   24a74:	add	r0, r0, #2
   24a78:	pop	{r3, pc}
   24a7c:	ldr	r0, [pc, #24]	; 24a9c <fputs@plt+0x20188>
   24a80:	mov	r2, #229	; 0xe5
   24a84:	ldr	r1, [pc, #20]	; 24aa0 <fputs@plt+0x2018c>
   24a88:	ldr	r3, [pc, #20]	; 24aa4 <fputs@plt+0x20190>
   24a8c:	add	r0, pc, r0
   24a90:	add	r1, pc, r1
   24a94:	add	r3, pc, r3
   24a98:	bl	5ac34 <fputs@plt+0x56320>
   24a9c:	andeq	r4, r4, r0, ror #26
   24aa0:	andeq	r4, r4, ip, asr #25
   24aa4:	andeq	r4, r4, ip, ror ip
   24aa8:	tst	r0, #15
   24aac:	push	{r3, lr}
   24ab0:	bne	24ad0 <fputs@plt+0x201bc>
   24ab4:	sub	r2, r0, #16
   24ab8:	movw	r3, #16368	; 0x3ff0
   24abc:	cmp	r2, r3
   24ac0:	bhi	24ad0 <fputs@plt+0x201bc>
   24ac4:	ubfx	r0, r0, #2, #29
   24ac8:	add	r0, r0, #10
   24acc:	pop	{r3, pc}
   24ad0:	ldr	r0, [pc, #24]	; 24af0 <fputs@plt+0x201dc>
   24ad4:	mov	r2, #239	; 0xef
   24ad8:	ldr	r1, [pc, #20]	; 24af4 <fputs@plt+0x201e0>
   24adc:	ldr	r3, [pc, #20]	; 24af8 <fputs@plt+0x201e4>
   24ae0:	add	r0, pc, r0
   24ae4:	add	r1, pc, r1
   24ae8:	add	r3, pc, r3
   24aec:	bl	5ac34 <fputs@plt+0x56320>
   24af0:	andeq	r4, r4, ip, lsl #26
   24af4:	andeq	r4, r4, r8, ror ip
   24af8:	muleq	r4, r0, sp
   24afc:	ldr	ip, [pc, #448]	; 24cc4 <fputs@plt+0x203b0>
   24b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24b04:	mov	r5, r0
   24b08:	ldr	r0, [pc, #440]	; 24cc8 <fputs@plt+0x203b4>
   24b0c:	add	ip, pc, ip
   24b10:	sub	sp, sp, #28
   24b14:	mov	fp, r3
   24b18:	mov	r3, ip
   24b1c:	mov	r6, r1
   24b20:	ldr	r0, [ip, r0]
   24b24:	mov	r8, r2
   24b28:	ldr	r4, [sp, #64]	; 0x40
   24b2c:	ldr	r3, [r0]
   24b30:	tst	r4, #15
   24b34:	str	r0, [sp, #4]
   24b38:	str	r3, [sp, #20]
   24b3c:	bne	24c80 <fputs@plt+0x2036c>
   24b40:	sub	r2, r4, #16
   24b44:	movw	r3, #16368	; 0x3ff0
   24b48:	cmp	r2, r3
   24b4c:	bhi	24c80 <fputs@plt+0x2036c>
   24b50:	bl	24604 <fputs@plt+0x1fcf0>
   24b54:	cmp	r8, #0
   24b58:	uxth	r7, r4
   24b5c:	beq	24c64 <fputs@plt+0x20350>
   24b60:	lsr	r9, r7, #1
   24b64:	mov	r1, r8
   24b68:	mov	r2, fp
   24b6c:	mov	r3, #1
   24b70:	mov	r0, r9
   24b74:	bl	2475c <fputs@plt+0x1fe48>
   24b78:	mov	r1, r8
   24b7c:	mov	r2, fp
   24b80:	mov	r3, #2
   24b84:	mov	sl, r0
   24b88:	mov	r0, r9
   24b8c:	bl	2475c <fputs@plt+0x1fe48>
   24b90:	cmp	r5, #0
   24b94:	mov	r8, r0
   24b98:	beq	24bd8 <fputs@plt+0x202c4>
   24b9c:	lsr	fp, r7, #4
   24ba0:	add	r0, r5, #2
   24ba4:	sub	r3, fp, #1
   24ba8:	mov	r2, sl
   24bac:	mov	r1, fp
   24bb0:	uxth	r3, r3
   24bb4:	strb	r3, [r5, #1]
   24bb8:	lsr	r3, r3, #8
   24bbc:	strb	r3, [r5]
   24bc0:	bl	243a4 <fputs@plt+0x1fa90>
   24bc4:	add	r0, r5, r9, lsr #3
   24bc8:	mov	r1, fp
   24bcc:	add	r0, r0, #2
   24bd0:	mov	r2, r8
   24bd4:	bl	243a4 <fputs@plt+0x1fa90>
   24bd8:	cmp	r6, #0
   24bdc:	beq	24c38 <fputs@plt+0x20324>
   24be0:	mov	r0, #0
   24be4:	bl	3d98 <gcry_mpi_new@plt>
   24be8:	mov	r1, sl
   24bec:	mov	r2, r8
   24bf0:	mov	r5, r0
   24bf4:	bl	486c <gcry_mpi_mul@plt>
   24bf8:	mov	r0, r5
   24bfc:	bl	48d8 <gcry_mpi_get_nbits@plt>
   24c00:	cmp	r4, r0
   24c04:	bne	24ca4 <fputs@plt+0x20390>
   24c08:	lsr	r3, r7, #4
   24c0c:	add	r0, r6, #2
   24c10:	sub	r3, r3, #1
   24c14:	lsr	r1, r7, #3
   24c18:	mov	r2, r5
   24c1c:	uxth	r3, r3
   24c20:	strb	r3, [r6, #1]
   24c24:	lsr	r3, r3, #8
   24c28:	strb	r3, [r6]
   24c2c:	bl	243a4 <fputs@plt+0x1fa90>
   24c30:	mov	r0, r5
   24c34:	bl	45cc <gcry_mpi_release@plt>
   24c38:	mov	r0, sl
   24c3c:	bl	45cc <gcry_mpi_release@plt>
   24c40:	mov	r0, r8
   24c44:	bl	45cc <gcry_mpi_release@plt>
   24c48:	ldr	r1, [sp, #4]
   24c4c:	ldr	r2, [sp, #20]
   24c50:	ldr	r3, [r1]
   24c54:	cmp	r2, r3
   24c58:	bne	24ca0 <fputs@plt+0x2038c>
   24c5c:	add	sp, sp, #28
   24c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24c64:	add	r8, sp, #8
   24c68:	mov	r1, #12
   24c6c:	mov	r2, #1
   24c70:	mov	fp, r1
   24c74:	mov	r0, r8
   24c78:	bl	4698 <gcry_randomize@plt>
   24c7c:	b	24b60 <fputs@plt+0x2024c>
   24c80:	ldr	r0, [pc, #68]	; 24ccc <fputs@plt+0x203b8>
   24c84:	movw	r2, #262	; 0x106
   24c88:	ldr	r1, [pc, #64]	; 24cd0 <fputs@plt+0x203bc>
   24c8c:	ldr	r3, [pc, #64]	; 24cd4 <fputs@plt+0x203c0>
   24c90:	add	r0, pc, r0
   24c94:	add	r1, pc, r1
   24c98:	add	r3, pc, r3
   24c9c:	bl	5ac34 <fputs@plt+0x56320>
   24ca0:	bl	453c <__stack_chk_fail@plt>
   24ca4:	ldr	r0, [pc, #44]	; 24cd8 <fputs@plt+0x203c4>
   24ca8:	movw	r2, #285	; 0x11d
   24cac:	ldr	r1, [pc, #40]	; 24cdc <fputs@plt+0x203c8>
   24cb0:	ldr	r3, [pc, #40]	; 24ce0 <fputs@plt+0x203cc>
   24cb4:	add	r0, pc, r0
   24cb8:	add	r1, pc, r1
   24cbc:	add	r3, pc, r3
   24cc0:	bl	5ac34 <fputs@plt+0x56320>
   24cc4:	andeq	r7, r6, r4, lsl #1
   24cc8:	andeq	r0, r0, r0, lsr r4
   24ccc:	andeq	r4, r4, ip, asr fp
   24cd0:	andeq	r4, r4, r8, asr #21
   24cd4:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   24cd8:	andeq	r4, r4, r0, lsl #23
   24cdc:	andeq	r4, r4, r4, lsr #21
   24ce0:			; <UNDEFINED> instruction: 0x00044bb0
   24ce4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24ce8:	mov	r6, r1
   24cec:	mov	r4, r0
   24cf0:	mov	r8, r2
   24cf4:	mov	sl, r3
   24cf8:	bl	24604 <fputs@plt+0x1fcf0>
   24cfc:	ldrb	r5, [r6]
   24d00:	add	r0, r6, #2
   24d04:	ldrb	r3, [r6, #1]
   24d08:	orr	r5, r3, r5, lsl #8
   24d0c:	add	r5, r5, #1
   24d10:	lsl	r5, r5, #4
   24d14:	uxth	r5, r5
   24d18:	lsr	r7, r5, #3
   24d1c:	mov	r1, r7
   24d20:	bl	24674 <fputs@plt+0x1fd60>
   24d24:	mov	r3, r5
   24d28:	mov	r1, r8
   24d2c:	mov	r2, sl
   24d30:	mov	r9, r0
   24d34:	bl	248a8 <fputs@plt+0x1ff94>
   24d38:	mov	r1, r6
   24d3c:	add	r2, r7, #2
   24d40:	mov	r8, r0
   24d44:	mov	r0, r4
   24d48:	bl	42f0 <memcpy@plt>
   24d4c:	add	r0, r4, r5, lsr #3
   24d50:	asr	r5, r5, #2
   24d54:	mov	r1, r7
   24d58:	mov	r2, r8
   24d5c:	add	r5, r5, #2
   24d60:	add	r0, r0, #2
   24d64:	bl	243a4 <fputs@plt+0x1fa90>
   24d68:	add	r3, r4, r5
   24d6c:	add	r1, r3, #2
   24d70:	mov	ip, #0
   24d74:	mov	r0, r9
   24d78:	strb	ip, [r4, r5]
   24d7c:	strb	ip, [r3, #1]
   24d80:	strb	ip, [r1], #1
   24d84:	strb	ip, [r1], #1
   24d88:	strb	ip, [r1], #1
   24d8c:	strb	ip, [r1], #1
   24d90:	strb	ip, [r1], #1
   24d94:	strb	ip, [r1]
   24d98:	bl	45cc <gcry_mpi_release@plt>
   24d9c:	mov	r0, r8
   24da0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   24da4:	b	45cc <gcry_mpi_release@plt>
   24da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24dac:	mov	r7, r0
   24db0:	sub	sp, sp, #12
   24db4:	bl	24604 <fputs@plt+0x1fcf0>
   24db8:	ldrb	r4, [r7]
   24dbc:	ldrb	r3, [r7, #1]
   24dc0:	add	r0, r7, #2
   24dc4:	orr	r4, r3, r4, lsl #8
   24dc8:	add	r4, r4, #1
   24dcc:	lsl	r4, r4, #4
   24dd0:	uxth	r4, r4
   24dd4:	lsr	sl, r4, #3
   24dd8:	add	fp, r7, r4, lsr #3
   24ddc:	add	fp, fp, #2
   24de0:	mov	r1, sl
   24de4:	bl	24674 <fputs@plt+0x1fd60>
   24de8:	mov	r1, sl
   24dec:	mov	r9, r0
   24df0:	mov	r0, fp
   24df4:	bl	24674 <fputs@plt+0x1fd60>
   24df8:	asr	ip, r4, #2
   24dfc:	add	ip, ip, #2
   24e00:	str	ip, [sp, #4]
   24e04:	add	r6, r7, ip
   24e08:	mov	r8, r0
   24e0c:	mov	r0, r6
   24e10:	bl	24994 <fputs@plt+0x20080>
   24e14:	mov	r3, r9
   24e18:	mov	r2, r8
   24e1c:	mov	r4, r0
   24e20:	mov	r5, r1
   24e24:	adds	r4, r4, #1
   24e28:	mov	r0, r8
   24e2c:	mov	r1, r8
   24e30:	adc	r5, r5, #0
   24e34:	bl	40a4 <gcry_mpi_mulm@plt>
   24e38:	mov	r0, fp
   24e3c:	mov	r1, sl
   24e40:	mov	r2, r8
   24e44:	bl	243a4 <fputs@plt+0x1fa90>
   24e48:	ldr	ip, [sp, #4]
   24e4c:	lsr	r2, r4, #24
   24e50:	mov	r0, r9
   24e54:	lsr	r3, r5, #24
   24e58:	lsr	lr, r5, #16
   24e5c:	strb	r3, [r7, ip]
   24e60:	lsr	r1, r5, #8
   24e64:	lsr	r3, r4, #16
   24e68:	strb	r4, [r6, #7]
   24e6c:	strb	r5, [r6, #3]
   24e70:	lsr	r4, r4, #8
   24e74:	strb	lr, [r6, #1]
   24e78:	strb	r1, [r6, #2]
   24e7c:	strb	r2, [r6, #4]
   24e80:	strb	r3, [r6, #5]
   24e84:	strb	r4, [r6, #6]
   24e88:	bl	45cc <gcry_mpi_release@plt>
   24e8c:	mov	r0, r8
   24e90:	add	sp, sp, #12
   24e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24e98:	b	45cc <gcry_mpi_release@plt>
   24e9c:	ldrb	r1, [r0]
   24ea0:	movw	r3, #16380	; 0x3ffc
   24ea4:	ldrb	r2, [r0, #1]
   24ea8:	orr	r2, r2, r1, lsl #8
   24eac:	add	r2, r2, #1
   24eb0:	lsl	r2, r2, #2
   24eb4:	and	r3, r2, r3
   24eb8:	add	r3, r3, #2
   24ebc:	add	r0, r0, r3
   24ec0:	b	24994 <fputs@plt+0x20080>
   24ec4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24ec8:	sub	sp, sp, #44	; 0x2c
   24ecc:	mov	r8, r3
   24ed0:	mov	r7, r2
   24ed4:	ldr	r4, [sp, #80]	; 0x50
   24ed8:	ldr	r9, [sp, #84]	; 0x54
   24edc:	ldr	r6, [sp, #88]	; 0x58
   24ee0:	str	r0, [sp, #4]
   24ee4:	bl	24604 <fputs@plt+0x1fcf0>
   24ee8:	ldrb	r2, [r4]
   24eec:	add	r0, r4, #2
   24ef0:	ldrb	r3, [r4, #1]
   24ef4:	orr	r3, r3, r2, lsl #8
   24ef8:	add	r3, r3, #1
   24efc:	lsl	r3, r3, #4
   24f00:	uxth	sl, r3
   24f04:	lsr	r2, sl, #4
   24f08:	lsr	r3, sl, #3
   24f0c:	str	r2, [sp, #12]
   24f10:	mov	r1, r2
   24f14:	str	r3, [sp, #36]	; 0x24
   24f18:	bl	24674 <fputs@plt+0x1fd60>
   24f1c:	ldr	r1, [sp, #12]
   24f20:	mov	r5, r0
   24f24:	add	r0, r4, sl, lsr #4
   24f28:	add	r0, r0, #2
   24f2c:	bl	24674 <fputs@plt+0x1fd60>
   24f30:	mov	r4, r0
   24f34:	mov	r0, #0
   24f38:	bl	3d98 <gcry_mpi_new@plt>
   24f3c:	mov	r1, r5
   24f40:	mov	r2, r4
   24f44:	str	r0, [sp, #16]
   24f48:	bl	486c <gcry_mpi_mul@plt>
   24f4c:	mov	r3, sl
   24f50:	mov	r1, r9
   24f54:	mov	r2, r6
   24f58:	ldr	r0, [sp, #16]
   24f5c:	bl	248a8 <fputs@plt+0x1ff94>
   24f60:	str	r0, [sp, #20]
   24f64:	mov	r0, #0
   24f68:	bl	3d98 <gcry_mpi_new@plt>
   24f6c:	mov	r6, r0
   24f70:	mov	r0, #0
   24f74:	bl	3d98 <gcry_mpi_new@plt>
   24f78:	ldr	r1, [sp, #20]
   24f7c:	mov	r2, r5
   24f80:	mov	fp, r0
   24f84:	mov	r0, r6
   24f88:	bl	43f8 <gcry_mpi_mod@plt>
   24f8c:	mov	r0, fp
   24f90:	ldr	r1, [sp, #20]
   24f94:	mov	r2, r4
   24f98:	bl	43f8 <gcry_mpi_mod@plt>
   24f9c:	mov	r1, r8
   24fa0:	mov	r2, r5
   24fa4:	mov	r0, r7
   24fa8:	bl	244dc <fputs@plt+0x1fbc8>
   24fac:	mov	r1, r8
   24fb0:	mov	r2, r4
   24fb4:	str	r0, [sp, #28]
   24fb8:	mov	r0, r7
   24fbc:	bl	244dc <fputs@plt+0x1fbc8>
   24fc0:	mov	r1, r6
   24fc4:	ldr	r2, [sp, #28]
   24fc8:	mov	r3, r5
   24fcc:	str	r0, [sp, #32]
   24fd0:	mov	r0, r6
   24fd4:	bl	4680 <gcry_mpi_powm@plt>
   24fd8:	mov	r1, fp
   24fdc:	ldr	r2, [sp, #32]
   24fe0:	mov	r3, r4
   24fe4:	mov	r0, fp
   24fe8:	bl	4680 <gcry_mpi_powm@plt>
   24fec:	mov	r0, #0
   24ff0:	bl	3d98 <gcry_mpi_new@plt>
   24ff4:	str	r0, [sp, #8]
   24ff8:	mov	r0, #0
   24ffc:	bl	3d98 <gcry_mpi_new@plt>
   25000:	str	r0, [sp, #24]
   25004:	mov	r0, #0
   25008:	bl	3d98 <gcry_mpi_new@plt>
   2500c:	mov	r3, r4
   25010:	mov	r1, fp
   25014:	mov	r2, r6
   25018:	mov	r9, r0
   2501c:	ldr	r0, [sp, #8]
   25020:	bl	3db0 <gcry_mpi_subm@plt>
   25024:	mov	r1, r5
   25028:	mov	r2, r4
   2502c:	ldr	r0, [sp, #24]
   25030:	bl	4008 <gcry_mpi_invm@plt>
   25034:	ldr	r0, [sp, #8]
   25038:	mov	r3, r4
   2503c:	ldr	r2, [sp, #24]
   25040:	mov	r1, r0
   25044:	bl	40a4 <gcry_mpi_mulm@plt>
   25048:	mov	r0, r9
   2504c:	mov	r1, r5
   25050:	ldr	r2, [sp, #8]
   25054:	bl	486c <gcry_mpi_mul@plt>
   25058:	mov	r1, r9
   2505c:	mov	r2, r6
   25060:	mov	r0, r9
   25064:	bl	44a0 <gcry_mpi_add@plt>
   25068:	ldr	r0, [sp, #8]
   2506c:	bl	45cc <gcry_mpi_release@plt>
   25070:	ldr	r0, [sp, #24]
   25074:	bl	45cc <gcry_mpi_release@plt>
   25078:	ldr	r2, [sp, #12]
   2507c:	ldr	ip, [sp, #4]
   25080:	sub	r3, r2, #1
   25084:	ldr	r1, [sp, #36]	; 0x24
   25088:	add	r0, ip, #2
   2508c:	ldr	r2, [sp, #16]
   25090:	uxth	r3, r3
   25094:	strb	r3, [ip, #1]
   25098:	lsr	r3, r3, #8
   2509c:	strb	r3, [ip]
   250a0:	str	ip, [sp, #4]
   250a4:	bl	243a4 <fputs@plt+0x1fa90>
   250a8:	ldr	ip, [sp, #4]
   250ac:	mov	r2, r9
   250b0:	ldr	r1, [sp, #36]	; 0x24
   250b4:	add	r0, ip, sl, lsr #3
   250b8:	add	r0, r0, #2
   250bc:	bl	243a4 <fputs@plt+0x1fa90>
   250c0:	ldr	ip, [sp, #4]
   250c4:	asr	r2, sl, #2
   250c8:	lsr	lr, r8, #24
   250cc:	add	r2, r2, #2
   250d0:	mov	r0, r5
   250d4:	add	r3, ip, r2
   250d8:	lsr	r1, r8, #16
   250dc:	strb	lr, [ip, r2]
   250e0:	lsr	r2, r7, #24
   250e4:	lsr	ip, r8, #8
   250e8:	strb	r7, [r3, #7]
   250ec:	strb	r1, [r3, #1]
   250f0:	lsr	r1, r7, #16
   250f4:	strb	r8, [r3, #3]
   250f8:	lsr	r7, r7, #8
   250fc:	strb	ip, [r3, #2]
   25100:	strb	r2, [r3, #4]
   25104:	strb	r1, [r3, #5]
   25108:	strb	r7, [r3, #6]
   2510c:	bl	45cc <gcry_mpi_release@plt>
   25110:	mov	r0, r4
   25114:	bl	45cc <gcry_mpi_release@plt>
   25118:	ldr	r0, [sp, #16]
   2511c:	bl	45cc <gcry_mpi_release@plt>
   25120:	ldr	r0, [sp, #20]
   25124:	bl	45cc <gcry_mpi_release@plt>
   25128:	mov	r0, r6
   2512c:	bl	45cc <gcry_mpi_release@plt>
   25130:	mov	r0, fp
   25134:	bl	45cc <gcry_mpi_release@plt>
   25138:	ldr	r0, [sp, #28]
   2513c:	bl	45cc <gcry_mpi_release@plt>
   25140:	ldr	r0, [sp, #32]
   25144:	bl	45cc <gcry_mpi_release@plt>
   25148:	mov	r0, r9
   2514c:	add	sp, sp, #44	; 0x2c
   25150:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25154:	b	45cc <gcry_mpi_release@plt>
   25158:	push	{r4, r5, r6, r7, lr}
   2515c:	mov	r4, r0
   25160:	sub	sp, sp, #12
   25164:	mov	r7, r1
   25168:	mov	r6, r2
   2516c:	mov	r5, r3
   25170:	bl	24604 <fputs@plt+0x1fcf0>
   25174:	ldrb	r2, [r4]
   25178:	ldrb	r3, [r4, #1]
   2517c:	movw	ip, #16380	; 0x3ffc
   25180:	mov	r0, r7
   25184:	mov	r1, r6
   25188:	orr	r3, r3, r2, lsl #8
   2518c:	str	r5, [sp]
   25190:	add	r3, r3, #1
   25194:	add	r2, r4, #2
   25198:	lsl	r3, r3, #2
   2519c:	and	ip, r3, ip
   251a0:	add	r3, ip, #8
   251a4:	bl	24084 <fputs@plt+0x1f770>
   251a8:	add	sp, sp, #12
   251ac:	pop	{r4, r5, r6, r7, pc}
   251b0:	ldr	r3, [pc, #148]	; 2524c <fputs@plt+0x20938>
   251b4:	cmp	r0, #0
   251b8:	ldr	r2, [pc, #144]	; 25250 <fputs@plt+0x2093c>
   251bc:	add	r3, pc, r3
   251c0:	push	{r4, lr}
   251c4:	sub	sp, sp, #96	; 0x60
   251c8:	ldr	r4, [r3, r2]
   251cc:	ldr	r3, [r4]
   251d0:	str	r3, [sp, #92]	; 0x5c
   251d4:	blt	2522c <fputs@plt+0x20918>
   251d8:	mov	r1, sp
   251dc:	bl	42d8 <fstatfs64@plt>
   251e0:	cmp	r0, #0
   251e4:	blt	25218 <fputs@plt+0x20904>
   251e8:	ldr	r0, [sp]
   251ec:	movw	r3, #26686	; 0x683e
   251f0:	movt	r3, #37155	; 0x9123
   251f4:	subs	r3, r0, r3
   251f8:	rsbs	r0, r3, #0
   251fc:	adcs	r0, r0, r3
   25200:	ldr	r2, [sp, #92]	; 0x5c
   25204:	ldr	r3, [r4]
   25208:	cmp	r2, r3
   2520c:	bne	25228 <fputs@plt+0x20914>
   25210:	add	sp, sp, #96	; 0x60
   25214:	pop	{r4, pc}
   25218:	bl	48cc <__errno_location@plt>
   2521c:	ldr	r0, [r0]
   25220:	rsb	r0, r0, #0
   25224:	b	25200 <fputs@plt+0x208ec>
   25228:	bl	453c <__stack_chk_fail@plt>
   2522c:	ldr	r0, [pc, #32]	; 25254 <fputs@plt+0x20940>
   25230:	mov	r2, #89	; 0x59
   25234:	ldr	r1, [pc, #28]	; 25258 <fputs@plt+0x20944>
   25238:	ldr	r3, [pc, #28]	; 2525c <fputs@plt+0x20948>
   2523c:	add	r0, pc, r0
   25240:	add	r1, pc, r1
   25244:	add	r3, pc, r3
   25248:	bl	5ac34 <fputs@plt+0x56320>
   2524c:	ldrdeq	r6, [r6], -r4
   25250:	andeq	r0, r0, r0, lsr r4
   25254:	andeq	sl, r4, r4, ror #22
   25258:	andeq	r4, r4, r4, asr r6
   2525c:			; <UNDEFINED> instruction: 0x000446b0
   25260:	cmp	r0, #0
   25264:	push	{r3, lr}
   25268:	blt	2529c <fputs@plt+0x20988>
   2526c:	movw	r1, #37890	; 0x9402
   25270:	mov	r2, #0
   25274:	movt	r1, #20480	; 0x5000
   25278:	bl	4248 <ioctl@plt>
   2527c:	cmp	r0, #0
   25280:	blt	2528c <fputs@plt+0x20978>
   25284:	mov	r0, #0
   25288:	pop	{r3, pc}
   2528c:	bl	48cc <__errno_location@plt>
   25290:	ldr	r0, [r0]
   25294:	rsb	r0, r0, #0
   25298:	pop	{r3, pc}
   2529c:	ldr	r0, [pc, #24]	; 252bc <fputs@plt+0x209a8>
   252a0:	movw	r2, #642	; 0x282
   252a4:	ldr	r1, [pc, #20]	; 252c0 <fputs@plt+0x209ac>
   252a8:	ldr	r3, [pc, #20]	; 252c4 <fputs@plt+0x209b0>
   252ac:	add	r0, pc, r0
   252b0:	add	r1, pc, r1
   252b4:	add	r3, pc, r3
   252b8:	bl	5ac34 <fputs@plt+0x56320>
   252bc:	strdeq	sl, [r4], -r4
   252c0:	andeq	r4, r4, r4, ror #11
   252c4:	andeq	r4, r4, r0, lsr r6
   252c8:	ldrd	r2, [r0, #8]
   252cc:	orrs	r0, r2, r3
   252d0:	ldrd	r0, [r1, #8]
   252d4:	beq	25300 <fputs@plt+0x209ec>
   252d8:	orrs	ip, r0, r1
   252dc:	beq	25310 <fputs@plt+0x209fc>
   252e0:	cmp	r3, r1
   252e4:	cmpeq	r2, r0
   252e8:	bcc	25310 <fputs@plt+0x209fc>
   252ec:	cmp	r3, r1
   252f0:	cmpeq	r2, r0
   252f4:	movls	r0, #0
   252f8:	movhi	r0, #1
   252fc:	bx	lr
   25300:	orrs	ip, r0, r1
   25304:	beq	252ec <fputs@plt+0x209d8>
   25308:	mov	r0, #1
   2530c:	bx	lr
   25310:	mvn	r0, #0
   25314:	bx	lr
   25318:	push	{r4, lr}
   2531c:	subs	r4, r0, #0
   25320:	sub	sp, sp, #8
   25324:	beq	25460 <fputs@plt+0x20b4c>
   25328:	ldr	r1, [r4, #8]
   2532c:	cmp	r1, #0
   25330:	blt	25390 <fputs@plt+0x20a7c>
   25334:	ldr	r0, [r4, #1008]	; 0x3f0
   25338:	cmp	r0, #0
   2533c:	beq	25390 <fputs@plt+0x20a7c>
   25340:	ldr	r3, [r4, #992]	; 0x3e0
   25344:	cmp	r3, #0
   25348:	beq	2539c <fputs@plt+0x20a88>
   2534c:	mov	r0, r3
   25350:	bl	48f0c <fputs@plt+0x445f8>
   25354:	cmp	r0, #0
   25358:	blt	25388 <fputs@plt+0x20a74>
   2535c:	ldr	r1, [r4, #12]
   25360:	ldr	r3, [r4, #8]
   25364:	cmp	r1, r3
   25368:	beq	25390 <fputs@plt+0x20a7c>
   2536c:	cmp	r1, #0
   25370:	blt	25480 <fputs@plt+0x20b6c>
   25374:	ldr	r0, [r4, #996]	; 0x3e4
   25378:	cmp	r0, #0
   2537c:	beq	25404 <fputs@plt+0x20af0>
   25380:	bl	48f0c <fputs@plt+0x445f8>
   25384:	and	r0, r0, r0, asr #31
   25388:	add	sp, sp, #8
   2538c:	pop	{r4, pc}
   25390:	mov	r0, #0
   25394:	add	sp, sp, #8
   25398:	pop	{r4, pc}
   2539c:	ldr	ip, [pc, #252]	; 254a0 <fputs@plt+0x20b8c>
   253a0:	mov	r2, r1
   253a4:	str	r4, [sp, #4]
   253a8:	add	r1, r4, #992	; 0x3e0
   253ac:	add	ip, pc, ip
   253b0:	str	ip, [sp]
   253b4:	bl	48c64 <fputs@plt+0x44350>
   253b8:	cmp	r0, #0
   253bc:	blt	25388 <fputs@plt+0x20a74>
   253c0:	ldr	r1, [pc, #220]	; 254a4 <fputs@plt+0x20b90>
   253c4:	ldr	r0, [r4, #992]	; 0x3e0
   253c8:	add	r1, pc, r1
   253cc:	bl	49cf4 <fputs@plt+0x453e0>
   253d0:	cmp	r0, #0
   253d4:	blt	25388 <fputs@plt+0x20a74>
   253d8:	ldr	r2, [r4, #1012]	; 0x3f4
   253dc:	ldr	r0, [r4, #992]	; 0x3e0
   253e0:	asr	r3, r2, #31
   253e4:	bl	49288 <fputs@plt+0x44974>
   253e8:	cmp	r0, #0
   253ec:	blt	25388 <fputs@plt+0x20a74>
   253f0:	ldr	r1, [pc, #176]	; 254a8 <fputs@plt+0x20b94>
   253f4:	ldr	r0, [r4, #992]	; 0x3e0
   253f8:	add	r1, pc, r1
   253fc:	bl	48e74 <fputs@plt+0x44560>
   25400:	b	25354 <fputs@plt+0x20a40>
   25404:	ldr	lr, [r4, #1008]	; 0x3f0
   25408:	mov	r2, r1
   2540c:	ldr	ip, [pc, #152]	; 254ac <fputs@plt+0x20b98>
   25410:	mov	r3, r0
   25414:	str	r4, [sp, #4]
   25418:	add	r1, r4, #996	; 0x3e4
   2541c:	add	ip, pc, ip
   25420:	mov	r0, lr
   25424:	str	ip, [sp]
   25428:	bl	48c64 <fputs@plt+0x44350>
   2542c:	cmp	r0, #0
   25430:	blt	25388 <fputs@plt+0x20a74>
   25434:	ldr	r2, [r4, #1012]	; 0x3f4
   25438:	ldr	r0, [r4, #996]	; 0x3e4
   2543c:	asr	r3, r2, #31
   25440:	bl	49288 <fputs@plt+0x44974>
   25444:	cmp	r0, #0
   25448:	blt	25388 <fputs@plt+0x20a74>
   2544c:	ldr	r1, [pc, #92]	; 254b0 <fputs@plt+0x20b9c>
   25450:	ldr	r0, [r4, #992]	; 0x3e0
   25454:	add	r1, pc, r1
   25458:	bl	48e74 <fputs@plt+0x44560>
   2545c:	b	25384 <fputs@plt+0x20a70>
   25460:	ldr	r0, [pc, #76]	; 254b4 <fputs@plt+0x20ba0>
   25464:	movw	r2, #3129	; 0xc39
   25468:	ldr	r1, [pc, #72]	; 254b8 <fputs@plt+0x20ba4>
   2546c:	ldr	r3, [pc, #72]	; 254bc <fputs@plt+0x20ba8>
   25470:	add	r0, pc, r0
   25474:	add	r1, pc, r1
   25478:	add	r3, pc, r3
   2547c:	bl	5ac34 <fputs@plt+0x56320>
   25480:	ldr	r0, [pc, #56]	; 254c0 <fputs@plt+0x20bac>
   25484:	movw	r2, #3158	; 0xc56
   25488:	ldr	r1, [pc, #52]	; 254c4 <fputs@plt+0x20bb0>
   2548c:	ldr	r3, [pc, #52]	; 254c8 <fputs@plt+0x20bb4>
   25490:	add	r0, pc, r0
   25494:	add	r1, pc, r1
   25498:	add	r3, pc, r3
   2549c:	bl	5ac34 <fputs@plt+0x56320>
   254a0:	andeq	r4, r0, ip, lsr #6
   254a4:	andeq	r2, r0, ip, lsr #18
   254a8:	ldrdeq	r4, [r4], -r8
   254ac:			; <UNDEFINED> instruction: 0x000042bc
   254b0:	muleq	r4, ip, r5
   254b4:	andeq	r6, r4, r8, asr #27
   254b8:	andeq	r4, r4, ip, lsr r5
   254bc:	andeq	r5, r4, r4, lsr #6
   254c0:	andeq	r4, r4, ip, asr #10
   254c4:	andeq	r4, r4, ip, lsl r5
   254c8:	andeq	r5, r4, r4, lsl #6
   254cc:	ldr	r3, [pc, #580]	; 25718 <fputs@plt+0x20e04>
   254d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   254d4:	subs	fp, r0, #0
   254d8:	ldr	r0, [pc, #572]	; 2571c <fputs@plt+0x20e08>
   254dc:	add	r3, pc, r3
   254e0:	sub	sp, sp, #28
   254e4:	mov	r6, #0
   254e8:	mov	r4, r1
   254ec:	mov	sl, r2
   254f0:	ldr	r9, [r3, r0]
   254f4:	str	r6, [sp, #12]
   254f8:	str	r6, [sp, #16]
   254fc:	ldr	r3, [r9]
   25500:	str	r3, [sp, #20]
   25504:	beq	256d8 <fputs@plt+0x20dc4>
   25508:	ldr	r5, [fp]
   2550c:	cmp	r5, #0
   25510:	beq	256b8 <fputs@plt+0x20da4>
   25514:	cmp	r2, #0
   25518:	beq	256f8 <fputs@plt+0x20de4>
   2551c:	cmp	r1, #0
   25520:	beq	25588 <fputs@plt+0x20c74>
   25524:	mov	r0, r1
   25528:	bl	42a8 <strlen@plt>
   2552c:	mov	r1, r4
   25530:	mov	r7, r0
   25534:	mov	r0, r5
   25538:	mov	r2, r7
   2553c:	bl	4770 <strncmp@plt>
   25540:	cmp	r0, #0
   25544:	movne	r0, r6
   25548:	bne	25558 <fputs@plt+0x20c44>
   2554c:	ldrb	r3, [r5, r7]
   25550:	cmp	r3, #61	; 0x3d
   25554:	beq	25570 <fputs@plt+0x20c5c>
   25558:	ldr	r2, [sp, #20]
   2555c:	ldr	r3, [r9]
   25560:	cmp	r2, r3
   25564:	bne	256b4 <fputs@plt+0x20da0>
   25568:	add	sp, sp, #28
   2556c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25570:	ldr	r3, [sl]
   25574:	cmp	r3, #0
   25578:	mvnne	r0, #21
   2557c:	bne	25558 <fputs@plt+0x20c44>
   25580:	add	r7, r7, #1
   25584:	add	r5, r5, r7
   25588:	ldrb	r4, [r5]
   2558c:	cmp	r4, #59	; 0x3b
   25590:	cmpne	r4, #44	; 0x2c
   25594:	beq	2566c <fputs@plt+0x20d58>
   25598:	cmp	r4, #0
   2559c:	beq	2566c <fputs@plt+0x20d58>
   255a0:	add	r8, sp, #16
   255a4:	add	r7, sp, #12
   255a8:	mov	r6, #0
   255ac:	b	255f4 <fputs@plt+0x20ce0>
   255b0:	mov	r0, r8
   255b4:	mov	r1, r7
   255b8:	add	r2, r6, #2
   255bc:	mov	r3, #1
   255c0:	bl	52ca4 <fputs@plt+0x4e390>
   255c4:	cmp	r0, #0
   255c8:	beq	25684 <fputs@plt+0x20d70>
   255cc:	ldr	r2, [sp, #16]
   255d0:	add	r3, r6, #1
   255d4:	strb	r4, [r2, r6]
   255d8:	ldrb	r4, [r5]
   255dc:	cmp	r4, #44	; 0x2c
   255e0:	cmpne	r4, #59	; 0x3b
   255e4:	beq	25630 <fputs@plt+0x20d1c>
   255e8:	cmp	r4, #0
   255ec:	beq	25630 <fputs@plt+0x20d1c>
   255f0:	mov	r6, r3
   255f4:	cmp	r4, #37	; 0x25
   255f8:	addne	r5, r5, #1
   255fc:	bne	255b0 <fputs@plt+0x20c9c>
   25600:	ldrb	r0, [r5, #1]
   25604:	bl	4fbf0 <fputs@plt+0x4b2dc>
   25608:	subs	r4, r0, #0
   2560c:	blt	2568c <fputs@plt+0x20d78>
   25610:	ldrb	r0, [r5, #2]
   25614:	bl	4fbf0 <fputs@plt+0x4b2dc>
   25618:	subs	r3, r0, #0
   2561c:	blt	2569c <fputs@plt+0x20d88>
   25620:	orr	r4, r3, r4, lsl #4
   25624:	add	r5, r5, #3
   25628:	uxtb	r4, r4
   2562c:	b	255b0 <fputs@plt+0x20c9c>
   25630:	ldr	r2, [sp, #16]
   25634:	cmp	r2, #0
   25638:	movne	r1, #0
   2563c:	strbne	r1, [r2, r3]
   25640:	beq	2566c <fputs@plt+0x20d58>
   25644:	ldrb	r3, [r5]
   25648:	cmp	r3, #44	; 0x2c
   2564c:	addeq	r5, r5, #1
   25650:	str	r5, [fp]
   25654:	ldr	r0, [sl]
   25658:	bl	4140 <free@plt>
   2565c:	ldr	r3, [sp, #16]
   25660:	mov	r0, #1
   25664:	str	r3, [sl]
   25668:	b	25558 <fputs@plt+0x20c44>
   2566c:	mov	r0, #1
   25670:	mov	r1, r0
   25674:	bl	3fcc <calloc@plt>
   25678:	cmp	r0, #0
   2567c:	str	r0, [sp, #16]
   25680:	bne	25644 <fputs@plt+0x20d30>
   25684:	mvn	r0, #11
   25688:	b	25558 <fputs@plt+0x20c44>
   2568c:	ldr	r0, [sp, #16]
   25690:	bl	4140 <free@plt>
   25694:	mov	r0, r4
   25698:	b	25558 <fputs@plt+0x20c44>
   2569c:	ldr	r0, [sp, #16]
   256a0:	str	r3, [sp, #4]
   256a4:	bl	4140 <free@plt>
   256a8:	ldr	r3, [sp, #4]
   256ac:	mov	r0, r3
   256b0:	b	25558 <fputs@plt+0x20c44>
   256b4:	bl	453c <__stack_chk_fail@plt>
   256b8:	ldr	r0, [pc, #96]	; 25720 <fputs@plt+0x20e0c>
   256bc:	movw	r2, #430	; 0x1ae
   256c0:	ldr	r1, [pc, #92]	; 25724 <fputs@plt+0x20e10>
   256c4:	ldr	r3, [pc, #92]	; 25728 <fputs@plt+0x20e14>
   256c8:	add	r0, pc, r0
   256cc:	add	r1, pc, r1
   256d0:	add	r3, pc, r3
   256d4:	bl	5ac34 <fputs@plt+0x56320>
   256d8:	ldr	r0, [pc, #76]	; 2572c <fputs@plt+0x20e18>
   256dc:	movw	r2, #429	; 0x1ad
   256e0:	ldr	r1, [pc, #72]	; 25730 <fputs@plt+0x20e1c>
   256e4:	ldr	r3, [pc, #72]	; 25734 <fputs@plt+0x20e20>
   256e8:	add	r0, pc, r0
   256ec:	add	r1, pc, r1
   256f0:	add	r3, pc, r3
   256f4:	bl	5ac34 <fputs@plt+0x56320>
   256f8:	ldr	r0, [pc, #56]	; 25738 <fputs@plt+0x20e24>
   256fc:	movw	r2, #431	; 0x1af
   25700:	ldr	r1, [pc, #52]	; 2573c <fputs@plt+0x20e28>
   25704:	ldr	r3, [pc, #52]	; 25740 <fputs@plt+0x20e2c>
   25708:	add	r0, pc, r0
   2570c:	add	r1, pc, r1
   25710:	add	r3, pc, r3
   25714:	bl	5ac34 <fputs@plt+0x56320>
   25718:			; <UNDEFINED> instruction: 0x000666b4
   2571c:	andeq	r0, r0, r0, lsr r4
   25720:	andeq	r4, r4, r4, lsr r3
   25724:	andeq	r4, r4, r4, ror #5
   25728:	andeq	r5, r4, r4, lsr #2
   2572c:			; <UNDEFINED> instruction: 0x00050eb8
   25730:	andeq	r4, r4, r4, asr #5
   25734:	andeq	r5, r4, r4, lsl #2
   25738:	strdeq	r4, [r4], -r8
   2573c:	andeq	r4, r4, r4, lsr #5
   25740:	andeq	r5, r4, r4, ror #1
   25744:	ldr	ip, [pc, #472]	; 25924 <fputs@plt+0x21010>
   25748:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2574c:	subs	r8, r0, #0
   25750:	ldr	r0, [pc, #464]	; 25928 <fputs@plt+0x21014>
   25754:	add	ip, pc, ip
   25758:	mov	r7, r3
   2575c:	sub	sp, sp, #36	; 0x24
   25760:	mov	r3, ip
   25764:	mov	r9, r1
   25768:	ldr	r0, [ip, r0]
   2576c:	mov	r6, r2
   25770:	ldr	r3, [r0]
   25774:	str	r0, [sp, #12]
   25778:	str	r3, [sp, #28]
   2577c:	beq	25904 <fputs@plt+0x20ff0>
   25780:	cmp	r1, #0
   25784:	beq	258e4 <fputs@plt+0x20fd0>
   25788:	ldrb	r3, [r1, #240]	; 0xf0
   2578c:	tst	r3, #1
   25790:	beq	257e4 <fputs@plt+0x20ed0>
   25794:	ldr	r3, [r1, #244]	; 0xf4
   25798:	ldrd	r0, [r8, #72]	; 0x48
   2579c:	ldrb	r2, [r3, #3]
   257a0:	ldr	ip, [r3, #8]
   257a4:	cmp	r2, #2
   257a8:	ldrb	r2, [r3]
   257ac:	beq	258c0 <fputs@plt+0x20fac>
   257b0:	cmp	r2, #108	; 0x6c
   257b4:	ldreq	r4, [r3, #8]
   257b8:	revne	r4, ip
   257bc:	mov	ip, #0
   257c0:	mov	r2, r4
   257c4:	mov	r3, ip
   257c8:	cmp	r3, r1
   257cc:	cmpeq	r2, r0
   257d0:	movcc	r2, r0
   257d4:	movcc	r3, r1
   257d8:	mov	r0, #0
   257dc:	strd	r2, [r8, #72]	; 0x48
   257e0:	b	25840 <fputs@plt+0x20f2c>
   257e4:	orrs	r1, r6, r7
   257e8:	ldrd	r2, [r8, #72]	; 0x48
   257ec:	mvn	r0, #1
   257f0:	mov	r1, #0
   257f4:	movweq	r6, #30784	; 0x7840
   257f8:	moveq	r7, #0
   257fc:	movteq	r6, #381	; 0x17d
   25800:	cmp	r3, r1
   25804:	cmpeq	r2, r0
   25808:	bhi	2585c <fputs@plt+0x20f48>
   2580c:	adds	r2, r2, #1
   25810:	mov	r0, #-2147483648	; 0x80000000
   25814:	adc	r3, r3, #0
   25818:	mov	r1, #0
   2581c:	and	r0, r0, r2
   25820:	and	r1, r1, r3
   25824:	orrs	ip, r0, r1
   25828:	strd	r2, [sp, #16]
   2582c:	bne	25868 <fputs@plt+0x20f54>
   25830:	strd	r2, [r8, #72]	; 0x48
   25834:	mov	r0, r9
   25838:	strd	r6, [sp]
   2583c:	bl	3abf4 <fputs@plt+0x362e0>
   25840:	ldr	ip, [sp, #12]
   25844:	ldr	r2, [sp, #28]
   25848:	ldr	r3, [ip]
   2584c:	cmp	r2, r3
   25850:	bne	258e0 <fputs@plt+0x20fcc>
   25854:	add	sp, sp, #36	; 0x24
   25858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2585c:	mov	r2, #-2147483648	; 0x80000000
   25860:	mov	r3, #0
   25864:	strd	r2, [sp, #16]
   25868:	add	fp, sp, #16
   2586c:	mov	sl, #0
   25870:	mvn	r4, #1
   25874:	mov	r5, #0
   25878:	ldr	r0, [r8, #128]	; 0x80
   2587c:	mov	r1, fp
   25880:	bl	5873c <fputs@plt+0x53e28>
   25884:	ldrd	r2, [sp, #16]
   25888:	cmp	r0, #0
   2588c:	beq	25830 <fputs@plt+0x20f1c>
   25890:	cmp	r3, r5
   25894:	cmpeq	r2, r4
   25898:	movhi	r2, #-2147483648	; 0x80000000
   2589c:	movhi	r3, #0
   258a0:	bhi	258ac <fputs@plt+0x20f98>
   258a4:	adds	r2, r2, #1
   258a8:	adc	r3, r3, #0
   258ac:	adds	sl, sl, #1
   258b0:	strd	r2, [sp, #16]
   258b4:	bpl	25878 <fputs@plt+0x20f64>
   258b8:	mvn	r0, #15
   258bc:	b	25840 <fputs@plt+0x20f2c>
   258c0:	cmp	r2, #108	; 0x6c
   258c4:	ldr	r4, [r3, #12]
   258c8:	revne	r4, r4
   258cc:	revne	ip, ip
   258d0:	bne	257c0 <fputs@plt+0x20eac>
   258d4:	ldr	r4, [r3, #8]
   258d8:	ldr	ip, [r3, #12]
   258dc:	b	257c0 <fputs@plt+0x20eac>
   258e0:	bl	453c <__stack_chk_fail@plt>
   258e4:	ldr	r0, [pc, #64]	; 2592c <fputs@plt+0x21018>
   258e8:	movw	r2, #1543	; 0x607
   258ec:	ldr	r1, [pc, #60]	; 25930 <fputs@plt+0x2101c>
   258f0:	ldr	r3, [pc, #60]	; 25934 <fputs@plt+0x21020>
   258f4:	add	r0, pc, r0
   258f8:	add	r1, pc, r1
   258fc:	add	r3, pc, r3
   25900:	bl	5ac34 <fputs@plt+0x56320>
   25904:	ldr	r0, [pc, #44]	; 25938 <fputs@plt+0x21024>
   25908:	movw	r2, #1542	; 0x606
   2590c:	ldr	r1, [pc, #40]	; 2593c <fputs@plt+0x21028>
   25910:	ldr	r3, [pc, #40]	; 25940 <fputs@plt+0x2102c>
   25914:	add	r0, pc, r0
   25918:	add	r1, pc, r1
   2591c:	add	r3, pc, r3
   25920:	bl	5ac34 <fputs@plt+0x56320>
   25924:	andeq	r6, r6, ip, lsr r4
   25928:	andeq	r0, r0, r0, lsr r4
   2592c:	andeq	sp, r3, r0, lsl #12
   25930:	strheq	r4, [r4], -r8
   25934:			; <UNDEFINED> instruction: 0x00044eb4
   25938:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   2593c:	muleq	r4, r8, r0
   25940:	muleq	r4, r4, lr
   25944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25948:	subs	r6, r0, #0
   2594c:	sub	sp, sp, #76	; 0x4c
   25950:	mov	r7, r3
   25954:	mov	r4, r1
   25958:	beq	25b88 <fputs@plt+0x21274>
   2595c:	cmp	r1, #0
   25960:	beq	25b68 <fputs@plt+0x21254>
   25964:	ldrb	ip, [r6, #24]
   25968:	tst	ip, #1
   2596c:	bne	259cc <fputs@plt+0x210b8>
   25970:	mov	r2, r3
   25974:	bl	2f6e0 <fputs@plt+0x2adcc>
   25978:	mov	r5, r0
   2597c:	cmp	r5, #0
   25980:	ble	259c0 <fputs@plt+0x210ac>
   25984:	ldrb	r3, [r6, #24]
   25988:	tst	r3, #1
   2598c:	bne	259b4 <fputs@plt+0x210a0>
   25990:	ldr	r1, [r4, #260]	; 0x104
   25994:	ldr	r3, [r4, #264]	; 0x108
   25998:	add	r1, r1, #7
   2599c:	ldr	r2, [r7]
   259a0:	bic	r1, r1, #7
   259a4:	add	r3, r3, #16
   259a8:	add	r3, r3, r1
   259ac:	cmp	r2, r3
   259b0:	bcc	259c0 <fputs@plt+0x210ac>
   259b4:	bl	5b610 <fputs@plt+0x56cfc>
   259b8:	cmp	r0, #6
   259bc:	bgt	259d8 <fputs@plt+0x210c4>
   259c0:	mov	r0, r5
   259c4:	add	sp, sp, #76	; 0x4c
   259c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   259cc:	bl	323ec <fputs@plt+0x2dad8>
   259d0:	mov	r5, r0
   259d4:	b	2597c <fputs@plt+0x21068>
   259d8:	ldr	r3, [r4, #244]	; 0xf4
   259dc:	ldrb	r0, [r3, #1]
   259e0:	bl	2d804 <fputs@plt+0x28ef0>
   259e4:	mov	r9, r0
   259e8:	mov	r0, r4
   259ec:	bl	37560 <fputs@plt+0x32c4c>
   259f0:	cmp	r0, #0
   259f4:	movne	r8, r0
   259f8:	beq	25b28 <fputs@plt+0x21214>
   259fc:	mov	r0, r4
   25a00:	bl	37518 <fputs@plt+0x32c04>
   25a04:	cmp	r0, #0
   25a08:	movne	r7, r0
   25a0c:	beq	25b34 <fputs@plt+0x21220>
   25a10:	mov	r0, r4
   25a14:	bl	37440 <fputs@plt+0x32b2c>
   25a18:	cmp	r0, #0
   25a1c:	movne	r6, r0
   25a20:	beq	25b40 <fputs@plt+0x2122c>
   25a24:	mov	r0, r4
   25a28:	bl	37488 <fputs@plt+0x32b74>
   25a2c:	cmp	r0, #0
   25a30:	movne	sl, r0
   25a34:	beq	25b4c <fputs@plt+0x21238>
   25a38:	mov	r0, r4
   25a3c:	bl	374d0 <fputs@plt+0x32bbc>
   25a40:	cmp	r0, #0
   25a44:	movne	lr, r0
   25a48:	beq	25b1c <fputs@plt+0x21208>
   25a4c:	ldr	r3, [r4, #244]	; 0xf4
   25a50:	ldrb	r2, [r3, #3]
   25a54:	ldrb	r1, [r3]
   25a58:	cmp	r2, #2
   25a5c:	ldr	r2, [r3, #8]
   25a60:	beq	25b00 <fputs@plt+0x211ec>
   25a64:	cmp	r1, #108	; 0x6c
   25a68:	ldreq	fp, [r3, #8]
   25a6c:	revne	fp, r2
   25a70:	mov	r0, #0
   25a74:	str	r0, [sp, #68]	; 0x44
   25a78:	ldrd	r0, [r4, #8]
   25a7c:	ldr	r3, [r4, #40]	; 0x28
   25a80:	str	r6, [sp, #20]
   25a84:	ldr	r6, [sp, #68]	; 0x44
   25a88:	cmp	r3, #0
   25a8c:	strd	r0, [sp, #56]	; 0x38
   25a90:	mov	r1, #0
   25a94:	ldr	r2, [pc, #268]	; 25ba8 <fputs@plt+0x21294>
   25a98:	mov	r0, #7
   25a9c:	str	r7, [sp, #16]
   25aa0:	str	r6, [sp, #36]	; 0x24
   25aa4:	add	r2, pc, r2
   25aa8:	ldrd	r6, [sp, #56]	; 0x38
   25aac:	str	r2, [sp, #4]
   25ab0:	ldr	r4, [pc, #244]	; 25bac <fputs@plt+0x21298>
   25ab4:	ldr	ip, [pc, #244]	; 25bb0 <fputs@plt+0x2129c>
   25ab8:	ldr	r2, [pc, #244]	; 25bb4 <fputs@plt+0x212a0>
   25abc:	add	r4, pc, r4
   25ac0:	add	ip, pc, ip
   25ac4:	movne	r4, r3
   25ac8:	str	r9, [sp, #8]
   25acc:	movw	r3, #1623	; 0x657
   25ad0:	str	r8, [sp, #12]
   25ad4:	add	r2, pc, r2
   25ad8:	str	sl, [sp, #24]
   25adc:	str	lr, [sp, #28]
   25ae0:	str	fp, [sp, #32]
   25ae4:	strd	r6, [sp, #40]	; 0x28
   25ae8:	str	r4, [sp, #48]	; 0x30
   25aec:	str	ip, [sp]
   25af0:	bl	5ae90 <fputs@plt+0x5657c>
   25af4:	mov	r0, r5
   25af8:	add	sp, sp, #76	; 0x4c
   25afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b00:	cmp	r1, #108	; 0x6c
   25b04:	ldr	fp, [r3, #12]
   25b08:	beq	25b58 <fputs@plt+0x21244>
   25b0c:	rev	r2, r2
   25b10:	rev	fp, fp
   25b14:	str	r2, [sp, #68]	; 0x44
   25b18:	b	25a78 <fputs@plt+0x21164>
   25b1c:	ldr	lr, [pc, #148]	; 25bb8 <fputs@plt+0x212a4>
   25b20:	add	lr, pc, lr
   25b24:	b	25a4c <fputs@plt+0x21138>
   25b28:	ldr	r8, [pc, #140]	; 25bbc <fputs@plt+0x212a8>
   25b2c:	add	r8, pc, r8
   25b30:	b	259fc <fputs@plt+0x210e8>
   25b34:	ldr	r7, [pc, #132]	; 25bc0 <fputs@plt+0x212ac>
   25b38:	add	r7, pc, r7
   25b3c:	b	25a10 <fputs@plt+0x210fc>
   25b40:	ldr	r6, [pc, #124]	; 25bc4 <fputs@plt+0x212b0>
   25b44:	add	r6, pc, r6
   25b48:	b	25a24 <fputs@plt+0x21110>
   25b4c:	ldr	sl, [pc, #116]	; 25bc8 <fputs@plt+0x212b4>
   25b50:	add	sl, pc, sl
   25b54:	b	25a38 <fputs@plt+0x21124>
   25b58:	ldr	fp, [r3, #8]
   25b5c:	ldr	r3, [r3, #12]
   25b60:	str	r3, [sp, #68]	; 0x44
   25b64:	b	25a78 <fputs@plt+0x21164>
   25b68:	ldr	r0, [pc, #92]	; 25bcc <fputs@plt+0x212b8>
   25b6c:	movw	r2, #1603	; 0x643
   25b70:	ldr	r1, [pc, #88]	; 25bd0 <fputs@plt+0x212bc>
   25b74:	ldr	r3, [pc, #88]	; 25bd4 <fputs@plt+0x212c0>
   25b78:	add	r0, pc, r0
   25b7c:	add	r1, pc, r1
   25b80:	add	r3, pc, r3
   25b84:	bl	5ac34 <fputs@plt+0x56320>
   25b88:	ldr	r0, [pc, #72]	; 25bd8 <fputs@plt+0x212c4>
   25b8c:	movw	r2, #1602	; 0x642
   25b90:	ldr	r1, [pc, #68]	; 25bdc <fputs@plt+0x212c8>
   25b94:	ldr	r3, [pc, #68]	; 25be0 <fputs@plt+0x212cc>
   25b98:	add	r0, pc, r0
   25b9c:	add	r1, pc, r1
   25ba0:	add	r3, pc, r3
   25ba4:	bl	5ac34 <fputs@plt+0x56320>
   25ba8:	andeq	r3, r4, r8, ror #30
   25bac:	andeq	r2, r4, ip, lsl pc
   25bb0:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   25bb4:	ldrdeq	r3, [r4], -ip
   25bb8:			; <UNDEFINED> instruction: 0x00042eb8
   25bbc:	andeq	r2, r4, ip, lsr #29
   25bc0:	andeq	r2, r4, r0, lsr #29
   25bc4:	muleq	r4, r4, lr
   25bc8:	andeq	r2, r4, r8, lsl #29
   25bcc:	andeq	sp, r3, ip, ror r3
   25bd0:	andeq	r3, r4, r4, lsr lr
   25bd4:	andeq	r4, r4, r4, asr #21
   25bd8:	andeq	r6, r4, r0, lsr #13
   25bdc:	andeq	r3, r4, r4, lsl lr
   25be0:	andeq	r4, r4, r4, lsr #21
   25be4:	push	{r3, r4, r5, r6, r7, lr}
   25be8:	subs	r4, r0, #0
   25bec:	beq	25cb8 <fputs@plt+0x213a4>
   25bf0:	ldr	r3, [r4, #4]
   25bf4:	sub	r3, r3, #3
   25bf8:	cmp	r3, #1
   25bfc:	bhi	25cd8 <fputs@plt+0x213c4>
   25c00:	mov	r6, #0
   25c04:	add	r5, r4, #60	; 0x3c
   25c08:	mov	r7, r6
   25c0c:	ldr	r2, [r4, #56]	; 0x38
   25c10:	cmp	r2, #0
   25c14:	beq	25cb0 <fputs@plt+0x2139c>
   25c18:	ldr	r1, [r4, #52]	; 0x34
   25c1c:	mov	r0, r4
   25c20:	mov	r2, #0
   25c24:	mov	r3, r5
   25c28:	ldr	r1, [r1]
   25c2c:	bl	25944 <fputs@plt+0x21030>
   25c30:	cmp	r0, #0
   25c34:	poplt	{r3, r4, r5, r6, r7, pc}
   25c38:	beq	25cb0 <fputs@plt+0x2139c>
   25c3c:	ldrb	r3, [r4, #24]
   25c40:	ldr	r2, [r4, #52]	; 0x34
   25c44:	tst	r3, #1
   25c48:	bne	25c74 <fputs@plt+0x21360>
   25c4c:	ldr	r1, [r2]
   25c50:	ldr	r0, [r4, #60]	; 0x3c
   25c54:	ldr	ip, [r1, #260]	; 0x104
   25c58:	ldr	r3, [r1, #264]	; 0x108
   25c5c:	add	r1, ip, #7
   25c60:	bic	r1, r1, #7
   25c64:	add	r3, r3, #16
   25c68:	add	r3, r3, r1
   25c6c:	cmp	r0, r3
   25c70:	bcc	25c0c <fputs@plt+0x212f8>
   25c74:	ldr	r3, [r4, #56]	; 0x38
   25c78:	mov	r6, #1
   25c7c:	sub	r3, r3, #1
   25c80:	str	r3, [r4, #56]	; 0x38
   25c84:	ldr	r0, [r2]
   25c88:	bl	37178 <fputs@plt+0x32864>
   25c8c:	ldr	r2, [r4, #56]	; 0x38
   25c90:	ldr	r0, [r4, #52]	; 0x34
   25c94:	lsl	r2, r2, #2
   25c98:	add	r1, r0, #4
   25c9c:	bl	4608 <memmove@plt>
   25ca0:	ldr	r2, [r4, #56]	; 0x38
   25ca4:	str	r7, [r4, #60]	; 0x3c
   25ca8:	cmp	r2, #0
   25cac:	bne	25c18 <fputs@plt+0x21304>
   25cb0:	mov	r0, r6
   25cb4:	pop	{r3, r4, r5, r6, r7, pc}
   25cb8:	ldr	r0, [pc, #56]	; 25cf8 <fputs@plt+0x213e4>
   25cbc:	movw	r2, #1631	; 0x65f
   25cc0:	ldr	r1, [pc, #52]	; 25cfc <fputs@plt+0x213e8>
   25cc4:	ldr	r3, [pc, #52]	; 25d00 <fputs@plt+0x213ec>
   25cc8:	add	r0, pc, r0
   25ccc:	add	r1, pc, r1
   25cd0:	add	r3, pc, r3
   25cd4:	bl	5ac34 <fputs@plt+0x56320>
   25cd8:	ldr	r0, [pc, #36]	; 25d04 <fputs@plt+0x213f0>
   25cdc:	mov	r2, #1632	; 0x660
   25ce0:	ldr	r1, [pc, #32]	; 25d08 <fputs@plt+0x213f4>
   25ce4:	ldr	r3, [pc, #32]	; 25d0c <fputs@plt+0x213f8>
   25ce8:	add	r0, pc, r0
   25cec:	add	r1, pc, r1
   25cf0:	add	r3, pc, r3
   25cf4:	bl	5ac34 <fputs@plt+0x56320>
   25cf8:	andeq	r6, r4, r0, ror r5
   25cfc:	andeq	r3, r4, r4, ror #25
   25d00:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   25d04:	muleq	r4, ip, sp
   25d08:	andeq	r3, r4, r4, asr #25
   25d0c:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   25d10:	ldr	r3, [pc, #404]	; 25eac <fputs@plt+0x21598>
   25d14:	ldr	r2, [pc, #404]	; 25eb0 <fputs@plt+0x2159c>
   25d18:	add	r3, pc, r3
   25d1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25d20:	subs	r5, r0, #0
   25d24:	ldr	r9, [r3, r2]
   25d28:	sub	sp, sp, #20
   25d2c:	mov	r8, #0
   25d30:	mov	r6, r1
   25d34:	str	r8, [sp]
   25d38:	ldr	r3, [r9]
   25d3c:	str	r8, [sp, #4]
   25d40:	str	r8, [sp, #8]
   25d44:	str	r3, [sp, #12]
   25d48:	beq	25e88 <fputs@plt+0x21574>
   25d4c:	cmp	r1, #0
   25d50:	beq	25e68 <fputs@plt+0x21554>
   25d54:	ldr	r4, [r5, #132]	; 0x84
   25d58:	ldrb	r3, [r5, #25]
   25d5c:	cmp	r4, #0
   25d60:	bfc	r3, #1, #1
   25d64:	strb	r3, [r5, #25]
   25d68:	bne	25d7c <fputs@plt+0x21468>
   25d6c:	b	25e24 <fputs@plt+0x21510>
   25d70:	ldrb	r3, [r5, #25]
   25d74:	tst	r3, #2
   25d78:	bne	25d54 <fputs@plt+0x21440>
   25d7c:	ldr	ip, [r5, #416]	; 0x1a0
   25d80:	ldr	lr, [r4, #4]
   25d84:	cmp	lr, ip
   25d88:	beq	25e0c <fputs@plt+0x214f8>
   25d8c:	str	ip, [r4, #4]
   25d90:	mov	r0, r6
   25d94:	mov	r1, #1
   25d98:	bl	3cf44 <fputs@plt+0x38630>
   25d9c:	cmp	r0, #0
   25da0:	blt	25e2c <fputs@plt+0x21518>
   25da4:	sub	sl, r4, #32
   25da8:	mov	r0, sl
   25dac:	bl	47694 <fputs@plt+0x42d80>
   25db0:	str	r0, [r5, #1020]	; 0x3fc
   25db4:	mov	r1, r6
   25db8:	ldr	r2, [r4]
   25dbc:	mov	r0, r5
   25dc0:	mov	r3, sp
   25dc4:	str	r2, [r5, #1024]	; 0x400
   25dc8:	ldr	r2, [r4, #-24]	; 0xffffffe8
   25dcc:	str	r2, [r5, #1028]	; 0x404
   25dd0:	ldr	ip, [r4]
   25dd4:	ldr	r2, [r4, #-24]	; 0xffffffe8
   25dd8:	blx	ip
   25ddc:	mov	fp, r0
   25de0:	str	r8, [r5, #1028]	; 0x404
   25de4:	mov	r0, sl
   25de8:	str	r8, [r5, #1024]	; 0x400
   25dec:	bl	47ca8 <fputs@plt+0x43394>
   25df0:	str	r0, [r5, #1020]	; 0x3fc
   25df4:	mov	r1, fp
   25df8:	mov	r0, r6
   25dfc:	mov	r2, sp
   25e00:	bl	4743c <fputs@plt+0x42b28>
   25e04:	cmp	r0, #0
   25e08:	bne	25e2c <fputs@plt+0x21518>
   25e0c:	ldr	r4, [r4, #8]
   25e10:	cmp	r4, #0
   25e14:	bne	25d70 <fputs@plt+0x2145c>
   25e18:	ldrb	r3, [r5, #25]
   25e1c:	tst	r3, #2
   25e20:	bne	25d54 <fputs@plt+0x21440>
   25e24:	mov	r4, #0
   25e28:	b	25e30 <fputs@plt+0x2151c>
   25e2c:	mov	r4, r0
   25e30:	mov	r0, sp
   25e34:	bl	2cd54 <fputs@plt+0x28440>
   25e38:	ldr	r2, [sp, #12]
   25e3c:	ldr	r3, [r9]
   25e40:	mov	r0, r4
   25e44:	cmp	r2, r3
   25e48:	bne	25ea8 <fputs@plt+0x21594>
   25e4c:	add	sp, sp, #20
   25e50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25e54:	mov	r4, r0
   25e58:	mov	r0, sp
   25e5c:	bl	2cd54 <fputs@plt+0x28440>
   25e60:	mov	r0, r4
   25e64:	bl	4818 <_Unwind_Resume@plt>
   25e68:	ldr	r0, [pc, #68]	; 25eb4 <fputs@plt+0x215a0>
   25e6c:	movw	r2, #2346	; 0x92a
   25e70:	ldr	r1, [pc, #64]	; 25eb8 <fputs@plt+0x215a4>
   25e74:	ldr	r3, [pc, #64]	; 25ebc <fputs@plt+0x215a8>
   25e78:	add	r0, pc, r0
   25e7c:	add	r1, pc, r1
   25e80:	add	r3, pc, r3
   25e84:	bl	5ac34 <fputs@plt+0x56320>
   25e88:	ldr	r0, [pc, #48]	; 25ec0 <fputs@plt+0x215ac>
   25e8c:	movw	r2, #2345	; 0x929
   25e90:	ldr	r1, [pc, #44]	; 25ec4 <fputs@plt+0x215b0>
   25e94:	ldr	r3, [pc, #44]	; 25ec8 <fputs@plt+0x215b4>
   25e98:	add	r0, pc, r0
   25e9c:	add	r1, pc, r1
   25ea0:	add	r3, pc, r3
   25ea4:	bl	5ac34 <fputs@plt+0x56320>
   25ea8:	bl	453c <__stack_chk_fail@plt>
   25eac:	andeq	r5, r6, r8, ror lr
   25eb0:	andeq	r0, r0, r0, lsr r4
   25eb4:	andeq	sp, r3, ip, ror r0
   25eb8:	andeq	r3, r4, r4, lsr fp
   25ebc:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   25ec0:	andeq	r6, r4, r0, lsr #7
   25ec4:	andeq	r3, r4, r4, lsl fp
   25ec8:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   25ecc:	cmp	r0, #0
   25ed0:	push	{r3, lr}
   25ed4:	beq	25ef0 <fputs@plt+0x215dc>
   25ed8:	ldr	r3, [r0, #4]
   25edc:	sub	r3, r3, #1
   25ee0:	cmp	r3, #3
   25ee4:	movls	r3, #5
   25ee8:	strls	r3, [r0, #4]
   25eec:	pop	{r3, pc}
   25ef0:	ldr	r0, [pc, #24]	; 25f10 <fputs@plt+0x215fc>
   25ef4:	movw	r2, #1418	; 0x58a
   25ef8:	ldr	r1, [pc, #20]	; 25f14 <fputs@plt+0x21600>
   25efc:	ldr	r3, [pc, #20]	; 25f18 <fputs@plt+0x21604>
   25f00:	add	r0, pc, r0
   25f04:	add	r1, pc, r1
   25f08:	add	r3, pc, r3
   25f0c:	bl	5ac34 <fputs@plt+0x56320>
   25f10:	andeq	r6, r4, r8, lsr r3
   25f14:	andeq	r3, r4, ip, lsr #21
   25f18:	andeq	r4, r4, r8, asr #16
   25f1c:	push	{r3, r4, r5, lr}
   25f20:	subs	r4, r0, #0
   25f24:	beq	25f90 <fputs@plt+0x2167c>
   25f28:	mov	r1, #0
   25f2c:	mov	r2, #128	; 0x80
   25f30:	add	r0, r4, #148	; 0x94
   25f34:	mov	r5, r1
   25f38:	bl	4014 <memset@plt>
   25f3c:	ldr	r0, [r4, #412]	; 0x19c
   25f40:	str	r5, [r4, #276]	; 0x114
   25f44:	bl	59e9c <fputs@plt+0x55588>
   25f48:	ldr	r0, [r4, #408]	; 0x198
   25f4c:	bl	4140 <free@plt>
   25f50:	mov	ip, #296	; 0x128
   25f54:	mov	r1, #304	; 0x130
   25f58:	mov	r2, #0
   25f5c:	mov	r3, #0
   25f60:	ldr	r0, [r4, #280]	; 0x118
   25f64:	str	r5, [r4, #408]	; 0x198
   25f68:	str	r5, [r4, #412]	; 0x19c
   25f6c:	strd	r2, [r4, ip]
   25f70:	strd	r2, [r4, r1]
   25f74:	bl	4140 <free@plt>
   25f78:	str	r5, [r4, #280]	; 0x118
   25f7c:	ldr	r0, [r4, #284]	; 0x11c
   25f80:	bl	4140 <free@plt>
   25f84:	str	r5, [r4, #284]	; 0x11c
   25f88:	str	r5, [r4, #288]	; 0x120
   25f8c:	pop	{r3, r4, r5, pc}
   25f90:	ldr	r0, [pc, #24]	; 25fb0 <fputs@plt+0x2169c>
   25f94:	movw	r2, #881	; 0x371
   25f98:	ldr	r1, [pc, #20]	; 25fb4 <fputs@plt+0x216a0>
   25f9c:	ldr	r3, [pc, #20]	; 25fb8 <fputs@plt+0x216a4>
   25fa0:	add	r0, pc, r0
   25fa4:	add	r1, pc, r1
   25fa8:	add	r3, pc, r3
   25fac:	bl	5ac34 <fputs@plt+0x56320>
   25fb0:	andeq	r3, r4, r8, ror #20
   25fb4:	andeq	r3, r4, ip, lsl #20
   25fb8:			; <UNDEFINED> instruction: 0x000446b0
   25fbc:	push	{r4, lr}
   25fc0:	subs	r4, r0, #0
   25fc4:	beq	2600c <fputs@plt+0x216f8>
   25fc8:	ldr	r0, [r4, #992]	; 0x3e0
   25fcc:	cmp	r0, #0
   25fd0:	beq	25fe8 <fputs@plt+0x216d4>
   25fd4:	mov	r1, #0
   25fd8:	bl	493e0 <fputs@plt+0x44acc>
   25fdc:	ldr	r0, [r4, #992]	; 0x3e0
   25fe0:	bl	485b8 <fputs@plt+0x43ca4>
   25fe4:	str	r0, [r4, #992]	; 0x3e0
   25fe8:	ldr	r0, [r4, #996]	; 0x3e4
   25fec:	cmp	r0, #0
   25ff0:	popeq	{r4, pc}
   25ff4:	mov	r1, #0
   25ff8:	bl	493e0 <fputs@plt+0x44acc>
   25ffc:	ldr	r0, [r4, #996]	; 0x3e4
   26000:	bl	485b8 <fputs@plt+0x43ca4>
   26004:	str	r0, [r4, #996]	; 0x3e4
   26008:	pop	{r4, pc}
   2600c:	ldr	r0, [pc, #24]	; 2602c <fputs@plt+0x21718>
   26010:	movw	r2, #3181	; 0xc6d
   26014:	ldr	r1, [pc, #20]	; 26030 <fputs@plt+0x2171c>
   26018:	ldr	r3, [pc, #20]	; 26034 <fputs@plt+0x21720>
   2601c:	add	r0, pc, r0
   26020:	add	r1, pc, r1
   26024:	add	r3, pc, r3
   26028:	bl	5ac34 <fputs@plt+0x56320>
   2602c:	andeq	r6, r4, ip, lsl r2
   26030:	muleq	r4, r0, r9
   26034:	ldrdeq	r4, [r4], -ip
   26038:	push	{r4, lr}
   2603c:	subs	r4, r0, #0
   26040:	beq	26084 <fputs@plt+0x21770>
   26044:	bl	25fbc <fputs@plt+0x216a8>
   26048:	ldr	r0, [r4, #8]
   2604c:	cmp	r0, #0
   26050:	blt	26058 <fputs@plt+0x21744>
   26054:	bl	4ec84 <fputs@plt+0x4a370>
   26058:	ldr	r0, [r4, #12]
   2605c:	cmp	r0, #0
   26060:	blt	26074 <fputs@plt+0x21760>
   26064:	ldr	r3, [r4, #8]
   26068:	cmp	r0, r3
   2606c:	beq	26074 <fputs@plt+0x21760>
   26070:	bl	4ec84 <fputs@plt+0x4a370>
   26074:	mvn	r3, #0
   26078:	str	r3, [r4, #12]
   2607c:	str	r3, [r4, #8]
   26080:	pop	{r4, pc}
   26084:	ldr	r0, [pc, #24]	; 260a4 <fputs@plt+0x21790>
   26088:	mov	r2, #62	; 0x3e
   2608c:	ldr	r1, [pc, #20]	; 260a8 <fputs@plt+0x21794>
   26090:	ldr	r3, [pc, #20]	; 260ac <fputs@plt+0x21798>
   26094:	add	r0, pc, r0
   26098:	add	r1, pc, r1
   2609c:	add	r3, pc, r3
   260a0:	bl	5ac34 <fputs@plt+0x56320>
   260a4:	andeq	r3, r4, r4, ror r9
   260a8:	andeq	r3, r4, r8, lsl r9
   260ac:	andeq	r4, r4, r0, lsr r6
   260b0:	cmp	r0, #0
   260b4:	push	{r3, lr}
   260b8:	beq	26114 <fputs@plt+0x21800>
   260bc:	ldr	r1, [r0]
   260c0:	cmp	r1, #0
   260c4:	beq	26134 <fputs@plt+0x21820>
   260c8:	ldrb	r3, [r1]
   260cc:	cmp	r3, #0
   260d0:	beq	260fc <fputs@plt+0x217e8>
   260d4:	cmp	r3, #44	; 0x2c
   260d8:	addne	r3, r1, #1
   260dc:	bne	260ec <fputs@plt+0x217d8>
   260e0:	b	260fc <fputs@plt+0x217e8>
   260e4:	cmp	r2, #44	; 0x2c
   260e8:	beq	260fc <fputs@plt+0x217e8>
   260ec:	mov	r1, r3
   260f0:	ldrb	r2, [r3], #1
   260f4:	cmp	r2, #0
   260f8:	bne	260e4 <fputs@plt+0x217d0>
   260fc:	str	r1, [r0]
   26100:	ldrb	r3, [r1]
   26104:	cmp	r3, #44	; 0x2c
   26108:	addeq	r1, r1, #1
   2610c:	streq	r1, [r0]
   26110:	pop	{r3, pc}
   26114:	ldr	r0, [pc, #56]	; 26154 <fputs@plt+0x21840>
   26118:	movw	r2, #498	; 0x1f2
   2611c:	ldr	r1, [pc, #52]	; 26158 <fputs@plt+0x21844>
   26120:	ldr	r3, [pc, #52]	; 2615c <fputs@plt+0x21848>
   26124:	add	r0, pc, r0
   26128:	add	r1, pc, r1
   2612c:	add	r3, pc, r3
   26130:	bl	5ac34 <fputs@plt+0x56320>
   26134:	ldr	r0, [pc, #36]	; 26160 <fputs@plt+0x2184c>
   26138:	movw	r2, #499	; 0x1f3
   2613c:	ldr	r1, [pc, #32]	; 26164 <fputs@plt+0x21850>
   26140:	ldr	r3, [pc, #32]	; 26168 <fputs@plt+0x21854>
   26144:	add	r0, pc, r0
   26148:	add	r1, pc, r1
   2614c:	add	r3, pc, r3
   26150:	bl	5ac34 <fputs@plt+0x56320>
   26154:	andeq	r0, r5, ip, ror r4
   26158:	andeq	r3, r4, r8, lsl #17
   2615c:	andeq	r4, r4, r8, lsr #9
   26160:			; <UNDEFINED> instruction: 0x000438b8
   26164:	andeq	r3, r4, r8, ror #16
   26168:	andeq	r4, r4, r8, lsl #9
   2616c:	ldr	r3, [pc, #328]	; 262bc <fputs@plt+0x219a8>
   26170:	ldr	r2, [pc, #328]	; 262c0 <fputs@plt+0x219ac>
   26174:	add	r3, pc, r3
   26178:	push	{r4, r5, r6, lr}
   2617c:	subs	r6, r0, #0
   26180:	ldr	r5, [r3, r2]
   26184:	sub	sp, sp, #8
   26188:	mov	r4, r1
   2618c:	ldr	r3, [r5]
   26190:	str	r3, [sp, #4]
   26194:	beq	2625c <fputs@plt+0x21948>
   26198:	ldr	r3, [r6, #4]
   2619c:	cmp	r3, #5
   261a0:	cmpne	r3, #3
   261a4:	bne	2629c <fputs@plt+0x21988>
   261a8:	cmp	r1, #0
   261ac:	beq	2627c <fputs@plt+0x21968>
   261b0:	mov	r0, r1
   261b4:	bl	3ea94 <fputs@plt+0x3a180>
   261b8:	cmp	r0, #0
   261bc:	rsbgt	r0, r0, #0
   261c0:	ble	261dc <fputs@plt+0x218c8>
   261c4:	ldr	r2, [sp, #4]
   261c8:	ldr	r3, [r5]
   261cc:	cmp	r2, r3
   261d0:	bne	26258 <fputs@plt+0x21944>
   261d4:	add	sp, sp, #8
   261d8:	pop	{r4, r5, r6, pc}
   261dc:	ldr	r1, [pc, #224]	; 262c4 <fputs@plt+0x219b0>
   261e0:	mov	r0, r4
   261e4:	mov	r2, sp
   261e8:	add	r1, pc, r1
   261ec:	bl	3d048 <fputs@plt+0x38734>
   261f0:	cmp	r0, #0
   261f4:	blt	261c4 <fputs@plt+0x218b0>
   261f8:	ldr	r4, [sp]
   261fc:	mov	r0, r4
   26200:	bl	2d55c <fputs@plt+0x28c48>
   26204:	cmp	r0, #0
   26208:	beq	26248 <fputs@plt+0x21934>
   2620c:	ldrb	r3, [r4]
   26210:	cmp	r3, #58	; 0x3a
   26214:	bne	26248 <fputs@plt+0x21934>
   26218:	mov	r0, r4
   2621c:	bl	480c <__strdup@plt>
   26220:	cmp	r0, #0
   26224:	str	r0, [r6, #80]	; 0x50
   26228:	beq	26250 <fputs@plt+0x2193c>
   2622c:	ldr	r3, [r6, #4]
   26230:	cmp	r3, #3
   26234:	movne	r0, #1
   26238:	moveq	r3, #4
   2623c:	moveq	r0, #1
   26240:	streq	r3, [r6, #4]
   26244:	b	261c4 <fputs@plt+0x218b0>
   26248:	mvn	r0, #73	; 0x49
   2624c:	b	261c4 <fputs@plt+0x218b0>
   26250:	mvn	r0, #11
   26254:	b	261c4 <fputs@plt+0x218b0>
   26258:	bl	453c <__stack_chk_fail@plt>
   2625c:	ldr	r0, [pc, #100]	; 262c8 <fputs@plt+0x219b4>
   26260:	movw	r2, #365	; 0x16d
   26264:	ldr	r1, [pc, #96]	; 262cc <fputs@plt+0x219b8>
   26268:	ldr	r3, [pc, #96]	; 262d0 <fputs@plt+0x219bc>
   2626c:	add	r0, pc, r0
   26270:	add	r1, pc, r1
   26274:	add	r3, pc, r3
   26278:	bl	5ac34 <fputs@plt+0x56320>
   2627c:	ldr	r0, [pc, #80]	; 262d4 <fputs@plt+0x219c0>
   26280:	movw	r2, #367	; 0x16f
   26284:	ldr	r1, [pc, #76]	; 262d8 <fputs@plt+0x219c4>
   26288:	ldr	r3, [pc, #76]	; 262dc <fputs@plt+0x219c8>
   2628c:	add	r0, pc, r0
   26290:	add	r1, pc, r1
   26294:	add	r3, pc, r3
   26298:	bl	5ac34 <fputs@plt+0x56320>
   2629c:	ldr	r0, [pc, #60]	; 262e0 <fputs@plt+0x219cc>
   262a0:	movw	r2, #366	; 0x16e
   262a4:	ldr	r1, [pc, #56]	; 262e4 <fputs@plt+0x219d0>
   262a8:	ldr	r3, [pc, #56]	; 262e8 <fputs@plt+0x219d4>
   262ac:	add	r0, pc, r0
   262b0:	add	r1, pc, r1
   262b4:	add	r3, pc, r3
   262b8:	bl	5ac34 <fputs@plt+0x56320>
   262bc:	andeq	r5, r6, ip, lsl sl
   262c0:	andeq	r0, r0, r0, lsr r4
   262c4:	andeq	r2, r4, ip, ror #24
   262c8:	andeq	r5, r4, ip, asr #31
   262cc:	andeq	r3, r4, r0, asr #14
   262d0:	andeq	r3, r4, ip, ror #13
   262d4:	andeq	r3, r4, r8, ror #16
   262d8:	andeq	r3, r4, r0, lsr #14
   262dc:	andeq	r3, r4, ip, asr #13
   262e0:	andeq	r3, r4, r0, lsl r8
   262e4:	andeq	r3, r4, r0, lsl #14
   262e8:	andeq	r3, r4, ip, lsr #13
   262ec:	push	{r4, lr}
   262f0:	subs	r4, r0, #0
   262f4:	bne	26310 <fputs@plt+0x219fc>
   262f8:	b	26374 <fputs@plt+0x21a60>
   262fc:	ldr	r2, [r4, #40]	; 0x28
   26300:	sub	r3, r3, #1
   26304:	str	r3, [r4, #44]	; 0x2c
   26308:	ldr	r0, [r2, r3, lsl #2]
   2630c:	bl	37178 <fputs@plt+0x32864>
   26310:	ldr	r3, [r4, #44]	; 0x2c
   26314:	cmp	r3, #0
   26318:	bne	262fc <fputs@plt+0x219e8>
   2631c:	ldr	r0, [r4, #40]	; 0x28
   26320:	bl	4140 <free@plt>
   26324:	ldr	r3, [r4, #56]	; 0x38
   26328:	mov	r2, #0
   2632c:	str	r2, [r4, #40]	; 0x28
   26330:	cmp	r3, r2
   26334:	str	r2, [r4, #48]	; 0x30
   26338:	beq	2635c <fputs@plt+0x21a48>
   2633c:	ldr	r2, [r4, #52]	; 0x34
   26340:	sub	r3, r3, #1
   26344:	str	r3, [r4, #56]	; 0x38
   26348:	ldr	r0, [r2, r3, lsl #2]
   2634c:	bl	37178 <fputs@plt+0x32864>
   26350:	ldr	r3, [r4, #56]	; 0x38
   26354:	cmp	r3, #0
   26358:	bne	2633c <fputs@plt+0x21a28>
   2635c:	ldr	r0, [r4, #52]	; 0x34
   26360:	bl	4140 <free@plt>
   26364:	mov	r3, #0
   26368:	str	r3, [r4, #52]	; 0x34
   2636c:	str	r3, [r4, #64]	; 0x40
   26370:	pop	{r4, pc}
   26374:	ldr	r0, [pc, #24]	; 26394 <fputs@plt+0x21a80>
   26378:	mov	r2, #76	; 0x4c
   2637c:	ldr	r1, [pc, #20]	; 26398 <fputs@plt+0x21a84>
   26380:	ldr	r3, [pc, #20]	; 2639c <fputs@plt+0x21a88>
   26384:	add	r0, pc, r0
   26388:	add	r1, pc, r1
   2638c:	add	r3, pc, r3
   26390:	bl	5ac34 <fputs@plt+0x56320>
   26394:	andeq	r3, r4, r4, lsl #13
   26398:	andeq	r3, r4, r8, lsr #12
   2639c:	andeq	r4, r4, r8, lsl #7
   263a0:	cmp	r0, #0
   263a4:	push	{r3, lr}
   263a8:	beq	263fc <fputs@plt+0x21ae8>
   263ac:	ldr	r3, [r0, #16]
   263b0:	cmp	r3, #0
   263b4:	beq	263d4 <fputs@plt+0x21ac0>
   263b8:	ldr	r2, [r1]
   263bc:	ldr	r2, [r2, #244]	; 0xf4
   263c0:	ldrb	r2, [r2, #3]
   263c4:	cmp	r3, r2
   263c8:	beq	263d4 <fputs@plt+0x21ac0>
   263cc:	pop	{r3, lr}
   263d0:	b	3ede8 <fputs@plt+0x3a4d4>
   263d4:	ldr	r3, [r0, #20]
   263d8:	cmp	r3, #0
   263dc:	beq	263f4 <fputs@plt+0x21ae0>
   263e0:	ldr	r2, [r1]
   263e4:	ldr	r2, [r2, #244]	; 0xf4
   263e8:	ldrb	r2, [r2]
   263ec:	cmp	r3, r2
   263f0:	bne	263cc <fputs@plt+0x21ab8>
   263f4:	mov	r0, #0
   263f8:	pop	{r3, pc}
   263fc:	ldr	r0, [pc, #24]	; 2641c <fputs@plt+0x21b08>
   26400:	movw	r2, #1564	; 0x61c
   26404:	ldr	r1, [pc, #20]	; 26420 <fputs@plt+0x21b0c>
   26408:	ldr	r3, [pc, #20]	; 26424 <fputs@plt+0x21b10>
   2640c:	add	r0, pc, r0
   26410:	add	r1, pc, r1
   26414:	add	r3, pc, r3
   26418:	bl	5ac34 <fputs@plt+0x56320>
   2641c:	strdeq	r3, [r4], -ip
   26420:	andeq	r3, r4, r0, lsr #11
   26424:	andeq	r3, r4, r0, lsr #10
   26428:	subs	ip, r0, #0
   2642c:	push	{r4, lr}
   26430:	beq	26450 <fputs@plt+0x21b3c>
   26434:	ldrb	ip, [ip, #24]
   26438:	tst	ip, #1
   2643c:	bne	26448 <fputs@plt+0x21b34>
   26440:	pop	{r4, lr}
   26444:	b	2fb0c <fputs@plt+0x2b1f8>
   26448:	pop	{r4, lr}
   2644c:	b	331ac <fputs@plt+0x2e898>
   26450:	ldr	r0, [pc, #24]	; 26470 <fputs@plt+0x21b5c>
   26454:	movw	r2, #1666	; 0x682
   26458:	ldr	r1, [pc, #20]	; 26474 <fputs@plt+0x21b60>
   2645c:	ldr	r3, [pc, #20]	; 26478 <fputs@plt+0x21b64>
   26460:	add	r0, pc, r0
   26464:	add	r1, pc, r1
   26468:	add	r3, pc, r3
   2646c:	bl	5ac34 <fputs@plt+0x56320>
   26470:	ldrdeq	r5, [r4], -r8
   26474:	andeq	r3, r4, ip, asr #10
   26478:	andeq	r3, r4, r4, ror #9
   2647c:	push	{r4, r5, r6, lr}
   26480:	subs	r4, r0, #0
   26484:	mov	r5, r1
   26488:	beq	264cc <fputs@plt+0x21bb8>
   2648c:	cmp	r1, #0
   26490:	addne	r6, r4, #96	; 0x60
   26494:	beq	264ec <fputs@plt+0x21bd8>
   26498:	ldrb	r3, [r4, #25]
   2649c:	mov	r0, r4
   264a0:	mov	r1, r6
   264a4:	mov	r2, r5
   264a8:	bfc	r3, #0, #1
   264ac:	strb	r3, [r4, #25]
   264b0:	bl	41378 <fputs@plt+0x3ca64>
   264b4:	cmp	r0, #0
   264b8:	popne	{r4, r5, r6, pc}
   264bc:	ldrb	r0, [r4, #25]
   264c0:	ands	r0, r0, #1
   264c4:	bne	26498 <fputs@plt+0x21b84>
   264c8:	pop	{r4, r5, r6, pc}
   264cc:	ldr	r0, [pc, #56]	; 2650c <fputs@plt+0x21bf8>
   264d0:	movw	r2, #2391	; 0x957
   264d4:	ldr	r1, [pc, #52]	; 26510 <fputs@plt+0x21bfc>
   264d8:	ldr	r3, [pc, #52]	; 26514 <fputs@plt+0x21c00>
   264dc:	add	r0, pc, r0
   264e0:	add	r1, pc, r1
   264e4:	add	r3, pc, r3
   264e8:	bl	5ac34 <fputs@plt+0x56320>
   264ec:	ldr	r0, [pc, #36]	; 26518 <fputs@plt+0x21c04>
   264f0:	movw	r2, #2392	; 0x958
   264f4:	ldr	r1, [pc, #32]	; 2651c <fputs@plt+0x21c08>
   264f8:	ldr	r3, [pc, #32]	; 26520 <fputs@plt+0x21c0c>
   264fc:	add	r0, pc, r0
   26500:	add	r1, pc, r1
   26504:	add	r3, pc, r3
   26508:	bl	5ac34 <fputs@plt+0x56320>
   2650c:	andeq	r5, r4, ip, asr sp
   26510:	ldrdeq	r3, [r4], -r0
   26514:	strdeq	r4, [r4], -r0
   26518:	strdeq	ip, [r3], -r8
   2651c:			; <UNDEFINED> instruction: 0x000434b0
   26520:	ldrdeq	r4, [r4], -r0
   26524:	ldr	r3, [pc, #3636]	; 27360 <fputs@plt+0x22a4c>
   26528:	ldr	r2, [pc, #3636]	; 27364 <fputs@plt+0x22a50>
   2652c:	add	r3, pc, r3
   26530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26534:	subs	r4, r0, #0
   26538:	ldr	r2, [r3, r2]
   2653c:	sub	sp, sp, #148	; 0x94
   26540:	ldr	r3, [r2]
   26544:	str	r2, [sp, #32]
   26548:	str	r3, [sp, #140]	; 0x8c
   2654c:	beq	272ec <fputs@plt+0x229d8>
   26550:	ldr	r5, [pc, #3600]	; 27368 <fputs@plt+0x22a54>
   26554:	ldr	r6, [pc, #3600]	; 2736c <fputs@plt+0x22a58>
   26558:	ldr	sl, [pc, #3600]	; 27370 <fputs@plt+0x22a5c>
   2655c:	add	r5, pc, r5
   26560:	ldr	r1, [pc, #3596]	; 27374 <fputs@plt+0x22a60>
   26564:	add	r6, pc, r6
   26568:	ldr	r2, [pc, #3592]	; 27378 <fputs@plt+0x22a64>
   2656c:	add	sl, pc, sl
   26570:	ldr	r3, [pc, #3588]	; 2737c <fputs@plt+0x22a68>
   26574:	add	r1, pc, r1
   26578:	add	r2, pc, r2
   2657c:	str	r1, [sp, #8]
   26580:	add	r3, pc, r3
   26584:	str	r2, [sp, #12]
   26588:	str	r3, [sp, #16]
   2658c:	mov	r0, r4
   26590:	bl	26038 <fputs@plt+0x21724>
   26594:	ldr	r3, [r4, #408]	; 0x198
   26598:	cmp	r3, #0
   2659c:	beq	26774 <fputs@plt+0x21e60>
   265a0:	mov	r0, r4
   265a4:	bl	2f404 <fputs@plt+0x2aaf0>
   265a8:	cmp	r0, #0
   265ac:	blt	265c0 <fputs@plt+0x21cac>
   265b0:	mov	r0, r4
   265b4:	bl	25318 <fputs@plt+0x20a04>
   265b8:	cmp	r0, #0
   265bc:	bge	270fc <fputs@plt+0x227e8>
   265c0:	rsb	r0, r0, #0
   265c4:	str	r0, [r4, #320]	; 0x140
   265c8:	ldr	r0, [r4, #312]	; 0x138
   265cc:	mov	r3, #0
   265d0:	str	r3, [sp, #44]	; 0x2c
   265d4:	cmp	r0, r3
   265d8:	beq	265ec <fputs@plt+0x21cd8>
   265dc:	ldr	r3, [r4, #316]	; 0x13c
   265e0:	ldrb	r0, [r0, r3]
   265e4:	cmp	r0, #0
   265e8:	bne	26620 <fputs@plt+0x21d0c>
   265ec:	bl	4140 <free@plt>
   265f0:	ldr	r3, [r4, #320]	; 0x140
   265f4:	cmp	r3, #0
   265f8:	mvneq	fp, #110	; 0x6e
   265fc:	rsbne	fp, r3, #0
   26600:	ldr	ip, [sp, #32]
   26604:	mov	r0, fp
   26608:	ldr	r2, [sp, #140]	; 0x8c
   2660c:	ldr	r3, [ip]
   26610:	cmp	r2, r3
   26614:	bne	27348 <fputs@plt+0x22a34>
   26618:	add	sp, sp, #148	; 0x94
   2661c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26620:	mov	r0, r4
   26624:	bl	25f1c <fputs@plt+0x21608>
   26628:	ldr	r7, [r4, #312]	; 0x138
   2662c:	ldr	r3, [r4, #316]	; 0x13c
   26630:	add	r7, r7, r3
   26634:	str	r7, [sp, #48]	; 0x30
   26638:	ldrb	r3, [r7]
   2663c:	cmp	r3, #0
   26640:	beq	2673c <fputs@plt+0x21e28>
   26644:	cmp	r3, #59	; 0x3b
   26648:	addeq	r7, r7, #1
   2664c:	streq	r7, [sp, #48]	; 0x30
   26650:	beq	26638 <fputs@plt+0x21d24>
   26654:	mov	r0, r7
   26658:	mov	r1, r5
   2665c:	mov	r2, #5
   26660:	bl	4770 <strncmp@plt>
   26664:	cmp	r0, #0
   26668:	bne	26674 <fputs@plt+0x21d60>
   2666c:	adds	r3, r7, #5
   26670:	bne	267e0 <fputs@plt+0x21ecc>
   26674:	mov	r0, r7
   26678:	mov	r1, r6
   2667c:	mov	r2, #4
   26680:	bl	4770 <strncmp@plt>
   26684:	cmp	r0, #0
   26688:	bne	26694 <fputs@plt+0x21d80>
   2668c:	adds	r3, r7, #4
   26690:	bne	26890 <fputs@plt+0x21f7c>
   26694:	mov	r0, r7
   26698:	mov	r1, sl
   2669c:	mov	r2, #9
   266a0:	bl	4770 <strncmp@plt>
   266a4:	cmp	r0, #0
   266a8:	bne	266b4 <fputs@plt+0x21da0>
   266ac:	adds	r3, r7, #9
   266b0:	bne	26998 <fputs@plt+0x22084>
   266b4:	mov	r0, r7
   266b8:	ldr	r1, [sp, #8]
   266bc:	mov	r2, #7
   266c0:	bl	4770 <strncmp@plt>
   266c4:	cmp	r0, #0
   266c8:	bne	266d4 <fputs@plt+0x21dc0>
   266cc:	adds	r3, r7, #7
   266d0:	bne	26b40 <fputs@plt+0x2222c>
   266d4:	mov	r0, r7
   266d8:	ldr	r1, [sp, #12]
   266dc:	mov	r2, #15
   266e0:	bl	4770 <strncmp@plt>
   266e4:	cmp	r0, #0
   266e8:	bne	266f4 <fputs@plt+0x21de0>
   266ec:	adds	r3, r7, #15
   266f0:	bne	26bc4 <fputs@plt+0x222b0>
   266f4:	mov	r0, r7
   266f8:	ldr	r1, [sp, #16]
   266fc:	mov	r2, #17
   26700:	bl	4770 <strncmp@plt>
   26704:	cmp	r0, #0
   26708:	bne	26714 <fputs@plt+0x21e00>
   2670c:	adds	r3, r7, #17
   26710:	bne	26c74 <fputs@plt+0x22360>
   26714:	mov	r0, r7
   26718:	mov	r1, #59	; 0x3b
   2671c:	bl	3f9c <strchr@plt>
   26720:	cmp	r0, #0
   26724:	str	r0, [sp, #48]	; 0x30
   26728:	beq	26d24 <fputs@plt+0x22410>
   2672c:	mov	r7, r0
   26730:	ldrb	r3, [r7]
   26734:	cmp	r3, #0
   26738:	bne	26644 <fputs@plt+0x21d30>
   2673c:	ldr	r0, [sp, #44]	; 0x2c
   26740:	cmp	r0, #0
   26744:	beq	2675c <fputs@plt+0x21e48>
   26748:	add	r1, r4, #296	; 0x128
   2674c:	bl	49f0c <fputs@plt+0x455f8>
   26750:	cmp	r0, #0
   26754:	blt	26d2c <fputs@plt+0x22418>
   26758:	ldr	r0, [sp, #44]	; 0x2c
   2675c:	ldr	r2, [sp, #48]	; 0x30
   26760:	ldr	r3, [r4, #312]	; 0x138
   26764:	rsb	r3, r3, r2
   26768:	str	r3, [r4, #316]	; 0x13c
   2676c:	bl	4140 <free@plt>
   26770:	b	2658c <fputs@plt+0x21c78>
   26774:	ldr	r3, [r4, #288]	; 0x120
   26778:	cmp	r3, #0
   2677c:	ldrgt	r3, [r4, #280]	; 0x118
   26780:	ble	267bc <fputs@plt+0x21ea8>
   26784:	cmp	r3, #0
   26788:	beq	26798 <fputs@plt+0x21e84>
   2678c:	mov	r0, r4
   26790:	bl	3401c <fputs@plt+0x2f708>
   26794:	b	265a8 <fputs@plt+0x21c94>
   26798:	ldrh	r3, [r4, #148]	; 0x94
   2679c:	cmp	r3, #0
   267a0:	bne	26d3c <fputs@plt+0x22428>
   267a4:	ldrh	r3, [r4, #148]	; 0x94
   267a8:	cmp	r3, #0
   267ac:	beq	265c8 <fputs@plt+0x21cb4>
   267b0:	mov	r0, r4
   267b4:	bl	2f2a8 <fputs@plt+0x2a994>
   267b8:	b	265a8 <fputs@plt+0x21c94>
   267bc:	ldr	r3, [r4, #284]	; 0x11c
   267c0:	cmp	r3, #0
   267c4:	ldr	r3, [r4, #280]	; 0x118
   267c8:	bne	26784 <fputs@plt+0x21e70>
   267cc:	cmp	r3, #0
   267d0:	beq	267a4 <fputs@plt+0x21e90>
   267d4:	mov	r0, r4
   267d8:	bl	321ac <fputs@plt+0x2d898>
   267dc:	b	265a8 <fputs@plt+0x21c94>
   267e0:	ldr	r8, [pc, #2968]	; 27380 <fputs@plt+0x22a6c>
   267e4:	add	ip, sp, #52	; 0x34
   267e8:	ldr	fp, [pc, #2964]	; 27384 <fputs@plt+0x22a70>
   267ec:	add	r7, sp, #48	; 0x30
   267f0:	ldr	r1, [pc, #2960]	; 27388 <fputs@plt+0x22a74>
   267f4:	add	r9, sp, #44	; 0x2c
   267f8:	str	r3, [sp, #48]	; 0x30
   267fc:	add	r8, pc, r8
   26800:	add	r1, pc, r1
   26804:	str	r0, [sp, #52]	; 0x34
   26808:	str	r0, [sp, #56]	; 0x38
   2680c:	add	fp, pc, fp
   26810:	str	ip, [sp, #20]
   26814:	str	r1, [sp, #24]
   26818:	b	26820 <fputs@plt+0x21f0c>
   2681c:	ldr	r3, [sp, #48]	; 0x30
   26820:	ldrb	r3, [r3]
   26824:	cmp	r3, #59	; 0x3b
   26828:	cmpne	r3, #0
   2682c:	beq	26dbc <fputs@plt+0x224a8>
   26830:	mov	r0, r7
   26834:	mov	r1, r8
   26838:	mov	r2, r9
   2683c:	bl	254cc <fputs@plt+0x20bb8>
   26840:	cmp	r0, #0
   26844:	blt	26d78 <fputs@plt+0x22464>
   26848:	bne	2681c <fputs@plt+0x21f08>
   2684c:	mov	r0, r7
   26850:	mov	r1, fp
   26854:	add	r2, sp, #52	; 0x34
   26858:	bl	254cc <fputs@plt+0x20bb8>
   2685c:	cmp	r0, #0
   26860:	blt	26d78 <fputs@plt+0x22464>
   26864:	bne	2681c <fputs@plt+0x21f08>
   26868:	mov	r0, r7
   2686c:	ldr	r1, [sp, #24]
   26870:	add	r2, sp, #56	; 0x38
   26874:	bl	254cc <fputs@plt+0x20bb8>
   26878:	cmp	r0, #0
   2687c:	blt	26d78 <fputs@plt+0x22464>
   26880:	bne	2681c <fputs@plt+0x21f08>
   26884:	mov	r0, r7
   26888:	bl	260b0 <fputs@plt+0x2179c>
   2688c:	b	2681c <fputs@plt+0x21f08>
   26890:	ldr	r8, [pc, #2804]	; 2738c <fputs@plt+0x22a78>
   26894:	mov	r1, #32
   26898:	mov	r2, #1
   2689c:	add	ip, sp, #108	; 0x6c
   268a0:	str	r1, [sp, #108]	; 0x6c
   268a4:	add	r7, sp, #48	; 0x30
   268a8:	str	ip, [sp, #24]
   268ac:	add	r9, sp, #44	; 0x2c
   268b0:	str	r2, [sp, #116]	; 0x74
   268b4:	add	r8, pc, r8
   268b8:	ldr	r1, [pc, #2768]	; 27390 <fputs@plt+0x22a7c>
   268bc:	ldr	r2, [pc, #2768]	; 27394 <fputs@plt+0x22a80>
   268c0:	ldr	ip, [pc, #2768]	; 27398 <fputs@plt+0x22a84>
   268c4:	add	r1, pc, r1
   268c8:	add	r2, pc, r2
   268cc:	str	r3, [sp, #48]	; 0x30
   268d0:	add	ip, pc, ip
   268d4:	str	r0, [sp, #60]	; 0x3c
   268d8:	str	r0, [sp, #64]	; 0x40
   268dc:	str	r0, [sp, #68]	; 0x44
   268e0:	str	r0, [sp, #112]	; 0x70
   268e4:	str	r0, [sp, #120]	; 0x78
   268e8:	str	r0, [sp, #124]	; 0x7c
   268ec:	str	r0, [sp, #128]	; 0x80
   268f0:	str	r0, [sp, #132]	; 0x84
   268f4:	str	r0, [sp, #136]	; 0x88
   268f8:	str	r1, [sp, #20]
   268fc:	str	r2, [sp, #28]
   26900:	str	ip, [sp, #36]	; 0x24
   26904:	add	fp, sp, #60	; 0x3c
   26908:	b	26910 <fputs@plt+0x21ffc>
   2690c:	ldr	r3, [sp, #48]	; 0x30
   26910:	ldrb	r3, [r3]
   26914:	cmp	r3, #59	; 0x3b
   26918:	cmpne	r3, #0
   2691c:	beq	26e1c <fputs@plt+0x22508>
   26920:	mov	r0, r7
   26924:	mov	r1, r8
   26928:	mov	r2, r9
   2692c:	bl	254cc <fputs@plt+0x20bb8>
   26930:	cmp	r0, #0
   26934:	blt	26d90 <fputs@plt+0x2247c>
   26938:	bne	2690c <fputs@plt+0x21ff8>
   2693c:	mov	r0, r7
   26940:	ldr	r1, [sp, #20]
   26944:	mov	r2, fp
   26948:	bl	254cc <fputs@plt+0x20bb8>
   2694c:	cmp	r0, #0
   26950:	blt	26d90 <fputs@plt+0x2247c>
   26954:	bne	2690c <fputs@plt+0x21ff8>
   26958:	mov	r0, r7
   2695c:	ldr	r1, [sp, #28]
   26960:	add	r2, sp, #64	; 0x40
   26964:	bl	254cc <fputs@plt+0x20bb8>
   26968:	cmp	r0, #0
   2696c:	blt	26d90 <fputs@plt+0x2247c>
   26970:	bne	2690c <fputs@plt+0x21ff8>
   26974:	mov	r0, r7
   26978:	ldr	r1, [sp, #36]	; 0x24
   2697c:	add	r2, sp, #68	; 0x44
   26980:	bl	254cc <fputs@plt+0x20bb8>
   26984:	cmp	r0, #0
   26988:	blt	26d90 <fputs@plt+0x2247c>
   2698c:	beq	27258 <fputs@plt+0x22944>
   26990:	ldr	r3, [sp, #48]	; 0x30
   26994:	b	26904 <fputs@plt+0x21ff0>
   26998:	ldr	r8, [pc, #2556]	; 2739c <fputs@plt+0x22a88>
   2699c:	add	r1, sp, #76	; 0x4c
   269a0:	ldr	r2, [pc, #2552]	; 273a0 <fputs@plt+0x22a8c>
   269a4:	add	r7, sp, #48	; 0x30
   269a8:	ldr	ip, [pc, #2548]	; 273a4 <fputs@plt+0x22a90>
   269ac:	add	r9, sp, #44	; 0x2c
   269b0:	add	r2, pc, r2
   269b4:	str	r3, [sp, #48]	; 0x30
   269b8:	add	ip, pc, ip
   269bc:	str	r0, [sp, #76]	; 0x4c
   269c0:	str	r0, [sp, #20]
   269c4:	add	r8, pc, r8
   269c8:	str	r0, [sp, #80]	; 0x50
   269cc:	str	r0, [sp, #84]	; 0x54
   269d0:	str	r1, [sp, #28]
   269d4:	str	r2, [sp, #24]
   269d8:	str	ip, [sp, #36]	; 0x24
   269dc:	b	269e4 <fputs@plt+0x220d0>
   269e0:	ldr	r3, [sp, #48]	; 0x30
   269e4:	ldrb	r3, [r3]
   269e8:	cmp	r3, #59	; 0x3b
   269ec:	cmpne	r3, #0
   269f0:	beq	27050 <fputs@plt+0x2273c>
   269f4:	mov	r0, r7
   269f8:	mov	r1, r8
   269fc:	mov	r2, r9
   26a00:	bl	254cc <fputs@plt+0x20bb8>
   26a04:	subs	fp, r0, #0
   26a08:	blt	26b00 <fputs@plt+0x221ec>
   26a0c:	bne	269e0 <fputs@plt+0x220cc>
   26a10:	mov	r0, r7
   26a14:	ldr	r1, [sp, #24]
   26a18:	add	r2, sp, #76	; 0x4c
   26a1c:	bl	254cc <fputs@plt+0x20bb8>
   26a20:	subs	fp, r0, #0
   26a24:	blt	26b00 <fputs@plt+0x221ec>
   26a28:	bne	269e0 <fputs@plt+0x220cc>
   26a2c:	ldr	r3, [sp, #48]	; 0x30
   26a30:	mov	r2, #4
   26a34:	ldr	r1, [sp, #36]	; 0x24
   26a38:	mov	r0, r3
   26a3c:	str	r3, [sp, #4]
   26a40:	bl	4770 <strncmp@plt>
   26a44:	ldr	r3, [sp, #4]
   26a48:	cmp	r0, #0
   26a4c:	bne	27144 <fputs@plt+0x22830>
   26a50:	adds	r3, r3, #4
   26a54:	beq	27144 <fputs@plt+0x22830>
   26a58:	str	r3, [sp, #4]
   26a5c:	bl	48cc <__errno_location@plt>
   26a60:	mov	r1, r7
   26a64:	mov	r2, #10
   26a68:	str	fp, [r0]
   26a6c:	mov	ip, r0
   26a70:	ldr	r3, [sp, #4]
   26a74:	str	ip, [sp, #4]
   26a78:	mov	r0, r3
   26a7c:	bl	42e4 <strtoul@plt>
   26a80:	ldr	ip, [sp, #4]
   26a84:	ldr	r3, [ip]
   26a88:	cmp	r3, #0
   26a8c:	mov	fp, r0
   26a90:	bgt	27150 <fputs@plt+0x2283c>
   26a94:	ldr	r3, [sp, #48]	; 0x30
   26a98:	ldrb	r2, [r3]
   26a9c:	cmp	r2, #61	; 0x3d
   26aa0:	bne	27150 <fputs@plt+0x2283c>
   26aa4:	cmp	r0, #256	; 0x100
   26aa8:	bhi	27150 <fputs@plt+0x2283c>
   26aac:	ldr	r1, [sp, #20]
   26ab0:	add	r3, r3, #1
   26ab4:	str	r3, [sp, #48]	; 0x30
   26ab8:	cmp	r0, r1
   26abc:	bcc	26ae4 <fputs@plt+0x221d0>
   26ac0:	add	r0, sp, #80	; 0x50
   26ac4:	add	r1, sp, #84	; 0x54
   26ac8:	add	r2, fp, #2
   26acc:	mov	r3, #4
   26ad0:	bl	5310c <fputs@plt+0x4e7f8>
   26ad4:	cmp	r0, #0
   26ad8:	beq	27244 <fputs@plt+0x22930>
   26adc:	add	r2, fp, #1
   26ae0:	str	r2, [sp, #20]
   26ae4:	ldr	r2, [sp, #80]	; 0x50
   26ae8:	mov	r0, r7
   26aec:	mov	r1, #0
   26af0:	add	r2, r2, fp, lsl #2
   26af4:	bl	254cc <fputs@plt+0x20bb8>
   26af8:	subs	fp, r0, #0
   26afc:	bge	269e0 <fputs@plt+0x220cc>
   26b00:	ldr	r0, [sp, #80]	; 0x50
   26b04:	ldr	ip, [sp, #20]
   26b08:	cmp	ip, #0
   26b0c:	beq	26b30 <fputs@plt+0x2221c>
   26b10:	ldr	r5, [sp, #20]
   26b14:	mov	r4, #0
   26b18:	ldr	r0, [r0, r4, lsl #2]
   26b1c:	add	r4, r4, #1
   26b20:	bl	4140 <free@plt>
   26b24:	cmp	r4, r5
   26b28:	ldr	r0, [sp, #80]	; 0x50
   26b2c:	bne	26b18 <fputs@plt+0x22204>
   26b30:	bl	4140 <free@plt>
   26b34:	ldr	r0, [sp, #76]	; 0x4c
   26b38:	bl	4140 <free@plt>
   26b3c:	b	26d30 <fputs@plt+0x2241c>
   26b40:	ldr	r8, [pc, #2144]	; 273a8 <fputs@plt+0x22a94>
   26b44:	add	r7, sp, #48	; 0x30
   26b48:	ldr	r1, [pc, #2140]	; 273ac <fputs@plt+0x22a98>
   26b4c:	add	r9, sp, #44	; 0x2c
   26b50:	str	r3, [sp, #48]	; 0x30
   26b54:	add	r8, pc, r8
   26b58:	add	r1, pc, r1
   26b5c:	str	r0, [sp, #88]	; 0x58
   26b60:	str	r1, [sp, #20]
   26b64:	add	fp, sp, #88	; 0x58
   26b68:	b	26b70 <fputs@plt+0x2225c>
   26b6c:	ldr	r3, [sp, #48]	; 0x30
   26b70:	ldrb	r3, [r3]
   26b74:	cmp	r3, #59	; 0x3b
   26b78:	cmpne	r3, #0
   26b7c:	beq	26ec4 <fputs@plt+0x225b0>
   26b80:	mov	r0, r7
   26b84:	mov	r1, r8
   26b88:	mov	r2, r9
   26b8c:	bl	254cc <fputs@plt+0x20bb8>
   26b90:	cmp	r0, #0
   26b94:	blt	26db0 <fputs@plt+0x2249c>
   26b98:	bne	26b6c <fputs@plt+0x22258>
   26b9c:	mov	r0, r7
   26ba0:	ldr	r1, [sp, #20]
   26ba4:	mov	r2, fp
   26ba8:	bl	254cc <fputs@plt+0x20bb8>
   26bac:	cmp	r0, #0
   26bb0:	blt	26db0 <fputs@plt+0x2249c>
   26bb4:	bne	26b6c <fputs@plt+0x22258>
   26bb8:	mov	r0, r7
   26bbc:	bl	260b0 <fputs@plt+0x2179c>
   26bc0:	b	26b6c <fputs@plt+0x22258>
   26bc4:	ldr	r8, [pc, #2020]	; 273b0 <fputs@plt+0x22a9c>
   26bc8:	add	r7, sp, #48	; 0x30
   26bcc:	ldr	r2, [pc, #2016]	; 273b4 <fputs@plt+0x22aa0>
   26bd0:	add	r9, sp, #44	; 0x2c
   26bd4:	ldr	ip, [pc, #2012]	; 273b8 <fputs@plt+0x22aa4>
   26bd8:	add	r8, pc, r8
   26bdc:	add	r2, pc, r2
   26be0:	str	r3, [sp, #48]	; 0x30
   26be4:	add	ip, pc, ip
   26be8:	str	r0, [sp, #92]	; 0x5c
   26bec:	str	r0, [sp, #96]	; 0x60
   26bf0:	add	fp, sp, #92	; 0x5c
   26bf4:	str	r2, [sp, #20]
   26bf8:	str	ip, [sp, #24]
   26bfc:	b	26c04 <fputs@plt+0x222f0>
   26c00:	ldr	r3, [sp, #48]	; 0x30
   26c04:	ldrb	r3, [r3]
   26c08:	cmp	r3, #59	; 0x3b
   26c0c:	cmpne	r3, #0
   26c10:	beq	26ee4 <fputs@plt+0x225d0>
   26c14:	mov	r0, r7
   26c18:	mov	r1, r8
   26c1c:	mov	r2, r9
   26c20:	bl	254cc <fputs@plt+0x20bb8>
   26c24:	cmp	r0, #0
   26c28:	blt	26d48 <fputs@plt+0x22434>
   26c2c:	bne	26c00 <fputs@plt+0x222ec>
   26c30:	mov	r0, r7
   26c34:	ldr	r1, [sp, #20]
   26c38:	mov	r2, fp
   26c3c:	bl	254cc <fputs@plt+0x20bb8>
   26c40:	cmp	r0, #0
   26c44:	blt	26d48 <fputs@plt+0x22434>
   26c48:	bne	26c00 <fputs@plt+0x222ec>
   26c4c:	mov	r0, r7
   26c50:	ldr	r1, [sp, #24]
   26c54:	add	r2, sp, #96	; 0x60
   26c58:	bl	254cc <fputs@plt+0x20bb8>
   26c5c:	cmp	r0, #0
   26c60:	blt	26d48 <fputs@plt+0x22434>
   26c64:	bne	26c00 <fputs@plt+0x222ec>
   26c68:	mov	r0, r7
   26c6c:	bl	260b0 <fputs@plt+0x2179c>
   26c70:	b	26c00 <fputs@plt+0x222ec>
   26c74:	ldr	r8, [pc, #1856]	; 273bc <fputs@plt+0x22aa8>
   26c78:	add	r7, sp, #48	; 0x30
   26c7c:	ldr	r1, [pc, #1852]	; 273c0 <fputs@plt+0x22aac>
   26c80:	add	r9, sp, #44	; 0x2c
   26c84:	ldr	r2, [pc, #1848]	; 273c4 <fputs@plt+0x22ab0>
   26c88:	add	r8, pc, r8
   26c8c:	add	r1, pc, r1
   26c90:	str	r3, [sp, #48]	; 0x30
   26c94:	add	r2, pc, r2
   26c98:	str	r0, [sp, #100]	; 0x64
   26c9c:	str	r0, [sp, #104]	; 0x68
   26ca0:	add	fp, sp, #100	; 0x64
   26ca4:	str	r1, [sp, #20]
   26ca8:	str	r2, [sp, #24]
   26cac:	b	26cb4 <fputs@plt+0x223a0>
   26cb0:	ldr	r3, [sp, #48]	; 0x30
   26cb4:	ldrb	r3, [r3]
   26cb8:	cmp	r3, #59	; 0x3b
   26cbc:	cmpne	r3, #0
   26cc0:	beq	26f8c <fputs@plt+0x22678>
   26cc4:	mov	r0, r7
   26cc8:	mov	r1, r8
   26ccc:	mov	r2, r9
   26cd0:	bl	254cc <fputs@plt+0x20bb8>
   26cd4:	cmp	r0, #0
   26cd8:	blt	26d60 <fputs@plt+0x2244c>
   26cdc:	bne	26cb0 <fputs@plt+0x2239c>
   26ce0:	mov	r0, r7
   26ce4:	ldr	r1, [sp, #20]
   26ce8:	mov	r2, fp
   26cec:	bl	254cc <fputs@plt+0x20bb8>
   26cf0:	cmp	r0, #0
   26cf4:	blt	26d60 <fputs@plt+0x2244c>
   26cf8:	bne	26cb0 <fputs@plt+0x2239c>
   26cfc:	mov	r0, r7
   26d00:	ldr	r1, [sp, #24]
   26d04:	add	r2, sp, #104	; 0x68
   26d08:	bl	254cc <fputs@plt+0x20bb8>
   26d0c:	cmp	r0, #0
   26d10:	blt	26d60 <fputs@plt+0x2244c>
   26d14:	bne	26cb0 <fputs@plt+0x2239c>
   26d18:	mov	r0, r7
   26d1c:	bl	260b0 <fputs@plt+0x2179c>
   26d20:	b	26cb0 <fputs@plt+0x2239c>
   26d24:	ldr	r0, [sp, #44]	; 0x2c
   26d28:	b	265ec <fputs@plt+0x21cd8>
   26d2c:	mov	fp, r0
   26d30:	ldr	r0, [sp, #44]	; 0x2c
   26d34:	bl	4140 <free@plt>
   26d38:	b	26600 <fputs@plt+0x21cec>
   26d3c:	mov	r0, r4
   26d40:	bl	33d38 <fputs@plt+0x2f424>
   26d44:	b	265a8 <fputs@plt+0x21c94>
   26d48:	mov	fp, r0
   26d4c:	ldr	r0, [sp, #96]	; 0x60
   26d50:	bl	4140 <free@plt>
   26d54:	ldr	r0, [sp, #92]	; 0x5c
   26d58:	bl	4140 <free@plt>
   26d5c:	b	26d30 <fputs@plt+0x2241c>
   26d60:	mov	fp, r0
   26d64:	ldr	r0, [sp, #104]	; 0x68
   26d68:	bl	4140 <free@plt>
   26d6c:	ldr	r0, [sp, #100]	; 0x64
   26d70:	bl	4140 <free@plt>
   26d74:	b	26d30 <fputs@plt+0x2241c>
   26d78:	mov	fp, r0
   26d7c:	ldr	r0, [sp, #56]	; 0x38
   26d80:	bl	4140 <free@plt>
   26d84:	ldr	r0, [sp, #52]	; 0x34
   26d88:	bl	4140 <free@plt>
   26d8c:	b	26d30 <fputs@plt+0x2241c>
   26d90:	mov	fp, r0
   26d94:	ldr	r0, [sp, #68]	; 0x44
   26d98:	bl	4140 <free@plt>
   26d9c:	ldr	r0, [sp, #64]	; 0x40
   26da0:	bl	4140 <free@plt>
   26da4:	ldr	r0, [sp, #60]	; 0x3c
   26da8:	bl	4140 <free@plt>
   26dac:	b	26d30 <fputs@plt+0x2241c>
   26db0:	mov	fp, r0
   26db4:	ldr	r0, [sp, #88]	; 0x58
   26db8:	b	26d58 <fputs@plt+0x22444>
   26dbc:	ldr	r9, [sp, #52]	; 0x34
   26dc0:	ldr	r7, [sp, #56]	; 0x38
   26dc4:	cmp	r9, #0
   26dc8:	beq	27168 <fputs@plt+0x22854>
   26dcc:	cmp	r7, #0
   26dd0:	bne	2715c <fputs@plt+0x22848>
   26dd4:	mov	r0, r9
   26dd8:	bl	42a8 <strlen@plt>
   26ddc:	cmp	r0, #108	; 0x6c
   26de0:	mov	r8, r0
   26de4:	bhi	271b0 <fputs@plt+0x2289c>
   26de8:	mov	r3, #1
   26dec:	mov	r1, r9
   26df0:	add	r0, r4, #150	; 0x96
   26df4:	strh	r3, [r4, #148]	; 0x94
   26df8:	mov	r2, #108	; 0x6c
   26dfc:	add	r8, r8, #2
   26e00:	bl	3f3c <strncpy@plt>
   26e04:	mov	r0, r7
   26e08:	str	r8, [r4, #276]	; 0x114
   26e0c:	bl	4140 <free@plt>
   26e10:	ldr	r0, [sp, #52]	; 0x34
   26e14:	bl	4140 <free@plt>
   26e18:	b	2673c <fputs@plt+0x21e28>
   26e1c:	ldr	r9, [sp, #60]	; 0x3c
   26e20:	cmp	r9, #0
   26e24:	beq	272c8 <fputs@plt+0x229b4>
   26e28:	ldr	r8, [sp, #64]	; 0x40
   26e2c:	cmp	r8, #0
   26e30:	beq	272c8 <fputs@plt+0x229b4>
   26e34:	ldr	r7, [sp, #68]	; 0x44
   26e38:	cmp	r7, #0
   26e3c:	beq	26e60 <fputs@plt+0x2254c>
   26e40:	ldr	r1, [pc, #1408]	; 273c8 <fputs@plt+0x22ab4>
   26e44:	mov	r0, r7
   26e48:	add	r1, pc, r1
   26e4c:	bl	489c <strcmp@plt>
   26e50:	cmp	r0, #0
   26e54:	moveq	r3, #2
   26e58:	streq	r3, [sp, #112]	; 0x70
   26e5c:	bne	270bc <fputs@plt+0x227a8>
   26e60:	mov	r0, r9
   26e64:	mov	r1, r8
   26e68:	add	r2, sp, #108	; 0x6c
   26e6c:	add	r3, sp, #72	; 0x48
   26e70:	bl	4230 <getaddrinfo@plt>
   26e74:	cmn	r0, #11
   26e78:	beq	27114 <fputs@plt+0x22800>
   26e7c:	cmp	r0, #0
   26e80:	bne	271d4 <fputs@plt+0x228c0>
   26e84:	ldr	r7, [sp, #72]	; 0x48
   26e88:	add	r0, r4, #148	; 0x94
   26e8c:	ldr	r1, [r7, #20]
   26e90:	ldr	r2, [r7, #16]
   26e94:	bl	42f0 <memcpy@plt>
   26e98:	ldr	r3, [r7, #16]
   26e9c:	mov	r0, r7
   26ea0:	str	r3, [r4, #276]	; 0x114
   26ea4:	bl	402c <freeaddrinfo@plt>
   26ea8:	ldr	r0, [sp, #68]	; 0x44
   26eac:	bl	4140 <free@plt>
   26eb0:	ldr	r0, [sp, #64]	; 0x40
   26eb4:	bl	4140 <free@plt>
   26eb8:	ldr	r0, [sp, #60]	; 0x3c
   26ebc:	bl	4140 <free@plt>
   26ec0:	b	2673c <fputs@plt+0x21e28>
   26ec4:	ldr	r0, [sp, #88]	; 0x58
   26ec8:	cmp	r0, #0
   26ecc:	beq	27250 <fputs@plt+0x2293c>
   26ed0:	ldr	r0, [r4, #280]	; 0x118
   26ed4:	bl	4140 <free@plt>
   26ed8:	ldr	r3, [sp, #88]	; 0x58
   26edc:	str	r3, [r4, #280]	; 0x118
   26ee0:	b	2673c <fputs@plt+0x21e28>
   26ee4:	ldr	r0, [sp, #92]	; 0x5c
   26ee8:	ldr	r7, [sp, #96]	; 0x60
   26eec:	adds	r8, r0, #0
   26ef0:	movne	r8, #1
   26ef4:	cmp	r7, #0
   26ef8:	movne	r3, r8
   26efc:	eoreq	r3, r8, #1
   26f00:	cmp	r3, #0
   26f04:	bne	271c8 <fputs@plt+0x228b4>
   26f08:	cmp	r8, #0
   26f0c:	beq	271f0 <fputs@plt+0x228dc>
   26f10:	bl	50f4c <fputs@plt+0x4c638>
   26f14:	cmp	r0, #0
   26f18:	beq	271c8 <fputs@plt+0x228b4>
   26f1c:	ldr	r0, [r4, #284]	; 0x11c
   26f20:	bl	4140 <free@plt>
   26f24:	ldr	r3, [sp, #92]	; 0x5c
   26f28:	mov	r2, #0
   26f2c:	str	r2, [sp, #92]	; 0x5c
   26f30:	str	r3, [r4, #284]	; 0x11c
   26f34:	ldr	r0, [sp, #96]	; 0x60
   26f38:	cmp	r0, #0
   26f3c:	beq	270e8 <fputs@plt+0x227d4>
   26f40:	add	r1, r4, #288	; 0x120
   26f44:	bl	4f00c <fputs@plt+0x4a6f8>
   26f48:	cmp	r0, #0
   26f4c:	blt	26d48 <fputs@plt+0x22434>
   26f50:	ldr	r7, [sp, #96]	; 0x60
   26f54:	ldr	r1, [pc, #1136]	; 273cc <fputs@plt+0x22ab8>
   26f58:	mov	r3, #1
   26f5c:	mov	r2, #108	; 0x6c
   26f60:	strh	r3, [r4, #148]	; 0x94
   26f64:	add	r1, pc, r1
   26f68:	add	r0, r4, #150	; 0x96
   26f6c:	bl	3f3c <strncpy@plt>
   26f70:	mov	r0, r7
   26f74:	mov	r3, #33	; 0x21
   26f78:	str	r3, [r4, #276]	; 0x114
   26f7c:	bl	4140 <free@plt>
   26f80:	ldr	r0, [sp, #92]	; 0x5c
   26f84:	bl	4140 <free@plt>
   26f88:	b	2673c <fputs@plt+0x21e28>
   26f8c:	ldr	r0, [sp, #100]	; 0x64
   26f90:	ldr	r7, [sp, #104]	; 0x68
   26f94:	adds	r8, r0, #0
   26f98:	movne	r8, #1
   26f9c:	cmp	r7, #0
   26fa0:	movne	r3, r8
   26fa4:	eoreq	r3, r8, #1
   26fa8:	cmp	r3, #0
   26fac:	bne	271bc <fputs@plt+0x228a8>
   26fb0:	cmp	r8, #0
   26fb4:	beq	271e0 <fputs@plt+0x228cc>
   26fb8:	bl	50f4c <fputs@plt+0x4c638>
   26fbc:	cmp	r0, #0
   26fc0:	beq	271bc <fputs@plt+0x228a8>
   26fc4:	ldr	r0, [r4, #284]	; 0x11c
   26fc8:	bl	4140 <free@plt>
   26fcc:	ldr	r3, [sp, #100]	; 0x64
   26fd0:	mov	r2, #0
   26fd4:	str	r2, [sp, #100]	; 0x64
   26fd8:	str	r3, [r4, #284]	; 0x11c
   26fdc:	ldr	r0, [sp, #104]	; 0x68
   26fe0:	cmp	r0, #0
   26fe4:	beq	270e0 <fputs@plt+0x227cc>
   26fe8:	add	r1, r4, #288	; 0x120
   26fec:	bl	4f00c <fputs@plt+0x4a6f8>
   26ff0:	cmp	r0, #0
   26ff4:	blt	26d60 <fputs@plt+0x2244c>
   26ff8:	ldr	r0, [r4, #280]	; 0x118
   26ffc:	bl	4140 <free@plt>
   27000:	mov	r0, #27
   27004:	bl	4500 <malloc@plt>
   27008:	subs	r7, r0, #0
   2700c:	beq	27104 <fputs@plt+0x227f0>
   27010:	ldr	lr, [pc, #952]	; 273d0 <fputs@plt+0x22abc>
   27014:	mov	ip, r7
   27018:	add	lr, pc, lr
   2701c:	ldm	lr!, {r0, r1, r2, r3}
   27020:	stmia	ip!, {r0, r1, r2, r3}
   27024:	ldm	lr, {r0, r1, r2}
   27028:	lsr	r3, r2, #16
   2702c:	stmia	ip!, {r0, r1}
   27030:	ldr	r0, [sp, #104]	; 0x68
   27034:	strh	r2, [ip], #2
   27038:	strb	r3, [ip]
   2703c:	str	r7, [r4, #280]	; 0x118
   27040:	bl	4140 <free@plt>
   27044:	ldr	r0, [sp, #100]	; 0x64
   27048:	bl	4140 <free@plt>
   2704c:	b	2673c <fputs@plt+0x21e28>
   27050:	ldr	ip, [sp, #76]	; 0x4c
   27054:	cmp	ip, #0
   27058:	beq	27150 <fputs@plt+0x2283c>
   2705c:	ldr	r3, [sp, #20]
   27060:	cmp	r3, #1
   27064:	bls	27200 <fputs@plt+0x228ec>
   27068:	ldr	r0, [sp, #80]	; 0x50
   2706c:	ldr	r3, [r0, #4]
   27070:	cmp	r3, #0
   27074:	beq	270f4 <fputs@plt+0x227e0>
   27078:	add	r2, r0, #4
   2707c:	mov	r3, #1
   27080:	ldr	lr, [sp, #20]
   27084:	b	27094 <fputs@plt+0x22780>
   27088:	ldr	r1, [r2, #4]!
   2708c:	cmp	r1, #0
   27090:	beq	270f4 <fputs@plt+0x227e0>
   27094:	add	r3, r3, #1
   27098:	cmp	r3, lr
   2709c:	bne	27088 <fputs@plt+0x22774>
   270a0:	mov	r7, r0
   270a4:	ldr	r3, [r7]
   270a8:	cmp	r3, #0
   270ac:	beq	27210 <fputs@plt+0x228fc>
   270b0:	str	ip, [r4, #408]	; 0x198
   270b4:	str	r7, [r4, #412]	; 0x19c
   270b8:	b	2673c <fputs@plt+0x21e28>
   270bc:	ldr	r1, [pc, #784]	; 273d4 <fputs@plt+0x22ac0>
   270c0:	mov	r0, r7
   270c4:	add	r1, pc, r1
   270c8:	bl	489c <strcmp@plt>
   270cc:	cmp	r0, #0
   270d0:	bne	27238 <fputs@plt+0x22924>
   270d4:	mov	r3, #10
   270d8:	str	r3, [sp, #112]	; 0x70
   270dc:	b	26e60 <fputs@plt+0x2254c>
   270e0:	str	r0, [r4, #288]	; 0x120
   270e4:	b	26ff8 <fputs@plt+0x226e4>
   270e8:	mov	r7, r0
   270ec:	str	r0, [r4, #288]	; 0x120
   270f0:	b	26f54 <fputs@plt+0x22640>
   270f4:	mvn	fp, #21
   270f8:	b	26b10 <fputs@plt+0x221fc>
   270fc:	mov	fp, r0
   27100:	b	26600 <fputs@plt+0x21cec>
   27104:	str	r7, [r4, #280]	; 0x118
   27108:	mvn	fp, #11
   2710c:	ldr	r0, [sp, #104]	; 0x68
   27110:	b	26d68 <fputs@plt+0x22454>
   27114:	bl	48cc <__errno_location@plt>
   27118:	ldr	fp, [r0]
   2711c:	ldr	r0, [sp, #68]	; 0x44
   27120:	bl	4140 <free@plt>
   27124:	ldr	r0, [sp, #64]	; 0x40
   27128:	bl	4140 <free@plt>
   2712c:	rsb	fp, fp, #0
   27130:	ldr	r0, [sp, #60]	; 0x3c
   27134:	bl	4140 <free@plt>
   27138:	cmp	fp, #0
   2713c:	bge	2673c <fputs@plt+0x21e28>
   27140:	b	26d30 <fputs@plt+0x2241c>
   27144:	mov	r0, r7
   27148:	bl	260b0 <fputs@plt+0x2179c>
   2714c:	b	269e0 <fputs@plt+0x220cc>
   27150:	ldr	r0, [sp, #80]	; 0x50
   27154:	mvn	fp, #21
   27158:	b	26b04 <fputs@plt+0x221f0>
   2715c:	mov	r0, r7
   27160:	mvn	fp, #21
   27164:	b	26d80 <fputs@plt+0x2246c>
   27168:	cmp	r7, #0
   2716c:	beq	2715c <fputs@plt+0x22848>
   27170:	mov	r0, r7
   27174:	bl	42a8 <strlen@plt>
   27178:	cmp	r0, #107	; 0x6b
   2717c:	mov	r8, r0
   27180:	bhi	271b0 <fputs@plt+0x2289c>
   27184:	mov	r3, #1
   27188:	strb	r9, [r4, #150]	; 0x96
   2718c:	add	r0, r4, #151	; 0x97
   27190:	strh	r3, [r4, #148]	; 0x94
   27194:	mov	r1, r7
   27198:	mov	r2, #107	; 0x6b
   2719c:	bl	3f3c <strncpy@plt>
   271a0:	add	r8, r8, #3
   271a4:	mov	r0, r7
   271a8:	str	r8, [r4, #276]	; 0x114
   271ac:	b	26e0c <fputs@plt+0x224f8>
   271b0:	mov	r0, r7
   271b4:	mvn	fp, #6
   271b8:	b	26d80 <fputs@plt+0x2246c>
   271bc:	mov	r0, r7
   271c0:	mvn	fp, #21
   271c4:	b	26d68 <fputs@plt+0x22454>
   271c8:	mov	r0, r7
   271cc:	mvn	fp, #21
   271d0:	b	26d50 <fputs@plt+0x2243c>
   271d4:	ldr	r0, [sp, #68]	; 0x44
   271d8:	mvn	fp, #98	; 0x62
   271dc:	b	26d98 <fputs@plt+0x22484>
   271e0:	ldr	r0, [r4, #284]	; 0x11c
   271e4:	bl	4140 <free@plt>
   271e8:	str	r8, [r4, #284]	; 0x11c
   271ec:	b	26fdc <fputs@plt+0x226c8>
   271f0:	ldr	r0, [r4, #284]	; 0x11c
   271f4:	bl	4140 <free@plt>
   271f8:	str	r8, [r4, #284]	; 0x11c
   271fc:	b	26f34 <fputs@plt+0x22620>
   27200:	ldr	r7, [sp, #80]	; 0x50
   27204:	cmp	r7, #0
   27208:	beq	270b0 <fputs@plt+0x2279c>
   2720c:	b	270a4 <fputs@plt+0x22790>
   27210:	mov	r0, ip
   27214:	bl	480c <__strdup@plt>
   27218:	str	r0, [r7]
   2721c:	ldr	r0, [sp, #80]	; 0x50
   27220:	ldr	r3, [r0]
   27224:	cmp	r3, #0
   27228:	beq	272a0 <fputs@plt+0x2298c>
   2722c:	mov	r7, r0
   27230:	ldr	ip, [sp, #76]	; 0x4c
   27234:	b	270b0 <fputs@plt+0x2279c>
   27238:	mov	r0, r7
   2723c:	mvn	fp, #21
   27240:	b	26d98 <fputs@plt+0x22484>
   27244:	ldr	r0, [sp, #80]	; 0x50
   27248:	mvn	fp, #11
   2724c:	b	26b04 <fputs@plt+0x221f0>
   27250:	mvn	fp, #21
   27254:	b	26d58 <fputs@plt+0x22444>
   27258:	mov	r0, r7
   2725c:	bl	260b0 <fputs@plt+0x2179c>
   27260:	b	26990 <fputs@plt+0x2207c>
   27264:	mov	r4, r0
   27268:	ldr	r0, [sp, #104]	; 0x68
   2726c:	bl	4140 <free@plt>
   27270:	ldr	r0, [sp, #100]	; 0x64
   27274:	bl	4140 <free@plt>
   27278:	ldr	r0, [sp, #44]	; 0x2c
   2727c:	bl	4140 <free@plt>
   27280:	mov	r0, r4
   27284:	bl	4818 <_Unwind_Resume@plt>
   27288:	mov	r4, r0
   2728c:	ldr	r0, [sp, #96]	; 0x60
   27290:	bl	4140 <free@plt>
   27294:	ldr	r0, [sp, #92]	; 0x5c
   27298:	bl	4140 <free@plt>
   2729c:	b	27278 <fputs@plt+0x22964>
   272a0:	mvn	fp, #11
   272a4:	b	26b04 <fputs@plt+0x221f0>
   272a8:	b	27264 <fputs@plt+0x22950>
   272ac:	b	27288 <fputs@plt+0x22974>
   272b0:	b	27264 <fputs@plt+0x22950>
   272b4:	b	27288 <fputs@plt+0x22974>
   272b8:	b	27264 <fputs@plt+0x22950>
   272bc:	mov	r4, r0
   272c0:	mov	r0, r7
   272c4:	b	27290 <fputs@plt+0x2297c>
   272c8:	ldr	r0, [sp, #68]	; 0x44
   272cc:	mvn	fp, #21
   272d0:	b	26d98 <fputs@plt+0x22484>
   272d4:	mov	r4, r0
   272d8:	b	27278 <fputs@plt+0x22964>
   272dc:	b	27288 <fputs@plt+0x22974>
   272e0:	mov	r4, r0
   272e4:	mov	r0, r7
   272e8:	b	2726c <fputs@plt+0x22958>
   272ec:	ldr	r0, [pc, #228]	; 273d8 <fputs@plt+0x22ac4>
   272f0:	movw	r2, #990	; 0x3de
   272f4:	ldr	r1, [pc, #224]	; 273dc <fputs@plt+0x22ac8>
   272f8:	ldr	r3, [pc, #224]	; 273e0 <fputs@plt+0x22acc>
   272fc:	add	r0, pc, r0
   27300:	add	r1, pc, r1
   27304:	add	r3, pc, r3
   27308:	bl	5ac34 <fputs@plt+0x56320>
   2730c:	mov	r4, r0
   27310:	ldr	r0, [sp, #56]	; 0x38
   27314:	bl	4140 <free@plt>
   27318:	ldr	r0, [sp, #52]	; 0x34
   2731c:	bl	4140 <free@plt>
   27320:	b	27278 <fputs@plt+0x22964>
   27324:	mov	r4, r0
   27328:	ldr	r0, [sp, #68]	; 0x44
   2732c:	bl	4140 <free@plt>
   27330:	ldr	r0, [sp, #64]	; 0x40
   27334:	bl	4140 <free@plt>
   27338:	ldr	r0, [sp, #60]	; 0x3c
   2733c:	bl	4140 <free@plt>
   27340:	b	27278 <fputs@plt+0x22964>
   27344:	b	27288 <fputs@plt+0x22974>
   27348:	bl	453c <__stack_chk_fail@plt>
   2734c:	mov	r4, r0
   27350:	ldr	r0, [sp, #88]	; 0x58
   27354:	bl	4140 <free@plt>
   27358:	b	27278 <fputs@plt+0x22964>
   2735c:	b	27264 <fputs@plt+0x22950>
   27360:	andeq	r5, r6, r4, ror #12
   27364:	andeq	r0, r0, r0, lsr r4
   27368:	andeq	r3, r4, r0, lsr #11
   2736c:			; <UNDEFINED> instruction: 0x000435b4
   27370:	ldrdeq	r3, [r4], -ip
   27374:	andeq	r3, r4, r0, ror #11
   27378:	andeq	r3, r4, r4, ror #11
   2737c:	andeq	r3, r4, ip, lsl #12
   27380:	andeq	r3, r4, r8, lsl #6
   27384:	muleq	r4, r4, r2
   27388:	andeq	r3, r4, ip, lsl #6
   2738c:	andeq	r3, r4, r0, asr r2
   27390:	andeq	r3, r4, ip, asr r2
   27394:	andeq	r3, r4, r0, ror #4
   27398:	andeq	r3, r4, r0, ror #4
   2739c:	andeq	r3, r4, r0, asr #2
   273a0:	strdeq	r5, [r4], -r0
   273a4:	andeq	ip, r3, r4, asr #24
   273a8:			; <UNDEFINED> instruction: 0x00042fb0
   273ac:	andeq	r4, r4, r8, asr #30
   273b0:	andeq	r2, r4, ip, lsr #30
   273b4:	andeq	lr, r3, r4, asr #16
   273b8:	andeq	fp, r4, r8, asr #21
   273bc:	andeq	r2, r4, ip, ror lr
   273c0:	muleq	r3, r4, r7
   273c4:	andeq	fp, r4, r8, lsl sl
   273c8:	strdeq	r2, [r4], -r0
   273cc:	andeq	r2, r4, r8, lsl #24
   273d0:	andeq	r2, r4, r8, lsl #23
   273d4:	andeq	r2, r4, ip, ror sl
   273d8:	andeq	r2, r4, ip, lsl #14
   273dc:			; <UNDEFINED> instruction: 0x000426b0
   273e0:	andeq	r3, r4, r0, lsl #5
   273e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   273e8:	subs	r7, r0, #0
   273ec:	beq	274cc <fputs@plt+0x22bb8>
   273f0:	mov	r0, #1
   273f4:	movw	r1, #1128	; 0x468
   273f8:	bl	3fcc <calloc@plt>
   273fc:	subs	r6, r0, #0
   27400:	beq	274b4 <fputs@plt+0x22ba0>
   27404:	mov	r8, #392	; 0x188
   27408:	mov	lr, #968	; 0x3c8
   2740c:	ldrd	r2, [r6, r8]
   27410:	mov	ip, #976	; 0x3d0
   27414:	ldrd	sl, [r6, lr]
   27418:	mov	r0, #805306368	; 0x30000000
   2741c:	mov	r1, #0
   27420:	orr	r2, r2, r0
   27424:	orr	r3, r3, r1
   27428:	strd	r2, [r6, r8]
   2742c:	ldrd	r0, [r6, ip]
   27430:	mov	r4, #1
   27434:	mov	r5, #0
   27438:	orr	r4, r4, sl
   2743c:	orr	r5, r5, fp
   27440:	mov	r2, #16
   27444:	strd	r4, [r6, lr]
   27448:	orr	r2, r2, r0
   2744c:	mov	r4, #1
   27450:	mov	r3, #0
   27454:	orr	r3, r3, r1
   27458:	strd	r2, [r6, ip]
   2745c:	mvn	r3, #0
   27460:	str	r4, [r6]
   27464:	str	r3, [r6, #12]
   27468:	str	r3, [r6, #8]
   2746c:	str	r4, [r6, #16]
   27470:	bl	4668 <getpid@plt>
   27474:	mov	r1, #0
   27478:	str	r0, [r6, #964]	; 0x3c4
   2747c:	add	r0, r6, #424	; 0x1a8
   27480:	bl	4434 <pthread_mutex_init@plt>
   27484:	subs	r5, r0, #0
   27488:	bne	274f4 <fputs@plt+0x22be0>
   2748c:	mov	r2, r4
   27490:	add	r0, r6, #52	; 0x34
   27494:	add	r1, r6, #64	; 0x40
   27498:	mov	r3, #4
   2749c:	bl	52ca4 <fputs@plt+0x4e390>
   274a0:	cmp	r0, #0
   274a4:	strne	r6, [r7]
   274a8:	beq	274bc <fputs@plt+0x22ba8>
   274ac:	mov	r0, r5
   274b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   274b4:	mvn	r5, #11
   274b8:	b	274ac <fputs@plt+0x22b98>
   274bc:	mov	r0, r6
   274c0:	mvn	r5, #11
   274c4:	bl	4140 <free@plt>
   274c8:	b	274ac <fputs@plt+0x22b98>
   274cc:	ldr	r0, [pc, #64]	; 27514 <fputs@plt+0x22c00>
   274d0:	mov	r2, #165	; 0xa5
   274d4:	ldr	r1, [pc, #60]	; 27518 <fputs@plt+0x22c04>
   274d8:	mvn	r5, #21
   274dc:	ldr	r3, [pc, #56]	; 2751c <fputs@plt+0x22c08>
   274e0:	add	r0, pc, r0
   274e4:	add	r1, pc, r1
   274e8:	add	r3, pc, r3
   274ec:	bl	5af4c <fputs@plt+0x56638>
   274f0:	b	274ac <fputs@plt+0x22b98>
   274f4:	ldr	r0, [pc, #36]	; 27520 <fputs@plt+0x22c0c>
   274f8:	mov	r2, #179	; 0xb3
   274fc:	ldr	r1, [pc, #32]	; 27524 <fputs@plt+0x22c10>
   27500:	ldr	r3, [pc, #32]	; 27528 <fputs@plt+0x22c14>
   27504:	add	r0, pc, r0
   27508:	add	r1, pc, r1
   2750c:	add	r3, pc, r3
   27510:	bl	5ac34 <fputs@plt+0x56320>
   27514:	andeq	lr, r3, r0, lsl #5
   27518:	andeq	r2, r4, ip, asr #9
   2751c:	muleq	r4, r8, r4
   27520:			; <UNDEFINED> instruction: 0x000426b8
   27524:	andeq	r2, r4, r8, lsr #9
   27528:	andeq	r2, r4, r4, ror r4
   2752c:	cmp	r0, #0
   27530:	push	{r3, lr}
   27534:	beq	2756c <fputs@plt+0x22c58>
   27538:	ldrb	r3, [r0, #24]
   2753c:	tst	r3, #4
   27540:	bne	27554 <fputs@plt+0x22c40>
   27544:	mov	r3, #4
   27548:	str	r3, [r0, #4]
   2754c:	mov	r0, #1
   27550:	pop	{r3, pc}
   27554:	tst	r3, #1
   27558:	moveq	r3, #3
   2755c:	streq	r3, [r0, #4]
   27560:	bne	27544 <fputs@plt+0x22c30>
   27564:	mov	r0, #1
   27568:	pop	{r3, pc}
   2756c:	ldr	r0, [pc, #24]	; 2758c <fputs@plt+0x22c78>
   27570:	movw	r2, #413	; 0x19d
   27574:	ldr	r1, [pc, #20]	; 27590 <fputs@plt+0x22c7c>
   27578:	ldr	r3, [pc, #20]	; 27594 <fputs@plt+0x22c80>
   2757c:	add	r0, pc, r0
   27580:	add	r1, pc, r1
   27584:	add	r3, pc, r3
   27588:	bl	5ac34 <fputs@plt+0x56320>
   2758c:			; <UNDEFINED> instruction: 0x00044cbc
   27590:	andeq	r2, r4, r0, lsr r4
   27594:	andeq	r3, r4, r4, lsr #32
   27598:	push	{r4, lr}
   2759c:	subs	r4, r0, #0
   275a0:	beq	275b4 <fputs@plt+0x22ca0>
   275a4:	bl	25f1c <fputs@plt+0x21608>
   275a8:	mov	r0, r4
   275ac:	pop	{r4, lr}
   275b0:	b	26524 <fputs@plt+0x21c10>
   275b4:	ldr	r0, [pc, #24]	; 275d4 <fputs@plt+0x22cc0>
   275b8:	movw	r2, #1029	; 0x405
   275bc:	ldr	r1, [pc, #20]	; 275d8 <fputs@plt+0x22cc4>
   275c0:	ldr	r3, [pc, #20]	; 275dc <fputs@plt+0x22cc8>
   275c4:	add	r0, pc, r0
   275c8:	add	r1, pc, r1
   275cc:	add	r3, pc, r3
   275d0:	bl	5ac34 <fputs@plt+0x56320>
   275d4:	andeq	r2, r4, r4, asr #8
   275d8:	andeq	r2, r4, r8, ror #7
   275dc:	andeq	r3, r4, r8, lsr #1
   275e0:	push	{r4, lr}
   275e4:	subs	r4, r0, #0
   275e8:	beq	27618 <fputs@plt+0x22d04>
   275ec:	dmb	sy
   275f0:	ldrex	r3, [r4]
   275f4:	add	r3, r3, #1
   275f8:	strex	r2, r3, [r4]
   275fc:	cmp	r2, #0
   27600:	bne	275f0 <fputs@plt+0x22cdc>
   27604:	cmp	r3, #1
   27608:	dmb	sy
   2760c:	bls	2763c <fputs@plt+0x22d28>
   27610:	mov	r0, r4
   27614:	pop	{r4, pc}
   27618:	ldr	r0, [pc, #60]	; 2765c <fputs@plt+0x22d48>
   2761c:	movw	r2, #1430	; 0x596
   27620:	ldr	r1, [pc, #56]	; 27660 <fputs@plt+0x22d4c>
   27624:	ldr	r3, [pc, #56]	; 27664 <fputs@plt+0x22d50>
   27628:	add	r0, pc, r0
   2762c:	add	r1, pc, r1
   27630:	add	r3, pc, r3
   27634:	bl	5af4c <fputs@plt+0x56638>
   27638:	b	27610 <fputs@plt+0x22cfc>
   2763c:	ldr	r0, [pc, #36]	; 27668 <fputs@plt+0x22d54>
   27640:	movw	r2, #1432	; 0x598
   27644:	ldr	r1, [pc, #32]	; 2766c <fputs@plt+0x22d58>
   27648:	ldr	r3, [pc, #32]	; 27670 <fputs@plt+0x22d5c>
   2764c:	add	r0, pc, r0
   27650:	add	r1, pc, r1
   27654:	add	r3, pc, r3
   27658:	bl	5ac34 <fputs@plt+0x56320>
   2765c:	andeq	r4, r4, r0, lsl ip
   27660:	andeq	r2, r4, r4, lsl #7
   27664:	andeq	r3, r4, ip, asr #2
   27668:	andeq	r2, r4, r0, lsr #12
   2766c:	andeq	r2, r4, r0, ror #6
   27670:	andeq	r3, r4, r8, lsr #2
   27674:	cmp	r0, #0
   27678:	push	{r4, r5, r6, lr}
   2767c:	mov	r6, r1
   27680:	sub	sp, sp, #8
   27684:	beq	27718 <fputs@plt+0x22e04>
   27688:	cmp	r1, #0
   2768c:	beq	27738 <fputs@plt+0x22e24>
   27690:	mov	r1, #976	; 0x3d0
   27694:	mov	r2, #1
   27698:	ldrd	r4, [r0, r1]
   2769c:	mov	r3, #0
   276a0:	and	r2, r2, r4
   276a4:	and	r3, r3, r5
   276a8:	orrs	r1, r2, r3
   276ac:	beq	276c8 <fputs@plt+0x22db4>
   276b0:	ldrd	r2, [r6, #208]	; 0xd0
   276b4:	orrs	r1, r2, r3
   276b8:	beq	276fc <fputs@plt+0x22de8>
   276bc:	ldrd	r2, [r6, #200]	; 0xc8
   276c0:	orrs	r1, r2, r3
   276c4:	beq	276ec <fputs@plt+0x22dd8>
   276c8:	mov	r0, r6
   276cc:	mov	r4, #0
   276d0:	mov	r5, #0
   276d4:	mvn	r2, #0
   276d8:	mov	r3, #0
   276dc:	strd	r4, [sp]
   276e0:	bl	3abf4 <fputs@plt+0x362e0>
   276e4:	add	sp, sp, #8
   276e8:	pop	{r4, r5, r6, pc}
   276ec:	mov	r0, #1
   276f0:	bl	557f4 <fputs@plt+0x50ee0>
   276f4:	strd	r0, [r6, #200]	; 0xc8
   276f8:	b	276c8 <fputs@plt+0x22db4>
   276fc:	mov	r0, #0
   27700:	bl	557f4 <fputs@plt+0x50ee0>
   27704:	ldrd	r2, [r6, #200]	; 0xc8
   27708:	strd	r0, [r6, #208]	; 0xd0
   2770c:	orrs	r1, r2, r3
   27710:	bne	276c8 <fputs@plt+0x22db4>
   27714:	b	276ec <fputs@plt+0x22dd8>
   27718:	ldr	r0, [pc, #56]	; 27758 <fputs@plt+0x22e44>
   2771c:	movw	r2, #1576	; 0x628
   27720:	ldr	r1, [pc, #52]	; 2775c <fputs@plt+0x22e48>
   27724:	ldr	r3, [pc, #52]	; 27760 <fputs@plt+0x22e4c>
   27728:	add	r0, pc, r0
   2772c:	add	r1, pc, r1
   27730:	add	r3, pc, r3
   27734:	bl	5ac34 <fputs@plt+0x56320>
   27738:	ldr	r0, [pc, #36]	; 27764 <fputs@plt+0x22e50>
   2773c:	movw	r2, #1577	; 0x629
   27740:	ldr	r1, [pc, #32]	; 27768 <fputs@plt+0x22e54>
   27744:	ldr	r3, [pc, #32]	; 2776c <fputs@plt+0x22e58>
   27748:	add	r0, pc, r0
   2774c:	add	r1, pc, r1
   27750:	add	r3, pc, r3
   27754:	bl	5ac34 <fputs@plt+0x56320>
   27758:	andeq	r2, r4, r0, ror #5
   2775c:	andeq	r2, r4, r4, lsl #5
   27760:	andeq	r2, r4, r8, ror #3
   27764:	andeq	fp, r3, ip, lsr #15
   27768:	andeq	r2, r4, r4, ror #4
   2776c:	andeq	r2, r4, r8, asr #3
   27770:	subs	r1, r0, #0
   27774:	push	{r3, lr}
   27778:	beq	277b4 <fputs@plt+0x22ea0>
   2777c:	ldr	r2, [r1, #44]	; 0x2c
   27780:	cmp	r2, #393216	; 0x60000
   27784:	bcs	277ac <fputs@plt+0x22e98>
   27788:	add	r2, r2, #1
   2778c:	add	r0, r1, #40	; 0x28
   27790:	mov	r3, #4
   27794:	add	r1, r1, #48	; 0x30
   27798:	bl	52ca4 <fputs@plt+0x4e390>
   2779c:	cmp	r0, #0
   277a0:	movne	r0, #0
   277a4:	mvneq	r0, #11
   277a8:	pop	{r3, pc}
   277ac:	mvn	r0, #104	; 0x68
   277b0:	pop	{r3, pc}
   277b4:	ldr	r0, [pc, #24]	; 277d4 <fputs@plt+0x22ec0>
   277b8:	movw	r2, #1675	; 0x68b
   277bc:	ldr	r1, [pc, #20]	; 277d8 <fputs@plt+0x22ec4>
   277c0:	ldr	r3, [pc, #20]	; 277dc <fputs@plt+0x22ec8>
   277c4:	add	r0, pc, r0
   277c8:	add	r1, pc, r1
   277cc:	add	r3, pc, r3
   277d0:	bl	5ac34 <fputs@plt+0x56320>
   277d4:	andeq	r4, r4, r4, ror sl
   277d8:	andeq	r2, r4, r8, ror #3
   277dc:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   277e0:	cmp	r0, #0
   277e4:	push	{r4, lr}
   277e8:	beq	27800 <fputs@plt+0x22eec>
   277ec:	ldr	r4, [r0, #964]	; 0x3c4
   277f0:	bl	4668 <getpid@plt>
   277f4:	subs	r0, r4, r0
   277f8:	movne	r0, #1
   277fc:	pop	{r4, pc}
   27800:	ldr	r0, [pc, #24]	; 27820 <fputs@plt+0x22f0c>
   27804:	movw	r2, #3025	; 0xbd1
   27808:	ldr	r1, [pc, #20]	; 27824 <fputs@plt+0x22f10>
   2780c:	ldr	r3, [pc, #20]	; 27828 <fputs@plt+0x22f14>
   27810:	add	r0, pc, r0
   27814:	add	r1, pc, r1
   27818:	add	r3, pc, r3
   2781c:	bl	5ac34 <fputs@plt+0x56320>
   27820:	andeq	r4, r4, r8, lsr #20
   27824:	muleq	r4, ip, r1
   27828:	andeq	r2, r4, r0, asr #26
   2782c:	push	{r4, r5, r6, lr}
   27830:	subs	r4, r0, #0
   27834:	mov	r5, r1
   27838:	beq	27900 <fputs@plt+0x22fec>
   2783c:	ldr	r3, [r4, #4]
   27840:	cmp	r3, #0
   27844:	bne	278d8 <fputs@plt+0x22fc4>
   27848:	cmp	r1, #0
   2784c:	beq	278b0 <fputs@plt+0x22f9c>
   27850:	bl	277e0 <fputs@plt+0x22ecc>
   27854:	subs	r6, r0, #0
   27858:	bne	27888 <fputs@plt+0x22f74>
   2785c:	mov	r0, r5
   27860:	bl	480c <__strdup@plt>
   27864:	subs	r5, r0, #0
   27868:	beq	27880 <fputs@plt+0x22f6c>
   2786c:	ldr	r0, [r4, #312]	; 0x138
   27870:	bl	4140 <free@plt>
   27874:	str	r5, [r4, #312]	; 0x138
   27878:	mov	r0, r6
   2787c:	pop	{r4, r5, r6, pc}
   27880:	mvn	r0, #11
   27884:	pop	{r4, r5, r6, pc}
   27888:	ldr	r0, [pc, #152]	; 27928 <fputs@plt+0x23014>
   2788c:	mov	r2, #198	; 0xc6
   27890:	ldr	r1, [pc, #148]	; 2792c <fputs@plt+0x23018>
   27894:	ldr	r3, [pc, #148]	; 27930 <fputs@plt+0x2301c>
   27898:	add	r0, pc, r0
   2789c:	add	r1, pc, r1
   278a0:	add	r3, pc, r3
   278a4:	bl	5af4c <fputs@plt+0x56638>
   278a8:	mvn	r0, #9
   278ac:	pop	{r4, r5, r6, pc}
   278b0:	ldr	r0, [pc, #124]	; 27934 <fputs@plt+0x23020>
   278b4:	mov	r2, #197	; 0xc5
   278b8:	ldr	r1, [pc, #120]	; 27938 <fputs@plt+0x23024>
   278bc:	ldr	r3, [pc, #120]	; 2793c <fputs@plt+0x23028>
   278c0:	add	r0, pc, r0
   278c4:	add	r1, pc, r1
   278c8:	add	r3, pc, r3
   278cc:	bl	5af4c <fputs@plt+0x56638>
   278d0:	mvn	r0, #21
   278d4:	pop	{r4, r5, r6, pc}
   278d8:	ldr	r0, [pc, #96]	; 27940 <fputs@plt+0x2302c>
   278dc:	mov	r2, #196	; 0xc4
   278e0:	ldr	r1, [pc, #92]	; 27944 <fputs@plt+0x23030>
   278e4:	ldr	r3, [pc, #92]	; 27948 <fputs@plt+0x23034>
   278e8:	add	r0, pc, r0
   278ec:	add	r1, pc, r1
   278f0:	add	r3, pc, r3
   278f4:	bl	5af4c <fputs@plt+0x56638>
   278f8:	mvn	r0, #0
   278fc:	pop	{r4, r5, r6, pc}
   27900:	ldr	r0, [pc, #68]	; 2794c <fputs@plt+0x23038>
   27904:	mov	r2, #195	; 0xc3
   27908:	ldr	r1, [pc, #64]	; 27950 <fputs@plt+0x2303c>
   2790c:	ldr	r3, [pc, #64]	; 27954 <fputs@plt+0x23040>
   27910:	add	r0, pc, r0
   27914:	add	r1, pc, r1
   27918:	add	r3, pc, r3
   2791c:	bl	5af4c <fputs@plt+0x56638>
   27920:	mvn	r0, #21
   27924:	pop	{r4, r5, r6, pc}
   27928:	andeq	r2, r4, r8, lsr #8
   2792c:	andeq	r2, r4, r4, lsl r1
   27930:	strdeq	r2, [r4], -ip
   27934:	strdeq	r2, [r4], -r8
   27938:	andeq	r2, r4, ip, ror #1
   2793c:	ldrdeq	r2, [r4], -r4
   27940:			; <UNDEFINED> instruction: 0x000423b8
   27944:	andeq	r2, r4, r4, asr #1
   27948:	andeq	r2, r4, ip, lsr #1
   2794c:	andeq	r4, r4, r8, lsr #18
   27950:	muleq	r4, ip, r0
   27954:	andeq	r2, r4, r4, lsl #1
   27958:	push	{r4, lr}
   2795c:	subs	r4, r0, #0
   27960:	beq	27994 <fputs@plt+0x23080>
   27964:	ldr	r0, [pc, #72]	; 279b4 <fputs@plt+0x230a0>
   27968:	add	r0, pc, r0
   2796c:	bl	4188 <secure_getenv@plt>
   27970:	subs	r1, r0, #0
   27974:	mov	r0, r4
   27978:	beq	27984 <fputs@plt+0x23070>
   2797c:	pop	{r4, lr}
   27980:	b	2782c <fputs@plt+0x22f18>
   27984:	ldr	r1, [pc, #44]	; 279b8 <fputs@plt+0x230a4>
   27988:	pop	{r4, lr}
   2798c:	add	r1, pc, r1
   27990:	b	2782c <fputs@plt+0x22f18>
   27994:	ldr	r0, [pc, #32]	; 279bc <fputs@plt+0x230a8>
   27998:	movw	r2, #1154	; 0x482
   2799c:	ldr	r1, [pc, #28]	; 279c0 <fputs@plt+0x230ac>
   279a0:	ldr	r3, [pc, #28]	; 279c4 <fputs@plt+0x230b0>
   279a4:	add	r0, pc, r0
   279a8:	add	r1, pc, r1
   279ac:	add	r3, pc, r3
   279b0:	bl	5ac34 <fputs@plt+0x56320>
   279b4:	andeq	r2, r4, r0, ror r3
   279b8:	andeq	r2, r4, r4, ror #6
   279bc:	andeq	r2, r4, r4, rrx
   279c0:	andeq	r2, r4, r8
   279c4:	andeq	r2, r4, r0, lsl ip
   279c8:	push	{r4, lr}
   279cc:	subs	r4, r0, #0
   279d0:	beq	279f8 <fputs@plt+0x230e4>
   279d4:	ldr	r2, [r4, #8]
   279d8:	ldr	r3, [r4, #12]
   279dc:	cmp	r2, r3
   279e0:	bne	27a48 <fputs@plt+0x23134>
   279e4:	bl	277e0 <fputs@plt+0x22ecc>
   279e8:	cmp	r0, #0
   279ec:	bne	27a20 <fputs@plt+0x2310c>
   279f0:	ldr	r0, [r4, #8]
   279f4:	pop	{r4, pc}
   279f8:	ldr	r0, [pc, #112]	; 27a70 <fputs@plt+0x2315c>
   279fc:	movw	r2, #2093	; 0x82d
   27a00:	ldr	r1, [pc, #108]	; 27a74 <fputs@plt+0x23160>
   27a04:	ldr	r3, [pc, #108]	; 27a78 <fputs@plt+0x23164>
   27a08:	add	r0, pc, r0
   27a0c:	add	r1, pc, r1
   27a10:	add	r3, pc, r3
   27a14:	bl	5af4c <fputs@plt+0x56638>
   27a18:	mvn	r0, #21
   27a1c:	pop	{r4, pc}
   27a20:	ldr	r0, [pc, #84]	; 27a7c <fputs@plt+0x23168>
   27a24:	movw	r2, #2095	; 0x82f
   27a28:	ldr	r1, [pc, #80]	; 27a80 <fputs@plt+0x2316c>
   27a2c:	ldr	r3, [pc, #80]	; 27a84 <fputs@plt+0x23170>
   27a30:	add	r0, pc, r0
   27a34:	add	r1, pc, r1
   27a38:	add	r3, pc, r3
   27a3c:	bl	5af4c <fputs@plt+0x56638>
   27a40:	mvn	r0, #9
   27a44:	pop	{r4, pc}
   27a48:	ldr	r0, [pc, #56]	; 27a88 <fputs@plt+0x23174>
   27a4c:	movw	r2, #2094	; 0x82e
   27a50:	ldr	r1, [pc, #52]	; 27a8c <fputs@plt+0x23178>
   27a54:	ldr	r3, [pc, #52]	; 27a90 <fputs@plt+0x2317c>
   27a58:	add	r0, pc, r0
   27a5c:	add	r1, pc, r1
   27a60:	add	r3, pc, r3
   27a64:	bl	5af4c <fputs@plt+0x56638>
   27a68:	mvn	r0, #0
   27a6c:	pop	{r4, pc}
   27a70:	andeq	r4, r4, r0, lsr r8
   27a74:	andeq	r1, r4, r4, lsr #31
   27a78:	andeq	r2, r4, ip, lsl lr
   27a7c:	muleq	r4, r0, r2
   27a80:	andeq	r1, r4, ip, ror pc
   27a84:	strdeq	r2, [r4], -r4
   27a88:			; <UNDEFINED> instruction: 0x000423b4
   27a8c:	andeq	r1, r4, r4, asr pc
   27a90:	andeq	r2, r4, ip, asr #27
   27a94:	push	{r4, lr}
   27a98:	subs	r4, r0, #0
   27a9c:	beq	27b24 <fputs@plt+0x23210>
   27aa0:	bl	277e0 <fputs@plt+0x22ecc>
   27aa4:	cmp	r0, #0
   27aa8:	bne	27b4c <fputs@plt+0x23238>
   27aac:	ldr	r3, [r4, #4]
   27ab0:	sub	r2, r3, #1
   27ab4:	cmp	r2, #3
   27ab8:	bhi	27acc <fputs@plt+0x231b8>
   27abc:	cmp	r3, #1
   27ac0:	bne	27adc <fputs@plt+0x231c8>
   27ac4:	mov	r0, #4
   27ac8:	pop	{r4, pc}
   27acc:	cmp	r3, #5
   27ad0:	mvnne	r0, #106	; 0x6a
   27ad4:	moveq	r0, #0
   27ad8:	pop	{r4, pc}
   27adc:	cmp	r3, #2
   27ae0:	beq	27b0c <fputs@plt+0x231f8>
   27ae4:	sub	r3, r3, #3
   27ae8:	cmp	r3, #1
   27aec:	pophi	{r4, pc}
   27af0:	ldr	r0, [r4, #44]	; 0x2c
   27af4:	ldr	r3, [r4, #56]	; 0x38
   27af8:	rsbs	r0, r0, #1
   27afc:	movcc	r0, #0
   27b00:	cmp	r3, #0
   27b04:	orrne	r0, r0, #4
   27b08:	pop	{r4, pc}
   27b0c:	mov	r0, r4
   27b10:	bl	2ee48 <fputs@plt+0x2a534>
   27b14:	cmp	r0, #0
   27b18:	movne	r0, #5
   27b1c:	moveq	r0, #1
   27b20:	pop	{r4, pc}
   27b24:	ldr	r0, [pc, #72]	; 27b74 <fputs@plt+0x23260>
   27b28:	movw	r2, #2103	; 0x837
   27b2c:	ldr	r1, [pc, #68]	; 27b78 <fputs@plt+0x23264>
   27b30:	ldr	r3, [pc, #68]	; 27b7c <fputs@plt+0x23268>
   27b34:	add	r0, pc, r0
   27b38:	add	r1, pc, r1
   27b3c:	add	r3, pc, r3
   27b40:	bl	5af4c <fputs@plt+0x56638>
   27b44:	mvn	r0, #21
   27b48:	pop	{r4, pc}
   27b4c:	ldr	r0, [pc, #44]	; 27b80 <fputs@plt+0x2326c>
   27b50:	movw	r2, #2104	; 0x838
   27b54:	ldr	r1, [pc, #40]	; 27b84 <fputs@plt+0x23270>
   27b58:	ldr	r3, [pc, #40]	; 27b88 <fputs@plt+0x23274>
   27b5c:	add	r0, pc, r0
   27b60:	add	r1, pc, r1
   27b64:	add	r3, pc, r3
   27b68:	bl	5af4c <fputs@plt+0x56638>
   27b6c:	mvn	r0, #9
   27b70:	pop	{r4, pc}
   27b74:	andeq	r4, r4, r4, lsl #14
   27b78:	andeq	r1, r4, r8, ror lr
   27b7c:	andeq	r2, r4, r4, asr #23
   27b80:	andeq	r2, r4, r4, ror #2
   27b84:	andeq	r1, r4, r0, asr lr
   27b88:	muleq	r4, ip, fp
   27b8c:	push	{r3, r4, r5, lr}
   27b90:	subs	r4, r0, #0
   27b94:	mov	r5, r1
   27b98:	beq	27cb0 <fputs@plt+0x2339c>
   27b9c:	cmp	r1, #0
   27ba0:	beq	27c88 <fputs@plt+0x23374>
   27ba4:	bl	277e0 <fputs@plt+0x22ecc>
   27ba8:	cmp	r0, #0
   27bac:	bne	27c60 <fputs@plt+0x2334c>
   27bb0:	ldr	r3, [r4, #4]
   27bb4:	sub	r2, r3, #1
   27bb8:	cmp	r2, #3
   27bbc:	bhi	27be0 <fputs@plt+0x232cc>
   27bc0:	ldr	r2, [r4, #1116]	; 0x45c
   27bc4:	cmp	r2, #0
   27bc8:	beq	27bf0 <fputs@plt+0x232dc>
   27bcc:	mov	r2, #0
   27bd0:	mov	r3, #0
   27bd4:	mov	r0, #1
   27bd8:	strd	r2, [r5]
   27bdc:	pop	{r3, r4, r5, pc}
   27be0:	cmp	r3, #5
   27be4:	beq	27bcc <fputs@plt+0x232b8>
   27be8:	mvn	r0, #106	; 0x6a
   27bec:	pop	{r3, r4, r5, pc}
   27bf0:	cmp	r3, #2
   27bf4:	beq	27c4c <fputs@plt+0x23338>
   27bf8:	sub	r3, r3, #3
   27bfc:	cmp	r3, #1
   27c00:	bls	27c18 <fputs@plt+0x23304>
   27c04:	mvn	r2, #0
   27c08:	mvn	r3, #0
   27c0c:	mov	r0, #0
   27c10:	strd	r2, [r5]
   27c14:	pop	{r3, r4, r5, pc}
   27c18:	ldr	r3, [r4, #44]	; 0x2c
   27c1c:	cmp	r3, #0
   27c20:	bne	27bcc <fputs@plt+0x232b8>
   27c24:	ldr	r0, [r4, #124]	; 0x7c
   27c28:	bl	59d64 <fputs@plt+0x55450>
   27c2c:	cmp	r0, #0
   27c30:	beq	27c04 <fputs@plt+0x232f0>
   27c34:	ldrd	r2, [r0, #8]
   27c38:	orrs	r1, r2, r3
   27c3c:	beq	27c04 <fputs@plt+0x232f0>
   27c40:	strd	r2, [r5]
   27c44:	mov	r0, #1
   27c48:	pop	{r3, r4, r5, pc}
   27c4c:	mov	r3, #368	; 0x170
   27c50:	mov	r0, #1
   27c54:	ldrd	r2, [r3, r4]
   27c58:	strd	r2, [r5]
   27c5c:	pop	{r3, r4, r5, pc}
   27c60:	ldr	r0, [pc, #112]	; 27cd8 <fputs@plt+0x233c4>
   27c64:	movw	r2, #2133	; 0x855
   27c68:	ldr	r1, [pc, #108]	; 27cdc <fputs@plt+0x233c8>
   27c6c:	ldr	r3, [pc, #108]	; 27ce0 <fputs@plt+0x233cc>
   27c70:	add	r0, pc, r0
   27c74:	add	r1, pc, r1
   27c78:	add	r3, pc, r3
   27c7c:	bl	5af4c <fputs@plt+0x56638>
   27c80:	mvn	r0, #9
   27c84:	pop	{r3, r4, r5, pc}
   27c88:	ldr	r0, [pc, #84]	; 27ce4 <fputs@plt+0x233d0>
   27c8c:	movw	r2, #2132	; 0x854
   27c90:	ldr	r1, [pc, #80]	; 27ce8 <fputs@plt+0x233d4>
   27c94:	ldr	r3, [pc, #80]	; 27cec <fputs@plt+0x233d8>
   27c98:	add	r0, pc, r0
   27c9c:	add	r1, pc, r1
   27ca0:	add	r3, pc, r3
   27ca4:	bl	5af4c <fputs@plt+0x56638>
   27ca8:	mvn	r0, #21
   27cac:	pop	{r3, r4, r5, pc}
   27cb0:	ldr	r0, [pc, #56]	; 27cf0 <fputs@plt+0x233dc>
   27cb4:	movw	r2, #2131	; 0x853
   27cb8:	ldr	r1, [pc, #52]	; 27cf4 <fputs@plt+0x233e0>
   27cbc:	ldr	r3, [pc, #52]	; 27cf8 <fputs@plt+0x233e4>
   27cc0:	add	r0, pc, r0
   27cc4:	add	r1, pc, r1
   27cc8:	add	r3, pc, r3
   27ccc:	bl	5af4c <fputs@plt+0x56638>
   27cd0:	mvn	r0, #21
   27cd4:	pop	{r3, r4, r5, pc}
   27cd8:	andeq	r2, r4, r0, asr r0
   27cdc:	andeq	r1, r4, ip, lsr sp
   27ce0:	andeq	r2, r4, ip, asr #17
   27ce4:	andeq	lr, r3, r4, asr r1
   27ce8:	andeq	r1, r4, r4, lsl sp
   27cec:	andeq	r2, r4, r4, lsr #17
   27cf0:	andeq	r4, r4, r8, ror r5
   27cf4:	andeq	r1, r4, ip, ror #25
   27cf8:	andeq	r2, r4, ip, ror r8
   27cfc:	ldr	r3, [pc, #392]	; 27e8c <fputs@plt+0x23578>
   27d00:	cmp	r0, #0
   27d04:	ldr	r2, [pc, #388]	; 27e90 <fputs@plt+0x2357c>
   27d08:	add	r3, pc, r3
   27d0c:	push	{r4, r5, r6, r7, lr}
   27d10:	sub	sp, sp, #28
   27d14:	ldr	r6, [r3, r2]
   27d18:	mov	r4, r1
   27d1c:	ldr	r3, [r6]
   27d20:	str	r3, [sp, #20]
   27d24:	beq	27e6c <fputs@plt+0x23558>
   27d28:	cmp	r1, #0
   27d2c:	beq	27e4c <fputs@plt+0x23538>
   27d30:	mov	r0, r1
   27d34:	bl	27a94 <fputs@plt+0x23180>
   27d38:	subs	r5, r0, #0
   27d3c:	blt	27dc8 <fputs@plt+0x234b4>
   27d40:	ldr	r2, [r4, #12]
   27d44:	ldr	r3, [r4, #8]
   27d48:	cmp	r2, r3
   27d4c:	beq	27e2c <fputs@plt+0x23518>
   27d50:	and	r1, r5, #1
   27d54:	ldr	r0, [r4, #992]	; 0x3e0
   27d58:	bl	490e0 <fputs@plt+0x447cc>
   27d5c:	mov	r7, r5
   27d60:	subs	r5, r0, #0
   27d64:	blt	27dc8 <fputs@plt+0x234b4>
   27d68:	and	r1, r7, #4
   27d6c:	ldr	r0, [r4, #996]	; 0x3e4
   27d70:	bl	490e0 <fputs@plt+0x447cc>
   27d74:	mov	r5, r0
   27d78:	cmp	r5, #0
   27d7c:	blt	27dc8 <fputs@plt+0x234b4>
   27d80:	mov	r0, r4
   27d84:	add	r1, sp, #8
   27d88:	bl	27b8c <fputs@plt+0x23278>
   27d8c:	subs	r5, r0, #0
   27d90:	blt	27dc8 <fputs@plt+0x234b4>
   27d94:	beq	27dac <fputs@plt+0x23498>
   27d98:	ldr	r0, [r4, #1000]	; 0x3e8
   27d9c:	ldrd	r2, [sp, #8]
   27da0:	bl	49a94 <fputs@plt+0x45180>
   27da4:	cmp	r0, #0
   27da8:	blt	27e40 <fputs@plt+0x2352c>
   27dac:	cmp	r5, #0
   27db0:	ldr	r0, [r4, #1000]	; 0x3e8
   27db4:	movle	r1, #0
   27db8:	movgt	r1, #1
   27dbc:	bl	493e0 <fputs@plt+0x44acc>
   27dc0:	subs	r5, r0, #0
   27dc4:	bge	27ddc <fputs@plt+0x234c8>
   27dc8:	bl	5b610 <fputs@plt+0x56cfc>
   27dcc:	cmp	r0, #6
   27dd0:	bgt	27df8 <fputs@plt+0x234e4>
   27dd4:	mov	r0, r4
   27dd8:	bl	25ecc <fputs@plt+0x215b8>
   27ddc:	ldr	r2, [sp, #20]
   27de0:	mov	r0, #1
   27de4:	ldr	r3, [r6]
   27de8:	cmp	r2, r3
   27dec:	bne	27e48 <fputs@plt+0x23534>
   27df0:	add	sp, sp, #28
   27df4:	pop	{r4, r5, r6, r7, pc}
   27df8:	ldr	lr, [pc, #148]	; 27e94 <fputs@plt+0x23580>
   27dfc:	mov	r1, r5
   27e00:	ldr	ip, [pc, #144]	; 27e98 <fputs@plt+0x23584>
   27e04:	movw	r3, #3109	; 0xc25
   27e08:	ldr	r2, [pc, #140]	; 27e9c <fputs@plt+0x23588>
   27e0c:	add	lr, pc, lr
   27e10:	add	ip, pc, ip
   27e14:	str	lr, [sp]
   27e18:	add	r2, pc, r2
   27e1c:	str	ip, [sp, #4]
   27e20:	mov	r0, #7
   27e24:	bl	5ae90 <fputs@plt+0x5657c>
   27e28:	b	27dd4 <fputs@plt+0x234c0>
   27e2c:	mov	r1, r5
   27e30:	ldr	r0, [r4, #992]	; 0x3e0
   27e34:	bl	490e0 <fputs@plt+0x447cc>
   27e38:	mov	r5, r0
   27e3c:	b	27d78 <fputs@plt+0x23464>
   27e40:	mov	r5, r0
   27e44:	b	27dc8 <fputs@plt+0x234b4>
   27e48:	bl	453c <__stack_chk_fail@plt>
   27e4c:	ldr	r0, [pc, #76]	; 27ea0 <fputs@plt+0x2358c>
   27e50:	movw	r2, #3069	; 0xbfd
   27e54:	ldr	r1, [pc, #72]	; 27ea4 <fputs@plt+0x23590>
   27e58:	ldr	r3, [pc, #72]	; 27ea8 <fputs@plt+0x23594>
   27e5c:	add	r0, pc, r0
   27e60:	add	r1, pc, r1
   27e64:	add	r3, pc, r3
   27e68:	bl	5ac34 <fputs@plt+0x56320>
   27e6c:	ldr	r0, [pc, #56]	; 27eac <fputs@plt+0x23598>
   27e70:	movw	r2, #3068	; 0xbfc
   27e74:	ldr	r1, [pc, #52]	; 27eb0 <fputs@plt+0x2359c>
   27e78:	ldr	r3, [pc, #52]	; 27eb4 <fputs@plt+0x235a0>
   27e7c:	add	r0, pc, r0
   27e80:	add	r1, pc, r1
   27e84:	add	r3, pc, r3
   27e88:	bl	5ac34 <fputs@plt+0x56320>
   27e8c:	andeq	r3, r6, r8, lsl #29
   27e90:	andeq	r0, r0, r0, lsr r4
   27e94:	andeq	r2, r4, r4, lsr #14
   27e98:	andeq	r2, r4, ip, lsl r0
   27e9c:	muleq	r4, r8, fp
   27ea0:	ldrdeq	r4, [r4], -ip
   27ea4:	andeq	r1, r4, r0, asr fp
   27ea8:	andeq	r2, r4, r4, asr r8
   27eac:	ldrdeq	r0, [r4], -r8
   27eb0:	andeq	r1, r4, r0, lsr fp
   27eb4:	andeq	r2, r4, r4, lsr r8
   27eb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27ebc:	mov	r6, r2
   27ec0:	ldr	r5, [pc, #484]	; 280ac <fputs@plt+0x23798>
   27ec4:	sub	sp, sp, #40	; 0x28
   27ec8:	ldr	ip, [pc, #480]	; 280b0 <fputs@plt+0x2379c>
   27ecc:	subs	r9, r0, #0
   27ed0:	add	r5, pc, r5
   27ed4:	mov	r7, r3
   27ed8:	mov	r4, r1
   27edc:	mov	r3, #0
   27ee0:	ldr	r8, [r5, ip]
   27ee4:	mov	r2, r5
   27ee8:	str	r3, [sp, #20]
   27eec:	str	r3, [sp, #24]
   27ef0:	ldr	r2, [r8]
   27ef4:	str	r3, [sp, #28]
   27ef8:	str	r3, [sp, #32]
   27efc:	str	r2, [sp, #36]	; 0x24
   27f00:	beq	2808c <fputs@plt+0x23778>
   27f04:	ldr	r3, [r9, #4]
   27f08:	cmp	r3, #5
   27f0c:	moveq	r0, #1
   27f10:	beq	2800c <fputs@plt+0x236f8>
   27f14:	sub	r3, r3, #1
   27f18:	cmp	r3, #3
   27f1c:	bhi	28080 <fputs@plt+0x2376c>
   27f20:	bl	27a94 <fputs@plt+0x23180>
   27f24:	subs	sl, r0, #0
   27f28:	movlt	r0, sl
   27f2c:	blt	2800c <fputs@plt+0x236f8>
   27f30:	cmp	r4, #0
   27f34:	beq	28024 <fputs@plt+0x23710>
   27f38:	orr	sl, sl, #1
   27f3c:	mvn	r4, #0
   27f40:	mvn	r5, #0
   27f44:	mvn	r2, #0
   27f48:	mvn	r3, #0
   27f4c:	cmp	r7, r3
   27f50:	cmpeq	r6, r2
   27f54:	beq	27f84 <fputs@plt+0x23670>
   27f58:	cmp	r7, r5
   27f5c:	cmpeq	r6, r4
   27f60:	and	r3, r4, r5
   27f64:	movcs	r2, #0
   27f68:	movcc	r2, #1
   27f6c:	cmn	r3, #1
   27f70:	movne	r3, #0
   27f74:	moveq	r3, #1
   27f78:	orrs	r3, r2, r3
   27f7c:	movne	r4, r6
   27f80:	movne	r5, r7
   27f84:	ldr	r3, [r9, #8]
   27f88:	ldr	r2, [r9, #12]
   27f8c:	cmp	r3, r2
   27f90:	str	r3, [sp, #20]
   27f94:	uxthne	sl, sl
   27f98:	strne	r2, [sp, #28]
   27f9c:	andne	r3, sl, #1
   27fa0:	strheq	sl, [sp, #24]
   27fa4:	andne	sl, sl, #4
   27fa8:	strhne	r3, [sp, #24]
   27fac:	moveq	r6, #1
   27fb0:	movne	r6, #2
   27fb4:	strhne	sl, [sp, #32]
   27fb8:	mvn	r2, #0
   27fbc:	mvn	r3, #0
   27fc0:	cmp	r5, r3
   27fc4:	cmpeq	r4, r2
   27fc8:	moveq	r0, #0
   27fcc:	beq	27fe0 <fputs@plt+0x236cc>
   27fd0:	mov	r2, r4
   27fd4:	mov	r3, r5
   27fd8:	add	r0, sp, #8
   27fdc:	bl	55880 <fputs@plt+0x50f6c>
   27fe0:	mov	r2, r0
   27fe4:	mov	r3, #16
   27fe8:	mov	r1, r6
   27fec:	str	r3, [sp]
   27ff0:	add	r0, sp, #20
   27ff4:	mov	r3, #0
   27ff8:	bl	4068 <__ppoll_chk@plt>
   27ffc:	cmp	r0, #0
   28000:	blt	28070 <fputs@plt+0x2375c>
   28004:	movle	r0, #0
   28008:	movgt	r0, #1
   2800c:	ldr	r2, [sp, #36]	; 0x24
   28010:	ldr	r3, [r8]
   28014:	cmp	r2, r3
   28018:	bne	28088 <fputs@plt+0x23774>
   2801c:	add	sp, sp, #40	; 0x28
   28020:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28024:	mov	r0, r9
   28028:	add	r1, sp, #8
   2802c:	bl	27b8c <fputs@plt+0x23278>
   28030:	cmp	r0, #0
   28034:	blt	2800c <fputs@plt+0x236f8>
   28038:	mvneq	r4, #0
   2803c:	mvneq	r5, #0
   28040:	beq	27f44 <fputs@plt+0x23630>
   28044:	mov	r0, #1
   28048:	bl	557f4 <fputs@plt+0x50ee0>
   2804c:	ldrd	r4, [sp, #8]
   28050:	cmp	r1, r5
   28054:	cmpeq	r0, r4
   28058:	movcs	r4, #0
   2805c:	movcs	r5, #0
   28060:	bcs	27f44 <fputs@plt+0x23630>
   28064:	subs	r4, r4, r0
   28068:	sbc	r5, r5, r1
   2806c:	b	27f44 <fputs@plt+0x23630>
   28070:	bl	48cc <__errno_location@plt>
   28074:	ldr	r0, [r0]
   28078:	rsb	r0, r0, #0
   2807c:	b	2800c <fputs@plt+0x236f8>
   28080:	mvn	r0, #106	; 0x6a
   28084:	b	2800c <fputs@plt+0x236f8>
   28088:	bl	453c <__stack_chk_fail@plt>
   2808c:	ldr	r0, [pc, #32]	; 280b4 <fputs@plt+0x237a0>
   28090:	movw	r2, #2793	; 0xae9
   28094:	ldr	r1, [pc, #28]	; 280b8 <fputs@plt+0x237a4>
   28098:	ldr	r3, [pc, #28]	; 280bc <fputs@plt+0x237a8>
   2809c:	add	r0, pc, r0
   280a0:	add	r1, pc, r1
   280a4:	add	r3, pc, r3
   280a8:	bl	5ac34 <fputs@plt+0x56320>
   280ac:	andeq	r3, r6, r0, asr #25
   280b0:	andeq	r0, r0, r0, lsr r4
   280b4:	muleq	r4, ip, r1
   280b8:	andeq	r1, r4, r0, lsl r9
   280bc:	andeq	r2, r4, r0, asr r5
   280c0:	push	{r4, r5, r6, lr}
   280c4:	subs	r6, r0, #0
   280c8:	mov	r4, r2
   280cc:	mov	r5, r3
   280d0:	beq	28148 <fputs@plt+0x23834>
   280d4:	bl	277e0 <fputs@plt+0x22ecc>
   280d8:	cmp	r0, #0
   280dc:	bne	28120 <fputs@plt+0x2380c>
   280e0:	ldr	r3, [r6, #4]
   280e4:	cmp	r3, #5
   280e8:	popeq	{r4, r5, r6, pc}
   280ec:	sub	r3, r3, #1
   280f0:	cmp	r3, #3
   280f4:	bhi	28118 <fputs@plt+0x23804>
   280f8:	ldr	r1, [r6, #44]	; 0x2c
   280fc:	cmp	r1, #0
   28100:	popne	{r4, r5, r6, pc}
   28104:	mov	r0, r6
   28108:	mov	r2, r4
   2810c:	mov	r3, r5
   28110:	pop	{r4, r5, r6, lr}
   28114:	b	27eb8 <fputs@plt+0x235a4>
   28118:	mvn	r0, #106	; 0x6a
   2811c:	pop	{r4, r5, r6, pc}
   28120:	ldr	r0, [pc, #72]	; 28170 <fputs@plt+0x2385c>
   28124:	movw	r2, #2849	; 0xb21
   28128:	ldr	r1, [pc, #68]	; 28174 <fputs@plt+0x23860>
   2812c:	ldr	r3, [pc, #68]	; 28178 <fputs@plt+0x23864>
   28130:	add	r0, pc, r0
   28134:	add	r1, pc, r1
   28138:	add	r3, pc, r3
   2813c:	bl	5af4c <fputs@plt+0x56638>
   28140:	mvn	r0, #9
   28144:	pop	{r4, r5, r6, pc}
   28148:	ldr	r0, [pc, #44]	; 2817c <fputs@plt+0x23868>
   2814c:	mov	r2, #2848	; 0xb20
   28150:	ldr	r1, [pc, #40]	; 28180 <fputs@plt+0x2386c>
   28154:	ldr	r3, [pc, #40]	; 28184 <fputs@plt+0x23870>
   28158:	add	r0, pc, r0
   2815c:	add	r1, pc, r1
   28160:	add	r3, pc, r3
   28164:	bl	5af4c <fputs@plt+0x56638>
   28168:	mvn	r0, #21
   2816c:	pop	{r4, r5, r6, pc}
   28170:	muleq	r4, r0, fp
   28174:	andeq	r1, r4, ip, ror r8
   28178:	andeq	r2, r4, r0, lsr r4
   2817c:	andeq	r4, r4, r0, ror #1
   28180:	andeq	r1, r4, r4, asr r8
   28184:	andeq	r2, r4, r8, lsl #8
   28188:	push	{r4, lr}
   2818c:	subs	r4, r0, #0
   28190:	beq	281fc <fputs@plt+0x238e8>
   28194:	ldr	r3, [r4, #1008]	; 0x3f0
   28198:	cmp	r3, #0
   2819c:	beq	281f4 <fputs@plt+0x238e0>
   281a0:	bl	25fbc <fputs@plt+0x216a8>
   281a4:	ldr	r0, [r4, #1000]	; 0x3e8
   281a8:	cmp	r0, #0
   281ac:	beq	281c4 <fputs@plt+0x238b0>
   281b0:	mov	r1, #0
   281b4:	bl	493e0 <fputs@plt+0x44acc>
   281b8:	ldr	r0, [r4, #1000]	; 0x3e8
   281bc:	bl	485b8 <fputs@plt+0x43ca4>
   281c0:	str	r0, [r4, #1000]	; 0x3e8
   281c4:	ldr	r0, [r4, #1004]	; 0x3ec
   281c8:	cmp	r0, #0
   281cc:	beq	281e4 <fputs@plt+0x238d0>
   281d0:	mov	r1, #0
   281d4:	bl	493e0 <fputs@plt+0x44acc>
   281d8:	ldr	r0, [r4, #1004]	; 0x3ec
   281dc:	bl	485b8 <fputs@plt+0x43ca4>
   281e0:	str	r0, [r4, #1004]	; 0x3ec
   281e4:	ldr	r0, [r4, #1008]	; 0x3f0
   281e8:	bl	48794 <fputs@plt+0x43e80>
   281ec:	mov	r3, #1
   281f0:	str	r0, [r4, #1008]	; 0x3f0
   281f4:	mov	r0, r3
   281f8:	pop	{r4, pc}
   281fc:	ldr	r0, [pc, #32]	; 28224 <fputs@plt+0x23910>
   28200:	movw	r2, #3246	; 0xcae
   28204:	ldr	r1, [pc, #28]	; 28228 <fputs@plt+0x23914>
   28208:	ldr	r3, [pc, #28]	; 2822c <fputs@plt+0x23918>
   2820c:	add	r0, pc, r0
   28210:	add	r1, pc, r1
   28214:	add	r3, pc, r3
   28218:	bl	5af4c <fputs@plt+0x56638>
   2821c:	mvn	r3, #21
   28220:	b	281f4 <fputs@plt+0x238e0>
   28224:	andeq	r4, r4, ip, lsr #32
   28228:	andeq	r1, r4, r0, lsr #15
   2822c:	andeq	r2, r4, r4, ror r5
   28230:	push	{r3, r4, r5, lr}
   28234:	subs	r5, r0, #0
   28238:	beq	283e4 <fputs@plt+0x23ad0>
   2823c:	ldr	r3, [r5, #1116]	; 0x45c
   28240:	cmp	r3, #0
   28244:	bne	283c4 <fputs@plt+0x23ab0>
   28248:	mov	r3, #6
   2824c:	str	r3, [r5, #4]
   28250:	bl	28188 <fputs@plt+0x23874>
   28254:	ldr	r4, [r5, #1120]	; 0x460
   28258:	cmp	r4, #0
   2825c:	beq	28288 <fputs@plt+0x23974>
   28260:	ldrb	r3, [r4, #12]
   28264:	tst	r3, #32
   28268:	beq	283a4 <fputs@plt+0x23a90>
   2826c:	mov	r0, r4
   28270:	bl	47718 <fputs@plt+0x42e04>
   28274:	mov	r0, r4
   28278:	bl	47ca8 <fputs@plt+0x43394>
   2827c:	ldr	r4, [r5, #1120]	; 0x460
   28280:	cmp	r4, #0
   28284:	bne	28260 <fputs@plt+0x2394c>
   28288:	ldr	r3, [r5, #1032]	; 0x408
   2828c:	mov	r0, r5
   28290:	cmp	r3, #0
   28294:	movne	r2, #0
   28298:	strne	r2, [r3]
   2829c:	bl	26038 <fputs@plt+0x21724>
   282a0:	ldr	r0, [r5, #420]	; 0x1a4
   282a4:	cmp	r0, #0
   282a8:	beq	282b4 <fputs@plt+0x239a0>
   282ac:	mov	r1, #16777216	; 0x1000000
   282b0:	bl	46ec <munmap@plt>
   282b4:	ldr	r0, [r5, #388]	; 0x184
   282b8:	bl	4140 <free@plt>
   282bc:	ldr	r0, [r5, #32]
   282c0:	bl	4140 <free@plt>
   282c4:	ldr	r0, [r5, #80]	; 0x50
   282c8:	bl	4140 <free@plt>
   282cc:	ldr	r0, [r5, #360]	; 0x168
   282d0:	bl	4140 <free@plt>
   282d4:	ldr	r0, [r5, #312]	; 0x138
   282d8:	bl	4140 <free@plt>
   282dc:	ldr	r0, [r5, #280]	; 0x118
   282e0:	bl	4140 <free@plt>
   282e4:	ldr	r0, [r5, #284]	; 0x11c
   282e8:	bl	4140 <free@plt>
   282ec:	ldr	r0, [r5, #1096]	; 0x448
   282f0:	bl	4140 <free@plt>
   282f4:	ldr	r0, [r5, #1100]	; 0x44c
   282f8:	bl	4140 <free@plt>
   282fc:	ldr	r0, [r5, #1104]	; 0x450
   28300:	bl	4140 <free@plt>
   28304:	ldr	r0, [r5, #408]	; 0x198
   28308:	bl	4140 <free@plt>
   2830c:	ldr	r0, [r5, #412]	; 0x19c
   28310:	bl	59e9c <fputs@plt+0x55588>
   28314:	ldr	r1, [r5, #404]	; 0x194
   28318:	ldr	r0, [r5, #400]	; 0x190
   2831c:	bl	4ecec <fputs@plt+0x4a3d8>
   28320:	ldr	r0, [r5, #400]	; 0x190
   28324:	bl	4140 <free@plt>
   28328:	mov	r0, r5
   2832c:	bl	262ec <fputs@plt+0x219d8>
   28330:	ldr	r0, [r5, #128]	; 0x80
   28334:	bl	583cc <fputs@plt+0x53ab8>
   28338:	ldr	r0, [r5, #124]	; 0x7c
   2833c:	bl	59b50 <fputs@plt+0x5523c>
   28340:	ldr	r3, [r5, #96]	; 0x60
   28344:	cmp	r3, #0
   28348:	bne	28444 <fputs@plt+0x23b30>
   2834c:	add	r0, r5, #96	; 0x60
   28350:	bl	41b9c <fputs@plt+0x3d288>
   28354:	ldr	r0, [r5, #140]	; 0x8c
   28358:	bl	583cc <fputs@plt+0x53ab8>
   2835c:	ldr	r0, [r5, #144]	; 0x90
   28360:	bl	583cc <fputs@plt+0x53ab8>
   28364:	ldr	r4, [r5, #136]	; 0x88
   28368:	mov	r0, r4
   2836c:	bl	58a44 <fputs@plt+0x54130>
   28370:	cmp	r0, #0
   28374:	bne	28424 <fputs@plt+0x23b10>
   28378:	mov	r0, r4
   2837c:	bl	5831c <fputs@plt+0x53a08>
   28380:	mov	r0, r5
   28384:	bl	33ae4 <fputs@plt+0x2f1d0>
   28388:	add	r0, r5, #424	; 0x1a8
   2838c:	bl	43bc <pthread_mutex_destroy@plt>
   28390:	cmp	r0, #0
   28394:	bne	28404 <fputs@plt+0x23af0>
   28398:	mov	r0, r5
   2839c:	pop	{r3, r4, r5, lr}
   283a0:	b	4140 <free@plt>
   283a4:	ldr	r0, [pc, #184]	; 28464 <fputs@plt+0x23b50>
   283a8:	mov	r2, #111	; 0x6f
   283ac:	ldr	r1, [pc, #180]	; 28468 <fputs@plt+0x23b54>
   283b0:	ldr	r3, [pc, #180]	; 2846c <fputs@plt+0x23b58>
   283b4:	add	r0, pc, r0
   283b8:	add	r1, pc, r1
   283bc:	add	r3, pc, r3
   283c0:	bl	5ac34 <fputs@plt+0x56320>
   283c4:	ldr	r0, [pc, #164]	; 28470 <fputs@plt+0x23b5c>
   283c8:	mov	r2, #97	; 0x61
   283cc:	ldr	r1, [pc, #160]	; 28474 <fputs@plt+0x23b60>
   283d0:	ldr	r3, [pc, #160]	; 28478 <fputs@plt+0x23b64>
   283d4:	add	r0, pc, r0
   283d8:	add	r1, pc, r1
   283dc:	add	r3, pc, r3
   283e0:	bl	5ac34 <fputs@plt+0x56320>
   283e4:	ldr	r0, [pc, #144]	; 2847c <fputs@plt+0x23b68>
   283e8:	mov	r2, #96	; 0x60
   283ec:	ldr	r1, [pc, #140]	; 28480 <fputs@plt+0x23b6c>
   283f0:	ldr	r3, [pc, #140]	; 28484 <fputs@plt+0x23b70>
   283f4:	add	r0, pc, r0
   283f8:	add	r1, pc, r1
   283fc:	add	r3, pc, r3
   28400:	bl	5ac34 <fputs@plt+0x56320>
   28404:	ldr	r0, [pc, #124]	; 28488 <fputs@plt+0x23b74>
   28408:	mov	r2, #157	; 0x9d
   2840c:	ldr	r1, [pc, #120]	; 2848c <fputs@plt+0x23b78>
   28410:	ldr	r3, [pc, #120]	; 28490 <fputs@plt+0x23b7c>
   28414:	add	r0, pc, r0
   28418:	add	r1, pc, r1
   2841c:	add	r3, pc, r3
   28420:	bl	5ac34 <fputs@plt+0x56320>
   28424:	ldr	r0, [pc, #104]	; 28494 <fputs@plt+0x23b80>
   28428:	mov	r2, #152	; 0x98
   2842c:	ldr	r1, [pc, #100]	; 28498 <fputs@plt+0x23b84>
   28430:	ldr	r3, [pc, #100]	; 2849c <fputs@plt+0x23b88>
   28434:	add	r0, pc, r0
   28438:	add	r1, pc, r1
   2843c:	add	r3, pc, r3
   28440:	bl	5ac34 <fputs@plt+0x56320>
   28444:	ldr	r0, [pc, #84]	; 284a0 <fputs@plt+0x23b8c>
   28448:	mov	r2, #146	; 0x92
   2844c:	ldr	r1, [pc, #80]	; 284a4 <fputs@plt+0x23b90>
   28450:	ldr	r3, [pc, #80]	; 284a8 <fputs@plt+0x23b94>
   28454:	add	r0, pc, r0
   28458:	add	r1, pc, r1
   2845c:	add	r3, pc, r3
   28460:	bl	5ac34 <fputs@plt+0x56320>
   28464:	andeq	r1, r4, r8, asr #21
   28468:	strdeq	r1, [r4], -r8
   2846c:	andeq	r2, r4, r4, ror #8
   28470:	muleq	r4, r8, sl
   28474:	ldrdeq	r1, [r4], -r8
   28478:	andeq	r2, r4, r4, asr #8
   2847c:	andeq	r1, r4, r4, lsl r6
   28480:			; <UNDEFINED> instruction: 0x000415b8
   28484:	andeq	r2, r4, r4, lsr #8
   28488:			; <UNDEFINED> instruction: 0x00041abc
   2848c:	muleq	r4, r8, r5
   28490:	andeq	r2, r4, r4, lsl #8
   28494:	andeq	r1, r4, r0, lsl #21
   28498:	andeq	r1, r4, r8, ror r5
   2849c:	andeq	r2, r4, r4, ror #7
   284a0:	andeq	r1, r4, r4, lsr sl
   284a4:	andeq	r1, r4, r8, asr r5
   284a8:	andeq	r2, r4, r4, asr #7
   284ac:	push	{r3, lr}
   284b0:	subs	r3, r0, #0
   284b4:	beq	284dc <fputs@plt+0x23bc8>
   284b8:	dmb	sy
   284bc:	ldrex	r2, [r3]
   284c0:	sub	r2, r2, #1
   284c4:	strex	r1, r2, [r3]
   284c8:	cmp	r1, #0
   284cc:	bne	284bc <fputs@plt+0x23ba8>
   284d0:	cmp	r2, #0
   284d4:	dmb	sy
   284d8:	beq	284e4 <fputs@plt+0x23bd0>
   284dc:	mov	r0, #0
   284e0:	pop	{r3, pc}
   284e4:	bl	28230 <fputs@plt+0x2391c>
   284e8:	mov	r0, #0
   284ec:	pop	{r3, pc}
   284f0:	push	{r4, lr}
   284f4:	subs	r4, r0, #0
   284f8:	popeq	{r4, pc}
   284fc:	ldr	r3, [r4, #4]
   28500:	cmp	r3, #6
   28504:	popeq	{r4, pc}
   28508:	bl	277e0 <fputs@plt+0x22ecc>
   2850c:	cmp	r0, #0
   28510:	popne	{r4, pc}
   28514:	mov	r3, #6
   28518:	mov	r0, r4
   2851c:	str	r3, [r4, #4]
   28520:	bl	28188 <fputs@plt+0x23874>
   28524:	mov	r0, r4
   28528:	bl	262ec <fputs@plt+0x219d8>
   2852c:	ldrb	r3, [r4, #24]
   28530:	tst	r3, #1
   28534:	popne	{r4, pc}
   28538:	mov	r0, r4
   2853c:	pop	{r4, lr}
   28540:	b	26038 <fputs@plt+0x21724>
   28544:	ldr	ip, [pc, #3840]	; 2944c <fputs@plt+0x24b38>
   28548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2854c:	mov	r9, r1
   28550:	ldr	r1, [pc, #3832]	; 29450 <fputs@plt+0x24b3c>
   28554:	add	ip, pc, ip
   28558:	mov	r5, r3
   2855c:	sub	sp, sp, #236	; 0xec
   28560:	mov	r3, ip
   28564:	mov	r6, r0
   28568:	ldr	fp, [ip, r1]
   2856c:	mov	r4, r2
   28570:	ldr	r8, [sp, #272]	; 0x110
   28574:	ldr	r3, [fp]
   28578:	str	r3, [sp, #228]	; 0xe4
   2857c:	bl	275e0 <fputs@plt+0x22ccc>
   28580:	cmp	r6, #0
   28584:	mov	r7, r0
   28588:	beq	290cc <fputs@plt+0x247b8>
   2858c:	mov	r0, r6
   28590:	bl	277e0 <fputs@plt+0x22ecc>
   28594:	cmp	r0, #0
   28598:	bne	2905c <fputs@plt+0x24748>
   2859c:	ldr	r3, [r6, #1016]	; 0x3f8
   285a0:	cmp	r3, #0
   285a4:	bne	290a4 <fputs@plt+0x24790>
   285a8:	ldr	r3, [r6, #1020]	; 0x3fc
   285ac:	cmp	r3, #0
   285b0:	bne	29084 <fputs@plt+0x24770>
   285b4:	ldr	r3, [r6, #4]
   285b8:	cmp	r3, #6
   285bc:	addls	pc, pc, r3, lsl #2
   285c0:	b	288bc <fputs@plt+0x23fa8>
   285c4:	b	28610 <fputs@plt+0x23cfc>
   285c8:	b	28618 <fputs@plt+0x23d04>
   285cc:	b	28654 <fputs@plt+0x23d40>
   285d0:	b	287bc <fputs@plt+0x23ea8>
   285d4:	b	287bc <fputs@plt+0x23ea8>
   285d8:	b	28660 <fputs@plt+0x23d4c>
   285dc:	b	285e0 <fputs@plt+0x23ccc>
   285e0:	mvn	r5, #103	; 0x67
   285e4:	cmp	r7, #0
   285e8:	beq	285f4 <fputs@plt+0x23ce0>
   285ec:	mov	r0, r7
   285f0:	bl	284ac <fputs@plt+0x23b98>
   285f4:	ldr	r2, [sp, #228]	; 0xe4
   285f8:	mov	r0, r5
   285fc:	ldr	r3, [fp]
   28600:	cmp	r2, r3
   28604:	bne	28f34 <fputs@plt+0x24620>
   28608:	add	sp, sp, #236	; 0xec
   2860c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28610:	mvn	r5, #106	; 0x6a
   28614:	b	285e4 <fputs@plt+0x23cd0>
   28618:	mov	r0, r6
   2861c:	bl	2feec <fputs@plt+0x2b5d8>
   28620:	cmn	r0, #104	; 0x68
   28624:	beq	288ac <fputs@plt+0x23f98>
   28628:	add	r3, r0, #108	; 0x6c
   2862c:	cmn	r0, #32
   28630:	cmpne	r3, #1
   28634:	bls	288ac <fputs@plt+0x23f98>
   28638:	cmp	r0, #0
   2863c:	blt	28af8 <fputs@plt+0x241e4>
   28640:	cmp	r8, #0
   28644:	mov	r5, r0
   28648:	movne	r3, #0
   2864c:	strne	r3, [r8]
   28650:	b	285e4 <fputs@plt+0x23cd0>
   28654:	mov	r0, r6
   28658:	bl	3002c <fputs@plt+0x2b718>
   2865c:	b	28620 <fputs@plt+0x23d0c>
   28660:	ldr	r0, [r6, #128]	; 0x80
   28664:	mov	r3, #0
   28668:	str	r3, [sp, #112]	; 0x70
   2866c:	bl	588a8 <fputs@plt+0x53f94>
   28670:	subs	r9, r0, #0
   28674:	beq	28b08 <fputs@plt+0x241f4>
   28678:	ldr	r3, [pc, #3540]	; 29454 <fputs@plt+0x24b40>
   2867c:	mov	r2, #0
   28680:	str	r2, [sp, #152]	; 0x98
   28684:	add	ip, sp, #112	; 0x70
   28688:	add	r3, pc, r3
   2868c:	str	r2, [sp, #156]	; 0x9c
   28690:	add	r3, r3, #24
   28694:	str	r2, [sp, #160]	; 0xa0
   28698:	ldrd	r4, [r9, #16]
   2869c:	add	r8, sp, #152	; 0x98
   286a0:	ldm	r3, {r0, r1, r2}
   286a4:	add	r3, sp, #164	; 0xa4
   286a8:	str	ip, [sp, #4]
   286ac:	str	r3, [sp]
   286b0:	stm	r3, {r0, r1, r2}
   286b4:	mov	r2, r4
   286b8:	mov	r3, r5
   286bc:	mov	r0, r6
   286c0:	bl	38498 <fputs@plt+0x33b84>
   286c4:	cmp	r0, #0
   286c8:	blt	28974 <fputs@plt+0x24060>
   286cc:	mov	r0, r6
   286d0:	ldr	r1, [sp, #112]	; 0x70
   286d4:	add	r8, sp, #152	; 0x98
   286d8:	bl	27674 <fputs@plt+0x22d60>
   286dc:	cmp	r0, #0
   286e0:	blt	28b00 <fputs@plt+0x241ec>
   286e4:	ldrd	r2, [r9, #8]
   286e8:	orrs	r5, r2, r3
   286ec:	bne	2890c <fputs@plt+0x23ff8>
   286f0:	ldr	r0, [r6, #128]	; 0x80
   286f4:	add	r1, r9, #16
   286f8:	add	r8, sp, #152	; 0x98
   286fc:	bl	58774 <fputs@plt+0x53e60>
   28700:	ldr	r1, [sp, #112]	; 0x70
   28704:	mov	r3, #0
   28708:	mov	r2, #0
   2870c:	sub	r4, r9, #32
   28710:	strd	r2, [r9, #16]
   28714:	add	r8, sp, #152	; 0x98
   28718:	ldr	r3, [r6, #416]	; 0x1a0
   2871c:	mov	r0, r4
   28720:	str	r1, [r6, #1016]	; 0x3f8
   28724:	add	r3, r3, #1
   28728:	str	r3, [r6, #416]	; 0x1a0
   2872c:	bl	47694 <fputs@plt+0x42d80>
   28730:	str	r0, [r6, #1020]	; 0x3fc
   28734:	add	r8, sp, #152	; 0x98
   28738:	ldr	r2, [r9]
   2873c:	mov	r0, r6
   28740:	mov	r3, r8
   28744:	ldr	r1, [sp, #112]	; 0x70
   28748:	str	r2, [r6, #1024]	; 0x400
   2874c:	ldr	r2, [r9, #-24]	; 0xffffffe8
   28750:	str	r2, [r6, #1028]	; 0x404
   28754:	ldr	ip, [r9]
   28758:	ldr	r2, [r9, #-24]	; 0xffffffe8
   2875c:	blx	ip
   28760:	mov	r3, #0
   28764:	str	r3, [r6, #1028]	; 0x404
   28768:	str	r3, [r6, #1024]	; 0x400
   2876c:	mov	r5, r0
   28770:	str	r3, [r6, #1020]	; 0x3fc
   28774:	str	r3, [r6, #1016]	; 0x3f8
   28778:	ldrb	r3, [r9, #-20]	; 0xffffffec
   2877c:	tst	r3, #32
   28780:	bne	288f8 <fputs@plt+0x23fe4>
   28784:	mov	r0, r4
   28788:	bl	47ca8 <fputs@plt+0x43394>
   2878c:	mov	r1, r5
   28790:	ldr	r0, [sp, #112]	; 0x70
   28794:	mov	r2, r8
   28798:	bl	4743c <fputs@plt+0x42b28>
   2879c:	mov	r5, r0
   287a0:	mov	r0, r8
   287a4:	bl	2cd54 <fputs@plt+0x28440>
   287a8:	ldr	r0, [sp, #112]	; 0x70
   287ac:	cmp	r0, #0
   287b0:	beq	285e4 <fputs@plt+0x23cd0>
   287b4:	bl	37178 <fputs@plt+0x32864>
   287b8:	b	285e4 <fputs@plt+0x23cd0>
   287bc:	ldr	r0, [r6, #124]	; 0x7c
   287c0:	mov	r3, #0
   287c4:	str	r3, [sp, #116]	; 0x74
   287c8:	str	r3, [sp, #120]	; 0x78
   287cc:	str	r3, [sp, #124]	; 0x7c
   287d0:	str	r3, [sp, #100]	; 0x64
   287d4:	bl	59d64 <fputs@plt+0x55450>
   287d8:	cmp	r0, #0
   287dc:	str	r0, [sp, #64]	; 0x40
   287e0:	beq	28930 <fputs@plt+0x2401c>
   287e4:	mov	r0, #1
   287e8:	add	r1, sp, #116	; 0x74
   287ec:	str	r1, [sp, #80]	; 0x50
   287f0:	bl	557f4 <fputs@plt+0x50ee0>
   287f4:	ldr	ip, [sp, #64]	; 0x40
   287f8:	ldrd	r2, [ip, #8]
   287fc:	cmp	r1, r3
   28800:	cmpeq	r0, r2
   28804:	addcc	r1, sp, #116	; 0x74
   28808:	strcc	r1, [sp, #80]	; 0x50
   2880c:	movcc	sl, #0
   28810:	bcs	28980 <fputs@plt+0x2406c>
   28814:	ldr	r0, [sp, #100]	; 0x64
   28818:	cmp	r0, #0
   2881c:	beq	28824 <fputs@plt+0x23f10>
   28820:	bl	37178 <fputs@plt+0x32864>
   28824:	ldr	r0, [sp, #80]	; 0x50
   28828:	bl	2cd54 <fputs@plt+0x28440>
   2882c:	cmp	sl, #0
   28830:	beq	28940 <fputs@plt+0x2402c>
   28834:	mvn	r3, sl
   28838:	mov	r5, #0
   2883c:	lsr	r3, r3, #31
   28840:	str	r5, [sp, #60]	; 0x3c
   28844:	cmp	r8, #0
   28848:	moveq	r3, #0
   2884c:	andne	r3, r3, #1
   28850:	ldr	r4, [sp, #60]	; 0x3c
   28854:	cmp	r3, #0
   28858:	mov	r5, sl
   2885c:	movne	r3, #0
   28860:	strne	r3, [r8]
   28864:	cmp	r4, #0
   28868:	beq	28874 <fputs@plt+0x23f60>
   2886c:	ldr	r0, [sp, #60]	; 0x3c
   28870:	bl	37178 <fputs@plt+0x32864>
   28874:	cmn	r5, #104	; 0x68
   28878:	cmnne	r5, #107	; 0x6b
   2887c:	beq	2888c <fputs@plt+0x23f78>
   28880:	cmn	r5, #108	; 0x6c
   28884:	cmnne	r5, #32
   28888:	bne	285e4 <fputs@plt+0x23cd0>
   2888c:	mov	r0, r6
   28890:	bl	25ecc <fputs@plt+0x215b8>
   28894:	cmp	r8, #0
   28898:	moveq	r5, #1
   2889c:	movne	r3, #0
   288a0:	movne	r5, #1
   288a4:	strne	r3, [r8]
   288a8:	b	285e4 <fputs@plt+0x23cd0>
   288ac:	mov	r0, r6
   288b0:	bl	25ecc <fputs@plt+0x215b8>
   288b4:	mov	r0, #1
   288b8:	b	28640 <fputs@plt+0x23d2c>
   288bc:	ldr	r0, [pc, #2964]	; 29458 <fputs@plt+0x24b44>
   288c0:	movw	r2, #2776	; 0xad8
   288c4:	ldr	r1, [pc, #2960]	; 2945c <fputs@plt+0x24b48>
   288c8:	ldr	r3, [pc, #2960]	; 29460 <fputs@plt+0x24b4c>
   288cc:	add	r0, pc, r0
   288d0:	add	r1, pc, r1
   288d4:	add	r3, pc, r3
   288d8:	bl	5aef4 <fputs@plt+0x565e0>
   288dc:	mov	r4, r0
   288e0:	cmp	r7, #0
   288e4:	beq	288f0 <fputs@plt+0x23fdc>
   288e8:	mov	r0, r7
   288ec:	bl	284ac <fputs@plt+0x23b98>
   288f0:	mov	r0, r4
   288f4:	bl	4818 <_Unwind_Resume@plt>
   288f8:	mov	r0, r4
   288fc:	bl	47718 <fputs@plt+0x42e04>
   28900:	mov	r0, r4
   28904:	bl	47ca8 <fputs@plt+0x43394>
   28908:	b	28784 <fputs@plt+0x23e70>
   2890c:	ldr	r0, [r6, #124]	; 0x7c
   28910:	mov	r1, r9
   28914:	add	r2, r9, #24
   28918:	add	r8, sp, #152	; 0x98
   2891c:	bl	59cb8 <fputs@plt+0x553a4>
   28920:	mov	r2, #0
   28924:	mov	r3, #0
   28928:	strd	r2, [r9, #8]
   2892c:	b	286f0 <fputs@plt+0x23ddc>
   28930:	add	r2, sp, #116	; 0x74
   28934:	ldr	sl, [sp, #64]	; 0x40
   28938:	str	r2, [sp, #80]	; 0x50
   2893c:	b	28824 <fputs@plt+0x23f10>
   28940:	mov	r0, r6
   28944:	bl	25be4 <fputs@plt+0x212d0>
   28948:	subs	sl, r0, #0
   2894c:	bne	28834 <fputs@plt+0x23f20>
   28950:	ldr	r0, [r6, #1116]	; 0x45c
   28954:	cmp	r0, #0
   28958:	beq	28ba0 <fputs@plt+0x2428c>
   2895c:	bl	470d4 <fputs@plt+0x427c0>
   28960:	mov	r3, #1
   28964:	mov	r4, #0
   28968:	mov	sl, r3
   2896c:	str	r4, [sp, #60]	; 0x3c
   28970:	b	28844 <fputs@plt+0x23f30>
   28974:	mov	r5, r0
   28978:	add	r8, sp, #152	; 0x98
   2897c:	b	287a0 <fputs@plt+0x23e8c>
   28980:	ldr	r2, [pc, #2780]	; 29464 <fputs@plt+0x24b50>
   28984:	add	r3, sp, #128	; 0x80
   28988:	ldrd	r0, [ip, #16]
   2898c:	add	ip, sp, #100	; 0x64
   28990:	add	r2, pc, r2
   28994:	str	r3, [sp]
   28998:	str	ip, [sp, #4]
   2899c:	add	ip, sp, #116	; 0x74
   289a0:	strd	r0, [sp, #72]	; 0x48
   289a4:	ldm	r2, {r0, r1, r2}
   289a8:	str	ip, [sp, #80]	; 0x50
   289ac:	stm	r3, {r0, r1, r2}
   289b0:	mov	r0, r6
   289b4:	ldrd	r2, [sp, #72]	; 0x48
   289b8:	bl	38498 <fputs@plt+0x33b84>
   289bc:	subs	sl, r0, #0
   289c0:	addlt	lr, sp, #116	; 0x74
   289c4:	strlt	lr, [sp, #80]	; 0x50
   289c8:	blt	28814 <fputs@plt+0x23f00>
   289cc:	mov	r0, r6
   289d0:	ldr	r1, [sp, #100]	; 0x64
   289d4:	add	r2, sp, #116	; 0x74
   289d8:	str	r2, [sp, #80]	; 0x50
   289dc:	bl	27674 <fputs@plt+0x22d60>
   289e0:	subs	sl, r0, #0
   289e4:	addlt	r3, sp, #116	; 0x74
   289e8:	strlt	r3, [sp, #80]	; 0x50
   289ec:	blt	28814 <fputs@plt+0x23f00>
   289f0:	ldr	r0, [r6, #124]	; 0x7c
   289f4:	add	ip, sp, #116	; 0x74
   289f8:	str	ip, [sp, #80]	; 0x50
   289fc:	bl	59d84 <fputs@plt+0x55470>
   28a00:	ldr	lr, [sp, #64]	; 0x40
   28a04:	cmp	lr, r0
   28a08:	bne	293dc <fputs@plt+0x24ac8>
   28a0c:	ldr	ip, [sp, #64]	; 0x40
   28a10:	mov	r2, #0
   28a14:	mov	r3, #0
   28a18:	add	lr, sp, #116	; 0x74
   28a1c:	add	r1, ip, #16
   28a20:	str	lr, [sp, #80]	; 0x50
   28a24:	strd	r2, [ip, #8]
   28a28:	ldr	r0, [r6, #128]	; 0x80
   28a2c:	bl	58774 <fputs@plt+0x53e60>
   28a30:	ldr	r0, [sp, #64]	; 0x40
   28a34:	mov	r2, #0
   28a38:	ldr	r1, [sp, #100]	; 0x64
   28a3c:	mov	r3, #0
   28a40:	sub	sl, r0, #32
   28a44:	strd	r2, [r0, #16]
   28a48:	add	r2, sp, #116	; 0x74
   28a4c:	ldr	r3, [r6, #416]	; 0x1a0
   28a50:	mov	r0, sl
   28a54:	str	r1, [r6, #1016]	; 0x3f8
   28a58:	add	r3, r3, #1
   28a5c:	str	r3, [r6, #416]	; 0x1a0
   28a60:	str	r2, [sp, #80]	; 0x50
   28a64:	bl	47694 <fputs@plt+0x42d80>
   28a68:	ldr	ip, [sp, #64]	; 0x40
   28a6c:	add	r3, sp, #116	; 0x74
   28a70:	str	r0, [r6, #1020]	; 0x3fc
   28a74:	mov	r0, r6
   28a78:	ldr	r1, [sp, #100]	; 0x64
   28a7c:	ldr	r2, [ip]
   28a80:	mov	lr, ip
   28a84:	str	r3, [sp, #80]	; 0x50
   28a88:	str	r2, [r6, #1024]	; 0x400
   28a8c:	ldr	r2, [ip, #-24]	; 0xffffffe8
   28a90:	str	r2, [r6, #1028]	; 0x404
   28a94:	ldr	ip, [ip]
   28a98:	ldr	r2, [lr, #-24]	; 0xffffffe8
   28a9c:	blx	ip
   28aa0:	str	r0, [sp, #72]	; 0x48
   28aa4:	mov	r3, #0
   28aa8:	ldr	r0, [sp, #64]	; 0x40
   28aac:	str	r3, [r6, #1028]	; 0x404
   28ab0:	str	r3, [r6, #1024]	; 0x400
   28ab4:	str	r3, [r6, #1020]	; 0x3fc
   28ab8:	str	r3, [r6, #1016]	; 0x3f8
   28abc:	ldrb	r3, [r0, #-20]	; 0xffffffec
   28ac0:	tst	r3, #32
   28ac4:	beq	28ad8 <fputs@plt+0x241c4>
   28ac8:	mov	r0, sl
   28acc:	bl	47718 <fputs@plt+0x42e04>
   28ad0:	mov	r0, sl
   28ad4:	bl	47ca8 <fputs@plt+0x43394>
   28ad8:	mov	r0, sl
   28adc:	bl	47ca8 <fputs@plt+0x43394>
   28ae0:	ldr	r1, [sp, #72]	; 0x48
   28ae4:	ldr	r0, [sp, #100]	; 0x64
   28ae8:	ldr	r2, [sp, #80]	; 0x50
   28aec:	bl	4743c <fputs@plt+0x42b28>
   28af0:	mov	sl, r0
   28af4:	b	28814 <fputs@plt+0x23f00>
   28af8:	mov	r5, r0
   28afc:	b	285e4 <fputs@plt+0x23cd0>
   28b00:	add	r8, sp, #152	; 0x98
   28b04:	b	2879c <fputs@plt+0x23e88>
   28b08:	ldr	ip, [pc, #2392]	; 29468 <fputs@plt+0x24b54>
   28b0c:	mov	r0, r6
   28b10:	ldr	r2, [pc, #2388]	; 2946c <fputs@plt+0x24b58>
   28b14:	add	r1, sp, #112	; 0x70
   28b18:	ldr	r3, [pc, #2384]	; 29470 <fputs@plt+0x24b5c>
   28b1c:	add	ip, pc, ip
   28b20:	add	r2, pc, r2
   28b24:	str	ip, [sp]
   28b28:	add	r3, pc, r3
   28b2c:	bl	371d8 <fputs@plt+0x328c4>
   28b30:	cmp	r0, #0
   28b34:	blt	28b94 <fputs@plt+0x24280>
   28b38:	mov	r0, r6
   28b3c:	ldr	r1, [sp, #112]	; 0x70
   28b40:	bl	36f7c <fputs@plt+0x32668>
   28b44:	mov	r0, r6
   28b48:	ldr	r1, [sp, #112]	; 0x70
   28b4c:	bl	27674 <fputs@plt+0x22d60>
   28b50:	subs	r5, r0, #0
   28b54:	blt	287a8 <fputs@plt+0x23e94>
   28b58:	mov	r0, r6
   28b5c:	bl	284f0 <fputs@plt+0x23bdc>
   28b60:	ldr	r1, [sp, #112]	; 0x70
   28b64:	mov	r0, r6
   28b68:	ldr	r3, [r6, #416]	; 0x1a0
   28b6c:	str	r1, [r6, #1016]	; 0x3f8
   28b70:	add	r3, r3, #1
   28b74:	str	r3, [r6, #416]	; 0x1a0
   28b78:	bl	25d10 <fputs@plt+0x213fc>
   28b7c:	subs	r5, r0, #0
   28b80:	beq	28e28 <fputs@plt+0x24514>
   28b84:	ldr	r0, [sp, #112]	; 0x70
   28b88:	mov	r3, #0
   28b8c:	str	r3, [r6, #1016]	; 0x3f8
   28b90:	b	287ac <fputs@plt+0x23e98>
   28b94:	mov	r5, r0
   28b98:	ldr	r0, [sp, #112]	; 0x70
   28b9c:	b	287ac <fputs@plt+0x23e98>
   28ba0:	ldr	r3, [r6, #4]
   28ba4:	sub	r3, r3, #3
   28ba8:	cmp	r3, #1
   28bac:	bhi	2969c <fputs@plt+0x24d88>
   28bb0:	str	sl, [sp, #80]	; 0x50
   28bb4:	b	28be0 <fputs@plt+0x242cc>
   28bb8:	mov	r0, r6
   28bbc:	mov	r1, r9
   28bc0:	mov	r2, r4
   28bc4:	mov	r3, r5
   28bc8:	bl	26428 <fputs@plt+0x21b14>
   28bcc:	cmp	r0, #0
   28bd0:	blt	28e5c <fputs@plt+0x24548>
   28bd4:	beq	28e64 <fputs@plt+0x24550>
   28bd8:	mov	ip, #1
   28bdc:	str	ip, [sp, #80]	; 0x50
   28be0:	ldr	r3, [r6, #44]	; 0x2c
   28be4:	cmp	r3, #0
   28be8:	beq	28bb8 <fputs@plt+0x242a4>
   28bec:	ldr	r0, [r6, #40]	; 0x28
   28bf0:	sub	r3, r3, #1
   28bf4:	lsl	r2, r3, #2
   28bf8:	mov	r1, r0
   28bfc:	ldr	r4, [r1], #4
   28c00:	str	r3, [r6, #44]	; 0x2c
   28c04:	str	r4, [sp, #60]	; 0x3c
   28c08:	bl	4608 <memmove@plt>
   28c0c:	cmp	r4, #0
   28c10:	beq	28960 <fputs@plt+0x2404c>
   28c14:	ldr	r5, [sp, #60]	; 0x3c
   28c18:	ldr	r3, [r6, #416]	; 0x1a0
   28c1c:	str	r5, [r6, #1016]	; 0x3f8
   28c20:	add	r3, r3, #1
   28c24:	str	r3, [r6, #416]	; 0x1a0
   28c28:	bl	5b610 <fputs@plt+0x56cfc>
   28c2c:	cmp	r0, #6
   28c30:	bgt	28f38 <fputs@plt+0x24624>
   28c34:	ldr	r3, [r6, #4]
   28c38:	cmp	r3, #3
   28c3c:	beq	28f04 <fputs@plt+0x245f0>
   28c40:	ldr	r4, [sp, #60]	; 0x3c
   28c44:	ldr	r1, [r4, #244]	; 0xf4
   28c48:	mov	r3, #0
   28c4c:	str	r3, [sp, #104]	; 0x68
   28c50:	str	r3, [sp, #140]	; 0x8c
   28c54:	str	r3, [sp, #144]	; 0x90
   28c58:	str	r3, [sp, #148]	; 0x94
   28c5c:	ldrb	r3, [r1, #1]
   28c60:	sub	r3, r3, #2
   28c64:	cmp	r3, #1
   28c68:	bhi	28efc <fputs@plt+0x245e8>
   28c6c:	ldrb	r3, [r6, #24]
   28c70:	tst	r3, #1
   28c74:	beq	28c98 <fputs@plt+0x24384>
   28c78:	mov	r1, #968	; 0x3c8
   28c7c:	mov	r2, #8
   28c80:	ldrd	r0, [r1, r6]
   28c84:	mov	r3, #0
   28c88:	and	r2, r2, r0
   28c8c:	and	r3, r3, r1
   28c90:	orrs	ip, r2, r3
   28c94:	bne	28efc <fputs@plt+0x245e8>
   28c98:	ldr	r4, [sp, #60]	; 0x3c
   28c9c:	ldr	r0, [r4, #28]
   28ca0:	cmp	r0, #0
   28ca4:	beq	28cc4 <fputs@plt+0x243b0>
   28ca8:	ldr	r1, [r6, #80]	; 0x50
   28cac:	cmp	r1, #0
   28cb0:	beq	28cc4 <fputs@plt+0x243b0>
   28cb4:	add	r5, sp, #140	; 0x8c
   28cb8:	bl	4e954 <fputs@plt+0x4a040>
   28cbc:	cmp	r0, #0
   28cc0:	beq	28efc <fputs@plt+0x245e8>
   28cc4:	ldr	r5, [sp, #60]	; 0x3c
   28cc8:	ldr	r0, [r6, #128]	; 0x80
   28ccc:	add	r1, r5, #8
   28cd0:	add	r5, sp, #140	; 0x8c
   28cd4:	bl	58774 <fputs@plt+0x53e60>
   28cd8:	subs	r9, r0, #0
   28cdc:	beq	28efc <fputs@plt+0x245e8>
   28ce0:	ldr	r4, [sp, #60]	; 0x3c
   28ce4:	mov	r3, #0
   28ce8:	mov	r2, #0
   28cec:	strd	r2, [r9, #16]
   28cf0:	ldr	r3, [r4, #332]	; 0x14c
   28cf4:	sub	r4, r9, #32
   28cf8:	cmp	r3, #0
   28cfc:	beq	28d20 <fputs@plt+0x2440c>
   28d00:	mov	r1, #968	; 0x3c8
   28d04:	mov	r2, #1
   28d08:	ldrd	r0, [r1, r6]
   28d0c:	mov	r3, #0
   28d10:	and	r2, r2, r0
   28d14:	and	r3, r3, r1
   28d18:	orrs	r5, r2, r3
   28d1c:	beq	28e74 <fputs@plt+0x24560>
   28d20:	ldr	r0, [sp, #60]	; 0x3c
   28d24:	mov	r1, #1
   28d28:	add	r5, sp, #140	; 0x8c
   28d2c:	bl	3cf44 <fputs@plt+0x38630>
   28d30:	subs	sl, r0, #0
   28d34:	ldrge	sl, [sp, #60]	; 0x3c
   28d38:	blt	28efc <fputs@plt+0x245e8>
   28d3c:	ldrd	r2, [r9, #8]
   28d40:	orrs	r0, r2, r3
   28d44:	beq	28d68 <fputs@plt+0x24454>
   28d48:	ldr	r0, [r6, #124]	; 0x7c
   28d4c:	mov	r1, r9
   28d50:	add	r2, r9, #24
   28d54:	add	r5, sp, #140	; 0x8c
   28d58:	bl	59cb8 <fputs@plt+0x553a4>
   28d5c:	mov	r2, #0
   28d60:	mov	r3, #0
   28d64:	strd	r2, [r9, #8]
   28d68:	mov	r0, r4
   28d6c:	add	r5, sp, #140	; 0x8c
   28d70:	bl	47694 <fputs@plt+0x42d80>
   28d74:	str	r0, [r6, #1020]	; 0x3fc
   28d78:	add	r5, sp, #140	; 0x8c
   28d7c:	ldr	r2, [r9]
   28d80:	mov	r0, r6
   28d84:	mov	r3, r5
   28d88:	mov	r1, sl
   28d8c:	str	r2, [r6, #1024]	; 0x400
   28d90:	ldr	r2, [r9, #-24]	; 0xffffffe8
   28d94:	str	r2, [r6, #1028]	; 0x404
   28d98:	ldr	ip, [r9]
   28d9c:	ldr	r2, [r9, #-24]	; 0xffffffe8
   28da0:	blx	ip
   28da4:	mov	r3, #0
   28da8:	str	r3, [r6, #1028]	; 0x404
   28dac:	str	r3, [r6, #1024]	; 0x400
   28db0:	str	r3, [r6, #1020]	; 0x3fc
   28db4:	ldrb	r3, [r9, #-20]	; 0xffffffec
   28db8:	str	r0, [sp, #64]	; 0x40
   28dbc:	tst	r3, #32
   28dc0:	beq	28dd4 <fputs@plt+0x244c0>
   28dc4:	mov	r0, r4
   28dc8:	bl	47718 <fputs@plt+0x42e04>
   28dcc:	mov	r0, r4
   28dd0:	bl	47ca8 <fputs@plt+0x43394>
   28dd4:	mov	r0, r4
   28dd8:	bl	47ca8 <fputs@plt+0x43394>
   28ddc:	mov	r0, sl
   28de0:	ldr	r1, [sp, #64]	; 0x40
   28de4:	mov	r2, r5
   28de8:	bl	4743c <fputs@plt+0x42b28>
   28dec:	mov	sl, r0
   28df0:	mov	r0, r5
   28df4:	bl	2cd54 <fputs@plt+0x28440>
   28df8:	ldr	r0, [sp, #104]	; 0x68
   28dfc:	cmp	r0, #0
   28e00:	beq	28e08 <fputs@plt+0x244f4>
   28e04:	bl	37178 <fputs@plt+0x32864>
   28e08:	cmp	sl, #0
   28e0c:	beq	290f4 <fputs@plt+0x247e0>
   28e10:	mov	r2, #0
   28e14:	cmp	sl, r2
   28e18:	str	r2, [r6, #1016]	; 0x3f8
   28e1c:	movlt	r3, #0
   28e20:	movge	r3, #1
   28e24:	b	28844 <fputs@plt+0x23f30>
   28e28:	mov	r0, r6
   28e2c:	ldr	r1, [sp, #112]	; 0x70
   28e30:	bl	2647c <fputs@plt+0x21b68>
   28e34:	subs	r5, r0, #0
   28e38:	bne	28b84 <fputs@plt+0x24270>
   28e3c:	ldr	r0, [sp, #112]	; 0x70
   28e40:	cmp	r8, #0
   28e44:	moveq	r5, #1
   28e48:	strne	r0, [r8]
   28e4c:	movne	r0, r5
   28e50:	movne	r5, #1
   28e54:	strne	r0, [sp, #112]	; 0x70
   28e58:	b	28b88 <fputs@plt+0x24274>
   28e5c:	mov	r5, r0
   28e60:	b	28874 <fputs@plt+0x23f60>
   28e64:	ldr	sl, [sp, #80]	; 0x50
   28e68:	mov	r3, #1
   28e6c:	str	r0, [sp, #60]	; 0x3c
   28e70:	b	28844 <fputs@plt+0x23f30>
   28e74:	ldr	r1, [sp, #60]	; 0x3c
   28e78:	add	r3, sp, #152	; 0x98
   28e7c:	ldr	r2, [pc, #1520]	; 29474 <fputs@plt+0x24b60>
   28e80:	add	r5, sp, #140	; 0x8c
   28e84:	ldrd	r0, [r1, #8]
   28e88:	add	r2, pc, r2
   28e8c:	add	r2, r2, #12
   28e90:	str	r3, [sp]
   28e94:	strd	r0, [sp, #64]	; 0x40
   28e98:	add	r1, sp, #104	; 0x68
   28e9c:	str	r1, [sp, #4]
   28ea0:	ldm	r2, {r0, r1, r2}
   28ea4:	stm	r3, {r0, r1, r2}
   28ea8:	mov	r0, r6
   28eac:	ldrd	r2, [sp, #64]	; 0x40
   28eb0:	bl	38498 <fputs@plt+0x33b84>
   28eb4:	subs	sl, r0, #0
   28eb8:	blt	28efc <fputs@plt+0x245e8>
   28ebc:	ldr	r5, [sp, #60]	; 0x3c
   28ec0:	mov	r0, r6
   28ec4:	ldr	ip, [sp, #104]	; 0x68
   28ec8:	ldr	lr, [sp, #60]	; 0x3c
   28ecc:	ldrd	r2, [r5, #208]	; 0xd0
   28ed0:	add	r5, sp, #140	; 0x8c
   28ed4:	mov	r1, ip
   28ed8:	strd	r2, [ip, #208]	; 0xd0
   28edc:	ldrd	r2, [lr, #200]	; 0xc8
   28ee0:	strd	r2, [ip, #200]	; 0xc8
   28ee4:	ldrd	r2, [lr, #216]	; 0xd8
   28ee8:	strd	r2, [ip, #216]	; 0xd8
   28eec:	bl	27674 <fputs@plt+0x22d60>
   28ef0:	subs	sl, r0, #0
   28ef4:	ldrge	sl, [sp, #104]	; 0x68
   28ef8:	bge	28d3c <fputs@plt+0x24428>
   28efc:	add	r5, sp, #140	; 0x8c
   28f00:	b	28df0 <fputs@plt+0x244dc>
   28f04:	ldr	r5, [sp, #60]	; 0x3c
   28f08:	ldr	r1, [r5, #244]	; 0xf4
   28f0c:	ldrb	r3, [r1, #1]
   28f10:	sub	r3, r3, #2
   28f14:	cmp	r3, #1
   28f18:	bhi	28f2c <fputs@plt+0x24618>
   28f1c:	ldrd	r2, [r5, #8]
   28f20:	cmp	r3, #0
   28f24:	cmpeq	r2, #1
   28f28:	beq	28c48 <fputs@plt+0x24334>
   28f2c:	mvn	sl, #4
   28f30:	b	28e10 <fputs@plt+0x244fc>
   28f34:	bl	453c <__stack_chk_fail@plt>
   28f38:	ldr	r5, [sp, #60]	; 0x3c
   28f3c:	ldr	r3, [r5, #244]	; 0xf4
   28f40:	ldrb	r0, [r3, #1]
   28f44:	bl	2d804 <fputs@plt+0x28ef0>
   28f48:	str	r0, [sp, #84]	; 0x54
   28f4c:	ldr	r0, [sp, #60]	; 0x3c
   28f50:	bl	37560 <fputs@plt+0x32c4c>
   28f54:	cmp	r0, #0
   28f58:	movne	r9, r0
   28f5c:	beq	29384 <fputs@plt+0x24a70>
   28f60:	ldr	r0, [sp, #60]	; 0x3c
   28f64:	bl	37518 <fputs@plt+0x32c04>
   28f68:	cmp	r0, #0
   28f6c:	movne	r5, r0
   28f70:	beq	29378 <fputs@plt+0x24a64>
   28f74:	ldr	r0, [sp, #60]	; 0x3c
   28f78:	bl	37440 <fputs@plt+0x32b2c>
   28f7c:	cmp	r0, #0
   28f80:	movne	r4, r0
   28f84:	beq	2936c <fputs@plt+0x24a58>
   28f88:	ldr	r0, [sp, #60]	; 0x3c
   28f8c:	bl	37488 <fputs@plt+0x32b74>
   28f90:	cmp	r0, #0
   28f94:	strne	r0, [sp, #64]	; 0x40
   28f98:	beq	2935c <fputs@plt+0x24a48>
   28f9c:	ldr	r0, [sp, #60]	; 0x3c
   28fa0:	bl	374d0 <fputs@plt+0x32bbc>
   28fa4:	cmp	r0, #0
   28fa8:	strne	r0, [sp, #72]	; 0x48
   28fac:	beq	29340 <fputs@plt+0x24a2c>
   28fb0:	ldr	r0, [sp, #60]	; 0x3c
   28fb4:	ldr	r3, [r0, #244]	; 0xf4
   28fb8:	ldrb	r2, [r3, #3]
   28fbc:	cmp	r2, #2
   28fc0:	beq	29320 <fputs@plt+0x24a0c>
   28fc4:	ldrb	r1, [r3]
   28fc8:	ldr	r2, [r3, #8]
   28fcc:	cmp	r1, #108	; 0x6c
   28fd0:	revne	r2, r2
   28fd4:	mov	lr, #0
   28fd8:	ldr	r1, [sp, #60]	; 0x3c
   28fdc:	ldr	ip, [r1, #40]	; 0x28
   28fe0:	ldrd	r0, [r1, #8]
   28fe4:	cmp	ip, #0
   28fe8:	strd	r0, [sp, #88]	; 0x58
   28fec:	beq	29350 <fputs@plt+0x24a3c>
   28ff0:	str	r5, [sp, #16]
   28ff4:	mov	r0, #7
   28ff8:	ldr	r5, [sp, #72]	; 0x48
   28ffc:	mov	r1, #0
   29000:	str	r4, [sp, #20]
   29004:	ldr	r4, [sp, #64]	; 0x40
   29008:	str	r2, [sp, #32]
   2900c:	ldr	r2, [pc, #1124]	; 29478 <fputs@plt+0x24b64>
   29010:	ldr	r3, [sp, #84]	; 0x54
   29014:	str	r4, [sp, #24]
   29018:	add	r2, pc, r2
   2901c:	str	r5, [sp, #28]
   29020:	ldrd	r4, [sp, #88]	; 0x58
   29024:	str	lr, [sp, #36]	; 0x24
   29028:	str	r2, [sp, #4]
   2902c:	ldr	lr, [pc, #1096]	; 2947c <fputs@plt+0x24b68>
   29030:	ldr	r2, [pc, #1096]	; 29480 <fputs@plt+0x24b6c>
   29034:	str	r3, [sp, #8]
   29038:	add	lr, pc, lr
   2903c:	str	r9, [sp, #12]
   29040:	movw	r3, #2504	; 0x9c8
   29044:	strd	r4, [sp, #40]	; 0x28
   29048:	add	r2, pc, r2
   2904c:	str	ip, [sp, #48]	; 0x30
   29050:	str	lr, [sp]
   29054:	bl	5ae90 <fputs@plt+0x5657c>
   29058:	b	28c34 <fputs@plt+0x24320>
   2905c:	ldr	r0, [pc, #1056]	; 29484 <fputs@plt+0x24b70>
   29060:	movw	r2, #2721	; 0xaa1
   29064:	ldr	r1, [pc, #1052]	; 29488 <fputs@plt+0x24b74>
   29068:	ldr	r3, [pc, #1052]	; 2948c <fputs@plt+0x24b78>
   2906c:	add	r0, pc, r0
   29070:	add	r1, pc, r1
   29074:	add	r3, pc, r3
   29078:	bl	5af4c <fputs@plt+0x56638>
   2907c:	mvn	r5, #9
   29080:	b	285e4 <fputs@plt+0x23cd0>
   29084:	ldr	r0, [pc, #1028]	; 29490 <fputs@plt+0x24b7c>
   29088:	movw	r2, #2725	; 0xaa5
   2908c:	ldr	r1, [pc, #1024]	; 29494 <fputs@plt+0x24b80>
   29090:	ldr	r3, [pc, #1024]	; 29498 <fputs@plt+0x24b84>
   29094:	add	r0, pc, r0
   29098:	add	r1, pc, r1
   2909c:	add	r3, pc, r3
   290a0:	bl	5ac34 <fputs@plt+0x56320>
   290a4:	ldr	r0, [pc, #1008]	; 2949c <fputs@plt+0x24b88>
   290a8:	movw	r2, #2724	; 0xaa4
   290ac:	ldr	r1, [pc, #1004]	; 294a0 <fputs@plt+0x24b8c>
   290b0:	ldr	r3, [pc, #1004]	; 294a4 <fputs@plt+0x24b90>
   290b4:	add	r0, pc, r0
   290b8:	add	r1, pc, r1
   290bc:	add	r3, pc, r3
   290c0:	bl	5af4c <fputs@plt+0x56638>
   290c4:	mvn	r5, #15
   290c8:	b	285e4 <fputs@plt+0x23cd0>
   290cc:	ldr	r0, [pc, #980]	; 294a8 <fputs@plt+0x24b94>
   290d0:	mov	r2, #2720	; 0xaa0
   290d4:	ldr	r1, [pc, #976]	; 294ac <fputs@plt+0x24b98>
   290d8:	ldr	r3, [pc, #976]	; 294b0 <fputs@plt+0x24b9c>
   290dc:	add	r0, pc, r0
   290e0:	add	r1, pc, r1
   290e4:	add	r3, pc, r3
   290e8:	bl	5af4c <fputs@plt+0x56638>
   290ec:	mvn	r5, #21
   290f0:	b	285e4 <fputs@plt+0x23cd0>
   290f4:	mov	r3, #968	; 0x3c8
   290f8:	mov	r0, #8
   290fc:	ldrd	r2, [r3, r6]
   29100:	mov	r1, #0
   29104:	and	r0, r0, r2
   29108:	and	r1, r1, r3
   2910c:	orrs	r4, r0, r1
   29110:	bne	29174 <fputs@plt+0x24860>
   29114:	ldr	r5, [sp, #60]	; 0x3c
   29118:	ldr	r1, [r5, #332]	; 0x14c
   2911c:	cmp	r1, #0
   29120:	beq	29174 <fputs@plt+0x24860>
   29124:	mov	r0, #1
   29128:	mov	r1, #0
   2912c:	and	r2, r2, r0
   29130:	and	r3, r3, r1
   29134:	orrs	ip, r2, r3
   29138:	bne	29174 <fputs@plt+0x24860>
   2913c:	ldr	r3, [r5, #244]	; 0xf4
   29140:	ldrb	r3, [r3, #1]
   29144:	cmp	r3, #1
   29148:	beq	29154 <fputs@plt+0x24840>
   2914c:	mov	sl, #1
   29150:	b	28e10 <fputs@plt+0x244fc>
   29154:	ldr	r1, [pc, #856]	; 294b4 <fputs@plt+0x24ba0>
   29158:	mov	r0, r5
   2915c:	ldr	r2, [pc, #852]	; 294b8 <fputs@plt+0x24ba4>
   29160:	add	r1, pc, r1
   29164:	add	r2, pc, r2
   29168:	bl	464a8 <fputs@plt+0x41b94>
   2916c:	subs	sl, r0, #0
   29170:	bne	28e10 <fputs@plt+0x244fc>
   29174:	mov	r0, r6
   29178:	ldr	r1, [sp, #60]	; 0x3c
   2917c:	bl	25d10 <fputs@plt+0x213fc>
   29180:	subs	sl, r0, #0
   29184:	bne	28e10 <fputs@plt+0x244fc>
   29188:	mov	r0, r6
   2918c:	ldr	r1, [sp, #60]	; 0x3c
   29190:	bl	2647c <fputs@plt+0x21b68>
   29194:	subs	sl, r0, #0
   29198:	bne	28e10 <fputs@plt+0x244fc>
   2919c:	mov	r1, #968	; 0x3c8
   291a0:	mov	r2, #8
   291a4:	ldrd	r0, [r1, r6]
   291a8:	mov	r3, #0
   291ac:	str	sl, [sp, #108]	; 0x6c
   291b0:	and	r2, r2, r0
   291b4:	and	r3, r3, r1
   291b8:	orrs	lr, r2, r3
   291bc:	bne	291e0 <fputs@plt+0x248cc>
   291c0:	ldrb	r3, [r6, #25]
   291c4:	tst	r3, #64	; 0x40
   291c8:	bne	291e0 <fputs@plt+0x248cc>
   291cc:	ldr	r4, [sp, #60]	; 0x3c
   291d0:	ldr	r5, [r4, #244]	; 0xf4
   291d4:	ldrb	r3, [r5, #1]
   291d8:	cmp	r3, #1
   291dc:	beq	29528 <fputs@plt+0x24c14>
   291e0:	mov	r0, r6
   291e4:	ldr	r1, [sp, #60]	; 0x3c
   291e8:	bl	44e70 <fputs@plt+0x4055c>
   291ec:	subs	sl, r0, #0
   291f0:	mov	r3, #0
   291f4:	str	r3, [r6, #1016]	; 0x3f8
   291f8:	bne	29670 <fputs@plt+0x24d5c>
   291fc:	cmp	r8, #0
   29200:	beq	29228 <fputs@plt+0x24914>
   29204:	ldr	r0, [sp, #60]	; 0x3c
   29208:	mov	r1, #1
   2920c:	bl	3cf44 <fputs@plt+0x38630>
   29210:	cmp	r0, #0
   29214:	blt	29318 <fputs@plt+0x24a04>
   29218:	ldr	r5, [sp, #60]	; 0x3c
   2921c:	str	r5, [r8]
   29220:	mov	r5, #1
   29224:	b	285e4 <fputs@plt+0x23cd0>
   29228:	ldr	r4, [sp, #60]	; 0x3c
   2922c:	ldr	r3, [r4, #244]	; 0xf4
   29230:	ldrb	r3, [r3, #1]
   29234:	cmp	r3, #1
   29238:	movne	r5, #1
   2923c:	bne	2886c <fputs@plt+0x23f58>
   29240:	bl	5b610 <fputs@plt+0x56cfc>
   29244:	cmp	r0, #6
   29248:	ble	292ec <fputs@plt+0x249d8>
   2924c:	ldr	r0, [sp, #60]	; 0x3c
   29250:	bl	37560 <fputs@plt+0x32c4c>
   29254:	cmp	r0, #0
   29258:	movne	sl, r0
   2925c:	ldreq	sl, [pc, #600]	; 294bc <fputs@plt+0x24ba8>
   29260:	addeq	sl, pc, sl
   29264:	ldr	r0, [sp, #60]	; 0x3c
   29268:	bl	37440 <fputs@plt+0x32b2c>
   2926c:	cmp	r0, #0
   29270:	movne	r9, r0
   29274:	ldreq	r9, [pc, #580]	; 294c0 <fputs@plt+0x24bac>
   29278:	addeq	r9, pc, r9
   2927c:	ldr	r0, [sp, #60]	; 0x3c
   29280:	bl	37488 <fputs@plt+0x32b74>
   29284:	cmp	r0, #0
   29288:	movne	r5, r0
   2928c:	ldreq	r5, [pc, #560]	; 294c4 <fputs@plt+0x24bb0>
   29290:	addeq	r5, pc, r5
   29294:	ldr	r0, [sp, #60]	; 0x3c
   29298:	bl	374d0 <fputs@plt+0x32bbc>
   2929c:	cmp	r0, #0
   292a0:	movne	r2, r0
   292a4:	ldreq	r2, [pc, #540]	; 294c8 <fputs@plt+0x24bb4>
   292a8:	addeq	r2, pc, r2
   292ac:	ldr	lr, [pc, #536]	; 294cc <fputs@plt+0x24bb8>
   292b0:	mov	r0, #7
   292b4:	ldr	ip, [pc, #532]	; 294d0 <fputs@plt+0x24bbc>
   292b8:	mov	r1, #0
   292bc:	str	r2, [sp, #20]
   292c0:	add	lr, pc, lr
   292c4:	ldr	r2, [pc, #520]	; 294d4 <fputs@plt+0x24bc0>
   292c8:	add	ip, pc, ip
   292cc:	str	sl, [sp, #8]
   292d0:	mov	r3, #2592	; 0xa20
   292d4:	str	r9, [sp, #12]
   292d8:	add	r2, pc, r2
   292dc:	str	r5, [sp, #16]
   292e0:	str	lr, [sp]
   292e4:	str	ip, [sp, #4]
   292e8:	bl	5ae90 <fputs@plt+0x5657c>
   292ec:	ldr	r0, [sp, #60]	; 0x3c
   292f0:	ldr	r1, [pc, #480]	; 294d8 <fputs@plt+0x24bc4>
   292f4:	ldr	r2, [pc, #480]	; 294dc <fputs@plt+0x24bc8>
   292f8:	add	r1, pc, r1
   292fc:	ldr	r3, [r0, #16]
   29300:	add	r2, pc, r2
   29304:	bl	464a8 <fputs@plt+0x41b94>
   29308:	cmp	r0, #0
   2930c:	movlt	r5, r0
   29310:	movge	r5, #1
   29314:	b	2886c <fputs@plt+0x23f58>
   29318:	mov	r5, r0
   2931c:	b	2886c <fputs@plt+0x23f58>
   29320:	ldrb	r2, [r3]
   29324:	ldr	r1, [r3, #8]
   29328:	cmp	r2, #108	; 0x6c
   2932c:	ldr	r3, [r3, #12]
   29330:	beq	29680 <fputs@plt+0x24d6c>
   29334:	rev	r2, r3
   29338:	rev	lr, r1
   2933c:	b	28fd8 <fputs@plt+0x246c4>
   29340:	ldr	lr, [pc, #408]	; 294e0 <fputs@plt+0x24bcc>
   29344:	add	lr, pc, lr
   29348:	str	lr, [sp, #72]	; 0x48
   2934c:	b	28fb0 <fputs@plt+0x2469c>
   29350:	ldr	ip, [pc, #396]	; 294e4 <fputs@plt+0x24bd0>
   29354:	add	ip, pc, ip
   29358:	b	28ff0 <fputs@plt+0x246dc>
   2935c:	ldr	ip, [pc, #388]	; 294e8 <fputs@plt+0x24bd4>
   29360:	add	ip, pc, ip
   29364:	str	ip, [sp, #64]	; 0x40
   29368:	b	28f9c <fputs@plt+0x24688>
   2936c:	ldr	r4, [pc, #376]	; 294ec <fputs@plt+0x24bd8>
   29370:	add	r4, pc, r4
   29374:	b	28f88 <fputs@plt+0x24674>
   29378:	ldr	r5, [pc, #368]	; 294f0 <fputs@plt+0x24bdc>
   2937c:	add	r5, pc, r5
   29380:	b	28f74 <fputs@plt+0x24660>
   29384:	ldr	r9, [pc, #360]	; 294f4 <fputs@plt+0x24be0>
   29388:	add	r9, pc, r9
   2938c:	b	28f60 <fputs@plt+0x2464c>
   29390:	mov	r4, r0
   29394:	mov	r0, r8
   29398:	bl	2cd54 <fputs@plt+0x28440>
   2939c:	ldr	r0, [sp, #112]	; 0x70
   293a0:	cmp	r0, #0
   293a4:	beq	288e0 <fputs@plt+0x23fcc>
   293a8:	bl	37178 <fputs@plt+0x32864>
   293ac:	b	288e0 <fputs@plt+0x23fcc>
   293b0:	mov	r4, r0
   293b4:	ldr	r0, [sp, #80]	; 0x50
   293b8:	bl	2cd54 <fputs@plt+0x28440>
   293bc:	b	288e0 <fputs@plt+0x23fcc>
   293c0:	ldr	r3, [sp, #100]	; 0x64
   293c4:	mov	r4, r0
   293c8:	cmp	r3, #0
   293cc:	beq	293b4 <fputs@plt+0x24aa0>
   293d0:	mov	r0, r3
   293d4:	bl	37178 <fputs@plt+0x32864>
   293d8:	b	293b4 <fputs@plt+0x24aa0>
   293dc:	ldr	r0, [pc, #276]	; 294f8 <fputs@plt+0x24be4>
   293e0:	mov	r2, #2208	; 0x8a0
   293e4:	ldr	r1, [pc, #272]	; 294fc <fputs@plt+0x24be8>
   293e8:	add	r4, sp, #116	; 0x74
   293ec:	ldr	r3, [pc, #268]	; 29500 <fputs@plt+0x24bec>
   293f0:	add	r0, pc, r0
   293f4:	add	r1, pc, r1
   293f8:	str	r4, [sp, #80]	; 0x50
   293fc:	add	r3, pc, r3
   29400:	bl	5ac34 <fputs@plt+0x56320>
   29404:	mov	r6, r0
   29408:	mov	r0, r5
   2940c:	bl	2cd54 <fputs@plt+0x28440>
   29410:	mov	r5, r6
   29414:	ldr	r0, [sp, #104]	; 0x68
   29418:	cmp	r0, #0
   2941c:	beq	29424 <fputs@plt+0x24b10>
   29420:	bl	37178 <fputs@plt+0x32864>
   29424:	ldr	r0, [sp, #60]	; 0x3c
   29428:	bl	37178 <fputs@plt+0x32864>
   2942c:	mov	r4, r5
   29430:	b	288e0 <fputs@plt+0x23fcc>
   29434:	add	r4, sp, #116	; 0x74
   29438:	str	r4, [sp, #80]	; 0x50
   2943c:	mov	r4, r0
   29440:	b	293b4 <fputs@plt+0x24aa0>
   29444:	mov	r4, r0
   29448:	b	2939c <fputs@plt+0x24a88>
   2944c:	andeq	r3, r6, ip, lsr r6
   29450:	andeq	r0, r0, r0, lsr r4
   29454:	muleq	r6, ip, r9
   29458:	ldrdeq	r1, [r4], -r4
   2945c:	andeq	r1, r4, r0, ror #1
   29460:	andeq	r1, r4, r4, lsr pc
   29464:	muleq	r6, r4, r6
   29468:	andeq	r1, r4, r4, ror r6
   2946c:	andeq	r1, r4, r8, lsr r6
   29470:	andeq	r1, r4, ip, asr #12
   29474:	muleq	r6, ip, r1
   29478:	andeq	r0, r4, r4, asr #30
   2947c:	andeq	r1, r4, r4, lsr #13
   29480:	andeq	r0, r4, r8, ror #18
   29484:	andeq	r0, r4, r4, asr ip
   29488:	andeq	r0, r4, r0, asr #18
   2948c:	muleq	r4, r4, r7
   29490:	andeq	r0, r4, r8, lsl #29
   29494:	andeq	r0, r4, r8, lsl r9
   29498:	andeq	r1, r4, ip, ror #14
   2949c:	andeq	r0, r4, r0, asr lr
   294a0:	strdeq	r0, [r4], -r8
   294a4:	andeq	r1, r4, ip, asr #14
   294a8:	andeq	r3, r4, ip, asr r1
   294ac:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   294b0:	andeq	r1, r4, r4, lsr #14
   294b4:	andeq	r0, r4, r4, ror lr
   294b8:	andeq	r0, r4, r0, lsr #29
   294bc:	andeq	pc, r3, r8, ror r7	; <UNPREDICTABLE>
   294c0:	andeq	pc, r3, r0, ror #14
   294c4:	andeq	pc, r3, r8, asr #14
   294c8:	andeq	pc, r3, r0, lsr r7	; <UNPREDICTABLE>
   294cc:			; <UNDEFINED> instruction: 0x000406b0
   294d0:	andeq	r0, r4, ip, asr #28
   294d4:	ldrdeq	r0, [r4], -r8
   294d8:	ldrdeq	r0, [r4], -r8
   294dc:	strdeq	r0, [r4], -ip
   294e0:	muleq	r3, r4, r6
   294e4:	andeq	pc, r3, r4, lsl #13
   294e8:	andeq	pc, r3, r8, ror r6	; <UNPREDICTABLE>
   294ec:	andeq	pc, r3, r8, ror #12
   294f0:	andeq	pc, r3, ip, asr r6	; <UNPREDICTABLE>
   294f4:	andeq	pc, r3, r0, asr r6	; <UNPREDICTABLE>
   294f8:	andeq	r0, r4, r0, asr #22
   294fc:			; <UNDEFINED> instruction: 0x000405bc
   29500:	andeq	r1, r4, r8, lsl r2
   29504:	andeq	r0, r4, r4, lsl fp
   29508:	andeq	r0, r4, r8, lsl #22
   2950c:	strdeq	r0, [r4], -r8
   29510:	andeq	pc, r3, r8, lsl #17
   29514:	andeq	r0, r4, ip, asr #20
   29518:	andeq	r0, r4, r0, ror sl
   2951c:	ldrdeq	r0, [r4], -r8
   29520:	andeq	r0, r4, r0, lsl #6
   29524:	andeq	r0, r4, r4, ror #29
   29528:	ldr	r9, [r4, #20]
   2952c:	ldr	r1, [pc, #-48]	; 29504 <fputs@plt+0x24bf0>
   29530:	mov	r0, r9
   29534:	add	r1, pc, r1
   29538:	bl	4e954 <fputs@plt+0x4a040>
   2953c:	cmp	r0, #0
   29540:	beq	291e0 <fputs@plt+0x248cc>
   29544:	ldrb	r3, [r5, #2]
   29548:	tst	r3, #1
   2954c:	bne	2914c <fputs@plt+0x24838>
   29550:	ldr	r5, [r4, #24]
   29554:	ldr	r1, [pc, #-84]	; 29508 <fputs@plt+0x24bf4>
   29558:	mov	r0, r5
   2955c:	add	r1, pc, r1
   29560:	bl	4e954 <fputs@plt+0x4a040>
   29564:	cmp	r0, #0
   29568:	bne	29648 <fputs@plt+0x24d34>
   2956c:	ldr	r1, [pc, #-104]	; 2950c <fputs@plt+0x24bf8>
   29570:	mov	r0, r5
   29574:	add	r1, pc, r1
   29578:	bl	4e954 <fputs@plt+0x4a040>
   2957c:	cmp	r0, #0
   29580:	beq	29620 <fputs@plt+0x24d0c>
   29584:	add	r5, sp, #176	; 0xb0
   29588:	mov	r0, r5
   2958c:	bl	4a08c <fputs@plt+0x45778>
   29590:	cmp	r0, #0
   29594:	blt	29618 <fputs@plt+0x24d04>
   29598:	ldr	r0, [sp, #60]	; 0x3c
   2959c:	add	r1, sp, #108	; 0x6c
   295a0:	bl	36f70 <fputs@plt+0x3265c>
   295a4:	cmp	r0, #0
   295a8:	blt	29618 <fputs@plt+0x24d04>
   295ac:	add	r3, sp, #192	; 0xc0
   295b0:	str	r3, [sp]
   295b4:	ldm	r5, {r0, r1, r2, r3}
   295b8:	ldr	r5, [sp, #108]	; 0x6c
   295bc:	bl	49e78 <fputs@plt+0x45564>
   295c0:	ldr	r1, [pc, #-184]	; 29510 <fputs@plt+0x24bfc>
   295c4:	mov	r2, r0
   295c8:	mov	r0, r5
   295cc:	add	r1, pc, r1
   295d0:	bl	39d48 <fputs@plt+0x35434>
   295d4:	cmp	r0, #0
   295d8:	mov	sl, r0
   295dc:	blt	295fc <fputs@plt+0x24ce8>
   295e0:	mov	r0, r6
   295e4:	ldr	r1, [sp, #108]	; 0x6c
   295e8:	mov	r2, #0
   295ec:	bl	29d64 <fputs@plt+0x25450>
   295f0:	cmp	r0, #0
   295f4:	movlt	sl, r0
   295f8:	movge	sl, #1
   295fc:	ldr	r0, [sp, #108]	; 0x6c
   29600:	cmp	r0, #0
   29604:	beq	2960c <fputs@plt+0x24cf8>
   29608:	bl	37178 <fputs@plt+0x32864>
   2960c:	cmp	sl, #0
   29610:	bne	28e10 <fputs@plt+0x244fc>
   29614:	b	291e0 <fputs@plt+0x248cc>
   29618:	mov	sl, r0
   2961c:	b	295fc <fputs@plt+0x24ce8>
   29620:	ldr	r2, [pc, #-276]	; 29514 <fputs@plt+0x24c00>
   29624:	add	r1, sp, #108	; 0x6c
   29628:	ldr	r3, [pc, #-280]	; 29518 <fputs@plt+0x24c04>
   2962c:	str	r5, [sp]
   29630:	add	r2, pc, r2
   29634:	ldr	r0, [sp, #60]	; 0x3c
   29638:	add	r3, pc, r3
   2963c:	str	r9, [sp, #4]
   29640:	bl	38368 <fputs@plt+0x33a54>
   29644:	b	295d4 <fputs@plt+0x24cc0>
   29648:	ldr	r0, [sp, #60]	; 0x3c
   2964c:	add	r1, sp, #108	; 0x6c
   29650:	bl	36f70 <fputs@plt+0x3265c>
   29654:	b	295d4 <fputs@plt+0x24cc0>
   29658:	ldr	r3, [sp, #108]	; 0x6c
   2965c:	mov	r5, r0
   29660:	cmp	r3, #0
   29664:	beq	29424 <fputs@plt+0x24b10>
   29668:	mov	r0, r3
   2966c:	b	29420 <fputs@plt+0x24b0c>
   29670:	cmp	sl, r3
   29674:	movlt	r3, #0
   29678:	movge	r3, #1
   2967c:	b	28844 <fputs@plt+0x23f30>
   29680:	mov	r2, r1
   29684:	mov	lr, r3
   29688:	b	28fd8 <fputs@plt+0x246c4>
   2968c:	mov	r5, r0
   29690:	b	29414 <fputs@plt+0x24b00>
   29694:	mov	r5, r0
   29698:	b	29424 <fputs@plt+0x24b10>
   2969c:	ldr	r0, [pc, #-392]	; 2951c <fputs@plt+0x24c08>
   296a0:	movw	r2, #1691	; 0x69b
   296a4:	ldr	r1, [pc, #-396]	; 29520 <fputs@plt+0x24c0c>
   296a8:	ldr	r3, [pc, #-396]	; 29524 <fputs@plt+0x24c10>
   296ac:	add	r0, pc, r0
   296b0:	add	r1, pc, r1
   296b4:	add	r3, pc, r3
   296b8:	bl	5ac34 <fputs@plt+0x56320>
   296bc:	push	{lr}		; (str lr, [sp, #-4]!)
   296c0:	sub	sp, sp, #12
   296c4:	mov	r2, #0
   296c8:	mov	r3, #0
   296cc:	str	r1, [sp]
   296d0:	mov	r1, #0
   296d4:	bl	28544 <fputs@plt+0x23c30>
   296d8:	add	sp, sp, #12
   296dc:	pop	{pc}		; (ldr pc, [sp], #4)
   296e0:	push	{r4, r5, lr}
   296e4:	subs	r4, r3, #0
   296e8:	sub	sp, sp, #12
   296ec:	beq	29764 <fputs@plt+0x24e50>
   296f0:	mov	r0, r4
   296f4:	mov	r1, #0
   296f8:	bl	296bc <fputs@plt+0x24da8>
   296fc:	subs	r5, r0, #0
   29700:	blt	29710 <fputs@plt+0x24dfc>
   29704:	mov	r0, #1
   29708:	add	sp, sp, #12
   2970c:	pop	{r4, r5, pc}
   29710:	bl	5b610 <fputs@plt+0x56cfc>
   29714:	cmp	r0, #6
   29718:	bgt	29730 <fputs@plt+0x24e1c>
   2971c:	mov	r0, r4
   29720:	bl	25ecc <fputs@plt+0x215b8>
   29724:	mov	r0, #1
   29728:	add	sp, sp, #12
   2972c:	pop	{r4, r5, pc}
   29730:	ldr	lr, [pc, #76]	; 29784 <fputs@plt+0x24e70>
   29734:	mov	r1, r5
   29738:	ldr	ip, [pc, #72]	; 29788 <fputs@plt+0x24e74>
   2973c:	movw	r3, #3041	; 0xbe1
   29740:	ldr	r2, [pc, #68]	; 2978c <fputs@plt+0x24e78>
   29744:	add	lr, pc, lr
   29748:	add	ip, pc, ip
   2974c:	str	lr, [sp]
   29750:	add	r2, pc, r2
   29754:	str	ip, [sp, #4]
   29758:	mov	r0, #7
   2975c:	bl	5ae90 <fputs@plt+0x5657c>
   29760:	b	2971c <fputs@plt+0x24e08>
   29764:	ldr	r0, [pc, #36]	; 29790 <fputs@plt+0x24e7c>
   29768:	movw	r2, #3037	; 0xbdd
   2976c:	ldr	r1, [pc, #32]	; 29794 <fputs@plt+0x24e80>
   29770:	ldr	r3, [pc, #32]	; 29798 <fputs@plt+0x24e84>
   29774:	add	r0, pc, r0
   29778:	add	r1, pc, r1
   2977c:	add	r3, pc, r3
   29780:	bl	5ac34 <fputs@plt+0x56320>
   29784:	andeq	r0, r4, r4, asr #30
   29788:	andeq	r0, r4, r8, ror #20
   2978c:	andeq	r0, r4, r0, ror #4
   29790:	andeq	r2, r4, r4, asr #21
   29794:	andeq	r0, r4, r8, lsr r2
   29798:			; <UNDEFINED> instruction: 0x00040ebc
   2979c:	push	{r4, lr}
   297a0:	subs	r4, r0, #0
   297a4:	beq	2981c <fputs@plt+0x24f08>
   297a8:	ldr	r3, [r4, #4]
   297ac:	cmp	r3, #0
   297b0:	beq	29814 <fputs@plt+0x24f00>
   297b4:	sub	r2, r3, #5
   297b8:	cmp	r2, #1
   297bc:	bls	29814 <fputs@plt+0x24f00>
   297c0:	cmp	r3, #4
   297c4:	beq	2980c <fputs@plt+0x24ef8>
   297c8:	mov	r0, r4
   297cc:	mov	r1, #0
   297d0:	bl	296bc <fputs@plt+0x24da8>
   297d4:	cmp	r0, #0
   297d8:	poplt	{r4, pc}
   297dc:	ldr	r3, [r4, #4]
   297e0:	cmp	r3, #4
   297e4:	beq	2980c <fputs@plt+0x24ef8>
   297e8:	cmp	r0, #0
   297ec:	bne	297c8 <fputs@plt+0x24eb4>
   297f0:	mov	r0, r4
   297f4:	mvn	r2, #0
   297f8:	mvn	r3, #0
   297fc:	bl	280c0 <fputs@plt+0x237ac>
   29800:	cmp	r0, #0
   29804:	bge	297c8 <fputs@plt+0x24eb4>
   29808:	pop	{r4, pc}
   2980c:	mov	r0, #1
   29810:	pop	{r4, pc}
   29814:	mvn	r0, #106	; 0x6a
   29818:	pop	{r4, pc}
   2981c:	ldr	r0, [pc, #24]	; 2983c <fputs@plt+0x24f28>
   29820:	movw	r2, #1928	; 0x788
   29824:	ldr	r1, [pc, #20]	; 29840 <fputs@plt+0x24f2c>
   29828:	ldr	r3, [pc, #20]	; 29844 <fputs@plt+0x24f30>
   2982c:	add	r0, pc, r0
   29830:	add	r1, pc, r1
   29834:	add	r3, pc, r3
   29838:	bl	5ac34 <fputs@plt+0x56320>
   2983c:	andeq	r2, r4, ip, lsl #20
   29840:	andeq	r0, r4, r0, lsl #3
   29844:	andeq	r0, r4, r8, lsl #30
   29848:	push	{r3, r4, r5, r6, r7, lr}
   2984c:	subs	r6, r0, #0
   29850:	mov	r7, r1
   29854:	beq	298d4 <fputs@plt+0x24fc0>
   29858:	ldr	r3, [r6, #4]
   2985c:	cmp	r3, #0
   29860:	beq	29924 <fputs@plt+0x25010>
   29864:	bl	277e0 <fputs@plt+0x22ecc>
   29868:	cmp	r0, #0
   2986c:	bne	298fc <fputs@plt+0x24fe8>
   29870:	mov	r3, #968	; 0x3c8
   29874:	mov	r4, #8
   29878:	ldrd	r2, [r3, r6]
   2987c:	mov	r5, #0
   29880:	and	r4, r4, r2
   29884:	and	r5, r5, r3
   29888:	orrs	r1, r4, r5
   2988c:	popne	{r3, r4, r5, r6, r7, pc}
   29890:	cmp	r7, #104	; 0x68
   29894:	beq	298a4 <fputs@plt+0x24f90>
   29898:	mov	r0, r7
   2989c:	bl	40f70 <fputs@plt+0x3c65c>
   298a0:	pop	{r3, r4, r5, r6, r7, pc}
   298a4:	mov	r4, #1
   298a8:	mov	r5, #0
   298ac:	and	r2, r2, r4
   298b0:	and	r3, r3, r5
   298b4:	orrs	r1, r2, r3
   298b8:	popeq	{r3, r4, r5, r6, r7, pc}
   298bc:	mov	r0, r6
   298c0:	bl	2979c <fputs@plt+0x24e88>
   298c4:	cmp	r0, #0
   298c8:	ldrbge	r0, [r6, #24]
   298cc:	ubfxge	r0, r0, #1, #1
   298d0:	pop	{r3, r4, r5, r6, r7, pc}
   298d4:	ldr	r0, [pc, #112]	; 2994c <fputs@plt+0x25038>
   298d8:	movw	r2, #1462	; 0x5b6
   298dc:	ldr	r1, [pc, #108]	; 29950 <fputs@plt+0x2503c>
   298e0:	ldr	r3, [pc, #108]	; 29954 <fputs@plt+0x25040>
   298e4:	add	r0, pc, r0
   298e8:	add	r1, pc, r1
   298ec:	add	r3, pc, r3
   298f0:	bl	5af4c <fputs@plt+0x56638>
   298f4:	mvn	r0, #21
   298f8:	pop	{r3, r4, r5, r6, r7, pc}
   298fc:	ldr	r0, [pc, #84]	; 29958 <fputs@plt+0x25044>
   29900:	movw	r2, #1464	; 0x5b8
   29904:	ldr	r1, [pc, #80]	; 2995c <fputs@plt+0x25048>
   29908:	ldr	r3, [pc, #80]	; 29960 <fputs@plt+0x2504c>
   2990c:	add	r0, pc, r0
   29910:	add	r1, pc, r1
   29914:	add	r3, pc, r3
   29918:	bl	5af4c <fputs@plt+0x56638>
   2991c:	mvn	r0, #9
   29920:	pop	{r3, r4, r5, r6, r7, pc}
   29924:	ldr	r0, [pc, #56]	; 29964 <fputs@plt+0x25050>
   29928:	movw	r2, #1463	; 0x5b7
   2992c:	ldr	r1, [pc, #52]	; 29968 <fputs@plt+0x25054>
   29930:	ldr	r3, [pc, #52]	; 2996c <fputs@plt+0x25058>
   29934:	add	r0, pc, r0
   29938:	add	r1, pc, r1
   2993c:	add	r3, pc, r3
   29940:	bl	5af4c <fputs@plt+0x56638>
   29944:	mvn	r0, #106	; 0x6a
   29948:	pop	{r3, r4, r5, r6, r7, pc}
   2994c:	andeq	r2, r4, r4, asr r9
   29950:	andeq	r0, r4, r8, asr #1
   29954:	andeq	r0, r4, ip, lsl r0
   29958:			; <UNDEFINED> instruction: 0x000403b4
   2995c:	andeq	r0, r4, r0, lsr #1
   29960:	strdeq	pc, [r3], -r4
   29964:	andeq	r0, r4, r8, lsr #17
   29968:	andeq	r0, r4, r8, ror r0
   2996c:	andeq	pc, r3, ip, asr #31
   29970:	push	{r4, r5, r6, r7, r8, r9, lr}
   29974:	mov	r9, r3
   29978:	ldr	lr, [pc, #940]	; 29d2c <fputs@plt+0x25418>
   2997c:	sub	sp, sp, #20
   29980:	ldr	ip, [pc, #936]	; 29d30 <fputs@plt+0x2541c>
   29984:	mov	r6, r0
   29988:	add	lr, pc, lr
   2998c:	mov	r0, r1
   29990:	mov	r8, r2
   29994:	ldr	r7, [lr, ip]
   29998:	mov	r3, lr
   2999c:	ldr	r3, [r7]
   299a0:	str	r3, [sp, #12]
   299a4:	bl	370f4 <fputs@plt+0x327e0>
   299a8:	cmp	r6, #0
   299ac:	str	r0, [sp, #4]
   299b0:	beq	29ce8 <fputs@plt+0x253d4>
   299b4:	cmp	r0, #0
   299b8:	beq	29cbc <fputs@plt+0x253a8>
   299bc:	mov	r0, r6
   299c0:	bl	277e0 <fputs@plt+0x22ecc>
   299c4:	cmp	r0, #0
   299c8:	bne	29c90 <fputs@plt+0x2537c>
   299cc:	ldrb	r3, [r6, #24]
   299d0:	tst	r3, #1
   299d4:	bne	29c44 <fputs@plt+0x25330>
   299d8:	ldr	r3, [r6, #4]
   299dc:	ldr	r1, [sp, #4]
   299e0:	sub	r3, r3, #1
   299e4:	cmp	r3, #3
   299e8:	mvnhi	r4, #106	; 0x6a
   299ec:	bhi	29ae8 <fputs@plt+0x251d4>
   299f0:	ldr	r3, [r1, #332]	; 0x14c
   299f4:	cmp	r3, #0
   299f8:	bne	29b14 <fputs@plt+0x25200>
   299fc:	cmp	r8, #0
   29a00:	beq	29b3c <fputs@plt+0x25228>
   29a04:	mov	r0, r6
   29a08:	mov	r2, #0
   29a0c:	mov	r3, #0
   29a10:	bl	25744 <fputs@plt+0x20e30>
   29a14:	cmp	r0, #0
   29a18:	blt	29ae0 <fputs@plt+0x251cc>
   29a1c:	mov	r0, r6
   29a20:	add	r1, sp, #4
   29a24:	bl	263a0 <fputs@plt+0x21a8c>
   29a28:	cmp	r0, #0
   29a2c:	blt	29ae0 <fputs@plt+0x251cc>
   29a30:	ldr	r1, [sp, #4]
   29a34:	ldrb	r3, [r1, #240]	; 0xf0
   29a38:	tst	r3, #2
   29a3c:	bne	29aa0 <fputs@plt+0x2518c>
   29a40:	ldr	r3, [r6, #4]
   29a44:	ldr	r0, [r6, #56]	; 0x38
   29a48:	sub	r3, r3, #3
   29a4c:	cmp	r3, #1
   29a50:	bls	29b7c <fputs@plt+0x25268>
   29a54:	cmp	r0, #393216	; 0x60000
   29a58:	bcs	29c04 <fputs@plt+0x252f0>
   29a5c:	add	r2, r0, #1
   29a60:	add	r1, r6, #64	; 0x40
   29a64:	add	r0, r6, #52	; 0x34
   29a68:	mov	r3, #4
   29a6c:	bl	52ca4 <fputs@plt+0x4e390>
   29a70:	cmp	r0, #0
   29a74:	ldreq	r1, [sp, #4]
   29a78:	mvneq	r4, #11
   29a7c:	beq	29ae8 <fputs@plt+0x251d4>
   29a80:	ldr	r4, [r6, #56]	; 0x38
   29a84:	ldr	r0, [sp, #4]
   29a88:	add	r3, r4, #1
   29a8c:	str	r3, [r6, #56]	; 0x38
   29a90:	ldr	r5, [r6, #52]	; 0x34
   29a94:	bl	370f4 <fputs@plt+0x327e0>
   29a98:	str	r0, [r5, r4, lsl #2]
   29a9c:	ldr	r1, [sp, #4]
   29aa0:	cmp	r8, #0
   29aa4:	beq	29b74 <fputs@plt+0x25260>
   29aa8:	ldr	r3, [r1, #244]	; 0xf4
   29aac:	ldrb	r2, [r3, #3]
   29ab0:	ldr	r0, [r3, #8]
   29ab4:	cmp	r2, #2
   29ab8:	ldrb	r2, [r3]
   29abc:	beq	29b5c <fputs@plt+0x25248>
   29ac0:	cmp	r2, #108	; 0x6c
   29ac4:	ldreq	r2, [r3, #8]
   29ac8:	revne	r2, r0
   29acc:	mov	r3, #0
   29ad0:	str	r2, [r8]
   29ad4:	mov	r4, #1
   29ad8:	str	r3, [r8, #4]
   29adc:	b	29af0 <fputs@plt+0x251dc>
   29ae0:	ldr	r1, [sp, #4]
   29ae4:	mov	r4, r0
   29ae8:	cmp	r1, #0
   29aec:	beq	29af8 <fputs@plt+0x251e4>
   29af0:	mov	r0, r1
   29af4:	bl	37178 <fputs@plt+0x32864>
   29af8:	ldr	r2, [sp, #12]
   29afc:	mov	r0, r4
   29b00:	ldr	r3, [r7]
   29b04:	cmp	r2, r3
   29b08:	bne	29c40 <fputs@plt+0x2532c>
   29b0c:	add	sp, sp, #20
   29b10:	pop	{r4, r5, r6, r7, r8, r9, pc}
   29b14:	mov	r0, r6
   29b18:	mov	r1, #104	; 0x68
   29b1c:	bl	29848 <fputs@plt+0x24f34>
   29b20:	cmp	r0, #0
   29b24:	blt	29ae0 <fputs@plt+0x251cc>
   29b28:	ldr	r1, [sp, #4]
   29b2c:	mvneq	r4, #94	; 0x5e
   29b30:	beq	29ae8 <fputs@plt+0x251d4>
   29b34:	cmp	r8, #0
   29b38:	bne	29a04 <fputs@plt+0x250f0>
   29b3c:	ldrb	r3, [r1, #240]	; 0xf0
   29b40:	tst	r3, #1
   29b44:	ldreq	r3, [r1, #244]	; 0xf4
   29b48:	ldrbeq	r2, [r3, #2]
   29b4c:	orreq	r2, r2, #1
   29b50:	strbeq	r2, [r3, #2]
   29b54:	ldreq	r1, [sp, #4]
   29b58:	b	29a04 <fputs@plt+0x250f0>
   29b5c:	cmp	r2, #108	; 0x6c
   29b60:	ldr	r2, [r3, #12]
   29b64:	beq	29bf8 <fputs@plt+0x252e4>
   29b68:	rev	r2, r2
   29b6c:	rev	r3, r0
   29b70:	b	29ad0 <fputs@plt+0x251bc>
   29b74:	mov	r4, #1
   29b78:	b	29ae8 <fputs@plt+0x251d4>
   29b7c:	cmp	r0, #0
   29b80:	bne	29a54 <fputs@plt+0x25140>
   29b84:	add	r3, sp, #16
   29b88:	mov	r2, r9
   29b8c:	str	r0, [r3, #-8]!
   29b90:	mov	r0, r6
   29b94:	bl	25944 <fputs@plt+0x21030>
   29b98:	cmp	r0, #0
   29b9c:	blt	29c0c <fputs@plt+0x252f8>
   29ba0:	ldrb	r3, [r6, #24]
   29ba4:	ldr	r1, [sp, #4]
   29ba8:	tst	r3, #1
   29bac:	bne	29aa0 <fputs@plt+0x2518c>
   29bb0:	ldr	r3, [r1, #260]	; 0x104
   29bb4:	ldr	r0, [r1, #264]	; 0x108
   29bb8:	add	r3, r3, #7
   29bbc:	ldr	r2, [sp, #8]
   29bc0:	bic	r3, r3, #7
   29bc4:	add	r0, r0, #16
   29bc8:	add	r3, r0, r3
   29bcc:	cmp	r2, r3
   29bd0:	bcs	29aa0 <fputs@plt+0x2518c>
   29bd4:	mov	r0, r1
   29bd8:	ldr	r4, [r6, #52]	; 0x34
   29bdc:	bl	370f4 <fputs@plt+0x327e0>
   29be0:	str	r0, [r4]
   29be4:	mov	r2, #1
   29be8:	ldmib	sp, {r1, r3}
   29bec:	str	r2, [r6, #56]	; 0x38
   29bf0:	str	r3, [r6, #60]	; 0x3c
   29bf4:	b	29aa0 <fputs@plt+0x2518c>
   29bf8:	ldr	r2, [r3, #8]
   29bfc:	ldr	r3, [r3, #12]
   29c00:	b	29ad0 <fputs@plt+0x251bc>
   29c04:	mvn	r4, #104	; 0x68
   29c08:	b	29af0 <fputs@plt+0x251dc>
   29c0c:	cmn	r0, #104	; 0x68
   29c10:	beq	29c30 <fputs@plt+0x2531c>
   29c14:	add	r3, r0, #108	; 0x6c
   29c18:	cmn	r0, #32
   29c1c:	cmpne	r3, #1
   29c20:	bls	29c30 <fputs@plt+0x2531c>
   29c24:	mov	r4, r0
   29c28:	ldr	r1, [sp, #4]
   29c2c:	b	29ae8 <fputs@plt+0x251d4>
   29c30:	mov	r0, r6
   29c34:	bl	25ecc <fputs@plt+0x215b8>
   29c38:	mvn	r4, #103	; 0x67
   29c3c:	b	29c28 <fputs@plt+0x25314>
   29c40:	bl	453c <__stack_chk_fail@plt>
   29c44:	mov	r3, #968	; 0x3c8
   29c48:	mov	r4, #8
   29c4c:	ldrd	r2, [r3, r6]
   29c50:	mov	r5, #0
   29c54:	and	r4, r4, r2
   29c58:	and	r5, r5, r3
   29c5c:	orrs	r3, r4, r5
   29c60:	beq	299d8 <fputs@plt+0x250c4>
   29c64:	ldr	r0, [pc, #200]	; 29d34 <fputs@plt+0x25420>
   29c68:	movw	r2, #1725	; 0x6bd
   29c6c:	ldr	r1, [pc, #196]	; 29d38 <fputs@plt+0x25424>
   29c70:	ldr	r3, [pc, #196]	; 29d3c <fputs@plt+0x25428>
   29c74:	add	r0, pc, r0
   29c78:	add	r1, pc, r1
   29c7c:	add	r3, pc, r3
   29c80:	bl	5af4c <fputs@plt+0x56638>
   29c84:	ldr	r1, [sp, #4]
   29c88:	mvn	r4, #29
   29c8c:	b	29ae8 <fputs@plt+0x251d4>
   29c90:	ldr	r0, [pc, #168]	; 29d40 <fputs@plt+0x2542c>
   29c94:	movw	r2, #1724	; 0x6bc
   29c98:	ldr	r1, [pc, #164]	; 29d44 <fputs@plt+0x25430>
   29c9c:	ldr	r3, [pc, #164]	; 29d48 <fputs@plt+0x25434>
   29ca0:	add	r0, pc, r0
   29ca4:	add	r1, pc, r1
   29ca8:	add	r3, pc, r3
   29cac:	bl	5af4c <fputs@plt+0x56638>
   29cb0:	ldr	r1, [sp, #4]
   29cb4:	mvn	r4, #9
   29cb8:	b	29ae8 <fputs@plt+0x251d4>
   29cbc:	ldr	r0, [pc, #136]	; 29d4c <fputs@plt+0x25438>
   29cc0:	movw	r2, #1723	; 0x6bb
   29cc4:	ldr	r1, [pc, #132]	; 29d50 <fputs@plt+0x2543c>
   29cc8:	ldr	r3, [pc, #132]	; 29d54 <fputs@plt+0x25440>
   29ccc:	add	r0, pc, r0
   29cd0:	add	r1, pc, r1
   29cd4:	add	r3, pc, r3
   29cd8:	bl	5af4c <fputs@plt+0x56638>
   29cdc:	ldr	r1, [sp, #4]
   29ce0:	mvn	r4, #21
   29ce4:	b	29ae8 <fputs@plt+0x251d4>
   29ce8:	ldr	r0, [pc, #104]	; 29d58 <fputs@plt+0x25444>
   29cec:	movw	r2, #1722	; 0x6ba
   29cf0:	ldr	r1, [pc, #100]	; 29d5c <fputs@plt+0x25448>
   29cf4:	ldr	r3, [pc, #100]	; 29d60 <fputs@plt+0x2544c>
   29cf8:	add	r0, pc, r0
   29cfc:	add	r1, pc, r1
   29d00:	add	r3, pc, r3
   29d04:	bl	5af4c <fputs@plt+0x56638>
   29d08:	b	29cdc <fputs@plt+0x253c8>
   29d0c:	ldr	r3, [sp, #4]
   29d10:	mov	r4, r0
   29d14:	cmp	r3, #0
   29d18:	beq	29d24 <fputs@plt+0x25410>
   29d1c:	mov	r0, r3
   29d20:	bl	37178 <fputs@plt+0x32864>
   29d24:	mov	r0, r4
   29d28:	bl	4818 <_Unwind_Resume@plt>
   29d2c:	andeq	r2, r6, r8, lsl #4
   29d30:	andeq	r0, r0, r0, lsr r4
   29d34:	andeq	r0, r4, r0, lsl #11
   29d38:	andeq	pc, r3, r8, lsr sp	; <UNPREDICTABLE>
   29d3c:	andeq	r0, r4, r0, ror sl
   29d40:	andeq	r0, r4, r0, lsr #32
   29d44:	andeq	pc, r3, ip, lsl #26
   29d48:	andeq	r0, r4, r4, asr #20
   29d4c:	andeq	r9, r3, r8, lsr #4
   29d50:	andeq	pc, r3, r0, ror #25
   29d54:	andeq	r0, r4, r8, lsl sl
   29d58:	andeq	r2, r4, r0, asr #10
   29d5c:			; <UNDEFINED> instruction: 0x0003fcb4
   29d60:	andeq	r0, r4, ip, ror #19
   29d64:	mov	r3, #0
   29d68:	b	29970 <fputs@plt+0x2505c>
   29d6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29d70:	mov	r5, r3
   29d74:	ldr	r4, [pc, #984]	; 2a154 <fputs@plt+0x25840>
   29d78:	sub	sp, sp, #20
   29d7c:	ldr	ip, [pc, #980]	; 2a158 <fputs@plt+0x25844>
   29d80:	mov	r6, r0
   29d84:	add	r4, pc, r4
   29d88:	mov	r0, r2
   29d8c:	mov	r8, r1
   29d90:	ldr	r9, [sp, #56]	; 0x38
   29d94:	ldr	r7, [r4, ip]
   29d98:	ldr	r3, [r7]
   29d9c:	str	r3, [sp, #12]
   29da0:	bl	370f4 <fputs@plt+0x327e0>
   29da4:	cmp	r6, #0
   29da8:	str	r0, [sp, #8]
   29dac:	beq	2a044 <fputs@plt+0x25730>
   29db0:	cmp	r0, #0
   29db4:	beq	2a0b4 <fputs@plt+0x257a0>
   29db8:	ldr	r3, [r0, #244]	; 0xf4
   29dbc:	ldrb	r2, [r3, #1]
   29dc0:	cmp	r2, #1
   29dc4:	bne	2a090 <fputs@plt+0x2577c>
   29dc8:	ldrb	r3, [r3, #2]
   29dcc:	tst	r3, #1
   29dd0:	bne	2a06c <fputs@plt+0x25758>
   29dd4:	cmp	r5, #0
   29dd8:	beq	2a100 <fputs@plt+0x257ec>
   29ddc:	mov	r0, r6
   29de0:	bl	277e0 <fputs@plt+0x22ecc>
   29de4:	cmp	r0, #0
   29de8:	bne	2a0d8 <fputs@plt+0x257c4>
   29dec:	ldrb	r3, [r6, #24]
   29df0:	tst	r3, #1
   29df4:	bne	29ffc <fputs@plt+0x256e8>
   29df8:	ldr	r3, [r6, #4]
   29dfc:	sub	r3, r3, #1
   29e00:	cmp	r3, #3
   29e04:	bhi	29f98 <fputs@plt+0x25684>
   29e08:	ldr	r3, [pc, #844]	; 2a15c <fputs@plt+0x25848>
   29e0c:	add	r0, r6, #128	; 0x80
   29e10:	ldr	r1, [r4, r3]
   29e14:	bl	582b4 <fputs@plt+0x539a0>
   29e18:	cmp	r0, #0
   29e1c:	blt	29f68 <fputs@plt+0x25654>
   29e20:	ldr	r1, [pc, #824]	; 2a160 <fputs@plt+0x2584c>
   29e24:	add	r0, r6, #124	; 0x7c
   29e28:	add	r1, pc, r1
   29e2c:	bl	59b74 <fputs@plt+0x55260>
   29e30:	cmp	r0, #0
   29e34:	blt	29f68 <fputs@plt+0x25654>
   29e38:	mov	r0, r6
   29e3c:	ldr	r1, [sp, #8]
   29e40:	ldrd	r2, [sp, #64]	; 0x40
   29e44:	bl	25744 <fputs@plt+0x20e30>
   29e48:	cmp	r0, #0
   29e4c:	blt	29f68 <fputs@plt+0x25654>
   29e50:	mov	r0, r6
   29e54:	add	r1, sp, #8
   29e58:	bl	263a0 <fputs@plt+0x21a8c>
   29e5c:	cmp	r0, #0
   29e60:	blt	29f68 <fputs@plt+0x25654>
   29e64:	rsbs	r1, r8, #1
   29e68:	str	r9, [sp]
   29e6c:	mov	r0, r6
   29e70:	mov	r2, #0
   29e74:	movcc	r1, #0
   29e78:	mov	r3, #32
   29e7c:	bl	475e4 <fputs@plt+0x42cd0>
   29e80:	subs	r9, r0, #0
   29e84:	beq	29ff4 <fputs@plt+0x256e0>
   29e88:	ldr	r3, [sp, #8]
   29e8c:	str	r5, [r9, #32]
   29e90:	ldr	r3, [r3, #244]	; 0xf4
   29e94:	ldrb	r2, [r3, #3]
   29e98:	ldr	r1, [r3, #8]
   29e9c:	cmp	r2, #2
   29ea0:	ldrb	r2, [r3]
   29ea4:	beq	29fa0 <fputs@plt+0x2568c>
   29ea8:	cmp	r2, #108	; 0x6c
   29eac:	ldreq	r2, [r3, #8]
   29eb0:	revne	r2, r1
   29eb4:	mov	r3, #0
   29eb8:	add	sl, r9, #48	; 0x30
   29ebc:	add	fp, r9, #32
   29ec0:	str	r2, [r9, #48]	; 0x30
   29ec4:	str	r3, [r9, #52]	; 0x34
   29ec8:	mov	r1, sl
   29ecc:	ldr	r0, [r6, #128]	; 0x80
   29ed0:	mov	r2, fp
   29ed4:	bl	583e8 <fputs@plt+0x53ad4>
   29ed8:	subs	r4, r0, #0
   29edc:	movlt	r2, #0
   29ee0:	movlt	r3, #0
   29ee4:	strdlt	r2, [r9, #48]	; 0x30
   29ee8:	blt	29fc8 <fputs@plt+0x256b4>
   29eec:	ldr	r1, [sp, #8]
   29ef0:	mov	r0, #448	; 0x1c0
   29ef4:	mvn	r2, #0
   29ef8:	mvn	r3, #0
   29efc:	ldrd	r4, [r1, r0]
   29f00:	cmp	r5, r3
   29f04:	cmpeq	r4, r2
   29f08:	beq	29fd4 <fputs@plt+0x256c0>
   29f0c:	mov	r0, #1
   29f10:	bl	557f4 <fputs@plt+0x50ee0>
   29f14:	adds	r0, r0, r4
   29f18:	adc	r1, r1, r5
   29f1c:	strd	r0, [r9, #40]	; 0x28
   29f20:	orrs	r2, r0, r1
   29f24:	beq	29f40 <fputs@plt+0x2562c>
   29f28:	mov	r1, fp
   29f2c:	ldr	r0, [r6, #124]	; 0x7c
   29f30:	add	r2, r9, #56	; 0x38
   29f34:	bl	59bf4 <fputs@plt+0x552e0>
   29f38:	cmp	r0, #0
   29f3c:	blt	29fb8 <fputs@plt+0x256a4>
   29f40:	ldr	r1, [sp, #8]
   29f44:	mov	r0, r6
   29f48:	mov	r2, sl
   29f4c:	bl	29d64 <fputs@plt+0x25450>
   29f50:	cmp	r0, #0
   29f54:	mov	r4, r0
   29f58:	blt	29fc8 <fputs@plt+0x256b4>
   29f5c:	cmp	r8, #0
   29f60:	strne	r9, [r8]
   29f64:	b	29f6c <fputs@plt+0x25658>
   29f68:	mov	r4, r0
   29f6c:	ldr	r0, [sp, #8]
   29f70:	cmp	r0, #0
   29f74:	beq	29f7c <fputs@plt+0x25668>
   29f78:	bl	37178 <fputs@plt+0x32864>
   29f7c:	ldr	r2, [sp, #12]
   29f80:	mov	r0, r4
   29f84:	ldr	r3, [r7]
   29f88:	cmp	r2, r3
   29f8c:	bne	29ff0 <fputs@plt+0x256dc>
   29f90:	add	sp, sp, #20
   29f94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29f98:	mvn	r4, #106	; 0x6a
   29f9c:	b	29f6c <fputs@plt+0x25658>
   29fa0:	cmp	r2, #108	; 0x6c
   29fa4:	ldr	r2, [r3, #12]
   29fa8:	beq	29fe4 <fputs@plt+0x256d0>
   29fac:	rev	r2, r2
   29fb0:	rev	r3, r1
   29fb4:	b	29eb8 <fputs@plt+0x255a4>
   29fb8:	mov	r4, r0
   29fbc:	mov	r2, #0
   29fc0:	mov	r3, #0
   29fc4:	strd	r2, [r9, #40]	; 0x28
   29fc8:	mov	r0, r9
   29fcc:	bl	47ca8 <fputs@plt+0x43394>
   29fd0:	b	29f6c <fputs@plt+0x25658>
   29fd4:	mov	r2, #0
   29fd8:	mov	r3, #0
   29fdc:	strd	r2, [r9, #40]	; 0x28
   29fe0:	b	29f44 <fputs@plt+0x25630>
   29fe4:	ldr	r2, [r3, #8]
   29fe8:	ldr	r3, [r3, #12]
   29fec:	b	29eb8 <fputs@plt+0x255a4>
   29ff0:	bl	453c <__stack_chk_fail@plt>
   29ff4:	mvn	r4, #11
   29ff8:	b	29f6c <fputs@plt+0x25658>
   29ffc:	mov	r1, #968	; 0x3c8
   2a000:	mov	r2, #8
   2a004:	ldrd	r0, [r1, r6]
   2a008:	mov	r3, #0
   2a00c:	and	r2, r2, r0
   2a010:	and	r3, r3, r1
   2a014:	orrs	r1, r2, r3
   2a018:	beq	29df8 <fputs@plt+0x254e4>
   2a01c:	ldr	r0, [pc, #320]	; 2a164 <fputs@plt+0x25850>
   2a020:	movw	r2, #1871	; 0x74f
   2a024:	ldr	r1, [pc, #316]	; 2a168 <fputs@plt+0x25854>
   2a028:	ldr	r3, [pc, #316]	; 2a16c <fputs@plt+0x25858>
   2a02c:	add	r0, pc, r0
   2a030:	add	r1, pc, r1
   2a034:	add	r3, pc, r3
   2a038:	bl	5af4c <fputs@plt+0x56638>
   2a03c:	mvn	r4, #29
   2a040:	b	29f6c <fputs@plt+0x25658>
   2a044:	ldr	r0, [pc, #292]	; 2a170 <fputs@plt+0x2585c>
   2a048:	movw	r2, #1865	; 0x749
   2a04c:	ldr	r1, [pc, #288]	; 2a174 <fputs@plt+0x25860>
   2a050:	ldr	r3, [pc, #288]	; 2a178 <fputs@plt+0x25864>
   2a054:	add	r0, pc, r0
   2a058:	add	r1, pc, r1
   2a05c:	add	r3, pc, r3
   2a060:	bl	5af4c <fputs@plt+0x56638>
   2a064:	mvn	r4, #21
   2a068:	b	29f6c <fputs@plt+0x25658>
   2a06c:	ldr	r0, [pc, #264]	; 2a17c <fputs@plt+0x25868>
   2a070:	movw	r2, #1868	; 0x74c
   2a074:	ldr	r1, [pc, #260]	; 2a180 <fputs@plt+0x2586c>
   2a078:	ldr	r3, [pc, #260]	; 2a184 <fputs@plt+0x25870>
   2a07c:	add	r0, pc, r0
   2a080:	add	r1, pc, r1
   2a084:	add	r3, pc, r3
   2a088:	bl	5af4c <fputs@plt+0x56638>
   2a08c:	b	2a064 <fputs@plt+0x25750>
   2a090:	ldr	r0, [pc, #240]	; 2a188 <fputs@plt+0x25874>
   2a094:	movw	r2, #1867	; 0x74b
   2a098:	ldr	r1, [pc, #236]	; 2a18c <fputs@plt+0x25878>
   2a09c:	ldr	r3, [pc, #236]	; 2a190 <fputs@plt+0x2587c>
   2a0a0:	add	r0, pc, r0
   2a0a4:	add	r1, pc, r1
   2a0a8:	add	r3, pc, r3
   2a0ac:	bl	5af4c <fputs@plt+0x56638>
   2a0b0:	b	2a064 <fputs@plt+0x25750>
   2a0b4:	ldr	r0, [pc, #216]	; 2a194 <fputs@plt+0x25880>
   2a0b8:	movw	r2, #1866	; 0x74a
   2a0bc:	ldr	r1, [pc, #212]	; 2a198 <fputs@plt+0x25884>
   2a0c0:	ldr	r3, [pc, #212]	; 2a19c <fputs@plt+0x25888>
   2a0c4:	add	r0, pc, r0
   2a0c8:	add	r1, pc, r1
   2a0cc:	add	r3, pc, r3
   2a0d0:	bl	5af4c <fputs@plt+0x56638>
   2a0d4:	b	2a064 <fputs@plt+0x25750>
   2a0d8:	ldr	r0, [pc, #192]	; 2a1a0 <fputs@plt+0x2588c>
   2a0dc:	movw	r2, #1870	; 0x74e
   2a0e0:	ldr	r1, [pc, #188]	; 2a1a4 <fputs@plt+0x25890>
   2a0e4:	ldr	r3, [pc, #188]	; 2a1a8 <fputs@plt+0x25894>
   2a0e8:	add	r0, pc, r0
   2a0ec:	add	r1, pc, r1
   2a0f0:	add	r3, pc, r3
   2a0f4:	bl	5af4c <fputs@plt+0x56638>
   2a0f8:	mvn	r4, #9
   2a0fc:	b	29f6c <fputs@plt+0x25658>
   2a100:	ldr	r0, [pc, #164]	; 2a1ac <fputs@plt+0x25898>
   2a104:	movw	r2, #1869	; 0x74d
   2a108:	ldr	r1, [pc, #160]	; 2a1b0 <fputs@plt+0x2589c>
   2a10c:	ldr	r3, [pc, #160]	; 2a1b4 <fputs@plt+0x258a0>
   2a110:	add	r0, pc, r0
   2a114:	add	r1, pc, r1
   2a118:	add	r3, pc, r3
   2a11c:	bl	5af4c <fputs@plt+0x56638>
   2a120:	b	2a064 <fputs@plt+0x25750>
   2a124:	mov	r4, r0
   2a128:	ldr	r0, [sp, #8]
   2a12c:	cmp	r0, #0
   2a130:	beq	2a138 <fputs@plt+0x25824>
   2a134:	bl	37178 <fputs@plt+0x32864>
   2a138:	mov	r0, r4
   2a13c:	bl	4818 <_Unwind_Resume@plt>
   2a140:	b	2a124 <fputs@plt+0x25810>
   2a144:	mov	r4, r0
   2a148:	mov	r0, r9
   2a14c:	bl	47ca8 <fputs@plt+0x43394>
   2a150:	b	2a128 <fputs@plt+0x25814>
   2a154:	andeq	r1, r6, ip, lsl #28
   2a158:	andeq	r0, r0, r0, lsr r4
   2a15c:	andeq	r0, r0, r0, asr #8
   2a160:			; <UNDEFINED> instruction: 0xffffb498
   2a164:	andeq	r0, r4, r8, asr #3
   2a168:	andeq	pc, r3, r0, lsl #19
   2a16c:	strdeq	r0, [r4], -r4
   2a170:	andeq	r2, r4, r4, ror #3
   2a174:	andeq	pc, r3, r8, asr r9	; <UNPREDICTABLE>
   2a178:	andeq	r0, r4, ip, asr #13
   2a17c:	andeq	r0, r4, r8, ror #3
   2a180:	andeq	pc, r3, r0, lsr r9	; <UNPREDICTABLE>
   2a184:	andeq	r0, r4, r4, lsr #13
   2a188:	muleq	r4, r4, r1
   2a18c:	andeq	pc, r3, ip, lsl #18
   2a190:	andeq	r0, r4, r0, lsl #13
   2a194:	andeq	r8, r3, r0, lsr lr
   2a198:	andeq	pc, r3, r8, ror #17
   2a19c:	andeq	r0, r4, ip, asr r6
   2a1a0:	ldrdeq	pc, [r3], -r8
   2a1a4:	andeq	pc, r3, r4, asr #17
   2a1a8:	andeq	r0, r4, r8, lsr r6
   2a1ac:	andeq	pc, r3, r0, asr sp	; <UNPREDICTABLE>
   2a1b0:	muleq	r3, ip, r8
   2a1b4:	andeq	r0, r4, r0, lsl r6
   2a1b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a1bc:	sub	sp, sp, #44	; 0x2c
   2a1c0:	ldr	lr, [pc, #1348]	; 2a70c <fputs@plt+0x25df8>
   2a1c4:	mov	r5, r0
   2a1c8:	ldr	ip, [pc, #1344]	; 2a710 <fputs@plt+0x25dfc>
   2a1cc:	mov	r0, r1
   2a1d0:	ldr	r1, [sp, #84]	; 0x54
   2a1d4:	add	lr, pc, lr
   2a1d8:	mov	r9, r3
   2a1dc:	mov	r8, r2
   2a1e0:	mov	r3, lr
   2a1e4:	ldr	r7, [sp, #80]	; 0x50
   2a1e8:	str	r1, [sp, #4]
   2a1ec:	ldr	ip, [lr, ip]
   2a1f0:	ldr	r3, [ip]
   2a1f4:	str	ip, [sp]
   2a1f8:	str	r3, [sp, #36]	; 0x24
   2a1fc:	bl	370f4 <fputs@plt+0x327e0>
   2a200:	cmp	r5, #0
   2a204:	str	r0, [sp, #20]
   2a208:	beq	2a634 <fputs@plt+0x25d20>
   2a20c:	cmp	r0, #0
   2a210:	beq	2a67c <fputs@plt+0x25d68>
   2a214:	ldr	r3, [r0, #244]	; 0xf4
   2a218:	ldrb	r2, [r3, #1]
   2a21c:	cmp	r2, #1
   2a220:	bne	2a658 <fputs@plt+0x25d44>
   2a224:	ldrb	r3, [r3, #2]
   2a228:	tst	r3, #1
   2a22c:	bne	2a5c4 <fputs@plt+0x25cb0>
   2a230:	mov	r0, r7
   2a234:	bl	2cd1c <fputs@plt+0x28408>
   2a238:	cmp	r0, #0
   2a23c:	bne	2a6c8 <fputs@plt+0x25db4>
   2a240:	mov	r0, r5
   2a244:	bl	277e0 <fputs@plt+0x22ecc>
   2a248:	cmp	r0, #0
   2a24c:	bne	2a6a0 <fputs@plt+0x25d8c>
   2a250:	ldrb	r3, [r5, #24]
   2a254:	tst	r3, #1
   2a258:	bne	2a5ec <fputs@plt+0x25cd8>
   2a25c:	ldr	r3, [r5, #4]
   2a260:	sub	r3, r3, #1
   2a264:	cmp	r3, #3
   2a268:	bhi	2a440 <fputs@plt+0x25b2c>
   2a26c:	mov	r0, r5
   2a270:	bl	2979c <fputs@plt+0x24e88>
   2a274:	cmp	r0, #0
   2a278:	blt	2a40c <fputs@plt+0x25af8>
   2a27c:	mov	r2, r8
   2a280:	mov	r3, r9
   2a284:	mov	r0, r5
   2a288:	ldr	r1, [sp, #20]
   2a28c:	ldr	r4, [r5, #44]	; 0x2c
   2a290:	bl	25744 <fputs@plt+0x20e30>
   2a294:	cmp	r0, #0
   2a298:	blt	2a40c <fputs@plt+0x25af8>
   2a29c:	mov	r0, r5
   2a2a0:	add	r1, sp, #20
   2a2a4:	bl	263a0 <fputs@plt+0x21a8c>
   2a2a8:	cmp	r0, #0
   2a2ac:	blt	2a40c <fputs@plt+0x25af8>
   2a2b0:	mov	r0, r5
   2a2b4:	ldr	r1, [sp, #20]
   2a2b8:	add	r2, sp, #24
   2a2bc:	mov	r3, #1
   2a2c0:	bl	29970 <fputs@plt+0x2505c>
   2a2c4:	cmp	r0, #0
   2a2c8:	blt	2a40c <fputs@plt+0x25af8>
   2a2cc:	ldr	r0, [sp, #20]
   2a2d0:	mov	r1, #448	; 0x1c0
   2a2d4:	mvn	r2, #0
   2a2d8:	mvn	r3, #0
   2a2dc:	ldrd	r8, [r0, r1]
   2a2e0:	cmp	r9, r3
   2a2e4:	cmpeq	r8, r2
   2a2e8:	beq	2a448 <fputs@plt+0x25b34>
   2a2ec:	mov	r0, #1
   2a2f0:	bl	557f4 <fputs@plt+0x50ee0>
   2a2f4:	adds	r2, r0, r8
   2a2f8:	adc	r3, r1, r9
   2a2fc:	strd	r2, [sp, #8]
   2a300:	ldr	r9, [r5, #44]	; 0x2c
   2a304:	cmp	r4, r9
   2a308:	bcs	2a36c <fputs@plt+0x25a58>
   2a30c:	ldr	r8, [r5, #40]	; 0x28
   2a310:	ldrd	r0, [sp, #24]
   2a314:	add	sl, r8, r4, lsl #2
   2a318:	ldr	r6, [r8, r4, lsl #2]
   2a31c:	ldrd	r2, [r6, #8]
   2a320:	cmp	r3, r1
   2a324:	cmpeq	r2, r0
   2a328:	beq	2a4e4 <fputs@plt+0x25bd0>
   2a32c:	ldr	ip, [r6, #244]	; 0xf4
   2a330:	ldrb	r3, [ip, #3]
   2a334:	cmp	r3, #2
   2a338:	ldrb	r3, [ip]
   2a33c:	beq	2a4b4 <fputs@plt+0x25ba0>
   2a340:	cmp	r3, #108	; 0x6c
   2a344:	ldr	r2, [ip, #8]
   2a348:	ldreq	r2, [ip, #8]
   2a34c:	revne	r2, r2
   2a350:	mov	r3, #0
   2a354:	cmp	r1, r3
   2a358:	cmpeq	r0, r2
   2a35c:	beq	2a458 <fputs@plt+0x25b44>
   2a360:	add	r4, r4, #1
   2a364:	cmp	r4, r9
   2a368:	bcc	2a30c <fputs@plt+0x259f8>
   2a36c:	mov	r0, r5
   2a370:	mov	r1, #0
   2a374:	mov	r2, #0
   2a378:	mov	r3, #0
   2a37c:	bl	26428 <fputs@plt+0x21b14>
   2a380:	cmp	r0, #0
   2a384:	blt	2a3e4 <fputs@plt+0x25ad0>
   2a388:	bne	2a300 <fputs@plt+0x259ec>
   2a38c:	ldrd	r2, [sp, #8]
   2a390:	orrs	r3, r2, r3
   2a394:	beq	2a4d8 <fputs@plt+0x25bc4>
   2a398:	mov	r0, #1
   2a39c:	bl	557f4 <fputs@plt+0x50ee0>
   2a3a0:	ldrd	r2, [sp, #8]
   2a3a4:	cmp	r1, r3
   2a3a8:	cmpeq	r0, r2
   2a3ac:	bcs	2a578 <fputs@plt+0x25c64>
   2a3b0:	ldrd	r2, [sp, #8]
   2a3b4:	subs	r2, r2, r0
   2a3b8:	sbc	r3, r3, r1
   2a3bc:	mov	r0, r5
   2a3c0:	mov	r1, #1
   2a3c4:	bl	27eb8 <fputs@plt+0x235a4>
   2a3c8:	cmp	r0, #0
   2a3cc:	blt	2a40c <fputs@plt+0x25af8>
   2a3d0:	beq	2a578 <fputs@plt+0x25c64>
   2a3d4:	mov	r0, r5
   2a3d8:	bl	25be4 <fputs@plt+0x212d0>
   2a3dc:	cmp	r0, #0
   2a3e0:	bge	2a300 <fputs@plt+0x259ec>
   2a3e4:	cmn	r0, #104	; 0x68
   2a3e8:	beq	2a3fc <fputs@plt+0x25ae8>
   2a3ec:	add	r3, r0, #108	; 0x6c
   2a3f0:	cmn	r0, #32
   2a3f4:	cmpne	r3, #1
   2a3f8:	bhi	2a40c <fputs@plt+0x25af8>
   2a3fc:	mov	r0, r5
   2a400:	bl	25ecc <fputs@plt+0x215b8>
   2a404:	mvn	r4, #103	; 0x67
   2a408:	b	2a410 <fputs@plt+0x25afc>
   2a40c:	mov	r4, r0
   2a410:	ldr	r0, [sp, #20]
   2a414:	cmp	r0, #0
   2a418:	beq	2a420 <fputs@plt+0x25b0c>
   2a41c:	bl	37178 <fputs@plt+0x32864>
   2a420:	ldr	r1, [sp]
   2a424:	mov	r0, r4
   2a428:	ldr	r2, [sp, #36]	; 0x24
   2a42c:	ldr	r3, [r1]
   2a430:	cmp	r2, r3
   2a434:	bne	2a5c0 <fputs@plt+0x25cac>
   2a438:	add	sp, sp, #44	; 0x2c
   2a43c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a440:	mvn	r4, #106	; 0x6a
   2a444:	b	2a410 <fputs@plt+0x25afc>
   2a448:	mov	r2, #0
   2a44c:	mov	r3, #0
   2a450:	strd	r2, [sp, #8]
   2a454:	b	2a300 <fputs@plt+0x259ec>
   2a458:	ldr	r0, [r5, #80]	; 0x50
   2a45c:	cmp	r0, #0
   2a460:	beq	2a360 <fputs@plt+0x25a4c>
   2a464:	ldr	r1, [r6, #32]
   2a468:	cmp	r1, #0
   2a46c:	beq	2a360 <fputs@plt+0x25a4c>
   2a470:	bl	489c <strcmp@plt>
   2a474:	cmp	r0, #0
   2a478:	bne	2a360 <fputs@plt+0x25a4c>
   2a47c:	sub	r2, r9, #-1073741823	; 0xc0000001
   2a480:	add	r1, r4, #1
   2a484:	rsb	r2, r4, r2
   2a488:	mov	r0, sl
   2a48c:	add	r1, r8, r1, lsl #2
   2a490:	lsl	r2, r2, #2
   2a494:	bl	4608 <memmove@plt>
   2a498:	ldr	r3, [r5, #44]	; 0x2c
   2a49c:	mov	r0, r6
   2a4a0:	sub	r3, r3, #1
   2a4a4:	str	r3, [r5, #44]	; 0x2c
   2a4a8:	bl	37178 <fputs@plt+0x32864>
   2a4ac:	mvn	r4, #39	; 0x27
   2a4b0:	b	2a410 <fputs@plt+0x25afc>
   2a4b4:	cmp	r3, #108	; 0x6c
   2a4b8:	ldr	lr, [ip, #8]
   2a4bc:	ldr	fp, [ip, #12]
   2a4c0:	revne	r2, fp
   2a4c4:	revne	r3, lr
   2a4c8:	bne	2a354 <fputs@plt+0x25a40>
   2a4cc:	ldr	r2, [ip, #8]
   2a4d0:	ldr	r3, [ip, #12]
   2a4d4:	b	2a354 <fputs@plt+0x25a40>
   2a4d8:	mvn	r2, #0
   2a4dc:	mvn	r3, #0
   2a4e0:	b	2a3bc <fputs@plt+0x25aa8>
   2a4e4:	sub	r2, r9, #-1073741823	; 0xc0000001
   2a4e8:	add	r1, r4, #1
   2a4ec:	rsb	r2, r4, r2
   2a4f0:	mov	r0, sl
   2a4f4:	add	r1, r8, r1, lsl #2
   2a4f8:	lsl	r2, r2, #2
   2a4fc:	bl	4608 <memmove@plt>
   2a500:	ldr	r3, [r5, #44]	; 0x2c
   2a504:	sub	r3, r3, #1
   2a508:	str	r3, [r5, #44]	; 0x2c
   2a50c:	ldr	r3, [r6, #244]	; 0xf4
   2a510:	ldrb	r3, [r3, #1]
   2a514:	cmp	r3, #2
   2a518:	beq	2a534 <fputs@plt+0x25c20>
   2a51c:	cmp	r3, #3
   2a520:	mvnne	r4, #4
   2a524:	beq	2a580 <fputs@plt+0x25c6c>
   2a528:	mov	r0, r6
   2a52c:	bl	37178 <fputs@plt+0x32864>
   2a530:	b	2a410 <fputs@plt+0x25afc>
   2a534:	ldr	r3, [r6, #332]	; 0x14c
   2a538:	cmp	r3, #0
   2a53c:	beq	2a560 <fputs@plt+0x25c4c>
   2a540:	mov	r1, #968	; 0x3c8
   2a544:	mov	r2, #1
   2a548:	ldrd	r0, [r1, r5]
   2a54c:	mov	r3, #0
   2a550:	and	r2, r2, r0
   2a554:	and	r3, r3, r1
   2a558:	orrs	r1, r2, r3
   2a55c:	beq	2a594 <fputs@plt+0x25c80>
   2a560:	ldr	r2, [sp, #4]
   2a564:	cmp	r2, #0
   2a568:	beq	2a5b0 <fputs@plt+0x25c9c>
   2a56c:	str	r6, [r2]
   2a570:	mov	r4, #1
   2a574:	b	2a410 <fputs@plt+0x25afc>
   2a578:	mvn	r4, #109	; 0x6d
   2a57c:	b	2a410 <fputs@plt+0x25afc>
   2a580:	mov	r0, r7
   2a584:	add	r1, r6, #36	; 0x24
   2a588:	bl	2cfd4 <fputs@plt+0x286c0>
   2a58c:	mov	r4, r0
   2a590:	b	2a528 <fputs@plt+0x25c14>
   2a594:	ldr	r1, [pc, #376]	; 2a714 <fputs@plt+0x25e00>
   2a598:	mov	r0, r7
   2a59c:	ldr	r2, [pc, #372]	; 2a718 <fputs@plt+0x25e04>
   2a5a0:	add	r1, pc, r1
   2a5a4:	add	r2, pc, r2
   2a5a8:	bl	2cf4c <fputs@plt+0x28638>
   2a5ac:	b	2a58c <fputs@plt+0x25c78>
   2a5b0:	mov	r0, r6
   2a5b4:	bl	37178 <fputs@plt+0x32864>
   2a5b8:	mov	r4, #1
   2a5bc:	b	2a410 <fputs@plt+0x25afc>
   2a5c0:	bl	453c <__stack_chk_fail@plt>
   2a5c4:	ldr	r0, [pc, #336]	; 2a71c <fputs@plt+0x25e08>
   2a5c8:	movw	r2, #1966	; 0x7ae
   2a5cc:	ldr	r1, [pc, #332]	; 2a720 <fputs@plt+0x25e0c>
   2a5d0:	ldr	r3, [pc, #332]	; 2a724 <fputs@plt+0x25e10>
   2a5d4:	add	r0, pc, r0
   2a5d8:	add	r1, pc, r1
   2a5dc:	add	r3, pc, r3
   2a5e0:	bl	5af4c <fputs@plt+0x56638>
   2a5e4:	mvn	r4, #21
   2a5e8:	b	2a410 <fputs@plt+0x25afc>
   2a5ec:	mov	r1, #968	; 0x3c8
   2a5f0:	mov	r2, #8
   2a5f4:	ldrd	r0, [r1, r5]
   2a5f8:	mov	r3, #0
   2a5fc:	and	r2, r2, r0
   2a600:	and	r3, r3, r1
   2a604:	orrs	r1, r2, r3
   2a608:	beq	2a25c <fputs@plt+0x25948>
   2a60c:	ldr	r0, [pc, #276]	; 2a728 <fputs@plt+0x25e14>
   2a610:	movw	r2, #1969	; 0x7b1
   2a614:	ldr	r1, [pc, #272]	; 2a72c <fputs@plt+0x25e18>
   2a618:	ldr	r3, [pc, #272]	; 2a730 <fputs@plt+0x25e1c>
   2a61c:	add	r0, pc, r0
   2a620:	add	r1, pc, r1
   2a624:	add	r3, pc, r3
   2a628:	bl	5af4c <fputs@plt+0x56638>
   2a62c:	mvn	r4, #29
   2a630:	b	2a410 <fputs@plt+0x25afc>
   2a634:	ldr	r0, [pc, #248]	; 2a734 <fputs@plt+0x25e20>
   2a638:	movw	r2, #1963	; 0x7ab
   2a63c:	ldr	r1, [pc, #244]	; 2a738 <fputs@plt+0x25e24>
   2a640:	ldr	r3, [pc, #244]	; 2a73c <fputs@plt+0x25e28>
   2a644:	add	r0, pc, r0
   2a648:	add	r1, pc, r1
   2a64c:	add	r3, pc, r3
   2a650:	bl	5af4c <fputs@plt+0x56638>
   2a654:	b	2a5e4 <fputs@plt+0x25cd0>
   2a658:	ldr	r0, [pc, #224]	; 2a740 <fputs@plt+0x25e2c>
   2a65c:	movw	r2, #1965	; 0x7ad
   2a660:	ldr	r1, [pc, #220]	; 2a744 <fputs@plt+0x25e30>
   2a664:	ldr	r3, [pc, #220]	; 2a748 <fputs@plt+0x25e34>
   2a668:	add	r0, pc, r0
   2a66c:	add	r1, pc, r1
   2a670:	add	r3, pc, r3
   2a674:	bl	5af4c <fputs@plt+0x56638>
   2a678:	b	2a5e4 <fputs@plt+0x25cd0>
   2a67c:	ldr	r0, [pc, #200]	; 2a74c <fputs@plt+0x25e38>
   2a680:	movw	r2, #1964	; 0x7ac
   2a684:	ldr	r1, [pc, #196]	; 2a750 <fputs@plt+0x25e3c>
   2a688:	ldr	r3, [pc, #196]	; 2a754 <fputs@plt+0x25e40>
   2a68c:	add	r0, pc, r0
   2a690:	add	r1, pc, r1
   2a694:	add	r3, pc, r3
   2a698:	bl	5af4c <fputs@plt+0x56638>
   2a69c:	b	2a5e4 <fputs@plt+0x25cd0>
   2a6a0:	ldr	r0, [pc, #176]	; 2a758 <fputs@plt+0x25e44>
   2a6a4:	mov	r2, #1968	; 0x7b0
   2a6a8:	ldr	r1, [pc, #172]	; 2a75c <fputs@plt+0x25e48>
   2a6ac:	ldr	r3, [pc, #172]	; 2a760 <fputs@plt+0x25e4c>
   2a6b0:	add	r0, pc, r0
   2a6b4:	add	r1, pc, r1
   2a6b8:	add	r3, pc, r3
   2a6bc:	bl	5af4c <fputs@plt+0x56638>
   2a6c0:	mvn	r4, #9
   2a6c4:	b	2a410 <fputs@plt+0x25afc>
   2a6c8:	ldr	r0, [pc, #148]	; 2a764 <fputs@plt+0x25e50>
   2a6cc:	movw	r2, #1967	; 0x7af
   2a6d0:	ldr	r1, [pc, #144]	; 2a768 <fputs@plt+0x25e54>
   2a6d4:	ldr	r3, [pc, #144]	; 2a76c <fputs@plt+0x25e58>
   2a6d8:	add	r0, pc, r0
   2a6dc:	add	r1, pc, r1
   2a6e0:	add	r3, pc, r3
   2a6e4:	bl	5af4c <fputs@plt+0x56638>
   2a6e8:	b	2a5e4 <fputs@plt+0x25cd0>
   2a6ec:	ldr	r3, [sp, #20]
   2a6f0:	mov	r4, r0
   2a6f4:	cmp	r3, #0
   2a6f8:	beq	2a704 <fputs@plt+0x25df0>
   2a6fc:	mov	r0, r3
   2a700:	bl	37178 <fputs@plt+0x32864>
   2a704:	mov	r0, r4
   2a708:	bl	4818 <_Unwind_Resume@plt>
   2a70c:			; <UNDEFINED> instruction: 0x000619bc
   2a710:	andeq	r0, r0, r0, lsr r4
   2a714:	andeq	pc, r3, r4, lsr sl	; <UNPREDICTABLE>
   2a718:	andeq	pc, r3, r0, lsl sp	; <UNPREDICTABLE>
   2a71c:	muleq	r3, r0, ip
   2a720:	ldrdeq	pc, [r3], -r8
   2a724:	andeq	r0, r4, ip
   2a728:	ldrdeq	pc, [r3], -r8
   2a72c:	muleq	r3, r0, r3
   2a730:	andeq	pc, r3, r4, asr #31
   2a734:	strdeq	r1, [r4], -r4
   2a738:	andeq	pc, r3, r8, ror #6
   2a73c:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   2a740:	andeq	pc, r3, ip, asr #23
   2a744:	andeq	pc, r3, r4, asr #6
   2a748:	andeq	pc, r3, r8, ror pc	; <UNPREDICTABLE>
   2a74c:	andeq	r8, r3, r8, ror #16
   2a750:	andeq	pc, r3, r0, lsr #6
   2a754:	andeq	pc, r3, r4, asr pc	; <UNPREDICTABLE>
   2a758:	andeq	pc, r3, r0, lsl r6	; <UNPREDICTABLE>
   2a75c:	strdeq	pc, [r3], -ip
   2a760:	andeq	pc, r3, r0, lsr pc	; <UNPREDICTABLE>
   2a764:	andeq	pc, r3, r0, asr #23
   2a768:	ldrdeq	pc, [r3], -r4
   2a76c:	andeq	pc, r3, r8, lsl #30
   2a770:	push	{r4, lr}
   2a774:	subs	r4, r0, #0
   2a778:	beq	2a838 <fputs@plt+0x25f24>
   2a77c:	bl	277e0 <fputs@plt+0x22ecc>
   2a780:	cmp	r0, #0
   2a784:	bne	2a860 <fputs@plt+0x25f4c>
   2a788:	ldr	r3, [r4, #4]
   2a78c:	cmp	r3, #5
   2a790:	beq	2a7bc <fputs@plt+0x25ea8>
   2a794:	sub	r3, r3, #1
   2a798:	cmp	r3, #3
   2a79c:	bhi	2a820 <fputs@plt+0x25f0c>
   2a7a0:	mov	r0, r4
   2a7a4:	bl	2979c <fputs@plt+0x24e88>
   2a7a8:	cmp	r0, #0
   2a7ac:	poplt	{r4, pc}
   2a7b0:	ldr	r3, [r4, #56]	; 0x38
   2a7b4:	cmp	r3, #0
   2a7b8:	bne	2a7dc <fputs@plt+0x25ec8>
   2a7bc:	mov	r0, #0
   2a7c0:	pop	{r4, pc}
   2a7c4:	ldr	ip, [r4, #56]	; 0x38
   2a7c8:	cmp	ip, #0
   2a7cc:	beq	2a7bc <fputs@plt+0x25ea8>
   2a7d0:	bl	27eb8 <fputs@plt+0x235a4>
   2a7d4:	cmp	r0, #0
   2a7d8:	blt	2a81c <fputs@plt+0x25f08>
   2a7dc:	mov	r0, r4
   2a7e0:	bl	25be4 <fputs@plt+0x212d0>
   2a7e4:	mov	r1, #0
   2a7e8:	mvn	r2, #0
   2a7ec:	mvn	r3, #0
   2a7f0:	subs	ip, r0, #0
   2a7f4:	mov	r0, r4
   2a7f8:	bge	2a7c4 <fputs@plt+0x25eb0>
   2a7fc:	cmn	ip, #104	; 0x68
   2a800:	beq	2a828 <fputs@plt+0x25f14>
   2a804:	add	r3, ip, #108	; 0x6c
   2a808:	cmn	ip, #32
   2a80c:	cmpne	r3, #1
   2a810:	bls	2a828 <fputs@plt+0x25f14>
   2a814:	mov	r0, ip
   2a818:	pop	{r4, pc}
   2a81c:	pop	{r4, pc}
   2a820:	mvn	r0, #106	; 0x6a
   2a824:	pop	{r4, pc}
   2a828:	mov	r0, r4
   2a82c:	bl	25ecc <fputs@plt+0x215b8>
   2a830:	mvn	r0, #103	; 0x67
   2a834:	pop	{r4, pc}
   2a838:	ldr	r0, [pc, #72]	; 2a888 <fputs@plt+0x25f74>
   2a83c:	movw	r2, #2866	; 0xb32
   2a840:	ldr	r1, [pc, #68]	; 2a88c <fputs@plt+0x25f78>
   2a844:	ldr	r3, [pc, #68]	; 2a890 <fputs@plt+0x25f7c>
   2a848:	add	r0, pc, r0
   2a84c:	add	r1, pc, r1
   2a850:	add	r3, pc, r3
   2a854:	bl	5af4c <fputs@plt+0x56638>
   2a858:	mvn	r0, #21
   2a85c:	pop	{r4, pc}
   2a860:	ldr	r0, [pc, #44]	; 2a894 <fputs@plt+0x25f80>
   2a864:	movw	r2, #2867	; 0xb33
   2a868:	ldr	r1, [pc, #40]	; 2a898 <fputs@plt+0x25f84>
   2a86c:	ldr	r3, [pc, #40]	; 2a89c <fputs@plt+0x25f88>
   2a870:	add	r0, pc, r0
   2a874:	add	r1, pc, r1
   2a878:	add	r3, pc, r3
   2a87c:	bl	5af4c <fputs@plt+0x56638>
   2a880:	mvn	r0, #9
   2a884:	pop	{r4, pc}
   2a888:	strdeq	r1, [r4], -r0
   2a88c:	andeq	pc, r3, r4, ror #2
   2a890:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   2a894:	andeq	pc, r3, r0, asr r4	; <UNPREDICTABLE>
   2a898:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   2a89c:	andeq	pc, r3, r4, lsl r1	; <UNPREDICTABLE>
   2a8a0:	ldr	r3, [pc, #760]	; 2aba0 <fputs@plt+0x2628c>
   2a8a4:	ldr	r2, [pc, #760]	; 2aba4 <fputs@plt+0x26290>
   2a8a8:	add	r3, pc, r3
   2a8ac:	push	{r4, r5, r6, lr}
   2a8b0:	subs	r4, r0, #0
   2a8b4:	ldr	r6, [r3, r2]
   2a8b8:	sub	sp, sp, #128	; 0x80
   2a8bc:	ldr	r3, [r6]
   2a8c0:	str	r3, [sp, #124]	; 0x7c
   2a8c4:	beq	2ab38 <fputs@plt+0x26224>
   2a8c8:	ldr	r3, [r4, #4]
   2a8cc:	cmp	r3, #0
   2a8d0:	bne	2ab10 <fputs@plt+0x261fc>
   2a8d4:	bl	277e0 <fputs@plt+0x22ecc>
   2a8d8:	cmp	r0, #0
   2a8dc:	bne	2aae8 <fputs@plt+0x261d4>
   2a8e0:	ldrb	r3, [r4, #24]
   2a8e4:	mov	r2, #1
   2a8e8:	str	r2, [r4, #4]
   2a8ec:	tst	r3, #16
   2a8f0:	bne	2a99c <fputs@plt+0x26088>
   2a8f4:	ldr	r0, [r4, #8]
   2a8f8:	cmp	r0, #0
   2a8fc:	blt	2a9ac <fputs@plt+0x26098>
   2a900:	ldr	r3, [r4, #12]
   2a904:	cmp	r3, #0
   2a908:	blt	2ab60 <fputs@plt+0x2624c>
   2a90c:	mov	r1, #1
   2a910:	bl	4fdf0 <fputs@plt+0x4b4dc>
   2a914:	subs	r3, r0, #0
   2a918:	blt	2aa14 <fputs@plt+0x26100>
   2a91c:	ldr	r0, [r4, #8]
   2a920:	mov	r1, #1
   2a924:	bl	4fe80 <fputs@plt+0x4b56c>
   2a928:	subs	r3, r0, #0
   2a92c:	blt	2aa14 <fputs@plt+0x26100>
   2a930:	ldr	r1, [r4, #8]
   2a934:	ldr	r0, [r4, #12]
   2a938:	cmp	r1, r0
   2a93c:	beq	2a968 <fputs@plt+0x26054>
   2a940:	mov	r1, #1
   2a944:	bl	4fdf0 <fputs@plt+0x4b4dc>
   2a948:	subs	r3, r0, #0
   2a94c:	blt	2aa14 <fputs@plt+0x26100>
   2a950:	ldr	r0, [r4, #12]
   2a954:	mov	r1, #1
   2a958:	bl	4fe80 <fputs@plt+0x4b56c>
   2a95c:	subs	r3, r0, #0
   2a960:	blt	2aa14 <fputs@plt+0x26100>
   2a964:	ldr	r1, [r4, #8]
   2a968:	mov	r0, #3
   2a96c:	add	r2, sp, #16
   2a970:	bl	40d4 <__fxstat64@plt>
   2a974:	cmp	r0, #0
   2a978:	blt	2aac8 <fputs@plt+0x261b4>
   2a97c:	ldr	r3, [r4, #8]
   2a980:	mov	r0, r4
   2a984:	and	r3, r3, #61440	; 0xf000
   2a988:	cmp	r3, #8192	; 0x2000
   2a98c:	beq	2aad8 <fputs@plt+0x261c4>
   2a990:	bl	2f698 <fputs@plt+0x2ad84>
   2a994:	mov	r3, r0
   2a998:	b	2a9c4 <fputs@plt+0x260b0>
   2a99c:	tst	r3, #4
   2a9a0:	beq	2a8f4 <fputs@plt+0x25fe0>
   2a9a4:	mvn	r4, #21
   2a9a8:	b	2a9f0 <fputs@plt+0x260dc>
   2a9ac:	ldr	r3, [r4, #312]	; 0x138
   2a9b0:	cmp	r3, #0
   2a9b4:	beq	2aa24 <fputs@plt+0x26110>
   2a9b8:	mov	r0, r4
   2a9bc:	bl	26524 <fputs@plt+0x21c10>
   2a9c0:	mov	r3, r0
   2a9c4:	cmp	r3, #0
   2a9c8:	blt	2aa14 <fputs@plt+0x26100>
   2a9cc:	ldrb	r2, [r4, #24]
   2a9d0:	mov	r1, #0
   2a9d4:	str	r1, [sp, #16]
   2a9d8:	ubfx	r3, r2, #2, #1
   2a9dc:	cmp	r3, r1
   2a9e0:	beq	2aa0c <fputs@plt+0x260f8>
   2a9e4:	tst	r2, #1
   2a9e8:	movne	r4, r1
   2a9ec:	beq	2aa58 <fputs@plt+0x26144>
   2a9f0:	ldr	r2, [sp, #124]	; 0x7c
   2a9f4:	mov	r0, r4
   2a9f8:	ldr	r3, [r6]
   2a9fc:	cmp	r2, r3
   2aa00:	bne	2aae4 <fputs@plt+0x261d0>
   2aa04:	add	sp, sp, #128	; 0x80
   2aa08:	pop	{r4, r5, r6, pc}
   2aa0c:	mov	r4, r3
   2aa10:	b	2a9f0 <fputs@plt+0x260dc>
   2aa14:	mov	r0, r4
   2aa18:	mov	r4, r3
   2aa1c:	bl	284f0 <fputs@plt+0x23bdc>
   2aa20:	b	2a9f0 <fputs@plt+0x260dc>
   2aa24:	ldrh	r3, [r4, #148]	; 0x94
   2aa28:	cmp	r3, #0
   2aa2c:	bne	2a9b8 <fputs@plt+0x260a4>
   2aa30:	ldr	r3, [r4, #408]	; 0x198
   2aa34:	cmp	r3, #0
   2aa38:	bne	2a9b8 <fputs@plt+0x260a4>
   2aa3c:	ldr	r3, [r4, #280]	; 0x118
   2aa40:	cmp	r3, #0
   2aa44:	bne	2a9b8 <fputs@plt+0x260a4>
   2aa48:	ldr	r3, [r4, #284]	; 0x11c
   2aa4c:	cmp	r3, #0
   2aa50:	bne	2a9b8 <fputs@plt+0x260a4>
   2aa54:	b	2a9a4 <fputs@plt+0x26090>
   2aa58:	ldr	r2, [pc, #328]	; 2aba8 <fputs@plt+0x26294>
   2aa5c:	mov	r0, r4
   2aa60:	ldr	ip, [pc, #324]	; 2abac <fputs@plt+0x26298>
   2aa64:	add	r1, sp, #16
   2aa68:	ldr	r3, [pc, #320]	; 2abb0 <fputs@plt+0x2629c>
   2aa6c:	add	r2, pc, r2
   2aa70:	add	ip, pc, ip
   2aa74:	stm	sp, {r2, ip}
   2aa78:	add	r3, pc, r3
   2aa7c:	bl	36c84 <fputs@plt+0x32370>
   2aa80:	cmp	r0, #0
   2aa84:	blt	2aab0 <fputs@plt+0x2619c>
   2aa88:	ldr	r3, [pc, #292]	; 2abb4 <fputs@plt+0x262a0>
   2aa8c:	mov	r1, #0
   2aa90:	mov	r0, r4
   2aa94:	mov	r5, #0
   2aa98:	mov	r4, #0
   2aa9c:	ldr	r2, [sp, #16]
   2aaa0:	str	r1, [sp]
   2aaa4:	add	r3, pc, r3
   2aaa8:	strd	r4, [sp, #8]
   2aaac:	bl	29d6c <fputs@plt+0x25458>
   2aab0:	mov	r4, r0
   2aab4:	ldr	r0, [sp, #16]
   2aab8:	cmp	r0, #0
   2aabc:	beq	2a9f0 <fputs@plt+0x260dc>
   2aac0:	bl	37178 <fputs@plt+0x32864>
   2aac4:	b	2a9f0 <fputs@plt+0x260dc>
   2aac8:	bl	48cc <__errno_location@plt>
   2aacc:	ldr	r3, [r0]
   2aad0:	rsb	r3, r3, #0
   2aad4:	b	2a9c4 <fputs@plt+0x260b0>
   2aad8:	bl	31b80 <fputs@plt+0x2d26c>
   2aadc:	mov	r3, r0
   2aae0:	b	2a9c4 <fputs@plt+0x260b0>
   2aae4:	bl	453c <__stack_chk_fail@plt>
   2aae8:	ldr	r0, [pc, #200]	; 2abb8 <fputs@plt+0x262a4>
   2aaec:	movw	r2, #1075	; 0x433
   2aaf0:	ldr	r1, [pc, #196]	; 2abbc <fputs@plt+0x262a8>
   2aaf4:	mvn	r4, #9
   2aaf8:	ldr	r3, [pc, #192]	; 2abc0 <fputs@plt+0x262ac>
   2aafc:	add	r0, pc, r0
   2ab00:	add	r1, pc, r1
   2ab04:	add	r3, pc, r3
   2ab08:	bl	5af4c <fputs@plt+0x56638>
   2ab0c:	b	2a9f0 <fputs@plt+0x260dc>
   2ab10:	ldr	r0, [pc, #172]	; 2abc4 <fputs@plt+0x262b0>
   2ab14:	movw	r2, #1074	; 0x432
   2ab18:	ldr	r1, [pc, #168]	; 2abc8 <fputs@plt+0x262b4>
   2ab1c:	mvn	r4, #0
   2ab20:	ldr	r3, [pc, #164]	; 2abcc <fputs@plt+0x262b8>
   2ab24:	add	r0, pc, r0
   2ab28:	add	r1, pc, r1
   2ab2c:	add	r3, pc, r3
   2ab30:	bl	5af4c <fputs@plt+0x56638>
   2ab34:	b	2a9f0 <fputs@plt+0x260dc>
   2ab38:	ldr	r0, [pc, #144]	; 2abd0 <fputs@plt+0x262bc>
   2ab3c:	movw	r2, #1073	; 0x431
   2ab40:	ldr	r1, [pc, #140]	; 2abd4 <fputs@plt+0x262c0>
   2ab44:	mvn	r4, #21
   2ab48:	ldr	r3, [pc, #136]	; 2abd8 <fputs@plt+0x262c4>
   2ab4c:	add	r0, pc, r0
   2ab50:	add	r1, pc, r1
   2ab54:	add	r3, pc, r3
   2ab58:	bl	5af4c <fputs@plt+0x56638>
   2ab5c:	b	2a9f0 <fputs@plt+0x260dc>
   2ab60:	ldr	r0, [pc, #116]	; 2abdc <fputs@plt+0x262c8>
   2ab64:	movw	r2, #1041	; 0x411
   2ab68:	ldr	r1, [pc, #112]	; 2abe0 <fputs@plt+0x262cc>
   2ab6c:	ldr	r3, [pc, #112]	; 2abe4 <fputs@plt+0x262d0>
   2ab70:	add	r0, pc, r0
   2ab74:	add	r1, pc, r1
   2ab78:	add	r3, pc, r3
   2ab7c:	bl	5ac34 <fputs@plt+0x56320>
   2ab80:	ldr	r3, [sp, #16]
   2ab84:	mov	r4, r0
   2ab88:	cmp	r3, #0
   2ab8c:	beq	2ab98 <fputs@plt+0x26284>
   2ab90:	mov	r0, r3
   2ab94:	bl	37178 <fputs@plt+0x32864>
   2ab98:	mov	r0, r4
   2ab9c:	bl	4818 <_Unwind_Resume@plt>
   2aba0:	andeq	r1, r6, r8, ror #5
   2aba4:	andeq	r0, r0, r0, lsr r4
   2aba8:	andeq	pc, r3, r8, lsr #17
   2abac:	ldrdeq	pc, [r3], -r4
   2abb0:			; <UNDEFINED> instruction: 0x0003f8b4
   2abb4:			; <UNDEFINED> instruction: 0xffffb6c0
   2abb8:	andeq	pc, r3, r4, asr #3
   2abbc:			; <UNDEFINED> instruction: 0x0003eeb0
   2abc0:	andeq	pc, r3, r0, ror #25
   2abc4:	andeq	pc, r3, ip, ror r1	; <UNPREDICTABLE>
   2abc8:	andeq	lr, r3, r8, lsl #29
   2abcc:			; <UNDEFINED> instruction: 0x0003fcb8
   2abd0:	andeq	r1, r4, ip, ror #13
   2abd4:	andeq	lr, r3, r0, ror #28
   2abd8:	muleq	r3, r0, ip
   2abdc:	muleq	r3, r0, r7
   2abe0:	andeq	lr, r3, ip, lsr lr
   2abe4:	andeq	pc, r3, r0, lsr fp	; <UNPREDICTABLE>
   2abe8:	ldr	r3, [pc, #272]	; 2ad00 <fputs@plt+0x263ec>
   2abec:	ldr	r2, [pc, #272]	; 2ad04 <fputs@plt+0x263f0>
   2abf0:	add	r3, pc, r3
   2abf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2abf8:	subs	r7, r0, #0
   2abfc:	ldr	r6, [r3, r2]
   2ac00:	sub	sp, sp, #12
   2ac04:	ldr	r3, [r6]
   2ac08:	str	r3, [sp, #4]
   2ac0c:	beq	2acd8 <fputs@plt+0x263c4>
   2ac10:	mov	r0, sp
   2ac14:	bl	273e4 <fputs@plt+0x22ad0>
   2ac18:	cmp	r0, #0
   2ac1c:	blt	2acac <fputs@plt+0x26398>
   2ac20:	ldr	r0, [sp]
   2ac24:	bl	27958 <fputs@plt+0x23044>
   2ac28:	subs	r4, r0, #0
   2ac2c:	blt	2acc4 <fputs@plt+0x263b0>
   2ac30:	ldr	r1, [sp]
   2ac34:	mov	r8, #976	; 0x3d0
   2ac38:	mov	lr, #392	; 0x188
   2ac3c:	movw	r4, #1026	; 0x402
   2ac40:	mov	r5, #0
   2ac44:	mov	r2, #12
   2ac48:	ldrb	ip, [r1, #25]
   2ac4c:	movt	r2, #32
   2ac50:	ldrb	r9, [r1, #24]
   2ac54:	mov	r3, #0
   2ac58:	mov	r0, r1
   2ac5c:	orr	r9, r9, #4
   2ac60:	strb	r9, [r1, #24]
   2ac64:	ldrd	sl, [r1, r8]
   2ac68:	mvn	ip, ip, lsl #25
   2ac6c:	mvn	ip, ip, lsr #25
   2ac70:	bfc	ip, #3, #1
   2ac74:	orr	r4, r4, sl
   2ac78:	strb	ip, [r1, #25]
   2ac7c:	orr	r5, r5, fp
   2ac80:	strd	r4, [r1, r8]
   2ac84:	ldrd	r4, [r1, lr]
   2ac88:	orr	r2, r2, r4
   2ac8c:	orr	r3, r3, r5
   2ac90:	strd	r2, [r1, lr]
   2ac94:	bl	2a8a0 <fputs@plt+0x25f8c>
   2ac98:	subs	r4, r0, #0
   2ac9c:	blt	2acc4 <fputs@plt+0x263b0>
   2aca0:	ldr	r3, [sp]
   2aca4:	mov	r0, #0
   2aca8:	str	r3, [r7]
   2acac:	ldr	r2, [sp, #4]
   2acb0:	ldr	r3, [r6]
   2acb4:	cmp	r2, r3
   2acb8:	bne	2acd4 <fputs@plt+0x263c0>
   2acbc:	add	sp, sp, #12
   2acc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2acc4:	ldr	r0, [sp]
   2acc8:	bl	28230 <fputs@plt+0x2391c>
   2accc:	mov	r0, r4
   2acd0:	b	2acac <fputs@plt+0x26398>
   2acd4:	bl	453c <__stack_chk_fail@plt>
   2acd8:	ldr	r0, [pc, #40]	; 2ad08 <fputs@plt+0x263f4>
   2acdc:	movw	r2, #1167	; 0x48f
   2ace0:	ldr	r1, [pc, #36]	; 2ad0c <fputs@plt+0x263f8>
   2ace4:	ldr	r3, [pc, #36]	; 2ad10 <fputs@plt+0x263fc>
   2ace8:	add	r0, pc, r0
   2acec:	add	r1, pc, r1
   2acf0:	add	r3, pc, r3
   2acf4:	bl	5af4c <fputs@plt+0x56638>
   2acf8:	mvn	r0, #21
   2acfc:	b	2acac <fputs@plt+0x26398>
   2ad00:	andeq	r0, r6, r0, lsr #31
   2ad04:	andeq	r0, r0, r0, lsr r4
   2ad08:	andeq	sl, r3, r8, ror sl
   2ad0c:	andeq	lr, r3, r4, asr #25
   2ad10:	andeq	pc, r3, r4, lsr r9	; <UNPREDICTABLE>
   2ad14:	push	{r3, r4, r5, lr}
   2ad18:	mov	r4, r0
   2ad1c:	ldr	r5, [r0, #1100]	; 0x44c
   2ad20:	cmp	r5, #0
   2ad24:	beq	2ad30 <fputs@plt+0x2641c>
   2ad28:	mov	r0, #0
   2ad2c:	pop	{r3, r4, r5, pc}
   2ad30:	add	r0, r0, #1088	; 0x440
   2ad34:	add	r0, r0, #12
   2ad38:	bl	5cb30 <fputs@plt+0x5821c>
   2ad3c:	cmn	r0, #2
   2ad40:	popne	{r3, r4, r5, pc}
   2ad44:	mov	r0, #2
   2ad48:	bl	4500 <malloc@plt>
   2ad4c:	subs	r3, r0, #0
   2ad50:	beq	2ad68 <fputs@plt+0x26454>
   2ad54:	mov	r2, #47	; 0x2f
   2ad58:	mov	r0, r5
   2ad5c:	strh	r2, [r3]
   2ad60:	str	r3, [r4, #1100]	; 0x44c
   2ad64:	pop	{r3, r4, r5, pc}
   2ad68:	mvn	r0, #11
   2ad6c:	str	r3, [r4, #1100]	; 0x44c
   2ad70:	pop	{r3, r4, r5, pc}
   2ad74:	ldr	r3, [pc, #344]	; 2aed4 <fputs@plt+0x265c0>
   2ad78:	push	{r4, r5, r6, r7, r8, fp, lr}
   2ad7c:	add	fp, sp, #24
   2ad80:	ldr	r2, [pc, #336]	; 2aed8 <fputs@plt+0x265c4>
   2ad84:	sub	sp, sp, #44	; 0x2c
   2ad88:	add	r3, pc, r3
   2ad8c:	subs	r8, r0, #0
   2ad90:	mov	r7, r1
   2ad94:	ldr	r6, [r3, r2]
   2ad98:	ldr	r3, [r6]
   2ad9c:	str	r3, [fp, #-32]	; 0xffffffe0
   2ada0:	beq	2aeb4 <fputs@plt+0x265a0>
   2ada4:	cmp	r1, #0
   2ada8:	beq	2ae94 <fputs@plt+0x26580>
   2adac:	mov	r1, #968	; 0x3c8
   2adb0:	mov	r2, #8
   2adb4:	ldrd	r4, [r8, r1]
   2adb8:	mov	r3, #0
   2adbc:	and	r2, r2, r4
   2adc0:	and	r3, r3, r5
   2adc4:	orrs	r1, r2, r3
   2adc8:	beq	2ae28 <fputs@plt+0x26514>
   2adcc:	ldrb	r3, [r7]
   2add0:	cmp	r3, #0
   2add4:	beq	2ae84 <fputs@plt+0x26570>
   2add8:	ldr	r3, [pc, #252]	; 2aedc <fputs@plt+0x265c8>
   2addc:	mov	r0, r7
   2ade0:	add	r3, pc, r3
   2ade4:	str	r3, [fp, #-36]	; 0xffffffdc
   2ade8:	bl	42a8 <strlen@plt>
   2adec:	mov	r1, r7
   2adf0:	add	r0, r0, #32
   2adf4:	bic	r3, r0, #7
   2adf8:	sub	sp, sp, r3
   2adfc:	add	r7, sp, #24
   2ae00:	mov	r0, r7
   2ae04:	bl	3ff0 <stpcpy@plt>
   2ae08:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2ae0c:	cmp	r1, #0
   2ae10:	mov	r3, r0
   2ae14:	beq	2ae20 <fputs@plt+0x2650c>
   2ae18:	bl	3ff0 <stpcpy@plt>
   2ae1c:	mov	r3, r0
   2ae20:	mov	r2, #0
   2ae24:	strb	r2, [r3]
   2ae28:	ldr	r1, [pc, #176]	; 2aee0 <fputs@plt+0x265cc>
   2ae2c:	mov	r2, #0
   2ae30:	ldr	lr, [pc, #172]	; 2aee4 <fputs@plt+0x265d0>
   2ae34:	mov	r0, r8
   2ae38:	add	r1, pc, r1
   2ae3c:	str	r2, [sp, #4]
   2ae40:	str	r2, [sp, #8]
   2ae44:	add	lr, pc, lr
   2ae48:	ldr	ip, [pc, #152]	; 2aee8 <fputs@plt+0x265d4>
   2ae4c:	mov	r3, r1
   2ae50:	ldr	r2, [pc, #148]	; 2aeec <fputs@plt+0x265d8>
   2ae54:	add	ip, pc, ip
   2ae58:	str	r7, [sp, #16]
   2ae5c:	add	r2, pc, r2
   2ae60:	str	lr, [sp]
   2ae64:	str	ip, [sp, #12]
   2ae68:	bl	45e44 <fputs@plt+0x41530>
   2ae6c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2ae70:	ldr	r3, [r6]
   2ae74:	cmp	r2, r3
   2ae78:	bne	2ae90 <fputs@plt+0x2657c>
   2ae7c:	sub	sp, fp, #24
   2ae80:	pop	{r4, r5, r6, r7, r8, fp, pc}
   2ae84:	ldr	r7, [pc, #100]	; 2aef0 <fputs@plt+0x265dc>
   2ae88:	add	r7, pc, r7
   2ae8c:	b	2ae28 <fputs@plt+0x26514>
   2ae90:	bl	453c <__stack_chk_fail@plt>
   2ae94:	ldr	r0, [pc, #88]	; 2aef4 <fputs@plt+0x265e0>
   2ae98:	movw	r2, #1434	; 0x59a
   2ae9c:	ldr	r1, [pc, #84]	; 2aef8 <fputs@plt+0x265e4>
   2aea0:	ldr	r3, [pc, #84]	; 2aefc <fputs@plt+0x265e8>
   2aea4:	add	r0, pc, r0
   2aea8:	add	r1, pc, r1
   2aeac:	add	r3, pc, r3
   2aeb0:	bl	5ac34 <fputs@plt+0x56320>
   2aeb4:	ldr	r0, [pc, #68]	; 2af00 <fputs@plt+0x265ec>
   2aeb8:	movw	r2, #1433	; 0x599
   2aebc:	ldr	r1, [pc, #64]	; 2af04 <fputs@plt+0x265f0>
   2aec0:	ldr	r3, [pc, #64]	; 2af08 <fputs@plt+0x265f4>
   2aec4:	add	r0, pc, r0
   2aec8:	add	r1, pc, r1
   2aecc:	add	r3, pc, r3
   2aed0:	bl	5ac34 <fputs@plt+0x56320>
   2aed4:	andeq	r0, r6, r8, lsl #28
   2aed8:	andeq	r0, r0, r0, lsr r4
   2aedc:	andeq	pc, r3, r4, lsr #22
   2aee0:	ldrdeq	pc, [r3], -ip
   2aee4:	ldrdeq	pc, [r3], -r4
   2aee8:	andeq	lr, r3, r0
   2aeec:	ldrdeq	pc, [r3], -r0
   2aef0:	andeq	pc, r3, ip, asr sl	; <UNPREDICTABLE>
   2aef4:	andeq	sp, r3, r8, lsr #9
   2aef8:	andeq	pc, r3, r0, lsl sl	; <UNPREDICTABLE>
   2aefc:	andeq	pc, r3, ip, ror #19
   2af00:	andeq	r1, r4, r4, ror r3
   2af04:	strdeq	pc, [r3], -r0
   2af08:	andeq	pc, r3, ip, asr #19
   2af0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2af10:	subs	fp, r0, #0
   2af14:	sub	sp, sp, #36	; 0x24
   2af18:	mov	r9, r1
   2af1c:	strd	r2, [sp]
   2af20:	ldr	sl, [sp, #72]	; 0x48
   2af24:	beq	2b614 <fputs@plt+0x26d00>
   2af28:	cmp	r1, #0
   2af2c:	beq	2b5dc <fputs@plt+0x26cc8>
   2af30:	cmp	sl, #0
   2af34:	beq	2b634 <fputs@plt+0x26d20>
   2af38:	ldr	r6, [r1]
   2af3c:	add	r8, r1, #24
   2af40:	add	r3, r1, r6
   2af44:	cmp	r8, r3
   2af48:	bcs	2b02c <fputs@plt+0x26718>
   2af4c:	cmp	r1, r8
   2af50:	bhi	2b02c <fputs@plt+0x26718>
   2af54:	ldrd	r2, [sp]
   2af58:	mov	r0, #1024	; 0x400
   2af5c:	mov	r1, #0
   2af60:	and	r2, r2, r0
   2af64:	and	r3, r3, r1
   2af68:	strd	r2, [sp, #8]
   2af6c:	mov	r0, #1073741824	; 0x40000000
   2af70:	ldrd	r2, [sp]
   2af74:	mov	r1, #0
   2af78:	and	r2, r2, r0
   2af7c:	and	r3, r3, r1
   2af80:	strd	r2, [sp, #16]
   2af84:	mov	r0, #536870912	; 0x20000000
   2af88:	ldrd	r2, [sp]
   2af8c:	mov	r1, #0
   2af90:	and	r2, r2, r0
   2af94:	and	r3, r3, r1
   2af98:	strd	r2, [sp, #24]
   2af9c:	ldrd	r2, [r8, #8]
   2afa0:	mvn	r0, #4096	; 0x1000
   2afa4:	mvn	r1, #0
   2afa8:	adds	r2, r2, r0
   2afac:	adc	r3, r3, r1
   2afb0:	cmp	r3, #0
   2afb4:	cmpeq	r2, #12
   2afb8:	bhi	2b008 <fputs@plt+0x266f4>
   2afbc:	cmp	r2, #12
   2afc0:	addls	pc, pc, r2, lsl #2
   2afc4:	b	2b008 <fputs@plt+0x266f4>
   2afc8:	b	2b328 <fputs@plt+0x26a14>
   2afcc:	b	2b2ac <fputs@plt+0x26998>
   2afd0:	b	2b548 <fputs@plt+0x26c34>
   2afd4:	b	2b4f4 <fputs@plt+0x26be0>
   2afd8:	b	2b264 <fputs@plt+0x26950>
   2afdc:	b	2b230 <fputs@plt+0x2691c>
   2afe0:	b	2b1fc <fputs@plt+0x268e8>
   2afe4:	b	2b1bc <fputs@plt+0x268a8>
   2afe8:	b	2b164 <fputs@plt+0x26850>
   2afec:	b	2b0e8 <fputs@plt+0x267d4>
   2aff0:	b	2b0b4 <fputs@plt+0x267a0>
   2aff4:	b	2b038 <fputs@plt+0x26724>
   2aff8:	b	2affc <fputs@plt+0x266e8>
   2affc:	ldrd	r2, [sp, #16]
   2b000:	orrs	r3, r2, r3
   2b004:	bne	2b5b4 <fputs@plt+0x26ca0>
   2b008:	ldr	r2, [r8]
   2b00c:	add	r3, r9, r6
   2b010:	add	r2, r2, #7
   2b014:	bic	r2, r2, #7
   2b018:	add	r8, r8, r2
   2b01c:	cmp	r8, r3
   2b020:	bcs	2b02c <fputs@plt+0x26718>
   2b024:	cmp	r9, r8
   2b028:	bls	2af9c <fputs@plt+0x26688>
   2b02c:	mov	r0, #0
   2b030:	add	sp, sp, #36	; 0x24
   2b034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b038:	ldrd	r2, [sp]
   2b03c:	mov	r0, #67108864	; 0x4000000
   2b040:	mov	r1, #0
   2b044:	and	r2, r2, r0
   2b048:	and	r3, r3, r1
   2b04c:	orrs	ip, r2, r3
   2b050:	beq	2b070 <fputs@plt+0x2675c>
   2b054:	ldr	ip, [r8, #16]
   2b058:	cmn	ip, #1
   2b05c:	strne	ip, [sl, #112]	; 0x70
   2b060:	ldrdne	r2, [sl, #8]
   2b064:	orrne	r2, r2, r0
   2b068:	orrne	r3, r3, r1
   2b06c:	strdne	r2, [sl, #8]
   2b070:	ldrd	r2, [sp]
   2b074:	mov	r0, #134217728	; 0x8000000
   2b078:	mov	r1, #0
   2b07c:	and	r2, r2, r0
   2b080:	and	r3, r3, r1
   2b084:	orrs	ip, r2, r3
   2b088:	beq	2b540 <fputs@plt+0x26c2c>
   2b08c:	ldr	ip, [r8, #20]
   2b090:	cmn	ip, #1
   2b094:	beq	2b540 <fputs@plt+0x26c2c>
   2b098:	ldrd	r2, [sl, #8]
   2b09c:	str	ip, [sl, #116]	; 0x74
   2b0a0:	orr	r2, r2, r0
   2b0a4:	orr	r3, r3, r1
   2b0a8:	strd	r2, [sl, #8]
   2b0ac:	ldr	r6, [r9]
   2b0b0:	b	2b008 <fputs@plt+0x266f4>
   2b0b4:	ldrd	r2, [sp]
   2b0b8:	mov	r4, #33554432	; 0x2000000
   2b0bc:	mov	r5, #0
   2b0c0:	and	r2, r2, r4
   2b0c4:	and	r3, r3, r5
   2b0c8:	orrs	ip, r2, r3
   2b0cc:	beq	2b008 <fputs@plt+0x266f4>
   2b0d0:	add	r0, sl, #120	; 0x78
   2b0d4:	add	r1, r8, #16
   2b0d8:	bl	54630 <fputs@plt+0x4fd1c>
   2b0dc:	cmp	r0, #0
   2b0e0:	bge	2b294 <fputs@plt+0x26980>
   2b0e4:	b	2b030 <fputs@plt+0x2671c>
   2b0e8:	ldrd	r2, [sp]
   2b0ec:	mov	r4, #31457280	; 0x1e00000
   2b0f0:	mov	r5, #0
   2b0f4:	and	r4, r4, r2
   2b0f8:	and	r5, r5, r3
   2b0fc:	orrs	r3, r4, r5
   2b100:	beq	2b008 <fputs@plt+0x266f4>
   2b104:	ldr	r6, [r8, #16]
   2b108:	bl	4e510 <fputs@plt+0x49bfc>
   2b10c:	cmp	r6, r0
   2b110:	bne	2b5d4 <fputs@plt+0x26cc0>
   2b114:	ldrd	r6, [r8]
   2b118:	ldr	r2, [r8, #16]
   2b11c:	subs	r0, r6, #20
   2b120:	sbc	r1, r7, #0
   2b124:	ands	r3, r2, #31
   2b128:	movne	r3, #1
   2b12c:	add	r2, r3, r2, lsr #5
   2b130:	mov	r3, #0
   2b134:	lsl	r2, r2, #4
   2b138:	cmp	r1, r3
   2b13c:	cmpeq	r0, r2
   2b140:	bcc	2b5d4 <fputs@plt+0x26cc0>
   2b144:	sub	r1, r6, #20
   2b148:	add	r0, r8, #20
   2b14c:	bl	51c04 <fputs@plt+0x4d2f0>
   2b150:	cmp	r0, #0
   2b154:	str	r0, [sl, #108]	; 0x6c
   2b158:	bne	2b294 <fputs@plt+0x26980>
   2b15c:	mvn	r0, #11
   2b160:	b	2b030 <fputs@plt+0x2671c>
   2b164:	ldrd	r2, [sp]
   2b168:	mov	r4, #2064384	; 0x1f8000
   2b16c:	mov	r5, #0
   2b170:	and	r4, r4, r2
   2b174:	and	r5, r5, r3
   2b178:	orrs	r3, r4, r5
   2b17c:	beq	2b008 <fputs@plt+0x266f4>
   2b180:	add	r0, sl, #88	; 0x58
   2b184:	add	r1, r8, #16
   2b188:	bl	54630 <fputs@plt+0x4fd1c>
   2b18c:	cmp	r0, #0
   2b190:	blt	2b030 <fputs@plt+0x2671c>
   2b194:	mov	r0, fp
   2b198:	bl	2ad14 <fputs@plt+0x26400>
   2b19c:	cmp	r0, #0
   2b1a0:	blt	2b030 <fputs@plt+0x2671c>
   2b1a4:	add	r0, sl, #136	; 0x88
   2b1a8:	ldr	r1, [fp, #1100]	; 0x44c
   2b1ac:	bl	54630 <fputs@plt+0x4fd1c>
   2b1b0:	cmp	r0, #0
   2b1b4:	bge	2b294 <fputs@plt+0x26980>
   2b1b8:	b	2b030 <fputs@plt+0x2671c>
   2b1bc:	ldrd	r2, [sp]
   2b1c0:	mov	r4, #16384	; 0x4000
   2b1c4:	mov	r5, #0
   2b1c8:	and	r2, r2, r4
   2b1cc:	and	r3, r3, r5
   2b1d0:	orrs	r0, r2, r3
   2b1d4:	beq	2b008 <fputs@plt+0x266f4>
   2b1d8:	mov	r0, r8
   2b1dc:	ldr	r1, [r0], #16
   2b1e0:	sub	r1, r1, #16
   2b1e4:	str	r1, [sl, #80]	; 0x50
   2b1e8:	bl	51c04 <fputs@plt+0x4d2f0>
   2b1ec:	cmp	r0, #0
   2b1f0:	str	r0, [sl, #76]	; 0x4c
   2b1f4:	bne	2b294 <fputs@plt+0x26980>
   2b1f8:	b	2b15c <fputs@plt+0x26848>
   2b1fc:	ldrd	r2, [sp]
   2b200:	mov	r4, #8192	; 0x2000
   2b204:	mov	r5, #0
   2b208:	and	r2, r2, r4
   2b20c:	and	r3, r3, r5
   2b210:	orrs	ip, r2, r3
   2b214:	beq	2b008 <fputs@plt+0x266f4>
   2b218:	add	r0, sl, #72	; 0x48
   2b21c:	add	r1, r8, #16
   2b220:	bl	54630 <fputs@plt+0x4fd1c>
   2b224:	cmp	r0, #0
   2b228:	bge	2b294 <fputs@plt+0x26980>
   2b22c:	b	2b030 <fputs@plt+0x2671c>
   2b230:	ldrd	r2, [sp]
   2b234:	mov	r4, #2048	; 0x800
   2b238:	mov	r5, #0
   2b23c:	and	r2, r2, r4
   2b240:	and	r3, r3, r5
   2b244:	orrs	r0, r2, r3
   2b248:	beq	2b008 <fputs@plt+0x266f4>
   2b24c:	add	r0, sl, #64	; 0x40
   2b250:	add	r1, r8, #16
   2b254:	bl	54630 <fputs@plt+0x4fd1c>
   2b258:	cmp	r0, #0
   2b25c:	bge	2b294 <fputs@plt+0x26980>
   2b260:	b	2b030 <fputs@plt+0x2671c>
   2b264:	ldrd	r2, [sp]
   2b268:	mov	r4, #4096	; 0x1000
   2b26c:	mov	r5, #0
   2b270:	and	r2, r2, r4
   2b274:	and	r3, r3, r5
   2b278:	orrs	r1, r2, r3
   2b27c:	beq	2b008 <fputs@plt+0x266f4>
   2b280:	add	r0, sl, #68	; 0x44
   2b284:	add	r1, r8, #16
   2b288:	bl	54630 <fputs@plt+0x4fd1c>
   2b28c:	cmp	r0, #0
   2b290:	blt	2b030 <fputs@plt+0x2671c>
   2b294:	ldrd	r2, [sl, #8]
   2b298:	orr	r2, r2, r4
   2b29c:	orr	r3, r3, r5
   2b2a0:	strd	r2, [sl, #8]
   2b2a4:	ldr	r6, [r9]
   2b2a8:	b	2b008 <fputs@plt+0x266f4>
   2b2ac:	ldrd	r2, [sp]
   2b2b0:	mov	r0, #1
   2b2b4:	mov	r1, #0
   2b2b8:	and	r2, r2, r0
   2b2bc:	and	r3, r3, r1
   2b2c0:	orrs	ip, r2, r3
   2b2c4:	beq	2b2e4 <fputs@plt+0x269d0>
   2b2c8:	ldrd	r4, [r8, #16]
   2b2cc:	orrs	r2, r4, r5
   2b2d0:	strne	r4, [sl, #56]	; 0x38
   2b2d4:	ldrdne	r2, [sl, #8]
   2b2d8:	orrne	r2, r2, r0
   2b2dc:	orrne	r3, r3, r1
   2b2e0:	strdne	r2, [sl, #8]
   2b2e4:	ldrd	r2, [sp]
   2b2e8:	mov	r0, #2
   2b2ec:	mov	r1, #0
   2b2f0:	and	r2, r2, r0
   2b2f4:	and	r3, r3, r1
   2b2f8:	orrs	ip, r2, r3
   2b2fc:	beq	2b540 <fputs@plt+0x26c2c>
   2b300:	ldrd	r4, [r8, #24]
   2b304:	orrs	r2, r4, r5
   2b308:	beq	2b540 <fputs@plt+0x26c2c>
   2b30c:	ldrd	r2, [sl, #8]
   2b310:	str	r4, [sl, #60]	; 0x3c
   2b314:	orr	r2, r2, r0
   2b318:	orr	r3, r3, r1
   2b31c:	strd	r2, [sl, #8]
   2b320:	ldr	r6, [r9]
   2b324:	b	2b008 <fputs@plt+0x266f4>
   2b328:	ldrd	r2, [sp]
   2b32c:	mov	r0, #4
   2b330:	mov	r1, #0
   2b334:	and	r2, r2, r0
   2b338:	and	r3, r3, r1
   2b33c:	orrs	ip, r2, r3
   2b340:	beq	2b360 <fputs@plt+0x26a4c>
   2b344:	ldr	ip, [r8, #16]
   2b348:	cmn	ip, #1
   2b34c:	strne	ip, [sl, #16]
   2b350:	ldrdne	r2, [sl, #8]
   2b354:	orrne	r2, r2, r0
   2b358:	orrne	r3, r3, r1
   2b35c:	strdne	r2, [sl, #8]
   2b360:	ldrd	r2, [sp]
   2b364:	mov	r0, #8
   2b368:	mov	r1, #0
   2b36c:	and	r2, r2, r0
   2b370:	and	r3, r3, r1
   2b374:	orrs	ip, r2, r3
   2b378:	beq	2b398 <fputs@plt+0x26a84>
   2b37c:	ldr	ip, [r8, #20]
   2b380:	cmn	ip, #1
   2b384:	strne	ip, [sl, #20]
   2b388:	ldrdne	r2, [sl, #8]
   2b38c:	orrne	r2, r2, r0
   2b390:	orrne	r3, r3, r1
   2b394:	strdne	r2, [sl, #8]
   2b398:	ldrd	r2, [sp]
   2b39c:	mov	r0, #16
   2b3a0:	mov	r1, #0
   2b3a4:	and	r2, r2, r0
   2b3a8:	and	r3, r3, r1
   2b3ac:	orrs	ip, r2, r3
   2b3b0:	beq	2b3d0 <fputs@plt+0x26abc>
   2b3b4:	ldr	ip, [r8, #24]
   2b3b8:	cmn	ip, #1
   2b3bc:	strne	ip, [sl, #24]
   2b3c0:	ldrdne	r2, [sl, #8]
   2b3c4:	orrne	r2, r2, r0
   2b3c8:	orrne	r3, r3, r1
   2b3cc:	strdne	r2, [sl, #8]
   2b3d0:	ldrd	r2, [sp]
   2b3d4:	mov	r0, #32
   2b3d8:	mov	r1, #0
   2b3dc:	and	r2, r2, r0
   2b3e0:	and	r3, r3, r1
   2b3e4:	orrs	ip, r2, r3
   2b3e8:	beq	2b408 <fputs@plt+0x26af4>
   2b3ec:	ldr	ip, [r8, #28]
   2b3f0:	cmn	ip, #1
   2b3f4:	strne	ip, [sl, #28]
   2b3f8:	ldrdne	r2, [sl, #8]
   2b3fc:	orrne	r2, r2, r0
   2b400:	orrne	r3, r3, r1
   2b404:	strdne	r2, [sl, #8]
   2b408:	ldrd	r2, [sp]
   2b40c:	mov	r0, #64	; 0x40
   2b410:	mov	r1, #0
   2b414:	and	r2, r2, r0
   2b418:	and	r3, r3, r1
   2b41c:	orrs	ip, r2, r3
   2b420:	beq	2b440 <fputs@plt+0x26b2c>
   2b424:	ldr	ip, [r8, #32]
   2b428:	cmn	ip, #1
   2b42c:	strne	ip, [sl, #32]
   2b430:	ldrdne	r2, [sl, #8]
   2b434:	orrne	r2, r2, r0
   2b438:	orrne	r3, r3, r1
   2b43c:	strdne	r2, [sl, #8]
   2b440:	ldrd	r2, [sp]
   2b444:	mov	r0, #128	; 0x80
   2b448:	mov	r1, #0
   2b44c:	and	r2, r2, r0
   2b450:	and	r3, r3, r1
   2b454:	orrs	ip, r2, r3
   2b458:	beq	2b478 <fputs@plt+0x26b64>
   2b45c:	ldr	ip, [r8, #36]	; 0x24
   2b460:	cmn	ip, #1
   2b464:	strne	ip, [sl, #36]	; 0x24
   2b468:	ldrdne	r2, [sl, #8]
   2b46c:	orrne	r2, r2, r0
   2b470:	orrne	r3, r3, r1
   2b474:	strdne	r2, [sl, #8]
   2b478:	ldrd	r2, [sp]
   2b47c:	mov	r0, #256	; 0x100
   2b480:	mov	r1, #0
   2b484:	and	r2, r2, r0
   2b488:	and	r3, r3, r1
   2b48c:	orrs	ip, r2, r3
   2b490:	beq	2b4b0 <fputs@plt+0x26b9c>
   2b494:	ldr	ip, [r8, #40]	; 0x28
   2b498:	cmn	ip, #1
   2b49c:	strne	ip, [sl, #40]	; 0x28
   2b4a0:	ldrdne	r2, [sl, #8]
   2b4a4:	orrne	r2, r2, r0
   2b4a8:	orrne	r3, r3, r1
   2b4ac:	strdne	r2, [sl, #8]
   2b4b0:	ldrd	r2, [sp]
   2b4b4:	mov	r0, #512	; 0x200
   2b4b8:	mov	r1, #0
   2b4bc:	and	r2, r2, r0
   2b4c0:	and	r3, r3, r1
   2b4c4:	orrs	ip, r2, r3
   2b4c8:	beq	2b540 <fputs@plt+0x26c2c>
   2b4cc:	ldr	ip, [r8, #44]	; 0x2c
   2b4d0:	cmn	ip, #1
   2b4d4:	beq	2b540 <fputs@plt+0x26c2c>
   2b4d8:	ldrd	r2, [sl, #8]
   2b4dc:	str	ip, [sl, #44]	; 0x2c
   2b4e0:	orr	r2, r2, r0
   2b4e4:	orr	r3, r3, r1
   2b4e8:	strd	r2, [sl, #8]
   2b4ec:	ldr	r6, [r9]
   2b4f0:	b	2b008 <fputs@plt+0x266f4>
   2b4f4:	ldrd	r2, [sp, #24]
   2b4f8:	orrs	r3, r2, r3
   2b4fc:	beq	2b008 <fputs@plt+0x266f4>
   2b500:	add	r4, r8, #24
   2b504:	mov	r0, r4
   2b508:	bl	2d55c <fputs@plt+0x28c48>
   2b50c:	cmp	r0, #0
   2b510:	beq	2b008 <fputs@plt+0x266f4>
   2b514:	mov	r1, r4
   2b518:	add	r0, sl, #128	; 0x80
   2b51c:	bl	5a1ec <fputs@plt+0x558d8>
   2b520:	cmp	r0, #0
   2b524:	blt	2b030 <fputs@plt+0x2671c>
   2b528:	ldrd	r2, [sl, #8]
   2b52c:	mov	r0, #536870912	; 0x20000000
   2b530:	mov	r1, #0
   2b534:	orr	r2, r2, r0
   2b538:	orr	r3, r3, r1
   2b53c:	strd	r2, [sl, #8]
   2b540:	ldr	r6, [r9]
   2b544:	b	2b008 <fputs@plt+0x266f4>
   2b548:	ldrd	r2, [sp, #8]
   2b54c:	orrs	r3, r2, r3
   2b550:	beq	2b008 <fputs@plt+0x266f4>
   2b554:	mov	r5, r8
   2b558:	ldrd	r2, [r5], #16
   2b55c:	subs	r2, r2, #16
   2b560:	sbc	r3, r3, #0
   2b564:	lsr	r4, r2, #2
   2b568:	orrs	r4, r4, r3, lsl #30
   2b56c:	bne	2b5fc <fputs@plt+0x26ce8>
   2b570:	mov	r0, r5
   2b574:	lsl	r1, r4, #2
   2b578:	bl	51c04 <fputs@plt+0x4d2f0>
   2b57c:	subs	r5, r0, #0
   2b580:	beq	2b15c <fputs@plt+0x26848>
   2b584:	ldr	r0, [sl, #48]	; 0x30
   2b588:	bl	4140 <free@plt>
   2b58c:	ldrd	r2, [sl, #8]
   2b590:	mov	r0, #1024	; 0x400
   2b594:	str	r5, [sl, #48]	; 0x30
   2b598:	str	r4, [sl, #52]	; 0x34
   2b59c:	mov	r1, #0
   2b5a0:	orr	r2, r2, r0
   2b5a4:	orr	r3, r3, r1
   2b5a8:	strd	r2, [sl, #8]
   2b5ac:	ldr	r6, [r9]
   2b5b0:	b	2b008 <fputs@plt+0x266f4>
   2b5b4:	add	r0, sl, #140	; 0x8c
   2b5b8:	add	r1, r8, #16
   2b5bc:	bl	54630 <fputs@plt+0x4fd1c>
   2b5c0:	cmp	r0, #0
   2b5c4:	blt	2b030 <fputs@plt+0x2671c>
   2b5c8:	ldrd	r2, [sl, #8]
   2b5cc:	mov	r0, #1073741824	; 0x40000000
   2b5d0:	b	2b59c <fputs@plt+0x26c88>
   2b5d4:	mvn	r0, #73	; 0x49
   2b5d8:	b	2b030 <fputs@plt+0x2671c>
   2b5dc:	ldr	r0, [pc, #112]	; 2b654 <fputs@plt+0x26d40>
   2b5e0:	movw	r2, #398	; 0x18e
   2b5e4:	ldr	r1, [pc, #108]	; 2b658 <fputs@plt+0x26d44>
   2b5e8:	ldr	r3, [pc, #108]	; 2b65c <fputs@plt+0x26d48>
   2b5ec:	add	r0, pc, r0
   2b5f0:	add	r1, pc, r1
   2b5f4:	add	r3, pc, r3
   2b5f8:	bl	5ac34 <fputs@plt+0x56320>
   2b5fc:	mvn	r0, #0
   2b600:	mov	r1, r4
   2b604:	bl	618f8 <fputs@plt+0x5cfe4>
   2b608:	cmp	r0, #3
   2b60c:	bhi	2b570 <fputs@plt+0x26c5c>
   2b610:	b	2b15c <fputs@plt+0x26848>
   2b614:	ldr	r0, [pc, #68]	; 2b660 <fputs@plt+0x26d4c>
   2b618:	movw	r2, #397	; 0x18d
   2b61c:	ldr	r1, [pc, #64]	; 2b664 <fputs@plt+0x26d50>
   2b620:	ldr	r3, [pc, #64]	; 2b668 <fputs@plt+0x26d54>
   2b624:	add	r0, pc, r0
   2b628:	add	r1, pc, r1
   2b62c:	add	r3, pc, r3
   2b630:	bl	5ac34 <fputs@plt+0x56320>
   2b634:	ldr	r0, [pc, #48]	; 2b66c <fputs@plt+0x26d58>
   2b638:	movw	r2, #399	; 0x18f
   2b63c:	ldr	r1, [pc, #44]	; 2b670 <fputs@plt+0x26d5c>
   2b640:	ldr	r3, [pc, #44]	; 2b674 <fputs@plt+0x26d60>
   2b644:	add	r0, pc, r0
   2b648:	add	r1, pc, r1
   2b64c:	add	r3, pc, r3
   2b650:	bl	5ac34 <fputs@plt+0x56320>
   2b654:	andeq	r7, r4, ip, lsl #6
   2b658:	andeq	pc, r3, r8, asr #5
   2b65c:	andeq	pc, r3, r8, asr #4
   2b660:	andeq	r0, r4, r4, lsl ip
   2b664:	muleq	r3, r0, r2
   2b668:	andeq	pc, r3, r0, lsl r2	; <UNPREDICTABLE>
   2b66c:	andeq	r9, r4, r4, asr #5
   2b670:	andeq	pc, r3, r0, ror r2	; <UNPREDICTABLE>
   2b674:	strdeq	pc, [r3], -r0
   2b678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b67c:	add	fp, sp, #32
   2b680:	ldr	lr, [pc, #912]	; 2ba18 <fputs@plt+0x27104>
   2b684:	sub	sp, sp, #52	; 0x34
   2b688:	ldr	ip, [pc, #908]	; 2ba1c <fputs@plt+0x27108>
   2b68c:	add	lr, pc, lr
   2b690:	strd	r2, [fp, #-60]	; 0xffffffc4
   2b694:	mov	r6, r1
   2b698:	ldr	r4, [fp, #8]
   2b69c:	ldr	ip, [lr, ip]
   2b6a0:	mov	r3, lr
   2b6a4:	ldr	r1, [pc, #884]	; 2ba20 <fputs@plt+0x2710c>
   2b6a8:	mov	sl, r0
   2b6ac:	mov	r0, r6
   2b6b0:	str	r4, [fp, #-68]	; 0xffffffbc
   2b6b4:	ldr	r3, [ip]
   2b6b8:	add	r1, pc, r1
   2b6bc:	str	ip, [fp, #-64]	; 0xffffffc0
   2b6c0:	ldrb	r9, [fp, #4]
   2b6c4:	str	r3, [fp, #-40]	; 0xffffffd8
   2b6c8:	bl	489c <strcmp@plt>
   2b6cc:	cmp	r0, #0
   2b6d0:	beq	2b9d8 <fputs@plt+0x270c4>
   2b6d4:	mov	r0, r6
   2b6d8:	sub	r1, fp, #52	; 0x34
   2b6dc:	bl	319cc <fputs@plt+0x2d0b8>
   2b6e0:	subs	ip, r0, #0
   2b6e4:	blt	2b89c <fputs@plt+0x26f88>
   2b6e8:	beq	2b8bc <fputs@plt+0x26fa8>
   2b6ec:	sub	sp, sp, #64	; 0x40
   2b6f0:	mov	r2, #0
   2b6f4:	add	r1, sp, #8
   2b6f8:	mov	r4, r2
   2b6fc:	mov	r7, #48	; 0x30
   2b700:	mov	r3, r1
   2b704:	mov	r8, r1
   2b708:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   2b70c:	str	r2, [r3], #4
   2b710:	add	r3, r3, #4
   2b714:	str	r2, [sp, #12]
   2b718:	str	r2, [r3], #4
   2b71c:	str	r2, [r3], #4
   2b720:	str	r2, [r3], #4
   2b724:	str	r2, [r3], #4
   2b728:	str	r2, [r3], #4
   2b72c:	str	r2, [r3], #4
   2b730:	str	r2, [r3], #4
   2b734:	str	r2, [r3], #4
   2b738:	str	r2, [r3], #4
   2b73c:	str	r2, [r3]
   2b740:	strd	r0, [r8, #24]
   2b744:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2b748:	cmp	r0, #0
   2b74c:	sbcs	r1, r1, #0
   2b750:	blt	2b940 <fputs@plt+0x2702c>
   2b754:	str	r7, [r8]
   2b758:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2b75c:	str	r4, [r8, #4]
   2b760:	bl	33b58 <fputs@plt+0x2f244>
   2b764:	mov	r2, r8
   2b768:	strd	r0, [r8, #8]
   2b76c:	movw	r1, #38276	; 0x9584
   2b770:	ldr	r0, [sl, #8]
   2b774:	movt	r1, #32816	; 0x8030
   2b778:	bl	4248 <ioctl@plt>
   2b77c:	cmp	r0, #0
   2b780:	blt	2b9b8 <fputs@plt+0x270a4>
   2b784:	ldr	r2, [r8, #32]
   2b788:	cmp	r9, #0
   2b78c:	ldr	ip, [sl, #420]	; 0x1a4
   2b790:	ldr	r3, [r8, #36]	; 0x24
   2b794:	add	r7, ip, r2
   2b798:	bne	2b7ec <fputs@plt+0x26ed8>
   2b79c:	ldrd	r4, [r7, #16]
   2b7a0:	mov	r1, #0
   2b7a4:	mov	r0, #2
   2b7a8:	and	r5, r5, r1
   2b7ac:	and	r4, r4, r0
   2b7b0:	orrs	r1, r4, r5
   2b7b4:	beq	2b7ec <fputs@plt+0x26ed8>
   2b7b8:	ldrb	r1, [r6]
   2b7bc:	cmp	r1, #58	; 0x3a
   2b7c0:	mvnne	r4, #2
   2b7c4:	mvneq	r4, #5
   2b7c8:	mov	r0, sl
   2b7cc:	bl	31a80 <fputs@plt+0x2d16c>
   2b7d0:	cmp	r9, #0
   2b7d4:	moveq	r0, r4
   2b7d8:	beq	2b8a0 <fputs@plt+0x26f8c>
   2b7dc:	mov	r0, r9
   2b7e0:	bl	3f4fc <fputs@plt+0x3abe8>
   2b7e4:	mov	r0, r4
   2b7e8:	b	2b8a0 <fputs@plt+0x26f8c>
   2b7ec:	bl	3f5f0 <fputs@plt+0x3acdc>
   2b7f0:	subs	r9, r0, #0
   2b7f4:	beq	2b9e0 <fputs@plt+0x270cc>
   2b7f8:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   2b7fc:	mov	r5, #0
   2b800:	mov	r4, #268435456	; 0x10000000
   2b804:	and	r3, r3, r5
   2b808:	and	r2, r2, r4
   2b80c:	orrs	r5, r2, r3
   2b810:	bne	2b97c <fputs@plt+0x27068>
   2b814:	ldrd	r4, [r9, #8]
   2b818:	mov	r1, r7
   2b81c:	ldrd	r6, [fp, #-60]	; 0xffffffc4
   2b820:	mov	r2, #536870912	; 0x20000000
   2b824:	mov	r3, #0
   2b828:	and	r6, r6, r2
   2b82c:	and	r7, r7, r3
   2b830:	orr	r4, r4, r6
   2b834:	orr	r5, r5, r7
   2b838:	mov	r0, sl
   2b83c:	strd	r4, [r9, #8]
   2b840:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   2b844:	str	r9, [sp]
   2b848:	bl	2af0c <fputs@plt+0x265f8>
   2b84c:	subs	r4, r0, #0
   2b850:	blt	2b9cc <fputs@plt+0x270b8>
   2b854:	mov	r1, #0
   2b858:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   2b85c:	mov	r0, r9
   2b860:	str	r1, [sp]
   2b864:	str	r1, [sp, #4]
   2b868:	bl	3f814 <fputs@plt+0x3af00>
   2b86c:	subs	r4, r0, #0
   2b870:	blt	2b9cc <fputs@plt+0x270b8>
   2b874:	ldr	r5, [fp, #-68]	; 0xffffffbc
   2b878:	cmp	r5, #0
   2b87c:	beq	2b9c8 <fputs@plt+0x270b4>
   2b880:	ldr	r4, [fp, #-68]	; 0xffffffbc
   2b884:	str	r9, [r4]
   2b888:	mov	r9, #0
   2b88c:	ldr	r2, [r8, #32]
   2b890:	mov	r4, r9
   2b894:	ldr	r3, [r8, #36]	; 0x24
   2b898:	b	2b7c8 <fputs@plt+0x26eb4>
   2b89c:	mov	r0, ip
   2b8a0:	ldr	r5, [fp, #-64]	; 0xffffffc0
   2b8a4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2b8a8:	ldr	r3, [r5]
   2b8ac:	cmp	r2, r3
   2b8b0:	bne	2b9f0 <fputs@plt+0x270dc>
   2b8b4:	sub	sp, fp, #32
   2b8b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b8bc:	mov	r0, r6
   2b8c0:	str	ip, [fp, #-72]	; 0xffffffb8
   2b8c4:	bl	42a8 <strlen@plt>
   2b8c8:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2b8cc:	mov	r4, #15
   2b8d0:	mov	r1, ip
   2b8d4:	add	r7, r0, #24
   2b8d8:	mov	r5, r0
   2b8dc:	bic	r7, r7, #7
   2b8e0:	add	r3, r7, #64	; 0x40
   2b8e4:	add	r7, r7, #48	; 0x30
   2b8e8:	sub	sp, sp, r3
   2b8ec:	mov	r2, r7
   2b8f0:	add	r0, sp, #8
   2b8f4:	bl	4014 <memset@plt>
   2b8f8:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2b8fc:	add	r3, r5, #17
   2b900:	add	r2, r5, #1
   2b904:	mov	r1, r6
   2b908:	mov	r5, #0
   2b90c:	mov	r8, r0
   2b910:	str	ip, [r0, #52]	; 0x34
   2b914:	str	r3, [r0, #48]	; 0x30
   2b918:	add	r0, r0, #64	; 0x40
   2b91c:	strd	r4, [r8, #56]	; 0x38
   2b920:	str	ip, [fp, #-72]	; 0xffffffb8
   2b924:	bl	42f0 <memcpy@plt>
   2b928:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2b92c:	ldr	ip, [fp, #-72]	; 0xffffffb8
   2b930:	cmp	r0, #0
   2b934:	sbcs	r1, r1, #0
   2b938:	mov	r4, ip
   2b93c:	bge	2b754 <fputs@plt+0x26e40>
   2b940:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2b944:	movw	r2, #64508	; 0xfbfc
   2b948:	movt	r2, #4095	; 0xfff
   2b94c:	mov	r3, #0
   2b950:	and	r2, r2, r0
   2b954:	and	r3, r3, r1
   2b958:	orrs	r1, r2, r3
   2b95c:	beq	2b754 <fputs@plt+0x26e40>
   2b960:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   2b964:	mov	r2, #1
   2b968:	mov	r3, #0
   2b96c:	orr	r0, r0, r2
   2b970:	orr	r1, r1, r3
   2b974:	strd	r0, [fp, #-60]	; 0xffffffc4
   2b978:	b	2b754 <fputs@plt+0x26e40>
   2b97c:	ldrd	r4, [r7, #8]
   2b980:	add	r0, r9, #124	; 0x7c
   2b984:	ldr	r2, [pc, #152]	; 2ba24 <fputs@plt+0x27110>
   2b988:	mov	r1, #1
   2b98c:	add	r2, pc, r2
   2b990:	strd	r4, [sp]
   2b994:	bl	41ac <__asprintf_chk@plt>
   2b998:	cmp	r0, #0
   2b99c:	blt	2b9e0 <fputs@plt+0x270cc>
   2b9a0:	ldrd	r2, [r9, #8]
   2b9a4:	mov	r4, #268435456	; 0x10000000
   2b9a8:	mov	r5, #0
   2b9ac:	orr	r4, r4, r2
   2b9b0:	orr	r5, r5, r3
   2b9b4:	b	2b818 <fputs@plt+0x26f04>
   2b9b8:	bl	48cc <__errno_location@plt>
   2b9bc:	ldr	r0, [r0]
   2b9c0:	rsb	r0, r0, #0
   2b9c4:	b	2b8a0 <fputs@plt+0x26f8c>
   2b9c8:	mov	r4, r5
   2b9cc:	ldr	r2, [r8, #32]
   2b9d0:	ldr	r3, [r8, #36]	; 0x24
   2b9d4:	b	2b7c8 <fputs@plt+0x26eb4>
   2b9d8:	mvn	r0, #94	; 0x5e
   2b9dc:	b	2b8a0 <fputs@plt+0x26f8c>
   2b9e0:	ldr	r2, [r8, #32]
   2b9e4:	mvn	r4, #11
   2b9e8:	ldr	r3, [r8, #36]	; 0x24
   2b9ec:	b	2b7c8 <fputs@plt+0x26eb4>
   2b9f0:	bl	453c <__stack_chk_fail@plt>
   2b9f4:	mov	r4, r0
   2b9f8:	mov	r0, r9
   2b9fc:	bl	3f4fc <fputs@plt+0x3abe8>
   2ba00:	mov	r0, r4
   2ba04:	bl	4818 <_Unwind_Resume@plt>
   2ba08:	cmp	r9, #0
   2ba0c:	mov	r4, r0
   2ba10:	bne	2b9f8 <fputs@plt+0x270e4>
   2ba14:	b	2ba00 <fputs@plt+0x270ec>
   2ba18:	andeq	r0, r6, r4, lsl #10
   2ba1c:	andeq	r0, r0, r0, lsr r4
   2ba20:	andeq	lr, r3, ip, asr ip
   2ba24:	andeq	lr, r3, r0, asr pc
   2ba28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ba2c:	mov	r5, r3
   2ba30:	ldr	lr, [pc, #1780]	; 2c12c <fputs@plt+0x27818>
   2ba34:	sub	sp, sp, #84	; 0x54
   2ba38:	ldr	ip, [pc, #1776]	; 2c130 <fputs@plt+0x2781c>
   2ba3c:	subs	r9, r0, #0
   2ba40:	add	lr, pc, lr
   2ba44:	mov	r8, r1
   2ba48:	mov	r4, r2
   2ba4c:	ldr	sl, [sp, #120]	; 0x78
   2ba50:	ldr	ip, [lr, ip]
   2ba54:	mov	r3, lr
   2ba58:	ldr	r3, [ip]
   2ba5c:	str	ip, [sp, #36]	; 0x24
   2ba60:	str	r3, [sp, #76]	; 0x4c
   2ba64:	beq	2c054 <fputs@plt+0x27740>
   2ba68:	cmp	r1, #0
   2ba6c:	beq	2c02c <fputs@plt+0x27718>
   2ba70:	mvn	r6, #0
   2ba74:	mvn	r7, #-2147483648	; 0x80000000
   2ba78:	and	r6, r6, r4
   2ba7c:	and	r7, r7, r5
   2ba80:	mvn	r2, #0
   2ba84:	mov	r3, #0
   2ba88:	cmp	r7, r3
   2ba8c:	cmpeq	r6, r2
   2ba90:	bhi	2c004 <fputs@plt+0x276f0>
   2ba94:	orrs	r1, r4, r5
   2ba98:	moveq	fp, #0
   2ba9c:	movne	fp, #1
   2baa0:	cmp	sl, #0
   2baa4:	movne	r3, #0
   2baa8:	andeq	r3, fp, #1
   2baac:	cmp	r3, #0
   2bab0:	bne	2bfdc <fputs@plt+0x276c8>
   2bab4:	bl	277e0 <fputs@plt+0x22ecc>
   2bab8:	cmp	r0, #0
   2babc:	bne	2c0a4 <fputs@plt+0x27790>
   2bac0:	mov	r0, r8
   2bac4:	bl	2d55c <fputs@plt+0x28c48>
   2bac8:	cmp	r0, #0
   2bacc:	beq	2c07c <fputs@plt+0x27768>
   2bad0:	ldrb	r6, [r9, #24]
   2bad4:	tst	r6, #4
   2bad8:	beq	2bfb4 <fputs@plt+0x276a0>
   2badc:	ldr	r1, [pc, #1616]	; 2c134 <fputs@plt+0x27820>
   2bae0:	mov	r0, r8
   2bae4:	add	r1, pc, r1
   2bae8:	bl	489c <strcmp@plt>
   2baec:	cmp	r0, #0
   2baf0:	beq	2bf38 <fputs@plt+0x27624>
   2baf4:	ldr	r3, [r9, #4]
   2baf8:	sub	r3, r3, #1
   2bafc:	cmp	r3, #3
   2bb00:	bhi	2bf40 <fputs@plt+0x2762c>
   2bb04:	tst	r6, #1
   2bb08:	bne	2bc08 <fputs@plt+0x272f4>
   2bb0c:	mov	r6, #268435456	; 0x10000000
   2bb10:	mov	r7, #0
   2bb14:	and	r6, r6, r4
   2bb18:	and	r7, r7, r5
   2bb1c:	orrs	r2, r6, r7
   2bb20:	mov	r3, #0
   2bb24:	str	r3, [sp, #44]	; 0x2c
   2bb28:	str	r3, [sp, #48]	; 0x30
   2bb2c:	str	r3, [sp, #52]	; 0x34
   2bb30:	bne	2bb3c <fputs@plt+0x27228>
   2bb34:	orrs	r3, r4, r5
   2bb38:	bne	2bba8 <fputs@plt+0x27294>
   2bb3c:	ldr	r1, [pc, #1524]	; 2c138 <fputs@plt+0x27824>
   2bb40:	mov	r2, #0
   2bb44:	ldr	ip, [pc, #1520]	; 2c13c <fputs@plt+0x27828>
   2bb48:	add	r1, pc, r1
   2bb4c:	ldr	r0, [pc, #1516]	; 2c140 <fputs@plt+0x2782c>
   2bb50:	str	r2, [sp, #4]
   2bb54:	add	r2, sp, #44	; 0x2c
   2bb58:	str	r2, [sp, #8]
   2bb5c:	add	r0, pc, r0
   2bb60:	ldr	r2, [pc, #1500]	; 2c144 <fputs@plt+0x27830>
   2bb64:	add	ip, pc, ip
   2bb68:	str	r0, [sp, #12]
   2bb6c:	mov	r3, r1
   2bb70:	str	r8, [sp, #16]
   2bb74:	mov	r0, r9
   2bb78:	str	ip, [sp]
   2bb7c:	add	r2, pc, r2
   2bb80:	bl	45e44 <fputs@plt+0x41530>
   2bb84:	cmp	r0, #0
   2bb88:	blt	2bbc4 <fputs@plt+0x272b0>
   2bb8c:	ldr	r1, [pc, #1460]	; 2c148 <fputs@plt+0x27834>
   2bb90:	add	r2, sp, #52	; 0x34
   2bb94:	ldr	r0, [sp, #44]	; 0x2c
   2bb98:	add	r1, pc, r1
   2bb9c:	bl	3d048 <fputs@plt+0x38734>
   2bba0:	cmp	r0, #0
   2bba4:	blt	2bbc4 <fputs@plt+0x272b0>
   2bba8:	cmp	fp, #0
   2bbac:	bne	2bc30 <fputs@plt+0x2731c>
   2bbb0:	cmp	sl, #0
   2bbb4:	beq	2bbc8 <fputs@plt+0x272b4>
   2bbb8:	str	fp, [sl]
   2bbbc:	mov	sl, #0
   2bbc0:	b	2bbc8 <fputs@plt+0x272b4>
   2bbc4:	mov	sl, r0
   2bbc8:	ldr	r0, [sp, #48]	; 0x30
   2bbcc:	cmp	r0, #0
   2bbd0:	beq	2bbd8 <fputs@plt+0x272c4>
   2bbd4:	bl	37178 <fputs@plt+0x32864>
   2bbd8:	ldr	r0, [sp, #44]	; 0x2c
   2bbdc:	cmp	r0, #0
   2bbe0:	beq	2bbe8 <fputs@plt+0x272d4>
   2bbe4:	bl	37178 <fputs@plt+0x32864>
   2bbe8:	ldr	r7, [sp, #36]	; 0x24
   2bbec:	mov	r0, sl
   2bbf0:	ldr	r2, [sp, #76]	; 0x4c
   2bbf4:	ldr	r3, [r7]
   2bbf8:	cmp	r2, r3
   2bbfc:	bne	2bfa8 <fputs@plt+0x27694>
   2bc00:	add	sp, sp, #84	; 0x54
   2bc04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bc08:	str	sl, [sp, #4]
   2bc0c:	mov	ip, #0
   2bc10:	mov	r0, r9
   2bc14:	mov	r1, r8
   2bc18:	mov	r2, r4
   2bc1c:	mov	r3, r5
   2bc20:	str	ip, [sp]
   2bc24:	bl	2b678 <fputs@plt+0x26d64>
   2bc28:	mov	sl, r0
   2bc2c:	b	2bbe8 <fputs@plt+0x272d4>
   2bc30:	bl	3f5f0 <fputs@plt+0x3acdc>
   2bc34:	subs	fp, r0, #0
   2bc38:	beq	2bfac <fputs@plt+0x27698>
   2bc3c:	orrs	ip, r6, r7
   2bc40:	beq	2bc78 <fputs@plt+0x27364>
   2bc44:	ldr	r0, [sp, #52]	; 0x34
   2bc48:	cmp	r0, #0
   2bc4c:	beq	2bc78 <fputs@plt+0x27364>
   2bc50:	bl	480c <__strdup@plt>
   2bc54:	cmp	r0, #0
   2bc58:	str	r0, [fp, #124]	; 0x7c
   2bc5c:	beq	2c0cc <fputs@plt+0x277b8>
   2bc60:	ldrd	r2, [fp, #8]
   2bc64:	mov	r0, #268435456	; 0x10000000
   2bc68:	mov	r1, #0
   2bc6c:	orr	r2, r2, r0
   2bc70:	orr	r3, r3, r1
   2bc74:	strd	r2, [fp, #8]
   2bc78:	mov	r6, #1
   2bc7c:	mov	r7, #0
   2bc80:	and	r6, r6, r4
   2bc84:	and	r7, r7, r5
   2bc88:	orrs	r0, r6, r7
   2bc8c:	bne	2be74 <fputs@plt+0x27560>
   2bc90:	cmp	r4, #0
   2bc94:	sbcs	r1, r5, #0
   2bc98:	movge	r7, #0
   2bc9c:	strge	r7, [sp, #32]
   2bca0:	blt	2bf48 <fputs@plt+0x27634>
   2bca4:	mov	r2, #8
   2bca8:	mov	r3, #0
   2bcac:	and	r2, r2, r4
   2bcb0:	and	r3, r3, r5
   2bcb4:	orrs	r7, r2, r3
   2bcb8:	beq	2bd60 <fputs@plt+0x2744c>
   2bcbc:	ldr	r2, [sp, #52]	; 0x34
   2bcc0:	mov	ip, #0
   2bcc4:	ldr	r1, [pc, #1152]	; 2c14c <fputs@plt+0x27838>
   2bcc8:	cmp	r2, ip
   2bccc:	ldr	r0, [pc, #1148]	; 2c150 <fputs@plt+0x2783c>
   2bcd0:	add	r1, pc, r1
   2bcd4:	ldr	lr, [pc, #1144]	; 2c154 <fputs@plt+0x27840>
   2bcd8:	moveq	r2, r8
   2bcdc:	str	r2, [sp, #16]
   2bce0:	add	r2, sp, #48	; 0x30
   2bce4:	str	r2, [sp, #8]
   2bce8:	ldr	r2, [pc, #1128]	; 2c158 <fputs@plt+0x27844>
   2bcec:	add	r0, pc, r0
   2bcf0:	add	lr, pc, lr
   2bcf4:	str	r0, [sp]
   2bcf8:	mov	r3, r1
   2bcfc:	mov	r0, r9
   2bd00:	str	lr, [sp, #12]
   2bd04:	add	r2, pc, r2
   2bd08:	str	ip, [sp, #4]
   2bd0c:	bl	45e44 <fputs@plt+0x41530>
   2bd10:	cmp	r0, #0
   2bd14:	blt	2bf28 <fputs@plt+0x27614>
   2bd18:	ldr	r1, [pc, #1084]	; 2c15c <fputs@plt+0x27848>
   2bd1c:	add	r2, sp, #64	; 0x40
   2bd20:	ldr	r0, [sp, #48]	; 0x30
   2bd24:	add	r1, pc, r1
   2bd28:	bl	3d048 <fputs@plt+0x38734>
   2bd2c:	cmp	r0, #0
   2bd30:	blt	2bf28 <fputs@plt+0x27614>
   2bd34:	ldr	ip, [sp, #64]	; 0x40
   2bd38:	mov	r2, #8
   2bd3c:	ldrd	r6, [fp, #8]
   2bd40:	mov	r3, #0
   2bd44:	ldr	r0, [sp, #48]	; 0x30
   2bd48:	orr	r2, r2, r6
   2bd4c:	orr	r3, r3, r7
   2bd50:	str	ip, [fp, #20]
   2bd54:	strd	r2, [fp, #8]
   2bd58:	bl	37178 <fputs@plt+0x32864>
   2bd5c:	str	r0, [sp, #48]	; 0x30
   2bd60:	mov	r2, #33554432	; 0x2000000
   2bd64:	mov	r3, #0
   2bd68:	and	r2, r2, r4
   2bd6c:	and	r3, r3, r5
   2bd70:	orrs	r7, r2, r3
   2bd74:	beq	2be40 <fputs@plt+0x2752c>
   2bd78:	ldr	r2, [sp, #52]	; 0x34
   2bd7c:	add	r7, sp, #64	; 0x40
   2bd80:	ldr	r1, [pc, #984]	; 2c160 <fputs@plt+0x2784c>
   2bd84:	mov	r0, r9
   2bd88:	cmp	r2, #0
   2bd8c:	ldr	lr, [pc, #976]	; 2c164 <fputs@plt+0x27850>
   2bd90:	add	r1, pc, r1
   2bd94:	ldr	ip, [pc, #972]	; 2c168 <fputs@plt+0x27854>
   2bd98:	moveq	r2, r8
   2bd9c:	str	r2, [sp, #16]
   2bda0:	add	r2, sp, #48	; 0x30
   2bda4:	str	r2, [sp, #8]
   2bda8:	ldr	r2, [pc, #956]	; 2c16c <fputs@plt+0x27858>
   2bdac:	add	ip, pc, ip
   2bdb0:	add	lr, pc, lr
   2bdb4:	str	ip, [sp, #12]
   2bdb8:	mov	r3, r1
   2bdbc:	str	lr, [sp]
   2bdc0:	str	r7, [sp, #4]
   2bdc4:	add	r2, pc, r2
   2bdc8:	mov	ip, #0
   2bdcc:	str	ip, [sp, #64]	; 0x40
   2bdd0:	str	ip, [sp, #68]	; 0x44
   2bdd4:	str	ip, [sp, #72]	; 0x48
   2bdd8:	str	ip, [sp, #56]	; 0x38
   2bddc:	str	ip, [sp, #60]	; 0x3c
   2bde0:	bl	45e44 <fputs@plt+0x41530>
   2bde4:	subs	r8, r0, #0
   2bde8:	blt	2bf80 <fputs@plt+0x2766c>
   2bdec:	ldr	r0, [sp, #48]	; 0x30
   2bdf0:	mov	r1, #121	; 0x79
   2bdf4:	add	r2, sp, #56	; 0x38
   2bdf8:	add	r3, sp, #60	; 0x3c
   2bdfc:	bl	3d728 <fputs@plt+0x38e14>
   2be00:	cmp	r0, #0
   2be04:	blt	2bf70 <fputs@plt+0x2765c>
   2be08:	ldr	r0, [sp, #56]	; 0x38
   2be0c:	ldr	r1, [sp, #60]	; 0x3c
   2be10:	bl	4098 <__strndup@plt>
   2be14:	cmp	r0, #0
   2be18:	str	r0, [fp, #120]	; 0x78
   2be1c:	beq	2bfa0 <fputs@plt+0x2768c>
   2be20:	ldrd	r2, [fp, #8]
   2be24:	mov	r0, #33554432	; 0x2000000
   2be28:	mov	r1, #0
   2be2c:	orr	r2, r2, r0
   2be30:	orr	r3, r3, r1
   2be34:	strd	r2, [fp, #8]
   2be38:	mov	r0, r7
   2be3c:	bl	2cd54 <fputs@plt+0x28440>
   2be40:	ldr	r6, [sp, #32]
   2be44:	mov	r1, #0
   2be48:	mov	r2, r4
   2be4c:	mov	r3, r5
   2be50:	mov	r0, fp
   2be54:	str	r1, [sp, #4]
   2be58:	str	r6, [sp]
   2be5c:	bl	3f814 <fputs@plt+0x3af00>
   2be60:	cmp	r0, #0
   2be64:	blt	2bf28 <fputs@plt+0x27614>
   2be68:	cmp	sl, #0
   2be6c:	bne	2bbb8 <fputs@plt+0x272a4>
   2be70:	b	2bf2c <fputs@plt+0x27618>
   2be74:	ldr	r2, [sp, #52]	; 0x34
   2be78:	mov	ip, #0
   2be7c:	ldr	r1, [pc, #748]	; 2c170 <fputs@plt+0x2785c>
   2be80:	cmp	r2, ip
   2be84:	ldr	lr, [pc, #744]	; 2c174 <fputs@plt+0x27860>
   2be88:	add	r1, pc, r1
   2be8c:	ldr	r0, [pc, #740]	; 2c178 <fputs@plt+0x27864>
   2be90:	moveq	r2, r8
   2be94:	str	r2, [sp, #16]
   2be98:	add	r2, sp, #48	; 0x30
   2be9c:	str	r2, [sp, #8]
   2bea0:	ldr	r2, [pc, #724]	; 2c17c <fputs@plt+0x27868>
   2bea4:	add	r0, pc, r0
   2bea8:	add	lr, pc, lr
   2beac:	str	r0, [sp, #12]
   2beb0:	mov	r3, r1
   2beb4:	str	lr, [sp]
   2beb8:	mov	r0, r9
   2bebc:	str	ip, [sp, #4]
   2bec0:	add	r2, pc, r2
   2bec4:	bl	45e44 <fputs@plt+0x41530>
   2bec8:	cmp	r0, #0
   2becc:	blt	2bf28 <fputs@plt+0x27614>
   2bed0:	ldr	r1, [pc, #680]	; 2c180 <fputs@plt+0x2786c>
   2bed4:	add	r2, sp, #64	; 0x40
   2bed8:	ldr	r0, [sp, #48]	; 0x30
   2bedc:	add	r1, pc, r1
   2bee0:	bl	3d048 <fputs@plt+0x38734>
   2bee4:	cmp	r0, #0
   2bee8:	blt	2bf28 <fputs@plt+0x27614>
   2beec:	orrs	r0, r6, r7
   2bef0:	ldr	r6, [sp, #64]	; 0x40
   2bef4:	str	r6, [sp, #32]
   2bef8:	beq	2bf18 <fputs@plt+0x27604>
   2befc:	ldrd	r2, [fp, #8]
   2bf00:	mov	r0, #1
   2bf04:	mov	r1, #0
   2bf08:	str	r6, [fp, #56]	; 0x38
   2bf0c:	orr	r2, r2, r0
   2bf10:	orr	r3, r3, r1
   2bf14:	strd	r2, [fp, #8]
   2bf18:	ldr	r0, [sp, #48]	; 0x30
   2bf1c:	bl	37178 <fputs@plt+0x32864>
   2bf20:	str	r0, [sp, #48]	; 0x30
   2bf24:	b	2bca4 <fputs@plt+0x27390>
   2bf28:	mov	sl, r0
   2bf2c:	mov	r0, fp
   2bf30:	bl	3f4fc <fputs@plt+0x3abe8>
   2bf34:	b	2bbc8 <fputs@plt+0x272b4>
   2bf38:	mvn	sl, #21
   2bf3c:	b	2bbe8 <fputs@plt+0x272d4>
   2bf40:	mvn	sl, #106	; 0x6a
   2bf44:	b	2bbe8 <fputs@plt+0x272d4>
   2bf48:	movw	r2, #60404	; 0xebf4
   2bf4c:	movt	r2, #4095	; 0xfff
   2bf50:	mov	r3, #0
   2bf54:	and	r2, r2, r4
   2bf58:	and	r3, r3, r5
   2bf5c:	orrs	ip, r2, r3
   2bf60:	bne	2be74 <fputs@plt+0x27560>
   2bf64:	mov	r6, #0
   2bf68:	str	r6, [sp, #32]
   2bf6c:	b	2bca4 <fputs@plt+0x27390>
   2bf70:	mov	sl, r0
   2bf74:	mov	r0, r7
   2bf78:	bl	2cd54 <fputs@plt+0x28440>
   2bf7c:	b	2bf2c <fputs@plt+0x27618>
   2bf80:	ldr	r1, [pc, #508]	; 2c184 <fputs@plt+0x27870>
   2bf84:	mov	r0, r7
   2bf88:	add	r1, pc, r1
   2bf8c:	bl	2d0d8 <fputs@plt+0x287c4>
   2bf90:	cmp	r0, #0
   2bf94:	bne	2be38 <fputs@plt+0x27524>
   2bf98:	mov	sl, r8
   2bf9c:	b	2bf74 <fputs@plt+0x27660>
   2bfa0:	mvn	sl, #11
   2bfa4:	b	2bf74 <fputs@plt+0x27660>
   2bfa8:	bl	453c <__stack_chk_fail@plt>
   2bfac:	mvn	sl, #11
   2bfb0:	b	2bbc8 <fputs@plt+0x272b4>
   2bfb4:	ldr	r0, [pc, #460]	; 2c188 <fputs@plt+0x27874>
   2bfb8:	movw	r2, #882	; 0x372
   2bfbc:	ldr	r1, [pc, #456]	; 2c18c <fputs@plt+0x27878>
   2bfc0:	mvn	sl, #60	; 0x3c
   2bfc4:	ldr	r3, [pc, #452]	; 2c190 <fputs@plt+0x2787c>
   2bfc8:	add	r0, pc, r0
   2bfcc:	add	r1, pc, r1
   2bfd0:	add	r3, pc, r3
   2bfd4:	bl	5af4c <fputs@plt+0x56638>
   2bfd8:	b	2bbe8 <fputs@plt+0x272d4>
   2bfdc:	ldr	r0, [pc, #432]	; 2c194 <fputs@plt+0x27880>
   2bfe0:	movw	r2, #879	; 0x36f
   2bfe4:	ldr	r1, [pc, #428]	; 2c198 <fputs@plt+0x27884>
   2bfe8:	mvn	sl, #21
   2bfec:	ldr	r3, [pc, #424]	; 2c19c <fputs@plt+0x27888>
   2bff0:	add	r0, pc, r0
   2bff4:	add	r1, pc, r1
   2bff8:	add	r3, pc, r3
   2bffc:	bl	5af4c <fputs@plt+0x56638>
   2c000:	b	2bbe8 <fputs@plt+0x272d4>
   2c004:	ldr	r0, [pc, #404]	; 2c1a0 <fputs@plt+0x2788c>
   2c008:	movw	r2, #878	; 0x36e
   2c00c:	ldr	r1, [pc, #400]	; 2c1a4 <fputs@plt+0x27890>
   2c010:	mvn	sl, #94	; 0x5e
   2c014:	ldr	r3, [pc, #396]	; 2c1a8 <fputs@plt+0x27894>
   2c018:	add	r0, pc, r0
   2c01c:	add	r1, pc, r1
   2c020:	add	r3, pc, r3
   2c024:	bl	5af4c <fputs@plt+0x56638>
   2c028:	b	2bbe8 <fputs@plt+0x272d4>
   2c02c:	ldr	r0, [pc, #376]	; 2c1ac <fputs@plt+0x27898>
   2c030:	movw	r2, #877	; 0x36d
   2c034:	ldr	r1, [pc, #372]	; 2c1b0 <fputs@plt+0x2789c>
   2c038:	mvn	sl, #21
   2c03c:	ldr	r3, [pc, #368]	; 2c1b4 <fputs@plt+0x278a0>
   2c040:	add	r0, pc, r0
   2c044:	add	r1, pc, r1
   2c048:	add	r3, pc, r3
   2c04c:	bl	5af4c <fputs@plt+0x56638>
   2c050:	b	2bbe8 <fputs@plt+0x272d4>
   2c054:	ldr	r0, [pc, #348]	; 2c1b8 <fputs@plt+0x278a4>
   2c058:	mov	r2, #876	; 0x36c
   2c05c:	ldr	r1, [pc, #344]	; 2c1bc <fputs@plt+0x278a8>
   2c060:	mvn	sl, #21
   2c064:	ldr	r3, [pc, #340]	; 2c1c0 <fputs@plt+0x278ac>
   2c068:	add	r0, pc, r0
   2c06c:	add	r1, pc, r1
   2c070:	add	r3, pc, r3
   2c074:	bl	5af4c <fputs@plt+0x56638>
   2c078:	b	2bbe8 <fputs@plt+0x272d4>
   2c07c:	ldr	r0, [pc, #320]	; 2c1c4 <fputs@plt+0x278b0>
   2c080:	movw	r2, #881	; 0x371
   2c084:	ldr	r1, [pc, #316]	; 2c1c8 <fputs@plt+0x278b4>
   2c088:	mvn	sl, #21
   2c08c:	ldr	r3, [pc, #312]	; 2c1cc <fputs@plt+0x278b8>
   2c090:	add	r0, pc, r0
   2c094:	add	r1, pc, r1
   2c098:	add	r3, pc, r3
   2c09c:	bl	5af4c <fputs@plt+0x56638>
   2c0a0:	b	2bbe8 <fputs@plt+0x272d4>
   2c0a4:	ldr	r0, [pc, #292]	; 2c1d0 <fputs@plt+0x278bc>
   2c0a8:	mov	r2, #880	; 0x370
   2c0ac:	ldr	r1, [pc, #288]	; 2c1d4 <fputs@plt+0x278c0>
   2c0b0:	mvn	sl, #9
   2c0b4:	ldr	r3, [pc, #284]	; 2c1d8 <fputs@plt+0x278c4>
   2c0b8:	add	r0, pc, r0
   2c0bc:	add	r1, pc, r1
   2c0c0:	add	r3, pc, r3
   2c0c4:	bl	5af4c <fputs@plt+0x56638>
   2c0c8:	b	2bbe8 <fputs@plt+0x272d4>
   2c0cc:	mvn	sl, #11
   2c0d0:	b	2bf2c <fputs@plt+0x27618>
   2c0d4:	mov	r4, r0
   2c0d8:	mov	r0, fp
   2c0dc:	bl	3f4fc <fputs@plt+0x3abe8>
   2c0e0:	ldr	r0, [sp, #48]	; 0x30
   2c0e4:	cmp	r0, #0
   2c0e8:	beq	2c0f0 <fputs@plt+0x277dc>
   2c0ec:	bl	37178 <fputs@plt+0x32864>
   2c0f0:	ldr	r0, [sp, #44]	; 0x2c
   2c0f4:	cmp	r0, #0
   2c0f8:	beq	2c100 <fputs@plt+0x277ec>
   2c0fc:	bl	37178 <fputs@plt+0x32864>
   2c100:	mov	r0, r4
   2c104:	bl	4818 <_Unwind_Resume@plt>
   2c108:	mov	r4, r0
   2c10c:	b	2c0f0 <fputs@plt+0x277dc>
   2c110:	mov	r4, r0
   2c114:	b	2c0e0 <fputs@plt+0x277cc>
   2c118:	b	2c110 <fputs@plt+0x277fc>
   2c11c:	mov	r4, r0
   2c120:	mov	r0, r7
   2c124:	bl	2cd54 <fputs@plt+0x28440>
   2c128:	b	2c0d8 <fputs@plt+0x277c4>
   2c12c:	andeq	r0, r6, r0, asr r1
   2c130:	andeq	r0, r0, r0, lsr r4
   2c134:	muleq	r3, r0, r6
   2c138:	andeq	lr, r3, ip, asr #15
   2c13c:	andeq	lr, r3, r0, lsl #30
   2c140:	strdeq	sp, [r3], -r8
   2c144:			; <UNDEFINED> instruction: 0x0003e7b0
   2c148:			; <UNDEFINED> instruction: 0x0003d2bc
   2c14c:	andeq	lr, r3, r4, asr #12
   2c150:	andeq	lr, r3, r4, lsr #27
   2c154:	andeq	sp, r3, r4, ror #2
   2c158:	andeq	lr, r3, r8, lsr #12
   2c15c:	andeq	sp, r3, r8, lsl #13
   2c160:	andeq	lr, r3, r4, lsl #11
   2c164:	strdeq	lr, [r3], -r8
   2c168:	andeq	sp, r3, r8, lsr #1
   2c16c:	andeq	lr, r3, r8, ror #10
   2c170:	andeq	lr, r3, ip, lsl #9
   2c174:	andeq	lr, r3, ip, asr #23
   2c178:			; <UNDEFINED> instruction: 0x0003cfb0
   2c17c:	andeq	lr, r3, ip, ror #8
   2c180:	ldrdeq	sp, [r3], -r0
   2c184:	andeq	lr, r3, r4, asr #22
   2c188:	andeq	lr, r3, r4, ror #18
   2c18c:	andeq	lr, r3, ip, ror #17
   2c190:	andeq	lr, r3, r4, lsr #26
   2c194:	andeq	lr, r3, r0, ror #20
   2c198:	andeq	lr, r3, r4, asr #17
   2c19c:	strdeq	lr, [r3], -ip
   2c1a0:	andeq	lr, r3, r4, lsl #20
   2c1a4:	muleq	r3, ip, r8
   2c1a8:	ldrdeq	lr, [r3], -r4
   2c1ac:	andeq	r9, r3, r8, ror r7
   2c1b0:	andeq	lr, r3, r4, ror r8
   2c1b4:	andeq	lr, r3, ip, lsr #25
   2c1b8:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   2c1bc:	andeq	lr, r3, ip, asr #16
   2c1c0:	andeq	lr, r3, r4, lsl #25
   2c1c4:	andeq	lr, r3, r8, lsl #18
   2c1c8:	andeq	lr, r3, r4, lsr #16
   2c1cc:	andeq	lr, r3, ip, asr ip
   2c1d0:	andeq	sp, r3, r8, lsl #24
   2c1d4:	strdeq	lr, [r3], -ip
   2c1d8:	andeq	lr, r3, r4, lsr ip
   2c1dc:	ldr	ip, [pc, #988]	; 2c5c0 <fputs@plt+0x27cac>
   2c1e0:	ldr	r1, [pc, #988]	; 2c5c4 <fputs@plt+0x27cb0>
   2c1e4:	add	ip, pc, ip
   2c1e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c1ec:	mov	r5, r3
   2c1f0:	ldr	r7, [ip, r1]
   2c1f4:	mov	r3, ip
   2c1f8:	sub	sp, sp, #68	; 0x44
   2c1fc:	subs	r9, r0, #0
   2c200:	mov	r4, r2
   2c204:	ldr	r3, [r7]
   2c208:	ldr	r8, [sp, #104]	; 0x68
   2c20c:	str	r3, [sp, #60]	; 0x3c
   2c210:	beq	2c580 <fputs@plt+0x27c6c>
   2c214:	mvn	sl, #0
   2c218:	mvn	fp, #-2147483648	; 0x80000000
   2c21c:	and	sl, sl, r4
   2c220:	and	fp, fp, r5
   2c224:	mvn	r2, #0
   2c228:	mov	r3, #0
   2c22c:	cmp	fp, r3
   2c230:	cmpeq	sl, r2
   2c234:	bhi	2c508 <fputs@plt+0x27bf4>
   2c238:	cmp	r8, #0
   2c23c:	beq	2c558 <fputs@plt+0x27c44>
   2c240:	bl	277e0 <fputs@plt+0x22ecc>
   2c244:	cmp	r0, #0
   2c248:	bne	2c530 <fputs@plt+0x27c1c>
   2c24c:	ldr	r3, [r9, #4]
   2c250:	sub	r3, r3, #1
   2c254:	cmp	r3, #3
   2c258:	bhi	2c4ec <fputs@plt+0x27bd8>
   2c25c:	ldrb	r1, [r9, #24]
   2c260:	tst	r1, #1
   2c264:	bne	2c3d8 <fputs@plt+0x27ac4>
   2c268:	ldr	r3, [r9, #388]	; 0x184
   2c26c:	cmp	r3, #0
   2c270:	beq	2c290 <fputs@plt+0x2797c>
   2c274:	mov	r2, #33554432	; 0x2000000
   2c278:	mov	r3, #0
   2c27c:	and	r2, r2, r4
   2c280:	and	r3, r3, r5
   2c284:	orrs	r0, r2, r3
   2c288:	movne	fp, #1
   2c28c:	bne	2c2bc <fputs@plt+0x279a8>
   2c290:	tst	r1, #8
   2c294:	mvneq	r4, #60	; 0x3c
   2c298:	bne	2c2b8 <fputs@plt+0x279a4>
   2c29c:	ldr	r2, [sp, #60]	; 0x3c
   2c2a0:	mov	r0, r4
   2c2a4:	ldr	r3, [r7]
   2c2a8:	cmp	r2, r3
   2c2ac:	bne	2c504 <fputs@plt+0x27bf0>
   2c2b0:	add	sp, sp, #68	; 0x44
   2c2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c2b8:	mov	fp, #0
   2c2bc:	bl	3f5f0 <fputs@plt+0x3acdc>
   2c2c0:	subs	r6, r0, #0
   2c2c4:	beq	2c4f4 <fputs@plt+0x27be0>
   2c2c8:	ldrb	sl, [r9, #24]
   2c2cc:	ubfx	sl, sl, #3, #1
   2c2d0:	cmp	sl, #0
   2c2d4:	beq	2c368 <fputs@plt+0x27a54>
   2c2d8:	ldr	sl, [r9, #376]	; 0x178
   2c2dc:	cmp	sl, #0
   2c2e0:	strgt	sl, [r6, #56]	; 0x38
   2c2e4:	ldrdgt	r0, [r6, #8]
   2c2e8:	movgt	r2, #1
   2c2ec:	movgt	r3, #0
   2c2f0:	andgt	r2, r2, r4
   2c2f4:	andgt	r3, r3, r5
   2c2f8:	orrgt	r2, r2, r0
   2c2fc:	orrgt	r3, r3, r1
   2c300:	strdgt	r2, [r6, #8]
   2c304:	ldr	r1, [r9, #380]	; 0x17c
   2c308:	movle	sl, #0
   2c30c:	cmn	r1, #1
   2c310:	beq	2c338 <fputs@plt+0x27a24>
   2c314:	str	r1, [r6, #20]
   2c318:	mov	r2, #8
   2c31c:	ldrd	r0, [r6, #8]
   2c320:	mov	r3, #0
   2c324:	and	r2, r2, r4
   2c328:	and	r3, r3, r5
   2c32c:	orr	r2, r2, r0
   2c330:	orr	r3, r3, r1
   2c334:	strd	r2, [r6, #8]
   2c338:	ldr	r1, [r9, #384]	; 0x180
   2c33c:	cmn	r1, #1
   2c340:	beq	2c368 <fputs@plt+0x27a54>
   2c344:	str	r1, [r6, #36]	; 0x24
   2c348:	mov	r2, #128	; 0x80
   2c34c:	ldrd	r0, [r6, #8]
   2c350:	mov	r3, #0
   2c354:	and	r2, r2, r4
   2c358:	and	r3, r3, r5
   2c35c:	orr	r2, r2, r0
   2c360:	orr	r3, r3, r1
   2c364:	strd	r2, [r6, #8]
   2c368:	cmp	fp, #0
   2c36c:	beq	2c39c <fputs@plt+0x27a88>
   2c370:	ldr	r0, [r9, #388]	; 0x184
   2c374:	bl	480c <__strdup@plt>
   2c378:	cmp	r0, #0
   2c37c:	str	r0, [r6, #120]	; 0x78
   2c380:	beq	2c4fc <fputs@plt+0x27be8>
   2c384:	ldrd	r2, [r6, #8]
   2c388:	mov	r0, #33554432	; 0x2000000
   2c38c:	mov	r1, #0
   2c390:	orr	r2, r2, r0
   2c394:	orr	r3, r3, r1
   2c398:	strd	r2, [r6, #8]
   2c39c:	mov	r1, #0
   2c3a0:	str	sl, [sp]
   2c3a4:	mov	r2, r4
   2c3a8:	mov	r3, r5
   2c3ac:	mov	r0, r6
   2c3b0:	str	r1, [sp, #4]
   2c3b4:	bl	3f814 <fputs@plt+0x3af00>
   2c3b8:	cmp	r0, #0
   2c3bc:	strge	r6, [r8]
   2c3c0:	movge	r4, #0
   2c3c4:	bge	2c29c <fputs@plt+0x27988>
   2c3c8:	mov	r4, r0
   2c3cc:	mov	r0, r6
   2c3d0:	bl	3f4fc <fputs@plt+0x3abe8>
   2c3d4:	b	2c29c <fputs@plt+0x27988>
   2c3d8:	mov	r2, #48	; 0x30
   2c3dc:	mov	r3, #0
   2c3e0:	str	r0, [sp, #16]
   2c3e4:	str	r0, [sp, #20]
   2c3e8:	str	r0, [sp, #24]
   2c3ec:	str	r0, [sp, #28]
   2c3f0:	str	r0, [sp, #32]
   2c3f4:	str	r0, [sp, #36]	; 0x24
   2c3f8:	str	r0, [sp, #40]	; 0x28
   2c3fc:	str	r0, [sp, #44]	; 0x2c
   2c400:	str	r0, [sp, #48]	; 0x30
   2c404:	str	r0, [sp, #52]	; 0x34
   2c408:	strd	r2, [sp, #8]
   2c40c:	bl	3f5f0 <fputs@plt+0x3acdc>
   2c410:	subs	r6, r0, #0
   2c414:	beq	2c4f4 <fputs@plt+0x27be0>
   2c418:	cmp	r4, #0
   2c41c:	sbcs	r0, r5, #0
   2c420:	blt	2c4b8 <fputs@plt+0x27ba4>
   2c424:	mov	r0, r4
   2c428:	mov	r1, r5
   2c42c:	bl	33b58 <fputs@plt+0x2f244>
   2c430:	strd	r0, [sp, #16]
   2c434:	add	r2, sp, #8
   2c438:	movw	r1, #38277	; 0x9585
   2c43c:	ldr	r0, [r9, #8]
   2c440:	movt	r1, #32816	; 0x8030
   2c444:	bl	4248 <ioctl@plt>
   2c448:	cmp	r0, #0
   2c44c:	blt	2c4a8 <fputs@plt+0x27b94>
   2c450:	ldr	ip, [r9, #420]	; 0x1a4
   2c454:	mov	r0, r9
   2c458:	ldr	r1, [sp, #40]	; 0x28
   2c45c:	mov	r2, r4
   2c460:	mov	r3, r5
   2c464:	str	r6, [sp]
   2c468:	add	r1, ip, r1
   2c46c:	bl	2af0c <fputs@plt+0x265f8>
   2c470:	mov	sl, r0
   2c474:	ldrd	r2, [sp, #40]	; 0x28
   2c478:	mov	r0, r9
   2c47c:	bl	31a80 <fputs@plt+0x2d16c>
   2c480:	cmp	sl, #0
   2c484:	blt	2c4e4 <fputs@plt+0x27bd0>
   2c488:	mov	r1, #0
   2c48c:	mov	r2, r4
   2c490:	mov	r3, r5
   2c494:	mov	r0, r6
   2c498:	str	r1, [sp]
   2c49c:	str	r1, [sp, #4]
   2c4a0:	bl	3f814 <fputs@plt+0x3af00>
   2c4a4:	b	2c3b8 <fputs@plt+0x27aa4>
   2c4a8:	bl	48cc <__errno_location@plt>
   2c4ac:	ldr	r4, [r0]
   2c4b0:	rsb	r4, r4, #0
   2c4b4:	b	2c3cc <fputs@plt+0x27ab8>
   2c4b8:	movw	r2, #64508	; 0xfbfc
   2c4bc:	movt	r2, #4095	; 0xfff
   2c4c0:	and	r2, r2, r4
   2c4c4:	mov	r3, #0
   2c4c8:	and	r3, r3, r5
   2c4cc:	orrs	r1, r2, r3
   2c4d0:	movne	r2, #1
   2c4d4:	movne	r3, #0
   2c4d8:	orrne	r4, r4, r2
   2c4dc:	orrne	r5, r5, r3
   2c4e0:	b	2c424 <fputs@plt+0x27b10>
   2c4e4:	mov	r4, sl
   2c4e8:	b	2c3cc <fputs@plt+0x27ab8>
   2c4ec:	mvn	r4, #106	; 0x6a
   2c4f0:	b	2c29c <fputs@plt+0x27988>
   2c4f4:	mvn	r4, #11
   2c4f8:	b	2c29c <fputs@plt+0x27988>
   2c4fc:	mvn	r4, #11
   2c500:	b	2c3cc <fputs@plt+0x27ab8>
   2c504:	bl	453c <__stack_chk_fail@plt>
   2c508:	ldr	r0, [pc, #184]	; 2c5c8 <fputs@plt+0x27cb4>
   2c50c:	movw	r2, #994	; 0x3e2
   2c510:	ldr	r1, [pc, #180]	; 2c5cc <fputs@plt+0x27cb8>
   2c514:	mvn	r4, #94	; 0x5e
   2c518:	ldr	r3, [pc, #176]	; 2c5d0 <fputs@plt+0x27cbc>
   2c51c:	add	r0, pc, r0
   2c520:	add	r1, pc, r1
   2c524:	add	r3, pc, r3
   2c528:	bl	5af4c <fputs@plt+0x56638>
   2c52c:	b	2c29c <fputs@plt+0x27988>
   2c530:	ldr	r0, [pc, #156]	; 2c5d4 <fputs@plt+0x27cc0>
   2c534:	mov	r2, #996	; 0x3e4
   2c538:	ldr	r1, [pc, #152]	; 2c5d8 <fputs@plt+0x27cc4>
   2c53c:	mvn	r4, #9
   2c540:	ldr	r3, [pc, #148]	; 2c5dc <fputs@plt+0x27cc8>
   2c544:	add	r0, pc, r0
   2c548:	add	r1, pc, r1
   2c54c:	add	r3, pc, r3
   2c550:	bl	5af4c <fputs@plt+0x56638>
   2c554:	b	2c29c <fputs@plt+0x27988>
   2c558:	ldr	r0, [pc, #128]	; 2c5e0 <fputs@plt+0x27ccc>
   2c55c:	movw	r2, #995	; 0x3e3
   2c560:	ldr	r1, [pc, #124]	; 2c5e4 <fputs@plt+0x27cd0>
   2c564:	mvn	r4, #21
   2c568:	ldr	r3, [pc, #120]	; 2c5e8 <fputs@plt+0x27cd4>
   2c56c:	add	r0, pc, r0
   2c570:	add	r1, pc, r1
   2c574:	add	r3, pc, r3
   2c578:	bl	5af4c <fputs@plt+0x56638>
   2c57c:	b	2c29c <fputs@plt+0x27988>
   2c580:	ldr	r0, [pc, #100]	; 2c5ec <fputs@plt+0x27cd8>
   2c584:	movw	r2, #993	; 0x3e1
   2c588:	ldr	r1, [pc, #96]	; 2c5f0 <fputs@plt+0x27cdc>
   2c58c:	mvn	r4, #21
   2c590:	ldr	r3, [pc, #92]	; 2c5f4 <fputs@plt+0x27ce0>
   2c594:	add	r0, pc, r0
   2c598:	add	r1, pc, r1
   2c59c:	add	r3, pc, r3
   2c5a0:	bl	5af4c <fputs@plt+0x56638>
   2c5a4:	b	2c29c <fputs@plt+0x27988>
   2c5a8:	mov	r4, r0
   2c5ac:	mov	r0, r6
   2c5b0:	bl	3f4fc <fputs@plt+0x3abe8>
   2c5b4:	mov	r0, r4
   2c5b8:	bl	4818 <_Unwind_Resume@plt>
   2c5bc:	b	2c5a8 <fputs@plt+0x27c94>
   2c5c0:	andeq	pc, r5, ip, lsr #19
   2c5c4:	andeq	r0, r0, r0, lsr r4
   2c5c8:	andeq	lr, r3, r0, lsl #10
   2c5cc:	muleq	r3, r8, r3
   2c5d0:	andeq	lr, r3, ip, asr r3
   2c5d4:	andeq	sp, r3, ip, ror r7
   2c5d8:	andeq	lr, r3, r0, ror r3
   2c5dc:	andeq	lr, r3, r4, lsr r3
   2c5e0:	strdeq	r9, [r3], -r4
   2c5e4:	andeq	lr, r3, r8, asr #6
   2c5e8:	andeq	lr, r3, ip, lsl #6
   2c5ec:	andeq	pc, r3, r4, lsr #25
   2c5f0:	andeq	lr, r3, r0, lsr #6
   2c5f4:	andeq	lr, r3, r4, ror #5
   2c5f8:	ldr	ip, [pc, #208]	; 2c6d0 <fputs@plt+0x27dbc>
   2c5fc:	cmp	r0, #0
   2c600:	push	{r4, r5, r6, lr}
   2c604:	add	ip, pc, ip
   2c608:	ldr	r6, [pc, #196]	; 2c6d4 <fputs@plt+0x27dc0>
   2c60c:	sub	sp, sp, #40	; 0x28
   2c610:	mov	r1, #0
   2c614:	mov	r4, #32
   2c618:	mov	r5, #0
   2c61c:	ldr	r6, [ip, r6]
   2c620:	strd	r2, [sp, #24]
   2c624:	str	r1, [sp, #8]
   2c628:	ldr	r3, [r6]
   2c62c:	str	r1, [sp, #12]
   2c630:	str	r1, [sp, #16]
   2c634:	str	r3, [sp, #36]	; 0x24
   2c638:	str	r1, [sp, #20]
   2c63c:	strd	r4, [sp]
   2c640:	beq	2c6b0 <fputs@plt+0x27d9c>
   2c644:	mov	r1, #968	; 0x3c8
   2c648:	mov	r2, #8
   2c64c:	ldrd	r4, [r0, r1]
   2c650:	mov	r3, #0
   2c654:	and	r2, r2, r4
   2c658:	and	r3, r3, r5
   2c65c:	orrs	r1, r2, r3
   2c660:	beq	2c680 <fputs@plt+0x27d6c>
   2c664:	mov	r0, #0
   2c668:	ldr	r2, [sp, #36]	; 0x24
   2c66c:	ldr	r3, [r6]
   2c670:	cmp	r2, r3
   2c674:	bne	2c6ac <fputs@plt+0x27d98>
   2c678:	add	sp, sp, #40	; 0x28
   2c67c:	pop	{r4, r5, r6, pc}
   2c680:	ldr	r0, [r0, #8]
   2c684:	movw	r1, #38321	; 0x95b1
   2c688:	mov	r2, sp
   2c68c:	movt	r1, #16416	; 0x4020
   2c690:	bl	4248 <ioctl@plt>
   2c694:	cmp	r0, #0
   2c698:	bge	2c664 <fputs@plt+0x27d50>
   2c69c:	bl	48cc <__errno_location@plt>
   2c6a0:	ldr	r0, [r0]
   2c6a4:	rsb	r0, r0, #0
   2c6a8:	b	2c668 <fputs@plt+0x27d54>
   2c6ac:	bl	453c <__stack_chk_fail@plt>
   2c6b0:	ldr	r0, [pc, #32]	; 2c6d8 <fputs@plt+0x27dc4>
   2c6b4:	movw	r2, #1414	; 0x586
   2c6b8:	ldr	r1, [pc, #28]	; 2c6dc <fputs@plt+0x27dc8>
   2c6bc:	ldr	r3, [pc, #28]	; 2c6e0 <fputs@plt+0x27dcc>
   2c6c0:	add	r0, pc, r0
   2c6c4:	add	r1, pc, r1
   2c6c8:	add	r3, pc, r3
   2c6cc:	bl	5ac34 <fputs@plt+0x56320>
   2c6d0:	andeq	pc, r5, ip, lsl #11
   2c6d4:	andeq	r0, r0, r0, lsr r4
   2c6d8:	andeq	pc, r3, r8, ror fp	; <UNPREDICTABLE>
   2c6dc:	strdeq	lr, [r3], -r4
   2c6e0:	muleq	r3, r4, r1
   2c6e4:	subs	ip, r0, #0
   2c6e8:	push	{r4, lr}
   2c6ec:	beq	2c70c <fputs@plt+0x27df8>
   2c6f0:	ldrb	ip, [ip, #24]
   2c6f4:	tst	ip, #1
   2c6f8:	bne	2c704 <fputs@plt+0x27df0>
   2c6fc:	pop	{r4, lr}
   2c700:	b	2ad74 <fputs@plt+0x26460>
   2c704:	pop	{r4, lr}
   2c708:	b	2c5f8 <fputs@plt+0x27ce4>
   2c70c:	ldr	r0, [pc, #24]	; 2c72c <fputs@plt+0x27e18>
   2c710:	movw	r2, #1455	; 0x5af
   2c714:	ldr	r1, [pc, #20]	; 2c730 <fputs@plt+0x27e1c>
   2c718:	ldr	r3, [pc, #20]	; 2c734 <fputs@plt+0x27e20>
   2c71c:	add	r0, pc, r0
   2c720:	add	r1, pc, r1
   2c724:	add	r3, pc, r3
   2c728:	bl	5ac34 <fputs@plt+0x56320>
   2c72c:	andeq	pc, r3, ip, lsl fp	; <UNPREDICTABLE>
   2c730:	muleq	r3, r8, r1
   2c734:			; <UNDEFINED> instruction: 0x0003e5b4
   2c738:	cmp	r1, #0
   2c73c:	rsblt	r1, r1, #0
   2c740:	mov	r3, r0
   2c744:	sub	r1, r1, #1
   2c748:	cmp	r1, #109	; 0x6d
   2c74c:	addls	pc, pc, r1, lsl #2
   2c750:	b	2ca28 <fputs@plt+0x28114>
   2c754:	b	2c924 <fputs@plt+0x28010>
   2c758:	b	2c938 <fputs@plt+0x28024>
   2c75c:	b	2c94c <fputs@plt+0x28038>
   2c760:	b	2ca28 <fputs@plt+0x28114>
   2c764:	b	2c960 <fputs@plt+0x2804c>
   2c768:	b	2ca28 <fputs@plt+0x28114>
   2c76c:	b	2ca28 <fputs@plt+0x28114>
   2c770:	b	2ca28 <fputs@plt+0x28114>
   2c774:	b	2ca28 <fputs@plt+0x28114>
   2c778:	b	2ca28 <fputs@plt+0x28114>
   2c77c:	b	2ca28 <fputs@plt+0x28114>
   2c780:	b	2c974 <fputs@plt+0x28060>
   2c784:	b	2c924 <fputs@plt+0x28010>
   2c788:	b	2ca28 <fputs@plt+0x28114>
   2c78c:	b	2ca28 <fputs@plt+0x28114>
   2c790:	b	2ca28 <fputs@plt+0x28114>
   2c794:	b	2c988 <fputs@plt+0x28074>
   2c798:	b	2ca28 <fputs@plt+0x28114>
   2c79c:	b	2ca28 <fputs@plt+0x28114>
   2c7a0:	b	2ca28 <fputs@plt+0x28114>
   2c7a4:	b	2ca28 <fputs@plt+0x28114>
   2c7a8:	b	2c99c <fputs@plt+0x28088>
   2c7ac:	b	2ca28 <fputs@plt+0x28114>
   2c7b0:	b	2ca28 <fputs@plt+0x28114>
   2c7b4:	b	2ca28 <fputs@plt+0x28114>
   2c7b8:	b	2ca28 <fputs@plt+0x28114>
   2c7bc:	b	2ca28 <fputs@plt+0x28114>
   2c7c0:	b	2ca28 <fputs@plt+0x28114>
   2c7c4:	b	2ca28 <fputs@plt+0x28114>
   2c7c8:	b	2ca28 <fputs@plt+0x28114>
   2c7cc:	b	2ca28 <fputs@plt+0x28114>
   2c7d0:	b	2ca28 <fputs@plt+0x28114>
   2c7d4:	b	2ca28 <fputs@plt+0x28114>
   2c7d8:	b	2ca28 <fputs@plt+0x28114>
   2c7dc:	b	2ca28 <fputs@plt+0x28114>
   2c7e0:	b	2ca28 <fputs@plt+0x28114>
   2c7e4:	b	2ca28 <fputs@plt+0x28114>
   2c7e8:	b	2ca28 <fputs@plt+0x28114>
   2c7ec:	b	2ca28 <fputs@plt+0x28114>
   2c7f0:	b	2ca28 <fputs@plt+0x28114>
   2c7f4:	b	2ca28 <fputs@plt+0x28114>
   2c7f8:	b	2ca28 <fputs@plt+0x28114>
   2c7fc:	b	2ca28 <fputs@plt+0x28114>
   2c800:	b	2ca28 <fputs@plt+0x28114>
   2c804:	b	2ca28 <fputs@plt+0x28114>
   2c808:	b	2ca28 <fputs@plt+0x28114>
   2c80c:	b	2ca28 <fputs@plt+0x28114>
   2c810:	b	2ca28 <fputs@plt+0x28114>
   2c814:	b	2ca28 <fputs@plt+0x28114>
   2c818:	b	2ca28 <fputs@plt+0x28114>
   2c81c:	b	2ca28 <fputs@plt+0x28114>
   2c820:	b	2ca28 <fputs@plt+0x28114>
   2c824:	b	2ca28 <fputs@plt+0x28114>
   2c828:	b	2ca28 <fputs@plt+0x28114>
   2c82c:	b	2ca28 <fputs@plt+0x28114>
   2c830:	b	2ca28 <fputs@plt+0x28114>
   2c834:	b	2ca28 <fputs@plt+0x28114>
   2c838:	b	2ca28 <fputs@plt+0x28114>
   2c83c:	b	2ca28 <fputs@plt+0x28114>
   2c840:	b	2ca28 <fputs@plt+0x28114>
   2c844:	b	2ca28 <fputs@plt+0x28114>
   2c848:	b	2c9b0 <fputs@plt+0x2809c>
   2c84c:	b	2ca28 <fputs@plt+0x28114>
   2c850:	b	2ca28 <fputs@plt+0x28114>
   2c854:	b	2ca28 <fputs@plt+0x28114>
   2c858:	b	2ca28 <fputs@plt+0x28114>
   2c85c:	b	2ca28 <fputs@plt+0x28114>
   2c860:	b	2ca28 <fputs@plt+0x28114>
   2c864:	b	2ca28 <fputs@plt+0x28114>
   2c868:	b	2ca28 <fputs@plt+0x28114>
   2c86c:	b	2ca28 <fputs@plt+0x28114>
   2c870:	b	2ca28 <fputs@plt+0x28114>
   2c874:	b	2ca28 <fputs@plt+0x28114>
   2c878:	b	2c9c4 <fputs@plt+0x280b0>
   2c87c:	b	2ca28 <fputs@plt+0x28114>
   2c880:	b	2ca28 <fputs@plt+0x28114>
   2c884:	b	2ca28 <fputs@plt+0x28114>
   2c888:	b	2ca28 <fputs@plt+0x28114>
   2c88c:	b	2ca28 <fputs@plt+0x28114>
   2c890:	b	2ca28 <fputs@plt+0x28114>
   2c894:	b	2ca28 <fputs@plt+0x28114>
   2c898:	b	2ca28 <fputs@plt+0x28114>
   2c89c:	b	2ca28 <fputs@plt+0x28114>
   2c8a0:	b	2ca28 <fputs@plt+0x28114>
   2c8a4:	b	2ca28 <fputs@plt+0x28114>
   2c8a8:	b	2ca28 <fputs@plt+0x28114>
   2c8ac:	b	2ca28 <fputs@plt+0x28114>
   2c8b0:	b	2ca28 <fputs@plt+0x28114>
   2c8b4:	b	2ca28 <fputs@plt+0x28114>
   2c8b8:	b	2ca28 <fputs@plt+0x28114>
   2c8bc:	b	2ca28 <fputs@plt+0x28114>
   2c8c0:	b	2ca28 <fputs@plt+0x28114>
   2c8c4:	b	2ca28 <fputs@plt+0x28114>
   2c8c8:	b	2ca28 <fputs@plt+0x28114>
   2c8cc:	b	2c9d8 <fputs@plt+0x280c4>
   2c8d0:	b	2ca28 <fputs@plt+0x28114>
   2c8d4:	b	2ca28 <fputs@plt+0x28114>
   2c8d8:	b	2c9ec <fputs@plt+0x280d8>
   2c8dc:	b	2ca00 <fputs@plt+0x280ec>
   2c8e0:	b	2ca28 <fputs@plt+0x28114>
   2c8e4:	b	2ca28 <fputs@plt+0x28114>
   2c8e8:	b	2ca14 <fputs@plt+0x28100>
   2c8ec:	b	2ca14 <fputs@plt+0x28100>
   2c8f0:	b	2ca14 <fputs@plt+0x28100>
   2c8f4:	b	2c90c <fputs@plt+0x27ff8>
   2c8f8:	b	2ca28 <fputs@plt+0x28114>
   2c8fc:	b	2ca28 <fputs@plt+0x28114>
   2c900:	b	2ca28 <fputs@plt+0x28114>
   2c904:	b	2ca28 <fputs@plt+0x28114>
   2c908:	b	2c9b0 <fputs@plt+0x2809c>
   2c90c:	ldr	r2, [pc, #296]	; 2ca3c <fputs@plt+0x28128>
   2c910:	add	r2, pc, r2
   2c914:	ldm	r2, {r0, r1, r2}
   2c918:	stm	r3, {r0, r1, r2}
   2c91c:	mov	r0, r3
   2c920:	bx	lr
   2c924:	ldr	r2, [pc, #276]	; 2ca40 <fputs@plt+0x2812c>
   2c928:	add	r2, pc, r2
   2c92c:	ldm	r2, {r0, r1, r2}
   2c930:	stm	r3, {r0, r1, r2}
   2c934:	b	2c91c <fputs@plt+0x28008>
   2c938:	ldr	r2, [pc, #260]	; 2ca44 <fputs@plt+0x28130>
   2c93c:	add	r2, pc, r2
   2c940:	ldm	r2, {r0, r1, r2}
   2c944:	stm	r3, {r0, r1, r2}
   2c948:	b	2c91c <fputs@plt+0x28008>
   2c94c:	ldr	r2, [pc, #244]	; 2ca48 <fputs@plt+0x28134>
   2c950:	add	r2, pc, r2
   2c954:	ldm	r2, {r0, r1, r2}
   2c958:	stm	r3, {r0, r1, r2}
   2c95c:	b	2c91c <fputs@plt+0x28008>
   2c960:	ldr	r2, [pc, #228]	; 2ca4c <fputs@plt+0x28138>
   2c964:	add	r2, pc, r2
   2c968:	ldm	r2, {r0, r1, r2}
   2c96c:	stm	r3, {r0, r1, r2}
   2c970:	b	2c91c <fputs@plt+0x28008>
   2c974:	ldr	r2, [pc, #212]	; 2ca50 <fputs@plt+0x2813c>
   2c978:	add	r2, pc, r2
   2c97c:	ldm	r2, {r0, r1, r2}
   2c980:	stm	r3, {r0, r1, r2}
   2c984:	b	2c91c <fputs@plt+0x28008>
   2c988:	ldr	r2, [pc, #196]	; 2ca54 <fputs@plt+0x28140>
   2c98c:	add	r2, pc, r2
   2c990:	ldm	r2, {r0, r1, r2}
   2c994:	stm	r3, {r0, r1, r2}
   2c998:	b	2c91c <fputs@plt+0x28008>
   2c99c:	ldr	r2, [pc, #180]	; 2ca58 <fputs@plt+0x28144>
   2c9a0:	add	r2, pc, r2
   2c9a4:	ldm	r2, {r0, r1, r2}
   2c9a8:	stm	r3, {r0, r1, r2}
   2c9ac:	b	2c91c <fputs@plt+0x28008>
   2c9b0:	ldr	r2, [pc, #164]	; 2ca5c <fputs@plt+0x28148>
   2c9b4:	add	r2, pc, r2
   2c9b8:	ldm	r2, {r0, r1, r2}
   2c9bc:	stm	r3, {r0, r1, r2}
   2c9c0:	b	2c91c <fputs@plt+0x28008>
   2c9c4:	ldr	r2, [pc, #148]	; 2ca60 <fputs@plt+0x2814c>
   2c9c8:	add	r2, pc, r2
   2c9cc:	ldm	r2, {r0, r1, r2}
   2c9d0:	stm	r3, {r0, r1, r2}
   2c9d4:	b	2c91c <fputs@plt+0x28008>
   2c9d8:	ldr	r2, [pc, #132]	; 2ca64 <fputs@plt+0x28150>
   2c9dc:	add	r2, pc, r2
   2c9e0:	ldm	r2, {r0, r1, r2}
   2c9e4:	stm	r3, {r0, r1, r2}
   2c9e8:	b	2c91c <fputs@plt+0x28008>
   2c9ec:	ldr	r2, [pc, #116]	; 2ca68 <fputs@plt+0x28154>
   2c9f0:	add	r2, pc, r2
   2c9f4:	ldm	r2, {r0, r1, r2}
   2c9f8:	stm	r3, {r0, r1, r2}
   2c9fc:	b	2c91c <fputs@plt+0x28008>
   2ca00:	ldr	r2, [pc, #100]	; 2ca6c <fputs@plt+0x28158>
   2ca04:	add	r2, pc, r2
   2ca08:	ldm	r2, {r0, r1, r2}
   2ca0c:	stm	r3, {r0, r1, r2}
   2ca10:	b	2c91c <fputs@plt+0x28008>
   2ca14:	ldr	r2, [pc, #84]	; 2ca70 <fputs@plt+0x2815c>
   2ca18:	add	r2, pc, r2
   2ca1c:	ldm	r2, {r0, r1, r2}
   2ca20:	stm	r3, {r0, r1, r2}
   2ca24:	b	2c91c <fputs@plt+0x28008>
   2ca28:	mov	r2, #0
   2ca2c:	str	r2, [r0]
   2ca30:	str	r2, [r0, #4]
   2ca34:	str	r2, [r0, #8]
   2ca38:	b	2c91c <fputs@plt+0x28008>
   2ca3c:	andeq	sp, r5, r8, lsr pc
   2ca40:	andeq	sp, r5, r0, asr pc
   2ca44:	andeq	sp, r5, r4, asr #29
   2ca48:	andeq	sp, r5, r4, lsl #30
   2ca4c:	andeq	sp, r5, r8, lsl #30
   2ca50:	andeq	sp, r5, ip, lsl #30
   2ca54:	andeq	sp, r5, r0, lsl #29
   2ca58:	muleq	r5, r0, lr
   2ca5c:	andeq	sp, r5, r8, lsl #29
   2ca60:	andeq	sp, r5, r8, asr #29
   2ca64:	andeq	sp, r5, r0, asr #29
   2ca68:	andeq	sp, r5, r0, ror lr
   2ca6c:	andeq	sp, r5, r4, lsl lr
   2ca70:	andeq	sp, r5, ip, lsl #28
   2ca74:	push	{r4, lr}
   2ca78:	cmp	r0, #0
   2ca7c:	rsblt	r0, r0, #0
   2ca80:	mov	r4, r1
   2ca84:	bl	5e704 <fputs@plt+0x59df0>
   2ca88:	subs	r1, r0, #0
   2ca8c:	beq	2cab0 <fputs@plt+0x2819c>
   2ca90:	ldr	r0, [pc, #40]	; 2cac0 <fputs@plt+0x281ac>
   2ca94:	add	r0, pc, r0
   2ca98:	bl	4f7e8 <fputs@plt+0x4aed4>
   2ca9c:	cmp	r0, #0
   2caa0:	beq	2cab8 <fputs@plt+0x281a4>
   2caa4:	str	r0, [r4]
   2caa8:	mov	r0, #1
   2caac:	pop	{r4, pc}
   2cab0:	mov	r0, r1
   2cab4:	pop	{r4, pc}
   2cab8:	mvn	r0, #11
   2cabc:	pop	{r4, pc}
   2cac0:	andeq	lr, r3, r0, lsr #5
   2cac4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cac8:	subs	sl, r0, #0
   2cacc:	mov	r9, r1
   2cad0:	movne	r4, #64	; 0x40
   2cad4:	movne	r8, #0
   2cad8:	beq	2cbd4 <fputs@plt+0x282c0>
   2cadc:	mov	r0, r4
   2cae0:	bl	4500 <malloc@plt>
   2cae4:	subs	r5, r0, #0
   2cae8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2caec:	bl	48cc <__errno_location@plt>
   2caf0:	mov	r1, r5
   2caf4:	mov	r2, r4
   2caf8:	mov	r6, r0
   2cafc:	str	r8, [r0]
   2cb00:	mov	r0, r9
   2cb04:	bl	405c <strerror_r@plt>
   2cb08:	ldr	r6, [r6]
   2cb0c:	cmp	r6, #34	; 0x22
   2cb10:	mov	r7, r0
   2cb14:	beq	2cb70 <fputs@plt+0x2825c>
   2cb18:	bl	42a8 <strlen@plt>
   2cb1c:	sub	r3, r4, #1
   2cb20:	cmp	r0, r3
   2cb24:	bcs	2cb70 <fputs@plt+0x2825c>
   2cb28:	cmp	r6, #0
   2cb2c:	bne	2cbc8 <fputs@plt+0x282b4>
   2cb30:	cmp	r7, r5
   2cb34:	beq	2cb80 <fputs@plt+0x2826c>
   2cb38:	mov	r0, r5
   2cb3c:	bl	4140 <free@plt>
   2cb40:	ldr	r3, [sl, #8]
   2cb44:	cmp	r3, #0
   2cb48:	strle	r7, [sl, #4]
   2cb4c:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cb50:	mov	r0, r7
   2cb54:	bl	480c <__strdup@plt>
   2cb58:	subs	r4, r0, #0
   2cb5c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cb60:	ldr	r0, [sl, #4]
   2cb64:	bl	4140 <free@plt>
   2cb68:	str	r4, [sl, #4]
   2cb6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cb70:	mov	r0, r5
   2cb74:	lsl	r4, r4, #1
   2cb78:	bl	4140 <free@plt>
   2cb7c:	b	2cadc <fputs@plt+0x281c8>
   2cb80:	ldr	r3, [sl, #8]
   2cb84:	cmp	r3, #0
   2cb88:	ble	2cb9c <fputs@plt+0x28288>
   2cb8c:	ldr	r0, [sl, #4]
   2cb90:	bl	4140 <free@plt>
   2cb94:	str	r7, [sl, #4]
   2cb98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cb9c:	ldr	r0, [sl]
   2cba0:	bl	480c <__strdup@plt>
   2cba4:	cmp	r0, #0
   2cba8:	strne	r0, [sl]
   2cbac:	strne	r7, [sl, #4]
   2cbb0:	movne	r3, #1
   2cbb4:	strne	r3, [sl, #8]
   2cbb8:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cbbc:	mov	r0, r7
   2cbc0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cbc4:	b	4140 <free@plt>
   2cbc8:	mov	r0, r5
   2cbcc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cbd0:	b	4140 <free@plt>
   2cbd4:	ldr	r0, [pc, #24]	; 2cbf4 <fputs@plt+0x282e0>
   2cbd8:	movw	r2, #371	; 0x173
   2cbdc:	ldr	r1, [pc, #20]	; 2cbf8 <fputs@plt+0x282e4>
   2cbe0:	ldr	r3, [pc, #20]	; 2cbfc <fputs@plt+0x282e8>
   2cbe4:	add	r0, pc, r0
   2cbe8:	add	r1, pc, r1
   2cbec:	add	r3, pc, r3
   2cbf0:	bl	5ac34 <fputs@plt+0x56320>
   2cbf4:	andeq	sp, r3, ip, lsr pc
   2cbf8:	andeq	lr, r3, ip, asr r1
   2cbfc:	andeq	lr, r3, r8, ror r7
   2cc00:	push	{r4, r5, r6, r7, r8, lr}
   2cc04:	subs	r6, r0, #0
   2cc08:	ldr	r7, [pc, #248]	; 2cd08 <fputs@plt+0x283f4>
   2cc0c:	moveq	r5, #22
   2cc10:	add	r7, pc, r7
   2cc14:	beq	2cc48 <fputs@plt+0x28334>
   2cc18:	ldr	r1, [pc, #236]	; 2cd0c <fputs@plt+0x283f8>
   2cc1c:	mov	r2, #13
   2cc20:	add	r1, pc, r1
   2cc24:	bl	4770 <strncmp@plt>
   2cc28:	cmp	r0, #0
   2cc2c:	bne	2cc50 <fputs@plt+0x2833c>
   2cc30:	adds	r0, r6, #13
   2cc34:	beq	2cc50 <fputs@plt+0x2833c>
   2cc38:	bl	5e730 <fputs@plt+0x59e1c>
   2cc3c:	cmp	r0, #0
   2cc40:	movgt	r5, r0
   2cc44:	movle	r5, #5
   2cc48:	mov	r0, r5
   2cc4c:	pop	{r4, r5, r6, r7, r8, pc}
   2cc50:	ldr	r3, [pc, #184]	; 2cd10 <fputs@plt+0x283fc>
   2cc54:	add	r3, pc, r3
   2cc58:	ldr	r3, [r3]
   2cc5c:	cmp	r3, #0
   2cc60:	beq	2ccb4 <fputs@plt+0x283a0>
   2cc64:	ldr	r4, [r3]
   2cc68:	cmp	r4, #0
   2cc6c:	movne	r8, r3
   2cc70:	beq	2ccb4 <fputs@plt+0x283a0>
   2cc74:	ldr	r5, [r4, #4]
   2cc78:	cmn	r5, #120	; 0x78
   2cc7c:	beq	2cca8 <fputs@plt+0x28394>
   2cc80:	add	r4, r4, #8
   2cc84:	ldr	r0, [r4, #-8]
   2cc88:	mov	r1, r6
   2cc8c:	bl	489c <strcmp@plt>
   2cc90:	add	r4, r4, #8
   2cc94:	cmp	r0, #0
   2cc98:	beq	2cc48 <fputs@plt+0x28334>
   2cc9c:	ldr	r5, [r4, #-4]
   2cca0:	cmn	r5, #120	; 0x78
   2cca4:	bne	2cc84 <fputs@plt+0x28370>
   2cca8:	ldr	r4, [r8, #4]!
   2ccac:	cmp	r4, #0
   2ccb0:	bne	2cc74 <fputs@plt+0x28360>
   2ccb4:	ldr	r2, [pc, #88]	; 2cd14 <fputs@plt+0x28400>
   2ccb8:	ldr	r3, [pc, #88]	; 2cd18 <fputs@plt+0x28404>
   2ccbc:	ldr	r4, [r7, r2]
   2ccc0:	ldr	r7, [r7, r3]
   2ccc4:	cmp	r4, r7
   2ccc8:	bcs	2cd00 <fputs@plt+0x283ec>
   2cccc:	ldr	r5, [r4, #4]
   2ccd0:	mov	r1, r6
   2ccd4:	cmn	r5, #120	; 0x78
   2ccd8:	addeq	r4, r4, #15
   2ccdc:	biceq	r4, r4, #7
   2cce0:	beq	2ccf8 <fputs@plt+0x283e4>
   2cce4:	ldr	r0, [r4]
   2cce8:	add	r4, r4, #8
   2ccec:	bl	489c <strcmp@plt>
   2ccf0:	cmp	r0, #0
   2ccf4:	beq	2cc48 <fputs@plt+0x28334>
   2ccf8:	cmp	r4, r7
   2ccfc:	bcc	2cccc <fputs@plt+0x283b8>
   2cd00:	mov	r5, #5
   2cd04:	b	2cc48 <fputs@plt+0x28334>
   2cd08:	andeq	lr, r5, r0, lsl #31
   2cd0c:	andeq	lr, r3, r4, lsl r1
   2cd10:	andeq	pc, r5, r4, asr r6	; <UNPREDICTABLE>
   2cd14:	andeq	r0, r0, ip, asr r4
   2cd18:	andeq	r0, r0, r8, lsr #8
   2cd1c:	cmp	r0, #0
   2cd20:	bxeq	lr
   2cd24:	ldr	r3, [r0]
   2cd28:	cmp	r3, #0
   2cd2c:	beq	2cd38 <fputs@plt+0x28424>
   2cd30:	mov	r0, #1
   2cd34:	bx	lr
   2cd38:	ldr	r3, [r0, #4]
   2cd3c:	cmp	r3, #0
   2cd40:	bne	2cd30 <fputs@plt+0x2841c>
   2cd44:	ldr	r0, [r0, #8]
   2cd48:	adds	r0, r0, #0
   2cd4c:	movne	r0, #1
   2cd50:	bx	lr
   2cd54:	push	{r4, lr}
   2cd58:	subs	r4, r0, #0
   2cd5c:	popeq	{r4, pc}
   2cd60:	ldr	r3, [r4, #8]
   2cd64:	cmp	r3, #0
   2cd68:	ble	2cd7c <fputs@plt+0x28468>
   2cd6c:	ldr	r0, [r4]
   2cd70:	bl	4140 <free@plt>
   2cd74:	ldr	r0, [r4, #4]
   2cd78:	bl	4140 <free@plt>
   2cd7c:	mov	r3, #0
   2cd80:	str	r3, [r4, #4]
   2cd84:	str	r3, [r4]
   2cd88:	str	r3, [r4, #8]
   2cd8c:	pop	{r4, pc}
   2cd90:	push	{r4, r5, r6, lr}
   2cd94:	subs	r5, r1, #0
   2cd98:	mov	r4, r0
   2cd9c:	mov	r6, r2
   2cda0:	beq	2cddc <fputs@plt+0x284c8>
   2cda4:	cmp	r0, #0
   2cda8:	beq	2ce2c <fputs@plt+0x28518>
   2cdac:	ldr	r3, [r0]
   2cdb0:	cmp	r3, #0
   2cdb4:	beq	2cde4 <fputs@plt+0x284d0>
   2cdb8:	ldr	r0, [pc, #152]	; 2ce58 <fputs@plt+0x28544>
   2cdbc:	mov	r2, #236	; 0xec
   2cdc0:	ldr	r1, [pc, #148]	; 2ce5c <fputs@plt+0x28548>
   2cdc4:	mvn	r5, #21
   2cdc8:	ldr	r3, [pc, #144]	; 2ce60 <fputs@plt+0x2854c>
   2cdcc:	add	r0, pc, r0
   2cdd0:	add	r1, pc, r1
   2cdd4:	add	r3, pc, r3
   2cdd8:	bl	5af4c <fputs@plt+0x56638>
   2cddc:	mov	r0, r5
   2cde0:	pop	{r4, r5, r6, pc}
   2cde4:	ldr	r3, [r0, #4]
   2cde8:	cmp	r3, #0
   2cdec:	bne	2cdb8 <fputs@plt+0x284a4>
   2cdf0:	ldr	r3, [r0, #8]
   2cdf4:	cmp	r3, #0
   2cdf8:	bne	2cdb8 <fputs@plt+0x284a4>
   2cdfc:	mov	r0, r5
   2ce00:	bl	480c <__strdup@plt>
   2ce04:	cmp	r0, #0
   2ce08:	str	r0, [r4]
   2ce0c:	beq	2ce40 <fputs@plt+0x2852c>
   2ce10:	cmp	r6, #0
   2ce14:	beq	2ce24 <fputs@plt+0x28510>
   2ce18:	mov	r0, r6
   2ce1c:	bl	480c <__strdup@plt>
   2ce20:	str	r0, [r4, #4]
   2ce24:	mov	r3, #1
   2ce28:	str	r3, [r4, #8]
   2ce2c:	mov	r0, r5
   2ce30:	bl	2cc00 <fputs@plt+0x282ec>
   2ce34:	rsb	r5, r0, #0
   2ce38:	mov	r0, r5
   2ce3c:	pop	{r4, r5, r6, pc}
   2ce40:	ldr	r3, [pc, #28]	; 2ce64 <fputs@plt+0x28550>
   2ce44:	mvn	r5, #11
   2ce48:	add	r3, pc, r3
   2ce4c:	ldm	r3, {r0, r1, r2}
   2ce50:	stm	r4, {r0, r1, r2}
   2ce54:	b	2cddc <fputs@plt+0x284c8>
   2ce58:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   2ce5c:	andeq	sp, r3, r4, ror pc
   2ce60:	andeq	sp, r3, ip, asr #30
   2ce64:	andeq	pc, r5, r8, lsl r2	; <UNPREDICTABLE>
   2ce68:	push	{r3, r4, r5, r6, r7, lr}
   2ce6c:	subs	r5, r1, #0
   2ce70:	mov	r4, r0
   2ce74:	mov	r6, r2
   2ce78:	mov	r7, r3
   2ce7c:	beq	2ceb8 <fputs@plt+0x285a4>
   2ce80:	cmp	r0, #0
   2ce84:	beq	2cf10 <fputs@plt+0x285fc>
   2ce88:	ldr	r3, [r0]
   2ce8c:	cmp	r3, #0
   2ce90:	beq	2cec0 <fputs@plt+0x285ac>
   2ce94:	ldr	r0, [pc, #160]	; 2cf3c <fputs@plt+0x28628>
   2ce98:	mov	r2, #260	; 0x104
   2ce9c:	ldr	r1, [pc, #156]	; 2cf40 <fputs@plt+0x2862c>
   2cea0:	mvn	r5, #21
   2cea4:	ldr	r3, [pc, #152]	; 2cf44 <fputs@plt+0x28630>
   2cea8:	add	r0, pc, r0
   2ceac:	add	r1, pc, r1
   2ceb0:	add	r3, pc, r3
   2ceb4:	bl	5af4c <fputs@plt+0x56638>
   2ceb8:	mov	r0, r5
   2cebc:	pop	{r3, r4, r5, r6, r7, pc}
   2cec0:	ldr	r3, [r0, #4]
   2cec4:	cmp	r3, #0
   2cec8:	bne	2ce94 <fputs@plt+0x28580>
   2cecc:	ldr	r3, [r0, #8]
   2ced0:	cmp	r3, #0
   2ced4:	bne	2ce94 <fputs@plt+0x28580>
   2ced8:	mov	r0, r5
   2cedc:	bl	480c <__strdup@plt>
   2cee0:	cmp	r0, #0
   2cee4:	str	r0, [r4]
   2cee8:	beq	2cf24 <fputs@plt+0x28610>
   2ceec:	cmp	r6, #0
   2cef0:	beq	2cf08 <fputs@plt+0x285f4>
   2cef4:	mov	r2, r6
   2cef8:	mov	r3, r7
   2cefc:	add	r0, r4, #4
   2cf00:	mov	r1, #1
   2cf04:	bl	48c0 <__vasprintf_chk@plt>
   2cf08:	mov	r3, #1
   2cf0c:	str	r3, [r4, #8]
   2cf10:	mov	r0, r5
   2cf14:	bl	2cc00 <fputs@plt+0x282ec>
   2cf18:	rsb	r5, r0, #0
   2cf1c:	mov	r0, r5
   2cf20:	pop	{r3, r4, r5, r6, r7, pc}
   2cf24:	ldr	r3, [pc, #28]	; 2cf48 <fputs@plt+0x28634>
   2cf28:	mvn	r5, #11
   2cf2c:	add	r3, pc, r3
   2cf30:	ldm	r3, {r0, r1, r2}
   2cf34:	stm	r4, {r0, r1, r2}
   2cf38:	b	2ceb8 <fputs@plt+0x285a4>
   2cf3c:	andeq	sp, r3, r0, asr #29
   2cf40:	muleq	r3, r8, lr
   2cf44:	andeq	lr, r3, r4, lsr #9
   2cf48:	andeq	pc, r5, r4, lsr r1	; <UNPREDICTABLE>
   2cf4c:	push	{r2, r3}
   2cf50:	ldr	r3, [pc, #92]	; 2cfb4 <fputs@plt+0x286a0>
   2cf54:	ldr	ip, [pc, #92]	; 2cfb8 <fputs@plt+0x286a4>
   2cf58:	add	r3, pc, r3
   2cf5c:	push	{r4, lr}
   2cf60:	sub	sp, sp, #8
   2cf64:	ldr	r4, [r3, ip]
   2cf68:	ldr	r2, [sp, #16]
   2cf6c:	ldr	r3, [r4]
   2cf70:	cmp	r2, #0
   2cf74:	str	r3, [sp, #4]
   2cf78:	beq	2cfa8 <fputs@plt+0x28694>
   2cf7c:	add	r3, sp, #20
   2cf80:	str	r3, [sp]
   2cf84:	bl	2ce68 <fputs@plt+0x28554>
   2cf88:	ldr	r2, [sp, #4]
   2cf8c:	ldr	r3, [r4]
   2cf90:	cmp	r2, r3
   2cf94:	bne	2cfb0 <fputs@plt+0x2869c>
   2cf98:	add	sp, sp, #8
   2cf9c:	pop	{r4, lr}
   2cfa0:	add	sp, sp, #8
   2cfa4:	bx	lr
   2cfa8:	bl	2cd90 <fputs@plt+0x2847c>
   2cfac:	b	2cf88 <fputs@plt+0x28674>
   2cfb0:	bl	453c <__stack_chk_fail@plt>
   2cfb4:	andeq	lr, r5, r8, lsr ip
   2cfb8:	andeq	r0, r0, r0, lsr r4
   2cfbc:	cmp	r0, #0
   2cfc0:	bxeq	lr
   2cfc4:	ldr	r0, [r0]
   2cfc8:	adds	r0, r0, #0
   2cfcc:	movne	r0, #1
   2cfd0:	bx	lr
   2cfd4:	push	{r3, r4, r5, lr}
   2cfd8:	mov	r5, r0
   2cfdc:	mov	r0, r1
   2cfe0:	mov	r4, r1
   2cfe4:	bl	2cfbc <fputs@plt+0x286a8>
   2cfe8:	subs	r3, r0, #0
   2cfec:	beq	2d034 <fputs@plt+0x28720>
   2cff0:	cmp	r5, #0
   2cff4:	beq	2d06c <fputs@plt+0x28758>
   2cff8:	ldr	r3, [r5]
   2cffc:	cmp	r3, #0
   2d000:	bne	2d010 <fputs@plt+0x286fc>
   2d004:	ldr	r3, [r5, #4]
   2d008:	cmp	r3, #0
   2d00c:	beq	2d080 <fputs@plt+0x2876c>
   2d010:	ldr	r0, [pc, #176]	; 2d0c8 <fputs@plt+0x287b4>
   2d014:	movw	r2, #302	; 0x12e
   2d018:	ldr	r1, [pc, #172]	; 2d0cc <fputs@plt+0x287b8>
   2d01c:	ldr	r3, [pc, #172]	; 2d0d0 <fputs@plt+0x287bc>
   2d020:	add	r0, pc, r0
   2d024:	add	r1, pc, r1
   2d028:	add	r3, pc, r3
   2d02c:	bl	5af4c <fputs@plt+0x56638>
   2d030:	mvn	r3, #21
   2d034:	mov	r0, r3
   2d038:	pop	{r3, r4, r5, pc}
   2d03c:	ldr	r0, [r4]
   2d040:	bl	480c <__strdup@plt>
   2d044:	cmp	r0, #0
   2d048:	str	r0, [r5]
   2d04c:	beq	2d0b0 <fputs@plt+0x2879c>
   2d050:	ldr	r0, [r4, #4]
   2d054:	cmp	r0, #0
   2d058:	beq	2d064 <fputs@plt+0x28750>
   2d05c:	bl	480c <__strdup@plt>
   2d060:	str	r0, [r5, #4]
   2d064:	mov	r3, #1
   2d068:	str	r3, [r5, #8]
   2d06c:	ldr	r0, [r4]
   2d070:	bl	2cc00 <fputs@plt+0x282ec>
   2d074:	rsb	r3, r0, #0
   2d078:	mov	r0, r3
   2d07c:	pop	{r3, r4, r5, pc}
   2d080:	ldr	r3, [r5, #8]
   2d084:	cmp	r3, #0
   2d088:	bne	2d010 <fputs@plt+0x286fc>
   2d08c:	ldr	r3, [r4, #8]
   2d090:	cmp	r3, #0
   2d094:	bne	2d03c <fputs@plt+0x28728>
   2d098:	ldm	r4, {r0, r1, r2}
   2d09c:	stm	r5, {r0, r1, r2}
   2d0a0:	ldr	r0, [r4]
   2d0a4:	bl	2cc00 <fputs@plt+0x282ec>
   2d0a8:	rsb	r3, r0, #0
   2d0ac:	b	2d078 <fputs@plt+0x28764>
   2d0b0:	ldr	r2, [pc, #28]	; 2d0d4 <fputs@plt+0x287c0>
   2d0b4:	mvn	r3, #11
   2d0b8:	add	r2, pc, r2
   2d0bc:	ldm	r2, {r0, r1, r2}
   2d0c0:	stm	r5, {r0, r1, r2}
   2d0c4:	b	2d034 <fputs@plt+0x28720>
   2d0c8:	andeq	sp, r3, r0, ror #26
   2d0cc:	andeq	sp, r3, r0, lsr #26
   2d0d0:	andeq	sp, r3, r4, ror #25
   2d0d4:	andeq	lr, r5, r8, lsr #31
   2d0d8:	cmp	r0, #0
   2d0dc:	push	{r3, lr}
   2d0e0:	popeq	{r3, pc}
   2d0e4:	ldr	r0, [r0]
   2d0e8:	bl	4e954 <fputs@plt+0x4a040>
   2d0ec:	pop	{r3, pc}
   2d0f0:	cmp	r0, #0
   2d0f4:	beq	2d108 <fputs@plt+0x287f4>
   2d0f8:	ldr	r0, [r0]
   2d0fc:	cmp	r0, #0
   2d100:	beq	2d108 <fputs@plt+0x287f4>
   2d104:	b	2cc00 <fputs@plt+0x282ec>
   2d108:	mov	r0, #0
   2d10c:	bx	lr
   2d110:	push	{r4, r5, r6, lr}
   2d114:	eor	r5, r1, r1, asr #31
   2d118:	sub	r5, r5, r1, asr #31
   2d11c:	subs	r4, r0, #0
   2d120:	sub	sp, sp, #16
   2d124:	beq	2d1d0 <fputs@plt+0x288bc>
   2d128:	cmp	r5, #0
   2d12c:	beq	2d16c <fputs@plt+0x28858>
   2d130:	ldr	r3, [r4]
   2d134:	cmp	r3, #0
   2d138:	bne	2d148 <fputs@plt+0x28834>
   2d13c:	ldr	r3, [r4, #4]
   2d140:	cmp	r3, #0
   2d144:	beq	2d178 <fputs@plt+0x28864>
   2d148:	ldr	r0, [pc, #196]	; 2d214 <fputs@plt+0x28900>
   2d14c:	movw	r2, #446	; 0x1be
   2d150:	ldr	r1, [pc, #192]	; 2d218 <fputs@plt+0x28904>
   2d154:	mvn	r5, #21
   2d158:	ldr	r3, [pc, #188]	; 2d21c <fputs@plt+0x28908>
   2d15c:	add	r0, pc, r0
   2d160:	add	r1, pc, r1
   2d164:	add	r3, pc, r3
   2d168:	bl	5af4c <fputs@plt+0x56638>
   2d16c:	mov	r0, r5
   2d170:	add	sp, sp, #16
   2d174:	pop	{r4, r5, r6, pc}
   2d178:	ldr	r3, [r4, #8]
   2d17c:	cmp	r3, #0
   2d180:	bne	2d148 <fputs@plt+0x28834>
   2d184:	mov	r1, r5
   2d188:	mov	r0, sp
   2d18c:	bl	2c738 <fputs@plt+0x27e24>
   2d190:	ldm	sp, {r0, r1, r2}
   2d194:	stm	r4, {r0, r1, r2}
   2d198:	mov	r0, r4
   2d19c:	bl	2cfbc <fputs@plt+0x286a8>
   2d1a0:	cmp	r0, #0
   2d1a4:	bne	2d1c4 <fputs@plt+0x288b0>
   2d1a8:	mov	r0, r5
   2d1ac:	mov	r1, r4
   2d1b0:	bl	2ca74 <fputs@plt+0x28160>
   2d1b4:	cmp	r0, #0
   2d1b8:	ble	2d1e0 <fputs@plt+0x288cc>
   2d1bc:	mov	r3, #1
   2d1c0:	str	r3, [r4, #8]
   2d1c4:	mov	r0, r4
   2d1c8:	mov	r1, r5
   2d1cc:	bl	2cac4 <fputs@plt+0x281b0>
   2d1d0:	rsb	r5, r5, #0
   2d1d4:	mov	r0, r5
   2d1d8:	add	sp, sp, #16
   2d1dc:	pop	{r4, r5, r6, pc}
   2d1e0:	bne	2d1fc <fputs@plt+0x288e8>
   2d1e4:	ldr	r3, [pc, #52]	; 2d220 <fputs@plt+0x2890c>
   2d1e8:	add	r3, pc, r3
   2d1ec:	add	r3, r3, #12
   2d1f0:	ldm	r3, {r0, r1, r2}
   2d1f4:	stm	r4, {r0, r1, r2}
   2d1f8:	b	2d1c4 <fputs@plt+0x288b0>
   2d1fc:	ldr	r3, [pc, #32]	; 2d224 <fputs@plt+0x28910>
   2d200:	rsb	r5, r5, #0
   2d204:	add	r3, pc, r3
   2d208:	ldm	r3, {r0, r1, r2}
   2d20c:	stm	r4, {r0, r1, r2}
   2d210:	b	2d16c <fputs@plt+0x28858>
   2d214:	andeq	sp, r3, ip, lsl #24
   2d218:	andeq	sp, r3, r4, ror #23
   2d21c:	andeq	lr, r3, r4, lsl r2
   2d220:	andeq	lr, r5, r8, ror lr
   2d224:	andeq	lr, r5, ip, asr lr
   2d228:	push	{r3, r4, r5, lr}
   2d22c:	subs	r4, r0, #0
   2d230:	mov	r5, r1
   2d234:	beq	2d258 <fputs@plt+0x28944>
   2d238:	ldr	r1, [pc, #52]	; 2d274 <fputs@plt+0x28960>
   2d23c:	add	r1, pc, r1
   2d240:	bl	2d0d8 <fputs@plt+0x287c4>
   2d244:	cmp	r0, #0
   2d248:	bne	2d268 <fputs@plt+0x28954>
   2d24c:	ldr	r0, [r4, #4]
   2d250:	cmp	r0, #0
   2d254:	popne	{r3, r4, r5, pc}
   2d258:	eor	r0, r5, r5, asr #31
   2d25c:	sub	r0, r0, r5, asr #31
   2d260:	pop	{r3, r4, r5, lr}
   2d264:	b	3d8c <strerror@plt>
   2d268:	ldr	r0, [pc, #8]	; 2d278 <fputs@plt+0x28964>
   2d26c:	add	r0, pc, r0
   2d270:	pop	{r3, r4, r5, pc}
   2d274:	andeq	sp, r3, r0, ror fp
   2d278:	andeq	sp, r3, r0, lsr fp
   2d27c:	push	{r4, r5, r6}
   2d280:	ldrb	r6, [r1]
   2d284:	ldrb	r5, [r2]
   2d288:	cmp	r6, r5
   2d28c:	bne	2d2e8 <fputs@plt+0x289d4>
   2d290:	cmp	r6, #0
   2d294:	beq	2d308 <fputs@plt+0x289f4>
   2d298:	add	r4, r1, #1
   2d29c:	add	ip, r2, #1
   2d2a0:	b	2d2b0 <fputs@plt+0x2899c>
   2d2a4:	cmp	r3, #0
   2d2a8:	mov	r6, r3
   2d2ac:	beq	2d308 <fputs@plt+0x289f4>
   2d2b0:	mov	r1, r4
   2d2b4:	mov	r2, ip
   2d2b8:	ldrb	r3, [r4], #1
   2d2bc:	ldrb	r5, [ip], #1
   2d2c0:	cmp	r3, r5
   2d2c4:	beq	2d2a4 <fputs@plt+0x28990>
   2d2c8:	cmp	r0, r6
   2d2cc:	bne	2d2ec <fputs@plt+0x289d8>
   2d2d0:	cmp	r3, #0
   2d2d4:	beq	2d308 <fputs@plt+0x289f4>
   2d2d8:	rsbs	r0, r5, #1
   2d2dc:	pop	{r4, r5, r6}
   2d2e0:	movcc	r0, #0
   2d2e4:	bx	lr
   2d2e8:	mov	r3, r6
   2d2ec:	cmp	r3, #0
   2d2f0:	bne	2d314 <fputs@plt+0x28a00>
   2d2f4:	cmp	r5, r0
   2d2f8:	bne	2d314 <fputs@plt+0x28a00>
   2d2fc:	ldrb	r2, [r2, #1]
   2d300:	cmp	r2, #0
   2d304:	bne	2d314 <fputs@plt+0x28a00>
   2d308:	mov	r0, #1
   2d30c:	pop	{r4, r5, r6}
   2d310:	bx	lr
   2d314:	cmp	r5, #0
   2d318:	movne	r0, #0
   2d31c:	bne	2d30c <fputs@plt+0x289f8>
   2d320:	cmp	r3, r0
   2d324:	movne	r0, r5
   2d328:	bne	2d30c <fputs@plt+0x289f8>
   2d32c:	ldrb	r0, [r1, #1]
   2d330:	rsbs	r0, r0, #1
   2d334:	movcc	r0, #0
   2d338:	b	2d30c <fputs@plt+0x289f8>
   2d33c:	cmp	r0, #0
   2d340:	push	{r4}		; (str r4, [sp, #-4]!)
   2d344:	beq	2d358 <fputs@plt+0x28a44>
   2d348:	ldrb	r3, [r0]
   2d34c:	cmp	r3, #47	; 0x2f
   2d350:	beq	2d360 <fputs@plt+0x28a4c>
   2d354:	mov	r0, #0
   2d358:	pop	{r4}		; (ldr r4, [sp], #4)
   2d35c:	bx	lr
   2d360:	ldrb	r3, [r0, #1]
   2d364:	cmp	r3, #0
   2d368:	moveq	r0, #1
   2d36c:	beq	2d358 <fputs@plt+0x28a44>
   2d370:	add	r2, r0, #2
   2d374:	mov	ip, #1
   2d378:	b	2d3ac <fputs@plt+0x28a98>
   2d37c:	cmp	r1, #25
   2d380:	sub	r4, r3, #48	; 0x30
   2d384:	mov	ip, #0
   2d388:	bls	2d39c <fputs@plt+0x28a88>
   2d38c:	cmp	r4, #9
   2d390:	bls	2d39c <fputs@plt+0x28a88>
   2d394:	cmp	r3, #95	; 0x5f
   2d398:	bne	2d354 <fputs@plt+0x28a40>
   2d39c:	mov	r1, r2
   2d3a0:	ldrb	r3, [r2], #1
   2d3a4:	cmp	r3, #0
   2d3a8:	beq	2d3cc <fputs@plt+0x28ab8>
   2d3ac:	cmp	r3, #47	; 0x2f
   2d3b0:	bic	r1, r3, #32
   2d3b4:	sub	r1, r1, #65	; 0x41
   2d3b8:	bne	2d37c <fputs@plt+0x28a68>
   2d3bc:	cmp	ip, #0
   2d3c0:	mov	ip, #1
   2d3c4:	beq	2d39c <fputs@plt+0x28a88>
   2d3c8:	b	2d354 <fputs@plt+0x28a40>
   2d3cc:	cmp	ip, #0
   2d3d0:	movne	r0, r3
   2d3d4:	bne	2d358 <fputs@plt+0x28a44>
   2d3d8:	rsb	r0, r0, r1
   2d3dc:	cmp	r0, #65536	; 0x10000
   2d3e0:	movgt	r0, #0
   2d3e4:	movle	r0, #1
   2d3e8:	b	2d358 <fputs@plt+0x28a44>
   2d3ec:	push	{r4, r5, r6, lr}
   2d3f0:	mov	r4, r1
   2d3f4:	mov	r5, r0
   2d3f8:	bl	2d33c <fputs@plt+0x28a28>
   2d3fc:	cmp	r0, #0
   2d400:	popeq	{r4, r5, r6, pc}
   2d404:	mov	r0, r4
   2d408:	bl	2d33c <fputs@plt+0x28a28>
   2d40c:	cmp	r0, #0
   2d410:	popeq	{r4, r5, r6, pc}
   2d414:	ldrb	r3, [r4]
   2d418:	cmp	r3, #47	; 0x2f
   2d41c:	beq	2d468 <fputs@plt+0x28b54>
   2d420:	mov	r0, r4
   2d424:	bl	42a8 <strlen@plt>
   2d428:	mov	r1, r4
   2d42c:	mov	r6, r0
   2d430:	mov	r0, r5
   2d434:	mov	r2, r6
   2d438:	bl	4770 <strncmp@plt>
   2d43c:	subs	r2, r0, #0
   2d440:	bne	2d484 <fputs@plt+0x28b70>
   2d444:	adds	r0, r5, r6
   2d448:	popeq	{r4, r5, r6, pc}
   2d44c:	ldrb	r3, [r5, r6]
   2d450:	cmp	r3, #0
   2d454:	popeq	{r4, r5, r6, pc}
   2d458:	cmp	r3, #47	; 0x2f
   2d45c:	bne	2d47c <fputs@plt+0x28b68>
   2d460:	add	r0, r0, #1
   2d464:	pop	{r4, r5, r6, pc}
   2d468:	ldrb	r3, [r4, #1]
   2d46c:	cmp	r3, #0
   2d470:	bne	2d420 <fputs@plt+0x28b0c>
   2d474:	add	r0, r5, #1
   2d478:	pop	{r4, r5, r6, pc}
   2d47c:	mov	r0, r2
   2d480:	pop	{r4, r5, r6, pc}
   2d484:	mov	r0, #0
   2d488:	pop	{r4, r5, r6, pc}
   2d48c:	cmp	r0, #0
   2d490:	push	{r4}		; (str r4, [sp, #-4]!)
   2d494:	beq	2d524 <fputs@plt+0x28c10>
   2d498:	ldrb	r3, [r0]
   2d49c:	cmp	r3, #0
   2d4a0:	beq	2d520 <fputs@plt+0x28c0c>
   2d4a4:	add	r2, r0, #1
   2d4a8:	mov	r4, #0
   2d4ac:	mov	r1, #1
   2d4b0:	cmp	r3, #46	; 0x2e
   2d4b4:	beq	2d4f4 <fputs@plt+0x28be0>
   2d4b8:	bic	ip, r3, #32
   2d4bc:	sub	ip, ip, #65	; 0x41
   2d4c0:	cmp	ip, #25
   2d4c4:	bls	2d52c <fputs@plt+0x28c18>
   2d4c8:	cmp	r1, #0
   2d4cc:	bne	2d4e0 <fputs@plt+0x28bcc>
   2d4d0:	cmp	r3, #47	; 0x2f
   2d4d4:	bls	2d544 <fputs@plt+0x28c30>
   2d4d8:	cmp	r3, #57	; 0x39
   2d4dc:	bls	2d504 <fputs@plt+0x28bf0>
   2d4e0:	cmp	r3, #95	; 0x5f
   2d4e4:	beq	2d52c <fputs@plt+0x28c18>
   2d4e8:	mov	r0, #0
   2d4ec:	pop	{r4}		; (ldr r4, [sp], #4)
   2d4f0:	bx	lr
   2d4f4:	cmp	r1, #0
   2d4f8:	bne	2d4e8 <fputs@plt+0x28bd4>
   2d4fc:	mov	r4, #1
   2d500:	mov	r1, r4
   2d504:	mov	ip, r2
   2d508:	ldrb	r3, [r2], #1
   2d50c:	cmp	r3, #0
   2d510:	bne	2d4b0 <fputs@plt+0x28b9c>
   2d514:	rsb	r0, r0, ip
   2d518:	cmp	r0, #255	; 0xff
   2d51c:	ble	2d54c <fputs@plt+0x28c38>
   2d520:	mov	r0, r3
   2d524:	pop	{r4}		; (ldr r4, [sp], #4)
   2d528:	bx	lr
   2d52c:	mov	ip, r2
   2d530:	ldrb	r3, [r2], #1
   2d534:	mov	r1, #0
   2d538:	cmp	r3, #0
   2d53c:	bne	2d4b0 <fputs@plt+0x28b9c>
   2d540:	b	2d514 <fputs@plt+0x28c00>
   2d544:	mov	r0, r1
   2d548:	b	2d524 <fputs@plt+0x28c10>
   2d54c:	cmp	r1, #0
   2d550:	moveq	r0, r4
   2d554:	movne	r0, #0
   2d558:	b	2d524 <fputs@plt+0x28c10>
   2d55c:	cmp	r0, #0
   2d560:	push	{r4, r5}
   2d564:	beq	2d60c <fputs@plt+0x28cf8>
   2d568:	ldrb	r3, [r0]
   2d56c:	cmp	r3, #0
   2d570:	beq	2d608 <fputs@plt+0x28cf4>
   2d574:	subs	r2, r3, #58	; 0x3a
   2d578:	rsbs	r5, r2, #0
   2d57c:	adcs	r5, r5, r2
   2d580:	cmp	r5, #0
   2d584:	bne	2d628 <fputs@plt+0x28d14>
   2d588:	mov	r2, r0
   2d58c:	add	r2, r2, #1
   2d590:	mov	r4, #0
   2d594:	mov	r1, #1
   2d598:	cmp	r3, #46	; 0x2e
   2d59c:	beq	2d614 <fputs@plt+0x28d00>
   2d5a0:	bic	ip, r3, #32
   2d5a4:	sub	ip, ip, #65	; 0x41
   2d5a8:	cmp	ip, #25
   2d5ac:	bls	2d5e8 <fputs@plt+0x28cd4>
   2d5b0:	eor	r1, r1, #1
   2d5b4:	orrs	r1, r1, r5
   2d5b8:	beq	2d5cc <fputs@plt+0x28cb8>
   2d5bc:	cmp	r3, #47	; 0x2f
   2d5c0:	bls	2d5d4 <fputs@plt+0x28cc0>
   2d5c4:	cmp	r3, #57	; 0x39
   2d5c8:	bls	2d5e8 <fputs@plt+0x28cd4>
   2d5cc:	cmp	r3, #95	; 0x5f
   2d5d0:	beq	2d5e8 <fputs@plt+0x28cd4>
   2d5d4:	cmp	r3, #45	; 0x2d
   2d5d8:	beq	2d5e8 <fputs@plt+0x28cd4>
   2d5dc:	mov	r0, #0
   2d5e0:	pop	{r4, r5}
   2d5e4:	bx	lr
   2d5e8:	mov	r1, #0
   2d5ec:	mov	ip, r2
   2d5f0:	ldrb	r3, [r2], #1
   2d5f4:	cmp	r3, #0
   2d5f8:	bne	2d598 <fputs@plt+0x28c84>
   2d5fc:	rsb	r0, r0, ip
   2d600:	cmp	r0, #255	; 0xff
   2d604:	ble	2d63c <fputs@plt+0x28d28>
   2d608:	mov	r0, r3
   2d60c:	pop	{r4, r5}
   2d610:	bx	lr
   2d614:	cmp	r1, #0
   2d618:	bne	2d5dc <fputs@plt+0x28cc8>
   2d61c:	mov	r4, #1
   2d620:	mov	r1, r4
   2d624:	b	2d5ec <fputs@plt+0x28cd8>
   2d628:	ldrb	r3, [r0, #1]
   2d62c:	add	r2, r0, #1
   2d630:	cmp	r3, #0
   2d634:	bne	2d58c <fputs@plt+0x28c78>
   2d638:	b	2d608 <fputs@plt+0x28cf4>
   2d63c:	cmp	r1, #0
   2d640:	moveq	r0, r4
   2d644:	movne	r0, #0
   2d648:	pop	{r4, r5}
   2d64c:	bx	lr
   2d650:	cmp	r0, #0
   2d654:	push	{r4}		; (str r4, [sp, #-4]!)
   2d658:	beq	2d6bc <fputs@plt+0x28da8>
   2d65c:	ldrb	r3, [r0]
   2d660:	cmp	r3, #0
   2d664:	beq	2d6b8 <fputs@plt+0x28da4>
   2d668:	add	r2, r0, #1
   2d66c:	bic	r1, r3, #32
   2d670:	mov	r4, r2
   2d674:	sub	r1, r1, #65	; 0x41
   2d678:	sub	ip, r3, #48	; 0x30
   2d67c:	cmp	r1, #25
   2d680:	bls	2d694 <fputs@plt+0x28d80>
   2d684:	cmp	ip, #9
   2d688:	bls	2d694 <fputs@plt+0x28d80>
   2d68c:	cmp	r3, #95	; 0x5f
   2d690:	bne	2d6b8 <fputs@plt+0x28da4>
   2d694:	ldrb	r3, [r2], #1
   2d698:	cmp	r3, #0
   2d69c:	bne	2d66c <fputs@plt+0x28d58>
   2d6a0:	rsb	r0, r0, r4
   2d6a4:	pop	{r4}		; (ldr r4, [sp], #4)
   2d6a8:	cmp	r0, #255	; 0xff
   2d6ac:	movgt	r0, #0
   2d6b0:	movle	r0, #1
   2d6b4:	bx	lr
   2d6b8:	mov	r0, #0
   2d6bc:	pop	{r4}		; (ldr r4, [sp], #4)
   2d6c0:	bx	lr
   2d6c4:	rsbs	ip, r0, #1
   2d6c8:	mov	r2, r1
   2d6cc:	movcc	ip, #0
   2d6d0:	rsbs	r3, r1, #1
   2d6d4:	movcc	r3, #0
   2d6d8:	ands	r1, ip, r3
   2d6dc:	bne	2d6f4 <fputs@plt+0x28de0>
   2d6e0:	orrs	r3, ip, r3
   2d6e4:	bne	2d6f4 <fputs@plt+0x28de0>
   2d6e8:	mov	r1, r0
   2d6ec:	mov	r0, #47	; 0x2f
   2d6f0:	b	2d27c <fputs@plt+0x28968>
   2d6f4:	mov	r0, r1
   2d6f8:	bx	lr
   2d6fc:	rsbs	r2, r0, #1
   2d700:	push	{r4}		; (str r4, [sp, #-4]!)
   2d704:	movcc	r2, #0
   2d708:	rsbs	r3, r1, #1
   2d70c:	movcc	r3, #0
   2d710:	ands	ip, r2, r3
   2d714:	bne	2d750 <fputs@plt+0x28e3c>
   2d718:	orrs	r4, r2, r3
   2d71c:	bne	2d750 <fputs@plt+0x28e3c>
   2d720:	ldrb	r3, [r0]
   2d724:	ldrb	r2, [r1]
   2d728:	cmp	r3, r2
   2d72c:	beq	2d744 <fputs@plt+0x28e30>
   2d730:	b	2d75c <fputs@plt+0x28e48>
   2d734:	ldrb	r3, [r0, #1]!
   2d738:	ldrb	r2, [r1, #1]!
   2d73c:	cmp	r3, r2
   2d740:	bne	2d75c <fputs@plt+0x28e48>
   2d744:	cmp	r3, #0
   2d748:	bne	2d734 <fputs@plt+0x28e20>
   2d74c:	mov	ip, #1
   2d750:	mov	r0, ip
   2d754:	pop	{r4}		; (ldr r4, [sp], #4)
   2d758:	bx	lr
   2d75c:	cmp	r3, #0
   2d760:	bne	2d770 <fputs@plt+0x28e5c>
   2d764:	subs	r3, r2, #46	; 0x2e
   2d768:	rsbs	r4, r3, #0
   2d76c:	adcs	r4, r4, r3
   2d770:	mov	ip, r4
   2d774:	pop	{r4}		; (ldr r4, [sp], #4)
   2d778:	mov	r0, ip
   2d77c:	bx	lr
   2d780:	rsbs	r2, r0, #1
   2d784:	push	{r4}		; (str r4, [sp, #-4]!)
   2d788:	movcc	r2, #0
   2d78c:	rsbs	r3, r1, #1
   2d790:	movcc	r3, #0
   2d794:	ands	ip, r2, r3
   2d798:	bne	2d7d4 <fputs@plt+0x28ec0>
   2d79c:	orrs	r4, r2, r3
   2d7a0:	bne	2d7d4 <fputs@plt+0x28ec0>
   2d7a4:	ldrb	r3, [r0]
   2d7a8:	ldrb	r2, [r1]
   2d7ac:	cmp	r3, r2
   2d7b0:	beq	2d7c8 <fputs@plt+0x28eb4>
   2d7b4:	b	2d7e0 <fputs@plt+0x28ecc>
   2d7b8:	ldrb	r3, [r0, #1]!
   2d7bc:	ldrb	r2, [r1, #1]!
   2d7c0:	cmp	r3, r2
   2d7c4:	bne	2d7e0 <fputs@plt+0x28ecc>
   2d7c8:	cmp	r3, #0
   2d7cc:	bne	2d7b8 <fputs@plt+0x28ea4>
   2d7d0:	mov	ip, #1
   2d7d4:	mov	r0, ip
   2d7d8:	pop	{r4}		; (ldr r4, [sp], #4)
   2d7dc:	bx	lr
   2d7e0:	cmp	r3, #0
   2d7e4:	bne	2d7f4 <fputs@plt+0x28ee0>
   2d7e8:	subs	r3, r2, #47	; 0x2f
   2d7ec:	rsbs	r4, r3, #0
   2d7f0:	adcs	r4, r4, r3
   2d7f4:	mov	ip, r4
   2d7f8:	pop	{r4}		; (ldr r4, [sp], #4)
   2d7fc:	mov	r0, ip
   2d800:	bx	lr
   2d804:	cmp	r0, #4
   2d808:	beq	2d838 <fputs@plt+0x28f24>
   2d80c:	cmp	r0, #1
   2d810:	beq	2d844 <fputs@plt+0x28f30>
   2d814:	cmp	r0, #3
   2d818:	beq	2d850 <fputs@plt+0x28f3c>
   2d81c:	cmp	r0, #2
   2d820:	bne	2d830 <fputs@plt+0x28f1c>
   2d824:	ldr	r0, [pc, #48]	; 2d85c <fputs@plt+0x28f48>
   2d828:	add	r0, pc, r0
   2d82c:	bx	lr
   2d830:	mov	r0, #0
   2d834:	bx	lr
   2d838:	ldr	r0, [pc, #32]	; 2d860 <fputs@plt+0x28f4c>
   2d83c:	add	r0, pc, r0
   2d840:	bx	lr
   2d844:	ldr	r0, [pc, #24]	; 2d864 <fputs@plt+0x28f50>
   2d848:	add	r0, pc, r0
   2d84c:	bx	lr
   2d850:	ldr	r0, [pc, #16]	; 2d868 <fputs@plt+0x28f54>
   2d854:	add	r0, pc, r0
   2d858:	bx	lr
   2d85c:	andeq	sp, r3, r4, lsl #23
   2d860:	andeq	sp, r3, r4, asr fp
   2d864:	andeq	sp, r3, r0, asr fp
   2d868:	andeq	sp, r3, r0, asr fp
   2d86c:	cmp	r2, #0
   2d870:	push	{r4}		; (str r4, [sp, #-4]!)
   2d874:	beq	2d8c0 <fputs@plt+0x28fac>
   2d878:	ldr	r3, [r1]
   2d87c:	add	r3, r0, r3, lsl #3
   2d880:	ldr	ip, [r3, #4]
   2d884:	cmp	r2, ip
   2d888:	movcs	r4, #0
   2d88c:	bcs	2d8a4 <fputs@plt+0x28f90>
   2d890:	b	2d8c8 <fputs@plt+0x28fb4>
   2d894:	add	r3, r0, r3, lsl #3
   2d898:	ldr	ip, [r3, #4]
   2d89c:	cmp	ip, r2
   2d8a0:	bhi	2d8c8 <fputs@plt+0x28fb4>
   2d8a4:	str	r4, [r3]
   2d8a8:	subs	r2, r2, ip
   2d8ac:	str	r4, [r3, #4]
   2d8b0:	ldr	r3, [r1]
   2d8b4:	add	r3, r3, #1
   2d8b8:	str	r3, [r1]
   2d8bc:	bne	2d894 <fputs@plt+0x28f80>
   2d8c0:	pop	{r4}		; (ldr r4, [sp], #4)
   2d8c4:	bx	lr
   2d8c8:	ldr	r1, [r3]
   2d8cc:	rsb	ip, r2, ip
   2d8d0:	str	ip, [r3, #4]
   2d8d4:	add	r2, r1, r2
   2d8d8:	str	r2, [r3]
   2d8dc:	pop	{r4}		; (ldr r4, [sp], #4)
   2d8e0:	bx	lr
   2d8e4:	push	{r3, r4, r5, r6, r7, lr}
   2d8e8:	mov	r7, r0
   2d8ec:	mov	r0, r2
   2d8f0:	mov	r5, r1
   2d8f4:	mov	r6, r2
   2d8f8:	bl	42a8 <strlen@plt>
   2d8fc:	cmp	r0, r5
   2d900:	mov	r4, r0
   2d904:	bhi	2d944 <fputs@plt+0x29030>
   2d908:	mov	r1, r6
   2d90c:	mov	r0, r7
   2d910:	mov	r2, r4
   2d914:	bl	3e7c <memcmp@plt>
   2d918:	cmp	r0, #0
   2d91c:	bne	2d944 <fputs@plt+0x29030>
   2d920:	cmp	r5, r4
   2d924:	beq	2d94c <fputs@plt+0x29038>
   2d928:	cmp	r4, r5
   2d92c:	popcs	{r3, r4, r5, r6, r7, pc}
   2d930:	ldrb	r0, [r7, r4]
   2d934:	subs	r3, r0, #32
   2d938:	rsbs	r0, r3, #0
   2d93c:	adcs	r0, r0, r3
   2d940:	pop	{r3, r4, r5, r6, r7, pc}
   2d944:	mov	r0, #0
   2d948:	pop	{r3, r4, r5, r6, r7, pc}
   2d94c:	mov	r0, #1
   2d950:	pop	{r3, r4, r5, r6, r7, pc}
   2d954:	push	{r4, r5, r6, lr}
   2d958:	mov	r6, r0
   2d95c:	mov	r0, r2
   2d960:	mov	r4, r2
   2d964:	mov	r5, r1
   2d968:	bl	42a8 <strlen@plt>
   2d96c:	cmp	r0, r5
   2d970:	mov	r2, r0
   2d974:	beq	2d980 <fputs@plt+0x2906c>
   2d978:	mov	r0, #0
   2d97c:	pop	{r4, r5, r6, pc}
   2d980:	mov	r0, r6
   2d984:	mov	r1, r4
   2d988:	bl	3e7c <memcmp@plt>
   2d98c:	rsbs	r0, r0, #1
   2d990:	movcc	r0, #0
   2d994:	pop	{r4, r5, r6, pc}
   2d998:	push	{r3, r4, r5, lr}
   2d99c:	ldrb	r5, [r0, #24]
   2d9a0:	ubfx	r5, r5, #5, #1
   2d9a4:	cmp	r5, #0
   2d9a8:	beq	2d9d0 <fputs@plt+0x290bc>
   2d9ac:	cmp	r2, #0
   2d9b0:	beq	2d9e4 <fputs@plt+0x290d0>
   2d9b4:	ldrb	r3, [r1]
   2d9b8:	cmp	r3, #32
   2d9bc:	bne	2da38 <fputs@plt+0x29124>
   2d9c0:	sub	r4, r2, #1
   2d9c4:	tst	r4, #1
   2d9c8:	movne	r5, #0
   2d9cc:	beq	2d9f0 <fputs@plt+0x290dc>
   2d9d0:	mov	r4, r5
   2d9d4:	mov	r0, r5
   2d9d8:	bl	4140 <free@plt>
   2d9dc:	mov	r0, r4
   2d9e0:	pop	{r3, r4, r5, pc}
   2d9e4:	mov	r5, r2
   2d9e8:	mov	r4, #1
   2d9ec:	b	2d9d4 <fputs@plt+0x290c0>
   2d9f0:	add	r0, r1, #1
   2d9f4:	mov	r1, r4
   2d9f8:	bl	4fcb4 <fputs@plt+0x4b3a0>
   2d9fc:	subs	r5, r0, #0
   2da00:	beq	2da30 <fputs@plt+0x2911c>
   2da04:	lsr	r2, r4, #1
   2da08:	mov	r1, #0
   2da0c:	bl	4878 <memchr@plt>
   2da10:	cmp	r0, #0
   2da14:	movne	r4, #0
   2da18:	bne	2d9d4 <fputs@plt+0x290c0>
   2da1c:	mov	r0, r5
   2da20:	bl	5ba40 <fputs@plt+0x5712c>
   2da24:	adds	r4, r0, #0
   2da28:	movne	r4, #1
   2da2c:	b	2d9d4 <fputs@plt+0x290c0>
   2da30:	mvn	r4, #11
   2da34:	b	2d9d4 <fputs@plt+0x290c0>
   2da38:	ldr	r0, [pc, #60]	; 2da7c <fputs@plt+0x29168>
   2da3c:	movw	r2, #275	; 0x113
   2da40:	ldr	r1, [pc, #56]	; 2da80 <fputs@plt+0x2916c>
   2da44:	ldr	r3, [pc, #56]	; 2da84 <fputs@plt+0x29170>
   2da48:	add	r0, pc, r0
   2da4c:	add	r1, pc, r1
   2da50:	add	r3, pc, r3
   2da54:	bl	5ac34 <fputs@plt+0x56320>
   2da58:	mov	r4, r0
   2da5c:	mov	r5, #0
   2da60:	mov	r0, r5
   2da64:	bl	4140 <free@plt>
   2da68:	mov	r0, r4
   2da6c:	bl	4818 <_Unwind_Resume@plt>
   2da70:	mov	r4, r0
   2da74:	b	2da60 <fputs@plt+0x2914c>
   2da78:	b	2da58 <fputs@plt+0x29144>
   2da7c:	andeq	sp, r3, r8, lsr #22
   2da80:	andeq	sp, r3, r0, lsr fp
   2da84:	andeq	lr, r3, ip, ror #2
   2da88:	ldr	r3, [pc, #328]	; 2dbd8 <fputs@plt+0x292c4>
   2da8c:	ldr	ip, [pc, #328]	; 2dbdc <fputs@plt+0x292c8>
   2da90:	add	r3, pc, r3
   2da94:	push	{r4, r5, r6, r7, lr}
   2da98:	sub	sp, sp, #12
   2da9c:	ldr	r4, [r3, ip]
   2daa0:	mov	r6, r0
   2daa4:	ldrb	r5, [r0, #24]
   2daa8:	ldr	r3, [r4]
   2daac:	tst	r5, #32
   2dab0:	str	r3, [sp, #4]
   2dab4:	bne	2dac4 <fputs@plt+0x291b0>
   2dab8:	ubfx	r5, r5, #3, #1
   2dabc:	cmp	r5, #0
   2dac0:	beq	2dae8 <fputs@plt+0x291d4>
   2dac4:	cmp	r2, #0
   2dac8:	beq	2db10 <fputs@plt+0x291fc>
   2dacc:	ldrb	r3, [r1]
   2dad0:	cmp	r3, #32
   2dad4:	bne	2db94 <fputs@plt+0x29280>
   2dad8:	sub	r7, r2, #1
   2dadc:	tst	r7, #1
   2dae0:	movne	r5, #0
   2dae4:	beq	2db1c <fputs@plt+0x29208>
   2dae8:	mov	r6, r5
   2daec:	mov	r0, r5
   2daf0:	bl	4140 <free@plt>
   2daf4:	ldr	r2, [sp, #4]
   2daf8:	ldr	r3, [r4]
   2dafc:	mov	r0, r6
   2db00:	cmp	r2, r3
   2db04:	bne	2db90 <fputs@plt+0x2927c>
   2db08:	add	sp, sp, #12
   2db0c:	pop	{r4, r5, r6, r7, pc}
   2db10:	mov	r5, r2
   2db14:	mov	r6, #1
   2db18:	b	2daec <fputs@plt+0x291d8>
   2db1c:	add	r0, r1, #1
   2db20:	mov	r1, r7
   2db24:	bl	4fcb4 <fputs@plt+0x4b3a0>
   2db28:	subs	r5, r0, #0
   2db2c:	beq	2db88 <fputs@plt+0x29274>
   2db30:	lsr	r2, r7, #1
   2db34:	mov	r1, #0
   2db38:	bl	4878 <memchr@plt>
   2db3c:	cmp	r0, #0
   2db40:	beq	2db4c <fputs@plt+0x29238>
   2db44:	mov	r6, #0
   2db48:	b	2daec <fputs@plt+0x291d8>
   2db4c:	mov	r0, r5
   2db50:	mov	r1, sp
   2db54:	bl	4f0e8 <fputs@plt+0x4a7d4>
   2db58:	cmp	r0, #0
   2db5c:	blt	2db44 <fputs@plt+0x29230>
   2db60:	ldrb	r3, [r6, #24]
   2db64:	tst	r3, #32
   2db68:	movne	r6, #1
   2db6c:	bne	2daec <fputs@plt+0x291d8>
   2db70:	ldr	r6, [r6, #380]	; 0x17c
   2db74:	ldr	r3, [sp]
   2db78:	subs	r3, r6, r3
   2db7c:	rsbs	r6, r3, #0
   2db80:	adcs	r6, r6, r3
   2db84:	b	2daec <fputs@plt+0x291d8>
   2db88:	mvn	r6, #11
   2db8c:	b	2daec <fputs@plt+0x291d8>
   2db90:	bl	453c <__stack_chk_fail@plt>
   2db94:	ldr	r0, [pc, #68]	; 2dbe0 <fputs@plt+0x292cc>
   2db98:	movw	r2, #305	; 0x131
   2db9c:	ldr	r1, [pc, #64]	; 2dbe4 <fputs@plt+0x292d0>
   2dba0:	ldr	r3, [pc, #64]	; 2dbe8 <fputs@plt+0x292d4>
   2dba4:	add	r0, pc, r0
   2dba8:	add	r1, pc, r1
   2dbac:	add	r3, pc, r3
   2dbb0:	bl	5ac34 <fputs@plt+0x56320>
   2dbb4:	mov	r4, r0
   2dbb8:	mov	r5, #0
   2dbbc:	mov	r0, r5
   2dbc0:	bl	4140 <free@plt>
   2dbc4:	mov	r0, r4
   2dbc8:	bl	4818 <_Unwind_Resume@plt>
   2dbcc:	b	2dbb4 <fputs@plt+0x292a0>
   2dbd0:	mov	r4, r0
   2dbd4:	b	2dbbc <fputs@plt+0x292a8>
   2dbd8:	andeq	lr, r5, r0, lsl #2
   2dbdc:	andeq	r0, r0, r0, lsr r4
   2dbe0:	andeq	sp, r3, ip, asr #19
   2dbe4:	ldrdeq	sp, [r3], -r4
   2dbe8:	andeq	lr, r3, r8, lsr #32
   2dbec:	push	{r4, r5, r6, r7, r8, lr}
   2dbf0:	subs	r4, r0, #0
   2dbf4:	mov	r5, r1
   2dbf8:	beq	2dcc4 <fputs@plt+0x293b0>
   2dbfc:	cmp	r1, #0
   2dc00:	beq	2dca4 <fputs@plt+0x29390>
   2dc04:	ldr	r3, [r4, #356]	; 0x164
   2dc08:	cmp	r3, #1
   2dc0c:	bhi	2dc84 <fputs@plt+0x29370>
   2dc10:	mov	r0, r1
   2dc14:	bl	42a8 <strlen@plt>
   2dc18:	ldr	r8, [r4, #336]	; 0x150
   2dc1c:	mov	r6, r0
   2dc20:	add	r0, r0, r8
   2dc24:	bl	4500 <malloc@plt>
   2dc28:	subs	r7, r0, #0
   2dc2c:	beq	2dc7c <fputs@plt+0x29368>
   2dc30:	mov	r2, r8
   2dc34:	ldr	r1, [r4, #332]	; 0x14c
   2dc38:	bl	42f0 <memcpy@plt>
   2dc3c:	ldr	r0, [r4, #336]	; 0x150
   2dc40:	mov	r2, r6
   2dc44:	mov	r1, r5
   2dc48:	add	r0, r7, r0
   2dc4c:	bl	42f0 <memcpy@plt>
   2dc50:	ldr	r3, [r4, #336]	; 0x150
   2dc54:	ldr	r0, [r4, #360]	; 0x168
   2dc58:	add	r6, r3, r6
   2dc5c:	str	r7, [r4, #332]	; 0x14c
   2dc60:	str	r6, [r4, #336]	; 0x150
   2dc64:	bl	4140 <free@plt>
   2dc68:	mov	r3, #0
   2dc6c:	str	r7, [r4, #360]	; 0x168
   2dc70:	mov	r0, r3
   2dc74:	str	r3, [r4, #356]	; 0x164
   2dc78:	pop	{r4, r5, r6, r7, r8, pc}
   2dc7c:	mvn	r0, #11
   2dc80:	pop	{r4, r5, r6, r7, r8, pc}
   2dc84:	ldr	r0, [pc, #88]	; 2dce4 <fputs@plt+0x293d0>
   2dc88:	movw	r2, #338	; 0x152
   2dc8c:	ldr	r1, [pc, #84]	; 2dce8 <fputs@plt+0x293d4>
   2dc90:	ldr	r3, [pc, #84]	; 2dcec <fputs@plt+0x293d8>
   2dc94:	add	r0, pc, r0
   2dc98:	add	r1, pc, r1
   2dc9c:	add	r3, pc, r3
   2dca0:	bl	5ac34 <fputs@plt+0x56320>
   2dca4:	ldr	r0, [pc, #68]	; 2dcf0 <fputs@plt+0x293dc>
   2dca8:	movw	r2, #335	; 0x14f
   2dcac:	ldr	r1, [pc, #64]	; 2dcf4 <fputs@plt+0x293e0>
   2dcb0:	ldr	r3, [pc, #64]	; 2dcf8 <fputs@plt+0x293e4>
   2dcb4:	add	r0, pc, r0
   2dcb8:	add	r1, pc, r1
   2dcbc:	add	r3, pc, r3
   2dcc0:	bl	5ac34 <fputs@plt+0x56320>
   2dcc4:	ldr	r0, [pc, #48]	; 2dcfc <fputs@plt+0x293e8>
   2dcc8:	movw	r2, #334	; 0x14e
   2dccc:	ldr	r1, [pc, #44]	; 2dd00 <fputs@plt+0x293ec>
   2dcd0:	ldr	r3, [pc, #44]	; 2dd04 <fputs@plt+0x293f0>
   2dcd4:	add	r0, pc, r0
   2dcd8:	add	r1, pc, r1
   2dcdc:	add	r3, pc, r3
   2dce0:	bl	5ac34 <fputs@plt+0x56320>
   2dce4:	andeq	sp, r3, ip, lsl #18
   2dce8:	andeq	sp, r3, r4, ror #17
   2dcec:	andeq	sp, r3, r8, ror #30
   2dcf0:	andeq	r3, r4, ip, lsr #31
   2dcf4:	andeq	sp, r3, r4, asr #17
   2dcf8:	andeq	sp, r3, r8, asr #30
   2dcfc:	andeq	fp, r3, r4, lsr sp
   2dd00:	andeq	sp, r3, r4, lsr #17
   2dd04:	andeq	sp, r3, r8, lsr #30
   2dd08:	ldr	r3, [pc, #308]	; 2de44 <fputs@plt+0x29530>
   2dd0c:	ldr	r2, [pc, #308]	; 2de48 <fputs@plt+0x29534>
   2dd10:	add	r3, pc, r3
   2dd14:	push	{r4, r5, r6, lr}
   2dd18:	subs	r4, r0, #0
   2dd1c:	ldr	r5, [r3, r2]
   2dd20:	sub	sp, sp, #120	; 0x78
   2dd24:	ldr	r3, [r5]
   2dd28:	str	r3, [sp, #116]	; 0x74
   2dd2c:	beq	2de24 <fputs@plt+0x29510>
   2dd30:	ldr	ip, [pc, #276]	; 2de4c <fputs@plt+0x29538>
   2dd34:	add	r6, sp, #76	; 0x4c
   2dd38:	mov	r1, #38	; 0x26
   2dd3c:	mov	r2, #1
   2dd40:	add	ip, pc, ip
   2dd44:	str	ip, [sp]
   2dd48:	ldrb	ip, [r4, #296]	; 0x128
   2dd4c:	mov	r0, r6
   2dd50:	mov	r3, r1
   2dd54:	str	ip, [sp, #4]
   2dd58:	ldrb	ip, [r4, #297]	; 0x129
   2dd5c:	str	ip, [sp, #8]
   2dd60:	ldrb	ip, [r4, #298]	; 0x12a
   2dd64:	str	ip, [sp, #12]
   2dd68:	ldrb	ip, [r4, #299]	; 0x12b
   2dd6c:	str	ip, [sp, #16]
   2dd70:	ldrb	ip, [r4, #300]	; 0x12c
   2dd74:	str	ip, [sp, #20]
   2dd78:	ldrb	ip, [r4, #301]	; 0x12d
   2dd7c:	str	ip, [sp, #24]
   2dd80:	ldrb	ip, [r4, #302]	; 0x12e
   2dd84:	str	ip, [sp, #28]
   2dd88:	ldrb	ip, [r4, #303]	; 0x12f
   2dd8c:	str	ip, [sp, #32]
   2dd90:	ldrb	ip, [r4, #304]	; 0x130
   2dd94:	str	ip, [sp, #36]	; 0x24
   2dd98:	ldrb	ip, [r4, #305]	; 0x131
   2dd9c:	str	ip, [sp, #40]	; 0x28
   2dda0:	ldrb	ip, [r4, #306]	; 0x132
   2dda4:	str	ip, [sp, #44]	; 0x2c
   2dda8:	ldrb	ip, [r4, #307]	; 0x133
   2ddac:	str	ip, [sp, #48]	; 0x30
   2ddb0:	ldrb	ip, [r4, #308]	; 0x134
   2ddb4:	str	ip, [sp, #52]	; 0x34
   2ddb8:	ldrb	ip, [r4, #309]	; 0x135
   2ddbc:	str	ip, [sp, #56]	; 0x38
   2ddc0:	ldrb	ip, [r4, #310]	; 0x136
   2ddc4:	str	ip, [sp, #60]	; 0x3c
   2ddc8:	ldrb	ip, [r4, #311]	; 0x137
   2ddcc:	str	ip, [sp, #64]	; 0x40
   2ddd0:	bl	441c <__snprintf_chk@plt>
   2ddd4:	cmp	r0, #37	; 0x25
   2ddd8:	bhi	2de04 <fputs@plt+0x294f0>
   2dddc:	mov	r0, r4
   2dde0:	mov	r1, r6
   2dde4:	bl	2dbec <fputs@plt+0x292d8>
   2dde8:	ldr	r2, [sp, #116]	; 0x74
   2ddec:	ldr	r3, [r5]
   2ddf0:	cmp	r2, r3
   2ddf4:	bne	2de00 <fputs@plt+0x294ec>
   2ddf8:	add	sp, sp, #120	; 0x78
   2ddfc:	pop	{r4, r5, r6, pc}
   2de00:	bl	453c <__stack_chk_fail@plt>
   2de04:	ldr	r0, [pc, #68]	; 2de50 <fputs@plt+0x2953c>
   2de08:	movw	r2, #362	; 0x16a
   2de0c:	ldr	r1, [pc, #64]	; 2de54 <fputs@plt+0x29540>
   2de10:	ldr	r3, [pc, #64]	; 2de58 <fputs@plt+0x29544>
   2de14:	add	r0, pc, r0
   2de18:	add	r1, pc, r1
   2de1c:	add	r3, pc, r3
   2de20:	bl	5ac34 <fputs@plt+0x56320>
   2de24:	ldr	r0, [pc, #48]	; 2de5c <fputs@plt+0x29548>
   2de28:	mov	r2, #360	; 0x168
   2de2c:	ldr	r1, [pc, #44]	; 2de60 <fputs@plt+0x2954c>
   2de30:	ldr	r3, [pc, #44]	; 2de64 <fputs@plt+0x29550>
   2de34:	add	r0, pc, r0
   2de38:	add	r1, pc, r1
   2de3c:	add	r3, pc, r3
   2de40:	bl	5ac34 <fputs@plt+0x56320>
   2de44:	andeq	sp, r5, r0, lsl #29
   2de48:	andeq	r0, r0, r0, lsr r4
   2de4c:	andeq	sp, r3, ip, lsl #17
   2de50:	andeq	sp, r3, r0, lsl #16
   2de54:	andeq	sp, r3, r4, ror #14
   2de58:	andeq	sp, r3, r8, lsr #26
   2de5c:	ldrdeq	fp, [r3], -r4
   2de60:	andeq	sp, r3, r4, asr #14
   2de64:	andeq	sp, r3, r8, lsl #26
   2de68:	ldr	r3, [pc, #500]	; 2e064 <fputs@plt+0x29750>
   2de6c:	ldr	r2, [pc, #500]	; 2e068 <fputs@plt+0x29754>
   2de70:	add	r3, pc, r3
   2de74:	push	{r4, r5, r6, r7, r8, lr}
   2de78:	subs	r4, r0, #0
   2de7c:	ldr	r6, [r3, r2]
   2de80:	sub	sp, sp, #24
   2de84:	mov	r7, #0
   2de88:	mov	r5, r1
   2de8c:	str	r7, [sp, #16]
   2de90:	ldr	r3, [r6]
   2de94:	str	r3, [sp, #20]
   2de98:	beq	2e044 <fputs@plt+0x29730>
   2de9c:	ldr	r3, [r4, #36]	; 0x24
   2dea0:	cmp	r3, r1
   2dea4:	bcc	2e024 <fputs@plt+0x29710>
   2dea8:	ldr	r3, [r4, #4]
   2deac:	sub	r3, r3, #3
   2deb0:	cmp	r3, #1
   2deb4:	bhi	2e004 <fputs@plt+0x296f0>
   2deb8:	bl	27770 <fputs@plt+0x22e5c>
   2debc:	cmp	r0, #0
   2dec0:	blt	2df54 <fputs@plt+0x29640>
   2dec4:	ldr	r1, [r4, #36]	; 0x24
   2dec8:	cmp	r5, r1
   2decc:	bcc	2df6c <fputs@plt+0x29658>
   2ded0:	ldr	ip, [r4, #404]	; 0x194
   2ded4:	mov	r2, #0
   2ded8:	ldr	r1, [r4, #32]
   2dedc:	mov	r0, r4
   2dee0:	ldr	r3, [r4, #400]	; 0x190
   2dee4:	str	r2, [sp, #4]
   2dee8:	str	r2, [sp, #8]
   2deec:	mov	r2, r5
   2def0:	str	ip, [sp]
   2def4:	add	ip, sp, #16
   2def8:	str	ip, [sp, #12]
   2defc:	bl	3e4f4 <fputs@plt+0x39be0>
   2df00:	cmn	r0, #74	; 0x4a
   2df04:	mov	r8, r0
   2df08:	beq	2df8c <fputs@plt+0x29678>
   2df0c:	cmp	r0, #0
   2df10:	blt	2dfe4 <fputs@plt+0x296d0>
   2df14:	ldr	r2, [sp, #16]
   2df18:	mov	r3, #0
   2df1c:	ldr	r1, [r4, #36]	; 0x24
   2df20:	cmp	r2, r3
   2df24:	str	r7, [r4, #32]
   2df28:	rsb	r5, r5, r1
   2df2c:	str	r3, [r4, #400]	; 0x190
   2df30:	str	r5, [r4, #36]	; 0x24
   2df34:	str	r3, [r4, #404]	; 0x194
   2df38:	beq	2dfdc <fputs@plt+0x296c8>
   2df3c:	ldr	r3, [r4, #44]	; 0x2c
   2df40:	mov	r0, #1
   2df44:	ldr	r1, [r4, #40]	; 0x28
   2df48:	add	ip, r3, r0
   2df4c:	str	ip, [r4, #44]	; 0x2c
   2df50:	str	r2, [r1, r3, lsl #2]
   2df54:	ldr	r2, [sp, #20]
   2df58:	ldr	r3, [r6]
   2df5c:	cmp	r2, r3
   2df60:	bne	2e000 <fputs@plt+0x296ec>
   2df64:	add	sp, sp, #24
   2df68:	pop	{r4, r5, r6, r7, r8, pc}
   2df6c:	ldr	r0, [r4, #32]
   2df70:	rsb	r1, r5, r1
   2df74:	add	r0, r0, r5
   2df78:	bl	51c04 <fputs@plt+0x4d2f0>
   2df7c:	subs	r7, r0, #0
   2df80:	bne	2ded0 <fputs@plt+0x295bc>
   2df84:	mvn	r0, #11
   2df88:	b	2df54 <fputs@plt+0x29640>
   2df8c:	bl	5b610 <fputs@plt+0x56cfc>
   2df90:	cmp	r0, #6
   2df94:	ble	2df14 <fputs@plt+0x29600>
   2df98:	ldr	r3, [r4, #1104]	; 0x450
   2df9c:	cmp	r3, #0
   2dfa0:	beq	2dff4 <fputs@plt+0x296e0>
   2dfa4:	ldr	r2, [pc, #192]	; 2e06c <fputs@plt+0x29758>
   2dfa8:	mvn	r1, #73	; 0x49
   2dfac:	ldr	ip, [pc, #188]	; 2e070 <fputs@plt+0x2975c>
   2dfb0:	mov	r0, #7
   2dfb4:	add	r2, pc, r2
   2dfb8:	str	r2, [sp, #4]
   2dfbc:	ldr	r2, [pc, #176]	; 2e074 <fputs@plt+0x29760>
   2dfc0:	add	ip, pc, ip
   2dfc4:	str	r3, [sp, #8]
   2dfc8:	movw	r3, #909	; 0x38d
   2dfcc:	str	ip, [sp]
   2dfd0:	add	r2, pc, r2
   2dfd4:	bl	5ae90 <fputs@plt+0x5657c>
   2dfd8:	b	2df14 <fputs@plt+0x29600>
   2dfdc:	mov	r0, #1
   2dfe0:	b	2df54 <fputs@plt+0x29640>
   2dfe4:	mov	r0, r7
   2dfe8:	bl	4140 <free@plt>
   2dfec:	mov	r0, r8
   2dff0:	b	2df54 <fputs@plt+0x29640>
   2dff4:	ldr	r3, [pc, #124]	; 2e078 <fputs@plt+0x29764>
   2dff8:	add	r3, pc, r3
   2dffc:	b	2dfa4 <fputs@plt+0x29690>
   2e000:	bl	453c <__stack_chk_fail@plt>
   2e004:	ldr	r0, [pc, #112]	; 2e07c <fputs@plt+0x29768>
   2e008:	mov	r2, #888	; 0x378
   2e00c:	ldr	r1, [pc, #108]	; 2e080 <fputs@plt+0x2976c>
   2e010:	ldr	r3, [pc, #108]	; 2e084 <fputs@plt+0x29770>
   2e014:	add	r0, pc, r0
   2e018:	add	r1, pc, r1
   2e01c:	add	r3, pc, r3
   2e020:	bl	5ac34 <fputs@plt+0x56320>
   2e024:	ldr	r0, [pc, #92]	; 2e088 <fputs@plt+0x29774>
   2e028:	movw	r2, #887	; 0x377
   2e02c:	ldr	r1, [pc, #88]	; 2e08c <fputs@plt+0x29778>
   2e030:	ldr	r3, [pc, #88]	; 2e090 <fputs@plt+0x2977c>
   2e034:	add	r0, pc, r0
   2e038:	add	r1, pc, r1
   2e03c:	add	r3, pc, r3
   2e040:	bl	5ac34 <fputs@plt+0x56320>
   2e044:	ldr	r0, [pc, #72]	; 2e094 <fputs@plt+0x29780>
   2e048:	movw	r2, #886	; 0x376
   2e04c:	ldr	r1, [pc, #68]	; 2e098 <fputs@plt+0x29784>
   2e050:	ldr	r3, [pc, #68]	; 2e09c <fputs@plt+0x29788>
   2e054:	add	r0, pc, r0
   2e058:	add	r1, pc, r1
   2e05c:	add	r3, pc, r3
   2e060:	bl	5ac34 <fputs@plt+0x56320>
   2e064:	andeq	sp, r5, r0, lsr #26
   2e068:	andeq	r0, r0, r0, lsr r4
   2e06c:	muleq	r3, r8, r8
   2e070:	strdeq	sp, [r3], -r0
   2e074:	andeq	sp, r3, ip, lsr #11
   2e078:	andeq	sl, r3, r0, ror #19
   2e07c:	andeq	fp, r3, r0, ror sl
   2e080:	andeq	sp, r3, r4, ror #10
   2e084:	andeq	sp, r3, r8, lsl #23
   2e088:	strdeq	sp, [r3], -ip
   2e08c:	andeq	sp, r3, r4, asr #10
   2e090:	andeq	sp, r3, r8, ror #22
   2e094:	andeq	lr, r3, r4, ror #3
   2e098:	andeq	sp, r3, r4, lsr #10
   2e09c:	andeq	sp, r3, r8, asr #22
   2e0a0:	subs	r3, r0, #0
   2e0a4:	push	{r4, lr}
   2e0a8:	beq	2e0ec <fputs@plt+0x297d8>
   2e0ac:	cmp	r1, #0
   2e0b0:	beq	2e12c <fputs@plt+0x29818>
   2e0b4:	cmp	r2, #0
   2e0b8:	beq	2e10c <fputs@plt+0x297f8>
   2e0bc:	ldr	r4, [r3, #428]	; 0x1ac
   2e0c0:	mov	r0, #0
   2e0c4:	ldr	ip, [r3, #408]	; 0x198
   2e0c8:	str	r1, [ip, r4, lsl #3]
   2e0cc:	ldr	ip, [r3, #428]	; 0x1ac
   2e0d0:	ldr	r1, [r3, #408]	; 0x198
   2e0d4:	add	r1, r1, ip, lsl #3
   2e0d8:	str	r2, [r1, #4]
   2e0dc:	ldr	r2, [r3, #428]	; 0x1ac
   2e0e0:	add	r2, r2, #1
   2e0e4:	str	r2, [r3, #428]	; 0x1ac
   2e0e8:	pop	{r4, pc}
   2e0ec:	ldr	r0, [pc, #88]	; 2e14c <fputs@plt+0x29838>
   2e0f0:	mov	r2, #64	; 0x40
   2e0f4:	ldr	r1, [pc, #84]	; 2e150 <fputs@plt+0x2983c>
   2e0f8:	ldr	r3, [pc, #84]	; 2e154 <fputs@plt+0x29840>
   2e0fc:	add	r0, pc, r0
   2e100:	add	r1, pc, r1
   2e104:	add	r3, pc, r3
   2e108:	bl	5ac34 <fputs@plt+0x56320>
   2e10c:	ldr	r0, [pc, #68]	; 2e158 <fputs@plt+0x29844>
   2e110:	mov	r2, #66	; 0x42
   2e114:	ldr	r1, [pc, #64]	; 2e15c <fputs@plt+0x29848>
   2e118:	ldr	r3, [pc, #64]	; 2e160 <fputs@plt+0x2984c>
   2e11c:	add	r0, pc, r0
   2e120:	add	r1, pc, r1
   2e124:	add	r3, pc, r3
   2e128:	bl	5ac34 <fputs@plt+0x56320>
   2e12c:	ldr	r0, [pc, #48]	; 2e164 <fputs@plt+0x29850>
   2e130:	mov	r2, #65	; 0x41
   2e134:	ldr	r1, [pc, #44]	; 2e168 <fputs@plt+0x29854>
   2e138:	ldr	r3, [pc, #44]	; 2e16c <fputs@plt+0x29858>
   2e13c:	add	r0, pc, r0
   2e140:	add	r1, pc, r1
   2e144:	add	r3, pc, r3
   2e148:	bl	5ac34 <fputs@plt+0x56320>
   2e14c:	strdeq	r4, [r3], -r8
   2e150:	andeq	sp, r3, ip, ror r4
   2e154:	andeq	sp, r3, ip, asr sl
   2e158:	andeq	fp, r3, r0, asr #15
   2e15c:	andeq	sp, r3, ip, asr r4
   2e160:	andeq	sp, r3, ip, lsr sl
   2e164:	andeq	r8, r4, r4, ror #8
   2e168:	andeq	sp, r3, ip, lsr r4
   2e16c:	andeq	sp, r3, ip, lsl sl
   2e170:	cmp	r0, #0
   2e174:	mov	ip, r1
   2e178:	push	{r3, lr}
   2e17c:	beq	2e228 <fputs@plt+0x29914>
   2e180:	cmp	r1, #0
   2e184:	beq	2e268 <fputs@plt+0x29954>
   2e188:	ldr	r3, [r0, #4]
   2e18c:	sub	r3, r3, #3
   2e190:	cmp	r3, #1
   2e194:	bhi	2e248 <fputs@plt+0x29934>
   2e198:	ldr	r3, [r0, #36]	; 0x24
   2e19c:	cmp	r3, #15
   2e1a0:	bls	2e208 <fputs@plt+0x298f4>
   2e1a4:	ldr	r3, [r0, #32]
   2e1a8:	ldrb	r1, [r3]
   2e1ac:	ldr	r2, [r3, #4]
   2e1b0:	cmp	r1, #108	; 0x6c
   2e1b4:	ldr	r3, [r3, #12]
   2e1b8:	beq	2e1cc <fputs@plt+0x298b8>
   2e1bc:	cmp	r1, #66	; 0x42
   2e1c0:	bne	2e218 <fputs@plt+0x29904>
   2e1c4:	rev	r2, r2
   2e1c8:	rev	r3, r3
   2e1cc:	add	r1, r3, #7
   2e1d0:	adds	r2, r2, #16
   2e1d4:	bic	r1, r1, #7
   2e1d8:	mov	r3, #0
   2e1dc:	adc	r3, r3, #0
   2e1e0:	adds	r2, r2, r1
   2e1e4:	adc	r3, r3, #0
   2e1e8:	mvn	r0, #-134217728	; 0xf8000000
   2e1ec:	mov	r1, #0
   2e1f0:	cmp	r3, r1
   2e1f4:	cmpeq	r2, r0
   2e1f8:	bhi	2e220 <fputs@plt+0x2990c>
   2e1fc:	str	r2, [ip]
   2e200:	mov	r0, #0
   2e204:	pop	{r3, pc}
   2e208:	mov	r3, #24
   2e20c:	mov	r0, #0
   2e210:	str	r3, [r1]
   2e214:	pop	{r3, pc}
   2e218:	mvn	r0, #73	; 0x49
   2e21c:	pop	{r3, pc}
   2e220:	mvn	r0, #104	; 0x68
   2e224:	pop	{r3, pc}
   2e228:	ldr	r0, [pc, #88]	; 2e288 <fputs@plt+0x29974>
   2e22c:	movw	r2, #834	; 0x342
   2e230:	ldr	r1, [pc, #84]	; 2e28c <fputs@plt+0x29978>
   2e234:	ldr	r3, [pc, #84]	; 2e290 <fputs@plt+0x2997c>
   2e238:	add	r0, pc, r0
   2e23c:	add	r1, pc, r1
   2e240:	add	r3, pc, r3
   2e244:	bl	5ac34 <fputs@plt+0x56320>
   2e248:	ldr	r0, [pc, #68]	; 2e294 <fputs@plt+0x29980>
   2e24c:	mov	r2, #836	; 0x344
   2e250:	ldr	r1, [pc, #64]	; 2e298 <fputs@plt+0x29984>
   2e254:	ldr	r3, [pc, #64]	; 2e29c <fputs@plt+0x29988>
   2e258:	add	r0, pc, r0
   2e25c:	add	r1, pc, r1
   2e260:	add	r3, pc, r3
   2e264:	bl	5ac34 <fputs@plt+0x56320>
   2e268:	ldr	r0, [pc, #48]	; 2e2a0 <fputs@plt+0x2998c>
   2e26c:	movw	r2, #835	; 0x343
   2e270:	ldr	r1, [pc, #44]	; 2e2a4 <fputs@plt+0x29990>
   2e274:	ldr	r3, [pc, #44]	; 2e2a8 <fputs@plt+0x29994>
   2e278:	add	r0, pc, r0
   2e27c:	add	r1, pc, r1
   2e280:	add	r3, pc, r3
   2e284:	bl	5ac34 <fputs@plt+0x56320>
   2e288:	andeq	lr, r3, r0
   2e28c:	andeq	sp, r3, r0, asr #6
   2e290:	andeq	sp, r3, r0, lsr r9
   2e294:	andeq	fp, r3, ip, lsr #16
   2e298:	andeq	sp, r3, r0, lsr #6
   2e29c:	andeq	sp, r3, r0, lsl r9
   2e2a0:	andeq	sp, r3, ip, lsl #12
   2e2a4:	andeq	sp, r3, r0, lsl #6
   2e2a8:	strdeq	sp, [r3], -r0
   2e2ac:	ldr	r3, [pc, #1592]	; 2e8ec <fputs@plt+0x29fd8>
   2e2b0:	ldr	r2, [pc, #1592]	; 2e8f0 <fputs@plt+0x29fdc>
   2e2b4:	add	r3, pc, r3
   2e2b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e2bc:	subs	r8, r0, #0
   2e2c0:	ldr	r2, [r3, r2]
   2e2c4:	sub	sp, sp, #116	; 0x74
   2e2c8:	ldr	r3, [r2]
   2e2cc:	str	r2, [sp, #12]
   2e2d0:	str	r3, [sp, #108]	; 0x6c
   2e2d4:	beq	2e8cc <fputs@plt+0x29fb8>
   2e2d8:	ldrb	sl, [r8, #24]
   2e2dc:	ubfx	fp, sl, #4, #1
   2e2e0:	cmp	fp, #0
   2e2e4:	bne	2e4c0 <fputs@plt+0x29bac>
   2e2e8:	ldr	r6, [r8, #36]	; 0x24
   2e2ec:	mov	r3, #2
   2e2f0:	ldr	r9, [r8, #32]
   2e2f4:	str	r6, [sp, #8]
   2e2f8:	ldr	r6, [pc, #1524]	; 2e8f4 <fputs@plt+0x29fe0>
   2e2fc:	mov	r0, r9
   2e300:	ldr	r1, [sp, #8]
   2e304:	add	r6, pc, r6
   2e308:	mov	r2, r6
   2e30c:	bl	43d4 <memmem@plt>
   2e310:	cmp	r0, #0
   2e314:	str	r0, [sp, #4]
   2e318:	beq	2e800 <fputs@plt+0x29eec>
   2e31c:	mov	r3, #968	; 0x3c8
   2e320:	mov	r4, #1
   2e324:	ldrd	r2, [r3, r8]
   2e328:	mov	r5, #0
   2e32c:	and	r4, r4, r2
   2e330:	and	r5, r5, r3
   2e334:	orrs	r7, r4, r5
   2e338:	bne	2e488 <fputs@plt+0x29b74>
   2e33c:	ldr	r7, [sp, #4]
   2e340:	add	r4, r7, #2
   2e344:	str	r4, [sp, #16]
   2e348:	ldr	r6, [sp, #4]
   2e34c:	rsb	r3, r9, r6
   2e350:	cmp	r3, #35	; 0x23
   2e354:	bne	2e698 <fputs@plt+0x29d84>
   2e358:	ldr	r1, [pc, #1432]	; 2e8f8 <fputs@plt+0x29fe4>
   2e35c:	mov	r0, r9
   2e360:	mov	r2, #3
   2e364:	add	r1, pc, r1
   2e368:	bl	3e7c <memcmp@plt>
   2e36c:	cmp	r0, #0
   2e370:	bne	2e698 <fputs@plt+0x29d84>
   2e374:	tst	sl, #32
   2e378:	mov	r7, r9
   2e37c:	mov	sl, r0
   2e380:	moveq	r3, #1
   2e384:	movne	r3, #2
   2e388:	str	r3, [r8, #324]	; 0x144
   2e38c:	ldrb	r0, [r7, #3]
   2e390:	bl	4fbf0 <fputs@plt+0x4b2dc>
   2e394:	mov	r5, r0
   2e398:	ldrb	r0, [r7, #4]
   2e39c:	bl	4fbf0 <fputs@plt+0x4b2dc>
   2e3a0:	lsr	r6, r5, #31
   2e3a4:	orrs	r6, r6, r0, lsr #31
   2e3a8:	bne	2e724 <fputs@plt+0x29e10>
   2e3ac:	add	r1, sp, #112	; 0x70
   2e3b0:	uxtb	r5, r5
   2e3b4:	add	r2, r1, sl, lsr #1
   2e3b8:	add	sl, sl, #2
   2e3bc:	cmp	sl, #32
   2e3c0:	orr	r3, r0, r5, lsl #4
   2e3c4:	add	r7, r7, #2
   2e3c8:	strb	r3, [r2, #-88]	; 0xffffffa8
   2e3cc:	bne	2e38c <fputs@plt+0x29a78>
   2e3d0:	add	sl, r8, #296	; 0x128
   2e3d4:	add	ip, sp, #88	; 0x58
   2e3d8:	mov	r7, #0
   2e3dc:	mov	r5, r6
   2e3e0:	ldm	sl, {r0, r1, r2, r3}
   2e3e4:	mov	r6, #0
   2e3e8:	strd	r6, [sp, #72]	; 0x48
   2e3ec:	strd	r6, [sp, #80]	; 0x50
   2e3f0:	stm	ip, {r0, r1, r2, r3}
   2e3f4:	mov	r0, ip
   2e3f8:	add	r1, sp, #72	; 0x48
   2e3fc:	mov	r2, #16
   2e400:	bl	3e7c <memcmp@plt>
   2e404:	cmp	r0, #0
   2e408:	bne	2e664 <fputs@plt+0x29d50>
   2e40c:	add	r7, sp, #24
   2e410:	ldm	r7, {r0, r1, r2, r3}
   2e414:	cmp	fp, #0
   2e418:	stm	sl, {r0, r1, r2, r3}
   2e41c:	beq	2e43c <fputs@plt+0x29b28>
   2e420:	ldr	r7, [sp, #4]
   2e424:	rsb	fp, r7, fp
   2e428:	cmp	fp, #15
   2e42c:	beq	2e808 <fputs@plt+0x29ef4>
   2e430:	ldrb	r3, [r8, #24]
   2e434:	bfi	r3, r5, #1, #1
   2e438:	strb	r3, [r8, #24]
   2e43c:	ldr	r6, [sp, #16]
   2e440:	mov	r0, r9
   2e444:	ldr	r7, [sp, #8]
   2e448:	rsb	r2, r6, r9
   2e44c:	add	r2, r2, r7
   2e450:	mov	r1, r6
   2e454:	str	r2, [r8, #36]	; 0x24
   2e458:	bl	4608 <memmove@plt>
   2e45c:	mov	r0, r8
   2e460:	bl	2752c <fputs@plt+0x22c18>
   2e464:	cmp	r0, #0
   2e468:	movge	r0, #1
   2e46c:	ldr	r6, [sp, #12]
   2e470:	ldr	r2, [sp, #108]	; 0x6c
   2e474:	ldr	r3, [r6]
   2e478:	cmp	r2, r3
   2e47c:	bne	2e8c8 <fputs@plt+0x29fb4>
   2e480:	add	sp, sp, #116	; 0x74
   2e484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e488:	ldr	r7, [sp, #8]
   2e48c:	add	r4, r0, #2
   2e490:	rsb	r3, r0, r9
   2e494:	mov	r2, r6
   2e498:	sub	r1, r7, #2
   2e49c:	mov	r0, r4
   2e4a0:	add	r1, r1, r3
   2e4a4:	mov	r3, #2
   2e4a8:	bl	43d4 <memmem@plt>
   2e4ac:	subs	fp, r0, #0
   2e4b0:	beq	2e844 <fputs@plt+0x29f30>
   2e4b4:	add	r6, fp, #2
   2e4b8:	str	r6, [sp, #16]
   2e4bc:	b	2e348 <fputs@plt+0x29a34>
   2e4c0:	ldr	r9, [r8, #36]	; 0x24
   2e4c4:	cmp	r9, #0
   2e4c8:	beq	2e790 <fputs@plt+0x29e7c>
   2e4cc:	ldr	r6, [r8, #32]
   2e4d0:	ldrb	r0, [r6]
   2e4d4:	cmp	r0, #0
   2e4d8:	bne	2e84c <fputs@plt+0x29f38>
   2e4dc:	cmp	r9, #2
   2e4e0:	bls	2e46c <fputs@plt+0x29b58>
   2e4e4:	ldr	r7, [pc, #1040]	; 2e8fc <fputs@plt+0x29fe8>
   2e4e8:	mov	r5, #0
   2e4ec:	ldr	r1, [r8, #328]	; 0x148
   2e4f0:	add	r7, pc, r7
   2e4f4:	str	r7, [sp, #4]
   2e4f8:	ldr	r7, [pc, #1024]	; 2e900 <fputs@plt+0x29fec>
   2e4fc:	cmp	r1, #0
   2e500:	ldr	sl, [pc, #1020]	; 2e904 <fputs@plt+0x29ff0>
   2e504:	add	r7, pc, r7
   2e508:	str	r7, [sp, #8]
   2e50c:	ldr	r7, [pc, #1012]	; 2e908 <fputs@plt+0x29ff4>
   2e510:	moveq	r1, #1
   2e514:	ldr	fp, [pc, #1008]	; 2e90c <fputs@plt+0x29ff8>
   2e518:	add	sl, pc, sl
   2e51c:	add	r7, pc, r7
   2e520:	str	r7, [sp, #16]
   2e524:	ldr	r7, [pc, #996]	; 2e910 <fputs@plt+0x29ffc>
   2e528:	add	fp, pc, fp
   2e52c:	streq	r1, [r8, #328]	; 0x148
   2e530:	add	r7, pc, r7
   2e534:	str	r7, [sp, #20]
   2e538:	b	2e5f8 <fputs@plt+0x29ce4>
   2e53c:	mov	r0, r4
   2e540:	mov	r1, r5
   2e544:	ldr	r2, [sp, #4]
   2e548:	bl	2d8e4 <fputs@plt+0x28fd0>
   2e54c:	cmp	r0, #0
   2e550:	bne	2e6b8 <fputs@plt+0x29da4>
   2e554:	mov	r0, r4
   2e558:	mov	r1, r5
   2e55c:	ldr	r2, [sp, #8]
   2e560:	bl	2d8e4 <fputs@plt+0x28fd0>
   2e564:	cmp	r0, #0
   2e568:	bne	2e6e8 <fputs@plt+0x29dd4>
   2e56c:	mov	r0, r4
   2e570:	mov	r1, r5
   2e574:	ldr	r2, [sp, #16]
   2e578:	bl	2d954 <fputs@plt+0x29040>
   2e57c:	cmp	r0, #0
   2e580:	bne	2e6a0 <fputs@plt+0x29d8c>
   2e584:	ldr	r2, [pc, #904]	; 2e914 <fputs@plt+0x2a000>
   2e588:	mov	r0, r4
   2e58c:	mov	r1, r5
   2e590:	add	r2, pc, r2
   2e594:	bl	2d8e4 <fputs@plt+0x28fd0>
   2e598:	cmp	r0, #0
   2e59c:	bne	2e6a0 <fputs@plt+0x29d8c>
   2e5a0:	ldr	r2, [pc, #880]	; 2e918 <fputs@plt+0x2a004>
   2e5a4:	mov	r0, r4
   2e5a8:	mov	r1, r5
   2e5ac:	add	r2, pc, r2
   2e5b0:	bl	2d954 <fputs@plt+0x29040>
   2e5b4:	cmp	r0, #0
   2e5b8:	beq	2e72c <fputs@plt+0x29e18>
   2e5bc:	ldr	r3, [r8, #324]	; 0x144
   2e5c0:	cmp	r3, #0
   2e5c4:	bne	2e854 <fputs@plt+0x29f40>
   2e5c8:	ldr	r1, [pc, #844]	; 2e91c <fputs@plt+0x2a008>
   2e5cc:	mov	r0, r8
   2e5d0:	add	r1, pc, r1
   2e5d4:	bl	2dbec <fputs@plt+0x292d8>
   2e5d8:	cmp	r0, #0
   2e5dc:	blt	2e46c <fputs@plt+0x29b58>
   2e5e0:	ldr	r9, [r8, #36]	; 0x24
   2e5e4:	add	r1, r7, #2
   2e5e8:	ldr	r6, [r8, #32]
   2e5ec:	mov	r5, #1
   2e5f0:	rsb	r1, r6, r1
   2e5f4:	str	r1, [r8, #328]	; 0x148
   2e5f8:	add	r4, r6, r1
   2e5fc:	mov	r2, sl
   2e600:	rsb	r1, r1, r9
   2e604:	mov	r3, #2
   2e608:	mov	r0, r4
   2e60c:	bl	43d4 <memmem@plt>
   2e610:	subs	r7, r0, #0
   2e614:	beq	2e828 <fputs@plt+0x29f14>
   2e618:	rsb	r5, r4, r7
   2e61c:	mov	r0, r4
   2e620:	mov	r2, fp
   2e624:	mov	r1, r5
   2e628:	bl	2d8e4 <fputs@plt+0x28fd0>
   2e62c:	cmp	r0, #0
   2e630:	beq	2e53c <fputs@plt+0x29c28>
   2e634:	add	r1, r4, #14
   2e638:	sub	r2, r5, #14
   2e63c:	mov	r0, r8
   2e640:	bl	2d998 <fputs@plt+0x29084>
   2e644:	cmp	r0, #0
   2e648:	blt	2e46c <fputs@plt+0x29b58>
   2e64c:	bne	2e6fc <fputs@plt+0x29de8>
   2e650:	ldr	r1, [pc, #712]	; 2e920 <fputs@plt+0x2a00c>
   2e654:	mov	r0, r8
   2e658:	add	r1, pc, r1
   2e65c:	bl	2dbec <fputs@plt+0x292d8>
   2e660:	b	2e5d8 <fputs@plt+0x29cc4>
   2e664:	ldm	sl, {r0, r1, r2, r3}
   2e668:	add	lr, sp, #56	; 0x38
   2e66c:	add	r7, sp, #24
   2e670:	add	ip, sp, #40	; 0x28
   2e674:	stm	lr, {r0, r1, r2, r3}
   2e678:	ldm	r7, {r0, r1, r2, r3}
   2e67c:	stm	ip, {r0, r1, r2, r3}
   2e680:	mov	r0, lr
   2e684:	mov	r1, ip
   2e688:	mov	r2, #16
   2e68c:	bl	3e7c <memcmp@plt>
   2e690:	cmp	r0, #0
   2e694:	beq	2e410 <fputs@plt+0x29afc>
   2e698:	mvn	r0, #0
   2e69c:	b	2e46c <fputs@plt+0x29b58>
   2e6a0:	mov	r3, #0
   2e6a4:	mov	r0, r8
   2e6a8:	str	r3, [r8, #324]	; 0x144
   2e6ac:	ldr	r1, [sp, #20]
   2e6b0:	bl	2dbec <fputs@plt+0x292d8>
   2e6b4:	b	2e5d8 <fputs@plt+0x29cc4>
   2e6b8:	add	r1, r4, #13
   2e6bc:	sub	r2, r5, #13
   2e6c0:	mov	r0, r8
   2e6c4:	bl	2da88 <fputs@plt+0x29174>
   2e6c8:	cmp	r0, #0
   2e6cc:	blt	2e46c <fputs@plt+0x29b58>
   2e6d0:	bne	2e710 <fputs@plt+0x29dfc>
   2e6d4:	ldr	r1, [pc, #584]	; 2e924 <fputs@plt+0x2a010>
   2e6d8:	mov	r0, r8
   2e6dc:	add	r1, pc, r1
   2e6e0:	bl	2dbec <fputs@plt+0x292d8>
   2e6e4:	b	2e5d8 <fputs@plt+0x29cc4>
   2e6e8:	ldr	r1, [pc, #568]	; 2e928 <fputs@plt+0x2a014>
   2e6ec:	mov	r0, r8
   2e6f0:	add	r1, pc, r1
   2e6f4:	bl	2dbec <fputs@plt+0x292d8>
   2e6f8:	b	2e5d8 <fputs@plt+0x29cc4>
   2e6fc:	mov	r3, #2
   2e700:	mov	r0, r8
   2e704:	str	r3, [r8, #324]	; 0x144
   2e708:	bl	2dd08 <fputs@plt+0x293f4>
   2e70c:	b	2e5d8 <fputs@plt+0x29cc4>
   2e710:	mov	r3, #1
   2e714:	mov	r0, r8
   2e718:	str	r3, [r8, #324]	; 0x144
   2e71c:	bl	2dd08 <fputs@plt+0x293f4>
   2e720:	b	2e5d8 <fputs@plt+0x29cc4>
   2e724:	mvn	r0, #21
   2e728:	b	2e46c <fputs@plt+0x29b58>
   2e72c:	ldr	r2, [pc, #504]	; 2e92c <fputs@plt+0x2a018>
   2e730:	mov	r0, r4
   2e734:	mov	r1, r5
   2e738:	add	r2, pc, r2
   2e73c:	bl	2d8e4 <fputs@plt+0x28fd0>
   2e740:	cmp	r0, #0
   2e744:	beq	2e798 <fputs@plt+0x29e84>
   2e748:	ldr	r3, [r8, #324]	; 0x144
   2e74c:	cmp	r3, #0
   2e750:	beq	2e5c8 <fputs@plt+0x29cb4>
   2e754:	cmp	r3, #2
   2e758:	add	r1, r4, #4
   2e75c:	sub	r2, r5, #4
   2e760:	mov	r0, r8
   2e764:	beq	2e830 <fputs@plt+0x29f1c>
   2e768:	bl	2da88 <fputs@plt+0x29174>
   2e76c:	cmp	r0, #0
   2e770:	blt	2e46c <fputs@plt+0x29b58>
   2e774:	bne	2e838 <fputs@plt+0x29f24>
   2e778:	ldr	r1, [pc, #432]	; 2e930 <fputs@plt+0x2a01c>
   2e77c:	str	r0, [r8, #324]	; 0x144
   2e780:	mov	r0, r8
   2e784:	add	r1, pc, r1
   2e788:	bl	2dbec <fputs@plt+0x292d8>
   2e78c:	b	2e5d8 <fputs@plt+0x29cc4>
   2e790:	mov	r0, r9
   2e794:	b	2e46c <fputs@plt+0x29b58>
   2e798:	ldr	r2, [pc, #404]	; 2e934 <fputs@plt+0x2a020>
   2e79c:	mov	r0, r4
   2e7a0:	mov	r1, r5
   2e7a4:	add	r2, pc, r2
   2e7a8:	bl	2d954 <fputs@plt+0x29040>
   2e7ac:	cmp	r0, #0
   2e7b0:	beq	2e5c8 <fputs@plt+0x29cb4>
   2e7b4:	ldr	r3, [r8, #324]	; 0x144
   2e7b8:	cmp	r3, #0
   2e7bc:	beq	2e5c8 <fputs@plt+0x29cb4>
   2e7c0:	mov	r1, #968	; 0x3c8
   2e7c4:	mov	r2, #1
   2e7c8:	ldrd	r0, [r1, r8]
   2e7cc:	mov	r3, #0
   2e7d0:	and	r2, r2, r0
   2e7d4:	and	r3, r3, r1
   2e7d8:	orrs	r1, r2, r3
   2e7dc:	beq	2e5c8 <fputs@plt+0x29cb4>
   2e7e0:	ldrb	r3, [r8, #24]
   2e7e4:	mov	r0, r8
   2e7e8:	ldr	r1, [pc, #328]	; 2e938 <fputs@plt+0x2a024>
   2e7ec:	orr	r3, r3, #2
   2e7f0:	strb	r3, [r8, #24]
   2e7f4:	add	r1, pc, r1
   2e7f8:	bl	2dbec <fputs@plt+0x292d8>
   2e7fc:	b	2e5d8 <fputs@plt+0x29cc4>
   2e800:	ldr	r0, [sp, #4]
   2e804:	b	2e46c <fputs@plt+0x29b58>
   2e808:	ldr	r1, [pc, #300]	; 2e93c <fputs@plt+0x2a028>
   2e80c:	mov	r0, r4
   2e810:	mov	r2, #13
   2e814:	add	r1, pc, r1
   2e818:	bl	3e7c <memcmp@plt>
   2e81c:	rsbs	r5, r0, #1
   2e820:	movcc	r5, #0
   2e824:	b	2e430 <fputs@plt+0x29b1c>
   2e828:	mov	r0, r5
   2e82c:	b	2e46c <fputs@plt+0x29b58>
   2e830:	bl	2d998 <fputs@plt+0x29084>
   2e834:	b	2e76c <fputs@plt+0x29e58>
   2e838:	mov	r0, r8
   2e83c:	bl	2dd08 <fputs@plt+0x293f4>
   2e840:	b	2e5d8 <fputs@plt+0x29cc4>
   2e844:	mov	r0, fp
   2e848:	b	2e46c <fputs@plt+0x29b58>
   2e84c:	mvn	r0, #4
   2e850:	b	2e46c <fputs@plt+0x29b58>
   2e854:	ldr	r3, [r8, #356]	; 0x164
   2e858:	cmp	r3, #2
   2e85c:	bhi	2e88c <fputs@plt+0x29f78>
   2e860:	add	r2, r8, r3, lsl #3
   2e864:	b	2e878 <fputs@plt+0x29f64>
   2e868:	add	r3, r3, #1
   2e86c:	add	r2, r2, #8
   2e870:	cmp	r3, #3
   2e874:	beq	2e88c <fputs@plt+0x29f78>
   2e878:	ldr	r1, [r2, #336]	; 0x150
   2e87c:	cmp	r1, #0
   2e880:	beq	2e868 <fputs@plt+0x29f54>
   2e884:	mov	r0, #1
   2e888:	b	2e46c <fputs@plt+0x29b58>
   2e88c:	add	r1, r7, #2
   2e890:	mov	r0, r6
   2e894:	rsb	r2, r1, r6
   2e898:	add	r2, r2, r9
   2e89c:	str	r2, [r8, #36]	; 0x24
   2e8a0:	bl	4608 <memmove@plt>
   2e8a4:	ldr	r7, [sp, #12]
   2e8a8:	ldr	r2, [sp, #108]	; 0x6c
   2e8ac:	ldr	r3, [r7]
   2e8b0:	cmp	r2, r3
   2e8b4:	bne	2e8c8 <fputs@plt+0x29fb4>
   2e8b8:	mov	r0, r8
   2e8bc:	add	sp, sp, #116	; 0x74
   2e8c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e8c4:	b	2752c <fputs@plt+0x22c18>
   2e8c8:	bl	453c <__stack_chk_fail@plt>
   2e8cc:	ldr	r0, [pc, #108]	; 2e940 <fputs@plt+0x2a02c>
   2e8d0:	movw	r2, #487	; 0x1e7
   2e8d4:	ldr	r1, [pc, #104]	; 2e944 <fputs@plt+0x2a030>
   2e8d8:	ldr	r3, [pc, #104]	; 2e948 <fputs@plt+0x2a034>
   2e8dc:	add	r0, pc, r0
   2e8e0:	add	r1, pc, r1
   2e8e4:	add	r3, pc, r3
   2e8e8:	bl	5ac34 <fputs@plt+0x56320>
   2e8ec:	ldrdeq	sp, [r5], -ip
   2e8f0:	andeq	r0, r0, r0, lsr r4
   2e8f4:	andeq	sp, r3, r0, lsr #11
   2e8f8:	andeq	sp, r3, r8, asr #11
   2e8fc:			; <UNDEFINED> instruction: 0x0003d3b8
   2e900:			; <UNDEFINED> instruction: 0x0003d3b4
   2e904:	andeq	sp, r3, ip, lsl #7
   2e908:	andeq	sp, r3, r4, asr #7
   2e90c:	andeq	sp, r3, r4, ror #6
   2e910:	andeq	sp, r3, ip, ror #6
   2e914:	andeq	sp, r3, r8, asr r3
   2e918:	andeq	sp, r3, r4, asr #6
   2e91c:	andeq	sp, r3, r8, lsr #6
   2e920:	andeq	sp, r3, r4, asr #4
   2e924:	andeq	sp, r3, r0, asr #3
   2e928:	ldrdeq	sp, [r3], -r0
   2e92c:	andeq	sp, r3, r8, asr #3
   2e930:	andeq	sp, r3, r8, lsl r1
   2e934:	andeq	sp, r3, r4, ror #2
   2e938:	andeq	sp, r3, r8, lsr #2
   2e93c:	andeq	sp, r3, ip, lsl r1
   2e940:	andeq	fp, r3, ip, lsr #2
   2e944:	muleq	r3, ip, ip
   2e948:	andeq	ip, r3, r4, lsr fp
   2e94c:	ldr	r3, [pc, #404]	; 2eae8 <fputs@plt+0x2a1d4>
   2e950:	ldr	r2, [pc, #404]	; 2eaec <fputs@plt+0x2a1d8>
   2e954:	add	r3, pc, r3
   2e958:	push	{r4, r5, r6, r7, lr}
   2e95c:	subs	r5, r0, #0
   2e960:	ldr	r7, [r3, r2]
   2e964:	sub	sp, sp, #36	; 0x24
   2e968:	ldr	r3, [r7]
   2e96c:	str	r3, [sp, #28]
   2e970:	beq	2eac4 <fputs@plt+0x2a1b0>
   2e974:	ldr	r3, [r5, #4]
   2e978:	cmp	r3, #2
   2e97c:	bne	2eaa4 <fputs@plt+0x2a190>
   2e980:	ldr	r6, [r5, #356]	; 0x164
   2e984:	cmp	r6, #2
   2e988:	bhi	2e9b0 <fputs@plt+0x2a09c>
   2e98c:	add	r3, r5, r6, lsl #3
   2e990:	mov	ip, r6
   2e994:	ldr	r4, [r3, #336]	; 0x150
   2e998:	cmp	r4, #0
   2e99c:	bne	2e9cc <fputs@plt+0x2a0b8>
   2e9a0:	add	ip, ip, #1
   2e9a4:	add	r3, r3, #8
   2e9a8:	cmp	ip, #3
   2e9ac:	bne	2e994 <fputs@plt+0x2a080>
   2e9b0:	mov	r0, #0
   2e9b4:	ldr	r2, [sp, #28]
   2e9b8:	ldr	r3, [r7]
   2e9bc:	cmp	r2, r3
   2e9c0:	bne	2eae4 <fputs@plt+0x2a1d0>
   2e9c4:	add	sp, sp, #36	; 0x24
   2e9c8:	pop	{r4, r5, r6, r7, pc}
   2e9cc:	ldrb	r3, [r5, #24]
   2e9d0:	lsrs	r3, r3, #7
   2e9d4:	beq	2ea10 <fputs@plt+0x2a0fc>
   2e9d8:	add	r1, r5, r6, lsl #3
   2e9dc:	rsb	r2, r6, #3
   2e9e0:	add	r1, r1, #332	; 0x14c
   2e9e4:	ldr	r0, [r5, #12]
   2e9e8:	bl	40e0 <writev@plt>
   2e9ec:	mov	r4, r0
   2e9f0:	cmp	r4, #0
   2e9f4:	bge	2ea50 <fputs@plt+0x2a13c>
   2e9f8:	bl	48cc <__errno_location@plt>
   2e9fc:	ldr	r0, [r0]
   2ea00:	cmp	r0, #11
   2ea04:	rsbne	r0, r0, #0
   2ea08:	bne	2e9b4 <fputs@plt+0x2a0a0>
   2ea0c:	b	2e9b0 <fputs@plt+0x2a09c>
   2ea10:	add	ip, r5, r6, lsl #3
   2ea14:	ldr	r0, [r5, #12]
   2ea18:	mov	r1, sp
   2ea1c:	movw	r2, #16448	; 0x4040
   2ea20:	add	ip, ip, #332	; 0x14c
   2ea24:	str	r3, [sp]
   2ea28:	str	r3, [sp, #4]
   2ea2c:	rsb	r6, r6, #3
   2ea30:	str	r3, [sp, #16]
   2ea34:	str	r3, [sp, #20]
   2ea38:	str	r3, [sp, #24]
   2ea3c:	str	ip, [sp, #8]
   2ea40:	str	r6, [sp, #12]
   2ea44:	bl	414c <sendmsg@plt>
   2ea48:	subs	r4, r0, #0
   2ea4c:	blt	2ea68 <fputs@plt+0x2a154>
   2ea50:	add	r0, r5, #332	; 0x14c
   2ea54:	mov	r2, r4
   2ea58:	add	r1, r5, #356	; 0x164
   2ea5c:	bl	2d86c <fputs@plt+0x28f58>
   2ea60:	mov	r0, #1
   2ea64:	b	2e9b4 <fputs@plt+0x2a0a0>
   2ea68:	bl	48cc <__errno_location@plt>
   2ea6c:	ldr	r3, [r0]
   2ea70:	cmp	r3, #88	; 0x58
   2ea74:	bne	2e9f0 <fputs@plt+0x2a0dc>
   2ea78:	ldr	r3, [r5, #356]	; 0x164
   2ea7c:	ldrb	ip, [r5, #24]
   2ea80:	rsb	r2, r3, #3
   2ea84:	ldr	r0, [r5, #12]
   2ea88:	add	r1, r5, r3, lsl #3
   2ea8c:	orr	ip, ip, #128	; 0x80
   2ea90:	add	r1, r1, #332	; 0x14c
   2ea94:	strb	ip, [r5, #24]
   2ea98:	bl	40e0 <writev@plt>
   2ea9c:	mov	r4, r0
   2eaa0:	b	2e9f0 <fputs@plt+0x2a0dc>
   2eaa4:	ldr	r0, [pc, #68]	; 2eaf0 <fputs@plt+0x2a1dc>
   2eaa8:	mov	r2, #143	; 0x8f
   2eaac:	ldr	r1, [pc, #64]	; 2eaf4 <fputs@plt+0x2a1e0>
   2eab0:	ldr	r3, [pc, #64]	; 2eaf8 <fputs@plt+0x2a1e4>
   2eab4:	add	r0, pc, r0
   2eab8:	add	r1, pc, r1
   2eabc:	add	r3, pc, r3
   2eac0:	bl	5ac34 <fputs@plt+0x56320>
   2eac4:	ldr	r0, [pc, #48]	; 2eafc <fputs@plt+0x2a1e8>
   2eac8:	mov	r2, #142	; 0x8e
   2eacc:	ldr	r1, [pc, #44]	; 2eb00 <fputs@plt+0x2a1ec>
   2ead0:	ldr	r3, [pc, #44]	; 2eb04 <fputs@plt+0x2a1f0>
   2ead4:	add	r0, pc, r0
   2ead8:	add	r1, pc, r1
   2eadc:	add	r3, pc, r3
   2eae0:	bl	5ac34 <fputs@plt+0x56320>
   2eae4:	bl	453c <__stack_chk_fail@plt>
   2eae8:	andeq	sp, r5, ip, lsr r2
   2eaec:	andeq	r0, r0, r0, lsr r4
   2eaf0:	andeq	ip, r3, ip, lsl #29
   2eaf4:	andeq	ip, r3, r4, asr #21
   2eaf8:	andeq	ip, r3, r8, lsl #21
   2eafc:	andeq	sl, r3, r4, lsr pc
   2eb00:	andeq	ip, r3, r4, lsr #21
   2eb04:	andeq	ip, r3, r8, ror #20
   2eb08:	ldr	r2, [pc, #668]	; 2edac <fputs@plt+0x2a498>
   2eb0c:	ldr	r1, [pc, #668]	; 2edb0 <fputs@plt+0x2a49c>
   2eb10:	add	r2, pc, r2
   2eb14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eb18:	sub	sp, sp, #4160	; 0x1040
   2eb1c:	ldr	r7, [r2, r1]
   2eb20:	sub	sp, sp, #12
   2eb24:	ldr	r3, [r0, #36]	; 0x24
   2eb28:	add	r1, sp, #8192	; 0x2000
   2eb2c:	mov	r5, r0
   2eb30:	ldr	r2, [r7]
   2eb34:	lsl	r4, r3, #1
   2eb38:	cmp	r4, #255	; 0xff
   2eb3c:	str	r2, [r1, #-4028]	; 0xfffff044
   2eb40:	movls	r4, #256	; 0x100
   2eb44:	bls	2eb50 <fputs@plt+0x2a23c>
   2eb48:	cmp	r4, #65536	; 0x10000
   2eb4c:	movcs	r4, #65536	; 0x10000
   2eb50:	cmp	r3, r4
   2eb54:	bcs	2ed90 <fputs@plt+0x2a47c>
   2eb58:	ldr	r0, [r5, #32]
   2eb5c:	mov	r1, r4
   2eb60:	bl	47a0 <realloc@plt>
   2eb64:	cmp	r0, #0
   2eb68:	beq	2eda0 <fputs@plt+0x2a48c>
   2eb6c:	ldr	r1, [r5, #36]	; 0x24
   2eb70:	add	r3, sp, #72	; 0x48
   2eb74:	ldrb	ip, [r5, #24]
   2eb78:	sub	r6, r3, #52	; 0x34
   2eb7c:	rsb	r4, r1, r4
   2eb80:	str	r0, [r5, #32]
   2eb84:	ubfx	ip, ip, #6, #1
   2eb88:	add	r0, r0, r1
   2eb8c:	add	r1, sp, #4160	; 0x1040
   2eb90:	movw	r2, #61388	; 0xefcc
   2eb94:	add	r1, r1, #8
   2eb98:	movt	r2, #65535	; 0xffff
   2eb9c:	cmp	ip, #0
   2eba0:	str	r4, [r6, #4]
   2eba4:	str	r0, [r1, r2]
   2eba8:	bne	2ecd8 <fputs@plt+0x2a3c4>
   2ebac:	sub	lr, r3, #44	; 0x2c
   2ebb0:	str	ip, [r3, #-44]	; 0xffffffd4
   2ebb4:	str	ip, [r3, #-40]	; 0xffffffd8
   2ebb8:	movw	r2, #16448	; 0x4040
   2ebbc:	str	ip, [r3, #-20]	; 0xffffffec
   2ebc0:	movt	r2, #16384	; 0x4000
   2ebc4:	ldr	r0, [r5, #8]
   2ebc8:	mov	r1, lr
   2ebcc:	sub	r8, r3, #16
   2ebd0:	mov	r4, #1
   2ebd4:	movw	r3, #4108	; 0x100c
   2ebd8:	str	r6, [lr, #8]
   2ebdc:	str	r3, [lr, #20]
   2ebe0:	str	r8, [lr, #16]
   2ebe4:	str	r4, [lr, #12]
   2ebe8:	bl	46d4 <recvmsg@plt>
   2ebec:	cmp	r0, #0
   2ebf0:	movge	r3, r4
   2ebf4:	blt	2ed60 <fputs@plt+0x2a44c>
   2ebf8:	cmp	r0, #0
   2ebfc:	beq	2ed98 <fputs@plt+0x2a484>
   2ec00:	cmp	r3, #0
   2ec04:	ldr	r3, [r5, #36]	; 0x24
   2ec08:	add	r0, r3, r0
   2ec0c:	str	r0, [r5, #36]	; 0x24
   2ec10:	beq	2eca8 <fputs@plt+0x2a394>
   2ec14:	add	r6, sp, #28
   2ec18:	ldr	r3, [r6, #20]
   2ec1c:	cmp	r3, #11
   2ec20:	bls	2eca8 <fputs@plt+0x2a394>
   2ec24:	ldr	r4, [r6, #16]
   2ec28:	cmp	r4, #0
   2ec2c:	beq	2eca8 <fputs@plt+0x2a394>
   2ec30:	ldr	sl, [pc, #380]	; 2edb4 <fputs@plt+0x2a4a0>
   2ec34:	ldr	r9, [pc, #380]	; 2edb8 <fputs@plt+0x2a4a4>
   2ec38:	ldr	r8, [pc, #380]	; 2edbc <fputs@plt+0x2a4a8>
   2ec3c:	add	sl, pc, sl
   2ec40:	add	r9, pc, r9
   2ec44:	add	r8, pc, r8
   2ec48:	ldr	fp, [r4, #4]
   2ec4c:	cmp	fp, #1
   2ec50:	beq	2ed38 <fputs@plt+0x2a424>
   2ec54:	bl	5b610 <fputs@plt+0x56cfc>
   2ec58:	cmp	r0, #6
   2ec5c:	bgt	2ed0c <fputs@plt+0x2a3f8>
   2ec60:	ldr	r3, [r4]
   2ec64:	cmp	r3, #11
   2ec68:	bls	2eca8 <fputs@plt+0x2a394>
   2ec6c:	add	r3, r3, #3
   2ec70:	ldr	r0, [r6, #16]
   2ec74:	bic	r3, r3, #3
   2ec78:	ldr	r1, [r6, #20]
   2ec7c:	add	r4, r4, r3
   2ec80:	add	r2, r4, #12
   2ec84:	add	r3, r0, r1
   2ec88:	cmp	r3, r2
   2ec8c:	bcc	2eca8 <fputs@plt+0x2a394>
   2ec90:	ldr	r2, [r4]
   2ec94:	add	r2, r2, #3
   2ec98:	bic	r2, r2, #3
   2ec9c:	add	r2, r4, r2
   2eca0:	cmp	r3, r2
   2eca4:	bcs	2ec48 <fputs@plt+0x2a334>
   2eca8:	mov	r0, r5
   2ecac:	bl	2e2ac <fputs@plt+0x29998>
   2ecb0:	cmp	r0, #0
   2ecb4:	moveq	r0, #1
   2ecb8:	add	r3, sp, #8192	; 0x2000
   2ecbc:	ldr	r2, [r3, #-4028]	; 0xfffff044
   2ecc0:	ldr	r3, [r7]
   2ecc4:	cmp	r2, r3
   2ecc8:	bne	2eda8 <fputs@plt+0x2a494>
   2eccc:	add	sp, sp, #4160	; 0x1040
   2ecd0:	add	sp, sp, #12
   2ecd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ecd8:	mov	r1, r6
   2ecdc:	ldr	r0, [r5, #8]
   2ece0:	mov	r2, #1
   2ece4:	bl	47e8 <readv@plt>
   2ece8:	cmp	r0, #0
   2ecec:	movge	r3, #0
   2ecf0:	bge	2ebf8 <fputs@plt+0x2a2e4>
   2ecf4:	bl	48cc <__errno_location@plt>
   2ecf8:	ldr	r0, [r0]
   2ecfc:	cmp	r0, #11
   2ed00:	rsbne	r0, r0, #0
   2ed04:	moveq	r0, #0
   2ed08:	b	2ecb8 <fputs@plt+0x2a3a4>
   2ed0c:	str	r9, [sp]
   2ed10:	mov	r1, #0
   2ed14:	str	r8, [sp, #4]
   2ed18:	mov	r2, sl
   2ed1c:	str	fp, [sp, #8]
   2ed20:	mov	r3, #572	; 0x23c
   2ed24:	ldr	ip, [r4, #8]
   2ed28:	mov	r0, #7
   2ed2c:	str	ip, [sp, #12]
   2ed30:	bl	5ae90 <fputs@plt+0x5657c>
   2ed34:	b	2ec60 <fputs@plt+0x2a34c>
   2ed38:	ldr	r3, [r4, #8]
   2ed3c:	cmp	r3, #1
   2ed40:	bne	2ec54 <fputs@plt+0x2a340>
   2ed44:	ldr	r1, [r4]
   2ed48:	add	r0, r4, #12
   2ed4c:	sub	r1, r1, #12
   2ed50:	lsr	r1, r1, #2
   2ed54:	bl	4ecec <fputs@plt+0x4a3d8>
   2ed58:	mvn	r0, #4
   2ed5c:	b	2ecb8 <fputs@plt+0x2a3a4>
   2ed60:	bl	48cc <__errno_location@plt>
   2ed64:	ldr	r0, [r0]
   2ed68:	cmp	r0, #88	; 0x58
   2ed6c:	bne	2ecfc <fputs@plt+0x2a3e8>
   2ed70:	ldrb	r3, [r5, #24]
   2ed74:	mov	r1, r6
   2ed78:	mov	r2, r4
   2ed7c:	ldr	r0, [r5, #8]
   2ed80:	orr	r3, r3, #64	; 0x40
   2ed84:	strb	r3, [r5, #24]
   2ed88:	bl	47e8 <readv@plt>
   2ed8c:	b	2ece8 <fputs@plt+0x2a3d4>
   2ed90:	mvn	r0, #104	; 0x68
   2ed94:	b	2ecb8 <fputs@plt+0x2a3a4>
   2ed98:	mvn	r0, #103	; 0x67
   2ed9c:	b	2ecb8 <fputs@plt+0x2a3a4>
   2eda0:	mvn	r0, #11
   2eda4:	b	2ecb8 <fputs@plt+0x2a3a4>
   2eda8:	bl	453c <__stack_chk_fail@plt>
   2edac:	andeq	sp, r5, r0, lsl #1
   2edb0:	andeq	r0, r0, r0, lsr r4
   2edb4:	andeq	ip, r3, r0, asr #18
   2edb8:	andeq	ip, r3, r8, asr r8
   2edbc:	andeq	ip, r3, ip, lsl sp
   2edc0:	push	{r4, lr}
   2edc4:	subs	r4, r0, #0
   2edc8:	beq	2edf0 <fputs@plt+0x2a4dc>
   2edcc:	ldr	r3, [r4, #4]
   2edd0:	cmp	r3, #2
   2edd4:	bne	2ee10 <fputs@plt+0x2a4fc>
   2edd8:	bl	2e2ac <fputs@plt+0x29998>
   2eddc:	cmp	r0, #0
   2ede0:	popne	{r4, pc}
   2ede4:	mov	r0, r4
   2ede8:	pop	{r4, lr}
   2edec:	b	2eb08 <fputs@plt+0x2a1f4>
   2edf0:	ldr	r0, [pc, #56]	; 2ee30 <fputs@plt+0x2a51c>
   2edf4:	mov	r2, #508	; 0x1fc
   2edf8:	ldr	r1, [pc, #52]	; 2ee34 <fputs@plt+0x2a520>
   2edfc:	ldr	r3, [pc, #52]	; 2ee38 <fputs@plt+0x2a524>
   2ee00:	add	r0, pc, r0
   2ee04:	add	r1, pc, r1
   2ee08:	add	r3, pc, r3
   2ee0c:	bl	5ac34 <fputs@plt+0x56320>
   2ee10:	ldr	r0, [pc, #36]	; 2ee3c <fputs@plt+0x2a528>
   2ee14:	movw	r2, #509	; 0x1fd
   2ee18:	ldr	r1, [pc, #32]	; 2ee40 <fputs@plt+0x2a52c>
   2ee1c:	ldr	r3, [pc, #32]	; 2ee44 <fputs@plt+0x2a530>
   2ee20:	add	r0, pc, r0
   2ee24:	add	r1, pc, r1
   2ee28:	add	r3, pc, r3
   2ee2c:	bl	5ac34 <fputs@plt+0x56320>
   2ee30:	andeq	sl, r3, r8, lsl #24
   2ee34:	andeq	ip, r3, r8, ror r7
   2ee38:	andeq	ip, r3, r4, ror #27
   2ee3c:	andeq	ip, r3, r0, lsr #22
   2ee40:	andeq	ip, r3, r8, asr r7
   2ee44:	andeq	ip, r3, r4, asr #27
   2ee48:	ldr	r3, [r0, #356]	; 0x164
   2ee4c:	cmp	r3, #2
   2ee50:	bhi	2ee78 <fputs@plt+0x2a564>
   2ee54:	add	r2, r0, r3, lsl #3
   2ee58:	ldr	r0, [r2, #336]	; 0x150
   2ee5c:	add	r3, r3, #1
   2ee60:	add	r2, r2, #8
   2ee64:	cmp	r0, #0
   2ee68:	bne	2ee80 <fputs@plt+0x2a56c>
   2ee6c:	cmp	r3, #3
   2ee70:	bne	2ee58 <fputs@plt+0x2a544>
   2ee74:	bx	lr
   2ee78:	mov	r0, #0
   2ee7c:	bx	lr
   2ee80:	mov	r0, #1
   2ee84:	bx	lr
   2ee88:	ldr	r3, [pc, #244]	; 2ef84 <fputs@plt+0x2a670>
   2ee8c:	ldr	r2, [pc, #244]	; 2ef88 <fputs@plt+0x2a674>
   2ee90:	add	r3, pc, r3
   2ee94:	push	{r4, r5, r6, lr}
   2ee98:	subs	r4, r0, #0
   2ee9c:	ldr	r6, [r3, r2]
   2eea0:	sub	sp, sp, #16
   2eea4:	ldr	r3, [r6]
   2eea8:	str	r3, [sp, #12]
   2eeac:	beq	2ef60 <fputs@plt+0x2a64c>
   2eeb0:	ldrb	r3, [r4, #24]
   2eeb4:	add	r5, sp, #16
   2eeb8:	mov	r2, #4
   2eebc:	ldr	r0, [r4, #8]
   2eec0:	eor	r3, r3, r2
   2eec4:	str	r2, [sp]
   2eec8:	ubfx	r3, r3, #2, #1
   2eecc:	mov	r1, #1
   2eed0:	str	r3, [r5, #-8]!
   2eed4:	mov	r2, #16
   2eed8:	mov	r3, r5
   2eedc:	bl	4830 <setsockopt@plt>
   2eee0:	ldrb	r3, [r4, #24]
   2eee4:	ldr	r0, [r4, #8]
   2eee8:	mov	r2, #4
   2eeec:	tst	r3, #4
   2eef0:	mov	r1, #1
   2eef4:	mov	r3, r5
   2eef8:	ldreq	ip, [r4, #976]	; 0x3d0
   2eefc:	movne	ip, #0
   2ef00:	str	r2, [sp]
   2ef04:	mov	r2, #34	; 0x22
   2ef08:	ubfxeq	ip, ip, #11, #1
   2ef0c:	str	ip, [sp, #8]
   2ef10:	bl	4830 <setsockopt@plt>
   2ef14:	mov	r1, #8388608	; 0x800000
   2ef18:	ldr	r0, [r4, #8]
   2ef1c:	bl	52088 <fputs@plt+0x4d774>
   2ef20:	mov	r1, #8388608	; 0x800000
   2ef24:	ldr	r0, [r4, #12]
   2ef28:	bl	51f94 <fputs@plt+0x4d680>
   2ef2c:	ldr	ip, [sp, #12]
   2ef30:	ldr	r0, [r6]
   2ef34:	mov	r1, #1
   2ef38:	ldrb	r3, [r4, #24]
   2ef3c:	mov	r2, #0
   2ef40:	cmp	ip, r0
   2ef44:	str	r1, [r4, #16]
   2ef48:	bfc	r3, #0, #1
   2ef4c:	str	r2, [r4, #20]
   2ef50:	strb	r3, [r4, #24]
   2ef54:	bne	2ef80 <fputs@plt+0x2a66c>
   2ef58:	add	sp, sp, #16
   2ef5c:	pop	{r4, r5, r6, pc}
   2ef60:	ldr	r0, [pc, #36]	; 2ef8c <fputs@plt+0x2a678>
   2ef64:	movw	r2, #585	; 0x249
   2ef68:	ldr	r1, [pc, #32]	; 2ef90 <fputs@plt+0x2a67c>
   2ef6c:	ldr	r3, [pc, #32]	; 2ef94 <fputs@plt+0x2a680>
   2ef70:	add	r0, pc, r0
   2ef74:	add	r1, pc, r1
   2ef78:	add	r3, pc, r3
   2ef7c:	bl	5ac34 <fputs@plt+0x56320>
   2ef80:	bl	453c <__stack_chk_fail@plt>
   2ef84:	andeq	ip, r5, r0, lsl #26
   2ef88:	andeq	r0, r0, r0, lsr r4
   2ef8c:	muleq	r3, r8, sl
   2ef90:	andeq	ip, r3, r8, lsl #12
   2ef94:	andeq	ip, r3, r0, ror r4
   2ef98:	ldr	r3, [pc, #708]	; 2f264 <fputs@plt+0x2a950>
   2ef9c:	ldr	r2, [pc, #708]	; 2f268 <fputs@plt+0x2a954>
   2efa0:	add	r3, pc, r3
   2efa4:	push	{r4, r5, r6, r7, r8, r9, lr}
   2efa8:	subs	r6, r0, #0
   2efac:	ldr	r7, [r3, r2]
   2efb0:	sub	sp, sp, #36	; 0x24
   2efb4:	ldr	r3, [r7]
   2efb8:	str	r3, [sp, #28]
   2efbc:	beq	2f224 <fputs@plt+0x2a910>
   2efc0:	add	r1, r6, #376	; 0x178
   2efc4:	ldr	r0, [r6, #8]
   2efc8:	bl	53954 <fputs@plt+0x4f040>
   2efcc:	ldrb	r3, [r6, #24]
   2efd0:	add	r1, r6, #388	; 0x184
   2efd4:	mvn	r2, r0
   2efd8:	ldr	r0, [r6, #8]
   2efdc:	lsr	r2, r2, #31
   2efe0:	bfi	r3, r2, #3, #1
   2efe4:	strb	r3, [r6, #24]
   2efe8:	bl	53a90 <fputs@plt+0x4f17c>
   2efec:	adds	r3, r0, #95	; 0x5f
   2eff0:	mov	r4, r0
   2eff4:	movne	r3, #1
   2eff8:	ands	r3, r3, r0, lsr #31
   2effc:	beq	2f00c <fputs@plt+0x2a6f8>
   2f000:	bl	5b610 <fputs@plt+0x56cfc>
   2f004:	cmp	r0, #6
   2f008:	bgt	2f154 <fputs@plt+0x2a840>
   2f00c:	mov	r3, #2
   2f010:	mov	r0, #1
   2f014:	str	r3, [r6, #4]
   2f018:	movw	r4, #30784	; 0x7840
   2f01c:	bl	557f4 <fputs@plt+0x50ee0>
   2f020:	movt	r4, #381	; 0x17d
   2f024:	mov	ip, #368	; 0x170
   2f028:	mov	r2, #0
   2f02c:	mov	r5, #0
   2f030:	mov	r3, r2
   2f034:	adds	r4, r4, r0
   2f038:	ldr	r0, [r6, #8]
   2f03c:	adc	r5, r5, r1
   2f040:	mov	r1, #1
   2f044:	strd	r4, [r6, ip]
   2f048:	bl	4a71c <fputs@plt+0x45e08>
   2f04c:	cmp	r0, #0
   2f050:	ble	2f188 <fputs@plt+0x2a874>
   2f054:	ldr	r0, [r6, #12]
   2f058:	ldr	r3, [r6, #8]
   2f05c:	cmp	r0, r3
   2f060:	beq	2f098 <fputs@plt+0x2a784>
   2f064:	mov	r2, #0
   2f068:	mov	r1, #1
   2f06c:	mov	r3, r2
   2f070:	bl	4a71c <fputs@plt+0x45e08>
   2f074:	cmp	r0, #0
   2f078:	bgt	2f098 <fputs@plt+0x2a784>
   2f07c:	mov	ip, #968	; 0x3c8
   2f080:	mvn	r0, #1
   2f084:	ldrd	r2, [r6, ip]
   2f088:	mvn	r1, #0
   2f08c:	and	r2, r2, r0
   2f090:	and	r3, r3, r1
   2f094:	strd	r2, [r6, ip]
   2f098:	ldrb	r3, [r6, #24]
   2f09c:	tst	r3, #16
   2f0a0:	bne	2f1a8 <fputs@plt+0x2a894>
   2f0a4:	tst	r3, #32
   2f0a8:	beq	2f1b4 <fputs@plt+0x2a8a0>
   2f0ac:	ldr	r0, [pc, #440]	; 2f26c <fputs@plt+0x2a958>
   2f0b0:	mov	r1, #9
   2f0b4:	mov	r4, #9
   2f0b8:	add	r0, pc, r0
   2f0bc:	bl	4fc30 <fputs@plt+0x4b31c>
   2f0c0:	ldr	r1, [pc, #424]	; 2f270 <fputs@plt+0x2a95c>
   2f0c4:	add	r1, pc, r1
   2f0c8:	mov	r5, r0
   2f0cc:	str	r0, [r6, #360]	; 0x168
   2f0d0:	cmp	r5, #0
   2f0d4:	beq	2f218 <fputs@plt+0x2a904>
   2f0d8:	mov	r0, #968	; 0x3c8
   2f0dc:	mov	r2, #1
   2f0e0:	ldrd	r8, [r6, r0]
   2f0e4:	mov	r3, #0
   2f0e8:	and	r2, r2, r8
   2f0ec:	and	r3, r3, r9
   2f0f0:	ldr	r8, [pc, #380]	; 2f274 <fputs@plt+0x2a960>
   2f0f4:	orrs	r0, r2, r3
   2f0f8:	add	r8, pc, r8
   2f0fc:	ldreq	r8, [pc, #372]	; 2f278 <fputs@plt+0x2a964>
   2f100:	addeq	r8, pc, r8
   2f104:	str	r1, [r6, #332]	; 0x14c
   2f108:	add	r0, r1, #1
   2f10c:	bl	42a8 <strlen@plt>
   2f110:	lsl	r4, r4, #1
   2f114:	str	r5, [r6, #340]	; 0x154
   2f118:	str	r4, [r6, #344]	; 0x158
   2f11c:	str	r8, [r6, #348]	; 0x15c
   2f120:	add	r3, r0, #1
   2f124:	mov	r0, r8
   2f128:	str	r3, [r6, #336]	; 0x150
   2f12c:	bl	42a8 <strlen@plt>
   2f130:	str	r0, [r6, #352]	; 0x160
   2f134:	mov	r0, r6
   2f138:	bl	2e94c <fputs@plt+0x2a038>
   2f13c:	ldr	r2, [sp, #28]
   2f140:	ldr	r3, [r7]
   2f144:	cmp	r2, r3
   2f148:	bne	2f220 <fputs@plt+0x2a90c>
   2f14c:	add	sp, sp, #36	; 0x24
   2f150:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f154:	ldr	lr, [pc, #288]	; 2f27c <fputs@plt+0x2a968>
   2f158:	mov	r1, r4
   2f15c:	ldr	ip, [pc, #284]	; 2f280 <fputs@plt+0x2a96c>
   2f160:	movw	r3, #615	; 0x267
   2f164:	ldr	r2, [pc, #280]	; 2f284 <fputs@plt+0x2a970>
   2f168:	add	lr, pc, lr
   2f16c:	add	ip, pc, ip
   2f170:	str	lr, [sp]
   2f174:	add	r2, pc, r2
   2f178:	str	ip, [sp, #4]
   2f17c:	mov	r0, #7
   2f180:	bl	5ae90 <fputs@plt+0x5657c>
   2f184:	b	2f00c <fputs@plt+0x2a6f8>
   2f188:	mov	ip, #968	; 0x3c8
   2f18c:	mvn	r0, #1
   2f190:	ldrd	r2, [r6, ip]
   2f194:	mvn	r1, #0
   2f198:	and	r2, r2, r0
   2f19c:	and	r3, r3, r1
   2f1a0:	strd	r2, [r6, ip]
   2f1a4:	b	2f054 <fputs@plt+0x2a740>
   2f1a8:	mov	r0, r6
   2f1ac:	bl	2edc0 <fputs@plt+0x2a4ac>
   2f1b0:	b	2f13c <fputs@plt+0x2a828>
   2f1b4:	bl	3dd4 <geteuid@plt>
   2f1b8:	add	r5, sp, #12
   2f1bc:	ldr	ip, [pc, #196]	; 2f288 <fputs@plt+0x2a974>
   2f1c0:	mov	r1, #13
   2f1c4:	mov	r3, r1
   2f1c8:	mov	r2, #1
   2f1cc:	add	ip, pc, ip
   2f1d0:	str	ip, [sp]
   2f1d4:	str	r0, [sp, #4]
   2f1d8:	mov	r0, r5
   2f1dc:	bl	441c <__snprintf_chk@plt>
   2f1e0:	cmp	r0, #12
   2f1e4:	bhi	2f244 <fputs@plt+0x2a930>
   2f1e8:	mov	r0, r5
   2f1ec:	bl	42a8 <strlen@plt>
   2f1f0:	mov	r4, r0
   2f1f4:	mov	r0, r5
   2f1f8:	mov	r1, r4
   2f1fc:	bl	4fc30 <fputs@plt+0x4b31c>
   2f200:	ldr	r1, [pc, #132]	; 2f28c <fputs@plt+0x2a978>
   2f204:	add	r1, pc, r1
   2f208:	add	r1, r1, #20
   2f20c:	mov	r5, r0
   2f210:	str	r0, [r6, #360]	; 0x168
   2f214:	b	2f0d0 <fputs@plt+0x2a7bc>
   2f218:	mvn	r0, #11
   2f21c:	b	2f13c <fputs@plt+0x2a828>
   2f220:	bl	453c <__stack_chk_fail@plt>
   2f224:	ldr	r0, [pc, #100]	; 2f290 <fputs@plt+0x2a97c>
   2f228:	mov	r2, #660	; 0x294
   2f22c:	ldr	r1, [pc, #96]	; 2f294 <fputs@plt+0x2a980>
   2f230:	ldr	r3, [pc, #96]	; 2f298 <fputs@plt+0x2a984>
   2f234:	add	r0, pc, r0
   2f238:	add	r1, pc, r1
   2f23c:	add	r3, pc, r3
   2f240:	bl	5ac34 <fputs@plt+0x56320>
   2f244:	ldr	r0, [pc, #80]	; 2f29c <fputs@plt+0x2a988>
   2f248:	movw	r2, #635	; 0x27b
   2f24c:	ldr	r1, [pc, #76]	; 2f2a0 <fputs@plt+0x2a98c>
   2f250:	ldr	r3, [pc, #76]	; 2f2a4 <fputs@plt+0x2a990>
   2f254:	add	r0, pc, r0
   2f258:	add	r1, pc, r1
   2f25c:	add	r3, pc, r3
   2f260:	bl	5ac34 <fputs@plt+0x56320>
   2f264:	strdeq	ip, [r5], -r0
   2f268:	andeq	r0, r0, r0, lsr r4
   2f26c:	andeq	ip, r3, ip, lsr r9
   2f270:	andeq	ip, r3, r0, lsl #6
   2f274:	andeq	ip, r3, r0, lsr #17
   2f278:			; <UNDEFINED> instruction: 0x0003c8b8
   2f27c:	strdeq	ip, [r3], -r4
   2f280:	andeq	ip, r3, r8, asr r8
   2f284:	andeq	ip, r3, r8, lsl #8
   2f288:	andeq	r3, r4, r0, ror r9
   2f28c:	andeq	ip, r3, r0, asr #3
   2f290:	ldrdeq	sl, [r3], -r4
   2f294:	andeq	ip, r3, r4, asr #6
   2f298:	strdeq	ip, [r3], -r0
   2f29c:	andeq	ip, r3, ip, lsr #15
   2f2a0:	andeq	ip, r3, r4, lsr #6
   2f2a4:	andeq	ip, r3, r4, lsl #4
   2f2a8:	push	{r4, lr}
   2f2ac:	subs	r4, r0, #0
   2f2b0:	beq	2f354 <fputs@plt+0x2aa40>
   2f2b4:	ldr	r3, [r4, #8]
   2f2b8:	cmp	r3, #0
   2f2bc:	bge	2f3b4 <fputs@plt+0x2aaa0>
   2f2c0:	ldr	r3, [r4, #12]
   2f2c4:	cmp	r3, #0
   2f2c8:	bge	2f394 <fputs@plt+0x2aa80>
   2f2cc:	ldrh	r0, [r4, #148]	; 0x94
   2f2d0:	cmp	r0, #0
   2f2d4:	beq	2f374 <fputs@plt+0x2aa60>
   2f2d8:	movw	r1, #2049	; 0x801
   2f2dc:	mov	r2, #0
   2f2e0:	movt	r1, #8
   2f2e4:	bl	41f4 <socket@plt>
   2f2e8:	cmp	r0, #0
   2f2ec:	str	r0, [r4, #8]
   2f2f0:	blt	2f33c <fputs@plt+0x2aa28>
   2f2f4:	str	r0, [r4, #12]
   2f2f8:	mov	r0, r4
   2f2fc:	bl	2ee88 <fputs@plt+0x2a574>
   2f300:	ldr	r0, [r4, #8]
   2f304:	add	r1, r4, #148	; 0x94
   2f308:	ldr	r2, [r4, #276]	; 0x114
   2f30c:	bl	3dec <connect@plt>
   2f310:	cmp	r0, #0
   2f314:	blt	2f324 <fputs@plt+0x2aa10>
   2f318:	mov	r0, r4
   2f31c:	pop	{r4, lr}
   2f320:	b	2ef98 <fputs@plt+0x2a684>
   2f324:	bl	48cc <__errno_location@plt>
   2f328:	ldr	r0, [r0]
   2f32c:	cmp	r0, #115	; 0x73
   2f330:	beq	2f34c <fputs@plt+0x2aa38>
   2f334:	rsb	r0, r0, #0
   2f338:	pop	{r4, pc}
   2f33c:	bl	48cc <__errno_location@plt>
   2f340:	ldr	r0, [r0]
   2f344:	rsb	r0, r0, #0
   2f348:	pop	{r4, pc}
   2f34c:	mov	r0, #1
   2f350:	pop	{r4, pc}
   2f354:	ldr	r0, [pc, #120]	; 2f3d4 <fputs@plt+0x2aac0>
   2f358:	movw	r2, #683	; 0x2ab
   2f35c:	ldr	r1, [pc, #116]	; 2f3d8 <fputs@plt+0x2aac4>
   2f360:	ldr	r3, [pc, #116]	; 2f3dc <fputs@plt+0x2aac8>
   2f364:	add	r0, pc, r0
   2f368:	add	r1, pc, r1
   2f36c:	add	r3, pc, r3
   2f370:	bl	5ac34 <fputs@plt+0x56320>
   2f374:	ldr	r0, [pc, #100]	; 2f3e0 <fputs@plt+0x2aacc>
   2f378:	movw	r2, #686	; 0x2ae
   2f37c:	ldr	r1, [pc, #96]	; 2f3e4 <fputs@plt+0x2aad0>
   2f380:	ldr	r3, [pc, #96]	; 2f3e8 <fputs@plt+0x2aad4>
   2f384:	add	r0, pc, r0
   2f388:	add	r1, pc, r1
   2f38c:	add	r3, pc, r3
   2f390:	bl	5ac34 <fputs@plt+0x56320>
   2f394:	ldr	r0, [pc, #80]	; 2f3ec <fputs@plt+0x2aad8>
   2f398:	movw	r2, #685	; 0x2ad
   2f39c:	ldr	r1, [pc, #76]	; 2f3f0 <fputs@plt+0x2aadc>
   2f3a0:	ldr	r3, [pc, #76]	; 2f3f4 <fputs@plt+0x2aae0>
   2f3a4:	add	r0, pc, r0
   2f3a8:	add	r1, pc, r1
   2f3ac:	add	r3, pc, r3
   2f3b0:	bl	5ac34 <fputs@plt+0x56320>
   2f3b4:	ldr	r0, [pc, #60]	; 2f3f8 <fputs@plt+0x2aae4>
   2f3b8:	mov	r2, #684	; 0x2ac
   2f3bc:	ldr	r1, [pc, #56]	; 2f3fc <fputs@plt+0x2aae8>
   2f3c0:	ldr	r3, [pc, #56]	; 2f400 <fputs@plt+0x2aaec>
   2f3c4:	add	r0, pc, r0
   2f3c8:	add	r1, pc, r1
   2f3cc:	add	r3, pc, r3
   2f3d0:	bl	5ac34 <fputs@plt+0x56320>
   2f3d4:	andeq	sl, r3, r4, lsr #13
   2f3d8:	andeq	ip, r3, r4, lsl r2
   2f3dc:	andeq	ip, r3, ip, asr r1
   2f3e0:	strdeq	ip, [r3], -r4
   2f3e4:	strdeq	ip, [r3], -r4
   2f3e8:	andeq	ip, r3, ip, lsr r1
   2f3ec:	andeq	ip, r3, r0, asr #13
   2f3f0:	ldrdeq	ip, [r3], -r4
   2f3f4:	andeq	ip, r3, ip, lsl r1
   2f3f8:	muleq	r3, r0, r6
   2f3fc:			; <UNDEFINED> instruction: 0x0003c1b4
   2f400:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   2f404:	ldr	r3, [pc, #572]	; 2f648 <fputs@plt+0x2ad34>
   2f408:	ldr	r2, [pc, #572]	; 2f64c <fputs@plt+0x2ad38>
   2f40c:	add	r3, pc, r3
   2f410:	push	{r4, r5, r6, r7, lr}
   2f414:	subs	r4, r0, #0
   2f418:	ldr	r5, [r3, r2]
   2f41c:	sub	sp, sp, #28
   2f420:	ldr	r3, [r5]
   2f424:	str	r3, [sp, #20]
   2f428:	beq	2f588 <fputs@plt+0x2ac74>
   2f42c:	ldr	r3, [r4, #8]
   2f430:	cmp	r3, #0
   2f434:	bge	2f5e8 <fputs@plt+0x2acd4>
   2f438:	ldr	r3, [r4, #12]
   2f43c:	cmp	r3, #0
   2f440:	bge	2f5c8 <fputs@plt+0x2acb4>
   2f444:	ldr	r3, [r4, #408]	; 0x198
   2f448:	cmp	r3, #0
   2f44c:	beq	2f5a8 <fputs@plt+0x2ac94>
   2f450:	add	r6, sp, #4
   2f454:	movw	r1, #2049	; 0x801
   2f458:	mov	r0, #1
   2f45c:	movt	r1, #8
   2f460:	mov	r3, r6
   2f464:	mov	r2, #0
   2f468:	bl	3f24 <socketpair@plt>
   2f46c:	cmp	r0, #0
   2f470:	blt	2f574 <fputs@plt+0x2ac60>
   2f474:	bl	46c8 <fork@plt>
   2f478:	subs	r7, r0, #0
   2f47c:	blt	2f56c <fputs@plt+0x2ac58>
   2f480:	bne	2f530 <fputs@plt+0x2ac1c>
   2f484:	bl	4faa8 <fputs@plt+0x4b194>
   2f488:	mov	r1, #1
   2f48c:	add	r0, sp, #8
   2f490:	bl	4ff10 <fputs@plt+0x4b5fc>
   2f494:	mov	r2, r7
   2f498:	mov	r1, r7
   2f49c:	ldr	r0, [sp, #8]
   2f4a0:	bl	48a8 <dup3@plt>
   2f4a4:	subs	r2, r0, #0
   2f4a8:	bne	2f608 <fputs@plt+0x2acf4>
   2f4ac:	ldr	r0, [sp, #8]
   2f4b0:	mov	r1, #1
   2f4b4:	bl	48a8 <dup3@plt>
   2f4b8:	cmp	r0, #1
   2f4bc:	bne	2f628 <fputs@plt+0x2ad14>
   2f4c0:	ldr	r0, [sp, #8]
   2f4c4:	cmp	r0, #1
   2f4c8:	bls	2f4d0 <fputs@plt+0x2abbc>
   2f4cc:	bl	4ec84 <fputs@plt+0x4a370>
   2f4d0:	mov	r0, #0
   2f4d4:	mov	r1, r0
   2f4d8:	bl	4fe80 <fputs@plt+0x4b56c>
   2f4dc:	mov	r1, #0
   2f4e0:	mov	r0, #1
   2f4e4:	bl	4fe80 <fputs@plt+0x4b56c>
   2f4e8:	mov	r0, #0
   2f4ec:	mov	r1, r0
   2f4f0:	bl	4fdf0 <fputs@plt+0x4b4dc>
   2f4f4:	mov	r1, #0
   2f4f8:	mov	r0, #1
   2f4fc:	bl	4fdf0 <fputs@plt+0x4b4dc>
   2f500:	ldr	r3, [r4, #412]	; 0x19c
   2f504:	cmp	r3, #0
   2f508:	addeq	r1, sp, #12
   2f50c:	streq	r3, [sp, #16]
   2f510:	ldreq	r2, [r4, #408]	; 0x198
   2f514:	movne	r1, r3
   2f518:	ldrne	r0, [r4, #408]	; 0x198
   2f51c:	moveq	r0, r2
   2f520:	streq	r2, [sp, #12]
   2f524:	bl	4050 <execvp@plt>
   2f528:	mov	r0, #1
   2f52c:	bl	4104 <_exit@plt>
   2f530:	ldr	r0, [sp, #8]
   2f534:	bl	4ec84 <fputs@plt+0x4a370>
   2f538:	ldr	r3, [sp, #4]
   2f53c:	mov	r0, r4
   2f540:	str	r3, [r4, #8]
   2f544:	str	r3, [r4, #12]
   2f548:	bl	2ee88 <fputs@plt+0x2a574>
   2f54c:	mov	r0, r4
   2f550:	bl	2ef98 <fputs@plt+0x2a684>
   2f554:	ldr	r2, [sp, #20]
   2f558:	ldr	r3, [r5]
   2f55c:	cmp	r2, r3
   2f560:	bne	2f584 <fputs@plt+0x2ac70>
   2f564:	add	sp, sp, #28
   2f568:	pop	{r4, r5, r6, r7, pc}
   2f56c:	mov	r0, r6
   2f570:	bl	502fc <fputs@plt+0x4b9e8>
   2f574:	bl	48cc <__errno_location@plt>
   2f578:	ldr	r0, [r0]
   2f57c:	rsb	r0, r0, #0
   2f580:	b	2f554 <fputs@plt+0x2ac40>
   2f584:	bl	453c <__stack_chk_fail@plt>
   2f588:	ldr	r0, [pc, #192]	; 2f650 <fputs@plt+0x2ad3c>
   2f58c:	movw	r2, #711	; 0x2c7
   2f590:	ldr	r1, [pc, #188]	; 2f654 <fputs@plt+0x2ad40>
   2f594:	ldr	r3, [pc, #188]	; 2f658 <fputs@plt+0x2ad44>
   2f598:	add	r0, pc, r0
   2f59c:	add	r1, pc, r1
   2f5a0:	add	r3, pc, r3
   2f5a4:	bl	5ac34 <fputs@plt+0x56320>
   2f5a8:	ldr	r0, [pc, #172]	; 2f65c <fputs@plt+0x2ad48>
   2f5ac:	movw	r2, #714	; 0x2ca
   2f5b0:	ldr	r1, [pc, #168]	; 2f660 <fputs@plt+0x2ad4c>
   2f5b4:	ldr	r3, [pc, #168]	; 2f664 <fputs@plt+0x2ad50>
   2f5b8:	add	r0, pc, r0
   2f5bc:	add	r1, pc, r1
   2f5c0:	add	r3, pc, r3
   2f5c4:	bl	5ac34 <fputs@plt+0x56320>
   2f5c8:	ldr	r0, [pc, #152]	; 2f668 <fputs@plt+0x2ad54>
   2f5cc:	movw	r2, #713	; 0x2c9
   2f5d0:	ldr	r1, [pc, #148]	; 2f66c <fputs@plt+0x2ad58>
   2f5d4:	ldr	r3, [pc, #148]	; 2f670 <fputs@plt+0x2ad5c>
   2f5d8:	add	r0, pc, r0
   2f5dc:	add	r1, pc, r1
   2f5e0:	add	r3, pc, r3
   2f5e4:	bl	5ac34 <fputs@plt+0x56320>
   2f5e8:	ldr	r0, [pc, #132]	; 2f674 <fputs@plt+0x2ad60>
   2f5ec:	mov	r2, #712	; 0x2c8
   2f5f0:	ldr	r1, [pc, #128]	; 2f678 <fputs@plt+0x2ad64>
   2f5f4:	ldr	r3, [pc, #128]	; 2f67c <fputs@plt+0x2ad68>
   2f5f8:	add	r0, pc, r0
   2f5fc:	add	r1, pc, r1
   2f600:	add	r3, pc, r3
   2f604:	bl	5ac34 <fputs@plt+0x56320>
   2f608:	ldr	r0, [pc, #112]	; 2f680 <fputs@plt+0x2ad6c>
   2f60c:	mov	r2, #732	; 0x2dc
   2f610:	ldr	r1, [pc, #108]	; 2f684 <fputs@plt+0x2ad70>
   2f614:	ldr	r3, [pc, #108]	; 2f688 <fputs@plt+0x2ad74>
   2f618:	add	r0, pc, r0
   2f61c:	add	r1, pc, r1
   2f620:	add	r3, pc, r3
   2f624:	bl	5ac34 <fputs@plt+0x56320>
   2f628:	ldr	r0, [pc, #92]	; 2f68c <fputs@plt+0x2ad78>
   2f62c:	movw	r2, #733	; 0x2dd
   2f630:	ldr	r1, [pc, #88]	; 2f690 <fputs@plt+0x2ad7c>
   2f634:	ldr	r3, [pc, #88]	; 2f694 <fputs@plt+0x2ad80>
   2f638:	add	r0, pc, r0
   2f63c:	add	r1, pc, r1
   2f640:	add	r3, pc, r3
   2f644:	bl	5ac34 <fputs@plt+0x56320>
   2f648:	andeq	ip, r5, r4, lsl #15
   2f64c:	andeq	r0, r0, r0, lsr r4
   2f650:	andeq	sl, r3, r0, ror r4
   2f654:	andeq	fp, r3, r0, ror #31
   2f658:	andeq	fp, r3, ip, ror pc
   2f65c:	andeq	ip, r3, r0, ror #9
   2f660:	andeq	fp, r3, r0, asr #31
   2f664:	andeq	fp, r3, ip, asr pc
   2f668:	andeq	ip, r3, ip, lsl #9
   2f66c:	andeq	fp, r3, r0, lsr #31
   2f670:	andeq	fp, r3, ip, lsr pc
   2f674:	andeq	ip, r3, ip, asr r4
   2f678:	andeq	fp, r3, r0, lsl #31
   2f67c:	andeq	fp, r3, ip, lsl pc
   2f680:	muleq	r3, r0, r4
   2f684:	andeq	fp, r3, r0, ror #30
   2f688:	strdeq	fp, [r3], -ip
   2f68c:	muleq	r3, ip, r4
   2f690:	andeq	fp, r3, r0, asr #30
   2f694:	ldrdeq	fp, [r3], -ip
   2f698:	push	{r4, lr}
   2f69c:	subs	r4, r0, #0
   2f6a0:	beq	2f6b4 <fputs@plt+0x2ada0>
   2f6a4:	bl	2ee88 <fputs@plt+0x2a574>
   2f6a8:	mov	r0, r4
   2f6ac:	pop	{r4, lr}
   2f6b0:	b	2ef98 <fputs@plt+0x2a684>
   2f6b4:	ldr	r0, [pc, #24]	; 2f6d4 <fputs@plt+0x2adc0>
   2f6b8:	movw	r2, #762	; 0x2fa
   2f6bc:	ldr	r1, [pc, #20]	; 2f6d8 <fputs@plt+0x2adc4>
   2f6c0:	ldr	r3, [pc, #20]	; 2f6dc <fputs@plt+0x2adc8>
   2f6c4:	add	r0, pc, r0
   2f6c8:	add	r1, pc, r1
   2f6cc:	add	r3, pc, r3
   2f6d0:	bl	5ac34 <fputs@plt+0x56320>
   2f6d4:	andeq	sl, r3, r4, asr #6
   2f6d8:			; <UNDEFINED> instruction: 0x0003beb4
   2f6dc:	andeq	ip, r3, r4, asr #9
   2f6e0:	ldr	r3, [pc, #968]	; 2fab0 <fputs@plt+0x2b19c>
   2f6e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f6e8:	subs	r9, r0, #0
   2f6ec:	add	fp, sp, #32
   2f6f0:	ldr	r0, [pc, #956]	; 2fab4 <fputs@plt+0x2b1a0>
   2f6f4:	sub	sp, sp, #44	; 0x2c
   2f6f8:	add	r3, pc, r3
   2f6fc:	mov	r4, r1
   2f700:	mov	r7, r2
   2f704:	ldr	r8, [r3, r0]
   2f708:	ldr	r3, [r8]
   2f70c:	str	r3, [fp, #-40]	; 0xffffffd8
   2f710:	beq	2f9c0 <fputs@plt+0x2b0ac>
   2f714:	cmp	r1, #0
   2f718:	beq	2fa00 <fputs@plt+0x2b0ec>
   2f71c:	cmp	r2, #0
   2f720:	beq	2f9e0 <fputs@plt+0x2b0cc>
   2f724:	ldr	r3, [r9, #4]
   2f728:	sub	r3, r3, #3
   2f72c:	cmp	r3, #1
   2f730:	bhi	2fa20 <fputs@plt+0x2b10c>
   2f734:	ldr	r5, [r1, #260]	; 0x104
   2f738:	ldr	r3, [r1, #264]	; 0x108
   2f73c:	add	r5, r5, #7
   2f740:	ldr	r2, [r2]
   2f744:	bic	r5, r5, #7
   2f748:	add	r3, r3, #16
   2f74c:	add	r3, r3, r5
   2f750:	cmp	r2, r3
   2f754:	bcc	2f774 <fputs@plt+0x2ae60>
   2f758:	mov	r0, #0
   2f75c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2f760:	ldr	r3, [r8]
   2f764:	cmp	r2, r3
   2f768:	bne	2f9bc <fputs@plt+0x2b0a8>
   2f76c:	sub	sp, fp, #32
   2f770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f774:	ldrb	r3, [r1, #240]	; 0xf0
   2f778:	tst	r3, #1
   2f77c:	beq	2fa40 <fputs@plt+0x2b12c>
   2f780:	ldr	r2, [r1, #428]	; 0x1ac
   2f784:	cmp	r2, #0
   2f788:	bne	2f868 <fputs@plt+0x2af54>
   2f78c:	ldr	r3, [r1, #408]	; 0x198
   2f790:	cmp	r3, #0
   2f794:	bne	2fa60 <fputs@plt+0x2b14c>
   2f798:	ldr	sl, [r1, #316]	; 0x13c
   2f79c:	add	sl, sl, #1
   2f7a0:	cmp	sl, #1
   2f7a4:	addls	r3, r1, #412	; 0x19c
   2f7a8:	strls	r3, [r1, #408]	; 0x198
   2f7ac:	bls	2f7ec <fputs@plt+0x2aed8>
   2f7b0:	mvn	r0, #0
   2f7b4:	mov	r1, sl
   2f7b8:	bl	618f8 <fputs@plt+0x5cfe4>
   2f7bc:	cmp	r0, #7
   2f7c0:	bls	2fa80 <fputs@plt+0x2b16c>
   2f7c4:	lsl	r0, sl, #3
   2f7c8:	bl	4500 <malloc@plt>
   2f7cc:	cmp	r0, #0
   2f7d0:	str	r0, [r4, #408]	; 0x198
   2f7d4:	bne	2f7ec <fputs@plt+0x2aed8>
   2f7d8:	mvn	r0, #11
   2f7dc:	ldrb	r3, [r4, #240]	; 0xf0
   2f7e0:	orr	r3, r3, #128	; 0x80
   2f7e4:	strb	r3, [r4, #240]	; 0xf0
   2f7e8:	b	2f75c <fputs@plt+0x2ae48>
   2f7ec:	add	r2, r5, #16
   2f7f0:	mov	r0, r4
   2f7f4:	ldr	r1, [r4, #244]	; 0xf4
   2f7f8:	bl	2e0a0 <fputs@plt+0x2978c>
   2f7fc:	cmp	r0, #0
   2f800:	blt	2f7dc <fputs@plt+0x2aec8>
   2f804:	ldr	r3, [r4, #316]	; 0x13c
   2f808:	add	r5, r4, #272	; 0x110
   2f80c:	cmp	r3, #0
   2f810:	movne	r6, #0
   2f814:	bne	2f848 <fputs@plt+0x2af34>
   2f818:	b	2f85c <fputs@plt+0x2af48>
   2f81c:	mov	r0, r4
   2f820:	ldr	r1, [r5, #4]
   2f824:	ldr	r2, [r5, #12]
   2f828:	bl	2e0a0 <fputs@plt+0x2978c>
   2f82c:	cmp	r0, #0
   2f830:	blt	2f7dc <fputs@plt+0x2aec8>
   2f834:	ldr	r3, [r4, #316]	; 0x13c
   2f838:	add	r6, r6, #1
   2f83c:	ldr	r5, [r5]
   2f840:	cmp	r6, r3
   2f844:	bcs	2f85c <fputs@plt+0x2af48>
   2f848:	mov	r0, r5
   2f84c:	bl	39fc8 <fputs@plt+0x356b4>
   2f850:	cmp	r0, #0
   2f854:	bge	2f81c <fputs@plt+0x2af08>
   2f858:	b	2f7dc <fputs@plt+0x2aec8>
   2f85c:	ldr	r2, [r4, #428]	; 0x1ac
   2f860:	cmp	sl, r2
   2f864:	bne	2fa90 <fputs@plt+0x2b17c>
   2f868:	lsl	r2, r2, #3
   2f86c:	ldr	r1, [r4, #408]	; 0x198
   2f870:	add	r3, r2, #8
   2f874:	sub	sp, sp, r3
   2f878:	mov	r0, sp
   2f87c:	mov	r5, sp
   2f880:	bl	42f0 <memcpy@plt>
   2f884:	sub	r1, fp, #36	; 0x24
   2f888:	mov	r3, #0
   2f88c:	mov	r0, sp
   2f890:	str	r3, [r1, #-36]!	; 0xffffffdc
   2f894:	ldr	r2, [r7]
   2f898:	bl	2d86c <fputs@plt+0x28f58>
   2f89c:	ldrb	r3, [r9, #24]
   2f8a0:	lsrs	r3, r3, #7
   2f8a4:	beq	2f8dc <fputs@plt+0x2afc8>
   2f8a8:	ldr	r0, [r9, #12]
   2f8ac:	mov	r1, r5
   2f8b0:	ldr	r2, [r4, #428]	; 0x1ac
   2f8b4:	bl	40e0 <writev@plt>
   2f8b8:	mov	r6, r0
   2f8bc:	cmp	r6, #0
   2f8c0:	bge	2f928 <fputs@plt+0x2b014>
   2f8c4:	bl	48cc <__errno_location@plt>
   2f8c8:	ldr	r0, [r0]
   2f8cc:	cmp	r0, #11
   2f8d0:	rsbne	r0, r0, #0
   2f8d4:	bne	2f75c <fputs@plt+0x2ae48>
   2f8d8:	b	2f758 <fputs@plt+0x2ae44>
   2f8dc:	ldr	r2, [r4, #332]	; 0x14c
   2f8e0:	str	r3, [fp, #-68]	; 0xffffffbc
   2f8e4:	cmp	r2, #0
   2f8e8:	str	r3, [fp, #-64]	; 0xffffffc0
   2f8ec:	str	r3, [fp, #-60]	; 0xffffffc4
   2f8f0:	str	r3, [fp, #-56]	; 0xffffffc8
   2f8f4:	str	r3, [fp, #-52]	; 0xffffffcc
   2f8f8:	str	r3, [fp, #-48]	; 0xffffffd0
   2f8fc:	str	r3, [fp, #-44]	; 0xffffffd4
   2f900:	bne	2f93c <fputs@plt+0x2b028>
   2f904:	ldr	r3, [r4, #428]	; 0x1ac
   2f908:	sub	r1, fp, #68	; 0x44
   2f90c:	ldr	r0, [r9, #12]
   2f910:	movw	r2, #16448	; 0x4040
   2f914:	str	r5, [fp, #-60]	; 0xffffffc4
   2f918:	str	r3, [fp, #-56]	; 0xffffffc8
   2f91c:	bl	414c <sendmsg@plt>
   2f920:	subs	r6, r0, #0
   2f924:	blt	2f988 <fputs@plt+0x2b074>
   2f928:	ldr	r3, [r7]
   2f92c:	mov	r0, #1
   2f930:	add	r6, r3, r6
   2f934:	str	r6, [r7]
   2f938:	b	2f75c <fputs@plt+0x2ae48>
   2f93c:	lsl	r3, r2, #2
   2f940:	mov	r1, #1
   2f944:	add	r3, r3, #26
   2f948:	bic	r3, r3, #7
   2f94c:	sub	sp, sp, r3
   2f950:	str	sp, [fp, #-52]	; 0xffffffcc
   2f954:	str	r1, [sp, #4]
   2f958:	mov	r0, sp
   2f95c:	str	r1, [sp, #8]
   2f960:	ldr	r3, [r4, #332]	; 0x14c
   2f964:	add	r3, r3, #3
   2f968:	lsl	r3, r3, #2
   2f96c:	str	r3, [r0], #12
   2f970:	ldr	r2, [r4, #332]	; 0x14c
   2f974:	ldr	r1, [r4, #336]	; 0x150
   2f978:	str	r3, [fp, #-48]	; 0xffffffd0
   2f97c:	lsl	r2, r2, #2
   2f980:	bl	42f0 <memcpy@plt>
   2f984:	b	2f904 <fputs@plt+0x2aff0>
   2f988:	bl	48cc <__errno_location@plt>
   2f98c:	ldr	r3, [r0]
   2f990:	cmp	r3, #88	; 0x58
   2f994:	bne	2f8bc <fputs@plt+0x2afa8>
   2f998:	ldrb	r3, [r9, #24]
   2f99c:	mov	r1, r5
   2f9a0:	ldr	r0, [r9, #12]
   2f9a4:	orr	r3, r3, #128	; 0x80
   2f9a8:	strb	r3, [r9, #24]
   2f9ac:	ldr	r2, [r4, #428]	; 0x1ac
   2f9b0:	bl	40e0 <writev@plt>
   2f9b4:	mov	r6, r0
   2f9b8:	b	2f8bc <fputs@plt+0x2afa8>
   2f9bc:	bl	453c <__stack_chk_fail@plt>
   2f9c0:	ldr	r0, [pc, #240]	; 2fab8 <fputs@plt+0x2b1a4>
   2f9c4:	mov	r2, #776	; 0x308
   2f9c8:	ldr	r1, [pc, #236]	; 2fabc <fputs@plt+0x2b1a8>
   2f9cc:	ldr	r3, [pc, #236]	; 2fac0 <fputs@plt+0x2b1ac>
   2f9d0:	add	r0, pc, r0
   2f9d4:	add	r1, pc, r1
   2f9d8:	add	r3, pc, r3
   2f9dc:	bl	5ac34 <fputs@plt+0x56320>
   2f9e0:	ldr	r0, [pc, #220]	; 2fac4 <fputs@plt+0x2b1b0>
   2f9e4:	movw	r2, #778	; 0x30a
   2f9e8:	ldr	r1, [pc, #216]	; 2fac8 <fputs@plt+0x2b1b4>
   2f9ec:	ldr	r3, [pc, #216]	; 2facc <fputs@plt+0x2b1b8>
   2f9f0:	add	r0, pc, r0
   2f9f4:	add	r1, pc, r1
   2f9f8:	add	r3, pc, r3
   2f9fc:	bl	5ac34 <fputs@plt+0x56320>
   2fa00:	ldr	r0, [pc, #200]	; 2fad0 <fputs@plt+0x2b1bc>
   2fa04:	movw	r2, #777	; 0x309
   2fa08:	ldr	r1, [pc, #196]	; 2fad4 <fputs@plt+0x2b1c0>
   2fa0c:	ldr	r3, [pc, #196]	; 2fad8 <fputs@plt+0x2b1c4>
   2fa10:	add	r0, pc, r0
   2fa14:	add	r1, pc, r1
   2fa18:	add	r3, pc, r3
   2fa1c:	bl	5ac34 <fputs@plt+0x56320>
   2fa20:	ldr	r0, [pc, #180]	; 2fadc <fputs@plt+0x2b1c8>
   2fa24:	movw	r2, #779	; 0x30b
   2fa28:	ldr	r1, [pc, #176]	; 2fae0 <fputs@plt+0x2b1cc>
   2fa2c:	ldr	r3, [pc, #176]	; 2fae4 <fputs@plt+0x2b1d0>
   2fa30:	add	r0, pc, r0
   2fa34:	add	r1, pc, r1
   2fa38:	add	r3, pc, r3
   2fa3c:	bl	5ac34 <fputs@plt+0x56320>
   2fa40:	ldr	r0, [pc, #160]	; 2fae8 <fputs@plt+0x2b1d4>
   2fa44:	mov	r2, #81	; 0x51
   2fa48:	ldr	r1, [pc, #156]	; 2faec <fputs@plt+0x2b1d8>
   2fa4c:	ldr	r3, [pc, #156]	; 2faf0 <fputs@plt+0x2b1dc>
   2fa50:	add	r0, pc, r0
   2fa54:	add	r1, pc, r1
   2fa58:	add	r3, pc, r3
   2fa5c:	bl	5ac34 <fputs@plt+0x56320>
   2fa60:	ldr	r0, [pc, #140]	; 2faf4 <fputs@plt+0x2b1e0>
   2fa64:	mov	r2, #86	; 0x56
   2fa68:	ldr	r1, [pc, #136]	; 2faf8 <fputs@plt+0x2b1e4>
   2fa6c:	ldr	r3, [pc, #136]	; 2fafc <fputs@plt+0x2b1e8>
   2fa70:	add	r0, pc, r0
   2fa74:	add	r1, pc, r1
   2fa78:	add	r3, pc, r3
   2fa7c:	bl	5ac34 <fputs@plt+0x56320>
   2fa80:	mov	r3, #0
   2fa84:	mvn	r0, #11
   2fa88:	str	r3, [r4, #408]	; 0x198
   2fa8c:	b	2f7dc <fputs@plt+0x2aec8>
   2fa90:	ldr	r0, [pc, #104]	; 2fb00 <fputs@plt+0x2b1ec>
   2fa94:	mov	r2, #113	; 0x71
   2fa98:	ldr	r1, [pc, #100]	; 2fb04 <fputs@plt+0x2b1f0>
   2fa9c:	ldr	r3, [pc, #100]	; 2fb08 <fputs@plt+0x2b1f4>
   2faa0:	add	r0, pc, r0
   2faa4:	add	r1, pc, r1
   2faa8:	add	r3, pc, r3
   2faac:	bl	5ac34 <fputs@plt+0x56320>
   2fab0:	muleq	r5, r8, r4
   2fab4:	andeq	r0, r0, r0, lsr r4
   2fab8:	andeq	ip, r3, r8, ror #16
   2fabc:	andeq	fp, r3, r8, lsr #23
   2fac0:	andeq	fp, r3, r4, lsr #20
   2fac4:	andeq	r6, r3, ip, lsr #26
   2fac8:	andeq	fp, r3, r8, lsl #23
   2facc:	andeq	fp, r3, r4, lsl #20
   2fad0:	andeq	r3, r3, r4, ror #9
   2fad4:	andeq	fp, r3, r8, ror #22
   2fad8:	andeq	fp, r3, r4, ror #19
   2fadc:	andeq	sl, r3, r4, asr r0
   2fae0:	andeq	fp, r3, r8, asr #22
   2fae4:	andeq	fp, r3, r4, asr #19
   2fae8:	strheq	ip, [r3], -r4
   2faec:	andeq	fp, r3, r8, lsr #22
   2faf0:	andeq	fp, r3, r8, lsr #20
   2faf4:	andeq	ip, r3, r0, lsr #1
   2faf8:	andeq	fp, r3, r8, lsl #22
   2fafc:	andeq	fp, r3, r8, lsl #20
   2fb00:	andeq	ip, r3, ip, ror r0
   2fb04:	ldrdeq	fp, [r3], -r8
   2fb08:	ldrdeq	fp, [r3], -r8
   2fb0c:	ldr	r3, [pc, #940]	; 2fec0 <fputs@plt+0x2b5ac>
   2fb10:	ldr	r2, [pc, #940]	; 2fec4 <fputs@plt+0x2b5b0>
   2fb14:	add	r3, pc, r3
   2fb18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fb1c:	sub	sp, sp, #4160	; 0x1040
   2fb20:	ldr	r2, [r3, r2]
   2fb24:	sub	sp, sp, #20
   2fb28:	add	r1, sp, #8192	; 0x2000
   2fb2c:	subs	r5, r0, #0
   2fb30:	ldr	r3, [r2]
   2fb34:	str	r2, [sp, #20]
   2fb38:	str	r3, [r1, #-4020]	; 0xfffff04c
   2fb3c:	beq	2fe9c <fputs@plt+0x2b588>
   2fb40:	ldr	r3, [r5, #4]
   2fb44:	sub	r3, r3, #3
   2fb48:	cmp	r3, #1
   2fb4c:	bhi	2fe7c <fputs@plt+0x2b568>
   2fb50:	add	r4, sp, #80	; 0x50
   2fb54:	sub	r6, r4, #56	; 0x38
   2fb58:	mov	r1, r6
   2fb5c:	bl	2e170 <fputs@plt+0x2985c>
   2fb60:	cmp	r0, #0
   2fb64:	blt	2fce4 <fputs@plt+0x2b3d0>
   2fb68:	add	r2, sp, #4160	; 0x1040
   2fb6c:	movw	r7, #61384	; 0xefc8
   2fb70:	add	r2, r2, #16
   2fb74:	movt	r7, #65535	; 0xffff
   2fb78:	ldr	r3, [r5, #36]	; 0x24
   2fb7c:	ldr	r1, [r2, r7]
   2fb80:	cmp	r3, r1
   2fb84:	bcs	2fd08 <fputs@plt+0x2b3f4>
   2fb88:	ldr	r0, [r5, #32]
   2fb8c:	bl	47a0 <realloc@plt>
   2fb90:	cmp	r0, #0
   2fb94:	beq	2fe74 <fputs@plt+0x2b560>
   2fb98:	add	r1, sp, #4160	; 0x1040
   2fb9c:	ldrb	r3, [r5, #24]
   2fba0:	add	r1, r1, #16
   2fba4:	str	r0, [r5, #32]
   2fba8:	ubfx	r3, r3, #6, #1
   2fbac:	movw	r2, #61388	; 0xefcc
   2fbb0:	ldr	ip, [r1, r7]
   2fbb4:	movt	r2, #65535	; 0xffff
   2fbb8:	ldr	r1, [r5, #36]	; 0x24
   2fbbc:	sub	r7, r4, #52	; 0x34
   2fbc0:	cmp	r3, #0
   2fbc4:	rsb	ip, r1, ip
   2fbc8:	add	r0, r0, r1
   2fbcc:	add	r1, sp, #4160	; 0x1040
   2fbd0:	str	ip, [r7, #4]
   2fbd4:	add	r1, r1, #16
   2fbd8:	str	r0, [r1, r2]
   2fbdc:	beq	2fd14 <fputs@plt+0x2b400>
   2fbe0:	mov	r1, r7
   2fbe4:	ldr	r0, [r5, #8]
   2fbe8:	mov	r2, #1
   2fbec:	bl	47e8 <readv@plt>
   2fbf0:	cmp	r0, #0
   2fbf4:	movge	r3, #0
   2fbf8:	blt	2fd90 <fputs@plt+0x2b47c>
   2fbfc:	cmp	r0, #0
   2fc00:	beq	2fe6c <fputs@plt+0x2b558>
   2fc04:	cmp	r3, #0
   2fc08:	ldr	r3, [r5, #36]	; 0x24
   2fc0c:	add	r0, r3, r0
   2fc10:	str	r0, [r5, #36]	; 0x24
   2fc14:	beq	2fcac <fputs@plt+0x2b398>
   2fc18:	add	r7, sp, #36	; 0x24
   2fc1c:	ldr	r3, [r7, #20]
   2fc20:	cmp	r3, #11
   2fc24:	bls	2fcac <fputs@plt+0x2b398>
   2fc28:	ldr	r4, [r7, #16]
   2fc2c:	cmp	r4, #0
   2fc30:	beq	2fcac <fputs@plt+0x2b398>
   2fc34:	ldr	fp, [pc, #652]	; 2fec8 <fputs@plt+0x2b5b4>
   2fc38:	ldr	sl, [pc, #652]	; 2fecc <fputs@plt+0x2b5b8>
   2fc3c:	ldr	r9, [pc, #652]	; 2fed0 <fputs@plt+0x2b5bc>
   2fc40:	add	fp, pc, fp
   2fc44:	add	sl, pc, sl
   2fc48:	add	r9, pc, r9
   2fc4c:	ldr	r8, [r4, #4]
   2fc50:	cmp	r8, #1
   2fc54:	beq	2fda8 <fputs@plt+0x2b494>
   2fc58:	bl	5b610 <fputs@plt+0x56cfc>
   2fc5c:	cmp	r0, #6
   2fc60:	bgt	2fe18 <fputs@plt+0x2b504>
   2fc64:	ldr	r3, [r4]
   2fc68:	cmp	r3, #11
   2fc6c:	bls	2fcac <fputs@plt+0x2b398>
   2fc70:	add	r3, r3, #3
   2fc74:	ldr	r0, [r7, #16]
   2fc78:	bic	r3, r3, #3
   2fc7c:	ldr	r1, [r7, #20]
   2fc80:	add	r4, r4, r3
   2fc84:	add	r2, r4, #12
   2fc88:	add	r3, r0, r1
   2fc8c:	cmp	r3, r2
   2fc90:	bcc	2fcac <fputs@plt+0x2b398>
   2fc94:	ldr	r2, [r4]
   2fc98:	add	r2, r2, #3
   2fc9c:	bic	r2, r2, #3
   2fca0:	add	r2, r4, r2
   2fca4:	cmp	r3, r2
   2fca8:	bcs	2fc4c <fputs@plt+0x2b338>
   2fcac:	mov	r1, r6
   2fcb0:	mov	r0, r5
   2fcb4:	bl	2e170 <fputs@plt+0x2985c>
   2fcb8:	cmp	r0, #0
   2fcbc:	blt	2fce4 <fputs@plt+0x2b3d0>
   2fcc0:	add	r0, sp, #4160	; 0x1040
   2fcc4:	movw	r3, #61384	; 0xefc8
   2fcc8:	add	r0, r0, #16
   2fccc:	movt	r3, #65535	; 0xffff
   2fcd0:	ldr	r2, [r5, #36]	; 0x24
   2fcd4:	ldr	r1, [r0, r3]
   2fcd8:	cmp	r2, r1
   2fcdc:	movcc	r0, #1
   2fce0:	bcs	2fd08 <fputs@plt+0x2b3f4>
   2fce4:	add	r1, sp, #8192	; 0x2000
   2fce8:	ldr	r2, [r1, #-4020]	; 0xfffff04c
   2fcec:	ldr	r1, [sp, #20]
   2fcf0:	ldr	r3, [r1]
   2fcf4:	cmp	r2, r3
   2fcf8:	bne	2febc <fputs@plt+0x2b5a8>
   2fcfc:	add	sp, sp, #4160	; 0x1040
   2fd00:	add	sp, sp, #20
   2fd04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fd08:	mov	r0, r5
   2fd0c:	bl	2de68 <fputs@plt+0x29554>
   2fd10:	b	2fce4 <fputs@plt+0x2b3d0>
   2fd14:	sub	ip, r4, #44	; 0x2c
   2fd18:	str	r3, [r4, #-44]	; 0xffffffd4
   2fd1c:	str	r3, [r4, #-40]	; 0xffffffd8
   2fd20:	movw	r2, #16448	; 0x4040
   2fd24:	str	r3, [r4, #-20]	; 0xffffffec
   2fd28:	movt	r2, #16384	; 0x4000
   2fd2c:	ldr	r0, [r5, #8]
   2fd30:	mov	r1, ip
   2fd34:	sub	lr, r4, #16
   2fd38:	movw	r3, #4108	; 0x100c
   2fd3c:	str	r7, [r4, #-36]	; 0xffffffdc
   2fd40:	mov	r4, #1
   2fd44:	str	r3, [ip, #20]
   2fd48:	str	lr, [ip, #16]
   2fd4c:	str	r4, [ip, #12]
   2fd50:	bl	46d4 <recvmsg@plt>
   2fd54:	cmp	r0, #0
   2fd58:	movge	r3, r4
   2fd5c:	bge	2fbfc <fputs@plt+0x2b2e8>
   2fd60:	bl	48cc <__errno_location@plt>
   2fd64:	ldr	r0, [r0]
   2fd68:	cmp	r0, #88	; 0x58
   2fd6c:	bne	2fd98 <fputs@plt+0x2b484>
   2fd70:	ldrb	r3, [r5, #24]
   2fd74:	mov	r1, r7
   2fd78:	mov	r2, r4
   2fd7c:	ldr	r0, [r5, #8]
   2fd80:	orr	r3, r3, #64	; 0x40
   2fd84:	strb	r3, [r5, #24]
   2fd88:	bl	47e8 <readv@plt>
   2fd8c:	b	2fbf0 <fputs@plt+0x2b2dc>
   2fd90:	bl	48cc <__errno_location@plt>
   2fd94:	ldr	r0, [r0]
   2fd98:	cmp	r0, #11
   2fd9c:	rsbne	r0, r0, #0
   2fda0:	moveq	r0, #0
   2fda4:	b	2fce4 <fputs@plt+0x2b3d0>
   2fda8:	ldr	r2, [r4, #8]
   2fdac:	cmp	r2, #1
   2fdb0:	bne	2fc58 <fputs@plt+0x2b344>
   2fdb4:	ldr	r3, [r4]
   2fdb8:	ldrb	r2, [r5, #24]
   2fdbc:	sub	r3, r3, #12
   2fdc0:	tst	r2, #2
   2fdc4:	lsr	r8, r3, #2
   2fdc8:	beq	2fe44 <fputs@plt+0x2b530>
   2fdcc:	ldr	r1, [r5, #404]	; 0x194
   2fdd0:	ldr	r0, [r5, #400]	; 0x190
   2fdd4:	add	r1, r1, #4
   2fdd8:	add	r1, r1, r8
   2fddc:	bl	47a0 <realloc@plt>
   2fde0:	subs	ip, r0, #0
   2fde4:	beq	2fe58 <fputs@plt+0x2b544>
   2fde8:	ldr	r0, [r5, #404]	; 0x194
   2fdec:	lsl	r2, r8, #2
   2fdf0:	add	r1, r4, #12
   2fdf4:	str	ip, [sp, #16]
   2fdf8:	add	r0, ip, r0, lsl #2
   2fdfc:	bl	42f0 <memcpy@plt>
   2fe00:	ldr	ip, [sp, #16]
   2fe04:	ldr	r2, [r5, #404]	; 0x194
   2fe08:	str	ip, [r5, #400]	; 0x190
   2fe0c:	add	r3, r2, r8
   2fe10:	str	r3, [r5, #404]	; 0x194
   2fe14:	b	2fc64 <fputs@plt+0x2b350>
   2fe18:	str	sl, [sp]
   2fe1c:	mov	r1, #0
   2fe20:	str	r9, [sp, #4]
   2fe24:	mov	r2, fp
   2fe28:	str	r8, [sp, #8]
   2fe2c:	movw	r3, #1013	; 0x3f5
   2fe30:	ldr	ip, [r4, #8]
   2fe34:	mov	r0, #7
   2fe38:	str	ip, [sp, #12]
   2fe3c:	bl	5ae90 <fputs@plt+0x5657c>
   2fe40:	b	2fc64 <fputs@plt+0x2b350>
   2fe44:	add	r0, r4, #12
   2fe48:	mov	r1, r8
   2fe4c:	bl	4ecec <fputs@plt+0x4a3d8>
   2fe50:	mvn	r0, #4
   2fe54:	b	2fce4 <fputs@plt+0x2b3d0>
   2fe58:	add	r0, r4, #12
   2fe5c:	mov	r1, r8
   2fe60:	bl	4ecec <fputs@plt+0x4a3d8>
   2fe64:	mvn	r0, #11
   2fe68:	b	2fce4 <fputs@plt+0x2b3d0>
   2fe6c:	mvn	r0, #103	; 0x67
   2fe70:	b	2fce4 <fputs@plt+0x2b3d0>
   2fe74:	mvn	r0, #11
   2fe78:	b	2fce4 <fputs@plt+0x2b3d0>
   2fe7c:	ldr	r0, [pc, #80]	; 2fed4 <fputs@plt+0x2b5c0>
   2fe80:	movw	r2, #941	; 0x3ad
   2fe84:	ldr	r1, [pc, #76]	; 2fed8 <fputs@plt+0x2b5c4>
   2fe88:	ldr	r3, [pc, #76]	; 2fedc <fputs@plt+0x2b5c8>
   2fe8c:	add	r0, pc, r0
   2fe90:	add	r1, pc, r1
   2fe94:	add	r3, pc, r3
   2fe98:	bl	5ac34 <fputs@plt+0x56320>
   2fe9c:	ldr	r0, [pc, #60]	; 2fee0 <fputs@plt+0x2b5cc>
   2fea0:	mov	r2, #940	; 0x3ac
   2fea4:	ldr	r1, [pc, #56]	; 2fee4 <fputs@plt+0x2b5d0>
   2fea8:	ldr	r3, [pc, #56]	; 2fee8 <fputs@plt+0x2b5d4>
   2feac:	add	r0, pc, r0
   2feb0:	add	r1, pc, r1
   2feb4:	add	r3, pc, r3
   2feb8:	bl	5ac34 <fputs@plt+0x56320>
   2febc:	bl	453c <__stack_chk_fail@plt>
   2fec0:	andeq	ip, r5, ip, ror r0
   2fec4:	andeq	r0, r0, r0, lsr r4
   2fec8:	andeq	fp, r3, ip, lsr r9
   2fecc:	andeq	fp, r3, r4, lsl #16
   2fed0:	andeq	fp, r3, r8, lsl sp
   2fed4:	strdeq	r9, [r3], -r8
   2fed8:	andeq	fp, r3, ip, ror #13
   2fedc:	muleq	r3, ip, r5
   2fee0:	andeq	ip, r3, ip, lsl #7
   2fee4:	andeq	fp, r3, ip, asr #13
   2fee8:	andeq	fp, r3, ip, ror r5
   2feec:	ldr	r3, [pc, #292]	; 30018 <fputs@plt+0x2b704>
   2fef0:	mov	r2, #0
   2fef4:	push	{r4, r5, r6, r7, lr}
   2fef8:	mov	r4, r0
   2fefc:	ldr	r0, [pc, #280]	; 3001c <fputs@plt+0x2b708>
   2ff00:	add	r3, pc, r3
   2ff04:	ldr	r6, [r4, #4]
   2ff08:	sub	sp, sp, #36	; 0x24
   2ff0c:	ldr	r1, [r4, #12]
   2ff10:	mov	r5, #4
   2ff14:	ldr	r7, [r3, r0]
   2ff18:	cmp	r6, #1
   2ff1c:	str	r2, [sp, #24]
   2ff20:	str	r1, [sp, #20]
   2ff24:	ldr	r3, [r7]
   2ff28:	str	r2, [sp, #12]
   2ff2c:	str	r5, [sp, #16]
   2ff30:	str	r3, [sp, #28]
   2ff34:	strh	r5, [sp, #24]
   2ff38:	bne	2fff8 <fputs@plt+0x2b6e4>
   2ff3c:	add	r0, sp, #20
   2ff40:	mov	r1, r6
   2ff44:	bl	4578 <poll@plt>
   2ff48:	cmp	r0, #0
   2ff4c:	blt	2ffc8 <fputs@plt+0x2b6b4>
   2ff50:	ldrh	r0, [sp, #26]
   2ff54:	ands	r0, r0, #28
   2ff58:	bne	2ff74 <fputs@plt+0x2b660>
   2ff5c:	ldr	r2, [sp, #28]
   2ff60:	ldr	r3, [r7]
   2ff64:	cmp	r2, r3
   2ff68:	bne	2fff4 <fputs@plt+0x2b6e0>
   2ff6c:	add	sp, sp, #36	; 0x24
   2ff70:	pop	{r4, r5, r6, r7, pc}
   2ff74:	ldr	r0, [r4, #12]
   2ff78:	add	ip, sp, #16
   2ff7c:	mov	r1, r6
   2ff80:	mov	r2, r5
   2ff84:	add	r3, sp, #12
   2ff88:	str	ip, [sp]
   2ff8c:	bl	47f4 <getsockopt@plt>
   2ff90:	cmp	r0, #0
   2ff94:	blt	2ffd8 <fputs@plt+0x2b6c4>
   2ff98:	ldr	r3, [sp, #12]
   2ff9c:	cmp	r3, #0
   2ffa0:	beq	2ffb4 <fputs@plt+0x2b6a0>
   2ffa4:	str	r3, [r4, #320]	; 0x140
   2ffa8:	mov	r0, r4
   2ffac:	bl	27598 <fputs@plt+0x22c84>
   2ffb0:	b	2ff5c <fputs@plt+0x2b648>
   2ffb4:	ldrh	r3, [sp, #26]
   2ffb8:	tst	r3, #24
   2ffbc:	beq	2ffe8 <fputs@plt+0x2b6d4>
   2ffc0:	mov	r3, #111	; 0x6f
   2ffc4:	b	2ffa4 <fputs@plt+0x2b690>
   2ffc8:	bl	48cc <__errno_location@plt>
   2ffcc:	ldr	r0, [r0]
   2ffd0:	rsb	r0, r0, #0
   2ffd4:	b	2ff5c <fputs@plt+0x2b648>
   2ffd8:	bl	48cc <__errno_location@plt>
   2ffdc:	ldr	r3, [r0]
   2ffe0:	str	r3, [r4, #320]	; 0x140
   2ffe4:	b	2ffa8 <fputs@plt+0x2b694>
   2ffe8:	mov	r0, r4
   2ffec:	bl	2ef98 <fputs@plt+0x2a684>
   2fff0:	b	2ff5c <fputs@plt+0x2b648>
   2fff4:	bl	453c <__stack_chk_fail@plt>
   2fff8:	ldr	r0, [pc, #32]	; 30020 <fputs@plt+0x2b70c>
   2fffc:	movw	r2, #1035	; 0x40b
   30000:	ldr	r1, [pc, #28]	; 30024 <fputs@plt+0x2b710>
   30004:	ldr	r3, [pc, #28]	; 30028 <fputs@plt+0x2b714>
   30008:	add	r0, pc, r0
   3000c:	add	r1, pc, r1
   30010:	add	r3, pc, r3
   30014:	bl	5ac34 <fputs@plt+0x56320>
   30018:	muleq	r5, r0, ip
   3001c:	andeq	r0, r0, r0, lsr r4
   30020:	andeq	fp, r3, r4, lsr #22
   30024:	andeq	fp, r3, r0, ror r5
   30028:	andeq	fp, r3, ip, asr #9
   3002c:	push	{r4, lr}
   30030:	subs	r4, r0, #0
   30034:	beq	30084 <fputs@plt+0x2b770>
   30038:	ldr	r3, [r4, #4]
   3003c:	cmp	r3, #2
   30040:	bne	300a4 <fputs@plt+0x2b790>
   30044:	mov	r0, #1
   30048:	bl	557f4 <fputs@plt+0x50ee0>
   3004c:	mov	r3, #368	; 0x170
   30050:	ldrd	r2, [r3, r4]
   30054:	cmp	r1, r3
   30058:	cmpeq	r0, r2
   3005c:	bcs	3007c <fputs@plt+0x2b768>
   30060:	mov	r0, r4
   30064:	bl	2e94c <fputs@plt+0x2a038>
   30068:	cmp	r0, #0
   3006c:	popne	{r4, pc}
   30070:	mov	r0, r4
   30074:	pop	{r4, lr}
   30078:	b	2edc0 <fputs@plt+0x2a4ac>
   3007c:	mvn	r0, #109	; 0x6d
   30080:	pop	{r4, pc}
   30084:	ldr	r0, [pc, #56]	; 300c4 <fputs@plt+0x2b7b0>
   30088:	movw	r2, #1060	; 0x424
   3008c:	ldr	r1, [pc, #52]	; 300c8 <fputs@plt+0x2b7b4>
   30090:	ldr	r3, [pc, #52]	; 300cc <fputs@plt+0x2b7b8>
   30094:	add	r0, pc, r0
   30098:	add	r1, pc, r1
   3009c:	add	r3, pc, r3
   300a0:	bl	5ac34 <fputs@plt+0x56320>
   300a4:	ldr	r0, [pc, #36]	; 300d0 <fputs@plt+0x2b7bc>
   300a8:	movw	r2, #1061	; 0x425
   300ac:	ldr	r1, [pc, #32]	; 300d4 <fputs@plt+0x2b7c0>
   300b0:	ldr	r3, [pc, #32]	; 300d8 <fputs@plt+0x2b7c4>
   300b4:	add	r0, pc, r0
   300b8:	add	r1, pc, r1
   300bc:	add	r3, pc, r3
   300c0:	bl	5ac34 <fputs@plt+0x56320>
   300c4:	andeq	r9, r3, r4, ror r9
   300c8:	andeq	fp, r3, r4, ror #9
   300cc:	andeq	fp, r3, ip, asr r4
   300d0:	andeq	fp, r3, ip, lsl #17
   300d4:	andeq	fp, r3, r4, asr #9
   300d8:	andeq	fp, r3, ip, lsr r4
   300dc:	cmp	r0, #0
   300e0:	push	{r3, r4, r5, r6, r7, lr}
   300e4:	beq	3014c <fputs@plt+0x2b838>
   300e8:	cmp	r2, #0
   300ec:	beq	3016c <fputs@plt+0x2b858>
   300f0:	ldr	r3, [r0]
   300f4:	mov	r6, #32
   300f8:	mov	r7, #0
   300fc:	mov	r4, #2
   30100:	add	r3, r3, #7
   30104:	mov	r5, #0
   30108:	bic	r3, r3, #7
   3010c:	str	r3, [r0]
   30110:	mov	ip, #0
   30114:	strd	r6, [r3]
   30118:	ldr	r3, [r0]
   3011c:	strd	r4, [r3, #8]
   30120:	ldr	r3, [r0]
   30124:	str	r1, [r3, #24]
   30128:	str	ip, [r3, #28]
   3012c:	ldr	r3, [r0]
   30130:	str	r2, [r3, #16]
   30134:	str	ip, [r3, #20]
   30138:	ldr	r3, [r0]
   3013c:	ldr	r2, [r3]
   30140:	add	r3, r3, r2
   30144:	str	r3, [r0]
   30148:	pop	{r3, r4, r5, r6, r7, pc}
   3014c:	ldr	r0, [pc, #56]	; 3018c <fputs@plt+0x2b878>
   30150:	mov	r2, #70	; 0x46
   30154:	ldr	r1, [pc, #52]	; 30190 <fputs@plt+0x2b87c>
   30158:	ldr	r3, [pc, #52]	; 30194 <fputs@plt+0x2b880>
   3015c:	add	r0, pc, r0
   30160:	add	r1, pc, r1
   30164:	add	r3, pc, r3
   30168:	bl	5ac34 <fputs@plt+0x56320>
   3016c:	ldr	r0, [pc, #36]	; 30198 <fputs@plt+0x2b884>
   30170:	mov	r2, #71	; 0x47
   30174:	ldr	r1, [pc, #32]	; 3019c <fputs@plt+0x2b888>
   30178:	ldr	r3, [pc, #32]	; 301a0 <fputs@plt+0x2b88c>
   3017c:	add	r0, pc, r0
   30180:	add	r1, pc, r1
   30184:	add	r3, pc, r3
   30188:	bl	5ac34 <fputs@plt+0x56320>
   3018c:	andeq	r5, r3, r0, lsl lr
   30190:	andeq	fp, r3, ip, lsl #24
   30194:	andeq	fp, r3, r0, asr #23
   30198:	andeq	r9, r3, r0, ror #14
   3019c:	andeq	fp, r3, ip, ror #23
   301a0:	andeq	fp, r3, r0, lsr #23
   301a4:	cmp	r0, #0
   301a8:	push	{r3, r4, r5, r6, r7, lr}
   301ac:	mov	r6, r1
   301b0:	mov	r7, r2
   301b4:	beq	3021c <fputs@plt+0x2b908>
   301b8:	cmp	r1, #0
   301bc:	beq	3023c <fputs@plt+0x2b928>
   301c0:	cmp	r2, #0
   301c4:	popeq	{r3, r4, r5, r6, r7, pc}
   301c8:	mov	r3, #976	; 0x3d0
   301cc:	mov	r4, #1
   301d0:	ldrd	r0, [r0, r3]
   301d4:	mov	r5, #0
   301d8:	and	r0, r0, r4
   301dc:	and	r1, r1, r5
   301e0:	orrs	r3, r0, r1
   301e4:	popeq	{r3, r4, r5, r6, r7, pc}
   301e8:	ldrd	r0, [r2, #16]
   301ec:	mov	r3, #0
   301f0:	mov	r2, #1000	; 0x3e8
   301f4:	bl	62144 <fputs@plt+0x5d830>
   301f8:	mov	r2, #1000	; 0x3e8
   301fc:	mov	r3, #0
   30200:	strd	r0, [r6, #208]	; 0xd0
   30204:	ldrd	r0, [r7, #8]
   30208:	bl	62144 <fputs@plt+0x5d830>
   3020c:	strd	r0, [r6, #200]	; 0xc8
   30210:	ldrd	r2, [r7]
   30214:	strd	r2, [r6, #216]	; 0xd8
   30218:	pop	{r3, r4, r5, r6, r7, pc}
   3021c:	ldr	r0, [pc, #56]	; 3025c <fputs@plt+0x2b948>
   30220:	mov	r2, #400	; 0x190
   30224:	ldr	r1, [pc, #52]	; 30260 <fputs@plt+0x2b94c>
   30228:	ldr	r3, [pc, #52]	; 30264 <fputs@plt+0x2b950>
   3022c:	add	r0, pc, r0
   30230:	add	r1, pc, r1
   30234:	add	r3, pc, r3
   30238:	bl	5ac34 <fputs@plt+0x56320>
   3023c:	ldr	r0, [pc, #36]	; 30268 <fputs@plt+0x2b954>
   30240:	movw	r2, #401	; 0x191
   30244:	ldr	r1, [pc, #32]	; 3026c <fputs@plt+0x2b958>
   30248:	ldr	r3, [pc, #32]	; 30270 <fputs@plt+0x2b95c>
   3024c:	add	r0, pc, r0
   30250:	add	r1, pc, r1
   30254:	add	r3, pc, r3
   30258:	bl	5ac34 <fputs@plt+0x56320>
   3025c:	andeq	ip, r3, ip
   30260:	andeq	fp, r3, ip, lsr fp
   30264:	andeq	ip, r3, r4, lsr #2
   30268:	andeq	r2, r3, r8, lsr #25
   3026c:	andeq	fp, r3, ip, lsl fp
   30270:	andeq	ip, r3, r4, lsl #2
   30274:	ldr	r3, [pc, #3548]	; 31058 <fputs@plt+0x2c744>
   30278:	ldr	r2, [pc, #3548]	; 3105c <fputs@plt+0x2c748>
   3027c:	add	r3, pc, r3
   30280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30284:	subs	fp, r0, #0
   30288:	ldr	r2, [r3, r2]
   3028c:	sub	sp, sp, #92	; 0x5c
   30290:	mov	r7, #0
   30294:	mov	r5, r1
   30298:	str	r7, [sp, #80]	; 0x50
   3029c:	ldr	r3, [r2]
   302a0:	str	r2, [sp, #68]	; 0x44
   302a4:	str	r3, [sp, #84]	; 0x54
   302a8:	beq	30f90 <fputs@plt+0x2c67c>
   302ac:	cmp	r1, #0
   302b0:	beq	30f70 <fputs@plt+0x2c65c>
   302b4:	ldrd	r2, [r5, #40]	; 0x28
   302b8:	movw	r0, #30067	; 0x7573
   302bc:	movw	r1, #30067	; 0x7573
   302c0:	movt	r0, #17474	; 0x4442
   302c4:	movt	r1, #17474	; 0x4442
   302c8:	cmp	r3, r1
   302cc:	cmpeq	r2, r0
   302d0:	bne	31024 <fputs@plt+0x2c710>
   302d4:	ldr	r6, [r5]
   302d8:	add	r4, r5, #64	; 0x40
   302dc:	str	r7, [sp, #40]	; 0x28
   302e0:	add	r3, r5, r6
   302e4:	cmp	r4, r3
   302e8:	bcs	30e1c <fputs@plt+0x2c508>
   302ec:	cmp	r5, r4
   302f0:	bhi	30e1c <fputs@plt+0x2c508>
   302f4:	mov	ip, r6
   302f8:	str	r7, [sp, #44]	; 0x2c
   302fc:	str	r7, [sp, #56]	; 0x38
   30300:	mov	r8, r7
   30304:	str	r7, [sp, #64]	; 0x40
   30308:	mov	r9, r4
   3030c:	str	r7, [sp, #60]	; 0x3c
   30310:	mov	r6, r7
   30314:	str	r7, [sp, #48]	; 0x30
   30318:	str	r4, [sp, #72]	; 0x48
   3031c:	str	fp, [sp, #76]	; 0x4c
   30320:	str	r7, [sp, #32]
   30324:	b	3036c <fputs@plt+0x2ba58>
   30328:	cmp	r1, #0
   3032c:	cmpeq	r0, #5
   30330:	beq	303f8 <fputs@plt+0x2bae4>
   30334:	movw	sl, #4107	; 0x100b
   30338:	mov	fp, #0
   3033c:	cmp	r1, fp
   30340:	cmpeq	r0, sl
   30344:	addeq	sl, r9, #16
   30348:	streq	sl, [sp, #56]	; 0x38
   3034c:	add	r1, r2, #7
   30350:	add	r2, r5, ip
   30354:	bic	r1, r1, #7
   30358:	add	r9, r9, r1
   3035c:	cmp	r9, r2
   30360:	bcs	3043c <fputs@plt+0x2bb28>
   30364:	cmp	r5, r9
   30368:	bhi	3043c <fputs@plt+0x2bb28>
   3036c:	ldrd	r0, [r9, #8]
   30370:	ldr	r2, [r9]
   30374:	cmp	r1, #0
   30378:	cmpeq	r0, #4
   3037c:	beq	303d4 <fputs@plt+0x2bac0>
   30380:	bhi	30328 <fputs@plt+0x2ba14>
   30384:	cmp	r1, #0
   30388:	cmpeq	r0, #3
   3038c:	bne	3034c <fputs@plt+0x2ba38>
   30390:	cmp	r8, #0
   30394:	ldr	r3, [sp, #32]
   30398:	mov	sl, #0
   3039c:	str	sl, [sp, #44]	; 0x2c
   303a0:	ldrne	r1, [r9, #24]
   303a4:	ldreq	r8, [r9, #24]
   303a8:	ldreq	fp, [r9, #16]
   303ac:	addne	r1, r5, r1
   303b0:	ldrne	r6, [r9, #16]
   303b4:	addeq	r8, r5, r8
   303b8:	strne	r1, [sp, #48]	; 0x30
   303bc:	moveq	r6, fp
   303c0:	streq	fp, [sp, #60]	; 0x3c
   303c4:	add	r3, r3, r6
   303c8:	streq	r8, [sp, #48]	; 0x30
   303cc:	str	r3, [sp, #32]
   303d0:	b	3034c <fputs@plt+0x2ba38>
   303d4:	cmp	r8, #0
   303d8:	beq	30e1c <fputs@plt+0x2c508>
   303dc:	ldr	r3, [sp, #32]
   303e0:	mov	fp, #1
   303e4:	ldr	r1, [r9, #24]
   303e8:	str	fp, [sp, #44]	; 0x2c
   303ec:	add	r3, r3, r1
   303f0:	str	r3, [sp, #32]
   303f4:	b	3034c <fputs@plt+0x2ba38>
   303f8:	sub	r2, r2, #16
   303fc:	ldr	r0, [sp, #40]	; 0x28
   30400:	lsr	r4, r2, #2
   30404:	add	sl, r7, r4
   30408:	lsl	r1, sl, #2
   3040c:	bl	47a0 <realloc@plt>
   30410:	subs	lr, r0, #0
   30414:	beq	30e9c <fputs@plt+0x2c588>
   30418:	add	r0, lr, r7, lsl #2
   3041c:	lsl	r2, r4, #2
   30420:	add	r1, r9, #16
   30424:	str	lr, [sp, #40]	; 0x28
   30428:	mov	r7, sl
   3042c:	bl	42f0 <memcpy@plt>
   30430:	ldr	r2, [r9]
   30434:	ldr	ip, [r5]
   30438:	b	3034c <fputs@plt+0x2ba38>
   3043c:	ldr	ip, [sp, #44]	; 0x2c
   30440:	str	r6, [sp, #64]	; 0x40
   30444:	cmp	ip, #0
   30448:	ldr	sl, [sp, #32]
   3044c:	ldr	r4, [sp, #72]	; 0x48
   30450:	ldr	fp, [sp, #76]	; 0x4c
   30454:	bne	30e1c <fputs@plt+0x2c508>
   30458:	cmp	r8, #0
   3045c:	beq	30e1c <fputs@plt+0x2c508>
   30460:	ldr	r3, [sp, #60]	; 0x3c
   30464:	cmp	r3, #15
   30468:	bls	30e1c <fputs@plt+0x2c508>
   3046c:	ldrb	r3, [r8, #3]
   30470:	cmp	r3, #2
   30474:	bne	30d60 <fputs@plt+0x2c44c>
   30478:	ldrb	r3, [r8]
   3047c:	cmp	r3, #108	; 0x6c
   30480:	bne	30d60 <fputs@plt+0x2c44c>
   30484:	ldr	ip, [sp, #44]	; 0x2c
   30488:	mov	r1, r8
   3048c:	ldr	r9, [sp, #64]	; 0x40
   30490:	mov	r0, fp
   30494:	str	sl, [sp, #4]
   30498:	ldr	r8, [sp, #56]	; 0x38
   3049c:	ldr	sl, [sp, #40]	; 0x28
   304a0:	str	ip, [sp, #16]
   304a4:	str	ip, [sp, #24]
   304a8:	add	ip, sp, #80	; 0x50
   304ac:	str	r9, [sp]
   304b0:	ldr	r2, [sp, #60]	; 0x3c
   304b4:	str	sl, [sp, #8]
   304b8:	ldr	r3, [sp, #48]	; 0x30
   304bc:	str	r7, [sp, #12]
   304c0:	str	r8, [sp, #20]
   304c4:	str	ip, [sp, #28]
   304c8:	bl	36848 <fputs@plt+0x31f34>
   304cc:	cmp	r0, #0
   304d0:	blt	30d68 <fputs@plt+0x2c454>
   304d4:	ldr	ip, [sp, #80]	; 0x50
   304d8:	mov	r7, #392	; 0x188
   304dc:	ldrd	r2, [fp, r7]
   304e0:	mov	r1, #0
   304e4:	mov	r0, #805306368	; 0x30000000
   304e8:	ldrd	r8, [ip, #56]	; 0x38
   304ec:	and	r3, r3, r1
   304f0:	and	r2, r2, r0
   304f4:	orr	r2, r2, r8
   304f8:	orr	r3, r3, r9
   304fc:	strd	r2, [ip, #56]	; 0x38
   30500:	ldr	r6, [r5]
   30504:	add	r1, r5, r6
   30508:	cmp	r4, r1
   3050c:	bcs	30ef0 <fputs@plt+0x2c5dc>
   30510:	ldr	r9, [pc, #2888]	; 31060 <fputs@plt+0x2c74c>
   30514:	mov	sl, #0
   30518:	ldr	r8, [pc, #2884]	; 31064 <fputs@plt+0x2c750>
   3051c:	add	r9, pc, r9
   30520:	str	r9, [sp, #60]	; 0x3c
   30524:	ldr	r9, [pc, #2876]	; 31068 <fputs@plt+0x2c754>
   30528:	add	r8, pc, r8
   3052c:	str	sl, [sp, #56]	; 0x38
   30530:	add	r9, pc, r9
   30534:	str	r8, [sp, #64]	; 0x40
   30538:	str	r9, [sp, #72]	; 0x48
   3053c:	str	sl, [sp, #44]	; 0x2c
   30540:	b	305fc <fputs@plt+0x2bce8>
   30544:	movw	r2, #4105	; 0x1009
   30548:	mov	r3, #0
   3054c:	cmp	r9, r3
   30550:	cmpeq	r8, r2
   30554:	beq	30808 <fputs@plt+0x2bef4>
   30558:	bhi	306c8 <fputs@plt+0x2bdb4>
   3055c:	movw	r2, #4102	; 0x1006
   30560:	mov	r3, #0
   30564:	cmp	r9, r3
   30568:	cmpeq	r8, r2
   3056c:	beq	307f0 <fputs@plt+0x2bedc>
   30570:	bcc	307d8 <fputs@plt+0x2bec4>
   30574:	movw	r2, #4103	; 0x1007
   30578:	mov	r3, #0
   3057c:	cmp	r9, r3
   30580:	cmpeq	r8, r2
   30584:	beq	30968 <fputs@plt+0x2c054>
   30588:	movw	r2, #4104	; 0x1008
   3058c:	mov	r3, #0
   30590:	cmp	r9, r3
   30594:	cmpeq	r8, r2
   30598:	bne	30930 <fputs@plt+0x2c01c>
   3059c:	ldr	r1, [sp, #80]	; 0x50
   305a0:	add	r3, r4, #16
   305a4:	sub	r0, r0, #16
   305a8:	mov	r8, #16384	; 0x4000
   305ac:	mov	r9, #0
   305b0:	str	r0, [r1, #128]	; 0x80
   305b4:	str	r3, [r1, #124]	; 0x7c
   305b8:	ldrd	r2, [fp, r7]
   305bc:	and	r2, r2, r8
   305c0:	and	r3, r3, r9
   305c4:	ldrd	r8, [r1, #56]	; 0x38
   305c8:	orr	r2, r2, r8
   305cc:	orr	r3, r3, r9
   305d0:	strd	r2, [r1, #56]	; 0x38
   305d4:	ldr	sl, [r4]
   305d8:	ldr	r6, [r5]
   305dc:	add	sl, sl, #7
   305e0:	add	r3, r5, r6
   305e4:	bic	sl, sl, #7
   305e8:	add	r4, r4, sl
   305ec:	cmp	r4, r3
   305f0:	bcs	30c9c <fputs@plt+0x2c388>
   305f4:	cmp	r5, r4
   305f8:	bhi	30c9c <fputs@plt+0x2c388>
   305fc:	ldrd	r8, [r4, #8]
   30600:	movw	r2, #4100	; 0x1004
   30604:	ldrd	r0, [r4]
   30608:	mov	r3, #0
   3060c:	cmp	r9, r3
   30610:	cmpeq	r8, r2
   30614:	mov	sl, r0
   30618:	beq	308a8 <fputs@plt+0x2bf94>
   3061c:	bhi	30544 <fputs@plt+0x2bc30>
   30620:	cmp	r9, #0
   30624:	cmpeq	r8, #10
   30628:	beq	30860 <fputs@plt+0x2bf4c>
   3062c:	bls	30744 <fputs@plt+0x2be30>
   30630:	movw	r2, #4097	; 0x1001
   30634:	mov	r3, #0
   30638:	cmp	r9, r3
   3063c:	cmpeq	r8, r2
   30640:	beq	30a88 <fputs@plt+0x2c174>
   30644:	bls	307b0 <fputs@plt+0x2be9c>
   30648:	movw	r2, #4098	; 0x1002
   3064c:	mov	r3, #0
   30650:	cmp	r9, r3
   30654:	cmpeq	r8, r2
   30658:	beq	30980 <fputs@plt+0x2c06c>
   3065c:	movw	r2, #4099	; 0x1003
   30660:	mov	r3, #0
   30664:	cmp	r9, r3
   30668:	cmpeq	r8, r2
   3066c:	bne	30930 <fputs@plt+0x2c01c>
   30670:	ldrd	r2, [fp, r7]
   30674:	mov	r8, #1024	; 0x400
   30678:	mov	r9, #0
   3067c:	and	r2, r2, r8
   30680:	and	r3, r3, r9
   30684:	orrs	ip, r2, r3
   30688:	beq	305dc <fputs@plt+0x2bcc8>
   3068c:	ldr	r3, [sp, #80]	; 0x50
   30690:	subs	r0, r0, #16
   30694:	sbc	r1, r1, #0
   30698:	lsr	r2, r0, #2
   3069c:	orr	r2, r2, r1, lsl #30
   306a0:	ldrd	r0, [r3, #56]	; 0x38
   306a4:	str	r2, [r3, #100]	; 0x64
   306a8:	add	r2, r4, #16
   306ac:	orr	r0, r0, r8
   306b0:	str	r2, [r3, #96]	; 0x60
   306b4:	orr	r1, r1, r9
   306b8:	strd	r0, [r3, #56]	; 0x38
   306bc:	ldr	sl, [r4]
   306c0:	ldr	r6, [r5]
   306c4:	b	305dc <fputs@plt+0x2bcc8>
   306c8:	movw	r2, #4107	; 0x100b
   306cc:	mov	r3, #0
   306d0:	cmp	r9, r3
   306d4:	cmpeq	r8, r2
   306d8:	beq	305dc <fputs@plt+0x2bcc8>
   306dc:	bcc	30a30 <fputs@plt+0x2c11c>
   306e0:	movw	r2, #4108	; 0x100c
   306e4:	mov	r3, #0
   306e8:	cmp	r9, r3
   306ec:	cmpeq	r8, r2
   306f0:	beq	309d8 <fputs@plt+0x2c0c4>
   306f4:	movw	r2, #4109	; 0x100d
   306f8:	mov	r3, #0
   306fc:	cmp	r9, r3
   30700:	cmpeq	r8, r2
   30704:	bne	30930 <fputs@plt+0x2c01c>
   30708:	ldr	ip, [sp, #80]	; 0x50
   3070c:	mov	r0, #1073741824	; 0x40000000
   30710:	mov	r1, #0
   30714:	add	r3, r4, #16
   30718:	str	r3, [ip, #188]	; 0xbc
   3071c:	ldrd	r2, [fp, r7]
   30720:	ldrd	r8, [ip, #56]	; 0x38
   30724:	and	r2, r2, r0
   30728:	and	r3, r3, r1
   3072c:	orr	r2, r2, r8
   30730:	orr	r3, r3, r9
   30734:	strd	r2, [ip, #56]	; 0x38
   30738:	ldr	sl, [r4]
   3073c:	ldr	r6, [r5]
   30740:	b	305dc <fputs@plt+0x2bcc8>
   30744:	cmp	r9, #0
   30748:	cmpeq	r8, #4
   3074c:	beq	30c30 <fputs@plt+0x2c31c>
   30750:	cmp	r9, #0
   30754:	cmpeq	r8, #5
   30758:	beq	305dc <fputs@plt+0x2bcc8>
   3075c:	cmp	r9, #0
   30760:	cmpeq	r8, #3
   30764:	bne	30930 <fputs@plt+0x2c01c>
   30768:	ldr	ip, [sp, #80]	; 0x50
   3076c:	ldrd	r2, [r4, #16]
   30770:	ldr	r9, [sp, #44]	; 0x2c
   30774:	ldr	r8, [ip, #260]	; 0x104
   30778:	adds	r0, r2, r9
   3077c:	mov	r9, #0
   30780:	add	r8, r8, #7
   30784:	adc	r1, r3, #0
   30788:	bic	r8, r8, #7
   3078c:	add	r8, r8, #16
   30790:	str	r8, [sp, #76]	; 0x4c
   30794:	cmp	r1, r9
   30798:	cmpeq	r0, r8
   3079c:	bhi	30e24 <fputs@plt+0x2c510>
   307a0:	ldr	r9, [sp, #44]	; 0x2c
   307a4:	add	r9, r9, r2
   307a8:	str	r9, [sp, #44]	; 0x2c
   307ac:	b	305dc <fputs@plt+0x2bcc8>
   307b0:	cmp	r9, #0
   307b4:	cmpeq	r8, #4096	; 0x1000
   307b8:	bne	30930 <fputs@plt+0x2c01c>
   307bc:	mov	r0, fp
   307c0:	ldr	r1, [sp, #80]	; 0x50
   307c4:	add	r2, r4, #16
   307c8:	bl	301a4 <fputs@plt+0x2b890>
   307cc:	ldr	sl, [r4]
   307d0:	ldr	r6, [r5]
   307d4:	b	305dc <fputs@plt+0x2bcc8>
   307d8:	ldr	ip, [sp, #80]	; 0x50
   307dc:	add	r3, r4, #16
   307e0:	mov	r0, #4096	; 0x1000
   307e4:	mov	r1, #0
   307e8:	str	r3, [ip, #116]	; 0x74
   307ec:	b	3071c <fputs@plt+0x2be08>
   307f0:	ldr	ip, [sp, #80]	; 0x50
   307f4:	add	r3, r4, #16
   307f8:	mov	r0, #2048	; 0x800
   307fc:	mov	r1, #0
   30800:	str	r3, [ip, #112]	; 0x70
   30804:	b	3071c <fputs@plt+0x2be08>
   30808:	ldr	r1, [sp, #80]	; 0x50
   3080c:	add	r3, r4, #16
   30810:	mov	r8, #2064384	; 0x1f8000
   30814:	mov	r9, #0
   30818:	mov	r0, fp
   3081c:	str	r3, [r1, #136]	; 0x88
   30820:	ldrd	r2, [fp, r7]
   30824:	and	r8, r8, r2
   30828:	and	r9, r9, r3
   3082c:	ldrd	r2, [r1, #56]	; 0x38
   30830:	orr	r2, r2, r8
   30834:	orr	r3, r3, r9
   30838:	strd	r2, [r1, #56]	; 0x38
   3083c:	bl	2ad14 <fputs@plt+0x26400>
   30840:	subs	r6, r0, #0
   30844:	blt	30f00 <fputs@plt+0x2c5ec>
   30848:	ldr	r2, [fp, #1100]	; 0x44c
   3084c:	ldr	r3, [sp, #80]	; 0x50
   30850:	str	r2, [r3, #184]	; 0xb8
   30854:	ldr	sl, [r4]
   30858:	ldr	r6, [r5]
   3085c:	b	305dc <fputs@plt+0x2bcc8>
   30860:	add	r9, r4, #16
   30864:	str	r9, [sp, #56]	; 0x38
   30868:	mov	r0, r9
   3086c:	bl	2d55c <fputs@plt+0x28c48>
   30870:	cmp	r0, #0
   30874:	bne	305dc <fputs@plt+0x2bcc8>
   30878:	ldr	r0, [sp, #80]	; 0x50
   3087c:	mvn	r6, #73	; 0x49
   30880:	cmp	r0, #0
   30884:	bne	30cfc <fputs@plt+0x2c3e8>
   30888:	ldr	r0, [pc, #2012]	; 3106c <fputs@plt+0x2c758>
   3088c:	movw	r2, #391	; 0x187
   30890:	ldr	r1, [pc, #2008]	; 31070 <fputs@plt+0x2c75c>
   30894:	ldr	r3, [pc, #2008]	; 31074 <fputs@plt+0x2c760>
   30898:	add	r0, pc, r0
   3089c:	add	r1, pc, r1
   308a0:	add	r3, pc, r3
   308a4:	bl	5ac34 <fputs@plt+0x56320>
   308a8:	add	r8, r4, #24
   308ac:	mov	r0, r8
   308b0:	bl	2d55c <fputs@plt+0x28c48>
   308b4:	cmp	r0, #0
   308b8:	beq	30878 <fputs@plt+0x2bf64>
   308bc:	ldrd	r2, [fp, r7]
   308c0:	mov	r1, #0
   308c4:	mov	r0, #536870912	; 0x20000000
   308c8:	and	r3, r3, r1
   308cc:	and	r2, r2, r0
   308d0:	orrs	r1, r2, r3
   308d4:	beq	305dc <fputs@plt+0x2bcc8>
   308d8:	ldr	r3, [sp, #80]	; 0x50
   308dc:	ldr	r6, [r3, #176]	; 0xb0
   308e0:	mov	r0, r6
   308e4:	bl	59fb4 <fputs@plt+0x556a0>
   308e8:	add	r3, r0, #2
   308ec:	mov	r0, r6
   308f0:	lsl	r6, r3, #2
   308f4:	mov	r1, r6
   308f8:	bl	47a0 <realloc@plt>
   308fc:	cmp	r0, #0
   30900:	beq	30ee4 <fputs@plt+0x2c5d0>
   30904:	sub	r6, r6, #8
   30908:	mov	r3, r0
   3090c:	mov	r2, #0
   30910:	mov	r9, #0
   30914:	str	r8, [r3, r6]!
   30918:	mov	r8, #536870912	; 0x20000000
   3091c:	str	r2, [r3, #4]
   30920:	ldr	r1, [sp, #80]	; 0x50
   30924:	ldrd	r2, [r1, #56]	; 0x38
   30928:	str	r0, [r1, #176]	; 0xb0
   3092c:	b	305c8 <fputs@plt+0x2bcb4>
   30930:	bl	5b610 <fputs@plt+0x56cfc>
   30934:	cmp	r0, #6
   30938:	ble	305dc <fputs@plt+0x2bcc8>
   3093c:	ldr	sl, [sp, #64]	; 0x40
   30940:	mov	r0, #7
   30944:	mov	r1, #0
   30948:	strd	r8, [sp, #8]
   3094c:	ldr	r2, [sp, #60]	; 0x3c
   30950:	movw	r3, #766	; 0x2fe
   30954:	str	sl, [sp]
   30958:	ldr	sl, [sp, #72]	; 0x48
   3095c:	str	sl, [sp, #4]
   30960:	bl	5ae90 <fputs@plt+0x5657c>
   30964:	b	307cc <fputs@plt+0x2beb8>
   30968:	ldr	ip, [sp, #80]	; 0x50
   3096c:	add	r3, r4, #16
   30970:	mov	r0, #8192	; 0x2000
   30974:	mov	r1, #0
   30978:	str	r3, [ip, #120]	; 0x78
   3097c:	b	3071c <fputs@plt+0x2be08>
   30980:	ldrd	r2, [r4, #16]
   30984:	orrs	r9, r2, r3
   30988:	beq	309b8 <fputs@plt+0x2c0a4>
   3098c:	ldr	ip, [sp, #80]	; 0x50
   30990:	mov	r0, #1
   30994:	mov	r1, #0
   30998:	str	r2, [ip, #104]	; 0x68
   3099c:	ldrd	r2, [fp, r7]
   309a0:	ldrd	r8, [ip, #56]	; 0x38
   309a4:	and	r2, r2, r0
   309a8:	and	r3, r3, r1
   309ac:	orr	r2, r2, r8
   309b0:	orr	r3, r3, r9
   309b4:	strd	r2, [ip, #56]	; 0x38
   309b8:	ldrd	r2, [r4, #24]
   309bc:	orrs	sl, r2, r3
   309c0:	beq	307cc <fputs@plt+0x2beb8>
   309c4:	ldr	ip, [sp, #80]	; 0x50
   309c8:	mov	r0, #2
   309cc:	mov	r1, #0
   309d0:	str	r2, [ip, #108]	; 0x6c
   309d4:	b	3071c <fputs@plt+0x2be08>
   309d8:	ldr	r3, [r4, #16]
   309dc:	cmn	r3, #1
   309e0:	beq	30a10 <fputs@plt+0x2c0fc>
   309e4:	ldr	ip, [sp, #80]	; 0x50
   309e8:	mov	r0, #67108864	; 0x4000000
   309ec:	mov	r1, #0
   309f0:	str	r3, [ip, #160]	; 0xa0
   309f4:	ldrd	r2, [fp, r7]
   309f8:	ldrd	r8, [ip, #56]	; 0x38
   309fc:	and	r2, r2, r0
   30a00:	and	r3, r3, r1
   30a04:	orr	r2, r2, r8
   30a08:	orr	r3, r3, r9
   30a0c:	strd	r2, [ip, #56]	; 0x38
   30a10:	ldr	r3, [r4, #20]
   30a14:	cmn	r3, #1
   30a18:	beq	307cc <fputs@plt+0x2beb8>
   30a1c:	ldr	ip, [sp, #80]	; 0x50
   30a20:	mov	r0, #134217728	; 0x8000000
   30a24:	mov	r1, #0
   30a28:	str	r3, [ip, #164]	; 0xa4
   30a2c:	b	3071c <fputs@plt+0x2be08>
   30a30:	ldr	r6, [r4, #16]
   30a34:	bl	4e510 <fputs@plt+0x49bfc>
   30a38:	cmp	r6, r0
   30a3c:	bne	30878 <fputs@plt+0x2bf64>
   30a40:	ldrd	r2, [r4]
   30a44:	ldr	r0, [r4, #16]
   30a48:	subs	r2, r2, #20
   30a4c:	sbc	r3, r3, #0
   30a50:	ands	r1, r0, #31
   30a54:	movne	r1, #1
   30a58:	add	r0, r1, r0, lsr #5
   30a5c:	mov	r1, #0
   30a60:	lsl	r0, r0, #4
   30a64:	cmp	r3, r1
   30a68:	cmpeq	r2, r0
   30a6c:	bcc	30878 <fputs@plt+0x2bf64>
   30a70:	ldr	ip, [sp, #80]	; 0x50
   30a74:	add	r3, r4, #20
   30a78:	mov	r0, #31457280	; 0x1e00000
   30a7c:	mov	r1, #0
   30a80:	str	r3, [ip, #156]	; 0x9c
   30a84:	b	3071c <fputs@plt+0x2be08>
   30a88:	ldr	r3, [r4, #16]
   30a8c:	cmn	r3, #1
   30a90:	beq	30ac0 <fputs@plt+0x2c1ac>
   30a94:	ldr	ip, [sp, #80]	; 0x50
   30a98:	mov	r0, #4
   30a9c:	mov	r1, #0
   30aa0:	str	r3, [ip, #64]	; 0x40
   30aa4:	ldrd	r2, [fp, r7]
   30aa8:	ldrd	r8, [ip, #56]	; 0x38
   30aac:	and	r2, r2, r0
   30ab0:	and	r3, r3, r1
   30ab4:	orr	r2, r2, r8
   30ab8:	orr	r3, r3, r9
   30abc:	strd	r2, [ip, #56]	; 0x38
   30ac0:	ldr	r3, [r4, #20]
   30ac4:	cmn	r3, #1
   30ac8:	beq	30af8 <fputs@plt+0x2c1e4>
   30acc:	ldr	ip, [sp, #80]	; 0x50
   30ad0:	mov	r0, #8
   30ad4:	mov	r1, #0
   30ad8:	str	r3, [ip, #68]	; 0x44
   30adc:	ldrd	r2, [fp, r7]
   30ae0:	ldrd	r8, [ip, #56]	; 0x38
   30ae4:	and	r2, r2, r0
   30ae8:	and	r3, r3, r1
   30aec:	orr	r2, r2, r8
   30af0:	orr	r3, r3, r9
   30af4:	strd	r2, [ip, #56]	; 0x38
   30af8:	ldr	r3, [r4, #24]
   30afc:	cmn	r3, #1
   30b00:	beq	30b30 <fputs@plt+0x2c21c>
   30b04:	ldr	ip, [sp, #80]	; 0x50
   30b08:	mov	r0, #16
   30b0c:	mov	r1, #0
   30b10:	str	r3, [ip, #72]	; 0x48
   30b14:	ldrd	r2, [fp, r7]
   30b18:	ldrd	r8, [ip, #56]	; 0x38
   30b1c:	and	r2, r2, r0
   30b20:	and	r3, r3, r1
   30b24:	orr	r2, r2, r8
   30b28:	orr	r3, r3, r9
   30b2c:	strd	r2, [ip, #56]	; 0x38
   30b30:	ldr	r3, [r4, #28]
   30b34:	cmn	r3, #1
   30b38:	beq	30b68 <fputs@plt+0x2c254>
   30b3c:	ldr	ip, [sp, #80]	; 0x50
   30b40:	mov	r0, #32
   30b44:	mov	r1, #0
   30b48:	str	r3, [ip, #76]	; 0x4c
   30b4c:	ldrd	r2, [fp, r7]
   30b50:	ldrd	r8, [ip, #56]	; 0x38
   30b54:	and	r2, r2, r0
   30b58:	and	r3, r3, r1
   30b5c:	orr	r2, r2, r8
   30b60:	orr	r3, r3, r9
   30b64:	strd	r2, [ip, #56]	; 0x38
   30b68:	ldr	r3, [r4, #32]
   30b6c:	cmn	r3, #1
   30b70:	beq	30ba0 <fputs@plt+0x2c28c>
   30b74:	ldr	ip, [sp, #80]	; 0x50
   30b78:	mov	r0, #64	; 0x40
   30b7c:	mov	r1, #0
   30b80:	str	r3, [ip, #80]	; 0x50
   30b84:	ldrd	r2, [fp, r7]
   30b88:	ldrd	r8, [ip, #56]	; 0x38
   30b8c:	and	r2, r2, r0
   30b90:	and	r3, r3, r1
   30b94:	orr	r2, r2, r8
   30b98:	orr	r3, r3, r9
   30b9c:	strd	r2, [ip, #56]	; 0x38
   30ba0:	ldr	r3, [r4, #36]	; 0x24
   30ba4:	cmn	r3, #1
   30ba8:	beq	30bd8 <fputs@plt+0x2c2c4>
   30bac:	ldr	ip, [sp, #80]	; 0x50
   30bb0:	mov	r0, #128	; 0x80
   30bb4:	mov	r1, #0
   30bb8:	str	r3, [ip, #84]	; 0x54
   30bbc:	ldrd	r2, [fp, r7]
   30bc0:	ldrd	r8, [ip, #56]	; 0x38
   30bc4:	and	r2, r2, r0
   30bc8:	and	r3, r3, r1
   30bcc:	orr	r2, r2, r8
   30bd0:	orr	r3, r3, r9
   30bd4:	strd	r2, [ip, #56]	; 0x38
   30bd8:	ldr	r3, [r4, #40]	; 0x28
   30bdc:	cmn	r3, #1
   30be0:	beq	30c10 <fputs@plt+0x2c2fc>
   30be4:	ldr	ip, [sp, #80]	; 0x50
   30be8:	mov	r0, #256	; 0x100
   30bec:	mov	r1, #0
   30bf0:	str	r3, [ip, #88]	; 0x58
   30bf4:	ldrd	r2, [fp, r7]
   30bf8:	ldrd	r8, [ip, #56]	; 0x38
   30bfc:	and	r2, r2, r0
   30c00:	and	r3, r3, r1
   30c04:	orr	r2, r2, r8
   30c08:	orr	r3, r3, r9
   30c0c:	strd	r2, [ip, #56]	; 0x38
   30c10:	ldr	r3, [r4, #44]	; 0x2c
   30c14:	cmn	r3, #1
   30c18:	beq	307cc <fputs@plt+0x2beb8>
   30c1c:	ldr	ip, [sp, #80]	; 0x50
   30c20:	mov	r0, #512	; 0x200
   30c24:	mov	r1, #0
   30c28:	str	r3, [ip, #92]	; 0x5c
   30c2c:	b	3071c <fputs@plt+0x2be08>
   30c30:	ldr	r0, [sp, #80]	; 0x50
   30c34:	ldr	sl, [sp, #44]	; 0x2c
   30c38:	ldr	r3, [r0, #260]	; 0x104
   30c3c:	add	r3, r3, #7
   30c40:	bic	r3, r3, #7
   30c44:	add	r3, r3, #16
   30c48:	cmp	r3, sl
   30c4c:	bhi	30cf8 <fputs@plt+0x2c3e4>
   30c50:	bl	376a8 <fputs@plt+0x32d94>
   30c54:	cmp	r0, #0
   30c58:	beq	30ee4 <fputs@plt+0x2c5d0>
   30c5c:	ldr	r3, [r4, #32]
   30c60:	ldrb	r1, [r0, #36]	; 0x24
   30c64:	ldr	r8, [sp, #44]	; 0x2c
   30c68:	str	r3, [r0, #32]
   30c6c:	orr	r1, r1, #4
   30c70:	ldrd	r2, [r4, #16]
   30c74:	strd	r2, [r0, #24]
   30c78:	ldr	r3, [r4, #24]
   30c7c:	strb	r1, [r0, #36]	; 0x24
   30c80:	str	r3, [r0, #12]
   30c84:	ldr	r3, [r4, #24]
   30c88:	ldr	sl, [r4]
   30c8c:	add	r8, r8, r3
   30c90:	ldr	r6, [r5]
   30c94:	str	r8, [sp, #44]	; 0x2c
   30c98:	b	305dc <fputs@plt+0x2bcc8>
   30c9c:	ldr	r1, [sp, #80]	; 0x50
   30ca0:	ldrd	r2, [r1, #56]	; 0x38
   30ca4:	mov	r0, #392	; 0x188
   30ca8:	mov	r6, #536870912	; 0x20000000
   30cac:	ldrd	r8, [fp, r0]
   30cb0:	mov	r7, #0
   30cb4:	mov	r0, r1
   30cb8:	and	r6, r6, r8
   30cbc:	and	r7, r7, r9
   30cc0:	orr	r6, r6, r2
   30cc4:	orr	r7, r7, r3
   30cc8:	strd	r6, [r1, #56]	; 0x38
   30ccc:	bl	3dab0 <fputs@plt+0x3919c>
   30cd0:	subs	r6, r0, #0
   30cd4:	ldr	r0, [sp, #80]	; 0x50
   30cd8:	blt	30880 <fputs@plt+0x2bf6c>
   30cdc:	ldr	r1, [r0, #244]	; 0xf4
   30ce0:	ldrd	r2, [r5, #48]	; 0x30
   30ce4:	ldr	r6, [r1, #8]
   30ce8:	ldr	r7, [r1, #12]
   30cec:	cmp	r7, r3
   30cf0:	cmpeq	r6, r2
   30cf4:	beq	30d70 <fputs@plt+0x2c45c>
   30cf8:	mvn	r6, #73	; 0x49
   30cfc:	ldr	ip, [r0, #316]	; 0x13c
   30d00:	add	r3, r0, #272	; 0x110
   30d04:	cmp	ip, #0
   30d08:	movne	r2, #0
   30d0c:	mvnne	lr, #0
   30d10:	beq	30d34 <fputs@plt+0x2c420>
   30d14:	ldr	r1, [r3, #32]
   30d18:	add	r2, r2, #1
   30d1c:	cmp	r1, #0
   30d20:	strge	lr, [r3, #32]
   30d24:	ldr	r3, [r3]
   30d28:	ldrge	ip, [r0, #316]	; 0x13c
   30d2c:	cmp	r2, ip
   30d30:	bcc	30d14 <fputs@plt+0x2c400>
   30d34:	bl	37178 <fputs@plt+0x32864>
   30d38:	ldr	r0, [sp, #40]	; 0x28
   30d3c:	bl	4140 <free@plt>
   30d40:	ldr	fp, [sp, #68]	; 0x44
   30d44:	ldr	r2, [sp, #84]	; 0x54
   30d48:	mov	r0, r6
   30d4c:	ldr	r3, [fp]
   30d50:	cmp	r2, r3
   30d54:	bne	31020 <fputs@plt+0x2c70c>
   30d58:	add	sp, sp, #92	; 0x5c
   30d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30d60:	mvn	r6, #90	; 0x5a
   30d64:	b	30d38 <fputs@plt+0x2c424>
   30d68:	mov	r6, r0
   30d6c:	b	30d38 <fputs@plt+0x2c424>
   30d70:	ldrb	r1, [r1, #2]
   30d74:	ldrd	r8, [r5, #8]
   30d78:	and	r3, r1, #1
   30d7c:	eor	ip, r3, #1
   30d80:	and	r2, r8, #1
   30d84:	cmp	ip, r2
   30d88:	bne	30cf8 <fputs@plt+0x2c3e4>
   30d8c:	cmp	r3, #0
   30d90:	beq	30da8 <fputs@plt+0x2c494>
   30d94:	ldrd	r6, [r0, #8]
   30d98:	ldrd	r2, [r5, #56]	; 0x38
   30d9c:	cmp	r7, r3
   30da0:	cmpeq	r6, r2
   30da4:	bne	30cf8 <fputs@plt+0x2c3e4>
   30da8:	lsrs	r9, r9, #1
   30dac:	rrx	r8, r8
   30db0:	eor	r1, r8, r1, lsr #1
   30db4:	tst	r1, #1
   30db8:	bne	30cf8 <fputs@plt+0x2c3e4>
   30dbc:	ldrd	r2, [r5, #32]
   30dc0:	orrs	r9, r2, r3
   30dc4:	bne	30f08 <fputs@plt+0x2c5f4>
   30dc8:	mov	r1, r0
   30dcc:	mov	r0, fp
   30dd0:	bl	37038 <fputs@plt+0x32724>
   30dd4:	ldr	r0, [sp, #80]	; 0x50
   30dd8:	ldr	sl, [sp, #56]	; 0x38
   30ddc:	cmp	sl, #0
   30de0:	strne	sl, [r0, #28]
   30de4:	beq	30f44 <fputs@plt+0x2c630>
   30de8:	ldrb	r3, [r0, #240]	; 0xf0
   30dec:	mov	sl, #0
   30df0:	str	r5, [r0, #432]	; 0x1b0
   30df4:	mov	r6, #1
   30df8:	orr	r3, r3, #96	; 0x60
   30dfc:	strb	r3, [r0, #240]	; 0xf0
   30e00:	ldr	r3, [fp, #44]	; 0x2c
   30e04:	ldr	r2, [fp, #40]	; 0x28
   30e08:	add	r1, r3, r6
   30e0c:	str	sl, [sp, #40]	; 0x28
   30e10:	str	r1, [fp, #44]	; 0x2c
   30e14:	str	r0, [r2, r3, lsl #2]
   30e18:	b	30d38 <fputs@plt+0x2c424>
   30e1c:	mvn	r6, #73	; 0x49
   30e20:	b	30d38 <fputs@plt+0x2c424>
   30e24:	mov	r0, ip
   30e28:	bl	376a8 <fputs@plt+0x32d94>
   30e2c:	cmp	r0, #0
   30e30:	beq	30ee4 <fputs@plt+0x2c5d0>
   30e34:	ldr	r1, [r4, #24]
   30e38:	ldr	r2, [r4, #28]
   30e3c:	ldr	r9, [sp, #76]	; 0x4c
   30e40:	and	r2, r1, r2
   30e44:	ldr	sl, [sp, #44]	; 0x2c
   30e48:	cmn	r2, #1
   30e4c:	ldrb	r3, [r0, #36]	; 0x24
   30e50:	movne	r2, #0
   30e54:	moveq	r2, #1
   30e58:	cmp	r9, sl
   30e5c:	bfi	r3, r2, #3, #1
   30e60:	strb	r3, [r0, #36]	; 0x24
   30e64:	bhi	30ea4 <fputs@plt+0x2c590>
   30e68:	cmp	r2, #0
   30e6c:	ldreq	r3, [r4, #24]
   30e70:	addeq	r3, r5, r3
   30e74:	streq	r3, [r0, #4]
   30e78:	ldr	r3, [r4, #16]
   30e7c:	str	r3, [r0, #12]
   30e80:	ldrb	r3, [r0, #36]	; 0x24
   30e84:	orr	r3, r3, #4
   30e88:	strb	r3, [r0, #36]	; 0x24
   30e8c:	ldr	r2, [r4, #16]
   30e90:	ldr	sl, [r4]
   30e94:	ldr	r6, [r5]
   30e98:	b	307a0 <fputs@plt+0x2be8c>
   30e9c:	mvn	r6, #11
   30ea0:	b	30d38 <fputs@plt+0x2c424>
   30ea4:	cmp	r2, #0
   30ea8:	bne	30ec8 <fputs@plt+0x2c5b4>
   30eac:	ldr	r3, [r4, #24]
   30eb0:	ldr	r8, [sp, #76]	; 0x4c
   30eb4:	ldr	r9, [sp, #44]	; 0x2c
   30eb8:	add	r3, r8, r3
   30ebc:	rsb	r3, r9, r3
   30ec0:	add	r3, r5, r3
   30ec4:	str	r3, [r0, #4]
   30ec8:	ldr	r3, [r4, #16]
   30ecc:	ldr	sl, [sp, #76]	; 0x4c
   30ed0:	ldr	r8, [sp, #44]	; 0x2c
   30ed4:	rsb	r3, sl, r3
   30ed8:	add	r3, r3, r8
   30edc:	str	r3, [r0, #12]
   30ee0:	b	30e80 <fputs@plt+0x2c56c>
   30ee4:	ldr	r0, [sp, #80]	; 0x50
   30ee8:	mvn	r6, #11
   30eec:	b	30880 <fputs@plt+0x2bf6c>
   30ef0:	mov	r8, #0
   30ef4:	mov	r1, ip
   30ef8:	str	r8, [sp, #56]	; 0x38
   30efc:	b	30ca4 <fputs@plt+0x2c390>
   30f00:	ldr	r0, [sp, #80]	; 0x50
   30f04:	b	30880 <fputs@plt+0x2bf6c>
   30f08:	ldr	ip, [pc, #360]	; 31078 <fputs@plt+0x2c764>
   30f0c:	mov	r1, #26
   30f10:	strd	r2, [sp, #8]
   30f14:	add	r0, r0, #456	; 0x1c8
   30f18:	add	ip, pc, ip
   30f1c:	mov	r3, r1
   30f20:	mov	r2, #1
   30f24:	str	ip, [sp]
   30f28:	bl	441c <__snprintf_chk@plt>
   30f2c:	ldr	r3, [sp, #80]	; 0x50
   30f30:	add	r2, r3, #456	; 0x1c8
   30f34:	mov	r0, r3
   30f38:	str	r2, [r3, #172]	; 0xac
   30f3c:	str	r2, [r3, #32]
   30f40:	b	30dd8 <fputs@plt+0x2c4c4>
   30f44:	ldrd	r2, [r5, #24]
   30f48:	mvn	r6, #0
   30f4c:	mvn	r7, #0
   30f50:	cmp	r3, r7
   30f54:	cmpeq	r2, r6
   30f58:	beq	31014 <fputs@plt+0x2c700>
   30f5c:	orrs	r9, r2, r3
   30f60:	bne	30fd4 <fputs@plt+0x2c6c0>
   30f64:	ldr	r3, [fp, #80]	; 0x50
   30f68:	str	r3, [r0, #28]
   30f6c:	b	30de8 <fputs@plt+0x2c4d4>
   30f70:	ldr	r0, [pc, #260]	; 3107c <fputs@plt+0x2c768>
   30f74:	mov	r2, #428	; 0x1ac
   30f78:	ldr	r1, [pc, #256]	; 31080 <fputs@plt+0x2c76c>
   30f7c:	ldr	r3, [pc, #256]	; 31084 <fputs@plt+0x2c770>
   30f80:	add	r0, pc, r0
   30f84:	add	r1, pc, r1
   30f88:	add	r3, pc, r3
   30f8c:	bl	5ac34 <fputs@plt+0x56320>
   30f90:	ldr	r0, [pc, #240]	; 31088 <fputs@plt+0x2c774>
   30f94:	movw	r2, #427	; 0x1ab
   30f98:	ldr	r1, [pc, #236]	; 3108c <fputs@plt+0x2c778>
   30f9c:	ldr	r3, [pc, #236]	; 31090 <fputs@plt+0x2c77c>
   30fa0:	add	r0, pc, r0
   30fa4:	add	r1, pc, r1
   30fa8:	add	r3, pc, r3
   30fac:	bl	5ac34 <fputs@plt+0x56320>
   30fb0:	mov	r4, r0
   30fb4:	str	r5, [sp, #40]	; 0x28
   30fb8:	ldr	r0, [sp, #40]	; 0x28
   30fbc:	bl	4140 <free@plt>
   30fc0:	mov	r0, r4
   30fc4:	bl	4818 <_Unwind_Resume@plt>
   30fc8:	mov	r4, r0
   30fcc:	str	fp, [sp, #40]	; 0x28
   30fd0:	b	30fb8 <fputs@plt+0x2c6a4>
   30fd4:	ldr	ip, [pc, #184]	; 31094 <fputs@plt+0x2c780>
   30fd8:	mov	r1, #26
   30fdc:	add	r0, r0, #480	; 0x1e0
   30fe0:	strd	r2, [sp, #8]
   30fe4:	add	ip, pc, ip
   30fe8:	mov	r3, r1
   30fec:	mov	r2, #1
   30ff0:	add	r0, r0, #2
   30ff4:	str	ip, [sp]
   30ff8:	bl	441c <__snprintf_chk@plt>
   30ffc:	ldr	r3, [sp, #80]	; 0x50
   31000:	add	r2, r3, #480	; 0x1e0
   31004:	add	r2, r2, #2
   31008:	mov	r0, r3
   3100c:	str	r2, [r3, #28]
   31010:	b	30de8 <fputs@plt+0x2c4d4>
   31014:	ldr	r8, [sp, #56]	; 0x38
   31018:	str	r8, [r0, #28]
   3101c:	b	30de8 <fputs@plt+0x2c4d4>
   31020:	bl	453c <__stack_chk_fail@plt>
   31024:	ldr	r0, [pc, #108]	; 31098 <fputs@plt+0x2c784>
   31028:	movw	r2, #429	; 0x1ad
   3102c:	ldr	r1, [pc, #104]	; 3109c <fputs@plt+0x2c788>
   31030:	ldr	r3, [pc, #104]	; 310a0 <fputs@plt+0x2c78c>
   31034:	add	r0, pc, r0
   31038:	add	r1, pc, r1
   3103c:	add	r3, pc, r3
   31040:	bl	5ac34 <fputs@plt+0x56320>
   31044:	mov	r4, r0
   31048:	b	30fb8 <fputs@plt+0x2c6a4>
   3104c:	mov	r4, r0
   31050:	str	r7, [sp, #40]	; 0x28
   31054:	b	30fb8 <fputs@plt+0x2c6a4>
   31058:	andeq	fp, r5, r4, lsl r9
   3105c:	andeq	r0, r0, r0, lsr r4
   31060:	andeq	fp, r3, r0, asr r8
   31064:	strdeq	fp, [r3], -ip
   31068:	andeq	fp, r3, r8, lsl #17
   3106c:	andeq	r2, r3, ip, asr r6
   31070:	ldrdeq	fp, [r3], -r0
   31074:	muleq	r3, ip, sl
   31078:	andeq	r9, r3, r4, asr #19
   3107c:	andeq	r0, r4, r0, lsr #24
   31080:	andeq	sl, r3, r8, ror #27
   31084:	andeq	fp, r3, r8, lsr #8
   31088:	muleq	r3, r8, r2
   3108c:	andeq	sl, r3, r8, asr #27
   31090:	andeq	fp, r3, r8, lsl #8
   31094:	strdeq	r9, [r3], -r8
   31098:	andeq	sl, r3, ip, asr sp
   3109c:	andeq	sl, r3, r4, lsr sp
   310a0:	andeq	fp, r3, r4, ror r3
   310a4:	ldr	ip, [pc, #432]	; 3125c <fputs@plt+0x2c948>
   310a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   310ac:	add	ip, pc, ip
   310b0:	subs	r8, r0, #0
   310b4:	ldr	r0, [pc, #420]	; 31260 <fputs@plt+0x2c94c>
   310b8:	mov	sl, r3
   310bc:	mov	r3, ip
   310c0:	sub	sp, sp, #40	; 0x28
   310c4:	mov	ip, #0
   310c8:	ldr	r9, [r3, r0]
   310cc:	str	ip, [sp, #8]
   310d0:	ldr	r3, [r9]
   310d4:	str	r3, [sp, #36]	; 0x24
   310d8:	beq	311dc <fputs@plt+0x2c8c8>
   310dc:	cmp	r1, #0
   310e0:	beq	3123c <fputs@plt+0x2c928>
   310e4:	cmp	r2, #0
   310e8:	beq	3121c <fputs@plt+0x2c908>
   310ec:	ldrd	r2, [r2, #8]
   310f0:	movw	r6, #32773	; 0x8005
   310f4:	mov	r7, #0
   310f8:	ldrd	r4, [r1, #56]	; 0x38
   310fc:	cmp	r3, r7
   31100:	cmpeq	r2, r6
   31104:	beq	311bc <fputs@plt+0x2c8a8>
   31108:	ldr	r2, [pc, #340]	; 31264 <fputs@plt+0x2c950>
   3110c:	add	r3, sp, #24
   31110:	add	r2, pc, r2
   31114:	mov	ip, r3
   31118:	add	r2, r2, #12
   3111c:	ldm	r2, {r0, r1, r2}
   31120:	stm	r3, {r0, r1, r2}
   31124:	add	r1, sp, #8
   31128:	mov	r2, r4
   3112c:	mov	r3, r5
   31130:	str	ip, [sp]
   31134:	mov	r0, r8
   31138:	str	r1, [sp, #4]
   3113c:	bl	38498 <fputs@plt+0x33b84>
   31140:	cmp	r0, #0
   31144:	blt	3118c <fputs@plt+0x2c878>
   31148:	mov	r2, sl
   3114c:	mov	r0, r8
   31150:	ldr	r1, [sp, #8]
   31154:	bl	301a4 <fputs@plt+0x2b890>
   31158:	mov	r0, r8
   3115c:	ldr	r1, [sp, #8]
   31160:	bl	27674 <fputs@plt+0x22d60>
   31164:	cmp	r0, #0
   31168:	blt	3118c <fputs@plt+0x2c878>
   3116c:	ldr	r3, [r8, #44]	; 0x2c
   31170:	mov	r4, #1
   31174:	ldr	r2, [r8, #40]	; 0x28
   31178:	ldr	r1, [sp, #8]
   3117c:	add	r0, r3, r4
   31180:	str	r0, [r8, #44]	; 0x2c
   31184:	str	r1, [r2, r3, lsl #2]
   31188:	b	311a0 <fputs@plt+0x2c88c>
   3118c:	mov	r4, r0
   31190:	ldr	r0, [sp, #8]
   31194:	cmp	r0, #0
   31198:	beq	311a0 <fputs@plt+0x2c88c>
   3119c:	bl	37178 <fputs@plt+0x32864>
   311a0:	ldr	r2, [sp, #36]	; 0x24
   311a4:	mov	r0, r4
   311a8:	ldr	r3, [r9]
   311ac:	cmp	r2, r3
   311b0:	bne	311d8 <fputs@plt+0x2c8c4>
   311b4:	add	sp, sp, #40	; 0x28
   311b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   311bc:	ldr	r2, [pc, #164]	; 31268 <fputs@plt+0x2c954>
   311c0:	add	r3, sp, #12
   311c4:	add	r2, pc, r2
   311c8:	mov	ip, r3
   311cc:	ldm	r2, {r0, r1, r2}
   311d0:	stm	r3, {r0, r1, r2}
   311d4:	b	31124 <fputs@plt+0x2c810>
   311d8:	bl	453c <__stack_chk_fail@plt>
   311dc:	ldr	r0, [pc, #136]	; 3126c <fputs@plt+0x2c958>
   311e0:	movw	r2, #1265	; 0x4f1
   311e4:	ldr	r1, [pc, #132]	; 31270 <fputs@plt+0x2c95c>
   311e8:	ldr	r3, [pc, #132]	; 31274 <fputs@plt+0x2c960>
   311ec:	add	r0, pc, r0
   311f0:	add	r1, pc, r1
   311f4:	add	r3, pc, r3
   311f8:	bl	5ac34 <fputs@plt+0x56320>
   311fc:	ldr	r3, [sp, #8]
   31200:	mov	r4, r0
   31204:	cmp	r3, #0
   31208:	beq	31214 <fputs@plt+0x2c900>
   3120c:	mov	r0, r3
   31210:	bl	37178 <fputs@plt+0x32864>
   31214:	mov	r0, r4
   31218:	bl	4818 <_Unwind_Resume@plt>
   3121c:	ldr	r0, [pc, #84]	; 31278 <fputs@plt+0x2c964>
   31220:	movw	r2, #1267	; 0x4f3
   31224:	ldr	r1, [pc, #80]	; 3127c <fputs@plt+0x2c968>
   31228:	ldr	r3, [pc, #80]	; 31280 <fputs@plt+0x2c96c>
   3122c:	add	r0, pc, r0
   31230:	add	r1, pc, r1
   31234:	add	r3, pc, r3
   31238:	bl	5ac34 <fputs@plt+0x56320>
   3123c:	ldr	r0, [pc, #64]	; 31284 <fputs@plt+0x2c970>
   31240:	movw	r2, #1266	; 0x4f2
   31244:	ldr	r1, [pc, #60]	; 31288 <fputs@plt+0x2c974>
   31248:	ldr	r3, [pc, #60]	; 3128c <fputs@plt+0x2c978>
   3124c:	add	r0, pc, r0
   31250:	add	r1, pc, r1
   31254:	add	r3, pc, r3
   31258:	bl	5ac34 <fputs@plt+0x56320>
   3125c:	andeq	sl, r5, r4, ror #21
   31260:	andeq	r0, r0, r0, lsr r4
   31264:	andeq	sl, r5, r8, ror #30
   31268:			; <UNDEFINED> instruction: 0x0005aeb4
   3126c:	andeq	fp, r3, ip, asr #32
   31270:	andeq	sl, r3, ip, ror fp
   31274:	andeq	sl, r3, r4, lsr sl
   31278:	andeq	r4, r3, r0, asr #26
   3127c:	andeq	sl, r3, ip, lsr fp
   31280:	strdeq	sl, [r3], -r4
   31284:	andeq	r0, r4, r4, asr r9
   31288:	andeq	sl, r3, ip, lsl fp
   3128c:	ldrdeq	sl, [r3], -r4
   31290:	ldr	ip, [pc, #332]	; 313e4 <fputs@plt+0x2cad0>
   31294:	push	{r4, r5, r6, r7, r8, r9, lr}
   31298:	add	ip, pc, ip
   3129c:	ldr	lr, [pc, #324]	; 313e8 <fputs@plt+0x2cad4>
   312a0:	sub	sp, sp, #20
   312a4:	mov	r7, r3
   312a8:	mov	r3, #0
   312ac:	subs	r5, r0, #0
   312b0:	mov	r8, r1
   312b4:	ldr	r4, [ip, lr]
   312b8:	mov	r6, r2
   312bc:	str	r3, [sp, #8]
   312c0:	ldr	r9, [sp, #48]	; 0x30
   312c4:	ldr	r3, [r4]
   312c8:	str	r3, [sp, #12]
   312cc:	beq	313a4 <fputs@plt+0x2ca90>
   312d0:	ldr	ip, [pc, #276]	; 313ec <fputs@plt+0x2cad8>
   312d4:	add	r1, sp, #8
   312d8:	ldr	r2, [pc, #272]	; 313f0 <fputs@plt+0x2cadc>
   312dc:	ldr	r3, [pc, #272]	; 313f4 <fputs@plt+0x2cae0>
   312e0:	add	ip, pc, ip
   312e4:	add	r2, pc, r2
   312e8:	str	ip, [sp]
   312ec:	add	r3, pc, r3
   312f0:	bl	371d8 <fputs@plt+0x328c4>
   312f4:	cmp	r0, #0
   312f8:	blt	31370 <fputs@plt+0x2ca5c>
   312fc:	ldr	r1, [pc, #244]	; 313f8 <fputs@plt+0x2cae4>
   31300:	mov	r2, r8
   31304:	ldr	r0, [sp, #8]
   31308:	mov	r3, r6
   3130c:	str	r7, [sp]
   31310:	add	r1, pc, r1
   31314:	bl	39d48 <fputs@plt+0x35434>
   31318:	cmp	r0, #0
   3131c:	blt	31370 <fputs@plt+0x2ca5c>
   31320:	mov	r0, r5
   31324:	ldr	r1, [sp, #8]
   31328:	bl	37038 <fputs@plt+0x32724>
   3132c:	mov	r0, r5
   31330:	mov	r2, r9
   31334:	ldr	r1, [sp, #8]
   31338:	bl	301a4 <fputs@plt+0x2b890>
   3133c:	mov	r0, r5
   31340:	ldr	r1, [sp, #8]
   31344:	bl	27674 <fputs@plt+0x22d60>
   31348:	cmp	r0, #0
   3134c:	blt	31370 <fputs@plt+0x2ca5c>
   31350:	ldr	r3, [r5, #44]	; 0x2c
   31354:	mov	r6, #1
   31358:	ldr	r2, [r5, #40]	; 0x28
   3135c:	ldr	r1, [sp, #8]
   31360:	add	r0, r3, r6
   31364:	str	r0, [r5, #44]	; 0x2c
   31368:	str	r1, [r2, r3, lsl #2]
   3136c:	b	31384 <fputs@plt+0x2ca70>
   31370:	mov	r6, r0
   31374:	ldr	r0, [sp, #8]
   31378:	cmp	r0, #0
   3137c:	beq	31384 <fputs@plt+0x2ca70>
   31380:	bl	37178 <fputs@plt+0x32864>
   31384:	ldr	r2, [sp, #12]
   31388:	mov	r0, r6
   3138c:	ldr	r3, [r4]
   31390:	cmp	r2, r3
   31394:	bne	313a0 <fputs@plt+0x2ca8c>
   31398:	add	sp, sp, #20
   3139c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   313a0:	bl	453c <__stack_chk_fail@plt>
   313a4:	ldr	r0, [pc, #80]	; 313fc <fputs@plt+0x2cae8>
   313a8:	movw	r2, #1178	; 0x49a
   313ac:	ldr	r1, [pc, #76]	; 31400 <fputs@plt+0x2caec>
   313b0:	ldr	r3, [pc, #76]	; 31404 <fputs@plt+0x2caf0>
   313b4:	add	r0, pc, r0
   313b8:	add	r1, pc, r1
   313bc:	add	r3, pc, r3
   313c0:	bl	5ac34 <fputs@plt+0x56320>
   313c4:	ldr	r3, [sp, #8]
   313c8:	mov	r4, r0
   313cc:	cmp	r3, #0
   313d0:	beq	313dc <fputs@plt+0x2cac8>
   313d4:	mov	r0, r3
   313d8:	bl	37178 <fputs@plt+0x32864>
   313dc:	mov	r0, r4
   313e0:	bl	4818 <_Unwind_Resume@plt>
   313e4:	strdeq	sl, [r5], -r8
   313e8:	andeq	r0, r0, r0, lsr r4
   313ec:	andeq	r9, r3, r4, asr #16
   313f0:	andeq	r9, r3, r8, asr #32
   313f4:	andeq	r9, r3, r8, lsr #32
   313f8:	andeq	sl, r3, ip, asr #21
   313fc:	andeq	sl, r3, r4, lsl #29
   31400:			; <UNDEFINED> instruction: 0x0003a9b4
   31404:	andeq	sl, r3, r4, asr #31
   31408:	ldr	ip, [pc, #272]	; 31520 <fputs@plt+0x2cc0c>
   3140c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31410:	subs	r9, r0, #0
   31414:	ldr	r0, [pc, #264]	; 31524 <fputs@plt+0x2cc10>
   31418:	add	ip, pc, ip
   3141c:	mov	r8, r3
   31420:	sub	sp, sp, #40	; 0x28
   31424:	mov	r3, ip
   31428:	mov	sl, r2
   3142c:	ldr	r6, [ip, r0]
   31430:	ldr	r3, [r6]
   31434:	str	r3, [sp, #36]	; 0x24
   31438:	beq	31500 <fputs@plt+0x2cbec>
   3143c:	cmp	r1, #0
   31440:	beq	314e0 <fputs@plt+0x2cbcc>
   31444:	cmp	r2, #0
   31448:	beq	314c0 <fputs@plt+0x2cbac>
   3144c:	ldrd	r4, [r2, #16]
   31450:	add	r7, sp, #8
   31454:	ldr	r3, [pc, #204]	; 31528 <fputs@plt+0x2cc14>
   31458:	mov	r1, #1
   3145c:	mov	r2, #25
   31460:	mov	r0, r7
   31464:	add	r3, pc, r3
   31468:	strd	r4, [sp]
   3146c:	bl	474c <__sprintf_chk@plt>
   31470:	ldrd	r4, [sl, #8]
   31474:	movw	r2, #32771	; 0x8003
   31478:	mov	r3, #0
   3147c:	cmp	r5, r3
   31480:	cmpeq	r4, r2
   31484:	mov	r1, r7
   31488:	mov	r0, r9
   3148c:	str	r8, [sp]
   31490:	movne	r2, r7
   31494:	moveq	r2, #0
   31498:	moveq	r3, r7
   3149c:	movne	r3, #0
   314a0:	bl	31290 <fputs@plt+0x2c97c>
   314a4:	ldr	r2, [sp, #36]	; 0x24
   314a8:	ldr	r3, [r6]
   314ac:	cmp	r2, r3
   314b0:	bne	314bc <fputs@plt+0x2cba8>
   314b4:	add	sp, sp, #40	; 0x28
   314b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   314bc:	bl	453c <__stack_chk_fail@plt>
   314c0:	ldr	r0, [pc, #100]	; 3152c <fputs@plt+0x2cc18>
   314c4:	movw	r2, #1245	; 0x4dd
   314c8:	ldr	r1, [pc, #96]	; 31530 <fputs@plt+0x2cc1c>
   314cc:	ldr	r3, [pc, #96]	; 31534 <fputs@plt+0x2cc20>
   314d0:	add	r0, pc, r0
   314d4:	add	r1, pc, r1
   314d8:	add	r3, pc, r3
   314dc:	bl	5ac34 <fputs@plt+0x56320>
   314e0:	ldr	r0, [pc, #80]	; 31538 <fputs@plt+0x2cc24>
   314e4:	movw	r2, #1244	; 0x4dc
   314e8:	ldr	r1, [pc, #76]	; 3153c <fputs@plt+0x2cc28>
   314ec:	ldr	r3, [pc, #76]	; 31540 <fputs@plt+0x2cc2c>
   314f0:	add	r0, pc, r0
   314f4:	add	r1, pc, r1
   314f8:	add	r3, pc, r3
   314fc:	bl	5ac34 <fputs@plt+0x56320>
   31500:	ldr	r0, [pc, #60]	; 31544 <fputs@plt+0x2cc30>
   31504:	movw	r2, #1243	; 0x4db
   31508:	ldr	r1, [pc, #56]	; 31548 <fputs@plt+0x2cc34>
   3150c:	ldr	r3, [pc, #56]	; 3154c <fputs@plt+0x2cc38>
   31510:	add	r0, pc, r0
   31514:	add	r1, pc, r1
   31518:	add	r3, pc, r3
   3151c:	bl	5ac34 <fputs@plt+0x56320>
   31520:	andeq	sl, r5, r8, ror r7
   31524:	andeq	r0, r0, r0, lsr r4
   31528:	andeq	r9, r3, r8, ror r4
   3152c:	muleq	r3, ip, sl
   31530:	muleq	r3, r8, r8
   31534:	andeq	sl, r3, r0, lsr #30
   31538:			; <UNDEFINED> instruction: 0x000406b0
   3153c:	andeq	sl, r3, r8, ror r8
   31540:	andeq	sl, r3, r0, lsl #30
   31544:	andeq	sl, r3, r8, lsr #26
   31548:	andeq	sl, r3, r8, asr r8
   3154c:	andeq	sl, r3, r0, ror #29
   31550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31554:	subs	fp, r0, #0
   31558:	ldr	r4, [pc, #432]	; 31710 <fputs@plt+0x2cdfc>
   3155c:	mov	ip, r3
   31560:	ldr	r0, [pc, #428]	; 31714 <fputs@plt+0x2ce00>
   31564:	sub	sp, sp, #84	; 0x54
   31568:	add	r4, pc, r4
   3156c:	mov	sl, r2
   31570:	ldr	r0, [r4, r0]
   31574:	mov	r3, r4
   31578:	ldr	r3, [r0]
   3157c:	str	r0, [sp, #12]
   31580:	str	r3, [sp, #76]	; 0x4c
   31584:	beq	316b0 <fputs@plt+0x2cd9c>
   31588:	cmp	r1, #0
   3158c:	beq	316f0 <fputs@plt+0x2cddc>
   31590:	cmp	r2, #0
   31594:	beq	316d0 <fputs@plt+0x2cdbc>
   31598:	ldrd	r4, [r2, #8]
   3159c:	cmp	r5, #0
   315a0:	cmpeq	r4, #32768	; 0x8000
   315a4:	beq	315c4 <fputs@plt+0x2ccb0>
   315a8:	ldrd	r6, [r2, #24]
   315ac:	mov	r8, #24
   315b0:	mov	r9, #0
   315b4:	and	r6, r6, r8
   315b8:	and	r7, r7, r9
   315bc:	orrs	r1, r6, r7
   315c0:	beq	3167c <fputs@plt+0x2cd68>
   315c4:	mov	r3, #0
   315c8:	strb	r3, [sp, #48]	; 0x30
   315cc:	movw	r2, #32769	; 0x8001
   315d0:	mov	r3, #0
   315d4:	cmp	r5, r3
   315d8:	cmpeq	r4, r2
   315dc:	beq	315fc <fputs@plt+0x2cce8>
   315e0:	ldrd	r2, [sl, #40]	; 0x28
   315e4:	mov	r1, #0
   315e8:	mov	r0, #24
   315ec:	and	r3, r3, r1
   315f0:	and	r2, r2, r0
   315f4:	orrs	r1, r2, r3
   315f8:	beq	3164c <fputs@plt+0x2cd38>
   315fc:	ldrb	r0, [sp, #48]	; 0x30
   31600:	cmp	r0, #0
   31604:	bne	31624 <fputs@plt+0x2cd10>
   31608:	ldr	r1, [sp, #12]
   3160c:	ldr	r2, [sp, #76]	; 0x4c
   31610:	ldr	r3, [r1]
   31614:	cmp	r2, r3
   31618:	bne	316ac <fputs@plt+0x2cd98>
   3161c:	add	sp, sp, #84	; 0x54
   31620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31624:	add	r6, sp, #80	; 0x50
   31628:	mov	r3, #0
   3162c:	strb	r3, [r6, #-60]!	; 0xffffffc4
   31630:	str	ip, [sp]
   31634:	mov	r0, fp
   31638:	add	r1, sl, #48	; 0x30
   3163c:	mov	r3, r6
   31640:	add	r2, sp, #48	; 0x30
   31644:	bl	31290 <fputs@plt+0x2c97c>
   31648:	b	31608 <fputs@plt+0x2ccf4>
   3164c:	ldrd	r4, [sl, #32]
   31650:	add	r6, sp, #20
   31654:	ldr	r3, [pc, #188]	; 31718 <fputs@plt+0x2ce04>
   31658:	mov	r1, #1
   3165c:	mov	r2, #25
   31660:	mov	r0, r6
   31664:	add	r3, pc, r3
   31668:	strd	r4, [sp]
   3166c:	str	ip, [sp, #8]
   31670:	bl	474c <__sprintf_chk@plt>
   31674:	ldr	ip, [sp, #8]
   31678:	b	31630 <fputs@plt+0x2cd1c>
   3167c:	ldrd	r4, [r2, #16]
   31680:	add	r0, sp, #48	; 0x30
   31684:	ldr	r3, [pc, #144]	; 3171c <fputs@plt+0x2ce08>
   31688:	mov	r1, #1
   3168c:	mov	r2, #25
   31690:	str	ip, [sp, #8]
   31694:	strd	r4, [sp]
   31698:	add	r3, pc, r3
   3169c:	bl	474c <__sprintf_chk@plt>
   316a0:	ldrd	r4, [sl, #8]
   316a4:	ldr	ip, [sp, #8]
   316a8:	b	315cc <fputs@plt+0x2ccb8>
   316ac:	bl	453c <__stack_chk_fail@plt>
   316b0:	ldr	r0, [pc, #104]	; 31720 <fputs@plt+0x2ce0c>
   316b4:	movw	r2, #1214	; 0x4be
   316b8:	ldr	r1, [pc, #100]	; 31724 <fputs@plt+0x2ce10>
   316bc:	ldr	r3, [pc, #100]	; 31728 <fputs@plt+0x2ce14>
   316c0:	add	r0, pc, r0
   316c4:	add	r1, pc, r1
   316c8:	add	r3, pc, r3
   316cc:	bl	5ac34 <fputs@plt+0x56320>
   316d0:	ldr	r0, [pc, #84]	; 3172c <fputs@plt+0x2ce18>
   316d4:	mov	r2, #1216	; 0x4c0
   316d8:	ldr	r1, [pc, #80]	; 31730 <fputs@plt+0x2ce1c>
   316dc:	ldr	r3, [pc, #80]	; 31734 <fputs@plt+0x2ce20>
   316e0:	add	r0, pc, r0
   316e4:	add	r1, pc, r1
   316e8:	add	r3, pc, r3
   316ec:	bl	5ac34 <fputs@plt+0x56320>
   316f0:	ldr	r0, [pc, #64]	; 31738 <fputs@plt+0x2ce24>
   316f4:	movw	r2, #1215	; 0x4bf
   316f8:	ldr	r1, [pc, #60]	; 3173c <fputs@plt+0x2ce28>
   316fc:	ldr	r3, [pc, #60]	; 31740 <fputs@plt+0x2ce2c>
   31700:	add	r0, pc, r0
   31704:	add	r1, pc, r1
   31708:	add	r3, pc, r3
   3170c:	bl	5ac34 <fputs@plt+0x56320>
   31710:	andeq	sl, r5, r8, lsr #12
   31714:	andeq	r0, r0, r0, lsr r4
   31718:	andeq	r9, r3, r8, ror r2
   3171c:	andeq	r9, r3, r4, asr #4
   31720:	andeq	sl, r3, r8, ror fp
   31724:	andeq	sl, r3, r8, lsr #13
   31728:	ldrdeq	sl, [r3], -r0
   3172c:	andeq	r4, r3, ip, lsl #17
   31730:	andeq	sl, r3, r8, lsl #13
   31734:			; <UNDEFINED> instruction: 0x0003acb0
   31738:	andeq	r0, r4, r0, lsr #9
   3173c:	andeq	sl, r3, r8, ror #12
   31740:	muleq	r3, r0, ip
   31744:	ldr	ip, [pc, #464]	; 3191c <fputs@plt+0x2d008>
   31748:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3174c:	subs	r9, r0, #0
   31750:	ldr	r0, [pc, #456]	; 31920 <fputs@plt+0x2d00c>
   31754:	add	ip, pc, ip
   31758:	mov	r7, r2
   3175c:	sub	sp, sp, #32
   31760:	mov	r2, ip
   31764:	mov	r5, r1
   31768:	ldr	r8, [ip, r0]
   3176c:	ldr	r6, [sp, #64]	; 0x40
   31770:	ldr	r2, [r8]
   31774:	str	r2, [sp, #28]
   31778:	beq	318f8 <fputs@plt+0x2cfe4>
   3177c:	cmp	r1, #0
   31780:	beq	318d8 <fputs@plt+0x2cfc4>
   31784:	cmp	r3, #63	; 0x3f
   31788:	bhi	318b8 <fputs@plt+0x2cfa4>
   3178c:	cmp	r6, #0
   31790:	beq	31898 <fputs@plt+0x2cf84>
   31794:	cmp	r3, #9
   31798:	movw	r2, #29281	; 0x7261
   3179c:	movt	r2, #103	; 0x67
   317a0:	str	r2, [sp, #8]
   317a4:	bls	31888 <fputs@plt+0x2cf74>
   317a8:	movw	r2, #52429	; 0xcccd
   317ac:	movt	r2, #52428	; 0xcccc
   317b0:	add	r4, sp, #13
   317b4:	umull	r1, r2, r2, r3
   317b8:	lsr	r2, r2, #3
   317bc:	add	r1, r2, #48	; 0x30
   317c0:	strb	r1, [sp, #11]
   317c4:	add	r2, r2, r2, lsl #2
   317c8:	sub	r3, r3, r2, lsl #1
   317cc:	add	r3, r3, #48	; 0x30
   317d0:	strb	r3, [sp, #12]
   317d4:	add	sl, sp, #8
   317d8:	mov	ip, #0
   317dc:	str	r6, [sp]
   317e0:	mov	r0, r9
   317e4:	mov	r1, r5
   317e8:	mov	r3, sl
   317ec:	mov	r2, r7
   317f0:	strb	ip, [r4]
   317f4:	bl	41f44 <fputs@plt+0x3d630>
   317f8:	ldr	ip, [pc, #292]	; 31924 <fputs@plt+0x2d010>
   317fc:	mov	r2, #46	; 0x2e
   31800:	str	r2, [sp, #4]
   31804:	add	ip, pc, ip
   31808:	str	r6, [sp]
   3180c:	mov	r3, sl
   31810:	ldm	ip!, {r0, r1, r2}
   31814:	str	r0, [r4]
   31818:	mov	r0, r9
   3181c:	str	r1, [r4, #4]
   31820:	mov	r1, r5
   31824:	str	r2, [r4, #8]
   31828:	mov	r2, r7
   3182c:	bl	4209c <fputs@plt+0x3d788>
   31830:	ldr	ip, [pc, #240]	; 31928 <fputs@plt+0x2d014>
   31834:	mov	r2, #47	; 0x2f
   31838:	str	r2, [sp, #4]
   3183c:	add	ip, pc, ip
   31840:	str	r6, [sp]
   31844:	mov	r3, sl
   31848:	ldm	ip!, {r0, r1, r2}
   3184c:	ldrh	ip, [ip]
   31850:	str	r0, [r4]
   31854:	mov	r0, r9
   31858:	str	r1, [r4, #4]
   3185c:	mov	r1, r5
   31860:	str	r2, [r4, #8]
   31864:	mov	r2, r7
   31868:	strh	ip, [r4, #12]
   3186c:	bl	4209c <fputs@plt+0x3d788>
   31870:	ldr	r2, [sp, #28]
   31874:	ldr	r3, [r8]
   31878:	cmp	r2, r3
   3187c:	bne	31918 <fputs@plt+0x2d004>
   31880:	add	sp, sp, #32
   31884:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31888:	add	r3, r3, #48	; 0x30
   3188c:	add	r4, sp, #12
   31890:	strb	r3, [sp, #11]
   31894:	b	317d4 <fputs@plt+0x2cec0>
   31898:	ldr	r0, [pc, #140]	; 3192c <fputs@plt+0x2d018>
   3189c:	mov	r2, #152	; 0x98
   318a0:	ldr	r1, [pc, #136]	; 31930 <fputs@plt+0x2d01c>
   318a4:	ldr	r3, [pc, #136]	; 31934 <fputs@plt+0x2d020>
   318a8:	add	r0, pc, r0
   318ac:	add	r1, pc, r1
   318b0:	add	r3, pc, r3
   318b4:	bl	5ac34 <fputs@plt+0x56320>
   318b8:	ldr	r0, [pc, #120]	; 31938 <fputs@plt+0x2d024>
   318bc:	mov	r2, #151	; 0x97
   318c0:	ldr	r1, [pc, #116]	; 3193c <fputs@plt+0x2d028>
   318c4:	ldr	r3, [pc, #116]	; 31940 <fputs@plt+0x2d02c>
   318c8:	add	r0, pc, r0
   318cc:	add	r1, pc, r1
   318d0:	add	r3, pc, r3
   318d4:	bl	5ac34 <fputs@plt+0x56320>
   318d8:	ldr	r0, [pc, #100]	; 31944 <fputs@plt+0x2d030>
   318dc:	mov	r2, #150	; 0x96
   318e0:	ldr	r1, [pc, #96]	; 31948 <fputs@plt+0x2d034>
   318e4:	ldr	r3, [pc, #96]	; 3194c <fputs@plt+0x2d038>
   318e8:	add	r0, pc, r0
   318ec:	add	r1, pc, r1
   318f0:	add	r3, pc, r3
   318f4:	bl	5ac34 <fputs@plt+0x56320>
   318f8:	ldr	r0, [pc, #80]	; 31950 <fputs@plt+0x2d03c>
   318fc:	mov	r2, #149	; 0x95
   31900:	ldr	r1, [pc, #76]	; 31954 <fputs@plt+0x2d040>
   31904:	ldr	r3, [pc, #76]	; 31958 <fputs@plt+0x2d044>
   31908:	add	r0, pc, r0
   3190c:	add	r1, pc, r1
   31910:	add	r3, pc, r3
   31914:	bl	5ac34 <fputs@plt+0x56320>
   31918:	bl	453c <__stack_chk_fail@plt>
   3191c:	andeq	sl, r5, ip, lsr r4
   31920:	andeq	r0, r0, r0, lsr r4
   31924:	andeq	sl, r3, r4, ror #11
   31928:	andeq	r9, r3, r8, lsl #6
   3192c:			; <UNDEFINED> instruction: 0x000403b8
   31930:	andeq	sl, r3, r0, asr #9
   31934:	andeq	sl, r3, r0, asr #21
   31938:	andeq	sl, r3, r8, lsl r5
   3193c:	andeq	sl, r3, r0, lsr #9
   31940:	andeq	sl, r3, r0, lsr #21
   31944:	andeq	r7, r3, r8, lsl #18
   31948:	andeq	sl, r3, r0, lsl #9
   3194c:	andeq	sl, r3, r0, lsl #21
   31950:	andeq	sp, r3, ip, asr #22
   31954:	andeq	sl, r3, r0, ror #8
   31958:	andeq	sl, r3, r0, ror #20
   3195c:	push	{r4, r5, r6, lr}
   31960:	subs	r5, r2, #0
   31964:	mov	r4, r0
   31968:	mov	r6, r1
   3196c:	beq	31994 <fputs@plt+0x2d080>
   31970:	bl	4e8dc <fputs@plt+0x49fc8>
   31974:	sub	r5, r5, #1
   31978:	add	r3, r5, r0
   3197c:	rsb	r1, r0, #0
   31980:	and	r1, r1, r3
   31984:	mov	r0, r6
   31988:	bl	46ec <munmap@plt>
   3198c:	cmp	r0, #0
   31990:	blt	319a0 <fputs@plt+0x2d08c>
   31994:	mov	r0, r4
   31998:	pop	{r4, r5, r6, lr}
   3199c:	b	4ec84 <fputs@plt+0x4a370>
   319a0:	ldr	r0, [pc, #24]	; 319c0 <fputs@plt+0x2d0ac>
   319a4:	movw	r2, #1428	; 0x594
   319a8:	ldr	r1, [pc, #20]	; 319c4 <fputs@plt+0x2d0b0>
   319ac:	ldr	r3, [pc, #20]	; 319c8 <fputs@plt+0x2d0b4>
   319b0:	add	r0, pc, r0
   319b4:	add	r1, pc, r1
   319b8:	add	r3, pc, r3
   319bc:	bl	5ac34 <fputs@plt+0x56320>
   319c0:	andeq	sl, r3, r4, asr #8
   319c4:			; <UNDEFINED> instruction: 0x0003a3b8
   319c8:	ldrdeq	sl, [r3], -r0
   319cc:	push	{r3, r4, r5, lr}
   319d0:	subs	r4, r0, #0
   319d4:	mov	r5, r1
   319d8:	beq	31a24 <fputs@plt+0x2d110>
   319dc:	cmp	r1, #0
   319e0:	beq	31a44 <fputs@plt+0x2d130>
   319e4:	ldr	r1, [pc, #120]	; 31a64 <fputs@plt+0x2d150>
   319e8:	mov	r2, #3
   319ec:	add	r1, pc, r1
   319f0:	bl	4770 <strncmp@plt>
   319f4:	cmp	r0, #0
   319f8:	bne	31a1c <fputs@plt+0x2d108>
   319fc:	adds	r4, r4, #3
   31a00:	popeq	{r3, r4, r5, pc}
   31a04:	mov	r0, r4
   31a08:	mov	r1, r5
   31a0c:	bl	4f2f8 <fputs@plt+0x4a9e4>
   31a10:	cmp	r0, #0
   31a14:	movge	r0, #1
   31a18:	pop	{r3, r4, r5, pc}
   31a1c:	mov	r0, #0
   31a20:	pop	{r3, r4, r5, pc}
   31a24:	ldr	r0, [pc, #60]	; 31a68 <fputs@plt+0x2d154>
   31a28:	mov	r2, #56	; 0x38
   31a2c:	ldr	r1, [pc, #56]	; 31a6c <fputs@plt+0x2d158>
   31a30:	ldr	r3, [pc, #56]	; 31a70 <fputs@plt+0x2d15c>
   31a34:	add	r0, pc, r0
   31a38:	add	r1, pc, r1
   31a3c:	add	r3, pc, r3
   31a40:	bl	5ac34 <fputs@plt+0x56320>
   31a44:	ldr	r0, [pc, #40]	; 31a74 <fputs@plt+0x2d160>
   31a48:	mov	r2, #57	; 0x39
   31a4c:	ldr	r1, [pc, #36]	; 31a78 <fputs@plt+0x2d164>
   31a50:	ldr	r3, [pc, #36]	; 31a7c <fputs@plt+0x2d168>
   31a54:	add	r0, pc, r0
   31a58:	add	r1, pc, r1
   31a5c:	add	r3, pc, r3
   31a60:	bl	5ac34 <fputs@plt+0x56320>
   31a64:	andeq	sl, r3, r0, lsr r4
   31a68:	andeq	r7, r3, r0, lsr #8
   31a6c:	andeq	sl, r3, r4, lsr r3
   31a70:			; <UNDEFINED> instruction: 0x0003a2b8
   31a74:	andeq	r6, r3, r4, lsr #14
   31a78:	andeq	sl, r3, r4, lsl r3
   31a7c:	muleq	r3, r8, r2
   31a80:	ldr	r1, [pc, #216]	; 31b60 <fputs@plt+0x2d24c>
   31a84:	cmp	r0, #0
   31a88:	ldr	ip, [pc, #212]	; 31b64 <fputs@plt+0x2d250>
   31a8c:	add	r1, pc, r1
   31a90:	push	{r4, r5, r6, r7, lr}
   31a94:	sub	sp, sp, #44	; 0x2c
   31a98:	ldr	r7, [r1, ip]
   31a9c:	mov	r6, #0
   31aa0:	strd	r2, [sp, #24]
   31aa4:	mov	r4, #32
   31aa8:	mov	r5, #0
   31aac:	str	r6, [sp, #8]
   31ab0:	ldr	r3, [r7]
   31ab4:	str	r6, [sp, #12]
   31ab8:	str	r6, [sp, #16]
   31abc:	str	r3, [sp, #36]	; 0x24
   31ac0:	str	r6, [sp, #20]
   31ac4:	strd	r4, [sp]
   31ac8:	beq	31b40 <fputs@plt+0x2d22c>
   31acc:	ldrb	r3, [r0, #24]
   31ad0:	tst	r3, #1
   31ad4:	beq	31b20 <fputs@plt+0x2d20c>
   31ad8:	ldr	r0, [r0, #8]
   31adc:	movw	r1, #38275	; 0x9583
   31ae0:	mov	r2, sp
   31ae4:	movt	r1, #16416	; 0x4020
   31ae8:	bl	4248 <ioctl@plt>
   31aec:	cmp	r0, #0
   31af0:	movge	r0, r6
   31af4:	bge	31b04 <fputs@plt+0x2d1f0>
   31af8:	bl	48cc <__errno_location@plt>
   31afc:	ldr	r0, [r0]
   31b00:	rsb	r0, r0, #0
   31b04:	ldr	r2, [sp, #36]	; 0x24
   31b08:	ldr	r3, [r7]
   31b0c:	cmp	r2, r3
   31b10:	bne	31b1c <fputs@plt+0x2d208>
   31b14:	add	sp, sp, #44	; 0x2c
   31b18:	pop	{r4, r5, r6, r7, pc}
   31b1c:	bl	453c <__stack_chk_fail@plt>
   31b20:	ldr	r0, [pc, #64]	; 31b68 <fputs@plt+0x2d254>
   31b24:	movw	r2, #1039	; 0x40f
   31b28:	ldr	r1, [pc, #60]	; 31b6c <fputs@plt+0x2d258>
   31b2c:	ldr	r3, [pc, #60]	; 31b70 <fputs@plt+0x2d25c>
   31b30:	add	r0, pc, r0
   31b34:	add	r1, pc, r1
   31b38:	add	r3, pc, r3
   31b3c:	bl	5ac34 <fputs@plt+0x56320>
   31b40:	ldr	r0, [pc, #44]	; 31b74 <fputs@plt+0x2d260>
   31b44:	movw	r2, #1038	; 0x40e
   31b48:	ldr	r1, [pc, #40]	; 31b78 <fputs@plt+0x2d264>
   31b4c:	ldr	r3, [pc, #40]	; 31b7c <fputs@plt+0x2d268>
   31b50:	add	r0, pc, r0
   31b54:	add	r1, pc, r1
   31b58:	add	r3, pc, r3
   31b5c:	bl	5ac34 <fputs@plt+0x56320>
   31b60:	andeq	sl, r5, r4, lsl #2
   31b64:	andeq	r0, r0, r0, lsr r4
   31b68:	strdeq	sl, [r3], -r0
   31b6c:	andeq	sl, r3, r8, lsr r2
   31b70:	andeq	sl, r3, r8, lsr #3
   31b74:	andeq	sl, r3, r8, ror #13
   31b78:	andeq	sl, r3, r8, lsl r2
   31b7c:	andeq	sl, r3, r8, lsl #3
   31b80:	ldr	r3, [pc, #1512]	; 32170 <fputs@plt+0x2d85c>
   31b84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31b88:	add	fp, sp, #32
   31b8c:	ldr	r2, [pc, #1504]	; 32174 <fputs@plt+0x2d860>
   31b90:	sub	sp, sp, #52	; 0x34
   31b94:	add	r3, pc, r3
   31b98:	subs	r7, r0, #0
   31b9c:	ldr	r2, [r3, r2]
   31ba0:	ldr	r3, [r2]
   31ba4:	str	r2, [fp, #-64]	; 0xffffffc0
   31ba8:	str	r3, [fp, #-40]	; 0xffffffd8
   31bac:	beq	320d0 <fputs@plt+0x2d7bc>
   31bb0:	ldrb	r3, [r7, #24]
   31bb4:	tst	r3, #16
   31bb8:	bne	320a0 <fputs@plt+0x2d78c>
   31bbc:	ldr	r9, [r7, #1104]	; 0x450
   31bc0:	mov	r3, #1
   31bc4:	str	r3, [r7, #28]
   31bc8:	cmp	r9, #0
   31bcc:	beq	31f40 <fputs@plt+0x2d62c>
   31bd0:	mov	r0, r9
   31bd4:	bl	5eaf4 <fputs@plt+0x5a1e0>
   31bd8:	subs	r4, r0, #0
   31bdc:	strne	r4, [fp, #-68]	; 0xffffffbc
   31be0:	beq	320b0 <fputs@plt+0x2d79c>
   31be4:	mov	r0, r4
   31be8:	bl	42a8 <strlen@plt>
   31bec:	ldrb	r3, [r7, #25]
   31bf0:	tst	r3, #16
   31bf4:	add	r5, r0, #24
   31bf8:	mov	r8, r0
   31bfc:	bic	r5, r5, #7
   31c00:	ldr	r0, [r7, #1096]	; 0x448
   31c04:	addne	r5, r5, #144	; 0x90
   31c08:	addeq	r5, r5, #96	; 0x60
   31c0c:	tst	r3, #32
   31c10:	addne	r5, r5, #40	; 0x28
   31c14:	cmp	r0, #0
   31c18:	moveq	sl, r0
   31c1c:	beq	31c34 <fputs@plt+0x2d320>
   31c20:	bl	42a8 <strlen@plt>
   31c24:	add	r3, r0, #24
   31c28:	mov	sl, r0
   31c2c:	bic	r3, r3, #7
   31c30:	add	r5, r5, r3
   31c34:	add	r3, r5, #21
   31c38:	mov	r2, r5
   31c3c:	bic	r3, r3, #7
   31c40:	mov	r1, #0
   31c44:	sub	sp, sp, r3
   31c48:	mov	r9, #0
   31c4c:	add	r0, sp, #16
   31c50:	bl	4014 <memset@plt>
   31c54:	mov	r1, #968	; 0x3c8
   31c58:	mov	ip, #976	; 0x3d0
   31c5c:	add	lr, r8, #17
   31c60:	mov	r6, r0
   31c64:	str	r5, [r0]
   31c68:	mov	r0, #0
   31c6c:	str	r0, [r6, #4]
   31c70:	ldrd	r2, [r7, r1]
   31c74:	mov	r5, #0
   31c78:	mov	r1, r4
   31c7c:	mov	r4, #16777216	; 0x1000000
   31c80:	strd	r2, [r6, #8]
   31c84:	mvn	r2, #0
   31c88:	mvn	r3, #0
   31c8c:	strd	r2, [r6, #24]
   31c90:	ldrd	r2, [r7, ip]
   31c94:	strd	r4, [r6, #56]	; 0x38
   31c98:	add	r4, r6, #96	; 0x60
   31c9c:	str	r0, [r6, #100]	; 0x64
   31ca0:	add	r0, r6, #112	; 0x70
   31ca4:	strd	r2, [r6, #32]
   31ca8:	add	r2, r8, #1
   31cac:	str	lr, [r6, #96]	; 0x60
   31cb0:	movw	r8, #4109	; 0x100d
   31cb4:	strd	r8, [r6, #104]	; 0x68
   31cb8:	bl	42f0 <memcpy@plt>
   31cbc:	ldr	r5, [r6, #96]	; 0x60
   31cc0:	ldrb	r3, [r7, #25]
   31cc4:	add	r5, r5, #7
   31cc8:	tst	r3, #16
   31ccc:	bic	r5, r5, #7
   31cd0:	add	ip, r4, r5
   31cd4:	beq	31d10 <fputs@plt+0x2d3fc>
   31cd8:	add	lr, r7, #1040	; 0x410
   31cdc:	mov	r2, #48	; 0x30
   31ce0:	mov	r3, #0
   31ce4:	movw	r0, #4097	; 0x1001
   31ce8:	strd	r2, [r4, r5]
   31cec:	mov	r1, #0
   31cf0:	strd	r0, [ip, #8]
   31cf4:	add	r4, ip, #16
   31cf8:	ldm	lr!, {r0, r1, r2, r3}
   31cfc:	add	ip, ip, #48	; 0x30
   31d00:	stmia	r4!, {r0, r1, r2, r3}
   31d04:	ldm	lr, {r0, r1, r2, r3}
   31d08:	stm	r4, {r0, r1, r2, r3}
   31d0c:	ldrb	r3, [r7, #25]
   31d10:	tst	r3, #32
   31d14:	bne	31e20 <fputs@plt+0x2d50c>
   31d18:	ldr	r3, [r7, #1096]	; 0x448
   31d1c:	cmp	r3, #0
   31d20:	beq	31d50 <fputs@plt+0x2d43c>
   31d24:	add	r3, sl, #17
   31d28:	movw	r0, #4107	; 0x100b
   31d2c:	str	r3, [ip]
   31d30:	mov	r1, #0
   31d34:	mov	r3, #0
   31d38:	strd	r0, [ip, #8]
   31d3c:	str	r3, [ip, #4]
   31d40:	add	r2, sl, #1
   31d44:	add	r0, ip, #16
   31d48:	ldr	r1, [r7, #1096]	; 0x448
   31d4c:	bl	42f0 <memcpy@plt>
   31d50:	movw	r1, #38272	; 0x9580
   31d54:	ldr	r0, [r7, #8]
   31d58:	movt	r1, #49248	; 0xc060
   31d5c:	mov	r2, r6
   31d60:	bl	4248 <ioctl@plt>
   31d64:	cmp	r0, #0
   31d68:	blt	31f30 <fputs@plt+0x2d61c>
   31d6c:	ldr	r8, [r7, #420]	; 0x1a4
   31d70:	cmp	r8, #0
   31d74:	beq	32024 <fputs@plt+0x2d710>
   31d78:	ldrd	r2, [r6, #40]	; 0x28
   31d7c:	mvn	r0, #0
   31d80:	mov	r1, #0
   31d84:	cmp	r3, r1
   31d88:	cmpeq	r2, r0
   31d8c:	ldr	r2, [r6, #64]	; 0x40
   31d90:	bhi	31e58 <fputs@plt+0x2d544>
   31d94:	ldr	r1, [r7, #420]	; 0x1a4
   31d98:	ldr	r3, [r6, #68]	; 0x44
   31d9c:	add	lr, r1, r2
   31da0:	ldr	r5, [r1, r2]
   31da4:	add	ip, lr, #8
   31da8:	add	r5, lr, r5
   31dac:	cmp	ip, r5
   31db0:	bcs	31fc8 <fputs@plt+0x2d6b4>
   31db4:	cmp	lr, ip
   31db8:	bhi	31fc8 <fputs@plt+0x2d6b4>
   31dbc:	mov	r4, #0
   31dc0:	b	31dcc <fputs@plt+0x2d4b8>
   31dc4:	cmp	lr, ip
   31dc8:	bhi	31df4 <fputs@plt+0x2d4e0>
   31dcc:	ldrd	r0, [ip, #8]
   31dd0:	cmp	r1, #0
   31dd4:	cmpeq	r0, #7
   31dd8:	ldr	r1, [ip]
   31ddc:	addeq	r4, ip, #16
   31de0:	add	r1, r1, #7
   31de4:	bic	r1, r1, #7
   31de8:	add	ip, ip, r1
   31dec:	cmp	ip, r5
   31df0:	bcc	31dc4 <fputs@plt+0x2d4b0>
   31df4:	cmp	r4, #0
   31df8:	beq	31fc8 <fputs@plt+0x2d6b4>
   31dfc:	ldr	r0, [r4]
   31e00:	ldr	r1, [r4, #8]
   31e04:	bl	42230 <fputs@plt+0x3d91c>
   31e08:	cmp	r0, #0
   31e0c:	bne	31e90 <fputs@plt+0x2d57c>
   31e10:	ldr	r2, [r6, #64]	; 0x40
   31e14:	mvn	r4, #94	; 0x5e
   31e18:	ldr	r3, [r6, #68]	; 0x44
   31e1c:	b	31e60 <fputs@plt+0x2d54c>
   31e20:	add	lr, r7, #1072	; 0x430
   31e24:	mov	r2, #40	; 0x28
   31e28:	mov	r3, #0
   31e2c:	movw	r0, #4098	; 0x1002
   31e30:	strd	r2, [ip]
   31e34:	mov	r1, #0
   31e38:	strd	r0, [ip, #8]
   31e3c:	add	r4, ip, #16
   31e40:	ldm	lr!, {r0, r1, r2, r3}
   31e44:	add	ip, ip, #40	; 0x28
   31e48:	stmia	r4!, {r0, r1, r2, r3}
   31e4c:	ldm	lr, {r0, r1}
   31e50:	stm	r4, {r0, r1}
   31e54:	b	31d18 <fputs@plt+0x2d404>
   31e58:	ldr	r3, [r6, #68]	; 0x44
   31e5c:	mvn	r4, #94	; 0x5e
   31e60:	mov	r0, r7
   31e64:	bl	31a80 <fputs@plt+0x2d16c>
   31e68:	ldr	r0, [fp, #-68]	; 0xffffffbc
   31e6c:	bl	4140 <free@plt>
   31e70:	mov	r0, r4
   31e74:	ldr	r4, [fp, #-64]	; 0xffffffc0
   31e78:	ldr	r2, [fp, #-40]	; 0xffffffd8
   31e7c:	ldr	r3, [r4]
   31e80:	cmp	r2, r3
   31e84:	bne	320b8 <fputs@plt+0x2d7a4>
   31e88:	sub	sp, fp, #32
   31e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31e90:	ldr	r3, [r4]
   31e94:	add	r0, r7, #80	; 0x50
   31e98:	ldr	r2, [pc, #728]	; 32178 <fputs@plt+0x2d864>
   31e9c:	mov	r1, #1
   31ea0:	str	r3, [r7, #1108]	; 0x454
   31ea4:	add	r2, pc, r2
   31ea8:	ldr	r3, [r4, #8]
   31eac:	str	r3, [r7, #1112]	; 0x458
   31eb0:	ldrd	r4, [r6, #48]	; 0x30
   31eb4:	strd	r4, [sp]
   31eb8:	bl	41ac <__asprintf_chk@plt>
   31ebc:	cmp	r0, #0
   31ec0:	blt	32074 <fputs@plt+0x2d760>
   31ec4:	ldrd	r2, [r6, #48]	; 0x30
   31ec8:	add	ip, r6, #80	; 0x50
   31ecc:	ldrb	r4, [r7, #24]
   31ed0:	mov	r0, #2
   31ed4:	mov	r1, #108	; 0x6c
   31ed8:	add	lr, r7, #296	; 0x128
   31edc:	orr	r4, r4, #5
   31ee0:	strd	r2, [r7, #88]	; 0x58
   31ee4:	strb	r4, [r7, #24]
   31ee8:	ldr	r2, [r6, #8]
   31eec:	uxtb	r3, r4
   31ef0:	str	r0, [r7, #16]
   31ef4:	str	r1, [r7, #20]
   31ef8:	bfi	r3, r2, #1, #1
   31efc:	strb	r3, [r7, #24]
   31f00:	ldm	ip!, {r0, r1, r2, r3}
   31f04:	str	r0, [r7, #296]	; 0x128
   31f08:	mov	r0, r7
   31f0c:	str	r1, [lr, #4]
   31f10:	str	r2, [lr, #8]
   31f14:	str	r3, [lr, #12]
   31f18:	ldrd	r2, [r6, #64]	; 0x40
   31f1c:	bl	31a80 <fputs@plt+0x2d16c>
   31f20:	mov	r0, r7
   31f24:	bl	2752c <fputs@plt+0x22c18>
   31f28:	mov	r4, r0
   31f2c:	b	31e68 <fputs@plt+0x2d554>
   31f30:	bl	48cc <__errno_location@plt>
   31f34:	ldr	r4, [r0]
   31f38:	rsb	r4, r4, #0
   31f3c:	b	31e68 <fputs@plt+0x2d554>
   31f40:	sub	r4, fp, #60	; 0x3c
   31f44:	mov	r0, #16
   31f48:	str	r9, [fp, #-60]	; 0xffffffc4
   31f4c:	mov	r1, r4
   31f50:	str	r9, [fp, #-56]	; 0xffffffc8
   31f54:	str	r9, [fp, #-52]	; 0xffffffcc
   31f58:	str	r9, [fp, #-48]	; 0xffffffd0
   31f5c:	strb	r9, [fp, #-44]	; 0xffffffd4
   31f60:	bl	4674 <prctl@plt>
   31f64:	cmp	r0, #0
   31f68:	blt	32144 <fputs@plt+0x2d830>
   31f6c:	ldrb	r9, [fp, #-60]	; 0xffffffc4
   31f70:	cmp	r9, #0
   31f74:	bne	31fd0 <fputs@plt+0x2d6bc>
   31f78:	ldrb	r3, [r7, #25]
   31f7c:	lsrs	r3, r3, #7
   31f80:	beq	31fac <fputs@plt+0x2d698>
   31f84:	ldr	r4, [pc, #496]	; 3217c <fputs@plt+0x2d868>
   31f88:	str	r9, [fp, #-68]	; 0xffffffbc
   31f8c:	add	r4, pc, r4
   31f90:	mov	r0, r4
   31f94:	bl	5ec14 <fputs@plt+0x5a300>
   31f98:	cmp	r0, #0
   31f9c:	str	r0, [r7, #1104]	; 0x450
   31fa0:	bne	31be4 <fputs@plt+0x2d2d0>
   31fa4:	mvn	r4, #11
   31fa8:	b	31e68 <fputs@plt+0x2d554>
   31fac:	ldrb	r2, [r7, #26]
   31fb0:	ands	r9, r2, #1
   31fb4:	beq	32084 <fputs@plt+0x2d770>
   31fb8:	ldr	r4, [pc, #448]	; 32180 <fputs@plt+0x2d86c>
   31fbc:	str	r3, [fp, #-68]	; 0xffffffbc
   31fc0:	add	r4, pc, r4
   31fc4:	b	31f90 <fputs@plt+0x2d67c>
   31fc8:	mvn	r4, #94	; 0x5e
   31fcc:	b	31e60 <fputs@plt+0x2d54c>
   31fd0:	mov	r0, r4
   31fd4:	bl	5eaf4 <fputs@plt+0x5a1e0>
   31fd8:	subs	r5, r0, #0
   31fdc:	beq	320bc <fputs@plt+0x2d7a8>
   31fe0:	ldrb	r3, [r7, #25]
   31fe4:	lsrs	r3, r3, #7
   31fe8:	bne	32094 <fputs@plt+0x2d780>
   31fec:	ldrb	r3, [r7, #26]
   31ff0:	ldr	r0, [pc, #396]	; 32184 <fputs@plt+0x2d870>
   31ff4:	tst	r3, #1
   31ff8:	add	r0, pc, r0
   31ffc:	ldreq	r0, [pc, #388]	; 32188 <fputs@plt+0x2d874>
   32000:	addeq	r0, pc, r0
   32004:	mov	r1, r5
   32008:	bl	4f7e8 <fputs@plt+0x4aed4>
   3200c:	subs	r4, r0, #0
   32010:	beq	320bc <fputs@plt+0x2d7a8>
   32014:	mov	r0, r5
   32018:	str	r4, [fp, #-68]	; 0xffffffbc
   3201c:	bl	4140 <free@plt>
   32020:	b	31f90 <fputs@plt+0x2d67c>
   32024:	ldr	r1, [r7, #8]
   32028:	mov	r2, #1
   3202c:	mov	r3, r2
   32030:	mov	r4, #0
   32034:	mov	r5, #0
   32038:	mov	r0, r8
   3203c:	str	r1, [sp]
   32040:	mov	r1, #16777216	; 0x1000000
   32044:	strd	r4, [sp, #8]
   32048:	bl	4518 <mmap64@plt>
   3204c:	cmn	r0, #1
   32050:	str	r0, [r7, #420]	; 0x1a4
   32054:	bne	31d78 <fputs@plt+0x2d464>
   32058:	str	r8, [r7, #420]	; 0x1a4
   3205c:	bl	48cc <__errno_location@plt>
   32060:	ldr	r2, [r6, #64]	; 0x40
   32064:	ldr	r3, [r6, #68]	; 0x44
   32068:	ldr	r4, [r0]
   3206c:	rsb	r4, r4, #0
   32070:	b	31e60 <fputs@plt+0x2d54c>
   32074:	ldr	r2, [r6, #64]	; 0x40
   32078:	mvn	r4, #11
   3207c:	ldr	r3, [r6, #68]	; 0x44
   32080:	b	31e60 <fputs@plt+0x2d54c>
   32084:	ldr	r4, [pc, #256]	; 3218c <fputs@plt+0x2d878>
   32088:	str	r9, [fp, #-68]	; 0xffffffbc
   3208c:	add	r4, pc, r4
   32090:	b	31f90 <fputs@plt+0x2d67c>
   32094:	ldr	r0, [pc, #244]	; 32190 <fputs@plt+0x2d87c>
   32098:	add	r0, pc, r0
   3209c:	b	32004 <fputs@plt+0x2d6f0>
   320a0:	mov	r9, #0
   320a4:	mvn	r4, #21
   320a8:	str	r9, [fp, #-68]	; 0xffffffbc
   320ac:	b	31e68 <fputs@plt+0x2d554>
   320b0:	str	r4, [fp, #-68]	; 0xffffffbc
   320b4:	b	31fa4 <fputs@plt+0x2d690>
   320b8:	bl	453c <__stack_chk_fail@plt>
   320bc:	mov	r0, r5
   320c0:	mov	r8, #0
   320c4:	str	r8, [fp, #-68]	; 0xffffffbc
   320c8:	bl	4140 <free@plt>
   320cc:	b	31fa4 <fputs@plt+0x2d690>
   320d0:	ldr	r0, [pc, #188]	; 32194 <fputs@plt+0x2d880>
   320d4:	mov	r2, #852	; 0x354
   320d8:	ldr	r1, [pc, #184]	; 32198 <fputs@plt+0x2d884>
   320dc:	ldr	r3, [pc, #184]	; 3219c <fputs@plt+0x2d888>
   320e0:	add	r0, pc, r0
   320e4:	add	r1, pc, r1
   320e8:	add	r3, pc, r3
   320ec:	bl	5ac34 <fputs@plt+0x56320>
   320f0:	mov	r4, r0
   320f4:	str	r7, [fp, #-68]	; 0xffffffbc
   320f8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   320fc:	bl	4140 <free@plt>
   32100:	mov	r0, r4
   32104:	bl	4818 <_Unwind_Resume@plt>
   32108:	mov	r4, r0
   3210c:	b	320f8 <fputs@plt+0x2d7e4>
   32110:	mov	r4, r0
   32114:	mov	r0, r5
   32118:	mov	r5, #0
   3211c:	bl	4140 <free@plt>
   32120:	str	r5, [fp, #-68]	; 0xffffffbc
   32124:	b	320f8 <fputs@plt+0x2d7e4>
   32128:	mov	r4, r0
   3212c:	mov	r5, #0
   32130:	b	32114 <fputs@plt+0x2d800>
   32134:	mov	r5, #0
   32138:	mov	r4, r0
   3213c:	str	r5, [fp, #-68]	; 0xffffffbc
   32140:	b	320f8 <fputs@plt+0x2d7e4>
   32144:	ldr	r0, [pc, #84]	; 321a0 <fputs@plt+0x2d88c>
   32148:	mov	r2, #872	; 0x368
   3214c:	ldr	r1, [pc, #80]	; 321a4 <fputs@plt+0x2d890>
   32150:	ldr	r3, [pc, #80]	; 321a8 <fputs@plt+0x2d894>
   32154:	add	r0, pc, r0
   32158:	add	r1, pc, r1
   3215c:	add	r3, pc, r3
   32160:	bl	5ac34 <fputs@plt+0x56320>
   32164:	mov	r4, r0
   32168:	str	r9, [fp, #-68]	; 0xffffffbc
   3216c:	b	320f8 <fputs@plt+0x2d7e4>
   32170:	strdeq	r9, [r5], -ip
   32174:	andeq	r0, r0, r0, lsr r4
   32178:	andeq	r8, r3, r8, lsr sl
   3217c:	andeq	r9, r3, r4, asr #29
   32180:	muleq	r3, ip, lr
   32184:	andeq	r9, r3, r8, asr #28
   32188:	andeq	r9, r3, ip, lsr lr
   3218c:	andeq	r9, r3, r0, asr #27
   32190:	muleq	r3, r8, sp
   32194:	andeq	r7, r3, r8, lsr #18
   32198:	andeq	r9, r3, r8, lsl #25
   3219c:	strdeq	sl, [r3], -ip
   321a0:	andeq	r9, r3, r0, lsl sp
   321a4:	andeq	r9, r3, r4, lsl ip
   321a8:	andeq	sl, r3, r8, lsl #5
   321ac:	push	{r4, lr}
   321b0:	subs	r4, r0, #0
   321b4:	beq	32228 <fputs@plt+0x2d914>
   321b8:	ldr	r3, [r4, #8]
   321bc:	cmp	r3, #0
   321c0:	bge	32288 <fputs@plt+0x2d974>
   321c4:	ldr	r3, [r4, #12]
   321c8:	cmp	r3, #0
   321cc:	bge	32268 <fputs@plt+0x2d954>
   321d0:	ldr	r0, [r4, #280]	; 0x118
   321d4:	cmp	r0, #0
   321d8:	beq	32248 <fputs@plt+0x2d934>
   321dc:	ldrb	r3, [r4, #24]
   321e0:	tst	r3, #16
   321e4:	bne	32220 <fputs@plt+0x2d90c>
   321e8:	movw	r1, #258	; 0x102
   321ec:	movt	r1, #8
   321f0:	bl	43c8 <open64@plt>
   321f4:	cmp	r0, #0
   321f8:	str	r0, [r4, #8]
   321fc:	blt	32210 <fputs@plt+0x2d8fc>
   32200:	str	r0, [r4, #12]
   32204:	mov	r0, r4
   32208:	pop	{r4, lr}
   3220c:	b	31b80 <fputs@plt+0x2d26c>
   32210:	bl	48cc <__errno_location@plt>
   32214:	ldr	r0, [r0]
   32218:	rsb	r0, r0, #0
   3221c:	pop	{r4, pc}
   32220:	mvn	r0, #21
   32224:	pop	{r4, pc}
   32228:	ldr	r0, [pc, #120]	; 322a8 <fputs@plt+0x2d994>
   3222c:	movw	r2, #1014	; 0x3f6
   32230:	ldr	r1, [pc, #116]	; 322ac <fputs@plt+0x2d998>
   32234:	ldr	r3, [pc, #116]	; 322b0 <fputs@plt+0x2d99c>
   32238:	add	r0, pc, r0
   3223c:	add	r1, pc, r1
   32240:	add	r3, pc, r3
   32244:	bl	5ac34 <fputs@plt+0x56320>
   32248:	ldr	r0, [pc, #100]	; 322b4 <fputs@plt+0x2d9a0>
   3224c:	movw	r2, #1017	; 0x3f9
   32250:	ldr	r1, [pc, #96]	; 322b8 <fputs@plt+0x2d9a4>
   32254:	ldr	r3, [pc, #96]	; 322bc <fputs@plt+0x2d9a8>
   32258:	add	r0, pc, r0
   3225c:	add	r1, pc, r1
   32260:	add	r3, pc, r3
   32264:	bl	5ac34 <fputs@plt+0x56320>
   32268:	ldr	r0, [pc, #80]	; 322c0 <fputs@plt+0x2d9ac>
   3226c:	mov	r2, #1016	; 0x3f8
   32270:	ldr	r1, [pc, #76]	; 322c4 <fputs@plt+0x2d9b0>
   32274:	ldr	r3, [pc, #76]	; 322c8 <fputs@plt+0x2d9b4>
   32278:	add	r0, pc, r0
   3227c:	add	r1, pc, r1
   32280:	add	r3, pc, r3
   32284:	bl	5ac34 <fputs@plt+0x56320>
   32288:	ldr	r0, [pc, #60]	; 322cc <fputs@plt+0x2d9b8>
   3228c:	movw	r2, #1015	; 0x3f7
   32290:	ldr	r1, [pc, #56]	; 322d0 <fputs@plt+0x2d9bc>
   32294:	ldr	r3, [pc, #56]	; 322d4 <fputs@plt+0x2d9c0>
   32298:	add	r0, pc, r0
   3229c:	add	r1, pc, r1
   322a0:	add	r3, pc, r3
   322a4:	bl	5ac34 <fputs@plt+0x56320>
   322a8:	ldrdeq	r7, [r3], -r0
   322ac:	andeq	r9, r3, r0, lsr fp
   322b0:	andeq	r9, r3, ip, asr sl
   322b4:	andeq	r9, r3, r8, lsr ip
   322b8:	andeq	r9, r3, r0, lsl fp
   322bc:	andeq	r9, r3, ip, lsr sl
   322c0:	andeq	r9, r3, ip, ror #15
   322c4:	strdeq	r9, [r3], -r0
   322c8:	andeq	r9, r3, ip, lsl sl
   322cc:			; <UNDEFINED> instruction: 0x000397bc
   322d0:	ldrdeq	r9, [r3], -r0
   322d4:	strdeq	r9, [r3], -ip
   322d8:	push	{r4, r5, r6, lr}
   322dc:	subs	r5, r0, #0
   322e0:	mov	r6, r1
   322e4:	beq	32394 <fputs@plt+0x2da80>
   322e8:	cmp	r1, #0
   322ec:	beq	323b4 <fputs@plt+0x2daa0>
   322f0:	ldr	r1, [r1]
   322f4:	add	r4, r6, #64	; 0x40
   322f8:	add	r3, r6, r1
   322fc:	cmp	r4, r3
   32300:	bcc	32330 <fputs@plt+0x2da1c>
   32304:	b	3237c <fputs@plt+0x2da68>
   32308:	cmp	r3, #0
   3230c:	cmpeq	r2, #4
   32310:	beq	3236c <fputs@plt+0x2da58>
   32314:	ldr	r2, [r4]
   32318:	add	r3, r6, r1
   3231c:	add	r2, r2, #7
   32320:	bic	r2, r2, #7
   32324:	add	r4, r4, r2
   32328:	cmp	r4, r3
   3232c:	bcs	3237c <fputs@plt+0x2da68>
   32330:	cmp	r6, r4
   32334:	bhi	3237c <fputs@plt+0x2da68>
   32338:	ldrd	r2, [r4, #8]
   3233c:	cmp	r3, #0
   32340:	cmpeq	r2, #5
   32344:	bne	32308 <fputs@plt+0x2d9f4>
   32348:	ldrd	r2, [r4]
   3234c:	add	r0, r4, #16
   32350:	subs	r2, r2, #16
   32354:	sbc	r3, r3, #0
   32358:	lsr	r1, r2, #2
   3235c:	orr	r1, r1, r3, lsl #30
   32360:	bl	4ecec <fputs@plt+0x4a3d8>
   32364:	ldr	r1, [r6]
   32368:	b	32314 <fputs@plt+0x2da00>
   3236c:	ldr	r0, [r4, #32]
   32370:	bl	4ec84 <fputs@plt+0x4a370>
   32374:	ldr	r1, [r6]
   32378:	b	32314 <fputs@plt+0x2da00>
   3237c:	ldr	r3, [r5, #420]	; 0x1a4
   32380:	mov	r0, r5
   32384:	rsb	r2, r3, r6
   32388:	pop	{r4, r5, r6, lr}
   3238c:	asr	r3, r2, #31
   32390:	b	31a80 <fputs@plt+0x2d16c>
   32394:	ldr	r0, [pc, #56]	; 323d4 <fputs@plt+0x2dac0>
   32398:	movw	r2, #1051	; 0x41b
   3239c:	ldr	r1, [pc, #52]	; 323d8 <fputs@plt+0x2dac4>
   323a0:	ldr	r3, [pc, #52]	; 323dc <fputs@plt+0x2dac8>
   323a4:	add	r0, pc, r0
   323a8:	add	r1, pc, r1
   323ac:	add	r3, pc, r3
   323b0:	bl	5ac34 <fputs@plt+0x56320>
   323b4:	ldr	r0, [pc, #36]	; 323e0 <fputs@plt+0x2dacc>
   323b8:	movw	r2, #1052	; 0x41c
   323bc:	ldr	r1, [pc, #32]	; 323e4 <fputs@plt+0x2dad0>
   323c0:	ldr	r3, [pc, #32]	; 323e8 <fputs@plt+0x2dad4>
   323c4:	add	r0, pc, r0
   323c8:	add	r1, pc, r1
   323cc:	add	r3, pc, r3
   323d0:	bl	5ac34 <fputs@plt+0x56320>
   323d4:	muleq	r3, r4, lr
   323d8:	andeq	r9, r3, r4, asr #19
   323dc:	andeq	r9, r3, r8, ror #18
   323e0:	ldrdeq	pc, [r3], -ip
   323e4:	andeq	r9, r3, r4, lsr #19
   323e8:	andeq	r9, r3, r8, asr #18
   323ec:	ldr	r3, [pc, #3292]	; 330d0 <fputs@plt+0x2e7bc>
   323f0:	ldr	ip, [pc, #3292]	; 330d4 <fputs@plt+0x2e7c0>
   323f4:	add	r3, pc, r3
   323f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   323fc:	mov	r7, r2
   32400:	mov	r2, r3
   32404:	sub	sp, sp, #180	; 0xb4
   32408:	ldr	ip, [r2, ip]
   3240c:	subs	r9, r0, #0
   32410:	mov	r3, #0
   32414:	mov	r8, r1
   32418:	str	r3, [sp, #112]	; 0x70
   3241c:	ldr	r2, [ip]
   32420:	str	ip, [sp, #16]
   32424:	str	r3, [sp, #116]	; 0x74
   32428:	str	r3, [sp, #120]	; 0x78
   3242c:	str	r3, [sp, #124]	; 0x7c
   32430:	str	r2, [sp, #172]	; 0xac
   32434:	str	r3, [sp, #128]	; 0x80
   32438:	str	r3, [sp, #132]	; 0x84
   3243c:	str	r3, [sp, #136]	; 0x88
   32440:	str	r3, [sp, #140]	; 0x8c
   32444:	str	r3, [sp, #144]	; 0x90
   32448:	str	r3, [sp, #148]	; 0x94
   3244c:	str	r3, [sp, #152]	; 0x98
   32450:	str	r3, [sp, #156]	; 0x9c
   32454:	str	r3, [sp, #160]	; 0xa0
   32458:	str	r3, [sp, #164]	; 0xa4
   3245c:	beq	32f9c <fputs@plt+0x2e688>
   32460:	cmp	r1, #0
   32464:	beq	32fdc <fputs@plt+0x2e6c8>
   32468:	ldr	r3, [r9, #4]
   3246c:	cmp	r3, #4
   32470:	bne	32fbc <fputs@plt+0x2e6a8>
   32474:	bl	27770 <fputs@plt+0x22e5c>
   32478:	cmp	r0, #0
   3247c:	blt	3254c <fputs@plt+0x2dc38>
   32480:	ldrb	r3, [r8, #240]	; 0xf0
   32484:	tst	r3, #1
   32488:	beq	32ffc <fputs@plt+0x2e6e8>
   3248c:	ldr	r3, [r8, #432]	; 0x1b0
   32490:	cmp	r3, #0
   32494:	beq	32570 <fputs@plt+0x2dc5c>
   32498:	cmp	r7, #0
   3249c:	mov	r0, #56	; 0x38
   324a0:	mov	r1, #0
   324a4:	mov	sl, #0
   324a8:	str	r3, [sp, #136]	; 0x88
   324ac:	strd	r0, [sp, #112]	; 0x70
   324b0:	str	sl, [sp, #140]	; 0x8c
   324b4:	beq	3280c <fputs@plt+0x2def8>
   324b8:	ldrd	r6, [r3, #8]
   324bc:	mov	r4, #1
   324c0:	mov	r5, #0
   324c4:	movw	r1, #38288	; 0x9590
   324c8:	orr	r6, r6, r4
   324cc:	orr	r7, r7, r5
   324d0:	strd	r6, [r3, #8]
   324d4:	add	r2, sp, #112	; 0x70
   324d8:	ldrd	r6, [sp, #120]	; 0x78
   324dc:	movt	r1, #16440	; 0x4038
   324e0:	ldr	r0, [r9, #12]
   324e4:	orr	r4, r4, r6
   324e8:	orr	r5, r5, r7
   324ec:	strd	r4, [sp, #120]	; 0x78
   324f0:	bl	4248 <ioctl@plt>
   324f4:	cmp	r0, #0
   324f8:	blt	32828 <fputs@plt+0x2df14>
   324fc:	ldr	r6, [r9, #420]	; 0x1a4
   32500:	ldr	r3, [sp, #144]	; 0x90
   32504:	adds	r6, r6, r3
   32508:	beq	3303c <fputs@plt+0x2e728>
   3250c:	ldrd	r4, [r6, #40]	; 0x28
   32510:	movw	r2, #30067	; 0x7573
   32514:	movw	r3, #30067	; 0x7573
   32518:	movt	r2, #17474	; 0x4442
   3251c:	movt	r3, #17474	; 0x4442
   32520:	cmp	r5, r3
   32524:	cmpeq	r4, r2
   32528:	beq	32968 <fputs@plt+0x2e054>
   3252c:	bl	5b610 <fputs@plt+0x56cfc>
   32530:	cmp	r0, #6
   32534:	bgt	328c8 <fputs@plt+0x2dfb4>
   32538:	mov	r0, r9
   3253c:	mov	r1, r6
   32540:	bl	322d8 <fputs@plt+0x2d9c4>
   32544:	mov	r4, #1
   32548:	b	32550 <fputs@plt+0x2dc3c>
   3254c:	mov	r4, r0
   32550:	ldr	fp, [sp, #16]
   32554:	mov	r0, r4
   32558:	ldr	r2, [sp, #172]	; 0xac
   3255c:	ldr	r3, [fp]
   32560:	cmp	r2, r3
   32564:	bne	32f98 <fputs@plt+0x2e684>
   32568:	add	sp, sp, #180	; 0xb4
   3256c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32570:	ldr	r3, [r8, #28]
   32574:	cmp	r3, #0
   32578:	str	r3, [sp, #20]
   3257c:	beq	32bc0 <fputs@plt+0x2e2ac>
   32580:	ldr	r0, [sp, #20]
   32584:	add	r1, sp, #64	; 0x40
   32588:	bl	319cc <fputs@plt+0x2d0b8>
   3258c:	cmp	r0, #0
   32590:	blt	3254c <fputs@plt+0x2dc38>
   32594:	ldr	r2, [r8, #4]
   32598:	movne	r6, #0
   3259c:	ldr	r3, [r8, #316]	; 0x13c
   325a0:	ldr	r2, [r2, #1108]	; 0x454
   325a4:	add	r3, r3, #1
   325a8:	add	r2, r2, #31
   325ac:	add	r3, r3, r3, lsl #2
   325b0:	bic	r2, r2, #7
   325b4:	add	r3, r2, r3, lsl #3
   325b8:	add	r3, r3, #64	; 0x40
   325bc:	str	r3, [sp, #24]
   325c0:	bne	325e8 <fputs@plt+0x2dcd4>
   325c4:	ldr	r0, [sp, #20]
   325c8:	mov	r6, #1
   325cc:	bl	42a8 <strlen@plt>
   325d0:	ldr	sl, [sp, #24]
   325d4:	add	r3, r0, #24
   325d8:	mov	r5, r0
   325dc:	bic	r3, r3, #7
   325e0:	add	sl, sl, r3
   325e4:	str	sl, [sp, #24]
   325e8:	ldr	r3, [r8, #332]	; 0x14c
   325ec:	cmp	r3, #0
   325f0:	beq	3260c <fputs@plt+0x2dcf8>
   325f4:	lsl	r3, r3, #2
   325f8:	ldr	fp, [sp, #24]
   325fc:	add	r3, r3, #23
   32600:	bic	r3, r3, #7
   32604:	add	fp, fp, r3
   32608:	str	fp, [sp, #24]
   3260c:	mov	r0, #8
   32610:	ldr	r1, [sp, #24]
   32614:	bl	3fd8 <memalign@plt>
   32618:	cmp	r0, #0
   3261c:	str	r0, [r8, #432]	; 0x1b0
   32620:	beq	32a88 <fputs@plt+0x2e174>
   32624:	ldrb	r3, [r8, #240]	; 0xf0
   32628:	mov	r1, #0
   3262c:	ldr	r2, [sp, #24]
   32630:	orr	r3, r3, #16
   32634:	strb	r3, [r8, #240]	; 0xf0
   32638:	bl	4014 <memset@plt>
   3263c:	ldr	r2, [r8, #244]	; 0xf4
   32640:	ldr	r1, [r8, #432]	; 0x1b0
   32644:	ldrb	r3, [r2, #2]
   32648:	ldrb	r0, [r2, #1]
   3264c:	and	r2, r3, #1
   32650:	and	r3, r3, #2
   32654:	cmp	r0, #4
   32658:	eor	r2, r2, #1
   3265c:	orr	r2, r2, r3
   32660:	moveq	r0, #4
   32664:	movne	r0, #0
   32668:	cmp	r6, #0
   3266c:	orr	r2, r2, r0
   32670:	asr	r3, r2, #31
   32674:	strd	r2, [r1, #8]
   32678:	bne	32958 <fputs@plt+0x2e044>
   3267c:	ldr	ip, [sp, #20]
   32680:	ldr	r1, [r8, #432]	; 0x1b0
   32684:	cmp	ip, #0
   32688:	ldrdne	r2, [sp, #64]	; 0x40
   3268c:	mvneq	r2, #0
   32690:	mvneq	r3, #0
   32694:	strd	r2, [r1, #24]
   32698:	ldr	r1, [r8, #432]	; 0x1b0
   3269c:	movw	r2, #30067	; 0x7573
   326a0:	movw	r3, #30067	; 0x7573
   326a4:	movt	r2, #17474	; 0x4442
   326a8:	movt	r3, #17474	; 0x4442
   326ac:	strd	r2, [r1, #40]	; 0x28
   326b0:	ldr	r2, [r8, #244]	; 0xf4
   326b4:	ldr	r3, [r8, #432]	; 0x1b0
   326b8:	ldr	r1, [r2, #8]
   326bc:	ldr	r2, [r2, #12]
   326c0:	str	r1, [r3, #48]	; 0x30
   326c4:	str	r2, [r3, #52]	; 0x34
   326c8:	ldrd	r2, [r8, #224]	; 0xe0
   326cc:	ldr	r1, [r8, #432]	; 0x1b0
   326d0:	strd	r2, [r1, #16]
   326d4:	ldr	r3, [r8, #244]	; 0xf4
   326d8:	ldrb	r3, [r3, #2]
   326dc:	tst	r3, #1
   326e0:	beq	32b70 <fputs@plt+0x2e25c>
   326e4:	ldr	r1, [r8, #432]	; 0x1b0
   326e8:	ldrd	r2, [r8, #8]
   326ec:	strd	r2, [r1, #56]	; 0x38
   326f0:	ldr	r3, [r8, #432]	; 0x1b0
   326f4:	cmp	r6, #0
   326f8:	add	r2, r3, #64	; 0x40
   326fc:	str	r2, [sp, #56]	; 0x38
   32700:	bne	32b14 <fputs@plt+0x2e200>
   32704:	ldr	r2, [r8, #260]	; 0x104
   32708:	add	sl, sp, #56	; 0x38
   3270c:	ldr	r1, [r8, #244]	; 0xf4
   32710:	add	r6, r8, #272	; 0x110
   32714:	add	r2, r2, #7
   32718:	mov	r0, sl
   3271c:	bic	r2, r2, #7
   32720:	add	r2, r2, #16
   32724:	bl	300dc <fputs@plt+0x2b7c8>
   32728:	ldr	r3, [r8, #316]	; 0x13c
   3272c:	cmp	r3, #0
   32730:	movne	fp, #0
   32734:	bne	327c4 <fputs@plt+0x2deb0>
   32738:	b	32aa0 <fputs@plt+0x2e18c>
   3273c:	ldr	r5, [sp, #20]
   32740:	cmp	r5, #0
   32744:	beq	327e8 <fputs@plt+0x2ded4>
   32748:	ldr	ip, [r6, #12]
   3274c:	ldrd	r2, [r6, #24]
   32750:	cmp	ip, #0
   32754:	beq	3301c <fputs@plt+0x2e708>
   32758:	ldr	lr, [sp, #56]	; 0x38
   3275c:	mvn	r4, #0
   32760:	mov	r5, #0
   32764:	and	r2, r2, r4
   32768:	add	lr, lr, #7
   3276c:	and	r3, r3, r5
   32770:	bic	lr, lr, #7
   32774:	mov	r5, #0
   32778:	str	lr, [sp, #56]	; 0x38
   3277c:	mov	r4, #40	; 0x28
   32780:	strd	r4, [lr]
   32784:	ldr	lr, [sp, #56]	; 0x38
   32788:	ldr	r5, [lr]
   3278c:	strd	r2, [lr, #16]
   32790:	mov	r3, #0
   32794:	mov	r2, #4
   32798:	str	r0, [lr, #32]
   3279c:	strd	r2, [lr, #8]
   327a0:	add	r3, lr, r5
   327a4:	str	ip, [lr, #24]
   327a8:	str	r1, [lr, #28]
   327ac:	str	r3, [sp, #56]	; 0x38
   327b0:	ldr	r3, [r8, #316]	; 0x13c
   327b4:	add	fp, fp, #1
   327b8:	ldr	r6, [r6]
   327bc:	cmp	fp, r3
   327c0:	bcs	32aa0 <fputs@plt+0x2e18c>
   327c4:	ldrb	r3, [r6, #36]	; 0x24
   327c8:	ubfx	r1, r3, #3, #1
   327cc:	cmp	r1, #0
   327d0:	bne	32a74 <fputs@plt+0x2e160>
   327d4:	ldr	r0, [r6, #32]
   327d8:	cmp	r0, #0
   327dc:	blt	327e8 <fputs@plt+0x2ded4>
   327e0:	tst	r3, #4
   327e4:	bne	3273c <fputs@plt+0x2de28>
   327e8:	mov	r0, r6
   327ec:	bl	39fc8 <fputs@plt+0x356b4>
   327f0:	cmp	r0, #0
   327f4:	blt	32a8c <fputs@plt+0x2e178>
   327f8:	mov	r0, sl
   327fc:	ldr	r1, [r6, #4]
   32800:	ldr	r2, [r6, #12]
   32804:	bl	300dc <fputs@plt+0x2b7c8>
   32808:	b	327b0 <fputs@plt+0x2de9c>
   3280c:	movw	r1, #38288	; 0x9590
   32810:	ldr	r0, [r9, #12]
   32814:	movt	r1, #16440	; 0x4038
   32818:	add	r2, sp, #112	; 0x70
   3281c:	bl	4248 <ioctl@plt>
   32820:	cmp	r0, sl
   32824:	bge	32544 <fputs@plt+0x2dc30>
   32828:	mov	r3, #0
   3282c:	str	r3, [sp, #72]	; 0x48
   32830:	str	r3, [sp, #76]	; 0x4c
   32834:	str	r3, [sp, #80]	; 0x50
   32838:	bl	48cc <__errno_location@plt>
   3283c:	ldr	r4, [r0]
   32840:	cmp	r4, #11
   32844:	cmpne	r4, #4
   32848:	beq	328b4 <fputs@plt+0x2dfa0>
   3284c:	cmp	r4, #6
   32850:	cmpne	r4, #3
   32854:	bne	32900 <fputs@plt+0x2dfec>
   32858:	ldr	r3, [r8, #244]	; 0xf4
   3285c:	add	r6, sp, #72	; 0x48
   32860:	ldrb	r3, [r3, #1]
   32864:	cmp	r3, #1
   32868:	beq	329d8 <fputs@plt+0x2e0c4>
   3286c:	bl	5b610 <fputs@plt+0x56cfc>
   32870:	cmp	r0, #6
   32874:	ble	328b4 <fputs@plt+0x2dfa0>
   32878:	ldr	lr, [pc, #2136]	; 330d8 <fputs@plt+0x2e7c4>
   3287c:	mov	r0, #7
   32880:	ldr	ip, [pc, #2132]	; 330dc <fputs@plt+0x2e7c8>
   32884:	mov	r1, #0
   32888:	ldr	r2, [pc, #2128]	; 330e0 <fputs@plt+0x2e7cc>
   3288c:	add	lr, pc, lr
   32890:	add	ip, pc, ip
   32894:	movw	r3, #1109	; 0x455
   32898:	add	r2, pc, r2
   3289c:	str	lr, [sp]
   328a0:	add	r6, sp, #72	; 0x48
   328a4:	str	ip, [sp, #4]
   328a8:	ldr	ip, [r8, #28]
   328ac:	str	ip, [sp, #8]
   328b0:	bl	5ae90 <fputs@plt+0x5657c>
   328b4:	add	r6, sp, #72	; 0x48
   328b8:	mov	r4, #0
   328bc:	mov	r0, r6
   328c0:	bl	2cd54 <fputs@plt+0x28440>
   328c4:	b	32550 <fputs@plt+0x2dc3c>
   328c8:	ldr	r2, [pc, #2068]	; 330e4 <fputs@plt+0x2e7d0>
   328cc:	mov	r1, sl
   328d0:	ldr	ip, [pc, #2064]	; 330e8 <fputs@plt+0x2e7d4>
   328d4:	movw	r3, #1160	; 0x488
   328d8:	add	r2, pc, r2
   328dc:	str	r2, [sp, #4]
   328e0:	ldr	r2, [pc, #2052]	; 330ec <fputs@plt+0x2e7d8>
   328e4:	add	ip, pc, ip
   328e8:	strd	r4, [sp, #8]
   328ec:	mov	r0, #7
   328f0:	str	ip, [sp]
   328f4:	add	r2, pc, r2
   328f8:	bl	5ae90 <fputs@plt+0x5657c>
   328fc:	b	32538 <fputs@plt+0x2dc24>
   32900:	cmp	r4, #99	; 0x63
   32904:	rsbne	r4, r4, #0
   32908:	addne	r6, sp, #72	; 0x48
   3290c:	bne	328bc <fputs@plt+0x2dfa8>
   32910:	ldr	r3, [r8, #244]	; 0xf4
   32914:	add	r6, sp, #72	; 0x48
   32918:	ldrb	r3, [r3, #1]
   3291c:	cmp	r3, #1
   32920:	beq	32f6c <fputs@plt+0x2e658>
   32924:	bl	5b610 <fputs@plt+0x56cfc>
   32928:	cmp	r0, #6
   3292c:	ble	328b4 <fputs@plt+0x2dfa0>
   32930:	ldr	lr, [pc, #1976]	; 330f0 <fputs@plt+0x2e7dc>
   32934:	mov	r0, #7
   32938:	ldr	ip, [pc, #1972]	; 330f4 <fputs@plt+0x2e7e0>
   3293c:	mov	r1, #0
   32940:	ldr	r2, [pc, #1968]	; 330f8 <fputs@plt+0x2e7e4>
   32944:	add	lr, pc, lr
   32948:	add	ip, pc, ip
   3294c:	mov	r3, #1120	; 0x460
   32950:	add	r2, pc, r2
   32954:	b	3289c <fputs@plt+0x2df88>
   32958:	ldr	r1, [r8, #432]	; 0x1b0
   3295c:	ldrd	r2, [r8, #232]	; 0xe8
   32960:	strd	r2, [r1, #24]
   32964:	b	32698 <fputs@plt+0x2dd84>
   32968:	mov	r0, r9
   3296c:	mov	r1, r6
   32970:	bl	30274 <fputs@plt+0x2b960>
   32974:	subs	r4, r0, #0
   32978:	bge	32544 <fputs@plt+0x2dc30>
   3297c:	mov	r0, r9
   32980:	mov	r1, r6
   32984:	bl	322d8 <fputs@plt+0x2d9c4>
   32988:	cmn	r4, #91	; 0x5b
   3298c:	cmnne	r4, #74	; 0x4a
   32990:	bne	32550 <fputs@plt+0x2dc3c>
   32994:	bl	5b610 <fputs@plt+0x56cfc>
   32998:	cmp	r0, #6
   3299c:	ble	32544 <fputs@plt+0x2dc30>
   329a0:	ldr	lr, [pc, #1876]	; 330fc <fputs@plt+0x2e7e8>
   329a4:	mov	r1, r4
   329a8:	ldr	ip, [pc, #1872]	; 33100 <fputs@plt+0x2e7ec>
   329ac:	movw	r3, #1155	; 0x483
   329b0:	ldr	r2, [pc, #1868]	; 33104 <fputs@plt+0x2e7f0>
   329b4:	add	lr, pc, lr
   329b8:	add	ip, pc, ip
   329bc:	str	lr, [sp]
   329c0:	add	r2, pc, r2
   329c4:	str	ip, [sp, #4]
   329c8:	mov	r0, #7
   329cc:	mov	r4, #1
   329d0:	bl	5ae90 <fputs@plt+0x5657c>
   329d4:	b	32550 <fputs@plt+0x2dc3c>
   329d8:	ldr	r1, [pc, #1832]	; 33108 <fputs@plt+0x2e7f4>
   329dc:	mov	r0, r6
   329e0:	ldr	r2, [pc, #1828]	; 3310c <fputs@plt+0x2e7f8>
   329e4:	add	r1, pc, r1
   329e8:	ldr	r3, [r8, #28]
   329ec:	add	r2, pc, r2
   329f0:	bl	2cf4c <fputs@plt+0x28638>
   329f4:	ldr	r3, [r8, #244]	; 0xf4
   329f8:	ldrb	r2, [r3, #3]
   329fc:	ldr	r1, [r3, #8]
   32a00:	cmp	r2, #2
   32a04:	ldrb	r2, [r3]
   32a08:	beq	32f54 <fputs@plt+0x2e640>
   32a0c:	cmp	r2, #108	; 0x6c
   32a10:	ldreq	r2, [r3, #8]
   32a14:	revne	r2, r1
   32a18:	mov	r3, #0
   32a1c:	add	r1, sp, #64	; 0x40
   32a20:	str	r6, [sp]
   32a24:	mov	r0, r9
   32a28:	str	r1, [sp, #4]
   32a2c:	bl	38498 <fputs@plt+0x33b84>
   32a30:	cmp	r0, #0
   32a34:	blt	32f0c <fputs@plt+0x2e5f8>
   32a38:	mov	r0, r9
   32a3c:	ldr	r1, [sp, #64]	; 0x40
   32a40:	bl	27674 <fputs@plt+0x22d60>
   32a44:	cmp	r0, #0
   32a48:	blt	32f0c <fputs@plt+0x2e5f8>
   32a4c:	ldr	r3, [r9, #44]	; 0x2c
   32a50:	mov	r4, #1
   32a54:	ldr	r2, [r9, #40]	; 0x28
   32a58:	mov	r0, r6
   32a5c:	ldr	r1, [sp, #64]	; 0x40
   32a60:	add	ip, r3, r4
   32a64:	str	ip, [r9, #44]	; 0x2c
   32a68:	str	r1, [r2, r3, lsl #2]
   32a6c:	bl	2cd54 <fputs@plt+0x28440>
   32a70:	b	32550 <fputs@plt+0x2dc3c>
   32a74:	mov	r0, sl
   32a78:	mov	r1, #0
   32a7c:	ldr	r2, [r6, #12]
   32a80:	bl	300dc <fputs@plt+0x2b7c8>
   32a84:	b	327b0 <fputs@plt+0x2de9c>
   32a88:	mvn	r0, #11
   32a8c:	ldrb	r3, [r8, #240]	; 0xf0
   32a90:	mov	r4, r0
   32a94:	orr	r3, r3, #128	; 0x80
   32a98:	strb	r3, [r8, #240]	; 0xf0
   32a9c:	b	32550 <fputs@plt+0x2dc3c>
   32aa0:	ldr	r3, [r8, #244]	; 0xf4
   32aa4:	ldrb	r3, [r3, #1]
   32aa8:	cmp	r3, #4
   32aac:	beq	32c60 <fputs@plt+0x2e34c>
   32ab0:	ldr	r3, [r8, #332]	; 0x14c
   32ab4:	cmp	r3, #0
   32ab8:	bne	32c00 <fputs@plt+0x2e2ec>
   32abc:	ldr	r2, [sp, #56]	; 0x38
   32ac0:	ldr	r1, [r8, #432]	; 0x1b0
   32ac4:	mov	fp, #0
   32ac8:	ldr	sl, [sp, #24]
   32acc:	mov	r5, fp
   32ad0:	rsb	r2, r1, r2
   32ad4:	asr	r3, r2, #31
   32ad8:	strd	r2, [r1]
   32adc:	ldr	r3, [r8, #432]	; 0x1b0
   32ae0:	mov	r4, sl
   32ae4:	ldrd	r0, [r3]
   32ae8:	cmp	r1, r5
   32aec:	cmpeq	r0, r4
   32af0:	bls	32498 <fputs@plt+0x2db84>
   32af4:	ldr	r0, [pc, #1556]	; 33110 <fputs@plt+0x2e7fc>
   32af8:	movw	r2, #378	; 0x17a
   32afc:	ldr	r1, [pc, #1552]	; 33114 <fputs@plt+0x2e800>
   32b00:	ldr	r3, [pc, #1552]	; 33118 <fputs@plt+0x2e804>
   32b04:	add	r0, pc, r0
   32b08:	add	r1, pc, r1
   32b0c:	add	r3, pc, r3
   32b10:	bl	5ac34 <fputs@plt+0x56320>
   32b14:	ldr	r4, [sp, #20]
   32b18:	cmp	r4, #0
   32b1c:	beq	33090 <fputs@plt+0x2e77c>
   32b20:	add	r3, r3, #71	; 0x47
   32b24:	add	r1, r5, #17
   32b28:	bic	r3, r3, #7
   32b2c:	str	r3, [sp, #56]	; 0x38
   32b30:	add	r2, r5, #1
   32b34:	mov	r0, #0
   32b38:	str	r1, [r3]
   32b3c:	mov	r4, #10
   32b40:	ldr	ip, [sp, #56]	; 0x38
   32b44:	mov	r5, #0
   32b48:	str	r0, [r3, #4]
   32b4c:	ldr	r1, [sp, #20]
   32b50:	add	r0, ip, #16
   32b54:	strd	r4, [ip, #8]
   32b58:	bl	42f0 <memcpy@plt>
   32b5c:	ldr	r3, [sp, #56]	; 0x38
   32b60:	ldr	r2, [r3]
   32b64:	add	r3, r3, r2
   32b68:	str	r3, [sp, #56]	; 0x38
   32b6c:	b	32704 <fputs@plt+0x2ddf0>
   32b70:	mov	r0, #6
   32b74:	add	r1, sp, #72	; 0x48
   32b78:	bl	3ea0 <clock_gettime@plt>
   32b7c:	cmp	r0, #0
   32b80:	bne	3305c <fputs@plt+0x2e748>
   32b84:	ldr	r2, [r8, #448]	; 0x1c0
   32b88:	mov	ip, #1000	; 0x3e8
   32b8c:	ldr	lr, [r8, #452]	; 0x1c4
   32b90:	mov	r1, #51712	; 0xca00
   32b94:	ldr	r0, [sp, #76]	; 0x4c
   32b98:	movt	r1, #15258	; 0x3b9a
   32b9c:	umull	r2, r3, r2, ip
   32ba0:	ldr	r4, [sp, #72]	; 0x48
   32ba4:	ldr	sl, [r8, #432]	; 0x1b0
   32ba8:	adds	r2, r2, r0
   32bac:	mla	r3, ip, lr, r3
   32bb0:	adc	r3, r3, r0, asr #31
   32bb4:	smlal	r2, r3, r1, r4
   32bb8:	strd	r2, [sl, #56]	; 0x38
   32bbc:	b	326f0 <fputs@plt+0x2dddc>
   32bc0:	ldr	r4, [r8, #508]	; 0x1fc
   32bc4:	cmp	r4, #0
   32bc8:	str	r4, [sp, #20]
   32bcc:	bne	32580 <fputs@plt+0x2dc6c>
   32bd0:	ldr	r2, [r8, #4]
   32bd4:	ldr	r3, [r8, #316]	; 0x13c
   32bd8:	ldr	r6, [sp, #20]
   32bdc:	ldr	r2, [r2, #1108]	; 0x454
   32be0:	add	r3, r3, #1
   32be4:	add	r2, r2, #31
   32be8:	add	r3, r3, r3, lsl #2
   32bec:	bic	r2, r2, #7
   32bf0:	add	r3, r2, r3, lsl #3
   32bf4:	add	r3, r3, #64	; 0x40
   32bf8:	str	r3, [sp, #24]
   32bfc:	b	325e8 <fputs@plt+0x2dcd4>
   32c00:	ldr	r1, [r8, #336]	; 0x150
   32c04:	cmp	r1, #0
   32c08:	beq	330b0 <fputs@plt+0x2e79c>
   32c0c:	ldr	r2, [sp, #56]	; 0x38
   32c10:	add	r0, r3, #4
   32c14:	mov	lr, #0
   32c18:	mov	r4, #5
   32c1c:	add	r3, r2, #7
   32c20:	lsl	r0, r0, #2
   32c24:	bic	r3, r3, #7
   32c28:	str	r3, [sp, #56]	; 0x38
   32c2c:	sub	r2, r0, #16
   32c30:	mov	r5, #0
   32c34:	str	r0, [r3]
   32c38:	ldr	ip, [sp, #56]	; 0x38
   32c3c:	str	lr, [r3, #4]
   32c40:	add	r0, ip, #16
   32c44:	strd	r4, [ip, #8]
   32c48:	bl	42f0 <memcpy@plt>
   32c4c:	ldr	r3, [sp, #56]	; 0x38
   32c50:	ldr	r2, [r3]
   32c54:	add	r2, r3, r2
   32c58:	str	r2, [sp, #56]	; 0x38
   32c5c:	b	32ac0 <fputs@plt+0x2e1ac>
   32c60:	ldr	ip, [r8, #4]
   32c64:	mov	r0, #0
   32c68:	ldr	r4, [sp, #56]	; 0x38
   32c6c:	mov	r2, #8
   32c70:	mov	r3, #0
   32c74:	mov	r1, r0
   32c78:	add	r4, r4, #7
   32c7c:	ldr	ip, [ip, #1108]	; 0x454
   32c80:	bic	r4, r4, #7
   32c84:	add	r5, r4, #24
   32c88:	strd	r2, [r4, #8]
   32c8c:	add	r3, ip, #24
   32c90:	str	r0, [r4, #4]
   32c94:	mov	r0, r5
   32c98:	str	r3, [r4]
   32c9c:	add	r3, r4, r3
   32ca0:	ldr	r2, [r8, #4]
   32ca4:	str	r3, [sp, #56]	; 0x38
   32ca8:	ldr	r2, [r2, #1108]	; 0x454
   32cac:	bl	4014 <memset@plt>
   32cb0:	mov	r2, #0
   32cb4:	mov	r3, #0
   32cb8:	strd	r2, [r4, #16]
   32cbc:	ldr	r3, [r8, #244]	; 0xf4
   32cc0:	ldr	r4, [r8, #4]
   32cc4:	ldrb	r0, [r3, #1]
   32cc8:	bl	2d804 <fputs@plt+0x28ef0>
   32ccc:	ldr	r3, [pc, #1096]	; 3311c <fputs@plt+0x2e808>
   32cd0:	ldr	r1, [r4, #1108]	; 0x454
   32cd4:	ldr	r2, [r4, #1112]	; 0x458
   32cd8:	add	r3, pc, r3
   32cdc:	str	r0, [sp]
   32ce0:	mov	r0, r5
   32ce4:	bl	41f44 <fputs@plt+0x3d630>
   32ce8:	ldr	ip, [r8, #20]
   32cec:	cmp	ip, #0
   32cf0:	beq	32d14 <fputs@plt+0x2e400>
   32cf4:	ldr	r2, [r8, #4]
   32cf8:	mov	r0, r5
   32cfc:	ldr	r3, [pc, #1052]	; 33120 <fputs@plt+0x2e80c>
   32d00:	ldr	r1, [r2, #1108]	; 0x454
   32d04:	add	r3, pc, r3
   32d08:	ldr	r2, [r2, #1112]	; 0x458
   32d0c:	str	ip, [sp]
   32d10:	bl	41f44 <fputs@plt+0x3d630>
   32d14:	ldr	ip, [r8, #24]
   32d18:	cmp	ip, #0
   32d1c:	beq	32d40 <fputs@plt+0x2e42c>
   32d20:	ldr	r2, [r8, #4]
   32d24:	mov	r0, r5
   32d28:	ldr	r3, [pc, #1012]	; 33124 <fputs@plt+0x2e810>
   32d2c:	ldr	r1, [r2, #1108]	; 0x454
   32d30:	add	r3, pc, r3
   32d34:	ldr	r2, [r2, #1112]	; 0x458
   32d38:	str	ip, [sp]
   32d3c:	bl	41f44 <fputs@plt+0x3d630>
   32d40:	ldr	ip, [r8, #16]
   32d44:	cmp	ip, #0
   32d48:	beq	32dbc <fputs@plt+0x2e4a8>
   32d4c:	ldr	r2, [r8, #4]
   32d50:	mov	r0, r5
   32d54:	ldr	r3, [pc, #972]	; 33128 <fputs@plt+0x2e814>
   32d58:	ldr	r4, [pc, #972]	; 3312c <fputs@plt+0x2e818>
   32d5c:	ldr	r1, [r2, #1108]	; 0x454
   32d60:	add	r3, pc, r3
   32d64:	ldr	r2, [r2, #1112]	; 0x458
   32d68:	add	r4, pc, r4
   32d6c:	str	ip, [sp]
   32d70:	bl	41f44 <fputs@plt+0x3d630>
   32d74:	ldr	r2, [r8, #4]
   32d78:	ldr	ip, [r8, #16]
   32d7c:	mov	r3, r4
   32d80:	mov	r0, r5
   32d84:	ldr	r1, [r2, #1108]	; 0x454
   32d88:	ldr	r2, [r2, #1112]	; 0x458
   32d8c:	str	ip, [sp]
   32d90:	bl	41f44 <fputs@plt+0x3d630>
   32d94:	ldr	r2, [r8, #4]
   32d98:	ldr	lr, [r8, #16]
   32d9c:	mov	ip, #47	; 0x2f
   32da0:	mov	r3, r4
   32da4:	mov	r0, r5
   32da8:	ldr	r1, [r2, #1108]	; 0x454
   32dac:	ldr	r2, [r2, #1112]	; 0x458
   32db0:	str	lr, [sp]
   32db4:	str	ip, [sp, #4]
   32db8:	bl	4209c <fputs@plt+0x3d788>
   32dbc:	mov	r0, r8
   32dc0:	mov	r1, #1
   32dc4:	bl	3cf44 <fputs@plt+0x38630>
   32dc8:	cmp	r0, #0
   32dcc:	blt	32a8c <fputs@plt+0x2e178>
   32dd0:	ldr	ip, [pc, #856]	; 33130 <fputs@plt+0x2e81c>
   32dd4:	add	sl, sp, #55	; 0x37
   32dd8:	ldr	r4, [pc, #852]	; 33134 <fputs@plt+0x2e820>
   32ddc:	add	fp, sp, #60	; 0x3c
   32de0:	add	ip, pc, ip
   32de4:	str	sl, [sp, #28]
   32de8:	add	sl, sp, #92	; 0x5c
   32dec:	add	r6, sp, #72	; 0x48
   32df0:	add	r4, pc, r4
   32df4:	str	r6, [sp, #32]
   32df8:	str	r4, [sp, #36]	; 0x24
   32dfc:	mov	r6, ip
   32e00:	add	r4, sp, #96	; 0x60
   32e04:	str	r4, [sp, #20]
   32e08:	mov	r4, #0
   32e0c:	str	r9, [sp, #40]	; 0x28
   32e10:	str	r7, [sp, #44]	; 0x2c
   32e14:	mov	r0, r8
   32e18:	add	r1, sp, #55	; 0x37
   32e1c:	ldr	r2, [sp, #32]
   32e20:	bl	3badc <fputs@plt+0x371c8>
   32e24:	cmp	r0, #0
   32e28:	blt	32a8c <fputs@plt+0x2e178>
   32e2c:	ldrb	r9, [sp, #55]	; 0x37
   32e30:	add	ip, sp, #80	; 0x50
   32e34:	add	r3, sp, #84	; 0x54
   32e38:	ldm	r6, {r0, r1, r2}
   32e3c:	stm	r3, {r0, r1, r2}
   32e40:	ldr	r2, [ip, #4]!
   32e44:	cmp	r9, r2
   32e48:	beq	32f14 <fputs@plt+0x2e600>
   32e4c:	cmp	ip, sl
   32e50:	bne	32e38 <fputs@plt+0x2e524>
   32e54:	cmp	r9, #97	; 0x61
   32e58:	bne	32f00 <fputs@plt+0x2e5ec>
   32e5c:	ldr	ip, [sp, #36]	; 0x24
   32e60:	ldr	r7, [sp, #72]	; 0x48
   32e64:	add	r3, ip, #24
   32e68:	ldr	ip, [sp, #20]
   32e6c:	ldm	r3, {r0, r1, r2, r3}
   32e70:	stm	ip, {r0, r1, r2, r3}
   32e74:	mov	r1, r7
   32e78:	add	r0, sp, #96	; 0x60
   32e7c:	bl	59dcc <fputs@plt+0x554b8>
   32e80:	cmp	r0, #0
   32e84:	beq	32f00 <fputs@plt+0x2e5ec>
   32e88:	mov	r1, r9
   32e8c:	mov	r2, r7
   32e90:	mov	r0, r8
   32e94:	bl	3bf24 <fputs@plt+0x37610>
   32e98:	cmp	r0, #0
   32e9c:	bge	32ec4 <fputs@plt+0x2e5b0>
   32ea0:	b	32a8c <fputs@plt+0x2e178>
   32ea4:	ldr	ip, [r8, #4]
   32ea8:	mov	r0, r5
   32eac:	ldr	lr, [sp, #60]	; 0x3c
   32eb0:	mov	r3, r4
   32eb4:	ldr	r1, [ip, #1108]	; 0x454
   32eb8:	ldr	r2, [ip, #1112]	; 0x458
   32ebc:	str	lr, [sp]
   32ec0:	bl	31744 <fputs@plt+0x2ce30>
   32ec4:	ldr	r1, [sp, #72]	; 0x48
   32ec8:	mov	r0, r8
   32ecc:	mov	r2, fp
   32ed0:	ldrb	r1, [r1]
   32ed4:	bl	3b10c <fputs@plt+0x367f8>
   32ed8:	cmp	r0, #0
   32edc:	bgt	32ea4 <fputs@plt+0x2e590>
   32ee0:	bne	32a8c <fputs@plt+0x2e178>
   32ee4:	mov	r0, r8
   32ee8:	bl	3b94c <fputs@plt+0x37038>
   32eec:	cmp	r0, #0
   32ef0:	blt	32a8c <fputs@plt+0x2e178>
   32ef4:	add	r4, r4, #1
   32ef8:	cmp	r4, #64	; 0x40
   32efc:	bne	32e14 <fputs@plt+0x2e500>
   32f00:	ldr	r9, [sp, #40]	; 0x28
   32f04:	ldr	r7, [sp, #44]	; 0x2c
   32f08:	b	32ab0 <fputs@plt+0x2e19c>
   32f0c:	mov	r4, r0
   32f10:	b	328bc <fputs@plt+0x2dfa8>
   32f14:	mov	r1, r9
   32f18:	mov	r0, r8
   32f1c:	mov	r2, fp
   32f20:	bl	3b10c <fputs@plt+0x367f8>
   32f24:	cmp	r0, #0
   32f28:	blt	32a8c <fputs@plt+0x2e178>
   32f2c:	ldr	r2, [r8, #4]
   32f30:	mov	r0, r5
   32f34:	ldr	ip, [sp, #60]	; 0x3c
   32f38:	mov	r3, r4
   32f3c:	ldr	r1, [r2, #1108]	; 0x454
   32f40:	ldr	r2, [r2, #1112]	; 0x458
   32f44:	str	ip, [sp]
   32f48:	bl	31744 <fputs@plt+0x2ce30>
   32f4c:	ldrb	r9, [sp, #55]	; 0x37
   32f50:	b	32e54 <fputs@plt+0x2e540>
   32f54:	cmp	r2, #108	; 0x6c
   32f58:	ldr	r2, [r3, #12]
   32f5c:	beq	32f8c <fputs@plt+0x2e678>
   32f60:	rev	r2, r2
   32f64:	rev	r3, r1
   32f68:	b	32a1c <fputs@plt+0x2e108>
   32f6c:	ldr	r1, [pc, #452]	; 33138 <fputs@plt+0x2e824>
   32f70:	mov	r0, r6
   32f74:	ldr	r2, [pc, #448]	; 3313c <fputs@plt+0x2e828>
   32f78:	add	r1, pc, r1
   32f7c:	ldr	r3, [r8, #28]
   32f80:	add	r2, pc, r2
   32f84:	bl	2cf4c <fputs@plt+0x28638>
   32f88:	b	329f4 <fputs@plt+0x2e0e0>
   32f8c:	ldr	r2, [r3, #8]
   32f90:	ldr	r3, [r3, #12]
   32f94:	b	32a1c <fputs@plt+0x2e108>
   32f98:	bl	453c <__stack_chk_fail@plt>
   32f9c:	ldr	r0, [pc, #412]	; 33140 <fputs@plt+0x2e82c>
   32fa0:	movw	r2, #1068	; 0x42c
   32fa4:	ldr	r1, [pc, #408]	; 33144 <fputs@plt+0x2e830>
   32fa8:	ldr	r3, [pc, #408]	; 33148 <fputs@plt+0x2e834>
   32fac:	add	r0, pc, r0
   32fb0:	add	r1, pc, r1
   32fb4:	add	r3, pc, r3
   32fb8:	bl	5ac34 <fputs@plt+0x56320>
   32fbc:	ldr	r0, [pc, #392]	; 3314c <fputs@plt+0x2e838>
   32fc0:	movw	r2, #1070	; 0x42e
   32fc4:	ldr	r1, [pc, #388]	; 33150 <fputs@plt+0x2e83c>
   32fc8:	ldr	r3, [pc, #388]	; 33154 <fputs@plt+0x2e840>
   32fcc:	add	r0, pc, r0
   32fd0:	add	r1, pc, r1
   32fd4:	add	r3, pc, r3
   32fd8:	bl	5ac34 <fputs@plt+0x56320>
   32fdc:	ldr	r0, [pc, #372]	; 33158 <fputs@plt+0x2e844>
   32fe0:	movw	r2, #1069	; 0x42d
   32fe4:	ldr	r1, [pc, #368]	; 3315c <fputs@plt+0x2e848>
   32fe8:	ldr	r3, [pc, #368]	; 33160 <fputs@plt+0x2e84c>
   32fec:	add	r0, pc, r0
   32ff0:	add	r1, pc, r1
   32ff4:	add	r3, pc, r3
   32ff8:	bl	5ac34 <fputs@plt+0x56320>
   32ffc:	ldr	r0, [pc, #352]	; 33164 <fputs@plt+0x2e850>
   33000:	mov	r2, #253	; 0xfd
   33004:	ldr	r1, [pc, #348]	; 33168 <fputs@plt+0x2e854>
   33008:	ldr	r3, [pc, #348]	; 3316c <fputs@plt+0x2e858>
   3300c:	add	r0, pc, r0
   33010:	add	r1, pc, r1
   33014:	add	r3, pc, r3
   33018:	bl	5ac34 <fputs@plt+0x56320>
   3301c:	ldr	r0, [pc, #332]	; 33170 <fputs@plt+0x2e85c>
   33020:	mov	r2, #90	; 0x5a
   33024:	ldr	r1, [pc, #328]	; 33174 <fputs@plt+0x2e860>
   33028:	ldr	r3, [pc, #328]	; 33178 <fputs@plt+0x2e864>
   3302c:	add	r0, pc, r0
   33030:	add	r1, pc, r1
   33034:	add	r3, pc, r3
   33038:	bl	5ac34 <fputs@plt+0x56320>
   3303c:	ldr	r0, [pc, #312]	; 3317c <fputs@plt+0x2e868>
   33040:	movw	r2, #1145	; 0x479
   33044:	ldr	r1, [pc, #308]	; 33180 <fputs@plt+0x2e86c>
   33048:	ldr	r3, [pc, #308]	; 33184 <fputs@plt+0x2e870>
   3304c:	add	r0, pc, r0
   33050:	add	r1, pc, r1
   33054:	add	r3, pc, r3
   33058:	bl	5ac34 <fputs@plt+0x56320>
   3305c:	ldr	r0, [pc, #292]	; 33188 <fputs@plt+0x2e874>
   33060:	movw	r2, #325	; 0x145
   33064:	ldr	r1, [pc, #288]	; 3318c <fputs@plt+0x2e878>
   33068:	ldr	r3, [pc, #288]	; 33190 <fputs@plt+0x2e87c>
   3306c:	add	r0, pc, r0
   33070:	add	r1, pc, r1
   33074:	add	r3, pc, r3
   33078:	bl	5ac34 <fputs@plt+0x56320>
   3307c:	mov	r4, r0
   33080:	mov	r0, r6
   33084:	bl	2cd54 <fputs@plt+0x28440>
   33088:	mov	r0, r4
   3308c:	bl	4818 <_Unwind_Resume@plt>
   33090:	ldr	r0, [pc, #252]	; 33194 <fputs@plt+0x2e880>
   33094:	mov	r2, #104	; 0x68
   33098:	ldr	r1, [pc, #248]	; 33198 <fputs@plt+0x2e884>
   3309c:	ldr	r3, [pc, #248]	; 3319c <fputs@plt+0x2e888>
   330a0:	add	r0, pc, r0
   330a4:	add	r1, pc, r1
   330a8:	add	r3, pc, r3
   330ac:	bl	5ac34 <fputs@plt+0x56320>
   330b0:	ldr	r0, [pc, #232]	; 331a0 <fputs@plt+0x2e88c>
   330b4:	mov	r2, #134	; 0x86
   330b8:	ldr	r1, [pc, #228]	; 331a4 <fputs@plt+0x2e890>
   330bc:	ldr	r3, [pc, #228]	; 331a8 <fputs@plt+0x2e894>
   330c0:	add	r0, pc, r0
   330c4:	add	r1, pc, r1
   330c8:	add	r3, pc, r3
   330cc:	bl	5ac34 <fputs@plt+0x56320>
   330d0:	muleq	r5, ip, r7
   330d4:	andeq	r0, r0, r0, lsr r4
   330d8:	andeq	r9, r3, ip, lsr fp
   330dc:	muleq	r3, r4, r6
   330e0:	ldrdeq	r9, [r3], -r4
   330e4:	andeq	r9, r3, r8, lsr #14
   330e8:	andeq	r9, r3, r4, ror #21
   330ec:	andeq	r9, r3, r8, ror r4
   330f0:	andeq	r9, r3, r4, lsl #21
   330f4:	andeq	r9, r3, r4, asr #12
   330f8:	andeq	r9, r3, ip, lsl r4
   330fc:	andeq	r9, r3, r4, lsl sl
   33100:	andeq	r9, r3, r0, lsr #12
   33104:	andeq	r9, r3, ip, lsr #7
   33108:	ldrdeq	r8, [r3], -ip
   3310c:	andeq	r9, r3, ip, lsl r5
   33110:	andeq	r9, r3, ip, ror #7
   33114:	andeq	r9, r3, r4, ror #4
   33118:	andeq	r9, r3, r4, ror #2
   3311c:	andeq	r7, r3, r0, lsr lr
   33120:	andeq	r7, r3, r4, lsl lr
   33124:	andeq	r7, r3, r8, lsl #28
   33128:	andeq	r8, r3, r0, asr #26
   3312c:	ldrdeq	r7, [r3], -r8
   33130:	andeq	r8, r3, ip, lsr lr
   33134:	andeq	r9, r5, r8, lsl #5
   33138:	andeq	r8, r3, r8, asr #2
   3313c:	andeq	r8, r3, ip, ror #31
   33140:	andeq	r9, r3, ip, lsl #5
   33144:			; <UNDEFINED> instruction: 0x00038dbc
   33148:	andeq	r8, r3, r4, lsl #27
   3314c:	ldrdeq	r8, [r3], -r0
   33150:	muleq	r3, ip, sp
   33154:	andeq	r8, r3, r4, ror #26
   33158:	andeq	pc, r2, r8, lsl #30
   3315c:	andeq	r8, r3, ip, ror sp
   33160:	andeq	r8, r3, r4, asr #26
   33164:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   33168:	andeq	r8, r3, ip, asr sp
   3316c:	andeq	r8, r3, ip, asr ip
   33170:			; <UNDEFINED> instruction: 0x000368b0
   33174:	andeq	r8, r3, ip, lsr sp
   33178:	andeq	r8, r3, r0, lsr #26
   3317c:	andeq	lr, r3, r4, asr fp
   33180:	andeq	r8, r3, ip, lsl sp
   33184:	andeq	r8, r3, r4, ror #25
   33188:	andeq	r8, r3, ip, asr #28
   3318c:	strdeq	r8, [r3], -ip
   33190:	strdeq	r8, [r3], -ip
   33194:			; <UNDEFINED> instruction: 0x00035db4
   33198:	andeq	r8, r3, r8, asr #25
   3319c:	andeq	r9, r3, r8, ror #4
   331a0:	andeq	r8, r3, ip, lsr #28
   331a4:	andeq	r8, r3, r8, lsr #25
   331a8:	andeq	r9, r3, r4, lsl #5
   331ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   331b0:	sub	sp, sp, #116	; 0x74
   331b4:	ldr	lr, [pc, #984]	; 33594 <fputs@plt+0x2ec80>
   331b8:	add	r4, sp, #40	; 0x28
   331bc:	ldr	ip, [pc, #980]	; 33598 <fputs@plt+0x2ec84>
   331c0:	mov	r9, r3
   331c4:	add	lr, pc, lr
   331c8:	mov	r5, r0
   331cc:	mov	r7, r1
   331d0:	mov	r8, r2
   331d4:	ldr	r6, [lr, ip]
   331d8:	mov	r3, lr
   331dc:	mov	r0, r4
   331e0:	mov	r1, #0
   331e4:	mov	r2, #64	; 0x40
   331e8:	mov	sl, #64	; 0x40
   331ec:	ldr	r3, [r6]
   331f0:	mov	fp, #0
   331f4:	str	r3, [sp, #108]	; 0x6c
   331f8:	bl	4014 <memset@plt>
   331fc:	cmp	r5, #0
   33200:	strd	sl, [sp, #40]	; 0x28
   33204:	beq	33574 <fputs@plt+0x2ec60>
   33208:	mov	r0, r5
   3320c:	bl	27770 <fputs@plt+0x22e5c>
   33210:	cmp	r0, #0
   33214:	blt	3328c <fputs@plt+0x2e978>
   33218:	cmp	r7, #0
   3321c:	bne	332a4 <fputs@plt+0x2e990>
   33220:	mov	r2, r4
   33224:	movw	r1, #38289	; 0x9591
   33228:	ldr	r0, [r5, #8]
   3322c:	movt	r1, #32832	; 0x8040
   33230:	bl	4248 <ioctl@plt>
   33234:	cmp	r0, #0
   33238:	blt	332c4 <fputs@plt+0x2e9b0>
   3323c:	ldr	r0, [r5, #420]	; 0x1a4
   33240:	movw	r2, #30067	; 0x7573
   33244:	ldr	r1, [sp, #80]	; 0x50
   33248:	movt	r2, #17474	; 0x4442
   3324c:	movw	r3, #30067	; 0x7573
   33250:	movt	r3, #17474	; 0x4442
   33254:	add	sl, r0, r1
   33258:	ldrd	r8, [sl, #40]	; 0x28
   3325c:	cmp	r9, r3
   33260:	cmpeq	r8, r2
   33264:	beq	334a8 <fputs@plt+0x2eb94>
   33268:	orrs	r3, r8, r9
   3326c:	beq	33344 <fputs@plt+0x2ea30>
   33270:	bl	5b610 <fputs@plt+0x56cfc>
   33274:	cmp	r0, #6
   33278:	bgt	33470 <fputs@plt+0x2eb5c>
   3327c:	mov	r0, r5
   33280:	mov	r1, sl
   33284:	bl	322d8 <fputs@plt+0x2d9c4>
   33288:	mov	r0, #1
   3328c:	ldr	r2, [sp, #108]	; 0x6c
   33290:	ldr	r3, [r6]
   33294:	cmp	r2, r3
   33298:	bne	33570 <fputs@plt+0x2ec5c>
   3329c:	add	sp, sp, #116	; 0x74
   332a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   332a4:	ldrd	r2, [sp, #48]	; 0x30
   332a8:	mov	r0, #4
   332ac:	mov	r1, #0
   332b0:	strd	r8, [sp, #64]	; 0x40
   332b4:	orr	r2, r2, r0
   332b8:	orr	r3, r3, r1
   332bc:	strd	r2, [sp, #48]	; 0x30
   332c0:	b	33220 <fputs@plt+0x2e90c>
   332c4:	bl	48cc <__errno_location@plt>
   332c8:	ldr	r0, [r0]
   332cc:	cmp	r0, #11
   332d0:	beq	33428 <fputs@plt+0x2eb14>
   332d4:	cmp	r0, #75	; 0x4b
   332d8:	rsbne	r0, r0, #0
   332dc:	bne	3328c <fputs@plt+0x2e978>
   332e0:	bl	5b610 <fputs@plt+0x56cfc>
   332e4:	cmp	r0, #6
   332e8:	ble	33428 <fputs@plt+0x2eb14>
   332ec:	ldr	r3, [r5, #1104]	; 0x450
   332f0:	mov	r0, #7
   332f4:	ldr	r2, [pc, #672]	; 3359c <fputs@plt+0x2ec88>
   332f8:	mov	r1, #0
   332fc:	ldrd	r4, [sp, #72]	; 0x48
   33300:	cmp	r3, #0
   33304:	add	r2, pc, r2
   33308:	ldr	lr, [pc, #656]	; 335a0 <fputs@plt+0x2ec8c>
   3330c:	str	r2, [sp, #4]
   33310:	ldr	ip, [pc, #652]	; 335a4 <fputs@plt+0x2ec90>
   33314:	add	lr, pc, lr
   33318:	ldr	r2, [pc, #648]	; 335a8 <fputs@plt+0x2ec94>
   3331c:	movne	lr, r3
   33320:	add	ip, pc, ip
   33324:	movw	r3, #1353	; 0x549
   33328:	str	lr, [sp, #8]
   3332c:	add	r2, pc, r2
   33330:	str	ip, [sp]
   33334:	strd	r4, [sp, #16]
   33338:	bl	5ae90 <fputs@plt+0x5657c>
   3333c:	mov	r0, #0
   33340:	b	3328c <fputs@plt+0x2e978>
   33344:	ldr	r3, [r0, r1]
   33348:	add	r4, sl, #64	; 0x40
   3334c:	add	r3, sl, r3
   33350:	cmp	r4, r3
   33354:	bcs	33504 <fputs@plt+0x2ebf0>
   33358:	cmp	sl, r4
   3335c:	bhi	33504 <fputs@plt+0x2ebf0>
   33360:	mov	r3, #0
   33364:	str	r3, [sp, #28]
   33368:	ldr	r3, [pc, #572]	; 335ac <fputs@plt+0x2ec98>
   3336c:	mov	r7, #0
   33370:	ldr	fp, [pc, #568]	; 335b0 <fputs@plt+0x2ec9c>
   33374:	add	r3, pc, r3
   33378:	str	r3, [sp, #32]
   3337c:	ldr	r3, [pc, #560]	; 335b4 <fputs@plt+0x2eca0>
   33380:	add	fp, pc, fp
   33384:	add	r3, pc, r3
   33388:	str	r3, [sp, #36]	; 0x24
   3338c:	b	333d8 <fputs@plt+0x2eac4>
   33390:	subs	r0, r8, #32768	; 0x8000
   33394:	sbc	r1, r9, #0
   33398:	cmp	r1, #0
   3339c:	cmpeq	r0, #6
   333a0:	bhi	333f0 <fputs@plt+0x2eadc>
   333a4:	cmp	r7, #0
   333a8:	bne	33530 <fputs@plt+0x2ec1c>
   333ac:	mov	r7, r4
   333b0:	ldr	r2, [r4]
   333b4:	ldr	r3, [sl]
   333b8:	add	r2, r2, #7
   333bc:	bic	r2, r2, #7
   333c0:	add	r3, sl, r3
   333c4:	add	r4, r4, r2
   333c8:	cmp	r4, r3
   333cc:	bcs	33430 <fputs@plt+0x2eb1c>
   333d0:	cmp	sl, r4
   333d4:	bhi	33430 <fputs@plt+0x2eb1c>
   333d8:	ldrd	r8, [r4, #8]
   333dc:	cmp	r9, #0
   333e0:	cmpeq	r8, #4096	; 0x1000
   333e4:	addeq	r3, r4, #16
   333e8:	streq	r3, [sp, #28]
   333ec:	bne	33390 <fputs@plt+0x2ea7c>
   333f0:	bl	5b610 <fputs@plt+0x56cfc>
   333f4:	cmp	r0, #6
   333f8:	ble	333b0 <fputs@plt+0x2ea9c>
   333fc:	ldr	r3, [sp, #32]
   33400:	mov	r1, #0
   33404:	strd	r8, [sp, #8]
   33408:	mov	r2, fp
   3340c:	mov	r0, #7
   33410:	str	r3, [sp]
   33414:	ldr	r3, [sp, #36]	; 0x24
   33418:	str	r3, [sp, #4]
   3341c:	movw	r3, #1320	; 0x528
   33420:	bl	5ae90 <fputs@plt+0x5657c>
   33424:	b	333b0 <fputs@plt+0x2ea9c>
   33428:	mov	r0, #0
   3342c:	b	3328c <fputs@plt+0x2e978>
   33430:	cmp	r7, #0
   33434:	beq	33504 <fputs@plt+0x2ebf0>
   33438:	ldr	r4, [r7, #8]
   3343c:	mov	r2, r7
   33440:	ldr	lr, [pc, #368]	; 335b8 <fputs@plt+0x2eca4>
   33444:	mov	r0, r5
   33448:	sub	r4, r4, #32768	; 0x8000
   3344c:	ldr	r3, [sp, #28]
   33450:	add	lr, pc, lr
   33454:	mov	r1, sl
   33458:	ldr	r4, [lr, r4, lsl #2]
   3345c:	blx	r4
   33460:	mov	r4, r0
   33464:	cmp	r4, #0
   33468:	bgt	33288 <fputs@plt+0x2e974>
   3346c:	b	33514 <fputs@plt+0x2ec00>
   33470:	ldr	r2, [pc, #324]	; 335bc <fputs@plt+0x2eca8>
   33474:	mov	r1, #0
   33478:	ldr	lr, [pc, #320]	; 335c0 <fputs@plt+0x2ecac>
   3347c:	movw	r3, #1373	; 0x55d
   33480:	add	r2, pc, r2
   33484:	str	r2, [sp, #4]
   33488:	ldr	r2, [pc, #308]	; 335c4 <fputs@plt+0x2ecb0>
   3348c:	add	lr, pc, lr
   33490:	strd	r8, [sp, #8]
   33494:	mov	r0, #7
   33498:	str	lr, [sp]
   3349c:	add	r2, pc, r2
   334a0:	bl	5ae90 <fputs@plt+0x5657c>
   334a4:	b	3327c <fputs@plt+0x2e968>
   334a8:	mov	r0, r5
   334ac:	mov	r1, sl
   334b0:	bl	30274 <fputs@plt+0x2b960>
   334b4:	cmn	r0, #91	; 0x5b
   334b8:	cmnne	r0, #74	; 0x4a
   334bc:	mov	r4, r0
   334c0:	bne	33464 <fputs@plt+0x2eb50>
   334c4:	bl	5b610 <fputs@plt+0x56cfc>
   334c8:	cmp	r0, #6
   334cc:	ble	3327c <fputs@plt+0x2e968>
   334d0:	ldr	r7, [pc, #240]	; 335c8 <fputs@plt+0x2ecb4>
   334d4:	mov	r1, r4
   334d8:	ldr	lr, [pc, #236]	; 335cc <fputs@plt+0x2ecb8>
   334dc:	movw	r3, #1366	; 0x556
   334e0:	add	r7, pc, r7
   334e4:	ldr	r2, [pc, #228]	; 335d0 <fputs@plt+0x2ecbc>
   334e8:	add	lr, pc, lr
   334ec:	mov	r0, #7
   334f0:	mov	r4, r7
   334f4:	add	r2, pc, r2
   334f8:	stm	sp, {r4, lr}
   334fc:	bl	5ae90 <fputs@plt+0x5657c>
   33500:	b	3327c <fputs@plt+0x2e968>
   33504:	bl	5b610 <fputs@plt+0x56cfc>
   33508:	cmp	r0, #6
   3350c:	movle	r4, #0
   33510:	bgt	33538 <fputs@plt+0x2ec24>
   33514:	mov	r0, r5
   33518:	mov	r1, sl
   3351c:	bl	322d8 <fputs@plt+0x2d9c4>
   33520:	cmp	r4, #0
   33524:	movne	r0, r4
   33528:	bne	3328c <fputs@plt+0x2e978>
   3352c:	b	33288 <fputs@plt+0x2e974>
   33530:	mvn	r4, #73	; 0x49
   33534:	b	33514 <fputs@plt+0x2ec00>
   33538:	ldr	r4, [pc, #148]	; 335d4 <fputs@plt+0x2ecc0>
   3353c:	mov	r1, #0
   33540:	ldr	lr, [pc, #144]	; 335d8 <fputs@plt+0x2ecc4>
   33544:	movw	r3, #1324	; 0x52c
   33548:	ldr	r2, [pc, #140]	; 335dc <fputs@plt+0x2ecc8>
   3354c:	add	r4, pc, r4
   33550:	add	lr, pc, lr
   33554:	str	r4, [sp]
   33558:	add	r2, pc, r2
   3355c:	str	lr, [sp, #4]
   33560:	mov	r0, #7
   33564:	mov	r4, r1
   33568:	bl	5ae90 <fputs@plt+0x5657c>
   3356c:	b	33514 <fputs@plt+0x2ec00>
   33570:	bl	453c <__stack_chk_fail@plt>
   33574:	ldr	r0, [pc, #100]	; 335e0 <fputs@plt+0x2eccc>
   33578:	movw	r2, #1336	; 0x538
   3357c:	ldr	r1, [pc, #96]	; 335e4 <fputs@plt+0x2ecd0>
   33580:	ldr	r3, [pc, #96]	; 335e8 <fputs@plt+0x2ecd4>
   33584:	add	r0, pc, r0
   33588:	add	r1, pc, r1
   3358c:	add	r3, pc, r3
   33590:	bl	5ac34 <fputs@plt+0x56320>
   33594:	andeq	r8, r5, ip, asr #19
   33598:	andeq	r0, r0, r0, lsr r4
   3359c:	andeq	r8, r3, r0, lsr sp
   335a0:	andeq	r5, r3, r4, asr #13
   335a4:	muleq	r3, r0, r9
   335a8:	andeq	r8, r3, r0, asr #20
   335ac:	andeq	r8, r3, r4, asr #17
   335b0:	andeq	r8, r3, ip, ror #19
   335b4:	andeq	r8, r3, r4, lsr sl
   335b8:	andeq	r7, r5, r8, asr r4
   335bc:	andeq	r8, r3, r0, lsl #23
   335c0:	andeq	r8, r3, r4, lsr #16
   335c4:	ldrdeq	r8, [r3], -r0
   335c8:	ldrdeq	r8, [r3], -r0
   335cc:	andeq	r8, r3, ip, lsl #23
   335d0:	andeq	r8, r3, r8, ror r8
   335d4:	andeq	r8, r3, ip, ror #13
   335d8:	andeq	r8, r3, r4, asr #22
   335dc:	andeq	r8, r3, r4, lsl r8
   335e0:			; <UNDEFINED> instruction: 0x00038cb4
   335e4:	andeq	r8, r3, r4, ror #15
   335e8:	andeq	r8, r3, r0, lsl #29
   335ec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   335f0:	subs	r9, r1, #0
   335f4:	mov	r4, r0
   335f8:	mov	r7, r2
   335fc:	mov	r6, r3
   33600:	beq	336d8 <fputs@plt+0x2edc4>
   33604:	cmp	r2, #0
   33608:	beq	33738 <fputs@plt+0x2ee24>
   3360c:	cmp	r3, #0
   33610:	beq	33718 <fputs@plt+0x2ee04>
   33614:	cmp	r0, #0
   33618:	beq	336d0 <fputs@plt+0x2edbc>
   3361c:	ldrb	r3, [r0, #24]
   33620:	tst	r3, #1
   33624:	beq	336d0 <fputs@plt+0x2edbc>
   33628:	add	r8, r0, #424	; 0x1a8
   3362c:	mov	r0, r8
   33630:	bl	429c <pthread_mutex_lock@plt>
   33634:	cmp	r0, #0
   33638:	blt	336f8 <fputs@plt+0x2ede4>
   3363c:	ldr	r5, [r4, #960]	; 0x3c0
   33640:	cmp	r5, #0
   33644:	beq	336a4 <fputs@plt+0x2ed90>
   33648:	add	r3, r5, #27
   3364c:	sub	r5, r5, #1
   33650:	str	r5, [r4, #960]	; 0x3c0
   33654:	ldr	r2, [r4, r3, lsl #4]
   33658:	add	ip, r4, r3, lsl #4
   3365c:	cmp	r2, #0
   33660:	blt	337a0 <fputs@plt+0x2ee8c>
   33664:	ldr	r2, [ip, #8]
   33668:	cmp	r2, #0
   3366c:	ldr	r2, [ip, #4]
   33670:	bne	33778 <fputs@plt+0x2ee64>
   33674:	str	r2, [r9]
   33678:	mov	r0, r8
   3367c:	ldr	r2, [ip, #8]
   33680:	str	r2, [r7]
   33684:	ldr	r2, [ip, #12]
   33688:	str	r2, [r6]
   3368c:	ldr	r4, [r4, r3, lsl #4]
   33690:	bl	41e8 <pthread_mutex_unlock@plt>
   33694:	cmp	r0, #0
   33698:	blt	33758 <fputs@plt+0x2ee44>
   3369c:	mov	r0, r4
   336a0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   336a4:	mov	r0, r8
   336a8:	bl	41e8 <pthread_mutex_unlock@plt>
   336ac:	cmp	r0, #0
   336b0:	blt	337c0 <fputs@plt+0x2eeac>
   336b4:	ldr	r0, [r4, #1104]	; 0x450
   336b8:	bl	5ed40 <fputs@plt+0x5a42c>
   336bc:	cmp	r0, #0
   336c0:	strge	r5, [r9]
   336c4:	strge	r5, [r7]
   336c8:	strge	r5, [r6]
   336cc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   336d0:	mvn	r0, #94	; 0x5e
   336d4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   336d8:	ldr	r0, [pc, #256]	; 337e0 <fputs@plt+0x2eecc>
   336dc:	movw	r2, #1387	; 0x56b
   336e0:	ldr	r1, [pc, #252]	; 337e4 <fputs@plt+0x2eed0>
   336e4:	ldr	r3, [pc, #252]	; 337e8 <fputs@plt+0x2eed4>
   336e8:	add	r0, pc, r0
   336ec:	add	r1, pc, r1
   336f0:	add	r3, pc, r3
   336f4:	bl	5ac34 <fputs@plt+0x56320>
   336f8:	ldr	r0, [pc, #236]	; 337ec <fputs@plt+0x2eed8>
   336fc:	movw	r2, #1394	; 0x572
   33700:	ldr	r1, [pc, #232]	; 337f0 <fputs@plt+0x2eedc>
   33704:	ldr	r3, [pc, #232]	; 337f4 <fputs@plt+0x2eee0>
   33708:	add	r0, pc, r0
   3370c:	add	r1, pc, r1
   33710:	add	r3, pc, r3
   33714:	bl	5ac34 <fputs@plt+0x56320>
   33718:	ldr	r0, [pc, #216]	; 337f8 <fputs@plt+0x2eee4>
   3371c:	movw	r2, #1389	; 0x56d
   33720:	ldr	r1, [pc, #212]	; 337fc <fputs@plt+0x2eee8>
   33724:	ldr	r3, [pc, #212]	; 33800 <fputs@plt+0x2eeec>
   33728:	add	r0, pc, r0
   3372c:	add	r1, pc, r1
   33730:	add	r3, pc, r3
   33734:	bl	5ac34 <fputs@plt+0x56320>
   33738:	ldr	r0, [pc, #196]	; 33804 <fputs@plt+0x2eef0>
   3373c:	movw	r2, #1388	; 0x56c
   33740:	ldr	r1, [pc, #192]	; 33808 <fputs@plt+0x2eef4>
   33744:	ldr	r3, [pc, #192]	; 3380c <fputs@plt+0x2eef8>
   33748:	add	r0, pc, r0
   3374c:	add	r1, pc, r1
   33750:	add	r3, pc, r3
   33754:	bl	5ac34 <fputs@plt+0x56320>
   33758:	ldr	r0, [pc, #176]	; 33810 <fputs@plt+0x2eefc>
   3375c:	movw	r2, #1421	; 0x58d
   33760:	ldr	r1, [pc, #172]	; 33814 <fputs@plt+0x2ef00>
   33764:	ldr	r3, [pc, #172]	; 33818 <fputs@plt+0x2ef04>
   33768:	add	r0, pc, r0
   3376c:	add	r1, pc, r1
   33770:	add	r3, pc, r3
   33774:	bl	5ac34 <fputs@plt+0x56320>
   33778:	cmp	r2, #0
   3377c:	bne	33674 <fputs@plt+0x2ed60>
   33780:	ldr	r0, [pc, #148]	; 3381c <fputs@plt+0x2ef08>
   33784:	movw	r2, #1414	; 0x586
   33788:	ldr	r1, [pc, #144]	; 33820 <fputs@plt+0x2ef0c>
   3378c:	ldr	r3, [pc, #144]	; 33824 <fputs@plt+0x2ef10>
   33790:	add	r0, pc, r0
   33794:	add	r1, pc, r1
   33798:	add	r3, pc, r3
   3379c:	bl	5ac34 <fputs@plt+0x56320>
   337a0:	ldr	r0, [pc, #128]	; 33828 <fputs@plt+0x2ef14>
   337a4:	movw	r2, #1413	; 0x585
   337a8:	ldr	r1, [pc, #124]	; 3382c <fputs@plt+0x2ef18>
   337ac:	ldr	r3, [pc, #124]	; 33830 <fputs@plt+0x2ef1c>
   337b0:	add	r0, pc, r0
   337b4:	add	r1, pc, r1
   337b8:	add	r3, pc, r3
   337bc:	bl	5ac34 <fputs@plt+0x56320>
   337c0:	ldr	r0, [pc, #108]	; 33834 <fputs@plt+0x2ef20>
   337c4:	movw	r2, #1399	; 0x577
   337c8:	ldr	r1, [pc, #104]	; 33838 <fputs@plt+0x2ef24>
   337cc:	ldr	r3, [pc, #104]	; 3383c <fputs@plt+0x2ef28>
   337d0:	add	r0, pc, r0
   337d4:	add	r1, pc, r1
   337d8:	add	r3, pc, r3
   337dc:	bl	5ac34 <fputs@plt+0x56320>
   337e0:	ldrdeq	r6, [r3], -r0
   337e4:	andeq	r8, r3, r0, lsl #13
   337e8:	andeq	r8, r3, r8, ror #10
   337ec:	andeq	r8, r3, ip, asr #19
   337f0:	andeq	r8, r3, r0, ror #12
   337f4:	andeq	r8, r3, r8, asr #10
   337f8:	andeq	r8, r3, r0, lsr #19
   337fc:	andeq	r8, r3, r0, asr #12
   33800:	andeq	r8, r3, r8, lsr #10
   33804:	andeq	r8, r3, r8, ror r9
   33808:	andeq	r8, r3, r0, lsr #12
   3380c:	andeq	r8, r3, r8, lsl #10
   33810:	andeq	r8, r3, r0, lsr #19
   33814:	andeq	r8, r3, r0, lsl #12
   33818:	andeq	r8, r3, r8, ror #9
   3381c:			; <UNDEFINED> instruction: 0x000389b8
   33820:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   33824:	andeq	r8, r3, r0, asr #9
   33828:	andeq	r8, r3, ip, lsl #19
   3382c:			; <UNDEFINED> instruction: 0x000385b8
   33830:	andeq	r8, r3, r0, lsr #9
   33834:	andeq	r8, r3, r8, lsr r9
   33838:	muleq	r3, r8, r5
   3383c:	andeq	r8, r3, r0, lsl #9
   33840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33844:	sub	sp, sp, #28
   33848:	mov	r5, r1
   3384c:	mov	r9, r3
   33850:	mov	r8, r0
   33854:	mov	sl, r2
   33858:	bl	4e8dc <fputs@plt+0x49fc8>
   3385c:	cmp	r5, #0
   33860:	ldr	r3, [sp, #64]	; 0x40
   33864:	mov	r4, r0
   33868:	blt	339f0 <fputs@plt+0x2f0dc>
   3386c:	adds	r2, r9, #0
   33870:	movne	r2, #1
   33874:	cmp	sl, #0
   33878:	movne	r2, #0
   3387c:	cmp	r2, #0
   33880:	bne	33a10 <fputs@plt+0x2f0fc>
   33884:	cmp	r8, #0
   33888:	beq	33898 <fputs@plt+0x2ef84>
   3388c:	ldrb	r2, [r8, #24]
   33890:	tst	r2, #1
   33894:	bne	338b0 <fputs@plt+0x2ef9c>
   33898:	mov	r0, r5
   3389c:	mov	r1, sl
   338a0:	mov	r2, r9
   338a4:	add	sp, sp, #28
   338a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   338ac:	b	3195c <fputs@plt+0x2d048>
   338b0:	add	fp, r8, #424	; 0x1a8
   338b4:	str	r3, [sp, #4]
   338b8:	mov	r0, fp
   338bc:	bl	429c <pthread_mutex_lock@plt>
   338c0:	ldr	r3, [sp, #4]
   338c4:	cmp	r0, #0
   338c8:	blt	33a30 <fputs@plt+0x2f11c>
   338cc:	ldr	r2, [r8, #960]	; 0x3c0
   338d0:	cmp	r2, #31
   338d4:	bhi	339c0 <fputs@plt+0x2f0ac>
   338d8:	movw	r0, #65535	; 0xffff
   338dc:	movt	r0, #1
   338e0:	add	r0, r4, r0
   338e4:	rsb	ip, r4, #0
   338e8:	add	lr, r2, #28
   338ec:	and	ip, ip, r0
   338f0:	mov	r7, #0
   338f4:	mov	r0, r9
   338f8:	mov	r6, ip
   338fc:	mov	r1, #0
   33900:	strd	r6, [sp, #8]
   33904:	cmp	r7, r1
   33908:	cmpeq	r6, r0
   3390c:	add	r6, r8, lr, lsl #4
   33910:	add	r2, r2, #1
   33914:	str	r2, [r8, #960]	; 0x3c0
   33918:	str	r5, [r8, lr, lsl #4]
   3391c:	str	sl, [r6, #4]
   33920:	strcs	r9, [r6, #8]
   33924:	strcs	r3, [r6, #12]
   33928:	bcc	33944 <fputs@plt+0x2f030>
   3392c:	mov	r0, fp
   33930:	bl	41e8 <pthread_mutex_unlock@plt>
   33934:	cmp	r0, #0
   33938:	blt	33a50 <fputs@plt+0x2f13c>
   3393c:	add	sp, sp, #28
   33940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33944:	mov	r0, r5
   33948:	ldrd	r2, [sp, #8]
   3394c:	str	ip, [sp, #4]
   33950:	bl	5ef0c <fputs@plt+0x5a5f8>
   33954:	ldr	ip, [sp, #4]
   33958:	cmp	r0, #0
   3395c:	blt	33a70 <fputs@plt+0x2f15c>
   33960:	str	ip, [sp, #4]
   33964:	bl	4e8dc <fputs@plt+0x49fc8>
   33968:	ldr	ip, [sp, #4]
   3396c:	sub	r9, r9, #1
   33970:	rsb	r9, ip, r9
   33974:	mov	r3, r0
   33978:	rsb	r1, r3, #0
   3397c:	add	r3, r9, r3
   33980:	add	r0, sl, ip
   33984:	and	r1, r1, r3
   33988:	bl	46ec <munmap@plt>
   3398c:	ldr	ip, [sp, #4]
   33990:	cmp	r0, #0
   33994:	strge	ip, [r6, #12]
   33998:	strge	ip, [r6, #8]
   3399c:	bge	3392c <fputs@plt+0x2f018>
   339a0:	ldr	r0, [pc, #232]	; 33a90 <fputs@plt+0x2f17c>
   339a4:	movw	r2, #1461	; 0x5b5
   339a8:	ldr	r1, [pc, #228]	; 33a94 <fputs@plt+0x2f180>
   339ac:	ldr	r3, [pc, #228]	; 33a98 <fputs@plt+0x2f184>
   339b0:	add	r0, pc, r0
   339b4:	add	r1, pc, r1
   339b8:	add	r3, pc, r3
   339bc:	bl	5ac34 <fputs@plt+0x56320>
   339c0:	mov	r0, fp
   339c4:	bl	41e8 <pthread_mutex_unlock@plt>
   339c8:	cmp	r0, #0
   339cc:	bge	33898 <fputs@plt+0x2ef84>
   339d0:	ldr	r0, [pc, #196]	; 33a9c <fputs@plt+0x2f188>
   339d4:	movw	r2, #1448	; 0x5a8
   339d8:	ldr	r1, [pc, #192]	; 33aa0 <fputs@plt+0x2f18c>
   339dc:	ldr	r3, [pc, #192]	; 33aa4 <fputs@plt+0x2f190>
   339e0:	add	r0, pc, r0
   339e4:	add	r1, pc, r1
   339e8:	add	r3, pc, r3
   339ec:	bl	5ac34 <fputs@plt+0x56320>
   339f0:	ldr	r0, [pc, #176]	; 33aa8 <fputs@plt+0x2f194>
   339f4:	movw	r2, #1437	; 0x59d
   339f8:	ldr	r1, [pc, #172]	; 33aac <fputs@plt+0x2f198>
   339fc:	ldr	r3, [pc, #172]	; 33ab0 <fputs@plt+0x2f19c>
   33a00:	add	r0, pc, r0
   33a04:	add	r1, pc, r1
   33a08:	add	r3, pc, r3
   33a0c:	bl	5ac34 <fputs@plt+0x56320>
   33a10:	ldr	r0, [pc, #156]	; 33ab4 <fputs@plt+0x2f1a0>
   33a14:	movw	r2, #1438	; 0x59e
   33a18:	ldr	r1, [pc, #152]	; 33ab8 <fputs@plt+0x2f1a4>
   33a1c:	ldr	r3, [pc, #152]	; 33abc <fputs@plt+0x2f1a8>
   33a20:	add	r0, pc, r0
   33a24:	add	r1, pc, r1
   33a28:	add	r3, pc, r3
   33a2c:	bl	5ac34 <fputs@plt+0x56320>
   33a30:	ldr	r0, [pc, #136]	; 33ac0 <fputs@plt+0x2f1ac>
   33a34:	movw	r2, #1445	; 0x5a5
   33a38:	ldr	r1, [pc, #132]	; 33ac4 <fputs@plt+0x2f1b0>
   33a3c:	ldr	r3, [pc, #132]	; 33ac8 <fputs@plt+0x2f1b4>
   33a40:	add	r0, pc, r0
   33a44:	add	r1, pc, r1
   33a48:	add	r3, pc, r3
   33a4c:	bl	5ac34 <fputs@plt+0x56320>
   33a50:	ldr	r0, [pc, #116]	; 33acc <fputs@plt+0x2f1b8>
   33a54:	movw	r2, #1468	; 0x5bc
   33a58:	ldr	r1, [pc, #112]	; 33ad0 <fputs@plt+0x2f1bc>
   33a5c:	ldr	r3, [pc, #112]	; 33ad4 <fputs@plt+0x2f1c0>
   33a60:	add	r0, pc, r0
   33a64:	add	r1, pc, r1
   33a68:	add	r3, pc, r3
   33a6c:	bl	5ac34 <fputs@plt+0x56320>
   33a70:	ldr	r0, [pc, #96]	; 33ad8 <fputs@plt+0x2f1c4>
   33a74:	movw	r2, #1460	; 0x5b4
   33a78:	ldr	r1, [pc, #92]	; 33adc <fputs@plt+0x2f1c8>
   33a7c:	ldr	r3, [pc, #92]	; 33ae0 <fputs@plt+0x2f1cc>
   33a80:	add	r0, pc, r0
   33a84:	add	r1, pc, r1
   33a88:	add	r3, pc, r3
   33a8c:	bl	5ac34 <fputs@plt+0x56320>
   33a90:	strdeq	r8, [r3], -r4
   33a94:			; <UNDEFINED> instruction: 0x000383b8
   33a98:	andeq	r8, r3, r0, lsl r3
   33a9c:	andeq	r8, r3, r8, lsr #14
   33aa0:	andeq	r8, r3, r8, lsl #7
   33aa4:	andeq	r8, r3, r0, ror #5
   33aa8:	andeq	ip, r3, r0, lsr #7
   33aac:	andeq	r8, r3, r8, ror #6
   33ab0:	andeq	r8, r3, r0, asr #5
   33ab4:	andeq	r8, r3, r8, asr #14
   33ab8:	andeq	r8, r3, r8, asr #6
   33abc:	andeq	r8, r3, r0, lsr #5
   33ac0:	muleq	r3, r4, r6
   33ac4:	andeq	r8, r3, r8, lsr #6
   33ac8:	andeq	r8, r3, r0, lsl #5
   33acc:	andeq	r8, r3, r8, lsr #13
   33ad0:	andeq	r8, r3, r8, lsl #6
   33ad4:	andeq	r8, r3, r0, ror #4
   33ad8:	andeq	r8, r3, r0, lsl #14
   33adc:	andeq	r8, r3, r8, ror #5
   33ae0:	andeq	r8, r3, r0, asr #4
   33ae4:	push	{r4, r5, r6, lr}
   33ae8:	subs	r6, r0, #0
   33aec:	beq	33b2c <fputs@plt+0x2f218>
   33af0:	ldr	r3, [r6, #960]	; 0x3c0
   33af4:	cmp	r3, #0
   33af8:	popeq	{r4, r5, r6, pc}
   33afc:	mov	r4, r6
   33b00:	mov	r5, #0
   33b04:	ldr	r0, [r4, #448]	; 0x1c0
   33b08:	add	r5, r5, #1
   33b0c:	ldr	r1, [r4, #452]	; 0x1c4
   33b10:	add	r4, r4, #16
   33b14:	ldr	r2, [r4, #440]	; 0x1b8
   33b18:	bl	3195c <fputs@plt+0x2d048>
   33b1c:	ldr	r3, [r6, #960]	; 0x3c0
   33b20:	cmp	r3, r5
   33b24:	bhi	33b04 <fputs@plt+0x2f1f0>
   33b28:	pop	{r4, r5, r6, pc}
   33b2c:	ldr	r0, [pc, #24]	; 33b4c <fputs@plt+0x2f238>
   33b30:	movw	r2, #1474	; 0x5c2
   33b34:	ldr	r1, [pc, #20]	; 33b50 <fputs@plt+0x2f23c>
   33b38:	ldr	r3, [pc, #20]	; 33b54 <fputs@plt+0x2f240>
   33b3c:	add	r0, pc, r0
   33b40:	add	r1, pc, r1
   33b44:	add	r3, pc, r3
   33b48:	bl	5ac34 <fputs@plt+0x56320>
   33b4c:	andeq	r5, r3, ip, asr #29
   33b50:	andeq	r8, r3, ip, lsr #4
   33b54:			; <UNDEFINED> instruction: 0x000387b4
   33b58:	mov	r2, #1020	; 0x3fc
   33b5c:	mov	r3, #0
   33b60:	and	r2, r2, r0
   33b64:	and	r3, r3, r1
   33b68:	orrs	ip, r2, r3
   33b6c:	push	{r4, r5}
   33b70:	mov	r4, #3
   33b74:	mov	r5, #0
   33b78:	and	r4, r4, r0
   33b7c:	and	r5, r5, r1
   33b80:	movne	r2, #2
   33b84:	movne	r3, #0
   33b88:	orrs	ip, r4, r5
   33b8c:	movne	r4, #4
   33b90:	movne	r5, #0
   33b94:	orrne	r2, r2, r4
   33b98:	orrne	r3, r3, r5
   33b9c:	mov	r4, #2048	; 0x800
   33ba0:	mov	r5, #0
   33ba4:	and	r4, r4, r0
   33ba8:	and	r5, r5, r1
   33bac:	orrs	ip, r4, r5
   33bb0:	movne	r4, #64	; 0x40
   33bb4:	movne	r5, #0
   33bb8:	orrne	r2, r2, r4
   33bbc:	orrne	r3, r3, r5
   33bc0:	mov	r4, #4096	; 0x1000
   33bc4:	mov	r5, #0
   33bc8:	and	r4, r4, r0
   33bcc:	and	r5, r5, r1
   33bd0:	orrs	ip, r4, r5
   33bd4:	movne	r4, #32
   33bd8:	movne	r5, #0
   33bdc:	orrne	r2, r2, r4
   33be0:	orrne	r3, r3, r5
   33be4:	mov	r4, #8192	; 0x2000
   33be8:	mov	r5, #0
   33bec:	and	r4, r4, r0
   33bf0:	and	r5, r5, r1
   33bf4:	orrs	ip, r4, r5
   33bf8:	movne	r4, #128	; 0x80
   33bfc:	movne	r5, #0
   33c00:	orrne	r2, r2, r4
   33c04:	orrne	r3, r3, r5
   33c08:	mov	r4, #16384	; 0x4000
   33c0c:	mov	r5, #0
   33c10:	and	r4, r4, r0
   33c14:	and	r5, r5, r1
   33c18:	orrs	ip, r4, r5
   33c1c:	movne	r4, #256	; 0x100
   33c20:	movne	r5, #0
   33c24:	orrne	r2, r2, r4
   33c28:	orrne	r3, r3, r5
   33c2c:	mov	r4, #2064384	; 0x1f8000
   33c30:	mov	r5, #0
   33c34:	and	r4, r4, r0
   33c38:	and	r5, r5, r1
   33c3c:	orrs	ip, r4, r5
   33c40:	movne	r4, #512	; 0x200
   33c44:	movne	r5, #0
   33c48:	orrne	r2, r2, r4
   33c4c:	orrne	r3, r3, r5
   33c50:	mov	r4, #31457280	; 0x1e00000
   33c54:	mov	r5, #0
   33c58:	and	r4, r4, r0
   33c5c:	and	r5, r5, r1
   33c60:	orrs	ip, r4, r5
   33c64:	movne	r4, #1024	; 0x400
   33c68:	movne	r5, #0
   33c6c:	orrne	r2, r2, r4
   33c70:	orrne	r3, r3, r5
   33c74:	mov	r4, #33554432	; 0x2000000
   33c78:	mov	r5, #0
   33c7c:	and	r4, r4, r0
   33c80:	and	r5, r5, r1
   33c84:	orrs	ip, r4, r5
   33c88:	movne	r4, #2048	; 0x800
   33c8c:	movne	r5, #0
   33c90:	orrne	r2, r2, r4
   33c94:	orrne	r3, r3, r5
   33c98:	mov	r4, #201326592	; 0xc000000
   33c9c:	mov	r5, #0
   33ca0:	and	r4, r4, r0
   33ca4:	and	r5, r5, r1
   33ca8:	orrs	ip, r4, r5
   33cac:	movne	r4, #4096	; 0x1000
   33cb0:	movne	r5, #0
   33cb4:	orrne	r2, r2, r4
   33cb8:	orrne	r3, r3, r5
   33cbc:	mov	r4, #536870912	; 0x20000000
   33cc0:	mov	r5, #0
   33cc4:	and	r4, r4, r0
   33cc8:	and	r5, r5, r1
   33ccc:	orrs	ip, r4, r5
   33cd0:	movne	r4, #16
   33cd4:	movne	r5, #0
   33cd8:	orrne	r2, r2, r4
   33cdc:	orrne	r3, r3, r5
   33ce0:	mov	r4, #1073741824	; 0x40000000
   33ce4:	mov	r5, #0
   33ce8:	and	r4, r4, r0
   33cec:	and	r5, r5, r1
   33cf0:	orrs	ip, r4, r5
   33cf4:	movne	r4, #8192	; 0x2000
   33cf8:	movne	r5, #0
   33cfc:	orrne	r2, r2, r4
   33d00:	orrne	r3, r3, r5
   33d04:	mov	r4, #1024	; 0x400
   33d08:	mov	r5, #0
   33d0c:	and	r0, r0, r4
   33d10:	and	r1, r1, r5
   33d14:	orrs	ip, r0, r1
   33d18:	pop	{r4, r5}
   33d1c:	movne	r0, #8
   33d20:	movne	r1, #0
   33d24:	orrne	r2, r2, r0
   33d28:	orrne	r3, r3, r1
   33d2c:	mov	r0, r2
   33d30:	mov	r1, r3
   33d34:	bx	lr
   33d38:	ldr	r2, [pc, #676]	; 33fe4 <fputs@plt+0x2f6d0>
   33d3c:	mvn	r3, #0
   33d40:	ldr	r1, [pc, #672]	; 33fe8 <fputs@plt+0x2f6d4>
   33d44:	add	r2, pc, r2
   33d48:	push	{r4, r5, r6, lr}
   33d4c:	subs	r4, r0, #0
   33d50:	ldr	r5, [r2, r1]
   33d54:	sub	sp, sp, #152	; 0x98
   33d58:	str	r3, [sp, #8]
   33d5c:	ldr	r2, [r5]
   33d60:	str	r3, [sp, #12]
   33d64:	str	r3, [sp, #16]
   33d68:	str	r2, [sp, #148]	; 0x94
   33d6c:	beq	33f04 <fputs@plt+0x2f5f0>
   33d70:	ldr	r3, [r4, #8]
   33d74:	cmp	r3, #0
   33d78:	bge	33f48 <fputs@plt+0x2f634>
   33d7c:	ldr	r3, [r4, #12]
   33d80:	cmp	r3, #0
   33d84:	bge	33f8c <fputs@plt+0x2f678>
   33d88:	ldr	r0, [r4, #288]	; 0x120
   33d8c:	cmp	r0, #0
   33d90:	ble	33f68 <fputs@plt+0x2f654>
   33d94:	add	r3, sp, #16
   33d98:	add	r1, sp, #8
   33d9c:	str	r3, [sp]
   33da0:	add	r2, sp, #12
   33da4:	mov	r3, #0
   33da8:	bl	5351c <fputs@plt+0x4ec08>
   33dac:	cmp	r0, #0
   33db0:	blt	33e84 <fputs@plt+0x2f570>
   33db4:	movw	r1, #2049	; 0x801
   33db8:	ldrh	r0, [r4, #148]	; 0x94
   33dbc:	movt	r1, #8
   33dc0:	mov	r2, #0
   33dc4:	bl	41f4 <socket@plt>
   33dc8:	cmp	r0, #0
   33dcc:	str	r0, [r4, #8]
   33dd0:	blt	33ebc <fputs@plt+0x2f5a8>
   33dd4:	str	r0, [r4, #12]
   33dd8:	mov	r0, r4
   33ddc:	bl	2ee88 <fputs@plt+0x2a574>
   33de0:	bl	46c8 <fork@plt>
   33de4:	cmp	r0, #0
   33de8:	blt	33ebc <fputs@plt+0x2f5a8>
   33dec:	bne	33e4c <fputs@plt+0x2f538>
   33df0:	ldr	r0, [sp, #8]
   33df4:	mvn	r2, #0
   33df8:	ldr	r1, [sp, #12]
   33dfc:	ldr	r3, [sp, #16]
   33e00:	bl	53868 <fputs@plt+0x4ef54>
   33e04:	cmp	r0, #0
   33e08:	blt	33ecc <fputs@plt+0x2f5b8>
   33e0c:	bl	46c8 <fork@plt>
   33e10:	cmp	r0, #0
   33e14:	blt	33ecc <fputs@plt+0x2f5b8>
   33e18:	bne	33ed4 <fputs@plt+0x2f5c0>
   33e1c:	ldr	r0, [r4, #8]
   33e20:	add	r1, r4, #148	; 0x94
   33e24:	ldr	r2, [r4, #276]	; 0x114
   33e28:	bl	3dec <connect@plt>
   33e2c:	cmp	r0, #0
   33e30:	bge	33fbc <fputs@plt+0x2f6a8>
   33e34:	bl	48cc <__errno_location@plt>
   33e38:	ldr	r3, [r0]
   33e3c:	cmp	r3, #115	; 0x73
   33e40:	bne	33ecc <fputs@plt+0x2f5b8>
   33e44:	mov	r0, #1
   33e48:	bl	4104 <_exit@plt>
   33e4c:	add	r1, sp, #20
   33e50:	bl	50c4c <fputs@plt+0x4c338>
   33e54:	cmp	r0, #0
   33e58:	blt	33e84 <fputs@plt+0x2f570>
   33e5c:	ldr	r3, [sp, #28]
   33e60:	cmp	r3, #1
   33e64:	bne	33ef8 <fputs@plt+0x2f5e4>
   33e68:	ldr	r6, [sp, #40]	; 0x28
   33e6c:	cmp	r6, #1
   33e70:	beq	33e88 <fputs@plt+0x2f574>
   33e74:	cmp	r6, #0
   33e78:	bne	33ef8 <fputs@plt+0x2f5e4>
   33e7c:	mov	r0, r4
   33e80:	bl	2ef98 <fputs@plt+0x2a684>
   33e84:	mov	r6, r0
   33e88:	ldr	r0, [sp, #16]
   33e8c:	bl	4ec84 <fputs@plt+0x4a370>
   33e90:	ldr	r0, [sp, #12]
   33e94:	bl	4ec84 <fputs@plt+0x4a370>
   33e98:	ldr	r0, [sp, #8]
   33e9c:	bl	4ec84 <fputs@plt+0x4a370>
   33ea0:	ldr	r2, [sp, #148]	; 0x94
   33ea4:	ldr	r3, [r5]
   33ea8:	mov	r0, r6
   33eac:	cmp	r2, r3
   33eb0:	bne	33f00 <fputs@plt+0x2f5ec>
   33eb4:	add	sp, sp, #152	; 0x98
   33eb8:	pop	{r4, r5, r6, pc}
   33ebc:	bl	48cc <__errno_location@plt>
   33ec0:	ldr	r6, [r0]
   33ec4:	rsb	r6, r6, #0
   33ec8:	b	33e88 <fputs@plt+0x2f574>
   33ecc:	mov	r0, #255	; 0xff
   33ed0:	bl	4104 <_exit@plt>
   33ed4:	add	r1, sp, #20
   33ed8:	bl	50c4c <fputs@plt+0x4c338>
   33edc:	cmp	r0, #0
   33ee0:	blt	33ecc <fputs@plt+0x2f5b8>
   33ee4:	ldr	r3, [sp, #28]
   33ee8:	cmp	r3, #1
   33eec:	bne	33ecc <fputs@plt+0x2f5b8>
   33ef0:	ldr	r0, [sp, #40]	; 0x28
   33ef4:	bl	4104 <_exit@plt>
   33ef8:	mvn	r6, #4
   33efc:	b	33e88 <fputs@plt+0x2f574>
   33f00:	bl	453c <__stack_chk_fail@plt>
   33f04:	ldr	r0, [pc, #224]	; 33fec <fputs@plt+0x2f6d8>
   33f08:	mov	r2, #37	; 0x25
   33f0c:	ldr	r1, [pc, #220]	; 33ff0 <fputs@plt+0x2f6dc>
   33f10:	ldr	r3, [pc, #220]	; 33ff4 <fputs@plt+0x2f6e0>
   33f14:	add	r0, pc, r0
   33f18:	add	r1, pc, r1
   33f1c:	add	r3, pc, r3
   33f20:	bl	5ac34 <fputs@plt+0x56320>
   33f24:	mov	r4, r0
   33f28:	ldr	r0, [sp, #16]
   33f2c:	bl	4ec84 <fputs@plt+0x4a370>
   33f30:	ldr	r0, [sp, #12]
   33f34:	bl	4ec84 <fputs@plt+0x4a370>
   33f38:	ldr	r0, [sp, #8]
   33f3c:	bl	4ec84 <fputs@plt+0x4a370>
   33f40:	mov	r0, r4
   33f44:	bl	4818 <_Unwind_Resume@plt>
   33f48:	ldr	r0, [pc, #168]	; 33ff8 <fputs@plt+0x2f6e4>
   33f4c:	mov	r2, #38	; 0x26
   33f50:	ldr	r1, [pc, #164]	; 33ffc <fputs@plt+0x2f6e8>
   33f54:	ldr	r3, [pc, #164]	; 34000 <fputs@plt+0x2f6ec>
   33f58:	add	r0, pc, r0
   33f5c:	add	r1, pc, r1
   33f60:	add	r3, pc, r3
   33f64:	bl	5ac34 <fputs@plt+0x56320>
   33f68:	ldr	r0, [r4, #284]	; 0x11c
   33f6c:	cmp	r0, #0
   33f70:	beq	33fc4 <fputs@plt+0x2f6b0>
   33f74:	add	r1, r4, #288	; 0x120
   33f78:	bl	53304 <fputs@plt+0x4e9f0>
   33f7c:	cmp	r0, #0
   33f80:	blt	33e84 <fputs@plt+0x2f570>
   33f84:	ldr	r0, [r4, #288]	; 0x120
   33f88:	b	33d94 <fputs@plt+0x2f480>
   33f8c:	ldr	r0, [pc, #112]	; 34004 <fputs@plt+0x2f6f0>
   33f90:	mov	r2, #39	; 0x27
   33f94:	ldr	r1, [pc, #108]	; 34008 <fputs@plt+0x2f6f4>
   33f98:	ldr	r3, [pc, #108]	; 3400c <fputs@plt+0x2f6f8>
   33f9c:	add	r0, pc, r0
   33fa0:	add	r1, pc, r1
   33fa4:	add	r3, pc, r3
   33fa8:	bl	5ac34 <fputs@plt+0x56320>
   33fac:	mov	r4, r0
   33fb0:	b	33f38 <fputs@plt+0x2f624>
   33fb4:	mov	r4, r0
   33fb8:	b	33f30 <fputs@plt+0x2f61c>
   33fbc:	mov	r0, #0
   33fc0:	bl	4104 <_exit@plt>
   33fc4:	ldr	r0, [pc, #68]	; 34010 <fputs@plt+0x2f6fc>
   33fc8:	mov	r2, #40	; 0x28
   33fcc:	ldr	r1, [pc, #64]	; 34014 <fputs@plt+0x2f700>
   33fd0:	ldr	r3, [pc, #64]	; 34018 <fputs@plt+0x2f704>
   33fd4:	add	r0, pc, r0
   33fd8:	add	r1, pc, r1
   33fdc:	add	r3, pc, r3
   33fe0:	bl	5ac34 <fputs@plt+0x56320>
   33fe4:	andeq	r7, r5, ip, asr #28
   33fe8:	andeq	r0, r0, r0, lsr r4
   33fec:	strdeq	r5, [r3], -r4
   33ff0:	andeq	r8, r3, r4, asr r5
   33ff4:	andeq	r8, r3, r0, lsr r5
   33ff8:	strdeq	r7, [r3], -ip
   33ffc:	andeq	r8, r3, r0, lsl r5
   34000:	andeq	r8, r3, ip, ror #9
   34004:	andeq	r7, r3, r8, asr #21
   34008:	andeq	r8, r3, ip, asr #9
   3400c:	andeq	r8, r3, r8, lsr #9
   34010:	andeq	r8, r3, r0, asr #9
   34014:	muleq	r3, r4, r4
   34018:	andeq	r8, r3, r0, ror r4
   3401c:	ldr	r1, [pc, #1060]	; 34448 <fputs@plt+0x2fb34>
   34020:	mov	r2, #0
   34024:	push	{r4, r5, r6, r7, lr}
   34028:	mov	r4, r0
   3402c:	ldr	r0, [pc, #1048]	; 3444c <fputs@plt+0x2fb38>
   34030:	add	r1, pc, r1
   34034:	ldr	r3, [pc, #1044]	; 34450 <fputs@plt+0x2fb3c>
   34038:	sub	sp, sp, #212	; 0xd4
   3403c:	add	r5, sp, #24
   34040:	cmp	r4, #0
   34044:	ldr	r6, [r1, r0]
   34048:	add	r3, pc, r3
   3404c:	mvn	ip, #0
   34050:	str	r2, [sp, #32]
   34054:	ldm	r3, {r0, r1}
   34058:	mov	r3, #16
   3405c:	ldr	lr, [r6]
   34060:	str	r2, [sp, #36]	; 0x24
   34064:	str	r2, [sp, #40]	; 0x28
   34068:	str	r2, [sp, #44]	; 0x2c
   3406c:	str	r2, [sp, #48]	; 0x30
   34070:	str	r2, [sp, #52]	; 0x34
   34074:	str	r2, [sp, #56]	; 0x38
   34078:	str	r2, [sp, #60]	; 0x3c
   3407c:	str	r2, [sp, #72]	; 0x48
   34080:	add	r2, sp, #32
   34084:	str	ip, [sp, #8]
   34088:	stm	r5, {r0, r1}
   3408c:	str	ip, [sp, #12]
   34090:	str	lr, [sp, #204]	; 0xcc
   34094:	str	ip, [sp, #16]
   34098:	str	ip, [sp, #20]
   3409c:	str	r2, [sp, #64]	; 0x40
   340a0:	str	r3, [sp, #68]	; 0x44
   340a4:	beq	34350 <fputs@plt+0x2fa3c>
   340a8:	ldr	r3, [r4, #8]
   340ac:	cmp	r3, #0
   340b0:	bge	343a4 <fputs@plt+0x2fa90>
   340b4:	ldr	r3, [r4, #12]
   340b8:	cmp	r3, #0
   340bc:	bge	343e8 <fputs@plt+0x2fad4>
   340c0:	ldr	r0, [r4, #288]	; 0x120
   340c4:	cmp	r0, #0
   340c8:	ble	343c4 <fputs@plt+0x2fab0>
   340cc:	add	r3, sp, #16
   340d0:	add	r1, sp, #8
   340d4:	str	r3, [sp]
   340d8:	add	r2, sp, #12
   340dc:	mov	r3, #0
   340e0:	bl	5351c <fputs@plt+0x4ec08>
   340e4:	cmp	r0, #0
   340e8:	blt	3428c <fputs@plt+0x2f978>
   340ec:	mov	r0, #1
   340f0:	mov	r1, #2
   340f4:	mov	r2, #0
   340f8:	mov	r3, r5
   340fc:	bl	3f24 <socketpair@plt>
   34100:	cmp	r0, #0
   34104:	blt	342d4 <fputs@plt+0x2f9c0>
   34108:	bl	46c8 <fork@plt>
   3410c:	subs	r7, r0, #0
   34110:	blt	342d4 <fputs@plt+0x2f9c0>
   34114:	bne	341b8 <fputs@plt+0x2f8a4>
   34118:	ldr	r0, [sp, #24]
   3411c:	bl	4ec84 <fputs@plt+0x4a370>
   34120:	str	r0, [sp, #24]
   34124:	add	r0, sp, #8
   34128:	mvn	r2, #0
   3412c:	ldm	r0, {r0, r1, r3}
   34130:	bl	53868 <fputs@plt+0x4ef54>
   34134:	cmp	r0, #0
   34138:	blt	34300 <fputs@plt+0x2f9ec>
   3413c:	bl	46c8 <fork@plt>
   34140:	cmp	r0, #0
   34144:	blt	34300 <fputs@plt+0x2f9ec>
   34148:	bne	342e4 <fputs@plt+0x2f9d0>
   3414c:	movw	r1, #258	; 0x102
   34150:	ldr	r0, [r4, #280]	; 0x118
   34154:	movt	r1, #8
   34158:	bl	43c8 <open64@plt>
   3415c:	cmp	r0, #0
   34160:	str	r0, [sp, #20]
   34164:	blt	34300 <fputs@plt+0x2f9ec>
   34168:	ldr	r3, [sp, #68]	; 0x44
   3416c:	mov	ip, #16
   34170:	mov	r2, #1
   34174:	add	r1, sp, #48	; 0x30
   34178:	cmp	r3, #11
   3417c:	ldrhi	r3, [sp, #64]	; 0x40
   34180:	movls	r3, #0
   34184:	str	ip, [r3]
   34188:	ldr	r0, [sp, #20]
   3418c:	str	r2, [r3, #4]
   34190:	str	r2, [r3, #8]
   34194:	mov	r2, #16384	; 0x4000
   34198:	str	r0, [r3, #12]
   3419c:	ldr	r0, [sp, #28]
   341a0:	str	ip, [sp, #68]	; 0x44
   341a4:	bl	414c <sendmsg@plt>
   341a8:	cmp	r0, #0
   341ac:	blt	34300 <fputs@plt+0x2f9ec>
   341b0:	mov	r0, #0
   341b4:	bl	4104 <_exit@plt>
   341b8:	ldr	r0, [sp, #28]
   341bc:	bl	4ec84 <fputs@plt+0x4a370>
   341c0:	str	r0, [sp, #28]
   341c4:	add	r1, sp, #76	; 0x4c
   341c8:	mov	r0, r7
   341cc:	bl	50c4c <fputs@plt+0x4c338>
   341d0:	cmp	r0, #0
   341d4:	blt	3428c <fputs@plt+0x2f978>
   341d8:	ldr	r3, [sp, #84]	; 0x54
   341dc:	cmp	r3, #1
   341e0:	bne	34344 <fputs@plt+0x2fa30>
   341e4:	ldr	r3, [sp, #96]	; 0x60
   341e8:	cmp	r3, #0
   341ec:	bne	34344 <fputs@plt+0x2fa30>
   341f0:	mov	r2, #16384	; 0x4000
   341f4:	ldr	r0, [sp, #24]
   341f8:	movt	r2, #16384	; 0x4000
   341fc:	add	r1, sp, #48	; 0x30
   34200:	bl	46d4 <recvmsg@plt>
   34204:	cmp	r0, #0
   34208:	blt	342d4 <fputs@plt+0x2f9c0>
   3420c:	ldr	ip, [sp, #68]	; 0x44
   34210:	cmp	ip, #11
   34214:	bls	34270 <fputs@plt+0x2f95c>
   34218:	ldr	r0, [sp, #64]	; 0x40
   3421c:	cmp	r0, #0
   34220:	beq	34270 <fputs@plt+0x2f95c>
   34224:	ldr	r2, [r0]
   34228:	add	ip, r0, ip
   3422c:	ldr	r3, [r0, #4]
   34230:	cmp	r3, #1
   34234:	beq	34308 <fputs@plt+0x2f9f4>
   34238:	cmp	r2, #11
   3423c:	bls	34270 <fputs@plt+0x2f95c>
   34240:	add	r2, r2, #3
   34244:	bic	r2, r2, #3
   34248:	add	r0, r0, r2
   3424c:	add	r3, r0, #12
   34250:	cmp	ip, r3
   34254:	bcc	34270 <fputs@plt+0x2f95c>
   34258:	ldr	r2, [r0]
   3425c:	add	r3, r2, #3
   34260:	bic	r3, r3, #3
   34264:	add	r3, r0, r3
   34268:	cmp	ip, r3
   3426c:	bcs	3422c <fputs@plt+0x2f918>
   34270:	ldr	r3, [sp, #20]
   34274:	mov	r0, r4
   34278:	mvn	r2, #0
   3427c:	str	r2, [sp, #20]
   34280:	str	r3, [r4, #12]
   34284:	str	r3, [r4, #8]
   34288:	bl	31b80 <fputs@plt+0x2d26c>
   3428c:	mov	r4, r0
   34290:	ldr	r0, [sp, #20]
   34294:	bl	4ec84 <fputs@plt+0x4a370>
   34298:	ldr	r0, [sp, #16]
   3429c:	bl	4ec84 <fputs@plt+0x4a370>
   342a0:	ldr	r0, [sp, #12]
   342a4:	bl	4ec84 <fputs@plt+0x4a370>
   342a8:	ldr	r0, [sp, #8]
   342ac:	bl	4ec84 <fputs@plt+0x4a370>
   342b0:	mov	r0, r5
   342b4:	bl	502fc <fputs@plt+0x4b9e8>
   342b8:	ldr	r2, [sp, #204]	; 0xcc
   342bc:	ldr	r3, [r6]
   342c0:	mov	r0, r4
   342c4:	cmp	r2, r3
   342c8:	bne	3434c <fputs@plt+0x2fa38>
   342cc:	add	sp, sp, #212	; 0xd4
   342d0:	pop	{r4, r5, r6, r7, pc}
   342d4:	bl	48cc <__errno_location@plt>
   342d8:	ldr	r4, [r0]
   342dc:	rsb	r4, r4, #0
   342e0:	b	34290 <fputs@plt+0x2f97c>
   342e4:	add	r1, sp, #76	; 0x4c
   342e8:	bl	50c4c <fputs@plt+0x4c338>
   342ec:	cmp	r0, #0
   342f0:	blt	34300 <fputs@plt+0x2f9ec>
   342f4:	ldr	r3, [sp, #84]	; 0x54
   342f8:	cmp	r3, #1
   342fc:	beq	34334 <fputs@plt+0x2fa20>
   34300:	mov	r0, #1
   34304:	bl	4104 <_exit@plt>
   34308:	ldr	r3, [r0, #8]
   3430c:	cmp	r3, #1
   34310:	bne	34238 <fputs@plt+0x2f924>
   34314:	sub	r2, r2, #12
   34318:	lsr	r1, r2, #2
   3431c:	cmp	r1, #1
   34320:	bne	3433c <fputs@plt+0x2fa28>
   34324:	ldr	r3, [r0, #12]
   34328:	str	r3, [sp, #20]
   3432c:	ldr	r2, [r0]
   34330:	b	34238 <fputs@plt+0x2f924>
   34334:	ldr	r0, [sp, #96]	; 0x60
   34338:	bl	4104 <_exit@plt>
   3433c:	add	r0, r0, #12
   34340:	bl	4ecec <fputs@plt+0x4a3d8>
   34344:	mvn	r4, #4
   34348:	b	34290 <fputs@plt+0x2f97c>
   3434c:	bl	453c <__stack_chk_fail@plt>
   34350:	ldr	r0, [pc, #252]	; 34454 <fputs@plt+0x2fb40>
   34354:	mov	r2, #138	; 0x8a
   34358:	ldr	r1, [pc, #248]	; 34458 <fputs@plt+0x2fb44>
   3435c:	ldr	r3, [pc, #248]	; 3445c <fputs@plt+0x2fb48>
   34360:	add	r0, pc, r0
   34364:	add	r1, pc, r1
   34368:	add	r3, pc, r3
   3436c:	bl	5ac34 <fputs@plt+0x56320>
   34370:	mov	r4, r0
   34374:	ldr	r0, [sp, #20]
   34378:	bl	4ec84 <fputs@plt+0x4a370>
   3437c:	ldr	r0, [sp, #16]
   34380:	bl	4ec84 <fputs@plt+0x4a370>
   34384:	ldr	r0, [sp, #12]
   34388:	bl	4ec84 <fputs@plt+0x4a370>
   3438c:	ldr	r0, [sp, #8]
   34390:	bl	4ec84 <fputs@plt+0x4a370>
   34394:	mov	r0, r5
   34398:	bl	502fc <fputs@plt+0x4b9e8>
   3439c:	mov	r0, r4
   343a0:	bl	4818 <_Unwind_Resume@plt>
   343a4:	ldr	r0, [pc, #180]	; 34460 <fputs@plt+0x2fb4c>
   343a8:	mov	r2, #139	; 0x8b
   343ac:	ldr	r1, [pc, #176]	; 34464 <fputs@plt+0x2fb50>
   343b0:	ldr	r3, [pc, #176]	; 34468 <fputs@plt+0x2fb54>
   343b4:	add	r0, pc, r0
   343b8:	add	r1, pc, r1
   343bc:	add	r3, pc, r3
   343c0:	bl	5ac34 <fputs@plt+0x56320>
   343c4:	ldr	r0, [r4, #284]	; 0x11c
   343c8:	cmp	r0, #0
   343cc:	beq	34408 <fputs@plt+0x2faf4>
   343d0:	add	r1, r4, #288	; 0x120
   343d4:	bl	53304 <fputs@plt+0x4e9f0>
   343d8:	cmp	r0, #0
   343dc:	blt	3428c <fputs@plt+0x2f978>
   343e0:	ldr	r0, [r4, #288]	; 0x120
   343e4:	b	340cc <fputs@plt+0x2f7b8>
   343e8:	ldr	r0, [pc, #124]	; 3446c <fputs@plt+0x2fb58>
   343ec:	mov	r2, #140	; 0x8c
   343f0:	ldr	r1, [pc, #120]	; 34470 <fputs@plt+0x2fb5c>
   343f4:	ldr	r3, [pc, #120]	; 34474 <fputs@plt+0x2fb60>
   343f8:	add	r0, pc, r0
   343fc:	add	r1, pc, r1
   34400:	add	r3, pc, r3
   34404:	bl	5ac34 <fputs@plt+0x56320>
   34408:	ldr	r0, [pc, #104]	; 34478 <fputs@plt+0x2fb64>
   3440c:	mov	r2, #141	; 0x8d
   34410:	ldr	r1, [pc, #100]	; 3447c <fputs@plt+0x2fb68>
   34414:	ldr	r3, [pc, #100]	; 34480 <fputs@plt+0x2fb6c>
   34418:	add	r0, pc, r0
   3441c:	add	r1, pc, r1
   34420:	add	r3, pc, r3
   34424:	bl	5ac34 <fputs@plt+0x56320>
   34428:	mov	r4, r0
   3442c:	b	34394 <fputs@plt+0x2fa80>
   34430:	mov	r4, r0
   34434:	b	3438c <fputs@plt+0x2fa78>
   34438:	mov	r4, r0
   3443c:	b	34384 <fputs@plt+0x2fa70>
   34440:	mov	r4, r0
   34444:	b	3437c <fputs@plt+0x2fa68>
   34448:	andeq	r7, r5, r0, ror #22
   3444c:	andeq	r0, r0, r0, lsr r4
   34450:	ldrdeq	r8, [r3], -ip
   34454:	andeq	r5, r3, r8, lsr #13
   34458:	andeq	r8, r3, r8, lsl #2
   3445c:	andeq	r8, r3, r4, asr #1
   34460:	andeq	r7, r3, r0, lsr #13
   34464:	strheq	r8, [r3], -r4
   34468:	andeq	r8, r3, r0, ror r0
   3446c:	andeq	r7, r3, ip, ror #12
   34470:	andeq	r8, r3, r0, ror r0
   34474:	andeq	r8, r3, ip, lsr #32
   34478:	andeq	r8, r3, ip, ror r0
   3447c:	andeq	r8, r3, r0, asr r0
   34480:	andeq	r8, r3, ip
   34484:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   34488:	subs	r4, r0, #0
   3448c:	mov	r9, r3
   34490:	beq	347b0 <fputs@plt+0x2fe9c>
   34494:	ldrb	r3, [r4, #240]	; 0xf0
   34498:	lsrs	r0, r3, #7
   3449c:	bne	34740 <fputs@plt+0x2fe2c>
   344a0:	ldr	r7, [r4, #260]	; 0x104
   344a4:	rsb	r6, r1, #0
   344a8:	add	r5, r7, #15
   344ac:	add	r7, r7, #16
   344b0:	add	r1, r5, r1
   344b4:	and	r6, r6, r1
   344b8:	adds	r8, r6, r2
   344bc:	bcs	345bc <fputs@plt+0x2fca8>
   344c0:	cmp	r7, r8
   344c4:	beq	34734 <fputs@plt+0x2fe20>
   344c8:	tst	r3, #8
   344cc:	bne	345a4 <fputs@plt+0x2fc90>
   344d0:	add	r0, r8, #7
   344d4:	bic	r0, r0, #7
   344d8:	bl	4500 <malloc@plt>
   344dc:	subs	r5, r0, #0
   344e0:	beq	345bc <fputs@plt+0x2fca8>
   344e4:	ldr	r3, [r4, #244]	; 0xf4
   344e8:	mov	ip, r5
   344ec:	ldr	r0, [r3]
   344f0:	ldr	r1, [r3, #4]
   344f4:	ldr	r2, [r3, #8]
   344f8:	ldr	r3, [r3, #12]
   344fc:	stmia	ip!, {r0, r1, r2, r3}
   34500:	cmp	r7, r6
   34504:	bcc	34720 <fputs@plt+0x2fe0c>
   34508:	ldr	r1, [r4, #16]
   3450c:	sub	r8, r8, #16
   34510:	ldr	ip, [r4, #244]	; 0xf4
   34514:	cmp	r1, #0
   34518:	str	r8, [r4, #260]	; 0x104
   3451c:	str	r5, [r4, #244]	; 0xf4
   34520:	beq	345d0 <fputs@plt+0x2fcbc>
   34524:	cmp	r5, ip
   34528:	beq	347d0 <fputs@plt+0x2febc>
   3452c:	cmp	ip, r1
   34530:	bls	346dc <fputs@plt+0x2fdc8>
   34534:	ldr	r3, [r4, #20]
   34538:	str	r1, [r4, #16]
   3453c:	cmp	r3, #0
   34540:	bne	345e8 <fputs@plt+0x2fcd4>
   34544:	mov	r2, #0
   34548:	ldr	r3, [r4, #24]
   3454c:	str	r2, [r4, #20]
   34550:	cmp	r3, #0
   34554:	beq	34760 <fputs@plt+0x2fe4c>
   34558:	cmp	r5, ip
   3455c:	bne	34610 <fputs@plt+0x2fcfc>
   34560:	ldr	r2, [r4, #28]
   34564:	str	r3, [r4, #24]
   34568:	cmp	r2, #0
   3456c:	beq	34748 <fputs@plt+0x2fe34>
   34570:	ldr	r3, [r4, #32]
   34574:	str	r2, [r4, #28]
   34578:	cmp	r3, #0
   3457c:	beq	347a8 <fputs@plt+0x2fe94>
   34580:	cmp	r5, ip
   34584:	bne	34660 <fputs@plt+0x2fd4c>
   34588:	ldr	r2, [r4, #36]	; 0x24
   3458c:	str	r3, [r4, #32]
   34590:	cmp	r2, #0
   34594:	movne	r3, r2
   34598:	bne	346a0 <fputs@plt+0x2fd8c>
   3459c:	mov	r3, #0
   345a0:	b	346a0 <fputs@plt+0x2fd8c>
   345a4:	add	r1, r8, #7
   345a8:	ldr	r0, [r4, #244]	; 0xf4
   345ac:	bic	r1, r1, #7
   345b0:	bl	47a0 <realloc@plt>
   345b4:	subs	r5, r0, #0
   345b8:	bne	34500 <fputs@plt+0x2fbec>
   345bc:	ldrb	r3, [r4, #240]	; 0xf0
   345c0:	mov	r0, #0
   345c4:	orr	r3, r3, #128	; 0x80
   345c8:	strb	r3, [r4, #240]	; 0xf0
   345cc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   345d0:	ldr	r3, [r4, #20]
   345d4:	str	r1, [r4, #16]
   345d8:	cmp	r3, #0
   345dc:	beq	34544 <fputs@plt+0x2fc30>
   345e0:	cmp	r5, ip
   345e4:	beq	34750 <fputs@plt+0x2fe3c>
   345e8:	cmp	ip, r3
   345ec:	bhi	345fc <fputs@plt+0x2fce8>
   345f0:	add	r2, ip, r7
   345f4:	cmp	r3, r2
   345f8:	bcc	34714 <fputs@plt+0x2fe00>
   345fc:	mov	r2, r3
   34600:	ldr	r3, [r4, #24]
   34604:	str	r2, [r4, #20]
   34608:	cmp	r3, #0
   3460c:	beq	34760 <fputs@plt+0x2fe4c>
   34610:	cmp	r3, ip
   34614:	bcc	34624 <fputs@plt+0x2fd10>
   34618:	add	r2, ip, r7
   3461c:	cmp	r3, r2
   34620:	bcc	34708 <fputs@plt+0x2fdf4>
   34624:	mov	r2, r3
   34628:	ldr	r3, [r4, #28]
   3462c:	str	r2, [r4, #24]
   34630:	cmp	r3, #0
   34634:	beq	34748 <fputs@plt+0x2fe34>
   34638:	cmp	ip, r3
   3463c:	bhi	3464c <fputs@plt+0x2fd38>
   34640:	add	r2, ip, r7
   34644:	cmp	r3, r2
   34648:	bcc	346fc <fputs@plt+0x2fde8>
   3464c:	mov	r2, r3
   34650:	ldr	r3, [r4, #32]
   34654:	str	r2, [r4, #28]
   34658:	cmp	r3, #0
   3465c:	beq	347a8 <fputs@plt+0x2fe94>
   34660:	cmp	ip, r3
   34664:	bhi	34674 <fputs@plt+0x2fd60>
   34668:	add	r2, ip, r7
   3466c:	cmp	r3, r2
   34670:	bcc	346f0 <fputs@plt+0x2fddc>
   34674:	mov	r2, r3
   34678:	ldr	r3, [r4, #36]	; 0x24
   3467c:	str	r2, [r4, #32]
   34680:	cmp	r3, #0
   34684:	beq	3459c <fputs@plt+0x2fc88>
   34688:	cmp	ip, r3
   3468c:	bhi	346a0 <fputs@plt+0x2fd8c>
   34690:	add	r7, ip, r7
   34694:	cmp	r3, r7
   34698:	rsbcc	r3, ip, r3
   3469c:	addcc	r3, r5, r3
   346a0:	ldrb	r2, [r4, #240]	; 0xf0
   346a4:	cmp	r9, #0
   346a8:	str	r3, [r4, #36]	; 0x24
   346ac:	orr	r3, r2, #8
   346b0:	strb	r3, [r4, #240]	; 0xf0
   346b4:	beq	346d4 <fputs@plt+0x2fdc0>
   346b8:	ldr	r3, [r4, #552]	; 0x228
   346bc:	cmp	r3, #9
   346c0:	bhi	345bc <fputs@plt+0x2fca8>
   346c4:	add	r2, r3, #128	; 0x80
   346c8:	add	r3, r3, #1
   346cc:	str	r3, [r4, #552]	; 0x228
   346d0:	str	r8, [r4, r2, lsl #2]
   346d4:	add	r0, r5, r6
   346d8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   346dc:	add	r3, ip, r7
   346e0:	cmp	r1, r3
   346e4:	rsbcc	r1, ip, r1
   346e8:	addcc	r1, r5, r1
   346ec:	b	34534 <fputs@plt+0x2fc20>
   346f0:	rsb	r3, ip, r3
   346f4:	add	r2, r5, r3
   346f8:	b	34678 <fputs@plt+0x2fd64>
   346fc:	rsb	r3, ip, r3
   34700:	add	r2, r5, r3
   34704:	b	34650 <fputs@plt+0x2fd3c>
   34708:	rsb	r3, ip, r3
   3470c:	add	r2, r5, r3
   34710:	b	34628 <fputs@plt+0x2fd14>
   34714:	rsb	r3, ip, r3
   34718:	add	r2, r5, r3
   3471c:	b	34600 <fputs@plt+0x2fcec>
   34720:	add	r0, r5, r7
   34724:	mov	r1, #0
   34728:	rsb	r2, r7, r6
   3472c:	bl	4014 <memset@plt>
   34730:	b	34508 <fputs@plt+0x2fbf4>
   34734:	ldr	r0, [r4, #244]	; 0xf4
   34738:	add	r0, r0, r7
   3473c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34740:	mov	r0, #0
   34744:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34748:	mov	r2, #0
   3474c:	b	34570 <fputs@plt+0x2fc5c>
   34750:	ldr	r2, [r4, #24]
   34754:	str	r3, [r4, #20]
   34758:	cmp	r2, #0
   3475c:	bne	34764 <fputs@plt+0x2fe50>
   34760:	mov	r2, #0
   34764:	ldr	r3, [r4, #28]
   34768:	str	r2, [r4, #24]
   3476c:	cmp	r3, #0
   34770:	beq	34748 <fputs@plt+0x2fe34>
   34774:	cmp	r5, ip
   34778:	bne	34638 <fputs@plt+0x2fd24>
   3477c:	ldr	r2, [r4, #32]
   34780:	str	r3, [r4, #28]
   34784:	cmp	r2, #0
   34788:	beq	347a8 <fputs@plt+0x2fe94>
   3478c:	ldr	r3, [r4, #36]	; 0x24
   34790:	str	r2, [r4, #32]
   34794:	cmp	r3, #0
   34798:	beq	3459c <fputs@plt+0x2fc88>
   3479c:	cmp	r5, ip
   347a0:	bne	34688 <fputs@plt+0x2fd74>
   347a4:	b	346a0 <fputs@plt+0x2fd8c>
   347a8:	mov	r2, #0
   347ac:	b	3478c <fputs@plt+0x2fe78>
   347b0:	ldr	r0, [pc, #44]	; 347e4 <fputs@plt+0x2fed0>
   347b4:	mov	r2, #187	; 0xbb
   347b8:	ldr	r1, [pc, #40]	; 347e8 <fputs@plt+0x2fed4>
   347bc:	ldr	r3, [pc, #40]	; 347ec <fputs@plt+0x2fed8>
   347c0:	add	r0, pc, r0
   347c4:	add	r1, pc, r1
   347c8:	add	r3, pc, r3
   347cc:	bl	5ac34 <fputs@plt+0x56320>
   347d0:	ldr	r2, [r4, #20]
   347d4:	str	r1, [r4, #16]
   347d8:	cmp	r2, #0
   347dc:	bne	34548 <fputs@plt+0x2fc34>
   347e0:	b	34544 <fputs@plt+0x2fc30>
   347e4:	andeq	lr, r2, r4, lsr r7
   347e8:	andeq	r8, r3, ip, lsl r2
   347ec:	andeq	r8, r3, ip, ror r1
   347f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   347f4:	subs	r7, r0, #0
   347f8:	mov	r4, r2
   347fc:	mov	r5, r3
   34800:	ldrb	sl, [sp, #32]
   34804:	ldr	r8, [sp, #36]	; 0x24
   34808:	ldr	r9, [sp, #40]	; 0x28
   3480c:	beq	34904 <fputs@plt+0x2fff0>
   34810:	cmp	r5, #0
   34814:	cmpeq	r4, #255	; 0xff
   34818:	bhi	348f4 <fputs@plt+0x2ffe0>
   3481c:	mov	r0, r8
   34820:	bl	42a8 <strlen@plt>
   34824:	ldr	r3, [r7, #244]	; 0xf4
   34828:	mov	r1, #8
   3482c:	ldrb	r3, [r3, #3]
   34830:	cmp	r3, #2
   34834:	mov	r6, r0
   34838:	mov	r0, r7
   3483c:	beq	34898 <fputs@plt+0x2ff84>
   34840:	mov	r3, #0
   34844:	add	r2, r6, #9
   34848:	bl	34484 <fputs@plt+0x2fb70>
   3484c:	subs	r3, r0, #0
   34850:	beq	348fc <fputs@plt+0x2ffe8>
   34854:	add	ip, r3, #8
   34858:	strb	r4, [r3]
   3485c:	mov	lr, #1
   34860:	mov	r4, #0
   34864:	strb	sl, [r3, #2]
   34868:	mov	r1, r8
   3486c:	str	r6, [r3, #4]
   34870:	add	r2, r6, #1
   34874:	mov	r0, ip
   34878:	strb	lr, [r3, #1]
   3487c:	strb	r4, [r3, #3]
   34880:	bl	42f0 <memcpy@plt>
   34884:	cmp	r9, r4
   34888:	beq	348ec <fputs@plt+0x2ffd8>
   3488c:	str	r0, [r9]
   34890:	mov	r0, r4
   34894:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34898:	add	r2, r6, #11
   3489c:	mov	r3, #1
   348a0:	bl	34484 <fputs@plt+0x2fb70>
   348a4:	subs	r7, r0, #0
   348a8:	beq	348fc <fputs@plt+0x2ffe8>
   348ac:	mov	r3, r7
   348b0:	mov	r2, r6
   348b4:	strd	r4, [r3], #8
   348b8:	mov	r1, r8
   348bc:	mov	r0, r3
   348c0:	add	r6, r7, r6
   348c4:	bl	42f0 <memcpy@plt>
   348c8:	cmp	r9, #0
   348cc:	strb	sl, [r6, #10]
   348d0:	mov	r3, r0
   348d4:	mov	r0, #0
   348d8:	strb	r0, [r6, #8]
   348dc:	strb	r0, [r6, #9]
   348e0:	beq	348ec <fputs@plt+0x2ffd8>
   348e4:	str	r3, [r9]
   348e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   348ec:	mov	r0, #0
   348f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   348f4:	mvn	r0, #21
   348f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   348fc:	mvn	r0, #11
   34900:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34904:	ldr	r0, [pc, #24]	; 34924 <fputs@plt+0x30010>
   34908:	movw	r2, #261	; 0x105
   3490c:	ldr	r1, [pc, #20]	; 34928 <fputs@plt+0x30014>
   34910:	ldr	r3, [pc, #20]	; 3492c <fputs@plt+0x30018>
   34914:	add	r0, pc, r0
   34918:	add	r1, pc, r1
   3491c:	add	r3, pc, r3
   34920:	bl	5ac34 <fputs@plt+0x56320>
   34924:	andeq	lr, r2, r0, ror #11
   34928:	andeq	r8, r3, r8, asr #1
   3492c:	andeq	r7, r3, ip, lsl #30
   34930:	push	{r3, r4, r5, lr}
   34934:	subs	r4, r0, #0
   34938:	beq	349e0 <fputs@plt+0x300cc>
   3493c:	cmp	r1, #0
   34940:	blt	349bc <fputs@plt+0x300a8>
   34944:	ldrb	r3, [r4, #240]	; 0xf0
   34948:	tst	r3, #4
   3494c:	beq	349b4 <fputs@plt+0x300a0>
   34950:	mov	r0, r1
   34954:	mov	r2, #3
   34958:	movw	r1, #1030	; 0x406
   3495c:	bl	46a4 <fcntl@plt>
   34960:	subs	r5, r0, #0
   34964:	blt	349a4 <fputs@plt+0x30090>
   34968:	ldr	r1, [r4, #332]	; 0x14c
   3496c:	ldr	r0, [r4, #336]	; 0x150
   34970:	add	r1, r1, #1
   34974:	lsl	r1, r1, #2
   34978:	bl	47a0 <realloc@plt>
   3497c:	subs	r3, r0, #0
   34980:	beq	349c4 <fputs@plt+0x300b0>
   34984:	ldr	r2, [r4, #332]	; 0x14c
   34988:	mov	r0, r5
   3498c:	str	r3, [r4, #336]	; 0x150
   34990:	str	r5, [r3, r2, lsl #2]
   34994:	ldrb	r3, [r4, #240]	; 0xf0
   34998:	orr	r3, r3, #32
   3499c:	strb	r3, [r4, #240]	; 0xf0
   349a0:	pop	{r3, r4, r5, pc}
   349a4:	bl	48cc <__errno_location@plt>
   349a8:	ldr	r0, [r0]
   349ac:	rsb	r0, r0, #0
   349b0:	pop	{r3, r4, r5, pc}
   349b4:	mvn	r0, #94	; 0x5e
   349b8:	pop	{r3, r4, r5, pc}
   349bc:	mvn	r0, #21
   349c0:	pop	{r3, r4, r5, pc}
   349c4:	ldrb	r3, [r4, #240]	; 0xf0
   349c8:	mov	r0, r5
   349cc:	orr	r3, r3, #128	; 0x80
   349d0:	strb	r3, [r4, #240]	; 0xf0
   349d4:	bl	4ec84 <fputs@plt+0x4a370>
   349d8:	mvn	r0, #11
   349dc:	pop	{r3, r4, r5, pc}
   349e0:	ldr	r0, [pc, #24]	; 34a00 <fputs@plt+0x300ec>
   349e4:	movw	r2, #1468	; 0x5bc
   349e8:	ldr	r1, [pc, #20]	; 34a04 <fputs@plt+0x300f0>
   349ec:	ldr	r3, [pc, #20]	; 34a08 <fputs@plt+0x300f4>
   349f0:	add	r0, pc, r0
   349f4:	add	r1, pc, r1
   349f8:	add	r3, pc, r3
   349fc:	bl	5ac34 <fputs@plt+0x56320>
   34a00:	andeq	lr, r2, r4, lsl #10
   34a04:	andeq	r7, r3, ip, ror #31
   34a08:	andeq	r7, r3, r4, lsl #26
   34a0c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34a10:	subs	r9, r0, #0
   34a14:	sub	sp, sp, #16
   34a18:	mov	r6, r1
   34a1c:	mov	r7, r2
   34a20:	mov	r8, r3
   34a24:	beq	34c9c <fputs@plt+0x30388>
   34a28:	cmp	r1, #0
   34a2c:	beq	34c7c <fputs@plt+0x30368>
   34a30:	ldrb	r3, [r1, #36]	; 0x24
   34a34:	tst	r3, #4
   34a38:	bne	34c5c <fputs@plt+0x30348>
   34a3c:	ldrb	r3, [r9, #240]	; 0xf0
   34a40:	lsrs	r3, r3, #7
   34a44:	bne	34c24 <fputs@plt+0x30310>
   34a48:	ldr	r0, [r1, #4]
   34a4c:	ldr	r4, [r1, #32]
   34a50:	cmp	r0, #0
   34a54:	beq	34bf4 <fputs@plt+0x302e0>
   34a58:	cmp	r4, #0
   34a5c:	blt	34b68 <fputs@plt+0x30254>
   34a60:	ldr	r3, [r6, #20]
   34a64:	cmp	r3, #0
   34a68:	bne	34b5c <fputs@plt+0x30248>
   34a6c:	cmp	r7, #0
   34a70:	lslne	r5, r7, #1
   34a74:	moveq	r5, #1
   34a78:	bl	4e8dc <fputs@plt+0x49fc8>
   34a7c:	add	r2, r5, r0
   34a80:	rsb	r3, r0, #0
   34a84:	sub	r2, r2, #1
   34a88:	mov	r0, r4
   34a8c:	and	r4, r2, r3
   34a90:	mov	r3, #0
   34a94:	mov	r2, r4
   34a98:	bl	5ef0c <fputs@plt+0x5a5f8>
   34a9c:	cmp	r0, #0
   34aa0:	blt	34be0 <fputs@plt+0x302cc>
   34aa4:	ldr	r0, [r6, #4]
   34aa8:	str	r4, [r6, #20]
   34aac:	cmp	r0, #0
   34ab0:	ldreq	r4, [r6, #16]
   34ab4:	beq	34ac8 <fputs@plt+0x301b4>
   34ab8:	ldr	r1, [r6, #16]
   34abc:	cmp	r7, r1
   34ac0:	bls	34b24 <fputs@plt+0x30210>
   34ac4:	mov	r4, r1
   34ac8:	cmp	r7, #0
   34acc:	movne	sl, r7
   34ad0:	moveq	sl, #1
   34ad4:	bl	4e8dc <fputs@plt+0x49fc8>
   34ad8:	cmp	r4, #0
   34adc:	add	sl, sl, r0
   34ae0:	rsb	r0, r0, #0
   34ae4:	sub	sl, sl, #1
   34ae8:	and	sl, sl, r0
   34aec:	beq	34ba8 <fputs@plt+0x30294>
   34af0:	mov	r1, r4
   34af4:	ldr	r0, [r6, #8]
   34af8:	mov	r2, sl
   34afc:	mov	r3, #1
   34b00:	bl	3ec4 <mremap@plt>
   34b04:	cmn	r0, #1
   34b08:	beq	34c2c <fputs@plt+0x30318>
   34b0c:	mov	r4, #0
   34b10:	mov	r5, #0
   34b14:	str	r0, [r6, #4]
   34b18:	str	r0, [r6, #8]
   34b1c:	str	sl, [r6, #16]
   34b20:	strd	r4, [r6, #24]
   34b24:	ldrb	r3, [r6, #36]	; 0x24
   34b28:	orr	r3, r3, #2
   34b2c:	strb	r3, [r6, #36]	; 0x24
   34b30:	cmp	r8, #0
   34b34:	beq	34b4c <fputs@plt+0x30238>
   34b38:	ldr	r3, [r6, #4]
   34b3c:	cmp	r3, #0
   34b40:	ldrne	r2, [r6, #12]
   34b44:	addne	r3, r3, r2
   34b48:	str	r3, [r8]
   34b4c:	mov	r0, #0
   34b50:	str	r7, [r6, #12]
   34b54:	add	sp, sp, #16
   34b58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34b5c:	cmp	r3, r7
   34b60:	bcs	34aac <fputs@plt+0x30198>
   34b64:	b	34a6c <fputs@plt+0x30158>
   34b68:	ldr	r3, [r6, #20]
   34b6c:	cmp	r3, #0
   34b70:	bne	34bd4 <fputs@plt+0x302c0>
   34b74:	cmp	r7, #0
   34b78:	lslne	r4, r7, #1
   34b7c:	moveq	r4, #64	; 0x40
   34b80:	mov	r1, r4
   34b84:	bl	47a0 <realloc@plt>
   34b88:	cmp	r0, #0
   34b8c:	beq	34c48 <fputs@plt+0x30334>
   34b90:	ldrb	r3, [r6, #36]	; 0x24
   34b94:	str	r0, [r6, #4]
   34b98:	orr	r3, r3, #1
   34b9c:	str	r4, [r6, #20]
   34ba0:	strb	r3, [r6, #36]	; 0x24
   34ba4:	b	34b30 <fputs@plt+0x3021c>
   34ba8:	ldr	r3, [r6, #32]
   34bac:	mov	r5, #0
   34bb0:	mov	r0, r4
   34bb4:	mov	r1, sl
   34bb8:	mov	r4, #0
   34bbc:	mov	r2, #3
   34bc0:	str	r3, [sp]
   34bc4:	mov	r3, #1
   34bc8:	strd	r4, [sp, #8]
   34bcc:	bl	4518 <mmap64@plt>
   34bd0:	b	34b04 <fputs@plt+0x301f0>
   34bd4:	cmp	r7, r3
   34bd8:	bls	34b30 <fputs@plt+0x3021c>
   34bdc:	b	34b74 <fputs@plt+0x30260>
   34be0:	ldrb	r3, [r9, #240]	; 0xf0
   34be4:	orr	r3, r3, #128	; 0x80
   34be8:	strb	r3, [r9, #240]	; 0xf0
   34bec:	add	sp, sp, #16
   34bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34bf4:	cmp	r4, #0
   34bf8:	bge	34a60 <fputs@plt+0x3014c>
   34bfc:	ldr	r0, [r9, #4]
   34c00:	add	r1, r1, #4
   34c04:	add	r2, r6, #16
   34c08:	add	r3, r6, #20
   34c0c:	bl	335ec <fputs@plt+0x2ecd8>
   34c10:	mov	r4, r0
   34c14:	ldr	r0, [r6, #4]
   34c18:	str	r4, [r6, #32]
   34c1c:	str	r0, [r6, #8]
   34c20:	b	34a58 <fputs@plt+0x30144>
   34c24:	mvn	r0, #11
   34c28:	b	34b54 <fputs@plt+0x30240>
   34c2c:	ldrb	r3, [r9, #240]	; 0xf0
   34c30:	orr	r3, r3, #128	; 0x80
   34c34:	strb	r3, [r9, #240]	; 0xf0
   34c38:	bl	48cc <__errno_location@plt>
   34c3c:	ldr	r0, [r0]
   34c40:	rsb	r0, r0, #0
   34c44:	b	34b54 <fputs@plt+0x30240>
   34c48:	ldrb	r3, [r9, #240]	; 0xf0
   34c4c:	mvn	r0, #11
   34c50:	orr	r3, r3, #128	; 0x80
   34c54:	strb	r3, [r9, #240]	; 0xf0
   34c58:	b	34b54 <fputs@plt+0x30240>
   34c5c:	ldr	r0, [pc, #88]	; 34cbc <fputs@plt+0x303a8>
   34c60:	movw	r2, #1257	; 0x4e9
   34c64:	ldr	r1, [pc, #84]	; 34cc0 <fputs@plt+0x303ac>
   34c68:	ldr	r3, [pc, #84]	; 34cc4 <fputs@plt+0x303b0>
   34c6c:	add	r0, pc, r0
   34c70:	add	r1, pc, r1
   34c74:	add	r3, pc, r3
   34c78:	bl	5ac34 <fputs@plt+0x56320>
   34c7c:	ldr	r0, [pc, #68]	; 34cc8 <fputs@plt+0x303b4>
   34c80:	movw	r2, #1256	; 0x4e8
   34c84:	ldr	r1, [pc, #64]	; 34ccc <fputs@plt+0x303b8>
   34c88:	ldr	r3, [pc, #64]	; 34cd0 <fputs@plt+0x303bc>
   34c8c:	add	r0, pc, r0
   34c90:	add	r1, pc, r1
   34c94:	add	r3, pc, r3
   34c98:	bl	5ac34 <fputs@plt+0x56320>
   34c9c:	ldr	r0, [pc, #48]	; 34cd4 <fputs@plt+0x303c0>
   34ca0:	movw	r2, #1255	; 0x4e7
   34ca4:	ldr	r1, [pc, #44]	; 34cd8 <fputs@plt+0x303c4>
   34ca8:	ldr	r3, [pc, #44]	; 34cdc <fputs@plt+0x303c8>
   34cac:	add	r0, pc, r0
   34cb0:	add	r1, pc, r1
   34cb4:	add	r3, pc, r3
   34cb8:	bl	5ac34 <fputs@plt+0x56320>
   34cbc:	andeq	r7, r3, r0, lsr #27
   34cc0:	andeq	r7, r3, r0, ror sp
   34cc4:	ldrdeq	r7, [r3], -r0
   34cc8:	andeq	r7, r3, r8, ror sp
   34ccc:	andeq	r7, r3, r0, asr sp
   34cd0:			; <UNDEFINED> instruction: 0x00037bb0
   34cd4:	andeq	lr, r2, r8, asr #4
   34cd8:	andeq	r7, r3, r0, lsr sp
   34cdc:	muleq	r3, r0, fp
   34ce0:	push	{r3, r4, r5, lr}
   34ce4:	mov	r4, r1
   34ce8:	mov	r2, r4
   34cec:	mov	r1, #0
   34cf0:	mov	r5, r0
   34cf4:	bl	4878 <memchr@plt>
   34cf8:	cmp	r0, #0
   34cfc:	beq	34d08 <fputs@plt+0x303f4>
   34d00:	mov	r0, #0
   34d04:	pop	{r3, r4, r5, pc}
   34d08:	ldrb	r0, [r5, r4]
   34d0c:	rsbs	r0, r0, #1
   34d10:	movcc	r0, #0
   34d14:	pop	{r3, r4, r5, pc}
   34d18:	cmp	r0, #0
   34d1c:	push	{r3, lr}
   34d20:	beq	34d54 <fputs@plt+0x30440>
   34d24:	ldr	r3, [r0, #400]	; 0x190
   34d28:	cmp	r3, #0
   34d2c:	beq	34d4c <fputs@plt+0x30438>
   34d30:	ldr	r2, [r0, #396]	; 0x18c
   34d34:	cmp	r2, #0
   34d38:	beq	34d74 <fputs@plt+0x30460>
   34d3c:	rsb	r3, r3, r3, lsl #3
   34d40:	add	r0, r2, r3, lsl #3
   34d44:	sub	r0, r0, #56	; 0x38
   34d48:	pop	{r3, pc}
   34d4c:	add	r0, r0, #340	; 0x154
   34d50:	pop	{r3, pc}
   34d54:	ldr	r0, [pc, #56]	; 34d94 <fputs@plt+0x30480>
   34d58:	mov	r2, #108	; 0x6c
   34d5c:	ldr	r1, [pc, #52]	; 34d98 <fputs@plt+0x30484>
   34d60:	ldr	r3, [pc, #52]	; 34d9c <fputs@plt+0x30488>
   34d64:	add	r0, pc, r0
   34d68:	add	r1, pc, r1
   34d6c:	add	r3, pc, r3
   34d70:	bl	5ac34 <fputs@plt+0x56320>
   34d74:	ldr	r0, [pc, #36]	; 34da0 <fputs@plt+0x3048c>
   34d78:	mov	r2, #113	; 0x71
   34d7c:	ldr	r1, [pc, #32]	; 34da4 <fputs@plt+0x30490>
   34d80:	ldr	r3, [pc, #32]	; 34da8 <fputs@plt+0x30494>
   34d84:	add	r0, pc, r0
   34d88:	add	r1, pc, r1
   34d8c:	add	r3, pc, r3
   34d90:	bl	5ac34 <fputs@plt+0x56320>
   34d94:	muleq	r2, r0, r1
   34d98:	andeq	r7, r3, r8, ror ip
   34d9c:	andeq	r8, r3, r0, ror #8
   34da0:	muleq	r3, r8, ip
   34da4:	andeq	r7, r3, r8, asr ip
   34da8:	andeq	r8, r3, r0, asr #8
   34dac:	push	{r3, r4, r5, lr}
   34db0:	mov	r5, r0
   34db4:	bl	34d18 <fputs@plt+0x30404>
   34db8:	mov	r4, r0
   34dbc:	ldr	r0, [r0, #12]
   34dc0:	bl	4140 <free@plt>
   34dc4:	ldr	r0, [r4, #52]	; 0x34
   34dc8:	bl	4140 <free@plt>
   34dcc:	ldr	r0, [r4, #32]
   34dd0:	bl	4140 <free@plt>
   34dd4:	ldr	r3, [r5, #400]	; 0x190
   34dd8:	cmp	r3, #0
   34ddc:	subne	r3, r3, #1
   34de0:	strne	r3, [r5, #400]	; 0x190
   34de4:	pop	{r3, r4, r5, pc}
   34de8:	cmp	r0, #0
   34dec:	push	{r4, lr}
   34df0:	beq	34e4c <fputs@plt+0x30538>
   34df4:	cmp	r1, #0
   34df8:	popeq	{r4, pc}
   34dfc:	ldr	ip, [r0, #400]	; 0x190
   34e00:	ldr	r4, [r0, #396]	; 0x18c
   34e04:	rsb	r2, ip, ip, lsl #3
   34e08:	mov	r3, r4
   34e0c:	add	r2, r4, r2, lsl #3
   34e10:	cmp	r4, r2
   34e14:	popcs	{r4, pc}
   34e18:	ldr	r2, [r3, #28]
   34e1c:	add	r3, r3, #56	; 0x38
   34e20:	cmp	r2, #0
   34e24:	ldrne	ip, [r2]
   34e28:	addne	ip, ip, r1
   34e2c:	strne	ip, [r2]
   34e30:	ldrne	ip, [r0, #400]	; 0x190
   34e34:	ldrne	r4, [r0, #396]	; 0x18c
   34e38:	rsb	r2, ip, ip, lsl #3
   34e3c:	add	r2, r4, r2, lsl #3
   34e40:	cmp	r3, r2
   34e44:	bcc	34e18 <fputs@plt+0x30504>
   34e48:	pop	{r4, pc}
   34e4c:	ldr	r0, [pc, #24]	; 34e6c <fputs@plt+0x30558>
   34e50:	movw	r2, #1350	; 0x546
   34e54:	ldr	r1, [pc, #20]	; 34e70 <fputs@plt+0x3055c>
   34e58:	ldr	r3, [pc, #20]	; 34e74 <fputs@plt+0x30560>
   34e5c:	add	r0, pc, r0
   34e60:	add	r1, pc, r1
   34e64:	add	r3, pc, r3
   34e68:	bl	5ac34 <fputs@plt+0x56320>
   34e6c:	muleq	r2, r8, r0
   34e70:	andeq	r7, r3, r0, lsl #23
   34e74:	andeq	r8, r3, r4, ror #9
   34e78:	cmp	r0, #0
   34e7c:	push	{r3, lr}
   34e80:	beq	34eb0 <fputs@plt+0x3059c>
   34e84:	bl	34d18 <fputs@plt+0x30404>
   34e88:	ldr	r3, [r0, #12]
   34e8c:	cmp	r3, #0
   34e90:	beq	34ea8 <fputs@plt+0x30594>
   34e94:	ldr	r2, [r0, #4]
   34e98:	ldrb	r0, [r3, r2]
   34e9c:	rsbs	r0, r0, #1
   34ea0:	movcc	r0, #0
   34ea4:	pop	{r3, pc}
   34ea8:	mov	r0, #1
   34eac:	pop	{r3, pc}
   34eb0:	ldr	r0, [pc, #24]	; 34ed0 <fputs@plt+0x305bc>
   34eb4:	movw	r2, #3130	; 0xc3a
   34eb8:	ldr	r1, [pc, #20]	; 34ed4 <fputs@plt+0x305c0>
   34ebc:	ldr	r3, [pc, #20]	; 34ed8 <fputs@plt+0x305c4>
   34ec0:	add	r0, pc, r0
   34ec4:	add	r1, pc, r1
   34ec8:	add	r3, pc, r3
   34ecc:	bl	5ac34 <fputs@plt+0x56320>
   34ed0:	andeq	lr, r2, r4, lsr r0
   34ed4:	andeq	r7, r3, ip, lsl fp
   34ed8:	andeq	r7, r3, r8, lsl r8
   34edc:	cmp	r0, #0
   34ee0:	push	{r3, r4, r5, r6, r7, lr}
   34ee4:	beq	34fc0 <fputs@plt+0x306ac>
   34ee8:	cmp	r1, #0
   34eec:	beq	34fa0 <fputs@plt+0x3068c>
   34ef0:	cmp	r2, #0
   34ef4:	beq	34f80 <fputs@plt+0x3066c>
   34ef8:	ldr	r4, [r1]
   34efc:	sub	r5, r2, #1
   34f00:	rsb	r2, r2, #0
   34f04:	ldr	r7, [r0, #260]	; 0x104
   34f08:	add	r5, r5, r4
   34f0c:	ldr	ip, [r0, #244]	; 0xf4
   34f10:	and	r5, r5, r2
   34f14:	add	r3, r5, r3
   34f18:	add	r6, ip, #16
   34f1c:	cmp	r7, r3
   34f20:	bcc	34f78 <fputs@plt+0x30664>
   34f24:	cmp	r4, r5
   34f28:	bcs	34f5c <fputs@plt+0x30648>
   34f2c:	ldrb	r0, [r6, r4]
   34f30:	add	r2, r6, r4
   34f34:	cmp	r0, #0
   34f38:	bne	34f78 <fputs@plt+0x30664>
   34f3c:	add	ip, ip, #15
   34f40:	add	ip, ip, r5
   34f44:	b	34f54 <fputs@plt+0x30640>
   34f48:	ldrb	r0, [r2, #1]!
   34f4c:	cmp	r0, #0
   34f50:	bne	34f78 <fputs@plt+0x30664>
   34f54:	cmp	r2, ip
   34f58:	bne	34f48 <fputs@plt+0x30634>
   34f5c:	ldr	r2, [sp, #24]
   34f60:	mov	r0, #1
   34f64:	cmp	r2, #0
   34f68:	addne	r5, r6, r5
   34f6c:	strne	r5, [r2]
   34f70:	str	r3, [r1]
   34f74:	pop	{r3, r4, r5, r6, r7, pc}
   34f78:	mvn	r0, #73	; 0x49
   34f7c:	pop	{r3, r4, r5, r6, r7, pc}
   34f80:	ldr	r0, [pc, #88]	; 34fe0 <fputs@plt+0x306cc>
   34f84:	mov	r2, #4864	; 0x1300
   34f88:	ldr	r1, [pc, #84]	; 34fe4 <fputs@plt+0x306d0>
   34f8c:	ldr	r3, [pc, #84]	; 34fe8 <fputs@plt+0x306d4>
   34f90:	add	r0, pc, r0
   34f94:	add	r1, pc, r1
   34f98:	add	r3, pc, r3
   34f9c:	bl	5ac34 <fputs@plt+0x56320>
   34fa0:	ldr	r0, [pc, #68]	; 34fec <fputs@plt+0x306d8>
   34fa4:	movw	r2, #4863	; 0x12ff
   34fa8:	ldr	r1, [pc, #64]	; 34ff0 <fputs@plt+0x306dc>
   34fac:	ldr	r3, [pc, #64]	; 34ff4 <fputs@plt+0x306e0>
   34fb0:	add	r0, pc, r0
   34fb4:	add	r1, pc, r1
   34fb8:	add	r3, pc, r3
   34fbc:	bl	5ac34 <fputs@plt+0x56320>
   34fc0:	ldr	r0, [pc, #48]	; 34ff8 <fputs@plt+0x306e4>
   34fc4:	movw	r2, #4862	; 0x12fe
   34fc8:	ldr	r1, [pc, #44]	; 34ffc <fputs@plt+0x306e8>
   34fcc:	ldr	r3, [pc, #44]	; 35000 <fputs@plt+0x306ec>
   34fd0:	add	r0, pc, r0
   34fd4:	add	r1, pc, r1
   34fd8:	add	r3, pc, r3
   34fdc:	bl	5ac34 <fputs@plt+0x56320>
   34fe0:	andeq	r7, r3, r4, lsr #21
   34fe4:	andeq	r7, r3, ip, asr #20
   34fe8:	andeq	r7, r3, r4, asr #19
   34fec:	andeq	r7, r3, ip, ror sl
   34ff0:	andeq	r7, r3, ip, lsr #20
   34ff4:	andeq	r7, r3, r4, lsr #19
   34ff8:	andeq	sp, r2, r4, lsr #30
   34ffc:	andeq	r7, r3, ip, lsl #20
   35000:	andeq	r7, r3, r4, lsl #19
   35004:	push	{r4, r5, r6, lr}
   35008:	subs	r5, r0, #0
   3500c:	mov	r6, r1
   35010:	beq	350ac <fputs@plt+0x30798>
   35014:	mov	r0, #576	; 0x240
   35018:	mov	r1, #1
   3501c:	bl	3fcc <calloc@plt>
   35020:	subs	r4, r0, #0
   35024:	beq	3508c <fputs@plt+0x30778>
   35028:	mov	r3, r4
   3502c:	mov	r2, #108	; 0x6c
   35030:	mov	r1, #1
   35034:	str	r1, [r3], #560	; 0x230
   35038:	strb	r6, [r4, #561]	; 0x231
   3503c:	str	r3, [r4, #244]	; 0xf4
   35040:	strb	r2, [r4, #560]	; 0x230
   35044:	ldrb	r2, [r5, #16]
   35048:	strb	r2, [r4, #563]	; 0x233
   3504c:	ldrb	r3, [r5, #24]
   35050:	ubfx	r3, r3, #1, #1
   35054:	cmp	r3, #0
   35058:	beq	35094 <fputs@plt+0x30780>
   3505c:	subs	r2, r2, #2
   35060:	ldrb	r1, [r4, #341]	; 0x155
   35064:	rsbs	ip, r2, #0
   35068:	mov	r0, r5
   3506c:	adcs	ip, ip, r2
   35070:	ldrb	r2, [r4, #240]	; 0xf0
   35074:	bfi	r1, ip, #0, #1
   35078:	strb	r1, [r4, #341]	; 0x155
   3507c:	bfi	r2, r3, #2, #1
   35080:	strb	r2, [r4, #240]	; 0xf0
   35084:	bl	275e0 <fputs@plt+0x22ccc>
   35088:	str	r0, [r4, #4]
   3508c:	mov	r0, r4
   35090:	pop	{r4, r5, r6, pc}
   35094:	ldr	r3, [r5, #4]
   35098:	sub	r3, r3, #3
   3509c:	cmp	r3, r1
   350a0:	movls	r3, #0
   350a4:	movhi	r3, #1
   350a8:	b	3505c <fputs@plt+0x30748>
   350ac:	ldr	r0, [pc, #24]	; 350cc <fputs@plt+0x307b8>
   350b0:	movw	r2, #641	; 0x281
   350b4:	ldr	r1, [pc, #20]	; 350d0 <fputs@plt+0x307bc>
   350b8:	ldr	r3, [pc, #20]	; 350d4 <fputs@plt+0x307c0>
   350bc:	add	r0, pc, r0
   350c0:	add	r1, pc, r1
   350c4:	add	r3, pc, r3
   350c8:	bl	5ac34 <fputs@plt+0x56320>
   350cc:	andeq	r7, r3, ip, ror r1
   350d0:	andeq	r7, r3, r0, lsr #18
   350d4:	andeq	r7, r3, ip, lsr r7
   350d8:	push	{r3, r4, r5, lr}
   350dc:	subs	r4, r0, #0
   350e0:	mov	r5, r1
   350e4:	beq	35158 <fputs@plt+0x30844>
   350e8:	bl	34d18 <fputs@plt+0x30404>
   350ec:	ldrb	r3, [r0]
   350f0:	cmp	r3, #97	; 0x61
   350f4:	beq	35100 <fputs@plt+0x307ec>
   350f8:	mov	r0, #0
   350fc:	pop	{r3, r4, r5, pc}
   35100:	ldr	r3, [r4, #244]	; 0xf4
   35104:	ldrb	r2, [r3, #3]
   35108:	cmp	r2, #2
   3510c:	beq	35144 <fputs@plt+0x30830>
   35110:	ldr	r2, [r0, #28]
   35114:	cmp	r2, #0
   35118:	beq	35178 <fputs@plt+0x30864>
   3511c:	ldrb	r1, [r3]
   35120:	ldr	r3, [r0, #20]
   35124:	cmp	r1, #108	; 0x6c
   35128:	ldr	r0, [r2]
   3512c:	revne	r0, r0
   35130:	add	r0, r0, r3
   35134:	cmp	r0, r5
   35138:	movhi	r0, #0
   3513c:	movls	r0, #1
   35140:	pop	{r3, r4, r5, pc}
   35144:	ldr	r0, [r0, #24]
   35148:	cmp	r0, r5
   3514c:	movhi	r0, #0
   35150:	movls	r0, #1
   35154:	pop	{r3, r4, r5, pc}
   35158:	ldr	r0, [pc, #56]	; 35198 <fputs@plt+0x30884>
   3515c:	movw	r2, #3139	; 0xc43
   35160:	ldr	r1, [pc, #52]	; 3519c <fputs@plt+0x30888>
   35164:	ldr	r3, [pc, #52]	; 351a0 <fputs@plt+0x3088c>
   35168:	add	r0, pc, r0
   3516c:	add	r1, pc, r1
   35170:	add	r3, pc, r3
   35174:	bl	5ac34 <fputs@plt+0x56320>
   35178:	ldr	r0, [pc, #36]	; 351a4 <fputs@plt+0x30890>
   3517c:	movw	r2, #3148	; 0xc4c
   35180:	ldr	r1, [pc, #32]	; 351a8 <fputs@plt+0x30894>
   35184:	ldr	r3, [pc, #32]	; 351ac <fputs@plt+0x30898>
   35188:	add	r0, pc, r0
   3518c:	add	r1, pc, r1
   35190:	add	r3, pc, r3
   35194:	bl	5ac34 <fputs@plt+0x56320>
   35198:	andeq	sp, r2, ip, lsl #27
   3519c:	andeq	r7, r3, r4, ror r8
   351a0:	andeq	r7, r3, r4, asr r7
   351a4:			; <UNDEFINED> instruction: 0x000378b8
   351a8:	andeq	r7, r3, r4, asr r8
   351ac:	andeq	r7, r3, r4, lsr r7
   351b0:	ldr	ip, [pc, #248]	; 352b0 <fputs@plt+0x3099c>
   351b4:	push	{r4, r5, r6, lr}
   351b8:	subs	r4, r0, #0
   351bc:	ldr	r0, [pc, #240]	; 352b4 <fputs@plt+0x309a0>
   351c0:	add	ip, pc, ip
   351c4:	mov	r6, r3
   351c8:	sub	sp, sp, #16
   351cc:	ldr	r5, [ip, r0]
   351d0:	ldr	r3, [r5]
   351d4:	str	r3, [sp, #12]
   351d8:	beq	35290 <fputs@plt+0x3097c>
   351dc:	cmp	r1, #0
   351e0:	beq	35270 <fputs@plt+0x3095c>
   351e4:	ldr	r3, [r4, #244]	; 0xf4
   351e8:	ldrb	r3, [r3, #3]
   351ec:	cmp	r3, #2
   351f0:	beq	35254 <fputs@plt+0x30940>
   351f4:	mov	r2, #4
   351f8:	add	ip, sp, #8
   351fc:	mov	r3, r2
   35200:	mov	r0, r4
   35204:	str	ip, [sp]
   35208:	bl	34edc <fputs@plt+0x305c8>
   3520c:	cmp	r0, #0
   35210:	blt	3523c <fputs@plt+0x30928>
   35214:	cmp	r6, #0
   35218:	beq	35264 <fputs@plt+0x30950>
   3521c:	ldr	r2, [r4, #244]	; 0xf4
   35220:	ldr	r3, [sp, #8]
   35224:	ldrb	r2, [r2]
   35228:	ldr	r3, [r3]
   3522c:	cmp	r2, #108	; 0x6c
   35230:	revne	r3, r3
   35234:	mov	r0, #0
   35238:	str	r3, [r6]
   3523c:	ldr	r2, [sp, #12]
   35240:	ldr	r3, [r5]
   35244:	cmp	r2, r3
   35248:	bne	3526c <fputs@plt+0x30958>
   3524c:	add	sp, sp, #16
   35250:	pop	{r4, r5, r6, pc}
   35254:	cmp	r2, #4
   35258:	beq	351f4 <fputs@plt+0x308e0>
   3525c:	mvn	r0, #73	; 0x49
   35260:	b	3523c <fputs@plt+0x30928>
   35264:	mov	r0, r6
   35268:	b	3523c <fputs@plt+0x30928>
   3526c:	bl	453c <__stack_chk_fail@plt>
   35270:	ldr	r0, [pc, #64]	; 352b8 <fputs@plt+0x309a4>
   35274:	movw	r2, #4879	; 0x130f
   35278:	ldr	r1, [pc, #60]	; 352bc <fputs@plt+0x309a8>
   3527c:	ldr	r3, [pc, #60]	; 352c0 <fputs@plt+0x309ac>
   35280:	add	r0, pc, r0
   35284:	add	r1, pc, r1
   35288:	add	r3, pc, r3
   3528c:	bl	5ac34 <fputs@plt+0x56320>
   35290:	ldr	r0, [pc, #44]	; 352c4 <fputs@plt+0x309b0>
   35294:	movw	r2, #4878	; 0x130e
   35298:	ldr	r1, [pc, #40]	; 352c8 <fputs@plt+0x309b4>
   3529c:	ldr	r3, [pc, #40]	; 352cc <fputs@plt+0x309b8>
   352a0:	add	r0, pc, r0
   352a4:	add	r1, pc, r1
   352a8:	add	r3, pc, r3
   352ac:	bl	5ac34 <fputs@plt+0x56320>
   352b0:	ldrdeq	r6, [r5], -r0
   352b4:	andeq	r0, r0, r0, lsr r4
   352b8:	ldrdeq	r7, [r3], -r0
   352bc:	andeq	r7, r3, ip, asr r7
   352c0:	andeq	r8, r3, ip, lsr r0
   352c4:	andeq	sp, r2, r4, asr ip
   352c8:	andeq	r7, r3, ip, lsr r7
   352cc:	andeq	r8, r3, ip, lsl r0
   352d0:	push	{r4, lr}
   352d4:	subs	r4, r0, #0
   352d8:	bne	352e8 <fputs@plt+0x309d4>
   352dc:	b	35310 <fputs@plt+0x309fc>
   352e0:	mov	r0, r4
   352e4:	bl	34dac <fputs@plt+0x30498>
   352e8:	ldr	r3, [r4, #400]	; 0x190
   352ec:	cmp	r3, #0
   352f0:	bne	352e0 <fputs@plt+0x309cc>
   352f4:	ldr	r0, [r4, #396]	; 0x18c
   352f8:	bl	4140 <free@plt>
   352fc:	mov	r3, #0
   35300:	str	r3, [r4, #396]	; 0x18c
   35304:	str	r3, [r4, #404]	; 0x194
   35308:	str	r3, [r4, #344]	; 0x158
   3530c:	pop	{r4, pc}
   35310:	ldr	r0, [pc, #24]	; 35330 <fputs@plt+0x30a1c>
   35314:	mov	r2, #134	; 0x86
   35318:	ldr	r1, [pc, #20]	; 35334 <fputs@plt+0x30a20>
   3531c:	ldr	r3, [pc, #20]	; 35338 <fputs@plt+0x30a24>
   35320:	add	r0, pc, r0
   35324:	add	r1, pc, r1
   35328:	add	r3, pc, r3
   3532c:	bl	5ac34 <fputs@plt+0x56320>
   35330:	ldrdeq	sp, [r2], -r4
   35334:			; <UNDEFINED> instruction: 0x000376bc
   35338:	andeq	r8, r3, r0, rrx
   3533c:	push	{r4, r5, r6, r7, lr}
   35340:	subs	r5, r0, #0
   35344:	sub	sp, sp, #12
   35348:	beq	35584 <fputs@plt+0x30c70>
   3534c:	ldrb	r3, [r5, #240]	; 0xf0
   35350:	tst	r3, #8
   35354:	bne	354d4 <fputs@plt+0x30bc0>
   35358:	ldr	r3, [r5, #316]	; 0x13c
   3535c:	add	r7, r5, #272	; 0x110
   35360:	cmp	r3, #0
   35364:	movne	r4, r7
   35368:	bne	353c4 <fputs@plt+0x30ab0>
   3536c:	b	3542c <fputs@plt+0x30b18>
   35370:	ldrd	r2, [r4, #24]
   35374:	orrs	r0, r2, r3
   35378:	bne	35564 <fputs@plt+0x30c50>
   3537c:	ldmib	r4, {r2, r3}
   35380:	cmp	r2, r3
   35384:	bne	35544 <fputs@plt+0x30c30>
   35388:	ldr	ip, [r4, #20]
   3538c:	ldr	r0, [r5, #4]
   35390:	ldr	r3, [r4, #16]
   35394:	str	ip, [sp]
   35398:	bl	33840 <fputs@plt+0x2ef2c>
   3539c:	cmp	r7, r4
   353a0:	beq	353ac <fputs@plt+0x30a98>
   353a4:	mov	r0, r4
   353a8:	bl	4140 <free@plt>
   353ac:	ldr	r3, [r5, #316]	; 0x13c
   353b0:	sub	r3, r3, #1
   353b4:	str	r3, [r5, #316]	; 0x13c
   353b8:	cmp	r3, #0
   353bc:	beq	3542c <fputs@plt+0x30b18>
   353c0:	mov	r4, r6
   353c4:	ldr	r1, [r4, #32]
   353c8:	ldr	r6, [r4]
   353cc:	cmp	r1, #0
   353d0:	ldrb	r3, [r4, #36]	; 0x24
   353d4:	blt	35410 <fputs@plt+0x30afc>
   353d8:	tst	r3, #4
   353dc:	beq	35370 <fputs@plt+0x30a5c>
   353e0:	ldr	r3, [r4, #16]
   353e4:	cmp	r3, #0
   353e8:	beq	35404 <fputs@plt+0x30af0>
   353ec:	mov	r1, r3
   353f0:	ldr	r0, [r4, #8]
   353f4:	bl	46ec <munmap@plt>
   353f8:	cmp	r0, #0
   353fc:	bne	35524 <fputs@plt+0x30c10>
   35400:	ldr	r1, [r4, #32]
   35404:	mov	r0, r1
   35408:	bl	4ec84 <fputs@plt+0x4a370>
   3540c:	b	3539c <fputs@plt+0x30a88>
   35410:	tst	r3, #2
   35414:	bne	354c4 <fputs@plt+0x30bb0>
   35418:	tst	r3, #1
   3541c:	beq	3539c <fputs@plt+0x30a88>
   35420:	ldr	r0, [r4, #4]
   35424:	bl	4140 <free@plt>
   35428:	b	3539c <fputs@plt+0x30a88>
   3542c:	ldrb	r2, [r5, #240]	; 0xf0
   35430:	mov	r3, #0
   35434:	str	r3, [r5, #312]	; 0x138
   35438:	tst	r2, #64	; 0x40
   3543c:	str	r3, [r5, #324]	; 0x144
   35440:	str	r3, [r5, #328]	; 0x148
   35444:	bne	35504 <fputs@plt+0x30bf0>
   35448:	tst	r2, #16
   3544c:	bne	354f8 <fputs@plt+0x30be4>
   35450:	ldr	r0, [r5, #4]
   35454:	bl	284ac <fputs@plt+0x23b98>
   35458:	ldrb	r3, [r5, #240]	; 0xf0
   3545c:	tst	r3, #32
   35460:	bne	354e0 <fputs@plt+0x30bcc>
   35464:	ldr	r0, [r5, #408]	; 0x198
   35468:	add	r3, r5, #412	; 0x19c
   3546c:	cmp	r0, r3
   35470:	beq	35478 <fputs@plt+0x30b64>
   35474:	bl	4140 <free@plt>
   35478:	ldr	r0, [r5, #508]	; 0x1fc
   3547c:	cmp	r0, #0
   35480:	beq	35490 <fputs@plt+0x30b7c>
   35484:	bl	4140 <free@plt>
   35488:	mov	r3, #0
   3548c:	str	r3, [r5, #508]	; 0x1fc
   35490:	mov	r0, r5
   35494:	bl	352d0 <fputs@plt+0x309bc>
   35498:	ldr	r3, [r5, #400]	; 0x190
   3549c:	cmp	r3, #0
   354a0:	bne	355a4 <fputs@plt+0x30c90>
   354a4:	mov	r0, r5
   354a8:	bl	34dac <fputs@plt+0x30498>
   354ac:	add	r0, r5, #48	; 0x30
   354b0:	bl	3f3e8 <fputs@plt+0x3aad4>
   354b4:	mov	r0, r5
   354b8:	add	sp, sp, #12
   354bc:	pop	{r4, r5, r6, r7, lr}
   354c0:	b	4140 <free@plt>
   354c4:	ldr	r0, [r4, #8]
   354c8:	ldr	r1, [r4, #16]
   354cc:	bl	46ec <munmap@plt>
   354d0:	b	3539c <fputs@plt+0x30a88>
   354d4:	ldr	r0, [r5, #244]	; 0xf4
   354d8:	bl	4140 <free@plt>
   354dc:	b	35358 <fputs@plt+0x30a44>
   354e0:	ldr	r0, [r5, #336]	; 0x150
   354e4:	ldr	r1, [r5, #332]	; 0x14c
   354e8:	bl	4ecec <fputs@plt+0x4a3d8>
   354ec:	ldr	r0, [r5, #336]	; 0x150
   354f0:	bl	4140 <free@plt>
   354f4:	b	35464 <fputs@plt+0x30b50>
   354f8:	ldr	r0, [r5, #432]	; 0x1b0
   354fc:	bl	4140 <free@plt>
   35500:	b	35450 <fputs@plt+0x30b3c>
   35504:	ldr	r0, [r5, #4]
   35508:	ldr	r2, [r5, #432]	; 0x1b0
   3550c:	ldr	r3, [r0, #420]	; 0x1a4
   35510:	rsb	r2, r3, r2
   35514:	asr	r3, r2, #31
   35518:	bl	31a80 <fputs@plt+0x2d16c>
   3551c:	ldrb	r2, [r5, #240]	; 0xf0
   35520:	b	35448 <fputs@plt+0x30b34>
   35524:	ldr	r0, [pc, #152]	; 355c4 <fputs@plt+0x30cb0>
   35528:	mov	r2, #74	; 0x4a
   3552c:	ldr	r1, [pc, #148]	; 355c8 <fputs@plt+0x30cb4>
   35530:	ldr	r3, [pc, #148]	; 355cc <fputs@plt+0x30cb8>
   35534:	add	r0, pc, r0
   35538:	add	r1, pc, r1
   3553c:	add	r3, pc, r3
   35540:	bl	5ac34 <fputs@plt+0x56320>
   35544:	ldr	r0, [pc, #132]	; 355d0 <fputs@plt+0x30cbc>
   35548:	mov	r2, #70	; 0x46
   3554c:	ldr	r1, [pc, #128]	; 355d4 <fputs@plt+0x30cc0>
   35550:	ldr	r3, [pc, #128]	; 355d8 <fputs@plt+0x30cc4>
   35554:	add	r0, pc, r0
   35558:	add	r1, pc, r1
   3555c:	add	r3, pc, r3
   35560:	bl	5ac34 <fputs@plt+0x56320>
   35564:	ldr	r0, [pc, #112]	; 355dc <fputs@plt+0x30cc8>
   35568:	mov	r2, #69	; 0x45
   3556c:	ldr	r1, [pc, #108]	; 355e0 <fputs@plt+0x30ccc>
   35570:	ldr	r3, [pc, #108]	; 355e4 <fputs@plt+0x30cd0>
   35574:	add	r0, pc, r0
   35578:	add	r1, pc, r1
   3557c:	add	r3, pc, r3
   35580:	bl	5ac34 <fputs@plt+0x56320>
   35584:	ldr	r0, [pc, #92]	; 355e8 <fputs@plt+0x30cd4>
   35588:	mov	r2, #147	; 0x93
   3558c:	ldr	r1, [pc, #88]	; 355ec <fputs@plt+0x30cd8>
   35590:	ldr	r3, [pc, #88]	; 355f0 <fputs@plt+0x30cdc>
   35594:	add	r0, pc, r0
   35598:	add	r1, pc, r1
   3559c:	add	r3, pc, r3
   355a0:	bl	5ac34 <fputs@plt+0x56320>
   355a4:	ldr	r0, [pc, #72]	; 355f4 <fputs@plt+0x30ce0>
   355a8:	mov	r2, #176	; 0xb0
   355ac:	ldr	r1, [pc, #68]	; 355f8 <fputs@plt+0x30ce4>
   355b0:	ldr	r3, [pc, #68]	; 355fc <fputs@plt+0x30ce8>
   355b4:	add	r0, pc, r0
   355b8:	add	r1, pc, r1
   355bc:	add	r3, pc, r3
   355c0:	bl	5ac34 <fputs@plt+0x56320>
   355c4:	andeq	r7, r3, r8, asr r5
   355c8:	andeq	r7, r3, r8, lsr #9
   355cc:	andeq	r7, r3, r8, asr r3
   355d0:	andeq	r7, r3, r8, lsl r5
   355d4:	andeq	r7, r3, r8, lsl #9
   355d8:	andeq	r7, r3, r8, lsr r3
   355dc:	andeq	r7, r3, r0, ror #9
   355e0:	andeq	r7, r3, r8, ror #8
   355e4:	andeq	r7, r3, r8, lsl r3
   355e8:	andeq	sp, r2, r0, ror #18
   355ec:	andeq	r7, r3, r8, asr #8
   355f0:	andeq	r6, r3, r0, lsr #30
   355f4:	andeq	r7, r3, r4, lsl #10
   355f8:	andeq	r7, r3, r8, lsr #8
   355fc:	andeq	r6, r3, r0, lsl #30
   35600:	subs	r1, r0, #0
   35604:	push	{r3, r4, r5, lr}
   35608:	mov	r4, r2
   3560c:	mov	r5, r3
   35610:	beq	356bc <fputs@plt+0x30da8>
   35614:	cmp	r5, #0
   35618:	cmpeq	r4, #255	; 0xff
   3561c:	bhi	356ac <fputs@plt+0x30d98>
   35620:	ldr	r3, [r1, #244]	; 0xf4
   35624:	mov	r1, #8
   35628:	ldrb	r3, [r3, #3]
   3562c:	cmp	r3, #2
   35630:	beq	35674 <fputs@plt+0x30d60>
   35634:	mov	r3, #0
   35638:	mov	r2, r1
   3563c:	bl	34484 <fputs@plt+0x2fb70>
   35640:	subs	r3, r0, #0
   35644:	beq	356b4 <fputs@plt+0x30da0>
   35648:	ldr	r1, [sp, #16]
   3564c:	mov	r2, #0
   35650:	mov	r0, r2
   35654:	strb	r2, [r3, #3]
   35658:	strb	r4, [r3]
   3565c:	mov	r2, #117	; 0x75
   35660:	str	r1, [r3, #4]
   35664:	mov	r1, #1
   35668:	strb	r2, [r3, #2]
   3566c:	strb	r1, [r3, #1]
   35670:	pop	{r3, r4, r5, pc}
   35674:	mov	r3, #1
   35678:	mov	r2, #14
   3567c:	bl	34484 <fputs@plt+0x2fb70>
   35680:	subs	r3, r0, #0
   35684:	beq	356b4 <fputs@plt+0x30da0>
   35688:	ldr	r1, [sp, #16]
   3568c:	mov	r2, #0
   35690:	mov	r0, r2
   35694:	strb	r2, [r3, #12]
   35698:	strd	r4, [r3]
   3569c:	mov	r2, #117	; 0x75
   356a0:	str	r1, [r3, #8]
   356a4:	strb	r2, [r3, #13]
   356a8:	pop	{r3, r4, r5, pc}
   356ac:	mvn	r0, #21
   356b0:	pop	{r3, r4, r5, pc}
   356b4:	mvn	r0, #11
   356b8:	pop	{r3, r4, r5, pc}
   356bc:	ldr	r0, [pc, #24]	; 356dc <fputs@plt+0x30dc8>
   356c0:	movw	r2, #361	; 0x169
   356c4:	ldr	r1, [pc, #20]	; 356e0 <fputs@plt+0x30dcc>
   356c8:	ldr	r3, [pc, #20]	; 356e4 <fputs@plt+0x30dd0>
   356cc:	add	r0, pc, r0
   356d0:	add	r1, pc, r1
   356d4:	add	r3, pc, r3
   356d8:	bl	5ac34 <fputs@plt+0x56320>
   356dc:	andeq	sp, r2, r8, lsr #16
   356e0:	andeq	r7, r3, r0, lsl r3
   356e4:	andeq	r6, r3, r8, lsr #29
   356e8:	push	{r3, r4, r5, lr}
   356ec:	subs	r3, r0, #0
   356f0:	mov	r5, r1
   356f4:	beq	35778 <fputs@plt+0x30e64>
   356f8:	ldr	r3, [r3, #244]	; 0xf4
   356fc:	ldrb	r3, [r3, #3]
   35700:	cmp	r3, #2
   35704:	bne	35758 <fputs@plt+0x30e44>
   35708:	bl	34d18 <fputs@plt+0x30404>
   3570c:	mov	r4, r0
   35710:	ldrb	r0, [r0, #1]
   35714:	ands	r0, r0, #1
   35718:	popeq	{r3, r4, r5, pc}
   3571c:	ldr	r2, [r4, #36]	; 0x24
   35720:	mov	r3, #4
   35724:	add	r1, r4, #40	; 0x28
   35728:	add	r0, r4, #32
   3572c:	add	r2, r2, #1
   35730:	bl	52ca4 <fputs@plt+0x4e390>
   35734:	cmp	r0, #0
   35738:	ldrne	r3, [r4, #36]	; 0x24
   3573c:	movne	r0, #0
   35740:	ldrne	r2, [r4, #32]
   35744:	mvneq	r0, #11
   35748:	addne	r1, r3, #1
   3574c:	strne	r1, [r4, #36]	; 0x24
   35750:	strne	r5, [r2, r3, lsl #2]
   35754:	pop	{r3, r4, r5, pc}
   35758:	ldr	r0, [pc, #56]	; 35798 <fputs@plt+0x30e84>
   3575c:	movw	r2, #1330	; 0x532
   35760:	ldr	r1, [pc, #52]	; 3579c <fputs@plt+0x30e88>
   35764:	ldr	r3, [pc, #52]	; 357a0 <fputs@plt+0x30e8c>
   35768:	add	r0, pc, r0
   3576c:	add	r1, pc, r1
   35770:	add	r3, pc, r3
   35774:	bl	5ac34 <fputs@plt+0x56320>
   35778:	ldr	r0, [pc, #36]	; 357a4 <fputs@plt+0x30e90>
   3577c:	movw	r2, #1329	; 0x531
   35780:	ldr	r1, [pc, #32]	; 357a8 <fputs@plt+0x30e94>
   35784:	ldr	r3, [pc, #32]	; 357ac <fputs@plt+0x30e98>
   35788:	add	r0, pc, r0
   3578c:	add	r1, pc, r1
   35790:	add	r3, pc, r3
   35794:	bl	5ac34 <fputs@plt+0x56320>
   35798:	andeq	r7, r3, r8, ror #6
   3579c:	andeq	r7, r3, r4, ror r2
   357a0:	andeq	r7, r3, r4, lsr sl
   357a4:	andeq	sp, r2, ip, ror #14
   357a8:	andeq	r7, r3, r4, asr r2
   357ac:	andeq	r7, r3, r4, lsl sl
   357b0:	ldr	r3, [pc, #784]	; 35ac8 <fputs@plt+0x311b4>
   357b4:	cmp	r0, #0
   357b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   357bc:	add	fp, sp, #32
   357c0:	ldr	ip, [pc, #772]	; 35acc <fputs@plt+0x311b8>
   357c4:	sub	sp, sp, #20
   357c8:	add	r3, pc, r3
   357cc:	mov	r4, r1
   357d0:	mov	r6, r2
   357d4:	ldr	r5, [r3, ip]
   357d8:	ldr	r3, [r5]
   357dc:	str	r3, [fp, #-40]	; 0xffffffd8
   357e0:	beq	35a28 <fputs@plt+0x31114>
   357e4:	cmp	r1, #0
   357e8:	beq	35a68 <fputs@plt+0x31154>
   357ec:	cmp	r2, #0
   357f0:	beq	35a48 <fputs@plt+0x31134>
   357f4:	ldr	r3, [r0, #244]	; 0xf4
   357f8:	ldrb	r3, [r3, #3]
   357fc:	cmp	r3, #2
   35800:	movne	r0, #0
   35804:	beq	35820 <fputs@plt+0x30f0c>
   35808:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3580c:	ldr	r3, [r5]
   35810:	cmp	r2, r3
   35814:	bne	35a24 <fputs@plt+0x31110>
   35818:	sub	sp, fp, #32
   3581c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35820:	ldrb	r3, [r1]
   35824:	cmp	r3, #97	; 0x61
   35828:	beq	35894 <fputs@plt+0x30f80>
   3582c:	cmp	r3, #114	; 0x72
   35830:	cmpne	r3, #0
   35834:	bne	35864 <fputs@plt+0x30f50>
   35838:	ldr	r2, [r4, #44]	; 0x2c
   3583c:	ldr	r3, [r4, #36]	; 0x24
   35840:	add	r2, r2, #1
   35844:	cmp	r2, r3
   35848:	bcc	358ec <fputs@plt+0x30fd8>
   3584c:	ldr	r2, [r4, #24]
   35850:	mov	r3, #0
   35854:	str	r2, [r6]
   35858:	mov	r0, r3
   3585c:	str	r3, [r4, #48]	; 0x30
   35860:	b	35808 <fputs@plt+0x30ef4>
   35864:	cmp	r3, #101	; 0x65
   35868:	beq	35838 <fputs@plt+0x30f24>
   3586c:	cmp	r3, #118	; 0x76
   35870:	beq	3584c <fputs@plt+0x30f38>
   35874:	ldr	r0, [pc, #596]	; 35ad0 <fputs@plt+0x311bc>
   35878:	movw	r2, #3284	; 0xcd4
   3587c:	ldr	r1, [pc, #592]	; 35ad4 <fputs@plt+0x311c0>
   35880:	ldr	r3, [pc, #592]	; 35ad8 <fputs@plt+0x311c4>
   35884:	add	r0, pc, r0
   35888:	add	r1, pc, r1
   3588c:	add	r3, pc, r3
   35890:	bl	5aef4 <fputs@plt+0x565e0>
   35894:	ldr	r8, [r1, #12]
   35898:	mov	r0, r8
   3589c:	bl	45668 <fputs@plt+0x40d54>
   358a0:	subs	r7, r0, #0
   358a4:	blt	359c8 <fputs@plt+0x310b4>
   358a8:	ldr	r8, [r4, #24]
   358ac:	mov	r1, r7
   358b0:	ldr	r9, [r4, #20]
   358b4:	ldr	sl, [r4, #44]	; 0x2c
   358b8:	rsb	r0, r9, r8
   358bc:	bl	618f8 <fputs@plt+0x5cfe4>
   358c0:	add	sl, sl, #1
   358c4:	cmp	sl, r0
   358c8:	bcs	359c0 <fputs@plt+0x310ac>
   358cc:	mla	r9, sl, r7, r9
   358d0:	str	r9, [r6]
   358d4:	ldr	r3, [r4, #44]	; 0x2c
   358d8:	str	r7, [r4, #48]	; 0x30
   358dc:	add	r3, r3, #1
   358e0:	str	r3, [r4, #44]	; 0x2c
   358e4:	mov	r0, #0
   358e8:	b	35808 <fputs@plt+0x30ef4>
   358ec:	ldr	r0, [r4, #12]
   358f0:	sub	r1, fp, #48	; 0x30
   358f4:	ldr	r3, [r4, #4]
   358f8:	add	r0, r0, r3
   358fc:	bl	40dd8 <fputs@plt+0x3c4c4>
   35900:	cmp	r0, #0
   35904:	blt	35808 <fputs@plt+0x30ef4>
   35908:	ldr	r2, [fp, #-48]	; 0xffffffd0
   3590c:	sub	r1, fp, #44	; 0x2c
   35910:	ldr	r3, [r4, #4]
   35914:	ldr	r0, [r4, #12]
   35918:	add	r3, r2, r3
   3591c:	add	r0, r0, r3
   35920:	bl	40dd8 <fputs@plt+0x3c4c4>
   35924:	cmp	r0, #0
   35928:	blt	35808 <fputs@plt+0x30ef4>
   3592c:	ldr	r7, [fp, #-44]	; 0xffffffd4
   35930:	mov	r9, sp
   35934:	ldr	r2, [fp, #-48]	; 0xffffffd0
   35938:	mov	r8, #0
   3593c:	add	r0, r7, #8
   35940:	ldr	r3, [r4, #4]
   35944:	bic	r0, r0, #7
   35948:	ldr	r1, [r4, #12]
   3594c:	sub	sp, sp, r0
   35950:	add	r3, r2, r3
   35954:	add	r1, r1, r3
   35958:	mov	r2, r7
   3595c:	mov	r0, sp
   35960:	bl	42f0 <memcpy@plt>
   35964:	strb	r8, [sp, r7]
   35968:	mov	r0, sp
   3596c:	bl	45388 <fputs@plt+0x40a74>
   35970:	mov	sp, r9
   35974:	subs	r2, r0, #0
   35978:	ble	35a88 <fputs@plt+0x31174>
   3597c:	ldr	ip, [r4, #44]	; 0x2c
   35980:	rsb	r3, r2, #0
   35984:	ldr	r1, [r4, #32]
   35988:	mov	r0, r8
   3598c:	ldr	r1, [r1, ip, lsl #2]
   35990:	sub	r1, r1, #1
   35994:	add	r2, r1, r2
   35998:	and	r3, r3, r2
   3599c:	str	r3, [r6]
   359a0:	ldr	r2, [r4, #44]	; 0x2c
   359a4:	ldr	r1, [r4, #32]
   359a8:	add	r2, r2, #1
   359ac:	ldr	r1, [r1, r2, lsl #2]
   359b0:	str	r2, [r4, #44]	; 0x2c
   359b4:	rsb	r3, r3, r1
   359b8:	str	r3, [r4, #48]	; 0x30
   359bc:	b	35808 <fputs@plt+0x30ef4>
   359c0:	mov	r2, r8
   359c4:	b	35850 <fputs@plt+0x30f3c>
   359c8:	ldr	r7, [r4, #44]	; 0x2c
   359cc:	ldr	r3, [r4, #36]	; 0x24
   359d0:	add	r2, r7, #1
   359d4:	cmp	r2, r3
   359d8:	bcs	3584c <fputs@plt+0x30f38>
   359dc:	mov	r0, r8
   359e0:	bl	45388 <fputs@plt+0x40a74>
   359e4:	cmp	r0, #0
   359e8:	ble	35aa8 <fputs@plt+0x31194>
   359ec:	ldr	r3, [r4, #32]
   359f0:	rsb	r2, r0, #0
   359f4:	ldr	r3, [r3, r7, lsl #2]
   359f8:	sub	r3, r3, #1
   359fc:	add	r0, r3, r0
   35a00:	and	r2, r2, r0
   35a04:	str	r2, [r6]
   35a08:	ldr	r3, [r4, #44]	; 0x2c
   35a0c:	ldr	r1, [r4, #32]
   35a10:	add	r3, r3, #1
   35a14:	ldr	r1, [r1, r3, lsl #2]
   35a18:	rsb	r2, r2, r1
   35a1c:	str	r2, [r4, #48]	; 0x30
   35a20:	b	358e0 <fputs@plt+0x30fcc>
   35a24:	bl	453c <__stack_chk_fail@plt>
   35a28:	ldr	r0, [pc, #172]	; 35adc <fputs@plt+0x311c8>
   35a2c:	movw	r2, #3213	; 0xc8d
   35a30:	ldr	r1, [pc, #168]	; 35ae0 <fputs@plt+0x311cc>
   35a34:	ldr	r3, [pc, #168]	; 35ae4 <fputs@plt+0x311d0>
   35a38:	add	r0, pc, r0
   35a3c:	add	r1, pc, r1
   35a40:	add	r3, pc, r3
   35a44:	bl	5ac34 <fputs@plt+0x56320>
   35a48:	ldr	r0, [pc, #152]	; 35ae8 <fputs@plt+0x311d4>
   35a4c:	movw	r2, #3215	; 0xc8f
   35a50:	ldr	r1, [pc, #148]	; 35aec <fputs@plt+0x311d8>
   35a54:	ldr	r3, [pc, #148]	; 35af0 <fputs@plt+0x311dc>
   35a58:	add	r0, pc, r0
   35a5c:	add	r1, pc, r1
   35a60:	add	r3, pc, r3
   35a64:	bl	5ac34 <fputs@plt+0x56320>
   35a68:	ldr	r0, [pc, #132]	; 35af4 <fputs@plt+0x311e0>
   35a6c:	movw	r2, #3214	; 0xc8e
   35a70:	ldr	r1, [pc, #128]	; 35af8 <fputs@plt+0x311e4>
   35a74:	ldr	r3, [pc, #128]	; 35afc <fputs@plt+0x311e8>
   35a78:	add	r0, pc, r0
   35a7c:	add	r1, pc, r1
   35a80:	add	r3, pc, r3
   35a84:	bl	5ac34 <fputs@plt+0x56320>
   35a88:	ldr	r0, [pc, #112]	; 35b00 <fputs@plt+0x311ec>
   35a8c:	movw	r2, #3274	; 0xcca
   35a90:	ldr	r1, [pc, #108]	; 35b04 <fputs@plt+0x311f0>
   35a94:	ldr	r3, [pc, #108]	; 35b08 <fputs@plt+0x311f4>
   35a98:	add	r0, pc, r0
   35a9c:	add	r1, pc, r1
   35aa0:	add	r3, pc, r3
   35aa4:	bl	5ac34 <fputs@plt+0x56320>
   35aa8:	ldr	r0, [pc, #92]	; 35b0c <fputs@plt+0x311f8>
   35aac:	movw	r2, #3233	; 0xca1
   35ab0:	ldr	r1, [pc, #88]	; 35b10 <fputs@plt+0x311fc>
   35ab4:	ldr	r3, [pc, #88]	; 35b14 <fputs@plt+0x31200>
   35ab8:	add	r0, pc, r0
   35abc:	add	r1, pc, r1
   35ac0:	add	r3, pc, r3
   35ac4:	bl	5ac34 <fputs@plt+0x56320>
   35ac8:	andeq	r6, r5, r8, asr #7
   35acc:	andeq	r0, r0, r0, lsr r4
   35ad0:	andeq	r7, r3, r8, ror r2
   35ad4:	andeq	r7, r3, r8, asr r1
   35ad8:	andeq	r7, r3, r0, lsr #2
   35adc:			; <UNDEFINED> instruction: 0x0002d4bc
   35ae0:	andeq	r6, r3, r4, lsr #31
   35ae4:	andeq	r6, r3, ip, ror #30
   35ae8:	ldrdeq	r6, [r3], -r4
   35aec:	andeq	r6, r3, r4, lsl #31
   35af0:	andeq	r6, r3, ip, asr #30
   35af4:	muleq	r3, r0, lr
   35af8:	andeq	r6, r3, r4, ror #30
   35afc:	andeq	r6, r3, ip, lsr #30
   35b00:	andeq	r7, r3, r4, asr r0
   35b04:	andeq	r6, r3, r4, asr #30
   35b08:	andeq	r6, r3, ip, lsl #30
   35b0c:	andeq	r7, r3, r4, lsr r0
   35b10:	andeq	r6, r3, r4, lsr #30
   35b14:	andeq	r6, r3, ip, ror #29
   35b18:	push	{r4, lr}
   35b1c:	mov	r4, r0
   35b20:	bl	34ce0 <fputs@plt+0x303cc>
   35b24:	cmp	r0, #0
   35b28:	popeq	{r4, pc}
   35b2c:	mov	r0, r4
   35b30:	mov	r1, #1
   35b34:	pop	{r4, lr}
   35b38:	b	40eb0 <fputs@plt+0x3c59c>
   35b3c:	ldr	ip, [pc, #320]	; 35c84 <fputs@plt+0x31370>
   35b40:	push	{r4, r5, r6, r7, r8, r9, lr}
   35b44:	add	ip, pc, ip
   35b48:	ldr	r4, [pc, #312]	; 35c88 <fputs@plt+0x31374>
   35b4c:	mov	r8, r3
   35b50:	sub	sp, sp, #20
   35b54:	subs	r6, r0, #0
   35b58:	mov	r7, r2
   35b5c:	mov	r5, r1
   35b60:	ldr	r4, [ip, r4]
   35b64:	ldr	r3, [r4]
   35b68:	str	r3, [sp, #12]
   35b6c:	beq	35c64 <fputs@plt+0x31350>
   35b70:	cmp	r1, #0
   35b74:	beq	35c44 <fputs@plt+0x31330>
   35b78:	ldr	r3, [r6, #244]	; 0xf4
   35b7c:	ldrb	r3, [r3, #3]
   35b80:	cmp	r3, #2
   35b84:	beq	35c0c <fputs@plt+0x312f8>
   35b88:	mov	r2, #1
   35b8c:	add	r9, sp, #8
   35b90:	mov	r3, r2
   35b94:	str	r9, [sp]
   35b98:	bl	34edc <fputs@plt+0x305c8>
   35b9c:	cmp	r0, #0
   35ba0:	blt	35bf4 <fputs@plt+0x312e0>
   35ba4:	ldr	r3, [sp, #8]
   35ba8:	mov	r2, #1
   35bac:	mov	r0, r6
   35bb0:	mov	r1, r5
   35bb4:	ldrb	r7, [r3]
   35bb8:	str	r9, [sp]
   35bbc:	add	r3, r7, r2
   35bc0:	bl	34edc <fputs@plt+0x305c8>
   35bc4:	cmp	r0, #0
   35bc8:	blt	35bf4 <fputs@plt+0x312e0>
   35bcc:	mov	r1, r7
   35bd0:	ldr	r0, [sp, #8]
   35bd4:	bl	35b18 <fputs@plt+0x31204>
   35bd8:	cmp	r0, #0
   35bdc:	beq	35c38 <fputs@plt+0x31324>
   35be0:	cmp	r8, #0
   35be4:	ldrne	r3, [sp, #8]
   35be8:	movne	r0, #0
   35bec:	moveq	r0, r8
   35bf0:	strne	r3, [r8]
   35bf4:	ldr	r2, [sp, #12]
   35bf8:	ldr	r3, [r4]
   35bfc:	cmp	r2, r3
   35c00:	bne	35c40 <fputs@plt+0x3132c>
   35c04:	add	sp, sp, #20
   35c08:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35c0c:	cmp	r2, #0
   35c10:	beq	35c38 <fputs@plt+0x31324>
   35c14:	add	r3, sp, #8
   35c18:	mov	r2, #1
   35c1c:	str	r3, [sp]
   35c20:	mov	r3, r7
   35c24:	bl	34edc <fputs@plt+0x305c8>
   35c28:	cmp	r0, #0
   35c2c:	subge	r7, r7, #1
   35c30:	bge	35bcc <fputs@plt+0x312b8>
   35c34:	b	35bf4 <fputs@plt+0x312e0>
   35c38:	mvn	r0, #73	; 0x49
   35c3c:	b	35bf4 <fputs@plt+0x312e0>
   35c40:	bl	453c <__stack_chk_fail@plt>
   35c44:	ldr	r0, [pc, #64]	; 35c8c <fputs@plt+0x31378>
   35c48:	movw	r2, #4985	; 0x1379
   35c4c:	ldr	r1, [pc, #60]	; 35c90 <fputs@plt+0x3137c>
   35c50:	ldr	r3, [pc, #60]	; 35c94 <fputs@plt+0x31380>
   35c54:	add	r0, pc, r0
   35c58:	add	r1, pc, r1
   35c5c:	add	r3, pc, r3
   35c60:	bl	5ac34 <fputs@plt+0x56320>
   35c64:	ldr	r0, [pc, #44]	; 35c98 <fputs@plt+0x31384>
   35c68:	movw	r2, #4984	; 0x1378
   35c6c:	ldr	r1, [pc, #40]	; 35c9c <fputs@plt+0x31388>
   35c70:	ldr	r3, [pc, #40]	; 35ca0 <fputs@plt+0x3138c>
   35c74:	add	r0, pc, r0
   35c78:	add	r1, pc, r1
   35c7c:	add	r3, pc, r3
   35c80:	bl	5ac34 <fputs@plt+0x56320>
   35c84:	andeq	r6, r5, ip, asr #32
   35c88:	andeq	r0, r0, r0, lsr r4
   35c8c:	strdeq	r6, [r3], -ip
   35c90:	andeq	r6, r3, r8, lsl #27
   35c94:	andeq	r6, r3, r4, ror #26
   35c98:	andeq	sp, r2, r0, lsl #5
   35c9c:	andeq	r6, r3, r8, ror #26
   35ca0:	andeq	r6, r3, r4, asr #26
   35ca4:	push	{r4, lr}
   35ca8:	mov	r4, r0
   35cac:	bl	34ce0 <fputs@plt+0x303cc>
   35cb0:	cmp	r0, #0
   35cb4:	popeq	{r4, pc}
   35cb8:	mov	r0, r4
   35cbc:	bl	5ba40 <fputs@plt+0x5712c>
   35cc0:	adds	r0, r0, #0
   35cc4:	movne	r0, #1
   35cc8:	pop	{r4, pc}
   35ccc:	push	{r4, r5, r6, r7, r8, r9, lr}
   35cd0:	mov	r4, r2
   35cd4:	ldr	r5, [pc, #364]	; 35e48 <fputs@plt+0x31534>
   35cd8:	sub	sp, sp, #28
   35cdc:	ldr	ip, [pc, #360]	; 35e4c <fputs@plt+0x31538>
   35ce0:	subs	r6, r0, #0
   35ce4:	add	r5, pc, r5
   35ce8:	mov	r7, r1
   35cec:	mov	r9, r3
   35cf0:	ldr	r8, [sp, #56]	; 0x38
   35cf4:	mov	r2, r5
   35cf8:	ldr	r5, [r5, ip]
   35cfc:	ldr	r2, [r5]
   35d00:	str	r2, [sp, #20]
   35d04:	beq	35e28 <fputs@plt+0x31514>
   35d08:	cmp	r4, #0
   35d0c:	beq	35e08 <fputs@plt+0x314f4>
   35d10:	ldr	r2, [r6, #244]	; 0xf4
   35d14:	ldrb	r2, [r2, #3]
   35d18:	cmp	r2, #2
   35d1c:	beq	35dbc <fputs@plt+0x314a8>
   35d20:	mov	r1, r4
   35d24:	mov	r2, #4
   35d28:	add	r3, sp, #12
   35d2c:	bl	351b0 <fputs@plt+0x3089c>
   35d30:	cmp	r0, #0
   35d34:	blt	35da4 <fputs@plt+0x31490>
   35d38:	ldr	r3, [sp, #12]
   35d3c:	add	r2, sp, #16
   35d40:	mov	r0, r6
   35d44:	str	r2, [sp]
   35d48:	mov	r1, r4
   35d4c:	add	r3, r3, #1
   35d50:	mov	r2, #1
   35d54:	bl	34edc <fputs@plt+0x305c8>
   35d58:	cmp	r0, #0
   35d5c:	blt	35da4 <fputs@plt+0x31490>
   35d60:	ldr	r1, [sp, #12]
   35d64:	cmp	r7, #0
   35d68:	beq	35dec <fputs@plt+0x314d8>
   35d6c:	ldr	r4, [sp, #16]
   35d70:	mov	r0, r4
   35d74:	bl	34ce0 <fputs@plt+0x303cc>
   35d78:	cmp	r0, #0
   35d7c:	beq	35dfc <fputs@plt+0x314e8>
   35d80:	mov	r0, r4
   35d84:	blx	r7
   35d88:	cmp	r0, #0
   35d8c:	beq	35dfc <fputs@plt+0x314e8>
   35d90:	cmp	r8, #0
   35d94:	moveq	r0, r8
   35d98:	ldrne	r3, [sp, #16]
   35d9c:	movne	r0, #0
   35da0:	strne	r3, [r8]
   35da4:	ldr	r2, [sp, #20]
   35da8:	ldr	r3, [r5]
   35dac:	cmp	r2, r3
   35db0:	bne	35e04 <fputs@plt+0x314f0>
   35db4:	add	sp, sp, #28
   35db8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35dbc:	cmp	r3, #0
   35dc0:	beq	35dfc <fputs@plt+0x314e8>
   35dc4:	add	ip, sp, #16
   35dc8:	mov	r1, r4
   35dcc:	mov	r2, #1
   35dd0:	str	ip, [sp]
   35dd4:	bl	34edc <fputs@plt+0x305c8>
   35dd8:	cmp	r0, #0
   35ddc:	blt	35da4 <fputs@plt+0x31490>
   35de0:	sub	r1, r9, #1
   35de4:	str	r1, [sp, #12]
   35de8:	b	35d64 <fputs@plt+0x31450>
   35dec:	ldr	r0, [sp, #16]
   35df0:	bl	35ca4 <fputs@plt+0x31390>
   35df4:	cmp	r0, #0
   35df8:	bne	35d90 <fputs@plt+0x3147c>
   35dfc:	mvn	r0, #73	; 0x49
   35e00:	b	35da4 <fputs@plt+0x31490>
   35e04:	bl	453c <__stack_chk_fail@plt>
   35e08:	ldr	r0, [pc, #64]	; 35e50 <fputs@plt+0x3153c>
   35e0c:	movw	r2, #4935	; 0x1347
   35e10:	ldr	r1, [pc, #60]	; 35e54 <fputs@plt+0x31540>
   35e14:	ldr	r3, [pc, #60]	; 35e58 <fputs@plt+0x31544>
   35e18:	add	r0, pc, r0
   35e1c:	add	r1, pc, r1
   35e20:	add	r3, pc, r3
   35e24:	bl	5ac34 <fputs@plt+0x56320>
   35e28:	ldr	r0, [pc, #44]	; 35e5c <fputs@plt+0x31548>
   35e2c:	movw	r2, #4934	; 0x1346
   35e30:	ldr	r1, [pc, #40]	; 35e60 <fputs@plt+0x3154c>
   35e34:	ldr	r3, [pc, #40]	; 35e64 <fputs@plt+0x31550>
   35e38:	add	r0, pc, r0
   35e3c:	add	r1, pc, r1
   35e40:	add	r3, pc, r3
   35e44:	bl	5ac34 <fputs@plt+0x56320>
   35e48:	andeq	r5, r5, ip, lsr #29
   35e4c:	andeq	r0, r0, r0, lsr r4
   35e50:	andeq	r6, r3, r8, lsr ip
   35e54:	andeq	r6, r3, r4, asr #23
   35e58:	andeq	r6, r3, r0, lsl #18
   35e5c:	strheq	sp, [r2], -ip
   35e60:	andeq	r6, r3, r4, lsr #23
   35e64:	andeq	r6, r3, r0, ror #17
   35e68:	ldr	ip, [pc, #1176]	; 36308 <fputs@plt+0x319f4>
   35e6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35e70:	subs	r7, r0, #0
   35e74:	add	fp, sp, #32
   35e78:	ldr	r0, [pc, #1164]	; 3630c <fputs@plt+0x319f8>
   35e7c:	sub	sp, sp, #52	; 0x34
   35e80:	add	ip, pc, ip
   35e84:	str	ip, [fp, #-64]	; 0xffffffc0
   35e88:	mov	r4, r3
   35e8c:	mov	r5, r1
   35e90:	ldr	r0, [ip, r0]
   35e94:	mov	r6, r2
   35e98:	ldr	r3, [r0]
   35e9c:	str	r0, [fp, #-68]	; 0xffffffbc
   35ea0:	str	r3, [fp, #-40]	; 0xffffffd8
   35ea4:	beq	362a8 <fputs@plt+0x31994>
   35ea8:	cmp	r1, #0
   35eac:	beq	36288 <fputs@plt+0x31974>
   35eb0:	cmp	r4, #0
   35eb4:	beq	36268 <fputs@plt+0x31954>
   35eb8:	ldr	r3, [r7, #244]	; 0xf4
   35ebc:	ldrb	r3, [r3, #3]
   35ec0:	cmp	r3, #2
   35ec4:	beq	362c8 <fputs@plt+0x319b4>
   35ec8:	ldr	r8, [r1]
   35ecc:	sub	ip, fp, #52	; 0x34
   35ed0:	str	ip, [fp, #-60]	; 0xffffffc4
   35ed4:	sub	ip, fp, #44	; 0x2c
   35ed8:	str	ip, [fp, #-56]	; 0xffffffc8
   35edc:	sub	ip, fp, #48	; 0x30
   35ee0:	str	ip, [fp, #-72]	; 0xffffffb8
   35ee4:	cmn	r6, #1
   35ee8:	beq	35efc <fputs@plt+0x315e8>
   35eec:	ldr	r3, [r5]
   35ef0:	rsb	r3, r8, r3
   35ef4:	cmp	r6, r3
   35ef8:	bls	35fa0 <fputs@plt+0x3168c>
   35efc:	ldr	sl, [r4]
   35f00:	ldrb	r9, [sl]
   35f04:	cmp	r9, #0
   35f08:	beq	361f8 <fputs@plt+0x318e4>
   35f0c:	cmp	r9, #115	; 0x73
   35f10:	beq	3605c <fputs@plt+0x31748>
   35f14:	cmp	r9, #111	; 0x6f
   35f18:	beq	36080 <fputs@plt+0x3176c>
   35f1c:	cmp	r9, #103	; 0x67
   35f20:	beq	360ac <fputs@plt+0x31798>
   35f24:	mov	r0, r9
   35f28:	bl	40f98 <fputs@plt+0x3c684>
   35f2c:	subs	r3, r0, #0
   35f30:	beq	35fc0 <fputs@plt+0x316ac>
   35f34:	mov	r0, r9
   35f38:	bl	41010 <fputs@plt+0x3c6fc>
   35f3c:	mov	sl, r0
   35f40:	mov	r0, r9
   35f44:	bl	4103c <fputs@plt+0x3c728>
   35f48:	cmp	sl, #0
   35f4c:	cmpgt	r0, #0
   35f50:	mov	r3, r0
   35f54:	movgt	r2, #0
   35f58:	movle	r2, #1
   35f5c:	ble	36248 <fputs@plt+0x31934>
   35f60:	str	r2, [sp]
   35f64:	mov	r0, r7
   35f68:	mov	r2, sl
   35f6c:	mov	r1, r5
   35f70:	bl	34edc <fputs@plt+0x305c8>
   35f74:	cmp	r0, #0
   35f78:	blt	35fa4 <fputs@plt+0x31690>
   35f7c:	ldr	r3, [r4]
   35f80:	cmn	r6, #1
   35f84:	add	r3, r3, #1
   35f88:	str	r3, [r4]
   35f8c:	beq	35efc <fputs@plt+0x315e8>
   35f90:	ldr	r3, [r5]
   35f94:	rsb	r3, r8, r3
   35f98:	cmp	r6, r3
   35f9c:	bhi	35efc <fputs@plt+0x315e8>
   35fa0:	mov	r0, #0
   35fa4:	ldr	ip, [fp, #-68]	; 0xffffffbc
   35fa8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   35fac:	ldr	r3, [ip]
   35fb0:	cmp	r2, r3
   35fb4:	bne	36224 <fputs@plt+0x31910>
   35fb8:	sub	sp, fp, #32
   35fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35fc0:	cmp	r9, #97	; 0x61
   35fc4:	beq	360cc <fputs@plt+0x317b8>
   35fc8:	cmp	r9, #118	; 0x76
   35fcc:	beq	361bc <fputs@plt+0x318a8>
   35fd0:	cmp	r9, #114	; 0x72
   35fd4:	cmpne	r9, #101	; 0x65
   35fd8:	bne	36200 <fputs@plt+0x318ec>
   35fdc:	mov	r0, sl
   35fe0:	sub	r1, fp, #52	; 0x34
   35fe4:	bl	40dd8 <fputs@plt+0x3c4c4>
   35fe8:	cmp	r0, #0
   35fec:	blt	35fa4 <fputs@plt+0x31690>
   35ff0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   35ff4:	cmp	r2, #1
   35ff8:	bls	36228 <fputs@plt+0x31914>
   35ffc:	add	r3, r2, #6
   36000:	mov	sl, sp
   36004:	bic	r3, r3, #7
   36008:	ldr	r1, [r4]
   3600c:	sub	sp, sp, r3
   36010:	sub	r2, r2, #1
   36014:	add	r9, sp, #8
   36018:	add	r1, r1, #1
   3601c:	mov	r0, r9
   36020:	bl	3f3c <strncpy@plt>
   36024:	mov	r0, r7
   36028:	mov	r1, r5
   3602c:	mvn	r2, #0
   36030:	sub	r3, fp, #44	; 0x2c
   36034:	str	r9, [fp, #-44]	; 0xffffffd4
   36038:	bl	35e68 <fputs@plt+0x31554>
   3603c:	cmp	r0, #0
   36040:	blt	36208 <fputs@plt+0x318f4>
   36044:	ldr	r2, [r4]
   36048:	mov	sp, sl
   3604c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   36050:	add	r3, r2, r3
   36054:	str	r3, [r4]
   36058:	b	35ee4 <fputs@plt+0x315d0>
   3605c:	mov	r1, #0
   36060:	mov	r0, r7
   36064:	str	r1, [sp]
   36068:	mov	r3, r1
   3606c:	mov	r2, r5
   36070:	bl	35ccc <fputs@plt+0x313b8>
   36074:	cmp	r0, #0
   36078:	bge	35f7c <fputs@plt+0x31668>
   3607c:	b	35fa4 <fputs@plt+0x31690>
   36080:	ldr	ip, [fp, #-64]	; 0xffffffc0
   36084:	mov	r3, #0
   36088:	ldr	r1, [pc, #640]	; 36310 <fputs@plt+0x319fc>
   3608c:	mov	r0, r7
   36090:	mov	r2, r5
   36094:	ldr	r1, [ip, r1]
   36098:	str	r3, [sp]
   3609c:	bl	35ccc <fputs@plt+0x313b8>
   360a0:	cmp	r0, #0
   360a4:	bge	35f7c <fputs@plt+0x31668>
   360a8:	b	35fa4 <fputs@plt+0x31690>
   360ac:	mov	r2, #0
   360b0:	mov	r0, r7
   360b4:	mov	r3, r2
   360b8:	mov	r1, r5
   360bc:	bl	35b3c <fputs@plt+0x31228>
   360c0:	cmp	r0, #0
   360c4:	bge	35f7c <fputs@plt+0x31668>
   360c8:	b	35fa4 <fputs@plt+0x31690>
   360cc:	add	r0, sl, #1
   360d0:	sub	r1, fp, #52	; 0x34
   360d4:	str	r3, [fp, #-76]	; 0xffffffb4
   360d8:	bl	40dd8 <fputs@plt+0x3c4c4>
   360dc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   360e0:	cmp	r0, #0
   360e4:	blt	35fa4 <fputs@plt+0x31690>
   360e8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   360ec:	cmp	r2, #0
   360f0:	beq	362e8 <fputs@plt+0x319d4>
   360f4:	add	r0, r2, #6
   360f8:	mov	r9, sp
   360fc:	bic	r0, r0, #7
   36100:	ldr	r1, [r4]
   36104:	sub	sp, sp, r0
   36108:	sub	r2, r2, #1
   3610c:	add	sl, sp, #8
   36110:	add	r1, r1, #1
   36114:	str	r3, [fp, #-76]	; 0xffffffb4
   36118:	mov	r0, sl
   3611c:	bl	3f3c <strncpy@plt>
   36120:	ldrb	r0, [sp, #8]
   36124:	str	sl, [fp, #-48]	; 0xffffffd0
   36128:	bl	41010 <fputs@plt+0x3c6fc>
   3612c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   36130:	subs	sl, r0, #0
   36134:	blt	3621c <fputs@plt+0x31908>
   36138:	mov	r2, r3
   3613c:	mov	r0, r7
   36140:	mov	r1, r5
   36144:	sub	r3, fp, #44	; 0x2c
   36148:	bl	351b0 <fputs@plt+0x3089c>
   3614c:	cmp	r0, #0
   36150:	blt	36214 <fputs@plt+0x31900>
   36154:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36158:	cmp	r3, #67108864	; 0x4000000
   3615c:	bhi	36210 <fputs@plt+0x318fc>
   36160:	mov	r1, #0
   36164:	mov	r2, sl
   36168:	str	r1, [sp]
   3616c:	mov	r0, r7
   36170:	mov	r1, r5
   36174:	mov	r3, #0
   36178:	bl	34edc <fputs@plt+0x305c8>
   3617c:	cmp	r0, #0
   36180:	blt	36214 <fputs@plt+0x31900>
   36184:	mov	r0, r7
   36188:	mov	r1, r5
   3618c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   36190:	sub	r3, fp, #48	; 0x30
   36194:	bl	35e68 <fputs@plt+0x31554>
   36198:	cmp	r0, #0
   3619c:	blt	36214 <fputs@plt+0x31900>
   361a0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   361a4:	mov	sp, r9
   361a8:	ldr	r2, [r4]
   361ac:	add	r3, r3, #1
   361b0:	add	r3, r2, r3
   361b4:	str	r3, [r4]
   361b8:	b	35ee4 <fputs@plt+0x315d0>
   361bc:	mov	r2, r3
   361c0:	mov	r0, r7
   361c4:	mov	r1, r5
   361c8:	sub	r3, fp, #44	; 0x2c
   361cc:	bl	35b3c <fputs@plt+0x31228>
   361d0:	cmp	r0, #0
   361d4:	blt	35fa4 <fputs@plt+0x31690>
   361d8:	mov	r0, r7
   361dc:	mov	r1, r5
   361e0:	mvn	r2, #0
   361e4:	sub	r3, fp, #44	; 0x2c
   361e8:	bl	35e68 <fputs@plt+0x31554>
   361ec:	cmp	r0, #0
   361f0:	bge	35f7c <fputs@plt+0x31668>
   361f4:	b	35fa4 <fputs@plt+0x31690>
   361f8:	mov	r0, r9
   361fc:	b	35fa4 <fputs@plt+0x31690>
   36200:	mvn	r0, #21
   36204:	b	35fa4 <fputs@plt+0x31690>
   36208:	mov	sp, sl
   3620c:	b	35fa4 <fputs@plt+0x31690>
   36210:	mvn	r0, #73	; 0x49
   36214:	mov	sp, r9
   36218:	b	35fa4 <fputs@plt+0x31690>
   3621c:	mov	r0, sl
   36220:	b	36214 <fputs@plt+0x31900>
   36224:	bl	453c <__stack_chk_fail@plt>
   36228:	ldr	r0, [pc, #228]	; 36314 <fputs@plt+0x31a00>
   3622c:	movw	r2, #5138	; 0x1412
   36230:	ldr	r1, [pc, #224]	; 36318 <fputs@plt+0x31a04>
   36234:	ldr	r3, [pc, #224]	; 3631c <fputs@plt+0x31a08>
   36238:	add	r0, pc, r0
   3623c:	add	r1, pc, r1
   36240:	add	r3, pc, r3
   36244:	bl	5ac34 <fputs@plt+0x56320>
   36248:	ldr	r0, [pc, #208]	; 36320 <fputs@plt+0x31a0c>
   3624c:	movw	r2, #5074	; 0x13d2
   36250:	ldr	r1, [pc, #204]	; 36324 <fputs@plt+0x31a10>
   36254:	ldr	r3, [pc, #204]	; 36328 <fputs@plt+0x31a14>
   36258:	add	r0, pc, r0
   3625c:	add	r1, pc, r1
   36260:	add	r3, pc, r3
   36264:	bl	5ac34 <fputs@plt+0x56320>
   36268:	ldr	r0, [pc, #188]	; 3632c <fputs@plt+0x31a18>
   3626c:	movw	r2, #5028	; 0x13a4
   36270:	ldr	r1, [pc, #184]	; 36330 <fputs@plt+0x31a1c>
   36274:	ldr	r3, [pc, #184]	; 36334 <fputs@plt+0x31a20>
   36278:	add	r0, pc, r0
   3627c:	add	r1, pc, r1
   36280:	add	r3, pc, r3
   36284:	bl	5ac34 <fputs@plt+0x56320>
   36288:	ldr	r0, [pc, #168]	; 36338 <fputs@plt+0x31a24>
   3628c:	movw	r2, #5027	; 0x13a3
   36290:	ldr	r1, [pc, #164]	; 3633c <fputs@plt+0x31a28>
   36294:	ldr	r3, [pc, #164]	; 36340 <fputs@plt+0x31a2c>
   36298:	add	r0, pc, r0
   3629c:	add	r1, pc, r1
   362a0:	add	r3, pc, r3
   362a4:	bl	5ac34 <fputs@plt+0x56320>
   362a8:	ldr	r0, [pc, #148]	; 36344 <fputs@plt+0x31a30>
   362ac:	movw	r2, #5026	; 0x13a2
   362b0:	ldr	r1, [pc, #144]	; 36348 <fputs@plt+0x31a34>
   362b4:	ldr	r3, [pc, #144]	; 3634c <fputs@plt+0x31a38>
   362b8:	add	r0, pc, r0
   362bc:	add	r1, pc, r1
   362c0:	add	r3, pc, r3
   362c4:	bl	5ac34 <fputs@plt+0x56320>
   362c8:	ldr	r0, [pc, #128]	; 36350 <fputs@plt+0x31a3c>
   362cc:	movw	r2, #5029	; 0x13a5
   362d0:	ldr	r1, [pc, #124]	; 36354 <fputs@plt+0x31a40>
   362d4:	ldr	r3, [pc, #124]	; 36358 <fputs@plt+0x31a44>
   362d8:	add	r0, pc, r0
   362dc:	add	r1, pc, r1
   362e0:	add	r3, pc, r3
   362e4:	bl	5ac34 <fputs@plt+0x56320>
   362e8:	ldr	r0, [pc, #108]	; 3635c <fputs@plt+0x31a48>
   362ec:	movw	r2, #5088	; 0x13e0
   362f0:	ldr	r1, [pc, #104]	; 36360 <fputs@plt+0x31a4c>
   362f4:	ldr	r3, [pc, #104]	; 36364 <fputs@plt+0x31a50>
   362f8:	add	r0, pc, r0
   362fc:	add	r1, pc, r1
   36300:	add	r3, pc, r3
   36304:	bl	5ac34 <fputs@plt+0x56320>
   36308:	andeq	r5, r5, r0, lsl sp
   3630c:	andeq	r0, r0, r0, lsr r4
   36310:	andeq	r0, r0, r0, lsr #8
   36314:	andeq	r6, r3, r0, lsr #18
   36318:	andeq	r6, r3, r4, lsr #15
   3631c:	strheq	r7, [r3], -ip
   36320:	andeq	r6, r3, r4, ror #17
   36324:	andeq	r6, r3, r4, lsl #15
   36328:	muleq	r3, ip, r0
   3632c:	muleq	r3, ip, r8
   36330:	andeq	r6, r3, r4, ror #14
   36334:	andeq	r7, r3, ip, ror r0
   36338:			; <UNDEFINED> instruction: 0x000367b8
   3633c:	andeq	r6, r3, r4, asr #14
   36340:	andeq	r7, r3, ip, asr r0
   36344:	andeq	ip, r2, ip, lsr ip
   36348:	andeq	r6, r3, r4, lsr #14
   3634c:	andeq	r7, r3, ip, lsr r0
   36350:	andeq	r6, r3, r8, asr #16
   36354:	andeq	r6, r3, r4, lsl #14
   36358:	andeq	r7, r3, ip, lsl r0
   3635c:	andeq	r6, r3, r8, asr r8
   36360:	andeq	r6, r3, r4, ror #13
   36364:	strdeq	r6, [r3], -ip
   36368:	push	{r4, r5, r6, lr}
   3636c:	subs	r4, r0, #0
   36370:	ldr	r5, [sp, #16]
   36374:	beq	36448 <fputs@plt+0x31b34>
   36378:	cmp	r2, #0
   3637c:	beq	36428 <fputs@plt+0x31b14>
   36380:	cmp	r3, #0
   36384:	beq	36408 <fputs@plt+0x31af4>
   36388:	cmp	r5, #0
   3638c:	beq	363e8 <fputs@plt+0x31ad4>
   36390:	ldr	ip, [r1]
   36394:	cmp	ip, #0
   36398:	beq	363e0 <fputs@plt+0x31acc>
   3639c:	sub	r6, ip, #1
   363a0:	str	r6, [r1]
   363a4:	mov	r0, #1
   363a8:	add	r6, r6, r6, lsl #1
   363ac:	ldr	ip, [r4, r6, lsl #2]
   363b0:	str	ip, [r2]
   363b4:	ldr	r2, [r1]
   363b8:	add	r2, r2, r2, lsl #1
   363bc:	add	r2, r4, r2, lsl #2
   363c0:	ldr	r2, [r2, #4]
   363c4:	str	r2, [r3]
   363c8:	ldr	r3, [r1]
   363cc:	add	r3, r3, r3, lsl #1
   363d0:	add	r4, r4, r3, lsl #2
   363d4:	ldr	r3, [r4, #8]
   363d8:	str	r3, [r5]
   363dc:	pop	{r4, r5, r6, pc}
   363e0:	mov	r0, ip
   363e4:	pop	{r4, r5, r6, pc}
   363e8:	ldr	r0, [pc, #120]	; 36468 <fputs@plt+0x31b54>
   363ec:	movw	r2, #2345	; 0x929
   363f0:	ldr	r1, [pc, #116]	; 3646c <fputs@plt+0x31b58>
   363f4:	ldr	r3, [pc, #116]	; 36470 <fputs@plt+0x31b5c>
   363f8:	add	r0, pc, r0
   363fc:	add	r1, pc, r1
   36400:	add	r3, pc, r3
   36404:	bl	5ac34 <fputs@plt+0x56320>
   36408:	ldr	r0, [pc, #100]	; 36474 <fputs@plt+0x31b60>
   3640c:	movw	r2, #2344	; 0x928
   36410:	ldr	r1, [pc, #96]	; 36478 <fputs@plt+0x31b64>
   36414:	ldr	r3, [pc, #96]	; 3647c <fputs@plt+0x31b68>
   36418:	add	r0, pc, r0
   3641c:	add	r1, pc, r1
   36420:	add	r3, pc, r3
   36424:	bl	5ac34 <fputs@plt+0x56320>
   36428:	ldr	r0, [pc, #80]	; 36480 <fputs@plt+0x31b6c>
   3642c:	movw	r2, #2343	; 0x927
   36430:	ldr	r1, [pc, #76]	; 36484 <fputs@plt+0x31b70>
   36434:	ldr	r3, [pc, #76]	; 36488 <fputs@plt+0x31b74>
   36438:	add	r0, pc, r0
   3643c:	add	r1, pc, r1
   36440:	add	r3, pc, r3
   36444:	bl	5ac34 <fputs@plt+0x56320>
   36448:	ldr	r0, [pc, #60]	; 3648c <fputs@plt+0x31b78>
   3644c:	movw	r2, #2341	; 0x925
   36450:	ldr	r1, [pc, #56]	; 36490 <fputs@plt+0x31b7c>
   36454:	ldr	r3, [pc, #56]	; 36494 <fputs@plt+0x31b80>
   36458:	add	r0, pc, r0
   3645c:	add	r1, pc, r1
   36460:	add	r3, pc, r3
   36464:	bl	5ac34 <fputs@plt+0x56320>
   36468:	andeq	r6, r3, r4, lsl #15
   3646c:	andeq	r6, r3, r4, ror #11
   36470:	andeq	r6, r3, ip, asr lr
   36474:	andeq	r6, r3, r8, asr r7
   36478:	andeq	r6, r3, r4, asr #11
   3647c:	andeq	r6, r3, ip, lsr lr
   36480:	andeq	r6, r3, r0, lsr r7
   36484:	andeq	r6, r3, r4, lsr #11
   36488:	andeq	r6, r3, ip, lsl lr
   3648c:	andeq	r6, r3, r8, lsl #14
   36490:	andeq	r6, r3, r4, lsl #11
   36494:	strdeq	r6, [r3], -ip
   36498:	push	{r4, lr}
   3649c:	subs	r4, r0, #0
   364a0:	beq	364f8 <fputs@plt+0x31be4>
   364a4:	ldr	ip, [r1]
   364a8:	cmp	ip, #127	; 0x7f
   364ac:	bhi	364f0 <fputs@plt+0x31bdc>
   364b0:	add	ip, ip, ip, lsl #1
   364b4:	mov	r0, #0
   364b8:	str	r2, [r4, ip, lsl #2]
   364bc:	ldr	r2, [r1]
   364c0:	add	r2, r2, r2, lsl #1
   364c4:	add	r2, r4, r2, lsl #2
   364c8:	str	r3, [r2, #4]
   364cc:	ldr	r3, [r1]
   364d0:	add	r3, r3, r3, lsl #1
   364d4:	add	r4, r4, r3, lsl #2
   364d8:	ldr	r3, [sp, #8]
   364dc:	str	r3, [r4, #8]
   364e0:	ldr	r3, [r1]
   364e4:	add	r3, r3, #1
   364e8:	str	r3, [r1]
   364ec:	pop	{r4, pc}
   364f0:	mvn	r0, #21
   364f4:	pop	{r4, pc}
   364f8:	ldr	r0, [pc, #24]	; 36518 <fputs@plt+0x31c04>
   364fc:	movw	r2, #2326	; 0x916
   36500:	ldr	r1, [pc, #20]	; 3651c <fputs@plt+0x31c08>
   36504:	ldr	r3, [pc, #20]	; 36520 <fputs@plt+0x31c0c>
   36508:	add	r0, pc, r0
   3650c:	add	r1, pc, r1
   36510:	add	r3, pc, r3
   36514:	bl	5ac34 <fputs@plt+0x56320>
   36518:	andeq	r6, r3, r8, asr r6
   3651c:	ldrdeq	r6, [r3], -r4
   36520:	andeq	r6, r3, r4, lsr #8
   36524:	subs	r1, r0, #0
   36528:	push	{r4, r5, lr}
   3652c:	mov	r4, r2
   36530:	sub	sp, sp, #12
   36534:	mov	r5, r3
   36538:	beq	365bc <fputs@plt+0x31ca8>
   3653c:	ldr	r3, [r1, #244]	; 0xf4
   36540:	ldrb	r3, [r3, #3]
   36544:	cmp	r3, #2
   36548:	beq	36580 <fputs@plt+0x31c6c>
   3654c:	mvn	r2, #0
   36550:	mov	r3, #0
   36554:	cmp	r5, r3
   36558:	cmpeq	r4, r2
   3655c:	bhi	36578 <fputs@plt+0x31c64>
   36560:	str	r4, [sp]
   36564:	mov	r2, #5
   36568:	mov	r3, #0
   3656c:	bl	35600 <fputs@plt+0x30cec>
   36570:	add	sp, sp, #12
   36574:	pop	{r4, r5, pc}
   36578:	mvn	r0, #94	; 0x5e
   3657c:	b	36570 <fputs@plt+0x31c5c>
   36580:	mov	r2, #18
   36584:	mov	r3, #1
   36588:	mov	r1, #8
   3658c:	bl	34484 <fputs@plt+0x2fb70>
   36590:	subs	r1, r0, #0
   36594:	strdne	r4, [r1, #8]
   36598:	movne	r0, #0
   3659c:	movne	r2, #5
   365a0:	movne	r3, #0
   365a4:	movne	ip, #116	; 0x74
   365a8:	strbne	r0, [r1, #16]
   365ac:	mvneq	r0, #11
   365b0:	strdne	r2, [r1]
   365b4:	strbne	ip, [r1, #17]
   365b8:	b	36570 <fputs@plt+0x31c5c>
   365bc:	ldr	r0, [pc, #24]	; 365dc <fputs@plt+0x31cc8>
   365c0:	movw	r2, #437	; 0x1b5
   365c4:	ldr	r1, [pc, #20]	; 365e0 <fputs@plt+0x31ccc>
   365c8:	ldr	r3, [pc, #20]	; 365e4 <fputs@plt+0x31cd0>
   365cc:	add	r0, pc, r0
   365d0:	add	r1, pc, r1
   365d4:	add	r3, pc, r3
   365d8:	bl	5ac34 <fputs@plt+0x56320>
   365dc:	andeq	ip, r2, r8, lsr #18
   365e0:	andeq	r6, r3, r0, lsl r4
   365e4:	muleq	r3, ip, r3
   365e8:	push	{r4, r5, r6, r7, r8, lr}
   365ec:	subs	r7, r0, #0
   365f0:	sub	sp, sp, #16
   365f4:	mov	r8, r2
   365f8:	beq	367bc <fputs@plt+0x31ea8>
   365fc:	ldrb	r3, [r7, #240]	; 0xf0
   36600:	tst	r3, #1
   36604:	beq	36794 <fputs@plt+0x31e80>
   36608:	ldr	r3, [r7, #244]	; 0xf4
   3660c:	ldrb	r3, [r3, #1]
   36610:	cmp	r3, #1
   36614:	bne	3676c <fputs@plt+0x31e58>
   36618:	ldr	r0, [r7, #4]
   3661c:	ldr	r3, [r0, #4]
   36620:	cmp	r3, #0
   36624:	beq	36744 <fputs@plt+0x31e30>
   36628:	cmp	r2, #0
   3662c:	beq	367e4 <fputs@plt+0x31ed0>
   36630:	bl	35004 <fputs@plt+0x306f0>
   36634:	subs	r6, r0, #0
   36638:	beq	3673c <fputs@plt+0x31e28>
   3663c:	ldr	r3, [r6, #244]	; 0xf4
   36640:	ldrb	r2, [r3, #2]
   36644:	orr	r2, r2, #1
   36648:	strb	r2, [r3, #2]
   3664c:	ldr	r3, [r7, #244]	; 0xf4
   36650:	ldrb	r2, [r3, #3]
   36654:	cmp	r2, #2
   36658:	ldrb	r2, [r3]
   3665c:	beq	36710 <fputs@plt+0x31dfc>
   36660:	cmp	r2, #108	; 0x6c
   36664:	ldr	r4, [r3, #8]
   36668:	ldreq	r4, [r3, #8]
   3666c:	revne	r4, r4
   36670:	mov	r5, #0
   36674:	orrs	r3, r4, r5
   36678:	strd	r4, [r6, #8]
   3667c:	beq	36734 <fputs@plt+0x31e20>
   36680:	mov	r2, r4
   36684:	mov	r3, r5
   36688:	mov	r0, r6
   3668c:	bl	36524 <fputs@plt+0x31c10>
   36690:	subs	r4, r0, #0
   36694:	blt	366fc <fputs@plt+0x31de8>
   36698:	ldr	r3, [r7, #32]
   3669c:	cmp	r3, #0
   366a0:	beq	366d0 <fputs@plt+0x31dbc>
   366a4:	str	r3, [sp, #4]
   366a8:	mov	r2, #115	; 0x73
   366ac:	add	r3, r6, #28
   366b0:	str	r2, [sp]
   366b4:	str	r3, [sp, #8]
   366b8:	mov	r0, r6
   366bc:	mov	r2, #6
   366c0:	mov	r3, #0
   366c4:	bl	347f0 <fputs@plt+0x2fedc>
   366c8:	subs	r4, r0, #0
   366cc:	blt	366fc <fputs@plt+0x31de8>
   366d0:	ldr	r2, [r7, #244]	; 0xf4
   366d4:	mov	r0, #0
   366d8:	ldrb	r3, [r6, #240]	; 0xf0
   366dc:	ldrb	r2, [r2, #2]
   366e0:	bfi	r3, r2, #1, #1
   366e4:	strb	r3, [r6, #240]	; 0xf0
   366e8:	ldr	r3, [r7, #440]	; 0x1b8
   366ec:	str	r3, [r6, #440]	; 0x1b8
   366f0:	str	r6, [r8]
   366f4:	add	sp, sp, #16
   366f8:	pop	{r4, r5, r6, r7, r8, pc}
   366fc:	mov	r0, r6
   36700:	bl	3533c <fputs@plt+0x30a28>
   36704:	mov	r0, r4
   36708:	add	sp, sp, #16
   3670c:	pop	{r4, r5, r6, r7, r8, pc}
   36710:	cmp	r2, #108	; 0x6c
   36714:	ldr	r1, [r3, #8]
   36718:	ldr	r2, [r3, #12]
   3671c:	revne	r4, r2
   36720:	revne	r5, r1
   36724:	bne	36674 <fputs@plt+0x31d60>
   36728:	ldr	r4, [r3, #8]
   3672c:	ldr	r5, [r3, #12]
   36730:	b	36674 <fputs@plt+0x31d60>
   36734:	mvn	r0, #94	; 0x5e
   36738:	b	366f4 <fputs@plt+0x31de0>
   3673c:	mvn	r0, #11
   36740:	b	366f4 <fputs@plt+0x31de0>
   36744:	ldr	r0, [pc, #192]	; 3680c <fputs@plt+0x31ef8>
   36748:	movw	r2, #761	; 0x2f9
   3674c:	ldr	r1, [pc, #188]	; 36810 <fputs@plt+0x31efc>
   36750:	ldr	r3, [pc, #188]	; 36814 <fputs@plt+0x31f00>
   36754:	add	r0, pc, r0
   36758:	add	r1, pc, r1
   3675c:	add	r3, pc, r3
   36760:	bl	5af4c <fputs@plt+0x56638>
   36764:	mvn	r0, #106	; 0x6a
   36768:	b	366f4 <fputs@plt+0x31de0>
   3676c:	ldr	r0, [pc, #164]	; 36818 <fputs@plt+0x31f04>
   36770:	mov	r2, #760	; 0x2f8
   36774:	ldr	r1, [pc, #160]	; 3681c <fputs@plt+0x31f08>
   36778:	ldr	r3, [pc, #160]	; 36820 <fputs@plt+0x31f0c>
   3677c:	add	r0, pc, r0
   36780:	add	r1, pc, r1
   36784:	add	r3, pc, r3
   36788:	bl	5af4c <fputs@plt+0x56638>
   3678c:	mvn	r0, #21
   36790:	b	366f4 <fputs@plt+0x31de0>
   36794:	ldr	r0, [pc, #136]	; 36824 <fputs@plt+0x31f10>
   36798:	movw	r2, #759	; 0x2f7
   3679c:	ldr	r1, [pc, #132]	; 36828 <fputs@plt+0x31f14>
   367a0:	ldr	r3, [pc, #132]	; 3682c <fputs@plt+0x31f18>
   367a4:	add	r0, pc, r0
   367a8:	add	r1, pc, r1
   367ac:	add	r3, pc, r3
   367b0:	bl	5af4c <fputs@plt+0x56638>
   367b4:	mvn	r0, #0
   367b8:	b	366f4 <fputs@plt+0x31de0>
   367bc:	ldr	r0, [pc, #108]	; 36830 <fputs@plt+0x31f1c>
   367c0:	movw	r2, #758	; 0x2f6
   367c4:	ldr	r1, [pc, #104]	; 36834 <fputs@plt+0x31f20>
   367c8:	ldr	r3, [pc, #104]	; 36838 <fputs@plt+0x31f24>
   367cc:	add	r0, pc, r0
   367d0:	add	r1, pc, r1
   367d4:	add	r3, pc, r3
   367d8:	bl	5af4c <fputs@plt+0x56638>
   367dc:	mvn	r0, #21
   367e0:	b	366f4 <fputs@plt+0x31de0>
   367e4:	ldr	r0, [pc, #80]	; 3683c <fputs@plt+0x31f28>
   367e8:	movw	r2, #762	; 0x2fa
   367ec:	ldr	r1, [pc, #76]	; 36840 <fputs@plt+0x31f2c>
   367f0:	ldr	r3, [pc, #76]	; 36844 <fputs@plt+0x31f30>
   367f4:	add	r0, pc, r0
   367f8:	add	r1, pc, r1
   367fc:	add	r3, pc, r3
   36800:	bl	5af4c <fputs@plt+0x56638>
   36804:	mvn	r0, #21
   36808:	b	366f4 <fputs@plt+0x31de0>
   3680c:	andeq	r6, r3, ip, ror r4
   36810:	andeq	r6, r3, r8, lsl #5
   36814:	andeq	r5, r3, r4, lsl #30
   36818:	andeq	r6, r3, r0, lsr #8
   3681c:	andeq	r6, r3, r0, ror #4
   36820:	ldrdeq	r5, [r3], -ip
   36824:	andeq	r6, r3, r8, ror #7
   36828:	andeq	r6, r3, r8, lsr r2
   3682c:			; <UNDEFINED> instruction: 0x00035eb4
   36830:			; <UNDEFINED> instruction: 0x000363b8
   36834:	andeq	r6, r3, r0, lsl r2
   36838:	andeq	r5, r3, ip, lsl #29
   3683c:	andeq	ip, r2, r0, lsl #14
   36840:	andeq	r6, r3, r8, ror #3
   36844:	andeq	r5, r3, r4, ror #28
   36848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3684c:	cmp	r0, #0
   36850:	sub	sp, sp, #20
   36854:	mov	sl, r1
   36858:	mov	r9, r2
   3685c:	mov	r8, r3
   36860:	str	r0, [sp, #12]
   36864:	ldr	r5, [sp, #56]	; 0x38
   36868:	ldr	r6, [sp, #60]	; 0x3c
   3686c:	ldr	r7, [sp, #72]	; 0x48
   36870:	beq	36c20 <fputs@plt+0x3230c>
   36874:	rsbs	r4, r1, #1
   36878:	movcc	r4, #0
   3687c:	cmp	r2, #0
   36880:	moveq	r4, #0
   36884:	cmp	r4, #0
   36888:	bne	36bfc <fputs@plt+0x322e8>
   3688c:	rsbs	fp, r3, #1
   36890:	movcc	fp, #0
   36894:	cmp	r5, #0
   36898:	moveq	fp, #0
   3689c:	cmp	fp, #0
   368a0:	bne	36bd4 <fputs@plt+0x322c0>
   368a4:	ldr	r1, [sp, #64]	; 0x40
   368a8:	ldr	r2, [sp, #68]	; 0x44
   368ac:	rsbs	r4, r1, #1
   368b0:	movcc	r4, #0
   368b4:	cmp	r2, #0
   368b8:	moveq	r4, #0
   368bc:	cmp	r4, #0
   368c0:	bne	36bb0 <fputs@plt+0x3229c>
   368c4:	ldr	r3, [sp, #84]	; 0x54
   368c8:	cmp	r3, #0
   368cc:	beq	36b78 <fputs@plt+0x32264>
   368d0:	cmp	r9, #15
   368d4:	bls	368f8 <fputs@plt+0x31fe4>
   368d8:	cmp	r9, r6
   368dc:	bhi	368f8 <fputs@plt+0x31fe4>
   368e0:	cmp	r5, r6
   368e4:	bhi	368f8 <fputs@plt+0x31fe4>
   368e8:	ldrb	r3, [sl, #3]
   368ec:	sub	r3, r3, #1
   368f0:	cmp	r3, #1
   368f4:	bls	36910 <fputs@plt+0x31ffc>
   368f8:	mvn	r5, #73	; 0x49
   368fc:	mov	r0, r4
   36900:	bl	4140 <free@plt>
   36904:	mov	r0, r5
   36908:	add	sp, sp, #20
   3690c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36910:	ldrb	r3, [sl, #1]
   36914:	cmp	r3, #0
   36918:	beq	36930 <fputs@plt+0x3201c>
   3691c:	ldrb	r3, [sl]
   36920:	cmp	r3, #108	; 0x6c
   36924:	beq	36938 <fputs@plt+0x32024>
   36928:	cmp	r3, #66	; 0x42
   3692c:	beq	36938 <fputs@plt+0x32024>
   36930:	mov	r4, #0
   36934:	b	368f8 <fputs@plt+0x31fe4>
   36938:	ldr	r1, [sp, #80]	; 0x50
   3693c:	ldr	r2, [sp, #76]	; 0x4c
   36940:	add	r3, r1, #3
   36944:	bic	r3, r3, #3
   36948:	cmp	r2, #0
   3694c:	add	r3, r3, #560	; 0x230
   36950:	str	r3, [sp, #4]
   36954:	moveq	r0, r3
   36958:	beq	36978 <fputs@plt+0x32064>
   3695c:	ldr	r0, [sp, #76]	; 0x4c
   36960:	bl	42a8 <strlen@plt>
   36964:	ldr	r1, [sp, #4]
   36968:	str	r0, [sp, #8]
   3696c:	add	r0, r1, #1
   36970:	ldr	r2, [sp, #8]
   36974:	add	r0, r0, r2
   36978:	mov	r1, #1
   3697c:	bl	3fcc <calloc@plt>
   36980:	subs	r4, r0, #0
   36984:	beq	36b70 <fputs@plt+0x3225c>
   36988:	ldrb	r3, [r4, #240]	; 0xf0
   3698c:	str	sl, [r4, #244]	; 0xf4
   36990:	orr	r2, r3, #1
   36994:	str	r9, [r4, #252]	; 0xfc
   36998:	mov	r3, #1
   3699c:	str	r8, [r4, #248]	; 0xf8
   369a0:	str	r5, [r4, #256]	; 0x100
   369a4:	strb	r2, [r4, #240]	; 0xf0
   369a8:	str	r3, [r4]
   369ac:	ldrb	r3, [sl, #3]
   369b0:	cmp	r3, #2
   369b4:	beq	36af8 <fputs@plt+0x321e4>
   369b8:	ldr	r3, [sl, #8]
   369bc:	cmp	r3, #0
   369c0:	beq	368f8 <fputs@plt+0x31fe4>
   369c4:	ldrb	r3, [sl]
   369c8:	ldr	r2, [sl, #12]
   369cc:	cmp	r3, #108	; 0x6c
   369d0:	ldreq	r2, [sl, #12]
   369d4:	revne	r2, r2
   369d8:	str	r2, [r4, #260]	; 0x104
   369dc:	ldrb	r1, [sl]
   369e0:	ldr	r3, [sl, #4]
   369e4:	cmp	r1, #108	; 0x6c
   369e8:	ldreq	r3, [sl, #4]
   369ec:	revne	r3, r3
   369f0:	add	r2, r2, #7
   369f4:	str	r3, [r4, #264]	; 0x108
   369f8:	bic	r2, r2, #7
   369fc:	add	r2, r2, #16
   36a00:	add	r3, r2, r3
   36a04:	cmp	r3, r6
   36a08:	bne	368f8 <fputs@plt+0x31fe4>
   36a0c:	ldr	r2, [sp, #64]	; 0x40
   36a10:	cmp	r7, #0
   36a14:	ldr	r3, [sp, #68]	; 0x44
   36a18:	str	r2, [r4, #336]	; 0x150
   36a1c:	str	r3, [r4, #332]	; 0x14c
   36a20:	beq	36a9c <fputs@plt+0x32188>
   36a24:	ldr	r3, [r7]
   36a28:	cmp	r3, #0
   36a2c:	str	r3, [r4, #104]	; 0x68
   36a30:	ldr	lr, [r7, #4]
   36a34:	str	lr, [r4, #68]	; 0x44
   36a38:	ldr	ip, [r7, #8]
   36a3c:	str	ip, [r4, #84]	; 0x54
   36a40:	ble	36a5c <fputs@plt+0x32148>
   36a44:	ldrd	r2, [r4, #56]	; 0x38
   36a48:	mov	r0, #1
   36a4c:	mov	r1, #0
   36a50:	orr	r2, r2, r0
   36a54:	orr	r3, r3, r1
   36a58:	strd	r2, [r4, #56]	; 0x38
   36a5c:	cmn	lr, #1
   36a60:	beq	36a7c <fputs@plt+0x32168>
   36a64:	ldrd	r2, [r4, #56]	; 0x38
   36a68:	mov	r0, #8
   36a6c:	mov	r1, #0
   36a70:	orr	r2, r2, r0
   36a74:	orr	r3, r3, r1
   36a78:	strd	r2, [r4, #56]	; 0x38
   36a7c:	cmn	ip, #1
   36a80:	beq	36a9c <fputs@plt+0x32188>
   36a84:	ldrd	r2, [r4, #56]	; 0x38
   36a88:	mov	r0, #128	; 0x80
   36a8c:	mov	r1, #0
   36a90:	orr	r2, r2, r0
   36a94:	orr	r3, r3, r1
   36a98:	strd	r2, [r4, #56]	; 0x38
   36a9c:	ldr	r1, [sp, #76]	; 0x4c
   36aa0:	cmp	r1, #0
   36aa4:	beq	36ad8 <fputs@plt+0x321c4>
   36aa8:	ldr	r2, [sp, #4]
   36aac:	ldr	r3, [sp, #8]
   36ab0:	add	r0, r4, r2
   36ab4:	str	r0, [r4, #168]	; 0xa8
   36ab8:	add	r2, r3, #1
   36abc:	bl	42f0 <memcpy@plt>
   36ac0:	ldrd	r2, [r4, #56]	; 0x38
   36ac4:	mov	r0, #33554432	; 0x2000000
   36ac8:	mov	r1, #0
   36acc:	orr	r2, r2, r0
   36ad0:	orr	r3, r3, r1
   36ad4:	strd	r2, [r4, #56]	; 0x38
   36ad8:	ldr	r0, [sp, #12]
   36adc:	bl	275e0 <fputs@plt+0x22ccc>
   36ae0:	ldr	r1, [sp, #84]	; 0x54
   36ae4:	str	r0, [r4, #4]
   36ae8:	str	r4, [r1]
   36aec:	mov	r4, #0
   36af0:	mov	r5, r4
   36af4:	b	368fc <fputs@plt+0x31fe8>
   36af8:	ldr	r2, [sl, #8]
   36afc:	ldr	r3, [sl, #12]
   36b00:	orrs	r1, r2, r3
   36b04:	beq	368f8 <fputs@plt+0x31fe4>
   36b08:	mov	r0, r6
   36b0c:	mov	r1, #0
   36b10:	bl	45c08 <fputs@plt+0x412f4>
   36b14:	cmp	r5, r0
   36b18:	mov	fp, r0
   36b1c:	bcc	368f8 <fputs@plt+0x31fe4>
   36b20:	rsb	r0, r0, r5
   36b24:	mov	r1, fp
   36b28:	add	r0, r8, r0
   36b2c:	bl	45c30 <fputs@plt+0x4131c>
   36b30:	add	r3, r0, #7
   36b34:	rsb	fp, fp, r6
   36b38:	bic	r3, r3, #7
   36b3c:	str	r0, [r4, #260]	; 0x104
   36b40:	cmp	r3, fp
   36b44:	bhi	368f8 <fputs@plt+0x31fe4>
   36b48:	cmp	r0, #15
   36b4c:	bls	368f8 <fputs@plt+0x31fe4>
   36b50:	sub	r3, r0, #9
   36b54:	sub	r6, r6, #16
   36b58:	bic	r3, r3, #7
   36b5c:	sub	r0, r0, #16
   36b60:	rsb	r6, r3, r6
   36b64:	str	r0, [r4, #260]	; 0x104
   36b68:	str	r6, [r4, #264]	; 0x108
   36b6c:	b	36a0c <fputs@plt+0x320f8>
   36b70:	mvn	r5, #11
   36b74:	b	368fc <fputs@plt+0x31fe8>
   36b78:	ldr	r0, [pc, #200]	; 36c48 <fputs@plt+0x32334>
   36b7c:	mov	r2, #472	; 0x1d8
   36b80:	ldr	r1, [pc, #196]	; 36c4c <fputs@plt+0x32338>
   36b84:	ldr	r3, [pc, #196]	; 36c50 <fputs@plt+0x3233c>
   36b88:	add	r0, pc, r0
   36b8c:	add	r1, pc, r1
   36b90:	add	r3, pc, r3
   36b94:	bl	5ac34 <fputs@plt+0x56320>
   36b98:	mov	r5, r0
   36b9c:	mov	r4, #0
   36ba0:	mov	r0, r4
   36ba4:	bl	4140 <free@plt>
   36ba8:	mov	r0, r5
   36bac:	bl	4818 <_Unwind_Resume@plt>
   36bb0:	ldr	r0, [pc, #156]	; 36c54 <fputs@plt+0x32340>
   36bb4:	movw	r2, #471	; 0x1d7
   36bb8:	ldr	r1, [pc, #152]	; 36c58 <fputs@plt+0x32344>
   36bbc:	ldr	r3, [pc, #152]	; 36c5c <fputs@plt+0x32348>
   36bc0:	add	r0, pc, r0
   36bc4:	add	r1, pc, r1
   36bc8:	add	r3, pc, r3
   36bcc:	bl	5ac34 <fputs@plt+0x56320>
   36bd0:	b	36b98 <fputs@plt+0x32284>
   36bd4:	ldr	r0, [pc, #132]	; 36c60 <fputs@plt+0x3234c>
   36bd8:	movw	r2, #470	; 0x1d6
   36bdc:	ldr	r1, [pc, #128]	; 36c64 <fputs@plt+0x32350>
   36be0:	ldr	r3, [pc, #128]	; 36c68 <fputs@plt+0x32354>
   36be4:	add	r0, pc, r0
   36be8:	add	r1, pc, r1
   36bec:	add	r3, pc, r3
   36bf0:	bl	5ac34 <fputs@plt+0x56320>
   36bf4:	mov	r5, r0
   36bf8:	b	36ba0 <fputs@plt+0x3228c>
   36bfc:	ldr	r0, [pc, #104]	; 36c6c <fputs@plt+0x32358>
   36c00:	movw	r2, #469	; 0x1d5
   36c04:	ldr	r1, [pc, #100]	; 36c70 <fputs@plt+0x3235c>
   36c08:	ldr	r3, [pc, #100]	; 36c74 <fputs@plt+0x32360>
   36c0c:	add	r0, pc, r0
   36c10:	add	r1, pc, r1
   36c14:	add	r3, pc, r3
   36c18:	bl	5ac34 <fputs@plt+0x56320>
   36c1c:	b	36b98 <fputs@plt+0x32284>
   36c20:	ldr	r0, [pc, #80]	; 36c78 <fputs@plt+0x32364>
   36c24:	mov	r2, #468	; 0x1d4
   36c28:	ldr	r1, [pc, #76]	; 36c7c <fputs@plt+0x32368>
   36c2c:	ldr	r3, [pc, #76]	; 36c80 <fputs@plt+0x3236c>
   36c30:	add	r0, pc, r0
   36c34:	add	r1, pc, r1
   36c38:	add	r3, pc, r3
   36c3c:	bl	5ac34 <fputs@plt+0x56320>
   36c40:	b	36b98 <fputs@plt+0x32284>
   36c44:	b	36bf4 <fputs@plt+0x322e0>
   36c48:	ldrdeq	lr, [r2], -r8
   36c4c:	andeq	r5, r3, r4, asr lr
   36c50:	andeq	r5, r3, r4, lsr sl
   36c54:	andeq	r6, r3, r8, ror r0
   36c58:	andeq	r5, r3, ip, lsl lr
   36c5c:	strdeq	r5, [r3], -ip
   36c60:	andeq	r6, r3, r0, lsr r0
   36c64:	strdeq	r5, [r3], -r8
   36c68:	ldrdeq	r5, [r3], -r8
   36c6c:	andeq	r5, r3, r4, ror #31
   36c70:	ldrdeq	r5, [r3], -r0
   36c74:			; <UNDEFINED> instruction: 0x000359b0
   36c78:	andeq	r5, r3, r8, lsl #12
   36c7c:	andeq	r5, r3, ip, lsr #27
   36c80:	andeq	r5, r3, ip, lsl #19
   36c84:	push	{r4, r5, r6, r7, r8, r9, lr}
   36c88:	subs	r4, r0, #0
   36c8c:	sub	sp, sp, #20
   36c90:	mov	r9, r1
   36c94:	mov	r7, r2
   36c98:	mov	r5, r3
   36c9c:	ldr	r6, [sp, #48]	; 0x30
   36ca0:	ldr	r8, [sp, #52]	; 0x34
   36ca4:	beq	36de4 <fputs@plt+0x324d0>
   36ca8:	ldr	r3, [r4, #4]
   36cac:	cmp	r3, #0
   36cb0:	beq	36e44 <fputs@plt+0x32530>
   36cb4:	cmp	r2, #0
   36cb8:	bne	36e0c <fputs@plt+0x324f8>
   36cbc:	mov	r0, r5
   36cc0:	bl	2d33c <fputs@plt+0x28a28>
   36cc4:	cmp	r0, #0
   36cc8:	beq	36ef4 <fputs@plt+0x325e0>
   36ccc:	cmp	r6, #0
   36cd0:	bne	36ebc <fputs@plt+0x325a8>
   36cd4:	mov	r0, r8
   36cd8:	bl	2d650 <fputs@plt+0x28d3c>
   36cdc:	cmp	r0, #0
   36ce0:	beq	36e94 <fputs@plt+0x32580>
   36ce4:	cmp	r9, #0
   36ce8:	beq	36e6c <fputs@plt+0x32558>
   36cec:	mov	r0, r4
   36cf0:	mov	r1, #1
   36cf4:	bl	35004 <fputs@plt+0x306f0>
   36cf8:	subs	r4, r0, #0
   36cfc:	beq	36ddc <fputs@plt+0x324c8>
   36d00:	str	r5, [sp, #4]
   36d04:	mov	r2, #111	; 0x6f
   36d08:	add	r3, r4, #16
   36d0c:	str	r2, [sp]
   36d10:	str	r3, [sp, #8]
   36d14:	mov	r2, #1
   36d18:	mov	r3, #0
   36d1c:	bl	347f0 <fputs@plt+0x2fedc>
   36d20:	subs	r5, r0, #0
   36d24:	blt	36dc8 <fputs@plt+0x324b4>
   36d28:	str	r8, [sp, #4]
   36d2c:	add	r3, r4, #24
   36d30:	mov	r8, #115	; 0x73
   36d34:	str	r3, [sp, #8]
   36d38:	str	r8, [sp]
   36d3c:	mov	r0, r4
   36d40:	mov	r2, #3
   36d44:	mov	r3, #0
   36d48:	bl	347f0 <fputs@plt+0x2fedc>
   36d4c:	subs	r5, r0, #0
   36d50:	blt	36dc8 <fputs@plt+0x324b4>
   36d54:	cmp	r6, #0
   36d58:	beq	36d84 <fputs@plt+0x32470>
   36d5c:	add	r3, r4, #20
   36d60:	str	r8, [sp]
   36d64:	str	r3, [sp, #8]
   36d68:	mov	r0, r4
   36d6c:	str	r6, [sp, #4]
   36d70:	mov	r2, #2
   36d74:	mov	r3, #0
   36d78:	bl	347f0 <fputs@plt+0x2fedc>
   36d7c:	subs	r5, r0, #0
   36d80:	blt	36dc8 <fputs@plt+0x324b4>
   36d84:	cmp	r7, #0
   36d88:	beq	36db8 <fputs@plt+0x324a4>
   36d8c:	mov	r2, #115	; 0x73
   36d90:	add	r3, r4, #28
   36d94:	str	r2, [sp]
   36d98:	mov	r0, r4
   36d9c:	str	r3, [sp, #8]
   36da0:	mov	r2, #6
   36da4:	str	r7, [sp, #4]
   36da8:	mov	r3, #0
   36dac:	bl	347f0 <fputs@plt+0x2fedc>
   36db0:	subs	r5, r0, #0
   36db4:	blt	36dc8 <fputs@plt+0x324b4>
   36db8:	mov	r0, #0
   36dbc:	str	r4, [r9]
   36dc0:	add	sp, sp, #20
   36dc4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   36dc8:	mov	r0, r4
   36dcc:	bl	3533c <fputs@plt+0x30a28>
   36dd0:	mov	r0, r5
   36dd4:	add	sp, sp, #20
   36dd8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   36ddc:	mvn	r0, #11
   36de0:	b	36dd4 <fputs@plt+0x324c0>
   36de4:	ldr	r0, [pc, #304]	; 36f1c <fputs@plt+0x32608>
   36de8:	movw	r2, #711	; 0x2c7
   36dec:	ldr	r1, [pc, #300]	; 36f20 <fputs@plt+0x3260c>
   36df0:	ldr	r3, [pc, #300]	; 36f24 <fputs@plt+0x32610>
   36df4:	add	r0, pc, r0
   36df8:	add	r1, pc, r1
   36dfc:	add	r3, pc, r3
   36e00:	bl	5af4c <fputs@plt+0x56638>
   36e04:	mvn	r0, #106	; 0x6a
   36e08:	b	36dd4 <fputs@plt+0x324c0>
   36e0c:	mov	r0, r2
   36e10:	bl	2d55c <fputs@plt+0x28c48>
   36e14:	cmp	r0, #0
   36e18:	bne	36cbc <fputs@plt+0x323a8>
   36e1c:	ldr	r0, [pc, #260]	; 36f28 <fputs@plt+0x32614>
   36e20:	movw	r2, #713	; 0x2c9
   36e24:	ldr	r1, [pc, #256]	; 36f2c <fputs@plt+0x32618>
   36e28:	ldr	r3, [pc, #256]	; 36f30 <fputs@plt+0x3261c>
   36e2c:	add	r0, pc, r0
   36e30:	add	r1, pc, r1
   36e34:	add	r3, pc, r3
   36e38:	bl	5af4c <fputs@plt+0x56638>
   36e3c:	mvn	r0, #21
   36e40:	b	36dd4 <fputs@plt+0x324c0>
   36e44:	ldr	r0, [pc, #232]	; 36f34 <fputs@plt+0x32620>
   36e48:	mov	r2, #712	; 0x2c8
   36e4c:	ldr	r1, [pc, #228]	; 36f38 <fputs@plt+0x32624>
   36e50:	ldr	r3, [pc, #228]	; 36f3c <fputs@plt+0x32628>
   36e54:	add	r0, pc, r0
   36e58:	add	r1, pc, r1
   36e5c:	add	r3, pc, r3
   36e60:	bl	5af4c <fputs@plt+0x56638>
   36e64:	mvn	r0, #106	; 0x6a
   36e68:	b	36dd4 <fputs@plt+0x324c0>
   36e6c:	ldr	r0, [pc, #204]	; 36f40 <fputs@plt+0x3262c>
   36e70:	movw	r2, #717	; 0x2cd
   36e74:	ldr	r1, [pc, #200]	; 36f44 <fputs@plt+0x32630>
   36e78:	ldr	r3, [pc, #200]	; 36f48 <fputs@plt+0x32634>
   36e7c:	add	r0, pc, r0
   36e80:	add	r1, pc, r1
   36e84:	add	r3, pc, r3
   36e88:	bl	5af4c <fputs@plt+0x56638>
   36e8c:	mvn	r0, #21
   36e90:	b	36dd4 <fputs@plt+0x324c0>
   36e94:	ldr	r0, [pc, #176]	; 36f4c <fputs@plt+0x32638>
   36e98:	mov	r2, #716	; 0x2cc
   36e9c:	ldr	r1, [pc, #172]	; 36f50 <fputs@plt+0x3263c>
   36ea0:	ldr	r3, [pc, #172]	; 36f54 <fputs@plt+0x32640>
   36ea4:	add	r0, pc, r0
   36ea8:	add	r1, pc, r1
   36eac:	add	r3, pc, r3
   36eb0:	bl	5af4c <fputs@plt+0x56638>
   36eb4:	mvn	r0, #21
   36eb8:	b	36dd4 <fputs@plt+0x324c0>
   36ebc:	mov	r0, r6
   36ec0:	bl	2d48c <fputs@plt+0x28b78>
   36ec4:	cmp	r0, #0
   36ec8:	bne	36cd4 <fputs@plt+0x323c0>
   36ecc:	ldr	r0, [pc, #132]	; 36f58 <fputs@plt+0x32644>
   36ed0:	movw	r2, #715	; 0x2cb
   36ed4:	ldr	r1, [pc, #128]	; 36f5c <fputs@plt+0x32648>
   36ed8:	ldr	r3, [pc, #128]	; 36f60 <fputs@plt+0x3264c>
   36edc:	add	r0, pc, r0
   36ee0:	add	r1, pc, r1
   36ee4:	add	r3, pc, r3
   36ee8:	bl	5af4c <fputs@plt+0x56638>
   36eec:	mvn	r0, #21
   36ef0:	b	36dd4 <fputs@plt+0x324c0>
   36ef4:	ldr	r0, [pc, #104]	; 36f64 <fputs@plt+0x32650>
   36ef8:	movw	r2, #714	; 0x2ca
   36efc:	ldr	r1, [pc, #100]	; 36f68 <fputs@plt+0x32654>
   36f00:	ldr	r3, [pc, #100]	; 36f6c <fputs@plt+0x32658>
   36f04:	add	r0, pc, r0
   36f08:	add	r1, pc, r1
   36f0c:	add	r3, pc, r3
   36f10:	bl	5af4c <fputs@plt+0x56638>
   36f14:	mvn	r0, #21
   36f18:	b	36dd4 <fputs@plt+0x324c0>
   36f1c:	andeq	r5, r3, r4, asr #8
   36f20:	andeq	r5, r3, r8, ror #23
   36f24:	andeq	r5, r3, r4, lsr r7
   36f28:	andeq	r5, r3, r0, lsr #28
   36f2c:			; <UNDEFINED> instruction: 0x00035bb0
   36f30:	strdeq	r5, [r3], -ip
   36f34:	andeq	r3, r3, r8, lsl #7
   36f38:	andeq	r5, r3, r8, lsl #23
   36f3c:	ldrdeq	r5, [r3], -r4
   36f40:	andeq	ip, r2, r8, ror r0
   36f44:	andeq	r5, r3, r0, ror #22
   36f48:	andeq	r5, r3, ip, lsr #13
   36f4c:	andeq	r5, r3, r0, lsl lr
   36f50:	andeq	r5, r3, r8, lsr fp
   36f54:	andeq	r5, r3, r4, lsl #13
   36f58:	andeq	r5, r3, r4, lsr #27
   36f5c:	andeq	r5, r3, r0, lsl #22
   36f60:	andeq	r5, r3, ip, asr #12
   36f64:	andeq	r3, r3, r8, asr #10
   36f68:	ldrdeq	r5, [r3], -r8
   36f6c:	andeq	r5, r3, r4, lsr #12
   36f70:	mov	r2, r1
   36f74:	mov	r1, #2
   36f78:	b	365e8 <fputs@plt+0x31cd4>
   36f7c:	cmp	r0, #0
   36f80:	mov	ip, r1
   36f84:	push	{r3, r4, r5, r6, r7, lr}
   36f88:	beq	36fdc <fputs@plt+0x326c8>
   36f8c:	cmp	r1, #0
   36f90:	beq	36ffc <fputs@plt+0x326e8>
   36f94:	ldrb	r7, [ip, #180]	; 0xb4
   36f98:	mov	r6, #392	; 0x188
   36f9c:	ldr	r1, [pc, #120]	; 3701c <fputs@plt+0x32708>
   36fa0:	mov	r4, #805306368	; 0x30000000
   36fa4:	orr	r7, r7, #2
   36fa8:	strb	r7, [ip, #180]	; 0xb4
   36fac:	add	r1, pc, r1
   36fb0:	str	r1, [ip, #172]	; 0xac
   36fb4:	str	r1, [ip, #32]
   36fb8:	mov	r5, #0
   36fbc:	ldrd	r0, [r0, r6]
   36fc0:	ldrd	r2, [ip, #56]	; 0x38
   36fc4:	and	r0, r0, r4
   36fc8:	and	r1, r1, r5
   36fcc:	orr	r2, r2, r0
   36fd0:	orr	r3, r3, r1
   36fd4:	strd	r2, [ip, #56]	; 0x38
   36fd8:	pop	{r3, r4, r5, r6, r7, pc}
   36fdc:	ldr	r0, [pc, #60]	; 37020 <fputs@plt+0x3270c>
   36fe0:	movw	r2, #890	; 0x37a
   36fe4:	ldr	r1, [pc, #56]	; 37024 <fputs@plt+0x32710>
   36fe8:	ldr	r3, [pc, #56]	; 37028 <fputs@plt+0x32714>
   36fec:	add	r0, pc, r0
   36ff0:	add	r1, pc, r1
   36ff4:	add	r3, pc, r3
   36ff8:	bl	5ac34 <fputs@plt+0x56320>
   36ffc:	ldr	r0, [pc, #40]	; 3702c <fputs@plt+0x32718>
   37000:	movw	r2, #891	; 0x37b
   37004:	ldr	r1, [pc, #36]	; 37030 <fputs@plt+0x3271c>
   37008:	ldr	r3, [pc, #36]	; 37034 <fputs@plt+0x32720>
   3700c:	add	r0, pc, r0
   37010:	add	r1, pc, r1
   37014:	add	r3, pc, r3
   37018:	bl	5ac34 <fputs@plt+0x56320>
   3701c:	andeq	r3, r3, r8, asr #3
   37020:	andeq	r5, r3, ip, asr #4
   37024:	strdeq	r5, [r3], -r0
   37028:	andeq	r5, r3, r0, lsr #18
   3702c:	andeq	fp, r2, r8, ror #29
   37030:	ldrdeq	r5, [r3], -r0
   37034:	andeq	r5, r3, r0, lsl #18
   37038:	cmp	r0, #0
   3703c:	mov	ip, r1
   37040:	push	{r3, r4, r5, r6, r7, lr}
   37044:	beq	37098 <fputs@plt+0x32784>
   37048:	cmp	r1, #0
   3704c:	beq	370b8 <fputs@plt+0x327a4>
   37050:	ldrb	r7, [ip, #180]	; 0xb4
   37054:	mov	r6, #392	; 0x188
   37058:	ldr	r1, [pc, #120]	; 370d8 <fputs@plt+0x327c4>
   3705c:	mov	r4, #805306368	; 0x30000000
   37060:	orr	r7, r7, #1
   37064:	strb	r7, [ip, #180]	; 0xb4
   37068:	add	r1, pc, r1
   3706c:	str	r1, [ip, #172]	; 0xac
   37070:	str	r1, [ip, #32]
   37074:	mov	r5, #0
   37078:	ldrd	r0, [r0, r6]
   3707c:	ldrd	r2, [ip, #56]	; 0x38
   37080:	and	r0, r0, r4
   37084:	and	r1, r1, r5
   37088:	orr	r2, r2, r0
   3708c:	orr	r3, r3, r1
   37090:	strd	r2, [ip, #56]	; 0x38
   37094:	pop	{r3, r4, r5, r6, r7, pc}
   37098:	ldr	r0, [pc, #60]	; 370dc <fputs@plt+0x327c8>
   3709c:	movw	r2, #899	; 0x383
   370a0:	ldr	r1, [pc, #56]	; 370e0 <fputs@plt+0x327cc>
   370a4:	ldr	r3, [pc, #56]	; 370e4 <fputs@plt+0x327d0>
   370a8:	add	r0, pc, r0
   370ac:	add	r1, pc, r1
   370b0:	add	r3, pc, r3
   370b4:	bl	5ac34 <fputs@plt+0x56320>
   370b8:	ldr	r0, [pc, #40]	; 370e8 <fputs@plt+0x327d4>
   370bc:	mov	r2, #900	; 0x384
   370c0:	ldr	r1, [pc, #36]	; 370ec <fputs@plt+0x327d8>
   370c4:	ldr	r3, [pc, #36]	; 370f0 <fputs@plt+0x327dc>
   370c8:	add	r0, pc, r0
   370cc:	add	r1, pc, r1
   370d0:	add	r3, pc, r3
   370d4:	bl	5ac34 <fputs@plt+0x56320>
   370d8:	andeq	r3, r3, ip, lsr #5
   370dc:	muleq	r3, r0, r1
   370e0:	andeq	r5, r3, r4, lsr r9
   370e4:	andeq	r6, r3, r8, ror r1
   370e8:	andeq	fp, r2, ip, lsr #28
   370ec:	andeq	r5, r3, r4, lsl r9
   370f0:	andeq	r6, r3, r8, asr r1
   370f4:	push	{r4, lr}
   370f8:	subs	r4, r0, #0
   370fc:	beq	3711c <fputs@plt+0x32808>
   37100:	ldr	r3, [r4]
   37104:	cmp	r3, #0
   37108:	addne	r3, r3, #1
   3710c:	strne	r3, [r4]
   37110:	beq	37140 <fputs@plt+0x3282c>
   37114:	mov	r0, r4
   37118:	pop	{r4, pc}
   3711c:	ldr	r0, [pc, #60]	; 37160 <fputs@plt+0x3284c>
   37120:	mov	r2, #960	; 0x3c0
   37124:	ldr	r1, [pc, #56]	; 37164 <fputs@plt+0x32850>
   37128:	ldr	r3, [pc, #56]	; 37168 <fputs@plt+0x32854>
   3712c:	add	r0, pc, r0
   37130:	add	r1, pc, r1
   37134:	add	r3, pc, r3
   37138:	bl	5af4c <fputs@plt+0x56638>
   3713c:	b	37114 <fputs@plt+0x32800>
   37140:	ldr	r0, [pc, #36]	; 3716c <fputs@plt+0x32858>
   37144:	movw	r2, #962	; 0x3c2
   37148:	ldr	r1, [pc, #32]	; 37170 <fputs@plt+0x3285c>
   3714c:	ldr	r3, [pc, #32]	; 37174 <fputs@plt+0x32860>
   37150:	add	r0, pc, r0
   37154:	add	r1, pc, r1
   37158:	add	r3, pc, r3
   3715c:	bl	5ac34 <fputs@plt+0x56320>
   37160:	andeq	fp, r2, r8, asr #27
   37164:			; <UNDEFINED> instruction: 0x000358b0
   37168:	ldrdeq	r5, [r3], -r0
   3716c:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   37170:	andeq	r5, r3, ip, lsl #17
   37174:	andeq	r5, r3, ip, lsr #7
   37178:	push	{r3, lr}
   3717c:	subs	r3, r0, #0
   37180:	beq	371a4 <fputs@plt+0x32890>
   37184:	ldr	r2, [r3]
   37188:	cmp	r2, #0
   3718c:	beq	371ac <fputs@plt+0x32898>
   37190:	sub	r2, r2, #1
   37194:	str	r2, [r3]
   37198:	cmp	r2, #0
   3719c:	bne	371a4 <fputs@plt+0x32890>
   371a0:	bl	3533c <fputs@plt+0x30a28>
   371a4:	mov	r0, #0
   371a8:	pop	{r3, pc}
   371ac:	ldr	r0, [pc, #24]	; 371cc <fputs@plt+0x328b8>
   371b0:	movw	r2, #973	; 0x3cd
   371b4:	ldr	r1, [pc, #20]	; 371d0 <fputs@plt+0x328bc>
   371b8:	ldr	r3, [pc, #20]	; 371d4 <fputs@plt+0x328c0>
   371bc:	add	r0, pc, r0
   371c0:	add	r1, pc, r1
   371c4:	add	r3, pc, r3
   371c8:	bl	5ac34 <fputs@plt+0x56320>
   371cc:	andeq	r1, r3, r4, lsr #30
   371d0:	andeq	r5, r3, r0, lsr #16
   371d4:	strdeq	r5, [r3], -r0
   371d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   371dc:	subs	r4, r0, #0
   371e0:	sub	sp, sp, #20
   371e4:	mov	r8, r1
   371e8:	mov	r5, r2
   371ec:	mov	r6, r3
   371f0:	ldr	r7, [sp, #48]	; 0x30
   371f4:	beq	373d0 <fputs@plt+0x32abc>
   371f8:	ldr	r3, [r4, #4]
   371fc:	cmp	r3, #0
   37200:	beq	373a8 <fputs@plt+0x32a94>
   37204:	mov	r0, r2
   37208:	bl	2d33c <fputs@plt+0x28a28>
   3720c:	cmp	r0, #0
   37210:	beq	37380 <fputs@plt+0x32a6c>
   37214:	mov	r0, r6
   37218:	bl	2d48c <fputs@plt+0x28b78>
   3721c:	cmp	r0, #0
   37220:	beq	37358 <fputs@plt+0x32a44>
   37224:	mov	r0, r7
   37228:	bl	2d650 <fputs@plt+0x28d3c>
   3722c:	cmp	r0, #0
   37230:	beq	37330 <fputs@plt+0x32a1c>
   37234:	cmp	r8, #0
   37238:	beq	37308 <fputs@plt+0x329f4>
   3723c:	mov	r0, r4
   37240:	mov	r1, #4
   37244:	bl	35004 <fputs@plt+0x306f0>
   37248:	subs	r4, r0, #0
   3724c:	beq	37300 <fputs@plt+0x329ec>
   37250:	ldr	ip, [r4, #244]	; 0xf4
   37254:	mov	lr, #111	; 0x6f
   37258:	add	r1, r4, #16
   3725c:	mov	r2, #1
   37260:	mov	r3, #0
   37264:	ldrb	r9, [ip, #2]
   37268:	orr	r9, r9, #1
   3726c:	strb	r9, [ip, #2]
   37270:	str	r5, [sp, #4]
   37274:	str	lr, [sp]
   37278:	str	r1, [sp, #8]
   3727c:	bl	347f0 <fputs@plt+0x2fedc>
   37280:	subs	r5, r0, #0
   37284:	blt	372ec <fputs@plt+0x329d8>
   37288:	str	r6, [sp, #4]
   3728c:	add	r3, r4, #20
   37290:	mov	r6, #115	; 0x73
   37294:	str	r3, [sp, #8]
   37298:	str	r6, [sp]
   3729c:	mov	r0, r4
   372a0:	mov	r2, #2
   372a4:	mov	r3, #0
   372a8:	bl	347f0 <fputs@plt+0x2fedc>
   372ac:	subs	r5, r0, #0
   372b0:	blt	372ec <fputs@plt+0x329d8>
   372b4:	add	r3, r4, #24
   372b8:	str	r6, [sp]
   372bc:	str	r3, [sp, #8]
   372c0:	mov	r0, r4
   372c4:	str	r7, [sp, #4]
   372c8:	mov	r2, #3
   372cc:	mov	r3, #0
   372d0:	bl	347f0 <fputs@plt+0x2fedc>
   372d4:	subs	r5, r0, #0
   372d8:	blt	372ec <fputs@plt+0x329d8>
   372dc:	mov	r0, #0
   372e0:	str	r4, [r8]
   372e4:	add	sp, sp, #20
   372e8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   372ec:	mov	r0, r4
   372f0:	bl	37178 <fputs@plt+0x32864>
   372f4:	mov	r0, r5
   372f8:	add	sp, sp, #20
   372fc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   37300:	mvn	r0, #11
   37304:	b	372f8 <fputs@plt+0x329e4>
   37308:	ldr	r0, [pc, #232]	; 373f8 <fputs@plt+0x32ae4>
   3730c:	movw	r2, #674	; 0x2a2
   37310:	ldr	r1, [pc, #228]	; 373fc <fputs@plt+0x32ae8>
   37314:	ldr	r3, [pc, #228]	; 37400 <fputs@plt+0x32aec>
   37318:	add	r0, pc, r0
   3731c:	add	r1, pc, r1
   37320:	add	r3, pc, r3
   37324:	bl	5af4c <fputs@plt+0x56638>
   37328:	mvn	r0, #21
   3732c:	b	372f8 <fputs@plt+0x329e4>
   37330:	ldr	r0, [pc, #204]	; 37404 <fputs@plt+0x32af0>
   37334:	movw	r2, #673	; 0x2a1
   37338:	ldr	r1, [pc, #200]	; 37408 <fputs@plt+0x32af4>
   3733c:	ldr	r3, [pc, #200]	; 3740c <fputs@plt+0x32af8>
   37340:	add	r0, pc, r0
   37344:	add	r1, pc, r1
   37348:	add	r3, pc, r3
   3734c:	bl	5af4c <fputs@plt+0x56638>
   37350:	mvn	r0, #21
   37354:	b	372f8 <fputs@plt+0x329e4>
   37358:	ldr	r0, [pc, #176]	; 37410 <fputs@plt+0x32afc>
   3735c:	mov	r2, #672	; 0x2a0
   37360:	ldr	r1, [pc, #172]	; 37414 <fputs@plt+0x32b00>
   37364:	ldr	r3, [pc, #172]	; 37418 <fputs@plt+0x32b04>
   37368:	add	r0, pc, r0
   3736c:	add	r1, pc, r1
   37370:	add	r3, pc, r3
   37374:	bl	5af4c <fputs@plt+0x56638>
   37378:	mvn	r0, #21
   3737c:	b	372f8 <fputs@plt+0x329e4>
   37380:	ldr	r0, [pc, #148]	; 3741c <fputs@plt+0x32b08>
   37384:	movw	r2, #671	; 0x29f
   37388:	ldr	r1, [pc, #144]	; 37420 <fputs@plt+0x32b0c>
   3738c:	ldr	r3, [pc, #144]	; 37424 <fputs@plt+0x32b10>
   37390:	add	r0, pc, r0
   37394:	add	r1, pc, r1
   37398:	add	r3, pc, r3
   3739c:	bl	5af4c <fputs@plt+0x56638>
   373a0:	mvn	r0, #21
   373a4:	b	372f8 <fputs@plt+0x329e4>
   373a8:	ldr	r0, [pc, #120]	; 37428 <fputs@plt+0x32b14>
   373ac:	movw	r2, #670	; 0x29e
   373b0:	ldr	r1, [pc, #116]	; 3742c <fputs@plt+0x32b18>
   373b4:	ldr	r3, [pc, #116]	; 37430 <fputs@plt+0x32b1c>
   373b8:	add	r0, pc, r0
   373bc:	add	r1, pc, r1
   373c0:	add	r3, pc, r3
   373c4:	bl	5af4c <fputs@plt+0x56638>
   373c8:	mvn	r0, #106	; 0x6a
   373cc:	b	372f8 <fputs@plt+0x329e4>
   373d0:	ldr	r0, [pc, #92]	; 37434 <fputs@plt+0x32b20>
   373d4:	movw	r2, #669	; 0x29d
   373d8:	ldr	r1, [pc, #88]	; 37438 <fputs@plt+0x32b24>
   373dc:	ldr	r3, [pc, #88]	; 3743c <fputs@plt+0x32b28>
   373e0:	add	r0, pc, r0
   373e4:	add	r1, pc, r1
   373e8:	add	r3, pc, r3
   373ec:	bl	5af4c <fputs@plt+0x56638>
   373f0:	mvn	r0, #106	; 0x6a
   373f4:	b	372f8 <fputs@plt+0x329e4>
   373f8:	ldrdeq	fp, [r2], -ip
   373fc:	andeq	r5, r3, r4, asr #13
   37400:	andeq	r5, r3, r0, lsr lr
   37404:	andeq	r5, r3, r4, ror r9
   37408:	muleq	r3, ip, r6
   3740c:	andeq	r5, r3, r8, lsl #28
   37410:	andeq	r5, r3, ip, ror #18
   37414:	andeq	r5, r3, r4, ror r6
   37418:	andeq	r5, r3, r0, ror #27
   3741c:	strheq	r3, [r3], -ip
   37420:	andeq	r5, r3, ip, asr #12
   37424:			; <UNDEFINED> instruction: 0x00035db8
   37428:	andeq	r2, r3, r4, lsr #28
   3742c:	andeq	r5, r3, r4, lsr #12
   37430:	muleq	r3, r0, sp
   37434:	andeq	r4, r3, r8, asr lr
   37438:	strdeq	r5, [r3], -ip
   3743c:	andeq	r5, r3, r8, ror #26
   37440:	push	{r4, lr}
   37444:	subs	r4, r0, #0
   37448:	beq	37454 <fputs@plt+0x32b40>
   3744c:	ldr	r0, [r4, #16]
   37450:	pop	{r4, pc}
   37454:	ldr	r0, [pc, #32]	; 3747c <fputs@plt+0x32b68>
   37458:	movw	r2, #1037	; 0x40d
   3745c:	ldr	r1, [pc, #28]	; 37480 <fputs@plt+0x32b6c>
   37460:	ldr	r3, [pc, #28]	; 37484 <fputs@plt+0x32b70>
   37464:	add	r0, pc, r0
   37468:	add	r1, pc, r1
   3746c:	add	r3, pc, r3
   37470:	bl	5af4c <fputs@plt+0x56638>
   37474:	mov	r0, r4
   37478:	pop	{r4, pc}
   3747c:	muleq	r2, r0, sl
   37480:	andeq	r5, r3, r8, ror r5
   37484:	andeq	r5, r3, r0, asr #2
   37488:	push	{r4, lr}
   3748c:	subs	r4, r0, #0
   37490:	beq	3749c <fputs@plt+0x32b88>
   37494:	ldr	r0, [r4, #20]
   37498:	pop	{r4, pc}
   3749c:	ldr	r0, [pc, #32]	; 374c4 <fputs@plt+0x32bb0>
   374a0:	movw	r2, #1043	; 0x413
   374a4:	ldr	r1, [pc, #28]	; 374c8 <fputs@plt+0x32bb4>
   374a8:	ldr	r3, [pc, #28]	; 374cc <fputs@plt+0x32bb8>
   374ac:	add	r0, pc, r0
   374b0:	add	r1, pc, r1
   374b4:	add	r3, pc, r3
   374b8:	bl	5af4c <fputs@plt+0x56638>
   374bc:	mov	r0, r4
   374c0:	pop	{r4, pc}
   374c4:	andeq	fp, r2, r8, asr #20
   374c8:	andeq	r5, r3, r0, lsr r5
   374cc:	andeq	r5, r3, r8, lsr #2
   374d0:	push	{r4, lr}
   374d4:	subs	r4, r0, #0
   374d8:	beq	374e4 <fputs@plt+0x32bd0>
   374dc:	ldr	r0, [r4, #24]
   374e0:	pop	{r4, pc}
   374e4:	ldr	r0, [pc, #32]	; 3750c <fputs@plt+0x32bf8>
   374e8:	movw	r2, #1049	; 0x419
   374ec:	ldr	r1, [pc, #28]	; 37510 <fputs@plt+0x32bfc>
   374f0:	ldr	r3, [pc, #28]	; 37514 <fputs@plt+0x32c00>
   374f4:	add	r0, pc, r0
   374f8:	add	r1, pc, r1
   374fc:	add	r3, pc, r3
   37500:	bl	5af4c <fputs@plt+0x56638>
   37504:	mov	r0, r4
   37508:	pop	{r4, pc}
   3750c:	andeq	fp, r2, r0, lsl #20
   37510:	andeq	r5, r3, r8, ror #9
   37514:	andeq	r5, r3, r0, ror r2
   37518:	push	{r4, lr}
   3751c:	subs	r4, r0, #0
   37520:	beq	3752c <fputs@plt+0x32c18>
   37524:	ldr	r0, [r4, #28]
   37528:	pop	{r4, pc}
   3752c:	ldr	r0, [pc, #32]	; 37554 <fputs@plt+0x32c40>
   37530:	movw	r2, #1055	; 0x41f
   37534:	ldr	r1, [pc, #28]	; 37558 <fputs@plt+0x32c44>
   37538:	ldr	r3, [pc, #28]	; 3755c <fputs@plt+0x32c48>
   3753c:	add	r0, pc, r0
   37540:	add	r1, pc, r1
   37544:	add	r3, pc, r3
   37548:	bl	5af4c <fputs@plt+0x56638>
   3754c:	mov	r0, r4
   37550:	pop	{r4, pc}
   37554:			; <UNDEFINED> instruction: 0x0002b9b8
   37558:	andeq	r5, r3, r0, lsr #9
   3755c:	andeq	r5, r3, r4, ror #4
   37560:	push	{r4, lr}
   37564:	subs	r4, r0, #0
   37568:	beq	37574 <fputs@plt+0x32c60>
   3756c:	ldr	r0, [r4, #32]
   37570:	pop	{r4, pc}
   37574:	ldr	r0, [pc, #32]	; 3759c <fputs@plt+0x32c88>
   37578:	movw	r2, #1061	; 0x425
   3757c:	ldr	r1, [pc, #28]	; 375a0 <fputs@plt+0x32c8c>
   37580:	ldr	r3, [pc, #28]	; 375a4 <fputs@plt+0x32c90>
   37584:	add	r0, pc, r0
   37588:	add	r1, pc, r1
   3758c:	add	r3, pc, r3
   37590:	bl	5af4c <fputs@plt+0x56638>
   37594:	mov	r0, r4
   37598:	pop	{r4, pc}
   3759c:	andeq	fp, r2, r0, ror r9
   375a0:	andeq	r5, r3, r8, asr r4
   375a4:	andeq	r5, r3, ip, lsr r2
   375a8:	push	{r4, lr}
   375ac:	subs	r4, r0, #0
   375b0:	beq	375c8 <fputs@plt+0x32cb4>
   375b4:	ldrd	r2, [r4, #56]	; 0x38
   375b8:	orrs	r1, r2, r3
   375bc:	addne	r0, r4, #48	; 0x30
   375c0:	moveq	r0, #0
   375c4:	pop	{r4, pc}
   375c8:	ldr	r0, [pc, #32]	; 375f0 <fputs@plt+0x32cdc>
   375cc:	movw	r2, #1107	; 0x453
   375d0:	ldr	r1, [pc, #28]	; 375f4 <fputs@plt+0x32ce0>
   375d4:	ldr	r3, [pc, #28]	; 375f8 <fputs@plt+0x32ce4>
   375d8:	add	r0, pc, r0
   375dc:	add	r1, pc, r1
   375e0:	add	r3, pc, r3
   375e4:	bl	5af4c <fputs@plt+0x56638>
   375e8:	mov	r0, r4
   375ec:	pop	{r4, pc}
   375f0:	andeq	fp, r2, ip, lsl r9
   375f4:	andeq	r5, r3, r4, lsl #8
   375f8:	andeq	r5, r3, ip, lsl #25
   375fc:	push	{r3, r4, r5, lr}
   37600:	subs	r4, r0, #0
   37604:	mov	r5, r2
   37608:	beq	37674 <fputs@plt+0x32d60>
   3760c:	ldr	r3, [r4, #244]	; 0xf4
   37610:	ldrb	r3, [r3, #1]
   37614:	cmp	r3, #1
   37618:	beq	37624 <fputs@plt+0x32d10>
   3761c:	mov	r0, #0
   37620:	pop	{r3, r4, r5, pc}
   37624:	cmp	r1, #0
   37628:	beq	37644 <fputs@plt+0x32d30>
   3762c:	ldr	r0, [r4, #20]
   37630:	cmp	r0, #0
   37634:	popeq	{r3, r4, r5, pc}
   37638:	bl	489c <strcmp@plt>
   3763c:	cmp	r0, #0
   37640:	bne	3761c <fputs@plt+0x32d08>
   37644:	cmp	r5, #0
   37648:	beq	3766c <fputs@plt+0x32d58>
   3764c:	ldr	r0, [r4, #24]
   37650:	cmp	r0, #0
   37654:	popeq	{r3, r4, r5, pc}
   37658:	mov	r1, r5
   3765c:	bl	489c <strcmp@plt>
   37660:	rsbs	r0, r0, #1
   37664:	movcc	r0, #0
   37668:	pop	{r3, r4, r5, pc}
   3766c:	mov	r0, #1
   37670:	pop	{r3, r4, r5, pc}
   37674:	ldr	r0, [pc, #32]	; 3769c <fputs@plt+0x32d88>
   37678:	movw	r2, #1139	; 0x473
   3767c:	ldr	r1, [pc, #28]	; 376a0 <fputs@plt+0x32d8c>
   37680:	ldr	r3, [pc, #28]	; 376a4 <fputs@plt+0x32d90>
   37684:	add	r0, pc, r0
   37688:	add	r1, pc, r1
   3768c:	add	r3, pc, r3
   37690:	bl	5af4c <fputs@plt+0x56638>
   37694:	mvn	r0, #21
   37698:	pop	{r3, r4, r5, pc}
   3769c:	andeq	fp, r2, r0, ror r8
   376a0:	andeq	r5, r3, r8, asr r3
   376a4:	andeq	r5, r3, r0, lsl #6
   376a8:	push	{r4, r5, r6, lr}
   376ac:	subs	r4, r0, #0
   376b0:	beq	37740 <fputs@plt+0x32e2c>
   376b4:	ldrb	r3, [r4, #240]	; 0xf0
   376b8:	lsrs	r3, r3, #7
   376bc:	bne	37724 <fputs@plt+0x32e10>
   376c0:	ldr	r1, [r4, #316]	; 0x13c
   376c4:	cmp	r1, #0
   376c8:	beq	37710 <fputs@plt+0x32dfc>
   376cc:	ldr	r6, [r4, #312]	; 0x138
   376d0:	cmp	r6, #0
   376d4:	beq	37760 <fputs@plt+0x32e4c>
   376d8:	mov	r0, #1
   376dc:	mov	r1, #40	; 0x28
   376e0:	bl	3fcc <calloc@plt>
   376e4:	subs	r5, r0, #0
   376e8:	strne	r5, [r6]
   376ec:	beq	3772c <fputs@plt+0x32e18>
   376f0:	mvn	r3, #0
   376f4:	str	r3, [r5, #32]
   376f8:	ldr	r3, [r4, #316]	; 0x13c
   376fc:	mov	r0, r5
   37700:	str	r5, [r4, #312]	; 0x138
   37704:	add	r3, r3, #1
   37708:	str	r3, [r4, #316]	; 0x13c
   3770c:	pop	{r4, r5, r6, pc}
   37710:	add	r5, r4, #272	; 0x110
   37714:	mov	r2, #40	; 0x28
   37718:	mov	r0, r5
   3771c:	bl	4014 <memset@plt>
   37720:	b	376f0 <fputs@plt+0x32ddc>
   37724:	mov	r0, #0
   37728:	pop	{r4, r5, r6, pc}
   3772c:	ldrb	r3, [r4, #240]	; 0xf0
   37730:	mov	r0, r5
   37734:	orr	r3, r3, #128	; 0x80
   37738:	strb	r3, [r4, #240]	; 0xf0
   3773c:	pop	{r4, r5, r6, pc}
   37740:	ldr	r0, [pc, #56]	; 37780 <fputs@plt+0x32e6c>
   37744:	movw	r2, #1205	; 0x4b5
   37748:	ldr	r1, [pc, #52]	; 37784 <fputs@plt+0x32e70>
   3774c:	ldr	r3, [pc, #52]	; 37788 <fputs@plt+0x32e74>
   37750:	add	r0, pc, r0
   37754:	add	r1, pc, r1
   37758:	add	r3, pc, r3
   3775c:	bl	5ac34 <fputs@plt+0x56320>
   37760:	ldr	r0, [pc, #36]	; 3778c <fputs@plt+0x32e78>
   37764:	movw	r2, #1214	; 0x4be
   37768:	ldr	r1, [pc, #32]	; 37790 <fputs@plt+0x32e7c>
   3776c:	ldr	r3, [pc, #32]	; 37794 <fputs@plt+0x32e80>
   37770:	add	r0, pc, r0
   37774:	add	r1, pc, r1
   37778:	add	r3, pc, r3
   3777c:	bl	5ac34 <fputs@plt+0x56320>
   37780:	andeq	fp, r2, r4, lsr #15
   37784:	andeq	r5, r3, ip, lsl #5
   37788:	strdeq	r4, [r3], -r8
   3778c:	andeq	r5, r3, r4, asr #11
   37790:	andeq	r5, r3, ip, ror #4
   37794:	ldrdeq	r4, [r3], -r8
   37798:	ldr	ip, [pc, #856]	; 37af8 <fputs@plt+0x331e4>
   3779c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   377a0:	add	ip, pc, ip
   377a4:	ldr	r5, [pc, #848]	; 37afc <fputs@plt+0x331e8>
   377a8:	mov	sl, r3
   377ac:	mov	r3, ip
   377b0:	sub	sp, sp, #20
   377b4:	subs	r4, r0, #0
   377b8:	mov	r7, r2
   377bc:	ldr	r5, [ip, r5]
   377c0:	ldrb	r0, [sp, #56]	; 0x38
   377c4:	ldr	r3, [r5]
   377c8:	str	r3, [sp, #12]
   377cc:	beq	37a38 <fputs@plt+0x33124>
   377d0:	cmp	r1, #0
   377d4:	beq	37a78 <fputs@plt+0x33164>
   377d8:	ldrb	r3, [r4, #240]	; 0xf0
   377dc:	tst	r3, #1
   377e0:	bne	37a58 <fputs@plt+0x33144>
   377e4:	lsrs	r3, r3, #7
   377e8:	bne	378e4 <fputs@plt+0x32fd0>
   377ec:	ldr	ip, [r4, #264]	; 0x108
   377f0:	rsb	r2, r1, #0
   377f4:	sub	r3, ip, #1
   377f8:	add	r3, r3, r1
   377fc:	and	r3, r2, r3
   37800:	adds	r8, r3, r7
   37804:	rsb	r3, ip, r3
   37808:	add	r6, r3, r7
   3780c:	bcs	37900 <fputs@plt+0x32fec>
   37810:	cmp	r6, #0
   37814:	bne	37850 <fputs@plt+0x32f3c>
   37818:	str	r1, [sp, #8]
   3781c:	str	r8, [r4, #264]	; 0x108
   37820:	mov	r1, r6
   37824:	mov	r0, r4
   37828:	bl	34de8 <fputs@plt+0x304d4>
   3782c:	cmp	sl, #0
   37830:	bne	378ec <fputs@plt+0x32fd8>
   37834:	ldr	r0, [sp, #8]
   37838:	ldr	r2, [sp, #12]
   3783c:	ldr	r3, [r5]
   37840:	cmp	r2, r3
   37844:	bne	37a34 <fputs@plt+0x33120>
   37848:	add	sp, sp, #20
   3784c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37850:	ldr	ip, [r4, #316]	; 0x13c
   37854:	cmp	ip, #0
   37858:	beq	3786c <fputs@plt+0x32f58>
   3785c:	ldr	r9, [r4, #312]	; 0x138
   37860:	ldrb	ip, [r9, #36]	; 0x24
   37864:	tst	ip, #4
   37868:	beq	37914 <fputs@plt+0x33000>
   3786c:	cmp	r3, #0
   37870:	beq	378bc <fputs@plt+0x32fa8>
   37874:	mov	r0, r4
   37878:	str	r3, [sp, #4]
   3787c:	bl	376a8 <fputs@plt+0x32d94>
   37880:	ldr	r3, [sp, #4]
   37884:	cmp	r0, #0
   37888:	beq	378e4 <fputs@plt+0x32fd0>
   3788c:	cmp	r3, #7
   37890:	bhi	37ad8 <fputs@plt+0x331c4>
   37894:	ldr	r2, [r0, #4]
   37898:	cmp	r2, #0
   3789c:	bne	37ab8 <fputs@plt+0x331a4>
   378a0:	ldr	r2, [r0, #32]
   378a4:	cmp	r2, #0
   378a8:	bge	37a98 <fputs@plt+0x33184>
   378ac:	ldrb	r2, [r0, #36]	; 0x24
   378b0:	str	r3, [r0, #12]
   378b4:	orr	r3, r2, #12
   378b8:	strb	r3, [r0, #36]	; 0x24
   378bc:	mov	r0, r4
   378c0:	bl	376a8 <fputs@plt+0x32d94>
   378c4:	subs	r1, r0, #0
   378c8:	beq	378e4 <fputs@plt+0x32fd0>
   378cc:	mov	r2, r7
   378d0:	mov	r0, r4
   378d4:	add	r3, sp, #8
   378d8:	bl	34a0c <fputs@plt+0x300f8>
   378dc:	cmp	r0, #0
   378e0:	bge	3781c <fputs@plt+0x32f08>
   378e4:	mov	r0, #0
   378e8:	b	37838 <fputs@plt+0x32f24>
   378ec:	mov	r1, r8
   378f0:	mov	r0, r4
   378f4:	bl	356e8 <fputs@plt+0x30dd4>
   378f8:	cmp	r0, #0
   378fc:	bge	37834 <fputs@plt+0x32f20>
   37900:	ldrb	r3, [r4, #240]	; 0xf0
   37904:	mov	r0, #0
   37908:	orr	r3, r3, #128	; 0x80
   3790c:	strb	r3, [r4, #240]	; 0xf0
   37910:	b	37838 <fputs@plt+0x32f24>
   37914:	ldr	fp, [r9, #12]
   37918:	sub	ip, fp, #1
   3791c:	add	r1, ip, r1
   37920:	and	r2, r1, r2
   37924:	rsb	ip, fp, r2
   37928:	cmp	ip, r3
   3792c:	bne	3786c <fputs@plt+0x32f58>
   37930:	cmp	r0, #0
   37934:	beq	37940 <fputs@plt+0x3302c>
   37938:	cmp	fp, #524288	; 0x80000
   3793c:	bhi	3786c <fputs@plt+0x32f58>
   37940:	add	r2, r2, r7
   37944:	mov	r0, r4
   37948:	mov	r1, r9
   3794c:	add	r3, sp, #8
   37950:	ldr	r7, [r9, #4]
   37954:	str	ip, [sp, #4]
   37958:	bl	34a0c <fputs@plt+0x300f8>
   3795c:	ldr	ip, [sp, #4]
   37960:	cmp	r0, #0
   37964:	blt	378e4 <fputs@plt+0x32fd0>
   37968:	cmp	ip, #0
   3796c:	bne	37a10 <fputs@plt+0x330fc>
   37970:	ldr	r3, [r4, #400]	; 0x190
   37974:	ldr	r2, [r4, #396]	; 0x18c
   37978:	rsb	r3, r3, r3, lsl #3
   3797c:	add	r3, r2, r3, lsl #3
   37980:	cmp	r2, r3
   37984:	addcc	r0, r7, fp
   37988:	bcs	379d8 <fputs@plt+0x330c4>
   3798c:	ldr	r3, [r2, #28]
   37990:	ldr	r1, [r9, #4]
   37994:	cmp	r3, #0
   37998:	beq	379b8 <fputs@plt+0x330a4>
   3799c:	cmp	r7, r1
   379a0:	beq	379b8 <fputs@plt+0x330a4>
   379a4:	cmp	r7, r3
   379a8:	bhi	379b8 <fputs@plt+0x330a4>
   379ac:	cmp	r3, r0
   379b0:	rsbcc	r3, r7, r3
   379b4:	addcc	r3, r1, r3
   379b8:	str	r3, [r2, #28]
   379bc:	add	r2, r2, #56	; 0x38
   379c0:	ldr	r3, [r4, #400]	; 0x190
   379c4:	ldr	r1, [r4, #396]	; 0x18c
   379c8:	rsb	r3, r3, r3, lsl #3
   379cc:	add	r3, r1, r3, lsl #3
   379d0:	cmp	r2, r3
   379d4:	bcc	3798c <fputs@plt+0x33078>
   379d8:	ldr	r3, [r4, #40]	; 0x28
   379dc:	ldr	r2, [r9, #4]
   379e0:	cmp	r3, #0
   379e4:	beq	37a08 <fputs@plt+0x330f4>
   379e8:	cmp	r7, r2
   379ec:	beq	37a08 <fputs@plt+0x330f4>
   379f0:	cmp	r7, r3
   379f4:	bhi	37a08 <fputs@plt+0x330f4>
   379f8:	add	fp, r7, fp
   379fc:	cmp	r3, fp
   37a00:	rsbcc	r3, r7, r3
   37a04:	addcc	r3, r2, r3
   37a08:	str	r3, [r4, #40]	; 0x28
   37a0c:	b	3781c <fputs@plt+0x32f08>
   37a10:	mov	r2, ip
   37a14:	ldr	r0, [sp, #8]
   37a18:	mov	r1, #0
   37a1c:	str	ip, [sp, #4]
   37a20:	bl	4014 <memset@plt>
   37a24:	ldmib	sp, {r3, ip}
   37a28:	add	ip, r3, ip
   37a2c:	str	ip, [sp, #8]
   37a30:	b	37970 <fputs@plt+0x3305c>
   37a34:	bl	453c <__stack_chk_fail@plt>
   37a38:	ldr	r0, [pc, #192]	; 37b00 <fputs@plt+0x331ec>
   37a3c:	movw	r2, #1374	; 0x55e
   37a40:	ldr	r1, [pc, #188]	; 37b04 <fputs@plt+0x331f0>
   37a44:	ldr	r3, [pc, #188]	; 37b08 <fputs@plt+0x331f4>
   37a48:	add	r0, pc, r0
   37a4c:	add	r1, pc, r1
   37a50:	add	r3, pc, r3
   37a54:	bl	5ac34 <fputs@plt+0x56320>
   37a58:	ldr	r0, [pc, #172]	; 37b0c <fputs@plt+0x331f8>
   37a5c:	mov	r2, #1376	; 0x560
   37a60:	ldr	r1, [pc, #168]	; 37b10 <fputs@plt+0x331fc>
   37a64:	ldr	r3, [pc, #168]	; 37b14 <fputs@plt+0x33200>
   37a68:	add	r0, pc, r0
   37a6c:	add	r1, pc, r1
   37a70:	add	r3, pc, r3
   37a74:	bl	5ac34 <fputs@plt+0x56320>
   37a78:	ldr	r0, [pc, #152]	; 37b18 <fputs@plt+0x33204>
   37a7c:	movw	r2, #1375	; 0x55f
   37a80:	ldr	r1, [pc, #148]	; 37b1c <fputs@plt+0x33208>
   37a84:	ldr	r3, [pc, #148]	; 37b20 <fputs@plt+0x3320c>
   37a88:	add	r0, pc, r0
   37a8c:	add	r1, pc, r1
   37a90:	add	r3, pc, r3
   37a94:	bl	5ac34 <fputs@plt+0x56320>
   37a98:	ldr	r0, [pc, #132]	; 37b24 <fputs@plt+0x33210>
   37a9c:	movw	r2, #1239	; 0x4d7
   37aa0:	ldr	r1, [pc, #128]	; 37b28 <fputs@plt+0x33214>
   37aa4:	ldr	r3, [pc, #128]	; 37b2c <fputs@plt+0x33218>
   37aa8:	add	r0, pc, r0
   37aac:	add	r1, pc, r1
   37ab0:	add	r3, pc, r3
   37ab4:	bl	5ac34 <fputs@plt+0x56320>
   37ab8:	ldr	r0, [pc, #112]	; 37b30 <fputs@plt+0x3321c>
   37abc:	movw	r2, #1238	; 0x4d6
   37ac0:	ldr	r1, [pc, #108]	; 37b34 <fputs@plt+0x33220>
   37ac4:	ldr	r3, [pc, #108]	; 37b38 <fputs@plt+0x33224>
   37ac8:	add	r0, pc, r0
   37acc:	add	r1, pc, r1
   37ad0:	add	r3, pc, r3
   37ad4:	bl	5ac34 <fputs@plt+0x56320>
   37ad8:	ldr	r0, [pc, #92]	; 37b3c <fputs@plt+0x33228>
   37adc:	movw	r2, #1235	; 0x4d3
   37ae0:	ldr	r1, [pc, #88]	; 37b40 <fputs@plt+0x3322c>
   37ae4:	ldr	r3, [pc, #88]	; 37b44 <fputs@plt+0x33230>
   37ae8:	add	r0, pc, r0
   37aec:	add	r1, pc, r1
   37af0:	add	r3, pc, r3
   37af4:	bl	5ac34 <fputs@plt+0x56320>
   37af8:	strdeq	r4, [r5], -r0
   37afc:	andeq	r0, r0, r0, lsr r4
   37b00:	andeq	fp, r2, ip, lsr #9
   37b04:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   37b08:	andeq	r4, r3, r0, asr ip
   37b0c:	andeq	r5, r3, r0, asr #5
   37b10:	andeq	r4, r3, r4, ror pc
   37b14:	andeq	r4, r3, r0, lsr ip
   37b18:	andeq	r4, r3, ip, lsr #31
   37b1c:	andeq	r4, r3, r4, asr pc
   37b20:	andeq	r4, r3, r0, lsl ip
   37b24:	andeq	r5, r3, ip, lsr #5
   37b28:	andeq	r4, r3, r4, lsr pc
   37b2c:	andeq	r4, r3, ip, ror #22
   37b30:	andeq	r5, r3, r0, lsl #5
   37b34:	andeq	r4, r3, r4, lsl pc
   37b38:	andeq	r4, r3, ip, asr #22
   37b3c:	andeq	r5, r3, r8, asr r2
   37b40:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   37b44:	andeq	r4, r3, ip, lsr #22
   37b48:	ldr	ip, [pc, #1608]	; 38198 <fputs@plt+0x33884>
   37b4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37b50:	subs	r6, r0, #0
   37b54:	ldr	r0, [pc, #1600]	; 3819c <fputs@plt+0x33888>
   37b58:	add	ip, pc, ip
   37b5c:	mov	sl, r3
   37b60:	sub	sp, sp, #44	; 0x2c
   37b64:	mov	r3, ip
   37b68:	mov	r4, r1
   37b6c:	ldr	r0, [ip, r0]
   37b70:	mov	r7, r2
   37b74:	ldr	r3, [r0]
   37b78:	str	r0, [sp, #12]
   37b7c:	str	r3, [sp, #36]	; 0x24
   37b80:	beq	37f98 <fputs@plt+0x33684>
   37b84:	ldrb	r5, [r6, #240]	; 0xf0
   37b88:	tst	r5, #1
   37b8c:	bne	38040 <fputs@plt+0x3372c>
   37b90:	mov	r0, r1
   37b94:	bl	40f98 <fputs@plt+0x3c684>
   37b98:	cmp	r0, #0
   37b9c:	beq	380a8 <fputs@plt+0x33794>
   37ba0:	lsrs	r5, r5, #7
   37ba4:	bne	380cc <fputs@plt+0x337b8>
   37ba8:	mov	r0, r6
   37bac:	bl	34d18 <fputs@plt+0x30404>
   37bb0:	ldr	r3, [r0, #12]
   37bb4:	mov	r5, r0
   37bb8:	cmp	r3, #0
   37bbc:	beq	37bd0 <fputs@plt+0x332bc>
   37bc0:	ldr	r2, [r0, #4]
   37bc4:	ldrb	r3, [r3, r2]
   37bc8:	cmp	r3, #0
   37bcc:	bne	37c64 <fputs@plt+0x33350>
   37bd0:	ldrb	r3, [r5]
   37bd4:	cmp	r3, #0
   37bd8:	bne	37c6c <fputs@plt+0x33358>
   37bdc:	mov	r2, r3
   37be0:	add	r0, r5, #12
   37be4:	add	r1, sp, #24
   37be8:	strb	r4, [sp, #24]
   37bec:	strb	r3, [sp, #25]
   37bf0:	bl	52b54 <fputs@plt+0x4e240>
   37bf4:	cmp	r0, #0
   37bf8:	beq	3808c <fputs@plt+0x33778>
   37bfc:	ldr	r3, [r6, #244]	; 0xf4
   37c00:	ldrb	r3, [r3, #3]
   37c04:	cmp	r3, #2
   37c08:	sub	r3, r4, #98	; 0x62
   37c0c:	beq	37c78 <fputs@plt+0x33364>
   37c10:	cmp	r3, #17
   37c14:	addls	pc, pc, r3, lsl #2
   37c18:	b	37e34 <fputs@plt+0x33520>
   37c1c:	b	37d98 <fputs@plt+0x33484>
   37c20:	b	37e34 <fputs@plt+0x33520>
   37c24:	b	37e34 <fputs@plt+0x33520>
   37c28:	b	37e34 <fputs@plt+0x33520>
   37c2c:	b	37e34 <fputs@plt+0x33520>
   37c30:	b	37dc8 <fputs@plt+0x334b4>
   37c34:	b	37de8 <fputs@plt+0x334d4>
   37c38:	b	37e34 <fputs@plt+0x33520>
   37c3c:	b	37e34 <fputs@plt+0x33520>
   37c40:	b	37e34 <fputs@plt+0x33520>
   37c44:	b	37e34 <fputs@plt+0x33520>
   37c48:	b	37e34 <fputs@plt+0x33520>
   37c4c:	b	37e34 <fputs@plt+0x33520>
   37c50:	b	37e1c <fputs@plt+0x33508>
   37c54:	b	37e34 <fputs@plt+0x33520>
   37c58:	b	37e34 <fputs@plt+0x33520>
   37c5c:	b	37e34 <fputs@plt+0x33520>
   37c60:	b	37ccc <fputs@plt+0x333b8>
   37c64:	cmp	r4, r3
   37c68:	beq	37bfc <fputs@plt+0x332e8>
   37c6c:	mvn	r8, #0
   37c70:	mvn	r4, #5
   37c74:	b	37d70 <fputs@plt+0x3345c>
   37c78:	cmp	r3, #17
   37c7c:	addls	pc, pc, r3, lsl #2
   37c80:	b	37f18 <fputs@plt+0x33604>
   37c84:	b	37e78 <fputs@plt+0x33564>
   37c88:	b	37f18 <fputs@plt+0x33604>
   37c8c:	b	37f18 <fputs@plt+0x33604>
   37c90:	b	37f18 <fputs@plt+0x33604>
   37c94:	b	37f18 <fputs@plt+0x33604>
   37c98:	b	37edc <fputs@plt+0x335c8>
   37c9c:	b	37ea8 <fputs@plt+0x33594>
   37ca0:	b	37f18 <fputs@plt+0x33604>
   37ca4:	b	37f18 <fputs@plt+0x33604>
   37ca8:	b	37f18 <fputs@plt+0x33604>
   37cac:	b	37f18 <fputs@plt+0x33604>
   37cb0:	b	37f18 <fputs@plt+0x33604>
   37cb4:	b	37f18 <fputs@plt+0x33604>
   37cb8:	b	37f00 <fputs@plt+0x335ec>
   37cbc:	b	37f18 <fputs@plt+0x33604>
   37cc0:	b	37f18 <fputs@plt+0x33604>
   37cc4:	b	37f18 <fputs@plt+0x33604>
   37cc8:	b	37edc <fputs@plt+0x335c8>
   37ccc:	cmp	r7, #0
   37cd0:	beq	3807c <fputs@plt+0x33768>
   37cd4:	mov	r0, r7
   37cd8:	bl	42a8 <strlen@plt>
   37cdc:	add	r0, r0, #5
   37ce0:	mov	r9, r0
   37ce4:	mvn	r8, #0
   37ce8:	mov	fp, #4
   37cec:	cmp	r9, #0
   37cf0:	ble	380f8 <fputs@plt+0x337e4>
   37cf4:	mov	r3, #0
   37cf8:	mov	r1, fp
   37cfc:	str	r3, [sp]
   37d00:	mov	r0, r6
   37d04:	mov	r2, r9
   37d08:	bl	37798 <fputs@plt+0x32e84>
   37d0c:	subs	fp, r0, #0
   37d10:	beq	37ff0 <fputs@plt+0x336dc>
   37d14:	cmp	r4, #115	; 0x73
   37d18:	cmpne	r4, #111	; 0x6f
   37d1c:	mov	r1, r7
   37d20:	beq	37fc4 <fputs@plt+0x336b0>
   37d24:	cmp	r4, #103	; 0x67
   37d28:	beq	37ff8 <fputs@plt+0x336e4>
   37d2c:	mov	r2, r9
   37d30:	bl	42f0 <memcpy@plt>
   37d34:	cmp	sl, #0
   37d38:	beq	37d40 <fputs@plt+0x3342c>
   37d3c:	str	fp, [sl]
   37d40:	cmp	r4, #104	; 0x68
   37d44:	ldreq	r3, [r6, #332]	; 0x14c
   37d48:	addeq	r3, r3, #1
   37d4c:	streq	r3, [r6, #332]	; 0x14c
   37d50:	ldrb	r3, [r5]
   37d54:	cmp	r3, #97	; 0x61
   37d58:	beq	37fe4 <fputs@plt+0x336d0>
   37d5c:	ldr	r3, [r5, #4]
   37d60:	mvn	r8, #0
   37d64:	mov	r4, #0
   37d68:	add	r3, r3, #1
   37d6c:	str	r3, [r5, #4]
   37d70:	mov	r0, r8
   37d74:	bl	4ec84 <fputs@plt+0x4a370>
   37d78:	ldr	r1, [sp, #12]
   37d7c:	ldr	r2, [sp, #36]	; 0x24
   37d80:	mov	r0, r4
   37d84:	ldr	r3, [r1]
   37d88:	cmp	r2, r3
   37d8c:	bne	380a4 <fputs@plt+0x33790>
   37d90:	add	sp, sp, #44	; 0x2c
   37d94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37d98:	cmp	r7, #0
   37d9c:	moveq	r3, r7
   37da0:	beq	37db0 <fputs@plt+0x3349c>
   37da4:	ldr	r3, [r7]
   37da8:	adds	r3, r3, #0
   37dac:	movne	r3, #1
   37db0:	add	r7, sp, #40	; 0x28
   37db4:	mov	r9, #4
   37db8:	mov	fp, r9
   37dbc:	mvn	r8, #0
   37dc0:	str	r3, [r7, #-20]!	; 0xffffffec
   37dc4:	b	37cf4 <fputs@plt+0x333e0>
   37dc8:	cmp	r7, #0
   37dcc:	beq	3806c <fputs@plt+0x33758>
   37dd0:	mov	r0, r7
   37dd4:	bl	42a8 <strlen@plt>
   37dd8:	add	r9, r0, #2
   37ddc:	mvn	r8, #0
   37de0:	mov	fp, #1
   37de4:	b	37cec <fputs@plt+0x333d8>
   37de8:	cmp	r7, #0
   37dec:	beq	37fb8 <fputs@plt+0x336a4>
   37df0:	ldr	r1, [r7]
   37df4:	mov	r0, r6
   37df8:	bl	34930 <fputs@plt+0x3001c>
   37dfc:	subs	r8, r0, #0
   37e00:	blt	38064 <fputs@plt+0x33750>
   37e04:	ldr	r3, [r6, #332]	; 0x14c
   37e08:	add	r7, sp, #40	; 0x28
   37e0c:	mov	r9, #4
   37e10:	mov	fp, r9
   37e14:	str	r3, [r7, #-20]!	; 0xffffffec
   37e18:	b	37cf4 <fputs@plt+0x333e0>
   37e1c:	cmp	r7, #0
   37e20:	beq	37fb8 <fputs@plt+0x336a4>
   37e24:	mov	r0, r7
   37e28:	bl	42a8 <strlen@plt>
   37e2c:	add	r9, r0, #5
   37e30:	b	37ce4 <fputs@plt+0x333d0>
   37e34:	mov	r0, r4
   37e38:	bl	41010 <fputs@plt+0x3c6fc>
   37e3c:	mov	fp, r0
   37e40:	mov	r0, r4
   37e44:	bl	4103c <fputs@plt+0x3c728>
   37e48:	cmp	fp, #0
   37e4c:	mov	r9, r0
   37e50:	mvngt	r8, #0
   37e54:	bgt	37cec <fputs@plt+0x333d8>
   37e58:	ldr	r0, [pc, #832]	; 381a0 <fputs@plt+0x3388c>
   37e5c:	movw	r2, #1643	; 0x66b
   37e60:	ldr	r1, [pc, #828]	; 381a4 <fputs@plt+0x33890>
   37e64:	ldr	r3, [pc, #828]	; 381a8 <fputs@plt+0x33894>
   37e68:	add	r0, pc, r0
   37e6c:	add	r1, pc, r1
   37e70:	add	r3, pc, r3
   37e74:	bl	5ac34 <fputs@plt+0x56320>
   37e78:	cmp	r7, #0
   37e7c:	moveq	r3, r7
   37e80:	beq	37e90 <fputs@plt+0x3357c>
   37e84:	ldr	r3, [r7]
   37e88:	adds	r3, r3, #0
   37e8c:	movne	r3, #1
   37e90:	add	r7, sp, #40	; 0x28
   37e94:	mov	r9, #1
   37e98:	mov	fp, r9
   37e9c:	mvn	r8, #0
   37ea0:	strb	r3, [r7, #-21]!	; 0xffffffeb
   37ea4:	b	37f5c <fputs@plt+0x33648>
   37ea8:	cmp	r7, #0
   37eac:	beq	37fb8 <fputs@plt+0x336a4>
   37eb0:	ldr	r1, [r7]
   37eb4:	mov	r0, r6
   37eb8:	bl	34930 <fputs@plt+0x3001c>
   37ebc:	subs	r8, r0, #0
   37ec0:	blt	38064 <fputs@plt+0x33750>
   37ec4:	ldr	r3, [r6, #332]	; 0x14c
   37ec8:	add	r7, sp, #40	; 0x28
   37ecc:	mov	r9, #4
   37ed0:	mov	fp, r9
   37ed4:	str	r3, [r7, #-20]!	; 0xffffffec
   37ed8:	b	37f5c <fputs@plt+0x33648>
   37edc:	cmp	r7, #0
   37ee0:	beq	38018 <fputs@plt+0x33704>
   37ee4:	mov	r0, r7
   37ee8:	bl	42a8 <strlen@plt>
   37eec:	add	r0, r0, #1
   37ef0:	mov	r9, r0
   37ef4:	mvn	r8, #0
   37ef8:	mov	fp, #1
   37efc:	b	37f54 <fputs@plt+0x33640>
   37f00:	cmp	r7, #0
   37f04:	beq	37fb8 <fputs@plt+0x336a4>
   37f08:	mov	r0, r7
   37f0c:	bl	42a8 <strlen@plt>
   37f10:	add	r9, r0, #1
   37f14:	b	37ef4 <fputs@plt+0x335e0>
   37f18:	add	r0, sp, #28
   37f1c:	mov	r3, #0
   37f20:	strb	r4, [sp, #28]
   37f24:	strb	r3, [sp, #29]
   37f28:	bl	45388 <fputs@plt+0x40a74>
   37f2c:	mov	fp, r0
   37f30:	add	r0, sp, #32
   37f34:	mov	r3, #0
   37f38:	strb	r4, [sp, #32]
   37f3c:	strb	r3, [sp, #33]	; 0x21
   37f40:	bl	45668 <fputs@plt+0x40d54>
   37f44:	cmp	fp, #0
   37f48:	mov	r9, r0
   37f4c:	mvngt	r8, #0
   37f50:	ble	38140 <fputs@plt+0x3382c>
   37f54:	cmp	r9, #0
   37f58:	ble	38120 <fputs@plt+0x3380c>
   37f5c:	mov	r3, #0
   37f60:	mov	r1, fp
   37f64:	str	r3, [sp]
   37f68:	mov	r0, r6
   37f6c:	mov	r2, r9
   37f70:	mov	r3, #1
   37f74:	bl	37798 <fputs@plt+0x32e84>
   37f78:	subs	fp, r0, #0
   37f7c:	beq	37ff0 <fputs@plt+0x336dc>
   37f80:	mov	r1, r7
   37f84:	mov	r2, r9
   37f88:	bl	42f0 <memcpy@plt>
   37f8c:	cmp	sl, #0
   37f90:	bne	37d3c <fputs@plt+0x33428>
   37f94:	b	37d40 <fputs@plt+0x3342c>
   37f98:	ldr	r0, [pc, #524]	; 381ac <fputs@plt+0x33898>
   37f9c:	movw	r2, #1500	; 0x5dc
   37fa0:	ldr	r1, [pc, #520]	; 381b0 <fputs@plt+0x3389c>
   37fa4:	ldr	r3, [pc, #520]	; 381b4 <fputs@plt+0x338a0>
   37fa8:	add	r0, pc, r0
   37fac:	add	r1, pc, r1
   37fb0:	add	r3, pc, r3
   37fb4:	bl	5af4c <fputs@plt+0x56638>
   37fb8:	mvn	r8, #0
   37fbc:	mvn	r4, #21
   37fc0:	b	37d70 <fputs@plt+0x3345c>
   37fc4:	sub	r3, r9, #5
   37fc8:	sub	r2, r9, #4
   37fcc:	str	r3, [fp], #4
   37fd0:	mov	r0, fp
   37fd4:	bl	42f0 <memcpy@plt>
   37fd8:	cmp	sl, #0
   37fdc:	bne	37d3c <fputs@plt+0x33428>
   37fe0:	b	37d40 <fputs@plt+0x3342c>
   37fe4:	mvn	r8, #0
   37fe8:	mov	r4, #0
   37fec:	b	37d70 <fputs@plt+0x3345c>
   37ff0:	mvn	r4, #11
   37ff4:	b	37d70 <fputs@plt+0x3345c>
   37ff8:	sub	r3, r9, #2
   37ffc:	sub	r2, r9, #1
   38000:	strb	r3, [fp], #1
   38004:	mov	r0, fp
   38008:	bl	42f0 <memcpy@plt>
   3800c:	cmp	sl, #0
   38010:	strne	fp, [sl]
   38014:	b	37d50 <fputs@plt+0x3343c>
   38018:	ldr	r7, [pc, #408]	; 381b8 <fputs@plt+0x338a4>
   3801c:	mov	r0, #1
   38020:	add	r7, pc, r7
   38024:	b	37ef0 <fputs@plt+0x335dc>
   38028:	mov	r4, r0
   3802c:	mvn	r8, #0
   38030:	mov	r0, r8
   38034:	bl	4ec84 <fputs@plt+0x4a370>
   38038:	mov	r0, r4
   3803c:	bl	4818 <_Unwind_Resume@plt>
   38040:	ldr	r0, [pc, #372]	; 381bc <fputs@plt+0x338a8>
   38044:	movw	r2, #1501	; 0x5dd
   38048:	ldr	r1, [pc, #368]	; 381c0 <fputs@plt+0x338ac>
   3804c:	ldr	r3, [pc, #368]	; 381c4 <fputs@plt+0x338b0>
   38050:	add	r0, pc, r0
   38054:	add	r1, pc, r1
   38058:	add	r3, pc, r3
   3805c:	bl	5af4c <fputs@plt+0x56638>
   38060:	mvn	r8, #0
   38064:	mov	r4, r8
   38068:	b	37d70 <fputs@plt+0x3345c>
   3806c:	ldr	r7, [pc, #340]	; 381c8 <fputs@plt+0x338b4>
   38070:	mov	r9, #2
   38074:	add	r7, pc, r7
   38078:	b	37ddc <fputs@plt+0x334c8>
   3807c:	ldr	r7, [pc, #328]	; 381cc <fputs@plt+0x338b8>
   38080:	mov	r0, #5
   38084:	add	r7, pc, r7
   38088:	b	37ce0 <fputs@plt+0x333cc>
   3808c:	ldrb	r3, [r6, #240]	; 0xf0
   38090:	mvn	r8, #0
   38094:	mvn	r4, #11
   38098:	orr	r3, r3, #128	; 0x80
   3809c:	strb	r3, [r6, #240]	; 0xf0
   380a0:	b	37d70 <fputs@plt+0x3345c>
   380a4:	bl	453c <__stack_chk_fail@plt>
   380a8:	ldr	r0, [pc, #288]	; 381d0 <fputs@plt+0x338bc>
   380ac:	movw	r2, #1502	; 0x5de
   380b0:	ldr	r1, [pc, #284]	; 381d4 <fputs@plt+0x338c0>
   380b4:	ldr	r3, [pc, #284]	; 381d8 <fputs@plt+0x338c4>
   380b8:	add	r0, pc, r0
   380bc:	add	r1, pc, r1
   380c0:	add	r3, pc, r3
   380c4:	bl	5af4c <fputs@plt+0x56638>
   380c8:	b	37fb8 <fputs@plt+0x336a4>
   380cc:	ldr	r0, [pc, #264]	; 381dc <fputs@plt+0x338c8>
   380d0:	movw	r2, #1503	; 0x5df
   380d4:	ldr	r1, [pc, #260]	; 381e0 <fputs@plt+0x338cc>
   380d8:	ldr	r3, [pc, #260]	; 381e4 <fputs@plt+0x338d0>
   380dc:	add	r0, pc, r0
   380e0:	add	r1, pc, r1
   380e4:	add	r3, pc, r3
   380e8:	bl	5af4c <fputs@plt+0x56638>
   380ec:	mvn	r8, #0
   380f0:	mvn	r4, #115	; 0x73
   380f4:	b	37d70 <fputs@plt+0x3345c>
   380f8:	ldr	r0, [pc, #232]	; 381e8 <fputs@plt+0x338d4>
   380fc:	movw	r2, #1644	; 0x66c
   38100:	ldr	r1, [pc, #228]	; 381ec <fputs@plt+0x338d8>
   38104:	ldr	r3, [pc, #228]	; 381f0 <fputs@plt+0x338dc>
   38108:	add	r0, pc, r0
   3810c:	add	r1, pc, r1
   38110:	add	r3, pc, r3
   38114:	bl	5ac34 <fputs@plt+0x56320>
   38118:	mov	r4, r0
   3811c:	b	38030 <fputs@plt+0x3371c>
   38120:	ldr	r0, [pc, #204]	; 381f4 <fputs@plt+0x338e0>
   38124:	movw	r2, #1575	; 0x627
   38128:	ldr	r1, [pc, #200]	; 381f8 <fputs@plt+0x338e4>
   3812c:	ldr	r3, [pc, #200]	; 381fc <fputs@plt+0x338e8>
   38130:	add	r0, pc, r0
   38134:	add	r1, pc, r1
   38138:	add	r3, pc, r3
   3813c:	bl	5ac34 <fputs@plt+0x56320>
   38140:	ldr	r0, [pc, #184]	; 38200 <fputs@plt+0x338ec>
   38144:	movw	r2, #1574	; 0x626
   38148:	ldr	r1, [pc, #180]	; 38204 <fputs@plt+0x338f0>
   3814c:	ldr	r3, [pc, #180]	; 38208 <fputs@plt+0x338f4>
   38150:	add	r0, pc, r0
   38154:	add	r1, pc, r1
   38158:	add	r3, pc, r3
   3815c:	bl	5ac34 <fputs@plt+0x56320>
   38160:	b	38028 <fputs@plt+0x33714>
   38164:	b	38028 <fputs@plt+0x33714>
   38168:	b	38028 <fputs@plt+0x33714>
   3816c:	b	38028 <fputs@plt+0x33714>
   38170:	b	38028 <fputs@plt+0x33714>
   38174:	b	38028 <fputs@plt+0x33714>
   38178:	b	38028 <fputs@plt+0x33714>
   3817c:	b	38028 <fputs@plt+0x33714>
   38180:	b	38028 <fputs@plt+0x33714>
   38184:	b	38028 <fputs@plt+0x33714>
   38188:	b	38028 <fputs@plt+0x33714>
   3818c:	b	38028 <fputs@plt+0x33714>
   38190:	b	38028 <fputs@plt+0x33714>
   38194:	b	38028 <fputs@plt+0x33714>
   38198:	andeq	r4, r5, r8, lsr r0
   3819c:	andeq	r0, r0, r0, lsr r4
   381a0:	andeq	r4, r3, ip, asr #23
   381a4:	andeq	r4, r3, r4, ror fp
   381a8:	andeq	r4, r3, ip, ror r6
   381ac:	andeq	sl, r2, ip, asr #30
   381b0:	andeq	r4, r3, r4, lsr sl
   381b4:	andeq	r4, r3, ip, lsr r5
   381b8:	andeq	fp, r2, ip, lsr #11
   381bc:	ldrdeq	r4, [r3], -r8
   381c0:	andeq	r4, r3, ip, lsl #19
   381c4:	muleq	r3, r4, r4
   381c8:	andeq	fp, r2, r8, asr r5
   381cc:	andeq	fp, r2, r8, asr #10
   381d0:	andeq	r4, r3, ip, lsr #25
   381d4:	andeq	r4, r3, r4, lsr #18
   381d8:	andeq	r4, r3, ip, lsr #8
   381dc:	andeq	r4, r3, r0, lsr #25
   381e0:	andeq	r4, r3, r0, lsl #18
   381e4:	andeq	r4, r3, r8, lsl #8
   381e8:	ldrdeq	r1, [r3], -r4
   381ec:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   381f0:	ldrdeq	r4, [r3], -ip
   381f4:	andeq	r1, r3, ip, lsr #15
   381f8:	andeq	r4, r3, ip, lsr #17
   381fc:			; <UNDEFINED> instruction: 0x000343b4
   38200:	andeq	r4, r3, r4, ror #17
   38204:	andeq	r4, r3, ip, lsl #17
   38208:	muleq	r3, r4, r3
   3820c:	ldr	r3, [pc, #308]	; 38348 <fputs@plt+0x33a34>
   38210:	push	{r4, r5, r6, r7, r8, lr}
   38214:	mov	r4, r2
   38218:	ldr	r2, [pc, #300]	; 3834c <fputs@plt+0x33a38>
   3821c:	add	r3, pc, r3
   38220:	sub	sp, sp, #24
   38224:	mov	r7, r0
   38228:	mov	r0, r4
   3822c:	mov	r6, r1
   38230:	ldr	r5, [r3, r2]
   38234:	ldr	r3, [r5]
   38238:	str	r3, [sp, #20]
   3823c:	bl	2cfbc <fputs@plt+0x286a8>
   38240:	cmp	r0, #0
   38244:	beq	38320 <fputs@plt+0x33a0c>
   38248:	cmp	r6, #0
   3824c:	beq	382f8 <fputs@plt+0x339e4>
   38250:	mov	r0, r7
   38254:	mov	r1, #3
   38258:	add	r2, sp, #16
   3825c:	bl	365e8 <fputs@plt+0x31cd4>
   38260:	cmp	r0, #0
   38264:	blt	382cc <fputs@plt+0x339b8>
   38268:	ldr	r1, [r4]
   3826c:	mov	r7, #115	; 0x73
   38270:	ldr	r0, [sp, #16]
   38274:	mov	r2, #4
   38278:	mov	r3, #0
   3827c:	str	r7, [sp]
   38280:	add	ip, r0, #36	; 0x24
   38284:	stmib	sp, {r1, ip}
   38288:	bl	347f0 <fputs@plt+0x2fedc>
   3828c:	subs	r8, r0, #0
   38290:	blt	382e4 <fputs@plt+0x339d0>
   38294:	ldr	r2, [r4, #4]
   38298:	cmp	r2, #0
   3829c:	beq	382b8 <fputs@plt+0x339a4>
   382a0:	ldr	r0, [sp, #16]
   382a4:	mov	r1, r7
   382a8:	add	r3, r0, #40	; 0x28
   382ac:	bl	37b48 <fputs@plt+0x33234>
   382b0:	subs	r8, r0, #0
   382b4:	blt	382e4 <fputs@plt+0x339d0>
   382b8:	ldr	r3, [sp, #16]
   382bc:	mov	r0, #0
   382c0:	mvn	r2, #0
   382c4:	str	r2, [r3, #44]	; 0x2c
   382c8:	str	r3, [r6]
   382cc:	ldr	r2, [sp, #20]
   382d0:	ldr	r3, [r5]
   382d4:	cmp	r2, r3
   382d8:	bne	382f4 <fputs@plt+0x339e0>
   382dc:	add	sp, sp, #24
   382e0:	pop	{r4, r5, r6, r7, r8, pc}
   382e4:	ldr	r0, [sp, #16]
   382e8:	bl	3533c <fputs@plt+0x30a28>
   382ec:	mov	r0, r8
   382f0:	b	382cc <fputs@plt+0x339b8>
   382f4:	bl	453c <__stack_chk_fail@plt>
   382f8:	ldr	r0, [pc, #80]	; 38350 <fputs@plt+0x33a3c>
   382fc:	movw	r2, #810	; 0x32a
   38300:	ldr	r1, [pc, #76]	; 38354 <fputs@plt+0x33a40>
   38304:	ldr	r3, [pc, #76]	; 38358 <fputs@plt+0x33a44>
   38308:	add	r0, pc, r0
   3830c:	add	r1, pc, r1
   38310:	add	r3, pc, r3
   38314:	bl	5af4c <fputs@plt+0x56638>
   38318:	mvn	r0, #21
   3831c:	b	382cc <fputs@plt+0x339b8>
   38320:	ldr	r0, [pc, #52]	; 3835c <fputs@plt+0x33a48>
   38324:	movw	r2, #809	; 0x329
   38328:	ldr	r1, [pc, #48]	; 38360 <fputs@plt+0x33a4c>
   3832c:	ldr	r3, [pc, #48]	; 38364 <fputs@plt+0x33a50>
   38330:	add	r0, pc, r0
   38334:	add	r1, pc, r1
   38338:	add	r3, pc, r3
   3833c:	bl	5af4c <fputs@plt+0x56638>
   38340:	mvn	r0, #21
   38344:	b	382cc <fputs@plt+0x339b8>
   38348:	andeq	r3, r5, r4, ror r9
   3834c:	andeq	r0, r0, r0, lsr r4
   38350:	andeq	sl, r2, ip, ror #23
   38354:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   38358:	andeq	r4, r3, ip, asr #11
   3835c:	andeq	r4, r3, ip, asr sl
   38360:	andeq	r4, r3, ip, lsr #13
   38364:	andeq	r4, r3, r4, lsr #11
   38368:	ldr	ip, [pc, #264]	; 38478 <fputs@plt+0x33b64>
   3836c:	push	{r3}		; (str r3, [sp, #-4]!)
   38370:	add	ip, pc, ip
   38374:	push	{r4, r5, r6, r7, r8, lr}
   38378:	mov	r7, r0
   3837c:	ldr	lr, [pc, #248]	; 3847c <fputs@plt+0x33b68>
   38380:	sub	sp, sp, #28
   38384:	subs	r8, r2, #0
   38388:	mov	r3, #0
   3838c:	mov	r5, r1
   38390:	ldr	r2, [sp, #52]	; 0x34
   38394:	ldr	r4, [ip, lr]
   38398:	str	r3, [sp, #8]
   3839c:	str	r3, [sp, #12]
   383a0:	ldr	r0, [r4]
   383a4:	str	r3, [sp, #16]
   383a8:	str	r0, [sp, #20]
   383ac:	beq	38440 <fputs@plt+0x33b2c>
   383b0:	cmp	r1, #0
   383b4:	beq	38418 <fputs@plt+0x33b04>
   383b8:	add	ip, sp, #56	; 0x38
   383bc:	add	r6, sp, #8
   383c0:	mov	r1, r8
   383c4:	str	ip, [sp, #4]
   383c8:	mov	r3, ip
   383cc:	mov	r0, r6
   383d0:	bl	2ce68 <fputs@plt+0x28554>
   383d4:	mov	r0, r7
   383d8:	mov	r1, r5
   383dc:	mov	r2, r6
   383e0:	bl	3820c <fputs@plt+0x338f8>
   383e4:	mov	r5, r0
   383e8:	ldr	r0, [sp, #8]
   383ec:	bl	4140 <free@plt>
   383f0:	ldr	r2, [sp, #20]
   383f4:	ldr	r3, [r4]
   383f8:	mov	r0, r5
   383fc:	cmp	r2, r3
   38400:	bne	38414 <fputs@plt+0x33b00>
   38404:	add	sp, sp, #28
   38408:	pop	{r4, r5, r6, r7, r8, lr}
   3840c:	add	sp, sp, #4
   38410:	bx	lr
   38414:	bl	453c <__stack_chk_fail@plt>
   38418:	ldr	r0, [pc, #96]	; 38480 <fputs@plt+0x33b6c>
   3841c:	movw	r2, #847	; 0x34f
   38420:	ldr	r1, [pc, #92]	; 38484 <fputs@plt+0x33b70>
   38424:	ldr	r3, [pc, #92]	; 38488 <fputs@plt+0x33b74>
   38428:	add	r0, pc, r0
   3842c:	add	r1, pc, r1
   38430:	add	r3, pc, r3
   38434:	bl	5af4c <fputs@plt+0x56638>
   38438:	mvn	r5, #21
   3843c:	b	383e8 <fputs@plt+0x33ad4>
   38440:	ldr	r0, [pc, #68]	; 3848c <fputs@plt+0x33b78>
   38444:	movw	r2, #846	; 0x34e
   38448:	ldr	r1, [pc, #64]	; 38490 <fputs@plt+0x33b7c>
   3844c:	ldr	r3, [pc, #64]	; 38494 <fputs@plt+0x33b80>
   38450:	add	r0, pc, r0
   38454:	add	r1, pc, r1
   38458:	add	r3, pc, r3
   3845c:	bl	5af4c <fputs@plt+0x56638>
   38460:	b	38438 <fputs@plt+0x33b24>
   38464:	mov	r4, r0
   38468:	ldr	r0, [sp, #8]
   3846c:	bl	4140 <free@plt>
   38470:	mov	r0, r4
   38474:	bl	4818 <_Unwind_Resume@plt>
   38478:	andeq	r3, r5, r0, lsr #16
   3847c:	andeq	r0, r0, r0, lsr r4
   38480:	andeq	sl, r2, ip, asr #21
   38484:			; <UNDEFINED> instruction: 0x000345b4
   38488:	andeq	r4, r3, r4, lsr pc
   3848c:	andeq	sp, r2, r8, ror #6
   38490:	andeq	r4, r3, ip, lsl #11
   38494:	andeq	r4, r3, ip, lsl #30
   38498:	push	{r4, r5, r6, r7, r8, r9, lr}
   3849c:	subs	r8, r0, #0
   384a0:	sub	sp, sp, #20
   384a4:	mov	r4, r2
   384a8:	mov	r5, r3
   384ac:	ldr	r7, [sp, #48]	; 0x30
   384b0:	ldr	r9, [sp, #52]	; 0x34
   384b4:	beq	385d8 <fputs@plt+0x33cc4>
   384b8:	mov	r0, r7
   384bc:	bl	2cfbc <fputs@plt+0x286a8>
   384c0:	cmp	r0, #0
   384c4:	beq	38618 <fputs@plt+0x33d04>
   384c8:	cmp	r9, #0
   384cc:	beq	385f8 <fputs@plt+0x33ce4>
   384d0:	mov	r0, r8
   384d4:	mov	r1, #3
   384d8:	bl	35004 <fputs@plt+0x306f0>
   384dc:	subs	r6, r0, #0
   384e0:	beq	385d0 <fputs@plt+0x33cbc>
   384e4:	ldr	r1, [r6, #244]	; 0xf4
   384e8:	mov	r2, r4
   384ec:	mov	r3, r5
   384f0:	ldrb	ip, [r1, #2]
   384f4:	orr	ip, ip, #1
   384f8:	strb	ip, [r1, #2]
   384fc:	strd	r4, [r6, #8]
   38500:	bl	36524 <fputs@plt+0x31c10>
   38504:	subs	r4, r0, #0
   38508:	blt	385bc <fputs@plt+0x33ca8>
   3850c:	ldr	r3, [r8, #80]	; 0x50
   38510:	cmp	r3, #0
   38514:	beq	38544 <fputs@plt+0x33c30>
   38518:	str	r3, [sp, #4]
   3851c:	mov	r2, #115	; 0x73
   38520:	add	r3, r6, #28
   38524:	str	r2, [sp]
   38528:	str	r3, [sp, #8]
   3852c:	mov	r0, r6
   38530:	mov	r2, #6
   38534:	mov	r3, #0
   38538:	bl	347f0 <fputs@plt+0x2fedc>
   3853c:	subs	r4, r0, #0
   38540:	blt	385bc <fputs@plt+0x33ca8>
   38544:	ldr	r3, [r7]
   38548:	add	r2, r6, #36	; 0x24
   3854c:	mov	r5, #115	; 0x73
   38550:	str	r2, [sp, #8]
   38554:	str	r5, [sp]
   38558:	mov	r0, r6
   3855c:	str	r3, [sp, #4]
   38560:	mov	r2, #4
   38564:	mov	r3, #0
   38568:	bl	347f0 <fputs@plt+0x2fedc>
   3856c:	subs	r4, r0, #0
   38570:	blt	385bc <fputs@plt+0x33ca8>
   38574:	ldr	r2, [r7, #4]
   38578:	cmp	r2, #0
   3857c:	beq	38598 <fputs@plt+0x33c84>
   38580:	mov	r1, r5
   38584:	mov	r0, r6
   38588:	add	r3, r6, #40	; 0x28
   3858c:	bl	37b48 <fputs@plt+0x33234>
   38590:	subs	r4, r0, #0
   38594:	blt	385bc <fputs@plt+0x33ca8>
   38598:	mov	r0, r8
   3859c:	mvn	r3, #0
   385a0:	mov	r1, r6
   385a4:	str	r3, [r6, #44]	; 0x2c
   385a8:	bl	37038 <fputs@plt+0x32724>
   385ac:	mov	r0, #0
   385b0:	str	r6, [r9]
   385b4:	add	sp, sp, #20
   385b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   385bc:	mov	r0, r6
   385c0:	bl	3533c <fputs@plt+0x30a28>
   385c4:	mov	r0, r4
   385c8:	add	sp, sp, #20
   385cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   385d0:	mvn	r0, #11
   385d4:	b	385c8 <fputs@plt+0x33cb4>
   385d8:	ldr	r0, [pc, #88]	; 38638 <fputs@plt+0x33d24>
   385dc:	mov	r2, #916	; 0x394
   385e0:	ldr	r1, [pc, #84]	; 3863c <fputs@plt+0x33d28>
   385e4:	ldr	r3, [pc, #84]	; 38640 <fputs@plt+0x33d2c>
   385e8:	add	r0, pc, r0
   385ec:	add	r1, pc, r1
   385f0:	add	r3, pc, r3
   385f4:	bl	5ac34 <fputs@plt+0x56320>
   385f8:	ldr	r0, [pc, #68]	; 38644 <fputs@plt+0x33d30>
   385fc:	movw	r2, #918	; 0x396
   38600:	ldr	r1, [pc, #64]	; 38648 <fputs@plt+0x33d34>
   38604:	ldr	r3, [pc, #64]	; 3864c <fputs@plt+0x33d38>
   38608:	add	r0, pc, r0
   3860c:	add	r1, pc, r1
   38610:	add	r3, pc, r3
   38614:	bl	5ac34 <fputs@plt+0x56320>
   38618:	ldr	r0, [pc, #48]	; 38650 <fputs@plt+0x33d3c>
   3861c:	movw	r2, #917	; 0x395
   38620:	ldr	r1, [pc, #44]	; 38654 <fputs@plt+0x33d40>
   38624:	ldr	r3, [pc, #44]	; 38658 <fputs@plt+0x33d44>
   38628:	add	r0, pc, r0
   3862c:	add	r1, pc, r1
   38630:	add	r3, pc, r3
   38634:	bl	5ac34 <fputs@plt+0x56320>
   38638:	andeq	r3, r3, r0, asr ip
   3863c:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   38640:	ldrdeq	r3, [r3], -ip
   38644:	andeq	sl, r2, ip, ror #17
   38648:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   3864c:			; <UNDEFINED> instruction: 0x00033ebc
   38650:	andeq	r4, r3, r4, ror #14
   38654:			; <UNDEFINED> instruction: 0x000343b4
   38658:	muleq	r3, ip, lr
   3865c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38660:	add	fp, sp, #32
   38664:	ldr	r3, [pc, #988]	; 38a48 <fputs@plt+0x34134>
   38668:	sub	sp, sp, #44	; 0x2c
   3866c:	cmp	r0, #0
   38670:	str	r0, [fp, #-56]	; 0xffffffc8
   38674:	add	r3, pc, r3
   38678:	ldr	r0, [pc, #972]	; 38a4c <fputs@plt+0x34138>
   3867c:	mov	r6, r1
   38680:	str	r2, [fp, #-60]	; 0xffffffc4
   38684:	ldr	r0, [r3, r0]
   38688:	ldr	r3, [r0]
   3868c:	str	r0, [fp, #-52]	; 0xffffffcc
   38690:	str	r3, [fp, #-40]	; 0xffffffd8
   38694:	beq	3883c <fputs@plt+0x33f28>
   38698:	cmp	r1, #0
   3869c:	beq	3881c <fputs@plt+0x33f08>
   386a0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   386a4:	ldr	r3, [ip, #244]	; 0xf4
   386a8:	ldrb	r3, [r3, #3]
   386ac:	cmp	r3, #2
   386b0:	beq	386d4 <fputs@plt+0x33dc0>
   386b4:	mov	r0, #0
   386b8:	ldr	ip, [fp, #-52]	; 0xffffffcc
   386bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   386c0:	ldr	r3, [ip]
   386c4:	cmp	r2, r3
   386c8:	bne	3885c <fputs@plt+0x33f48>
   386cc:	sub	sp, fp, #32
   386d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   386d4:	ldr	r4, [r1, #12]
   386d8:	cmp	r4, #0
   386dc:	beq	387e4 <fputs@plt+0x33ed0>
   386e0:	ldrb	r3, [r4]
   386e4:	cmp	r3, #0
   386e8:	beq	389f0 <fputs@plt+0x340dc>
   386ec:	mov	ip, #0
   386f0:	sub	r8, fp, #44	; 0x2c
   386f4:	str	ip, [fp, #-48]	; 0xffffffd0
   386f8:	mov	r5, ip
   386fc:	mov	r7, ip
   38700:	b	38750 <fputs@plt+0x33e3c>
   38704:	ldrb	r3, [r6, #1]
   38708:	mov	sp, r9
   3870c:	ands	r3, r3, #1
   38710:	bne	387f0 <fputs@plt+0x33edc>
   38714:	ldr	r2, [fp, #-44]	; 0xffffffd4
   38718:	cmp	r0, #0
   3871c:	addne	r4, r4, r2
   38720:	bne	38740 <fputs@plt+0x33e2c>
   38724:	add	r1, r4, r2
   38728:	ldrb	r2, [r4, r2]
   3872c:	cmp	r2, #0
   38730:	mov	r4, r1
   38734:	ldrne	ip, [fp, #-48]	; 0xffffffd0
   38738:	addne	ip, ip, #1
   3873c:	strne	ip, [fp, #-48]	; 0xffffffd0
   38740:	ldrb	sl, [r4]
   38744:	add	r5, r5, #1
   38748:	cmp	sl, #0
   3874c:	beq	387a4 <fputs@plt+0x33e90>
   38750:	mov	r0, r4
   38754:	mov	r1, r8
   38758:	bl	40dd8 <fputs@plt+0x3c4c4>
   3875c:	cmp	r0, #0
   38760:	blt	386b8 <fputs@plt+0x33da4>
   38764:	ldr	sl, [fp, #-44]	; 0xffffffd4
   38768:	mov	r9, sp
   3876c:	mov	r1, r4
   38770:	add	r3, sl, #8
   38774:	bic	r3, r3, #7
   38778:	mov	r2, sl
   3877c:	sub	sp, sp, r3
   38780:	add	r3, sp, #8
   38784:	mov	r0, r3
   38788:	bl	42f0 <memcpy@plt>
   3878c:	strb	r7, [r0, sl]
   38790:	bl	45970 <fputs@plt+0x4105c>
   38794:	cmp	r0, #0
   38798:	bge	38704 <fputs@plt+0x33df0>
   3879c:	mov	sp, r9
   387a0:	b	386b8 <fputs@plt+0x33da4>
   387a4:	cmp	r3, #0
   387a8:	bne	38888 <fputs@plt+0x33f74>
   387ac:	ldr	ip, [fp, #-48]	; 0xffffffd0
   387b0:	cmp	ip, #0
   387b4:	bne	38868 <fputs@plt+0x33f54>
   387b8:	mov	r4, #0
   387bc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   387c0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   387c4:	mov	r2, r4
   387c8:	str	r4, [sp]
   387cc:	mov	r1, #1
   387d0:	bl	37798 <fputs@plt+0x32e84>
   387d4:	cmp	r0, r4
   387d8:	beq	38860 <fputs@plt+0x33f4c>
   387dc:	mov	r0, r4
   387e0:	b	386b8 <fputs@plt+0x33da4>
   387e4:	ldr	r4, [pc, #612]	; 38a50 <fputs@plt+0x3413c>
   387e8:	add	r4, pc, r4
   387ec:	b	386e0 <fputs@plt+0x33dcc>
   387f0:	ldr	r2, [r6, #36]	; 0x24
   387f4:	cmp	r2, r5
   387f8:	bcs	38714 <fputs@plt+0x33e00>
   387fc:	ldr	r0, [pc, #592]	; 38a54 <fputs@plt+0x34140>
   38800:	movw	r2, #2222	; 0x8ae
   38804:	ldr	r1, [pc, #588]	; 38a58 <fputs@plt+0x34144>
   38808:	ldr	r3, [pc, #588]	; 38a5c <fputs@plt+0x34148>
   3880c:	add	r0, pc, r0
   38810:	add	r1, pc, r1
   38814:	add	r3, pc, r3
   38818:	bl	5ac34 <fputs@plt+0x56320>
   3881c:	ldr	r0, [pc, #572]	; 38a60 <fputs@plt+0x3414c>
   38820:	movw	r2, #2199	; 0x897
   38824:	ldr	r1, [pc, #568]	; 38a64 <fputs@plt+0x34150>
   38828:	ldr	r3, [pc, #568]	; 38a68 <fputs@plt+0x34154>
   3882c:	add	r0, pc, r0
   38830:	add	r1, pc, r1
   38834:	add	r3, pc, r3
   38838:	bl	5ac34 <fputs@plt+0x56320>
   3883c:	ldr	r0, [pc, #552]	; 38a6c <fputs@plt+0x34158>
   38840:	movw	r2, #2198	; 0x896
   38844:	ldr	r1, [pc, #548]	; 38a70 <fputs@plt+0x3415c>
   38848:	ldr	r3, [pc, #548]	; 38a74 <fputs@plt+0x34160>
   3884c:	add	r0, pc, r0
   38850:	add	r1, pc, r1
   38854:	add	r3, pc, r3
   38858:	bl	5ac34 <fputs@plt+0x56320>
   3885c:	bl	453c <__stack_chk_fail@plt>
   38860:	mvn	r0, #11
   38864:	b	386b8 <fputs@plt+0x33da4>
   38868:	ldr	r0, [pc, #520]	; 38a78 <fputs@plt+0x34164>
   3886c:	movw	r2, #2235	; 0x8bb
   38870:	ldr	r1, [pc, #516]	; 38a7c <fputs@plt+0x34168>
   38874:	ldr	r3, [pc, #516]	; 38a80 <fputs@plt+0x3416c>
   38878:	add	r0, pc, r0
   3887c:	add	r1, pc, r1
   38880:	add	r3, pc, r3
   38884:	bl	5ac34 <fputs@plt+0x56320>
   38888:	ldr	r3, [r6, #36]	; 0x24
   3888c:	cmp	r5, r3
   38890:	bne	38a08 <fputs@plt+0x340f4>
   38894:	ldr	ip, [fp, #-48]	; 0xffffffd0
   38898:	cmp	ip, #0
   3889c:	beq	387b8 <fputs@plt+0x33ea4>
   388a0:	ldr	r3, [r6, #32]
   388a4:	sub	r5, r5, #-1073741823	; 0xc0000001
   388a8:	ldr	ip, [fp, #-56]	; 0xffffffc8
   388ac:	ldr	r3, [r3, r5, lsl #2]
   388b0:	ldr	r1, [ip, #264]	; 0x108
   388b4:	cmp	r3, r1
   388b8:	bne	38a28 <fputs@plt+0x34114>
   388bc:	ldr	r0, [r6, #20]
   388c0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   388c4:	rsb	r0, r0, r3
   388c8:	bl	45c08 <fputs@plt+0x412f4>
   388cc:	mov	r1, #1
   388d0:	str	r0, [fp, #-64]	; 0xffffffc0
   388d4:	str	sl, [sp]
   388d8:	ldr	ip, [fp, #-48]	; 0xffffffd0
   388dc:	ldr	lr, [fp, #-64]	; 0xffffffc0
   388e0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   388e4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   388e8:	mul	r2, ip, lr
   388ec:	bl	37798 <fputs@plt+0x32e84>
   388f0:	cmp	r0, #0
   388f4:	str	r0, [fp, #-56]	; 0xffffffc8
   388f8:	beq	38860 <fputs@plt+0x33f4c>
   388fc:	ldr	r9, [r6, #12]
   38900:	cmp	r9, #0
   38904:	beq	389e4 <fputs@plt+0x340d0>
   38908:	ldr	r3, [r6, #36]	; 0x24
   3890c:	cmp	r3, #0
   38910:	beq	386b4 <fputs@plt+0x33da0>
   38914:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38918:	mov	r5, #0
   3891c:	mov	sl, r5
   38920:	sub	r3, r3, #1
   38924:	str	r3, [fp, #-48]	; 0xffffffd0
   38928:	b	38940 <fputs@plt+0x3402c>
   3892c:	mov	sp, r7
   38930:	ldr	r3, [r6, #36]	; 0x24
   38934:	add	r5, r5, #1
   38938:	cmp	r5, r3
   3893c:	bcs	386b4 <fputs@plt+0x33da0>
   38940:	mov	r0, r9
   38944:	mov	r1, r8
   38948:	bl	40dd8 <fputs@plt+0x3c4c4>
   3894c:	cmp	r0, #0
   38950:	blt	386b8 <fputs@plt+0x33da4>
   38954:	ldr	r4, [fp, #-44]	; 0xffffffd4
   38958:	mov	r7, sp
   3895c:	mov	r1, r9
   38960:	add	r3, r4, #8
   38964:	add	r9, r9, r4
   38968:	bic	r3, r3, #7
   3896c:	mov	r2, r4
   38970:	sub	sp, sp, r3
   38974:	add	r3, sp, #8
   38978:	mov	r0, r3
   3897c:	bl	42f0 <memcpy@plt>
   38980:	mov	ip, #0
   38984:	strb	ip, [r0, r4]
   38988:	bl	45970 <fputs@plt+0x4105c>
   3898c:	cmp	r0, #0
   38990:	blt	389dc <fputs@plt+0x340c8>
   38994:	bne	3892c <fputs@plt+0x34018>
   38998:	ldrb	r3, [r9]
   3899c:	cmp	r3, #0
   389a0:	beq	3892c <fputs@plt+0x34018>
   389a4:	ldr	r2, [r6, #32]
   389a8:	mov	sp, r7
   389ac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   389b0:	ldr	ip, [fp, #-64]	; 0xffffffc0
   389b4:	ldr	lr, [fp, #-56]	; 0xffffffc8
   389b8:	rsb	r0, sl, r3
   389bc:	ldr	r2, [r2, r5, lsl #2]
   389c0:	add	sl, sl, #1
   389c4:	ldr	r3, [r6, #20]
   389c8:	mov	r1, ip
   389cc:	mla	r0, ip, r0, lr
   389d0:	rsb	r2, r3, r2
   389d4:	bl	45d1c <fputs@plt+0x41408>
   389d8:	b	38930 <fputs@plt+0x3401c>
   389dc:	mov	sp, r7
   389e0:	b	386b8 <fputs@plt+0x33da4>
   389e4:	ldr	r9, [pc, #152]	; 38a84 <fputs@plt+0x34170>
   389e8:	add	r9, pc, r9
   389ec:	b	38908 <fputs@plt+0x33ff4>
   389f0:	ldrb	r3, [r6, #1]
   389f4:	tst	r3, #1
   389f8:	beq	387b8 <fputs@plt+0x33ea4>
   389fc:	ldr	r3, [r6, #36]	; 0x24
   38a00:	cmp	r3, #0
   38a04:	beq	387b8 <fputs@plt+0x33ea4>
   38a08:	ldr	r0, [pc, #120]	; 38a88 <fputs@plt+0x34174>
   38a0c:	movw	r2, #2234	; 0x8ba
   38a10:	ldr	r1, [pc, #116]	; 38a8c <fputs@plt+0x34178>
   38a14:	ldr	r3, [pc, #116]	; 38a90 <fputs@plt+0x3417c>
   38a18:	add	r0, pc, r0
   38a1c:	add	r1, pc, r1
   38a20:	add	r3, pc, r3
   38a24:	bl	5ac34 <fputs@plt+0x56320>
   38a28:	ldr	r0, [pc, #100]	; 38a94 <fputs@plt+0x34180>
   38a2c:	movw	r2, #2245	; 0x8c5
   38a30:	ldr	r1, [pc, #96]	; 38a98 <fputs@plt+0x34184>
   38a34:	ldr	r3, [pc, #96]	; 38a9c <fputs@plt+0x34188>
   38a38:	add	r0, pc, r0
   38a3c:	add	r1, pc, r1
   38a40:	add	r3, pc, r3
   38a44:	bl	5ac34 <fputs@plt+0x56320>
   38a48:	andeq	r3, r5, ip, lsl r5
   38a4c:	andeq	r0, r0, r0, lsr r4
   38a50:	andeq	sl, r2, r4, ror #27
   38a54:	muleq	r3, r8, r5
   38a58:	ldrdeq	r4, [r3], -r0
   38a5c:	muleq	r3, r4, r0
   38a60:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   38a64:			; <UNDEFINED> instruction: 0x000341b0
   38a68:	andeq	r4, r3, r4, ror r0
   38a6c:	andeq	sl, r2, r8, lsr #13
   38a70:	muleq	r3, r0, r1
   38a74:	andeq	r4, r3, r4, asr r0
   38a78:	andeq	r4, r3, ip, ror r5
   38a7c:	andeq	r4, r3, r4, ror #2
   38a80:	andeq	r4, r3, r8, lsr #32
   38a84:	andeq	sl, r2, r4, ror #23
   38a88:			; <UNDEFINED> instruction: 0x000343b4
   38a8c:	andeq	r3, r3, r4, asr #31
   38a90:	andeq	r3, r3, r8, lsl #29
   38a94:	andeq	r4, r3, r0, ror #7
   38a98:	andeq	r3, r3, r4, lsr #31
   38a9c:	andeq	r3, r3, r8, ror #28
   38aa0:	mov	r3, #0
   38aa4:	b	37b48 <fputs@plt+0x33234>
   38aa8:	ldr	r3, [pc, #2268]	; 3938c <fputs@plt+0x34a78>
   38aac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38ab0:	subs	r4, r0, #0
   38ab4:	ldr	r0, [pc, #2260]	; 39390 <fputs@plt+0x34a7c>
   38ab8:	add	r3, pc, r3
   38abc:	sub	sp, sp, #60	; 0x3c
   38ac0:	mov	r5, r1
   38ac4:	mov	r7, r2
   38ac8:	ldr	r8, [r3, r0]
   38acc:	ldr	r3, [r8]
   38ad0:	str	r3, [sp, #52]	; 0x34
   38ad4:	beq	3935c <fputs@plt+0x34a48>
   38ad8:	ldrb	r1, [r4, #240]	; 0xf0
   38adc:	tst	r1, #1
   38ae0:	bne	3930c <fputs@plt+0x349f8>
   38ae4:	cmp	r2, #0
   38ae8:	beq	392e4 <fputs@plt+0x349d0>
   38aec:	lsrs	fp, r1, #7
   38af0:	bne	39334 <fputs@plt+0x34a20>
   38af4:	ldr	r2, [r4, #400]	; 0x190
   38af8:	add	r0, r4, #396	; 0x18c
   38afc:	add	r1, r4, #404	; 0x194
   38b00:	mov	r3, #56	; 0x38
   38b04:	add	r2, r2, #1
   38b08:	bl	52ca4 <fputs@plt+0x4e390>
   38b0c:	cmp	r0, #0
   38b10:	beq	39234 <fputs@plt+0x34920>
   38b14:	mov	r0, r4
   38b18:	bl	34d18 <fputs@plt+0x30404>
   38b1c:	mov	r6, r0
   38b20:	mov	r0, r7
   38b24:	bl	480c <__strdup@plt>
   38b28:	subs	r9, r0, #0
   38b2c:	beq	39234 <fputs@plt+0x34920>
   38b30:	ldr	r3, [r6, #4]
   38b34:	cmp	r5, #97	; 0x61
   38b38:	str	r3, [r6, #8]
   38b3c:	ldr	sl, [r4, #264]	; 0x108
   38b40:	beq	38b8c <fputs@plt+0x34278>
   38b44:	cmp	r5, #118	; 0x76
   38b48:	beq	38c18 <fputs@plt+0x34304>
   38b4c:	cmp	r5, #114	; 0x72
   38b50:	beq	38d6c <fputs@plt+0x34458>
   38b54:	cmp	r5, #101	; 0x65
   38b58:	beq	38ed8 <fputs@plt+0x345c4>
   38b5c:	mvn	ip, #21
   38b60:	mov	r0, r9
   38b64:	str	ip, [sp, #12]
   38b68:	bl	4140 <free@plt>
   38b6c:	ldr	ip, [sp, #12]
   38b70:	mov	r0, ip
   38b74:	ldr	r2, [sp, #52]	; 0x34
   38b78:	ldr	r3, [r8]
   38b7c:	cmp	r2, r3
   38b80:	bne	392a4 <fputs@plt+0x34990>
   38b84:	add	sp, sp, #60	; 0x3c
   38b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b8c:	mov	r0, r7
   38b90:	mov	r1, #1
   38b94:	bl	40dfc <fputs@plt+0x3c4e8>
   38b98:	cmp	r0, #0
   38b9c:	beq	38b5c <fputs@plt+0x34248>
   38ba0:	ldr	r3, [r6, #12]
   38ba4:	cmp	r3, #0
   38ba8:	beq	38fbc <fputs@plt+0x346a8>
   38bac:	ldr	r1, [r6, #4]
   38bb0:	ldrb	r2, [r3, r1]
   38bb4:	cmp	r2, #0
   38bb8:	beq	38fbc <fputs@plt+0x346a8>
   38bbc:	cmp	r2, #97	; 0x61
   38bc0:	bne	39160 <fputs@plt+0x3484c>
   38bc4:	add	ip, r1, #1
   38bc8:	mov	r0, r7
   38bcc:	add	fp, r3, ip
   38bd0:	str	ip, [sp, #12]
   38bd4:	bl	42a8 <strlen@plt>
   38bd8:	mov	r1, r7
   38bdc:	mov	r3, r0
   38be0:	mov	r0, fp
   38be4:	mov	r2, r3
   38be8:	str	r3, [sp, #8]
   38bec:	bl	4770 <strncmp@plt>
   38bf0:	ldr	r3, [sp, #8]
   38bf4:	ldr	ip, [sp, #12]
   38bf8:	cmp	r0, #0
   38bfc:	bne	39160 <fputs@plt+0x3484c>
   38c00:	add	fp, fp, r3
   38c04:	cmp	fp, #0
   38c08:	beq	39160 <fputs@plt+0x3484c>
   38c0c:	add	r3, r3, ip
   38c10:	str	r3, [sp, #20]
   38c14:	b	3900c <fputs@plt+0x346f8>
   38c18:	mov	r1, fp
   38c1c:	mov	r0, r7
   38c20:	bl	40dfc <fputs@plt+0x3c4e8>
   38c24:	cmp	r0, #0
   38c28:	beq	39258 <fputs@plt+0x34944>
   38c2c:	ldrb	r3, [r7]
   38c30:	cmp	r3, #123	; 0x7b
   38c34:	beq	39258 <fputs@plt+0x34944>
   38c38:	ldr	r3, [r6, #12]
   38c3c:	cmp	r3, #0
   38c40:	beq	38c54 <fputs@plt+0x34340>
   38c44:	ldr	r2, [r6, #4]
   38c48:	ldrb	r3, [r3, r2]
   38c4c:	cmp	r3, #0
   38c50:	bne	390c8 <fputs@plt+0x347b4>
   38c54:	ldrb	r3, [r6]
   38c58:	cmp	r3, #0
   38c5c:	bne	390d0 <fputs@plt+0x347bc>
   38c60:	mov	r2, r3
   38c64:	add	r0, r6, #12
   38c68:	add	r1, sp, #40	; 0x28
   38c6c:	strb	r3, [sp, #41]	; 0x29
   38c70:	mov	r3, #118	; 0x76
   38c74:	strb	r3, [sp, #40]	; 0x28
   38c78:	bl	52b54 <fputs@plt+0x4e240>
   38c7c:	cmp	r0, #0
   38c80:	ldrbeq	r3, [r4, #240]	; 0xf0
   38c84:	mvneq	ip, #11
   38c88:	orreq	r3, r3, #128	; 0x80
   38c8c:	strbeq	r3, [r4, #240]	; 0xf0
   38c90:	beq	38cfc <fputs@plt+0x343e8>
   38c94:	ldr	r3, [r4, #244]	; 0xf4
   38c98:	ldrb	r3, [r3, #3]
   38c9c:	cmp	r3, #2
   38ca0:	beq	3920c <fputs@plt+0x348f8>
   38ca4:	mov	r0, r7
   38ca8:	bl	42a8 <strlen@plt>
   38cac:	mov	r3, #0
   38cb0:	mov	r1, #1
   38cb4:	str	r3, [sp]
   38cb8:	add	r2, r0, #2
   38cbc:	mov	fp, r0
   38cc0:	mov	r0, r4
   38cc4:	bl	37798 <fputs@plt+0x32e84>
   38cc8:	cmp	r0, #0
   38ccc:	beq	3922c <fputs@plt+0x34918>
   38cd0:	mov	r1, r7
   38cd4:	strb	fp, [r0], #1
   38cd8:	add	r2, fp, #1
   38cdc:	bl	42f0 <memcpy@plt>
   38ce0:	ldrb	r3, [r6]
   38ce4:	cmp	r3, #97	; 0x61
   38ce8:	moveq	ip, #0
   38cec:	ldrne	r3, [r6, #4]
   38cf0:	movne	ip, #0
   38cf4:	addne	r3, r3, #1
   38cf8:	strne	r3, [r6, #4]
   38cfc:	mov	r3, #0
   38d00:	mov	r2, r3
   38d04:	mov	r7, r3
   38d08:	cmp	ip, #0
   38d0c:	blt	38b60 <fputs@plt+0x3424c>
   38d10:	ldr	r1, [r4, #400]	; 0x190
   38d14:	mov	r6, #0
   38d18:	ldr	ip, [r4, #396]	; 0x18c
   38d1c:	mov	r0, r6
   38d20:	add	fp, r1, #1
   38d24:	str	fp, [r4, #400]	; 0x190
   38d28:	rsb	r1, r1, r1, lsl #3
   38d2c:	lsl	r4, r1, #3
   38d30:	add	r1, ip, r4
   38d34:	strb	r5, [ip, r4]
   38d38:	ldrb	r4, [r1, #1]
   38d3c:	str	r9, [r1, #12]
   38d40:	bfi	r4, r3, #0, #1
   38d44:	str	r7, [r1, #28]
   38d48:	str	sl, [r1, #16]
   38d4c:	str	r2, [r1, #20]
   38d50:	strb	r4, [r1, #1]
   38d54:	str	r6, [r1, #52]	; 0x34
   38d58:	str	r6, [r1, #4]
   38d5c:	str	r6, [r1, #40]	; 0x28
   38d60:	str	r6, [r1, #36]	; 0x24
   38d64:	str	r6, [r1, #32]
   38d68:	b	38b74 <fputs@plt+0x34260>
   38d6c:	mov	r1, fp
   38d70:	mov	r0, r7
   38d74:	bl	40eb0 <fputs@plt+0x3c59c>
   38d78:	cmp	r0, #0
   38d7c:	beq	3926c <fputs@plt+0x34958>
   38d80:	ldr	fp, [r6, #12]
   38d84:	cmp	fp, #0
   38d88:	beq	38e14 <fputs@plt+0x34500>
   38d8c:	ldr	ip, [r6, #4]
   38d90:	ldrb	r3, [fp, ip]
   38d94:	cmp	r3, #0
   38d98:	beq	38e14 <fputs@plt+0x34500>
   38d9c:	mov	r0, r7
   38da0:	str	r3, [sp, #8]
   38da4:	str	ip, [sp, #12]
   38da8:	bl	42a8 <strlen@plt>
   38dac:	ldr	r3, [sp, #8]
   38db0:	ldr	ip, [sp, #12]
   38db4:	cmp	r3, #40	; 0x28
   38db8:	str	r0, [sp, #16]
   38dbc:	bne	39168 <fputs@plt+0x34854>
   38dc0:	add	r3, ip, #1
   38dc4:	mov	r2, r0
   38dc8:	add	r3, fp, r3
   38dcc:	mov	r1, r7
   38dd0:	str	r3, [sp, #8]
   38dd4:	mov	r0, r3
   38dd8:	bl	4770 <strncmp@plt>
   38ddc:	ldr	r3, [sp, #8]
   38de0:	ldr	ip, [sp, #12]
   38de4:	cmp	r0, #0
   38de8:	bne	39168 <fputs@plt+0x34854>
   38dec:	ldr	r1, [sp, #16]
   38df0:	adds	r3, r3, r1
   38df4:	beq	3916c <fputs@plt+0x34858>
   38df8:	add	ip, r1, ip
   38dfc:	add	fp, fp, ip
   38e00:	ldrb	r2, [fp, #1]
   38e04:	cmp	r2, #41	; 0x29
   38e08:	bne	39248 <fputs@plt+0x34934>
   38e0c:	add	fp, ip, #2
   38e10:	b	38e60 <fputs@plt+0x3454c>
   38e14:	ldrb	ip, [r6]
   38e18:	cmp	ip, #0
   38e1c:	bne	39168 <fputs@plt+0x34854>
   38e20:	str	ip, [sp]
   38e24:	add	r0, r6, #12
   38e28:	add	r1, sp, #48	; 0x30
   38e2c:	mov	r2, r7
   38e30:	add	r3, sp, #44	; 0x2c
   38e34:	strb	ip, [sp, #49]	; 0x31
   38e38:	strb	ip, [sp, #45]	; 0x2d
   38e3c:	mov	lr, #40	; 0x28
   38e40:	mov	ip, #41	; 0x29
   38e44:	strb	lr, [sp, #48]	; 0x30
   38e48:	strb	ip, [sp, #44]	; 0x2c
   38e4c:	bl	52b54 <fputs@plt+0x4e240>
   38e50:	cmp	r0, #0
   38e54:	beq	392c8 <fputs@plt+0x349b4>
   38e58:	ldr	fp, [r6, #12]
   38e5c:	rsb	fp, fp, r0
   38e60:	ldr	r3, [r4, #244]	; 0xf4
   38e64:	ldrb	r3, [r3, #3]
   38e68:	cmp	r3, #2
   38e6c:	bne	39178 <fputs@plt+0x34864>
   38e70:	mov	r0, r7
   38e74:	bl	45388 <fputs@plt+0x40a74>
   38e78:	subs	ip, r0, #0
   38e7c:	blt	39200 <fputs@plt+0x348ec>
   38e80:	mov	r2, #0
   38e84:	mov	r1, ip
   38e88:	str	r2, [sp]
   38e8c:	mov	r3, r2
   38e90:	mov	r0, r4
   38e94:	bl	37798 <fputs@plt+0x32e84>
   38e98:	cmp	r0, #0
   38e9c:	beq	392a8 <fputs@plt+0x34994>
   38ea0:	mov	r0, r7
   38ea4:	bl	45970 <fputs@plt+0x4105c>
   38ea8:	subs	ip, r0, #0
   38eac:	blt	39200 <fputs@plt+0x348ec>
   38eb0:	ldr	r2, [r4, #264]	; 0x108
   38eb4:	movne	r3, #0
   38eb8:	moveq	r3, #1
   38ebc:	ldrb	r1, [r6]
   38ec0:	cmp	r1, #97	; 0x61
   38ec4:	moveq	ip, #0
   38ec8:	movne	ip, #0
   38ecc:	strne	fp, [r6, #4]
   38ed0:	mov	r7, #0
   38ed4:	b	38d08 <fputs@plt+0x343f4>
   38ed8:	mov	r0, r7
   38edc:	bl	40e7c <fputs@plt+0x3c568>
   38ee0:	cmp	r0, #0
   38ee4:	beq	3928c <fputs@plt+0x34978>
   38ee8:	ldrb	r3, [r6]
   38eec:	cmp	r3, #97	; 0x61
   38ef0:	bne	39168 <fputs@plt+0x34854>
   38ef4:	ldr	fp, [r6, #12]
   38ef8:	cmp	fp, #0
   38efc:	beq	392b8 <fputs@plt+0x349a4>
   38f00:	ldr	r2, [r6, #4]
   38f04:	ldrb	r3, [fp, r2]
   38f08:	cmp	r3, #0
   38f0c:	beq	3916c <fputs@plt+0x34858>
   38f10:	mov	r0, r7
   38f14:	str	r2, [sp, #12]
   38f18:	str	r3, [sp, #8]
   38f1c:	bl	42a8 <strlen@plt>
   38f20:	ldr	r3, [sp, #8]
   38f24:	ldr	r2, [sp, #12]
   38f28:	cmp	r3, #123	; 0x7b
   38f2c:	mov	r6, r0
   38f30:	bne	39168 <fputs@plt+0x34854>
   38f34:	add	r3, r2, #1
   38f38:	mov	r1, r7
   38f3c:	add	ip, fp, r3
   38f40:	mov	r2, r0
   38f44:	str	r3, [sp, #8]
   38f48:	mov	r0, ip
   38f4c:	str	ip, [sp, #12]
   38f50:	bl	4770 <strncmp@plt>
   38f54:	ldr	r3, [sp, #8]
   38f58:	ldr	ip, [sp, #12]
   38f5c:	cmp	r0, #0
   38f60:	bne	39168 <fputs@plt+0x34854>
   38f64:	adds	ip, ip, r6
   38f68:	beq	39384 <fputs@plt+0x34a70>
   38f6c:	add	r6, fp, r6
   38f70:	ldrb	r3, [r6, r3]
   38f74:	cmp	r3, #125	; 0x7d
   38f78:	bne	39248 <fputs@plt+0x34934>
   38f7c:	ldr	r3, [r4, #244]	; 0xf4
   38f80:	ldrb	r3, [r3, #3]
   38f84:	cmp	r3, #2
   38f88:	beq	390d8 <fputs@plt+0x347c4>
   38f8c:	mov	r2, r0
   38f90:	str	r0, [sp]
   38f94:	mov	r3, r0
   38f98:	mov	r1, #8
   38f9c:	mov	r0, r4
   38fa0:	bl	37798 <fputs@plt+0x32e84>
   38fa4:	cmp	r0, #0
   38fa8:	beq	392a8 <fputs@plt+0x34994>
   38fac:	mov	r3, #0
   38fb0:	mov	r2, r3
   38fb4:	mov	ip, r3
   38fb8:	b	38ed0 <fputs@plt+0x345bc>
   38fbc:	ldrb	ip, [r6]
   38fc0:	cmp	ip, #0
   38fc4:	bne	39160 <fputs@plt+0x3484c>
   38fc8:	mov	r3, ip
   38fcc:	add	r0, r6, #12
   38fd0:	add	r1, sp, #36	; 0x24
   38fd4:	mov	r2, r7
   38fd8:	strb	ip, [sp, #37]	; 0x25
   38fdc:	mov	ip, #97	; 0x61
   38fe0:	strb	ip, [sp, #36]	; 0x24
   38fe4:	bl	52b54 <fputs@plt+0x4e240>
   38fe8:	cmp	r0, #0
   38fec:	ldrbeq	r3, [r4, #240]	; 0xf0
   38ff0:	mvneq	ip, #11
   38ff4:	orreq	r3, r3, #128	; 0x80
   38ff8:	strbeq	r3, [r4, #240]	; 0xf0
   38ffc:	beq	38b60 <fputs@plt+0x3424c>
   39000:	ldr	r3, [r6, #12]
   39004:	rsb	r3, r3, r0
   39008:	str	r3, [sp, #20]
   3900c:	ldr	r3, [r4, #244]	; 0xf4
   39010:	ldrb	r3, [r3, #3]
   39014:	cmp	r3, #2
   39018:	beq	391a8 <fputs@plt+0x34894>
   3901c:	ldrb	r0, [r7]
   39020:	bl	41010 <fputs@plt+0x3c6fc>
   39024:	subs	ip, r0, #0
   39028:	blt	38cfc <fputs@plt+0x343e8>
   3902c:	mov	fp, #0
   39030:	mov	r1, #4
   39034:	str	fp, [sp]
   39038:	mov	r3, fp
   3903c:	mov	r2, r1
   39040:	mov	r0, r4
   39044:	str	ip, [sp, #12]
   39048:	bl	37798 <fputs@plt+0x32e84>
   3904c:	ldr	ip, [sp, #12]
   39050:	subs	r7, r0, #0
   39054:	beq	3929c <fputs@plt+0x34988>
   39058:	ldr	r0, [r4, #312]	; 0x138
   3905c:	mov	r1, ip
   39060:	mov	r2, fp
   39064:	mov	r3, fp
   39068:	str	r0, [sp, #16]
   3906c:	mov	r0, r4
   39070:	ldr	ip, [sp, #16]
   39074:	ldr	ip, [ip, #4]
   39078:	str	ip, [sp, #24]
   3907c:	ldr	ip, [sp, #16]
   39080:	ldr	ip, [ip, #12]
   39084:	str	fp, [sp]
   39088:	str	ip, [sp, #28]
   3908c:	bl	37798 <fputs@plt+0x32e84>
   39090:	cmp	r0, fp
   39094:	beq	3929c <fputs@plt+0x34988>
   39098:	ldr	r3, [r4, #312]	; 0x138
   3909c:	ldr	ip, [sp, #16]
   390a0:	cmp	ip, r3
   390a4:	beq	39130 <fputs@plt+0x3481c>
   390a8:	mov	r3, #0
   390ac:	str	r3, [r7]
   390b0:	mov	r2, r3
   390b4:	ldrb	r1, [r6]
   390b8:	cmp	r1, #97	; 0x61
   390bc:	ldrne	ip, [sp, #20]
   390c0:	strne	ip, [r6, #4]
   390c4:	b	38d10 <fputs@plt+0x343fc>
   390c8:	cmp	r3, #118	; 0x76
   390cc:	beq	38c94 <fputs@plt+0x34380>
   390d0:	mvn	ip, #5
   390d4:	b	38cfc <fputs@plt+0x343e8>
   390d8:	mov	r0, r7
   390dc:	bl	45388 <fputs@plt+0x40a74>
   390e0:	subs	ip, r0, #0
   390e4:	blt	39200 <fputs@plt+0x348ec>
   390e8:	mov	fp, #0
   390ec:	mov	r1, ip
   390f0:	str	fp, [sp]
   390f4:	mov	r2, fp
   390f8:	mov	r3, fp
   390fc:	mov	r0, r4
   39100:	bl	37798 <fputs@plt+0x32e84>
   39104:	cmp	r0, fp
   39108:	beq	392a8 <fputs@plt+0x34994>
   3910c:	mov	r0, r7
   39110:	bl	45970 <fputs@plt+0x4105c>
   39114:	subs	ip, r0, #0
   39118:	blt	39260 <fputs@plt+0x3494c>
   3911c:	mov	ip, fp
   39120:	ldr	r2, [r4, #264]	; 0x108
   39124:	movne	r3, #0
   39128:	moveq	r3, #1
   3912c:	b	38ed0 <fputs@plt+0x345bc>
   39130:	ldr	r3, [ip, #4]
   39134:	ldr	ip, [sp, #24]
   39138:	cmp	ip, r3
   3913c:	beq	390a8 <fputs@plt+0x34794>
   39140:	cmp	r7, ip
   39144:	bcc	390a8 <fputs@plt+0x34794>
   39148:	ldr	r0, [sp, #28]
   3914c:	add	r2, ip, r0
   39150:	cmp	r7, r2
   39154:	rsbcc	r7, ip, r7
   39158:	addcc	r7, r3, r7
   3915c:	b	390a8 <fputs@plt+0x34794>
   39160:	mvn	ip, #5
   39164:	b	38b60 <fputs@plt+0x3424c>
   39168:	mov	r3, #0
   3916c:	mvn	ip, #5
   39170:	mov	r2, r3
   39174:	b	38ed0 <fputs@plt+0x345bc>
   39178:	mov	r7, #0
   3917c:	mov	r0, r4
   39180:	str	r7, [sp]
   39184:	mov	r2, r7
   39188:	mov	r3, r7
   3918c:	mov	r1, #8
   39190:	bl	37798 <fputs@plt+0x32e84>
   39194:	cmp	r0, r7
   39198:	beq	392a8 <fputs@plt+0x34994>
   3919c:	mov	r3, r7
   391a0:	mov	r2, r7
   391a4:	b	38ebc <fputs@plt+0x345a8>
   391a8:	mov	r0, r7
   391ac:	bl	45388 <fputs@plt+0x40a74>
   391b0:	subs	ip, r0, #0
   391b4:	blt	38cfc <fputs@plt+0x343e8>
   391b8:	mov	fp, #0
   391bc:	mov	r1, ip
   391c0:	str	fp, [sp]
   391c4:	mov	r2, fp
   391c8:	mov	r3, fp
   391cc:	mov	r0, r4
   391d0:	bl	37798 <fputs@plt+0x32e84>
   391d4:	cmp	r0, fp
   391d8:	beq	3929c <fputs@plt+0x34988>
   391dc:	mov	r0, r7
   391e0:	bl	45970 <fputs@plt+0x4105c>
   391e4:	subs	ip, r0, #0
   391e8:	blt	3927c <fputs@plt+0x34968>
   391ec:	mov	r7, fp
   391f0:	ldr	r2, [r4, #264]	; 0x108
   391f4:	movne	r3, #0
   391f8:	moveq	r3, #1
   391fc:	b	390b4 <fputs@plt+0x347a0>
   39200:	mov	r3, #0
   39204:	mov	r2, r3
   39208:	b	38ed0 <fputs@plt+0x345bc>
   3920c:	mov	r3, #0
   39210:	mov	r0, r4
   39214:	mov	r2, r3
   39218:	str	r3, [sp]
   3921c:	mov	r1, #8
   39220:	bl	37798 <fputs@plt+0x32e84>
   39224:	cmp	r0, #0
   39228:	bne	38ce0 <fputs@plt+0x343cc>
   3922c:	mvn	ip, #11
   39230:	b	38cfc <fputs@plt+0x343e8>
   39234:	ldrb	r3, [r4, #240]	; 0xf0
   39238:	mvn	r0, #11
   3923c:	orr	r3, r3, #128	; 0x80
   39240:	strb	r3, [r4, #240]	; 0xf0
   39244:	b	38b74 <fputs@plt+0x34260>
   39248:	mov	r3, r0
   3924c:	mvn	ip, #5
   39250:	mov	r2, r0
   39254:	b	38ed0 <fputs@plt+0x345bc>
   39258:	mvn	ip, #21
   3925c:	b	38cfc <fputs@plt+0x343e8>
   39260:	mov	r3, fp
   39264:	mov	r2, fp
   39268:	b	38ed0 <fputs@plt+0x345bc>
   3926c:	mov	r3, #0
   39270:	mvn	ip, #21
   39274:	mov	r2, r3
   39278:	b	38ed0 <fputs@plt+0x345bc>
   3927c:	mov	r3, fp
   39280:	mov	r2, fp
   39284:	mov	r7, fp
   39288:	b	38d08 <fputs@plt+0x343f4>
   3928c:	mov	r3, r0
   39290:	mvn	ip, #21
   39294:	mov	r2, r0
   39298:	b	38ed0 <fputs@plt+0x345bc>
   3929c:	mvn	ip, #11
   392a0:	b	38b60 <fputs@plt+0x3424c>
   392a4:	bl	453c <__stack_chk_fail@plt>
   392a8:	mov	r3, #0
   392ac:	mvn	ip, #11
   392b0:	mov	r2, r3
   392b4:	b	38ed0 <fputs@plt+0x345bc>
   392b8:	mov	r3, fp
   392bc:	mvn	ip, #5
   392c0:	mov	r2, fp
   392c4:	b	38ed0 <fputs@plt+0x345bc>
   392c8:	ldrb	r1, [r4, #240]	; 0xf0
   392cc:	mov	r3, r0
   392d0:	mov	r2, r0
   392d4:	mvn	ip, #11
   392d8:	orr	r1, r1, #128	; 0x80
   392dc:	strb	r1, [r4, #240]	; 0xf0
   392e0:	b	38ed0 <fputs@plt+0x345bc>
   392e4:	ldr	r0, [pc, #168]	; 39394 <fputs@plt+0x34a80>
   392e8:	movw	r2, #2078	; 0x81e
   392ec:	ldr	r1, [pc, #164]	; 39398 <fputs@plt+0x34a84>
   392f0:	ldr	r3, [pc, #164]	; 3939c <fputs@plt+0x34a88>
   392f4:	add	r0, pc, r0
   392f8:	add	r1, pc, r1
   392fc:	add	r3, pc, r3
   39300:	bl	5af4c <fputs@plt+0x56638>
   39304:	mvn	r0, #21
   39308:	b	38b74 <fputs@plt+0x34260>
   3930c:	ldr	r0, [pc, #140]	; 393a0 <fputs@plt+0x34a8c>
   39310:	movw	r2, #2077	; 0x81d
   39314:	ldr	r1, [pc, #136]	; 393a4 <fputs@plt+0x34a90>
   39318:	ldr	r3, [pc, #136]	; 393a8 <fputs@plt+0x34a94>
   3931c:	add	r0, pc, r0
   39320:	add	r1, pc, r1
   39324:	add	r3, pc, r3
   39328:	bl	5af4c <fputs@plt+0x56638>
   3932c:	mvn	r0, #0
   39330:	b	38b74 <fputs@plt+0x34260>
   39334:	ldr	r0, [pc, #112]	; 393ac <fputs@plt+0x34a98>
   39338:	movw	r2, #2079	; 0x81f
   3933c:	ldr	r1, [pc, #108]	; 393b0 <fputs@plt+0x34a9c>
   39340:	ldr	r3, [pc, #108]	; 393b4 <fputs@plt+0x34aa0>
   39344:	add	r0, pc, r0
   39348:	add	r1, pc, r1
   3934c:	add	r3, pc, r3
   39350:	bl	5af4c <fputs@plt+0x56638>
   39354:	mvn	r0, #115	; 0x73
   39358:	b	38b74 <fputs@plt+0x34260>
   3935c:	ldr	r0, [pc, #84]	; 393b8 <fputs@plt+0x34aa4>
   39360:	movw	r2, #2076	; 0x81c
   39364:	ldr	r1, [pc, #80]	; 393bc <fputs@plt+0x34aa8>
   39368:	ldr	r3, [pc, #80]	; 393c0 <fputs@plt+0x34aac>
   3936c:	add	r0, pc, r0
   39370:	add	r1, pc, r1
   39374:	add	r3, pc, r3
   39378:	bl	5af4c <fputs@plt+0x56638>
   3937c:	mvn	r0, #21
   39380:	b	38b74 <fputs@plt+0x34260>
   39384:	mov	r3, ip
   39388:	b	3916c <fputs@plt+0x34858>
   3938c:	ldrdeq	r3, [r5], -r8
   39390:	andeq	r0, r0, r0, lsr r4
   39394:			; <UNDEFINED> instruction: 0x00033db4
   39398:	andeq	r3, r3, r8, ror #13
   3939c:	andeq	r3, r3, r8, asr r5
   393a0:	andeq	r3, r3, ip, lsl #20
   393a4:	andeq	r3, r3, r0, asr #13
   393a8:	andeq	r3, r3, r0, lsr r5
   393ac:	andeq	r3, r3, r8, lsr sl
   393b0:	muleq	r3, r8, r6
   393b4:	andeq	r3, r3, r8, lsl #10
   393b8:	andeq	r9, r2, r8, lsl #23
   393bc:	andeq	r3, r3, r0, ror r6
   393c0:	andeq	r3, r3, r0, ror #9
   393c4:	push	{r4, r5, r6, r7, lr}
   393c8:	subs	r5, r0, #0
   393cc:	sub	sp, sp, #12
   393d0:	beq	39628 <fputs@plt+0x34d14>
   393d4:	ldrb	r3, [r5, #240]	; 0xf0
   393d8:	tst	r3, #1
   393dc:	bne	39600 <fputs@plt+0x34cec>
   393e0:	ldr	r2, [r5, #400]	; 0x190
   393e4:	cmp	r2, #0
   393e8:	beq	395d8 <fputs@plt+0x34cc4>
   393ec:	lsrs	r3, r3, #7
   393f0:	bne	39650 <fputs@plt+0x34d3c>
   393f4:	bl	34d18 <fputs@plt+0x30404>
   393f8:	ldrb	r3, [r0]
   393fc:	mov	r4, r0
   39400:	cmp	r3, #97	; 0x61
   39404:	beq	39424 <fputs@plt+0x34b10>
   39408:	ldr	r3, [r0, #12]
   3940c:	cmp	r3, #0
   39410:	beq	39424 <fputs@plt+0x34b10>
   39414:	ldr	r2, [r0, #4]
   39418:	ldrb	r3, [r3, r2]
   3941c:	cmp	r3, #0
   39420:	bne	395d0 <fputs@plt+0x34cbc>
   39424:	ldr	r3, [r5, #400]	; 0x190
   39428:	sub	r3, r3, #1
   3942c:	str	r3, [r5, #400]	; 0x190
   39430:	ldrb	r3, [r4]
   39434:	cmp	r3, #97	; 0x61
   39438:	beq	39480 <fputs@plt+0x34b6c>
   3943c:	cmp	r3, #118	; 0x76
   39440:	beq	3949c <fputs@plt+0x34b88>
   39444:	cmp	r3, #114	; 0x72
   39448:	cmpne	r3, #101	; 0x65
   3944c:	bne	39678 <fputs@plt+0x34d64>
   39450:	mov	r0, r5
   39454:	mov	r1, r4
   39458:	mov	r2, #1
   3945c:	bl	3865c <fputs@plt+0x33d48>
   39460:	mov	r5, r0
   39464:	ldr	r0, [r4, #12]
   39468:	bl	4140 <free@plt>
   3946c:	ldr	r0, [r4, #32]
   39470:	bl	4140 <free@plt>
   39474:	mov	r0, r5
   39478:	add	sp, sp, #12
   3947c:	pop	{r4, r5, r6, r7, pc}
   39480:	ldr	r3, [r5, #244]	; 0xf4
   39484:	ldrb	r3, [r3, #3]
   39488:	cmp	r3, #2
   3948c:	beq	39508 <fputs@plt+0x34bf4>
   39490:	mov	r5, #0
   39494:	ldr	r0, [r4, #12]
   39498:	b	39468 <fputs@plt+0x34b54>
   3949c:	ldr	r0, [r4, #12]
   394a0:	cmp	r0, #0
   394a4:	beq	39698 <fputs@plt+0x34d84>
   394a8:	ldr	r2, [r5, #244]	; 0xf4
   394ac:	ldrb	r2, [r2, #3]
   394b0:	cmp	r2, #2
   394b4:	movne	r5, #0
   394b8:	bne	39468 <fputs@plt+0x34b54>
   394bc:	bl	42a8 <strlen@plt>
   394c0:	mov	r1, #1
   394c4:	mov	r6, #0
   394c8:	mov	r3, r1
   394cc:	str	r6, [sp]
   394d0:	mov	r7, r0
   394d4:	mov	r0, r5
   394d8:	add	r2, r7, r1
   394dc:	bl	37798 <fputs@plt+0x32e84>
   394e0:	cmp	r0, #0
   394e4:	ldreq	r0, [r4, #12]
   394e8:	mvneq	r5, #11
   394ec:	beq	39468 <fputs@plt+0x34b54>
   394f0:	strb	r6, [r0], #1
   394f4:	mov	r2, r7
   394f8:	ldr	r1, [r4, #12]
   394fc:	mov	r5, r6
   39500:	bl	42f0 <memcpy@plt>
   39504:	b	39494 <fputs@plt+0x34b80>
   39508:	ldrb	r3, [r4, #1]
   3950c:	ands	r6, r3, #1
   39510:	beq	395a8 <fputs@plt+0x34c94>
   39514:	ldr	r1, [r4, #36]	; 0x24
   39518:	cmp	r1, #0
   3951c:	subne	r0, r1, #-1073741823	; 0xc0000001
   39520:	ldrne	r2, [r4, #32]
   39524:	moveq	r0, r1
   39528:	ldrne	r3, [r4, #20]
   3952c:	ldrne	r0, [r2, r0, lsl #2]
   39530:	rsbne	r0, r3, r0
   39534:	bl	45c08 <fputs@plt+0x412f4>
   39538:	ldr	r2, [r4, #36]	; 0x24
   3953c:	mov	r1, #1
   39540:	mov	r3, r1
   39544:	mov	r7, r0
   39548:	mov	r0, r5
   3954c:	mul	r2, r2, r7
   39550:	mov	r5, #0
   39554:	str	r5, [sp]
   39558:	bl	37798 <fputs@plt+0x32e84>
   3955c:	cmp	r0, #0
   39560:	beq	395c8 <fputs@plt+0x34cb4>
   39564:	ldr	r3, [r4, #36]	; 0x24
   39568:	cmp	r3, #0
   3956c:	beq	39490 <fputs@plt+0x34b7c>
   39570:	mov	r6, r0
   39574:	ldr	r2, [r4, #32]
   39578:	mov	r0, r6
   3957c:	ldr	r3, [r4, #20]
   39580:	mov	r1, r7
   39584:	add	r6, r6, r7
   39588:	ldr	r2, [r2, r5, lsl #2]
   3958c:	add	r5, r5, #1
   39590:	rsb	r2, r3, r2
   39594:	bl	45d1c <fputs@plt+0x41408>
   39598:	ldr	r3, [r4, #36]	; 0x24
   3959c:	cmp	r5, r3
   395a0:	bcc	39574 <fputs@plt+0x34c60>
   395a4:	b	39490 <fputs@plt+0x34b7c>
   395a8:	mov	r1, #1
   395ac:	str	r6, [sp]
   395b0:	mov	r0, r5
   395b4:	mov	r3, r1
   395b8:	mov	r2, r6
   395bc:	bl	37798 <fputs@plt+0x32e84>
   395c0:	cmp	r0, #0
   395c4:	bne	39490 <fputs@plt+0x34b7c>
   395c8:	mvn	r5, #11
   395cc:	b	39494 <fputs@plt+0x34b80>
   395d0:	mvn	r0, #21
   395d4:	b	39478 <fputs@plt+0x34b64>
   395d8:	ldr	r0, [pc, #216]	; 396b8 <fputs@plt+0x34da4>
   395dc:	movw	r2, #2293	; 0x8f5
   395e0:	ldr	r1, [pc, #212]	; 396bc <fputs@plt+0x34da8>
   395e4:	ldr	r3, [pc, #212]	; 396c0 <fputs@plt+0x34dac>
   395e8:	add	r0, pc, r0
   395ec:	add	r1, pc, r1
   395f0:	add	r3, pc, r3
   395f4:	bl	5af4c <fputs@plt+0x56638>
   395f8:	mvn	r0, #21
   395fc:	b	39478 <fputs@plt+0x34b64>
   39600:	ldr	r0, [pc, #188]	; 396c4 <fputs@plt+0x34db0>
   39604:	movw	r2, #2292	; 0x8f4
   39608:	ldr	r1, [pc, #184]	; 396c8 <fputs@plt+0x34db4>
   3960c:	ldr	r3, [pc, #184]	; 396cc <fputs@plt+0x34db8>
   39610:	add	r0, pc, r0
   39614:	add	r1, pc, r1
   39618:	add	r3, pc, r3
   3961c:	bl	5af4c <fputs@plt+0x56638>
   39620:	mvn	r0, #0
   39624:	b	39478 <fputs@plt+0x34b64>
   39628:	ldr	r0, [pc, #160]	; 396d0 <fputs@plt+0x34dbc>
   3962c:	movw	r2, #2291	; 0x8f3
   39630:	ldr	r1, [pc, #156]	; 396d4 <fputs@plt+0x34dc0>
   39634:	ldr	r3, [pc, #156]	; 396d8 <fputs@plt+0x34dc4>
   39638:	add	r0, pc, r0
   3963c:	add	r1, pc, r1
   39640:	add	r3, pc, r3
   39644:	bl	5af4c <fputs@plt+0x56638>
   39648:	mvn	r0, #21
   3964c:	b	39478 <fputs@plt+0x34b64>
   39650:	ldr	r0, [pc, #132]	; 396dc <fputs@plt+0x34dc8>
   39654:	movw	r2, #2294	; 0x8f6
   39658:	ldr	r1, [pc, #128]	; 396e0 <fputs@plt+0x34dcc>
   3965c:	ldr	r3, [pc, #128]	; 396e4 <fputs@plt+0x34dd0>
   39660:	add	r0, pc, r0
   39664:	add	r1, pc, r1
   39668:	add	r3, pc, r3
   3966c:	bl	5af4c <fputs@plt+0x56638>
   39670:	mvn	r0, #115	; 0x73
   39674:	b	39478 <fputs@plt+0x34b64>
   39678:	ldr	r0, [pc, #104]	; 396e8 <fputs@plt+0x34dd4>
   3967c:	movw	r2, #2311	; 0x907
   39680:	ldr	r1, [pc, #100]	; 396ec <fputs@plt+0x34dd8>
   39684:	ldr	r3, [pc, #100]	; 396f0 <fputs@plt+0x34ddc>
   39688:	add	r0, pc, r0
   3968c:	add	r1, pc, r1
   39690:	add	r3, pc, r3
   39694:	bl	5aef4 <fputs@plt+0x565e0>
   39698:	ldr	r0, [pc, #84]	; 396f4 <fputs@plt+0x34de0>
   3969c:	movw	r2, #2174	; 0x87e
   396a0:	ldr	r1, [pc, #80]	; 396f8 <fputs@plt+0x34de4>
   396a4:	ldr	r3, [pc, #80]	; 396fc <fputs@plt+0x34de8>
   396a8:	add	r0, pc, r0
   396ac:	add	r1, pc, r1
   396b0:	add	r3, pc, r3
   396b4:	bl	5ac34 <fputs@plt+0x56320>
   396b8:	andeq	r3, r3, ip, ror #16
   396bc:	strdeq	r3, [r3], -r4
   396c0:	ldrdeq	r3, [r3], -r4
   396c4:	andeq	r3, r3, r8, lsl r7
   396c8:	andeq	r3, r3, ip, asr #7
   396cc:	andeq	r3, r3, ip, lsr #27
   396d0:			; <UNDEFINED> instruction: 0x000298bc
   396d4:	andeq	r3, r3, r4, lsr #7
   396d8:	andeq	r3, r3, r4, lsl #27
   396dc:	andeq	r3, r3, ip, lsl r7
   396e0:	andeq	r3, r3, ip, ror r3
   396e4:	andeq	r3, r3, ip, asr sp
   396e8:	andeq	r3, r3, r4, ror r4
   396ec:	andeq	r3, r3, r4, asr r3
   396f0:	andeq	r3, r3, r4, lsr sp
   396f4:	andeq	r3, r3, r0, asr #15
   396f8:	andeq	r3, r3, r4, lsr r3
   396fc:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   39700:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39704:	add	fp, sp, #32
   39708:	ldr	r3, [pc, #1572]	; 39d34 <fputs@plt+0x35420>
   3970c:	sub	sp, sp, #1600	; 0x640
   39710:	sub	sp, sp, #12
   39714:	subs	r6, r0, #0
   39718:	ldr	r0, [pc, #1560]	; 39d38 <fputs@plt+0x35424>
   3971c:	add	r3, pc, r3
   39720:	str	r1, [fp, #-1608]	; 0xfffff9b8
   39724:	mov	r7, r2
   39728:	mov	r2, #0
   3972c:	ldr	r0, [r3, r0]
   39730:	str	r2, [fp, #-1592]	; 0xfffff9c8
   39734:	ldr	r3, [r0]
   39738:	str	r0, [fp, #-1616]	; 0xfffff9b0
   3973c:	str	r3, [fp, #-40]	; 0xffffffd8
   39740:	beq	39d10 <fputs@plt+0x353fc>
   39744:	subs	r0, r1, #0
   39748:	beq	39994 <fputs@plt+0x35080>
   3974c:	mvn	r5, #0
   39750:	str	r5, [fp, #-1600]	; 0xfffff9c0
   39754:	bl	42a8 <strlen@plt>
   39758:	sub	r4, fp, #1584	; 0x630
   3975c:	sub	r9, fp, #1568	; 0x620
   39760:	sub	sl, fp, #1600	; 0x640
   39764:	sub	r4, r4, #4
   39768:	sub	r9, r9, #4
   3976c:	sub	sl, sl, #4
   39770:	sub	r9, r9, #4
   39774:	sub	r8, r4, #4
   39778:	sub	sl, sl, #4
   3977c:	mov	r3, r5
   39780:	str	r7, [fp, #-1620]	; 0xfffff9ac
   39784:	str	r6, [fp, #-1636]	; 0xfffff99c
   39788:	str	r0, [fp, #-1596]	; 0xfffff9c4
   3978c:	cmp	r3, #0
   39790:	beq	397b4 <fputs@plt+0x34ea0>
   39794:	ldr	r7, [fp, #-1620]	; 0xfffff9ac
   39798:	ldr	r6, [fp, #-1636]	; 0xfffff99c
   3979c:	ldr	r2, [fp, #-1596]	; 0xfffff9c4
   397a0:	cmp	r2, #0
   397a4:	cmneq	r3, #1
   397a8:	bne	397fc <fputs@plt+0x34ee8>
   397ac:	str	r7, [fp, #-1620]	; 0xfffff9ac
   397b0:	str	r6, [fp, #-1636]	; 0xfffff99c
   397b4:	sub	r3, r4, #12
   397b8:	mov	r0, r9
   397bc:	str	r3, [sp]
   397c0:	mov	r1, r8
   397c4:	mov	r2, sl
   397c8:	sub	r3, r4, #8
   397cc:	bl	36368 <fputs@plt+0x31a54>
   397d0:	cmp	r0, #0
   397d4:	blt	39994 <fputs@plt+0x35080>
   397d8:	beq	39ccc <fputs@plt+0x353b8>
   397dc:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   397e0:	bl	393c4 <fputs@plt+0x34ab0>
   397e4:	cmp	r0, #0
   397e8:	blt	39994 <fputs@plt+0x35080>
   397ec:	ldr	r3, [fp, #-1600]	; 0xfffff9c0
   397f0:	cmp	r3, #0
   397f4:	bne	39794 <fputs@plt+0x34e80>
   397f8:	b	397b4 <fputs@plt+0x34ea0>
   397fc:	ldr	r5, [fp, #-1608]	; 0xfffff9b8
   39800:	cmn	r3, #1
   39804:	subne	r3, r3, #1
   39808:	subeq	r2, r2, #1
   3980c:	strne	r3, [fp, #-1600]	; 0xfffff9c0
   39810:	addeq	r3, r5, #1
   39814:	streq	r2, [fp, #-1596]	; 0xfffff9c4
   39818:	streq	r3, [fp, #-1608]	; 0xfffff9b8
   3981c:	ldrb	r1, [r5]
   39820:	sub	r3, r1, #40	; 0x28
   39824:	cmp	r3, #83	; 0x53
   39828:	addls	pc, pc, r3, lsl #2
   3982c:	b	39990 <fputs@plt+0x3507c>
   39830:	b	39ba8 <fputs@plt+0x35294>
   39834:	b	39990 <fputs@plt+0x3507c>
   39838:	b	39990 <fputs@plt+0x3507c>
   3983c:	b	39990 <fputs@plt+0x3507c>
   39840:	b	39990 <fputs@plt+0x3507c>
   39844:	b	39990 <fputs@plt+0x3507c>
   39848:	b	39990 <fputs@plt+0x3507c>
   3984c:	b	39990 <fputs@plt+0x3507c>
   39850:	b	39990 <fputs@plt+0x3507c>
   39854:	b	39990 <fputs@plt+0x3507c>
   39858:	b	39990 <fputs@plt+0x3507c>
   3985c:	b	39990 <fputs@plt+0x3507c>
   39860:	b	39990 <fputs@plt+0x3507c>
   39864:	b	39990 <fputs@plt+0x3507c>
   39868:	b	39990 <fputs@plt+0x3507c>
   3986c:	b	39990 <fputs@plt+0x3507c>
   39870:	b	39990 <fputs@plt+0x3507c>
   39874:	b	39990 <fputs@plt+0x3507c>
   39878:	b	39990 <fputs@plt+0x3507c>
   3987c:	b	39990 <fputs@plt+0x3507c>
   39880:	b	39990 <fputs@plt+0x3507c>
   39884:	b	39990 <fputs@plt+0x3507c>
   39888:	b	39990 <fputs@plt+0x3507c>
   3988c:	b	39990 <fputs@plt+0x3507c>
   39890:	b	39990 <fputs@plt+0x3507c>
   39894:	b	39990 <fputs@plt+0x3507c>
   39898:	b	39990 <fputs@plt+0x3507c>
   3989c:	b	39990 <fputs@plt+0x3507c>
   398a0:	b	39990 <fputs@plt+0x3507c>
   398a4:	b	39990 <fputs@plt+0x3507c>
   398a8:	b	39990 <fputs@plt+0x3507c>
   398ac:	b	39990 <fputs@plt+0x3507c>
   398b0:	b	39990 <fputs@plt+0x3507c>
   398b4:	b	39990 <fputs@plt+0x3507c>
   398b8:	b	39990 <fputs@plt+0x3507c>
   398bc:	b	39990 <fputs@plt+0x3507c>
   398c0:	b	39990 <fputs@plt+0x3507c>
   398c4:	b	39990 <fputs@plt+0x3507c>
   398c8:	b	39990 <fputs@plt+0x3507c>
   398cc:	b	39990 <fputs@plt+0x3507c>
   398d0:	b	39990 <fputs@plt+0x3507c>
   398d4:	b	39990 <fputs@plt+0x3507c>
   398d8:	b	39990 <fputs@plt+0x3507c>
   398dc:	b	39990 <fputs@plt+0x3507c>
   398e0:	b	39990 <fputs@plt+0x3507c>
   398e4:	b	39990 <fputs@plt+0x3507c>
   398e8:	b	39990 <fputs@plt+0x3507c>
   398ec:	b	39990 <fputs@plt+0x3507c>
   398f0:	b	39990 <fputs@plt+0x3507c>
   398f4:	b	39990 <fputs@plt+0x3507c>
   398f8:	b	39990 <fputs@plt+0x3507c>
   398fc:	b	39990 <fputs@plt+0x3507c>
   39900:	b	39990 <fputs@plt+0x3507c>
   39904:	b	39990 <fputs@plt+0x3507c>
   39908:	b	39990 <fputs@plt+0x3507c>
   3990c:	b	39990 <fputs@plt+0x3507c>
   39910:	b	39990 <fputs@plt+0x3507c>
   39914:	b	39acc <fputs@plt+0x351b8>
   39918:	b	39aa4 <fputs@plt+0x35190>
   3991c:	b	39990 <fputs@plt+0x3507c>
   39920:	b	39a74 <fputs@plt+0x35160>
   39924:	b	39990 <fputs@plt+0x3507c>
   39928:	b	39990 <fputs@plt+0x3507c>
   3992c:	b	39a58 <fputs@plt+0x35144>
   39930:	b	39aa4 <fputs@plt+0x35190>
   39934:	b	39aa4 <fputs@plt+0x35190>
   39938:	b	39990 <fputs@plt+0x3507c>
   3993c:	b	39990 <fputs@plt+0x3507c>
   39940:	b	39990 <fputs@plt+0x3507c>
   39944:	b	39990 <fputs@plt+0x3507c>
   39948:	b	39a24 <fputs@plt+0x35110>
   3994c:	b	39a58 <fputs@plt+0x35144>
   39950:	b	39990 <fputs@plt+0x3507c>
   39954:	b	39a24 <fputs@plt+0x35110>
   39958:	b	39990 <fputs@plt+0x3507c>
   3995c:	b	39a58 <fputs@plt+0x35144>
   39960:	b	399e0 <fputs@plt+0x350cc>
   39964:	b	39aa4 <fputs@plt+0x35190>
   39968:	b	39980 <fputs@plt+0x3506c>
   3996c:	b	39990 <fputs@plt+0x3507c>
   39970:	b	399e0 <fputs@plt+0x350cc>
   39974:	b	399b0 <fputs@plt+0x3509c>
   39978:	b	39990 <fputs@plt+0x3507c>
   3997c:	b	39ba8 <fputs@plt+0x35294>
   39980:	ldr	r5, [r7]
   39984:	add	r7, r7, #4
   39988:	cmp	r5, #0
   3998c:	bne	39c74 <fputs@plt+0x35360>
   39990:	mvn	r0, #21
   39994:	ldr	r6, [fp, #-1616]	; 0xfffff9b0
   39998:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3999c:	ldr	r3, [r6]
   399a0:	cmp	r2, r3
   399a4:	bne	39d30 <fputs@plt+0x3541c>
   399a8:	sub	sp, fp, #32
   399ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   399b0:	ldr	r3, [r7]
   399b4:	mov	r0, r6
   399b8:	mov	r2, r4
   399bc:	add	r7, r7, #4
   399c0:	str	r6, [fp, #-1636]	; 0xfffff99c
   399c4:	strb	r3, [fp, #-1588]	; 0xfffff9cc
   399c8:	ldrb	r1, [r5]
   399cc:	str	r7, [fp, #-1620]	; 0xfffff9ac
   399d0:	bl	38aa0 <fputs@plt+0x3418c>
   399d4:	cmp	r0, #0
   399d8:	bge	397ec <fputs@plt+0x34ed8>
   399dc:	b	39994 <fputs@plt+0x35080>
   399e0:	add	r7, r7, #7
   399e4:	str	r6, [fp, #-1636]	; 0xfffff99c
   399e8:	bic	ip, r7, #7
   399ec:	mov	r0, r6
   399f0:	sub	r1, fp, #1536	; 0x600
   399f4:	add	ip, ip, #8
   399f8:	ldrd	r6, [ip, #-8]
   399fc:	movw	r3, #63984	; 0xf9f0
   39a00:	str	ip, [fp, #-1620]	; 0xfffff9ac
   39a04:	movt	r3, #65535	; 0xffff
   39a08:	sub	ip, fp, #36	; 0x24
   39a0c:	mov	r2, r4
   39a10:	strd	r6, [r1, #-92]	; 0xffffffa4
   39a14:	strd	r6, [ip, r3]
   39a18:	ldrb	r1, [r5]
   39a1c:	bl	38aa0 <fputs@plt+0x3418c>
   39a20:	b	399d4 <fputs@plt+0x350c0>
   39a24:	ldr	r1, [r7]
   39a28:	movw	r3, #63984	; 0xf9f0
   39a2c:	str	r6, [fp, #-1636]	; 0xfffff99c
   39a30:	movt	r3, #65535	; 0xffff
   39a34:	mov	r0, r6
   39a38:	sub	r6, fp, #36	; 0x24
   39a3c:	mov	r2, r4
   39a40:	add	r7, r7, #4
   39a44:	strh	r1, [r6, r3]
   39a48:	ldrb	r1, [r5]
   39a4c:	str	r7, [fp, #-1620]	; 0xfffff9ac
   39a50:	bl	38aa0 <fputs@plt+0x3418c>
   39a54:	b	399d4 <fputs@plt+0x350c0>
   39a58:	mov	r0, r6
   39a5c:	ldr	r2, [r7]
   39a60:	str	r6, [fp, #-1636]	; 0xfffff99c
   39a64:	add	r5, r7, #4
   39a68:	bl	38aa0 <fputs@plt+0x3418c>
   39a6c:	str	r5, [fp, #-1620]	; 0xfffff9ac
   39a70:	b	399d4 <fputs@plt+0x350c0>
   39a74:	add	r7, r7, #7
   39a78:	mov	r0, r6
   39a7c:	bic	r7, r7, #7
   39a80:	mov	r2, r4
   39a84:	vldr	d7, [r7]
   39a88:	vstr	d7, [r4]
   39a8c:	ldrb	r1, [r5]
   39a90:	add	r7, r7, #8
   39a94:	str	r6, [fp, #-1636]	; 0xfffff99c
   39a98:	str	r7, [fp, #-1620]	; 0xfffff9ac
   39a9c:	bl	38aa0 <fputs@plt+0x3418c>
   39aa0:	b	399d4 <fputs@plt+0x350c0>
   39aa4:	ldr	r3, [r7]
   39aa8:	mov	r0, r6
   39aac:	mov	r2, r4
   39ab0:	add	r7, r7, #4
   39ab4:	str	r6, [fp, #-1636]	; 0xfffff99c
   39ab8:	str	r3, [fp, #-1588]	; 0xfffff9cc
   39abc:	ldrb	r1, [r5]
   39ac0:	str	r7, [fp, #-1620]	; 0xfffff9ac
   39ac4:	bl	38aa0 <fputs@plt+0x3418c>
   39ac8:	b	399d4 <fputs@plt+0x350c0>
   39acc:	add	r5, r5, #1
   39ad0:	mov	r1, r4
   39ad4:	str	r7, [fp, #-1620]	; 0xfffff9ac
   39ad8:	mov	r0, r5
   39adc:	str	r6, [fp, #-1636]	; 0xfffff99c
   39ae0:	bl	40dd8 <fputs@plt+0x3c4c4>
   39ae4:	cmp	r0, #0
   39ae8:	blt	39994 <fputs@plt+0x35080>
   39aec:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   39af0:	mov	r6, sp
   39af4:	mov	r1, r5
   39af8:	add	r0, r3, #8
   39afc:	bic	r0, r0, #7
   39b00:	mov	r2, r3
   39b04:	sub	sp, sp, r0
   39b08:	str	r3, [fp, #-1632]	; 0xfffff9a0
   39b0c:	add	ip, sp, #8
   39b10:	mov	r0, ip
   39b14:	bl	42f0 <memcpy@plt>
   39b18:	ldr	r3, [fp, #-1632]	; 0xfffff9a0
   39b1c:	mov	r1, #0
   39b20:	mov	r2, r0
   39b24:	strb	r1, [r0, r3]
   39b28:	ldr	r0, [fp, #-1636]	; 0xfffff99c
   39b2c:	mov	r1, #97	; 0x61
   39b30:	bl	38aa8 <fputs@plt+0x34194>
   39b34:	cmp	r0, #0
   39b38:	blt	39d08 <fputs@plt+0x353f4>
   39b3c:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   39b40:	mov	sp, r6
   39b44:	cmn	r1, #1
   39b48:	ldreq	r3, [fp, #-1588]	; 0xfffff9cc
   39b4c:	ldreq	r2, [fp, #-1608]	; 0xfffff9b8
   39b50:	ldreq	r0, [fp, #-1596]	; 0xfffff9c4
   39b54:	addeq	r2, r2, r3
   39b58:	ldrne	r2, [fp, #-1608]	; 0xfffff9b8
   39b5c:	rsbeq	r3, r3, r0
   39b60:	ldrne	r3, [fp, #-1596]	; 0xfffff9c4
   39b64:	streq	r2, [fp, #-1608]	; 0xfffff9b8
   39b68:	mov	r0, r9
   39b6c:	streq	r3, [fp, #-1596]	; 0xfffff9c4
   39b70:	str	r1, [sp]
   39b74:	mov	r1, r8
   39b78:	bl	36498 <fputs@plt+0x31b84>
   39b7c:	cmp	r0, #0
   39b80:	blt	39994 <fputs@plt+0x35080>
   39b84:	ldr	r6, [fp, #-1620]	; 0xfffff9ac
   39b88:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   39b8c:	add	r6, r6, #4
   39b90:	str	r5, [fp, #-1608]	; 0xfffff9b8
   39b94:	ldr	r3, [r6, #-4]
   39b98:	str	r2, [fp, #-1596]	; 0xfffff9c4
   39b9c:	str	r6, [fp, #-1620]	; 0xfffff9ac
   39ba0:	str	r3, [fp, #-1600]	; 0xfffff9c0
   39ba4:	b	3978c <fputs@plt+0x34e78>
   39ba8:	mov	r0, r5
   39bac:	mov	r1, r4
   39bb0:	bl	40dd8 <fputs@plt+0x3c4c4>
   39bb4:	cmp	r0, #0
   39bb8:	blt	39994 <fputs@plt+0x35080>
   39bbc:	ldr	ip, [fp, #-1588]	; 0xfffff9cc
   39bc0:	add	r1, r5, #1
   39bc4:	str	sp, [fp, #-1620]	; 0xfffff9ac
   39bc8:	add	r3, ip, #6
   39bcc:	sub	ip, ip, #2
   39bd0:	bic	r3, r3, #7
   39bd4:	str	r1, [fp, #-1612]	; 0xfffff9b4
   39bd8:	sub	sp, sp, r3
   39bdc:	mov	r2, ip
   39be0:	add	r3, sp, #8
   39be4:	str	ip, [fp, #-1632]	; 0xfffff9a0
   39be8:	mov	r0, r3
   39bec:	bl	42f0 <memcpy@plt>
   39bf0:	ldr	ip, [fp, #-1632]	; 0xfffff9a0
   39bf4:	mov	r2, #0
   39bf8:	strb	r2, [r0, ip]
   39bfc:	mov	r2, r0
   39c00:	ldrb	r1, [r5]
   39c04:	mov	r0, r6
   39c08:	cmp	r1, #40	; 0x28
   39c0c:	movne	r1, #101	; 0x65
   39c10:	moveq	r1, #114	; 0x72
   39c14:	bl	38aa8 <fputs@plt+0x34194>
   39c18:	cmp	r0, #0
   39c1c:	blt	39d00 <fputs@plt+0x353ec>
   39c20:	ldr	r1, [fp, #-1600]	; 0xfffff9c0
   39c24:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   39c28:	cmn	r1, #1
   39c2c:	beq	39cd4 <fputs@plt+0x353c0>
   39c30:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   39c34:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   39c38:	str	r1, [sp]
   39c3c:	mov	r0, r9
   39c40:	mov	r1, r8
   39c44:	bl	36498 <fputs@plt+0x31b84>
   39c48:	cmp	r0, #0
   39c4c:	blt	39994 <fputs@plt+0x35080>
   39c50:	ldr	ip, [fp, #-1612]	; 0xfffff9b4
   39c54:	mvn	r2, #0
   39c58:	ldr	r1, [fp, #-1588]	; 0xfffff9cc
   39c5c:	mov	r3, r2
   39c60:	str	r2, [fp, #-1600]	; 0xfffff9c0
   39c64:	sub	r1, r1, #2
   39c68:	str	ip, [fp, #-1608]	; 0xfffff9b8
   39c6c:	str	r1, [fp, #-1596]	; 0xfffff9c4
   39c70:	b	3979c <fputs@plt+0x34e88>
   39c74:	mov	r0, r6
   39c78:	mov	r1, #118	; 0x76
   39c7c:	mov	r2, r5
   39c80:	bl	38aa8 <fputs@plt+0x34194>
   39c84:	cmp	r0, #0
   39c88:	blt	39994 <fputs@plt+0x35080>
   39c8c:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   39c90:	mov	r0, r9
   39c94:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   39c98:	mov	r1, r8
   39c9c:	ldr	r3, [fp, #-1596]	; 0xfffff9c4
   39ca0:	str	ip, [sp]
   39ca4:	bl	36498 <fputs@plt+0x31b84>
   39ca8:	cmp	r0, #0
   39cac:	blt	39994 <fputs@plt+0x35080>
   39cb0:	mov	r0, r5
   39cb4:	str	r5, [fp, #-1608]	; 0xfffff9b8
   39cb8:	bl	42a8 <strlen@plt>
   39cbc:	mvn	r3, #0
   39cc0:	str	r3, [fp, #-1600]	; 0xfffff9c0
   39cc4:	str	r0, [fp, #-1596]	; 0xfffff9c4
   39cc8:	b	3979c <fputs@plt+0x34e88>
   39ccc:	mov	r0, #1
   39cd0:	b	39994 <fputs@plt+0x35080>
   39cd4:	ldr	r0, [fp, #-1596]	; 0xfffff9c4
   39cd8:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   39cdc:	add	r0, r0, #1
   39ce0:	ldr	ip, [fp, #-1608]	; 0xfffff9b8
   39ce4:	rsb	r0, r3, r0
   39ce8:	sub	r2, r3, #1
   39cec:	add	r2, ip, r2
   39cf0:	str	r0, [fp, #-1596]	; 0xfffff9c4
   39cf4:	str	r2, [fp, #-1608]	; 0xfffff9b8
   39cf8:	mov	r3, r0
   39cfc:	b	39c38 <fputs@plt+0x35324>
   39d00:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   39d04:	b	39994 <fputs@plt+0x35080>
   39d08:	mov	sp, r6
   39d0c:	b	39994 <fputs@plt+0x35080>
   39d10:	ldr	r0, [pc, #36]	; 39d3c <fputs@plt+0x35428>
   39d14:	mov	r2, #2368	; 0x940
   39d18:	ldr	r1, [pc, #32]	; 39d40 <fputs@plt+0x3542c>
   39d1c:	ldr	r3, [pc, #32]	; 39d44 <fputs@plt+0x35430>
   39d20:	add	r0, pc, r0
   39d24:	add	r1, pc, r1
   39d28:	add	r3, pc, r3
   39d2c:	bl	5ac34 <fputs@plt+0x56320>
   39d30:	bl	453c <__stack_chk_fail@plt>
   39d34:	andeq	r2, r5, r4, ror r4
   39d38:	andeq	r0, r0, r0, lsr r4
   39d3c:	ldrdeq	r9, [r2], -r4
   39d40:			; <UNDEFINED> instruction: 0x00032cbc
   39d44:	strdeq	r2, [r3], -r0
   39d48:	push	{r1, r2, r3}
   39d4c:	subs	ip, r0, #0
   39d50:	ldr	r3, [pc, #268]	; 39e64 <fputs@plt+0x35550>
   39d54:	ldr	r2, [pc, #268]	; 39e68 <fputs@plt+0x35554>
   39d58:	add	r3, pc, r3
   39d5c:	push	{r4, lr}
   39d60:	sub	sp, sp, #12
   39d64:	ldr	r4, [r3, r2]
   39d68:	ldr	r1, [sp, #20]
   39d6c:	ldr	r3, [r4]
   39d70:	str	r3, [sp, #4]
   39d74:	beq	39e3c <fputs@plt+0x35528>
   39d78:	cmp	r1, #0
   39d7c:	beq	39e14 <fputs@plt+0x35500>
   39d80:	ldrb	r3, [ip, #240]	; 0xf0
   39d84:	tst	r3, #1
   39d88:	bne	39dec <fputs@plt+0x354d8>
   39d8c:	lsrs	r3, r3, #7
   39d90:	bne	39dc4 <fputs@plt+0x354b0>
   39d94:	add	r2, sp, #24
   39d98:	str	r2, [sp]
   39d9c:	bl	39700 <fputs@plt+0x34dec>
   39da0:	ldr	r2, [sp, #4]
   39da4:	ldr	r3, [r4]
   39da8:	cmp	r2, r3
   39dac:	bne	39dc0 <fputs@plt+0x354ac>
   39db0:	add	sp, sp, #12
   39db4:	pop	{r4, lr}
   39db8:	add	sp, sp, #12
   39dbc:	bx	lr
   39dc0:	bl	453c <__stack_chk_fail@plt>
   39dc4:	ldr	r0, [pc, #160]	; 39e6c <fputs@plt+0x35558>
   39dc8:	movw	r2, #2569	; 0xa09
   39dcc:	ldr	r1, [pc, #156]	; 39e70 <fputs@plt+0x3555c>
   39dd0:	ldr	r3, [pc, #156]	; 39e74 <fputs@plt+0x35560>
   39dd4:	add	r0, pc, r0
   39dd8:	add	r1, pc, r1
   39ddc:	add	r3, pc, r3
   39de0:	bl	5af4c <fputs@plt+0x56638>
   39de4:	mvn	r0, #115	; 0x73
   39de8:	b	39da0 <fputs@plt+0x3548c>
   39dec:	ldr	r0, [pc, #132]	; 39e78 <fputs@plt+0x35564>
   39df0:	movw	r2, #2568	; 0xa08
   39df4:	ldr	r1, [pc, #128]	; 39e7c <fputs@plt+0x35568>
   39df8:	ldr	r3, [pc, #128]	; 39e80 <fputs@plt+0x3556c>
   39dfc:	add	r0, pc, r0
   39e00:	add	r1, pc, r1
   39e04:	add	r3, pc, r3
   39e08:	bl	5af4c <fputs@plt+0x56638>
   39e0c:	mvn	r0, #0
   39e10:	b	39da0 <fputs@plt+0x3548c>
   39e14:	ldr	r0, [pc, #104]	; 39e84 <fputs@plt+0x35570>
   39e18:	movw	r2, #2567	; 0xa07
   39e1c:	ldr	r1, [pc, #100]	; 39e88 <fputs@plt+0x35574>
   39e20:	ldr	r3, [pc, #100]	; 39e8c <fputs@plt+0x35578>
   39e24:	add	r0, pc, r0
   39e28:	add	r1, pc, r1
   39e2c:	add	r3, pc, r3
   39e30:	bl	5af4c <fputs@plt+0x56638>
   39e34:	mvn	r0, #21
   39e38:	b	39da0 <fputs@plt+0x3548c>
   39e3c:	ldr	r0, [pc, #76]	; 39e90 <fputs@plt+0x3557c>
   39e40:	movw	r2, #2566	; 0xa06
   39e44:	ldr	r1, [pc, #72]	; 39e94 <fputs@plt+0x35580>
   39e48:	ldr	r3, [pc, #72]	; 39e98 <fputs@plt+0x35584>
   39e4c:	add	r0, pc, r0
   39e50:	add	r1, pc, r1
   39e54:	add	r3, pc, r3
   39e58:	bl	5af4c <fputs@plt+0x56638>
   39e5c:	mvn	r0, #21
   39e60:	b	39da0 <fputs@plt+0x3548c>
   39e64:	andeq	r1, r5, r8, lsr lr
   39e68:	andeq	r0, r0, r0, lsr r4
   39e6c:	andeq	r2, r3, r8, lsr #31
   39e70:	andeq	r2, r3, r8, lsl #24
   39e74:	andeq	r3, r3, r4, lsr r5
   39e78:	andeq	r2, r3, ip, lsr #30
   39e7c:	andeq	r2, r3, r0, ror #23
   39e80:	andeq	r3, r3, ip, lsl #10
   39e84:	andeq	r2, r3, r4, asr #26
   39e88:			; <UNDEFINED> instruction: 0x00032bb8
   39e8c:	andeq	r3, r3, r4, ror #9
   39e90:	andeq	r9, r2, r8, lsr #1
   39e94:	muleq	r3, r0, fp
   39e98:			; <UNDEFINED> instruction: 0x000334bc
   39e9c:	push	{r3, r4, r5, lr}
   39ea0:	subs	r5, r0, #0
   39ea4:	mov	r4, r1
   39ea8:	beq	39f28 <fputs@plt+0x35614>
   39eac:	ldrb	r3, [r5, #240]	; 0xf0
   39eb0:	tst	r3, #1
   39eb4:	bne	39f78 <fputs@plt+0x35664>
   39eb8:	lsrs	r3, r3, #7
   39ebc:	bne	39f50 <fputs@plt+0x3563c>
   39ec0:	ldr	r2, [pc, #216]	; 39fa0 <fputs@plt+0x3568c>
   39ec4:	mov	r1, #97	; 0x61
   39ec8:	add	r2, pc, r2
   39ecc:	bl	38aa8 <fputs@plt+0x34194>
   39ed0:	cmp	r0, #0
   39ed4:	poplt	{r3, r4, r5, pc}
   39ed8:	cmp	r4, #0
   39edc:	beq	39f1c <fputs@plt+0x35608>
   39ee0:	ldr	r2, [r4]
   39ee4:	cmp	r2, #0
   39ee8:	beq	39f1c <fputs@plt+0x35608>
   39eec:	add	r4, r4, #4
   39ef0:	b	39f00 <fputs@plt+0x355ec>
   39ef4:	ldr	r2, [r4], #4
   39ef8:	cmp	r2, #0
   39efc:	beq	39f1c <fputs@plt+0x35608>
   39f00:	mov	r0, r5
   39f04:	mov	r1, #115	; 0x73
   39f08:	bl	38aa0 <fputs@plt+0x3418c>
   39f0c:	cmp	r0, #0
   39f10:	poplt	{r3, r4, r5, pc}
   39f14:	cmp	r4, #0
   39f18:	bne	39ef4 <fputs@plt+0x355e0>
   39f1c:	mov	r0, r5
   39f20:	pop	{r3, r4, r5, lr}
   39f24:	b	393c4 <fputs@plt+0x34ab0>
   39f28:	ldr	r0, [pc, #116]	; 39fa4 <fputs@plt+0x35690>
   39f2c:	movw	r2, #2860	; 0xb2c
   39f30:	ldr	r1, [pc, #112]	; 39fa8 <fputs@plt+0x35694>
   39f34:	ldr	r3, [pc, #112]	; 39fac <fputs@plt+0x35698>
   39f38:	add	r0, pc, r0
   39f3c:	add	r1, pc, r1
   39f40:	add	r3, pc, r3
   39f44:	bl	5af4c <fputs@plt+0x56638>
   39f48:	mvn	r0, #21
   39f4c:	pop	{r3, r4, r5, pc}
   39f50:	ldr	r0, [pc, #88]	; 39fb0 <fputs@plt+0x3569c>
   39f54:	movw	r2, #2862	; 0xb2e
   39f58:	ldr	r1, [pc, #84]	; 39fb4 <fputs@plt+0x356a0>
   39f5c:	ldr	r3, [pc, #84]	; 39fb8 <fputs@plt+0x356a4>
   39f60:	add	r0, pc, r0
   39f64:	add	r1, pc, r1
   39f68:	add	r3, pc, r3
   39f6c:	bl	5af4c <fputs@plt+0x56638>
   39f70:	mvn	r0, #115	; 0x73
   39f74:	pop	{r3, r4, r5, pc}
   39f78:	ldr	r0, [pc, #60]	; 39fbc <fputs@plt+0x356a8>
   39f7c:	movw	r2, #2861	; 0xb2d
   39f80:	ldr	r1, [pc, #56]	; 39fc0 <fputs@plt+0x356ac>
   39f84:	ldr	r3, [pc, #56]	; 39fc4 <fputs@plt+0x356b0>
   39f88:	add	r0, pc, r0
   39f8c:	add	r1, pc, r1
   39f90:	add	r3, pc, r3
   39f94:	bl	5af4c <fputs@plt+0x56638>
   39f98:	mvn	r0, #0
   39f9c:	pop	{r3, r4, r5, pc}
   39fa0:	andeq	lr, r2, ip, lsl #31
   39fa4:			; <UNDEFINED> instruction: 0x00028fbc
   39fa8:	andeq	r2, r3, r4, lsr #21
   39fac:	andeq	r2, r3, r4, lsr r7
   39fb0:	andeq	r2, r3, ip, lsl lr
   39fb4:	andeq	r2, r3, ip, ror sl
   39fb8:	andeq	r2, r3, ip, lsl #14
   39fbc:	andeq	r2, r3, r0, lsr #27
   39fc0:	andeq	r2, r3, r4, asr sl
   39fc4:	andeq	r2, r3, r4, ror #13
   39fc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39fcc:	subs	r6, r0, #0
   39fd0:	sub	sp, sp, #16
   39fd4:	beq	3a144 <fputs@plt+0x35830>
   39fd8:	ldr	r7, [r6, #4]
   39fdc:	cmp	r7, #0
   39fe0:	movne	r0, #0
   39fe4:	beq	39ff0 <fputs@plt+0x356dc>
   39fe8:	add	sp, sp, #16
   39fec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39ff0:	ldr	r8, [r6, #12]
   39ff4:	cmp	r8, #0
   39ff8:	moveq	r0, r8
   39ffc:	beq	39fe8 <fputs@plt+0x356d4>
   3a000:	ldr	sl, [r6, #32]
   3a004:	cmp	sl, #0
   3a008:	blt	3a09c <fputs@plt+0x35788>
   3a00c:	bl	4e8dc <fputs@plt+0x49fc8>
   3a010:	ldrd	r4, [r6, #24]
   3a014:	mov	r3, r7
   3a018:	sub	r8, r8, #1
   3a01c:	mov	r1, r5
   3a020:	mov	r9, r0
   3a024:	mov	r0, r4
   3a028:	mov	r2, r9
   3a02c:	add	r8, r8, r9
   3a030:	bl	62144 <fputs@plt+0x5d830>
   3a034:	rsb	r1, r9, #0
   3a038:	mov	r3, #2
   3a03c:	str	sl, [sp]
   3a040:	mov	r2, #1
   3a044:	mls	r9, r0, r9, r4
   3a048:	mov	r0, r7
   3a04c:	add	r7, r8, r9
   3a050:	subs	r4, r4, r9
   3a054:	sbc	r5, r5, #0
   3a058:	and	r7, r7, r1
   3a05c:	strd	r4, [sp, #8]
   3a060:	mov	r1, r7
   3a064:	bl	4518 <mmap64@plt>
   3a068:	mov	r3, r0
   3a06c:	cmn	r3, #1
   3a070:	beq	3a120 <fputs@plt+0x3580c>
   3a074:	ldrb	r2, [r6, #36]	; 0x24
   3a078:	add	r9, r3, r9
   3a07c:	mov	r0, #0
   3a080:	str	r7, [r6, #16]
   3a084:	orr	r2, r2, #2
   3a088:	str	r9, [r6, #4]
   3a08c:	str	r3, [r6, #8]
   3a090:	strb	r2, [r6, #36]	; 0x24
   3a094:	add	sp, sp, #16
   3a098:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a09c:	ldrb	r3, [r6, #36]	; 0x24
   3a0a0:	tst	r3, #8
   3a0a4:	mvneq	r0, #21
   3a0a8:	beq	39fe8 <fputs@plt+0x356d4>
   3a0ac:	cmp	r8, #7
   3a0b0:	bls	3a130 <fputs@plt+0x3581c>
   3a0b4:	bl	4e8dc <fputs@plt+0x49fc8>
   3a0b8:	ldr	sl, [r6, #24]
   3a0bc:	ldr	r4, [r6, #28]
   3a0c0:	mov	r3, r7
   3a0c4:	mov	r5, #0
   3a0c8:	mov	r1, r4
   3a0cc:	mov	r4, #0
   3a0d0:	mov	r9, r0
   3a0d4:	mov	r0, sl
   3a0d8:	mov	r2, r9
   3a0dc:	bl	62144 <fputs@plt+0x5d830>
   3a0e0:	sub	ip, r8, #1
   3a0e4:	add	ip, ip, r9
   3a0e8:	rsb	r1, r9, #0
   3a0ec:	mvn	r3, #0
   3a0f0:	mov	r2, #1
   3a0f4:	str	r3, [sp]
   3a0f8:	mov	r3, #34	; 0x22
   3a0fc:	strd	r4, [sp, #8]
   3a100:	mls	r9, r0, r9, sl
   3a104:	mov	r0, r7
   3a108:	add	r7, ip, r9
   3a10c:	and	r7, r7, r1
   3a110:	mov	r1, r7
   3a114:	bl	4518 <mmap64@plt>
   3a118:	mov	r3, r0
   3a11c:	b	3a06c <fputs@plt+0x35758>
   3a120:	bl	48cc <__errno_location@plt>
   3a124:	ldr	r0, [r0]
   3a128:	rsb	r0, r0, #0
   3a12c:	b	39fe8 <fputs@plt+0x356d4>
   3a130:	ldr	r3, [pc, #44]	; 3a164 <fputs@plt+0x35850>
   3a134:	mov	r0, r7
   3a138:	add	r3, pc, r3
   3a13c:	str	r3, [r6, #4]
   3a140:	b	39fe8 <fputs@plt+0x356d4>
   3a144:	ldr	r0, [pc, #28]	; 3a168 <fputs@plt+0x35854>
   3a148:	movw	r2, #3043	; 0xbe3
   3a14c:	ldr	r1, [pc, #24]	; 3a16c <fputs@plt+0x35858>
   3a150:	ldr	r3, [pc, #24]	; 3a170 <fputs@plt+0x3585c>
   3a154:	add	r0, pc, r0
   3a158:	add	r1, pc, r1
   3a15c:	add	r3, pc, r3
   3a160:	bl	5ac34 <fputs@plt+0x56320>
   3a164:	andeq	r2, r3, r4, asr #9
   3a168:			; <UNDEFINED> instruction: 0x000328b0
   3a16c:	andeq	r2, r3, r8, lsl #17
   3a170:	strheq	r3, [r3], -r8
   3a174:	push	{r4, r5, r6, r7, r8, lr}
   3a178:	subs	r7, r0, #0
   3a17c:	mov	r6, r1
   3a180:	mov	r8, r3
   3a184:	beq	3a22c <fputs@plt+0x35918>
   3a188:	ldr	r4, [r7, #324]	; 0x144
   3a18c:	cmp	r4, #0
   3a190:	beq	3a1e8 <fputs@plt+0x358d4>
   3a194:	ldr	r1, [r7, #328]	; 0x148
   3a198:	cmp	r1, r6
   3a19c:	bhi	3a1e8 <fputs@plt+0x358d4>
   3a1a0:	ldr	r5, [r4, #12]
   3a1a4:	add	r2, r6, r2
   3a1a8:	add	r5, r1, r5
   3a1ac:	cmp	r5, r2
   3a1b0:	bcc	3a1d4 <fputs@plt+0x358c0>
   3a1b4:	b	3a1f4 <fputs@plt+0x358e0>
   3a1b8:	cmp	r6, r5
   3a1bc:	bcc	3a1e0 <fputs@plt+0x358cc>
   3a1c0:	ldr	ip, [r4, #12]
   3a1c4:	add	ip, r5, ip
   3a1c8:	cmp	ip, r2
   3a1cc:	bcs	3a1f8 <fputs@plt+0x358e4>
   3a1d0:	mov	r5, ip
   3a1d4:	ldr	r4, [r4]
   3a1d8:	cmp	r4, #0
   3a1dc:	bne	3a1b8 <fputs@plt+0x358a4>
   3a1e0:	mov	r0, #0
   3a1e4:	pop	{r4, r5, r6, r7, r8, pc}
   3a1e8:	add	r4, r7, #272	; 0x110
   3a1ec:	mov	r1, #0
   3a1f0:	b	3a1a0 <fputs@plt+0x3588c>
   3a1f4:	mov	r5, r1
   3a1f8:	mov	r0, r4
   3a1fc:	bl	39fc8 <fputs@plt+0x356b4>
   3a200:	cmp	r0, #0
   3a204:	blt	3a1e0 <fputs@plt+0x358cc>
   3a208:	cmp	r8, #0
   3a20c:	mov	r0, r4
   3a210:	rsbne	r6, r5, r6
   3a214:	ldrne	r3, [r4, #4]
   3a218:	addne	r6, r3, r6
   3a21c:	strne	r6, [r8]
   3a220:	str	r4, [r7, #324]	; 0x144
   3a224:	str	r5, [r7, #328]	; 0x148
   3a228:	pop	{r4, r5, r6, r7, r8, pc}
   3a22c:	ldr	r0, [pc, #24]	; 3a24c <fputs@plt+0x35938>
   3a230:	movw	r2, #3174	; 0xc66
   3a234:	ldr	r1, [pc, #20]	; 3a250 <fputs@plt+0x3593c>
   3a238:	ldr	r3, [pc, #20]	; 3a254 <fputs@plt+0x35940>
   3a23c:	add	r0, pc, r0
   3a240:	add	r1, pc, r1
   3a244:	add	r3, pc, r3
   3a248:	bl	5ac34 <fputs@plt+0x56320>
   3a24c:			; <UNDEFINED> instruction: 0x00028cb8
   3a250:	andeq	r2, r3, r0, lsr #15
   3a254:	andeq	r3, r3, r4, ror r0
   3a258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a25c:	mov	r8, r3
   3a260:	ldr	r4, [pc, #396]	; 3a3f4 <fputs@plt+0x35ae0>
   3a264:	sub	sp, sp, #20
   3a268:	ldr	ip, [pc, #392]	; 3a3f8 <fputs@plt+0x35ae4>
   3a26c:	subs	r9, r0, #0
   3a270:	add	r4, pc, r4
   3a274:	mov	r6, r1
   3a278:	ldr	fp, [sp, #56]	; 0x38
   3a27c:	ldr	ip, [r4, ip]
   3a280:	mov	r3, r4
   3a284:	ldr	r3, [ip]
   3a288:	str	ip, [sp, #4]
   3a28c:	str	r3, [sp, #12]
   3a290:	beq	3a394 <fputs@plt+0x35a80>
   3a294:	cmp	r1, #0
   3a298:	beq	3a3d4 <fputs@plt+0x35ac0>
   3a29c:	cmp	r2, #0
   3a2a0:	beq	3a3b4 <fputs@plt+0x35aa0>
   3a2a4:	ldr	r1, [r1]
   3a2a8:	sub	r5, r2, #1
   3a2ac:	rsb	r2, r2, #0
   3a2b0:	ldr	r3, [r9, #268]	; 0x10c
   3a2b4:	add	r5, r5, r1
   3a2b8:	and	r5, r5, r2
   3a2bc:	add	sl, r5, r8
   3a2c0:	rsb	r4, r1, r5
   3a2c4:	cmp	sl, r3
   3a2c8:	bhi	3a370 <fputs@plt+0x35a5c>
   3a2cc:	add	r7, sp, #8
   3a2d0:	mov	r2, r4
   3a2d4:	mov	r3, r7
   3a2d8:	bl	3a174 <fputs@plt+0x35860>
   3a2dc:	cmp	r0, #0
   3a2e0:	beq	3a370 <fputs@plt+0x35a5c>
   3a2e4:	ldr	r3, [sp, #8]
   3a2e8:	cmp	r3, #0
   3a2ec:	beq	3a324 <fputs@plt+0x35a10>
   3a2f0:	cmp	r4, #0
   3a2f4:	beq	3a324 <fputs@plt+0x35a10>
   3a2f8:	ldrb	r2, [r3]
   3a2fc:	cmp	r2, #0
   3a300:	bne	3a370 <fputs@plt+0x35a5c>
   3a304:	sub	r2, r3, #1
   3a308:	add	r4, r2, r4
   3a30c:	b	3a31c <fputs@plt+0x35a08>
   3a310:	ldrb	r2, [r3, #1]!
   3a314:	cmp	r2, #0
   3a318:	bne	3a370 <fputs@plt+0x35a5c>
   3a31c:	cmp	r3, r4
   3a320:	bne	3a310 <fputs@plt+0x359fc>
   3a324:	mov	r0, r9
   3a328:	mov	r1, r5
   3a32c:	mov	r3, r7
   3a330:	mov	r2, r8
   3a334:	bl	3a174 <fputs@plt+0x35860>
   3a338:	cmp	r0, #0
   3a33c:	beq	3a370 <fputs@plt+0x35a5c>
   3a340:	cmp	r8, #0
   3a344:	beq	3a354 <fputs@plt+0x35a40>
   3a348:	ldr	r3, [sp, #8]
   3a34c:	cmp	r3, #0
   3a350:	beq	3a370 <fputs@plt+0x35a5c>
   3a354:	cmp	fp, #0
   3a358:	str	sl, [r6]
   3a35c:	ldrne	r3, [sp, #8]
   3a360:	movne	r0, #0
   3a364:	moveq	r0, fp
   3a368:	strne	r3, [fp]
   3a36c:	b	3a374 <fputs@plt+0x35a60>
   3a370:	mvn	r0, #73	; 0x49
   3a374:	ldr	r1, [sp, #4]
   3a378:	ldr	r2, [sp, #12]
   3a37c:	ldr	r3, [r1]
   3a380:	cmp	r2, r3
   3a384:	bne	3a390 <fputs@plt+0x35a7c>
   3a388:	add	sp, sp, #20
   3a38c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a390:	bl	453c <__stack_chk_fail@plt>
   3a394:	ldr	r0, [pc, #96]	; 3a3fc <fputs@plt+0x35ae8>
   3a398:	movw	r2, #3307	; 0xceb
   3a39c:	ldr	r1, [pc, #92]	; 3a400 <fputs@plt+0x35aec>
   3a3a0:	ldr	r3, [pc, #92]	; 3a404 <fputs@plt+0x35af0>
   3a3a4:	add	r0, pc, r0
   3a3a8:	add	r1, pc, r1
   3a3ac:	add	r3, pc, r3
   3a3b0:	bl	5ac34 <fputs@plt+0x56320>
   3a3b4:	ldr	r0, [pc, #76]	; 3a408 <fputs@plt+0x35af4>
   3a3b8:	movw	r2, #3309	; 0xced
   3a3bc:	ldr	r1, [pc, #72]	; 3a40c <fputs@plt+0x35af8>
   3a3c0:	ldr	r3, [pc, #72]	; 3a410 <fputs@plt+0x35afc>
   3a3c4:	add	r0, pc, r0
   3a3c8:	add	r1, pc, r1
   3a3cc:	add	r3, pc, r3
   3a3d0:	bl	5ac34 <fputs@plt+0x56320>
   3a3d4:	ldr	r0, [pc, #56]	; 3a414 <fputs@plt+0x35b00>
   3a3d8:	movw	r2, #3308	; 0xcec
   3a3dc:	ldr	r1, [pc, #52]	; 3a418 <fputs@plt+0x35b04>
   3a3e0:	ldr	r3, [pc, #52]	; 3a41c <fputs@plt+0x35b08>
   3a3e4:	add	r0, pc, r0
   3a3e8:	add	r1, pc, r1
   3a3ec:	add	r3, pc, r3
   3a3f0:	bl	5ac34 <fputs@plt+0x56320>
   3a3f4:	andeq	r1, r5, r0, lsr #18
   3a3f8:	andeq	r0, r0, r0, lsr r4
   3a3fc:	andeq	r8, r2, r0, asr fp
   3a400:	andeq	r2, r3, r8, lsr r6
   3a404:	andeq	r2, r3, ip, ror #3
   3a408:	andeq	r2, r3, r0, ror r6
   3a40c:	andeq	r2, r3, r8, lsl r6
   3a410:	andeq	r2, r3, ip, asr #3
   3a414:	andeq	r2, r3, r8, asr #12
   3a418:	strdeq	r2, [r3], -r8
   3a41c:	andeq	r2, r3, ip, lsr #3
   3a420:	ldr	ip, [pc, #1284]	; 3a92c <fputs@plt+0x36018>
   3a424:	cmp	r0, #0
   3a428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a42c:	add	ip, pc, ip
   3a430:	add	fp, sp, #32
   3a434:	sub	sp, sp, #68	; 0x44
   3a438:	mov	r5, r1
   3a43c:	str	r0, [fp, #-72]	; 0xffffffb8
   3a440:	str	r3, [fp, #-68]	; 0xffffffbc
   3a444:	mov	r3, ip
   3a448:	ldr	r0, [pc, #1248]	; 3a930 <fputs@plt+0x3601c>
   3a44c:	ldr	ip, [fp, #4]
   3a450:	str	r2, [fp, #-76]	; 0xffffffb4
   3a454:	ldr	r7, [fp, #8]
   3a458:	str	ip, [fp, #-64]	; 0xffffffc0
   3a45c:	ldr	r0, [r3, r0]
   3a460:	ldr	r3, [r0]
   3a464:	str	r0, [fp, #-60]	; 0xffffffc4
   3a468:	str	r3, [fp, #-40]	; 0xffffffd8
   3a46c:	beq	3a840 <fputs@plt+0x35f2c>
   3a470:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3a474:	cmp	ip, #0
   3a478:	beq	3a7d8 <fputs@plt+0x35ec4>
   3a47c:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3a480:	cmp	ip, #0
   3a484:	beq	3a860 <fputs@plt+0x35f4c>
   3a488:	cmp	r7, #0
   3a48c:	beq	3a7f8 <fputs@plt+0x35ee4>
   3a490:	cmp	r1, #0
   3a494:	beq	3a550 <fputs@plt+0x35c3c>
   3a498:	ldrb	r3, [r1]
   3a49c:	cmp	r3, #0
   3a4a0:	beq	3a550 <fputs@plt+0x35c3c>
   3a4a4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   3a4a8:	mov	r1, #0
   3a4ac:	bl	45c08 <fputs@plt+0x412f4>
   3a4b0:	cmp	r0, #0
   3a4b4:	str	r0, [fp, #-84]	; 0xffffffac
   3a4b8:	beq	3a77c <fputs@plt+0x35e68>
   3a4bc:	ldrb	r6, [r5]
   3a4c0:	cmp	r6, #0
   3a4c4:	beq	3a8e8 <fputs@plt+0x35fd4>
   3a4c8:	sub	r8, fp, #44	; 0x2c
   3a4cc:	mov	r4, r5
   3a4d0:	mov	r6, #0
   3a4d4:	str	r6, [fp, #-56]	; 0xffffffc8
   3a4d8:	mov	r0, r4
   3a4dc:	mov	r1, r8
   3a4e0:	bl	40dd8 <fputs@plt+0x3c4c4>
   3a4e4:	cmp	r0, #0
   3a4e8:	blt	3a56c <fputs@plt+0x35c58>
   3a4ec:	ldr	r9, [fp, #-44]	; 0xffffffd4
   3a4f0:	mov	sl, sp
   3a4f4:	mov	r1, r4
   3a4f8:	add	r3, r9, #8
   3a4fc:	bic	r3, r3, #7
   3a500:	mov	r2, r9
   3a504:	sub	sp, sp, r3
   3a508:	add	r3, sp, #8
   3a50c:	mov	r0, r3
   3a510:	bl	42f0 <memcpy@plt>
   3a514:	mov	r1, #0
   3a518:	strb	r1, [r0, r9]
   3a51c:	bl	45970 <fputs@plt+0x4105c>
   3a520:	mov	sp, sl
   3a524:	cmp	r0, #0
   3a528:	blt	3a56c <fputs@plt+0x35c58>
   3a52c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3a530:	beq	3a588 <fputs@plt+0x35c74>
   3a534:	add	r2, r4, r3
   3a538:	ldrb	r3, [r4, r3]
   3a53c:	add	r6, r6, #1
   3a540:	cmp	r3, #0
   3a544:	beq	3a5b4 <fputs@plt+0x35ca0>
   3a548:	mov	r4, r2
   3a54c:	b	3a4d8 <fputs@plt+0x35bc4>
   3a550:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3a554:	mov	r3, #0
   3a558:	mov	r0, r3
   3a55c:	str	r3, [ip]
   3a560:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3a564:	str	r3, [ip]
   3a568:	str	r3, [r7]
   3a56c:	ldr	ip, [fp, #-60]	; 0xffffffc4
   3a570:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3a574:	ldr	r3, [ip]
   3a578:	cmp	r2, r3
   3a57c:	bne	3a7d4 <fputs@plt+0x35ec0>
   3a580:	sub	sp, fp, #32
   3a584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a588:	add	r2, r4, r3
   3a58c:	ldrb	r3, [r4, r3]
   3a590:	cmp	r3, #0
   3a594:	beq	3a5b0 <fputs@plt+0x35c9c>
   3a598:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3a59c:	add	r6, r6, #1
   3a5a0:	mov	r4, r2
   3a5a4:	add	ip, ip, #1
   3a5a8:	str	ip, [fp, #-56]	; 0xffffffc8
   3a5ac:	b	3a4d8 <fputs@plt+0x35bc4>
   3a5b0:	add	r6, r6, #1
   3a5b4:	ldr	ip, [fp, #-84]	; 0xffffffac
   3a5b8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3a5bc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   3a5c0:	mul	ip, ip, r1
   3a5c4:	cmp	r2, ip
   3a5c8:	str	ip, [fp, #-88]	; 0xffffffa8
   3a5cc:	bcc	3a77c <fputs@plt+0x35e68>
   3a5d0:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3a5d4:	sub	r1, fp, #36	; 0x24
   3a5d8:	mov	r2, #1
   3a5dc:	ldr	r3, [ip, #320]	; 0x140
   3a5e0:	mov	r0, ip
   3a5e4:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3a5e8:	add	r3, ip, r3
   3a5ec:	ldr	ip, [fp, #-88]	; 0xffffffa8
   3a5f0:	rsb	r3, ip, r3
   3a5f4:	str	r3, [r1, #-16]!
   3a5f8:	sub	r3, fp, #48	; 0x30
   3a5fc:	str	r3, [sp]
   3a600:	ldr	r3, [fp, #-88]	; 0xffffffa8
   3a604:	bl	3a258 <fputs@plt+0x35944>
   3a608:	cmp	r0, #0
   3a60c:	blt	3a56c <fputs@plt+0x35c58>
   3a610:	cmp	r6, #0
   3a614:	bne	3a8c0 <fputs@plt+0x35fac>
   3a618:	lsl	r0, r6, #2
   3a61c:	bl	4500 <malloc@plt>
   3a620:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3a624:	cmp	r0, #0
   3a628:	str	r0, [ip]
   3a62c:	beq	3a818 <fputs@plt+0x35f04>
   3a630:	mov	r4, #0
   3a634:	str	r4, [r7]
   3a638:	ldrb	r3, [r5]
   3a63c:	cmp	r3, r4
   3a640:	beq	3a788 <fputs@plt+0x35e74>
   3a644:	sub	r8, fp, #44	; 0x2c
   3a648:	str	r6, [fp, #-92]	; 0xffffffa4
   3a64c:	str	r8, [fp, #-80]	; 0xffffffb0
   3a650:	mov	r6, ip
   3a654:	b	3a6c0 <fputs@plt+0x35dac>
   3a658:	mov	r0, r8
   3a65c:	bl	45388 <fputs@plt+0x40a74>
   3a660:	cmp	r0, #0
   3a664:	beq	3a820 <fputs@plt+0x35f0c>
   3a668:	ldr	r3, [r7]
   3a66c:	cmp	r3, #0
   3a670:	subne	r3, r3, #-1073741823	; 0xc0000001
   3a674:	rsbne	r4, r0, #0
   3a678:	ldrne	r1, [r6]
   3a67c:	ldreq	ip, [fp, #-72]	; 0xffffffb8
   3a680:	ldrne	r3, [r1, r3, lsl #2]
   3a684:	ldreq	r4, [ip, #320]	; 0x140
   3a688:	subne	r3, r3, #1
   3a68c:	addne	r0, r3, r0
   3a690:	andne	r4, r4, r0
   3a694:	add	r4, r4, sl
   3a698:	ldr	r3, [r7]
   3a69c:	mov	sp, r9
   3a6a0:	ldr	r2, [r6]
   3a6a4:	add	r1, r3, #1
   3a6a8:	str	r1, [r7]
   3a6ac:	str	r4, [r2, r3, lsl #2]
   3a6b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3a6b4:	ldrb	r3, [r5, r3]!
   3a6b8:	cmp	r3, #0
   3a6bc:	beq	3a784 <fputs@plt+0x35e70>
   3a6c0:	mov	r0, r5
   3a6c4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3a6c8:	bl	40dd8 <fputs@plt+0x3c4c4>
   3a6cc:	cmp	r0, #0
   3a6d0:	blt	3a56c <fputs@plt+0x35c58>
   3a6d4:	ldr	sl, [fp, #-44]	; 0xffffffd4
   3a6d8:	mov	r9, sp
   3a6dc:	mov	r1, r5
   3a6e0:	add	r3, sl, #8
   3a6e4:	bic	r3, r3, #7
   3a6e8:	mov	r2, sl
   3a6ec:	sub	sp, sp, r3
   3a6f0:	add	r8, sp, #8
   3a6f4:	mov	r0, r8
   3a6f8:	bl	42f0 <memcpy@plt>
   3a6fc:	mov	r1, #0
   3a700:	mov	r0, r8
   3a704:	strb	r1, [r8, sl]
   3a708:	bl	45668 <fputs@plt+0x40d54>
   3a70c:	subs	sl, r0, #0
   3a710:	bge	3a658 <fputs@plt+0x35d44>
   3a714:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3a718:	cmp	ip, #0
   3a71c:	bne	3a73c <fputs@plt+0x35e28>
   3a720:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3a724:	ldr	r4, [ip, #320]	; 0x140
   3a728:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3a72c:	add	r4, ip, r4
   3a730:	ldr	ip, [fp, #-88]	; 0xffffffa8
   3a734:	rsb	r4, ip, r4
   3a738:	b	3a698 <fputs@plt+0x35d84>
   3a73c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   3a740:	sub	ip, ip, #1
   3a744:	ldr	r1, [fp, #-84]	; 0xffffffac
   3a748:	str	ip, [fp, #-56]	; 0xffffffc8
   3a74c:	mla	r0, r1, ip, r0
   3a750:	bl	45c30 <fputs@plt+0x4131c>
   3a754:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3a758:	cmp	ip, r0
   3a75c:	bls	3a7c8 <fputs@plt+0x35eb4>
   3a760:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3a764:	ldr	r3, [ip, #320]	; 0x140
   3a768:	add	r0, r0, r3
   3a76c:	cmp	r4, r0
   3a770:	bhi	3a7c8 <fputs@plt+0x35eb4>
   3a774:	mov	r4, r0
   3a778:	b	3a698 <fputs@plt+0x35d84>
   3a77c:	mvn	r0, #73	; 0x49
   3a780:	b	3a56c <fputs@plt+0x35c58>
   3a784:	ldr	r6, [fp, #-92]	; 0xffffffa4
   3a788:	ldr	ip, [fp, #-56]	; 0xffffffc8
   3a78c:	cmp	ip, #0
   3a790:	bne	3a8a0 <fputs@plt+0x35f8c>
   3a794:	ldr	r3, [r7]
   3a798:	cmp	r6, r3
   3a79c:	bne	3a880 <fputs@plt+0x35f6c>
   3a7a0:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3a7a4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   3a7a8:	ldr	r2, [ip]
   3a7ac:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3a7b0:	ldr	r2, [r2]
   3a7b4:	ldr	r3, [ip, #320]	; 0x140
   3a7b8:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3a7bc:	rsb	r3, r3, r2
   3a7c0:	str	r3, [ip]
   3a7c4:	b	3a56c <fputs@plt+0x35c58>
   3a7c8:	mvn	r0, #73	; 0x49
   3a7cc:	mov	sp, r9
   3a7d0:	b	3a56c <fputs@plt+0x35c58>
   3a7d4:	bl	453c <__stack_chk_fail@plt>
   3a7d8:	ldr	r0, [pc, #340]	; 3a934 <fputs@plt+0x36020>
   3a7dc:	movw	r2, #3833	; 0xef9
   3a7e0:	ldr	r1, [pc, #336]	; 3a938 <fputs@plt+0x36024>
   3a7e4:	ldr	r3, [pc, #336]	; 3a93c <fputs@plt+0x36028>
   3a7e8:	add	r0, pc, r0
   3a7ec:	add	r1, pc, r1
   3a7f0:	add	r3, pc, r3
   3a7f4:	bl	5ac34 <fputs@plt+0x56320>
   3a7f8:	ldr	r0, [pc, #320]	; 3a940 <fputs@plt+0x3602c>
   3a7fc:	movw	r2, #3835	; 0xefb
   3a800:	ldr	r1, [pc, #316]	; 3a944 <fputs@plt+0x36030>
   3a804:	ldr	r3, [pc, #316]	; 3a948 <fputs@plt+0x36034>
   3a808:	add	r0, pc, r0
   3a80c:	add	r1, pc, r1
   3a810:	add	r3, pc, r3
   3a814:	bl	5ac34 <fputs@plt+0x56320>
   3a818:	mvn	r0, #11
   3a81c:	b	3a56c <fputs@plt+0x35c58>
   3a820:	ldr	r0, [pc, #292]	; 3a94c <fputs@plt+0x36038>
   3a824:	movw	r2, #3937	; 0xf61
   3a828:	ldr	r1, [pc, #288]	; 3a950 <fputs@plt+0x3603c>
   3a82c:	ldr	r3, [pc, #288]	; 3a954 <fputs@plt+0x36040>
   3a830:	add	r0, pc, r0
   3a834:	add	r1, pc, r1
   3a838:	add	r3, pc, r3
   3a83c:	bl	5ac34 <fputs@plt+0x56320>
   3a840:	ldr	r0, [pc, #272]	; 3a958 <fputs@plt+0x36044>
   3a844:	movw	r2, #3832	; 0xef8
   3a848:	ldr	r1, [pc, #268]	; 3a95c <fputs@plt+0x36048>
   3a84c:	ldr	r3, [pc, #268]	; 3a960 <fputs@plt+0x3604c>
   3a850:	add	r0, pc, r0
   3a854:	add	r1, pc, r1
   3a858:	add	r3, pc, r3
   3a85c:	bl	5ac34 <fputs@plt+0x56320>
   3a860:	ldr	r0, [pc, #252]	; 3a964 <fputs@plt+0x36050>
   3a864:	movw	r2, #3834	; 0xefa
   3a868:	ldr	r1, [pc, #248]	; 3a968 <fputs@plt+0x36054>
   3a86c:	ldr	r3, [pc, #248]	; 3a96c <fputs@plt+0x36058>
   3a870:	add	r0, pc, r0
   3a874:	add	r1, pc, r1
   3a878:	add	r3, pc, r3
   3a87c:	bl	5ac34 <fputs@plt+0x56320>
   3a880:	ldr	r0, [pc, #232]	; 3a970 <fputs@plt+0x3605c>
   3a884:	movw	r2, #3948	; 0xf6c
   3a888:	ldr	r1, [pc, #228]	; 3a974 <fputs@plt+0x36060>
   3a88c:	ldr	r3, [pc, #228]	; 3a978 <fputs@plt+0x36064>
   3a890:	add	r0, pc, r0
   3a894:	add	r1, pc, r1
   3a898:	add	r3, pc, r3
   3a89c:	bl	5ac34 <fputs@plt+0x56320>
   3a8a0:	ldr	r0, [pc, #212]	; 3a97c <fputs@plt+0x36068>
   3a8a4:	movw	r2, #3947	; 0xf6b
   3a8a8:	ldr	r1, [pc, #208]	; 3a980 <fputs@plt+0x3606c>
   3a8ac:	ldr	r3, [pc, #208]	; 3a984 <fputs@plt+0x36070>
   3a8b0:	add	r0, pc, r0
   3a8b4:	add	r1, pc, r1
   3a8b8:	add	r3, pc, r3
   3a8bc:	bl	5ac34 <fputs@plt+0x56320>
   3a8c0:	mvn	r0, #0
   3a8c4:	mov	r1, r6
   3a8c8:	bl	618f8 <fputs@plt+0x5cfe4>
   3a8cc:	cmp	r0, #3
   3a8d0:	bhi	3a618 <fputs@plt+0x35d04>
   3a8d4:	ldr	ip, [fp, #-64]	; 0xffffffc0
   3a8d8:	mov	r3, #0
   3a8dc:	mvn	r0, #11
   3a8e0:	str	r3, [ip]
   3a8e4:	b	3a56c <fputs@plt+0x35c58>
   3a8e8:	ldr	ip, [fp, #-72]	; 0xffffffb8
   3a8ec:	sub	r1, fp, #36	; 0x24
   3a8f0:	mov	r2, #1
   3a8f4:	ldr	r3, [ip, #320]	; 0x140
   3a8f8:	mov	r0, ip
   3a8fc:	ldr	ip, [fp, #-76]	; 0xffffffb4
   3a900:	add	r3, ip, r3
   3a904:	sub	ip, fp, #48	; 0x30
   3a908:	str	r3, [r1, #-16]!
   3a90c:	mov	r3, r6
   3a910:	str	ip, [sp]
   3a914:	bl	3a258 <fputs@plt+0x35944>
   3a918:	cmp	r0, #0
   3a91c:	blt	3a56c <fputs@plt+0x35c58>
   3a920:	str	r6, [fp, #-56]	; 0xffffffc8
   3a924:	str	r6, [fp, #-88]	; 0xffffffa8
   3a928:	b	3a618 <fputs@plt+0x35d04>
   3a92c:	andeq	r1, r5, r4, ror #14
   3a930:	andeq	r0, r0, r0, lsr r4
   3a934:	andeq	r2, r3, r8, lsl #14
   3a938:	strdeq	r2, [r3], -r4
   3a93c:	andeq	r1, r3, r4, ror sp
   3a940:			; <UNDEFINED> instruction: 0x000325b8
   3a944:	ldrdeq	r2, [r3], -r4
   3a948:	andeq	r1, r3, r4, asr sp
   3a94c:	andeq	r2, r3, r4, lsl #4
   3a950:	andeq	r2, r3, ip, lsr #3
   3a954:	andeq	r1, r3, ip, lsr #26
   3a958:	andeq	r8, r2, r4, lsr #13
   3a95c:	andeq	r2, r3, ip, lsl #3
   3a960:	andeq	r1, r3, ip, lsl #26
   3a964:	andeq	r2, r3, ip, lsl #13
   3a968:	andeq	r2, r3, ip, ror #2
   3a96c:	andeq	r1, r3, ip, ror #25
   3a970:	andeq	r2, r3, ip, ror r6
   3a974:	andeq	r2, r3, ip, asr #2
   3a978:	andeq	r1, r3, ip, asr #25
   3a97c:	andeq	r2, r3, r4, asr r6
   3a980:	andeq	r2, r3, ip, lsr #2
   3a984:	andeq	r1, r3, ip, lsr #25
   3a988:	push	{r4, r5, r6, r7, lr}
   3a98c:	subs	ip, r0, #0
   3a990:	sub	sp, sp, #12
   3a994:	ldr	r5, [sp, #32]
   3a998:	ldr	r4, [sp, #36]	; 0x24
   3a99c:	beq	3aa38 <fputs@plt+0x36124>
   3a9a0:	cmp	r1, #0
   3a9a4:	beq	3aad8 <fputs@plt+0x361c4>
   3a9a8:	cmp	r2, #0
   3a9ac:	beq	3aab8 <fputs@plt+0x361a4>
   3a9b0:	cmp	r3, #0
   3a9b4:	beq	3aa98 <fputs@plt+0x36184>
   3a9b8:	cmp	r5, #0
   3a9bc:	beq	3aa78 <fputs@plt+0x36164>
   3a9c0:	cmp	r4, #0
   3a9c4:	beq	3aa58 <fputs@plt+0x36144>
   3a9c8:	ldr	r7, [ip, #244]	; 0xf4
   3a9cc:	ldrb	r7, [r7, #3]
   3a9d0:	cmp	r7, #2
   3a9d4:	beq	3a9f8 <fputs@plt+0x360e4>
   3a9d8:	mov	r3, #0
   3a9dc:	add	r1, ip, #320	; 0x140
   3a9e0:	str	r3, [sp]
   3a9e4:	mov	r2, #8
   3a9e8:	bl	3a258 <fputs@plt+0x35944>
   3a9ec:	and	r0, r0, r0, asr #31
   3a9f0:	add	sp, sp, #12
   3a9f4:	pop	{r4, r5, r6, r7, pc}
   3a9f8:	ldr	ip, [r1, #48]	; 0x30
   3a9fc:	cmp	ip, #0
   3aa00:	bne	3aa1c <fputs@plt+0x36108>
   3aa04:	str	ip, [r3]
   3aa08:	mov	r0, ip
   3aa0c:	str	ip, [r5]
   3aa10:	str	ip, [r4]
   3aa14:	add	sp, sp, #12
   3aa18:	pop	{r4, r5, r6, r7, pc}
   3aa1c:	mov	r1, r2
   3aa20:	str	r5, [sp, #32]
   3aa24:	str	r4, [sp, #36]	; 0x24
   3aa28:	mov	r2, ip
   3aa2c:	add	sp, sp, #12
   3aa30:	pop	{r4, r5, r6, r7, lr}
   3aa34:	b	3a420 <fputs@plt+0x35b0c>
   3aa38:	ldr	r0, [pc, #184]	; 3aaf8 <fputs@plt+0x361e4>
   3aa3c:	movw	r2, #3964	; 0xf7c
   3aa40:	ldr	r1, [pc, #180]	; 3aafc <fputs@plt+0x361e8>
   3aa44:	ldr	r3, [pc, #180]	; 3ab00 <fputs@plt+0x361ec>
   3aa48:	add	r0, pc, r0
   3aa4c:	add	r1, pc, r1
   3aa50:	add	r3, pc, r3
   3aa54:	bl	5ac34 <fputs@plt+0x56320>
   3aa58:	ldr	r0, [pc, #164]	; 3ab04 <fputs@plt+0x361f0>
   3aa5c:	movw	r2, #3969	; 0xf81
   3aa60:	ldr	r1, [pc, #160]	; 3ab08 <fputs@plt+0x361f4>
   3aa64:	ldr	r3, [pc, #160]	; 3ab0c <fputs@plt+0x361f8>
   3aa68:	add	r0, pc, r0
   3aa6c:	add	r1, pc, r1
   3aa70:	add	r3, pc, r3
   3aa74:	bl	5ac34 <fputs@plt+0x56320>
   3aa78:	ldr	r0, [pc, #144]	; 3ab10 <fputs@plt+0x361fc>
   3aa7c:	mov	r2, #3968	; 0xf80
   3aa80:	ldr	r1, [pc, #140]	; 3ab14 <fputs@plt+0x36200>
   3aa84:	ldr	r3, [pc, #140]	; 3ab18 <fputs@plt+0x36204>
   3aa88:	add	r0, pc, r0
   3aa8c:	add	r1, pc, r1
   3aa90:	add	r3, pc, r3
   3aa94:	bl	5ac34 <fputs@plt+0x56320>
   3aa98:	ldr	r0, [pc, #124]	; 3ab1c <fputs@plt+0x36208>
   3aa9c:	movw	r2, #3967	; 0xf7f
   3aaa0:	ldr	r1, [pc, #120]	; 3ab20 <fputs@plt+0x3620c>
   3aaa4:	ldr	r3, [pc, #120]	; 3ab24 <fputs@plt+0x36210>
   3aaa8:	add	r0, pc, r0
   3aaac:	add	r1, pc, r1
   3aab0:	add	r3, pc, r3
   3aab4:	bl	5ac34 <fputs@plt+0x56320>
   3aab8:	ldr	r0, [pc, #104]	; 3ab28 <fputs@plt+0x36214>
   3aabc:	movw	r2, #3966	; 0xf7e
   3aac0:	ldr	r1, [pc, #100]	; 3ab2c <fputs@plt+0x36218>
   3aac4:	ldr	r3, [pc, #100]	; 3ab30 <fputs@plt+0x3621c>
   3aac8:	add	r0, pc, r0
   3aacc:	add	r1, pc, r1
   3aad0:	add	r3, pc, r3
   3aad4:	bl	5ac34 <fputs@plt+0x56320>
   3aad8:	ldr	r0, [pc, #84]	; 3ab34 <fputs@plt+0x36220>
   3aadc:	movw	r2, #3965	; 0xf7d
   3aae0:	ldr	r1, [pc, #80]	; 3ab38 <fputs@plt+0x36224>
   3aae4:	ldr	r3, [pc, #80]	; 3ab3c <fputs@plt+0x36228>
   3aae8:	add	r0, pc, r0
   3aaec:	add	r1, pc, r1
   3aaf0:	add	r3, pc, r3
   3aaf4:	bl	5ac34 <fputs@plt+0x56320>
   3aaf8:	andeq	r8, r2, ip, lsr #9
   3aafc:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3ab00:	muleq	r3, r0, r8
   3ab04:	andeq	r2, r3, r8, asr r3
   3ab08:	andeq	r1, r3, r4, ror pc
   3ab0c:	andeq	r2, r3, r0, ror r8
   3ab10:	andeq	r2, r3, r4, ror r4
   3ab14:	andeq	r1, r3, r4, asr pc
   3ab18:	andeq	r2, r3, r0, asr r8
   3ab1c:	andeq	r2, r3, r8, asr #8
   3ab20:	andeq	r1, r3, r4, lsr pc
   3ab24:	andeq	r2, r3, r0, lsr r8
   3ab28:	andeq	r2, r3, r0, ror #11
   3ab2c:	andeq	r1, r3, r4, lsl pc
   3ab30:	andeq	r2, r3, r0, lsl r8
   3ab34:	andeq	r9, r3, r0, lsr #28
   3ab38:	strdeq	r1, [r3], -r4
   3ab3c:	strdeq	r2, [r3], -r0
   3ab40:	push	{r4, lr}
   3ab44:	subs	r4, r0, #0
   3ab48:	beq	3ab9c <fputs@plt+0x36288>
   3ab4c:	ldr	r3, [r4, #32]
   3ab50:	cmp	r3, #0
   3ab54:	poplt	{r4, pc}
   3ab58:	ldr	r0, [r4, #8]
   3ab5c:	cmp	r0, #0
   3ab60:	popeq	{r4, pc}
   3ab64:	ldrb	r3, [r4, #36]	; 0x24
   3ab68:	tst	r3, #2
   3ab6c:	popeq	{r4, pc}
   3ab70:	ldr	r1, [r4, #16]
   3ab74:	bl	46ec <munmap@plt>
   3ab78:	cmp	r0, #0
   3ab7c:	bne	3abbc <fputs@plt+0x362a8>
   3ab80:	ldrb	r3, [r4, #36]	; 0x24
   3ab84:	str	r0, [r4, #8]
   3ab88:	bfi	r3, r0, #1, #1
   3ab8c:	str	r0, [r4, #4]
   3ab90:	str	r0, [r4, #16]
   3ab94:	strb	r3, [r4, #36]	; 0x24
   3ab98:	pop	{r4, pc}
   3ab9c:	ldr	r0, [pc, #56]	; 3abdc <fputs@plt+0x362c8>
   3aba0:	movw	r2, #3081	; 0xc09
   3aba4:	ldr	r1, [pc, #52]	; 3abe0 <fputs@plt+0x362cc>
   3aba8:	ldr	r3, [pc, #52]	; 3abe4 <fputs@plt+0x362d0>
   3abac:	add	r0, pc, r0
   3abb0:	add	r1, pc, r1
   3abb4:	add	r3, pc, r3
   3abb8:	bl	5ac34 <fputs@plt+0x56320>
   3abbc:	ldr	r0, [pc, #36]	; 3abe8 <fputs@plt+0x362d4>
   3abc0:	movw	r2, #3092	; 0xc14
   3abc4:	ldr	r1, [pc, #32]	; 3abec <fputs@plt+0x362d8>
   3abc8:	ldr	r3, [pc, #32]	; 3abf0 <fputs@plt+0x362dc>
   3abcc:	add	r0, pc, r0
   3abd0:	add	r1, pc, r1
   3abd4:	add	r3, pc, r3
   3abd8:	bl	5ac34 <fputs@plt+0x56320>
   3abdc:	andeq	r1, r3, r8, asr lr
   3abe0:	andeq	r1, r3, r0, lsr lr
   3abe4:	muleq	r3, r4, r6
   3abe8:	andeq	r1, r3, r0, asr #29
   3abec:	andeq	r1, r3, r0, lsl lr
   3abf0:	andeq	r2, r3, r4, ror r6
   3abf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3abf8:	sub	sp, sp, #20
   3abfc:	mov	r5, r3
   3ac00:	subs	fp, r0, #0
   3ac04:	ldr	r3, [sp, #56]	; 0x38
   3ac08:	mov	r4, r2
   3ac0c:	ldr	r7, [sp, #60]	; 0x3c
   3ac10:	str	r3, [sp, #8]
   3ac14:	beq	3b0ac <fputs@plt+0x36798>
   3ac18:	ldrb	r3, [fp, #240]	; 0xf0
   3ac1c:	tst	r3, #1
   3ac20:	bne	3b078 <fputs@plt+0x36764>
   3ac24:	ldr	r2, [fp, #400]	; 0x190
   3ac28:	cmp	r2, #0
   3ac2c:	bne	3b080 <fputs@plt+0x3676c>
   3ac30:	lsrs	r3, r3, #7
   3ac34:	bne	3b088 <fputs@plt+0x36774>
   3ac38:	mov	r3, #0
   3ac3c:	mvn	r2, #0
   3ac40:	cmp	r5, r3
   3ac44:	cmpeq	r4, r2
   3ac48:	ldr	r3, [fp, #244]	; 0xf4
   3ac4c:	bls	3ac5c <fputs@plt+0x36348>
   3ac50:	ldrb	r2, [r3, #3]
   3ac54:	cmp	r2, #2
   3ac58:	bne	3b070 <fputs@plt+0x3675c>
   3ac5c:	ldrb	r3, [r3, #1]
   3ac60:	cmp	r3, #2
   3ac64:	beq	3ae54 <fputs@plt+0x36540>
   3ac68:	mov	r0, fp
   3ac6c:	add	r1, fp, #340	; 0x154
   3ac70:	mov	r2, #0
   3ac74:	bl	3865c <fputs@plt+0x33d48>
   3ac78:	cmp	r0, #0
   3ac7c:	blt	3ae4c <fputs@plt+0x36538>
   3ac80:	ldr	r8, [fp, #352]	; 0x160
   3ac84:	cmp	r8, #0
   3ac88:	beq	3ac98 <fputs@plt+0x36384>
   3ac8c:	ldrb	r3, [r8]
   3ac90:	cmp	r3, #0
   3ac94:	bne	3ae80 <fputs@plt+0x3656c>
   3ac98:	ldr	r3, [fp, #332]	; 0x14c
   3ac9c:	cmp	r3, #0
   3aca0:	beq	3acc0 <fputs@plt+0x363ac>
   3aca4:	str	r3, [sp]
   3aca8:	mov	r0, fp
   3acac:	mov	r2, #9
   3acb0:	mov	r3, #0
   3acb4:	bl	35600 <fputs@plt+0x30cec>
   3acb8:	cmp	r0, #0
   3acbc:	blt	3ae4c <fputs@plt+0x36538>
   3acc0:	ldr	r2, [fp, #264]	; 0x108
   3acc4:	ldr	r3, [fp, #244]	; 0xf4
   3acc8:	str	r2, [fp, #268]	; 0x10c
   3accc:	ldrb	r1, [r3, #3]
   3acd0:	cmp	r1, #2
   3acd4:	beq	3af04 <fputs@plt+0x365f0>
   3acd8:	ldr	r2, [fp, #260]	; 0x104
   3acdc:	str	r2, [r3, #12]
   3ace0:	ldr	r3, [fp, #244]	; 0xf4
   3ace4:	ldr	r2, [fp, #264]	; 0x108
   3ace8:	str	r2, [r3, #4]
   3acec:	ldr	r3, [fp, #244]	; 0xf4
   3acf0:	ldrb	r2, [r3, #3]
   3acf4:	cmp	r2, #2
   3acf8:	strne	r4, [r3, #8]
   3acfc:	beq	3b050 <fputs@plt+0x3673c>
   3ad00:	ldr	r1, [fp, #244]	; 0xf4
   3ad04:	mov	r2, #4
   3ad08:	ldrb	r3, [r1, #2]
   3ad0c:	tst	r3, #1
   3ad10:	mov	r3, #448	; 0x1c0
   3ad14:	add	r0, fp, r3
   3ad18:	ldreq	r6, [sp, #8]
   3ad1c:	add	r2, r0, r2
   3ad20:	movne	r6, #0
   3ad24:	movne	r7, r6
   3ad28:	str	r6, [fp, r3]
   3ad2c:	str	r7, [r2]
   3ad30:	ldr	r0, [fp, #260]	; 0x104
   3ad34:	add	r2, r0, #7
   3ad38:	bic	r2, r2, #7
   3ad3c:	subs	r2, r2, r0
   3ad40:	bne	3b03c <fputs@plt+0x36728>
   3ad44:	ldr	r3, [fp, #28]
   3ad48:	cmp	r3, #0
   3ad4c:	beq	3ae14 <fputs@plt+0x36500>
   3ad50:	ldr	r3, [fp, #4]
   3ad54:	ldr	r3, [r3, #28]
   3ad58:	cmp	r3, #0
   3ad5c:	beq	3ae14 <fputs@plt+0x36500>
   3ad60:	ldr	r2, [fp, #316]	; 0x13c
   3ad64:	add	r4, fp, #272	; 0x110
   3ad68:	cmp	r2, #0
   3ad6c:	beq	3ae14 <fputs@plt+0x36500>
   3ad70:	mov	r5, #0
   3ad74:	b	3ad98 <fputs@plt+0x36484>
   3ad78:	ldr	r3, [fp, #4]
   3ad7c:	ldr	r3, [r3, #28]
   3ad80:	cmp	r3, #0
   3ad84:	blt	3adbc <fputs@plt+0x364a8>
   3ad88:	add	r5, r5, #1
   3ad8c:	ldr	r4, [r4]
   3ad90:	cmp	r2, r5
   3ad94:	bls	3ae14 <fputs@plt+0x36500>
   3ad98:	ldr	r3, [r4, #32]
   3ad9c:	cmp	r3, #0
   3ada0:	blt	3ad88 <fputs@plt+0x36474>
   3ada4:	ldrb	r3, [r4, #36]	; 0x24
   3ada8:	tst	r3, #4
   3adac:	bne	3ad88 <fputs@plt+0x36474>
   3adb0:	ldr	r3, [r4, #12]
   3adb4:	cmp	r3, #524288	; 0x80000
   3adb8:	bls	3ad78 <fputs@plt+0x36464>
   3adbc:	ldr	r3, [fp, #312]	; 0x138
   3adc0:	cmp	r3, r4
   3adc4:	beq	3ad88 <fputs@plt+0x36474>
   3adc8:	mov	r0, r4
   3adcc:	bl	3ab40 <fputs@plt+0x3622c>
   3add0:	ldr	r0, [r4, #32]
   3add4:	ldr	r2, [r4, #12]
   3add8:	mov	r3, #0
   3addc:	bl	5ef0c <fputs@plt+0x5a5f8>
   3ade0:	cmp	r0, #0
   3ade4:	blt	3ae4c <fputs@plt+0x36538>
   3ade8:	ldr	r0, [r4, #32]
   3adec:	add	r5, r5, #1
   3adf0:	bl	5eea8 <fputs@plt+0x5a594>
   3adf4:	cmp	r0, #0
   3adf8:	ldrbge	r3, [r4, #36]	; 0x24
   3adfc:	orrge	r3, r3, #4
   3ae00:	strbge	r3, [r4, #36]	; 0x24
   3ae04:	ldr	r2, [fp, #316]	; 0x13c
   3ae08:	ldr	r4, [r4]
   3ae0c:	cmp	r2, r5
   3ae10:	bhi	3ad98 <fputs@plt+0x36484>
   3ae14:	ldr	r2, [fp, #376]	; 0x178
   3ae18:	mov	r3, #0
   3ae1c:	ldr	r1, [fp, #268]	; 0x10c
   3ae20:	cmp	r2, r3
   3ae24:	str	r3, [fp, #344]	; 0x158
   3ae28:	str	r3, [fp, #384]	; 0x180
   3ae2c:	str	r1, [fp, #364]	; 0x16c
   3ae30:	ldrne	r3, [fp, #372]	; 0x174
   3ae34:	ldrne	r2, [r3]
   3ae38:	ldrb	r3, [fp, #240]	; 0xf0
   3ae3c:	mov	r0, #0
   3ae40:	str	r2, [fp, #388]	; 0x184
   3ae44:	orr	r3, r3, #1
   3ae48:	strb	r3, [fp, #240]	; 0xf0
   3ae4c:	add	sp, sp, #20
   3ae50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ae54:	ldr	r1, [fp, #440]	; 0x1b8
   3ae58:	cmp	r1, #0
   3ae5c:	beq	3ac68 <fputs@plt+0x36354>
   3ae60:	ldr	r0, [fp, #352]	; 0x160
   3ae64:	cmp	r0, #0
   3ae68:	beq	3b064 <fputs@plt+0x36750>
   3ae6c:	bl	489c <strcmp@plt>
   3ae70:	cmp	r0, #0
   3ae74:	beq	3ac68 <fputs@plt+0x36354>
   3ae78:	mvn	r0, #41	; 0x29
   3ae7c:	b	3ae4c <fputs@plt+0x36538>
   3ae80:	ldr	r3, [fp, #244]	; 0xf4
   3ae84:	ldrb	r3, [r3, #3]
   3ae88:	cmp	r3, #2
   3ae8c:	beq	3ac98 <fputs@plt+0x36384>
   3ae90:	mov	r0, r8
   3ae94:	bl	42a8 <strlen@plt>
   3ae98:	cmp	r0, #255	; 0xff
   3ae9c:	mov	r9, r0
   3aea0:	bhi	3b09c <fputs@plt+0x36788>
   3aea4:	mov	r3, #0
   3aea8:	mov	r0, fp
   3aeac:	mov	r1, #8
   3aeb0:	add	r2, r9, #6
   3aeb4:	bl	34484 <fputs@plt+0x2fb70>
   3aeb8:	subs	r3, r0, #0
   3aebc:	beq	3b0a4 <fputs@plt+0x36790>
   3aec0:	strb	r9, [r3, #4]
   3aec4:	mov	lr, #8
   3aec8:	mov	r0, #1
   3aecc:	strb	lr, [r3]
   3aed0:	strb	r0, [r3, #1]
   3aed4:	mov	lr, #103	; 0x67
   3aed8:	mov	r0, #0
   3aedc:	strb	lr, [r3, #2]
   3aee0:	strb	r0, [r3, #3]
   3aee4:	mov	r1, r8
   3aee8:	add	r0, r3, #5
   3aeec:	add	r2, r9, #1
   3aef0:	bl	42f0 <memcpy@plt>
   3aef4:	ldr	r3, [fp, #332]	; 0x14c
   3aef8:	cmp	r3, #0
   3aefc:	bne	3aca4 <fputs@plt+0x36390>
   3af00:	b	3acc0 <fputs@plt+0x363ac>
   3af04:	ldr	r1, [fp, #552]	; 0x228
   3af08:	cmp	r1, #0
   3af0c:	beq	3b05c <fputs@plt+0x36748>
   3af10:	add	r3, r1, #127	; 0x7f
   3af14:	ldr	r0, [fp, #260]	; 0x104
   3af18:	ldr	r3, [fp, r3, lsl #2]
   3af1c:	cmp	r0, r3
   3af20:	bne	3b0cc <fputs@plt+0x367b8>
   3af24:	bl	45c08 <fputs@plt+0x412f4>
   3af28:	ldr	r2, [fp, #552]	; 0x228
   3af2c:	mov	r1, #1
   3af30:	mov	r3, #0
   3af34:	mov	r6, r0
   3af38:	mov	r0, fp
   3af3c:	mul	r2, r2, r6
   3af40:	bl	34484 <fputs@plt+0x2fb70>
   3af44:	cmp	r0, #0
   3af48:	beq	3b0a4 <fputs@plt+0x36790>
   3af4c:	ldr	r3, [fp, #552]	; 0x228
   3af50:	cmp	r3, #0
   3af54:	movne	sl, r0
   3af58:	movne	r9, fp
   3af5c:	movne	r8, #0
   3af60:	beq	3af8c <fputs@plt+0x36678>
   3af64:	mov	r0, sl
   3af68:	ldr	r2, [r9, #512]	; 0x200
   3af6c:	mov	r1, r6
   3af70:	add	r8, r8, #1
   3af74:	bl	45d1c <fputs@plt+0x41408>
   3af78:	ldr	r3, [fp, #552]	; 0x228
   3af7c:	add	sl, sl, r6
   3af80:	add	r9, r9, #4
   3af84:	cmp	r8, r3
   3af88:	bcc	3af64 <fputs@plt+0x36650>
   3af8c:	ldr	r9, [fp, #264]	; 0x108
   3af90:	ldr	r8, [fp, #352]	; 0x160
   3af94:	cmp	r8, #0
   3af98:	beq	3b090 <fputs@plt+0x3677c>
   3af9c:	mov	r0, r8
   3afa0:	mov	r6, r8
   3afa4:	bl	42a8 <strlen@plt>
   3afa8:	mov	r8, r0
   3afac:	ldr	r3, [fp, #260]	; 0x104
   3afb0:	mov	r1, #1
   3afb4:	add	r3, r3, #7
   3afb8:	bic	r3, r3, #7
   3afbc:	add	r3, r3, #17
   3afc0:	add	r0, r3, r9
   3afc4:	add	r0, r0, r8
   3afc8:	bl	45c08 <fputs@plt+0x412f4>
   3afcc:	mov	r1, #1
   3afd0:	mov	r3, #0
   3afd4:	str	r1, [sp]
   3afd8:	add	r9, r0, r8
   3afdc:	mov	sl, r0
   3afe0:	add	r9, r9, r1
   3afe4:	mov	r0, fp
   3afe8:	str	r9, [sp, #12]
   3afec:	mov	r2, r9
   3aff0:	bl	37798 <fputs@plt+0x32e84>
   3aff4:	subs	r9, r0, #0
   3aff8:	beq	3b0a4 <fputs@plt+0x36790>
   3affc:	mov	r0, r9
   3b000:	mov	lr, #0
   3b004:	mov	r1, r6
   3b008:	mov	r2, r8
   3b00c:	strb	lr, [r0], #1
   3b010:	bl	42f0 <memcpy@plt>
   3b014:	ldr	r2, [fp, #260]	; 0x104
   3b018:	add	r0, r8, #1
   3b01c:	mov	r1, sl
   3b020:	add	r0, r9, r0
   3b024:	add	r2, r2, #16
   3b028:	bl	45d1c <fputs@plt+0x41408>
   3b02c:	ldr	r3, [sp, #12]
   3b030:	str	r9, [fp, #248]	; 0xf8
   3b034:	str	r3, [fp, #256]	; 0x100
   3b038:	b	3acec <fputs@plt+0x363d8>
   3b03c:	add	r1, r1, #16
   3b040:	add	r0, r1, r0
   3b044:	mov	r1, #0
   3b048:	bl	4014 <memset@plt>
   3b04c:	b	3ad44 <fputs@plt+0x36430>
   3b050:	str	r4, [r3, #8]
   3b054:	str	r5, [r3, #12]
   3b058:	b	3ad00 <fputs@plt+0x363ec>
   3b05c:	mov	r9, r2
   3b060:	b	3af90 <fputs@plt+0x3667c>
   3b064:	ldr	r0, [pc, #128]	; 3b0ec <fputs@plt+0x367d8>
   3b068:	add	r0, pc, r0
   3b06c:	b	3ae6c <fputs@plt+0x36558>
   3b070:	mvn	r0, #94	; 0x5e
   3b074:	b	3ae4c <fputs@plt+0x36538>
   3b078:	mvn	r0, #0
   3b07c:	b	3ae4c <fputs@plt+0x36538>
   3b080:	mvn	r0, #73	; 0x49
   3b084:	b	3ae4c <fputs@plt+0x36538>
   3b088:	mvn	r0, #115	; 0x73
   3b08c:	b	3ae4c <fputs@plt+0x36538>
   3b090:	ldr	r6, [pc, #88]	; 3b0f0 <fputs@plt+0x367dc>
   3b094:	add	r6, pc, r6
   3b098:	b	3afac <fputs@plt+0x36698>
   3b09c:	mvn	r0, #21
   3b0a0:	b	3ae4c <fputs@plt+0x36538>
   3b0a4:	mvn	r0, #11
   3b0a8:	b	3ae4c <fputs@plt+0x36538>
   3b0ac:	ldr	r0, [pc, #64]	; 3b0f4 <fputs@plt+0x367e0>
   3b0b0:	movw	r2, #2941	; 0xb7d
   3b0b4:	ldr	r1, [pc, #60]	; 3b0f8 <fputs@plt+0x367e4>
   3b0b8:	ldr	r3, [pc, #60]	; 3b0fc <fputs@plt+0x367e8>
   3b0bc:	add	r0, pc, r0
   3b0c0:	add	r1, pc, r1
   3b0c4:	add	r3, pc, r3
   3b0c8:	bl	5ac34 <fputs@plt+0x56320>
   3b0cc:	ldr	r0, [pc, #44]	; 3b100 <fputs@plt+0x367ec>
   3b0d0:	movw	r2, #2897	; 0xb51
   3b0d4:	ldr	r1, [pc, #40]	; 3b104 <fputs@plt+0x367f0>
   3b0d8:	ldr	r3, [pc, #40]	; 3b108 <fputs@plt+0x367f4>
   3b0dc:	add	r0, pc, r0
   3b0e0:	add	r1, pc, r1
   3b0e4:	add	r3, pc, r3
   3b0e8:	bl	5ac34 <fputs@plt+0x56320>
   3b0ec:	andeq	r8, r2, r4, ror #10
   3b0f0:	andeq	r8, r2, r8, lsr r5
   3b0f4:	andeq	r7, r2, r8, lsr lr
   3b0f8:	andeq	r1, r3, r0, lsr #18
   3b0fc:	andeq	r2, r3, r4, asr #3
   3b100:	andeq	r1, r3, r8, asr #28
   3b104:	andeq	r1, r3, r0, lsl #18
   3b108:	andeq	r2, r3, r4, lsr #1
   3b10c:	ldr	r3, [pc, #1984]	; 3b8d4 <fputs@plt+0x36fc0>
   3b110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b114:	subs	r4, r0, #0
   3b118:	ldr	r0, [pc, #1976]	; 3b8d8 <fputs@plt+0x36fc4>
   3b11c:	add	r3, pc, r3
   3b120:	sub	sp, sp, #44	; 0x2c
   3b124:	mov	r6, r1
   3b128:	mov	r8, r2
   3b12c:	ldr	r5, [r3, r0]
   3b130:	ldr	r3, [r5]
   3b134:	str	r3, [sp, #36]	; 0x24
   3b138:	beq	3b7dc <fputs@plt+0x36ec8>
   3b13c:	ldrb	r3, [r4, #240]	; 0xf0
   3b140:	tst	r3, #1
   3b144:	beq	3b82c <fputs@plt+0x36f18>
   3b148:	mov	r0, r1
   3b14c:	bl	40f98 <fputs@plt+0x3c684>
   3b150:	cmp	r0, #0
   3b154:	beq	3b804 <fputs@plt+0x36ef0>
   3b158:	mov	r0, r4
   3b15c:	bl	34e78 <fputs@plt+0x30564>
   3b160:	subs	r7, r0, #0
   3b164:	bne	3b298 <fputs@plt+0x36984>
   3b168:	mov	r0, r4
   3b16c:	ldr	r1, [r4, #320]	; 0x140
   3b170:	bl	350d8 <fputs@plt+0x307c4>
   3b174:	cmp	r0, #0
   3b178:	movne	r0, r7
   3b17c:	beq	3b198 <fputs@plt+0x36884>
   3b180:	ldr	r2, [sp, #36]	; 0x24
   3b184:	ldr	r3, [r5]
   3b188:	cmp	r2, r3
   3b18c:	bne	3b7d8 <fputs@plt+0x36ec4>
   3b190:	add	sp, sp, #44	; 0x2c
   3b194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b198:	mov	r0, r4
   3b19c:	bl	34d18 <fputs@plt+0x30404>
   3b1a0:	ldr	r2, [r0, #12]
   3b1a4:	mov	r9, r0
   3b1a8:	ldr	r3, [r0, #4]
   3b1ac:	ldrb	r7, [r2, r3]
   3b1b0:	cmp	r7, r6
   3b1b4:	bne	3b298 <fputs@plt+0x36984>
   3b1b8:	ldr	r2, [r4, #320]	; 0x140
   3b1bc:	ldr	r3, [r4, #244]	; 0xf4
   3b1c0:	str	r2, [sp, #8]
   3b1c4:	ldrb	r3, [r3, #3]
   3b1c8:	cmp	r3, #2
   3b1cc:	beq	3b2a0 <fputs@plt+0x3698c>
   3b1d0:	cmp	r7, #115	; 0x73
   3b1d4:	beq	3b694 <fputs@plt+0x36d80>
   3b1d8:	cmp	r7, #111	; 0x6f
   3b1dc:	beq	3b694 <fputs@plt+0x36d80>
   3b1e0:	cmp	r7, #103	; 0x67
   3b1e4:	beq	3b3a4 <fputs@plt+0x36a90>
   3b1e8:	mov	r0, r7
   3b1ec:	bl	41010 <fputs@plt+0x3c6fc>
   3b1f0:	subs	r6, r0, #0
   3b1f4:	ble	3b874 <fputs@plt+0x36f60>
   3b1f8:	mov	r0, r7
   3b1fc:	bl	4103c <fputs@plt+0x3c728>
   3b200:	subs	r3, r0, #0
   3b204:	ble	3b854 <fputs@plt+0x36f40>
   3b208:	add	r1, sp, #12
   3b20c:	mov	r2, r6
   3b210:	str	r1, [sp]
   3b214:	mov	r0, r4
   3b218:	add	r1, sp, #8
   3b21c:	bl	3a258 <fputs@plt+0x35944>
   3b220:	cmp	r0, #0
   3b224:	blt	3b180 <fputs@plt+0x3686c>
   3b228:	sub	r7, r7, #98	; 0x62
   3b22c:	cmp	r7, #23
   3b230:	addls	pc, pc, r7, lsl #2
   3b234:	b	3b538 <fputs@plt+0x36c24>
   3b238:	b	3b518 <fputs@plt+0x36c04>
   3b23c:	b	3b538 <fputs@plt+0x36c24>
   3b240:	b	3b4e4 <fputs@plt+0x36bd0>
   3b244:	b	3b538 <fputs@plt+0x36c24>
   3b248:	b	3b538 <fputs@plt+0x36c24>
   3b24c:	b	3b538 <fputs@plt+0x36c24>
   3b250:	b	3b4ac <fputs@plt+0x36b98>
   3b254:	b	3b480 <fputs@plt+0x36b6c>
   3b258:	b	3b538 <fputs@plt+0x36c24>
   3b25c:	b	3b538 <fputs@plt+0x36c24>
   3b260:	b	3b538 <fputs@plt+0x36c24>
   3b264:	b	3b538 <fputs@plt+0x36c24>
   3b268:	b	3b450 <fputs@plt+0x36b3c>
   3b26c:	b	3b538 <fputs@plt+0x36c24>
   3b270:	b	3b538 <fputs@plt+0x36c24>
   3b274:	b	3b450 <fputs@plt+0x36b3c>
   3b278:	b	3b538 <fputs@plt+0x36c24>
   3b27c:	b	3b538 <fputs@plt+0x36c24>
   3b280:	b	3b4e4 <fputs@plt+0x36bd0>
   3b284:	b	3b480 <fputs@plt+0x36b6c>
   3b288:	b	3b538 <fputs@plt+0x36c24>
   3b28c:	b	3b538 <fputs@plt+0x36c24>
   3b290:	b	3b4e4 <fputs@plt+0x36bd0>
   3b294:	b	3b43c <fputs@plt+0x36b28>
   3b298:	mvn	r0, #5
   3b29c:	b	3b180 <fputs@plt+0x3686c>
   3b2a0:	ldr	ip, [pc, #1588]	; 3b8dc <fputs@plt+0x36fc8>
   3b2a4:	add	sl, sp, #12
   3b2a8:	add	fp, sp, #24
   3b2ac:	add	r3, sp, #16
   3b2b0:	add	ip, pc, ip
   3b2b4:	mov	r6, sl
   3b2b8:	ldm	ip, {r0, r1, r2}
   3b2bc:	stm	r3, {r0, r1, r2}
   3b2c0:	ldr	r2, [r6, #4]!
   3b2c4:	cmp	r2, r7
   3b2c8:	beq	3b738 <fputs@plt+0x36e24>
   3b2cc:	cmp	r6, fp
   3b2d0:	bne	3b2b8 <fputs@plt+0x369a4>
   3b2d4:	add	r0, sp, #28
   3b2d8:	strb	r7, [sp, #28]
   3b2dc:	mov	r6, #0
   3b2e0:	strb	r6, [sp, #29]
   3b2e4:	bl	45668 <fputs@plt+0x40d54>
   3b2e8:	subs	fp, r0, #0
   3b2ec:	ble	3b894 <fputs@plt+0x36f80>
   3b2f0:	ldr	r3, [r9, #48]	; 0x30
   3b2f4:	cmp	fp, r3
   3b2f8:	bne	3b66c <fputs@plt+0x36d58>
   3b2fc:	add	r0, sp, #32
   3b300:	strb	r7, [sp, #32]
   3b304:	strb	r6, [sp, #33]	; 0x21
   3b308:	bl	45388 <fputs@plt+0x40a74>
   3b30c:	subs	r2, r0, #0
   3b310:	ble	3b8b4 <fputs@plt+0x36fa0>
   3b314:	add	r6, sp, #8
   3b318:	str	sl, [sp]
   3b31c:	mov	r3, fp
   3b320:	mov	r0, r4
   3b324:	mov	r1, r6
   3b328:	bl	3a258 <fputs@plt+0x35944>
   3b32c:	cmp	r0, #0
   3b330:	blt	3b180 <fputs@plt+0x3686c>
   3b334:	sub	r7, r7, #98	; 0x62
   3b338:	cmp	r7, #23
   3b33c:	addls	pc, pc, r7, lsl #2
   3b340:	b	3b674 <fputs@plt+0x36d60>
   3b344:	b	3b64c <fputs@plt+0x36d38>
   3b348:	b	3b674 <fputs@plt+0x36d60>
   3b34c:	b	3b618 <fputs@plt+0x36d04>
   3b350:	b	3b674 <fputs@plt+0x36d60>
   3b354:	b	3b674 <fputs@plt+0x36d60>
   3b358:	b	3b674 <fputs@plt+0x36d60>
   3b35c:	b	3b5e0 <fputs@plt+0x36ccc>
   3b360:	b	3b5b4 <fputs@plt+0x36ca0>
   3b364:	b	3b674 <fputs@plt+0x36d60>
   3b368:	b	3b674 <fputs@plt+0x36d60>
   3b36c:	b	3b674 <fputs@plt+0x36d60>
   3b370:	b	3b674 <fputs@plt+0x36d60>
   3b374:	b	3b584 <fputs@plt+0x36c70>
   3b378:	b	3b674 <fputs@plt+0x36d60>
   3b37c:	b	3b674 <fputs@plt+0x36d60>
   3b380:	b	3b584 <fputs@plt+0x36c70>
   3b384:	b	3b674 <fputs@plt+0x36d60>
   3b388:	b	3b674 <fputs@plt+0x36d60>
   3b38c:	b	3b618 <fputs@plt+0x36d04>
   3b390:	b	3b5b4 <fputs@plt+0x36ca0>
   3b394:	b	3b674 <fputs@plt+0x36d60>
   3b398:	b	3b674 <fputs@plt+0x36d60>
   3b39c:	b	3b618 <fputs@plt+0x36d04>
   3b3a0:	b	3b558 <fputs@plt+0x36c44>
   3b3a4:	add	r7, sp, #8
   3b3a8:	mov	r2, #1
   3b3ac:	mov	r3, r2
   3b3b0:	add	r6, sp, #12
   3b3b4:	mov	r1, r7
   3b3b8:	str	r6, [sp]
   3b3bc:	mov	r0, r4
   3b3c0:	bl	3a258 <fputs@plt+0x35944>
   3b3c4:	cmp	r0, #0
   3b3c8:	blt	3b180 <fputs@plt+0x3686c>
   3b3cc:	ldr	r3, [sp, #12]
   3b3d0:	mov	r1, r7
   3b3d4:	mov	r2, #1
   3b3d8:	mov	r0, r4
   3b3dc:	ldrb	r7, [r3]
   3b3e0:	str	r6, [sp]
   3b3e4:	add	r3, r7, r2
   3b3e8:	bl	3a258 <fputs@plt+0x35944>
   3b3ec:	cmp	r0, #0
   3b3f0:	blt	3b180 <fputs@plt+0x3686c>
   3b3f4:	mov	r1, r7
   3b3f8:	ldr	r0, [sp, #12]
   3b3fc:	bl	35b18 <fputs@plt+0x31204>
   3b400:	cmp	r0, #0
   3b404:	beq	3b66c <fputs@plt+0x36d58>
   3b408:	cmp	r8, #0
   3b40c:	ldrne	r3, [sp, #12]
   3b410:	strne	r3, [r8]
   3b414:	ldr	r3, [sp, #8]
   3b418:	str	r3, [r4, #320]	; 0x140
   3b41c:	ldrb	r3, [r9]
   3b420:	cmp	r3, #97	; 0x61
   3b424:	ldrne	r3, [r9, #4]
   3b428:	movne	r0, #1
   3b42c:	moveq	r0, #1
   3b430:	addne	r3, r3, r0
   3b434:	strne	r3, [r9, #4]
   3b438:	b	3b180 <fputs@plt+0x3686c>
   3b43c:	cmp	r8, #0
   3b440:	ldrne	r3, [sp, #12]
   3b444:	ldrbne	r3, [r3]
   3b448:	strbne	r3, [r8]
   3b44c:	b	3b414 <fputs@plt+0x36b00>
   3b450:	cmp	r8, #0
   3b454:	beq	3b414 <fputs@plt+0x36b00>
   3b458:	ldr	r2, [r4, #244]	; 0xf4
   3b45c:	ldr	r3, [sp, #12]
   3b460:	ldrb	r2, [r2]
   3b464:	ldrh	r3, [r3]
   3b468:	cmp	r2, #108	; 0x6c
   3b46c:	lslne	r2, r3, #8
   3b470:	orrne	r3, r2, r3, lsr #8
   3b474:	uxthne	r3, r3
   3b478:	strh	r3, [r8]
   3b47c:	b	3b414 <fputs@plt+0x36b00>
   3b480:	cmp	r8, #0
   3b484:	beq	3b414 <fputs@plt+0x36b00>
   3b488:	ldr	r3, [r4, #244]	; 0xf4
   3b48c:	ldr	r2, [sp, #12]
   3b490:	ldrb	r3, [r3]
   3b494:	ldr	r2, [r2]
   3b498:	cmp	r3, #108	; 0x6c
   3b49c:	moveq	r3, r2
   3b4a0:	revne	r3, r2
   3b4a4:	str	r3, [r8]
   3b4a8:	b	3b414 <fputs@plt+0x36b00>
   3b4ac:	ldr	r2, [r4, #244]	; 0xf4
   3b4b0:	ldr	r3, [sp, #12]
   3b4b4:	ldrb	r2, [r2]
   3b4b8:	ldr	r3, [r3]
   3b4bc:	cmp	r2, #108	; 0x6c
   3b4c0:	revne	r3, r3
   3b4c4:	ldr	r2, [r4, #332]	; 0x14c
   3b4c8:	cmp	r2, r3
   3b4cc:	bls	3b66c <fputs@plt+0x36d58>
   3b4d0:	cmp	r8, #0
   3b4d4:	beq	3b414 <fputs@plt+0x36b00>
   3b4d8:	ldr	r2, [r4, #336]	; 0x150
   3b4dc:	ldr	r3, [r2, r3, lsl #2]
   3b4e0:	b	3b4a4 <fputs@plt+0x36b90>
   3b4e4:	cmp	r8, #0
   3b4e8:	beq	3b414 <fputs@plt+0x36b00>
   3b4ec:	ldr	r2, [r4, #244]	; 0xf4
   3b4f0:	ldr	r3, [sp, #12]
   3b4f4:	ldrb	r2, [r2]
   3b4f8:	ldr	r1, [r3]
   3b4fc:	cmp	r2, #108	; 0x6c
   3b500:	ldr	r3, [r3, #4]
   3b504:	moveq	r2, r1
   3b508:	revne	r2, r3
   3b50c:	revne	r3, r1
   3b510:	stm	r8, {r2, r3}
   3b514:	b	3b414 <fputs@plt+0x36b00>
   3b518:	cmp	r8, #0
   3b51c:	beq	3b414 <fputs@plt+0x36b00>
   3b520:	ldr	r3, [sp, #12]
   3b524:	ldr	r3, [r3]
   3b528:	adds	r3, r3, #0
   3b52c:	movne	r3, #1
   3b530:	str	r3, [r8]
   3b534:	b	3b414 <fputs@plt+0x36b00>
   3b538:	ldr	r0, [pc, #928]	; 3b8e0 <fputs@plt+0x36fcc>
   3b53c:	movw	r2, #3607	; 0xe17
   3b540:	ldr	r1, [pc, #924]	; 3b8e4 <fputs@plt+0x36fd0>
   3b544:	ldr	r3, [pc, #924]	; 3b8e8 <fputs@plt+0x36fd4>
   3b548:	add	r0, pc, r0
   3b54c:	add	r1, pc, r1
   3b550:	add	r3, pc, r3
   3b554:	bl	5aef4 <fputs@plt+0x565e0>
   3b558:	cmp	r8, #0
   3b55c:	ldrne	r3, [sp, #12]
   3b560:	ldrbne	r3, [r3]
   3b564:	strbne	r3, [r8]
   3b568:	mov	r2, r6
   3b56c:	mov	r0, r4
   3b570:	mov	r1, r9
   3b574:	bl	357b0 <fputs@plt+0x30e9c>
   3b578:	cmp	r0, #0
   3b57c:	bge	3b414 <fputs@plt+0x36b00>
   3b580:	b	3b180 <fputs@plt+0x3686c>
   3b584:	cmp	r8, #0
   3b588:	beq	3b568 <fputs@plt+0x36c54>
   3b58c:	ldr	r2, [r4, #244]	; 0xf4
   3b590:	ldr	r3, [sp, #12]
   3b594:	ldrb	r2, [r2]
   3b598:	ldrh	r3, [r3]
   3b59c:	cmp	r2, #108	; 0x6c
   3b5a0:	lslne	r2, r3, #8
   3b5a4:	orrne	r3, r2, r3, lsr #8
   3b5a8:	uxthne	r3, r3
   3b5ac:	strh	r3, [r8]
   3b5b0:	b	3b568 <fputs@plt+0x36c54>
   3b5b4:	cmp	r8, #0
   3b5b8:	beq	3b568 <fputs@plt+0x36c54>
   3b5bc:	ldr	r3, [r4, #244]	; 0xf4
   3b5c0:	ldr	r2, [sp, #12]
   3b5c4:	ldrb	r3, [r3]
   3b5c8:	ldr	r2, [r2]
   3b5cc:	cmp	r3, #108	; 0x6c
   3b5d0:	moveq	r3, r2
   3b5d4:	revne	r3, r2
   3b5d8:	str	r3, [r8]
   3b5dc:	b	3b568 <fputs@plt+0x36c54>
   3b5e0:	ldr	r2, [r4, #244]	; 0xf4
   3b5e4:	ldr	r3, [sp, #12]
   3b5e8:	ldrb	r2, [r2]
   3b5ec:	ldr	r3, [r3]
   3b5f0:	cmp	r2, #108	; 0x6c
   3b5f4:	revne	r3, r3
   3b5f8:	ldr	r2, [r4, #332]	; 0x14c
   3b5fc:	cmp	r2, r3
   3b600:	bls	3b66c <fputs@plt+0x36d58>
   3b604:	cmp	r8, #0
   3b608:	beq	3b568 <fputs@plt+0x36c54>
   3b60c:	ldr	r2, [r4, #336]	; 0x150
   3b610:	ldr	r3, [r2, r3, lsl #2]
   3b614:	b	3b5d8 <fputs@plt+0x36cc4>
   3b618:	cmp	r8, #0
   3b61c:	beq	3b568 <fputs@plt+0x36c54>
   3b620:	ldr	r2, [r4, #244]	; 0xf4
   3b624:	ldr	r3, [sp, #12]
   3b628:	ldrb	r2, [r2]
   3b62c:	ldr	r1, [r3]
   3b630:	cmp	r2, #108	; 0x6c
   3b634:	ldr	r3, [r3, #4]
   3b638:	moveq	r2, r1
   3b63c:	revne	r2, r3
   3b640:	revne	r3, r1
   3b644:	stm	r8, {r2, r3}
   3b648:	b	3b568 <fputs@plt+0x36c54>
   3b64c:	cmp	r8, #0
   3b650:	beq	3b568 <fputs@plt+0x36c54>
   3b654:	ldr	r3, [sp, #12]
   3b658:	ldrb	r3, [r3]
   3b65c:	adds	r3, r3, #0
   3b660:	movne	r3, #1
   3b664:	str	r3, [r8]
   3b668:	b	3b568 <fputs@plt+0x36c54>
   3b66c:	mvn	r0, #73	; 0x49
   3b670:	b	3b180 <fputs@plt+0x3686c>
   3b674:	ldr	r0, [pc, #624]	; 3b8ec <fputs@plt+0x36fd8>
   3b678:	movw	r2, #3498	; 0xdaa
   3b67c:	ldr	r1, [pc, #620]	; 3b8f0 <fputs@plt+0x36fdc>
   3b680:	ldr	r3, [pc, #620]	; 3b8f4 <fputs@plt+0x36fe0>
   3b684:	add	r0, pc, r0
   3b688:	add	r1, pc, r1
   3b68c:	add	r3, pc, r3
   3b690:	bl	5aef4 <fputs@plt+0x565e0>
   3b694:	add	r6, sp, #8
   3b698:	mov	r2, #4
   3b69c:	mov	r3, r2
   3b6a0:	add	sl, sp, #12
   3b6a4:	mov	r1, r6
   3b6a8:	str	sl, [sp]
   3b6ac:	mov	r0, r4
   3b6b0:	bl	3a258 <fputs@plt+0x35944>
   3b6b4:	cmp	r0, #0
   3b6b8:	blt	3b180 <fputs@plt+0x3686c>
   3b6bc:	ldr	r3, [r4, #244]	; 0xf4
   3b6c0:	ldr	r2, [sp, #12]
   3b6c4:	ldrb	r3, [r3]
   3b6c8:	ldr	fp, [r2]
   3b6cc:	cmp	r3, #108	; 0x6c
   3b6d0:	revne	fp, fp
   3b6d4:	mov	r2, #1
   3b6d8:	str	sl, [sp]
   3b6dc:	mov	r1, r6
   3b6e0:	mov	r0, r4
   3b6e4:	add	r3, fp, r2
   3b6e8:	bl	3a258 <fputs@plt+0x35944>
   3b6ec:	cmp	r0, #0
   3b6f0:	blt	3b180 <fputs@plt+0x3686c>
   3b6f4:	ldr	r6, [sp, #12]
   3b6f8:	cmp	r7, #111	; 0x6f
   3b6fc:	mov	r1, fp
   3b700:	mov	r0, r6
   3b704:	beq	3b720 <fputs@plt+0x36e0c>
   3b708:	bl	35ca4 <fputs@plt+0x31390>
   3b70c:	cmp	r0, #0
   3b710:	beq	3b66c <fputs@plt+0x36d58>
   3b714:	cmp	r8, #0
   3b718:	strne	r6, [r8]
   3b71c:	b	3b414 <fputs@plt+0x36b00>
   3b720:	bl	34ce0 <fputs@plt+0x303cc>
   3b724:	cmp	r0, #0
   3b728:	beq	3b66c <fputs@plt+0x36d58>
   3b72c:	mov	r0, r6
   3b730:	bl	2d33c <fputs@plt+0x28a28>
   3b734:	b	3b70c <fputs@plt+0x36df8>
   3b738:	ldr	r3, [r9, #48]	; 0x30
   3b73c:	cmp	r3, #0
   3b740:	beq	3b66c <fputs@plt+0x36d58>
   3b744:	add	r6, sp, #8
   3b748:	str	sl, [sp]
   3b74c:	mov	r0, r4
   3b750:	mov	r2, #1
   3b754:	mov	r1, r6
   3b758:	bl	3a258 <fputs@plt+0x35944>
   3b75c:	cmp	r0, #0
   3b760:	blt	3b180 <fputs@plt+0x3686c>
   3b764:	cmp	r7, #115	; 0x73
   3b768:	beq	3b7c4 <fputs@plt+0x36eb0>
   3b76c:	cmp	r7, #111	; 0x6f
   3b770:	bne	3b7b0 <fputs@plt+0x36e9c>
   3b774:	ldr	r7, [sp, #12]
   3b778:	ldr	r1, [r9, #48]	; 0x30
   3b77c:	mov	r0, r7
   3b780:	sub	r1, r1, #1
   3b784:	bl	34ce0 <fputs@plt+0x303cc>
   3b788:	cmp	r0, #0
   3b78c:	beq	3b66c <fputs@plt+0x36d58>
   3b790:	mov	r0, r7
   3b794:	bl	2d33c <fputs@plt+0x28a28>
   3b798:	cmp	r0, #0
   3b79c:	beq	3b66c <fputs@plt+0x36d58>
   3b7a0:	cmp	r8, #0
   3b7a4:	ldrne	r3, [sp, #12]
   3b7a8:	strne	r3, [r8]
   3b7ac:	b	3b568 <fputs@plt+0x36c54>
   3b7b0:	ldr	r1, [r9, #48]	; 0x30
   3b7b4:	ldr	r0, [sp, #12]
   3b7b8:	sub	r1, r1, #1
   3b7bc:	bl	35b18 <fputs@plt+0x31204>
   3b7c0:	b	3b798 <fputs@plt+0x36e84>
   3b7c4:	ldr	r1, [r9, #48]	; 0x30
   3b7c8:	ldr	r0, [sp, #12]
   3b7cc:	sub	r1, r1, #1
   3b7d0:	bl	35ca4 <fputs@plt+0x31390>
   3b7d4:	b	3b798 <fputs@plt+0x36e84>
   3b7d8:	bl	453c <__stack_chk_fail@plt>
   3b7dc:	ldr	r0, [pc, #276]	; 3b8f8 <fputs@plt+0x36fe4>
   3b7e0:	movw	r2, #3395	; 0xd43
   3b7e4:	ldr	r1, [pc, #272]	; 3b8fc <fputs@plt+0x36fe8>
   3b7e8:	ldr	r3, [pc, #272]	; 3b900 <fputs@plt+0x36fec>
   3b7ec:	add	r0, pc, r0
   3b7f0:	add	r1, pc, r1
   3b7f4:	add	r3, pc, r3
   3b7f8:	bl	5af4c <fputs@plt+0x56638>
   3b7fc:	mvn	r0, #21
   3b800:	b	3b180 <fputs@plt+0x3686c>
   3b804:	ldr	r0, [pc, #248]	; 3b904 <fputs@plt+0x36ff0>
   3b808:	movw	r2, #3397	; 0xd45
   3b80c:	ldr	r1, [pc, #244]	; 3b908 <fputs@plt+0x36ff4>
   3b810:	ldr	r3, [pc, #244]	; 3b90c <fputs@plt+0x36ff8>
   3b814:	add	r0, pc, r0
   3b818:	add	r1, pc, r1
   3b81c:	add	r3, pc, r3
   3b820:	bl	5af4c <fputs@plt+0x56638>
   3b824:	mvn	r0, #21
   3b828:	b	3b180 <fputs@plt+0x3686c>
   3b82c:	ldr	r0, [pc, #220]	; 3b910 <fputs@plt+0x36ffc>
   3b830:	movw	r2, #3396	; 0xd44
   3b834:	ldr	r1, [pc, #216]	; 3b914 <fputs@plt+0x37000>
   3b838:	ldr	r3, [pc, #216]	; 3b918 <fputs@plt+0x37004>
   3b83c:	add	r0, pc, r0
   3b840:	add	r1, pc, r1
   3b844:	add	r3, pc, r3
   3b848:	bl	5af4c <fputs@plt+0x56638>
   3b84c:	mvn	r0, #0
   3b850:	b	3b180 <fputs@plt+0x3686c>
   3b854:	ldr	r0, [pc, #192]	; 3b91c <fputs@plt+0x37008>
   3b858:	movw	r2, #3557	; 0xde5
   3b85c:	ldr	r1, [pc, #188]	; 3b920 <fputs@plt+0x3700c>
   3b860:	ldr	r3, [pc, #188]	; 3b924 <fputs@plt+0x37010>
   3b864:	add	r0, pc, r0
   3b868:	add	r1, pc, r1
   3b86c:	add	r3, pc, r3
   3b870:	bl	5ac34 <fputs@plt+0x56320>
   3b874:	ldr	r0, [pc, #172]	; 3b928 <fputs@plt+0x37014>
   3b878:	movw	r2, #3554	; 0xde2
   3b87c:	ldr	r1, [pc, #168]	; 3b92c <fputs@plt+0x37018>
   3b880:	ldr	r3, [pc, #168]	; 3b930 <fputs@plt+0x3701c>
   3b884:	add	r0, pc, r0
   3b888:	add	r1, pc, r1
   3b88c:	add	r3, pc, r3
   3b890:	bl	5ac34 <fputs@plt+0x56320>
   3b894:	ldr	r0, [pc, #152]	; 3b934 <fputs@plt+0x37020>
   3b898:	movw	r2, #3442	; 0xd72
   3b89c:	ldr	r1, [pc, #148]	; 3b938 <fputs@plt+0x37024>
   3b8a0:	ldr	r3, [pc, #148]	; 3b93c <fputs@plt+0x37028>
   3b8a4:	add	r0, pc, r0
   3b8a8:	add	r1, pc, r1
   3b8ac:	add	r3, pc, r3
   3b8b0:	bl	5ac34 <fputs@plt+0x56320>
   3b8b4:	ldr	r0, [pc, #132]	; 3b940 <fputs@plt+0x3702c>
   3b8b8:	movw	r2, #3447	; 0xd77
   3b8bc:	ldr	r1, [pc, #128]	; 3b944 <fputs@plt+0x37030>
   3b8c0:	ldr	r3, [pc, #128]	; 3b948 <fputs@plt+0x37034>
   3b8c4:	add	r0, pc, r0
   3b8c8:	add	r1, pc, r1
   3b8cc:	add	r3, pc, r3
   3b8d0:	bl	5ac34 <fputs@plt+0x56320>
   3b8d4:	andeq	r0, r5, r4, ror sl
   3b8d8:	andeq	r0, r0, r0, lsr r4
   3b8dc:	andeq	r1, r3, r0, lsl #4
   3b8e0:	andeq	r1, r3, r8, lsr #20
   3b8e4:	muleq	r3, r4, r4
   3b8e8:	andeq	r1, r3, ip, asr #26
   3b8ec:	ldrdeq	r1, [r3], -ip
   3b8f0:	andeq	r1, r3, r8, asr r3
   3b8f4:	andeq	r1, r3, r0, lsl ip
   3b8f8:	andeq	r7, r2, r8, lsl #14
   3b8fc:	strdeq	r1, [r3], -r0
   3b900:	andeq	r1, r3, r8, lsr #21
   3b904:	andeq	r1, r3, r0, asr r5
   3b908:	andeq	r1, r3, r8, asr #3
   3b90c:	andeq	r1, r3, r0, lsl #21
   3b910:	andeq	r0, r3, r8, asr #5
   3b914:	andeq	r1, r3, r0, lsr #3
   3b918:	andeq	r1, r3, r8, asr sl
   3b91c:	andeq	lr, r2, r8, ror r0
   3b920:	andeq	r1, r3, r8, ror r1
   3b924:	andeq	r1, r3, r0, lsr sl
   3b928:			; <UNDEFINED> instruction: 0x000311b0
   3b92c:	andeq	r1, r3, r8, asr r1
   3b930:	andeq	r1, r3, r0, lsl sl
   3b934:	andeq	lr, r2, r8, lsr r0
   3b938:	andeq	r1, r3, r8, lsr r1
   3b93c:	strdeq	r1, [r3], -r0
   3b940:	andeq	r1, r3, r0, ror r1
   3b944:	andeq	r1, r3, r8, lsl r1
   3b948:	ldrdeq	r1, [r3], -r0
   3b94c:	push	{r3, r4, r5, lr}
   3b950:	subs	r4, r0, #0
   3b954:	beq	3ba2c <fputs@plt+0x37118>
   3b958:	ldrb	r3, [r4, #240]	; 0xf0
   3b95c:	tst	r3, #1
   3b960:	beq	3ba04 <fputs@plt+0x370f0>
   3b964:	ldr	r3, [r4, #400]	; 0x190
   3b968:	cmp	r3, #0
   3b96c:	beq	3ba54 <fputs@plt+0x37140>
   3b970:	bl	34d18 <fputs@plt+0x30404>
   3b974:	ldrb	r3, [r0]
   3b978:	cmp	r3, #97	; 0x61
   3b97c:	beq	3ba7c <fputs@plt+0x37168>
   3b980:	ldr	r3, [r0, #12]
   3b984:	cmp	r3, #0
   3b988:	beq	3b99c <fputs@plt+0x37088>
   3b98c:	ldr	r2, [r0, #4]
   3b990:	ldrb	r3, [r3, r2]
   3b994:	cmp	r3, #0
   3b998:	bne	3b9fc <fputs@plt+0x370e8>
   3b99c:	ldr	r3, [r4, #244]	; 0xf4
   3b9a0:	ldrb	r3, [r3, #3]
   3b9a4:	cmp	r3, #2
   3b9a8:	beq	3b9ec <fputs@plt+0x370d8>
   3b9ac:	mov	r0, r4
   3b9b0:	bl	34dac <fputs@plt+0x30498>
   3b9b4:	mov	r0, r4
   3b9b8:	bl	34d18 <fputs@plt+0x30404>
   3b9bc:	ldr	r3, [r0, #8]
   3b9c0:	mov	r5, r0
   3b9c4:	mov	r1, r5
   3b9c8:	mov	r0, r4
   3b9cc:	ldr	r4, [r5, #4]
   3b9d0:	add	r2, r0, #320	; 0x140
   3b9d4:	str	r3, [r5, #4]
   3b9d8:	bl	357b0 <fputs@plt+0x30e9c>
   3b9dc:	str	r4, [r5, #4]
   3b9e0:	cmp	r0, #0
   3b9e4:	movge	r0, #1
   3b9e8:	pop	{r3, r4, r5, pc}
   3b9ec:	ldr	r3, [r0, #24]
   3b9f0:	ldr	r2, [r4, #320]	; 0x140
   3b9f4:	cmp	r2, r3
   3b9f8:	bcs	3b9ac <fputs@plt+0x37098>
   3b9fc:	mvn	r0, #15
   3ba00:	pop	{r3, r4, r5, pc}
   3ba04:	ldr	r0, [pc, #172]	; 3bab8 <fputs@plt+0x371a4>
   3ba08:	movw	r2, #4187	; 0x105b
   3ba0c:	ldr	r1, [pc, #168]	; 3babc <fputs@plt+0x371a8>
   3ba10:	ldr	r3, [pc, #168]	; 3bac0 <fputs@plt+0x371ac>
   3ba14:	add	r0, pc, r0
   3ba18:	add	r1, pc, r1
   3ba1c:	add	r3, pc, r3
   3ba20:	bl	5af4c <fputs@plt+0x56638>
   3ba24:	mvn	r0, #0
   3ba28:	pop	{r3, r4, r5, pc}
   3ba2c:	ldr	r0, [pc, #144]	; 3bac4 <fputs@plt+0x371b0>
   3ba30:	movw	r2, #4186	; 0x105a
   3ba34:	ldr	r1, [pc, #140]	; 3bac8 <fputs@plt+0x371b4>
   3ba38:	ldr	r3, [pc, #140]	; 3bacc <fputs@plt+0x371b8>
   3ba3c:	add	r0, pc, r0
   3ba40:	add	r1, pc, r1
   3ba44:	add	r3, pc, r3
   3ba48:	bl	5af4c <fputs@plt+0x56638>
   3ba4c:	mvn	r0, #21
   3ba50:	pop	{r3, r4, r5, pc}
   3ba54:	ldr	r0, [pc, #116]	; 3bad0 <fputs@plt+0x371bc>
   3ba58:	movw	r2, #4188	; 0x105c
   3ba5c:	ldr	r1, [pc, #112]	; 3bad4 <fputs@plt+0x371c0>
   3ba60:	ldr	r3, [pc, #112]	; 3bad8 <fputs@plt+0x371c4>
   3ba64:	add	r0, pc, r0
   3ba68:	add	r1, pc, r1
   3ba6c:	add	r3, pc, r3
   3ba70:	bl	5af4c <fputs@plt+0x56638>
   3ba74:	mvn	r0, #5
   3ba78:	pop	{r3, r4, r5, pc}
   3ba7c:	ldr	r3, [r4, #244]	; 0xf4
   3ba80:	ldrb	r2, [r3, #3]
   3ba84:	cmp	r2, #2
   3ba88:	beq	3b9ec <fputs@plt+0x370d8>
   3ba8c:	ldrb	r2, [r3]
   3ba90:	ldr	r3, [r0, #28]
   3ba94:	cmp	r2, #108	; 0x6c
   3ba98:	ldr	r2, [r3]
   3ba9c:	revne	r2, r2
   3baa0:	ldr	r1, [r0, #20]
   3baa4:	ldr	r3, [r4, #320]	; 0x140
   3baa8:	add	r2, r2, r1
   3baac:	cmp	r2, r3
   3bab0:	beq	3b9ac <fputs@plt+0x37098>
   3bab4:	b	3b9fc <fputs@plt+0x370e8>
   3bab8:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   3babc:	andeq	r0, r3, r8, asr #31
   3bac0:	andeq	r1, r3, r4, lsl r7
   3bac4:			; <UNDEFINED> instruction: 0x000274b8
   3bac8:	andeq	r0, r3, r0, lsr #31
   3bacc:	andeq	r1, r3, ip, ror #13
   3bad0:	strdeq	r1, [r3], -r0
   3bad4:	andeq	r0, r3, r8, ror pc
   3bad8:	andeq	r1, r3, r4, asr #13
   3badc:	ldr	r3, [pc, #1032]	; 3beec <fputs@plt+0x375d8>
   3bae0:	ldr	ip, [pc, #1032]	; 3bef0 <fputs@plt+0x375dc>
   3bae4:	add	r3, pc, r3
   3bae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3baec:	subs	r7, r0, #0
   3baf0:	ldr	r4, [r3, ip]
   3baf4:	sub	sp, sp, #36	; 0x24
   3baf8:	mov	r6, r1
   3bafc:	mov	r5, r2
   3bb00:	ldr	r3, [r4]
   3bb04:	str	r3, [sp, #28]
   3bb08:	beq	3be5c <fputs@plt+0x37548>
   3bb0c:	ldrb	r3, [r7, #240]	; 0xf0
   3bb10:	tst	r3, #1
   3bb14:	beq	3be84 <fputs@plt+0x37570>
   3bb18:	bl	34e78 <fputs@plt+0x30564>
   3bb1c:	cmp	r0, #0
   3bb20:	beq	3bb58 <fputs@plt+0x37244>
   3bb24:	cmp	r6, #0
   3bb28:	movne	r3, #0
   3bb2c:	strbne	r3, [r6]
   3bb30:	cmp	r5, #0
   3bb34:	beq	3bc3c <fputs@plt+0x37328>
   3bb38:	mov	r0, #0
   3bb3c:	str	r0, [r5]
   3bb40:	ldr	r2, [sp, #28]
   3bb44:	ldr	r3, [r4]
   3bb48:	cmp	r2, r3
   3bb4c:	bne	3be58 <fputs@plt+0x37544>
   3bb50:	add	sp, sp, #36	; 0x24
   3bb54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bb58:	mov	r0, r7
   3bb5c:	ldr	r1, [r7, #320]	; 0x140
   3bb60:	bl	350d8 <fputs@plt+0x307c4>
   3bb64:	subs	r9, r0, #0
   3bb68:	bne	3bb24 <fputs@plt+0x37210>
   3bb6c:	mov	r0, r7
   3bb70:	bl	34d18 <fputs@plt+0x30404>
   3bb74:	ldr	r2, [r0, #4]
   3bb78:	mov	r8, r0
   3bb7c:	ldr	fp, [r0, #12]
   3bb80:	add	r3, fp, r2
   3bb84:	str	r3, [sp, #12]
   3bb88:	ldrb	sl, [fp, r2]
   3bb8c:	str	r2, [sp, #8]
   3bb90:	mov	r0, sl
   3bb94:	bl	40f98 <fputs@plt+0x3c684>
   3bb98:	ldr	r2, [sp, #8]
   3bb9c:	cmp	r0, #0
   3bba0:	bne	3bc44 <fputs@plt+0x37330>
   3bba4:	cmp	sl, #97	; 0x61
   3bba8:	beq	3bd58 <fputs@plt+0x37444>
   3bbac:	cmp	sl, #40	; 0x28
   3bbb0:	cmpne	sl, #123	; 0x7b
   3bbb4:	bne	3bc6c <fputs@plt+0x37358>
   3bbb8:	cmp	r5, #0
   3bbbc:	beq	3bc10 <fputs@plt+0x372fc>
   3bbc0:	ldr	r0, [sp, #12]
   3bbc4:	add	r1, sp, #24
   3bbc8:	bl	40dd8 <fputs@plt+0x3c4c4>
   3bbcc:	cmp	r0, #0
   3bbd0:	blt	3bb40 <fputs@plt+0x3722c>
   3bbd4:	ldr	r1, [sp, #24]
   3bbd8:	cmp	r1, #1
   3bbdc:	bls	3becc <fputs@plt+0x375b8>
   3bbe0:	ldr	r3, [r8, #4]
   3bbe4:	sub	r1, r1, #2
   3bbe8:	ldr	r0, [r8, #12]
   3bbec:	add	r3, r3, #1
   3bbf0:	add	r0, r0, r3
   3bbf4:	bl	4098 <__strndup@plt>
   3bbf8:	subs	r7, r0, #0
   3bbfc:	beq	3be48 <fputs@plt+0x37534>
   3bc00:	ldr	r0, [r8, #52]	; 0x34
   3bc04:	bl	4140 <free@plt>
   3bc08:	str	r7, [r8, #52]	; 0x34
   3bc0c:	str	r7, [r5]
   3bc10:	cmp	r6, #0
   3bc14:	beq	3bdc4 <fputs@plt+0x374b0>
   3bc18:	ldr	r2, [r8, #12]
   3bc1c:	mov	r0, #1
   3bc20:	ldr	r3, [r8, #4]
   3bc24:	ldrb	r3, [r2, r3]
   3bc28:	cmp	r3, #40	; 0x28
   3bc2c:	movne	r3, #101	; 0x65
   3bc30:	moveq	r3, #114	; 0x72
   3bc34:	strb	r3, [r6]
   3bc38:	b	3bb40 <fputs@plt+0x3722c>
   3bc3c:	mov	r0, r5
   3bc40:	b	3bb40 <fputs@plt+0x3722c>
   3bc44:	cmp	r5, #0
   3bc48:	strne	r9, [r5]
   3bc4c:	cmp	r6, #0
   3bc50:	beq	3bdc4 <fputs@plt+0x374b0>
   3bc54:	ldr	r2, [r8, #12]
   3bc58:	mov	r0, #1
   3bc5c:	ldr	r3, [r8, #4]
   3bc60:	ldrb	r3, [r2, r3]
   3bc64:	strb	r3, [r6]
   3bc68:	b	3bb40 <fputs@plt+0x3722c>
   3bc6c:	cmp	sl, #118	; 0x76
   3bc70:	bne	3be50 <fputs@plt+0x3753c>
   3bc74:	cmp	r5, #0
   3bc78:	beq	3bd40 <fputs@plt+0x3742c>
   3bc7c:	ldr	r3, [r7, #244]	; 0xf4
   3bc80:	ldrb	r3, [r3, #3]
   3bc84:	cmp	r3, #2
   3bc88:	bne	3bdcc <fputs@plt+0x374b8>
   3bc8c:	ldr	ip, [r8, #48]	; 0x30
   3bc90:	cmp	ip, #1
   3bc94:	bls	3be40 <fputs@plt+0x3752c>
   3bc98:	add	fp, sp, #24
   3bc9c:	add	sl, sp, #20
   3bca0:	mov	r9, #2
   3bca4:	b	3bcb8 <fputs@plt+0x373a4>
   3bca8:	ldr	ip, [r8, #48]	; 0x30
   3bcac:	add	r9, r9, #1
   3bcb0:	cmp	ip, r9
   3bcb4:	bcc	3be40 <fputs@plt+0x3752c>
   3bcb8:	ldr	lr, [r7, #320]	; 0x140
   3bcbc:	mov	r0, r7
   3bcc0:	str	sl, [sp]
   3bcc4:	mov	r1, fp
   3bcc8:	rsb	lr, r9, lr
   3bccc:	mov	r2, #1
   3bcd0:	mov	r3, r9
   3bcd4:	add	ip, lr, ip
   3bcd8:	str	ip, [sp, #24]
   3bcdc:	bl	3a258 <fputs@plt+0x35944>
   3bce0:	cmp	r0, #0
   3bce4:	blt	3bb40 <fputs@plt+0x3722c>
   3bce8:	ldr	r3, [sp, #20]
   3bcec:	ldrb	r3, [r3]
   3bcf0:	cmp	r3, #0
   3bcf4:	bne	3bca8 <fputs@plt+0x37394>
   3bcf8:	ldr	r3, [r8, #48]	; 0x30
   3bcfc:	cmp	r9, r3
   3bd00:	bhi	3be40 <fputs@plt+0x3752c>
   3bd04:	ldr	r0, [r8, #52]	; 0x34
   3bd08:	bl	4140 <free@plt>
   3bd0c:	ldr	r0, [sp, #20]
   3bd10:	sub	r1, r9, #1
   3bd14:	add	r0, r0, #1
   3bd18:	bl	4098 <__strndup@plt>
   3bd1c:	cmp	r0, #0
   3bd20:	str	r0, [r8, #52]	; 0x34
   3bd24:	beq	3be48 <fputs@plt+0x37534>
   3bd28:	mov	r1, #1
   3bd2c:	bl	40eb0 <fputs@plt+0x3c59c>
   3bd30:	cmp	r0, #0
   3bd34:	ldrne	r3, [r8, #52]	; 0x34
   3bd38:	strne	r3, [r5]
   3bd3c:	beq	3be40 <fputs@plt+0x3752c>
   3bd40:	cmp	r6, #0
   3bd44:	beq	3bdc4 <fputs@plt+0x374b0>
   3bd48:	mov	r3, #118	; 0x76
   3bd4c:	mov	r0, #1
   3bd50:	strb	r3, [r6]
   3bd54:	b	3bb40 <fputs@plt+0x3722c>
   3bd58:	cmp	r5, #0
   3bd5c:	beq	3bdb0 <fputs@plt+0x3749c>
   3bd60:	add	r0, r2, #1
   3bd64:	add	r1, sp, #24
   3bd68:	add	r0, fp, r0
   3bd6c:	bl	40dd8 <fputs@plt+0x3c4c4>
   3bd70:	cmp	r0, #0
   3bd74:	blt	3bb40 <fputs@plt+0x3722c>
   3bd78:	ldr	r1, [sp, #24]
   3bd7c:	cmp	r1, #0
   3bd80:	beq	3beac <fputs@plt+0x37598>
   3bd84:	ldr	r3, [r8, #4]
   3bd88:	ldr	r0, [r8, #12]
   3bd8c:	add	r3, r3, #1
   3bd90:	add	r0, r0, r3
   3bd94:	bl	4098 <__strndup@plt>
   3bd98:	subs	r7, r0, #0
   3bd9c:	beq	3be48 <fputs@plt+0x37534>
   3bda0:	ldr	r0, [r8, #52]	; 0x34
   3bda4:	bl	4140 <free@plt>
   3bda8:	str	r7, [r8, #52]	; 0x34
   3bdac:	str	r7, [r5]
   3bdb0:	cmp	r6, #0
   3bdb4:	movne	r3, #97	; 0x61
   3bdb8:	movne	r0, #1
   3bdbc:	strbne	r3, [r6]
   3bdc0:	bne	3bb40 <fputs@plt+0x3722c>
   3bdc4:	mov	r0, #1
   3bdc8:	b	3bb40 <fputs@plt+0x3722c>
   3bdcc:	ldr	r1, [r7, #320]	; 0x140
   3bdd0:	add	r8, sp, #32
   3bdd4:	mov	r2, #1
   3bdd8:	add	r9, sp, #20
   3bddc:	mov	r3, r2
   3bde0:	str	r9, [sp]
   3bde4:	mov	r0, r7
   3bde8:	str	r1, [r8, #-8]!
   3bdec:	mov	r1, r8
   3bdf0:	bl	3a258 <fputs@plt+0x35944>
   3bdf4:	cmp	r0, #0
   3bdf8:	blt	3bb40 <fputs@plt+0x3722c>
   3bdfc:	ldr	r3, [sp, #20]
   3be00:	mov	r0, r7
   3be04:	mov	r2, #1
   3be08:	mov	r1, r8
   3be0c:	ldrb	r7, [r3]
   3be10:	str	r9, [sp]
   3be14:	add	r3, r7, r2
   3be18:	bl	3a258 <fputs@plt+0x35944>
   3be1c:	cmp	r0, #0
   3be20:	blt	3bb40 <fputs@plt+0x3722c>
   3be24:	mov	r1, r7
   3be28:	ldr	r0, [sp, #20]
   3be2c:	bl	35b18 <fputs@plt+0x31204>
   3be30:	cmp	r0, #0
   3be34:	ldrne	r3, [sp, #20]
   3be38:	strne	r3, [r5]
   3be3c:	bne	3bd40 <fputs@plt+0x3742c>
   3be40:	mvn	r0, #73	; 0x49
   3be44:	b	3bb40 <fputs@plt+0x3722c>
   3be48:	mvn	r0, #11
   3be4c:	b	3bb40 <fputs@plt+0x3722c>
   3be50:	mvn	r0, #21
   3be54:	b	3bb40 <fputs@plt+0x3722c>
   3be58:	bl	453c <__stack_chk_fail@plt>
   3be5c:	ldr	r0, [pc, #144]	; 3bef4 <fputs@plt+0x375e0>
   3be60:	movw	r2, #4246	; 0x1096
   3be64:	ldr	r1, [pc, #140]	; 3bef8 <fputs@plt+0x375e4>
   3be68:	ldr	r3, [pc, #140]	; 3befc <fputs@plt+0x375e8>
   3be6c:	add	r0, pc, r0
   3be70:	add	r1, pc, r1
   3be74:	add	r3, pc, r3
   3be78:	bl	5af4c <fputs@plt+0x56638>
   3be7c:	mvn	r0, #21
   3be80:	b	3bb40 <fputs@plt+0x3722c>
   3be84:	ldr	r0, [pc, #116]	; 3bf00 <fputs@plt+0x375ec>
   3be88:	movw	r2, #4247	; 0x1097
   3be8c:	ldr	r1, [pc, #112]	; 3bf04 <fputs@plt+0x375f0>
   3be90:	ldr	r3, [pc, #112]	; 3bf08 <fputs@plt+0x375f4>
   3be94:	add	r0, pc, r0
   3be98:	add	r1, pc, r1
   3be9c:	add	r3, pc, r3
   3bea0:	bl	5af4c <fputs@plt+0x56638>
   3bea4:	mvn	r0, #0
   3bea8:	b	3bb40 <fputs@plt+0x3722c>
   3beac:	ldr	r0, [pc, #88]	; 3bf0c <fputs@plt+0x375f8>
   3beb0:	movw	r2, #4275	; 0x10b3
   3beb4:	ldr	r1, [pc, #84]	; 3bf10 <fputs@plt+0x375fc>
   3beb8:	ldr	r3, [pc, #84]	; 3bf14 <fputs@plt+0x37600>
   3bebc:	add	r0, pc, r0
   3bec0:	add	r1, pc, r1
   3bec4:	add	r3, pc, r3
   3bec8:	bl	5ac34 <fputs@plt+0x56320>
   3becc:	ldr	r0, [pc, #68]	; 3bf18 <fputs@plt+0x37604>
   3bed0:	movw	r2, #4302	; 0x10ce
   3bed4:	ldr	r1, [pc, #64]	; 3bf1c <fputs@plt+0x37608>
   3bed8:	ldr	r3, [pc, #64]	; 3bf20 <fputs@plt+0x3760c>
   3bedc:	add	r0, pc, r0
   3bee0:	add	r1, pc, r1
   3bee4:	add	r3, pc, r3
   3bee8:	bl	5ac34 <fputs@plt+0x56320>
   3beec:	andeq	r0, r5, ip, lsr #1
   3bef0:	andeq	r0, r0, r0, lsr r4
   3bef4:	andeq	r7, r2, r8, lsl #1
   3bef8:	andeq	r0, r3, r0, ror fp
   3befc:	strdeq	r1, [r3], -r8
   3bf00:	andeq	pc, r2, r0, ror ip	; <UNPREDICTABLE>
   3bf04:	andeq	r0, r3, r8, asr #22
   3bf08:	ldrdeq	r1, [r3], -r0
   3bf0c:	muleq	r3, r4, ip
   3bf10:	andeq	r0, r3, r0, lsr #22
   3bf14:	andeq	r1, r3, r8, lsr #5
   3bf18:	andeq	r0, r3, ip, ror ip
   3bf1c:	andeq	r0, r3, r0, lsl #22
   3bf20:	andeq	r1, r3, r8, lsl #5
   3bf24:	ldr	r3, [pc, #2624]	; 3c96c <fputs@plt+0x38058>
   3bf28:	ldr	ip, [pc, #2624]	; 3c970 <fputs@plt+0x3805c>
   3bf2c:	add	r3, pc, r3
   3bf30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bf34:	mov	r5, r2
   3bf38:	mov	r2, r3
   3bf3c:	sub	sp, sp, #60	; 0x3c
   3bf40:	ldr	r7, [r2, ip]
   3bf44:	subs	r4, r0, #0
   3bf48:	mov	r3, #0
   3bf4c:	mov	r6, r1
   3bf50:	str	r3, [sp, #28]
   3bf54:	ldr	r2, [r7]
   3bf58:	str	r3, [sp, #32]
   3bf5c:	str	r3, [sp, #36]	; 0x24
   3bf60:	str	r2, [sp, #52]	; 0x34
   3bf64:	beq	3c7c0 <fputs@plt+0x37eac>
   3bf68:	ldrb	r3, [r4, #240]	; 0xf0
   3bf6c:	tst	r3, #1
   3bf70:	beq	3c798 <fputs@plt+0x37e84>
   3bf74:	rsbs	r3, r1, #1
   3bf78:	movcc	r3, #0
   3bf7c:	adds	r8, r5, #0
   3bf80:	movne	r8, #1
   3bf84:	tst	r3, r8
   3bf88:	bne	3c7e8 <fputs@plt+0x37ed4>
   3bf8c:	cmp	r5, #0
   3bf90:	orreq	r3, r3, #1
   3bf94:	cmp	r3, #0
   3bf98:	bne	3c074 <fputs@plt+0x37760>
   3bf9c:	ldr	r2, [r4, #400]	; 0x190
   3bfa0:	cmp	r2, #127	; 0x7f
   3bfa4:	bhi	3c0d4 <fputs@plt+0x377c0>
   3bfa8:	add	r2, r2, #1
   3bfac:	add	r0, r4, #396	; 0x18c
   3bfb0:	add	r1, r4, #404	; 0x194
   3bfb4:	mov	r3, #56	; 0x38
   3bfb8:	bl	52ca4 <fputs@plt+0x4e390>
   3bfbc:	cmp	r0, #0
   3bfc0:	beq	3c4c4 <fputs@plt+0x37bb0>
   3bfc4:	mov	r0, r4
   3bfc8:	bl	34e78 <fputs@plt+0x30564>
   3bfcc:	subs	sl, r0, #0
   3bfd0:	bne	3c0cc <fputs@plt+0x377b8>
   3bfd4:	mov	r0, r4
   3bfd8:	ldr	r1, [r4, #320]	; 0x140
   3bfdc:	bl	350d8 <fputs@plt+0x307c4>
   3bfe0:	subs	fp, r0, #0
   3bfe4:	movne	r0, sl
   3bfe8:	beq	3c004 <fputs@plt+0x376f0>
   3bfec:	ldr	r2, [sp, #52]	; 0x34
   3bff0:	ldr	r3, [r7]
   3bff4:	cmp	r2, r3
   3bff8:	bne	3c78c <fputs@plt+0x37e78>
   3bffc:	add	sp, sp, #60	; 0x3c
   3c000:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c004:	mov	r0, r4
   3c008:	bl	34d18 <fputs@plt+0x30404>
   3c00c:	mov	r9, r0
   3c010:	mov	r0, r5
   3c014:	bl	480c <__strdup@plt>
   3c018:	subs	r8, r0, #0
   3c01c:	beq	3c4c4 <fputs@plt+0x37bb0>
   3c020:	ldr	r3, [r9, #4]
   3c024:	cmp	r6, #97	; 0x61
   3c028:	str	r3, [r9, #8]
   3c02c:	ldr	r0, [r4, #320]	; 0x140
   3c030:	str	r0, [sp, #16]
   3c034:	beq	3c1dc <fputs@plt+0x378c8>
   3c038:	cmp	r6, #118	; 0x76
   3c03c:	beq	3c0dc <fputs@plt+0x377c8>
   3c040:	cmp	r6, #114	; 0x72
   3c044:	beq	3c314 <fputs@plt+0x37a00>
   3c048:	cmp	r6, #101	; 0x65
   3c04c:	beq	3c40c <fputs@plt+0x37af8>
   3c050:	mvn	r2, #21
   3c054:	mov	r0, r8
   3c058:	str	r2, [sp, #12]
   3c05c:	bl	4140 <free@plt>
   3c060:	ldr	r0, [sp, #28]
   3c064:	bl	4140 <free@plt>
   3c068:	ldr	r2, [sp, #12]
   3c06c:	mov	r0, r2
   3c070:	b	3bfec <fputs@plt+0x376d8>
   3c074:	add	r1, sp, #44	; 0x2c
   3c078:	add	r2, sp, #48	; 0x30
   3c07c:	bl	3badc <fputs@plt+0x371c8>
   3c080:	cmp	r0, #0
   3c084:	blt	3bfec <fputs@plt+0x376d8>
   3c088:	cmp	r6, #0
   3c08c:	bne	3c0c0 <fputs@plt+0x377ac>
   3c090:	cmp	r8, #0
   3c094:	ldreq	r5, [sp, #48]	; 0x30
   3c098:	beq	3c0b8 <fputs@plt+0x377a4>
   3c09c:	ldr	r6, [sp, #48]	; 0x30
   3c0a0:	mov	r0, r5
   3c0a4:	mov	r1, r6
   3c0a8:	bl	489c <strcmp@plt>
   3c0ac:	cmp	r0, #0
   3c0b0:	bne	3c0cc <fputs@plt+0x377b8>
   3c0b4:	mov	r5, r6
   3c0b8:	ldrb	r6, [sp, #44]	; 0x2c
   3c0bc:	b	3bf9c <fputs@plt+0x37688>
   3c0c0:	ldrb	r3, [sp, #44]	; 0x2c
   3c0c4:	cmp	r3, r6
   3c0c8:	beq	3c090 <fputs@plt+0x3777c>
   3c0cc:	mvn	r0, #5
   3c0d0:	b	3bfec <fputs@plt+0x376d8>
   3c0d4:	mvn	r0, #73	; 0x49
   3c0d8:	b	3bfec <fputs@plt+0x376d8>
   3c0dc:	cmp	r5, #0
   3c0e0:	beq	3c870 <fputs@plt+0x37f5c>
   3c0e4:	mov	r1, fp
   3c0e8:	mov	r0, r5
   3c0ec:	bl	40dfc <fputs@plt+0x3c4e8>
   3c0f0:	cmp	r0, #0
   3c0f4:	beq	3c648 <fputs@plt+0x37d34>
   3c0f8:	ldrb	r3, [r5]
   3c0fc:	cmp	r3, #123	; 0x7b
   3c100:	beq	3c648 <fputs@plt+0x37d34>
   3c104:	ldr	r3, [r9, #12]
   3c108:	cmp	r3, #0
   3c10c:	beq	3c4bc <fputs@plt+0x37ba8>
   3c110:	ldr	r2, [r9, #4]
   3c114:	ldrb	r3, [r3, r2]
   3c118:	cmp	r3, #118	; 0x76
   3c11c:	bne	3c4bc <fputs@plt+0x37ba8>
   3c120:	ldr	sl, [r4, #320]	; 0x140
   3c124:	ldr	r3, [r4, #244]	; 0xf4
   3c128:	str	sl, [sp, #40]	; 0x28
   3c12c:	ldrb	r3, [r3, #3]
   3c130:	cmp	r3, #2
   3c134:	bne	3c4ec <fputs@plt+0x37bd8>
   3c138:	mov	r0, r5
   3c13c:	bl	42a8 <strlen@plt>
   3c140:	ldr	r2, [r9, #48]	; 0x30
   3c144:	add	r3, r0, #1
   3c148:	mov	fp, r0
   3c14c:	cmp	r3, r2
   3c150:	bls	3c5dc <fputs@plt+0x37cc8>
   3c154:	mvn	r2, #73	; 0x49
   3c158:	mov	sl, #0
   3c15c:	cmp	r2, #0
   3c160:	ble	3c054 <fputs@plt+0x37740>
   3c164:	ldr	r3, [r4, #400]	; 0x190
   3c168:	mov	r0, #1
   3c16c:	ldr	r5, [r4, #396]	; 0x18c
   3c170:	mov	r2, #0
   3c174:	add	r1, r3, r0
   3c178:	str	r1, [r4, #400]	; 0x190
   3c17c:	rsb	r3, r3, r3, lsl #3
   3c180:	lsl	r1, r3, #3
   3c184:	add	r3, r5, r1
   3c188:	strb	r6, [r5, r1]
   3c18c:	ldr	r1, [sp, #16]
   3c190:	str	r8, [r3, #12]
   3c194:	str	r2, [r3, #52]	; 0x34
   3c198:	str	r1, [r3, #16]
   3c19c:	str	r2, [r3, #4]
   3c1a0:	ldr	r8, [r4, #320]	; 0x140
   3c1a4:	ldr	r6, [sp, #36]	; 0x24
   3c1a8:	ldr	r5, [sp, #28]
   3c1ac:	ldr	r1, [sp, #32]
   3c1b0:	str	r8, [r3, #20]
   3c1b4:	ldr	r8, [r9, #48]	; 0x30
   3c1b8:	ldr	ip, [r4, #320]	; 0x140
   3c1bc:	str	sl, [r3, #28]
   3c1c0:	add	ip, r8, ip
   3c1c4:	str	r2, [r3, #44]	; 0x2c
   3c1c8:	str	ip, [r3, #24]
   3c1cc:	str	r6, [r3, #48]	; 0x30
   3c1d0:	str	r5, [r3, #32]
   3c1d4:	str	r1, [r3, #36]	; 0x24
   3c1d8:	b	3bfec <fputs@plt+0x376d8>
   3c1dc:	cmp	r5, #0
   3c1e0:	beq	3c830 <fputs@plt+0x37f1c>
   3c1e4:	mov	r0, r5
   3c1e8:	mov	r1, #1
   3c1ec:	bl	40dfc <fputs@plt+0x3c4e8>
   3c1f0:	cmp	r0, #0
   3c1f4:	beq	3c050 <fputs@plt+0x3773c>
   3c1f8:	ldr	r3, [r9, #12]
   3c1fc:	cmp	r3, #0
   3c200:	beq	3c5cc <fputs@plt+0x37cb8>
   3c204:	ldr	sl, [r9, #4]
   3c208:	ldrb	r2, [r3, sl]
   3c20c:	cmp	r2, #97	; 0x61
   3c210:	bne	3c5cc <fputs@plt+0x37cb8>
   3c214:	add	sl, sl, #1
   3c218:	mov	r0, r5
   3c21c:	add	sl, r3, sl
   3c220:	bl	42a8 <strlen@plt>
   3c224:	mov	r1, r5
   3c228:	mov	fp, r0
   3c22c:	mov	r0, sl
   3c230:	mov	r2, fp
   3c234:	bl	4770 <strncmp@plt>
   3c238:	cmp	r0, #0
   3c23c:	str	r0, [sp, #20]
   3c240:	bne	3c5cc <fputs@plt+0x37cb8>
   3c244:	add	r3, sl, fp
   3c248:	cmp	r3, #0
   3c24c:	beq	3c5cc <fputs@plt+0x37cb8>
   3c250:	ldr	r3, [r4, #320]	; 0x140
   3c254:	ldr	r2, [r4, #244]	; 0xf4
   3c258:	str	r3, [sp, #40]	; 0x28
   3c25c:	ldrb	r2, [r2, #3]
   3c260:	cmp	r2, #2
   3c264:	beq	3c4cc <fputs@plt+0x37bb8>
   3c268:	add	sl, sp, #40	; 0x28
   3c26c:	mov	r2, #4
   3c270:	mov	r3, r2
   3c274:	add	r0, sp, #44	; 0x2c
   3c278:	mov	r1, sl
   3c27c:	str	r0, [sp]
   3c280:	mov	r0, r4
   3c284:	bl	3a258 <fputs@plt+0x35944>
   3c288:	subs	r2, r0, #0
   3c28c:	blt	3c650 <fputs@plt+0x37d3c>
   3c290:	ldr	r2, [r4, #244]	; 0xf4
   3c294:	ldr	r3, [sp, #44]	; 0x2c
   3c298:	ldrb	r2, [r2]
   3c29c:	ldr	r3, [r3]
   3c2a0:	cmp	r2, #108	; 0x6c
   3c2a4:	revne	r3, r3
   3c2a8:	cmp	r3, #67108864	; 0x4000000
   3c2ac:	bhi	3c790 <fputs@plt+0x37e7c>
   3c2b0:	ldrb	r0, [r5]
   3c2b4:	bl	41010 <fputs@plt+0x3c6fc>
   3c2b8:	subs	r2, r0, #0
   3c2bc:	blt	3c158 <fputs@plt+0x37844>
   3c2c0:	mov	fp, #0
   3c2c4:	mov	r1, sl
   3c2c8:	str	fp, [sp]
   3c2cc:	mov	r3, fp
   3c2d0:	mov	r0, r4
   3c2d4:	bl	3a258 <fputs@plt+0x35944>
   3c2d8:	subs	r2, r0, #0
   3c2dc:	blt	3c784 <fputs@plt+0x37e70>
   3c2e0:	ldr	sl, [sp, #44]	; 0x2c
   3c2e4:	ldr	r3, [sp, #40]	; 0x28
   3c2e8:	str	r3, [r4, #320]	; 0x140
   3c2ec:	ldrb	r3, [r9]
   3c2f0:	cmp	r3, #97	; 0x61
   3c2f4:	beq	3c164 <fputs@plt+0x37850>
   3c2f8:	mov	r0, r5
   3c2fc:	bl	42a8 <strlen@plt>
   3c300:	ldr	r3, [r9, #4]
   3c304:	add	r3, r3, #1
   3c308:	add	r0, r3, r0
   3c30c:	str	r0, [r9, #4]
   3c310:	b	3c164 <fputs@plt+0x37850>
   3c314:	cmp	r5, #0
   3c318:	beq	3c810 <fputs@plt+0x37efc>
   3c31c:	mov	r1, fp
   3c320:	mov	r0, r5
   3c324:	bl	40eb0 <fputs@plt+0x3c59c>
   3c328:	cmp	r0, #0
   3c32c:	beq	3c648 <fputs@plt+0x37d34>
   3c330:	ldr	sl, [r9, #12]
   3c334:	cmp	sl, #0
   3c338:	beq	3c4bc <fputs@plt+0x37ba8>
   3c33c:	ldr	r2, [r9, #4]
   3c340:	ldrb	r3, [sl, r2]
   3c344:	cmp	r3, #0
   3c348:	beq	3c4bc <fputs@plt+0x37ba8>
   3c34c:	mov	r0, r5
   3c350:	str	r2, [sp, #12]
   3c354:	str	r3, [sp, #8]
   3c358:	bl	42a8 <strlen@plt>
   3c35c:	ldr	r3, [sp, #8]
   3c360:	ldr	r2, [sp, #12]
   3c364:	cmp	r3, #40	; 0x28
   3c368:	mov	fp, r0
   3c36c:	bne	3c4bc <fputs@plt+0x37ba8>
   3c370:	add	ip, r2, #1
   3c374:	mov	r1, r5
   3c378:	add	r3, sl, ip
   3c37c:	mov	r2, r0
   3c380:	str	r3, [sp, #8]
   3c384:	mov	r0, r3
   3c388:	str	ip, [sp, #12]
   3c38c:	bl	4770 <strncmp@plt>
   3c390:	ldr	r3, [sp, #8]
   3c394:	ldr	ip, [sp, #12]
   3c398:	cmp	r0, #0
   3c39c:	bne	3c4bc <fputs@plt+0x37ba8>
   3c3a0:	add	r3, r3, fp
   3c3a4:	cmp	r3, #0
   3c3a8:	beq	3c4bc <fputs@plt+0x37ba8>
   3c3ac:	add	sl, sl, fp
   3c3b0:	ldrb	r3, [sl, ip]
   3c3b4:	cmp	r3, #41	; 0x29
   3c3b8:	bne	3c4bc <fputs@plt+0x37ba8>
   3c3bc:	mov	r2, r5
   3c3c0:	add	r3, sp, #28
   3c3c4:	mov	r0, r4
   3c3c8:	str	r3, [sp]
   3c3cc:	mov	r1, r9
   3c3d0:	add	r3, sp, #32
   3c3d4:	str	r3, [sp, #4]
   3c3d8:	add	r3, sp, #36	; 0x24
   3c3dc:	bl	3a988 <fputs@plt+0x36074>
   3c3e0:	subs	r2, r0, #0
   3c3e4:	blt	3c158 <fputs@plt+0x37844>
   3c3e8:	ldrb	r3, [r9]
   3c3ec:	cmp	r3, #97	; 0x61
   3c3f0:	beq	3c5d4 <fputs@plt+0x37cc0>
   3c3f4:	ldr	r3, [r9, #4]
   3c3f8:	mov	r2, #1
   3c3fc:	add	r3, r3, #2
   3c400:	add	fp, r3, fp
   3c404:	str	fp, [r9, #4]
   3c408:	b	3c158 <fputs@plt+0x37844>
   3c40c:	cmp	r5, #0
   3c410:	beq	3c850 <fputs@plt+0x37f3c>
   3c414:	mov	r0, r5
   3c418:	bl	40e7c <fputs@plt+0x3c568>
   3c41c:	cmp	r0, #0
   3c420:	beq	3c648 <fputs@plt+0x37d34>
   3c424:	ldrb	r3, [r9]
   3c428:	cmp	r3, #97	; 0x61
   3c42c:	bne	3c4bc <fputs@plt+0x37ba8>
   3c430:	ldr	sl, [r9, #12]
   3c434:	cmp	sl, #0
   3c438:	beq	3c774 <fputs@plt+0x37e60>
   3c43c:	ldr	r3, [r9, #4]
   3c440:	ldrb	r2, [sl, r3]
   3c444:	cmp	r2, #0
   3c448:	beq	3c158 <fputs@plt+0x37844>
   3c44c:	mov	r0, r5
   3c450:	str	r2, [sp, #12]
   3c454:	str	r3, [sp, #8]
   3c458:	bl	42a8 <strlen@plt>
   3c45c:	ldr	r2, [sp, #12]
   3c460:	ldr	r3, [sp, #8]
   3c464:	cmp	r2, #123	; 0x7b
   3c468:	mov	fp, r0
   3c46c:	bne	3c4bc <fputs@plt+0x37ba8>
   3c470:	add	ip, r3, #1
   3c474:	mov	r2, r0
   3c478:	add	r3, sl, ip
   3c47c:	mov	r1, r5
   3c480:	str	r3, [sp, #8]
   3c484:	mov	r0, r3
   3c488:	str	ip, [sp, #12]
   3c48c:	bl	4770 <strncmp@plt>
   3c490:	ldr	r3, [sp, #8]
   3c494:	ldr	ip, [sp, #12]
   3c498:	cmp	r0, #0
   3c49c:	bne	3c4bc <fputs@plt+0x37ba8>
   3c4a0:	add	r3, r3, fp
   3c4a4:	cmp	r3, #0
   3c4a8:	beq	3c4bc <fputs@plt+0x37ba8>
   3c4ac:	add	sl, sl, fp
   3c4b0:	ldrb	r3, [sl, ip]
   3c4b4:	cmp	r3, #125	; 0x7d
   3c4b8:	beq	3c3bc <fputs@plt+0x37aa8>
   3c4bc:	mvn	r2, #5
   3c4c0:	b	3c158 <fputs@plt+0x37844>
   3c4c4:	mvn	r0, #11
   3c4c8:	b	3bfec <fputs@plt+0x376d8>
   3c4cc:	ldr	r2, [r9, #48]	; 0x30
   3c4d0:	cmp	r2, #0
   3c4d4:	bne	3c58c <fputs@plt+0x37c78>
   3c4d8:	str	r2, [sp, #36]	; 0x24
   3c4dc:	mov	sl, r2
   3c4e0:	str	r2, [sp, #28]
   3c4e4:	str	r2, [sp, #32]
   3c4e8:	b	3c2e8 <fputs@plt+0x379d4>
   3c4ec:	add	sl, sp, #40	; 0x28
   3c4f0:	mov	r2, #1
   3c4f4:	mov	r3, r2
   3c4f8:	add	fp, sp, #44	; 0x2c
   3c4fc:	mov	r1, sl
   3c500:	str	fp, [sp]
   3c504:	mov	r0, r4
   3c508:	bl	3a258 <fputs@plt+0x35944>
   3c50c:	subs	r2, r0, #0
   3c510:	blt	3c158 <fputs@plt+0x37844>
   3c514:	ldr	r3, [sp, #44]	; 0x2c
   3c518:	mov	r1, sl
   3c51c:	mov	r2, #1
   3c520:	mov	r0, r4
   3c524:	ldrb	sl, [r3]
   3c528:	str	fp, [sp]
   3c52c:	add	r3, sl, r2
   3c530:	bl	3a258 <fputs@plt+0x35944>
   3c534:	subs	r2, r0, #0
   3c538:	blt	3c158 <fputs@plt+0x37844>
   3c53c:	mov	r1, sl
   3c540:	ldr	r0, [sp, #44]	; 0x2c
   3c544:	bl	35b18 <fputs@plt+0x31204>
   3c548:	cmp	r0, #0
   3c54c:	beq	3c154 <fputs@plt+0x37840>
   3c550:	mov	r1, r5
   3c554:	ldr	r0, [sp, #44]	; 0x2c
   3c558:	bl	489c <strcmp@plt>
   3c55c:	cmp	r0, #0
   3c560:	bne	3c4bc <fputs@plt+0x37ba8>
   3c564:	ldr	r3, [sp, #40]	; 0x28
   3c568:	str	r3, [r4, #320]	; 0x140
   3c56c:	ldrb	r3, [r9]
   3c570:	cmp	r3, #97	; 0x61
   3c574:	beq	3c5d4 <fputs@plt+0x37cc0>
   3c578:	ldr	r3, [r9, #4]
   3c57c:	mov	r2, #1
   3c580:	add	r3, r3, r2
   3c584:	str	r3, [r9, #4]
   3c588:	b	3c158 <fputs@plt+0x37844>
   3c58c:	mov	r0, r5
   3c590:	str	r2, [sp, #12]
   3c594:	str	r3, [sp, #8]
   3c598:	bl	45970 <fputs@plt+0x4105c>
   3c59c:	ldr	r2, [sp, #12]
   3c5a0:	subs	r1, r0, #0
   3c5a4:	beq	3c658 <fputs@plt+0x37d44>
   3c5a8:	mov	r0, r5
   3c5ac:	ldr	sl, [sp, #20]
   3c5b0:	bl	45668 <fputs@plt+0x40d54>
   3c5b4:	ldr	r1, [sp, #20]
   3c5b8:	ldr	r3, [sp, #8]
   3c5bc:	str	r1, [sp, #28]
   3c5c0:	str	r1, [sp, #32]
   3c5c4:	str	r0, [sp, #36]	; 0x24
   3c5c8:	b	3c2e8 <fputs@plt+0x379d4>
   3c5cc:	mvn	r2, #5
   3c5d0:	b	3c054 <fputs@plt+0x37740>
   3c5d4:	mov	r2, #1
   3c5d8:	b	3c158 <fputs@plt+0x37844>
   3c5dc:	add	r1, sp, #56	; 0x38
   3c5e0:	add	r2, sl, r2
   3c5e4:	sub	r2, r2, #1
   3c5e8:	rsb	r2, r0, r2
   3c5ec:	mov	r0, r4
   3c5f0:	str	r2, [r1, #-8]!
   3c5f4:	add	r2, sp, #44	; 0x2c
   3c5f8:	str	r2, [sp]
   3c5fc:	mov	r2, #1
   3c600:	bl	3a258 <fputs@plt+0x35944>
   3c604:	cmp	r0, #0
   3c608:	blt	3c77c <fputs@plt+0x37e68>
   3c60c:	ldr	r0, [sp, #44]	; 0x2c
   3c610:	ldrb	r3, [r0]
   3c614:	cmp	r3, #0
   3c618:	bne	3c154 <fputs@plt+0x37840>
   3c61c:	add	r0, r0, #1
   3c620:	mov	r1, r5
   3c624:	mov	r2, fp
   3c628:	bl	3e7c <memcmp@plt>
   3c62c:	cmp	r0, #0
   3c630:	bne	3c4bc <fputs@plt+0x37ba8>
   3c634:	ldr	r3, [r9, #48]	; 0x30
   3c638:	sub	r3, r3, #1
   3c63c:	rsb	fp, fp, r3
   3c640:	str	fp, [sp, #36]	; 0x24
   3c644:	b	3c564 <fputs@plt+0x37c50>
   3c648:	mvn	r2, #21
   3c64c:	b	3c158 <fputs@plt+0x37844>
   3c650:	ldr	sl, [sp, #20]
   3c654:	b	3c15c <fputs@plt+0x37848>
   3c658:	mov	r0, r2
   3c65c:	add	fp, sp, #56	; 0x38
   3c660:	bl	45c08 <fputs@plt+0x412f4>
   3c664:	ldr	r2, [r9, #48]	; 0x30
   3c668:	ldr	r1, [sp, #40]	; 0x28
   3c66c:	add	r1, r1, r2
   3c670:	add	r2, sp, #44	; 0x2c
   3c674:	str	r2, [sp]
   3c678:	mov	r2, #1
   3c67c:	mov	sl, r0
   3c680:	mov	r3, r0
   3c684:	rsb	r1, sl, r1
   3c688:	add	r0, sp, #44	; 0x2c
   3c68c:	str	r1, [fp, #-8]!
   3c690:	mov	r1, fp
   3c694:	str	r0, [sp, #20]
   3c698:	mov	r0, r4
   3c69c:	bl	3a258 <fputs@plt+0x35944>
   3c6a0:	cmp	r0, #0
   3c6a4:	blt	3c77c <fputs@plt+0x37e68>
   3c6a8:	ldr	r0, [sp, #44]	; 0x2c
   3c6ac:	mov	r1, sl
   3c6b0:	bl	45c30 <fputs@plt+0x4131c>
   3c6b4:	ldr	r3, [r9, #48]	; 0x30
   3c6b8:	rsb	r2, sl, r3
   3c6bc:	cmp	r0, r2
   3c6c0:	mov	ip, r0
   3c6c4:	bhi	3c154 <fputs@plt+0x37840>
   3c6c8:	rsb	r3, r0, r3
   3c6cc:	mov	r1, sl
   3c6d0:	str	r3, [sp, #8]
   3c6d4:	mov	r0, r3
   3c6d8:	str	ip, [sp, #12]
   3c6dc:	bl	61ae4 <fputs@plt+0x5d1d0>
   3c6e0:	ldr	r3, [sp, #8]
   3c6e4:	cmp	r1, #0
   3c6e8:	bne	3c154 <fputs@plt+0x37840>
   3c6ec:	mov	r0, r3
   3c6f0:	mov	r1, sl
   3c6f4:	bl	618f8 <fputs@plt+0x5cfe4>
   3c6f8:	ldr	lr, [sp, #40]	; 0x28
   3c6fc:	ldr	ip, [sp, #12]
   3c700:	add	r3, sp, #44	; 0x2c
   3c704:	mov	r1, fp
   3c708:	str	r3, [sp]
   3c70c:	add	lr, ip, lr
   3c710:	str	lr, [sp, #48]	; 0x30
   3c714:	mov	r2, r0
   3c718:	mov	r0, r4
   3c71c:	mul	r3, sl, r2
   3c720:	str	r2, [sp, #32]
   3c724:	mov	r2, #1
   3c728:	bl	3a258 <fputs@plt+0x35944>
   3c72c:	cmp	r0, #0
   3c730:	blt	3c77c <fputs@plt+0x37e68>
   3c734:	ldr	fp, [sp, #32]
   3c738:	cmp	fp, #0
   3c73c:	bne	3c898 <fputs@plt+0x37f84>
   3c740:	mov	r0, #0
   3c744:	bl	4500 <malloc@plt>
   3c748:	cmp	r0, #0
   3c74c:	str	r0, [sp, #28]
   3c750:	beq	3c890 <fputs@plt+0x37f7c>
   3c754:	ldr	r3, [sp, #28]
   3c758:	mov	sl, #0
   3c75c:	ldr	r2, [sp, #40]	; 0x28
   3c760:	ldr	r1, [r3]
   3c764:	mov	r3, r2
   3c768:	rsb	r2, r2, r1
   3c76c:	str	r2, [sp, #36]	; 0x24
   3c770:	b	3c2e8 <fputs@plt+0x379d4>
   3c774:	mov	r2, sl
   3c778:	b	3c158 <fputs@plt+0x37844>
   3c77c:	mov	r2, r0
   3c780:	b	3c158 <fputs@plt+0x37844>
   3c784:	mov	sl, fp
   3c788:	b	3c15c <fputs@plt+0x37848>
   3c78c:	bl	453c <__stack_chk_fail@plt>
   3c790:	mvn	r2, #73	; 0x49
   3c794:	b	3c054 <fputs@plt+0x37740>
   3c798:	ldr	r0, [pc, #468]	; 3c974 <fputs@plt+0x38060>
   3c79c:	movw	r2, #4085	; 0xff5
   3c7a0:	ldr	r1, [pc, #464]	; 3c978 <fputs@plt+0x38064>
   3c7a4:	ldr	r3, [pc, #464]	; 3c97c <fputs@plt+0x38068>
   3c7a8:	add	r0, pc, r0
   3c7ac:	add	r1, pc, r1
   3c7b0:	add	r3, pc, r3
   3c7b4:	bl	5af4c <fputs@plt+0x56638>
   3c7b8:	mvn	r0, #0
   3c7bc:	b	3bfec <fputs@plt+0x376d8>
   3c7c0:	ldr	r0, [pc, #440]	; 3c980 <fputs@plt+0x3806c>
   3c7c4:	movw	r2, #4084	; 0xff4
   3c7c8:	ldr	r1, [pc, #436]	; 3c984 <fputs@plt+0x38070>
   3c7cc:	ldr	r3, [pc, #436]	; 3c988 <fputs@plt+0x38074>
   3c7d0:	add	r0, pc, r0
   3c7d4:	add	r1, pc, r1
   3c7d8:	add	r3, pc, r3
   3c7dc:	bl	5af4c <fputs@plt+0x56638>
   3c7e0:	mvn	r0, #21
   3c7e4:	b	3bfec <fputs@plt+0x376d8>
   3c7e8:	ldr	r0, [pc, #412]	; 3c98c <fputs@plt+0x38078>
   3c7ec:	movw	r2, #4086	; 0xff6
   3c7f0:	ldr	r1, [pc, #408]	; 3c990 <fputs@plt+0x3807c>
   3c7f4:	ldr	r3, [pc, #408]	; 3c994 <fputs@plt+0x38080>
   3c7f8:	add	r0, pc, r0
   3c7fc:	add	r1, pc, r1
   3c800:	add	r3, pc, r3
   3c804:	bl	5af4c <fputs@plt+0x56638>
   3c808:	mvn	r0, #21
   3c80c:	b	3bfec <fputs@plt+0x376d8>
   3c810:	ldr	r0, [pc, #384]	; 3c998 <fputs@plt+0x38084>
   3c814:	movw	r2, #4004	; 0xfa4
   3c818:	ldr	r1, [pc, #380]	; 3c99c <fputs@plt+0x38088>
   3c81c:	ldr	r3, [pc, #380]	; 3c9a0 <fputs@plt+0x3808c>
   3c820:	add	r0, pc, r0
   3c824:	add	r1, pc, r1
   3c828:	add	r3, pc, r3
   3c82c:	bl	5ac34 <fputs@plt+0x56320>
   3c830:	ldr	r0, [pc, #364]	; 3c9a4 <fputs@plt+0x38090>
   3c834:	movw	r2, #3635	; 0xe33
   3c838:	ldr	r1, [pc, #360]	; 3c9a8 <fputs@plt+0x38094>
   3c83c:	ldr	r3, [pc, #360]	; 3c9ac <fputs@plt+0x38098>
   3c840:	add	r0, pc, r0
   3c844:	add	r1, pc, r1
   3c848:	add	r3, pc, r3
   3c84c:	bl	5ac34 <fputs@plt+0x56320>
   3c850:	ldr	r0, [pc, #344]	; 3c9b0 <fputs@plt+0x3809c>
   3c854:	movw	r2, #4045	; 0xfcd
   3c858:	ldr	r1, [pc, #340]	; 3c9b4 <fputs@plt+0x380a0>
   3c85c:	ldr	r3, [pc, #340]	; 3c9b8 <fputs@plt+0x380a4>
   3c860:	add	r0, pc, r0
   3c864:	add	r1, pc, r1
   3c868:	add	r3, pc, r3
   3c86c:	bl	5ac34 <fputs@plt+0x56320>
   3c870:	ldr	r0, [pc, #324]	; 3c9bc <fputs@plt+0x380a8>
   3c874:	movw	r2, #3755	; 0xeab
   3c878:	ldr	r1, [pc, #320]	; 3c9c0 <fputs@plt+0x380ac>
   3c87c:	ldr	r3, [pc, #320]	; 3c9c4 <fputs@plt+0x380b0>
   3c880:	add	r0, pc, r0
   3c884:	add	r1, pc, r1
   3c888:	add	r3, pc, r3
   3c88c:	bl	5ac34 <fputs@plt+0x56320>
   3c890:	mvn	r2, #11
   3c894:	b	3c158 <fputs@plt+0x37844>
   3c898:	mvn	r0, #0
   3c89c:	mov	r1, fp
   3c8a0:	bl	618f8 <fputs@plt+0x5cfe4>
   3c8a4:	cmp	r0, #3
   3c8a8:	bls	3c95c <fputs@plt+0x38048>
   3c8ac:	lsl	r0, fp, #2
   3c8b0:	bl	4500 <malloc@plt>
   3c8b4:	cmp	r0, #0
   3c8b8:	str	r0, [sp, #28]
   3c8bc:	beq	3c890 <fputs@plt+0x37f7c>
   3c8c0:	mov	fp, #0
   3c8c4:	str	r5, [sp, #20]
   3c8c8:	mov	r2, r7
   3c8cc:	mov	r5, fp
   3c8d0:	mov	r7, r6
   3c8d4:	mov	r6, r4
   3c8d8:	mov	r4, fp
   3c8dc:	b	3c910 <fputs@plt+0x37ffc>
   3c8e0:	cmp	r0, r5
   3c8e4:	bcc	3c938 <fputs@plt+0x38024>
   3c8e8:	ldr	r1, [sp, #28]
   3c8ec:	add	fp, fp, sl
   3c8f0:	ldr	ip, [sp, #40]	; 0x28
   3c8f4:	add	ip, r0, ip
   3c8f8:	str	ip, [r1, r4, lsl #2]
   3c8fc:	ldr	r1, [sp, #32]
   3c900:	add	r4, r4, #1
   3c904:	cmp	r4, r1
   3c908:	bcs	3c948 <fputs@plt+0x38034>
   3c90c:	mov	r5, r0
   3c910:	ldr	r0, [sp, #44]	; 0x2c
   3c914:	mov	r1, sl
   3c918:	str	r2, [sp, #12]
   3c91c:	add	r0, r0, fp
   3c920:	bl	45c30 <fputs@plt+0x4131c>
   3c924:	ldr	r1, [r9, #48]	; 0x30
   3c928:	ldr	r2, [sp, #12]
   3c92c:	rsb	r1, sl, r1
   3c930:	cmp	r0, r1
   3c934:	bls	3c8e0 <fputs@plt+0x37fcc>
   3c938:	mov	r4, r6
   3c93c:	mov	r6, r7
   3c940:	mov	r7, r2
   3c944:	b	3c154 <fputs@plt+0x37840>
   3c948:	mov	r4, r6
   3c94c:	ldr	r5, [sp, #20]
   3c950:	mov	r6, r7
   3c954:	mov	r7, r2
   3c958:	b	3c754 <fputs@plt+0x37e40>
   3c95c:	mov	r3, #0
   3c960:	mvn	r2, #11
   3c964:	str	r3, [sp, #28]
   3c968:	b	3c158 <fputs@plt+0x37844>
   3c96c:	andeq	pc, r4, r4, ror #24
   3c970:	andeq	r0, r0, r0, lsr r4
   3c974:	andeq	pc, r2, ip, asr r3	; <UNPREDICTABLE>
   3c978:	andeq	r0, r3, r4, lsr r2
   3c97c:	andeq	r0, r3, r8, ror fp
   3c980:	andeq	r6, r2, r4, lsr #14
   3c984:	andeq	r0, r3, ip, lsl #4
   3c988:	andeq	r0, r3, r0, asr fp
   3c98c:	muleq	r3, r0, r7
   3c990:	andeq	r0, r3, r4, ror #3
   3c994:	andeq	r0, r3, r8, lsr #22
   3c998:	andeq	r0, r3, r8, lsl #17
   3c99c:			; <UNDEFINED> instruction: 0x000301bc
   3c9a0:	andeq	pc, r2, r4, lsl pc	; <UNPREDICTABLE>
   3c9a4:	andeq	r0, r3, r8, ror #16
   3c9a8:	muleq	r3, ip, r1
   3c9ac:	muleq	r3, ip, r9
   3c9b0:	andeq	r0, r3, r8, asr #16
   3c9b4:	andeq	r0, r3, ip, ror r1
   3c9b8:	andeq	r0, r3, ip, lsr fp
   3c9bc:	andeq	r0, r3, r8, lsr #16
   3c9c0:	andeq	r0, r3, ip, asr r1
   3c9c4:	andeq	pc, r2, r0, lsr #27
   3c9c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c9cc:	add	fp, sp, #32
   3c9d0:	ldr	r3, [pc, #1368]	; 3cf30 <fputs@plt+0x3861c>
   3c9d4:	sub	sp, sp, #1600	; 0x640
   3c9d8:	sub	sp, sp, #4
   3c9dc:	subs	r5, r0, #0
   3c9e0:	ldr	r0, [pc, #1356]	; 3cf34 <fputs@plt+0x38620>
   3c9e4:	add	r3, pc, r3
   3c9e8:	str	r1, [fp, #-1600]	; 0xfffff9c0
   3c9ec:	mov	r4, #0
   3c9f0:	mov	r9, r2
   3c9f4:	ldr	r0, [r3, r0]
   3c9f8:	str	r4, [fp, #-1584]	; 0xfffff9d0
   3c9fc:	ldr	r3, [r0]
   3ca00:	str	r0, [fp, #-1604]	; 0xfffff9bc
   3ca04:	str	r3, [fp, #-40]	; 0xffffffd8
   3ca08:	beq	3cf10 <fputs@plt+0x385fc>
   3ca0c:	subs	r0, r1, #0
   3ca10:	beq	3cc00 <fputs@plt+0x382ec>
   3ca14:	ldrb	r3, [r0]
   3ca18:	cmp	r3, #0
   3ca1c:	beq	3cc00 <fputs@plt+0x382ec>
   3ca20:	mvn	r7, #0
   3ca24:	str	r7, [fp, #-1592]	; 0xfffff9c8
   3ca28:	bl	42a8 <strlen@plt>
   3ca2c:	sub	r6, fp, #1584	; 0x630
   3ca30:	sub	r2, fp, #1568	; 0x620
   3ca34:	sub	r6, r6, #4
   3ca38:	sub	r2, r2, #4
   3ca3c:	mov	r3, r7
   3ca40:	str	r2, [fp, #-1616]	; 0xfffff9b0
   3ca44:	sub	r8, r2, #4
   3ca48:	sub	sl, r2, #12
   3ca4c:	sub	r1, r6, #12
   3ca50:	sub	r2, r6, #4
   3ca54:	str	r1, [fp, #-1608]	; 0xfffff9b8
   3ca58:	str	r2, [fp, #-1612]	; 0xfffff9b4
   3ca5c:	str	r0, [fp, #-1588]	; 0xfffff9cc
   3ca60:	cmp	r3, #0
   3ca64:	add	r4, r4, #1
   3ca68:	beq	3cc20 <fputs@plt+0x3830c>
   3ca6c:	ldr	r2, [fp, #-1588]	; 0xfffff9cc
   3ca70:	cmp	r2, #0
   3ca74:	cmneq	r3, #1
   3ca78:	beq	3cc20 <fputs@plt+0x3830c>
   3ca7c:	ldr	r7, [fp, #-1600]	; 0xfffff9c0
   3ca80:	cmn	r3, #1
   3ca84:	subne	r3, r3, #1
   3ca88:	subeq	r2, r2, #1
   3ca8c:	strne	r3, [fp, #-1592]	; 0xfffff9c8
   3ca90:	addeq	r3, r7, #1
   3ca94:	streq	r2, [fp, #-1588]	; 0xfffff9cc
   3ca98:	streq	r3, [fp, #-1600]	; 0xfffff9c0
   3ca9c:	ldrb	r1, [r7]
   3caa0:	sub	r3, r1, #40	; 0x28
   3caa4:	cmp	r3, #83	; 0x53
   3caa8:	addls	pc, pc, r3, lsl #2
   3caac:	b	3ce90 <fputs@plt+0x3857c>
   3cab0:	b	3cdb8 <fputs@plt+0x384a4>
   3cab4:	b	3ce90 <fputs@plt+0x3857c>
   3cab8:	b	3ce90 <fputs@plt+0x3857c>
   3cabc:	b	3ce90 <fputs@plt+0x3857c>
   3cac0:	b	3ce90 <fputs@plt+0x3857c>
   3cac4:	b	3ce90 <fputs@plt+0x3857c>
   3cac8:	b	3ce90 <fputs@plt+0x3857c>
   3cacc:	b	3ce90 <fputs@plt+0x3857c>
   3cad0:	b	3ce90 <fputs@plt+0x3857c>
   3cad4:	b	3ce90 <fputs@plt+0x3857c>
   3cad8:	b	3ce90 <fputs@plt+0x3857c>
   3cadc:	b	3ce90 <fputs@plt+0x3857c>
   3cae0:	b	3ce90 <fputs@plt+0x3857c>
   3cae4:	b	3ce90 <fputs@plt+0x3857c>
   3cae8:	b	3ce90 <fputs@plt+0x3857c>
   3caec:	b	3ce90 <fputs@plt+0x3857c>
   3caf0:	b	3ce90 <fputs@plt+0x3857c>
   3caf4:	b	3ce90 <fputs@plt+0x3857c>
   3caf8:	b	3ce90 <fputs@plt+0x3857c>
   3cafc:	b	3ce90 <fputs@plt+0x3857c>
   3cb00:	b	3ce90 <fputs@plt+0x3857c>
   3cb04:	b	3ce90 <fputs@plt+0x3857c>
   3cb08:	b	3ce90 <fputs@plt+0x3857c>
   3cb0c:	b	3ce90 <fputs@plt+0x3857c>
   3cb10:	b	3ce90 <fputs@plt+0x3857c>
   3cb14:	b	3ce90 <fputs@plt+0x3857c>
   3cb18:	b	3ce90 <fputs@plt+0x3857c>
   3cb1c:	b	3ce90 <fputs@plt+0x3857c>
   3cb20:	b	3ce90 <fputs@plt+0x3857c>
   3cb24:	b	3ce90 <fputs@plt+0x3857c>
   3cb28:	b	3ce90 <fputs@plt+0x3857c>
   3cb2c:	b	3ce90 <fputs@plt+0x3857c>
   3cb30:	b	3ce90 <fputs@plt+0x3857c>
   3cb34:	b	3ce90 <fputs@plt+0x3857c>
   3cb38:	b	3ce90 <fputs@plt+0x3857c>
   3cb3c:	b	3ce90 <fputs@plt+0x3857c>
   3cb40:	b	3ce90 <fputs@plt+0x3857c>
   3cb44:	b	3ce90 <fputs@plt+0x3857c>
   3cb48:	b	3ce90 <fputs@plt+0x3857c>
   3cb4c:	b	3ce90 <fputs@plt+0x3857c>
   3cb50:	b	3ce90 <fputs@plt+0x3857c>
   3cb54:	b	3ce90 <fputs@plt+0x3857c>
   3cb58:	b	3ce90 <fputs@plt+0x3857c>
   3cb5c:	b	3ce90 <fputs@plt+0x3857c>
   3cb60:	b	3ce90 <fputs@plt+0x3857c>
   3cb64:	b	3ce90 <fputs@plt+0x3857c>
   3cb68:	b	3ce90 <fputs@plt+0x3857c>
   3cb6c:	b	3ce90 <fputs@plt+0x3857c>
   3cb70:	b	3ce90 <fputs@plt+0x3857c>
   3cb74:	b	3ce90 <fputs@plt+0x3857c>
   3cb78:	b	3ce90 <fputs@plt+0x3857c>
   3cb7c:	b	3ce90 <fputs@plt+0x3857c>
   3cb80:	b	3ce90 <fputs@plt+0x3857c>
   3cb84:	b	3ce90 <fputs@plt+0x3857c>
   3cb88:	b	3ce90 <fputs@plt+0x3857c>
   3cb8c:	b	3ce90 <fputs@plt+0x3857c>
   3cb90:	b	3ce90 <fputs@plt+0x3857c>
   3cb94:	b	3ccf8 <fputs@plt+0x383e4>
   3cb98:	b	3cccc <fputs@plt+0x383b8>
   3cb9c:	b	3ce90 <fputs@plt+0x3857c>
   3cba0:	b	3cccc <fputs@plt+0x383b8>
   3cba4:	b	3ce90 <fputs@plt+0x3857c>
   3cba8:	b	3ce90 <fputs@plt+0x3857c>
   3cbac:	b	3cccc <fputs@plt+0x383b8>
   3cbb0:	b	3cccc <fputs@plt+0x383b8>
   3cbb4:	b	3cccc <fputs@plt+0x383b8>
   3cbb8:	b	3ce90 <fputs@plt+0x3857c>
   3cbbc:	b	3ce90 <fputs@plt+0x3857c>
   3cbc0:	b	3ce90 <fputs@plt+0x3857c>
   3cbc4:	b	3ce90 <fputs@plt+0x3857c>
   3cbc8:	b	3cccc <fputs@plt+0x383b8>
   3cbcc:	b	3cccc <fputs@plt+0x383b8>
   3cbd0:	b	3ce90 <fputs@plt+0x3857c>
   3cbd4:	b	3cccc <fputs@plt+0x383b8>
   3cbd8:	b	3ce90 <fputs@plt+0x3857c>
   3cbdc:	b	3cccc <fputs@plt+0x383b8>
   3cbe0:	b	3cccc <fputs@plt+0x383b8>
   3cbe4:	b	3cccc <fputs@plt+0x383b8>
   3cbe8:	b	3cc60 <fputs@plt+0x3834c>
   3cbec:	b	3ce90 <fputs@plt+0x3857c>
   3cbf0:	b	3cccc <fputs@plt+0x383b8>
   3cbf4:	b	3cccc <fputs@plt+0x383b8>
   3cbf8:	b	3ce90 <fputs@plt+0x3857c>
   3cbfc:	b	3cdb8 <fputs@plt+0x384a4>
   3cc00:	mov	r0, #0
   3cc04:	ldr	r1, [fp, #-1604]	; 0xfffff9bc
   3cc08:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3cc0c:	ldr	r3, [r1]
   3cc10:	cmp	r2, r3
   3cc14:	bne	3cf0c <fputs@plt+0x385f8>
   3cc18:	sub	sp, fp, #32
   3cc1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cc20:	ldr	r3, [fp, #-1612]	; 0xfffff9b4
   3cc24:	mov	r0, r8
   3cc28:	mov	r1, sl
   3cc2c:	str	r3, [sp]
   3cc30:	mov	r3, r6
   3cc34:	ldr	r2, [fp, #-1608]	; 0xfffff9b8
   3cc38:	bl	36368 <fputs@plt+0x31a54>
   3cc3c:	cmp	r0, #0
   3cc40:	blt	3cc04 <fputs@plt+0x382f0>
   3cc44:	beq	3cee4 <fputs@plt+0x385d0>
   3cc48:	mov	r0, r5
   3cc4c:	bl	3b94c <fputs@plt+0x37038>
   3cc50:	cmp	r0, #0
   3cc54:	blt	3cc04 <fputs@plt+0x382f0>
   3cc58:	ldr	r3, [fp, #-1592]	; 0xfffff9c8
   3cc5c:	b	3ca60 <fputs@plt+0x3814c>
   3cc60:	ldr	r7, [r9]
   3cc64:	add	r9, r9, #4
   3cc68:	cmp	r7, #0
   3cc6c:	beq	3ce90 <fputs@plt+0x3857c>
   3cc70:	mov	r0, r5
   3cc74:	mov	r1, #118	; 0x76
   3cc78:	mov	r2, r7
   3cc7c:	bl	3bf24 <fputs@plt+0x37610>
   3cc80:	cmp	r0, #0
   3cc84:	blt	3cc04 <fputs@plt+0x382f0>
   3cc88:	beq	3cce8 <fputs@plt+0x383d4>
   3cc8c:	ldr	ip, [fp, #-1592]	; 0xfffff9c8
   3cc90:	mov	r0, r8
   3cc94:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   3cc98:	mov	r1, sl
   3cc9c:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   3cca0:	str	ip, [sp]
   3cca4:	bl	36498 <fputs@plt+0x31b84>
   3cca8:	cmp	r0, #0
   3ccac:	blt	3cc04 <fputs@plt+0x382f0>
   3ccb0:	mov	r0, r7
   3ccb4:	str	r7, [fp, #-1600]	; 0xfffff9c0
   3ccb8:	bl	42a8 <strlen@plt>
   3ccbc:	mvn	r3, #0
   3ccc0:	str	r3, [fp, #-1592]	; 0xfffff9c8
   3ccc4:	str	r0, [fp, #-1588]	; 0xfffff9cc
   3ccc8:	b	3ca60 <fputs@plt+0x3814c>
   3cccc:	ldr	r2, [r9]
   3ccd0:	mov	r0, r5
   3ccd4:	bl	3b10c <fputs@plt+0x367f8>
   3ccd8:	add	r9, r9, #4
   3ccdc:	cmp	r0, #0
   3cce0:	blt	3cc04 <fputs@plt+0x382f0>
   3cce4:	bne	3cc58 <fputs@plt+0x38344>
   3cce8:	cmp	r4, #1
   3ccec:	bls	3cc00 <fputs@plt+0x382ec>
   3ccf0:	mvn	r0, #5
   3ccf4:	b	3cc04 <fputs@plt+0x382f0>
   3ccf8:	add	r7, r7, #1
   3ccfc:	sub	r2, fp, #1568	; 0x620
   3cd00:	sub	r2, r2, #4
   3cd04:	sub	r1, r2, #8
   3cd08:	mov	r0, r7
   3cd0c:	bl	40dd8 <fputs@plt+0x3c4c4>
   3cd10:	cmp	r0, #0
   3cd14:	blt	3cc04 <fputs@plt+0x382f0>
   3cd18:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   3cd1c:	mov	r1, r7
   3cd20:	str	sp, [fp, #-1620]	; 0xfffff9ac
   3cd24:	add	r0, r3, #8
   3cd28:	bic	r0, r0, #7
   3cd2c:	mov	r2, r3
   3cd30:	sub	sp, sp, r0
   3cd34:	str	r3, [fp, #-1628]	; 0xfffff9a4
   3cd38:	add	ip, sp, #8
   3cd3c:	mov	r0, ip
   3cd40:	bl	42f0 <memcpy@plt>
   3cd44:	ldr	r3, [fp, #-1628]	; 0xfffff9a4
   3cd48:	mov	r1, #0
   3cd4c:	mov	r2, r0
   3cd50:	strb	r1, [r0, r3]
   3cd54:	mov	r0, r5
   3cd58:	mov	r1, #97	; 0x61
   3cd5c:	bl	3bf24 <fputs@plt+0x37610>
   3cd60:	cmp	r0, #0
   3cd64:	blt	3cef4 <fputs@plt+0x385e0>
   3cd68:	beq	3ceec <fputs@plt+0x385d8>
   3cd6c:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   3cd70:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   3cd74:	cmn	r1, #1
   3cd78:	beq	3cec4 <fputs@plt+0x385b0>
   3cd7c:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   3cd80:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   3cd84:	str	r1, [sp]
   3cd88:	mov	r0, r8
   3cd8c:	mov	r1, sl
   3cd90:	bl	36498 <fputs@plt+0x31b84>
   3cd94:	cmp	r0, #0
   3cd98:	blt	3cc04 <fputs@plt+0x382f0>
   3cd9c:	ldr	r3, [r9]
   3cda0:	add	r9, r9, #4
   3cda4:	ldr	r2, [fp, #-1580]	; 0xfffff9d4
   3cda8:	str	r7, [fp, #-1600]	; 0xfffff9c0
   3cdac:	str	r3, [fp, #-1592]	; 0xfffff9c8
   3cdb0:	str	r2, [fp, #-1588]	; 0xfffff9cc
   3cdb4:	b	3ca60 <fputs@plt+0x3814c>
   3cdb8:	sub	r3, fp, #1568	; 0x620
   3cdbc:	mov	r0, r7
   3cdc0:	sub	r3, r3, #4
   3cdc4:	sub	r1, r3, #8
   3cdc8:	bl	40dd8 <fputs@plt+0x3c4c4>
   3cdcc:	cmp	r0, #0
   3cdd0:	blt	3cc04 <fputs@plt+0x382f0>
   3cdd4:	ldr	ip, [fp, #-1580]	; 0xfffff9d4
   3cdd8:	add	r1, r7, #1
   3cddc:	str	sp, [fp, #-1624]	; 0xfffff9a8
   3cde0:	add	r3, ip, #6
   3cde4:	sub	ip, ip, #2
   3cde8:	bic	r3, r3, #7
   3cdec:	str	r1, [fp, #-1620]	; 0xfffff9ac
   3cdf0:	sub	sp, sp, r3
   3cdf4:	mov	r2, ip
   3cdf8:	add	r3, sp, #8
   3cdfc:	str	ip, [fp, #-1628]	; 0xfffff9a4
   3ce00:	mov	r0, r3
   3ce04:	bl	42f0 <memcpy@plt>
   3ce08:	ldr	ip, [fp, #-1628]	; 0xfffff9a4
   3ce0c:	mov	r2, #0
   3ce10:	strb	r2, [r0, ip]
   3ce14:	mov	r2, r0
   3ce18:	ldrb	r1, [r7]
   3ce1c:	mov	r0, r5
   3ce20:	cmp	r1, #40	; 0x28
   3ce24:	movne	r1, #101	; 0x65
   3ce28:	moveq	r1, #114	; 0x72
   3ce2c:	bl	3bf24 <fputs@plt+0x37610>
   3ce30:	cmp	r0, #0
   3ce34:	blt	3cf04 <fputs@plt+0x385f0>
   3ce38:	beq	3cefc <fputs@plt+0x385e8>
   3ce3c:	ldr	r1, [fp, #-1592]	; 0xfffff9c8
   3ce40:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   3ce44:	cmn	r1, #1
   3ce48:	beq	3ce98 <fputs@plt+0x38584>
   3ce4c:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   3ce50:	ldr	r3, [fp, #-1588]	; 0xfffff9cc
   3ce54:	str	r1, [sp]
   3ce58:	mov	r0, r8
   3ce5c:	mov	r1, sl
   3ce60:	bl	36498 <fputs@plt+0x31b84>
   3ce64:	cmp	r0, #0
   3ce68:	blt	3cc04 <fputs@plt+0x382f0>
   3ce6c:	ldr	r3, [fp, #-1620]	; 0xfffff9ac
   3ce70:	mvn	r2, #0
   3ce74:	ldr	r1, [fp, #-1580]	; 0xfffff9d4
   3ce78:	str	r2, [fp, #-1592]	; 0xfffff9c8
   3ce7c:	str	r3, [fp, #-1600]	; 0xfffff9c0
   3ce80:	sub	r1, r1, #2
   3ce84:	mov	r3, r2
   3ce88:	str	r1, [fp, #-1588]	; 0xfffff9cc
   3ce8c:	b	3ca60 <fputs@plt+0x3814c>
   3ce90:	mvn	r0, #21
   3ce94:	b	3cc04 <fputs@plt+0x382f0>
   3ce98:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   3ce9c:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   3cea0:	add	r0, r0, #1
   3cea4:	ldr	ip, [fp, #-1600]	; 0xfffff9c0
   3cea8:	rsb	r0, r3, r0
   3ceac:	sub	r2, r3, #1
   3ceb0:	add	r2, ip, r2
   3ceb4:	str	r0, [fp, #-1588]	; 0xfffff9cc
   3ceb8:	str	r2, [fp, #-1600]	; 0xfffff9c0
   3cebc:	mov	r3, r0
   3cec0:	b	3ce54 <fputs@plt+0x38540>
   3cec4:	ldr	r3, [fp, #-1580]	; 0xfffff9d4
   3cec8:	ldr	r2, [fp, #-1600]	; 0xfffff9c0
   3cecc:	ldr	r0, [fp, #-1588]	; 0xfffff9cc
   3ced0:	add	r2, r2, r3
   3ced4:	str	r2, [fp, #-1600]	; 0xfffff9c0
   3ced8:	rsb	r3, r3, r0
   3cedc:	str	r3, [fp, #-1588]	; 0xfffff9cc
   3cee0:	b	3cd84 <fputs@plt+0x38470>
   3cee4:	mov	r0, #1
   3cee8:	b	3cc04 <fputs@plt+0x382f0>
   3ceec:	cmp	r4, #1
   3cef0:	mvnhi	r0, #5
   3cef4:	ldr	sp, [fp, #-1620]	; 0xfffff9ac
   3cef8:	b	3cc04 <fputs@plt+0x382f0>
   3cefc:	cmp	r4, #1
   3cf00:	mvnhi	r0, #5
   3cf04:	ldr	sp, [fp, #-1624]	; 0xfffff9a8
   3cf08:	b	3cc04 <fputs@plt+0x382f0>
   3cf0c:	bl	453c <__stack_chk_fail@plt>
   3cf10:	ldr	r0, [pc, #32]	; 3cf38 <fputs@plt+0x38624>
   3cf14:	movw	r2, #4429	; 0x114d
   3cf18:	ldr	r1, [pc, #28]	; 3cf3c <fputs@plt+0x38628>
   3cf1c:	ldr	r3, [pc, #28]	; 3cf40 <fputs@plt+0x3862c>
   3cf20:	add	r0, pc, r0
   3cf24:	add	r1, pc, r1
   3cf28:	add	r3, pc, r3
   3cf2c:	bl	5ac34 <fputs@plt+0x56320>
   3cf30:	andeq	pc, r4, ip, lsr #3
   3cf34:	andeq	r0, r0, r0, lsr r4
   3cf38:	ldrdeq	r5, [r2], -r4
   3cf3c:			; <UNDEFINED> instruction: 0x0002fabc
   3cf40:	andeq	pc, r2, r8, ror #14
   3cf44:	push	{r3, r4, r5, lr}
   3cf48:	subs	r4, r0, #0
   3cf4c:	mov	r5, r1
   3cf50:	beq	3cfe0 <fputs@plt+0x386cc>
   3cf54:	ldrb	r3, [r4, #240]	; 0xf0
   3cf58:	tst	r3, #1
   3cf5c:	beq	3d008 <fputs@plt+0x386f4>
   3cf60:	cmp	r1, #0
   3cf64:	bne	3cfc0 <fputs@plt+0x386ac>
   3cf68:	bl	34d18 <fputs@plt+0x30404>
   3cf6c:	ldr	r3, [r0, #20]
   3cf70:	str	r5, [r0, #44]	; 0x2c
   3cf74:	str	r5, [r0, #4]
   3cf78:	str	r3, [r4, #320]	; 0x140
   3cf7c:	ldr	r3, [r0, #36]	; 0x24
   3cf80:	mov	r2, #0
   3cf84:	str	r2, [r0, #44]	; 0x2c
   3cf88:	cmp	r3, r2
   3cf8c:	ldr	r2, [r0, #20]
   3cf90:	ldrne	r3, [r0, #32]
   3cf94:	ldreq	r1, [r0, #24]
   3cf98:	ldrne	r1, [r3]
   3cf9c:	ldr	r3, [r0, #12]
   3cfa0:	rsb	r2, r2, r1
   3cfa4:	str	r2, [r0, #48]	; 0x30
   3cfa8:	cmp	r3, #0
   3cfac:	beq	3cfd8 <fputs@plt+0x386c4>
   3cfb0:	ldrb	r0, [r3]
   3cfb4:	adds	r0, r0, #0
   3cfb8:	movne	r0, #1
   3cfbc:	pop	{r3, r4, r5, pc}
   3cfc0:	bl	352d0 <fputs@plt+0x309bc>
   3cfc4:	mov	r3, #0
   3cfc8:	mov	r0, r4
   3cfcc:	str	r3, [r4, #320]	; 0x140
   3cfd0:	bl	34d18 <fputs@plt+0x30404>
   3cfd4:	b	3cf7c <fputs@plt+0x38668>
   3cfd8:	mov	r0, r3
   3cfdc:	pop	{r3, r4, r5, pc}
   3cfe0:	ldr	r0, [pc, #72]	; 3d030 <fputs@plt+0x3871c>
   3cfe4:	movw	r2, #4396	; 0x112c
   3cfe8:	ldr	r1, [pc, #68]	; 3d034 <fputs@plt+0x38720>
   3cfec:	ldr	r3, [pc, #68]	; 3d038 <fputs@plt+0x38724>
   3cff0:	add	r0, pc, r0
   3cff4:	add	r1, pc, r1
   3cff8:	add	r3, pc, r3
   3cffc:	bl	5af4c <fputs@plt+0x56638>
   3d000:	mvn	r0, #21
   3d004:	pop	{r3, r4, r5, pc}
   3d008:	ldr	r0, [pc, #44]	; 3d03c <fputs@plt+0x38728>
   3d00c:	movw	r2, #4397	; 0x112d
   3d010:	ldr	r1, [pc, #40]	; 3d040 <fputs@plt+0x3872c>
   3d014:	ldr	r3, [pc, #40]	; 3d044 <fputs@plt+0x38730>
   3d018:	add	r0, pc, r0
   3d01c:	add	r1, pc, r1
   3d020:	add	r3, pc, r3
   3d024:	bl	5af4c <fputs@plt+0x56638>
   3d028:	mvn	r0, #0
   3d02c:	pop	{r3, r4, r5, pc}
   3d030:	andeq	r5, r2, r4, lsl #30
   3d034:	andeq	pc, r2, ip, ror #19
   3d038:	andeq	r0, r3, r4, lsl #4
   3d03c:	andeq	lr, r2, ip, ror #21
   3d040:	andeq	pc, r2, r4, asr #19
   3d044:	ldrdeq	r0, [r3], -ip
   3d048:	push	{r1, r2, r3}
   3d04c:	subs	ip, r0, #0
   3d050:	ldr	r3, [pc, #220]	; 3d134 <fputs@plt+0x38820>
   3d054:	ldr	r2, [pc, #220]	; 3d138 <fputs@plt+0x38824>
   3d058:	add	r3, pc, r3
   3d05c:	push	{r4, lr}
   3d060:	sub	sp, sp, #12
   3d064:	ldr	r4, [r3, r2]
   3d068:	ldr	r1, [sp, #20]
   3d06c:	ldr	r3, [r4]
   3d070:	str	r3, [sp, #4]
   3d074:	beq	3d10c <fputs@plt+0x387f8>
   3d078:	ldrb	r3, [ip, #240]	; 0xf0
   3d07c:	tst	r3, #1
   3d080:	beq	3d0e4 <fputs@plt+0x387d0>
   3d084:	cmp	r1, #0
   3d088:	beq	3d0bc <fputs@plt+0x387a8>
   3d08c:	add	r2, sp, #24
   3d090:	str	r2, [sp]
   3d094:	bl	3c9c8 <fputs@plt+0x380b4>
   3d098:	ldr	r2, [sp, #4]
   3d09c:	ldr	r3, [r4]
   3d0a0:	cmp	r2, r3
   3d0a4:	bne	3d0b8 <fputs@plt+0x387a4>
   3d0a8:	add	sp, sp, #12
   3d0ac:	pop	{r4, lr}
   3d0b0:	add	sp, sp, #12
   3d0b4:	bx	lr
   3d0b8:	bl	453c <__stack_chk_fail@plt>
   3d0bc:	ldr	r0, [pc, #120]	; 3d13c <fputs@plt+0x38828>
   3d0c0:	movw	r2, #4622	; 0x120e
   3d0c4:	ldr	r1, [pc, #116]	; 3d140 <fputs@plt+0x3882c>
   3d0c8:	ldr	r3, [pc, #116]	; 3d144 <fputs@plt+0x38830>
   3d0cc:	add	r0, pc, r0
   3d0d0:	add	r1, pc, r1
   3d0d4:	add	r3, pc, r3
   3d0d8:	bl	5af4c <fputs@plt+0x56638>
   3d0dc:	mvn	r0, #21
   3d0e0:	b	3d098 <fputs@plt+0x38784>
   3d0e4:	ldr	r0, [pc, #92]	; 3d148 <fputs@plt+0x38834>
   3d0e8:	movw	r2, #4621	; 0x120d
   3d0ec:	ldr	r1, [pc, #88]	; 3d14c <fputs@plt+0x38838>
   3d0f0:	ldr	r3, [pc, #88]	; 3d150 <fputs@plt+0x3883c>
   3d0f4:	add	r0, pc, r0
   3d0f8:	add	r1, pc, r1
   3d0fc:	add	r3, pc, r3
   3d100:	bl	5af4c <fputs@plt+0x56638>
   3d104:	mvn	r0, #0
   3d108:	b	3d098 <fputs@plt+0x38784>
   3d10c:	ldr	r0, [pc, #64]	; 3d154 <fputs@plt+0x38840>
   3d110:	movw	r2, #4620	; 0x120c
   3d114:	ldr	r1, [pc, #60]	; 3d158 <fputs@plt+0x38844>
   3d118:	ldr	r3, [pc, #60]	; 3d15c <fputs@plt+0x38848>
   3d11c:	add	r0, pc, r0
   3d120:	add	r1, pc, r1
   3d124:	add	r3, pc, r3
   3d128:	bl	5af4c <fputs@plt+0x56638>
   3d12c:	mvn	r0, #21
   3d130:	b	3d098 <fputs@plt+0x38784>
   3d134:	andeq	lr, r4, r8, lsr fp
   3d138:	andeq	r0, r0, r0, lsr r4
   3d13c:	muleq	r2, ip, sl
   3d140:	andeq	pc, r2, r0, lsl r9	; <UNPREDICTABLE>
   3d144:	strdeq	pc, [r2], -r8
   3d148:	andeq	lr, r2, r0, lsl sl
   3d14c:	andeq	pc, r2, r8, ror #17
   3d150:	ldrdeq	pc, [r2], -r0
   3d154:	ldrdeq	r5, [r2], -r8
   3d158:	andeq	pc, r2, r0, asr #17
   3d15c:	andeq	pc, r2, r8, lsr #11
   3d160:	ldr	r3, [pc, #1416]	; 3d6f0 <fputs@plt+0x38ddc>
   3d164:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   3d168:	add	fp, sp, #28
   3d16c:	ldr	r2, [pc, #1408]	; 3d6f4 <fputs@plt+0x38de0>
   3d170:	sub	sp, sp, #16
   3d174:	add	r3, pc, r3
   3d178:	subs	r4, r0, #0
   3d17c:	mov	r5, r1
   3d180:	ldr	r6, [r3, r2]
   3d184:	ldr	r3, [r6]
   3d188:	str	r3, [fp, #-32]	; 0xffffffe0
   3d18c:	beq	3d688 <fputs@plt+0x38d74>
   3d190:	ldrb	r3, [r4, #240]	; 0xf0
   3d194:	tst	r3, #1
   3d198:	beq	3d660 <fputs@plt+0x38d4c>
   3d19c:	cmp	r1, #0
   3d1a0:	beq	3d554 <fputs@plt+0x38c40>
   3d1a4:	ldrb	r1, [r5]
   3d1a8:	cmp	r1, #123	; 0x7b
   3d1ac:	addls	pc, pc, r1, lsl #2
   3d1b0:	b	3d54c <fputs@plt+0x38c38>
   3d1b4:	b	3d3e4 <fputs@plt+0x38ad0>
   3d1b8:	b	3d54c <fputs@plt+0x38c38>
   3d1bc:	b	3d54c <fputs@plt+0x38c38>
   3d1c0:	b	3d54c <fputs@plt+0x38c38>
   3d1c4:	b	3d54c <fputs@plt+0x38c38>
   3d1c8:	b	3d54c <fputs@plt+0x38c38>
   3d1cc:	b	3d54c <fputs@plt+0x38c38>
   3d1d0:	b	3d54c <fputs@plt+0x38c38>
   3d1d4:	b	3d54c <fputs@plt+0x38c38>
   3d1d8:	b	3d54c <fputs@plt+0x38c38>
   3d1dc:	b	3d54c <fputs@plt+0x38c38>
   3d1e0:	b	3d54c <fputs@plt+0x38c38>
   3d1e4:	b	3d54c <fputs@plt+0x38c38>
   3d1e8:	b	3d54c <fputs@plt+0x38c38>
   3d1ec:	b	3d54c <fputs@plt+0x38c38>
   3d1f0:	b	3d54c <fputs@plt+0x38c38>
   3d1f4:	b	3d54c <fputs@plt+0x38c38>
   3d1f8:	b	3d54c <fputs@plt+0x38c38>
   3d1fc:	b	3d54c <fputs@plt+0x38c38>
   3d200:	b	3d54c <fputs@plt+0x38c38>
   3d204:	b	3d54c <fputs@plt+0x38c38>
   3d208:	b	3d54c <fputs@plt+0x38c38>
   3d20c:	b	3d54c <fputs@plt+0x38c38>
   3d210:	b	3d54c <fputs@plt+0x38c38>
   3d214:	b	3d54c <fputs@plt+0x38c38>
   3d218:	b	3d54c <fputs@plt+0x38c38>
   3d21c:	b	3d54c <fputs@plt+0x38c38>
   3d220:	b	3d54c <fputs@plt+0x38c38>
   3d224:	b	3d54c <fputs@plt+0x38c38>
   3d228:	b	3d54c <fputs@plt+0x38c38>
   3d22c:	b	3d54c <fputs@plt+0x38c38>
   3d230:	b	3d54c <fputs@plt+0x38c38>
   3d234:	b	3d54c <fputs@plt+0x38c38>
   3d238:	b	3d54c <fputs@plt+0x38c38>
   3d23c:	b	3d54c <fputs@plt+0x38c38>
   3d240:	b	3d54c <fputs@plt+0x38c38>
   3d244:	b	3d54c <fputs@plt+0x38c38>
   3d248:	b	3d54c <fputs@plt+0x38c38>
   3d24c:	b	3d54c <fputs@plt+0x38c38>
   3d250:	b	3d54c <fputs@plt+0x38c38>
   3d254:	b	3d3ec <fputs@plt+0x38ad8>
   3d258:	b	3d54c <fputs@plt+0x38c38>
   3d25c:	b	3d54c <fputs@plt+0x38c38>
   3d260:	b	3d54c <fputs@plt+0x38c38>
   3d264:	b	3d54c <fputs@plt+0x38c38>
   3d268:	b	3d54c <fputs@plt+0x38c38>
   3d26c:	b	3d54c <fputs@plt+0x38c38>
   3d270:	b	3d54c <fputs@plt+0x38c38>
   3d274:	b	3d54c <fputs@plt+0x38c38>
   3d278:	b	3d54c <fputs@plt+0x38c38>
   3d27c:	b	3d54c <fputs@plt+0x38c38>
   3d280:	b	3d54c <fputs@plt+0x38c38>
   3d284:	b	3d54c <fputs@plt+0x38c38>
   3d288:	b	3d54c <fputs@plt+0x38c38>
   3d28c:	b	3d54c <fputs@plt+0x38c38>
   3d290:	b	3d54c <fputs@plt+0x38c38>
   3d294:	b	3d54c <fputs@plt+0x38c38>
   3d298:	b	3d54c <fputs@plt+0x38c38>
   3d29c:	b	3d54c <fputs@plt+0x38c38>
   3d2a0:	b	3d54c <fputs@plt+0x38c38>
   3d2a4:	b	3d54c <fputs@plt+0x38c38>
   3d2a8:	b	3d54c <fputs@plt+0x38c38>
   3d2ac:	b	3d54c <fputs@plt+0x38c38>
   3d2b0:	b	3d54c <fputs@plt+0x38c38>
   3d2b4:	b	3d54c <fputs@plt+0x38c38>
   3d2b8:	b	3d54c <fputs@plt+0x38c38>
   3d2bc:	b	3d54c <fputs@plt+0x38c38>
   3d2c0:	b	3d54c <fputs@plt+0x38c38>
   3d2c4:	b	3d54c <fputs@plt+0x38c38>
   3d2c8:	b	3d54c <fputs@plt+0x38c38>
   3d2cc:	b	3d54c <fputs@plt+0x38c38>
   3d2d0:	b	3d54c <fputs@plt+0x38c38>
   3d2d4:	b	3d54c <fputs@plt+0x38c38>
   3d2d8:	b	3d54c <fputs@plt+0x38c38>
   3d2dc:	b	3d54c <fputs@plt+0x38c38>
   3d2e0:	b	3d54c <fputs@plt+0x38c38>
   3d2e4:	b	3d54c <fputs@plt+0x38c38>
   3d2e8:	b	3d54c <fputs@plt+0x38c38>
   3d2ec:	b	3d54c <fputs@plt+0x38c38>
   3d2f0:	b	3d54c <fputs@plt+0x38c38>
   3d2f4:	b	3d54c <fputs@plt+0x38c38>
   3d2f8:	b	3d54c <fputs@plt+0x38c38>
   3d2fc:	b	3d54c <fputs@plt+0x38c38>
   3d300:	b	3d54c <fputs@plt+0x38c38>
   3d304:	b	3d54c <fputs@plt+0x38c38>
   3d308:	b	3d54c <fputs@plt+0x38c38>
   3d30c:	b	3d54c <fputs@plt+0x38c38>
   3d310:	b	3d54c <fputs@plt+0x38c38>
   3d314:	b	3d54c <fputs@plt+0x38c38>
   3d318:	b	3d54c <fputs@plt+0x38c38>
   3d31c:	b	3d54c <fputs@plt+0x38c38>
   3d320:	b	3d54c <fputs@plt+0x38c38>
   3d324:	b	3d54c <fputs@plt+0x38c38>
   3d328:	b	3d54c <fputs@plt+0x38c38>
   3d32c:	b	3d54c <fputs@plt+0x38c38>
   3d330:	b	3d54c <fputs@plt+0x38c38>
   3d334:	b	3d54c <fputs@plt+0x38c38>
   3d338:	b	3d49c <fputs@plt+0x38b88>
   3d33c:	b	3d520 <fputs@plt+0x38c0c>
   3d340:	b	3d54c <fputs@plt+0x38c38>
   3d344:	b	3d520 <fputs@plt+0x38c0c>
   3d348:	b	3d54c <fputs@plt+0x38c38>
   3d34c:	b	3d54c <fputs@plt+0x38c38>
   3d350:	b	3d520 <fputs@plt+0x38c0c>
   3d354:	b	3d520 <fputs@plt+0x38c0c>
   3d358:	b	3d520 <fputs@plt+0x38c0c>
   3d35c:	b	3d54c <fputs@plt+0x38c38>
   3d360:	b	3d54c <fputs@plt+0x38c38>
   3d364:	b	3d54c <fputs@plt+0x38c38>
   3d368:	b	3d54c <fputs@plt+0x38c38>
   3d36c:	b	3d520 <fputs@plt+0x38c0c>
   3d370:	b	3d520 <fputs@plt+0x38c0c>
   3d374:	b	3d54c <fputs@plt+0x38c38>
   3d378:	b	3d520 <fputs@plt+0x38c0c>
   3d37c:	b	3d54c <fputs@plt+0x38c38>
   3d380:	b	3d520 <fputs@plt+0x38c0c>
   3d384:	b	3d520 <fputs@plt+0x38c0c>
   3d388:	b	3d520 <fputs@plt+0x38c0c>
   3d38c:	b	3d3a4 <fputs@plt+0x38a90>
   3d390:	b	3d54c <fputs@plt+0x38c38>
   3d394:	b	3d520 <fputs@plt+0x38c0c>
   3d398:	b	3d520 <fputs@plt+0x38c0c>
   3d39c:	b	3d54c <fputs@plt+0x38c38>
   3d3a0:	b	3d3ec <fputs@plt+0x38ad8>
   3d3a4:	mov	r0, r4
   3d3a8:	sub	r1, fp, #37	; 0x25
   3d3ac:	sub	r2, fp, #36	; 0x24
   3d3b0:	bl	3badc <fputs@plt+0x371c8>
   3d3b4:	cmp	r0, #0
   3d3b8:	ble	3d3cc <fputs@plt+0x38ab8>
   3d3bc:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   3d3c0:	cmp	r1, #118	; 0x76
   3d3c4:	beq	3d61c <fputs@plt+0x38d08>
   3d3c8:	mvn	r0, #5
   3d3cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   3d3d0:	ldr	r3, [r6]
   3d3d4:	cmp	r2, r3
   3d3d8:	bne	3d65c <fputs@plt+0x38d48>
   3d3dc:	sub	sp, fp, #28
   3d3e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   3d3e4:	mov	r0, #0
   3d3e8:	b	3d3cc <fputs@plt+0x38ab8>
   3d3ec:	mov	r0, r5
   3d3f0:	sub	r1, fp, #36	; 0x24
   3d3f4:	bl	40dd8 <fputs@plt+0x3c4c4>
   3d3f8:	cmp	r0, #0
   3d3fc:	blt	3d3cc <fputs@plt+0x38ab8>
   3d400:	ldr	r7, [fp, #-36]	; 0xffffffdc
   3d404:	mov	r8, sp
   3d408:	add	r1, r5, #1
   3d40c:	add	r3, r7, #6
   3d410:	sub	r7, r7, #2
   3d414:	bic	r3, r3, #7
   3d418:	sub	sp, sp, r3
   3d41c:	mov	r2, r7
   3d420:	mov	r0, sp
   3d424:	bl	42f0 <memcpy@plt>
   3d428:	mov	r3, #0
   3d42c:	strb	r3, [sp, r7]
   3d430:	mov	r2, sp
   3d434:	ldrb	r1, [r5]
   3d438:	mov	r0, r4
   3d43c:	cmp	r1, #40	; 0x28
   3d440:	movne	r1, #101	; 0x65
   3d444:	moveq	r1, #114	; 0x72
   3d448:	bl	3bf24 <fputs@plt+0x37610>
   3d44c:	cmp	r0, #0
   3d450:	ble	3d518 <fputs@plt+0x38c04>
   3d454:	mov	r0, r4
   3d458:	mov	r1, sp
   3d45c:	bl	3d160 <fputs@plt+0x3884c>
   3d460:	cmp	r0, #0
   3d464:	blt	3d518 <fputs@plt+0x38c04>
   3d468:	beq	3d6b0 <fputs@plt+0x38d9c>
   3d46c:	mov	r0, r4
   3d470:	bl	3b94c <fputs@plt+0x37038>
   3d474:	cmp	r0, #0
   3d478:	blt	3d518 <fputs@plt+0x38c04>
   3d47c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3d480:	mov	sp, r8
   3d484:	mov	r0, r4
   3d488:	add	r1, r5, r1
   3d48c:	bl	3d160 <fputs@plt+0x3884c>
   3d490:	cmp	r0, #0
   3d494:	movge	r0, #1
   3d498:	b	3d3cc <fputs@plt+0x38ab8>
   3d49c:	add	r7, r5, #1
   3d4a0:	sub	r1, fp, #36	; 0x24
   3d4a4:	mov	r0, r7
   3d4a8:	bl	40dd8 <fputs@plt+0x3c4c4>
   3d4ac:	cmp	r0, #0
   3d4b0:	blt	3d3cc <fputs@plt+0x38ab8>
   3d4b4:	ldr	r9, [fp, #-36]	; 0xffffffdc
   3d4b8:	mov	r8, sp
   3d4bc:	mov	r1, r7
   3d4c0:	add	r3, r9, #8
   3d4c4:	bic	r3, r3, #7
   3d4c8:	mov	r2, r9
   3d4cc:	sub	sp, sp, r3
   3d4d0:	mov	r0, sp
   3d4d4:	mov	r7, sp
   3d4d8:	bl	42f0 <memcpy@plt>
   3d4dc:	mov	r3, #0
   3d4e0:	mov	r2, sp
   3d4e4:	strb	r3, [sp, r9]
   3d4e8:	mov	r0, r4
   3d4ec:	mov	r1, #97	; 0x61
   3d4f0:	bl	3bf24 <fputs@plt+0x37610>
   3d4f4:	cmp	r0, #0
   3d4f8:	bgt	3d504 <fputs@plt+0x38bf0>
   3d4fc:	b	3d518 <fputs@plt+0x38c04>
   3d500:	beq	3d5e8 <fputs@plt+0x38cd4>
   3d504:	mov	r0, r4
   3d508:	mov	r1, r7
   3d50c:	bl	3d160 <fputs@plt+0x3884c>
   3d510:	cmp	r0, #0
   3d514:	bge	3d500 <fputs@plt+0x38bec>
   3d518:	mov	sp, r8
   3d51c:	b	3d3cc <fputs@plt+0x38ab8>
   3d520:	mov	r0, r4
   3d524:	mov	r2, #0
   3d528:	bl	3b10c <fputs@plt+0x367f8>
   3d52c:	cmp	r0, #0
   3d530:	ble	3d3cc <fputs@plt+0x38ab8>
   3d534:	mov	r0, r4
   3d538:	add	r1, r5, #1
   3d53c:	bl	3d160 <fputs@plt+0x3884c>
   3d540:	cmp	r0, #0
   3d544:	movge	r0, #1
   3d548:	b	3d3cc <fputs@plt+0x38ab8>
   3d54c:	mvn	r0, #21
   3d550:	b	3d3cc <fputs@plt+0x38ab8>
   3d554:	bl	34e78 <fputs@plt+0x30564>
   3d558:	subs	r7, r0, #0
   3d55c:	bne	3d3c8 <fputs@plt+0x38ab4>
   3d560:	mov	r0, r4
   3d564:	ldr	r1, [r4, #320]	; 0x140
   3d568:	bl	350d8 <fputs@plt+0x307c4>
   3d56c:	cmp	r0, #0
   3d570:	movne	r0, r7
   3d574:	bne	3d3cc <fputs@plt+0x38ab8>
   3d578:	mov	r0, r4
   3d57c:	bl	34d18 <fputs@plt+0x30404>
   3d580:	sub	r1, fp, #36	; 0x24
   3d584:	mov	r7, r0
   3d588:	ldr	r0, [r0, #12]
   3d58c:	ldr	r3, [r7, #4]
   3d590:	add	r0, r0, r3
   3d594:	bl	40dd8 <fputs@plt+0x3c4c4>
   3d598:	cmp	r0, #0
   3d59c:	blt	3d3cc <fputs@plt+0x38ab8>
   3d5a0:	ldr	r2, [r7, #12]
   3d5a4:	ldr	r3, [r7, #4]
   3d5a8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3d5ac:	add	r7, r2, r3
   3d5b0:	mov	r0, r7
   3d5b4:	bl	4584 <strnlen@plt>
   3d5b8:	mov	r1, r7
   3d5bc:	add	r3, r0, #15
   3d5c0:	mov	r2, r0
   3d5c4:	bic	r3, r3, #7
   3d5c8:	sub	sp, sp, r3
   3d5cc:	mov	ip, sp
   3d5d0:	lsr	r3, ip, #3
   3d5d4:	strb	r5, [r0, r3, lsl #3]
   3d5d8:	lsl	r0, r3, #3
   3d5dc:	bl	42f0 <memcpy@plt>
   3d5e0:	mov	r5, r0
   3d5e4:	b	3d1a4 <fputs@plt+0x38890>
   3d5e8:	mov	r0, r4
   3d5ec:	bl	3b94c <fputs@plt+0x37038>
   3d5f0:	cmp	r0, #0
   3d5f4:	blt	3d518 <fputs@plt+0x38c04>
   3d5f8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3d5fc:	mov	sp, r8
   3d600:	mov	r0, r4
   3d604:	add	r1, r1, #1
   3d608:	add	r1, r5, r1
   3d60c:	bl	3d160 <fputs@plt+0x3884c>
   3d610:	cmp	r0, #0
   3d614:	movge	r0, #1
   3d618:	b	3d3cc <fputs@plt+0x38ab8>
   3d61c:	mov	r0, r4
   3d620:	ldr	r2, [fp, #-36]	; 0xffffffdc
   3d624:	bl	3bf24 <fputs@plt+0x37610>
   3d628:	cmp	r0, #0
   3d62c:	ble	3d3cc <fputs@plt+0x38ab8>
   3d630:	mov	r0, r4
   3d634:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3d638:	bl	3d160 <fputs@plt+0x3884c>
   3d63c:	cmp	r0, #0
   3d640:	blt	3d3cc <fputs@plt+0x38ab8>
   3d644:	beq	3d6d0 <fputs@plt+0x38dbc>
   3d648:	mov	r0, r4
   3d64c:	bl	3b94c <fputs@plt+0x37038>
   3d650:	cmp	r0, #0
   3d654:	bge	3d534 <fputs@plt+0x38c20>
   3d658:	b	3d3cc <fputs@plt+0x38ab8>
   3d65c:	bl	453c <__stack_chk_fail@plt>
   3d660:	ldr	r0, [pc, #144]	; 3d6f8 <fputs@plt+0x38de4>
   3d664:	movw	r2, #4635	; 0x121b
   3d668:	ldr	r1, [pc, #140]	; 3d6fc <fputs@plt+0x38de8>
   3d66c:	ldr	r3, [pc, #140]	; 3d700 <fputs@plt+0x38dec>
   3d670:	add	r0, pc, r0
   3d674:	add	r1, pc, r1
   3d678:	add	r3, pc, r3
   3d67c:	bl	5af4c <fputs@plt+0x56638>
   3d680:	mvn	r0, #0
   3d684:	b	3d3cc <fputs@plt+0x38ab8>
   3d688:	ldr	r0, [pc, #116]	; 3d704 <fputs@plt+0x38df0>
   3d68c:	movw	r2, #4634	; 0x121a
   3d690:	ldr	r1, [pc, #112]	; 3d708 <fputs@plt+0x38df4>
   3d694:	ldr	r3, [pc, #112]	; 3d70c <fputs@plt+0x38df8>
   3d698:	add	r0, pc, r0
   3d69c:	add	r1, pc, r1
   3d6a0:	add	r3, pc, r3
   3d6a4:	bl	5af4c <fputs@plt+0x56638>
   3d6a8:	mvn	r0, #21
   3d6ac:	b	3d3cc <fputs@plt+0x38ab8>
   3d6b0:	ldr	r0, [pc, #88]	; 3d710 <fputs@plt+0x38dfc>
   3d6b4:	movw	r2, #4773	; 0x12a5
   3d6b8:	ldr	r1, [pc, #84]	; 3d714 <fputs@plt+0x38e00>
   3d6bc:	ldr	r3, [pc, #84]	; 3d718 <fputs@plt+0x38e04>
   3d6c0:	add	r0, pc, r0
   3d6c4:	add	r1, pc, r1
   3d6c8:	add	r3, pc, r3
   3d6cc:	bl	5ac34 <fputs@plt+0x56320>
   3d6d0:	ldr	r0, [pc, #68]	; 3d71c <fputs@plt+0x38e08>
   3d6d4:	movw	r2, #4740	; 0x1284
   3d6d8:	ldr	r1, [pc, #64]	; 3d720 <fputs@plt+0x38e0c>
   3d6dc:	ldr	r3, [pc, #64]	; 3d724 <fputs@plt+0x38e10>
   3d6e0:	add	r0, pc, r0
   3d6e4:	add	r1, pc, r1
   3d6e8:	add	r3, pc, r3
   3d6ec:	bl	5ac34 <fputs@plt+0x56320>
   3d6f0:	andeq	lr, r4, ip, lsl sl
   3d6f4:	andeq	r0, r0, r0, lsr r4
   3d6f8:	muleq	r2, r4, r4
   3d6fc:	andeq	pc, r2, ip, ror #6
   3d700:	muleq	r2, r4, r0
   3d704:	andeq	r5, r2, ip, asr r8
   3d708:	andeq	pc, r2, r4, asr #6
   3d70c:	andeq	pc, r2, ip, rrx
   3d710:	andeq	pc, r2, r0, ror #17
   3d714:	andeq	pc, r2, ip, lsl r3	; <UNPREDICTABLE>
   3d718:	andeq	pc, r2, r4, asr #32
   3d71c:	andeq	pc, r2, r0, asr #17
   3d720:	strdeq	pc, [r2], -ip
   3d724:	andeq	pc, r2, r4, lsr #32
   3d728:	ldr	ip, [pc, #780]	; 3da3c <fputs@plt+0x39128>
   3d72c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d730:	subs	r4, r0, #0
   3d734:	ldr	r0, [pc, #772]	; 3da40 <fputs@plt+0x3912c>
   3d738:	add	ip, pc, ip
   3d73c:	mov	r7, r3
   3d740:	sub	sp, sp, #28
   3d744:	mov	r5, r1
   3d748:	mov	r8, r2
   3d74c:	ldr	r6, [ip, r0]
   3d750:	mov	r1, ip
   3d754:	ldr	r3, [r6]
   3d758:	str	r3, [sp, #20]
   3d75c:	beq	3d964 <fputs@plt+0x39050>
   3d760:	ldrb	r3, [r4, #240]	; 0xf0
   3d764:	tst	r3, #1
   3d768:	beq	3d9b4 <fputs@plt+0x390a0>
   3d76c:	mov	r0, r5
   3d770:	bl	40fc0 <fputs@plt+0x3c6ac>
   3d774:	cmp	r0, #0
   3d778:	beq	3d98c <fputs@plt+0x39078>
   3d77c:	cmp	r8, #0
   3d780:	beq	3d914 <fputs@plt+0x39000>
   3d784:	cmp	r7, #0
   3d788:	beq	3d8ec <fputs@plt+0x38fd8>
   3d78c:	ldr	r3, [r4, #244]	; 0xf4
   3d790:	ldrb	r3, [r3]
   3d794:	cmp	r3, #108	; 0x6c
   3d798:	bne	3d93c <fputs@plt+0x39028>
   3d79c:	mov	r0, r4
   3d7a0:	mov	r1, #97	; 0x61
   3d7a4:	add	r2, sp, #12
   3d7a8:	strb	r5, [sp, #12]
   3d7ac:	mov	r9, #0
   3d7b0:	strb	r9, [sp, #13]
   3d7b4:	bl	3bf24 <fputs@plt+0x37610>
   3d7b8:	cmp	r0, #0
   3d7bc:	ble	3d82c <fputs@plt+0x38f18>
   3d7c0:	mov	r0, r4
   3d7c4:	bl	34d18 <fputs@plt+0x30404>
   3d7c8:	ldr	sl, [r4, #244]	; 0xf4
   3d7cc:	ldrb	r3, [sl, #3]
   3d7d0:	cmp	r3, #2
   3d7d4:	mov	fp, r0
   3d7d8:	beq	3d8bc <fputs@plt+0x38fa8>
   3d7dc:	mov	r0, r5
   3d7e0:	bl	41010 <fputs@plt+0x3c6fc>
   3d7e4:	subs	r2, r0, #0
   3d7e8:	blt	3d8e0 <fputs@plt+0x38fcc>
   3d7ec:	ldrb	r1, [sl]
   3d7f0:	ldr	r3, [fp, #28]
   3d7f4:	cmp	r1, #108	; 0x6c
   3d7f8:	ldr	r5, [r3]
   3d7fc:	revne	r5, r5
   3d800:	cmp	r5, #0
   3d804:	streq	r2, [sp, #8]
   3d808:	bne	3d844 <fputs@plt+0x38f30>
   3d80c:	mov	r0, r4
   3d810:	bl	3b94c <fputs@plt+0x37038>
   3d814:	subs	r9, r0, #0
   3d818:	blt	3d864 <fputs@plt+0x38f50>
   3d81c:	ldr	r3, [sp, #8]
   3d820:	mov	r0, #1
   3d824:	str	r3, [r8]
   3d828:	str	r5, [r7]
   3d82c:	ldr	r2, [sp, #20]
   3d830:	ldr	r3, [r6]
   3d834:	cmp	r2, r3
   3d838:	bne	3d8e8 <fputs@plt+0x38fd4>
   3d83c:	add	sp, sp, #28
   3d840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d844:	add	r3, sp, #8
   3d848:	mov	r0, r4
   3d84c:	str	r3, [sp]
   3d850:	add	r1, r4, #320	; 0x140
   3d854:	mov	r3, r5
   3d858:	bl	3a258 <fputs@plt+0x35944>
   3d85c:	subs	r9, r0, #0
   3d860:	bge	3d80c <fputs@plt+0x38ef8>
   3d864:	ldrb	r3, [r4, #240]	; 0xf0
   3d868:	tst	r3, #1
   3d86c:	beq	3d9dc <fputs@plt+0x390c8>
   3d870:	ldr	r3, [r4, #400]	; 0x190
   3d874:	cmp	r3, #0
   3d878:	beq	3d9fc <fputs@plt+0x390e8>
   3d87c:	mov	r0, r4
   3d880:	bl	34d18 <fputs@plt+0x30404>
   3d884:	ldr	r2, [r4, #320]	; 0x140
   3d888:	ldr	r3, [r0, #16]
   3d88c:	cmp	r2, r3
   3d890:	bcc	3da1c <fputs@plt+0x39108>
   3d894:	str	r3, [r4, #320]	; 0x140
   3d898:	mov	r0, r4
   3d89c:	bl	34dac <fputs@plt+0x30498>
   3d8a0:	mov	r0, r4
   3d8a4:	bl	34d18 <fputs@plt+0x30404>
   3d8a8:	ldr	r2, [r0, #8]
   3d8ac:	mov	r3, r0
   3d8b0:	mov	r0, r9
   3d8b4:	str	r2, [r3, #4]
   3d8b8:	b	3d82c <fputs@plt+0x38f18>
   3d8bc:	add	r0, sp, #16
   3d8c0:	strb	r5, [sp, #16]
   3d8c4:	strb	r9, [sp, #17]
   3d8c8:	bl	45388 <fputs@plt+0x40a74>
   3d8cc:	subs	r2, r0, #0
   3d8d0:	ldrge	r5, [fp, #24]
   3d8d4:	ldrge	r3, [fp, #20]
   3d8d8:	rsbge	r5, r3, r5
   3d8dc:	bge	3d800 <fputs@plt+0x38eec>
   3d8e0:	mov	r0, r2
   3d8e4:	b	3d82c <fputs@plt+0x38f18>
   3d8e8:	bl	453c <__stack_chk_fail@plt>
   3d8ec:	ldr	r0, [pc, #336]	; 3da44 <fputs@plt+0x39130>
   3d8f0:	movw	r2, #4808	; 0x12c8
   3d8f4:	ldr	r1, [pc, #332]	; 3da48 <fputs@plt+0x39134>
   3d8f8:	ldr	r3, [pc, #332]	; 3da4c <fputs@plt+0x39138>
   3d8fc:	add	r0, pc, r0
   3d900:	add	r1, pc, r1
   3d904:	add	r3, pc, r3
   3d908:	bl	5af4c <fputs@plt+0x56638>
   3d90c:	mvn	r0, #21
   3d910:	b	3d82c <fputs@plt+0x38f18>
   3d914:	ldr	r0, [pc, #308]	; 3da50 <fputs@plt+0x3913c>
   3d918:	movw	r2, #4807	; 0x12c7
   3d91c:	ldr	r1, [pc, #304]	; 3da54 <fputs@plt+0x39140>
   3d920:	ldr	r3, [pc, #304]	; 3da58 <fputs@plt+0x39144>
   3d924:	add	r0, pc, r0
   3d928:	add	r1, pc, r1
   3d92c:	add	r3, pc, r3
   3d930:	bl	5af4c <fputs@plt+0x56638>
   3d934:	mvn	r0, #21
   3d938:	b	3d82c <fputs@plt+0x38f18>
   3d93c:	ldr	r0, [pc, #280]	; 3da5c <fputs@plt+0x39148>
   3d940:	movw	r2, #4809	; 0x12c9
   3d944:	ldr	r1, [pc, #276]	; 3da60 <fputs@plt+0x3914c>
   3d948:	ldr	r3, [pc, #276]	; 3da64 <fputs@plt+0x39150>
   3d94c:	add	r0, pc, r0
   3d950:	add	r1, pc, r1
   3d954:	add	r3, pc, r3
   3d958:	bl	5af4c <fputs@plt+0x56638>
   3d95c:	mvn	r0, #94	; 0x5e
   3d960:	b	3d82c <fputs@plt+0x38f18>
   3d964:	ldr	r0, [pc, #252]	; 3da68 <fputs@plt+0x39154>
   3d968:	movw	r2, #4804	; 0x12c4
   3d96c:	ldr	r1, [pc, #248]	; 3da6c <fputs@plt+0x39158>
   3d970:	ldr	r3, [pc, #248]	; 3da70 <fputs@plt+0x3915c>
   3d974:	add	r0, pc, r0
   3d978:	add	r1, pc, r1
   3d97c:	add	r3, pc, r3
   3d980:	bl	5af4c <fputs@plt+0x56638>
   3d984:	mvn	r0, #21
   3d988:	b	3d82c <fputs@plt+0x38f18>
   3d98c:	ldr	r0, [pc, #224]	; 3da74 <fputs@plt+0x39160>
   3d990:	movw	r2, #4806	; 0x12c6
   3d994:	ldr	r1, [pc, #220]	; 3da78 <fputs@plt+0x39164>
   3d998:	ldr	r3, [pc, #220]	; 3da7c <fputs@plt+0x39168>
   3d99c:	add	r0, pc, r0
   3d9a0:	add	r1, pc, r1
   3d9a4:	add	r3, pc, r3
   3d9a8:	bl	5af4c <fputs@plt+0x56638>
   3d9ac:	mvn	r0, #21
   3d9b0:	b	3d82c <fputs@plt+0x38f18>
   3d9b4:	ldr	r0, [pc, #196]	; 3da80 <fputs@plt+0x3916c>
   3d9b8:	movw	r2, #4805	; 0x12c5
   3d9bc:	ldr	r1, [pc, #192]	; 3da84 <fputs@plt+0x39170>
   3d9c0:	ldr	r3, [pc, #192]	; 3da88 <fputs@plt+0x39174>
   3d9c4:	add	r0, pc, r0
   3d9c8:	add	r1, pc, r1
   3d9cc:	add	r3, pc, r3
   3d9d0:	bl	5af4c <fputs@plt+0x56638>
   3d9d4:	mvn	r0, #0
   3d9d8:	b	3d82c <fputs@plt+0x38f18>
   3d9dc:	ldr	r0, [pc, #168]	; 3da8c <fputs@plt+0x39178>
   3d9e0:	movw	r2, #4226	; 0x1082
   3d9e4:	ldr	r1, [pc, #164]	; 3da90 <fputs@plt+0x3917c>
   3d9e8:	ldr	r3, [pc, #164]	; 3da94 <fputs@plt+0x39180>
   3d9ec:	add	r0, pc, r0
   3d9f0:	add	r1, pc, r1
   3d9f4:	add	r3, pc, r3
   3d9f8:	bl	5ac34 <fputs@plt+0x56320>
   3d9fc:	ldr	r0, [pc, #148]	; 3da98 <fputs@plt+0x39184>
   3da00:	movw	r2, #4227	; 0x1083
   3da04:	ldr	r1, [pc, #144]	; 3da9c <fputs@plt+0x39188>
   3da08:	ldr	r3, [pc, #144]	; 3daa0 <fputs@plt+0x3918c>
   3da0c:	add	r0, pc, r0
   3da10:	add	r1, pc, r1
   3da14:	add	r3, pc, r3
   3da18:	bl	5ac34 <fputs@plt+0x56320>
   3da1c:	ldr	r0, [pc, #128]	; 3daa4 <fputs@plt+0x39190>
   3da20:	movw	r2, #4231	; 0x1087
   3da24:	ldr	r1, [pc, #124]	; 3daa8 <fputs@plt+0x39194>
   3da28:	ldr	r3, [pc, #124]	; 3daac <fputs@plt+0x39198>
   3da2c:	add	r0, pc, r0
   3da30:	add	r1, pc, r1
   3da34:	add	r3, pc, r3
   3da38:	bl	5ac34 <fputs@plt+0x56320>
   3da3c:	andeq	lr, r4, r8, asr r4
   3da40:	andeq	r0, r0, r0, lsr r4
   3da44:	andeq	fp, r2, r8, lsl #18
   3da48:	andeq	pc, r2, r0, ror #1
   3da4c:	andeq	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
   3da50:	andeq	pc, r2, r4, lsl #13
   3da54:	strheq	pc, [r2], -r8	; <UNPREDICTABLE>
   3da58:	andeq	pc, r2, r8, ror #15
   3da5c:	andeq	pc, r2, r0, ror #12
   3da60:	muleq	r2, r0, r0
   3da64:	andeq	pc, r2, r0, asr #15
   3da68:	andeq	r5, r2, r0, lsl #11
   3da6c:	andeq	pc, r2, r8, rrx
   3da70:	muleq	r2, r8, r7
   3da74:	andeq	pc, r2, ip, lsr #10
   3da78:	andeq	pc, r2, r0, asr #32
   3da7c:	andeq	pc, r2, r0, ror r7	; <UNPREDICTABLE>
   3da80:	andeq	lr, r2, r0, asr #2
   3da84:	andeq	pc, r2, r8, lsl r0	; <UNPREDICTABLE>
   3da88:	andeq	pc, r2, r8, asr #14
   3da8c:	andeq	lr, r2, r8, lsl r1
   3da90:	strdeq	lr, [r2], -r0
   3da94:	andeq	lr, r2, r0, lsl ip
   3da98:	andeq	pc, r2, r8, asr #8
   3da9c:	ldrdeq	lr, [r2], -r0
   3daa0:	strdeq	lr, [r2], -r0
   3daa4:	muleq	r2, ip, r5
   3daa8:			; <UNDEFINED> instruction: 0x0002efb0
   3daac:	ldrdeq	lr, [r2], -r0
   3dab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dab4:	sub	sp, sp, #76	; 0x4c
   3dab8:	ldr	r1, [pc, #2564]	; 3e4c4 <fputs@plt+0x39bb0>
   3dabc:	subs	r6, r0, #0
   3dac0:	ldr	r3, [pc, #2560]	; 3e4c8 <fputs@plt+0x39bb4>
   3dac4:	add	r1, pc, r1
   3dac8:	str	r1, [sp, #20]
   3dacc:	ldr	r2, [sp, #20]
   3dad0:	mov	r1, #0
   3dad4:	ldr	r3, [r2, r3]
   3dad8:	str	r1, [sp, #48]	; 0x30
   3dadc:	str	r1, [sp, #52]	; 0x34
   3dae0:	str	r3, [sp, #28]
   3dae4:	ldr	r3, [r3]
   3dae8:	str	r3, [sp, #68]	; 0x44
   3daec:	beq	3e470 <fputs@plt+0x39b5c>
   3daf0:	ldr	r3, [r6, #244]	; 0xf4
   3daf4:	ldrb	r3, [r3, #3]
   3daf8:	cmp	r3, #2
   3dafc:	beq	3e120 <fputs@plt+0x3980c>
   3db00:	ldr	r2, [r6, #264]	; 0x108
   3db04:	mov	fp, r1
   3db08:	ldr	r3, [r6, #260]	; 0x104
   3db0c:	str	r1, [sp, #32]
   3db10:	str	r2, [r6, #268]	; 0x10c
   3db14:	cmp	r3, #0
   3db18:	mov	r8, #0
   3db1c:	str	r8, [sp, #44]	; 0x2c
   3db20:	beq	3ddb4 <fputs@plt+0x394a0>
   3db24:	add	r9, sp, #44	; 0x2c
   3db28:	mov	r7, r8
   3db2c:	add	r1, sp, #64	; 0x40
   3db30:	add	r2, sp, #56	; 0x38
   3db34:	str	r1, [sp, #16]
   3db38:	str	r2, [sp, #24]
   3db3c:	str	r8, [sp, #36]	; 0x24
   3db40:	ldr	r3, [r6, #244]	; 0xf4
   3db44:	ldrb	r3, [r3, #3]
   3db48:	cmp	r3, #2
   3db4c:	bne	3dc78 <fputs@plt+0x39364>
   3db50:	ldr	r3, [sp, #32]
   3db54:	cmp	r3, r7
   3db58:	bls	3ddb4 <fputs@plt+0x394a0>
   3db5c:	cmp	r7, #0
   3db60:	streq	r7, [sp, #44]	; 0x2c
   3db64:	bne	3ddec <fputs@plt+0x394d8>
   3db68:	mov	r2, #8
   3db6c:	add	lr, sp, #64	; 0x40
   3db70:	mov	r3, r2
   3db74:	str	lr, [sp]
   3db78:	mov	r0, r6
   3db7c:	mov	r1, r9
   3db80:	bl	34edc <fputs@plt+0x305c8>
   3db84:	cmp	r0, #0
   3db88:	blt	3e114 <fputs@plt+0x39800>
   3db8c:	ldr	r3, [r6, #244]	; 0xf4
   3db90:	ldr	r1, [sp, #64]	; 0x40
   3db94:	ldrb	r2, [r3]
   3db98:	ldrd	r4, [r1]
   3db9c:	cmp	r2, #108	; 0x6c
   3dba0:	revne	r2, r4
   3dba4:	revne	r1, r5
   3dba8:	movne	r5, r2
   3dbac:	movne	r4, r1
   3dbb0:	ldrb	r3, [r3, #3]
   3dbb4:	cmp	r3, #2
   3dbb8:	beq	3dcb8 <fputs@plt+0x393a4>
   3dbbc:	mov	r0, r6
   3dbc0:	mov	r1, r9
   3dbc4:	mov	r2, #0
   3dbc8:	add	r3, sp, #56	; 0x38
   3dbcc:	bl	35b3c <fputs@plt+0x31228>
   3dbd0:	cmp	r0, #0
   3dbd4:	blt	3e114 <fputs@plt+0x39800>
   3dbd8:	cmp	r5, #0
   3dbdc:	cmpeq	r4, #9
   3dbe0:	mov	sl, #0
   3dbe4:	mvn	r3, #0
   3dbe8:	bhi	3dd68 <fputs@plt+0x39454>
   3dbec:	cmp	r4, #9
   3dbf0:	addls	pc, pc, r4, lsl #2
   3dbf4:	b	3dd68 <fputs@plt+0x39454>
   3dbf8:	b	3dc4c <fputs@plt+0x39338>
   3dbfc:	b	3e078 <fputs@plt+0x39764>
   3dc00:	b	3e044 <fputs@plt+0x39730>
   3dc04:	b	3e010 <fputs@plt+0x396fc>
   3dc08:	b	3dfb4 <fputs@plt+0x396a0>
   3dc0c:	b	3df3c <fputs@plt+0x39628>
   3dc10:	b	3df08 <fputs@plt+0x395f4>
   3dc14:	b	3de60 <fputs@plt+0x3954c>
   3dc18:	b	3dc20 <fputs@plt+0x3930c>
   3dc1c:	b	3de10 <fputs@plt+0x394fc>
   3dc20:	ldr	r2, [r6, #244]	; 0xf4
   3dc24:	ldrb	r2, [r2, #3]
   3dc28:	cmp	r2, #2
   3dc2c:	beq	3dc4c <fputs@plt+0x39338>
   3dc30:	ldr	r2, [r6, #352]	; 0x160
   3dc34:	cmp	r2, #0
   3dc38:	bne	3dc4c <fputs@plt+0x39338>
   3dc3c:	ldr	r2, [sp, #56]	; 0x38
   3dc40:	ldrb	r1, [r2]
   3dc44:	cmp	r1, #103	; 0x67
   3dc48:	beq	3e0c4 <fputs@plt+0x397b0>
   3dc4c:	mvn	r4, #73	; 0x49
   3dc50:	mov	r0, sl
   3dc54:	bl	4140 <free@plt>
   3dc58:	ldr	r1, [sp, #28]
   3dc5c:	mov	r0, r4
   3dc60:	ldr	r2, [sp, #68]	; 0x44
   3dc64:	ldr	r3, [r1]
   3dc68:	cmp	r2, r3
   3dc6c:	bne	3e46c <fputs@plt+0x39b58>
   3dc70:	add	sp, sp, #76	; 0x4c
   3dc74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dc78:	add	r0, sp, #64	; 0x40
   3dc7c:	mov	r1, r9
   3dc80:	str	r0, [sp]
   3dc84:	mov	r2, #8
   3dc88:	mov	r0, r6
   3dc8c:	mov	r3, #1
   3dc90:	bl	34edc <fputs@plt+0x305c8>
   3dc94:	cmp	r0, #0
   3dc98:	blt	3e114 <fputs@plt+0x39800>
   3dc9c:	ldr	r3, [r6, #244]	; 0xf4
   3dca0:	mov	r5, #0
   3dca4:	ldr	r2, [sp, #64]	; 0x40
   3dca8:	ldrb	r3, [r3, #3]
   3dcac:	ldrb	r4, [r2]
   3dcb0:	cmp	r3, #2
   3dcb4:	bne	3dbbc <fputs@plt+0x392a8>
   3dcb8:	ldr	r0, [sp, #52]	; 0x34
   3dcbc:	mov	r1, fp
   3dcc0:	add	r0, r0, r8
   3dcc4:	bl	45c30 <fputs@plt+0x4131c>
   3dcc8:	ldr	ip, [sp, #44]	; 0x2c
   3dccc:	cmp	r0, ip
   3dcd0:	bcc	3e418 <fputs@plt+0x39b04>
   3dcd4:	add	ip, ip, #7
   3dcd8:	add	r1, sp, #72	; 0x48
   3dcdc:	bic	ip, ip, #7
   3dce0:	add	r2, sp, #64	; 0x40
   3dce4:	rsb	sl, ip, r0
   3dce8:	str	r2, [sp]
   3dcec:	mov	r0, r6
   3dcf0:	str	ip, [r1, #-12]!
   3dcf4:	mov	r3, sl
   3dcf8:	mov	r2, #1
   3dcfc:	str	ip, [sp, #44]	; 0x2c
   3dd00:	bl	34edc <fputs@plt+0x305c8>
   3dd04:	cmp	r0, #0
   3dd08:	blt	3e114 <fputs@plt+0x39800>
   3dd0c:	ldr	ip, [sp, #64]	; 0x40
   3dd10:	mov	r1, #0
   3dd14:	mov	r2, sl
   3dd18:	mov	r0, ip
   3dd1c:	str	ip, [sp, #12]
   3dd20:	bl	46bc <memrchr@plt>
   3dd24:	ldr	ip, [sp, #12]
   3dd28:	subs	r3, r0, #0
   3dd2c:	beq	3e418 <fputs@plt+0x39b04>
   3dd30:	add	r0, r3, #1
   3dd34:	str	r3, [sp, #12]
   3dd38:	rsb	r1, r0, ip
   3dd3c:	add	r1, r1, sl
   3dd40:	bl	4098 <__strndup@plt>
   3dd44:	ldr	r3, [sp, #12]
   3dd48:	subs	sl, r0, #0
   3dd4c:	beq	3e420 <fputs@plt+0x39b0c>
   3dd50:	ldr	r2, [sp, #64]	; 0x40
   3dd54:	cmp	r5, #0
   3dd58:	cmpeq	r4, #9
   3dd5c:	str	sl, [sp, #56]	; 0x38
   3dd60:	rsb	r3, r2, r3
   3dd64:	bls	3dbec <fputs@plt+0x392d8>
   3dd68:	ldr	r3, [r6, #244]	; 0xf4
   3dd6c:	ldrb	r3, [r3, #3]
   3dd70:	cmp	r3, #2
   3dd74:	beq	3dd94 <fputs@plt+0x39480>
   3dd78:	mov	r0, r6
   3dd7c:	mov	r1, r9
   3dd80:	mvn	r2, #0
   3dd84:	add	r3, sp, #56	; 0x38
   3dd88:	bl	35e68 <fputs@plt+0x31554>
   3dd8c:	cmp	r0, #0
   3dd90:	blt	3e10c <fputs@plt+0x397f8>
   3dd94:	mov	r0, sl
   3dd98:	add	r7, r7, #1
   3dd9c:	bl	4140 <free@plt>
   3dda0:	ldr	r2, [r6, #260]	; 0x104
   3dda4:	ldr	r3, [sp, #44]	; 0x2c
   3dda8:	add	r8, r8, fp
   3ddac:	cmp	r2, r3
   3ddb0:	bhi	3db40 <fputs@plt+0x3922c>
   3ddb4:	ldr	r2, [r6, #332]	; 0x14c
   3ddb8:	ldr	r3, [sp, #48]	; 0x30
   3ddbc:	cmp	r2, r3
   3ddc0:	bne	3e194 <fputs@plt+0x39880>
   3ddc4:	ldr	r4, [r6, #244]	; 0xf4
   3ddc8:	ldrb	r3, [r4, #1]
   3ddcc:	sub	r3, r3, #1
   3ddd0:	cmp	r3, #3
   3ddd4:	addls	pc, pc, r3, lsl #2
   3ddd8:	b	3e33c <fputs@plt+0x39a28>
   3dddc:	b	3e3d4 <fputs@plt+0x39ac0>
   3dde0:	b	3e3c4 <fputs@plt+0x39ab0>
   3dde4:	b	3e324 <fputs@plt+0x39a10>
   3dde8:	b	3e3fc <fputs@plt+0x39ae8>
   3ddec:	ldr	r3, [sp, #52]	; 0x34
   3ddf0:	rsb	r0, fp, r8
   3ddf4:	mov	r1, fp
   3ddf8:	add	r0, r3, r0
   3ddfc:	bl	45c30 <fputs@plt+0x4131c>
   3de00:	add	r0, r0, #7
   3de04:	bic	r3, r0, #7
   3de08:	str	r3, [sp, #44]	; 0x2c
   3de0c:	b	3db68 <fputs@plt+0x39254>
   3de10:	ldr	r1, [sp, #36]	; 0x24
   3de14:	cmp	r1, #0
   3de18:	bne	3dc4c <fputs@plt+0x39338>
   3de1c:	ldr	r2, [sp, #56]	; 0x38
   3de20:	ldrb	r1, [r2]
   3de24:	cmp	r1, #117	; 0x75
   3de28:	bne	3dc4c <fputs@plt+0x39338>
   3de2c:	ldrb	r2, [r2, #1]
   3de30:	cmp	r2, #0
   3de34:	bne	3dc4c <fputs@plt+0x39338>
   3de38:	mov	r2, r3
   3de3c:	mov	r0, r6
   3de40:	mov	r1, r9
   3de44:	add	r3, sp, #48	; 0x30
   3de48:	bl	351b0 <fputs@plt+0x3089c>
   3de4c:	cmp	r0, #0
   3de50:	blt	3dc4c <fputs@plt+0x39338>
   3de54:	mov	r2, #1
   3de58:	str	r2, [sp, #36]	; 0x24
   3de5c:	b	3dd94 <fputs@plt+0x39480>
   3de60:	ldr	r2, [r6, #32]
   3de64:	cmp	r2, #0
   3de68:	bne	3dc4c <fputs@plt+0x39338>
   3de6c:	ldr	r2, [sp, #56]	; 0x38
   3de70:	ldrb	r1, [r2]
   3de74:	cmp	r1, #115	; 0x73
   3de78:	bne	3dc4c <fputs@plt+0x39338>
   3de7c:	ldrb	r2, [r2, #1]
   3de80:	cmp	r2, #0
   3de84:	bne	3dc4c <fputs@plt+0x39338>
   3de88:	ldr	r1, [pc, #1596]	; 3e4cc <fputs@plt+0x39bb8>
   3de8c:	add	ip, r6, #32
   3de90:	ldr	lr, [sp, #20]
   3de94:	mov	r0, r6
   3de98:	mov	r2, r9
   3de9c:	ldr	r1, [lr, r1]
   3dea0:	str	ip, [sp]
   3dea4:	bl	35ccc <fputs@plt+0x313b8>
   3dea8:	cmp	r0, #0
   3deac:	blt	3e10c <fputs@plt+0x397f8>
   3deb0:	ldr	r3, [r6, #32]
   3deb4:	ldrb	r2, [r3]
   3deb8:	cmp	r2, #58	; 0x3a
   3debc:	bne	3dd94 <fputs@plt+0x39480>
   3dec0:	ldr	r1, [r6, #4]
   3dec4:	ldrb	r2, [r1, #24]
   3dec8:	tst	r2, #4
   3decc:	beq	3dd94 <fputs@plt+0x39480>
   3ded0:	tst	r2, #1
   3ded4:	bne	3dd94 <fputs@plt+0x39480>
   3ded8:	mov	r2, #392	; 0x188
   3dedc:	str	r3, [r6, #172]	; 0xac
   3dee0:	ldrd	r0, [r1, r2]
   3dee4:	mov	r3, #0
   3dee8:	ldrd	r4, [r6, #56]	; 0x38
   3deec:	mov	r2, #268435456	; 0x10000000
   3def0:	and	r3, r3, r1
   3def4:	and	r2, r2, r0
   3def8:	orr	r4, r4, r2
   3defc:	orr	r5, r5, r3
   3df00:	strd	r4, [r6, #56]	; 0x38
   3df04:	b	3dd94 <fputs@plt+0x39480>
   3df08:	ldr	r2, [r6, #28]
   3df0c:	cmp	r2, #0
   3df10:	bne	3dc4c <fputs@plt+0x39338>
   3df14:	ldr	r2, [sp, #56]	; 0x38
   3df18:	ldrb	r1, [r2]
   3df1c:	cmp	r1, #115	; 0x73
   3df20:	bne	3dc4c <fputs@plt+0x39338>
   3df24:	ldrb	r2, [r2, #1]
   3df28:	cmp	r2, #0
   3df2c:	bne	3dc4c <fputs@plt+0x39338>
   3df30:	ldr	r1, [pc, #1428]	; 3e4cc <fputs@plt+0x39bb8>
   3df34:	add	ip, r6, #28
   3df38:	b	3e0a8 <fputs@plt+0x39794>
   3df3c:	ldrd	r0, [r6, #8]
   3df40:	orrs	r2, r0, r1
   3df44:	bne	3dc4c <fputs@plt+0x39338>
   3df48:	ldr	r2, [r6, #244]	; 0xf4
   3df4c:	ldrb	r2, [r2, #3]
   3df50:	cmp	r2, #2
   3df54:	ldr	r2, [sp, #56]	; 0x38
   3df58:	ldrb	r1, [r2]
   3df5c:	beq	3e19c <fputs@plt+0x39888>
   3df60:	cmp	r1, #117	; 0x75
   3df64:	bne	3dc4c <fputs@plt+0x39338>
   3df68:	ldrb	r2, [r2, #1]
   3df6c:	cmp	r2, #0
   3df70:	bne	3dc4c <fputs@plt+0x39338>
   3df74:	mov	r2, r3
   3df78:	mov	r0, r6
   3df7c:	mov	r1, r9
   3df80:	add	r3, sp, #64	; 0x40
   3df84:	bl	351b0 <fputs@plt+0x3089c>
   3df88:	cmp	r0, #0
   3df8c:	blt	3e10c <fputs@plt+0x397f8>
   3df90:	ldr	r1, [sp, #64]	; 0x40
   3df94:	mov	lr, #0
   3df98:	mov	r3, lr
   3df9c:	str	lr, [r6, #12]
   3dfa0:	mov	r2, r1
   3dfa4:	str	r1, [r6, #8]
   3dfa8:	orrs	r0, r2, r3
   3dfac:	bne	3dd94 <fputs@plt+0x39480>
   3dfb0:	b	3dc4c <fputs@plt+0x39338>
   3dfb4:	ldr	r2, [r6, #36]	; 0x24
   3dfb8:	cmp	r2, #0
   3dfbc:	bne	3dc4c <fputs@plt+0x39338>
   3dfc0:	ldr	r2, [sp, #56]	; 0x38
   3dfc4:	ldrb	r1, [r2]
   3dfc8:	cmp	r1, #115	; 0x73
   3dfcc:	bne	3dc4c <fputs@plt+0x39338>
   3dfd0:	ldrb	r2, [r2, #1]
   3dfd4:	cmp	r2, #0
   3dfd8:	bne	3dc4c <fputs@plt+0x39338>
   3dfdc:	ldr	r1, [pc, #1260]	; 3e4d0 <fputs@plt+0x39bbc>
   3dfe0:	add	ip, r6, #36	; 0x24
   3dfe4:	ldr	lr, [sp, #20]
   3dfe8:	mov	r0, r6
   3dfec:	mov	r2, r9
   3dff0:	ldr	r1, [lr, r1]
   3dff4:	str	ip, [sp]
   3dff8:	bl	35ccc <fputs@plt+0x313b8>
   3dffc:	cmp	r0, #0
   3e000:	blt	3e10c <fputs@plt+0x397f8>
   3e004:	mvn	r3, #0
   3e008:	str	r3, [r6, #44]	; 0x2c
   3e00c:	b	3dd94 <fputs@plt+0x39480>
   3e010:	ldr	r2, [r6, #24]
   3e014:	cmp	r2, #0
   3e018:	bne	3dc4c <fputs@plt+0x39338>
   3e01c:	ldr	r2, [sp, #56]	; 0x38
   3e020:	ldrb	r1, [r2]
   3e024:	cmp	r1, #115	; 0x73
   3e028:	bne	3dc4c <fputs@plt+0x39338>
   3e02c:	ldrb	r2, [r2, #1]
   3e030:	cmp	r2, #0
   3e034:	bne	3dc4c <fputs@plt+0x39338>
   3e038:	ldr	r1, [pc, #1172]	; 3e4d4 <fputs@plt+0x39bc0>
   3e03c:	add	ip, r6, #24
   3e040:	b	3e0a8 <fputs@plt+0x39794>
   3e044:	ldr	r2, [r6, #20]
   3e048:	cmp	r2, #0
   3e04c:	bne	3dc4c <fputs@plt+0x39338>
   3e050:	ldr	r2, [sp, #56]	; 0x38
   3e054:	ldrb	r1, [r2]
   3e058:	cmp	r1, #115	; 0x73
   3e05c:	bne	3dc4c <fputs@plt+0x39338>
   3e060:	ldrb	r2, [r2, #1]
   3e064:	cmp	r2, #0
   3e068:	bne	3dc4c <fputs@plt+0x39338>
   3e06c:	ldr	r1, [pc, #1116]	; 3e4d0 <fputs@plt+0x39bbc>
   3e070:	add	ip, r6, #20
   3e074:	b	3e0a8 <fputs@plt+0x39794>
   3e078:	ldr	r2, [r6, #16]
   3e07c:	cmp	r2, #0
   3e080:	bne	3dc4c <fputs@plt+0x39338>
   3e084:	ldr	r2, [sp, #56]	; 0x38
   3e088:	ldrb	r1, [r2]
   3e08c:	cmp	r1, #111	; 0x6f
   3e090:	bne	3dc4c <fputs@plt+0x39338>
   3e094:	ldrb	r2, [r2, #1]
   3e098:	cmp	r2, #0
   3e09c:	bne	3dc4c <fputs@plt+0x39338>
   3e0a0:	ldr	r1, [pc, #1072]	; 3e4d8 <fputs@plt+0x39bc4>
   3e0a4:	add	ip, r6, #16
   3e0a8:	ldr	lr, [sp, #20]
   3e0ac:	mov	r0, r6
   3e0b0:	mov	r2, r9
   3e0b4:	ldr	r1, [lr, r1]
   3e0b8:	str	ip, [sp]
   3e0bc:	bl	35ccc <fputs@plt+0x313b8>
   3e0c0:	b	3dd8c <fputs@plt+0x39478>
   3e0c4:	ldrb	r2, [r2, #1]
   3e0c8:	cmp	r2, #0
   3e0cc:	bne	3dc4c <fputs@plt+0x39338>
   3e0d0:	mov	r2, r3
   3e0d4:	mov	r0, r6
   3e0d8:	mov	r1, r9
   3e0dc:	add	r3, sp, #64	; 0x40
   3e0e0:	bl	35b3c <fputs@plt+0x31228>
   3e0e4:	cmp	r0, #0
   3e0e8:	blt	3e10c <fputs@plt+0x397f8>
   3e0ec:	ldr	r0, [sp, #64]	; 0x40
   3e0f0:	bl	480c <__strdup@plt>
   3e0f4:	subs	r4, r0, #0
   3e0f8:	beq	3e45c <fputs@plt+0x39b48>
   3e0fc:	ldr	r0, [r6, #352]	; 0x160
   3e100:	bl	4140 <free@plt>
   3e104:	str	r4, [r6, #352]	; 0x160
   3e108:	b	3dd94 <fputs@plt+0x39480>
   3e10c:	mov	r4, r0
   3e110:	b	3dc50 <fputs@plt+0x3933c>
   3e114:	mov	r4, r0
   3e118:	mov	sl, #0
   3e11c:	b	3dc50 <fputs@plt+0x3933c>
   3e120:	ldr	r3, [r6, #260]	; 0x104
   3e124:	ldr	r0, [r6, #264]	; 0x108
   3e128:	add	r3, r3, #7
   3e12c:	bic	r3, r3, #7
   3e130:	add	r0, r0, #16
   3e134:	add	r0, r0, r3
   3e138:	bl	45c08 <fputs@plt+0x412f4>
   3e13c:	ldr	r5, [r6, #256]	; 0x100
   3e140:	add	r3, r0, #1
   3e144:	cmp	r5, r3
   3e148:	bcc	3e194 <fputs@plt+0x39880>
   3e14c:	sub	r3, r5, #1
   3e150:	ldr	ip, [r6, #248]	; 0xf8
   3e154:	rsb	r3, r0, r3
   3e158:	adds	r4, ip, r3
   3e15c:	bcs	3e194 <fputs@plt+0x39880>
   3e160:	ldrb	r3, [ip, r3]
   3e164:	cmp	r3, #0
   3e168:	subne	r3, r4, #1
   3e16c:	subne	r1, ip, #1
   3e170:	bne	3e188 <fputs@plt+0x39874>
   3e174:	b	3e214 <fputs@plt+0x39900>
   3e178:	ldrb	r2, [r4]
   3e17c:	sub	r3, r3, #1
   3e180:	cmp	r2, #0
   3e184:	beq	3e214 <fputs@plt+0x39900>
   3e188:	cmp	r3, r1
   3e18c:	mov	r4, r3
   3e190:	bne	3e178 <fputs@plt+0x39864>
   3e194:	mvn	r4, #73	; 0x49
   3e198:	b	3dc58 <fputs@plt+0x39344>
   3e19c:	cmp	r1, #116	; 0x74
   3e1a0:	bne	3dc4c <fputs@plt+0x39338>
   3e1a4:	ldrb	r2, [r2, #1]
   3e1a8:	cmp	r2, #0
   3e1ac:	bne	3dc4c <fputs@plt+0x39338>
   3e1b0:	cmp	r3, #8
   3e1b4:	bne	3dc4c <fputs@plt+0x39338>
   3e1b8:	mov	r2, r3
   3e1bc:	mov	r0, r6
   3e1c0:	add	r3, sp, #64	; 0x40
   3e1c4:	mov	r1, r9
   3e1c8:	str	r3, [sp]
   3e1cc:	mov	r3, r2
   3e1d0:	bl	34edc <fputs@plt+0x305c8>
   3e1d4:	cmp	r0, #0
   3e1d8:	blt	3e10c <fputs@plt+0x397f8>
   3e1dc:	ldr	r2, [r6, #244]	; 0xf4
   3e1e0:	ldr	r3, [sp, #64]	; 0x40
   3e1e4:	ldrb	r1, [r2]
   3e1e8:	ldr	r2, [r3]
   3e1ec:	cmp	r1, #108	; 0x6c
   3e1f0:	ldr	r1, [r3, #4]
   3e1f4:	moveq	r0, r2
   3e1f8:	revne	r0, r1
   3e1fc:	revne	r1, r2
   3e200:	mov	r2, r0
   3e204:	str	r0, [r6, #8]
   3e208:	mov	r3, r1
   3e20c:	str	r1, [r6, #12]
   3e210:	b	3dfa8 <fputs@plt+0x39694>
   3e214:	add	r3, ip, r5
   3e218:	mvn	r1, r0
   3e21c:	rsb	r3, r4, r3
   3e220:	add	r0, r4, #1
   3e224:	add	r1, r1, r3
   3e228:	bl	4098 <__strndup@plt>
   3e22c:	subs	r5, r0, #0
   3e230:	beq	3e464 <fputs@plt+0x39b50>
   3e234:	ldr	r0, [r6, #352]	; 0x160
   3e238:	bl	4140 <free@plt>
   3e23c:	ldr	r0, [r6, #248]	; 0xf8
   3e240:	ldr	r2, [r6, #256]	; 0x100
   3e244:	mov	r1, #0
   3e248:	ldr	r3, [r6, #264]	; 0x108
   3e24c:	add	r2, r0, r2
   3e250:	str	r5, [r6, #352]	; 0x160
   3e254:	rsb	r4, r2, r4
   3e258:	ldr	r0, [r6, #260]	; 0x104
   3e25c:	add	r3, r4, r3
   3e260:	str	r3, [r6, #268]	; 0x10c
   3e264:	bl	45c08 <fputs@plt+0x412f4>
   3e268:	ldr	r3, [r6, #260]	; 0x104
   3e26c:	subs	fp, r0, #0
   3e270:	streq	fp, [sp, #32]
   3e274:	beq	3db14 <fputs@plt+0x39200>
   3e278:	add	r5, sp, #72	; 0x48
   3e27c:	rsb	r3, fp, r3
   3e280:	add	r2, sp, #64	; 0x40
   3e284:	mov	r0, r6
   3e288:	str	r2, [sp]
   3e28c:	mov	r2, #1
   3e290:	str	r3, [r5, #-28]!	; 0xffffffe4
   3e294:	mov	r3, fp
   3e298:	mov	r1, r5
   3e29c:	bl	34edc <fputs@plt+0x305c8>
   3e2a0:	cmp	r0, #0
   3e2a4:	blt	3e454 <fputs@plt+0x39b40>
   3e2a8:	ldr	r0, [sp, #64]	; 0x40
   3e2ac:	mov	r1, fp
   3e2b0:	bl	45c30 <fputs@plt+0x4131c>
   3e2b4:	ldr	r3, [r6, #260]	; 0x104
   3e2b8:	rsb	r2, fp, r3
   3e2bc:	cmp	r0, r2
   3e2c0:	mov	r7, r0
   3e2c4:	bcs	3e194 <fputs@plt+0x39880>
   3e2c8:	rsb	r4, r0, r3
   3e2cc:	mov	r1, fp
   3e2d0:	mov	r0, r4
   3e2d4:	bl	61ae4 <fputs@plt+0x5d1d0>
   3e2d8:	cmp	r1, #0
   3e2dc:	bne	3e194 <fputs@plt+0x39880>
   3e2e0:	add	r2, sp, #52	; 0x34
   3e2e4:	mov	r1, r5
   3e2e8:	str	r2, [sp]
   3e2ec:	mov	r3, r4
   3e2f0:	mov	r0, r6
   3e2f4:	mov	r2, #1
   3e2f8:	str	r7, [sp, #44]	; 0x2c
   3e2fc:	bl	34edc <fputs@plt+0x305c8>
   3e300:	cmp	r0, #0
   3e304:	blt	3e454 <fputs@plt+0x39b40>
   3e308:	ldr	r4, [r6, #260]	; 0x104
   3e30c:	mov	r1, fp
   3e310:	rsb	r0, r7, r4
   3e314:	bl	618f8 <fputs@plt+0x5cfe4>
   3e318:	mov	r3, r4
   3e31c:	str	r0, [sp, #32]
   3e320:	b	3db14 <fputs@plt+0x39200>
   3e324:	ldrd	r2, [r6, #8]
   3e328:	orrs	r1, r2, r3
   3e32c:	beq	3e194 <fputs@plt+0x39880>
   3e330:	ldr	r3, [r6, #36]	; 0x24
   3e334:	cmp	r3, #0
   3e338:	beq	3e194 <fputs@plt+0x39880>
   3e33c:	ldr	r0, [r6, #16]
   3e340:	ldr	r1, [pc, #404]	; 3e4dc <fputs@plt+0x39bc8>
   3e344:	add	r1, pc, r1
   3e348:	bl	4e954 <fputs@plt+0x4a040>
   3e34c:	cmp	r0, #0
   3e350:	bne	3e194 <fputs@plt+0x39880>
   3e354:	ldr	r5, [pc, #388]	; 3e4e0 <fputs@plt+0x39bcc>
   3e358:	ldr	r0, [r6, #20]
   3e35c:	add	r5, pc, r5
   3e360:	mov	r1, r5
   3e364:	bl	4e954 <fputs@plt+0x4a040>
   3e368:	cmp	r0, #0
   3e36c:	bne	3e194 <fputs@plt+0x39880>
   3e370:	mov	r1, r5
   3e374:	ldr	r0, [r6, #32]
   3e378:	bl	4e954 <fputs@plt+0x4a040>
   3e37c:	cmp	r0, #0
   3e380:	bne	3e194 <fputs@plt+0x39880>
   3e384:	ldr	r2, [r6, #268]	; 0x10c
   3e388:	str	r2, [r6, #364]	; 0x16c
   3e38c:	ldrb	r3, [r4, #3]
   3e390:	cmp	r3, #2
   3e394:	beq	3e428 <fputs@plt+0x39b14>
   3e398:	ldrb	r3, [r4, #1]
   3e39c:	cmp	r3, #3
   3e3a0:	movne	r4, #0
   3e3a4:	bne	3dc58 <fputs@plt+0x39344>
   3e3a8:	ldr	r1, [pc, #308]	; 3e4e4 <fputs@plt+0x39bd0>
   3e3ac:	mov	r0, r6
   3e3b0:	add	r2, r6, #40	; 0x28
   3e3b4:	mov	r4, #0
   3e3b8:	add	r1, pc, r1
   3e3bc:	bl	3d048 <fputs@plt+0x38734>
   3e3c0:	b	3dc58 <fputs@plt+0x39344>
   3e3c4:	ldrd	r2, [r6, #8]
   3e3c8:	orrs	r0, r2, r3
   3e3cc:	bne	3e33c <fputs@plt+0x39a28>
   3e3d0:	b	3e194 <fputs@plt+0x39880>
   3e3d4:	ldr	r0, [r6, #16]
   3e3d8:	cmp	r0, #0
   3e3dc:	beq	3e194 <fputs@plt+0x39880>
   3e3e0:	ldr	r3, [r6, #24]
   3e3e4:	cmp	r3, #0
   3e3e8:	beq	3e194 <fputs@plt+0x39880>
   3e3ec:	ldrd	r2, [r6, #8]
   3e3f0:	orrs	r1, r2, r3
   3e3f4:	beq	3e340 <fputs@plt+0x39a2c>
   3e3f8:	b	3e194 <fputs@plt+0x39880>
   3e3fc:	ldr	r0, [r6, #16]
   3e400:	cmp	r0, #0
   3e404:	beq	3e194 <fputs@plt+0x39880>
   3e408:	ldr	r3, [r6, #20]
   3e40c:	cmp	r3, #0
   3e410:	bne	3e3e0 <fputs@plt+0x39acc>
   3e414:	b	3e194 <fputs@plt+0x39880>
   3e418:	mvn	r4, #73	; 0x49
   3e41c:	b	3e118 <fputs@plt+0x39804>
   3e420:	mvn	r4, #11
   3e424:	b	3e118 <fputs@plt+0x39804>
   3e428:	ldr	r1, [r6, #352]	; 0x160
   3e42c:	add	r0, r6, #372	; 0x174
   3e430:	add	r3, r6, #376	; 0x178
   3e434:	str	r0, [sp]
   3e438:	str	r3, [sp, #4]
   3e43c:	mov	r0, r6
   3e440:	add	r3, r6, #388	; 0x184
   3e444:	bl	3a420 <fputs@plt+0x35b0c>
   3e448:	cmp	r0, #0
   3e44c:	ldrge	r4, [r6, #244]	; 0xf4
   3e450:	bge	3e398 <fputs@plt+0x39a84>
   3e454:	mov	r4, r0
   3e458:	b	3dc58 <fputs@plt+0x39344>
   3e45c:	mvn	r4, #11
   3e460:	b	3dc50 <fputs@plt+0x3933c>
   3e464:	mvn	r4, #11
   3e468:	b	3dc58 <fputs@plt+0x39344>
   3e46c:	bl	453c <__stack_chk_fail@plt>
   3e470:	ldr	r0, [pc, #112]	; 3e4e8 <fputs@plt+0x39bd4>
   3e474:	movw	r2, #5165	; 0x142d
   3e478:	ldr	r1, [pc, #108]	; 3e4ec <fputs@plt+0x39bd8>
   3e47c:	ldr	r3, [pc, #108]	; 3e4f0 <fputs@plt+0x39bdc>
   3e480:	add	r0, pc, r0
   3e484:	add	r1, pc, r1
   3e488:	add	r3, pc, r3
   3e48c:	bl	5ac34 <fputs@plt+0x56320>
   3e490:	mov	r4, r0
   3e494:	mov	r0, sl
   3e498:	bl	4140 <free@plt>
   3e49c:	mov	r0, r4
   3e4a0:	bl	4818 <_Unwind_Resume@plt>
   3e4a4:	mov	r4, r0
   3e4a8:	mov	sl, #0
   3e4ac:	b	3e494 <fputs@plt+0x39b80>
   3e4b0:	b	3e4a4 <fputs@plt+0x39b90>
   3e4b4:	b	3e4a4 <fputs@plt+0x39b90>
   3e4b8:	b	3e4a4 <fputs@plt+0x39b90>
   3e4bc:	b	3e4a4 <fputs@plt+0x39b90>
   3e4c0:	b	3e4a4 <fputs@plt+0x39b90>
   3e4c4:	andeq	lr, r4, ip, asr #1
   3e4c8:	andeq	r0, r0, r0, lsr r4
   3e4cc:	andeq	r0, r0, ip, asr #8
   3e4d0:	andeq	r0, r0, r4, lsl #8
   3e4d4:	andeq	r0, r0, r4, lsr #8
   3e4d8:	andeq	r0, r0, r0, lsr #8
   3e4dc:	andeq	fp, r2, r4, lsl lr
   3e4e0:	andeq	fp, r2, r8, lsl lr
   3e4e4:	muleq	r2, ip, sl
   3e4e8:	andeq	r4, r2, r4, ror sl
   3e4ec:	andeq	lr, r2, ip, asr r5
   3e4f0:	andeq	lr, r2, r4, lsl #7
   3e4f4:	ldr	ip, [pc, #296]	; 3e624 <fputs@plt+0x39d10>
   3e4f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e4fc:	add	ip, pc, ip
   3e500:	ldr	r6, [pc, #288]	; 3e628 <fputs@plt+0x39d14>
   3e504:	sub	sp, sp, #44	; 0x2c
   3e508:	mov	lr, #0
   3e50c:	mov	r5, r1
   3e510:	ldr	r7, [sp, #80]	; 0x50
   3e514:	mov	r4, r2
   3e518:	ldr	r6, [ip, r6]
   3e51c:	ldr	r9, [sp, #72]	; 0x48
   3e520:	ldr	r8, [sp, #76]	; 0x4c
   3e524:	str	r3, [sp, #8]
   3e528:	mov	r3, r1
   3e52c:	ldr	ip, [r6]
   3e530:	str	r7, [sp, #20]
   3e534:	str	lr, [sp, #24]
   3e538:	add	lr, sp, #32
   3e53c:	str	r9, [sp, #12]
   3e540:	str	r8, [sp, #16]
   3e544:	str	r2, [sp]
   3e548:	str	r2, [sp, #4]
   3e54c:	str	lr, [sp, #28]
   3e550:	str	ip, [sp, #36]	; 0x24
   3e554:	ldr	r7, [sp, #84]	; 0x54
   3e558:	bl	36848 <fputs@plt+0x31f34>
   3e55c:	cmp	r0, #0
   3e560:	blt	3e5c8 <fputs@plt+0x39cb4>
   3e564:	ldr	ip, [sp, #32]
   3e568:	movw	r2, #65520	; 0xfff0
   3e56c:	movt	r2, #65535	; 0xffff
   3e570:	ldr	r3, [ip, #260]	; 0x104
   3e574:	add	r3, r3, #7
   3e578:	bic	r3, r3, #7
   3e57c:	rsb	r2, r3, r2
   3e580:	adds	r2, r2, r4
   3e584:	bne	3e5e0 <fputs@plt+0x39ccc>
   3e588:	mov	r2, #1
   3e58c:	str	r4, [ip, #416]	; 0x1a0
   3e590:	add	r3, ip, #412	; 0x19c
   3e594:	str	r5, [ip, #412]	; 0x19c
   3e598:	str	r2, [ip, #428]	; 0x1ac
   3e59c:	mov	r0, ip
   3e5a0:	str	r3, [ip, #408]	; 0x198
   3e5a4:	bl	3dab0 <fputs@plt+0x3919c>
   3e5a8:	subs	r4, r0, #0
   3e5ac:	blt	3e610 <fputs@plt+0x39cfc>
   3e5b0:	ldr	r3, [sp, #32]
   3e5b4:	mov	r0, #0
   3e5b8:	ldrb	r2, [r3, #240]	; 0xf0
   3e5bc:	orr	r2, r2, #40	; 0x28
   3e5c0:	strb	r2, [r3, #240]	; 0xf0
   3e5c4:	str	r3, [r7]
   3e5c8:	ldr	r2, [sp, #36]	; 0x24
   3e5cc:	ldr	r3, [r6]
   3e5d0:	cmp	r2, r3
   3e5d4:	bne	3e620 <fputs@plt+0x39d0c>
   3e5d8:	add	sp, sp, #44	; 0x2c
   3e5dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e5e0:	ldrb	r1, [ip, #308]	; 0x134
   3e5e4:	add	r3, r3, #16
   3e5e8:	add	r3, r5, r3
   3e5ec:	str	r2, [ip, #284]	; 0x11c
   3e5f0:	str	r3, [ip, #276]	; 0x114
   3e5f4:	orr	r2, r1, #4
   3e5f8:	mov	r3, #1
   3e5fc:	strb	r2, [ip, #308]	; 0x134
   3e600:	str	r3, [ip, #316]	; 0x13c
   3e604:	mvn	r3, #0
   3e608:	str	r3, [ip, #304]	; 0x130
   3e60c:	b	3e588 <fputs@plt+0x39c74>
   3e610:	ldr	r0, [sp, #32]
   3e614:	bl	3533c <fputs@plt+0x30a28>
   3e618:	mov	r0, r4
   3e61c:	b	3e5c8 <fputs@plt+0x39cb4>
   3e620:	bl	453c <__stack_chk_fail@plt>
   3e624:	muleq	r4, r4, r6
   3e628:	andeq	r0, r0, r0, lsr r4
   3e62c:	ldr	r3, [pc, #232]	; 3e71c <fputs@plt+0x39e08>
   3e630:	ldr	r2, [pc, #232]	; 3e720 <fputs@plt+0x39e0c>
   3e634:	add	r3, pc, r3
   3e638:	push	{r4, r5, r6, r7, lr}
   3e63c:	subs	r5, r0, #0
   3e640:	ldr	r7, [r3, r2]
   3e644:	sub	sp, sp, #12
   3e648:	mov	r4, r1
   3e64c:	ldr	r3, [r7]
   3e650:	str	r3, [sp, #4]
   3e654:	beq	3e6fc <fputs@plt+0x39de8>
   3e658:	cmp	r1, #0
   3e65c:	beq	3e6dc <fputs@plt+0x39dc8>
   3e660:	ldr	r2, [pc, #188]	; 3e724 <fputs@plt+0x39e10>
   3e664:	mov	r1, #97	; 0x61
   3e668:	add	r2, pc, r2
   3e66c:	bl	3bf24 <fputs@plt+0x37610>
   3e670:	cmp	r0, #0
   3e674:	bgt	3e694 <fputs@plt+0x39d80>
   3e678:	b	3e6ac <fputs@plt+0x39d98>
   3e67c:	beq	3e6c4 <fputs@plt+0x39db0>
   3e680:	mov	r0, r4
   3e684:	ldr	r1, [sp]
   3e688:	bl	5a1ec <fputs@plt+0x558d8>
   3e68c:	cmp	r0, #0
   3e690:	blt	3e6ac <fputs@plt+0x39d98>
   3e694:	mov	r0, r5
   3e698:	mov	r1, #115	; 0x73
   3e69c:	mov	r2, sp
   3e6a0:	bl	3b10c <fputs@plt+0x367f8>
   3e6a4:	cmp	r0, #0
   3e6a8:	bge	3e67c <fputs@plt+0x39d68>
   3e6ac:	ldr	r2, [sp, #4]
   3e6b0:	ldr	r3, [r7]
   3e6b4:	cmp	r2, r3
   3e6b8:	bne	3e6d8 <fputs@plt+0x39dc4>
   3e6bc:	add	sp, sp, #12
   3e6c0:	pop	{r4, r5, r6, r7, pc}
   3e6c4:	mov	r0, r5
   3e6c8:	bl	3b94c <fputs@plt+0x37038>
   3e6cc:	cmp	r0, #0
   3e6d0:	movge	r0, #1
   3e6d4:	b	3e6ac <fputs@plt+0x39d98>
   3e6d8:	bl	453c <__stack_chk_fail@plt>
   3e6dc:	ldr	r0, [pc, #68]	; 3e728 <fputs@plt+0x39e14>
   3e6e0:	movw	r2, #5566	; 0x15be
   3e6e4:	ldr	r1, [pc, #64]	; 3e72c <fputs@plt+0x39e18>
   3e6e8:	ldr	r3, [pc, #64]	; 3e730 <fputs@plt+0x39e1c>
   3e6ec:	add	r0, pc, r0
   3e6f0:	add	r1, pc, r1
   3e6f4:	add	r3, pc, r3
   3e6f8:	bl	5ac34 <fputs@plt+0x56320>
   3e6fc:	ldr	r0, [pc, #48]	; 3e734 <fputs@plt+0x39e20>
   3e700:	movw	r2, #5565	; 0x15bd
   3e704:	ldr	r1, [pc, #44]	; 3e738 <fputs@plt+0x39e24>
   3e708:	ldr	r3, [pc, #44]	; 3e73c <fputs@plt+0x39e28>
   3e70c:	add	r0, pc, r0
   3e710:	add	r1, pc, r1
   3e714:	add	r3, pc, r3
   3e718:	bl	5ac34 <fputs@plt+0x56320>
   3e71c:	andeq	sp, r4, ip, asr r5
   3e720:	andeq	r0, r0, r0, lsr r4
   3e724:	andeq	sl, r2, ip, ror #15
   3e728:	andeq	r8, r2, r8, asr #29
   3e72c:	strdeq	lr, [r2], -r0
   3e730:	muleq	r2, r4, r0
   3e734:	andeq	r4, r2, r8, ror #15
   3e738:	ldrdeq	lr, [r2], -r0
   3e73c:	andeq	lr, r2, r4, ror r0
   3e740:	ldr	r3, [pc, #256]	; 3e848 <fputs@plt+0x39f34>
   3e744:	subs	ip, r0, #0
   3e748:	ldr	r2, [pc, #252]	; 3e84c <fputs@plt+0x39f38>
   3e74c:	add	r3, pc, r3
   3e750:	push	{r4, r5, r6, lr}
   3e754:	sub	sp, sp, #8
   3e758:	ldr	r4, [r3, r2]
   3e75c:	mov	r5, r1
   3e760:	mov	r1, #0
   3e764:	str	r1, [sp]
   3e768:	ldr	r3, [r4]
   3e76c:	str	r3, [sp, #4]
   3e770:	beq	3e820 <fputs@plt+0x39f0c>
   3e774:	ldrb	r3, [ip, #240]	; 0xf0
   3e778:	tst	r3, #1
   3e77c:	beq	3e7f8 <fputs@plt+0x39ee4>
   3e780:	cmp	r5, #0
   3e784:	beq	3e7d0 <fputs@plt+0x39ebc>
   3e788:	mov	r1, sp
   3e78c:	bl	3e62c <fputs@plt+0x39d18>
   3e790:	subs	r6, r0, #0
   3e794:	ble	3e7bc <fputs@plt+0x39ea8>
   3e798:	ldr	r3, [sp]
   3e79c:	mov	r0, #1
   3e7a0:	str	r3, [r5]
   3e7a4:	ldr	r2, [sp, #4]
   3e7a8:	ldr	r3, [r4]
   3e7ac:	cmp	r2, r3
   3e7b0:	bne	3e7cc <fputs@plt+0x39eb8>
   3e7b4:	add	sp, sp, #8
   3e7b8:	pop	{r4, r5, r6, pc}
   3e7bc:	ldr	r0, [sp]
   3e7c0:	bl	59e9c <fputs@plt+0x55588>
   3e7c4:	mov	r0, r6
   3e7c8:	b	3e7a4 <fputs@plt+0x39e90>
   3e7cc:	bl	453c <__stack_chk_fail@plt>
   3e7d0:	ldr	r0, [pc, #120]	; 3e850 <fputs@plt+0x39f3c>
   3e7d4:	movw	r2, #5599	; 0x15df
   3e7d8:	ldr	r1, [pc, #116]	; 3e854 <fputs@plt+0x39f40>
   3e7dc:	ldr	r3, [pc, #116]	; 3e858 <fputs@plt+0x39f44>
   3e7e0:	add	r0, pc, r0
   3e7e4:	add	r1, pc, r1
   3e7e8:	add	r3, pc, r3
   3e7ec:	bl	5af4c <fputs@plt+0x56638>
   3e7f0:	mvn	r0, #21
   3e7f4:	b	3e7a4 <fputs@plt+0x39e90>
   3e7f8:	ldr	r0, [pc, #92]	; 3e85c <fputs@plt+0x39f48>
   3e7fc:	movw	r2, #5598	; 0x15de
   3e800:	ldr	r1, [pc, #88]	; 3e860 <fputs@plt+0x39f4c>
   3e804:	ldr	r3, [pc, #88]	; 3e864 <fputs@plt+0x39f50>
   3e808:	add	r0, pc, r0
   3e80c:	add	r1, pc, r1
   3e810:	add	r3, pc, r3
   3e814:	bl	5af4c <fputs@plt+0x56638>
   3e818:	mvn	r0, #0
   3e81c:	b	3e7a4 <fputs@plt+0x39e90>
   3e820:	ldr	r0, [pc, #64]	; 3e868 <fputs@plt+0x39f54>
   3e824:	movw	r2, #5597	; 0x15dd
   3e828:	ldr	r1, [pc, #60]	; 3e86c <fputs@plt+0x39f58>
   3e82c:	ldr	r3, [pc, #60]	; 3e870 <fputs@plt+0x39f5c>
   3e830:	add	r0, pc, r0
   3e834:	add	r1, pc, r1
   3e838:	add	r3, pc, r3
   3e83c:	bl	5af4c <fputs@plt+0x56638>
   3e840:	mvn	r0, #21
   3e844:	b	3e7a4 <fputs@plt+0x39e90>
   3e848:	andeq	sp, r4, r4, asr #8
   3e84c:	andeq	r0, r0, r0, lsr r4
   3e850:	ldrdeq	r8, [r2], -r4
   3e854:	strdeq	lr, [r2], -ip
   3e858:	andeq	lr, r2, r0, lsl r9
   3e85c:	strdeq	sp, [r2], -ip
   3e860:	ldrdeq	lr, [r2], -r4
   3e864:	andeq	lr, r2, r8, ror #17
   3e868:	andeq	r4, r2, r4, asr #13
   3e86c:	andeq	lr, r2, ip, lsr #3
   3e870:	andeq	lr, r2, r0, asr #17
   3e874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e878:	sub	sp, sp, #68	; 0x44
   3e87c:	ldr	lr, [pc, #476]	; 3ea60 <fputs@plt+0x3a14c>
   3e880:	subs	r8, r0, #0
   3e884:	ldr	ip, [pc, #472]	; 3ea64 <fputs@plt+0x3a150>
   3e888:	add	lr, pc, lr
   3e88c:	str	r3, [sp, #20]
   3e890:	str	r1, [sp, #8]
   3e894:	str	r2, [sp, #16]
   3e898:	mov	r3, lr
   3e89c:	ldr	ip, [lr, ip]
   3e8a0:	ldr	r3, [ip]
   3e8a4:	str	ip, [sp, #12]
   3e8a8:	str	r3, [sp, #60]	; 0x3c
   3e8ac:	beq	3ea40 <fputs@plt+0x3a12c>
   3e8b0:	ldr	ip, [sp, #16]
   3e8b4:	cmp	ip, #0
   3e8b8:	beq	3ea20 <fputs@plt+0x3a10c>
   3e8bc:	ldr	ip, [sp, #20]
   3e8c0:	cmp	ip, #0
   3e8c4:	beq	3e9fc <fputs@plt+0x3a0e8>
   3e8c8:	mov	r1, #1
   3e8cc:	bl	3cf44 <fputs@plt+0x38630>
   3e8d0:	cmp	r0, #0
   3e8d4:	blt	3e9ac <fputs@plt+0x3a098>
   3e8d8:	ldr	r4, [pc, #392]	; 3ea68 <fputs@plt+0x3a154>
   3e8dc:	add	sl, sp, #27
   3e8e0:	ldr	ip, [pc, #388]	; 3ea6c <fputs@plt+0x3a158>
   3e8e4:	add	r9, sp, #28
   3e8e8:	add	r4, pc, r4
   3e8ec:	add	r5, sp, #40	; 0x28
   3e8f0:	add	r7, sp, #44	; 0x2c
   3e8f4:	mov	r6, #0
   3e8f8:	add	ip, pc, ip
   3e8fc:	str	ip, [sp, #4]
   3e900:	mov	r0, r8
   3e904:	mov	r1, sl
   3e908:	mov	r2, r9
   3e90c:	bl	3badc <fputs@plt+0x371c8>
   3e910:	cmp	r0, #0
   3e914:	blt	3e9ac <fputs@plt+0x3a098>
   3e918:	beq	3e9c8 <fputs@plt+0x3a0b4>
   3e91c:	ldrb	fp, [sp, #27]
   3e920:	add	r3, sp, #32
   3e924:	mov	ip, r9
   3e928:	ldm	r4, {r0, r1, r2}
   3e92c:	stm	r3, {r0, r1, r2}
   3e930:	ldr	r2, [ip, #4]!
   3e934:	cmp	r2, fp
   3e938:	beq	3e96c <fputs@plt+0x3a058>
   3e93c:	cmp	ip, r5
   3e940:	bne	3e928 <fputs@plt+0x3a014>
   3e944:	cmp	fp, #97	; 0x61
   3e948:	bne	3e9c8 <fputs@plt+0x3a0b4>
   3e94c:	ldr	ip, [sp, #4]
   3e950:	ldm	ip, {r0, r1, r2, r3}
   3e954:	stm	r7, {r0, r1, r2, r3}
   3e958:	mov	r0, r7
   3e95c:	ldr	r1, [sp, #28]
   3e960:	bl	59dcc <fputs@plt+0x554b8>
   3e964:	cmp	r0, #0
   3e968:	beq	3e9c8 <fputs@plt+0x3a0b4>
   3e96c:	ldr	ip, [sp, #8]
   3e970:	cmp	r6, ip
   3e974:	beq	3e9d0 <fputs@plt+0x3a0bc>
   3e978:	mov	r0, r8
   3e97c:	mov	r1, #0
   3e980:	bl	3d160 <fputs@plt+0x3884c>
   3e984:	cmp	r0, #0
   3e988:	blt	3e9ac <fputs@plt+0x3a098>
   3e98c:	add	r6, r6, #1
   3e990:	b	3e900 <fputs@plt+0x39fec>
   3e994:	ldr	r1, [sp, #20]
   3e998:	bl	3e740 <fputs@plt+0x39e2c>
   3e99c:	cmp	r0, #0
   3e9a0:	ldrge	ip, [sp, #16]
   3e9a4:	movge	r0, #0
   3e9a8:	strge	r0, [ip]
   3e9ac:	ldr	ip, [sp, #12]
   3e9b0:	ldr	r2, [sp, #60]	; 0x3c
   3e9b4:	ldr	r3, [ip]
   3e9b8:	cmp	r2, r3
   3e9bc:	bne	3ea1c <fputs@plt+0x3a108>
   3e9c0:	add	sp, sp, #68	; 0x44
   3e9c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e9c8:	mvn	r0, #5
   3e9cc:	b	3e9ac <fputs@plt+0x3a098>
   3e9d0:	cmp	fp, #97	; 0x61
   3e9d4:	mov	r0, r8
   3e9d8:	beq	3e994 <fputs@plt+0x3a080>
   3e9dc:	mov	r1, fp
   3e9e0:	ldr	r2, [sp, #16]
   3e9e4:	bl	3b10c <fputs@plt+0x367f8>
   3e9e8:	cmp	r0, #0
   3e9ec:	ldrge	ip, [sp, #20]
   3e9f0:	movge	r0, #0
   3e9f4:	strge	r0, [ip]
   3e9f8:	b	3e9ac <fputs@plt+0x3a098>
   3e9fc:	ldr	r0, [pc, #108]	; 3ea70 <fputs@plt+0x3a15c>
   3ea00:	movw	r2, #5619	; 0x15f3
   3ea04:	ldr	r1, [pc, #104]	; 3ea74 <fputs@plt+0x3a160>
   3ea08:	ldr	r3, [pc, #104]	; 3ea78 <fputs@plt+0x3a164>
   3ea0c:	add	r0, pc, r0
   3ea10:	add	r1, pc, r1
   3ea14:	add	r3, pc, r3
   3ea18:	bl	5ac34 <fputs@plt+0x56320>
   3ea1c:	bl	453c <__stack_chk_fail@plt>
   3ea20:	ldr	r0, [pc, #84]	; 3ea7c <fputs@plt+0x3a168>
   3ea24:	movw	r2, #5618	; 0x15f2
   3ea28:	ldr	r1, [pc, #80]	; 3ea80 <fputs@plt+0x3a16c>
   3ea2c:	ldr	r3, [pc, #80]	; 3ea84 <fputs@plt+0x3a170>
   3ea30:	add	r0, pc, r0
   3ea34:	add	r1, pc, r1
   3ea38:	add	r3, pc, r3
   3ea3c:	bl	5ac34 <fputs@plt+0x56320>
   3ea40:	ldr	r0, [pc, #64]	; 3ea88 <fputs@plt+0x3a174>
   3ea44:	movw	r2, #5617	; 0x15f1
   3ea48:	ldr	r1, [pc, #60]	; 3ea8c <fputs@plt+0x3a178>
   3ea4c:	ldr	r3, [pc, #60]	; 3ea90 <fputs@plt+0x3a17c>
   3ea50:	add	r0, pc, r0
   3ea54:	add	r1, pc, r1
   3ea58:	add	r3, pc, r3
   3ea5c:	bl	5ac34 <fputs@plt+0x56320>
   3ea60:	andeq	sp, r4, r8, lsl #6
   3ea64:	andeq	r0, r0, r0, lsr r4
   3ea68:	andeq	sp, r2, r8, asr #23
   3ea6c:	andeq	sp, r4, r8, lsr #15
   3ea70:	andeq	lr, r2, r8, lsl r6
   3ea74:	ldrdeq	sp, [r2], -r0
   3ea78:	andeq	sp, r2, r4, asr #26
   3ea7c:	strdeq	lr, [r2], -r0
   3ea80:	andeq	sp, r2, ip, lsr #31
   3ea84:	andeq	sp, r2, r0, lsr #26
   3ea88:	andeq	r4, r2, r4, lsr #9
   3ea8c:	andeq	sp, r2, ip, lsl #31
   3ea90:	andeq	sp, r2, r0, lsl #26
   3ea94:	cmp	r0, #0
   3ea98:	push	{r3, lr}
   3ea9c:	beq	3eac4 <fputs@plt+0x3a1b0>
   3eaa0:	ldr	r3, [r0, #244]	; 0xf4
   3eaa4:	ldrb	r3, [r3, #1]
   3eaa8:	cmp	r3, #3
   3eaac:	beq	3eab8 <fputs@plt+0x3a1a4>
   3eab0:	mov	r0, #0
   3eab4:	pop	{r3, pc}
   3eab8:	add	r0, r0, #36	; 0x24
   3eabc:	pop	{r3, lr}
   3eac0:	b	2d0f0 <fputs@plt+0x287dc>
   3eac4:	ldr	r0, [pc, #32]	; 3eaec <fputs@plt+0x3a1d8>
   3eac8:	movw	r2, #5665	; 0x1621
   3eacc:	ldr	r1, [pc, #28]	; 3eaf0 <fputs@plt+0x3a1dc>
   3ead0:	ldr	r3, [pc, #28]	; 3eaf4 <fputs@plt+0x3a1e0>
   3ead4:	add	r0, pc, r0
   3ead8:	add	r1, pc, r1
   3eadc:	add	r3, pc, r3
   3eae0:	bl	5af4c <fputs@plt+0x56638>
   3eae4:	mov	r0, #22
   3eae8:	pop	{r3, pc}
   3eaec:	andeq	r4, r2, r0, lsr #8
   3eaf0:	andeq	sp, r2, r8, lsl #30
   3eaf4:	andeq	sp, r2, r8, lsl #26
   3eaf8:	push	{r4, lr}
   3eafc:	subs	r4, r0, #0
   3eb00:	beq	3eb30 <fputs@plt+0x3a21c>
   3eb04:	cmp	r1, #0
   3eb08:	addne	r0, r4, #340	; 0x154
   3eb0c:	beq	3eb28 <fputs@plt+0x3a214>
   3eb10:	ldr	r0, [r0, #12]
   3eb14:	cmp	r0, #0
   3eb18:	popne	{r4, pc}
   3eb1c:	ldr	r0, [pc, #52]	; 3eb58 <fputs@plt+0x3a244>
   3eb20:	add	r0, pc, r0
   3eb24:	pop	{r4, pc}
   3eb28:	bl	34d18 <fputs@plt+0x30404>
   3eb2c:	b	3eb10 <fputs@plt+0x3a1fc>
   3eb30:	ldr	r0, [pc, #36]	; 3eb5c <fputs@plt+0x3a248>
   3eb34:	movw	r2, #5676	; 0x162c
   3eb38:	ldr	r1, [pc, #32]	; 3eb60 <fputs@plt+0x3a24c>
   3eb3c:	ldr	r3, [pc, #32]	; 3eb64 <fputs@plt+0x3a250>
   3eb40:	add	r0, pc, r0
   3eb44:	add	r1, pc, r1
   3eb48:	add	r3, pc, r3
   3eb4c:	bl	5af4c <fputs@plt+0x56638>
   3eb50:	mov	r0, r4
   3eb54:	pop	{r4, pc}
   3eb58:	andeq	r4, r2, ip, lsr #21
   3eb5c:			; <UNDEFINED> instruction: 0x000243b4
   3eb60:	muleq	r2, ip, lr
   3eb64:	andeq	sp, r2, ip, lsr #26
   3eb68:	ldr	r3, [pc, #564]	; 3eda4 <fputs@plt+0x3a490>
   3eb6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eb70:	subs	r6, r0, #0
   3eb74:	ldr	r0, [pc, #556]	; 3eda8 <fputs@plt+0x3a494>
   3eb78:	add	r3, pc, r3
   3eb7c:	sub	sp, sp, #28
   3eb80:	mov	r4, r1
   3eb84:	mov	r9, r2
   3eb88:	ldr	sl, [r3, r0]
   3eb8c:	ldr	r3, [sl]
   3eb90:	str	r3, [sp, #20]
   3eb94:	beq	3ece4 <fputs@plt+0x3a3d0>
   3eb98:	cmp	r1, #0
   3eb9c:	beq	3ed7c <fputs@plt+0x3a468>
   3eba0:	ldrb	r5, [r6, #240]	; 0xf0
   3eba4:	ands	r5, r5, #1
   3eba8:	bne	3ed54 <fputs@plt+0x3a440>
   3ebac:	ldrb	r3, [r1, #240]	; 0xf0
   3ebb0:	tst	r3, #1
   3ebb4:	addne	r8, sp, #3
   3ebb8:	addne	r7, sp, #4
   3ebbc:	addne	fp, sp, #8
   3ebc0:	beq	3ed0c <fputs@plt+0x3a3f8>
   3ebc4:	mov	r0, r4
   3ebc8:	mov	r1, r8
   3ebcc:	mov	r2, r7
   3ebd0:	bl	3badc <fputs@plt+0x371c8>
   3ebd4:	cmp	r0, #0
   3ebd8:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ebdc:	beq	3ecd0 <fputs@plt+0x3a3bc>
   3ebe0:	ldrb	r5, [sp, #3]
   3ebe4:	mov	r0, r5
   3ebe8:	bl	40fe8 <fputs@plt+0x3c6d4>
   3ebec:	mov	r1, r5
   3ebf0:	cmp	r0, #0
   3ebf4:	mov	r0, r4
   3ebf8:	beq	3ec6c <fputs@plt+0x3a358>
   3ebfc:	ldr	r2, [sp, #4]
   3ec00:	bl	3bf24 <fputs@plt+0x37610>
   3ec04:	cmp	r0, #0
   3ec08:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ec0c:	mov	r0, r6
   3ec10:	ldrb	r1, [sp, #3]
   3ec14:	ldr	r2, [sp, #4]
   3ec18:	bl	38aa8 <fputs@plt+0x34194>
   3ec1c:	cmp	r0, #0
   3ec20:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ec24:	mov	r0, r6
   3ec28:	mov	r1, r4
   3ec2c:	mov	r2, #1
   3ec30:	bl	3eb68 <fputs@plt+0x3a254>
   3ec34:	cmp	r0, #0
   3ec38:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ec3c:	mov	r0, r6
   3ec40:	bl	393c4 <fputs@plt+0x34ab0>
   3ec44:	cmp	r0, #0
   3ec48:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ec4c:	mov	r0, r4
   3ec50:	bl	3b94c <fputs@plt+0x37038>
   3ec54:	cmp	r0, #0
   3ec58:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ec5c:	cmp	r9, #0
   3ec60:	beq	3ecd8 <fputs@plt+0x3a3c4>
   3ec64:	mov	r5, #1
   3ec68:	b	3ebc4 <fputs@plt+0x3a2b0>
   3ec6c:	mov	r2, fp
   3ec70:	bl	3b10c <fputs@plt+0x367f8>
   3ec74:	cmp	r0, #0
   3ec78:	blt	3ecb8 <fputs@plt+0x3a3a4>
   3ec7c:	beq	3ed34 <fputs@plt+0x3a420>
   3ec80:	ldrb	r1, [sp, #3]
   3ec84:	mov	r0, r6
   3ec88:	and	r3, r1, #247	; 0xf7
   3ec8c:	cmp	r3, #103	; 0x67
   3ec90:	beq	3eca8 <fputs@plt+0x3a394>
   3ec94:	cmp	r1, #115	; 0x73
   3ec98:	beq	3eca8 <fputs@plt+0x3a394>
   3ec9c:	mov	r2, fp
   3eca0:	bl	38aa0 <fputs@plt+0x3418c>
   3eca4:	b	3ecb0 <fputs@plt+0x3a39c>
   3eca8:	ldr	r2, [sp, #8]
   3ecac:	bl	38aa0 <fputs@plt+0x3418c>
   3ecb0:	cmp	r0, #0
   3ecb4:	bge	3ec5c <fputs@plt+0x3a348>
   3ecb8:	ldr	r2, [sp, #20]
   3ecbc:	ldr	r3, [sl]
   3ecc0:	cmp	r2, r3
   3ecc4:	bne	3ece0 <fputs@plt+0x3a3cc>
   3ecc8:	add	sp, sp, #28
   3eccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ecd0:	mov	r0, r5
   3ecd4:	b	3ecb8 <fputs@plt+0x3a3a4>
   3ecd8:	mov	r0, #1
   3ecdc:	b	3ecb8 <fputs@plt+0x3a3a4>
   3ece0:	bl	453c <__stack_chk_fail@plt>
   3ece4:	ldr	r0, [pc, #192]	; 3edac <fputs@plt+0x3a498>
   3ece8:	movw	r2, #5698	; 0x1642
   3ecec:	ldr	r1, [pc, #188]	; 3edb0 <fputs@plt+0x3a49c>
   3ecf0:	ldr	r3, [pc, #188]	; 3edb4 <fputs@plt+0x3a4a0>
   3ecf4:	add	r0, pc, r0
   3ecf8:	add	r1, pc, r1
   3ecfc:	add	r3, pc, r3
   3ed00:	bl	5af4c <fputs@plt+0x56638>
   3ed04:	mvn	r0, #21
   3ed08:	b	3ecb8 <fputs@plt+0x3a3a4>
   3ed0c:	ldr	r0, [pc, #164]	; 3edb8 <fputs@plt+0x3a4a4>
   3ed10:	movw	r2, #5701	; 0x1645
   3ed14:	ldr	r1, [pc, #160]	; 3edbc <fputs@plt+0x3a4a8>
   3ed18:	ldr	r3, [pc, #160]	; 3edc0 <fputs@plt+0x3a4ac>
   3ed1c:	add	r0, pc, r0
   3ed20:	add	r1, pc, r1
   3ed24:	add	r3, pc, r3
   3ed28:	bl	5af4c <fputs@plt+0x56638>
   3ed2c:	mvn	r0, #0
   3ed30:	b	3ecb8 <fputs@plt+0x3a3a4>
   3ed34:	ldr	r0, [pc, #136]	; 3edc4 <fputs@plt+0x3a4b0>
   3ed38:	movw	r2, #5756	; 0x167c
   3ed3c:	ldr	r1, [pc, #132]	; 3edc8 <fputs@plt+0x3a4b4>
   3ed40:	ldr	r3, [pc, #132]	; 3edcc <fputs@plt+0x3a4b8>
   3ed44:	add	r0, pc, r0
   3ed48:	add	r1, pc, r1
   3ed4c:	add	r3, pc, r3
   3ed50:	bl	5ac34 <fputs@plt+0x56320>
   3ed54:	ldr	r0, [pc, #116]	; 3edd0 <fputs@plt+0x3a4bc>
   3ed58:	movw	r2, #5700	; 0x1644
   3ed5c:	ldr	r1, [pc, #112]	; 3edd4 <fputs@plt+0x3a4c0>
   3ed60:	ldr	r3, [pc, #112]	; 3edd8 <fputs@plt+0x3a4c4>
   3ed64:	add	r0, pc, r0
   3ed68:	add	r1, pc, r1
   3ed6c:	add	r3, pc, r3
   3ed70:	bl	5af4c <fputs@plt+0x56638>
   3ed74:	mvn	r0, #0
   3ed78:	b	3ecb8 <fputs@plt+0x3a3a4>
   3ed7c:	ldr	r0, [pc, #88]	; 3eddc <fputs@plt+0x3a4c8>
   3ed80:	movw	r2, #5699	; 0x1643
   3ed84:	ldr	r1, [pc, #84]	; 3ede0 <fputs@plt+0x3a4cc>
   3ed88:	ldr	r3, [pc, #84]	; 3ede4 <fputs@plt+0x3a4d0>
   3ed8c:	add	r0, pc, r0
   3ed90:	add	r1, pc, r1
   3ed94:	add	r3, pc, r3
   3ed98:	bl	5af4c <fputs@plt+0x56638>
   3ed9c:	mvn	r0, #21
   3eda0:	b	3ecb8 <fputs@plt+0x3a3a4>
   3eda4:	andeq	sp, r4, r8, lsl r0
   3eda8:	andeq	r0, r0, r0, lsr r4
   3edac:	andeq	r4, r2, r0, lsl #4
   3edb0:	andeq	sp, r2, r8, ror #25
   3edb4:			; <UNDEFINED> instruction: 0x0002e4bc
   3edb8:	andeq	lr, r2, r8, lsl r3
   3edbc:	andeq	sp, r2, r0, asr #25
   3edc0:	muleq	r2, r4, r4
   3edc4:	andeq	lr, r2, r0, lsl #6
   3edc8:	muleq	r2, r8, ip
   3edcc:	andeq	lr, r2, ip, ror #8
   3edd0:	andeq	sp, r2, r4, asr #31
   3edd4:	andeq	sp, r2, r8, ror ip
   3edd8:	andeq	lr, r2, ip, asr #8
   3eddc:	andeq	lr, r2, r0, lsr #5
   3ede0:	andeq	sp, r2, r0, asr ip
   3ede4:	andeq	lr, r2, r4, lsr #8
   3ede8:	ldr	r3, [pc, #900]	; 3f174 <fputs@plt+0x3a860>
   3edec:	cmp	r0, #0
   3edf0:	ldr	r2, [pc, #896]	; 3f178 <fputs@plt+0x3a864>
   3edf4:	add	r3, pc, r3
   3edf8:	push	{r4, r5, r6, r7, lr}
   3edfc:	sub	sp, sp, #28
   3ee00:	ldr	r7, [r3, r2]
   3ee04:	mov	r6, r1
   3ee08:	mov	r1, #0
   3ee0c:	str	r1, [sp, #16]
   3ee10:	ldr	r3, [r7]
   3ee14:	str	r3, [sp, #20]
   3ee18:	beq	3f12c <fputs@plt+0x3a818>
   3ee1c:	cmp	r6, #0
   3ee20:	beq	3f0ec <fputs@plt+0x3a7d8>
   3ee24:	ldr	ip, [r6]
   3ee28:	cmp	ip, #0
   3ee2c:	beq	3f14c <fputs@plt+0x3a838>
   3ee30:	ldr	r3, [ip, #244]	; 0xf4
   3ee34:	ldrb	r1, [r3, #1]
   3ee38:	sub	r3, r1, #1
   3ee3c:	cmp	r3, #3
   3ee40:	addls	pc, pc, r3, lsl #2
   3ee44:	b	3f16c <fputs@plt+0x3a858>
   3ee48:	b	3ef98 <fputs@plt+0x3a684>
   3ee4c:	b	3ef4c <fputs@plt+0x3a638>
   3ee50:	b	3ef4c <fputs@plt+0x3a638>
   3ee54:	b	3ee58 <fputs@plt+0x3a544>
   3ee58:	ldr	r2, [ip, #16]
   3ee5c:	add	r1, sp, #16
   3ee60:	ldr	r3, [ip, #20]
   3ee64:	ldr	ip, [ip, #24]
   3ee68:	str	ip, [sp]
   3ee6c:	bl	371d8 <fputs@plt+0x328c4>
   3ee70:	cmp	r0, #0
   3ee74:	blt	3efc0 <fputs@plt+0x3a6ac>
   3ee78:	ldr	r3, [r6]
   3ee7c:	ldr	r0, [sp, #16]
   3ee80:	ldr	r2, [r3, #28]
   3ee84:	cmp	r2, #0
   3ee88:	beq	3ee98 <fputs@plt+0x3a584>
   3ee8c:	ldr	r1, [r0, #28]
   3ee90:	cmp	r1, #0
   3ee94:	beq	3f0a0 <fputs@plt+0x3a78c>
   3ee98:	ldr	r2, [r3, #32]
   3ee9c:	cmp	r2, #0
   3eea0:	beq	3eeb0 <fputs@plt+0x3a59c>
   3eea4:	ldr	r1, [r0, #32]
   3eea8:	cmp	r1, #0
   3eeac:	beq	3f06c <fputs@plt+0x3a758>
   3eeb0:	ldr	r1, [r3, #244]	; 0xf4
   3eeb4:	mov	r2, #1
   3eeb8:	ldr	r3, [r0, #244]	; 0xf4
   3eebc:	ldrb	r1, [r1, #2]
   3eec0:	ldrb	r0, [r3, #2]
   3eec4:	and	r1, r1, #3
   3eec8:	orr	r1, r1, r0
   3eecc:	strb	r1, [r3, #2]
   3eed0:	ldr	r0, [sp, #16]
   3eed4:	ldr	r1, [r6]
   3eed8:	bl	3eb68 <fputs@plt+0x3a254>
   3eedc:	cmp	r0, #0
   3eee0:	blt	3efc0 <fputs@plt+0x3a6ac>
   3eee4:	ldr	r3, [r6]
   3eee8:	mov	r2, #448	; 0x1c0
   3eeec:	ldrd	r4, [r3, r2]
   3eef0:	ldr	r1, [r3, #244]	; 0xf4
   3eef4:	orrs	r2, r4, r5
   3eef8:	beq	3eff0 <fputs@plt+0x3a6dc>
   3eefc:	ldrb	r3, [r1, #3]
   3ef00:	ldr	r0, [sp, #16]
   3ef04:	cmp	r3, #2
   3ef08:	ldrb	r2, [r1]
   3ef0c:	ldr	r3, [r1, #8]
   3ef10:	beq	3f008 <fputs@plt+0x3a6f4>
   3ef14:	cmp	r2, #108	; 0x6c
   3ef18:	ldreq	r2, [r1, #8]
   3ef1c:	revne	r2, r3
   3ef20:	mov	r3, #0
   3ef24:	strd	r4, [sp]
   3ef28:	bl	3abf4 <fputs@plt+0x362e0>
   3ef2c:	cmp	r0, #0
   3ef30:	blt	3efc0 <fputs@plt+0x3a6ac>
   3ef34:	ldr	r0, [r6]
   3ef38:	bl	37178 <fputs@plt+0x32864>
   3ef3c:	ldr	r3, [sp, #16]
   3ef40:	mov	r4, #0
   3ef44:	str	r3, [r6]
   3ef48:	b	3efd4 <fputs@plt+0x3a6c0>
   3ef4c:	bl	35004 <fputs@plt+0x306f0>
   3ef50:	cmp	r0, #0
   3ef54:	str	r0, [sp, #16]
   3ef58:	beq	3f0e0 <fputs@plt+0x3a7cc>
   3ef5c:	ldr	r3, [r6]
   3ef60:	ldrd	r4, [r3, #8]
   3ef64:	mov	r2, r4
   3ef68:	mov	r3, r5
   3ef6c:	strd	r4, [r0, #8]
   3ef70:	bl	36524 <fputs@plt+0x31c10>
   3ef74:	cmp	r0, #0
   3ef78:	blt	3efc0 <fputs@plt+0x3a6ac>
   3ef7c:	ldr	r3, [r6]
   3ef80:	ldr	r2, [r3, #244]	; 0xf4
   3ef84:	ldrb	r2, [r2, #1]
   3ef88:	cmp	r2, #3
   3ef8c:	beq	3f020 <fputs@plt+0x3a70c>
   3ef90:	ldr	r0, [sp, #16]
   3ef94:	b	3ee80 <fputs@plt+0x3a56c>
   3ef98:	ldr	lr, [ip, #20]
   3ef9c:	add	r1, sp, #16
   3efa0:	ldr	r2, [ip, #28]
   3efa4:	ldr	r3, [ip, #16]
   3efa8:	str	lr, [sp]
   3efac:	ldr	ip, [ip, #24]
   3efb0:	str	ip, [sp, #4]
   3efb4:	bl	36c84 <fputs@plt+0x32370>
   3efb8:	cmp	r0, #0
   3efbc:	bge	3ee78 <fputs@plt+0x3a564>
   3efc0:	mov	r4, r0
   3efc4:	ldr	r0, [sp, #16]
   3efc8:	cmp	r0, #0
   3efcc:	beq	3efd4 <fputs@plt+0x3a6c0>
   3efd0:	bl	37178 <fputs@plt+0x32864>
   3efd4:	ldr	r2, [sp, #20]
   3efd8:	mov	r0, r4
   3efdc:	ldr	r3, [r7]
   3efe0:	cmp	r2, r3
   3efe4:	bne	3f0e8 <fputs@plt+0x3a7d4>
   3efe8:	add	sp, sp, #28
   3efec:	pop	{r4, r5, r6, r7, pc}
   3eff0:	ldrb	r3, [r1, #2]
   3eff4:	tst	r3, #1
   3eff8:	movweq	r4, #30784	; 0x7840
   3effc:	moveq	r5, #0
   3f000:	movteq	r4, #381	; 0x17d
   3f004:	b	3eefc <fputs@plt+0x3a5e8>
   3f008:	cmp	r2, #108	; 0x6c
   3f00c:	ldr	r2, [r1, #12]
   3f010:	beq	3f0d4 <fputs@plt+0x3a7c0>
   3f014:	rev	r2, r2
   3f018:	rev	r3, r3
   3f01c:	b	3ef24 <fputs@plt+0x3a610>
   3f020:	ldr	r2, [r3, #36]	; 0x24
   3f024:	ldr	r0, [sp, #16]
   3f028:	cmp	r2, #0
   3f02c:	beq	3ee80 <fputs@plt+0x3a56c>
   3f030:	mov	ip, #115	; 0x73
   3f034:	str	r2, [sp, #4]
   3f038:	add	r1, r0, #40	; 0x28
   3f03c:	mov	r2, #4
   3f040:	mov	r3, #0
   3f044:	str	ip, [sp]
   3f048:	str	r1, [sp, #8]
   3f04c:	bl	347f0 <fputs@plt+0x2fedc>
   3f050:	cmp	r0, #0
   3f054:	blt	3efc0 <fputs@plt+0x3a6ac>
   3f058:	ldr	r0, [sp, #16]
   3f05c:	mvn	r3, #0
   3f060:	str	r3, [r0, #44]	; 0x2c
   3f064:	ldr	r3, [r6]
   3f068:	b	3ee80 <fputs@plt+0x3a56c>
   3f06c:	add	r3, r0, #32
   3f070:	str	r2, [sp, #4]
   3f074:	str	r3, [sp, #8]
   3f078:	mov	r2, #115	; 0x73
   3f07c:	mov	r3, #0
   3f080:	str	r2, [sp]
   3f084:	mov	r2, #7
   3f088:	bl	347f0 <fputs@plt+0x2fedc>
   3f08c:	cmp	r0, #0
   3f090:	blt	3efc0 <fputs@plt+0x3a6ac>
   3f094:	ldr	r0, [sp, #16]
   3f098:	ldr	r3, [r6]
   3f09c:	b	3eeb0 <fputs@plt+0x3a59c>
   3f0a0:	add	r3, r0, #28
   3f0a4:	str	r2, [sp, #4]
   3f0a8:	str	r3, [sp, #8]
   3f0ac:	mov	r2, #115	; 0x73
   3f0b0:	mov	r3, #0
   3f0b4:	str	r2, [sp]
   3f0b8:	mov	r2, #6
   3f0bc:	bl	347f0 <fputs@plt+0x2fedc>
   3f0c0:	cmp	r0, #0
   3f0c4:	blt	3efc0 <fputs@plt+0x3a6ac>
   3f0c8:	ldr	r3, [r6]
   3f0cc:	ldr	r0, [sp, #16]
   3f0d0:	b	3ee98 <fputs@plt+0x3a584>
   3f0d4:	ldr	r2, [r1, #8]
   3f0d8:	ldr	r3, [r1, #12]
   3f0dc:	b	3ef24 <fputs@plt+0x3a610>
   3f0e0:	mvn	r4, #11
   3f0e4:	b	3efd4 <fputs@plt+0x3a6c0>
   3f0e8:	bl	453c <__stack_chk_fail@plt>
   3f0ec:	ldr	r0, [pc, #136]	; 3f17c <fputs@plt+0x3a868>
   3f0f0:	movw	r2, #5810	; 0x16b2
   3f0f4:	ldr	r1, [pc, #132]	; 3f180 <fputs@plt+0x3a86c>
   3f0f8:	ldr	r3, [pc, #132]	; 3f184 <fputs@plt+0x3a870>
   3f0fc:	add	r0, pc, r0
   3f100:	add	r1, pc, r1
   3f104:	add	r3, pc, r3
   3f108:	bl	5ac34 <fputs@plt+0x56320>
   3f10c:	ldr	r3, [sp, #16]
   3f110:	mov	r4, r0
   3f114:	cmp	r3, #0
   3f118:	beq	3f124 <fputs@plt+0x3a810>
   3f11c:	mov	r0, r3
   3f120:	bl	37178 <fputs@plt+0x32864>
   3f124:	mov	r0, r4
   3f128:	bl	4818 <_Unwind_Resume@plt>
   3f12c:	ldr	r0, [pc, #84]	; 3f188 <fputs@plt+0x3a874>
   3f130:	movw	r2, #5809	; 0x16b1
   3f134:	ldr	r1, [pc, #80]	; 3f18c <fputs@plt+0x3a878>
   3f138:	ldr	r3, [pc, #80]	; 3f190 <fputs@plt+0x3a87c>
   3f13c:	add	r0, pc, r0
   3f140:	add	r1, pc, r1
   3f144:	add	r3, pc, r3
   3f148:	bl	5ac34 <fputs@plt+0x56320>
   3f14c:	ldr	r0, [pc, #64]	; 3f194 <fputs@plt+0x3a880>
   3f150:	movw	r2, #5811	; 0x16b3
   3f154:	ldr	r1, [pc, #60]	; 3f198 <fputs@plt+0x3a884>
   3f158:	ldr	r3, [pc, #60]	; 3f19c <fputs@plt+0x3a888>
   3f15c:	add	r0, pc, r0
   3f160:	add	r1, pc, r1
   3f164:	add	r3, pc, r3
   3f168:	bl	5ac34 <fputs@plt+0x56320>
   3f16c:	mvn	r4, #21
   3f170:	b	3efd4 <fputs@plt+0x3a6c0>
   3f174:	muleq	r4, ip, sp
   3f178:	andeq	r0, r0, r0, lsr r4
   3f17c:	strdeq	r3, [r2], -r8
   3f180:	andeq	sp, r2, r0, ror #17
   3f184:	strdeq	sp, [r2], -r8
   3f188:	strdeq	sp, [r2], -ip
   3f18c:	andeq	sp, r2, r0, lsr #17
   3f190:			; <UNDEFINED> instruction: 0x0002d7b8
   3f194:	andeq	sp, r2, ip, lsl #31
   3f198:	andeq	sp, r2, r0, lsl #17
   3f19c:	muleq	r2, r8, r7
   3f1a0:	push	{r3, r4, r5, r6, r7, lr}
   3f1a4:	subs	r6, r0, #0
   3f1a8:	mov	r7, r1
   3f1ac:	mov	r4, r2
   3f1b0:	beq	3f258 <fputs@plt+0x3a944>
   3f1b4:	cmp	r2, #0
   3f1b8:	blt	3f238 <fputs@plt+0x3a924>
   3f1bc:	ldr	r2, [r6, #108]	; 0x6c
   3f1c0:	cmp	r2, #0
   3f1c4:	beq	3f218 <fputs@plt+0x3a904>
   3f1c8:	bl	4e510 <fputs@plt+0x49bfc>
   3f1cc:	mov	r5, r0
   3f1d0:	bl	4e510 <fputs@plt+0x49bfc>
   3f1d4:	cmp	r4, r0
   3f1d8:	bhi	3f210 <fputs@plt+0x3a8fc>
   3f1dc:	ands	r3, r5, #31
   3f1e0:	asr	r0, r4, #5
   3f1e4:	ldr	r1, [r6, #108]	; 0x6c
   3f1e8:	and	r4, r4, #31
   3f1ec:	movne	r3, #1
   3f1f0:	add	r5, r3, r5, lsr #5
   3f1f4:	mov	r2, #1
   3f1f8:	mla	r7, r7, r5, r0
   3f1fc:	ldr	r3, [r1, r7, lsl #2]
   3f200:	ands	r3, r3, r2, lsl r4
   3f204:	moveq	r0, #0
   3f208:	movne	r0, #1
   3f20c:	pop	{r3, r4, r5, r6, r7, pc}
   3f210:	mov	r0, #0
   3f214:	pop	{r3, r4, r5, r6, r7, pc}
   3f218:	ldr	r0, [pc, #88]	; 3f278 <fputs@plt+0x3a964>
   3f21c:	movw	r2, #594	; 0x252
   3f220:	ldr	r1, [pc, #84]	; 3f27c <fputs@plt+0x3a968>
   3f224:	ldr	r3, [pc, #84]	; 3f280 <fputs@plt+0x3a96c>
   3f228:	add	r0, pc, r0
   3f22c:	add	r1, pc, r1
   3f230:	add	r3, pc, r3
   3f234:	bl	5ac34 <fputs@plt+0x56320>
   3f238:	ldr	r0, [pc, #68]	; 3f284 <fputs@plt+0x3a970>
   3f23c:	movw	r2, #593	; 0x251
   3f240:	ldr	r1, [pc, #64]	; 3f288 <fputs@plt+0x3a974>
   3f244:	ldr	r3, [pc, #64]	; 3f28c <fputs@plt+0x3a978>
   3f248:	add	r0, pc, r0
   3f24c:	add	r1, pc, r1
   3f250:	add	r3, pc, r3
   3f254:	bl	5ac34 <fputs@plt+0x56320>
   3f258:	ldr	r0, [pc, #48]	; 3f290 <fputs@plt+0x3a97c>
   3f25c:	mov	r2, #592	; 0x250
   3f260:	ldr	r1, [pc, #44]	; 3f294 <fputs@plt+0x3a980>
   3f264:	ldr	r3, [pc, #44]	; 3f298 <fputs@plt+0x3a984>
   3f268:	add	r0, pc, r0
   3f26c:	add	r1, pc, r1
   3f270:	add	r3, pc, r3
   3f274:	bl	5ac34 <fputs@plt+0x56320>
   3f278:	andeq	lr, r2, ip, lsr r2
   3f27c:	andeq	lr, r2, r4, lsl #4
   3f280:	andeq	lr, r2, r4, lsr r4
   3f284:	andeq	lr, r2, ip, lsl #4
   3f288:	andeq	lr, r2, r4, ror #3
   3f28c:	andeq	lr, r2, r4, lsl r4
   3f290:	andeq	r5, r3, r0, lsr #13
   3f294:	andeq	lr, r2, r4, asr #3
   3f298:	strdeq	lr, [r2], -r4
   3f29c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f2a0:	subs	sl, r0, #0
   3f2a4:	mov	r5, r1
   3f2a8:	mov	r4, r2
   3f2ac:	beq	3f3ac <fputs@plt+0x3aa98>
   3f2b0:	cmp	r2, #0
   3f2b4:	beq	3f38c <fputs@plt+0x3aa78>
   3f2b8:	bl	4e510 <fputs@plt+0x49bfc>
   3f2bc:	ldr	r1, [pc, #264]	; 3f3cc <fputs@plt+0x3aab8>
   3f2c0:	add	r1, pc, r1
   3f2c4:	ands	r3, r0, #31
   3f2c8:	mov	r2, r0
   3f2cc:	mov	r0, r4
   3f2d0:	movne	r3, #1
   3f2d4:	add	r6, r3, r2, lsr #5
   3f2d8:	bl	46f8 <strspn@plt>
   3f2dc:	add	r4, r4, r0
   3f2e0:	mov	r0, r4
   3f2e4:	bl	42a8 <strlen@plt>
   3f2e8:	tst	r0, #7
   3f2ec:	bne	3f364 <fputs@plt+0x3aa50>
   3f2f0:	lsr	r9, r0, #3
   3f2f4:	cmp	r6, r9
   3f2f8:	bcc	3f364 <fputs@plt+0x3aa50>
   3f2fc:	ldr	r3, [sl, #108]	; 0x6c
   3f300:	cmp	r3, #0
   3f304:	beq	3f36c <fputs@plt+0x3aa58>
   3f308:	cmp	r9, #0
   3f30c:	beq	3f35c <fputs@plt+0x3aa48>
   3f310:	sub	r7, r9, #-1073741823	; 0xc0000001
   3f314:	mov	r8, #0
   3f318:	mla	r5, r5, r6, r7
   3f31c:	lsl	r7, r5, #2
   3f320:	add	r6, r4, #8
   3f324:	mov	r5, #0
   3f328:	ldrb	r0, [r4], #1
   3f32c:	bl	4fbf0 <fputs@plt+0x4b2dc>
   3f330:	cmp	r0, #0
   3f334:	blt	3f364 <fputs@plt+0x3aa50>
   3f338:	cmp	r4, r6
   3f33c:	orr	r5, r0, r5, lsl #4
   3f340:	bne	3f328 <fputs@plt+0x3aa14>
   3f344:	add	r8, r8, #1
   3f348:	ldr	r3, [sl, #108]	; 0x6c
   3f34c:	cmp	r8, r9
   3f350:	str	r5, [r3, r7]
   3f354:	sub	r7, r7, #4
   3f358:	bne	3f320 <fputs@plt+0x3aa0c>
   3f35c:	mov	r0, #0
   3f360:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f364:	mvn	r0, #21
   3f368:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f36c:	lsl	r0, r6, #2
   3f370:	mov	r1, #4
   3f374:	bl	3fcc <calloc@plt>
   3f378:	cmp	r0, #0
   3f37c:	str	r0, [sl, #108]	; 0x6c
   3f380:	bne	3f308 <fputs@plt+0x3a9f4>
   3f384:	mvn	r0, #11
   3f388:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f38c:	ldr	r0, [pc, #60]	; 3f3d0 <fputs@plt+0x3aabc>
   3f390:	mov	r2, #648	; 0x288
   3f394:	ldr	r1, [pc, #56]	; 3f3d4 <fputs@plt+0x3aac0>
   3f398:	ldr	r3, [pc, #56]	; 3f3d8 <fputs@plt+0x3aac4>
   3f39c:	add	r0, pc, r0
   3f3a0:	add	r1, pc, r1
   3f3a4:	add	r3, pc, r3
   3f3a8:	bl	5ac34 <fputs@plt+0x56320>
   3f3ac:	ldr	r0, [pc, #40]	; 3f3dc <fputs@plt+0x3aac8>
   3f3b0:	movw	r2, #647	; 0x287
   3f3b4:	ldr	r1, [pc, #36]	; 3f3e0 <fputs@plt+0x3aacc>
   3f3b8:	ldr	r3, [pc, #36]	; 3f3e4 <fputs@plt+0x3aad0>
   3f3bc:	add	r0, pc, r0
   3f3c0:	add	r1, pc, r1
   3f3c4:	add	r3, pc, r3
   3f3c8:	bl	5ac34 <fputs@plt+0x56320>
   3f3cc:	andeq	r9, r2, r0, lsl r7
   3f3d0:	andeq	r7, r3, r4, lsl #4
   3f3d4:	muleq	r2, r0, r0
   3f3d8:	andeq	lr, r2, r0, lsr #6
   3f3dc:	andeq	r5, r3, ip, asr #10
   3f3e0:	andeq	lr, r2, r0, ror r0
   3f3e4:	andeq	lr, r2, r0, lsl #6
   3f3e8:	push	{r4, lr}
   3f3ec:	subs	r4, r0, #0
   3f3f0:	beq	3f430 <fputs@plt+0x3ab1c>
   3f3f4:	ldr	r0, [r4, #92]	; 0x5c
   3f3f8:	bl	4140 <free@plt>
   3f3fc:	ldr	r0, [r4, #96]	; 0x60
   3f400:	bl	4140 <free@plt>
   3f404:	ldr	r0, [r4, #100]	; 0x64
   3f408:	bl	4140 <free@plt>
   3f40c:	ldr	r0, [r4, #104]	; 0x68
   3f410:	bl	4140 <free@plt>
   3f414:	ldr	r0, [r4, #144]	; 0x90
   3f418:	bl	4140 <free@plt>
   3f41c:	ldr	r0, [r4, #128]	; 0x80
   3f420:	bl	4140 <free@plt>
   3f424:	ldr	r0, [r4, #84]	; 0x54
   3f428:	pop	{r4, lr}
   3f42c:	b	59e9c <fputs@plt+0x55588>
   3f430:	ldr	r0, [pc, #24]	; 3f450 <fputs@plt+0x3ab3c>
   3f434:	mov	r2, #45	; 0x2d
   3f438:	ldr	r1, [pc, #20]	; 3f454 <fputs@plt+0x3ab40>
   3f43c:	ldr	r3, [pc, #20]	; 3f458 <fputs@plt+0x3ab44>
   3f440:	add	r0, pc, r0
   3f444:	add	r1, pc, r1
   3f448:	add	r3, pc, r3
   3f44c:	bl	5ac34 <fputs@plt+0x56320>
   3f450:	andeq	r5, r3, r8, asr #9
   3f454:	andeq	sp, r2, ip, ror #31
   3f458:	andeq	lr, r2, ip, lsl #4
   3f45c:	push	{r4, lr}
   3f460:	subs	r4, r0, #0
   3f464:	beq	3f4a0 <fputs@plt+0x3ab8c>
   3f468:	ldrb	r3, [r4]
   3f46c:	cmp	r3, #0
   3f470:	beq	3f490 <fputs@plt+0x3ab7c>
   3f474:	ldr	r3, [r4, #4]
   3f478:	cmp	r3, #0
   3f47c:	addne	r3, r3, #1
   3f480:	strne	r3, [r4, #4]
   3f484:	beq	3f4c4 <fputs@plt+0x3abb0>
   3f488:	mov	r0, r4
   3f48c:	pop	{r4, pc}
   3f490:	sub	r0, r4, #48	; 0x30
   3f494:	bl	370f4 <fputs@plt+0x327e0>
   3f498:	mov	r0, r4
   3f49c:	pop	{r4, pc}
   3f4a0:	ldr	r0, [pc, #60]	; 3f4e4 <fputs@plt+0x3abd0>
   3f4a4:	mov	r2, #67	; 0x43
   3f4a8:	ldr	r1, [pc, #56]	; 3f4e8 <fputs@plt+0x3abd4>
   3f4ac:	ldr	r3, [pc, #56]	; 3f4ec <fputs@plt+0x3abd8>
   3f4b0:	add	r0, pc, r0
   3f4b4:	add	r1, pc, r1
   3f4b8:	add	r3, pc, r3
   3f4bc:	bl	5af4c <fputs@plt+0x56638>
   3f4c0:	b	3f488 <fputs@plt+0x3ab74>
   3f4c4:	ldr	r0, [pc, #36]	; 3f4f0 <fputs@plt+0x3abdc>
   3f4c8:	mov	r2, #70	; 0x46
   3f4cc:	ldr	r1, [pc, #32]	; 3f4f4 <fputs@plt+0x3abe0>
   3f4d0:	ldr	r3, [pc, #32]	; 3f4f8 <fputs@plt+0x3abe4>
   3f4d4:	add	r0, pc, r0
   3f4d8:	add	r1, pc, r1
   3f4dc:	add	r3, pc, r3
   3f4e0:	bl	5ac34 <fputs@plt+0x56320>
   3f4e4:	andeq	r5, r3, r8, asr r4
   3f4e8:	andeq	sp, r2, ip, ror pc
   3f4ec:			; <UNDEFINED> instruction: 0x0002e1b4
   3f4f0:	andeq	sp, r2, r0, lsr #31
   3f4f4:	andeq	sp, r2, r8, asr pc
   3f4f8:	muleq	r2, r0, r1
   3f4fc:	push	{r3, r4, r5, lr}
   3f500:	subs	r4, r0, #0
   3f504:	beq	3f530 <fputs@plt+0x3ac1c>
   3f508:	ldrb	r3, [r4]
   3f50c:	cmp	r3, #0
   3f510:	beq	3f538 <fputs@plt+0x3ac24>
   3f514:	ldr	r5, [r4, #4]
   3f518:	cmp	r5, #0
   3f51c:	beq	3f5c4 <fputs@plt+0x3acb0>
   3f520:	sub	r5, r5, #1
   3f524:	str	r5, [r4, #4]
   3f528:	cmp	r5, #0
   3f52c:	beq	3f548 <fputs@plt+0x3ac34>
   3f530:	mov	r0, #0
   3f534:	pop	{r3, r4, r5, pc}
   3f538:	sub	r0, r4, #48	; 0x30
   3f53c:	bl	37178 <fputs@plt+0x32864>
   3f540:	mov	r0, #0
   3f544:	pop	{r3, r4, r5, pc}
   3f548:	ldr	r0, [r4, #64]	; 0x40
   3f54c:	bl	4140 <free@plt>
   3f550:	ldr	r0, [r4, #68]	; 0x44
   3f554:	bl	4140 <free@plt>
   3f558:	ldr	r0, [r4, #72]	; 0x48
   3f55c:	bl	4140 <free@plt>
   3f560:	ldr	r0, [r4, #76]	; 0x4c
   3f564:	bl	4140 <free@plt>
   3f568:	ldr	r0, [r4, #88]	; 0x58
   3f56c:	bl	4140 <free@plt>
   3f570:	ldr	r0, [r4, #108]	; 0x6c
   3f574:	bl	4140 <free@plt>
   3f578:	ldr	r0, [r4, #120]	; 0x78
   3f57c:	bl	4140 <free@plt>
   3f580:	ldr	r0, [r4, #124]	; 0x7c
   3f584:	bl	4140 <free@plt>
   3f588:	ldr	r0, [r4, #136]	; 0x88
   3f58c:	bl	4140 <free@plt>
   3f590:	ldr	r0, [r4, #140]	; 0x8c
   3f594:	bl	4140 <free@plt>
   3f598:	ldr	r0, [r4, #48]	; 0x30
   3f59c:	bl	4140 <free@plt>
   3f5a0:	ldr	r0, [r4, #128]	; 0x80
   3f5a4:	bl	59e9c <fputs@plt+0x55588>
   3f5a8:	mov	r0, r4
   3f5ac:	str	r5, [r4, #128]	; 0x80
   3f5b0:	bl	3f3e8 <fputs@plt+0x3aad4>
   3f5b4:	mov	r0, r4
   3f5b8:	bl	4140 <free@plt>
   3f5bc:	mov	r0, #0
   3f5c0:	pop	{r3, r4, r5, pc}
   3f5c4:	ldr	r0, [pc, #24]	; 3f5e4 <fputs@plt+0x3acd0>
   3f5c8:	mov	r2, #90	; 0x5a
   3f5cc:	ldr	r1, [pc, #20]	; 3f5e8 <fputs@plt+0x3acd4>
   3f5d0:	ldr	r3, [pc, #20]	; 3f5ec <fputs@plt+0x3acd8>
   3f5d4:	add	r0, pc, r0
   3f5d8:	add	r1, pc, r1
   3f5dc:	add	r3, pc, r3
   3f5e0:	bl	5ac34 <fputs@plt+0x56320>
   3f5e4:	andeq	sp, r2, r0, lsr #29
   3f5e8:	andeq	sp, r2, r8, asr lr
   3f5ec:	andeq	lr, r2, r4, lsr #1
   3f5f0:	push	{r3, lr}
   3f5f4:	mov	r1, #152	; 0x98
   3f5f8:	mov	r0, #1
   3f5fc:	bl	3fcc <calloc@plt>
   3f600:	cmp	r0, #0
   3f604:	movne	r3, #1
   3f608:	strbne	r3, [r0]
   3f60c:	strne	r3, [r0, #4]
   3f610:	pop	{r3, pc}
   3f614:	cmp	r0, #0
   3f618:	push	{r3, r4, r5, lr}
   3f61c:	beq	3f654 <fputs@plt+0x3ad40>
   3f620:	cmp	r1, #0
   3f624:	beq	3f67c <fputs@plt+0x3ad68>
   3f628:	ldrd	r2, [r0, #8]
   3f62c:	mov	r4, #4
   3f630:	mov	r5, #0
   3f634:	and	r2, r2, r4
   3f638:	and	r3, r3, r5
   3f63c:	orrs	ip, r2, r3
   3f640:	ldrne	r3, [r0, #16]
   3f644:	movne	r0, #0
   3f648:	mvneq	r0, #60	; 0x3c
   3f64c:	strne	r3, [r1]
   3f650:	pop	{r3, r4, r5, pc}
   3f654:	ldr	r0, [pc, #72]	; 3f6a4 <fputs@plt+0x3ad90>
   3f658:	mov	r2, #175	; 0xaf
   3f65c:	ldr	r1, [pc, #68]	; 3f6a8 <fputs@plt+0x3ad94>
   3f660:	ldr	r3, [pc, #68]	; 3f6ac <fputs@plt+0x3ad98>
   3f664:	add	r0, pc, r0
   3f668:	add	r1, pc, r1
   3f66c:	add	r3, pc, r3
   3f670:	bl	5af4c <fputs@plt+0x56638>
   3f674:	mvn	r0, #21
   3f678:	pop	{r3, r4, r5, pc}
   3f67c:	ldr	r0, [pc, #44]	; 3f6b0 <fputs@plt+0x3ad9c>
   3f680:	mov	r2, #176	; 0xb0
   3f684:	ldr	r1, [pc, #40]	; 3f6b4 <fputs@plt+0x3ada0>
   3f688:	ldr	r3, [pc, #40]	; 3f6b8 <fputs@plt+0x3ada4>
   3f68c:	add	r0, pc, r0
   3f690:	add	r1, pc, r1
   3f694:	add	r3, pc, r3
   3f698:	bl	5af4c <fputs@plt+0x56638>
   3f69c:	mvn	r0, #21
   3f6a0:	pop	{r3, r4, r5, pc}
   3f6a4:	andeq	r5, r3, r4, lsr #5
   3f6a8:	andeq	sp, r2, r8, asr #27
   3f6ac:	andeq	lr, r2, r8, lsr #32
   3f6b0:	muleq	r3, r8, r5
   3f6b4:	andeq	sp, r2, r0, lsr #27
   3f6b8:	andeq	lr, r2, r0
   3f6bc:	cmp	r0, #0
   3f6c0:	push	{r3, r4, r5, lr}
   3f6c4:	beq	3f6fc <fputs@plt+0x3ade8>
   3f6c8:	cmp	r1, #0
   3f6cc:	beq	3f724 <fputs@plt+0x3ae10>
   3f6d0:	ldrd	r2, [r0, #8]
   3f6d4:	mov	r4, #8
   3f6d8:	mov	r5, #0
   3f6dc:	and	r2, r2, r4
   3f6e0:	and	r3, r3, r5
   3f6e4:	orrs	ip, r2, r3
   3f6e8:	ldrne	r3, [r0, #20]
   3f6ec:	movne	r0, #0
   3f6f0:	mvneq	r0, #60	; 0x3c
   3f6f4:	strne	r3, [r1]
   3f6f8:	pop	{r3, r4, r5, pc}
   3f6fc:	ldr	r0, [pc, #72]	; 3f74c <fputs@plt+0x3ae38>
   3f700:	mov	r2, #186	; 0xba
   3f704:	ldr	r1, [pc, #68]	; 3f750 <fputs@plt+0x3ae3c>
   3f708:	ldr	r3, [pc, #68]	; 3f754 <fputs@plt+0x3ae40>
   3f70c:	add	r0, pc, r0
   3f710:	add	r1, pc, r1
   3f714:	add	r3, pc, r3
   3f718:	bl	5af4c <fputs@plt+0x56638>
   3f71c:	mvn	r0, #21
   3f720:	pop	{r3, r4, r5, pc}
   3f724:	ldr	r0, [pc, #44]	; 3f758 <fputs@plt+0x3ae44>
   3f728:	mov	r2, #187	; 0xbb
   3f72c:	ldr	r1, [pc, #40]	; 3f75c <fputs@plt+0x3ae48>
   3f730:	ldr	r3, [pc, #40]	; 3f760 <fputs@plt+0x3ae4c>
   3f734:	add	r0, pc, r0
   3f738:	add	r1, pc, r1
   3f73c:	add	r3, pc, r3
   3f740:	bl	5af4c <fputs@plt+0x56638>
   3f744:	mvn	r0, #21
   3f748:	pop	{r3, r4, r5, pc}
   3f74c:	strdeq	r5, [r3], -ip
   3f750:	andeq	sp, r2, r0, lsr #26
   3f754:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   3f758:	andeq	sp, r2, r0, asr sp
   3f75c:	strdeq	sp, [r2], -r8
   3f760:	andeq	sp, r2, r0, ror pc
   3f764:	push	{r3, r4, r5, r6, r7, lr}
   3f768:	subs	r3, r0, #0
   3f76c:	beq	3f7ac <fputs@plt+0x3ae98>
   3f770:	cmp	r1, #0
   3f774:	blt	3f7d4 <fputs@plt+0x3aec0>
   3f778:	ldrd	r6, [r3, #8]
   3f77c:	mov	r4, #2097152	; 0x200000
   3f780:	mov	r5, #0
   3f784:	and	r4, r4, r6
   3f788:	and	r5, r5, r7
   3f78c:	orrs	r3, r4, r5
   3f790:	beq	3f7a4 <fputs@plt+0x3ae90>
   3f794:	mov	r2, r1
   3f798:	mov	r1, #2
   3f79c:	pop	{r3, r4, r5, r6, r7, lr}
   3f7a0:	b	3f1a0 <fputs@plt+0x3a88c>
   3f7a4:	mvn	r0, #60	; 0x3c
   3f7a8:	pop	{r3, r4, r5, r6, r7, pc}
   3f7ac:	ldr	r0, [pc, #72]	; 3f7fc <fputs@plt+0x3aee8>
   3f7b0:	mov	r2, #604	; 0x25c
   3f7b4:	ldr	r1, [pc, #68]	; 3f800 <fputs@plt+0x3aeec>
   3f7b8:	ldr	r3, [pc, #68]	; 3f804 <fputs@plt+0x3aef0>
   3f7bc:	add	r0, pc, r0
   3f7c0:	add	r1, pc, r1
   3f7c4:	add	r3, pc, r3
   3f7c8:	bl	5af4c <fputs@plt+0x56638>
   3f7cc:	mvn	r0, #21
   3f7d0:	pop	{r3, r4, r5, r6, r7, pc}
   3f7d4:	ldr	r0, [pc, #44]	; 3f808 <fputs@plt+0x3aef4>
   3f7d8:	movw	r2, #605	; 0x25d
   3f7dc:	ldr	r1, [pc, #40]	; 3f80c <fputs@plt+0x3aef8>
   3f7e0:	ldr	r3, [pc, #40]	; 3f810 <fputs@plt+0x3aefc>
   3f7e4:	add	r0, pc, r0
   3f7e8:	add	r1, pc, r1
   3f7ec:	add	r3, pc, r3
   3f7f0:	bl	5af4c <fputs@plt+0x56638>
   3f7f4:	mvn	r0, #21
   3f7f8:	pop	{r3, r4, r5, r6, r7, pc}
   3f7fc:	andeq	r5, r3, ip, asr #2
   3f800:	andeq	sp, r2, r0, ror ip
   3f804:	andeq	sp, r2, r0, lsr #24
   3f808:	andeq	sp, r2, r0, ror ip
   3f80c:	andeq	sp, r2, r8, asr #24
   3f810:	strdeq	sp, [r2], -r8
   3f814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f818:	add	fp, sp, #32
   3f81c:	ldr	r1, [pc, #2764]	; 402f0 <fputs@plt+0x3b9dc>
   3f820:	sub	sp, sp, #2128	; 0x850
   3f824:	sub	sp, sp, #12
   3f828:	subs	r6, r0, #0
   3f82c:	ldr	r0, [pc, #2752]	; 402f4 <fputs@plt+0x3b9e0>
   3f830:	add	r1, pc, r1
   3f834:	ldr	r7, [r1, r0]
   3f838:	ldr	r1, [r7]
   3f83c:	str	r1, [fp, #-40]	; 0xffffffd8
   3f840:	beq	4029c <fputs@plt+0x3b988>
   3f844:	ldrb	r1, [r6]
   3f848:	cmp	r1, #0
   3f84c:	beq	4027c <fputs@plt+0x3b968>
   3f850:	cmp	r2, #0
   3f854:	sbcs	r0, r3, #0
   3f858:	blt	3f87c <fputs@plt+0x3af68>
   3f85c:	mov	r8, #0
   3f860:	ldr	r2, [fp, #-40]	; 0xffffffd8
   3f864:	mov	r0, r8
   3f868:	ldr	r3, [r7]
   3f86c:	cmp	r2, r3
   3f870:	bne	40278 <fputs@plt+0x3b964>
   3f874:	sub	sp, fp, #32
   3f878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f87c:	ldrd	r0, [r6, #8]
   3f880:	bic	r8, r2, r0
   3f884:	bic	r9, r3, r1
   3f888:	orrs	r2, r8, r9
   3f88c:	beq	3f85c <fputs@plt+0x3af48>
   3f890:	ldr	r3, [fp, #4]
   3f894:	mov	r2, #1
   3f898:	cmp	r3, #0
   3f89c:	mov	r3, #0
   3f8a0:	ble	3fa18 <fputs@plt+0x3b104>
   3f8a4:	ldr	r4, [fp, #4]
   3f8a8:	orr	r0, r0, r2
   3f8ac:	orr	r1, r1, r3
   3f8b0:	strd	r0, [r6, #8]
   3f8b4:	str	r4, [r6, #56]	; 0x38
   3f8b8:	ldr	r2, [fp, #8]
   3f8bc:	cmp	r2, #0
   3f8c0:	ble	3fce8 <fputs@plt+0x3b3d4>
   3f8c4:	ldr	ip, [fp, #8]
   3f8c8:	mov	r2, #2
   3f8cc:	mov	r3, #0
   3f8d0:	orr	r0, r0, r2
   3f8d4:	orr	r1, r1, r3
   3f8d8:	strd	r0, [r6, #8]
   3f8dc:	str	ip, [r6, #60]	; 0x3c
   3f8e0:	movw	r2, #2044	; 0x7fc
   3f8e4:	movt	r2, #480	; 0x1e0
   3f8e8:	mov	r3, #0
   3f8ec:	and	r2, r2, r8
   3f8f0:	and	r3, r3, r9
   3f8f4:	orrs	r0, r2, r3
   3f8f8:	beq	3fae8 <fputs@plt+0x3b1d4>
   3f8fc:	ldr	r1, [fp, #4]
   3f900:	ldr	r4, [pc, #2544]	; 402f8 <fputs@plt+0x3b9e4>
   3f904:	cmp	r1, #0
   3f908:	add	r4, pc, r4
   3f90c:	bne	3feb8 <fputs@plt+0x3b5a4>
   3f910:	ldr	r1, [pc, #2532]	; 402fc <fputs@plt+0x3b9e8>
   3f914:	mov	r0, r4
   3f918:	add	r1, pc, r1
   3f91c:	bl	4314 <fopen64@plt>
   3f920:	subs	sl, r0, #0
   3f924:	beq	40050 <fputs@plt+0x3b73c>
   3f928:	sub	ip, fp, #2048	; 0x800
   3f92c:	mov	r0, #60	; 0x3c
   3f930:	mov	r1, #0
   3f934:	and	r4, r8, r0
   3f938:	and	r5, r9, r1
   3f93c:	strd	r4, [ip, #-68]	; 0xffffffbc
   3f940:	sub	r4, fp, #2080	; 0x820
   3f944:	sub	r5, fp, #2080	; 0x820
   3f948:	sub	r4, r4, #4
   3f94c:	sub	r5, r5, #8
   3f950:	mov	r2, #960	; 0x3c0
   3f954:	mov	r3, #0
   3f958:	and	r0, r8, r2
   3f95c:	and	r1, r9, r3
   3f960:	strd	r0, [ip, #-76]	; 0xffffffb4
   3f964:	mov	r0, #1024	; 0x400
   3f968:	mov	r1, #0
   3f96c:	and	r0, r0, r8
   3f970:	and	r1, r1, r9
   3f974:	strd	r0, [ip, #-84]	; 0xffffffac
   3f978:	mov	r0, r5
   3f97c:	mov	r1, #2048	; 0x800
   3f980:	mov	r2, sl
   3f984:	bl	3f54 <fgets@plt>
   3f988:	cmp	r0, #0
   3f98c:	beq	40250 <fputs@plt+0x3b93c>
   3f990:	mov	r0, r5
   3f994:	bl	4f598 <fputs@plt+0x4ac84>
   3f998:	sub	r0, fp, #2048	; 0x800
   3f99c:	ldrd	r0, [r0, #-68]	; 0xffffffbc
   3f9a0:	orrs	r1, r0, r1
   3f9a4:	beq	3fa34 <fputs@plt+0x3b120>
   3f9a8:	ldr	r1, [pc, #2384]	; 40300 <fputs@plt+0x3b9ec>
   3f9ac:	mov	r0, r5
   3f9b0:	mov	r2, #4
   3f9b4:	add	r1, pc, r1
   3f9b8:	bl	4770 <strncmp@plt>
   3f9bc:	cmp	r0, #0
   3f9c0:	bne	3fa34 <fputs@plt+0x3b120>
   3f9c4:	ldr	r1, [pc, #2360]	; 40304 <fputs@plt+0x3b9f0>
   3f9c8:	mov	r0, r4
   3f9cc:	add	r1, pc, r1
   3f9d0:	bl	46f8 <strspn@plt>
   3f9d4:	sub	r1, r4, #12
   3f9d8:	sub	r3, fp, #2096	; 0x830
   3f9dc:	str	r1, [sp]
   3f9e0:	sub	r1, r4, #8
   3f9e4:	str	r1, [sp, #4]
   3f9e8:	ldr	r1, [pc, #2328]	; 40308 <fputs@plt+0x3b9f4>
   3f9ec:	sub	r3, r3, #4
   3f9f0:	sub	r2, r3, #4
   3f9f4:	add	r1, pc, r1
   3f9f8:	add	r0, r4, r0
   3f9fc:	bl	42b4 <sscanf@plt>
   3fa00:	cmp	r0, #4
   3fa04:	beq	40014 <fputs@plt+0x3b700>
   3fa08:	mvn	r8, #4
   3fa0c:	mov	r0, sl
   3fa10:	bl	3f48 <fclose@plt>
   3fa14:	b	3f860 <fputs@plt+0x3af4c>
   3fa18:	and	r2, r2, r0
   3fa1c:	and	r3, r3, r1
   3fa20:	orrs	r5, r2, r3
   3fa24:	beq	3f85c <fputs@plt+0x3af48>
   3fa28:	ldr	ip, [r6, #56]	; 0x38
   3fa2c:	str	ip, [fp, #4]
   3fa30:	b	3f8b8 <fputs@plt+0x3afa4>
   3fa34:	sub	r2, fp, #2048	; 0x800
   3fa38:	ldrd	r2, [r2, #-76]	; 0xffffffb4
   3fa3c:	orrs	r3, r2, r3
   3fa40:	beq	3fc70 <fputs@plt+0x3b35c>
   3fa44:	ldr	r1, [pc, #2240]	; 4030c <fputs@plt+0x3b9f8>
   3fa48:	mov	r0, r5
   3fa4c:	mov	r2, #4
   3fa50:	add	r1, pc, r1
   3fa54:	bl	4770 <strncmp@plt>
   3fa58:	cmp	r0, #0
   3fa5c:	bne	3fc70 <fputs@plt+0x3b35c>
   3fa60:	ldr	r1, [pc, #2216]	; 40310 <fputs@plt+0x3b9fc>
   3fa64:	mov	r0, r4
   3fa68:	add	r1, pc, r1
   3fa6c:	bl	46f8 <strspn@plt>
   3fa70:	sub	r1, r4, #12
   3fa74:	sub	r3, fp, #2096	; 0x830
   3fa78:	str	r1, [sp]
   3fa7c:	sub	r1, r4, #8
   3fa80:	str	r1, [sp, #4]
   3fa84:	ldr	r1, [pc, #2184]	; 40314 <fputs@plt+0x3ba00>
   3fa88:	sub	r3, r3, #4
   3fa8c:	sub	r2, r3, #4
   3fa90:	add	r1, pc, r1
   3fa94:	add	r0, r4, r0
   3fa98:	bl	42b4 <sscanf@plt>
   3fa9c:	cmp	r0, #4
   3faa0:	bne	3fa08 <fputs@plt+0x3b0f4>
   3faa4:	sub	r1, fp, #2048	; 0x800
   3faa8:	ldrd	r2, [r6, #8]
   3faac:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   3fab0:	ldrd	r0, [r1, #-76]	; 0xffffffb4
   3fab4:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   3fab8:	orr	r2, r2, r0
   3fabc:	orr	r3, r3, r1
   3fac0:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   3fac4:	strd	r2, [r6, #8]
   3fac8:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   3facc:	str	ip, [r6, #32]
   3fad0:	str	lr, [r6, #36]	; 0x24
   3fad4:	str	r0, [r6, #40]	; 0x28
   3fad8:	str	r3, [r6, #44]	; 0x2c
   3fadc:	b	3f978 <fputs@plt+0x3b064>
   3fae0:	mov	r0, sl
   3fae4:	bl	3f48 <fclose@plt>
   3fae8:	mov	r2, #33554432	; 0x2000000
   3faec:	mov	r3, #0
   3faf0:	and	r2, r2, r8
   3faf4:	and	r3, r3, r9
   3faf8:	orrs	r4, r2, r3
   3fafc:	beq	3fb40 <fputs@plt+0x3b22c>
   3fb00:	ldr	r5, [fp, #4]
   3fb04:	ldr	r4, [pc, #2060]	; 40318 <fputs@plt+0x3ba04>
   3fb08:	cmp	r5, #0
   3fb0c:	add	r4, pc, r4
   3fb10:	bne	3fe20 <fputs@plt+0x3b50c>
   3fb14:	mov	r0, r4
   3fb18:	add	r1, r6, #120	; 0x78
   3fb1c:	bl	5e1d4 <fputs@plt+0x598c0>
   3fb20:	cmp	r0, #0
   3fb24:	blt	3fe48 <fputs@plt+0x3b534>
   3fb28:	ldrd	r2, [r6, #8]
   3fb2c:	mov	r0, #33554432	; 0x2000000
   3fb30:	mov	r1, #0
   3fb34:	orr	r2, r2, r0
   3fb38:	orr	r3, r3, r1
   3fb3c:	strd	r2, [r6, #8]
   3fb40:	mov	r4, #2048	; 0x800
   3fb44:	mov	r5, #0
   3fb48:	and	r2, r8, r4
   3fb4c:	and	r3, r9, r5
   3fb50:	orrs	ip, r2, r3
   3fb54:	bne	3fe68 <fputs@plt+0x3b554>
   3fb58:	mov	r4, #8192	; 0x2000
   3fb5c:	mov	r5, #0
   3fb60:	and	r2, r8, r4
   3fb64:	and	r3, r9, r5
   3fb68:	orrs	r0, r2, r3
   3fb6c:	bne	3fe90 <fputs@plt+0x3b57c>
   3fb70:	mov	r2, #16384	; 0x4000
   3fb74:	mov	r3, #0
   3fb78:	and	r2, r2, r8
   3fb7c:	and	r3, r3, r9
   3fb80:	orrs	r1, r2, r3
   3fb84:	beq	3fbd8 <fputs@plt+0x3b2c4>
   3fb88:	ldr	r2, [fp, #4]
   3fb8c:	ldr	r4, [pc, #1928]	; 4031c <fputs@plt+0x3ba08>
   3fb90:	cmp	r2, #0
   3fb94:	add	r4, pc, r4
   3fb98:	bne	40074 <fputs@plt+0x3b760>
   3fb9c:	mov	r0, r4
   3fba0:	add	r1, r6, #76	; 0x4c
   3fba4:	add	r2, r6, #80	; 0x50
   3fba8:	bl	5d820 <fputs@plt+0x58f0c>
   3fbac:	cmp	r0, #0
   3fbb0:	blt	400a0 <fputs@plt+0x3b78c>
   3fbb4:	ldr	r4, [r6, #80]	; 0x50
   3fbb8:	cmp	r4, #0
   3fbbc:	beq	40198 <fputs@plt+0x3b884>
   3fbc0:	ldrd	r2, [r6, #8]
   3fbc4:	mov	r0, #16384	; 0x4000
   3fbc8:	mov	r1, #0
   3fbcc:	orr	r2, r2, r0
   3fbd0:	orr	r3, r3, r1
   3fbd4:	strd	r2, [r6, #8]
   3fbd8:	ldr	r4, [fp, #8]
   3fbdc:	cmp	r4, #0
   3fbe0:	ble	3fbfc <fputs@plt+0x3b2e8>
   3fbe4:	mov	r2, #4096	; 0x1000
   3fbe8:	mov	r3, #0
   3fbec:	and	r2, r2, r8
   3fbf0:	and	r3, r3, r9
   3fbf4:	orrs	r5, r2, r3
   3fbf8:	bne	3fdb4 <fputs@plt+0x3b4a0>
   3fbfc:	mov	r4, #2064384	; 0x1f8000
   3fc00:	mov	r5, #0
   3fc04:	and	r4, r4, r8
   3fc08:	and	r5, r5, r9
   3fc0c:	orrs	ip, r4, r5
   3fc10:	bne	3ff4c <fputs@plt+0x3b638>
   3fc14:	mov	r4, #67108864	; 0x4000000
   3fc18:	mov	r5, #0
   3fc1c:	and	r2, r8, r4
   3fc20:	and	r3, r9, r5
   3fc24:	orrs	r0, r2, r3
   3fc28:	bne	3ff88 <fputs@plt+0x3b674>
   3fc2c:	mov	r4, #134217728	; 0x8000000
   3fc30:	mov	r5, #0
   3fc34:	and	r8, r8, r4
   3fc38:	and	r9, r9, r5
   3fc3c:	orrs	r1, r8, r9
   3fc40:	beq	3f85c <fputs@plt+0x3af48>
   3fc44:	ldr	r0, [fp, #4]
   3fc48:	add	r1, r6, #116	; 0x74
   3fc4c:	bl	5e9d4 <fputs@plt+0x5a0c0>
   3fc50:	cmp	r0, #0
   3fc54:	blt	401c0 <fputs@plt+0x3b8ac>
   3fc58:	ldrd	r2, [r6, #8]
   3fc5c:	mov	r8, #0
   3fc60:	orr	r2, r2, r4
   3fc64:	orr	r3, r3, r5
   3fc68:	strd	r2, [r6, #8]
   3fc6c:	b	3f860 <fputs@plt+0x3af4c>
   3fc70:	sub	r2, fp, #2048	; 0x800
   3fc74:	ldrd	r2, [r2, #-84]	; 0xffffffac
   3fc78:	orrs	r3, r2, r3
   3fc7c:	bne	3fd14 <fputs@plt+0x3b400>
   3fc80:	mov	r2, #2097152	; 0x200000
   3fc84:	mov	r3, #0
   3fc88:	and	r2, r2, r8
   3fc8c:	and	r3, r3, r9
   3fc90:	orrs	r1, r2, r3
   3fc94:	beq	3fee4 <fputs@plt+0x3b5d0>
   3fc98:	ldr	r1, [pc, #1664]	; 40320 <fputs@plt+0x3ba0c>
   3fc9c:	mov	r0, r5
   3fca0:	mov	r2, #7
   3fca4:	add	r1, pc, r1
   3fca8:	bl	4770 <strncmp@plt>
   3fcac:	cmp	r0, #0
   3fcb0:	bne	3fee4 <fputs@plt+0x3b5d0>
   3fcb4:	mov	r0, r6
   3fcb8:	mov	r1, #2
   3fcbc:	add	r2, r4, #3
   3fcc0:	bl	3f29c <fputs@plt+0x3a988>
   3fcc4:	cmp	r0, #0
   3fcc8:	blt	401a8 <fputs@plt+0x3b894>
   3fccc:	ldrd	r2, [r6, #8]
   3fcd0:	mov	r0, #2097152	; 0x200000
   3fcd4:	mov	r1, #0
   3fcd8:	orr	r2, r2, r0
   3fcdc:	orr	r3, r3, r1
   3fce0:	strd	r2, [r6, #8]
   3fce4:	b	3f978 <fputs@plt+0x3b064>
   3fce8:	mov	r2, #2
   3fcec:	mov	r3, #0
   3fcf0:	and	r2, r2, r0
   3fcf4:	and	r3, r3, r1
   3fcf8:	orrs	r4, r2, r3
   3fcfc:	beq	3f8e0 <fputs@plt+0x3afcc>
   3fd00:	ldr	r5, [r6, #56]	; 0x38
   3fd04:	cmp	r5, #0
   3fd08:	str	r5, [fp, #8]
   3fd0c:	ble	3f8e0 <fputs@plt+0x3afcc>
   3fd10:	b	3f8c4 <fputs@plt+0x3afb0>
   3fd14:	ldr	r1, [pc, #1544]	; 40324 <fputs@plt+0x3ba10>
   3fd18:	mov	r0, r5
   3fd1c:	mov	r2, #7
   3fd20:	add	r1, pc, r1
   3fd24:	bl	4770 <strncmp@plt>
   3fd28:	cmp	r0, #0
   3fd2c:	bne	3fc80 <fputs@plt+0x3b36c>
   3fd30:	ldr	r2, [pc, #1520]	; 40328 <fputs@plt+0x3ba14>
   3fd34:	add	r3, r4, #3
   3fd38:	ldr	ip, [pc, #1516]	; 4032c <fputs@plt+0x3ba18>
   3fd3c:	sub	r1, r4, #8
   3fd40:	add	r2, pc, r2
   3fd44:	str	r0, [fp, #-2100]	; 0xfffff7cc
   3fd48:	str	r2, [fp, #-2136]	; 0xfffff7a8
   3fd4c:	add	ip, pc, ip
   3fd50:	sub	r0, r4, #12
   3fd54:	add	r2, r6, #48	; 0x30
   3fd58:	str	ip, [fp, #-2144]	; 0xfffff7a0
   3fd5c:	str	r0, [fp, #-2148]	; 0xfffff79c
   3fd60:	str	r1, [fp, #-2152]	; 0xfffff798
   3fd64:	str	r2, [fp, #-2156]	; 0xfffff794
   3fd68:	mov	r0, r3
   3fd6c:	ldr	r1, [fp, #-2136]	; 0xfffff7a8
   3fd70:	mov	ip, #0
   3fd74:	str	r3, [fp, #-2160]	; 0xfffff790
   3fd78:	str	ip, [fp, #-2092]	; 0xfffff7d4
   3fd7c:	bl	46f8 <strspn@plt>
   3fd80:	ldr	r3, [fp, #-2160]	; 0xfffff790
   3fd84:	add	r1, r3, r0
   3fd88:	ldrb	r3, [r3, r0]
   3fd8c:	str	r1, [fp, #-2140]	; 0xfffff7a4
   3fd90:	cmp	r3, #0
   3fd94:	bne	400b8 <fputs@plt+0x3b7a4>
   3fd98:	ldrd	r2, [r6, #8]
   3fd9c:	mov	r0, #1024	; 0x400
   3fda0:	mov	r1, #0
   3fda4:	orr	r2, r2, r0
   3fda8:	orr	r3, r3, r1
   3fdac:	strd	r2, [r6, #8]
   3fdb0:	b	3f978 <fputs@plt+0x3b064>
   3fdb4:	sub	r0, fp, #2080	; 0x820
   3fdb8:	ldr	r2, [pc, #1392]	; 40330 <fputs@plt+0x3ba1c>
   3fdbc:	sub	r0, r0, #4
   3fdc0:	str	r4, [sp]
   3fdc4:	sub	r0, r0, #8
   3fdc8:	mov	r1, #1
   3fdcc:	add	r2, pc, r2
   3fdd0:	ldr	r3, [fp, #4]
   3fdd4:	mov	ip, #0
   3fdd8:	str	ip, [fp, #-2092]	; 0xfffff7d4
   3fddc:	bl	41ac <__asprintf_chk@plt>
   3fde0:	cmp	r0, #0
   3fde4:	blt	40248 <fputs@plt+0x3b934>
   3fde8:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   3fdec:	add	r1, r6, #68	; 0x44
   3fdf0:	bl	5e1d4 <fputs@plt+0x598c0>
   3fdf4:	cmp	r0, #0
   3fdf8:	blt	40224 <fputs@plt+0x3b910>
   3fdfc:	ldrd	r2, [r6, #8]
   3fe00:	mov	r0, #4096	; 0x1000
   3fe04:	mov	r1, #0
   3fe08:	orr	r2, r2, r0
   3fe0c:	orr	r3, r3, r1
   3fe10:	strd	r2, [r6, #8]
   3fe14:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   3fe18:	bl	4140 <free@plt>
   3fe1c:	b	3fbfc <fputs@plt+0x3b2e8>
   3fe20:	sub	sp, sp, #40	; 0x28
   3fe24:	ldr	r3, [pc, #1288]	; 40334 <fputs@plt+0x3ba20>
   3fe28:	add	r4, sp, #8
   3fe2c:	mov	r1, #1
   3fe30:	mov	r2, #32
   3fe34:	str	r5, [sp]
   3fe38:	mov	r0, r4
   3fe3c:	add	r3, pc, r3
   3fe40:	bl	474c <__sprintf_chk@plt>
   3fe44:	b	3fb14 <fputs@plt+0x3b200>
   3fe48:	add	r3, r0, #2
   3fe4c:	cmn	r0, #22
   3fe50:	cmpne	r3, #1
   3fe54:	bls	3fb40 <fputs@plt+0x3b22c>
   3fe58:	cmn	r0, #13
   3fe5c:	beq	3fb40 <fputs@plt+0x3b22c>
   3fe60:	mov	r8, r0
   3fe64:	b	3f860 <fputs@plt+0x3af4c>
   3fe68:	ldr	r0, [fp, #4]
   3fe6c:	add	r1, r6, #64	; 0x40
   3fe70:	bl	4f628 <fputs@plt+0x4ad14>
   3fe74:	cmp	r0, #0
   3fe78:	blt	401b0 <fputs@plt+0x3b89c>
   3fe7c:	ldrd	r2, [r6, #8]
   3fe80:	orr	r2, r2, r4
   3fe84:	orr	r3, r3, r5
   3fe88:	strd	r2, [r6, #8]
   3fe8c:	b	3fb58 <fputs@plt+0x3b244>
   3fe90:	ldr	r0, [fp, #4]
   3fe94:	add	r1, r6, #72	; 0x48
   3fe98:	bl	4f9b4 <fputs@plt+0x4b0a0>
   3fe9c:	cmp	r0, #0
   3fea0:	blt	401e8 <fputs@plt+0x3b8d4>
   3fea4:	ldrd	r2, [r6, #8]
   3fea8:	orr	r2, r2, r4
   3feac:	orr	r3, r3, r5
   3feb0:	strd	r2, [r6, #8]
   3feb4:	b	3fb70 <fputs@plt+0x3b25c>
   3feb8:	ldr	r3, [fp, #4]
   3febc:	sub	sp, sp, #40	; 0x28
   3fec0:	add	r4, sp, #8
   3fec4:	mov	r1, #1
   3fec8:	mov	r2, #26
   3fecc:	str	r3, [sp]
   3fed0:	mov	r0, r4
   3fed4:	ldr	r3, [pc, #1116]	; 40338 <fputs@plt+0x3ba24>
   3fed8:	add	r3, pc, r3
   3fedc:	bl	474c <__sprintf_chk@plt>
   3fee0:	b	3f910 <fputs@plt+0x3affc>
   3fee4:	mov	r2, #4194304	; 0x400000
   3fee8:	mov	r3, #0
   3feec:	and	r2, r2, r8
   3fef0:	and	r3, r3, r9
   3fef4:	orrs	ip, r2, r3
   3fef8:	beq	3ffb0 <fputs@plt+0x3b69c>
   3fefc:	ldr	r1, [pc, #1080]	; 4033c <fputs@plt+0x3ba28>
   3ff00:	mov	r0, r5
   3ff04:	mov	r2, #7
   3ff08:	add	r1, pc, r1
   3ff0c:	bl	4770 <strncmp@plt>
   3ff10:	cmp	r0, #0
   3ff14:	bne	3ffb0 <fputs@plt+0x3b69c>
   3ff18:	mov	r0, r6
   3ff1c:	mov	r1, #1
   3ff20:	add	r2, r4, #3
   3ff24:	bl	3f29c <fputs@plt+0x3a988>
   3ff28:	cmp	r0, #0
   3ff2c:	blt	401a8 <fputs@plt+0x3b894>
   3ff30:	ldrd	r2, [r6, #8]
   3ff34:	mov	r0, #4194304	; 0x400000
   3ff38:	mov	r1, #0
   3ff3c:	orr	r2, r2, r0
   3ff40:	orr	r3, r3, r1
   3ff44:	strd	r2, [r6, #8]
   3ff48:	b	3f978 <fputs@plt+0x3b064>
   3ff4c:	mov	r0, #0
   3ff50:	ldr	r1, [fp, #4]
   3ff54:	add	r2, r6, #88	; 0x58
   3ff58:	bl	5c7d0 <fputs@plt+0x57ebc>
   3ff5c:	cmp	r0, #0
   3ff60:	blt	40120 <fputs@plt+0x3b80c>
   3ff64:	add	r0, r6, #136	; 0x88
   3ff68:	bl	5cb30 <fputs@plt+0x5821c>
   3ff6c:	cmp	r0, #0
   3ff70:	blt	3fe60 <fputs@plt+0x3b54c>
   3ff74:	ldrd	r2, [r6, #8]
   3ff78:	orr	r2, r2, r4
   3ff7c:	orr	r3, r3, r5
   3ff80:	strd	r2, [r6, #8]
   3ff84:	b	3fc14 <fputs@plt+0x3b300>
   3ff88:	ldr	r0, [fp, #4]
   3ff8c:	add	r1, r6, #112	; 0x70
   3ff90:	bl	5e8a0 <fputs@plt+0x59f8c>
   3ff94:	cmp	r0, #0
   3ff98:	blt	401f8 <fputs@plt+0x3b8e4>
   3ff9c:	ldrd	r2, [r6, #8]
   3ffa0:	orr	r2, r2, r4
   3ffa4:	orr	r3, r3, r5
   3ffa8:	strd	r2, [r6, #8]
   3ffac:	b	3fc2c <fputs@plt+0x3b318>
   3ffb0:	mov	r2, #8388608	; 0x800000
   3ffb4:	mov	r3, #0
   3ffb8:	and	r2, r2, r8
   3ffbc:	and	r3, r3, r9
   3ffc0:	orrs	r0, r2, r3
   3ffc4:	beq	40130 <fputs@plt+0x3b81c>
   3ffc8:	ldr	r1, [pc, #880]	; 40340 <fputs@plt+0x3ba2c>
   3ffcc:	mov	r0, r5
   3ffd0:	mov	r2, #7
   3ffd4:	add	r1, pc, r1
   3ffd8:	bl	4770 <strncmp@plt>
   3ffdc:	subs	r1, r0, #0
   3ffe0:	bne	40130 <fputs@plt+0x3b81c>
   3ffe4:	mov	r0, r6
   3ffe8:	add	r2, r4, #3
   3ffec:	bl	3f29c <fputs@plt+0x3a988>
   3fff0:	cmp	r0, #0
   3fff4:	blt	401a8 <fputs@plt+0x3b894>
   3fff8:	ldrd	r2, [r6, #8]
   3fffc:	mov	r0, #8388608	; 0x800000
   40000:	mov	r1, #0
   40004:	orr	r2, r2, r0
   40008:	orr	r3, r3, r1
   4000c:	strd	r2, [r6, #8]
   40010:	b	3f978 <fputs@plt+0x3b064>
   40014:	sub	r1, fp, #2048	; 0x800
   40018:	ldrd	r2, [r6, #8]
   4001c:	ldr	ip, [fp, #-2104]	; 0xfffff7c8
   40020:	ldrd	r0, [r1, #-68]	; 0xffffffbc
   40024:	ldr	lr, [fp, #-2100]	; 0xfffff7cc
   40028:	orr	r2, r2, r0
   4002c:	orr	r3, r3, r1
   40030:	ldr	r0, [fp, #-2096]	; 0xfffff7d0
   40034:	strd	r2, [r6, #8]
   40038:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   4003c:	str	ip, [r6, #16]
   40040:	str	lr, [r6, #20]
   40044:	str	r0, [r6, #24]
   40048:	str	r3, [r6, #28]
   4004c:	b	3f978 <fputs@plt+0x3b064>
   40050:	bl	48cc <__errno_location@plt>
   40054:	ldr	r3, [r0]
   40058:	cmp	r3, #2
   4005c:	beq	4021c <fputs@plt+0x3b908>
   40060:	cmp	r3, #13
   40064:	cmpne	r3, #1
   40068:	rsbne	r8, r3, #0
   4006c:	bne	3f860 <fputs@plt+0x3af4c>
   40070:	b	3fae8 <fputs@plt+0x3b1d4>
   40074:	ldr	r3, [fp, #4]
   40078:	sub	sp, sp, #40	; 0x28
   4007c:	add	r4, sp, #8
   40080:	mov	r1, #1
   40084:	mov	r2, #27
   40088:	str	r3, [sp]
   4008c:	mov	r0, r4
   40090:	ldr	r3, [pc, #684]	; 40344 <fputs@plt+0x3ba30>
   40094:	add	r3, pc, r3
   40098:	bl	474c <__sprintf_chk@plt>
   4009c:	b	3fb9c <fputs@plt+0x3b288>
   400a0:	cmn	r0, #2
   400a4:	beq	4021c <fputs@plt+0x3b908>
   400a8:	cmn	r0, #1
   400ac:	cmnne	r0, #13
   400b0:	beq	3fbd8 <fputs@plt+0x3b2c4>
   400b4:	b	3fe60 <fputs@plt+0x3b54c>
   400b8:	mov	r0, r1
   400bc:	ldr	r2, [fp, #-2148]	; 0xfffff79c
   400c0:	ldr	r1, [fp, #-2144]	; 0xfffff7a0
   400c4:	ldr	r3, [fp, #-2152]	; 0xfffff798
   400c8:	bl	42b4 <sscanf@plt>
   400cc:	cmp	r0, #1
   400d0:	bne	3fa08 <fputs@plt+0x3b0f4>
   400d4:	ldr	r2, [r6, #52]	; 0x34
   400d8:	sub	r1, fp, #2096	; 0x830
   400dc:	ldr	r0, [fp, #-2156]	; 0xfffff794
   400e0:	sub	r1, r1, #4
   400e4:	mov	r3, #4
   400e8:	add	r2, r2, #1
   400ec:	bl	52ca4 <fputs@plt+0x4e390>
   400f0:	cmp	r0, #0
   400f4:	beq	402bc <fputs@plt+0x3b9a8>
   400f8:	ldr	r3, [r6, #52]	; 0x34
   400fc:	ldr	r2, [r6, #48]	; 0x30
   40100:	ldr	r1, [fp, #-2096]	; 0xfffff7d0
   40104:	add	r0, r3, #1
   40108:	str	r0, [r6, #52]	; 0x34
   4010c:	str	r1, [r2, r3, lsl #2]
   40110:	ldr	r3, [fp, #-2092]	; 0xfffff7d4
   40114:	ldr	r2, [fp, #-2140]	; 0xfffff7a4
   40118:	add	r3, r2, r3
   4011c:	b	3fd68 <fputs@plt+0x3b454>
   40120:	cmn	r0, #1
   40124:	cmnne	r0, #13
   40128:	beq	3fc14 <fputs@plt+0x3b300>
   4012c:	b	3fe60 <fputs@plt+0x3b54c>
   40130:	mov	r2, #16777216	; 0x1000000
   40134:	mov	r3, #0
   40138:	and	r2, r2, r8
   4013c:	and	r3, r3, r9
   40140:	orrs	r1, r2, r3
   40144:	beq	3f978 <fputs@plt+0x3b064>
   40148:	ldr	r1, [pc, #504]	; 40348 <fputs@plt+0x3ba34>
   4014c:	mov	r0, r5
   40150:	mov	r2, #7
   40154:	add	r1, pc, r1
   40158:	bl	4770 <strncmp@plt>
   4015c:	cmp	r0, #0
   40160:	bne	3f978 <fputs@plt+0x3b064>
   40164:	mov	r1, #3
   40168:	mov	r0, r6
   4016c:	add	r2, r4, r1
   40170:	bl	3f29c <fputs@plt+0x3a988>
   40174:	cmp	r0, #0
   40178:	blt	401a8 <fputs@plt+0x3b894>
   4017c:	ldrd	r2, [r6, #8]
   40180:	mov	r0, #16777216	; 0x1000000
   40184:	mov	r1, #0
   40188:	orr	r2, r2, r0
   4018c:	orr	r3, r3, r1
   40190:	strd	r2, [r6, #8]
   40194:	b	3f978 <fputs@plt+0x3b064>
   40198:	ldr	r0, [r6, #76]	; 0x4c
   4019c:	bl	4140 <free@plt>
   401a0:	str	r4, [r6, #76]	; 0x4c
   401a4:	b	3fbd8 <fputs@plt+0x3b2c4>
   401a8:	mov	r8, r0
   401ac:	b	3fa0c <fputs@plt+0x3b0f8>
   401b0:	cmn	r0, #1
   401b4:	cmnne	r0, #13
   401b8:	beq	3fb58 <fputs@plt+0x3b244>
   401bc:	b	3fe60 <fputs@plt+0x3b54c>
   401c0:	cmn	r0, #6
   401c4:	cmnne	r0, #95	; 0x5f
   401c8:	beq	3f85c <fputs@plt+0x3af48>
   401cc:	add	r3, r0, #2
   401d0:	cmp	r3, #1
   401d4:	bls	3f85c <fputs@plt+0x3af48>
   401d8:	cmn	r0, #13
   401dc:	movne	r8, r0
   401e0:	moveq	r8, #0
   401e4:	b	3f860 <fputs@plt+0x3af4c>
   401e8:	cmn	r0, #1
   401ec:	cmnne	r0, #13
   401f0:	beq	3fb70 <fputs@plt+0x3b25c>
   401f4:	b	3fe60 <fputs@plt+0x3b54c>
   401f8:	cmn	r0, #6
   401fc:	cmnne	r0, #95	; 0x5f
   40200:	beq	3fc2c <fputs@plt+0x3b318>
   40204:	add	r3, r0, #2
   40208:	cmp	r3, #1
   4020c:	bls	3fc2c <fputs@plt+0x3b318>
   40210:	cmn	r0, #13
   40214:	bne	3fe60 <fputs@plt+0x3b54c>
   40218:	b	3fc2c <fputs@plt+0x3b318>
   4021c:	mvn	r8, #2
   40220:	b	3f860 <fputs@plt+0x3af4c>
   40224:	cmn	r0, #2
   40228:	beq	40270 <fputs@plt+0x3b95c>
   4022c:	cmn	r0, #1
   40230:	cmnne	r0, #13
   40234:	beq	3fe14 <fputs@plt+0x3b500>
   40238:	mov	r8, r0
   4023c:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   40240:	bl	4140 <free@plt>
   40244:	b	3f860 <fputs@plt+0x3af4c>
   40248:	mvn	r8, #11
   4024c:	b	4023c <fputs@plt+0x3b928>
   40250:	mov	r0, sl
   40254:	bl	4794 <ferror@plt>
   40258:	cmp	r0, #0
   4025c:	beq	3fae0 <fputs@plt+0x3b1cc>
   40260:	bl	48cc <__errno_location@plt>
   40264:	ldr	r8, [r0]
   40268:	rsb	r8, r8, #0
   4026c:	b	3fa0c <fputs@plt+0x3b0f8>
   40270:	mvn	r8, #2
   40274:	b	4023c <fputs@plt+0x3b928>
   40278:	bl	453c <__stack_chk_fail@plt>
   4027c:	ldr	r0, [pc, #200]	; 4034c <fputs@plt+0x3ba38>
   40280:	movw	r2, #691	; 0x2b3
   40284:	ldr	r1, [pc, #196]	; 40350 <fputs@plt+0x3ba3c>
   40288:	ldr	r3, [pc, #196]	; 40354 <fputs@plt+0x3ba40>
   4028c:	add	r0, pc, r0
   40290:	add	r1, pc, r1
   40294:	add	r3, pc, r3
   40298:	bl	5ac34 <fputs@plt+0x56320>
   4029c:	ldr	r0, [pc, #180]	; 40358 <fputs@plt+0x3ba44>
   402a0:	movw	r2, #690	; 0x2b2
   402a4:	ldr	r1, [pc, #176]	; 4035c <fputs@plt+0x3ba48>
   402a8:	ldr	r3, [pc, #176]	; 40360 <fputs@plt+0x3ba4c>
   402ac:	add	r0, pc, r0
   402b0:	add	r1, pc, r1
   402b4:	add	r3, pc, r3
   402b8:	bl	5ac34 <fputs@plt+0x56320>
   402bc:	mvn	r8, #11
   402c0:	b	3fa0c <fputs@plt+0x3b0f8>
   402c4:	mov	r4, r0
   402c8:	mov	r0, sl
   402cc:	bl	3f48 <fclose@plt>
   402d0:	mov	r0, r4
   402d4:	bl	4818 <_Unwind_Resume@plt>
   402d8:	mov	r4, r0
   402dc:	ldr	r0, [fp, #-2092]	; 0xfffff7d4
   402e0:	bl	4140 <free@plt>
   402e4:	b	402d0 <fputs@plt+0x3b9bc>
   402e8:	mov	r4, r0
   402ec:	b	402d0 <fputs@plt+0x3b9bc>
   402f0:	andeq	ip, r4, r0, ror #6
   402f4:	andeq	r0, r0, r0, lsr r4
   402f8:	andeq	sp, r2, ip, asr #24
   402fc:	andeq	r0, r3, r4, ror r9
   40300:	andeq	sp, r2, r0, lsl #24
   40304:	andeq	r9, r2, r4
   40308:	andeq	sp, r2, r4, asr #24
   4030c:	andeq	sp, r2, ip, ror #22
   40310:	andeq	r8, r2, r8, ror #30
   40314:	andeq	sp, r2, r8, lsr #23
   40318:	andeq	sp, r2, ip, asr sl
   4031c:	andeq	sp, r2, ip, ror #19
   40320:	andeq	sp, r2, r0, lsr r9
   40324:	andeq	sp, r2, r4, lsr #17
   40328:	muleq	r2, r0, ip
   4032c:	andeq	sp, r2, r0, lsl #17
   40330:	andeq	sp, r2, r4, asr r8
   40334:			; <UNDEFINED> instruction: 0x0002d7b8
   40338:	andeq	sp, r2, ip, asr #13
   4033c:	ldrdeq	sp, [r2], -r4
   40340:	andeq	sp, r2, r0, lsl r6
   40344:	andeq	sp, r2, r8, ror r5
   40348:	muleq	r2, r8, r4
   4034c:	andeq	sp, r2, r8, lsl #6
   40350:	andeq	sp, r2, r0, lsr #3
   40354:	andeq	sp, r2, r8, lsl #3
   40358:	andeq	r4, r3, ip, asr r6
   4035c:	andeq	sp, r2, r0, lsl #3
   40360:	andeq	sp, r2, r8, ror #2
   40364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40368:	subs	r6, r0, #0
   4036c:	sub	sp, sp, #20
   40370:	mov	r4, r2
   40374:	mov	r5, r3
   40378:	ldr	r7, [sp, #56]	; 0x38
   4037c:	beq	40b5c <fputs@plt+0x3c248>
   40380:	cmp	r7, #0
   40384:	beq	40b3c <fputs@plt+0x3c228>
   40388:	ldrd	r2, [r6, #8]
   4038c:	bic	r2, r4, r2
   40390:	bic	r3, r5, r3
   40394:	orrs	r0, r2, r3
   40398:	beq	403a8 <fputs@plt+0x3ba94>
   4039c:	cmp	r4, #0
   403a0:	sbcs	r1, r5, #0
   403a4:	blt	403c4 <fputs@plt+0x3bab0>
   403a8:	mov	r0, r6
   403ac:	mov	r4, #0
   403b0:	bl	3f45c <fputs@plt+0x3ab48>
   403b4:	str	r0, [r7]
   403b8:	mov	r0, r4
   403bc:	add	sp, sp, #20
   403c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   403c4:	bl	3f5f0 <fputs@plt+0x3acdc>
   403c8:	subs	r8, r0, #0
   403cc:	beq	40b34 <fputs@plt+0x3c220>
   403d0:	ldrd	sl, [r6, #8]
   403d4:	mov	r0, #4
   403d8:	mov	r1, #0
   403dc:	and	r2, sl, r0
   403e0:	and	r3, fp, r1
   403e4:	and	r2, r2, r4
   403e8:	and	r3, r3, r5
   403ec:	orrs	ip, r2, r3
   403f0:	beq	40410 <fputs@plt+0x3bafc>
   403f4:	ldr	ip, [r6, #16]
   403f8:	ldrd	r2, [r8, #8]
   403fc:	str	ip, [r8, #16]
   40400:	orr	r2, r2, r0
   40404:	orr	r3, r3, r1
   40408:	strd	r2, [r8, #8]
   4040c:	ldrd	sl, [r6, #8]
   40410:	mov	r0, #8
   40414:	mov	r1, #0
   40418:	and	r2, r4, r0
   4041c:	and	r3, r5, r1
   40420:	and	r2, r2, sl
   40424:	and	r3, r3, fp
   40428:	orrs	ip, r2, r3
   4042c:	beq	4044c <fputs@plt+0x3bb38>
   40430:	ldr	ip, [r6, #20]
   40434:	ldrd	r2, [r8, #8]
   40438:	str	ip, [r8, #20]
   4043c:	orr	r2, r2, r0
   40440:	orr	r3, r3, r1
   40444:	strd	r2, [r8, #8]
   40448:	ldrd	sl, [r6, #8]
   4044c:	mov	r0, #16
   40450:	mov	r1, #0
   40454:	and	r2, r4, r0
   40458:	and	r3, r5, r1
   4045c:	and	r2, r2, sl
   40460:	and	r3, r3, fp
   40464:	orrs	ip, r2, r3
   40468:	beq	40488 <fputs@plt+0x3bb74>
   4046c:	ldr	ip, [r6, #24]
   40470:	ldrd	r2, [r8, #8]
   40474:	str	ip, [r8, #24]
   40478:	orr	r2, r2, r0
   4047c:	orr	r3, r3, r1
   40480:	strd	r2, [r8, #8]
   40484:	ldrd	sl, [r6, #8]
   40488:	mov	r0, #32
   4048c:	mov	r1, #0
   40490:	and	r2, r4, r0
   40494:	and	r3, r5, r1
   40498:	and	r2, r2, sl
   4049c:	and	r3, r3, fp
   404a0:	orrs	ip, r2, r3
   404a4:	beq	404c4 <fputs@plt+0x3bbb0>
   404a8:	ldr	ip, [r6, #28]
   404ac:	ldrd	r2, [r8, #8]
   404b0:	str	ip, [r8, #28]
   404b4:	orr	r2, r2, r0
   404b8:	orr	r3, r3, r1
   404bc:	strd	r2, [r8, #8]
   404c0:	ldrd	sl, [r6, #8]
   404c4:	mov	r0, #64	; 0x40
   404c8:	mov	r1, #0
   404cc:	and	r2, r4, r0
   404d0:	and	r3, r5, r1
   404d4:	and	r2, r2, sl
   404d8:	and	r3, r3, fp
   404dc:	orrs	ip, r2, r3
   404e0:	beq	40500 <fputs@plt+0x3bbec>
   404e4:	ldr	ip, [r6, #32]
   404e8:	ldrd	r2, [r8, #8]
   404ec:	str	ip, [r8, #32]
   404f0:	orr	r2, r2, r0
   404f4:	orr	r3, r3, r1
   404f8:	strd	r2, [r8, #8]
   404fc:	ldrd	sl, [r6, #8]
   40500:	mov	r0, #128	; 0x80
   40504:	mov	r1, #0
   40508:	and	r2, r4, r0
   4050c:	and	r3, r5, r1
   40510:	and	r2, r2, sl
   40514:	and	r3, r3, fp
   40518:	orrs	ip, r2, r3
   4051c:	beq	4053c <fputs@plt+0x3bc28>
   40520:	ldr	ip, [r6, #36]	; 0x24
   40524:	ldrd	r2, [r8, #8]
   40528:	str	ip, [r8, #36]	; 0x24
   4052c:	orr	r2, r2, r0
   40530:	orr	r3, r3, r1
   40534:	strd	r2, [r8, #8]
   40538:	ldrd	sl, [r6, #8]
   4053c:	mov	r0, #256	; 0x100
   40540:	mov	r1, #0
   40544:	and	r2, r4, r0
   40548:	and	r3, r5, r1
   4054c:	and	r2, r2, sl
   40550:	and	r3, r3, fp
   40554:	orrs	ip, r2, r3
   40558:	beq	40578 <fputs@plt+0x3bc64>
   4055c:	ldr	ip, [r6, #40]	; 0x28
   40560:	ldrd	r2, [r8, #8]
   40564:	str	ip, [r8, #40]	; 0x28
   40568:	orr	r2, r2, r0
   4056c:	orr	r3, r3, r1
   40570:	strd	r2, [r8, #8]
   40574:	ldrd	sl, [r6, #8]
   40578:	mov	r0, #512	; 0x200
   4057c:	mov	r1, #0
   40580:	and	r2, r4, r0
   40584:	and	r3, r5, r1
   40588:	and	r2, r2, sl
   4058c:	and	r3, r3, fp
   40590:	orrs	ip, r2, r3
   40594:	bne	40818 <fputs@plt+0x3bf04>
   40598:	mov	r2, #1024	; 0x400
   4059c:	mov	r3, #0
   405a0:	and	r2, r2, r4
   405a4:	and	r3, r3, r5
   405a8:	and	r2, r2, sl
   405ac:	and	r3, r3, fp
   405b0:	orrs	r0, r2, r3
   405b4:	bne	40878 <fputs@plt+0x3bf64>
   405b8:	mov	r0, #1
   405bc:	mov	r1, #0
   405c0:	and	r2, r4, r0
   405c4:	and	r3, r5, r1
   405c8:	and	r2, r2, sl
   405cc:	and	r3, r3, fp
   405d0:	orrs	ip, r2, r3
   405d4:	beq	405f4 <fputs@plt+0x3bce0>
   405d8:	ldr	ip, [r6, #56]	; 0x38
   405dc:	ldrd	r2, [r8, #8]
   405e0:	str	ip, [r8, #56]	; 0x38
   405e4:	orr	r2, r2, r0
   405e8:	orr	r3, r3, r1
   405ec:	strd	r2, [r8, #8]
   405f0:	ldrd	sl, [r6, #8]
   405f4:	mov	r0, #2
   405f8:	mov	r1, #0
   405fc:	and	r2, r4, r0
   40600:	and	r3, r5, r1
   40604:	and	r2, r2, sl
   40608:	and	r3, r3, fp
   4060c:	orrs	ip, r2, r3
   40610:	bne	40838 <fputs@plt+0x3bf24>
   40614:	mov	r2, #2048	; 0x800
   40618:	mov	r3, #0
   4061c:	and	r2, r2, r4
   40620:	and	r3, r3, r5
   40624:	and	r2, r2, sl
   40628:	and	r3, r3, fp
   4062c:	orrs	r0, r2, r3
   40630:	bne	408c8 <fputs@plt+0x3bfb4>
   40634:	mov	r2, #4096	; 0x1000
   40638:	mov	r3, #0
   4063c:	and	r2, r2, r4
   40640:	and	r3, r3, r5
   40644:	and	r2, r2, sl
   40648:	and	r3, r3, fp
   4064c:	orrs	r1, r2, r3
   40650:	bne	408fc <fputs@plt+0x3bfe8>
   40654:	mov	r2, #8192	; 0x2000
   40658:	mov	r3, #0
   4065c:	and	r2, r2, r4
   40660:	and	r3, r3, r5
   40664:	and	r2, r2, sl
   40668:	and	r3, r3, fp
   4066c:	orrs	r1, r2, r3
   40670:	bne	40930 <fputs@plt+0x3c01c>
   40674:	mov	r2, #16384	; 0x4000
   40678:	mov	r3, #0
   4067c:	and	r2, r2, r4
   40680:	and	r3, r3, r5
   40684:	and	r2, r2, sl
   40688:	and	r3, r3, fp
   4068c:	orrs	r1, r2, r3
   40690:	bne	40964 <fputs@plt+0x3c050>
   40694:	mov	r2, #2064384	; 0x1f8000
   40698:	mov	r3, #0
   4069c:	and	r0, r4, r2
   406a0:	and	r1, r5, r3
   406a4:	and	r2, r0, sl
   406a8:	and	r3, r1, fp
   406ac:	strd	r0, [sp, #8]
   406b0:	orrs	r1, r2, r3
   406b4:	bne	409a4 <fputs@plt+0x3c090>
   406b8:	mov	r2, #31457280	; 0x1e00000
   406bc:	mov	r3, #0
   406c0:	and	r2, r2, r4
   406c4:	and	r3, r3, r5
   406c8:	and	r2, r2, sl
   406cc:	and	r3, r3, fp
   406d0:	orrs	r1, r2, r3
   406d4:	bne	40a1c <fputs@plt+0x3c108>
   406d8:	mov	r2, #33554432	; 0x2000000
   406dc:	mov	r3, #0
   406e0:	and	r2, r2, r4
   406e4:	and	r3, r3, r5
   406e8:	and	r2, r2, sl
   406ec:	and	r3, r3, fp
   406f0:	orrs	ip, r2, r3
   406f4:	bne	409e8 <fputs@plt+0x3c0d4>
   406f8:	mov	r0, #67108864	; 0x4000000
   406fc:	mov	r1, #0
   40700:	and	r2, r4, r0
   40704:	and	r3, r5, r1
   40708:	and	r2, r2, sl
   4070c:	and	r3, r3, fp
   40710:	orrs	ip, r2, r3
   40714:	beq	40734 <fputs@plt+0x3be20>
   40718:	ldr	ip, [r6, #112]	; 0x70
   4071c:	ldrd	r2, [r8, #8]
   40720:	str	ip, [r8, #112]	; 0x70
   40724:	orr	r2, r2, r0
   40728:	orr	r3, r3, r1
   4072c:	strd	r2, [r8, #8]
   40730:	ldrd	sl, [r6, #8]
   40734:	mov	r0, #134217728	; 0x8000000
   40738:	mov	r1, #0
   4073c:	and	r2, r4, r0
   40740:	and	r3, r5, r1
   40744:	and	r2, r2, sl
   40748:	and	r3, r3, fp
   4074c:	orrs	ip, r2, r3
   40750:	bne	40858 <fputs@plt+0x3bf44>
   40754:	mov	r2, #268435456	; 0x10000000
   40758:	mov	r3, #0
   4075c:	and	r2, r2, r4
   40760:	and	r3, r3, r5
   40764:	and	r2, r2, sl
   40768:	and	r3, r3, fp
   4076c:	orrs	r0, r2, r3
   40770:	bne	40ab4 <fputs@plt+0x3c1a0>
   40774:	mov	r2, #536870912	; 0x20000000
   40778:	mov	r3, #0
   4077c:	and	r2, r2, r4
   40780:	and	r3, r3, r5
   40784:	and	r2, r2, sl
   40788:	and	r3, r3, fp
   4078c:	orrs	r1, r2, r3
   40790:	bne	40a80 <fputs@plt+0x3c16c>
   40794:	mov	r2, #1073741824	; 0x40000000
   40798:	mov	r3, #0
   4079c:	and	r2, r2, r4
   407a0:	and	r3, r3, r5
   407a4:	and	r2, r2, sl
   407a8:	and	r3, r3, fp
   407ac:	orrs	ip, r2, r3
   407b0:	bne	40ae8 <fputs@plt+0x3c1d4>
   407b4:	mov	r2, #1
   407b8:	mov	r3, #0
   407bc:	and	r2, r2, sl
   407c0:	and	r3, r3, fp
   407c4:	orrs	r1, r2, r3
   407c8:	mov	r3, #0
   407cc:	mov	r2, #2
   407d0:	and	fp, fp, r3
   407d4:	and	sl, sl, r2
   407d8:	ldrne	r0, [r6, #56]	; 0x38
   407dc:	moveq	r0, #0
   407e0:	orrs	r3, sl, fp
   407e4:	mov	r2, r4
   407e8:	mov	r3, r5
   407ec:	ldrne	r1, [r6, #60]	; 0x3c
   407f0:	moveq	r1, #0
   407f4:	str	r0, [sp]
   407f8:	mov	r0, r8
   407fc:	str	r1, [sp, #4]
   40800:	bl	3f814 <fputs@plt+0x3af00>
   40804:	cmp	r0, #0
   40808:	blt	40b1c <fputs@plt+0x3c208>
   4080c:	str	r8, [r7]
   40810:	mov	r4, #0
   40814:	b	403b8 <fputs@plt+0x3baa4>
   40818:	ldr	ip, [r6, #44]	; 0x2c
   4081c:	ldrd	r2, [r8, #8]
   40820:	str	ip, [r8, #44]	; 0x2c
   40824:	orr	r2, r2, r0
   40828:	orr	r3, r3, r1
   4082c:	strd	r2, [r8, #8]
   40830:	ldrd	sl, [r6, #8]
   40834:	b	40598 <fputs@plt+0x3bc84>
   40838:	ldr	ip, [r6, #60]	; 0x3c
   4083c:	ldrd	r2, [r8, #8]
   40840:	str	ip, [r8, #60]	; 0x3c
   40844:	orr	r2, r2, r0
   40848:	orr	r3, r3, r1
   4084c:	strd	r2, [r8, #8]
   40850:	ldrd	sl, [r6, #8]
   40854:	b	40614 <fputs@plt+0x3bd00>
   40858:	ldr	ip, [r6, #116]	; 0x74
   4085c:	ldrd	r2, [r8, #8]
   40860:	str	ip, [r8, #116]	; 0x74
   40864:	orr	r2, r2, r0
   40868:	orr	r3, r3, r1
   4086c:	strd	r2, [r8, #8]
   40870:	ldrd	sl, [r6, #8]
   40874:	b	40754 <fputs@plt+0x3be40>
   40878:	ldr	r9, [r6, #52]	; 0x34
   4087c:	ldr	sl, [r6, #48]	; 0x30
   40880:	cmp	r9, #0
   40884:	bne	40b7c <fputs@plt+0x3c268>
   40888:	mov	r0, sl
   4088c:	lsl	r1, r9, #2
   40890:	bl	51c04 <fputs@plt+0x4d2f0>
   40894:	cmp	r0, #0
   40898:	str	r0, [r8, #48]	; 0x30
   4089c:	beq	40b2c <fputs@plt+0x3c218>
   408a0:	ldr	ip, [r6, #52]	; 0x34
   408a4:	mov	r0, #1024	; 0x400
   408a8:	ldrd	r2, [r8, #8]
   408ac:	mov	r1, #0
   408b0:	str	ip, [r8, #52]	; 0x34
   408b4:	orr	r2, r2, r0
   408b8:	orr	r3, r3, r1
   408bc:	strd	r2, [r8, #8]
   408c0:	ldrd	sl, [r6, #8]
   408c4:	b	405b8 <fputs@plt+0x3bca4>
   408c8:	ldr	r0, [r6, #64]	; 0x40
   408cc:	bl	480c <__strdup@plt>
   408d0:	cmp	r0, #0
   408d4:	str	r0, [r8, #64]	; 0x40
   408d8:	beq	40b2c <fputs@plt+0x3c218>
   408dc:	ldrd	r2, [r8, #8]
   408e0:	mov	r0, #2048	; 0x800
   408e4:	mov	r1, #0
   408e8:	orr	r2, r2, r0
   408ec:	orr	r3, r3, r1
   408f0:	strd	r2, [r8, #8]
   408f4:	ldrd	sl, [r6, #8]
   408f8:	b	40634 <fputs@plt+0x3bd20>
   408fc:	ldr	r0, [r6, #68]	; 0x44
   40900:	bl	480c <__strdup@plt>
   40904:	cmp	r0, #0
   40908:	str	r0, [r8, #68]	; 0x44
   4090c:	beq	40b2c <fputs@plt+0x3c218>
   40910:	ldrd	r2, [r8, #8]
   40914:	mov	r0, #4096	; 0x1000
   40918:	mov	r1, #0
   4091c:	orr	r2, r2, r0
   40920:	orr	r3, r3, r1
   40924:	strd	r2, [r8, #8]
   40928:	ldrd	sl, [r6, #8]
   4092c:	b	40654 <fputs@plt+0x3bd40>
   40930:	ldr	r0, [r6, #72]	; 0x48
   40934:	bl	480c <__strdup@plt>
   40938:	cmp	r0, #0
   4093c:	str	r0, [r8, #72]	; 0x48
   40940:	beq	40b2c <fputs@plt+0x3c218>
   40944:	ldrd	r2, [r8, #8]
   40948:	mov	r0, #8192	; 0x2000
   4094c:	mov	r1, #0
   40950:	orr	r2, r2, r0
   40954:	orr	r3, r3, r1
   40958:	strd	r2, [r8, #8]
   4095c:	ldrd	sl, [r6, #8]
   40960:	b	40674 <fputs@plt+0x3bd60>
   40964:	ldr	r0, [r6, #76]	; 0x4c
   40968:	ldr	r1, [r6, #80]	; 0x50
   4096c:	bl	51c04 <fputs@plt+0x4d2f0>
   40970:	cmp	r0, #0
   40974:	str	r0, [r8, #76]	; 0x4c
   40978:	beq	40b2c <fputs@plt+0x3c218>
   4097c:	ldr	ip, [r6, #80]	; 0x50
   40980:	mov	r0, #16384	; 0x4000
   40984:	ldrd	r2, [r8, #8]
   40988:	mov	r1, #0
   4098c:	str	ip, [r8, #80]	; 0x50
   40990:	orr	r2, r2, r0
   40994:	orr	r3, r3, r1
   40998:	strd	r2, [r8, #8]
   4099c:	ldrd	sl, [r6, #8]
   409a0:	b	40694 <fputs@plt+0x3bd80>
   409a4:	ldr	r0, [r6, #88]	; 0x58
   409a8:	bl	480c <__strdup@plt>
   409ac:	cmp	r0, #0
   409b0:	str	r0, [r8, #88]	; 0x58
   409b4:	beq	40b2c <fputs@plt+0x3c218>
   409b8:	ldr	r0, [r6, #136]	; 0x88
   409bc:	bl	480c <__strdup@plt>
   409c0:	cmp	r0, #0
   409c4:	str	r0, [r8, #136]	; 0x88
   409c8:	beq	40b2c <fputs@plt+0x3c218>
   409cc:	ldrd	r2, [r8, #8]
   409d0:	ldrd	r0, [sp, #8]
   409d4:	orr	r2, r2, r0
   409d8:	orr	r3, r3, r1
   409dc:	strd	r2, [r8, #8]
   409e0:	ldrd	sl, [r6, #8]
   409e4:	b	406b8 <fputs@plt+0x3bda4>
   409e8:	ldr	r0, [r6, #120]	; 0x78
   409ec:	bl	480c <__strdup@plt>
   409f0:	cmp	r0, #0
   409f4:	str	r0, [r8, #120]	; 0x78
   409f8:	beq	40b2c <fputs@plt+0x3c218>
   409fc:	ldrd	r2, [r8, #8]
   40a00:	mov	r0, #33554432	; 0x2000000
   40a04:	mov	r1, #0
   40a08:	orr	r2, r2, r0
   40a0c:	orr	r3, r3, r1
   40a10:	strd	r2, [r8, #8]
   40a14:	ldrd	sl, [r6, #8]
   40a18:	b	406f8 <fputs@plt+0x3bde4>
   40a1c:	ldr	r9, [r6, #108]	; 0x6c
   40a20:	bl	4e510 <fputs@plt+0x49bfc>
   40a24:	ands	r3, r0, #31
   40a28:	mov	r2, r0
   40a2c:	mov	r0, r9
   40a30:	movne	r3, #1
   40a34:	add	r1, r3, r2, lsr #5
   40a38:	lsl	r1, r1, #4
   40a3c:	bl	51c04 <fputs@plt+0x4d2f0>
   40a40:	cmp	r0, #0
   40a44:	str	r0, [r8, #108]	; 0x6c
   40a48:	beq	40b2c <fputs@plt+0x3c218>
   40a4c:	ldrd	r2, [r6, #8]
   40a50:	mov	r0, #31457280	; 0x1e00000
   40a54:	ldrd	sl, [r8, #8]
   40a58:	mov	r1, #0
   40a5c:	and	r2, r2, r0
   40a60:	and	r3, r3, r1
   40a64:	and	r2, r2, r4
   40a68:	and	r3, r3, r5
   40a6c:	orr	sl, sl, r2
   40a70:	orr	fp, fp, r3
   40a74:	strd	sl, [r8, #8]
   40a78:	ldrd	sl, [r6, #8]
   40a7c:	b	406d8 <fputs@plt+0x3bdc4>
   40a80:	ldr	r0, [r6, #128]	; 0x80
   40a84:	bl	59eb4 <fputs@plt+0x555a0>
   40a88:	cmp	r0, #0
   40a8c:	str	r0, [r8, #128]	; 0x80
   40a90:	beq	40b2c <fputs@plt+0x3c218>
   40a94:	ldrd	r2, [r8, #8]
   40a98:	mov	r0, #536870912	; 0x20000000
   40a9c:	mov	r1, #0
   40aa0:	orr	r2, r2, r0
   40aa4:	orr	r3, r3, r1
   40aa8:	strd	r2, [r8, #8]
   40aac:	ldrd	sl, [r6, #8]
   40ab0:	b	40794 <fputs@plt+0x3be80>
   40ab4:	ldr	r0, [r6, #124]	; 0x7c
   40ab8:	bl	480c <__strdup@plt>
   40abc:	cmp	r0, #0
   40ac0:	str	r0, [r8, #124]	; 0x7c
   40ac4:	beq	40b2c <fputs@plt+0x3c218>
   40ac8:	ldrd	r2, [r8, #8]
   40acc:	mov	r0, #268435456	; 0x10000000
   40ad0:	mov	r1, #0
   40ad4:	orr	r2, r2, r0
   40ad8:	orr	r3, r3, r1
   40adc:	strd	r2, [r8, #8]
   40ae0:	ldrd	sl, [r6, #8]
   40ae4:	b	40774 <fputs@plt+0x3be60>
   40ae8:	ldr	r0, [r6, #140]	; 0x8c
   40aec:	bl	480c <__strdup@plt>
   40af0:	cmp	r0, #0
   40af4:	str	r0, [r8, #140]	; 0x8c
   40af8:	beq	40b2c <fputs@plt+0x3c218>
   40afc:	ldrd	r2, [r8, #8]
   40b00:	mov	r0, #1073741824	; 0x40000000
   40b04:	mov	r1, #0
   40b08:	orr	r2, r2, r0
   40b0c:	orr	r3, r3, r1
   40b10:	strd	r2, [r8, #8]
   40b14:	ldrd	sl, [r6, #8]
   40b18:	b	407b4 <fputs@plt+0x3bea0>
   40b1c:	mov	r4, r0
   40b20:	mov	r0, r8
   40b24:	bl	3f4fc <fputs@plt+0x3abe8>
   40b28:	b	403b8 <fputs@plt+0x3baa4>
   40b2c:	mvn	r4, #11
   40b30:	b	40b20 <fputs@plt+0x3c20c>
   40b34:	mvn	r4, #11
   40b38:	b	403b8 <fputs@plt+0x3baa4>
   40b3c:	ldr	r0, [pc, #112]	; 40bb4 <fputs@plt+0x3c2a0>
   40b40:	movw	r2, #962	; 0x3c2
   40b44:	ldr	r1, [pc, #108]	; 40bb8 <fputs@plt+0x3c2a4>
   40b48:	ldr	r3, [pc, #108]	; 40bbc <fputs@plt+0x3c2a8>
   40b4c:	add	r0, pc, r0
   40b50:	add	r1, pc, r1
   40b54:	add	r3, pc, r3
   40b58:	bl	5ac34 <fputs@plt+0x56320>
   40b5c:	ldr	r0, [pc, #92]	; 40bc0 <fputs@plt+0x3c2ac>
   40b60:	movw	r2, #961	; 0x3c1
   40b64:	ldr	r1, [pc, #88]	; 40bc4 <fputs@plt+0x3c2b0>
   40b68:	ldr	r3, [pc, #88]	; 40bc8 <fputs@plt+0x3c2b4>
   40b6c:	add	r0, pc, r0
   40b70:	add	r1, pc, r1
   40b74:	add	r3, pc, r3
   40b78:	bl	5ac34 <fputs@plt+0x56320>
   40b7c:	mvn	r0, #0
   40b80:	mov	r1, r9
   40b84:	bl	618f8 <fputs@plt+0x5cfe4>
   40b88:	cmp	r0, #3
   40b8c:	bhi	40888 <fputs@plt+0x3bf74>
   40b90:	mov	r3, #0
   40b94:	mvn	r4, #11
   40b98:	str	r3, [r8, #48]	; 0x30
   40b9c:	b	40b20 <fputs@plt+0x3c20c>
   40ba0:	mov	r4, r0
   40ba4:	mov	r0, r8
   40ba8:	bl	3f4fc <fputs@plt+0x3abe8>
   40bac:	mov	r0, r4
   40bb0:	bl	4818 <_Unwind_Resume@plt>
   40bb4:	andeq	r4, r2, r4, lsl ip
   40bb8:	andeq	ip, r2, r0, ror #17
   40bbc:			; <UNDEFINED> instruction: 0x0002c8b0
   40bc0:	muleq	r3, ip, sp
   40bc4:	andeq	ip, r2, r0, asr #17
   40bc8:	muleq	r2, r0, r8
   40bcc:	ldr	ip, [pc, #496]	; 40dc4 <fputs@plt+0x3c4b0>
   40bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40bd4:	subs	r8, r0, #0
   40bd8:	ldr	r0, [pc, #488]	; 40dc8 <fputs@plt+0x3c4b4>
   40bdc:	add	ip, pc, ip
   40be0:	mov	sl, r3
   40be4:	sub	sp, sp, #20
   40be8:	mov	r3, ip
   40bec:	mov	r5, r1
   40bf0:	ldr	r7, [ip, r0]
   40bf4:	mov	r6, r2
   40bf8:	ldr	fp, [sp, #56]	; 0x38
   40bfc:	ldr	r3, [r7]
   40c00:	str	r3, [sp, #12]
   40c04:	beq	40cf8 <fputs@plt+0x3c3e4>
   40c08:	cmp	fp, #0
   40c0c:	beq	40da4 <fputs@plt+0x3c490>
   40c10:	ldrb	r4, [r8]
   40c14:	mov	r0, r4
   40c18:	bl	40f98 <fputs@plt+0x3c684>
   40c1c:	subs	r9, r0, #0
   40c20:	bne	40cd4 <fputs@plt+0x3c3c0>
   40c24:	cmp	r4, #118	; 0x76
   40c28:	beq	40cd4 <fputs@plt+0x3c3c0>
   40c2c:	cmp	r4, #97	; 0x61
   40c30:	beq	40d00 <fputs@plt+0x3c3ec>
   40c34:	cmp	r4, #40	; 0x28
   40c38:	beq	40d3c <fputs@plt+0x3c428>
   40c3c:	cmp	r4, #123	; 0x7b
   40c40:	bne	40cf8 <fputs@plt+0x3c3e4>
   40c44:	cmp	r5, #0
   40c48:	beq	40cf8 <fputs@plt+0x3c3e4>
   40c4c:	cmp	sl, #31
   40c50:	add	r5, r8, #1
   40c54:	bhi	40cf8 <fputs@plt+0x3c3e4>
   40c58:	ldrb	r0, [r8, #1]
   40c5c:	cmp	r0, #125	; 0x7d
   40c60:	beq	40cf8 <fputs@plt+0x3c3e4>
   40c64:	add	sl, sl, #1
   40c68:	add	r9, sp, #8
   40c6c:	mov	r4, #0
   40c70:	cmp	r4, #0
   40c74:	bne	40c84 <fputs@plt+0x3c370>
   40c78:	bl	40f98 <fputs@plt+0x3c684>
   40c7c:	cmp	r0, #0
   40c80:	beq	40cf8 <fputs@plt+0x3c3e4>
   40c84:	str	r9, [sp]
   40c88:	mov	r0, r5
   40c8c:	mov	r1, #0
   40c90:	mov	r2, r6
   40c94:	mov	r3, sl
   40c98:	bl	40bcc <fputs@plt+0x3c2b8>
   40c9c:	cmp	r0, #0
   40ca0:	blt	40ce0 <fputs@plt+0x3c3cc>
   40ca4:	ldr	r3, [sp, #8]
   40ca8:	add	r4, r4, #1
   40cac:	ldrb	r0, [r5, r3]!
   40cb0:	cmp	r0, #125	; 0x7d
   40cb4:	bne	40c70 <fputs@plt+0x3c35c>
   40cb8:	cmp	r4, #2
   40cbc:	bne	40cf8 <fputs@plt+0x3c3e4>
   40cc0:	rsb	r5, r8, r5
   40cc4:	mov	r0, #0
   40cc8:	add	r5, r5, #1
   40ccc:	str	r5, [fp]
   40cd0:	b	40ce0 <fputs@plt+0x3c3cc>
   40cd4:	mov	r0, #0
   40cd8:	mov	r3, #1
   40cdc:	str	r3, [fp]
   40ce0:	ldr	r2, [sp, #12]
   40ce4:	ldr	r3, [r7]
   40ce8:	cmp	r2, r3
   40cec:	bne	40da0 <fputs@plt+0x3c48c>
   40cf0:	add	sp, sp, #20
   40cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40cf8:	mvn	r0, #21
   40cfc:	b	40ce0 <fputs@plt+0x3c3cc>
   40d00:	cmp	r6, #31
   40d04:	bhi	40cf8 <fputs@plt+0x3c3e4>
   40d08:	add	ip, sp, #8
   40d0c:	add	r0, r8, #1
   40d10:	add	r2, r6, #1
   40d14:	mov	r3, sl
   40d18:	mov	r1, #1
   40d1c:	str	ip, [sp]
   40d20:	bl	40bcc <fputs@plt+0x3c2b8>
   40d24:	cmp	r0, #0
   40d28:	ldrge	r3, [sp, #8]
   40d2c:	movge	r0, r9
   40d30:	addge	r3, r3, #1
   40d34:	strge	r3, [fp]
   40d38:	b	40ce0 <fputs@plt+0x3c3cc>
   40d3c:	cmp	sl, #31
   40d40:	add	r4, r8, #1
   40d44:	bhi	40cf8 <fputs@plt+0x3c3e4>
   40d48:	ldrb	r3, [r8, #1]
   40d4c:	cmp	r3, #41	; 0x29
   40d50:	beq	40d8c <fputs@plt+0x3c478>
   40d54:	add	sl, sl, #1
   40d58:	add	r5, sp, #8
   40d5c:	str	r5, [sp]
   40d60:	mov	r0, r4
   40d64:	mov	r1, #0
   40d68:	mov	r2, r6
   40d6c:	mov	r3, sl
   40d70:	bl	40bcc <fputs@plt+0x3c2b8>
   40d74:	cmp	r0, #0
   40d78:	blt	40ce0 <fputs@plt+0x3c3cc>
   40d7c:	ldr	r3, [sp, #8]
   40d80:	ldrb	r2, [r4, r3]!
   40d84:	cmp	r2, #41	; 0x29
   40d88:	bne	40d5c <fputs@plt+0x3c448>
   40d8c:	rsb	r4, r8, r4
   40d90:	mov	r0, #0
   40d94:	add	r4, r4, #1
   40d98:	str	r4, [fp]
   40d9c:	b	40ce0 <fputs@plt+0x3c3cc>
   40da0:	bl	453c <__stack_chk_fail@plt>
   40da4:	ldr	r0, [pc, #32]	; 40dcc <fputs@plt+0x3c4b8>
   40da8:	mov	r2, #39	; 0x27
   40dac:	ldr	r1, [pc, #28]	; 40dd0 <fputs@plt+0x3c4bc>
   40db0:	ldr	r3, [pc, #28]	; 40dd4 <fputs@plt+0x3c4c0>
   40db4:	add	r0, pc, r0
   40db8:	add	r1, pc, r1
   40dbc:	add	r3, pc, r3
   40dc0:	bl	5ac34 <fputs@plt+0x56320>
   40dc4:			; <UNDEFINED> instruction: 0x0004afb4
   40dc8:	andeq	r0, r0, r0, lsr r4
   40dcc:	andeq	r6, r2, r0, lsl #16
   40dd0:	andeq	ip, r2, ip, lsr r9
   40dd4:	andeq	ip, r2, r4, lsl r9
   40dd8:	push	{lr}		; (str lr, [sp, #-4]!)
   40ddc:	sub	sp, sp, #12
   40de0:	mov	r2, #0
   40de4:	str	r1, [sp]
   40de8:	mov	r3, r2
   40dec:	mov	r1, #1
   40df0:	bl	40bcc <fputs@plt+0x3c2b8>
   40df4:	add	sp, sp, #12
   40df8:	pop	{pc}		; (ldr pc, [sp], #4)
   40dfc:	ldr	r3, [pc, #112]	; 40e74 <fputs@plt+0x3c560>
   40e00:	ldr	r2, [pc, #112]	; 40e78 <fputs@plt+0x3c564>
   40e04:	add	r3, pc, r3
   40e08:	push	{r4, r5, lr}
   40e0c:	subs	r5, r0, #0
   40e10:	ldr	r4, [r3, r2]
   40e14:	sub	sp, sp, #20
   40e18:	ldr	r3, [r4]
   40e1c:	str	r3, [sp, #12]
   40e20:	beq	40e68 <fputs@plt+0x3c554>
   40e24:	mov	r2, #0
   40e28:	add	ip, sp, #8
   40e2c:	mov	r3, r2
   40e30:	str	ip, [sp]
   40e34:	bl	40bcc <fputs@plt+0x3c2b8>
   40e38:	cmp	r0, #0
   40e3c:	blt	40e68 <fputs@plt+0x3c554>
   40e40:	ldr	r3, [sp, #8]
   40e44:	ldrb	r0, [r5, r3]
   40e48:	rsbs	r0, r0, #1
   40e4c:	movcc	r0, #0
   40e50:	ldr	r2, [sp, #12]
   40e54:	ldr	r3, [r4]
   40e58:	cmp	r2, r3
   40e5c:	bne	40e70 <fputs@plt+0x3c55c>
   40e60:	add	sp, sp, #20
   40e64:	pop	{r4, r5, pc}
   40e68:	mov	r0, #0
   40e6c:	b	40e50 <fputs@plt+0x3c53c>
   40e70:	bl	453c <__stack_chk_fail@plt>
   40e74:	andeq	sl, r4, ip, lsl #27
   40e78:	andeq	r0, r0, r0, lsr r4
   40e7c:	push	{r4, lr}
   40e80:	subs	r4, r0, #0
   40e84:	beq	40e98 <fputs@plt+0x3c584>
   40e88:	ldrb	r0, [r4]
   40e8c:	bl	40f98 <fputs@plt+0x3c684>
   40e90:	cmp	r0, #0
   40e94:	bne	40ea0 <fputs@plt+0x3c58c>
   40e98:	mov	r0, #0
   40e9c:	pop	{r4, pc}
   40ea0:	add	r0, r4, #1
   40ea4:	mov	r1, #0
   40ea8:	pop	{r4, lr}
   40eac:	b	40dfc <fputs@plt+0x3c4e8>
   40eb0:	ldr	r3, [pc, #176]	; 40f68 <fputs@plt+0x3c654>
   40eb4:	ldr	r2, [pc, #176]	; 40f6c <fputs@plt+0x3c658>
   40eb8:	add	r3, pc, r3
   40ebc:	push	{r4, r5, r6, r7, r8, lr}
   40ec0:	subs	r7, r0, #0
   40ec4:	ldr	r8, [r3, r2]
   40ec8:	sub	sp, sp, #16
   40ecc:	mov	r5, r1
   40ed0:	ldr	r3, [r8]
   40ed4:	str	r3, [sp, #12]
   40ed8:	beq	40f54 <fputs@plt+0x3c640>
   40edc:	ldrb	r3, [r7]
   40ee0:	cmp	r3, #0
   40ee4:	beq	40f5c <fputs@plt+0x3c648>
   40ee8:	add	r6, sp, #8
   40eec:	mov	r4, r7
   40ef0:	b	40f04 <fputs@plt+0x3c5f0>
   40ef4:	ldr	r3, [sp, #8]
   40ef8:	ldrb	r3, [r4, r3]!
   40efc:	cmp	r3, #0
   40f00:	beq	40f40 <fputs@plt+0x3c62c>
   40f04:	mov	r2, #0
   40f08:	str	r6, [sp]
   40f0c:	mov	r3, r2
   40f10:	mov	r0, r4
   40f14:	mov	r1, r5
   40f18:	bl	40bcc <fputs@plt+0x3c2b8>
   40f1c:	cmp	r0, #0
   40f20:	bge	40ef4 <fputs@plt+0x3c5e0>
   40f24:	mov	r0, #0
   40f28:	ldr	r2, [sp, #12]
   40f2c:	ldr	r3, [r8]
   40f30:	cmp	r2, r3
   40f34:	bne	40f64 <fputs@plt+0x3c650>
   40f38:	add	sp, sp, #16
   40f3c:	pop	{r4, r5, r6, r7, r8, pc}
   40f40:	rsb	r7, r7, r4
   40f44:	cmp	r7, #255	; 0xff
   40f48:	movgt	r0, #0
   40f4c:	movle	r0, #1
   40f50:	b	40f28 <fputs@plt+0x3c614>
   40f54:	mov	r0, r7
   40f58:	b	40f28 <fputs@plt+0x3c614>
   40f5c:	mov	r0, #1
   40f60:	b	40f28 <fputs@plt+0x3c614>
   40f64:	bl	453c <__stack_chk_fail@plt>
   40f68:	ldrdeq	sl, [r4], -r8
   40f6c:	andeq	r0, r0, r0, lsr r4
   40f70:	mov	r1, r0
   40f74:	ldr	r0, [pc, #24]	; 40f94 <fputs@plt+0x3c680>
   40f78:	push	{r3, lr}
   40f7c:	mov	r2, #17
   40f80:	add	r0, pc, r0
   40f84:	bl	4878 <memchr@plt>
   40f88:	adds	r0, r0, #0
   40f8c:	movne	r0, #1
   40f90:	pop	{r3, pc}
   40f94:	andeq	ip, r2, r0, ror r8
   40f98:	mov	r1, r0
   40f9c:	ldr	r0, [pc, #24]	; 40fbc <fputs@plt+0x3c6a8>
   40fa0:	push	{r3, lr}
   40fa4:	mov	r2, #13
   40fa8:	add	r0, pc, r0
   40fac:	bl	4878 <memchr@plt>
   40fb0:	adds	r0, r0, #0
   40fb4:	movne	r0, #1
   40fb8:	pop	{r3, pc}
   40fbc:	andeq	ip, r2, r8, asr #15
   40fc0:	mov	r1, r0
   40fc4:	ldr	r0, [pc, #24]	; 40fe4 <fputs@plt+0x3c6d0>
   40fc8:	push	{r3, lr}
   40fcc:	mov	r2, #9
   40fd0:	add	r0, pc, r0
   40fd4:	bl	4878 <memchr@plt>
   40fd8:	adds	r0, r0, #0
   40fdc:	movne	r0, #1
   40fe0:	pop	{r3, pc}
   40fe4:			; <UNDEFINED> instruction: 0x0002c7b4
   40fe8:	mov	r1, r0
   40fec:	ldr	r0, [pc, #24]	; 4100c <fputs@plt+0x3c6f8>
   40ff0:	push	{r3, lr}
   40ff4:	mov	r2, #4
   40ff8:	add	r0, pc, r0
   40ffc:	bl	4878 <memchr@plt>
   41000:	adds	r0, r0, #0
   41004:	movne	r0, #1
   41008:	pop	{r3, pc}
   4100c:	andeq	ip, r2, r8, lsl #15
   41010:	sub	r0, r0, #40	; 0x28
   41014:	uxtb	r0, r0
   41018:	cmp	r0, #83	; 0x53
   4101c:	bhi	41030 <fputs@plt+0x3c71c>
   41020:	ldr	r3, [pc, #16]	; 41038 <fputs@plt+0x3c724>
   41024:	add	r3, pc, r3
   41028:	ldrsb	r0, [r3, r0]
   4102c:	bx	lr
   41030:	mvn	r0, #21
   41034:	bx	lr
   41038:	strdeq	ip, [r2], -r8
   4103c:	sub	r0, r0, #98	; 0x62
   41040:	uxtb	r0, r0
   41044:	cmp	r0, #23
   41048:	bhi	4105c <fputs@plt+0x3c748>
   4104c:	ldr	r3, [pc, #16]	; 41064 <fputs@plt+0x3c750>
   41050:	add	r3, pc, r3
   41054:	ldr	r0, [r3, r0, lsl #2]
   41058:	bx	lr
   4105c:	mvn	r0, #21
   41060:	bx	lr
   41064:	andeq	ip, r2, r0, asr #14
   41068:	push	{r3, r4, r5, lr}
   4106c:	subs	r4, r0, #0
   41070:	beq	4122c <fputs@plt+0x3c918>
   41074:	ldr	r2, [r4, #4]
   41078:	cmp	r2, #0
   4107c:	beq	4120c <fputs@plt+0x3c8f8>
   41080:	ldr	r3, [r4, #16]
   41084:	cmp	r3, #0
   41088:	bne	411ec <fputs@plt+0x3c8d8>
   4108c:	ldr	r3, [r4]
   41090:	cmp	r3, #0
   41094:	beq	411cc <fputs@plt+0x3c8b8>
   41098:	cmp	r3, #201	; 0xc9
   4109c:	bgt	411ac <fputs@plt+0x3c898>
   410a0:	ldr	r1, [r2, #16]
   410a4:	cmp	r1, #0
   410a8:	beq	410e0 <fputs@plt+0x3c7cc>
   410ac:	ldr	r3, [r4, #12]
   410b0:	cmp	r3, #0
   410b4:	beq	41168 <fputs@plt+0x3c854>
   410b8:	ldr	r2, [r3, #8]
   410bc:	cmp	r4, r2
   410c0:	ldreq	r2, [r4, #8]
   410c4:	streq	r2, [r3, #8]
   410c8:	bne	4124c <fputs@plt+0x3c938>
   410cc:	ldr	r3, [r4, #8]
   410d0:	cmp	r3, #0
   410d4:	ldrne	r2, [r4, #12]
   410d8:	strne	r2, [r3, #12]
   410dc:	ldr	r3, [r4]
   410e0:	cmp	r3, #1
   410e4:	beq	4111c <fputs@plt+0x3c808>
   410e8:	sub	r3, r3, #3
   410ec:	cmp	r3, #198	; 0xc6
   410f0:	bhi	41110 <fputs@plt+0x3c7fc>
   410f4:	ldr	r5, [r4, #20]
   410f8:	mov	r0, r5
   410fc:	bl	58a44 <fputs@plt+0x54130>
   41100:	cmp	r0, #0
   41104:	bne	4126c <fputs@plt+0x3c958>
   41108:	mov	r0, r5
   4110c:	bl	5831c <fputs@plt+0x53a08>
   41110:	mov	r0, r4
   41114:	pop	{r3, r4, r5, lr}
   41118:	b	4140 <free@plt>
   4111c:	ldr	r2, [r4, #4]
   41120:	ldr	r3, [r2]
   41124:	cmp	r3, #4
   41128:	beq	41198 <fputs@plt+0x3c884>
   4112c:	sub	r1, r3, #10
   41130:	sub	r3, r3, #4
   41134:	cmp	r3, #4
   41138:	cmphi	r1, #63	; 0x3f
   4113c:	ldr	r1, [r4, #20]
   41140:	bhi	41158 <fputs@plt+0x3c844>
   41144:	cmp	r1, #0
   41148:	beq	41158 <fputs@plt+0x3c844>
   4114c:	ldr	r0, [r2, #20]
   41150:	bl	58774 <fputs@plt+0x53e60>
   41154:	ldr	r1, [r4, #20]
   41158:	mov	r0, r1
   4115c:	bl	4140 <free@plt>
   41160:	ldr	r3, [r4]
   41164:	b	410e8 <fputs@plt+0x3c7d4>
   41168:	cmp	r4, r1
   4116c:	ldreq	r3, [r4, #8]
   41170:	streq	r3, [r2, #16]
   41174:	beq	410cc <fputs@plt+0x3c7b8>
   41178:	ldr	r0, [pc, #268]	; 4128c <fputs@plt+0x3c978>
   4117c:	mov	r2, #88	; 0x58
   41180:	ldr	r1, [pc, #264]	; 41290 <fputs@plt+0x3c97c>
   41184:	ldr	r3, [pc, #264]	; 41294 <fputs@plt+0x3c980>
   41188:	add	r0, pc, r0
   4118c:	add	r1, pc, r1
   41190:	add	r3, pc, r3
   41194:	bl	5ac34 <fputs@plt+0x56320>
   41198:	ldrb	r1, [r4, #24]
   4119c:	ldr	r0, [r2, #20]
   411a0:	bl	58774 <fputs@plt+0x53e60>
   411a4:	ldr	r1, [r4, #20]
   411a8:	b	41158 <fputs@plt+0x3c844>
   411ac:	ldr	r0, [pc, #228]	; 41298 <fputs@plt+0x3c984>
   411b0:	mov	r2, #79	; 0x4f
   411b4:	ldr	r1, [pc, #224]	; 4129c <fputs@plt+0x3c988>
   411b8:	ldr	r3, [pc, #224]	; 412a0 <fputs@plt+0x3c98c>
   411bc:	add	r0, pc, r0
   411c0:	add	r1, pc, r1
   411c4:	add	r3, pc, r3
   411c8:	bl	5ac34 <fputs@plt+0x56320>
   411cc:	ldr	r0, [pc, #208]	; 412a4 <fputs@plt+0x3c990>
   411d0:	mov	r2, #78	; 0x4e
   411d4:	ldr	r1, [pc, #204]	; 412a8 <fputs@plt+0x3c994>
   411d8:	ldr	r3, [pc, #204]	; 412ac <fputs@plt+0x3c998>
   411dc:	add	r0, pc, r0
   411e0:	add	r1, pc, r1
   411e4:	add	r3, pc, r3
   411e8:	bl	5ac34 <fputs@plt+0x56320>
   411ec:	ldr	r0, [pc, #188]	; 412b0 <fputs@plt+0x3c99c>
   411f0:	mov	r2, #77	; 0x4d
   411f4:	ldr	r1, [pc, #184]	; 412b4 <fputs@plt+0x3c9a0>
   411f8:	ldr	r3, [pc, #184]	; 412b8 <fputs@plt+0x3c9a4>
   411fc:	add	r0, pc, r0
   41200:	add	r1, pc, r1
   41204:	add	r3, pc, r3
   41208:	bl	5ac34 <fputs@plt+0x56320>
   4120c:	ldr	r0, [pc, #168]	; 412bc <fputs@plt+0x3c9a8>
   41210:	mov	r2, #76	; 0x4c
   41214:	ldr	r1, [pc, #164]	; 412c0 <fputs@plt+0x3c9ac>
   41218:	ldr	r3, [pc, #164]	; 412c4 <fputs@plt+0x3c9b0>
   4121c:	add	r0, pc, r0
   41220:	add	r1, pc, r1
   41224:	add	r3, pc, r3
   41228:	bl	5ac34 <fputs@plt+0x56320>
   4122c:	ldr	r0, [pc, #148]	; 412c8 <fputs@plt+0x3c9b4>
   41230:	mov	r2, #75	; 0x4b
   41234:	ldr	r1, [pc, #144]	; 412cc <fputs@plt+0x3c9b8>
   41238:	ldr	r3, [pc, #144]	; 412d0 <fputs@plt+0x3c9bc>
   4123c:	add	r0, pc, r0
   41240:	add	r1, pc, r1
   41244:	add	r3, pc, r3
   41248:	bl	5ac34 <fputs@plt+0x56320>
   4124c:	ldr	r0, [pc, #128]	; 412d4 <fputs@plt+0x3c9c0>
   41250:	mov	r2, #85	; 0x55
   41254:	ldr	r1, [pc, #124]	; 412d8 <fputs@plt+0x3c9c4>
   41258:	ldr	r3, [pc, #124]	; 412dc <fputs@plt+0x3c9c8>
   4125c:	add	r0, pc, r0
   41260:	add	r1, pc, r1
   41264:	add	r3, pc, r3
   41268:	bl	5ac34 <fputs@plt+0x56320>
   4126c:	ldr	r0, [pc, #108]	; 412e0 <fputs@plt+0x3c9cc>
   41270:	mov	r2, #109	; 0x6d
   41274:	ldr	r1, [pc, #104]	; 412e4 <fputs@plt+0x3c9d0>
   41278:	ldr	r3, [pc, #104]	; 412e8 <fputs@plt+0x3c9d4>
   4127c:	add	r0, pc, r0
   41280:	add	r1, pc, r1
   41284:	add	r3, pc, r3
   41288:	bl	5ac34 <fputs@plt+0x56320>
   4128c:	andeq	ip, r2, r8, lsl #15
   41290:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   41294:	andeq	ip, r2, r4, ror r6
   41298:	andeq	ip, r2, r0, lsl r7
   4129c:	andeq	ip, r2, r8, lsr #13
   412a0:	andeq	ip, r2, r0, asr #12
   412a4:	ldrdeq	ip, [r2], -r0
   412a8:	andeq	ip, r2, r8, lsl #13
   412ac:	andeq	ip, r2, r0, lsr #12
   412b0:	andeq	ip, r2, r0, lsr #13
   412b4:	andeq	ip, r2, r8, ror #12
   412b8:	andeq	ip, r2, r0, lsl #12
   412bc:	andeq	ip, r2, r0, ror r6
   412c0:	andeq	ip, r2, r8, asr #12
   412c4:	andeq	ip, r2, r0, ror #11
   412c8:	andeq	ip, r2, ip, asr #13
   412cc:	andeq	ip, r2, r8, lsr #12
   412d0:	andeq	ip, r2, r0, asr #11
   412d4:	muleq	r2, r8, r6
   412d8:	andeq	ip, r2, r8, lsl #12
   412dc:	andeq	ip, r2, r0, lsr #11
   412e0:			; <UNDEFINED> instruction: 0x0002c6b0
   412e4:	andeq	ip, r2, r8, ror #11
   412e8:	andeq	ip, r2, r0, lsl #11
   412ec:	push	{r4, lr}
   412f0:	subs	r4, r0, #0
   412f4:	beq	4134c <fputs@plt+0x3ca38>
   412f8:	ldr	r0, [r4]
   412fc:	cmp	r0, #0
   41300:	popeq	{r4, pc}
   41304:	ldr	r3, [r4, #16]
   41308:	cmp	r3, #0
   4130c:	beq	41318 <fputs@plt+0x3ca04>
   41310:	mov	r0, #0
   41314:	pop	{r4, pc}
   41318:	sub	r0, r0, #3
   4131c:	cmp	r0, #198	; 0xc6
   41320:	bhi	41334 <fputs@plt+0x3ca20>
   41324:	ldr	r0, [r4, #20]
   41328:	bl	58a44 <fputs@plt+0x54130>
   4132c:	cmp	r0, #0
   41330:	bne	41344 <fputs@plt+0x3ca30>
   41334:	mov	r0, r4
   41338:	bl	41068 <fputs@plt+0x3c754>
   4133c:	mov	r0, #1
   41340:	pop	{r4, pc}
   41344:	mov	r0, #1
   41348:	pop	{r4, pc}
   4134c:	ldr	r0, [pc, #24]	; 4136c <fputs@plt+0x3ca58>
   41350:	mov	r2, #117	; 0x75
   41354:	ldr	r1, [pc, #20]	; 41370 <fputs@plt+0x3ca5c>
   41358:	ldr	r3, [pc, #20]	; 41374 <fputs@plt+0x3ca60>
   4135c:	add	r0, pc, r0
   41360:	add	r1, pc, r1
   41364:	add	r3, pc, r3
   41368:	bl	5ac34 <fputs@plt+0x56320>
   4136c:	andeq	ip, r2, ip, lsr #11
   41370:	andeq	ip, r2, r8, lsl #10
   41374:			; <UNDEFINED> instruction: 0x0002c4b4
   41378:	ldr	r3, [pc, #1776]	; 41a70 <fputs@plt+0x3d15c>
   4137c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   41380:	subs	r8, r2, #0
   41384:	ldr	r2, [pc, #1768]	; 41a74 <fputs@plt+0x3d160>
   41388:	add	r3, pc, r3
   4138c:	sub	sp, sp, #24
   41390:	mov	r6, r0
   41394:	mov	r5, r1
   41398:	mov	r0, #0
   4139c:	ldr	r7, [r3, r2]
   413a0:	str	r0, [sp]
   413a4:	str	r0, [sp, #4]
   413a8:	ldr	r3, [r7]
   413ac:	str	r3, [sp, #20]
   413b0:	beq	41a00 <fputs@plt+0x3d0ec>
   413b4:	cmp	r1, #0
   413b8:	beq	41448 <fputs@plt+0x3cb34>
   413bc:	cmp	r6, #0
   413c0:	beq	413d0 <fputs@plt+0x3cabc>
   413c4:	ldrb	r3, [r6, #25]
   413c8:	tst	r3, #1
   413cc:	bne	41464 <fputs@plt+0x3cb50>
   413d0:	ldr	r3, [r5]
   413d4:	cmp	r3, #7
   413d8:	beq	418b4 <fputs@plt+0x3cfa0>
   413dc:	bgt	4146c <fputs@plt+0x3cb58>
   413e0:	cmp	r3, #3
   413e4:	beq	4188c <fputs@plt+0x3cf78>
   413e8:	ble	41410 <fputs@plt+0x3cafc>
   413ec:	cmp	r3, #5
   413f0:	beq	418f8 <fputs@plt+0x3cfe4>
   413f4:	bgt	41644 <fputs@plt+0x3cd30>
   413f8:	ldr	r4, [sp]
   413fc:	ldr	r3, [r8, #244]	; 0xf4
   41400:	cmp	r4, #0
   41404:	ldrb	r1, [r3, #1]
   41408:	bne	41800 <fputs@plt+0x3ceec>
   4140c:	b	41658 <fputs@plt+0x3cd44>
   41410:	cmp	r3, #1
   41414:	beq	41898 <fputs@plt+0x3cf84>
   41418:	bgt	416cc <fputs@plt+0x3cdb8>
   4141c:	cmp	r3, #0
   41420:	bne	418d8 <fputs@plt+0x3cfc4>
   41424:	mov	r0, r6
   41428:	ldr	r1, [r5, #16]
   4142c:	mov	r2, r8
   41430:	bl	41378 <fputs@plt+0x3ca64>
   41434:	mov	r5, r0
   41438:	ldr	r0, [sp]
   4143c:	cmp	r0, #0
   41440:	beq	41448 <fputs@plt+0x3cb34>
   41444:	bl	59e9c <fputs@plt+0x55588>
   41448:	ldr	r2, [sp, #20]
   4144c:	mov	r0, r5
   41450:	ldr	r3, [r7]
   41454:	cmp	r2, r3
   41458:	bne	419fc <fputs@plt+0x3d0e8>
   4145c:	add	sp, sp, #24
   41460:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   41464:	mov	r5, r0
   41468:	b	41448 <fputs@plt+0x3cb34>
   4146c:	cmp	r3, #73	; 0x49
   41470:	bgt	416a0 <fputs@plt+0x3cd8c>
   41474:	cmp	r3, #10
   41478:	bge	418c0 <fputs@plt+0x3cfac>
   4147c:	ldr	r2, [r8, #16]
   41480:	str	r2, [sp, #4]
   41484:	sub	r1, r3, #10
   41488:	sub	r2, r3, #4
   4148c:	cmp	r2, #4
   41490:	cmphi	r1, #63	; 0x3f
   41494:	bls	4164c <fputs@plt+0x3cd38>
   41498:	ldr	r4, [r5, #16]
   4149c:	cmp	r4, #0
   414a0:	beq	41680 <fputs@plt+0x3cd6c>
   414a4:	ldr	r2, [r4]
   414a8:	ldr	r9, [sp, #4]
   414ac:	cmp	r2, #1
   414b0:	ldr	r2, [sp]
   414b4:	beq	41518 <fputs@plt+0x3cc04>
   414b8:	b	41a20 <fputs@plt+0x3d10c>
   414bc:	cmp	r3, #10
   414c0:	bge	4162c <fputs@plt+0x3cd18>
   414c4:	cmp	r3, #8
   414c8:	bgt	4161c <fputs@plt+0x3cd08>
   414cc:	cmp	r3, #5
   414d0:	bge	4162c <fputs@plt+0x3cd18>
   414d4:	cmp	r3, #3
   414d8:	beq	415a0 <fputs@plt+0x3cc8c>
   414dc:	cmp	r3, #4
   414e0:	bne	41580 <fputs@plt+0x3cc6c>
   414e4:	ldrb	r0, [r4, #24]
   414e8:	rsbs	r0, r0, #1
   414ec:	movcc	r0, #0
   414f0:	cmp	r0, #0
   414f4:	bne	4154c <fputs@plt+0x3cc38>
   414f8:	ldr	r4, [r4, #8]
   414fc:	cmp	r4, #0
   41500:	beq	41680 <fputs@plt+0x3cd6c>
   41504:	ldr	r2, [r4]
   41508:	ldr	r3, [r5]
   4150c:	cmp	r2, #1
   41510:	ldm	sp, {r2, r9}
   41514:	bne	41a20 <fputs@plt+0x3d10c>
   41518:	cmp	r3, #73	; 0x49
   4151c:	ble	414bc <fputs@plt+0x3cba8>
   41520:	cmp	r3, #137	; 0x89
   41524:	ble	41568 <fputs@plt+0x3cc54>
   41528:	cmp	r3, #201	; 0xc9
   4152c:	bgt	41580 <fputs@plt+0x3cc6c>
   41530:	cmp	r9, #0
   41534:	beq	41994 <fputs@plt+0x3d080>
   41538:	mov	r1, r9
   4153c:	ldr	r0, [r4, #20]
   41540:	bl	2d6fc <fputs@plt+0x28de8>
   41544:	cmp	r0, #0
   41548:	beq	414f8 <fputs@plt+0x3cbe4>
   4154c:	mov	r0, r6
   41550:	mov	r1, r4
   41554:	mov	r2, r8
   41558:	bl	41378 <fputs@plt+0x3ca64>
   4155c:	cmp	r0, #0
   41560:	beq	414f8 <fputs@plt+0x3cbe4>
   41564:	b	41434 <fputs@plt+0x3cb20>
   41568:	cmp	r9, #0
   4156c:	beq	4194c <fputs@plt+0x3d038>
   41570:	mov	r1, r9
   41574:	ldr	r0, [r4, #20]
   41578:	bl	2d6c4 <fputs@plt+0x28db0>
   4157c:	b	414f0 <fputs@plt+0x3cbdc>
   41580:	ldr	r0, [pc, #1264]	; 41a78 <fputs@plt+0x3d164>
   41584:	mov	r2, #225	; 0xe1
   41588:	ldr	r1, [pc, #1260]	; 41a7c <fputs@plt+0x3d168>
   4158c:	ldr	r3, [pc, #1260]	; 41a80 <fputs@plt+0x3d16c>
   41590:	add	r0, pc, r0
   41594:	add	r1, pc, r1
   41598:	add	r3, pc, r3
   4159c:	bl	5aef4 <fputs@plt+0x565e0>
   415a0:	ldr	sl, [r4, #20]
   415a4:	mov	r1, r9
   415a8:	mov	r0, sl
   415ac:	bl	4e954 <fputs@plt+0x4a040>
   415b0:	cmp	r0, #0
   415b4:	bne	4154c <fputs@plt+0x3cc38>
   415b8:	ldrd	r2, [r8, #56]	; 0x38
   415bc:	mov	r1, #0
   415c0:	mov	r0, #536870912	; 0x20000000
   415c4:	and	r3, r3, r1
   415c8:	and	r2, r2, r0
   415cc:	orrs	r1, r2, r3
   415d0:	beq	41850 <fputs@plt+0x3cf3c>
   415d4:	ldr	r9, [r8, #176]	; 0xb0
   415d8:	cmp	r9, #0
   415dc:	beq	414f8 <fputs@plt+0x3cbe4>
   415e0:	ldr	r1, [r9]
   415e4:	cmp	r1, #0
   415e8:	beq	414f8 <fputs@plt+0x3cbe4>
   415ec:	add	r9, r9, #4
   415f0:	b	41608 <fputs@plt+0x3ccf4>
   415f4:	cmp	r9, #0
   415f8:	beq	414f8 <fputs@plt+0x3cbe4>
   415fc:	ldr	r1, [r9], #4
   41600:	cmp	r1, #0
   41604:	beq	414f8 <fputs@plt+0x3cbe4>
   41608:	mov	r0, sl
   4160c:	bl	4e954 <fputs@plt+0x4a040>
   41610:	cmp	r0, #0
   41614:	beq	415f4 <fputs@plt+0x3cce0>
   41618:	b	4154c <fputs@plt+0x3cc38>
   4161c:	mov	r1, r9
   41620:	ldr	r0, [r4, #20]
   41624:	bl	2d780 <fputs@plt+0x28e6c>
   41628:	b	414f0 <fputs@plt+0x3cbdc>
   4162c:	cmp	r9, #0
   41630:	beq	41904 <fputs@plt+0x3cff0>
   41634:	mov	r1, r9
   41638:	ldr	r0, [r4, #20]
   4163c:	bl	4e954 <fputs@plt+0x4a040>
   41640:	b	414f0 <fputs@plt+0x3cbdc>
   41644:	ldr	r2, [r8, #20]
   41648:	str	r2, [sp, #4]
   4164c:	ldr	r1, [sp, #4]
   41650:	cmp	r1, #0
   41654:	beq	417dc <fputs@plt+0x3cec8>
   41658:	ldr	r0, [r5, #20]
   4165c:	bl	5863c <fputs@plt+0x53d28>
   41660:	cmp	r0, #0
   41664:	beq	41680 <fputs@plt+0x3cd6c>
   41668:	mov	r1, r0
   4166c:	mov	r2, r8
   41670:	mov	r0, r6
   41674:	bl	41378 <fputs@plt+0x3ca64>
   41678:	cmp	r0, #0
   4167c:	bne	41434 <fputs@plt+0x3cb20>
   41680:	cmp	r6, #0
   41684:	beq	417c8 <fputs@plt+0x3ceb4>
   41688:	ldrb	r3, [r6, #25]
   4168c:	tst	r3, #1
   41690:	beq	417c8 <fputs@plt+0x3ceb4>
   41694:	ldr	r0, [sp]
   41698:	mov	r5, #0
   4169c:	b	4143c <fputs@plt+0x3cb28>
   416a0:	cmp	r3, #137	; 0x89
   416a4:	ble	41874 <fputs@plt+0x3cf60>
   416a8:	cmp	r3, #201	; 0xc9
   416ac:	bgt	418d8 <fputs@plt+0x3cfc4>
   416b0:	sub	r1, r3, #138	; 0x8a
   416b4:	mov	r0, r8
   416b8:	add	r2, sp, #4
   416bc:	mov	r3, sp
   416c0:	bl	3e874 <fputs@plt+0x39f60>
   416c4:	ldr	r3, [r5]
   416c8:	b	41484 <fputs@plt+0x3cb70>
   416cc:	cmp	r6, #0
   416d0:	beq	416ec <fputs@plt+0x3cdd8>
   416d4:	ldr	r3, [r5, #20]
   416d8:	ldr	r2, [r6, #416]	; 0x1a0
   416dc:	ldr	r1, [r3, #16]
   416e0:	cmp	r1, r2
   416e4:	beq	419ec <fputs@plt+0x3d0d8>
   416e8:	str	r2, [r3, #16]
   416ec:	mov	r0, r8
   416f0:	mov	r1, #1
   416f4:	bl	3cf44 <fputs@plt+0x38630>
   416f8:	cmp	r0, #0
   416fc:	blt	41434 <fputs@plt+0x3cb20>
   41700:	ldr	r4, [r5, #20]
   41704:	ldr	r3, [r4]
   41708:	cmp	r3, #0
   4170c:	beq	417c8 <fputs@plt+0x3ceb4>
   41710:	cmp	r6, #0
   41714:	mov	r3, #0
   41718:	sub	sl, r4, #32
   4171c:	str	r3, [sp, #8]
   41720:	str	r3, [sp, #12]
   41724:	str	r3, [sp, #16]
   41728:	beq	419f4 <fputs@plt+0x3d0e0>
   4172c:	mov	r0, sl
   41730:	add	r9, sp, #8
   41734:	bl	47694 <fputs@plt+0x42d80>
   41738:	str	r0, [r6, #1020]	; 0x3fc
   4173c:	ldr	r3, [r5, #20]
   41740:	ldr	r3, [r3]
   41744:	str	r3, [r6, #1024]	; 0x400
   41748:	ldr	r3, [r4, #-24]	; 0xffffffe8
   4174c:	str	r3, [r6, #1028]	; 0x404
   41750:	ldr	r3, [r5, #20]
   41754:	add	r9, sp, #8
   41758:	ldr	ip, [r3]
   4175c:	ldr	r2, [r4, #-24]	; 0xffffffe8
   41760:	mov	r0, r6
   41764:	mov	r3, r9
   41768:	mov	r1, r8
   4176c:	blx	ip
   41770:	cmp	r6, #0
   41774:	mov	r4, r0
   41778:	beq	41794 <fputs@plt+0x3ce80>
   4177c:	mov	r3, #0
   41780:	mov	r0, sl
   41784:	str	r3, [r6, #1028]	; 0x404
   41788:	str	r3, [r6, #1024]	; 0x400
   4178c:	bl	47ca8 <fputs@plt+0x43394>
   41790:	str	r0, [r6, #1020]	; 0x3fc
   41794:	mov	r1, r4
   41798:	mov	r0, r8
   4179c:	mov	r2, r9
   417a0:	bl	4743c <fputs@plt+0x42b28>
   417a4:	cmp	r0, #0
   417a8:	bne	419dc <fputs@plt+0x3d0c8>
   417ac:	cmp	r6, #0
   417b0:	beq	417c0 <fputs@plt+0x3ceac>
   417b4:	ldrb	r3, [r6, #25]
   417b8:	tst	r3, #1
   417bc:	bne	419dc <fputs@plt+0x3d0c8>
   417c0:	mov	r0, r9
   417c4:	bl	2cd54 <fputs@plt+0x28440>
   417c8:	mov	r0, r6
   417cc:	ldr	r1, [r5, #8]
   417d0:	mov	r2, r8
   417d4:	bl	41378 <fputs@plt+0x3ca64>
   417d8:	b	41434 <fputs@plt+0x3cb20>
   417dc:	ldr	r4, [sp]
   417e0:	cmp	r4, #0
   417e4:	bne	41800 <fputs@plt+0x3ceec>
   417e8:	cmp	r3, #4
   417ec:	bne	41680 <fputs@plt+0x3cd6c>
   417f0:	mov	r1, r4
   417f4:	b	41658 <fputs@plt+0x3cd44>
   417f8:	cmp	r4, #0
   417fc:	beq	41680 <fputs@plt+0x3cd6c>
   41800:	ldr	r1, [r4], #4
   41804:	cmp	r1, #0
   41808:	beq	41680 <fputs@plt+0x3cd6c>
   4180c:	ldr	r0, [r5, #20]
   41810:	bl	5863c <fputs@plt+0x53d28>
   41814:	subs	r1, r0, #0
   41818:	beq	417f8 <fputs@plt+0x3cee4>
   4181c:	mov	r0, r6
   41820:	mov	r2, r8
   41824:	bl	41378 <fputs@plt+0x3ca64>
   41828:	cmp	r0, #0
   4182c:	beq	417f8 <fputs@plt+0x3cee4>
   41830:	b	41434 <fputs@plt+0x3cb20>
   41834:	mov	r4, r0
   41838:	ldr	r0, [sp]
   4183c:	cmp	r0, #0
   41840:	beq	41848 <fputs@plt+0x3cf34>
   41844:	bl	59e9c <fputs@plt+0x55588>
   41848:	mov	r0, r4
   4184c:	bl	4818 <_Unwind_Resume@plt>
   41850:	ldrb	r3, [sl]
   41854:	cmp	r3, #58	; 0x3a
   41858:	beq	414f8 <fputs@plt+0x3cbe4>
   4185c:	cmp	r9, #0
   41860:	beq	414f8 <fputs@plt+0x3cbe4>
   41864:	ldrb	r3, [r9]
   41868:	cmp	r3, #58	; 0x3a
   4186c:	bne	414f8 <fputs@plt+0x3cbe4>
   41870:	b	4154c <fputs@plt+0x3cc38>
   41874:	sub	r1, r3, #74	; 0x4a
   41878:	mov	r0, r8
   4187c:	add	r2, sp, #4
   41880:	mov	r3, sp
   41884:	bl	3e874 <fputs@plt+0x39f60>
   41888:	b	416c4 <fputs@plt+0x3cdb0>
   4188c:	ldr	r2, [r8, #32]
   41890:	str	r2, [sp, #4]
   41894:	b	41498 <fputs@plt+0x3cb84>
   41898:	ldr	r1, [r5, #16]
   4189c:	cmp	r1, #0
   418a0:	beq	41a50 <fputs@plt+0x3d13c>
   418a4:	mov	r0, r6
   418a8:	mov	r2, r8
   418ac:	bl	41378 <fputs@plt+0x3ca64>
   418b0:	b	41434 <fputs@plt+0x3cb20>
   418b4:	ldr	r2, [r8, #24]
   418b8:	str	r2, [sp, #4]
   418bc:	b	4164c <fputs@plt+0x3cd38>
   418c0:	sub	r1, r3, #10
   418c4:	mov	r0, r8
   418c8:	add	r2, sp, #4
   418cc:	mov	r3, sp
   418d0:	bl	3e874 <fputs@plt+0x39f60>
   418d4:	b	416c4 <fputs@plt+0x3cdb0>
   418d8:	ldr	r0, [pc, #420]	; 41a84 <fputs@plt+0x3d170>
   418dc:	mov	r2, #388	; 0x184
   418e0:	ldr	r1, [pc, #416]	; 41a88 <fputs@plt+0x3d174>
   418e4:	ldr	r3, [pc, #416]	; 41a8c <fputs@plt+0x3d178>
   418e8:	add	r0, pc, r0
   418ec:	add	r1, pc, r1
   418f0:	add	r3, pc, r3
   418f4:	bl	5aef4 <fputs@plt+0x565e0>
   418f8:	ldr	r2, [r8, #28]
   418fc:	str	r2, [sp, #4]
   41900:	b	4164c <fputs@plt+0x3cd38>
   41904:	cmp	r2, #0
   41908:	beq	414f8 <fputs@plt+0x3cbe4>
   4190c:	ldr	r1, [r2]
   41910:	cmp	r1, #0
   41914:	addne	r9, r2, #4
   41918:	ldrne	sl, [r4, #20]
   4191c:	bne	41938 <fputs@plt+0x3d024>
   41920:	b	414f8 <fputs@plt+0x3cbe4>
   41924:	cmp	r9, #0
   41928:	beq	414f8 <fputs@plt+0x3cbe4>
   4192c:	ldr	r1, [r9], #4
   41930:	cmp	r1, #0
   41934:	beq	414f8 <fputs@plt+0x3cbe4>
   41938:	mov	r0, sl
   4193c:	bl	4e954 <fputs@plt+0x4a040>
   41940:	cmp	r0, #0
   41944:	beq	41924 <fputs@plt+0x3d010>
   41948:	b	4154c <fputs@plt+0x3cc38>
   4194c:	cmp	r2, #0
   41950:	beq	414f8 <fputs@plt+0x3cbe4>
   41954:	ldr	r1, [r2]
   41958:	cmp	r1, #0
   4195c:	addne	r9, r2, #4
   41960:	ldrne	sl, [r4, #20]
   41964:	bne	41980 <fputs@plt+0x3d06c>
   41968:	b	414f8 <fputs@plt+0x3cbe4>
   4196c:	cmp	r9, #0
   41970:	beq	414f8 <fputs@plt+0x3cbe4>
   41974:	ldr	r1, [r9], #4
   41978:	cmp	r1, #0
   4197c:	beq	414f8 <fputs@plt+0x3cbe4>
   41980:	mov	r0, sl
   41984:	bl	2d6c4 <fputs@plt+0x28db0>
   41988:	cmp	r0, #0
   4198c:	beq	4196c <fputs@plt+0x3d058>
   41990:	b	4154c <fputs@plt+0x3cc38>
   41994:	cmp	r2, #0
   41998:	beq	414f8 <fputs@plt+0x3cbe4>
   4199c:	ldr	r1, [r2]
   419a0:	cmp	r1, #0
   419a4:	addne	r9, r2, #4
   419a8:	ldrne	sl, [r4, #20]
   419ac:	bne	419c8 <fputs@plt+0x3d0b4>
   419b0:	b	414f8 <fputs@plt+0x3cbe4>
   419b4:	cmp	r9, #0
   419b8:	beq	414f8 <fputs@plt+0x3cbe4>
   419bc:	ldr	r1, [r9], #4
   419c0:	cmp	r1, #0
   419c4:	beq	414f8 <fputs@plt+0x3cbe4>
   419c8:	mov	r0, sl
   419cc:	bl	2d6fc <fputs@plt+0x28de8>
   419d0:	cmp	r0, #0
   419d4:	beq	419b4 <fputs@plt+0x3d0a0>
   419d8:	b	4154c <fputs@plt+0x3cc38>
   419dc:	mov	r5, r0
   419e0:	mov	r0, r9
   419e4:	bl	2cd54 <fputs@plt+0x28440>
   419e8:	b	41438 <fputs@plt+0x3cb24>
   419ec:	mov	r5, #0
   419f0:	b	41448 <fputs@plt+0x3cb34>
   419f4:	mov	r3, r4
   419f8:	b	41754 <fputs@plt+0x3ce40>
   419fc:	bl	453c <__stack_chk_fail@plt>
   41a00:	ldr	r0, [pc, #136]	; 41a90 <fputs@plt+0x3d17c>
   41a04:	movw	r2, #273	; 0x111
   41a08:	ldr	r1, [pc, #132]	; 41a94 <fputs@plt+0x3d180>
   41a0c:	ldr	r3, [pc, #132]	; 41a98 <fputs@plt+0x3d184>
   41a10:	add	r0, pc, r0
   41a14:	add	r1, pc, r1
   41a18:	add	r3, pc, r3
   41a1c:	bl	5ac34 <fputs@plt+0x56320>
   41a20:	ldr	r0, [pc, #116]	; 41a9c <fputs@plt+0x3d188>
   41a24:	mov	r2, #141	; 0x8d
   41a28:	ldr	r1, [pc, #112]	; 41aa0 <fputs@plt+0x3d18c>
   41a2c:	ldr	r3, [pc, #112]	; 41aa4 <fputs@plt+0x3d190>
   41a30:	add	r0, pc, r0
   41a34:	add	r1, pc, r1
   41a38:	add	r3, pc, r3
   41a3c:	bl	5ac34 <fputs@plt+0x56320>
   41a40:	mov	r4, r0
   41a44:	mov	r0, r9
   41a48:	bl	2cd54 <fputs@plt+0x28440>
   41a4c:	b	41838 <fputs@plt+0x3cf24>
   41a50:	ldr	r0, [pc, #80]	; 41aa8 <fputs@plt+0x3d194>
   41a54:	movw	r2, #305	; 0x131
   41a58:	ldr	r1, [pc, #76]	; 41aac <fputs@plt+0x3d198>
   41a5c:	ldr	r3, [pc, #76]	; 41ab0 <fputs@plt+0x3d19c>
   41a60:	add	r0, pc, r0
   41a64:	add	r1, pc, r1
   41a68:	add	r3, pc, r3
   41a6c:	bl	5ac34 <fputs@plt+0x56320>
   41a70:	andeq	sl, r4, r8, lsl #16
   41a74:	andeq	r0, r0, r0, lsr r4
   41a78:	andeq	ip, r2, r4, ror #7
   41a7c:	ldrdeq	ip, [r2], -r4
   41a80:	andeq	ip, r2, r0, asr #5
   41a84:	andeq	ip, r2, ip, lsr #1
   41a88:	andeq	fp, r2, ip, ror pc
   41a8c:	andeq	fp, r2, r8, asr pc
   41a90:	andeq	r1, r2, r4, ror #9
   41a94:	andeq	fp, r2, r4, asr lr
   41a98:	andeq	fp, r2, r0, lsr lr
   41a9c:	andeq	fp, r2, r4, lsr #30
   41aa0:	andeq	fp, r2, r4, lsr lr
   41aa4:	andeq	fp, r2, r0, lsr #28
   41aa8:	andeq	fp, r2, r8, lsr #30
   41aac:	andeq	fp, r2, r4, lsl #28
   41ab0:	andeq	fp, r2, r0, ror #27
   41ab4:	cmp	r0, #0
   41ab8:	push	{r4, lr}
   41abc:	beq	41b18 <fputs@plt+0x3d204>
   41ac0:	cmp	r1, #0
   41ac4:	beq	41b58 <fputs@plt+0x3d244>
   41ac8:	ldr	r0, [r1, #24]
   41acc:	cmp	r0, #0
   41ad0:	popeq	{r4, pc}
   41ad4:	ldr	r3, [r0]
   41ad8:	cmp	r3, #2
   41adc:	bne	41b38 <fputs@plt+0x3d224>
   41ae0:	mov	r3, #0
   41ae4:	str	r3, [r1, #24]
   41ae8:	ldr	r4, [r0, #4]
   41aec:	bl	41068 <fputs@plt+0x3c754>
   41af0:	b	41b08 <fputs@plt+0x3d1f4>
   41af4:	mov	r0, r4
   41af8:	ldr	r4, [r4, #4]
   41afc:	bl	412ec <fputs@plt+0x3c9d8>
   41b00:	cmp	r0, #0
   41b04:	beq	41b10 <fputs@plt+0x3d1fc>
   41b08:	cmp	r4, #0
   41b0c:	bne	41af4 <fputs@plt+0x3d1e0>
   41b10:	mov	r0, #1
   41b14:	pop	{r4, pc}
   41b18:	ldr	r0, [pc, #88]	; 41b78 <fputs@plt+0x3d264>
   41b1c:	mov	r2, #984	; 0x3d8
   41b20:	ldr	r1, [pc, #84]	; 41b7c <fputs@plt+0x3d268>
   41b24:	ldr	r3, [pc, #84]	; 41b80 <fputs@plt+0x3d26c>
   41b28:	add	r0, pc, r0
   41b2c:	add	r1, pc, r1
   41b30:	add	r3, pc, r3
   41b34:	bl	5ac34 <fputs@plt+0x56320>
   41b38:	ldr	r0, [pc, #68]	; 41b84 <fputs@plt+0x3d270>
   41b3c:	movw	r2, #991	; 0x3df
   41b40:	ldr	r1, [pc, #64]	; 41b88 <fputs@plt+0x3d274>
   41b44:	ldr	r3, [pc, #64]	; 41b8c <fputs@plt+0x3d278>
   41b48:	add	r0, pc, r0
   41b4c:	add	r1, pc, r1
   41b50:	add	r3, pc, r3
   41b54:	bl	5ac34 <fputs@plt+0x56320>
   41b58:	ldr	r0, [pc, #48]	; 41b90 <fputs@plt+0x3d27c>
   41b5c:	movw	r2, #985	; 0x3d9
   41b60:	ldr	r1, [pc, #44]	; 41b94 <fputs@plt+0x3d280>
   41b64:	ldr	r3, [pc, #44]	; 41b98 <fputs@plt+0x3d284>
   41b68:	add	r0, pc, r0
   41b6c:	add	r1, pc, r1
   41b70:	add	r3, pc, r3
   41b74:	bl	5ac34 <fputs@plt+0x56320>
   41b78:	andeq	r0, r3, r8, lsl #9
   41b7c:	andeq	fp, r2, ip, lsr sp
   41b80:	andeq	fp, r2, r4, lsl #26
   41b84:	strdeq	fp, [r2], -r4
   41b88:	andeq	fp, r2, ip, lsl sp
   41b8c:	andeq	fp, r2, r4, ror #25
   41b90:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   41b94:	strdeq	fp, [r2], -ip
   41b98:	andeq	fp, r2, r4, asr #25
   41b9c:	ldr	r3, [pc, #244]	; 41c98 <fputs@plt+0x3d384>
   41ba0:	ldr	r2, [pc, #244]	; 41c9c <fputs@plt+0x3d388>
   41ba4:	add	r3, pc, r3
   41ba8:	push	{r4, r5, r6, lr}
   41bac:	subs	r4, r0, #0
   41bb0:	ldr	r6, [r3, r2]
   41bb4:	sub	sp, sp, #16
   41bb8:	ldr	r3, [r6]
   41bbc:	str	r3, [sp, #12]
   41bc0:	beq	41c04 <fputs@plt+0x3d2f0>
   41bc4:	ldr	r3, [r4]
   41bc8:	sub	r2, r3, #10
   41bcc:	sub	r3, r3, #4
   41bd0:	cmp	r3, #4
   41bd4:	cmphi	r2, #63	; 0x3f
   41bd8:	bhi	41be4 <fputs@plt+0x3d2d0>
   41bdc:	b	41c1c <fputs@plt+0x3d308>
   41be0:	bl	41b9c <fputs@plt+0x3d288>
   41be4:	ldr	r0, [r4, #16]
   41be8:	cmp	r0, #0
   41bec:	bne	41be0 <fputs@plt+0x3d2cc>
   41bf0:	ldr	r3, [r4]
   41bf4:	cmp	r3, #0
   41bf8:	beq	41c04 <fputs@plt+0x3d2f0>
   41bfc:	mov	r0, r4
   41c00:	bl	41068 <fputs@plt+0x3c754>
   41c04:	ldr	r2, [sp, #12]
   41c08:	ldr	r3, [r6]
   41c0c:	cmp	r2, r3
   41c10:	bne	41c94 <fputs@plt+0x3d380>
   41c14:	add	sp, sp, #16
   41c18:	pop	{r4, r5, r6, pc}
   41c1c:	add	r5, sp, #4
   41c20:	mov	r3, #0
   41c24:	mov	r2, r3
   41c28:	ldr	r0, [r4, #20]
   41c2c:	mov	r1, r5
   41c30:	str	r3, [sp, #8]
   41c34:	mvn	r3, #1
   41c38:	str	r3, [sp, #4]
   41c3c:	bl	581fc <fputs@plt+0x538e8>
   41c40:	cmp	r0, #0
   41c44:	beq	41c64 <fputs@plt+0x3d350>
   41c48:	bl	41b9c <fputs@plt+0x3d288>
   41c4c:	ldr	r0, [r4, #20]
   41c50:	mov	r1, r5
   41c54:	mov	r2, #0
   41c58:	bl	581fc <fputs@plt+0x538e8>
   41c5c:	cmp	r0, #0
   41c60:	bne	41c48 <fputs@plt+0x3d334>
   41c64:	ldr	r0, [r4, #20]
   41c68:	bl	58a44 <fputs@plt+0x54130>
   41c6c:	cmp	r0, #0
   41c70:	beq	41be4 <fputs@plt+0x3d2d0>
   41c74:	ldr	r0, [pc, #36]	; 41ca0 <fputs@plt+0x3d38c>
   41c78:	movw	r2, #1060	; 0x424
   41c7c:	ldr	r1, [pc, #32]	; 41ca4 <fputs@plt+0x3d390>
   41c80:	ldr	r3, [pc, #32]	; 41ca8 <fputs@plt+0x3d394>
   41c84:	add	r0, pc, r0
   41c88:	add	r1, pc, r1
   41c8c:	add	r3, pc, r3
   41c90:	bl	5ac34 <fputs@plt+0x56320>
   41c94:	bl	453c <__stack_chk_fail@plt>
   41c98:	andeq	r9, r4, ip, ror #31
   41c9c:	andeq	r0, r0, r0, lsr r4
   41ca0:	andeq	fp, r2, r8, lsr #25
   41ca4:	andeq	fp, r2, r0, ror #23
   41ca8:	andeq	fp, r2, r8, lsr #28
   41cac:	ldr	ip, [pc, #596]	; 41f08 <fputs@plt+0x3d5f4>
   41cb0:	cmp	r1, #0
   41cb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41cb8:	add	ip, pc, ip
   41cbc:	ldr	r6, [pc, #584]	; 41f0c <fputs@plt+0x3d5f8>
   41cc0:	sub	sp, sp, #60	; 0x3c
   41cc4:	str	r3, [sp, #8]
   41cc8:	str	r0, [sp, #20]
   41ccc:	str	r2, [sp, #32]
   41cd0:	ldr	r6, [ip, r6]
   41cd4:	ldr	r3, [r6]
   41cd8:	str	r6, [sp, #36]	; 0x24
   41cdc:	str	r3, [sp, #52]	; 0x34
   41ce0:	beq	41ea4 <fputs@plt+0x3d590>
   41ce4:	ldr	r7, [sp, #32]
   41ce8:	cmp	r7, #0
   41cec:	beq	41e84 <fputs@plt+0x3d570>
   41cf0:	lsl	r1, r1, #3
   41cf4:	mov	r3, #0
   41cf8:	mov	r2, r1
   41cfc:	cmp	r3, #0
   41d00:	cmpeq	r2, #1
   41d04:	bls	41e7c <fputs@plt+0x3d568>
   41d08:	clz	r1, r1
   41d0c:	add	r8, r1, #32
   41d10:	eor	r8, r8, #63	; 0x3f
   41d14:	add	r8, r8, #7
   41d18:	lsr	r8, r8, #3
   41d1c:	cmp	r8, #8
   41d20:	bhi	41ee8 <fputs@plt+0x3d5d4>
   41d24:	ldr	sl, [sp, #32]
   41d28:	mul	r1, sl, r8
   41d2c:	cmp	r1, #64	; 0x40
   41d30:	bhi	41ec8 <fputs@plt+0x3d5b4>
   41d34:	mov	r9, #0
   41d38:	ldr	ip, [pc, #464]	; 41f10 <fputs@plt+0x3d5fc>
   41d3c:	subs	sl, r2, #1
   41d40:	mov	r0, r9
   41d44:	mov	r1, r9
   41d48:	sbc	fp, r3, #0
   41d4c:	add	ip, pc, ip
   41d50:	strd	sl, [sp, #24]
   41d54:	str	ip, [sp, #16]
   41d58:	add	fp, sp, #44	; 0x2c
   41d5c:	str	fp, [sp, #12]
   41d60:	cmp	r8, #0
   41d64:	beq	41e68 <fputs@plt+0x3d554>
   41d68:	mov	sl, #0
   41d6c:	mov	r6, #0
   41d70:	mov	r7, #0
   41d74:	b	41db0 <fputs@plt+0x3d49c>
   41d78:	rsb	r3, r1, #8
   41d7c:	sub	r1, r1, #1
   41d80:	add	r2, sp, #56	; 0x38
   41d84:	lsl	r5, r7, #8
   41d88:	add	r3, r2, r3
   41d8c:	add	sl, sl, #1
   41d90:	orr	r5, r5, r6, lsr #24
   41d94:	lsl	r4, r6, #8
   41d98:	cmp	sl, r8
   41d9c:	ldrb	r6, [r3, #-12]
   41da0:	mov	r7, #0
   41da4:	orr	r7, r7, r5
   41da8:	orr	r6, r6, r4
   41dac:	beq	41de4 <fputs@plt+0x3d4d0>
   41db0:	cmp	r1, #0
   41db4:	bne	41d78 <fputs@plt+0x3d464>
   41db8:	ldr	ip, [sp, #16]
   41dbc:	add	fp, r0, #1
   41dc0:	ldr	r1, [sp, #8]
   41dc4:	add	r3, ip, r0, lsl #4
   41dc8:	ldr	r2, [sp, #96]	; 0x60
   41dcc:	add	r0, sp, #44	; 0x2c
   41dd0:	bl	58c78 <fputs@plt+0x54364>
   41dd4:	mov	r0, fp
   41dd8:	mov	r1, #7
   41ddc:	mov	r3, #0
   41de0:	b	41d80 <fputs@plt+0x3d46c>
   41de4:	ldrd	sl, [sp, #24]
   41de8:	mov	ip, #1
   41dec:	and	r6, r6, sl
   41df0:	and	r3, r6, #63	; 0x3f
   41df4:	sub	r2, r3, #32
   41df8:	lsr	r6, r6, #6
   41dfc:	lsl	r2, ip, r2
   41e00:	str	r2, [sp, #4]
   41e04:	ldr	r7, [sp, #4]
   41e08:	lsl	r6, r6, #3
   41e0c:	rsb	r2, r3, #32
   41e10:	lsl	r3, ip, r3
   41e14:	orr	r2, r7, ip, lsr r2
   41e18:	str	r3, [sp]
   41e1c:	str	r2, [sp, #4]
   41e20:	ldr	fp, [sp, #20]
   41e24:	add	r9, r9, #1
   41e28:	ldr	ip, [sp, #32]
   41e2c:	ldrd	r2, [fp, r6]
   41e30:	cmp	r9, ip
   41e34:	ldrd	sl, [sp]
   41e38:	orr	r3, r3, fp
   41e3c:	ldr	fp, [sp, #20]
   41e40:	orr	r2, r2, sl
   41e44:	strd	r2, [fp, r6]
   41e48:	bne	41d60 <fputs@plt+0x3d44c>
   41e4c:	ldr	ip, [sp, #36]	; 0x24
   41e50:	ldr	r2, [sp, #52]	; 0x34
   41e54:	ldr	r3, [ip]
   41e58:	cmp	r2, r3
   41e5c:	bne	41ec4 <fputs@plt+0x3d5b0>
   41e60:	add	sp, sp, #60	; 0x3c
   41e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41e68:	mov	sl, #1
   41e6c:	mov	fp, #0
   41e70:	mov	r6, r8
   41e74:	strd	sl, [sp]
   41e78:	b	41e20 <fputs@plt+0x3d50c>
   41e7c:	mov	r8, #0
   41e80:	b	41d34 <fputs@plt+0x3d420>
   41e84:	ldr	r0, [pc, #136]	; 41f14 <fputs@plt+0x3d600>
   41e88:	mov	r2, #54	; 0x36
   41e8c:	ldr	r1, [pc, #132]	; 41f18 <fputs@plt+0x3d604>
   41e90:	ldr	r3, [pc, #132]	; 41f1c <fputs@plt+0x3d608>
   41e94:	add	r0, pc, r0
   41e98:	add	r1, pc, r1
   41e9c:	add	r3, pc, r3
   41ea0:	bl	5ac34 <fputs@plt+0x56320>
   41ea4:	ldr	r0, [pc, #116]	; 41f20 <fputs@plt+0x3d60c>
   41ea8:	mov	r2, #53	; 0x35
   41eac:	ldr	r1, [pc, #112]	; 41f24 <fputs@plt+0x3d610>
   41eb0:	ldr	r3, [pc, #112]	; 41f28 <fputs@plt+0x3d614>
   41eb4:	add	r0, pc, r0
   41eb8:	add	r1, pc, r1
   41ebc:	add	r3, pc, r3
   41ec0:	bl	5ac34 <fputs@plt+0x56320>
   41ec4:	bl	453c <__stack_chk_fail@plt>
   41ec8:	ldr	r0, [pc, #92]	; 41f2c <fputs@plt+0x3d618>
   41ecc:	mov	r2, #67	; 0x43
   41ed0:	ldr	r1, [pc, #88]	; 41f30 <fputs@plt+0x3d61c>
   41ed4:	ldr	r3, [pc, #88]	; 41f34 <fputs@plt+0x3d620>
   41ed8:	add	r0, pc, r0
   41edc:	add	r1, pc, r1
   41ee0:	add	r3, pc, r3
   41ee4:	bl	5ac34 <fputs@plt+0x56320>
   41ee8:	ldr	r0, [pc, #72]	; 41f38 <fputs@plt+0x3d624>
   41eec:	mov	r2, #62	; 0x3e
   41ef0:	ldr	r1, [pc, #68]	; 41f3c <fputs@plt+0x3d628>
   41ef4:	ldr	r3, [pc, #68]	; 41f40 <fputs@plt+0x3d62c>
   41ef8:	add	r0, pc, r0
   41efc:	add	r1, pc, r1
   41f00:	add	r3, pc, r3
   41f04:	bl	5ac34 <fputs@plt+0x56320>
   41f08:	ldrdeq	r9, [r4], -r8
   41f0c:	andeq	r0, r0, r0, lsr r4
   41f10:	andeq	fp, r2, ip, ror sp
   41f14:	strdeq	fp, [r2], -ip
   41f18:	ldrdeq	fp, [r2], -r4
   41f1c:	andeq	fp, r2, r4, asr sp
   41f20:	andeq	r7, r2, ip, lsr r3
   41f24:			; <UNDEFINED> instruction: 0x0002bcb4
   41f28:	andeq	fp, r2, r4, lsr sp
   41f2c:	ldrdeq	fp, [r2], -r8
   41f30:	muleq	r2, r0, ip
   41f34:	andeq	fp, r2, r0, lsl sp
   41f38:	andeq	fp, r2, r0, lsr #25
   41f3c:	andeq	fp, r2, r0, ror ip
   41f40:	strdeq	fp, [r2], -r0
   41f44:	ldr	ip, [pc, #292]	; 42070 <fputs@plt+0x3d75c>
   41f48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41f4c:	subs	r8, r0, #0
   41f50:	add	fp, sp, #32
   41f54:	ldr	r0, [pc, #280]	; 42074 <fputs@plt+0x3d760>
   41f58:	sub	sp, sp, #20
   41f5c:	add	ip, pc, ip
   41f60:	mov	r5, r3
   41f64:	mov	r3, ip
   41f68:	mov	r7, r1
   41f6c:	ldr	r6, [ip, r0]
   41f70:	mov	r9, r2
   41f74:	ldr	r4, [fp, #4]
   41f78:	ldr	r3, [r6]
   41f7c:	str	r3, [fp, #-40]	; 0xffffffd8
   41f80:	beq	4200c <fputs@plt+0x3d6f8>
   41f84:	cmp	r5, #0
   41f88:	beq	42050 <fputs@plt+0x3d73c>
   41f8c:	cmp	r4, #0
   41f90:	beq	42030 <fputs@plt+0x3d71c>
   41f94:	mov	r0, r5
   41f98:	bl	42a8 <strlen@plt>
   41f9c:	mov	sl, r0
   41fa0:	mov	r0, r4
   41fa4:	bl	42a8 <strlen@plt>
   41fa8:	mov	r1, r5
   41fac:	add	r5, r0, sl
   41fb0:	add	r3, r5, #16
   41fb4:	add	r5, r5, #1
   41fb8:	bic	r3, r3, #7
   41fbc:	sub	sp, sp, r3
   41fc0:	add	sl, sp, #8
   41fc4:	mov	r0, sl
   41fc8:	bl	3ff0 <stpcpy@plt>
   41fcc:	mov	r3, #58	; 0x3a
   41fd0:	mov	r1, r4
   41fd4:	strb	r3, [r0], #1
   41fd8:	bl	4398 <strcpy@plt>
   41fdc:	mov	r3, sl
   41fe0:	mov	r2, r9
   41fe4:	mov	r0, r8
   41fe8:	str	r5, [sp]
   41fec:	mov	r1, r7
   41ff0:	bl	41cac <fputs@plt+0x3d398>
   41ff4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   41ff8:	ldr	r3, [r6]
   41ffc:	cmp	r2, r3
   42000:	bne	4202c <fputs@plt+0x3d718>
   42004:	sub	sp, fp, #32
   42008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4200c:	ldr	r0, [pc, #100]	; 42078 <fputs@plt+0x3d764>
   42010:	mov	r2, #94	; 0x5e
   42014:	ldr	r1, [pc, #96]	; 4207c <fputs@plt+0x3d768>
   42018:	ldr	r3, [pc, #96]	; 42080 <fputs@plt+0x3d76c>
   4201c:	add	r0, pc, r0
   42020:	add	r1, pc, r1
   42024:	add	r3, pc, r3
   42028:	bl	5ac34 <fputs@plt+0x56320>
   4202c:	bl	453c <__stack_chk_fail@plt>
   42030:	ldr	r0, [pc, #76]	; 42084 <fputs@plt+0x3d770>
   42034:	mov	r2, #96	; 0x60
   42038:	ldr	r1, [pc, #72]	; 42088 <fputs@plt+0x3d774>
   4203c:	ldr	r3, [pc, #72]	; 4208c <fputs@plt+0x3d778>
   42040:	add	r0, pc, r0
   42044:	add	r1, pc, r1
   42048:	add	r3, pc, r3
   4204c:	bl	5ac34 <fputs@plt+0x56320>
   42050:	ldr	r0, [pc, #56]	; 42090 <fputs@plt+0x3d77c>
   42054:	mov	r2, #95	; 0x5f
   42058:	ldr	r1, [pc, #52]	; 42094 <fputs@plt+0x3d780>
   4205c:	ldr	r3, [pc, #52]	; 42098 <fputs@plt+0x3d784>
   42060:	add	r0, pc, r0
   42064:	add	r1, pc, r1
   42068:	add	r3, pc, r3
   4206c:	bl	5ac34 <fputs@plt+0x56320>
   42070:	andeq	r9, r4, r4, lsr ip
   42074:	andeq	r0, r0, r0, lsr r4
   42078:	andeq	fp, r2, ip, asr #23
   4207c:	andeq	fp, r2, ip, asr #22
   42080:	andeq	fp, r2, r4, lsr #22
   42084:	andeq	r7, r2, r8, asr #19
   42088:	andeq	fp, r2, r8, lsr #22
   4208c:	andeq	fp, r2, r0, lsl #22
   42090:	ldrdeq	r4, [r2], -ip
   42094:	andeq	fp, r2, r8, lsl #22
   42098:	andeq	fp, r2, r0, ror #21
   4209c:	ldr	ip, [pc, #352]	; 42204 <fputs@plt+0x3d8f0>
   420a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   420a4:	subs	r7, r0, #0
   420a8:	add	fp, sp, #32
   420ac:	ldr	r0, [pc, #340]	; 42208 <fputs@plt+0x3d8f4>
   420b0:	sub	sp, sp, #28
   420b4:	add	ip, pc, ip
   420b8:	mov	r5, r3
   420bc:	mov	r3, ip
   420c0:	mov	r8, r1
   420c4:	ldr	r0, [ip, r0]
   420c8:	mov	r9, r2
   420cc:	ldr	r4, [fp, #4]
   420d0:	ldrb	r6, [fp, #8]
   420d4:	ldr	r3, [r0]
   420d8:	str	r0, [fp, #-48]	; 0xffffffd0
   420dc:	str	r3, [fp, #-40]	; 0xffffffd8
   420e0:	beq	421a0 <fputs@plt+0x3d88c>
   420e4:	cmp	r5, #0
   420e8:	beq	421e4 <fputs@plt+0x3d8d0>
   420ec:	cmp	r4, #0
   420f0:	beq	421c4 <fputs@plt+0x3d8b0>
   420f4:	mov	r0, r5
   420f8:	bl	42a8 <strlen@plt>
   420fc:	mov	sl, r0
   42100:	mov	r0, r4
   42104:	bl	42a8 <strlen@plt>
   42108:	mov	r1, r5
   4210c:	add	r0, sl, r0
   42110:	add	r3, r0, #16
   42114:	bic	r3, r3, #7
   42118:	sub	sp, sp, r3
   4211c:	add	r5, sp, #8
   42120:	mov	r0, r5
   42124:	bl	3ff0 <stpcpy@plt>
   42128:	mov	r1, r4
   4212c:	mov	r3, #58	; 0x3a
   42130:	mov	r4, r0
   42134:	strb	r3, [r4], #1
   42138:	mov	r0, r4
   4213c:	bl	4398 <strcpy@plt>
   42140:	b	42164 <fputs@plt+0x3d850>
   42144:	strb	r3, [r0]
   42148:	mov	r1, r8
   4214c:	rsb	r3, r5, r0
   42150:	mov	r2, r9
   42154:	str	r3, [sp]
   42158:	mov	r0, r7
   4215c:	mov	r3, r5
   42160:	bl	41cac <fputs@plt+0x3d398>
   42164:	mov	r0, r4
   42168:	mov	r1, r6
   4216c:	bl	4038 <strrchr@plt>
   42170:	cmp	r0, #0
   42174:	cmpne	r4, r0
   42178:	movne	r3, #0
   4217c:	moveq	r3, #1
   42180:	bne	42144 <fputs@plt+0x3d830>
   42184:	ldr	r1, [fp, #-48]	; 0xffffffd0
   42188:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4218c:	ldr	r3, [r1]
   42190:	cmp	r2, r3
   42194:	bne	421c0 <fputs@plt+0x3d8ac>
   42198:	sub	sp, fp, #32
   4219c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   421a0:	ldr	r0, [pc, #100]	; 4220c <fputs@plt+0x3d8f8>
   421a4:	mov	r2, #109	; 0x6d
   421a8:	ldr	r1, [pc, #96]	; 42210 <fputs@plt+0x3d8fc>
   421ac:	ldr	r3, [pc, #96]	; 42214 <fputs@plt+0x3d900>
   421b0:	add	r0, pc, r0
   421b4:	add	r1, pc, r1
   421b8:	add	r3, pc, r3
   421bc:	bl	5ac34 <fputs@plt+0x56320>
   421c0:	bl	453c <__stack_chk_fail@plt>
   421c4:	ldr	r0, [pc, #76]	; 42218 <fputs@plt+0x3d904>
   421c8:	mov	r2, #111	; 0x6f
   421cc:	ldr	r1, [pc, #72]	; 4221c <fputs@plt+0x3d908>
   421d0:	ldr	r3, [pc, #72]	; 42220 <fputs@plt+0x3d90c>
   421d4:	add	r0, pc, r0
   421d8:	add	r1, pc, r1
   421dc:	add	r3, pc, r3
   421e0:	bl	5ac34 <fputs@plt+0x56320>
   421e4:	ldr	r0, [pc, #56]	; 42224 <fputs@plt+0x3d910>
   421e8:	mov	r2, #110	; 0x6e
   421ec:	ldr	r1, [pc, #52]	; 42228 <fputs@plt+0x3d914>
   421f0:	ldr	r3, [pc, #52]	; 4222c <fputs@plt+0x3d918>
   421f4:	add	r0, pc, r0
   421f8:	add	r1, pc, r1
   421fc:	add	r3, pc, r3
   42200:	bl	5ac34 <fputs@plt+0x56320>
   42204:	ldrdeq	r9, [r4], -ip
   42208:	andeq	r0, r0, r0, lsr r4
   4220c:	andeq	fp, r2, r8, lsr sl
   42210:			; <UNDEFINED> instruction: 0x0002b9b8
   42214:	andeq	fp, r2, r0, lsr #19
   42218:	andeq	r7, r2, r4, lsr r8
   4221c:	muleq	r2, r4, r9
   42220:	andeq	fp, r2, ip, ror r9
   42224:	andeq	r4, r2, r8, asr #10
   42228:	andeq	fp, r2, r4, ror r9
   4222c:	andeq	fp, r2, ip, asr r9
   42230:	cmp	r0, #0
   42234:	bxeq	lr
   42238:	cmp	r1, #0
   4223c:	beq	4227c <fputs@plt+0x3d968>
   42240:	lsl	r0, r0, #3
   42244:	mov	r3, #0
   42248:	mov	r2, r0
   4224c:	cmp	r3, #0
   42250:	cmpeq	r2, #1
   42254:	bls	42298 <fputs@plt+0x3d984>
   42258:	clz	r0, r0
   4225c:	add	r0, r0, #32
   42260:	eor	r0, r0, #63	; 0x3f
   42264:	add	r0, r0, #7
   42268:	lsr	r0, r0, #3
   4226c:	cmp	r0, #8
   42270:	bls	42284 <fputs@plt+0x3d970>
   42274:	mov	r0, #0
   42278:	bx	lr
   4227c:	mov	r0, r1
   42280:	bx	lr
   42284:	mul	r0, r1, r0
   42288:	cmp	r0, #64	; 0x40
   4228c:	movhi	r0, #0
   42290:	movls	r0, #1
   42294:	bx	lr
   42298:	mov	r0, #1
   4229c:	bx	lr
   422a0:	ldr	ip, [pc, #364]	; 42414 <fputs@plt+0x3db00>
   422a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   422a8:	subs	r5, r0, #0
   422ac:	ldr	r0, [pc, #356]	; 42418 <fputs@plt+0x3db04>
   422b0:	add	ip, pc, ip
   422b4:	mov	r9, r3
   422b8:	sub	sp, sp, #16
   422bc:	mov	r4, r2
   422c0:	mov	r7, r1
   422c4:	ldr	r6, [ip, r0]
   422c8:	mov	r2, ip
   422cc:	ldr	r8, [sp, #48]	; 0x30
   422d0:	ldr	r3, [r6]
   422d4:	str	r3, [sp, #12]
   422d8:	beq	423d4 <fputs@plt+0x3dac0>
   422dc:	cmp	r1, #0
   422e0:	beq	423b4 <fputs@plt+0x3daa0>
   422e4:	cmp	r4, #0
   422e8:	beq	423f4 <fputs@plt+0x3dae0>
   422ec:	ldr	r2, [r4, #16]
   422f0:	ldr	r3, [r4, #-24]	; 0xffffffe8
   422f4:	cmp	r2, #0
   422f8:	str	r3, [sp, #8]
   422fc:	beq	42374 <fputs@plt+0x3da60>
   42300:	sub	sl, r4, #32
   42304:	mov	r0, sl
   42308:	bl	47694 <fputs@plt+0x42d80>
   4230c:	add	ip, sp, #16
   42310:	mov	r1, r7
   42314:	ldr	r3, [ip, #-8]!
   42318:	str	r3, [r5, #1028]	; 0x404
   4231c:	str	r0, [r5, #1020]	; 0x3fc
   42320:	mov	r0, r5
   42324:	ldr	r2, [r4, #4]
   42328:	str	ip, [sp]
   4232c:	str	r8, [sp, #4]
   42330:	ldr	ip, [r4, #16]
   42334:	blx	ip
   42338:	mov	r3, #0
   4233c:	str	r3, [r5, #1028]	; 0x404
   42340:	mov	r4, r0
   42344:	mov	r0, sl
   42348:	bl	47ca8 <fputs@plt+0x43394>
   4234c:	cmp	r4, #0
   42350:	str	r0, [r5, #1020]	; 0x3fc
   42354:	movlt	r0, r4
   42358:	blt	42388 <fputs@plt+0x3da74>
   4235c:	mov	r0, r8
   42360:	bl	2cfbc <fputs@plt+0x286a8>
   42364:	cmp	r0, #0
   42368:	bne	423a0 <fputs@plt+0x3da8c>
   4236c:	cmp	r4, #0
   42370:	beq	42388 <fputs@plt+0x3da74>
   42374:	cmp	r9, #0
   42378:	moveq	r0, #1
   4237c:	ldrne	r3, [sp, #8]
   42380:	movne	r0, #1
   42384:	strne	r3, [r9]
   42388:	ldr	r2, [sp, #12]
   4238c:	ldr	r3, [r6]
   42390:	cmp	r2, r3
   42394:	bne	423b0 <fputs@plt+0x3da9c>
   42398:	add	sp, sp, #16
   4239c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   423a0:	mov	r0, r8
   423a4:	bl	2d0f0 <fputs@plt+0x287dc>
   423a8:	rsb	r0, r0, #0
   423ac:	b	42388 <fputs@plt+0x3da74>
   423b0:	bl	453c <__stack_chk_fail@plt>
   423b4:	ldr	r0, [pc, #96]	; 4241c <fputs@plt+0x3db08>
   423b8:	mov	r2, #45	; 0x2d
   423bc:	ldr	r1, [pc, #92]	; 42420 <fputs@plt+0x3db0c>
   423c0:	ldr	r3, [pc, #92]	; 42424 <fputs@plt+0x3db10>
   423c4:	add	r0, pc, r0
   423c8:	add	r1, pc, r1
   423cc:	add	r3, pc, r3
   423d0:	bl	5ac34 <fputs@plt+0x56320>
   423d4:	ldr	r0, [pc, #76]	; 42428 <fputs@plt+0x3db14>
   423d8:	mov	r2, #44	; 0x2c
   423dc:	ldr	r1, [pc, #72]	; 4242c <fputs@plt+0x3db18>
   423e0:	ldr	r3, [pc, #72]	; 42430 <fputs@plt+0x3db1c>
   423e4:	add	r0, pc, r0
   423e8:	add	r1, pc, r1
   423ec:	add	r3, pc, r3
   423f0:	bl	5ac34 <fputs@plt+0x56320>
   423f4:	ldr	r0, [pc, #56]	; 42434 <fputs@plt+0x3db20>
   423f8:	mov	r2, #46	; 0x2e
   423fc:	ldr	r1, [pc, #52]	; 42438 <fputs@plt+0x3db24>
   42400:	ldr	r3, [pc, #52]	; 4243c <fputs@plt+0x3db28>
   42404:	add	r0, pc, r0
   42408:	add	r1, pc, r1
   4240c:	add	r3, pc, r3
   42410:	bl	5ac34 <fputs@plt+0x56320>
   42414:	andeq	r9, r4, r0, ror #17
   42418:	andeq	r0, r0, r0, lsr r4
   4241c:	ldrdeq	r9, [r2], -ip
   42420:	andeq	fp, r2, r0, asr #19
   42424:			; <UNDEFINED> instruction: 0x0002b8b8
   42428:	andeq	r9, r2, r4, asr lr
   4242c:	andeq	fp, r2, r0, lsr #19
   42430:	muleq	r2, r8, r8
   42434:	andeq	r2, r3, r4, lsl #10
   42438:	andeq	fp, r2, r0, lsl #19
   4243c:	andeq	fp, r2, r8, ror r8
   42440:	ldr	ip, [pc, #432]	; 425f8 <fputs@plt+0x3dce4>
   42444:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42448:	subs	r8, r0, #0
   4244c:	ldr	r0, [pc, #424]	; 425fc <fputs@plt+0x3dce8>
   42450:	add	ip, pc, ip
   42454:	mov	r6, r3
   42458:	sub	sp, sp, #24
   4245c:	mov	r7, r2
   42460:	ldr	r4, [ip, r0]
   42464:	ldr	r3, [r4]
   42468:	str	r3, [sp, #20]
   4246c:	beq	42584 <fputs@plt+0x3dc70>
   42470:	cmp	r1, #0
   42474:	beq	425c4 <fputs@plt+0x3dcb0>
   42478:	cmp	r2, #0
   4247c:	beq	425a4 <fputs@plt+0x3dc90>
   42480:	cmp	r6, #0
   42484:	bne	42548 <fputs@plt+0x3dc34>
   42488:	ldr	r3, [r1, #28]
   4248c:	cmp	r3, #0
   42490:	beq	424b4 <fputs@plt+0x3dba0>
   42494:	mov	r5, #1
   42498:	ldr	r2, [sp, #20]
   4249c:	mov	r0, r5
   424a0:	ldr	r3, [r4]
   424a4:	cmp	r2, r3
   424a8:	bne	42580 <fputs@plt+0x3dc6c>
   424ac:	add	sp, sp, #24
   424b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   424b4:	ldr	r3, [r1, #32]
   424b8:	cmp	r3, #0
   424bc:	bne	42494 <fputs@plt+0x3db80>
   424c0:	ldr	r3, [r1, #20]
   424c4:	cmp	r3, #0
   424c8:	bne	42494 <fputs@plt+0x3db80>
   424cc:	ldr	r5, [r1, #24]
   424d0:	cmp	r5, #0
   424d4:	addne	sl, sp, #8
   424d8:	movne	r9, #0
   424dc:	beq	42540 <fputs@plt+0x3dc2c>
   424e0:	cmp	r6, #0
   424e4:	str	r9, [sp, #8]
   424e8:	str	r9, [sp, #12]
   424ec:	str	r9, [sp, #16]
   424f0:	beq	42500 <fputs@plt+0x3dbec>
   424f4:	ldrb	r3, [r5, #8]
   424f8:	cmp	r3, #0
   424fc:	beq	4252c <fputs@plt+0x3dc18>
   42500:	str	sl, [sp]
   42504:	mov	r0, r8
   42508:	mov	r1, r7
   4250c:	mov	r2, r5
   42510:	mov	r3, #0
   42514:	bl	422a0 <fputs@plt+0x3d98c>
   42518:	cmp	r0, #0
   4251c:	bne	42570 <fputs@plt+0x3dc5c>
   42520:	ldrb	r3, [r8, #25]
   42524:	tst	r3, #4
   42528:	bne	42570 <fputs@plt+0x3dc5c>
   4252c:	mov	r0, sl
   42530:	bl	2cd54 <fputs@plt+0x28440>
   42534:	ldr	r5, [r5, #24]
   42538:	cmp	r5, #0
   4253c:	bne	424e0 <fputs@plt+0x3dbcc>
   42540:	mov	r5, #0
   42544:	b	42498 <fputs@plt+0x3db84>
   42548:	ldr	ip, [r1, #20]
   4254c:	cmp	ip, #0
   42550:	beq	424cc <fputs@plt+0x3dbb8>
   42554:	ldrb	r3, [ip, #4]
   42558:	cmp	r3, #0
   4255c:	bne	42494 <fputs@plt+0x3db80>
   42560:	ldr	ip, [ip, #16]
   42564:	cmp	ip, #0
   42568:	bne	42554 <fputs@plt+0x3dc40>
   4256c:	b	424cc <fputs@plt+0x3dbb8>
   42570:	mov	r5, r0
   42574:	mov	r0, sl
   42578:	bl	2cd54 <fputs@plt+0x28440>
   4257c:	b	42498 <fputs@plt+0x3db84>
   42580:	bl	453c <__stack_chk_fail@plt>
   42584:	ldr	r0, [pc, #116]	; 42600 <fputs@plt+0x3dcec>
   42588:	movw	r2, #841	; 0x349
   4258c:	ldr	r1, [pc, #112]	; 42604 <fputs@plt+0x3dcf0>
   42590:	ldr	r3, [pc, #112]	; 42608 <fputs@plt+0x3dcf4>
   42594:	add	r0, pc, r0
   42598:	add	r1, pc, r1
   4259c:	add	r3, pc, r3
   425a0:	bl	5ac34 <fputs@plt+0x56320>
   425a4:	ldr	r0, [pc, #96]	; 4260c <fputs@plt+0x3dcf8>
   425a8:	movw	r2, #843	; 0x34b
   425ac:	ldr	r1, [pc, #92]	; 42610 <fputs@plt+0x3dcfc>
   425b0:	ldr	r3, [pc, #92]	; 42614 <fputs@plt+0x3dd00>
   425b4:	add	r0, pc, r0
   425b8:	add	r1, pc, r1
   425bc:	add	r3, pc, r3
   425c0:	bl	5ac34 <fputs@plt+0x56320>
   425c4:	ldr	r0, [pc, #76]	; 42618 <fputs@plt+0x3dd04>
   425c8:	movw	r2, #842	; 0x34a
   425cc:	ldr	r1, [pc, #72]	; 4261c <fputs@plt+0x3dd08>
   425d0:	ldr	r3, [pc, #72]	; 42620 <fputs@plt+0x3dd0c>
   425d4:	add	r0, pc, r0
   425d8:	add	r1, pc, r1
   425dc:	add	r3, pc, r3
   425e0:	bl	5ac34 <fputs@plt+0x56320>
   425e4:	mov	r4, r0
   425e8:	mov	r0, sl
   425ec:	bl	2cd54 <fputs@plt+0x28440>
   425f0:	mov	r0, r4
   425f4:	bl	4818 <_Unwind_Resume@plt>
   425f8:	andeq	r9, r4, r0, asr #14
   425fc:	andeq	r0, r0, r0, lsr r4
   42600:	andeq	r9, r2, r4, lsr #25
   42604:	strdeq	fp, [r2], -r0
   42608:	andeq	fp, r2, r4, ror #12
   4260c:	andeq	r9, r2, ip, ror #9
   42610:	ldrdeq	fp, [r2], -r0
   42614:	andeq	fp, r2, r4, asr #12
   42618:	strdeq	sl, [r2], -ip
   4261c:			; <UNDEFINED> instruction: 0x0002b7b0
   42620:	andeq	fp, r2, r4, lsr #12
   42624:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42628:	subs	r4, r0, #0
   4262c:	sub	sp, sp, #28
   42630:	mov	r6, r1
   42634:	mov	r5, r2
   42638:	ldr	sl, [sp, #64]	; 0x40
   4263c:	ldr	r9, [sp, #68]	; 0x44
   42640:	ldr	r8, [sp, #72]	; 0x48
   42644:	ldr	r7, [sp, #76]	; 0x4c
   42648:	ldr	fp, [sp, #80]	; 0x50
   4264c:	beq	428a8 <fputs@plt+0x3df94>
   42650:	cmp	r1, #0
   42654:	beq	42888 <fputs@plt+0x3df74>
   42658:	cmp	r2, #0
   4265c:	beq	42868 <fputs@plt+0x3df54>
   42660:	cmp	r3, #0
   42664:	beq	42848 <fputs@plt+0x3df34>
   42668:	cmp	sl, #0
   4266c:	beq	42828 <fputs@plt+0x3df14>
   42670:	cmp	r9, #0
   42674:	beq	42808 <fputs@plt+0x3def4>
   42678:	cmp	r8, #0
   4267c:	beq	427e8 <fputs@plt+0x3ded4>
   42680:	ldr	r2, [r2, #16]
   42684:	cmp	r2, #0
   42688:	beq	42700 <fputs@plt+0x3ddec>
   4268c:	mov	r0, r1
   42690:	str	r3, [sp, #20]
   42694:	bl	47694 <fputs@plt+0x42d80>
   42698:	str	r7, [r4, #1028]	; 0x404
   4269c:	ldr	r3, [sp, #20]
   426a0:	mov	r2, sl
   426a4:	mov	r1, r3
   426a8:	mov	r3, r9
   426ac:	str	r0, [r4, #1020]	; 0x3fc
   426b0:	mov	r0, r4
   426b4:	str	r8, [sp]
   426b8:	stmib	sp, {r7, fp}
   426bc:	ldr	ip, [r5, #16]
   426c0:	blx	ip
   426c4:	mov	r3, #0
   426c8:	str	r3, [r4, #1028]	; 0x404
   426cc:	mov	r5, r0
   426d0:	mov	r0, r6
   426d4:	bl	47ca8 <fputs@plt+0x43394>
   426d8:	cmp	r5, #0
   426dc:	str	r0, [r4, #1020]	; 0x3fc
   426e0:	blt	426f4 <fputs@plt+0x3dde0>
   426e4:	mov	r0, fp
   426e8:	bl	2cfbc <fputs@plt+0x286a8>
   426ec:	cmp	r0, #0
   426f0:	bne	42794 <fputs@plt+0x3de80>
   426f4:	mov	r0, r5
   426f8:	add	sp, sp, #28
   426fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42700:	ldr	r0, [r5, #12]
   42704:	ldrb	r3, [r0]
   42708:	cmp	r3, #97	; 0x61
   4270c:	beq	42768 <fputs@plt+0x3de54>
   42710:	mov	r1, #0
   42714:	bl	40dfc <fputs@plt+0x3c4e8>
   42718:	cmp	r0, #0
   4271c:	beq	428e8 <fputs@plt+0x3dfd4>
   42720:	ldr	r3, [r5, #12]
   42724:	ldrb	r4, [r3]
   42728:	mov	r0, r4
   4272c:	bl	40f98 <fputs@plt+0x3c684>
   42730:	cmp	r0, #0
   42734:	beq	428c8 <fputs@plt+0x3dfb4>
   42738:	cmp	r4, #111	; 0x6f
   4273c:	beq	427bc <fputs@plt+0x3dea8>
   42740:	cmp	r4, #115	; 0x73
   42744:	beq	427a8 <fputs@plt+0x3de94>
   42748:	cmp	r4, #103	; 0x67
   4274c:	beq	427a8 <fputs@plt+0x3de94>
   42750:	mov	r0, r8
   42754:	mov	r1, r4
   42758:	mov	r2, r7
   4275c:	add	sp, sp, #28
   42760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42764:	b	38aa0 <fputs@plt+0x3418c>
   42768:	ldrb	r3, [r0, #1]
   4276c:	cmp	r3, #115	; 0x73
   42770:	bne	42710 <fputs@plt+0x3ddfc>
   42774:	ldrb	r3, [r0, #2]
   42778:	cmp	r3, #0
   4277c:	bne	42710 <fputs@plt+0x3ddfc>
   42780:	mov	r0, r8
   42784:	ldr	r1, [r7]
   42788:	add	sp, sp, #28
   4278c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42790:	b	39e9c <fputs@plt+0x35588>
   42794:	mov	r0, fp
   42798:	bl	2d0f0 <fputs@plt+0x287dc>
   4279c:	rsb	r0, r0, #0
   427a0:	add	sp, sp, #28
   427a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   427a8:	ldr	r7, [r7]
   427ac:	cmp	r7, #0
   427b0:	ldreq	r7, [pc, #336]	; 42908 <fputs@plt+0x3dff4>
   427b4:	addeq	r7, pc, r7
   427b8:	b	42750 <fputs@plt+0x3de3c>
   427bc:	ldr	r7, [r7]
   427c0:	cmp	r7, #0
   427c4:	bne	42750 <fputs@plt+0x3de3c>
   427c8:	ldr	r0, [pc, #316]	; 4290c <fputs@plt+0x3dff8>
   427cc:	mov	r2, #468	; 0x1d4
   427d0:	ldr	r1, [pc, #312]	; 42910 <fputs@plt+0x3dffc>
   427d4:	ldr	r3, [pc, #312]	; 42914 <fputs@plt+0x3e000>
   427d8:	add	r0, pc, r0
   427dc:	add	r1, pc, r1
   427e0:	add	r3, pc, r3
   427e4:	bl	5ac34 <fputs@plt+0x56320>
   427e8:	ldr	r0, [pc, #296]	; 42918 <fputs@plt+0x3e004>
   427ec:	movw	r2, #434	; 0x1b2
   427f0:	ldr	r1, [pc, #292]	; 4291c <fputs@plt+0x3e008>
   427f4:	ldr	r3, [pc, #292]	; 42920 <fputs@plt+0x3e00c>
   427f8:	add	r0, pc, r0
   427fc:	add	r1, pc, r1
   42800:	add	r3, pc, r3
   42804:	bl	5ac34 <fputs@plt+0x56320>
   42808:	ldr	r0, [pc, #276]	; 42924 <fputs@plt+0x3e010>
   4280c:	movw	r2, #433	; 0x1b1
   42810:	ldr	r1, [pc, #272]	; 42928 <fputs@plt+0x3e014>
   42814:	ldr	r3, [pc, #272]	; 4292c <fputs@plt+0x3e018>
   42818:	add	r0, pc, r0
   4281c:	add	r1, pc, r1
   42820:	add	r3, pc, r3
   42824:	bl	5ac34 <fputs@plt+0x56320>
   42828:	ldr	r0, [pc, #256]	; 42930 <fputs@plt+0x3e01c>
   4282c:	mov	r2, #432	; 0x1b0
   42830:	ldr	r1, [pc, #252]	; 42934 <fputs@plt+0x3e020>
   42834:	ldr	r3, [pc, #252]	; 42938 <fputs@plt+0x3e024>
   42838:	add	r0, pc, r0
   4283c:	add	r1, pc, r1
   42840:	add	r3, pc, r3
   42844:	bl	5ac34 <fputs@plt+0x56320>
   42848:	ldr	r0, [pc, #236]	; 4293c <fputs@plt+0x3e028>
   4284c:	movw	r2, #431	; 0x1af
   42850:	ldr	r1, [pc, #232]	; 42940 <fputs@plt+0x3e02c>
   42854:	ldr	r3, [pc, #232]	; 42944 <fputs@plt+0x3e030>
   42858:	add	r0, pc, r0
   4285c:	add	r1, pc, r1
   42860:	add	r3, pc, r3
   42864:	bl	5ac34 <fputs@plt+0x56320>
   42868:	ldr	r0, [pc, #216]	; 42948 <fputs@plt+0x3e034>
   4286c:	movw	r2, #430	; 0x1ae
   42870:	ldr	r1, [pc, #212]	; 4294c <fputs@plt+0x3e038>
   42874:	ldr	r3, [pc, #212]	; 42950 <fputs@plt+0x3e03c>
   42878:	add	r0, pc, r0
   4287c:	add	r1, pc, r1
   42880:	add	r3, pc, r3
   42884:	bl	5ac34 <fputs@plt+0x56320>
   42888:	ldr	r0, [pc, #196]	; 42954 <fputs@plt+0x3e040>
   4288c:	movw	r2, #429	; 0x1ad
   42890:	ldr	r1, [pc, #192]	; 42958 <fputs@plt+0x3e044>
   42894:	ldr	r3, [pc, #192]	; 4295c <fputs@plt+0x3e048>
   42898:	add	r0, pc, r0
   4289c:	add	r1, pc, r1
   428a0:	add	r3, pc, r3
   428a4:	bl	5ac34 <fputs@plt+0x56320>
   428a8:	ldr	r0, [pc, #176]	; 42960 <fputs@plt+0x3e04c>
   428ac:	mov	r2, #428	; 0x1ac
   428b0:	ldr	r1, [pc, #172]	; 42964 <fputs@plt+0x3e050>
   428b4:	ldr	r3, [pc, #172]	; 42968 <fputs@plt+0x3e054>
   428b8:	add	r0, pc, r0
   428bc:	add	r1, pc, r1
   428c0:	add	r3, pc, r3
   428c4:	bl	5ac34 <fputs@plt+0x56320>
   428c8:	ldr	r0, [pc, #156]	; 4296c <fputs@plt+0x3e058>
   428cc:	movw	r2, #457	; 0x1c9
   428d0:	ldr	r1, [pc, #152]	; 42970 <fputs@plt+0x3e05c>
   428d4:	ldr	r3, [pc, #152]	; 42974 <fputs@plt+0x3e060>
   428d8:	add	r0, pc, r0
   428dc:	add	r1, pc, r1
   428e0:	add	r3, pc, r3
   428e4:	bl	5ac34 <fputs@plt+0x56320>
   428e8:	ldr	r0, [pc, #136]	; 42978 <fputs@plt+0x3e064>
   428ec:	mov	r2, #456	; 0x1c8
   428f0:	ldr	r1, [pc, #132]	; 4297c <fputs@plt+0x3e068>
   428f4:	ldr	r3, [pc, #132]	; 42980 <fputs@plt+0x3e06c>
   428f8:	add	r0, pc, r0
   428fc:	add	r1, pc, r1
   42900:	add	r3, pc, r3
   42904:	bl	5ac34 <fputs@plt+0x56320>
   42908:	andeq	r0, r2, r8, lsl lr
   4290c:	andeq	r3, r3, r8, asr #27
   42910:	andeq	fp, r2, ip, lsr #11
   42914:	andeq	fp, r2, r4, lsl #11
   42918:	strdeq	r7, [r2], -ip
   4291c:	andeq	fp, r2, ip, lsl #11
   42920:	andeq	fp, r2, r4, ror #10
   42924:	andeq	fp, r2, r0, lsr #11
   42928:	andeq	fp, r2, ip, ror #10
   4292c:	andeq	fp, r2, r4, asr #10
   42930:	andeq	r8, r2, r0, ror #5
   42934:	andeq	fp, r2, ip, asr #10
   42938:	andeq	fp, r2, r4, lsr #10
   4293c:	andeq	r9, r2, r8, asr #4
   42940:	andeq	fp, r2, ip, lsr #10
   42944:	andeq	fp, r2, r4, lsl #10
   42948:	andeq	fp, r2, ip, lsr r5
   4294c:	andeq	fp, r2, ip, lsl #10
   42950:	andeq	fp, r2, r4, ror #9
   42954:	andeq	fp, r2, r4, lsl r5
   42958:	andeq	fp, r2, ip, ror #9
   4295c:	andeq	fp, r2, r4, asr #9
   42960:	andeq	r9, r2, r0, lsl #19
   42964:	andeq	fp, r2, ip, asr #9
   42968:	andeq	fp, r2, r4, lsr #9
   4296c:	andeq	fp, r2, ip, lsl r5
   42970:	andeq	fp, r2, ip, lsr #9
   42974:	andeq	fp, r2, r4, lsl #9
   42978:	andeq	fp, r2, ip, asr #9
   4297c:	andeq	fp, r2, ip, lsl #9
   42980:	andeq	fp, r2, r4, ror #8
   42984:	ldr	ip, [pc, #808]	; 42cb4 <fputs@plt+0x3e3a0>
   42988:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4298c:	subs	r8, r0, #0
   42990:	ldr	r0, [pc, #800]	; 42cb8 <fputs@plt+0x3e3a4>
   42994:	sub	sp, sp, #36	; 0x24
   42998:	add	ip, pc, ip
   4299c:	mov	r9, r3
   429a0:	str	r2, [sp, #16]
   429a4:	mov	r6, r1
   429a8:	ldr	r0, [ip, r0]
   429ac:	mov	r3, ip
   429b0:	ldr	sl, [sp, #72]	; 0x48
   429b4:	ldr	r3, [r0]
   429b8:	str	r0, [sp, #20]
   429bc:	str	r3, [sp, #28]
   429c0:	beq	42c94 <fputs@plt+0x3e380>
   429c4:	cmp	r1, #0
   429c8:	beq	42c74 <fputs@plt+0x3e360>
   429cc:	ldr	r1, [sp, #16]
   429d0:	cmp	r1, #0
   429d4:	beq	42c54 <fputs@plt+0x3e340>
   429d8:	cmp	r9, #0
   429dc:	beq	42c34 <fputs@plt+0x3e320>
   429e0:	ldr	r2, [sp, #16]
   429e4:	ldr	r7, [r2, #28]
   429e8:	cmp	r7, #0
   429ec:	beq	42c20 <fputs@plt+0x3e30c>
   429f0:	ldrb	fp, [r8, #25]
   429f4:	mov	r3, #0
   429f8:	str	r3, [sp, #24]
   429fc:	ubfx	fp, fp, #2, #1
   42a00:	cmp	fp, r3
   42a04:	bne	42b2c <fputs@plt+0x3e218>
   42a08:	add	r3, sp, #24
   42a0c:	str	r3, [sp, #12]
   42a10:	sub	r4, r7, #32
   42a14:	mov	r0, r4
   42a18:	bl	47694 <fputs@plt+0x42d80>
   42a1c:	mov	r1, r6
   42a20:	add	r3, sp, #24
   42a24:	str	r0, [r8, #1020]	; 0x3fc
   42a28:	mov	r0, r8
   42a2c:	ldr	r2, [r7, #-24]	; 0xffffffe8
   42a30:	str	r2, [r8, #1028]	; 0x404
   42a34:	ldr	r2, [r7, #-24]	; 0xffffffe8
   42a38:	str	sl, [sp]
   42a3c:	ldr	ip, [r7, #4]
   42a40:	blx	ip
   42a44:	mov	r2, #0
   42a48:	str	r2, [r8, #1028]	; 0x404
   42a4c:	mov	r5, r0
   42a50:	mov	r0, r4
   42a54:	bl	47ca8 <fputs@plt+0x43394>
   42a58:	cmp	r5, #0
   42a5c:	str	r0, [r8, #1020]	; 0x3fc
   42a60:	blt	42c04 <fputs@plt+0x3e2f0>
   42a64:	mov	r0, sl
   42a68:	bl	2cfbc <fputs@plt+0x286a8>
   42a6c:	cmp	r0, #0
   42a70:	bne	42c0c <fputs@plt+0x3e2f8>
   42a74:	ldr	r0, [sp, #24]
   42a78:	cmp	r0, #0
   42a7c:	beq	42b58 <fputs@plt+0x3e244>
   42a80:	ldr	fp, [r0]
   42a84:	cmp	fp, #0
   42a88:	beq	42b58 <fputs@plt+0x3e244>
   42a8c:	add	r4, r0, #4
   42a90:	b	42ad0 <fputs@plt+0x3e1bc>
   42a94:	mov	r1, r6
   42a98:	bl	2d3ec <fputs@plt+0x28ad8>
   42a9c:	cmp	r0, #0
   42aa0:	beq	42b4c <fputs@plt+0x3e238>
   42aa4:	mov	r1, fp
   42aa8:	mov	r0, r9
   42aac:	bl	58c4c <fputs@plt+0x54338>
   42ab0:	cmn	r0, #17
   42ab4:	movne	r5, r0
   42ab8:	moveq	r5, #0
   42abc:	cmp	r4, #0
   42ac0:	beq	42afc <fputs@plt+0x3e1e8>
   42ac4:	ldr	fp, [r4], #4
   42ac8:	cmp	fp, #0
   42acc:	beq	42afc <fputs@plt+0x3e1e8>
   42ad0:	cmp	r5, #0
   42ad4:	mov	r0, fp
   42ad8:	blt	42af0 <fputs@plt+0x3e1dc>
   42adc:	bl	2d33c <fputs@plt+0x28a28>
   42ae0:	cmp	r0, #0
   42ae4:	mov	r0, fp
   42ae8:	bne	42a94 <fputs@plt+0x3e180>
   42aec:	mvn	r5, #21
   42af0:	bl	4140 <free@plt>
   42af4:	cmp	r4, #0
   42af8:	bne	42ac4 <fputs@plt+0x3e1b0>
   42afc:	ldr	r0, [sp, #24]
   42b00:	bl	4140 <free@plt>
   42b04:	cmp	r5, #0
   42b08:	blt	42c04 <fputs@plt+0x3e2f0>
   42b0c:	ldr	r7, [r7, #12]
   42b10:	ldrb	r3, [r8, #25]
   42b14:	cmp	r7, #0
   42b18:	beq	42b6c <fputs@plt+0x3e258>
   42b1c:	tst	r3, #4
   42b20:	mov	r1, #0
   42b24:	str	r1, [sp, #24]
   42b28:	beq	42a10 <fputs@plt+0x3e0fc>
   42b2c:	mov	r0, #0
   42b30:	ldr	r1, [sp, #20]
   42b34:	ldr	r2, [sp, #28]
   42b38:	ldr	r3, [r1]
   42b3c:	cmp	r2, r3
   42b40:	bne	42c30 <fputs@plt+0x3e31c>
   42b44:	add	sp, sp, #36	; 0x24
   42b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42b4c:	mov	r0, fp
   42b50:	bl	4140 <free@plt>
   42b54:	b	42abc <fputs@plt+0x3e1a8>
   42b58:	bl	4140 <free@plt>
   42b5c:	ldr	r7, [r7, #12]
   42b60:	ldrb	r3, [r8, #25]
   42b64:	cmp	r7, #0
   42b68:	bne	42b1c <fputs@plt+0x3e208>
   42b6c:	ubfx	r3, r3, #2, #1
   42b70:	cmp	r3, #0
   42b74:	bne	42b2c <fputs@plt+0x3e218>
   42b78:	ldr	r1, [sp, #16]
   42b7c:	ldr	r4, [r1, #8]
   42b80:	cmp	r4, #0
   42b84:	beq	42b2c <fputs@plt+0x3e218>
   42b88:	ldr	r5, [r4]
   42b8c:	mov	r1, r6
   42b90:	mov	r0, r5
   42b94:	bl	2d3ec <fputs@plt+0x28ad8>
   42b98:	cmp	r0, #0
   42b9c:	beq	42bf4 <fputs@plt+0x3e2e0>
   42ba0:	mov	r0, r5
   42ba4:	bl	480c <__strdup@plt>
   42ba8:	subs	r1, r0, #0
   42bac:	beq	42c28 <fputs@plt+0x3e314>
   42bb0:	mov	r0, r9
   42bb4:	bl	58c4c <fputs@plt+0x54338>
   42bb8:	adds	r3, r0, #17
   42bbc:	movne	r3, #1
   42bc0:	ands	r3, r3, r0, lsr #31
   42bc4:	bne	42b30 <fputs@plt+0x3e21c>
   42bc8:	str	sl, [sp]
   42bcc:	mov	r0, r8
   42bd0:	mov	r1, r6
   42bd4:	mov	r2, r4
   42bd8:	mov	r3, r9
   42bdc:	bl	42984 <fputs@plt+0x3e070>
   42be0:	cmp	r0, #0
   42be4:	blt	42b30 <fputs@plt+0x3e21c>
   42be8:	ldrb	r3, [r8, #25]
   42bec:	tst	r3, #4
   42bf0:	bne	42b2c <fputs@plt+0x3e218>
   42bf4:	ldr	r4, [r4, #12]
   42bf8:	cmp	r4, #0
   42bfc:	bne	42b88 <fputs@plt+0x3e274>
   42c00:	b	42b2c <fputs@plt+0x3e218>
   42c04:	mov	r0, r5
   42c08:	b	42b30 <fputs@plt+0x3e21c>
   42c0c:	mov	r0, sl
   42c10:	bl	2d0f0 <fputs@plt+0x287dc>
   42c14:	rsb	r0, r0, #0
   42c18:	cmp	r0, #0
   42c1c:	blt	42b30 <fputs@plt+0x3e21c>
   42c20:	ldrb	r3, [r8, #25]
   42c24:	b	42b6c <fputs@plt+0x3e258>
   42c28:	mvn	r0, #11
   42c2c:	b	42b30 <fputs@plt+0x3e21c>
   42c30:	bl	453c <__stack_chk_fail@plt>
   42c34:	ldr	r0, [pc, #128]	; 42cbc <fputs@plt+0x3e3a8>
   42c38:	mov	r2, #179	; 0xb3
   42c3c:	ldr	r1, [pc, #124]	; 42cc0 <fputs@plt+0x3e3ac>
   42c40:	ldr	r3, [pc, #124]	; 42cc4 <fputs@plt+0x3e3b0>
   42c44:	add	r0, pc, r0
   42c48:	add	r1, pc, r1
   42c4c:	add	r3, pc, r3
   42c50:	bl	5ac34 <fputs@plt+0x56320>
   42c54:	ldr	r0, [pc, #108]	; 42cc8 <fputs@plt+0x3e3b4>
   42c58:	mov	r2, #178	; 0xb2
   42c5c:	ldr	r1, [pc, #104]	; 42ccc <fputs@plt+0x3e3b8>
   42c60:	ldr	r3, [pc, #104]	; 42cd0 <fputs@plt+0x3e3bc>
   42c64:	add	r0, pc, r0
   42c68:	add	r1, pc, r1
   42c6c:	add	r3, pc, r3
   42c70:	bl	5ac34 <fputs@plt+0x56320>
   42c74:	ldr	r0, [pc, #88]	; 42cd4 <fputs@plt+0x3e3c0>
   42c78:	mov	r2, #177	; 0xb1
   42c7c:	ldr	r1, [pc, #84]	; 42cd8 <fputs@plt+0x3e3c4>
   42c80:	ldr	r3, [pc, #84]	; 42cdc <fputs@plt+0x3e3c8>
   42c84:	add	r0, pc, r0
   42c88:	add	r1, pc, r1
   42c8c:	add	r3, pc, r3
   42c90:	bl	5ac34 <fputs@plt+0x56320>
   42c94:	ldr	r0, [pc, #68]	; 42ce0 <fputs@plt+0x3e3cc>
   42c98:	mov	r2, #176	; 0xb0
   42c9c:	ldr	r1, [pc, #64]	; 42ce4 <fputs@plt+0x3e3d0>
   42ca0:	ldr	r3, [pc, #64]	; 42ce8 <fputs@plt+0x3e3d4>
   42ca4:	add	r0, pc, r0
   42ca8:	add	r1, pc, r1
   42cac:	add	r3, pc, r3
   42cb0:	bl	5ac34 <fputs@plt+0x56320>
   42cb4:	strdeq	r9, [r4], -r8
   42cb8:	andeq	r0, r0, r0, lsr r4
   42cbc:	andeq	r6, r2, r0, lsl r2
   42cc0:	andeq	fp, r2, r0, asr #2
   42cc4:	andeq	fp, r2, r8, ror r0
   42cc8:	andeq	sl, r2, ip, ror #18
   42ccc:	andeq	fp, r2, r0, lsr #2
   42cd0:	andeq	fp, r2, r8, asr r0
   42cd4:	andeq	r7, r2, r0, asr #30
   42cd8:	andeq	fp, r2, r0, lsl #2
   42cdc:	andeq	fp, r2, r8, lsr r0
   42ce0:	muleq	r2, r4, r5
   42ce4:	andeq	fp, r2, r0, ror #1
   42ce8:	andeq	fp, r2, r8, lsl r0
   42cec:	push	{r4, r5, r6, r7, r8, lr}
   42cf0:	subs	r8, r0, #0
   42cf4:	ldr	ip, [pc, #268]	; 42e08 <fputs@plt+0x3e4f4>
   42cf8:	sub	sp, sp, #8
   42cfc:	mov	r5, r1
   42d00:	mov	r4, r2
   42d04:	mov	r7, r3
   42d08:	add	ip, pc, ip
   42d0c:	beq	42de8 <fputs@plt+0x3e4d4>
   42d10:	cmp	r1, #0
   42d14:	beq	42da8 <fputs@plt+0x3e494>
   42d18:	cmp	r2, #0
   42d1c:	beq	42d88 <fputs@plt+0x3e474>
   42d20:	cmp	r3, #0
   42d24:	beq	42dc8 <fputs@plt+0x3e4b4>
   42d28:	ldr	r3, [pc, #220]	; 42e0c <fputs@plt+0x3e4f8>
   42d2c:	ldr	r0, [ip, r3]
   42d30:	bl	582a4 <fputs@plt+0x53990>
   42d34:	subs	r6, r0, #0
   42d38:	beq	42d80 <fputs@plt+0x3e46c>
   42d3c:	ldr	r3, [sp, #32]
   42d40:	mov	r2, r4
   42d44:	mov	r0, r8
   42d48:	mov	r1, r5
   42d4c:	str	r3, [sp]
   42d50:	mov	r3, r6
   42d54:	bl	42984 <fputs@plt+0x3e070>
   42d58:	subs	r4, r0, #0
   42d5c:	strge	r6, [r7]
   42d60:	movge	r0, #0
   42d64:	blt	42d70 <fputs@plt+0x3e45c>
   42d68:	add	sp, sp, #8
   42d6c:	pop	{r4, r5, r6, r7, r8, pc}
   42d70:	mov	r0, r6
   42d74:	bl	583cc <fputs@plt+0x53ab8>
   42d78:	mov	r0, r4
   42d7c:	b	42d68 <fputs@plt+0x3e454>
   42d80:	mvn	r0, #11
   42d84:	b	42d68 <fputs@plt+0x3e454>
   42d88:	ldr	r0, [pc, #128]	; 42e10 <fputs@plt+0x3e4fc>
   42d8c:	mov	r2, #223	; 0xdf
   42d90:	ldr	r1, [pc, #124]	; 42e14 <fputs@plt+0x3e500>
   42d94:	ldr	r3, [pc, #124]	; 42e18 <fputs@plt+0x3e504>
   42d98:	add	r0, pc, r0
   42d9c:	add	r1, pc, r1
   42da0:	add	r3, pc, r3
   42da4:	bl	5ac34 <fputs@plt+0x56320>
   42da8:	ldr	r0, [pc, #108]	; 42e1c <fputs@plt+0x3e508>
   42dac:	mov	r2, #222	; 0xde
   42db0:	ldr	r1, [pc, #104]	; 42e20 <fputs@plt+0x3e50c>
   42db4:	ldr	r3, [pc, #104]	; 42e24 <fputs@plt+0x3e510>
   42db8:	add	r0, pc, r0
   42dbc:	add	r1, pc, r1
   42dc0:	add	r3, pc, r3
   42dc4:	bl	5ac34 <fputs@plt+0x56320>
   42dc8:	ldr	r0, [pc, #88]	; 42e28 <fputs@plt+0x3e514>
   42dcc:	mov	r2, #224	; 0xe0
   42dd0:	ldr	r1, [pc, #84]	; 42e2c <fputs@plt+0x3e518>
   42dd4:	ldr	r3, [pc, #84]	; 42e30 <fputs@plt+0x3e51c>
   42dd8:	add	r0, pc, r0
   42ddc:	add	r1, pc, r1
   42de0:	add	r3, pc, r3
   42de4:	bl	5ac34 <fputs@plt+0x56320>
   42de8:	ldr	r0, [pc, #68]	; 42e34 <fputs@plt+0x3e520>
   42dec:	mov	r2, #221	; 0xdd
   42df0:	ldr	r1, [pc, #64]	; 42e38 <fputs@plt+0x3e524>
   42df4:	ldr	r3, [pc, #64]	; 42e3c <fputs@plt+0x3e528>
   42df8:	add	r0, pc, r0
   42dfc:	add	r1, pc, r1
   42e00:	add	r3, pc, r3
   42e04:	bl	5ac34 <fputs@plt+0x56320>
   42e08:	andeq	r8, r4, r8, lsl #29
   42e0c:	andeq	r0, r0, r4, lsr r4
   42e10:	andeq	sl, r2, r8, lsr r8
   42e14:	andeq	sl, r2, ip, ror #31
   42e18:	andeq	sl, r2, r0, lsl #31
   42e1c:	andeq	r7, r2, ip, lsl #28
   42e20:	andeq	sl, r2, ip, asr #31
   42e24:	andeq	sl, r2, r0, ror #30
   42e28:	andeq	fp, r2, ip, asr #32
   42e2c:	andeq	sl, r2, ip, lsr #31
   42e30:	andeq	sl, r2, r0, asr #30
   42e34:	andeq	r9, r2, r0, asr #8
   42e38:	andeq	sl, r2, ip, lsl #31
   42e3c:	andeq	sl, r2, r0, lsr #30
   42e40:	push	{r4, r5, r6, r7, r8, lr}
   42e44:	subs	r8, r0, #0
   42e48:	sub	sp, sp, #24
   42e4c:	mov	r4, r1
   42e50:	mov	r7, r2
   42e54:	mov	r6, r3
   42e58:	ldr	r5, [sp, #48]	; 0x30
   42e5c:	beq	42f50 <fputs@plt+0x3e63c>
   42e60:	cmp	r1, #0
   42e64:	beq	42fd0 <fputs@plt+0x3e6bc>
   42e68:	cmp	r2, #0
   42e6c:	beq	42fb0 <fputs@plt+0x3e69c>
   42e70:	cmp	r3, #0
   42e74:	beq	42f90 <fputs@plt+0x3e67c>
   42e78:	cmp	r5, #0
   42e7c:	beq	42f70 <fputs@plt+0x3e65c>
   42e80:	ldr	r2, [pc, #360]	; 42ff0 <fputs@plt+0x3e6dc>
   42e84:	mov	r0, r1
   42e88:	mov	r1, #101	; 0x65
   42e8c:	add	r2, pc, r2
   42e90:	bl	38aa8 <fputs@plt+0x34194>
   42e94:	cmp	r0, #0
   42e98:	blt	42f28 <fputs@plt+0x3e614>
   42e9c:	ldr	r1, [pc, #336]	; 42ff4 <fputs@plt+0x3e6e0>
   42ea0:	mov	r0, r4
   42ea4:	ldr	r2, [r5, #8]
   42ea8:	add	r1, pc, r1
   42eac:	bl	39d48 <fputs@plt+0x35434>
   42eb0:	cmp	r0, #0
   42eb4:	blt	42f28 <fputs@plt+0x3e614>
   42eb8:	mov	r0, r4
   42ebc:	mov	r1, #118	; 0x76
   42ec0:	ldr	r2, [r5, #12]
   42ec4:	bl	38aa8 <fputs@plt+0x34194>
   42ec8:	cmp	r0, #0
   42ecc:	blt	42f28 <fputs@plt+0x3e614>
   42ed0:	ldr	ip, [r6, #4]
   42ed4:	mov	r3, r7
   42ed8:	ldr	lr, [sp, #56]	; 0x38
   42edc:	sub	r1, r6, #32
   42ee0:	mov	r2, r5
   42ee4:	mov	r0, r8
   42ee8:	str	ip, [sp]
   42eec:	ldr	ip, [r5, #8]
   42ef0:	str	r4, [sp, #8]
   42ef4:	str	ip, [sp, #4]
   42ef8:	ldr	ip, [r5, #24]
   42efc:	str	lr, [sp, #16]
   42f00:	ldr	lr, [sp, #52]	; 0x34
   42f04:	add	ip, lr, ip
   42f08:	str	ip, [sp, #12]
   42f0c:	bl	42624 <fputs@plt+0x3dd10>
   42f10:	cmp	r0, #0
   42f14:	blt	42f28 <fputs@plt+0x3e614>
   42f18:	ldrb	r3, [r8, #25]
   42f1c:	tst	r3, #4
   42f20:	movne	r0, #0
   42f24:	beq	42f30 <fputs@plt+0x3e61c>
   42f28:	add	sp, sp, #24
   42f2c:	pop	{r4, r5, r6, r7, r8, pc}
   42f30:	mov	r0, r4
   42f34:	bl	393c4 <fputs@plt+0x34ab0>
   42f38:	cmp	r0, #0
   42f3c:	blt	42f28 <fputs@plt+0x3e614>
   42f40:	mov	r0, r4
   42f44:	bl	393c4 <fputs@plt+0x34ab0>
   42f48:	and	r0, r0, r0, asr #31
   42f4c:	b	42f28 <fputs@plt+0x3e614>
   42f50:	ldr	r0, [pc, #160]	; 42ff8 <fputs@plt+0x3e6e4>
   42f54:	movw	r2, #678	; 0x2a6
   42f58:	ldr	r1, [pc, #156]	; 42ffc <fputs@plt+0x3e6e8>
   42f5c:	ldr	r3, [pc, #156]	; 43000 <fputs@plt+0x3e6ec>
   42f60:	add	r0, pc, r0
   42f64:	add	r1, pc, r1
   42f68:	add	r3, pc, r3
   42f6c:	bl	5ac34 <fputs@plt+0x56320>
   42f70:	ldr	r0, [pc, #140]	; 43004 <fputs@plt+0x3e6f0>
   42f74:	movw	r2, #682	; 0x2aa
   42f78:	ldr	r1, [pc, #136]	; 43008 <fputs@plt+0x3e6f4>
   42f7c:	ldr	r3, [pc, #136]	; 4300c <fputs@plt+0x3e6f8>
   42f80:	add	r0, pc, r0
   42f84:	add	r1, pc, r1
   42f88:	add	r3, pc, r3
   42f8c:	bl	5ac34 <fputs@plt+0x56320>
   42f90:	ldr	r0, [pc, #120]	; 43010 <fputs@plt+0x3e6fc>
   42f94:	movw	r2, #681	; 0x2a9
   42f98:	ldr	r1, [pc, #116]	; 43014 <fputs@plt+0x3e700>
   42f9c:	ldr	r3, [pc, #116]	; 43018 <fputs@plt+0x3e704>
   42fa0:	add	r0, pc, r0
   42fa4:	add	r1, pc, r1
   42fa8:	add	r3, pc, r3
   42fac:	bl	5ac34 <fputs@plt+0x56320>
   42fb0:	ldr	r0, [pc, #100]	; 4301c <fputs@plt+0x3e708>
   42fb4:	mov	r2, #680	; 0x2a8
   42fb8:	ldr	r1, [pc, #96]	; 43020 <fputs@plt+0x3e70c>
   42fbc:	ldr	r3, [pc, #96]	; 43024 <fputs@plt+0x3e710>
   42fc0:	add	r0, pc, r0
   42fc4:	add	r1, pc, r1
   42fc8:	add	r3, pc, r3
   42fcc:	bl	5ac34 <fputs@plt+0x56320>
   42fd0:	ldr	r0, [pc, #80]	; 43028 <fputs@plt+0x3e714>
   42fd4:	movw	r2, #679	; 0x2a7
   42fd8:	ldr	r1, [pc, #76]	; 4302c <fputs@plt+0x3e718>
   42fdc:	ldr	r3, [pc, #76]	; 43030 <fputs@plt+0x3e71c>
   42fe0:	add	r0, pc, r0
   42fe4:	add	r1, pc, r1
   42fe8:	add	r3, pc, r3
   42fec:	bl	5ac34 <fputs@plt+0x56320>
   42ff0:	andeq	sl, r2, ip, lsr #31
   42ff4:	andeq	r5, r2, ip, lsr #31
   42ff8:	ldrdeq	r9, [r2], -r8
   42ffc:	andeq	sl, r2, r4, lsr #28
   43000:	muleq	r2, ip, sp
   43004:	andeq	sl, r2, r4, lsr lr
   43008:	andeq	sl, r2, r4, lsl #28
   4300c:	andeq	sl, r2, ip, ror sp
   43010:	andeq	r1, r3, r8, ror #18
   43014:	andeq	sl, r2, r4, ror #27
   43018:	andeq	sl, r2, ip, asr sp
   4301c:	andeq	r8, r2, r0, ror #21
   43020:	andeq	sl, r2, r4, asr #27
   43024:	andeq	sl, r2, ip, lsr sp
   43028:	andeq	r6, r2, r4, lsl fp
   4302c:	andeq	sl, r2, r4, lsr #27
   43030:	andeq	sl, r2, ip, lsl sp
   43034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43038:	subs	r8, r0, #0
   4303c:	sub	sp, sp, #20
   43040:	mov	sl, r1
   43044:	mov	fp, r2
   43048:	mov	r9, r3
   4304c:	beq	43134 <fputs@plt+0x3e820>
   43050:	cmp	r1, #0
   43054:	beq	43194 <fputs@plt+0x3e880>
   43058:	cmp	r2, #0
   4305c:	beq	43174 <fputs@plt+0x3e860>
   43060:	cmp	r3, #0
   43064:	beq	43154 <fputs@plt+0x3e840>
   43068:	ldr	r3, [r3, #12]
   4306c:	mov	r4, #2
   43070:	mov	r5, #0
   43074:	ldr	r2, [r3, #4]
   43078:	ldr	r6, [r3, #1]
   4307c:	ubfx	r7, r2, #8, #24
   43080:	and	r6, r6, r4
   43084:	and	r7, r7, r5
   43088:	orrs	r1, r6, r7
   4308c:	bne	43128 <fputs@plt+0x3e814>
   43090:	ldrb	r7, [r3, #32]
   43094:	add	r6, r3, #32
   43098:	cmp	r7, #62	; 0x3e
   4309c:	bne	430b0 <fputs@plt+0x3e79c>
   430a0:	b	43128 <fputs@plt+0x3e814>
   430a4:	ldrb	r7, [r6, #32]!
   430a8:	cmp	r7, #62	; 0x3e
   430ac:	beq	43128 <fputs@plt+0x3e814>
   430b0:	cmp	r7, #87	; 0x57
   430b4:	cmpne	r7, #80	; 0x50
   430b8:	moveq	r7, #0
   430bc:	movne	r7, #1
   430c0:	bne	430a4 <fputs@plt+0x3e790>
   430c4:	ldr	r1, [r6, #4]
   430c8:	ldr	r2, [r6, #1]
   430cc:	ubfx	r3, r1, #8, #24
   430d0:	and	r2, r2, r4
   430d4:	and	r3, r3, r5
   430d8:	orrs	r1, r2, r3
   430dc:	bne	430a4 <fputs@plt+0x3e790>
   430e0:	ldr	r2, [sp, #56]	; 0x38
   430e4:	mov	r0, r8
   430e8:	ldr	r3, [sp, #60]	; 0x3c
   430ec:	mov	r1, sl
   430f0:	str	r6, [sp]
   430f4:	str	r2, [sp, #4]
   430f8:	mov	r2, fp
   430fc:	str	r3, [sp, #8]
   43100:	mov	r3, r9
   43104:	bl	42e40 <fputs@plt+0x3e52c>
   43108:	cmp	r0, #0
   4310c:	blt	43120 <fputs@plt+0x3e80c>
   43110:	ldrb	r3, [r8, #25]
   43114:	tst	r3, #4
   43118:	beq	430a4 <fputs@plt+0x3e790>
   4311c:	mov	r0, r7
   43120:	add	sp, sp, #20
   43124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43128:	mov	r0, #1
   4312c:	add	sp, sp, #20
   43130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43134:	ldr	r0, [pc, #120]	; 431b4 <fputs@plt+0x3e8a0>
   43138:	movw	r2, #726	; 0x2d6
   4313c:	ldr	r1, [pc, #116]	; 431b8 <fputs@plt+0x3e8a4>
   43140:	ldr	r3, [pc, #116]	; 431bc <fputs@plt+0x3e8a8>
   43144:	add	r0, pc, r0
   43148:	add	r1, pc, r1
   4314c:	add	r3, pc, r3
   43150:	bl	5ac34 <fputs@plt+0x56320>
   43154:	ldr	r0, [pc, #100]	; 431c0 <fputs@plt+0x3e8ac>
   43158:	movw	r2, #729	; 0x2d9
   4315c:	ldr	r1, [pc, #96]	; 431c4 <fputs@plt+0x3e8b0>
   43160:	ldr	r3, [pc, #96]	; 431c8 <fputs@plt+0x3e8b4>
   43164:	add	r0, pc, r0
   43168:	add	r1, pc, r1
   4316c:	add	r3, pc, r3
   43170:	bl	5ac34 <fputs@plt+0x56320>
   43174:	ldr	r0, [pc, #80]	; 431cc <fputs@plt+0x3e8b8>
   43178:	mov	r2, #728	; 0x2d8
   4317c:	ldr	r1, [pc, #76]	; 431d0 <fputs@plt+0x3e8bc>
   43180:	ldr	r3, [pc, #76]	; 431d4 <fputs@plt+0x3e8c0>
   43184:	add	r0, pc, r0
   43188:	add	r1, pc, r1
   4318c:	add	r3, pc, r3
   43190:	bl	5ac34 <fputs@plt+0x56320>
   43194:	ldr	r0, [pc, #60]	; 431d8 <fputs@plt+0x3e8c4>
   43198:	movw	r2, #727	; 0x2d7
   4319c:	ldr	r1, [pc, #56]	; 431dc <fputs@plt+0x3e8c8>
   431a0:	ldr	r3, [pc, #56]	; 431e0 <fputs@plt+0x3e8cc>
   431a4:	add	r0, pc, r0
   431a8:	add	r1, pc, r1
   431ac:	add	r3, pc, r3
   431b0:	bl	5ac34 <fputs@plt+0x56320>
   431b4:	strdeq	r9, [r2], -r4
   431b8:	andeq	sl, r2, r0, asr #24
   431bc:	andeq	sl, r2, r4, ror #23
   431c0:	andeq	r1, r3, r4, lsr #15
   431c4:	andeq	sl, r2, r0, lsr #24
   431c8:	andeq	sl, r2, r4, asr #23
   431cc:	andeq	r8, r2, ip, lsl r9
   431d0:	andeq	sl, r2, r0, lsl #24
   431d4:	andeq	sl, r2, r4, lsr #23
   431d8:	andeq	r6, r2, r0, asr r9
   431dc:	andeq	sl, r2, r0, ror #23
   431e0:	andeq	sl, r2, r4, lsl #23
   431e4:	ldr	ip, [pc, #852]	; 43540 <fputs@plt+0x3ec2c>
   431e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   431ec:	subs	r4, r0, #0
   431f0:	ldr	r0, [pc, #844]	; 43544 <fputs@plt+0x3ec30>
   431f4:	add	ip, pc, ip
   431f8:	mov	r6, r3
   431fc:	sub	sp, sp, #52	; 0x34
   43200:	mov	r3, ip
   43204:	mov	r5, r1
   43208:	ldr	r0, [ip, r0]
   4320c:	ldrb	r8, [sp, #88]	; 0x58
   43210:	ldr	r7, [sp, #92]	; 0x5c
   43214:	ldr	r3, [r0]
   43218:	str	r0, [sp, #24]
   4321c:	str	r3, [sp, #44]	; 0x2c
   43220:	beq	434a0 <fputs@plt+0x3eb8c>
   43224:	cmp	r1, #0
   43228:	beq	43520 <fputs@plt+0x3ec0c>
   4322c:	cmp	r2, #0
   43230:	beq	43500 <fputs@plt+0x3ebec>
   43234:	cmp	r6, #0
   43238:	beq	434e0 <fputs@plt+0x3ebcc>
   4323c:	cmp	r7, #0
   43240:	beq	434c0 <fputs@plt+0x3ebac>
   43244:	mov	r1, r2
   43248:	ldr	r0, [r4, #136]	; 0x88
   4324c:	bl	5863c <fputs@plt+0x53d28>
   43250:	cmp	r0, #0
   43254:	beq	4341c <fputs@plt+0x3eb08>
   43258:	ldr	fp, [r0, #24]
   4325c:	cmp	fp, #0
   43260:	beq	43468 <fputs@plt+0x3eb54>
   43264:	ldr	r1, [pc, #732]	; 43548 <fputs@plt+0x3ec34>
   43268:	mov	sl, #0
   4326c:	ldr	r3, [pc, #728]	; 4354c <fputs@plt+0x3ec38>
   43270:	mov	r9, sl
   43274:	add	r1, pc, r1
   43278:	str	r1, [sp, #28]
   4327c:	add	r3, pc, r3
   43280:	ldr	r1, [pc, #712]	; 43550 <fputs@plt+0x3ec3c>
   43284:	str	r3, [sp, #32]
   43288:	ldr	r3, [pc, #708]	; 43554 <fputs@plt+0x3ec40>
   4328c:	add	r1, pc, r1
   43290:	str	r1, [sp, #36]	; 0x24
   43294:	add	r3, pc, r3
   43298:	ldr	r1, [pc, #696]	; 43558 <fputs@plt+0x3ec44>
   4329c:	str	r3, [sp, #12]
   432a0:	ldr	r3, [pc, #692]	; 4355c <fputs@plt+0x3ec48>
   432a4:	add	r1, pc, r1
   432a8:	str	r1, [sp, #16]
   432ac:	add	r3, pc, r3
   432b0:	str	r3, [sp, #20]
   432b4:	b	43384 <fputs@plt+0x3ea70>
   432b8:	mov	r0, r9
   432bc:	ldr	r1, [fp, #4]
   432c0:	bl	4e954 <fputs@plt+0x4a040>
   432c4:	cmp	r0, #0
   432c8:	bne	4333c <fputs@plt+0x3ea28>
   432cc:	cmp	r9, #0
   432d0:	beq	432f4 <fputs@plt+0x3e9e0>
   432d4:	mov	r0, r5
   432d8:	bl	393c4 <fputs@plt+0x34ab0>
   432dc:	cmp	r0, #0
   432e0:	blt	4341c <fputs@plt+0x3eb08>
   432e4:	mov	r0, r5
   432e8:	bl	393c4 <fputs@plt+0x34ab0>
   432ec:	cmp	r0, #0
   432f0:	blt	4341c <fputs@plt+0x3eb08>
   432f4:	mov	r0, r5
   432f8:	mov	r1, #101	; 0x65
   432fc:	ldr	r2, [sp, #12]
   43300:	bl	38aa8 <fputs@plt+0x34194>
   43304:	cmp	r0, #0
   43308:	blt	4341c <fputs@plt+0x3eb08>
   4330c:	mov	r0, r5
   43310:	ldr	r1, [sp, #16]
   43314:	ldr	r2, [fp, #4]
   43318:	bl	39d48 <fputs@plt+0x35434>
   4331c:	cmp	r0, #0
   43320:	blt	4341c <fputs@plt+0x3eb08>
   43324:	mov	r0, r5
   43328:	mov	r1, #97	; 0x61
   4332c:	ldr	r2, [sp, #20]
   43330:	bl	38aa8 <fputs@plt+0x34194>
   43334:	cmp	r0, #0
   43338:	blt	4341c <fputs@plt+0x3eb08>
   4333c:	ldr	lr, [sp, #40]	; 0x28
   43340:	mov	r0, r4
   43344:	str	r7, [sp, #4]
   43348:	mov	r1, r5
   4334c:	mov	r2, r6
   43350:	mov	r3, fp
   43354:	str	lr, [sp]
   43358:	bl	43034 <fputs@plt+0x3e720>
   4335c:	cmp	r0, #0
   43360:	blt	4341c <fputs@plt+0x3eb08>
   43364:	ldrb	r3, [r4, #25]
   43368:	tst	r3, #4
   4336c:	bne	43470 <fputs@plt+0x3eb5c>
   43370:	ldr	r9, [fp, #4]
   43374:	mov	sl, #1
   43378:	ldr	fp, [fp, #24]
   4337c:	cmp	fp, #0
   43380:	beq	43438 <fputs@plt+0x3eb24>
   43384:	cmp	r8, #0
   43388:	beq	43398 <fputs@plt+0x3ea84>
   4338c:	ldrb	r3, [fp, #8]
   43390:	cmp	r3, #0
   43394:	beq	43378 <fputs@plt+0x3ea64>
   43398:	str	r7, [sp]
   4339c:	mov	r0, r4
   433a0:	mov	r1, r6
   433a4:	mov	r2, fp
   433a8:	add	r3, sp, #40	; 0x28
   433ac:	bl	422a0 <fputs@plt+0x3d98c>
   433b0:	cmp	r0, #0
   433b4:	blt	4341c <fputs@plt+0x3eb08>
   433b8:	ldrb	r3, [r4, #25]
   433bc:	tst	r3, #4
   433c0:	bne	43470 <fputs@plt+0x3eb5c>
   433c4:	cmp	r0, #0
   433c8:	beq	43378 <fputs@plt+0x3ea64>
   433cc:	cmp	sl, #0
   433d0:	bne	432b8 <fputs@plt+0x3e9a4>
   433d4:	mov	r0, r5
   433d8:	mov	r1, #101	; 0x65
   433dc:	ldr	r2, [sp, #28]
   433e0:	bl	38aa8 <fputs@plt+0x34194>
   433e4:	cmp	r0, #0
   433e8:	blt	4341c <fputs@plt+0x3eb08>
   433ec:	mov	r0, r5
   433f0:	ldr	r1, [sp, #32]
   433f4:	mov	r2, r6
   433f8:	bl	39d48 <fputs@plt+0x35434>
   433fc:	cmp	r0, #0
   43400:	blt	4341c <fputs@plt+0x3eb08>
   43404:	mov	r0, r5
   43408:	mov	r1, #97	; 0x61
   4340c:	ldr	r2, [sp, #36]	; 0x24
   43410:	bl	38aa8 <fputs@plt+0x34194>
   43414:	cmp	r0, #0
   43418:	bge	432b8 <fputs@plt+0x3e9a4>
   4341c:	ldr	r1, [sp, #24]
   43420:	ldr	r2, [sp, #44]	; 0x2c
   43424:	ldr	r3, [r1]
   43428:	cmp	r2, r3
   4342c:	bne	4349c <fputs@plt+0x3eb88>
   43430:	add	sp, sp, #52	; 0x34
   43434:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43438:	cmp	r9, #0
   4343c:	beq	43460 <fputs@plt+0x3eb4c>
   43440:	mov	r0, r5
   43444:	bl	393c4 <fputs@plt+0x34ab0>
   43448:	cmp	r0, #0
   4344c:	blt	4341c <fputs@plt+0x3eb08>
   43450:	mov	r0, r5
   43454:	bl	393c4 <fputs@plt+0x34ab0>
   43458:	cmp	r0, #0
   4345c:	blt	4341c <fputs@plt+0x3eb08>
   43460:	cmp	sl, #0
   43464:	bne	43478 <fputs@plt+0x3eb64>
   43468:	mov	r0, #1
   4346c:	b	4341c <fputs@plt+0x3eb08>
   43470:	mov	r0, #0
   43474:	b	4341c <fputs@plt+0x3eb08>
   43478:	mov	r0, r5
   4347c:	bl	393c4 <fputs@plt+0x34ab0>
   43480:	cmp	r0, #0
   43484:	blt	4341c <fputs@plt+0x3eb08>
   43488:	mov	r0, r5
   4348c:	bl	393c4 <fputs@plt+0x34ab0>
   43490:	cmp	r0, #0
   43494:	movge	r0, #1
   43498:	b	4341c <fputs@plt+0x3eb08>
   4349c:	bl	453c <__stack_chk_fail@plt>
   434a0:	ldr	r0, [pc, #184]	; 43560 <fputs@plt+0x3ec4c>
   434a4:	movw	r2, #997	; 0x3e5
   434a8:	ldr	r1, [pc, #180]	; 43564 <fputs@plt+0x3ec50>
   434ac:	ldr	r3, [pc, #180]	; 43568 <fputs@plt+0x3ec54>
   434b0:	add	r0, pc, r0
   434b4:	add	r1, pc, r1
   434b8:	add	r3, pc, r3
   434bc:	bl	5ac34 <fputs@plt+0x56320>
   434c0:	ldr	r0, [pc, #164]	; 4356c <fputs@plt+0x3ec58>
   434c4:	movw	r2, #1001	; 0x3e9
   434c8:	ldr	r1, [pc, #160]	; 43570 <fputs@plt+0x3ec5c>
   434cc:	ldr	r3, [pc, #160]	; 43574 <fputs@plt+0x3ec60>
   434d0:	add	r0, pc, r0
   434d4:	add	r1, pc, r1
   434d8:	add	r3, pc, r3
   434dc:	bl	5ac34 <fputs@plt+0x56320>
   434e0:	ldr	r0, [pc, #144]	; 43578 <fputs@plt+0x3ec64>
   434e4:	mov	r2, #1000	; 0x3e8
   434e8:	ldr	r1, [pc, #140]	; 4357c <fputs@plt+0x3ec68>
   434ec:	ldr	r3, [pc, #140]	; 43580 <fputs@plt+0x3ec6c>
   434f0:	add	r0, pc, r0
   434f4:	add	r1, pc, r1
   434f8:	add	r3, pc, r3
   434fc:	bl	5ac34 <fputs@plt+0x56320>
   43500:	ldr	r0, [pc, #124]	; 43584 <fputs@plt+0x3ec70>
   43504:	movw	r2, #999	; 0x3e7
   43508:	ldr	r1, [pc, #120]	; 43588 <fputs@plt+0x3ec74>
   4350c:	ldr	r3, [pc, #120]	; 4358c <fputs@plt+0x3ec78>
   43510:	add	r0, pc, r0
   43514:	add	r1, pc, r1
   43518:	add	r3, pc, r3
   4351c:	bl	5ac34 <fputs@plt+0x56320>
   43520:	ldr	r0, [pc, #104]	; 43590 <fputs@plt+0x3ec7c>
   43524:	movw	r2, #998	; 0x3e6
   43528:	ldr	r1, [pc, #100]	; 43594 <fputs@plt+0x3ec80>
   4352c:	ldr	r3, [pc, #100]	; 43598 <fputs@plt+0x3ec84>
   43530:	add	r0, pc, r0
   43534:	add	r1, pc, r1
   43538:	add	r3, pc, r3
   4353c:	bl	5ac34 <fputs@plt+0x56320>
   43540:	muleq	r4, ip, r9
   43544:	andeq	r0, r0, r0, lsr r4
   43548:	ldrdeq	sl, [r2], -r0
   4354c:	andeq	r0, r3, r4, lsr #3
   43550:	andeq	sl, r2, r4, asr #23
   43554:	andeq	sl, r2, r8, asr #23
   43558:			; <UNDEFINED> instruction: 0x00025bb0
   4355c:	muleq	r2, r0, fp
   43560:	andeq	r8, r2, r8, lsl #27
   43564:	ldrdeq	sl, [r2], -r4
   43568:	andeq	sl, r2, ip, ror #14
   4356c:	ldrdeq	r7, [r2], -r4
   43570:			; <UNDEFINED> instruction: 0x0002a8b4
   43574:	andeq	sl, r2, ip, asr #14
   43578:			; <UNDEFINED> instruction: 0x000285b0
   4357c:	muleq	r2, r4, r8
   43580:	andeq	sl, r2, ip, lsr #14
   43584:			; <UNDEFINED> instruction: 0x000276b4
   43588:	andeq	sl, r2, r4, ror r8
   4358c:	andeq	sl, r2, ip, lsl #14
   43590:	andeq	r6, r2, r4, asr #11
   43594:	andeq	sl, r2, r4, asr r8
   43598:	andeq	sl, r2, ip, ror #13
   4359c:	cmp	r0, #0
   435a0:	push	{r4, r5, r6, r7, r8, r9, lr}
   435a4:	mov	r8, r2
   435a8:	sub	sp, sp, #12
   435ac:	mov	r9, r3
   435b0:	beq	43680 <fputs@plt+0x3ed6c>
   435b4:	cmp	r1, #0
   435b8:	beq	436c0 <fputs@plt+0x3edac>
   435bc:	cmp	r2, #0
   435c0:	beq	436a0 <fputs@plt+0x3ed8c>
   435c4:	ldrb	r3, [r0, #25]
   435c8:	ubfx	r3, r3, #3, #1
   435cc:	cmp	r3, #0
   435d0:	bne	43650 <fputs@plt+0x3ed3c>
   435d4:	ldr	r2, [r2, #20]
   435d8:	mov	r6, #4
   435dc:	mov	r7, #0
   435e0:	ldr	r4, [r2, #1]
   435e4:	ldr	r2, [r2, #4]
   435e8:	and	r6, r6, r4
   435ec:	ubfx	r5, r2, #8, #24
   435f0:	and	r7, r7, r5
   435f4:	orrs	r2, r6, r7
   435f8:	bne	43650 <fputs@plt+0x3ed3c>
   435fc:	lsr	r6, r5, #8
   43600:	mov	r7, r3
   43604:	orrs	r3, r6, r7
   43608:	beq	4365c <fputs@plt+0x3ed48>
   4360c:	sub	r6, r6, #1
   43610:	mov	r0, r1
   43614:	mov	r1, r6
   43618:	bl	46adc <fputs@plt+0x421c8>
   4361c:	cmp	r0, #0
   43620:	blt	43654 <fputs@plt+0x3ed40>
   43624:	bne	43650 <fputs@plt+0x3ed3c>
   43628:	ldr	ip, [r8, #8]
   4362c:	mov	r0, r9
   43630:	ldr	r1, [pc, #168]	; 436e0 <fputs@plt+0x3edcc>
   43634:	ldr	r2, [pc, #168]	; 436e4 <fputs@plt+0x3edd0>
   43638:	ldr	r3, [r8, #4]
   4363c:	add	r1, pc, r1
   43640:	add	r2, pc, r2
   43644:	str	ip, [sp]
   43648:	bl	2cf4c <fputs@plt+0x28638>
   4364c:	b	43654 <fputs@plt+0x3ed40>
   43650:	mov	r0, #0
   43654:	add	sp, sp, #12
   43658:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4365c:	ldr	r3, [r8, #12]
   43660:	mov	r7, #0
   43664:	ldr	r3, [r3, #12]
   43668:	ldrh	r6, [r3, #6]
   4366c:	uxth	r6, r6
   43670:	orrs	r2, r6, r7
   43674:	moveq	r6, #21
   43678:	beq	43610 <fputs@plt+0x3ecfc>
   4367c:	b	4360c <fputs@plt+0x3ecf8>
   43680:	ldr	r0, [pc, #96]	; 436e8 <fputs@plt+0x3edd4>
   43684:	movw	r2, #299	; 0x12b
   43688:	ldr	r1, [pc, #92]	; 436ec <fputs@plt+0x3edd8>
   4368c:	ldr	r3, [pc, #92]	; 436f0 <fputs@plt+0x3eddc>
   43690:	add	r0, pc, r0
   43694:	add	r1, pc, r1
   43698:	add	r3, pc, r3
   4369c:	bl	5ac34 <fputs@plt+0x56320>
   436a0:	ldr	r0, [pc, #76]	; 436f4 <fputs@plt+0x3ede0>
   436a4:	movw	r2, #301	; 0x12d
   436a8:	ldr	r1, [pc, #72]	; 436f8 <fputs@plt+0x3ede4>
   436ac:	ldr	r3, [pc, #72]	; 436fc <fputs@plt+0x3ede8>
   436b0:	add	r0, pc, r0
   436b4:	add	r1, pc, r1
   436b8:	add	r3, pc, r3
   436bc:	bl	5ac34 <fputs@plt+0x56320>
   436c0:	ldr	r0, [pc, #56]	; 43700 <fputs@plt+0x3edec>
   436c4:	mov	r2, #300	; 0x12c
   436c8:	ldr	r1, [pc, #52]	; 43704 <fputs@plt+0x3edf0>
   436cc:	ldr	r3, [pc, #52]	; 43708 <fputs@plt+0x3edf4>
   436d0:	add	r0, pc, r0
   436d4:	add	r1, pc, r1
   436d8:	add	r3, pc, r3
   436dc:	bl	5ac34 <fputs@plt+0x56320>
   436e0:	andeq	r7, r2, r0, ror r7
   436e4:	andeq	sl, r2, ip, ror #18
   436e8:	andeq	r8, r2, r8, lsr #23
   436ec:	strdeq	sl, [r2], -r4
   436f0:	andeq	sl, r2, r0, ror #13
   436f4:	andeq	r1, r3, r8, asr r2
   436f8:	ldrdeq	sl, [r2], -r4
   436fc:	andeq	sl, r2, r0, asr #13
   43700:	andeq	pc, r1, r4, lsr #16
   43704:			; <UNDEFINED> instruction: 0x0002a6b4
   43708:	andeq	sl, r2, r0, lsr #13
   4370c:	ldr	ip, [pc, #3848]	; 4461c <fputs@plt+0x3fd08>
   43710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43714:	subs	r5, r0, #0
   43718:	ldr	r0, [pc, #3840]	; 44620 <fputs@plt+0x3fd0c>
   4371c:	sub	sp, sp, #140	; 0x8c
   43720:	add	ip, pc, ip
   43724:	mov	sl, r3
   43728:	str	r2, [sp, #36]	; 0x24
   4372c:	mov	fp, r1
   43730:	ldr	r0, [ip, r0]
   43734:	mov	r3, ip
   43738:	ldr	r9, [sp, #176]	; 0xb0
   4373c:	ldr	r3, [r0]
   43740:	str	r0, [sp, #40]	; 0x28
   43744:	str	r3, [sp, #132]	; 0x84
   43748:	beq	44e40 <fputs@plt+0x4052c>
   4374c:	cmp	r1, #0
   43750:	beq	449e8 <fputs@plt+0x400d4>
   43754:	ldr	r4, [sp, #36]	; 0x24
   43758:	cmp	r4, #0
   4375c:	beq	449c8 <fputs@plt+0x400b4>
   43760:	cmp	r9, #0
   43764:	beq	44a1c <fputs@plt+0x40108>
   43768:	ldr	r0, [r5, #136]	; 0x88
   4376c:	ldr	r1, [sp, #36]	; 0x24
   43770:	bl	5863c <fputs@plt+0x53d28>
   43774:	cmp	r0, #0
   43778:	str	r0, [sp, #44]	; 0x2c
   4377c:	beq	43a2c <fputs@plt+0x3f118>
   43780:	ldr	ip, [sp, #44]	; 0x2c
   43784:	ldr	r4, [ip, #20]
   43788:	cmp	r4, #0
   4378c:	beq	43890 <fputs@plt+0x3ef7c>
   43790:	ldrb	r6, [r5, #25]
   43794:	mov	r3, #0
   43798:	add	r7, sp, #108	; 0x6c
   4379c:	str	r3, [sp, #108]	; 0x6c
   437a0:	ubfx	r6, r6, #2, #1
   437a4:	str	r3, [sp, #112]	; 0x70
   437a8:	cmp	r6, r3
   437ac:	str	r3, [sp, #116]	; 0x74
   437b0:	beq	437d0 <fputs@plt+0x3eebc>
   437b4:	b	43a50 <fputs@plt+0x3f13c>
   437b8:	ldrb	r3, [r5, #25]
   437bc:	str	r6, [sp, #108]	; 0x6c
   437c0:	tst	r3, #4
   437c4:	str	r6, [sp, #112]	; 0x70
   437c8:	str	r6, [sp, #116]	; 0x74
   437cc:	bne	43a50 <fputs@plt+0x3f13c>
   437d0:	cmp	sl, #0
   437d4:	beq	437e4 <fputs@plt+0x3eed0>
   437d8:	ldrb	r3, [r4, #4]
   437dc:	cmp	r3, #0
   437e0:	beq	4387c <fputs@plt+0x3ef68>
   437e4:	mov	lr, #1
   437e8:	strb	lr, [r9]
   437ec:	ldr	r3, [r5, #416]	; 0x1a0
   437f0:	ldr	r2, [r4, #12]
   437f4:	cmp	r2, r3
   437f8:	beq	4387c <fputs@plt+0x3ef68>
   437fc:	str	r3, [r4, #12]
   43800:	mov	r0, fp
   43804:	mov	r1, #1
   43808:	bl	3cf44 <fputs@plt+0x38630>
   4380c:	cmp	r0, #0
   43810:	blt	43a5c <fputs@plt+0x3f148>
   43814:	sub	r8, r4, #32
   43818:	mov	r0, r8
   4381c:	bl	47694 <fputs@plt+0x42d80>
   43820:	str	r0, [r5, #1020]	; 0x3fc
   43824:	mov	r1, fp
   43828:	ldr	r2, [r4, #8]
   4382c:	mov	r0, r5
   43830:	mov	r3, r7
   43834:	str	r2, [r5, #1024]	; 0x400
   43838:	ldr	r2, [r4, #-24]	; 0xffffffe8
   4383c:	str	r2, [r5, #1028]	; 0x404
   43840:	ldr	ip, [r4, #8]
   43844:	ldr	r2, [r4, #-24]	; 0xffffffe8
   43848:	blx	ip
   4384c:	str	r0, [sp, #32]
   43850:	mov	r0, r8
   43854:	str	r6, [r5, #1028]	; 0x404
   43858:	str	r6, [r5, #1024]	; 0x400
   4385c:	bl	47ca8 <fputs@plt+0x43394>
   43860:	str	r0, [r5, #1020]	; 0x3fc
   43864:	mov	r2, r7
   43868:	ldr	r1, [sp, #32]
   4386c:	mov	r0, fp
   43870:	bl	4743c <fputs@plt+0x42b28>
   43874:	cmp	r0, #0
   43878:	bne	43a5c <fputs@plt+0x3f148>
   4387c:	mov	r0, r7
   43880:	bl	2cd54 <fputs@plt+0x28440>
   43884:	ldr	r4, [r4, #16]
   43888:	cmp	r4, #0
   4388c:	bne	437b8 <fputs@plt+0x3eea4>
   43890:	ldrb	r4, [r5, #25]
   43894:	ubfx	r4, r4, #2, #1
   43898:	cmp	r4, #0
   4389c:	bne	43a2c <fputs@plt+0x3f118>
   438a0:	ldr	r3, [fp, #20]
   438a4:	cmp	r3, #0
   438a8:	beq	43a2c <fputs@plt+0x3f118>
   438ac:	ldr	r2, [fp, #24]
   438b0:	cmp	r2, #0
   438b4:	beq	43a2c <fputs@plt+0x3f118>
   438b8:	ldr	r1, [sp, #36]	; 0x24
   438bc:	add	r7, sp, #108	; 0x6c
   438c0:	ldr	r0, [r5, #140]	; 0x8c
   438c4:	str	r3, [sp, #112]	; 0x70
   438c8:	str	r1, [sp, #108]	; 0x6c
   438cc:	mov	r1, r7
   438d0:	str	r2, [sp, #116]	; 0x74
   438d4:	bl	5863c <fputs@plt+0x53d28>
   438d8:	subs	r6, r0, #0
   438dc:	beq	43a6c <fputs@plt+0x3f158>
   438e0:	cmp	sl, #0
   438e4:	add	r8, sp, #92	; 0x5c
   438e8:	str	r4, [sp, #92]	; 0x5c
   438ec:	str	r4, [sp, #96]	; 0x60
   438f0:	str	r4, [sp, #100]	; 0x64
   438f4:	beq	43908 <fputs@plt+0x3eff4>
   438f8:	ldr	r3, [r6, #12]
   438fc:	ldrb	r3, [r3, #8]
   43900:	cmp	r3, #0
   43904:	beq	43a18 <fputs@plt+0x3f104>
   43908:	mov	r0, r5
   4390c:	mov	r1, fp
   43910:	mov	r2, r6
   43914:	mov	r3, r8
   43918:	bl	4359c <fputs@plt+0x3ec88>
   4391c:	subs	r1, r0, #0
   43920:	blt	43e2c <fputs@plt+0x3f518>
   43924:	ldr	r1, [fp, #16]
   43928:	mov	r0, r5
   4392c:	ldr	r2, [r6, #12]
   43930:	add	r3, sp, #80	; 0x50
   43934:	str	r8, [sp]
   43938:	bl	422a0 <fputs@plt+0x3d98c>
   4393c:	subs	r1, r0, #0
   43940:	ble	43e2c <fputs@plt+0x3f518>
   43944:	ldrb	r3, [r5, #25]
   43948:	tst	r3, #4
   4394c:	bne	43a18 <fputs@plt+0x3f104>
   43950:	mov	r1, #1
   43954:	strb	r1, [r9]
   43958:	ldr	r3, [r5, #416]	; 0x1a0
   4395c:	ldr	r2, [r6, #16]
   43960:	cmp	r2, r3
   43964:	beq	43a18 <fputs@plt+0x3f104>
   43968:	str	r3, [r6, #16]
   4396c:	mov	r0, fp
   43970:	bl	3cf44 <fputs@plt+0x38630>
   43974:	cmp	r0, #0
   43978:	blt	4407c <fputs@plt+0x3f768>
   4397c:	mov	r0, fp
   43980:	mov	r1, #1
   43984:	bl	3eaf8 <fputs@plt+0x3a1e4>
   43988:	subs	ip, r0, #0
   4398c:	beq	449b4 <fputs@plt+0x400a0>
   43990:	ldr	r3, [r6, #20]
   43994:	mov	r1, ip
   43998:	ldr	r0, [pc, #3204]	; 44624 <fputs@plt+0x3fd10>
   4399c:	ldr	r4, [r3, #12]
   439a0:	add	r0, pc, r0
   439a4:	str	r3, [sp, #24]
   439a8:	cmp	r4, #0
   439ac:	str	ip, [sp, #28]
   439b0:	movne	r0, r4
   439b4:	bl	489c <strcmp@plt>
   439b8:	ldr	r3, [sp, #24]
   439bc:	ldr	ip, [sp, #28]
   439c0:	cmp	r0, #0
   439c4:	beq	43dac <fputs@plt+0x3f498>
   439c8:	cmp	r4, #0
   439cc:	ldr	r3, [r6, #4]
   439d0:	ldr	r2, [r6, #8]
   439d4:	beq	443a0 <fputs@plt+0x3fa8c>
   439d8:	str	r2, [sp, #4]
   439dc:	mov	r0, fp
   439e0:	ldr	r1, [pc, #3136]	; 44628 <fputs@plt+0x3fd14>
   439e4:	ldr	r2, [pc, #3136]	; 4462c <fputs@plt+0x3fd18>
   439e8:	str	r3, [sp]
   439ec:	add	r1, pc, r1
   439f0:	mov	r3, ip
   439f4:	str	r4, [sp, #8]
   439f8:	add	r2, pc, r2
   439fc:	bl	464a8 <fputs@plt+0x41b94>
   43a00:	mov	r4, r0
   43a04:	mov	r0, r8
   43a08:	bl	2cd54 <fputs@plt+0x28440>
   43a0c:	cmp	r4, #0
   43a10:	bne	43a30 <fputs@plt+0x3f11c>
   43a14:	b	43a20 <fputs@plt+0x3f10c>
   43a18:	mov	r0, r8
   43a1c:	bl	2cd54 <fputs@plt+0x28440>
   43a20:	ldrb	r3, [r5, #25]
   43a24:	tst	r3, #4
   43a28:	beq	43a6c <fputs@plt+0x3f158>
   43a2c:	mov	r4, #0
   43a30:	mov	r0, r4
   43a34:	ldr	r4, [sp, #40]	; 0x28
   43a38:	ldr	r2, [sp, #132]	; 0x84
   43a3c:	ldr	r3, [r4]
   43a40:	cmp	r2, r3
   43a44:	bne	443ac <fputs@plt+0x3fa98>
   43a48:	add	sp, sp, #140	; 0x8c
   43a4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43a50:	mov	r0, r7
   43a54:	bl	2cd54 <fputs@plt+0x28440>
   43a58:	b	43890 <fputs@plt+0x3ef7c>
   43a5c:	mov	r4, r0
   43a60:	mov	r0, r7
   43a64:	bl	2cd54 <fputs@plt+0x28440>
   43a68:	b	43a30 <fputs@plt+0x3f11c>
   43a6c:	ldr	r1, [pc, #3004]	; 44630 <fputs@plt+0x3fd1c>
   43a70:	ldr	r0, [fp, #20]
   43a74:	add	r1, pc, r1
   43a78:	bl	489c <strcmp@plt>
   43a7c:	cmp	r0, #0
   43a80:	bne	43e3c <fputs@plt+0x3f528>
   43a84:	ldr	r0, [fp, #24]
   43a88:	ldrb	r3, [r0]
   43a8c:	subs	r6, r3, #71	; 0x47
   43a90:	bne	43b98 <fputs@plt+0x3f284>
   43a94:	ldrb	r6, [r0, #1]
   43a98:	subs	r6, r6, #101	; 0x65
   43a9c:	bne	43b98 <fputs@plt+0x3f284>
   43aa0:	ldrb	r6, [r0, #2]
   43aa4:	subs	r6, r6, #116	; 0x74
   43aa8:	bne	43b98 <fputs@plt+0x3f284>
   43aac:	ldrb	r2, [r0, #3]
   43ab0:	cmp	r2, #0
   43ab4:	moveq	r6, #1
   43ab8:	bne	43ba0 <fputs@plt+0x3f28c>
   43abc:	mov	r0, fp
   43ac0:	mov	r1, #1
   43ac4:	bl	3cf44 <fputs@plt+0x38630>
   43ac8:	cmp	r0, #0
   43acc:	blt	43e9c <fputs@plt+0x3f588>
   43ad0:	ldr	r4, [sp, #36]	; 0x24
   43ad4:	mov	r0, fp
   43ad8:	ldr	r1, [pc, #2900]	; 44634 <fputs@plt+0x3fd20>
   43adc:	add	r2, sp, #112	; 0x70
   43ae0:	add	r3, sp, #116	; 0x74
   43ae4:	add	r1, pc, r1
   43ae8:	str	r4, [sp, #108]	; 0x6c
   43aec:	bl	3d048 <fputs@plt+0x38734>
   43af0:	cmp	r0, #0
   43af4:	blt	4408c <fputs@plt+0x3f778>
   43af8:	mov	r1, r7
   43afc:	ldr	r0, [r5, #144]	; 0x90
   43b00:	bl	5863c <fputs@plt+0x53d28>
   43b04:	subs	r7, r0, #0
   43b08:	beq	43b40 <fputs@plt+0x3f22c>
   43b0c:	cmp	sl, #0
   43b10:	mov	r3, #0
   43b14:	str	r3, [sp, #92]	; 0x5c
   43b18:	str	r3, [sp, #96]	; 0x60
   43b1c:	str	r3, [sp, #100]	; 0x64
   43b20:	str	r3, [sp, #72]	; 0x48
   43b24:	beq	43f00 <fputs@plt+0x3f5ec>
   43b28:	ldr	r3, [r7, #12]
   43b2c:	ldrb	r3, [r3, #8]
   43b30:	cmp	r3, #0
   43b34:	bne	43f00 <fputs@plt+0x3f5ec>
   43b38:	add	r0, sp, #92	; 0x5c
   43b3c:	bl	2cd54 <fputs@plt+0x28440>
   43b40:	ldrb	r3, [r5, #25]
   43b44:	tst	r3, #4
   43b48:	bne	43a2c <fputs@plt+0x3f118>
   43b4c:	ldrb	r3, [r9]
   43b50:	cmp	r3, #0
   43b54:	bne	43a2c <fputs@plt+0x3f118>
   43b58:	ldr	r1, [sp, #44]	; 0x2c
   43b5c:	mov	r3, sl
   43b60:	ldr	r2, [fp, #16]
   43b64:	mov	r0, r5
   43b68:	bl	42440 <fputs@plt+0x3db2c>
   43b6c:	cmp	r0, #0
   43b70:	blt	43e9c <fputs@plt+0x3f588>
   43b74:	ldrb	r4, [r5, #25]
   43b78:	ubfx	r4, r4, #2, #1
   43b7c:	cmp	r4, #0
   43b80:	bne	43a2c <fputs@plt+0x3f118>
   43b84:	cmp	r0, #0
   43b88:	beq	43a2c <fputs@plt+0x3f118>
   43b8c:	mov	r3, #1
   43b90:	strb	r3, [r9]
   43b94:	b	43a30 <fputs@plt+0x3f11c>
   43b98:	rsbs	r6, r6, #1
   43b9c:	movcc	r6, #0
   43ba0:	cmp	r3, #83	; 0x53
   43ba4:	beq	43d84 <fputs@plt+0x3f470>
   43ba8:	ldr	r1, [pc, #2696]	; 44638 <fputs@plt+0x3fd24>
   43bac:	add	r1, pc, r1
   43bb0:	bl	489c <strcmp@plt>
   43bb4:	cmp	r0, #0
   43bb8:	bne	43b40 <fputs@plt+0x3f22c>
   43bbc:	mov	r0, fp
   43bc0:	mov	r1, #1
   43bc4:	bl	3cf44 <fputs@plt+0x38630>
   43bc8:	cmp	r0, #0
   43bcc:	blt	43e9c <fputs@plt+0x3f588>
   43bd0:	ldr	r1, [pc, #2660]	; 4463c <fputs@plt+0x3fd28>
   43bd4:	mov	r0, fp
   43bd8:	add	r2, sp, #72	; 0x48
   43bdc:	add	r1, pc, r1
   43be0:	bl	3d048 <fputs@plt+0x38734>
   43be4:	cmp	r0, #0
   43be8:	blt	44cec <fputs@plt+0x403d8>
   43bec:	ldr	r7, [sp, #72]	; 0x48
   43bf0:	add	r1, sp, #136	; 0x88
   43bf4:	ldr	r4, [sp, #44]	; 0x2c
   43bf8:	mov	r0, fp
   43bfc:	ldrb	r3, [r7]
   43c00:	cmp	r3, #0
   43c04:	streq	r3, [sp, #72]	; 0x48
   43c08:	moveq	r7, r3
   43c0c:	ldr	r6, [r4, #24]
   43c10:	mov	r3, #0
   43c14:	str	r3, [r1, #-60]!	; 0xffffffc4
   43c18:	bl	36f70 <fputs@plt+0x3265c>
   43c1c:	cmp	r0, #0
   43c20:	blt	44388 <fputs@plt+0x3fa74>
   43c24:	ldr	r2, [pc, #2580]	; 44640 <fputs@plt+0x3fd2c>
   43c28:	mov	r1, #97	; 0x61
   43c2c:	ldr	r0, [sp, #76]	; 0x4c
   43c30:	add	r2, pc, r2
   43c34:	bl	38aa8 <fputs@plt+0x34194>
   43c38:	cmp	r0, #0
   43c3c:	blt	44388 <fputs@plt+0x3fa74>
   43c40:	cmp	r7, #0
   43c44:	beq	44348 <fputs@plt+0x3fa34>
   43c48:	ldr	r1, [pc, #2548]	; 44644 <fputs@plt+0x3fd30>
   43c4c:	mov	r0, r7
   43c50:	add	r1, pc, r1
   43c54:	bl	489c <strcmp@plt>
   43c58:	cmp	r0, #0
   43c5c:	beq	44348 <fputs@plt+0x3fa34>
   43c60:	ldr	r1, [pc, #2528]	; 44648 <fputs@plt+0x3fd34>
   43c64:	mov	r0, r7
   43c68:	add	r1, pc, r1
   43c6c:	bl	489c <strcmp@plt>
   43c70:	cmp	r0, #0
   43c74:	beq	44348 <fputs@plt+0x3fa34>
   43c78:	ldr	r1, [pc, #2508]	; 4464c <fputs@plt+0x3fd38>
   43c7c:	mov	r0, r7
   43c80:	add	r1, pc, r1
   43c84:	bl	489c <strcmp@plt>
   43c88:	rsbs	r0, r0, #1
   43c8c:	movcc	r0, #0
   43c90:	str	r0, [sp, #32]
   43c94:	cmp	r6, #0
   43c98:	beq	44354 <fputs@plt+0x3fa40>
   43c9c:	add	r4, sp, #80	; 0x50
   43ca0:	add	r8, sp, #92	; 0x5c
   43ca4:	str	r4, [sp, #36]	; 0x24
   43ca8:	mov	r4, #0
   43cac:	b	43d58 <fputs@plt+0x3f444>
   43cb0:	ldr	r1, [fp, #16]
   43cb4:	mov	r0, r5
   43cb8:	str	r8, [sp]
   43cbc:	mov	r2, r6
   43cc0:	add	r3, sp, #80	; 0x50
   43cc4:	bl	422a0 <fputs@plt+0x3d98c>
   43cc8:	subs	r1, r0, #0
   43ccc:	blt	44cc0 <fputs@plt+0x403ac>
   43cd0:	ldrb	r3, [r5, #25]
   43cd4:	tst	r3, #4
   43cd8:	bne	44cb0 <fputs@plt+0x4039c>
   43cdc:	cmp	r1, #0
   43ce0:	beq	43d78 <fputs@plt+0x3f464>
   43ce4:	cmp	r7, #0
   43ce8:	mov	ip, #1
   43cec:	strb	ip, [r9]
   43cf0:	beq	43d08 <fputs@plt+0x3f3f4>
   43cf4:	ldr	r0, [r6, #4]
   43cf8:	mov	r1, r7
   43cfc:	bl	489c <strcmp@plt>
   43d00:	cmp	r0, #0
   43d04:	bne	43d78 <fputs@plt+0x3f464>
   43d08:	ldr	ip, [sp, #80]	; 0x50
   43d0c:	mov	r0, r5
   43d10:	ldr	r2, [fp, #16]
   43d14:	mov	r3, r6
   43d18:	ldr	r1, [sp, #76]	; 0x4c
   43d1c:	str	r8, [sp, #4]
   43d20:	str	ip, [sp]
   43d24:	bl	43034 <fputs@plt+0x3e720>
   43d28:	subs	r1, r0, #0
   43d2c:	blt	44cc0 <fputs@plt+0x403ac>
   43d30:	ldrb	r3, [r5, #25]
   43d34:	tst	r3, #4
   43d38:	bne	44cb0 <fputs@plt+0x4039c>
   43d3c:	mov	r0, r8
   43d40:	bl	2cd54 <fputs@plt+0x28440>
   43d44:	mov	lr, #1
   43d48:	str	lr, [sp, #32]
   43d4c:	ldr	r6, [r6, #24]
   43d50:	cmp	r6, #0
   43d54:	beq	44354 <fputs@plt+0x3fa40>
   43d58:	cmp	sl, #0
   43d5c:	str	r4, [sp, #92]	; 0x5c
   43d60:	str	r4, [sp, #96]	; 0x60
   43d64:	str	r4, [sp, #100]	; 0x64
   43d68:	beq	43cb0 <fputs@plt+0x3f39c>
   43d6c:	ldrb	r3, [r6, #8]
   43d70:	cmp	r3, #0
   43d74:	bne	43cb0 <fputs@plt+0x3f39c>
   43d78:	mov	r0, r8
   43d7c:	bl	2cd54 <fputs@plt+0x28440>
   43d80:	b	43d4c <fputs@plt+0x3f438>
   43d84:	ldrb	r3, [r0, #1]
   43d88:	cmp	r3, #101	; 0x65
   43d8c:	bne	43ba8 <fputs@plt+0x3f294>
   43d90:	ldrb	r3, [r0, #2]
   43d94:	cmp	r3, #116	; 0x74
   43d98:	bne	43ba8 <fputs@plt+0x3f294>
   43d9c:	ldrb	r3, [r0, #3]
   43da0:	cmp	r3, #0
   43da4:	beq	43abc <fputs@plt+0x3f1a8>
   43da8:	b	43ba8 <fputs@plt+0x3f294>
   43dac:	ldr	r3, [r3, #16]
   43db0:	cmp	r3, #0
   43db4:	beq	44448 <fputs@plt+0x3fb34>
   43db8:	str	r3, [fp, #440]	; 0x1b8
   43dbc:	ldr	r3, [r6, #20]
   43dc0:	ldr	r1, [r3, #20]
   43dc4:	cmp	r1, #0
   43dc8:	beq	44430 <fputs@plt+0x3fb1c>
   43dcc:	ldr	r3, [r6, #12]
   43dd0:	sub	r4, r3, #32
   43dd4:	mov	r0, r4
   43dd8:	bl	47694 <fputs@plt+0x42d80>
   43ddc:	str	r0, [r5, #1020]	; 0x3fc
   43de0:	mov	r1, fp
   43de4:	ldr	ip, [r6, #20]
   43de8:	mov	r0, r5
   43dec:	ldr	r2, [sp, #80]	; 0x50
   43df0:	mov	r3, r8
   43df4:	ldr	ip, [ip, #20]
   43df8:	str	r2, [r5, #1028]	; 0x404
   43dfc:	str	ip, [r5, #1024]	; 0x400
   43e00:	ldr	ip, [r6, #20]
   43e04:	ldr	ip, [ip, #20]
   43e08:	blx	ip
   43e0c:	mov	r3, #0
   43e10:	mov	r6, r0
   43e14:	str	r3, [r5, #1028]	; 0x404
   43e18:	mov	r0, r4
   43e1c:	str	r3, [r5, #1024]	; 0x400
   43e20:	bl	47ca8 <fputs@plt+0x43394>
   43e24:	mov	r1, r6
   43e28:	str	r0, [r5, #1020]	; 0x3fc
   43e2c:	mov	r0, fp
   43e30:	mov	r2, r8
   43e34:	bl	4743c <fputs@plt+0x42b28>
   43e38:	b	43a00 <fputs@plt+0x3f0ec>
   43e3c:	ldr	r1, [pc, #2060]	; 44650 <fputs@plt+0x3fd3c>
   43e40:	mov	r0, fp
   43e44:	ldr	r2, [pc, #2056]	; 44654 <fputs@plt+0x3fd40>
   43e48:	add	r1, pc, r1
   43e4c:	add	r2, pc, r2
   43e50:	bl	375fc <fputs@plt+0x32ce8>
   43e54:	subs	r4, r0, #0
   43e58:	mov	r0, fp
   43e5c:	beq	43ea4 <fputs@plt+0x3f590>
   43e60:	mov	r1, #1
   43e64:	bl	3eaf8 <fputs@plt+0x3a1e4>
   43e68:	cmp	r0, #0
   43e6c:	beq	43ff4 <fputs@plt+0x3f6e0>
   43e70:	ldrb	r3, [r0]
   43e74:	cmp	r3, #0
   43e78:	beq	43ff4 <fputs@plt+0x3f6e0>
   43e7c:	ldr	r1, [pc, #2004]	; 44658 <fputs@plt+0x3fd44>
   43e80:	mov	r0, fp
   43e84:	ldr	r2, [pc, #2000]	; 4465c <fputs@plt+0x3fd48>
   43e88:	add	r1, pc, r1
   43e8c:	add	r2, pc, r2
   43e90:	bl	464a8 <fputs@plt+0x41b94>
   43e94:	mov	r4, r0
   43e98:	b	43a30 <fputs@plt+0x3f11c>
   43e9c:	mov	r4, r0
   43ea0:	b	43a30 <fputs@plt+0x3f11c>
   43ea4:	ldr	r1, [pc, #1972]	; 44660 <fputs@plt+0x3fd4c>
   43ea8:	ldr	r2, [pc, #1972]	; 44664 <fputs@plt+0x3fd50>
   43eac:	add	r1, pc, r1
   43eb0:	add	r2, pc, r2
   43eb4:	bl	375fc <fputs@plt+0x32ce8>
   43eb8:	cmp	r0, #0
   43ebc:	beq	43b40 <fputs@plt+0x3f22c>
   43ec0:	mov	r0, fp
   43ec4:	mov	r1, #1
   43ec8:	bl	3eaf8 <fputs@plt+0x3a1e4>
   43ecc:	cmp	r0, #0
   43ed0:	beq	44130 <fputs@plt+0x3f81c>
   43ed4:	ldrb	r3, [r0]
   43ed8:	cmp	r3, #0
   43edc:	beq	44130 <fputs@plt+0x3f81c>
   43ee0:	ldr	r1, [pc, #1920]	; 44668 <fputs@plt+0x3fd54>
   43ee4:	mov	r0, fp
   43ee8:	ldr	r2, [pc, #1916]	; 4466c <fputs@plt+0x3fd58>
   43eec:	add	r1, pc, r1
   43ef0:	add	r2, pc, r2
   43ef4:	bl	464a8 <fputs@plt+0x41b94>
   43ef8:	mov	r4, r0
   43efc:	b	43a30 <fputs@plt+0x3f11c>
   43f00:	ldr	r1, [fp, #16]
   43f04:	cmp	r1, #0
   43f08:	beq	44d78 <fputs@plt+0x40464>
   43f0c:	add	r4, sp, #76	; 0x4c
   43f10:	ldr	r2, [r7, #12]
   43f14:	add	r8, sp, #92	; 0x5c
   43f18:	mov	r0, r5
   43f1c:	mov	r3, r4
   43f20:	str	r8, [sp]
   43f24:	bl	422a0 <fputs@plt+0x3d98c>
   43f28:	cmp	r0, #0
   43f2c:	ble	44128 <fputs@plt+0x3f814>
   43f30:	ldrb	r3, [r5, #25]
   43f34:	tst	r3, #4
   43f38:	bne	440ac <fputs@plt+0x3f798>
   43f3c:	ldr	r3, [r7, #20]
   43f40:	ldr	ip, [sp, #76]	; 0x4c
   43f44:	cmp	r3, #0
   43f48:	str	ip, [sp, #48]	; 0x30
   43f4c:	beq	44dd4 <fputs@plt+0x404c0>
   43f50:	ldr	r3, [r3, #24]
   43f54:	mov	r2, #1
   43f58:	ldr	ip, [r7, #12]
   43f5c:	mov	r0, fp
   43f60:	strb	r2, [r9]
   43f64:	add	r1, sp, #72	; 0x48
   43f68:	sub	ip, ip, #32
   43f6c:	str	r3, [sp, #52]	; 0x34
   43f70:	str	ip, [sp, #32]
   43f74:	bl	36f70 <fputs@plt+0x3265c>
   43f78:	cmp	r0, #0
   43f7c:	blt	43fcc <fputs@plt+0x3f6b8>
   43f80:	ldr	lr, [sp, #48]	; 0x30
   43f84:	cmp	r6, #0
   43f88:	ldr	r0, [sp, #52]	; 0x34
   43f8c:	add	lr, lr, r0
   43f90:	str	lr, [sp, #36]	; 0x24
   43f94:	bne	4448c <fputs@plt+0x3fb78>
   43f98:	str	r6, [sp, #76]	; 0x4c
   43f9c:	ldr	r3, [r7, #20]
   43fa0:	strb	r6, [sp, #71]	; 0x47
   43fa4:	ldrb	r3, [r3]
   43fa8:	cmp	r3, #87	; 0x57
   43fac:	beq	443b0 <fputs@plt+0x3fa9c>
   43fb0:	ldr	r1, [pc, #1720]	; 44670 <fputs@plt+0x3fd5c>
   43fb4:	mov	r0, fp
   43fb8:	ldr	r2, [pc, #1716]	; 44674 <fputs@plt+0x3fd60>
   43fbc:	ldr	r3, [r7, #8]
   43fc0:	add	r1, pc, r1
   43fc4:	add	r2, pc, r2
   43fc8:	bl	464a8 <fputs@plt+0x41b94>
   43fcc:	mov	r4, r0
   43fd0:	ldr	r0, [sp, #72]	; 0x48
   43fd4:	cmp	r0, #0
   43fd8:	beq	43fe0 <fputs@plt+0x3f6cc>
   43fdc:	bl	37178 <fputs@plt+0x32864>
   43fe0:	mov	r0, r8
   43fe4:	bl	2cd54 <fputs@plt+0x28440>
   43fe8:	cmp	r4, #0
   43fec:	bne	43a30 <fputs@plt+0x3f11c>
   43ff0:	b	43b40 <fputs@plt+0x3f22c>
   43ff4:	add	r3, sp, #136	; 0x88
   43ff8:	mov	ip, #0
   43ffc:	add	r4, sp, #80	; 0x50
   44000:	ldr	r1, [fp, #16]
   44004:	str	ip, [r3, #-60]!	; 0xffffffc4
   44008:	mov	r0, r5
   4400c:	str	r4, [sp]
   44010:	ldr	r2, [sp, #44]	; 0x2c
   44014:	str	r4, [sp, #32]
   44018:	str	ip, [sp, #80]	; 0x50
   4401c:	str	ip, [sp, #84]	; 0x54
   44020:	str	ip, [sp, #88]	; 0x58
   44024:	str	ip, [sp, #72]	; 0x48
   44028:	bl	42cec <fputs@plt+0x3e3d8>
   4402c:	subs	r1, r0, #0
   44030:	blt	44334 <fputs@plt+0x3fa20>
   44034:	ldrb	r1, [r5, #25]
   44038:	ubfx	r6, r1, #2, #1
   4403c:	cmp	r6, #0
   44040:	movne	r4, #0
   44044:	beq	441b0 <fputs@plt+0x3f89c>
   44048:	ldr	r0, [sp, #76]	; 0x4c
   4404c:	cmp	r0, #0
   44050:	beq	44058 <fputs@plt+0x3f744>
   44054:	bl	583cc <fputs@plt+0x53ab8>
   44058:	ldr	r0, [sp, #72]	; 0x48
   4405c:	cmp	r0, #0
   44060:	beq	44068 <fputs@plt+0x3f754>
   44064:	bl	37178 <fputs@plt+0x32864>
   44068:	ldr	r0, [sp, #32]
   4406c:	bl	2cd54 <fputs@plt+0x28440>
   44070:	cmp	r4, #0
   44074:	beq	43b40 <fputs@plt+0x3f22c>
   44078:	b	43a30 <fputs@plt+0x3f11c>
   4407c:	mov	r4, r0
   44080:	mov	r0, r8
   44084:	bl	2cd54 <fputs@plt+0x28440>
   44088:	b	43a30 <fputs@plt+0x3f11c>
   4408c:	ldr	r1, [pc, #1508]	; 44678 <fputs@plt+0x3fd64>
   44090:	mov	r0, fp
   44094:	ldr	r2, [pc, #1504]	; 4467c <fputs@plt+0x3fd68>
   44098:	add	r1, pc, r1
   4409c:	add	r2, pc, r2
   440a0:	bl	464a8 <fputs@plt+0x41b94>
   440a4:	mov	r4, r0
   440a8:	b	43a30 <fputs@plt+0x3f11c>
   440ac:	mov	r1, #0
   440b0:	mov	r0, fp
   440b4:	mov	r2, r8
   440b8:	bl	4743c <fputs@plt+0x42b28>
   440bc:	b	43fcc <fputs@plt+0x3f6b8>
   440c0:	ldr	r0, [r6, #12]
   440c4:	bl	40dfc <fputs@plt+0x3c4e8>
   440c8:	cmp	r0, #0
   440cc:	beq	44908 <fputs@plt+0x3fff4>
   440d0:	ldr	r3, [r6, #12]
   440d4:	ldrb	r4, [r3]
   440d8:	mov	r0, r4
   440dc:	bl	40f98 <fputs@plt+0x3c684>
   440e0:	cmp	r0, #0
   440e4:	beq	448e8 <fputs@plt+0x3ffd4>
   440e8:	sub	r2, r4, #103	; 0x67
   440ec:	uxtb	r2, r2
   440f0:	cmp	r2, #12
   440f4:	bhi	44110 <fputs@plt+0x3f7fc>
   440f8:	mov	r1, #1
   440fc:	movw	r3, #4353	; 0x1101
   44100:	lsl	r2, r1, r2
   44104:	and	r3, r2, r3
   44108:	cmp	r3, #0
   4410c:	bne	44948 <fputs@plt+0x40034>
   44110:	mov	r1, r4
   44114:	ldr	r2, [sp, #36]	; 0x24
   44118:	mov	r0, fp
   4411c:	bl	3b10c <fputs@plt+0x367f8>
   44120:	cmp	r0, #0
   44124:	bge	44894 <fputs@plt+0x3ff80>
   44128:	mov	r1, r0
   4412c:	b	440b0 <fputs@plt+0x3f79c>
   44130:	cmp	sl, #0
   44134:	mov	r3, #0
   44138:	str	r3, [sp, #92]	; 0x5c
   4413c:	str	r3, [sp, #96]	; 0x60
   44140:	str	r3, [sp, #100]	; 0x64
   44144:	str	r3, [sp, #72]	; 0x48
   44148:	str	r3, [sp, #76]	; 0x4c
   4414c:	bne	43b38 <fputs@plt+0x3f224>
   44150:	ldr	r2, [sp, #44]	; 0x2c
   44154:	ldr	r3, [r2, #32]
   44158:	cmp	r3, #0
   4415c:	beq	43b38 <fputs@plt+0x3f224>
   44160:	ldr	r1, [fp, #16]
   44164:	add	r8, sp, #92	; 0x5c
   44168:	mov	r0, r5
   4416c:	str	r8, [sp]
   44170:	add	r3, sp, #76	; 0x4c
   44174:	bl	42cec <fputs@plt+0x3e3d8>
   44178:	cmp	r0, #0
   4417c:	blt	44d1c <fputs@plt+0x40408>
   44180:	ldrb	r3, [r5, #25]
   44184:	tst	r3, #4
   44188:	beq	44a3c <fputs@plt+0x40128>
   4418c:	ldr	r0, [sp, #76]	; 0x4c
   44190:	cmp	r0, #0
   44194:	beq	4419c <fputs@plt+0x3f888>
   44198:	bl	583cc <fputs@plt+0x53ab8>
   4419c:	ldr	r0, [sp, #72]	; 0x48
   441a0:	cmp	r0, #0
   441a4:	beq	43fe0 <fputs@plt+0x3f6cc>
   441a8:	bl	37178 <fputs@plt+0x32864>
   441ac:	b	43fe0 <fputs@plt+0x3f6cc>
   441b0:	add	r8, sp, #92	; 0x5c
   441b4:	ubfx	r1, r1, #3, #1
   441b8:	mov	r0, r8
   441bc:	bl	4ab28 <fputs@plt+0x46214>
   441c0:	cmp	r0, #0
   441c4:	blt	44340 <fputs@plt+0x3fa2c>
   441c8:	cmp	sl, #0
   441cc:	bne	441e0 <fputs@plt+0x3f8cc>
   441d0:	ldr	r4, [sp, #44]	; 0x2c
   441d4:	ldr	r6, [r4, #32]
   441d8:	adds	r6, r6, #0
   441dc:	movne	r6, #1
   441e0:	mov	r1, r6
   441e4:	mov	r0, r8
   441e8:	bl	4abb8 <fputs@plt+0x462a4>
   441ec:	cmp	r0, #0
   441f0:	blt	44340 <fputs@plt+0x3fa2c>
   441f4:	ldr	r4, [sp, #76]	; 0x4c
   441f8:	mov	r0, r4
   441fc:	bl	58a44 <fputs@plt+0x54130>
   44200:	ldr	r4, [sp, #44]	; 0x2c
   44204:	ldr	r7, [r4, #24]
   44208:	rsbs	r4, r0, #1
   4420c:	movcc	r4, #0
   44210:	cmp	r7, #0
   44214:	beq	4459c <fputs@plt+0x3fc88>
   44218:	ldr	ip, [pc, #1120]	; 44680 <fputs@plt+0x3fd6c>
   4421c:	mov	r6, #0
   44220:	ldr	lr, [pc, #1116]	; 44684 <fputs@plt+0x3fd70>
   44224:	add	ip, pc, ip
   44228:	str	r9, [sp, #36]	; 0x24
   4422c:	add	lr, pc, lr
   44230:	str	ip, [sp, #48]	; 0x30
   44234:	str	lr, [sp, #52]	; 0x34
   44238:	b	442b4 <fputs@plt+0x3f9a0>
   4423c:	ldr	r9, [r7, #4]
   44240:	mov	r0, r6
   44244:	mov	r1, r9
   44248:	bl	4e954 <fputs@plt+0x4a040>
   4424c:	cmp	r0, #0
   44250:	bne	4428c <fputs@plt+0x3f978>
   44254:	cmp	r6, #0
   44258:	beq	44274 <fputs@plt+0x3f960>
   4425c:	ldr	r0, [sp, #52]	; 0x34
   44260:	mov	r1, #1
   44264:	mov	r2, #14
   44268:	ldr	r3, [sp, #92]	; 0x5c
   4426c:	bl	447c <fwrite@plt>
   44270:	ldr	r9, [r7, #4]
   44274:	mov	r3, r9
   44278:	ldr	r0, [sp, #92]	; 0x5c
   4427c:	mov	r1, #1
   44280:	ldr	r2, [sp, #48]	; 0x30
   44284:	bl	456c <__fprintf_chk@plt>
   44288:	ldr	r4, [r7, #12]
   4428c:	mov	r1, r4
   44290:	mov	r0, r8
   44294:	bl	4ad0c <fputs@plt+0x463f8>
   44298:	cmp	r0, #0
   4429c:	blt	4460c <fputs@plt+0x3fcf8>
   442a0:	ldr	r6, [r7, #4]
   442a4:	mov	r4, #0
   442a8:	ldr	r7, [r7, #24]
   442ac:	cmp	r7, #0
   442b0:	beq	44578 <fputs@plt+0x3fc64>
   442b4:	cmp	sl, #0
   442b8:	beq	442c8 <fputs@plt+0x3f9b4>
   442bc:	ldrb	r3, [r7, #8]
   442c0:	cmp	r3, #0
   442c4:	beq	442a8 <fputs@plt+0x3f994>
   442c8:	ldr	r2, [sp, #32]
   442cc:	mov	r0, r5
   442d0:	ldr	r1, [fp, #16]
   442d4:	mov	r3, #0
   442d8:	str	r2, [sp]
   442dc:	mov	r2, r7
   442e0:	bl	422a0 <fputs@plt+0x3d98c>
   442e4:	cmp	r0, #0
   442e8:	blt	44540 <fputs@plt+0x3fc2c>
   442ec:	ldrb	ip, [r5, #25]
   442f0:	ubfx	ip, ip, #2, #1
   442f4:	cmp	ip, #0
   442f8:	bne	4452c <fputs@plt+0x3fc18>
   442fc:	cmp	r0, #0
   44300:	beq	442a8 <fputs@plt+0x3f994>
   44304:	ldr	r4, [r7, #12]
   44308:	mov	r0, #2
   4430c:	ldr	r1, [r4, #4]
   44310:	ldr	r2, [r4, #1]
   44314:	ubfx	r3, r1, #8, #24
   44318:	mov	r1, #0
   4431c:	and	r2, r2, r0
   44320:	and	r3, r3, r1
   44324:	orrs	r1, r2, r3
   44328:	beq	4423c <fputs@plt+0x3f928>
   4432c:	mov	r4, ip
   44330:	b	442a8 <fputs@plt+0x3f994>
   44334:	mov	r0, fp
   44338:	ldr	r2, [sp, #32]
   4433c:	bl	4743c <fputs@plt+0x42b28>
   44340:	mov	r4, r0
   44344:	b	44048 <fputs@plt+0x3f734>
   44348:	mov	r4, #1
   4434c:	str	r4, [sp, #32]
   44350:	b	43c94 <fputs@plt+0x3f380>
   44354:	ldr	r4, [sp, #32]
   44358:	cmp	r4, #0
   4435c:	bne	44d28 <fputs@plt+0x40414>
   44360:	ldr	r1, [pc, #800]	; 44688 <fputs@plt+0x3fd74>
   44364:	mov	r3, r7
   44368:	ldr	r2, [pc, #796]	; 4468c <fputs@plt+0x3fd78>
   4436c:	mov	r0, fp
   44370:	add	r1, pc, r1
   44374:	add	r2, pc, r2
   44378:	bl	464a8 <fputs@plt+0x41b94>
   4437c:	cmp	r0, #0
   44380:	movge	r4, #1
   44384:	bge	4438c <fputs@plt+0x3fa78>
   44388:	mov	r4, r0
   4438c:	ldr	r0, [sp, #76]	; 0x4c
   44390:	cmp	r0, #0
   44394:	beq	43fe8 <fputs@plt+0x3f6d4>
   44398:	bl	37178 <fputs@plt+0x32864>
   4439c:	b	43fe8 <fputs@plt+0x3f6d4>
   443a0:	ldr	r4, [pc, #744]	; 44690 <fputs@plt+0x3fd7c>
   443a4:	add	r4, pc, r4
   443a8:	b	439d8 <fputs@plt+0x3f0c4>
   443ac:	bl	453c <__stack_chk_fail@plt>
   443b0:	ldr	r3, [r5, #416]	; 0x1a0
   443b4:	ldr	r2, [r7, #16]
   443b8:	cmp	r2, r3
   443bc:	beq	444f4 <fputs@plt+0x3fbe0>
   443c0:	str	r3, [r7, #16]
   443c4:	mov	r2, r4
   443c8:	mov	r0, fp
   443cc:	add	r1, sp, #71	; 0x47
   443d0:	bl	3badc <fputs@plt+0x371c8>
   443d4:	cmp	r0, #0
   443d8:	blt	43fcc <fputs@plt+0x3f6b8>
   443dc:	ldrb	r3, [sp, #71]	; 0x47
   443e0:	cmp	r3, #118	; 0x76
   443e4:	beq	44768 <fputs@plt+0x3fe54>
   443e8:	ldr	r3, [r7, #20]
   443ec:	ldr	r6, [sp, #76]	; 0x4c
   443f0:	ldr	r4, [r3, #12]
   443f4:	cmp	r4, #0
   443f8:	ldr	r3, [r7, #8]
   443fc:	ldreq	r4, [pc, #656]	; 44694 <fputs@plt+0x3fd80>
   44400:	addeq	r4, pc, r4
   44404:	cmp	r6, #0
   44408:	ldreq	r6, [pc, #648]	; 44698 <fputs@plt+0x3fd84>
   4440c:	addeq	r6, pc, r6
   44410:	ldr	r1, [pc, #644]	; 4469c <fputs@plt+0x3fd88>
   44414:	mov	r0, fp
   44418:	ldr	r2, [pc, #640]	; 446a0 <fputs@plt+0x3fd8c>
   4441c:	stm	sp, {r4, r6}
   44420:	add	r1, pc, r1
   44424:	add	r2, pc, r2
   44428:	bl	464a8 <fputs@plt+0x41b94>
   4442c:	b	43fcc <fputs@plt+0x3f6b8>
   44430:	mov	r0, fp
   44434:	bl	45ffc <fputs@plt+0x416e8>
   44438:	cmp	r0, #0
   4443c:	movlt	r4, r0
   44440:	movge	r4, #1
   44444:	b	44080 <fputs@plt+0x3f76c>
   44448:	ldr	r3, [pc, #596]	; 446a4 <fputs@plt+0x3fd90>
   4444c:	add	r3, pc, r3
   44450:	b	43db8 <fputs@plt+0x3f4a4>
   44454:	ldr	r4, [sp, #76]	; 0x4c
   44458:	mov	r5, r0
   4445c:	cmp	r4, #0
   44460:	beq	4446c <fputs@plt+0x3fb58>
   44464:	mov	r0, r4
   44468:	bl	583cc <fputs@plt+0x53ab8>
   4446c:	ldr	r0, [sp, #72]	; 0x48
   44470:	cmp	r0, #0
   44474:	beq	4447c <fputs@plt+0x3fb68>
   44478:	bl	37178 <fputs@plt+0x32864>
   4447c:	ldr	r0, [sp, #32]
   44480:	bl	2cd54 <fputs@plt+0x28440>
   44484:	mov	r0, r5
   44488:	bl	4818 <_Unwind_Resume@plt>
   4448c:	ldr	r3, [r7, #20]
   44490:	mov	r1, #118	; 0x76
   44494:	ldr	r0, [sp, #72]	; 0x48
   44498:	ldr	r2, [r3, #12]
   4449c:	bl	38aa8 <fputs@plt+0x34194>
   444a0:	cmp	r0, #0
   444a4:	blt	43fcc <fputs@plt+0x3f6b8>
   444a8:	ldr	ip, [r7, #4]
   444ac:	mov	r0, r5
   444b0:	ldr	r2, [r7, #20]
   444b4:	ldr	r3, [fp, #16]
   444b8:	ldr	r4, [sp, #36]	; 0x24
   444bc:	str	ip, [sp]
   444c0:	ldr	ip, [sp, #72]	; 0x48
   444c4:	ldr	lr, [r7, #8]
   444c8:	ldr	r1, [sp, #32]
   444cc:	str	r4, [sp, #12]
   444d0:	str	lr, [sp, #4]
   444d4:	str	r8, [sp, #16]
   444d8:	str	ip, [sp, #8]
   444dc:	bl	42624 <fputs@plt+0x3dd10>
   444e0:	subs	r1, r0, #0
   444e4:	blt	440b0 <fputs@plt+0x3f79c>
   444e8:	ldrb	r3, [r5, #25]
   444ec:	tst	r3, #4
   444f0:	beq	444fc <fputs@plt+0x3fbe8>
   444f4:	mov	r4, #0
   444f8:	b	43fd0 <fputs@plt+0x3f6bc>
   444fc:	ldr	r0, [sp, #72]	; 0x48
   44500:	bl	393c4 <fputs@plt+0x34ab0>
   44504:	cmp	r0, #0
   44508:	blt	43fcc <fputs@plt+0x3f6b8>
   4450c:	mov	r0, r5
   44510:	ldr	r1, [sp, #72]	; 0x48
   44514:	mov	r2, #0
   44518:	bl	29d64 <fputs@plt+0x25450>
   4451c:	cmp	r0, #0
   44520:	movlt	r4, r0
   44524:	movge	r4, #1
   44528:	b	43fd0 <fputs@plt+0x3f6bc>
   4452c:	ldr	r9, [sp, #36]	; 0x24
   44530:	mov	r4, #0
   44534:	mov	r0, r8
   44538:	bl	4b1c0 <fputs@plt+0x468ac>
   4453c:	b	44048 <fputs@plt+0x3f734>
   44540:	mov	r1, r0
   44544:	ldr	r2, [sp, #32]
   44548:	mov	r0, fp
   4454c:	ldr	r9, [sp, #36]	; 0x24
   44550:	bl	4743c <fputs@plt+0x42b28>
   44554:	mov	r4, r0
   44558:	b	44534 <fputs@plt+0x3fc20>
   4455c:	b	44454 <fputs@plt+0x3fb40>
   44560:	b	44454 <fputs@plt+0x3fb40>
   44564:	b	44454 <fputs@plt+0x3fb40>
   44568:	b	44454 <fputs@plt+0x3fb40>
   4456c:	b	44454 <fputs@plt+0x3fb40>
   44570:	b	44454 <fputs@plt+0x3fb40>
   44574:	b	44454 <fputs@plt+0x3fb40>
   44578:	cmp	r6, #0
   4457c:	ldr	r9, [sp, #36]	; 0x24
   44580:	beq	4459c <fputs@plt+0x3fc88>
   44584:	ldr	r0, [pc, #284]	; 446a8 <fputs@plt+0x3fd94>
   44588:	mov	r1, #1
   4458c:	mov	r2, #14
   44590:	ldr	r3, [sp, #92]	; 0x5c
   44594:	add	r0, pc, r0
   44598:	bl	447c <fwrite@plt>
   4459c:	cmp	r4, #0
   445a0:	bne	44da8 <fputs@plt+0x40494>
   445a4:	mov	r3, #1
   445a8:	strb	r3, [r9]
   445ac:	mov	r0, r8
   445b0:	ldr	r1, [sp, #76]	; 0x4c
   445b4:	ldr	r2, [fp, #16]
   445b8:	bl	4ac3c <fputs@plt+0x46328>
   445bc:	subs	r4, r0, #0
   445c0:	blt	44534 <fputs@plt+0x3fc20>
   445c4:	mov	r0, r8
   445c8:	mov	r1, r5
   445cc:	mov	r2, fp
   445d0:	add	r3, sp, #72	; 0x48
   445d4:	bl	4b048 <fputs@plt+0x46734>
   445d8:	subs	r4, r0, #0
   445dc:	blt	44534 <fputs@plt+0x3fc20>
   445e0:	mov	r0, r5
   445e4:	ldr	r1, [sp, #72]	; 0x48
   445e8:	mov	r2, #0
   445ec:	bl	29d64 <fputs@plt+0x25450>
   445f0:	cmp	r0, #0
   445f4:	movlt	r4, r0
   445f8:	movge	r4, #1
   445fc:	b	44534 <fputs@plt+0x3fc20>
   44600:	b	44454 <fputs@plt+0x3fb40>
   44604:	mov	r5, r0
   44608:	b	4445c <fputs@plt+0x3fb48>
   4460c:	mov	r4, r0
   44610:	ldr	r9, [sp, #36]	; 0x24
   44614:	b	44534 <fputs@plt+0x3fc20>
   44618:	b	44454 <fputs@plt+0x3fb40>
   4461c:	andeq	r8, r4, r0, ror r4
   44620:	andeq	r0, r0, r0, lsr r4
   44624:	andeq	pc, r1, ip, lsr #24
   44628:	muleq	r2, r8, r6
   4462c:	andeq	sl, r2, r8, ror #11
   44630:	andeq	sl, r2, r0, lsl #8
   44634:	muleq	r2, r8, r6
   44638:	strdeq	sl, [r2], -ip
   4463c:	andeq	r5, r2, r8, ror r2
   44640:	andeq	sl, r2, ip, lsl #4
   44644:	andeq	sl, r2, r4, lsr #4
   44648:	andeq	r6, r2, r0, ror #7
   4464c:	andeq	sl, r2, r0, asr r4
   44650:	andeq	sl, r2, r8, lsl #5
   44654:	andeq	sl, r2, r0, asr #5
   44658:	strdeq	r7, [r2], -ip
   4465c:	strdeq	sl, [r2], -ip
   44660:	andeq	sl, r2, r4, lsl #5
   44664:	andeq	sl, r2, r4, lsr #5
   44668:	muleq	r2, r8, r1
   4466c:	muleq	r2, r8, r2
   44670:	andeq	r7, r2, r0, ror #4
   44674:	andeq	sl, r2, r0, lsl #1
   44678:	andeq	r6, r2, ip, ror #31
   4467c:	andeq	r9, r2, ip, ror pc
   44680:	strdeq	r9, [r2], -r4
   44684:	andeq	ip, r2, r0, asr ip
   44688:	andeq	r6, r2, r8, asr lr
   4468c:	andeq	r9, r2, r0, lsl #27
   44690:	andeq	pc, r1, r8, lsr #4
   44694:	andeq	pc, r1, ip, asr #3
   44698:	andeq	pc, r1, r0, asr #3
   4469c:	andeq	r6, r2, r4, ror #24
   446a0:	andeq	r9, r2, r0, asr #24
   446a4:	andeq	pc, r1, r0, lsl #3
   446a8:	andeq	ip, r2, r8, ror #17
   446ac:	andeq	lr, r1, r0, asr lr
   446b0:	andeq	lr, r1, r0, asr #28
   446b4:	strdeq	r9, [r2], -ip
   446b8:	andeq	r9, r2, ip, lsl #9
   446bc:	andeq	r9, r2, r0, lsl r3
   446c0:	andeq	r9, r2, ip, lsr #9
   446c4:	andeq	r9, r2, ip, ror #8
   446c8:	strdeq	r9, [r2], -r0
   446cc:	andeq	r9, r2, r0, lsl #9
   446d0:	andeq	r9, r2, ip, asr #8
   446d4:	ldrdeq	r9, [r2], -r0
   446d8:	andeq	r6, r2, r8, ror r1
   446dc:	andeq	r9, r2, r4, ror #7
   446e0:	andeq	r9, r2, r8, ror #4
   446e4:	andeq	r1, r3, r8, asr #23
   446e8:	andeq	r9, r2, ip, lsr #7
   446ec:	andeq	r9, r2, r0, ror r3
   446f0:	strdeq	lr, [r1], -ip
   446f4:	andeq	r9, r2, ip, lsl #7
   446f8:	andeq	r9, r2, r0, asr r3
   446fc:	andeq	r9, r2, r4, lsr #11
   44700:	andeq	r9, r2, r8, asr r3
   44704:	andeq	r9, r2, ip, lsl r3
   44708:	andeq	r9, r2, ip, lsl #14
   4470c:	andeq	r9, r2, r4, ror r5
   44710:	andeq	r9, r2, r0, lsl #3
   44714:	andeq	r9, r2, r8, lsr r0
   44718:	andeq	r4, r2, r4, lsl #29
   4471c:	andeq	r9, r2, r4, lsl r1
   44720:	andeq	r8, r2, ip, asr #31
   44724:	andeq	r6, r2, ip, lsl #7
   44728:			; <UNDEFINED> instruction: 0x000293b4
   4472c:	andeq	r6, r2, r4, lsl sp
   44730:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   44734:	andeq	r8, r2, r0, asr pc
   44738:	andeq	r8, r2, ip, asr #31
   4473c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   44740:	andeq	r8, r2, r0, lsr #28
   44744:	andeq	r8, r2, r4, lsr #31
   44748:	andeq	r8, r2, ip, ror pc
   4474c:	andeq	r8, r2, r0, lsl #28
   44750:	andeq	r6, r2, r8, ror ip
   44754:	andeq	r8, r2, ip, asr pc
   44758:	andeq	r8, r2, r0, ror #27
   4475c:	andeq	r7, r2, r8, ror #7
   44760:	andeq	r8, r2, r4, lsr pc
   44764:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   44768:	ldr	r3, [r7, #20]
   4476c:	ldr	r6, [sp, #76]	; 0x4c
   44770:	ldr	r0, [pc, #-204]	; 446ac <fputs@plt+0x3fd98>
   44774:	ldr	r4, [r3, #12]
   44778:	cmp	r6, #0
   4477c:	add	r0, pc, r0
   44780:	ldr	r1, [pc, #-216]	; 446b0 <fputs@plt+0x3fd9c>
   44784:	movne	r0, r6
   44788:	cmp	r4, #0
   4478c:	add	r1, pc, r1
   44790:	movne	r1, r4
   44794:	bl	489c <strcmp@plt>
   44798:	cmp	r0, #0
   4479c:	bne	443f4 <fputs@plt+0x3fae0>
   447a0:	mov	r2, r4
   447a4:	mov	r0, fp
   447a8:	mov	r1, #118	; 0x76
   447ac:	bl	3bf24 <fputs@plt+0x37610>
   447b0:	cmp	r0, #0
   447b4:	blt	43fcc <fputs@plt+0x3f6b8>
   447b8:	mov	r0, r5
   447bc:	mov	r1, fp
   447c0:	mov	r2, r7
   447c4:	mov	r3, r8
   447c8:	bl	4359c <fputs@plt+0x3ec88>
   447cc:	subs	r1, r0, #0
   447d0:	blt	440b0 <fputs@plt+0x3f79c>
   447d4:	ldr	r4, [sp, #32]
   447d8:	ldr	r6, [r7, #20]
   447dc:	cmp	r4, #0
   447e0:	ldr	r4, [fp, #16]
   447e4:	str	r4, [sp, #56]	; 0x38
   447e8:	ldr	r4, [r7, #4]
   447ec:	str	r4, [sp, #60]	; 0x3c
   447f0:	ldr	r4, [r7, #8]
   447f4:	beq	44df8 <fputs@plt+0x404e4>
   447f8:	cmp	r6, #0
   447fc:	beq	44dd8 <fputs@plt+0x404c4>
   44800:	ldr	ip, [sp, #56]	; 0x38
   44804:	cmp	ip, #0
   44808:	beq	44e18 <fputs@plt+0x40504>
   4480c:	ldr	lr, [sp, #60]	; 0x3c
   44810:	cmp	lr, #0
   44814:	beq	44990 <fputs@plt+0x4007c>
   44818:	cmp	r4, #0
   4481c:	beq	44928 <fputs@plt+0x40014>
   44820:	ldr	r1, [r6, #20]
   44824:	cmp	r1, #0
   44828:	beq	440c0 <fputs@plt+0x3f7ac>
   4482c:	ldr	r0, [sp, #32]
   44830:	bl	47694 <fputs@plt+0x42d80>
   44834:	str	r0, [r5, #1020]	; 0x3fc
   44838:	mov	r3, r4
   4483c:	ldr	r0, [sp, #36]	; 0x24
   44840:	ldr	r1, [sp, #56]	; 0x38
   44844:	ldr	r2, [sp, #60]	; 0x3c
   44848:	str	r0, [r5, #1028]	; 0x404
   4484c:	str	r0, [sp, #4]
   44850:	mov	r0, r5
   44854:	str	fp, [sp]
   44858:	str	r8, [sp, #8]
   4485c:	ldr	ip, [r6, #20]
   44860:	blx	ip
   44864:	mov	r4, r0
   44868:	mov	r3, #0
   4486c:	ldr	r0, [sp, #32]
   44870:	str	r3, [r5, #1028]	; 0x404
   44874:	bl	47ca8 <fputs@plt+0x43394>
   44878:	cmp	r4, #0
   4487c:	str	r0, [r5, #1020]	; 0x3fc
   44880:	blt	448e0 <fputs@plt+0x3ffcc>
   44884:	mov	r0, r8
   44888:	bl	2cfbc <fputs@plt+0x286a8>
   4488c:	cmp	r0, #0
   44890:	bne	448c8 <fputs@plt+0x3ffb4>
   44894:	ldrb	r3, [r5, #25]
   44898:	tst	r3, #4
   4489c:	bne	444f4 <fputs@plt+0x3fbe0>
   448a0:	mov	r0, fp
   448a4:	bl	3b94c <fputs@plt+0x37038>
   448a8:	b	44504 <fputs@plt+0x3fbf0>
   448ac:	mov	r4, r0
   448b0:	mov	r0, r8
   448b4:	bl	2cd54 <fputs@plt+0x28440>
   448b8:	mov	r0, r4
   448bc:	bl	4818 <_Unwind_Resume@plt>
   448c0:	mov	r5, r0
   448c4:	b	4446c <fputs@plt+0x3fb58>
   448c8:	mov	r0, r8
   448cc:	bl	2d0f0 <fputs@plt+0x287dc>
   448d0:	rsb	r1, r0, #0
   448d4:	cmp	r1, #0
   448d8:	bge	44894 <fputs@plt+0x3ff80>
   448dc:	b	440b0 <fputs@plt+0x3f79c>
   448e0:	mov	r1, r4
   448e4:	b	440b0 <fputs@plt+0x3f79c>
   448e8:	ldr	r0, [pc, #-572]	; 446b4 <fputs@plt+0x3fda0>
   448ec:	movw	r2, #518	; 0x206
   448f0:	ldr	r1, [pc, #-576]	; 446b8 <fputs@plt+0x3fda4>
   448f4:	ldr	r3, [pc, #-576]	; 446bc <fputs@plt+0x3fda8>
   448f8:	add	r0, pc, r0
   448fc:	add	r1, pc, r1
   44900:	add	r3, pc, r3
   44904:	bl	5ac34 <fputs@plt+0x56320>
   44908:	ldr	r0, [pc, #-592]	; 446c0 <fputs@plt+0x3fdac>
   4490c:	movw	r2, #517	; 0x205
   44910:	ldr	r1, [pc, #-596]	; 446c4 <fputs@plt+0x3fdb0>
   44914:	ldr	r3, [pc, #-596]	; 446c8 <fputs@plt+0x3fdb4>
   44918:	add	r0, pc, r0
   4491c:	add	r1, pc, r1
   44920:	add	r3, pc, r3
   44924:	bl	5ac34 <fputs@plt+0x56320>
   44928:	ldr	r0, [pc, #-612]	; 446cc <fputs@plt+0x3fdb8>
   4492c:	movw	r2, #497	; 0x1f1
   44930:	ldr	r1, [pc, #-616]	; 446d0 <fputs@plt+0x3fdbc>
   44934:	ldr	r3, [pc, #-616]	; 446d4 <fputs@plt+0x3fdc0>
   44938:	add	r0, pc, r0
   4493c:	add	r1, pc, r1
   44940:	add	r3, pc, r3
   44944:	bl	5ac34 <fputs@plt+0x56320>
   44948:	mov	r1, r4
   4494c:	mov	r0, fp
   44950:	add	r2, sp, #80	; 0x50
   44954:	bl	3b10c <fputs@plt+0x367f8>
   44958:	cmp	r0, #0
   4495c:	blt	44128 <fputs@plt+0x3f814>
   44960:	ldr	r0, [sp, #80]	; 0x50
   44964:	bl	480c <__strdup@plt>
   44968:	subs	r4, r0, #0
   4496c:	beq	44e38 <fputs@plt+0x40524>
   44970:	ldr	r2, [sp, #48]	; 0x30
   44974:	ldr	r1, [sp, #52]	; 0x34
   44978:	ldr	r0, [r2, r1]
   4497c:	bl	4140 <free@plt>
   44980:	ldr	ip, [sp, #48]	; 0x30
   44984:	ldr	r3, [sp, #52]	; 0x34
   44988:	str	r4, [ip, r3]
   4498c:	b	44894 <fputs@plt+0x3ff80>
   44990:	ldr	r0, [pc, #-704]	; 446d8 <fputs@plt+0x3fdc4>
   44994:	mov	r2, #496	; 0x1f0
   44998:	ldr	r1, [pc, #-708]	; 446dc <fputs@plt+0x3fdc8>
   4499c:	ldr	r3, [pc, #-708]	; 446e0 <fputs@plt+0x3fdcc>
   449a0:	add	r0, pc, r0
   449a4:	add	r1, pc, r1
   449a8:	add	r3, pc, r3
   449ac:	bl	5ac34 <fputs@plt+0x56320>
   449b0:	b	44454 <fputs@plt+0x3fb40>
   449b4:	mvn	r4, #21
   449b8:	b	44080 <fputs@plt+0x3f76c>
   449bc:	mov	r5, r0
   449c0:	b	4447c <fputs@plt+0x3fb68>
   449c4:	b	448ac <fputs@plt+0x3ff98>
   449c8:	ldr	r0, [pc, #-748]	; 446e4 <fputs@plt+0x3fdd0>
   449cc:	movw	r2, #1214	; 0x4be
   449d0:	ldr	r1, [pc, #-752]	; 446e8 <fputs@plt+0x3fdd4>
   449d4:	ldr	r3, [pc, #-752]	; 446ec <fputs@plt+0x3fdd8>
   449d8:	add	r0, pc, r0
   449dc:	add	r1, pc, r1
   449e0:	add	r3, pc, r3
   449e4:	bl	5ac34 <fputs@plt+0x56320>
   449e8:	ldr	r0, [pc, #-768]	; 446f0 <fputs@plt+0x3fddc>
   449ec:	movw	r2, #1213	; 0x4bd
   449f0:	ldr	r1, [pc, #-772]	; 446f4 <fputs@plt+0x3fde0>
   449f4:	ldr	r3, [pc, #-772]	; 446f8 <fputs@plt+0x3fde4>
   449f8:	add	r0, pc, r0
   449fc:	add	r1, pc, r1
   44a00:	add	r3, pc, r3
   44a04:	bl	5ac34 <fputs@plt+0x56320>
   44a08:	mov	r4, r0
   44a0c:	mov	r0, r7
   44a10:	bl	2cd54 <fputs@plt+0x28440>
   44a14:	mov	r0, r4
   44a18:	bl	4818 <_Unwind_Resume@plt>
   44a1c:	ldr	r0, [pc, #-808]	; 446fc <fputs@plt+0x3fde8>
   44a20:	movw	r2, #1215	; 0x4bf
   44a24:	ldr	r1, [pc, #-812]	; 44700 <fputs@plt+0x3fdec>
   44a28:	ldr	r3, [pc, #-812]	; 44704 <fputs@plt+0x3fdf0>
   44a2c:	add	r0, pc, r0
   44a30:	add	r1, pc, r1
   44a34:	add	r3, pc, r3
   44a38:	bl	5ac34 <fputs@plt+0x56320>
   44a3c:	mov	r0, fp
   44a40:	add	r1, sp, #72	; 0x48
   44a44:	bl	36f70 <fputs@plt+0x3265c>
   44a48:	cmp	r0, #0
   44a4c:	blt	44d1c <fputs@plt+0x40408>
   44a50:	ldr	r2, [pc, #-848]	; 44708 <fputs@plt+0x3fdf4>
   44a54:	mov	r1, #97	; 0x61
   44a58:	ldr	r0, [sp, #72]	; 0x48
   44a5c:	add	r2, pc, r2
   44a60:	bl	38aa8 <fputs@plt+0x34194>
   44a64:	cmp	r0, #0
   44a68:	blt	44d1c <fputs@plt+0x40408>
   44a6c:	add	r3, sp, #80	; 0x50
   44a70:	str	r3, [sp, #32]
   44a74:	ldr	r0, [sp, #76]	; 0x4c
   44a78:	mvn	r2, #1
   44a7c:	ldr	r1, [sp, #32]
   44a80:	mov	r3, #0
   44a84:	str	r2, [sp, #80]	; 0x50
   44a88:	str	r3, [sp, #84]	; 0x54
   44a8c:	bl	5828c <fputs@plt+0x53978>
   44a90:	subs	r7, r0, #0
   44a94:	beq	44c80 <fputs@plt+0x4036c>
   44a98:	ldr	ip, [sp, #72]	; 0x48
   44a9c:	cmp	ip, #0
   44aa0:	str	ip, [sp, #36]	; 0x24
   44aa4:	bne	44b40 <fputs@plt+0x4022c>
   44aa8:	b	44c60 <fputs@plt+0x4034c>
   44aac:	ldrb	r6, [r5, #25]
   44ab0:	ubfx	r6, r6, #2, #1
   44ab4:	cmp	r6, #0
   44ab8:	bne	44c4c <fputs@plt+0x40338>
   44abc:	mov	r0, r7
   44ac0:	bl	42a8 <strlen@plt>
   44ac4:	cmp	r0, #65536	; 0x10000
   44ac8:	bhi	44bf4 <fputs@plt+0x402e0>
   44acc:	add	r2, r0, #1
   44ad0:	str	r2, [sp, #28]
   44ad4:	mov	r0, r2
   44ad8:	bl	4500 <malloc@plt>
   44adc:	ldr	r2, [sp, #28]
   44ae0:	subs	r6, r0, #0
   44ae4:	beq	44be4 <fputs@plt+0x402d0>
   44ae8:	mov	r1, r7
   44aec:	bl	42f0 <memcpy@plt>
   44af0:	ldrb	r3, [r6]
   44af4:	cmp	r3, #47	; 0x2f
   44af8:	bne	44b8c <fputs@plt+0x40278>
   44afc:	ldrb	r3, [r6, #1]
   44b00:	cmp	r3, #0
   44b04:	bne	44b8c <fputs@plt+0x40278>
   44b08:	mov	r0, r6
   44b0c:	bl	4140 <free@plt>
   44b10:	ldrb	r3, [r5, #25]
   44b14:	tst	r3, #4
   44b18:	bne	4418c <fputs@plt+0x3f878>
   44b1c:	ldr	r0, [sp, #76]	; 0x4c
   44b20:	ldr	r1, [sp, #32]
   44b24:	bl	5828c <fputs@plt+0x53978>
   44b28:	subs	r7, r0, #0
   44b2c:	beq	44c80 <fputs@plt+0x4036c>
   44b30:	ldr	lr, [sp, #72]	; 0x48
   44b34:	cmp	lr, #0
   44b38:	str	lr, [sp, #36]	; 0x24
   44b3c:	beq	44c60 <fputs@plt+0x4034c>
   44b40:	mov	r0, #0
   44b44:	str	r8, [sp, #4]
   44b48:	str	r0, [sp]
   44b4c:	mov	r2, r7
   44b50:	mov	r0, r5
   44b54:	ldr	r1, [sp, #36]	; 0x24
   44b58:	mov	r3, r7
   44b5c:	bl	431e4 <fputs@plt+0x3e8d0>
   44b60:	cmp	r0, #0
   44b64:	bge	44aac <fputs@plt+0x40198>
   44b68:	mov	r4, r0
   44b6c:	mov	r6, #0
   44b70:	b	44be8 <fputs@plt+0x402d4>
   44b74:	ldrb	r3, [r5, #25]
   44b78:	tst	r3, #4
   44b7c:	bne	44b08 <fputs@plt+0x401f4>
   44b80:	ldrb	r3, [r6]
   44b84:	cmp	r3, #47	; 0x2f
   44b88:	beq	44afc <fputs@plt+0x401e8>
   44b8c:	mov	r0, r6
   44b90:	mov	r1, #47	; 0x2f
   44b94:	bl	4038 <strrchr@plt>
   44b98:	subs	r3, r0, #0
   44b9c:	beq	44b08 <fputs@plt+0x401f4>
   44ba0:	subs	r2, r3, r6
   44ba4:	mov	lr, #0
   44ba8:	rsbs	ip, r2, #0
   44bac:	mov	r0, r5
   44bb0:	adcs	ip, ip, r2
   44bb4:	ldr	r1, [sp, #36]	; 0x24
   44bb8:	mov	r2, r6
   44bbc:	strb	lr, [r3, ip]
   44bc0:	mov	ip, #1
   44bc4:	mov	r3, r7
   44bc8:	str	ip, [sp]
   44bcc:	str	r8, [sp, #4]
   44bd0:	bl	431e4 <fputs@plt+0x3e8d0>
   44bd4:	cmp	r0, #0
   44bd8:	bge	44b74 <fputs@plt+0x40260>
   44bdc:	mov	r4, r0
   44be0:	b	44be8 <fputs@plt+0x402d4>
   44be4:	mvn	r4, #11
   44be8:	mov	r0, r6
   44bec:	bl	4140 <free@plt>
   44bf0:	b	4418c <fputs@plt+0x3f878>
   44bf4:	ldr	r0, [pc, #-1264]	; 4470c <fputs@plt+0x3fdf8>
   44bf8:	movw	r2, #1125	; 0x465
   44bfc:	ldr	r1, [pc, #-1268]	; 44710 <fputs@plt+0x3fdfc>
   44c00:	ldr	r3, [pc, #-1268]	; 44714 <fputs@plt+0x3fe00>
   44c04:	add	r0, pc, r0
   44c08:	add	r1, pc, r1
   44c0c:	add	r3, pc, r3
   44c10:	bl	5ac34 <fputs@plt+0x56320>
   44c14:	mov	r3, r0
   44c18:	mov	r0, r6
   44c1c:	mov	r4, r3
   44c20:	bl	4140 <free@plt>
   44c24:	ldr	r0, [sp, #76]	; 0x4c
   44c28:	cmp	r0, #0
   44c2c:	beq	44c34 <fputs@plt+0x40320>
   44c30:	bl	583cc <fputs@plt+0x53ab8>
   44c34:	ldr	r0, [sp, #72]	; 0x48
   44c38:	cmp	r0, #0
   44c3c:	beq	448b0 <fputs@plt+0x3ff9c>
   44c40:	bl	37178 <fputs@plt+0x32864>
   44c44:	b	448b0 <fputs@plt+0x3ff9c>
   44c48:	b	44c14 <fputs@plt+0x40300>
   44c4c:	mov	r6, #0
   44c50:	b	44b08 <fputs@plt+0x401f4>
   44c54:	mov	r3, r0
   44c58:	mov	r6, #0
   44c5c:	b	44c18 <fputs@plt+0x40304>
   44c60:	ldr	r0, [pc, #-1360]	; 44718 <fputs@plt+0x3fe04>
   44c64:	movw	r2, #1112	; 0x458
   44c68:	ldr	r1, [pc, #-1364]	; 4471c <fputs@plt+0x3fe08>
   44c6c:	ldr	r3, [pc, #-1364]	; 44720 <fputs@plt+0x3fe0c>
   44c70:	add	r0, pc, r0
   44c74:	add	r1, pc, r1
   44c78:	add	r3, pc, r3
   44c7c:	bl	5ac34 <fputs@plt+0x56320>
   44c80:	ldr	r0, [sp, #72]	; 0x48
   44c84:	bl	393c4 <fputs@plt+0x34ab0>
   44c88:	cmp	r0, #0
   44c8c:	blt	44d1c <fputs@plt+0x40408>
   44c90:	mov	r0, r5
   44c94:	ldr	r1, [sp, #72]	; 0x48
   44c98:	mov	r2, #0
   44c9c:	bl	29d64 <fputs@plt+0x25450>
   44ca0:	cmp	r0, #0
   44ca4:	movlt	r4, r0
   44ca8:	movge	r4, #1
   44cac:	b	4418c <fputs@plt+0x3f878>
   44cb0:	mov	r4, #0
   44cb4:	mov	r0, r8
   44cb8:	bl	2cd54 <fputs@plt+0x28440>
   44cbc:	b	4438c <fputs@plt+0x3fa78>
   44cc0:	mov	r0, fp
   44cc4:	mov	r2, r8
   44cc8:	bl	4743c <fputs@plt+0x42b28>
   44ccc:	mov	r4, r0
   44cd0:	b	44cb4 <fputs@plt+0x403a0>
   44cd4:	mov	r4, r0
   44cd8:	ldr	r0, [sp, #76]	; 0x4c
   44cdc:	cmp	r0, #0
   44ce0:	beq	448b8 <fputs@plt+0x3ffa4>
   44ce4:	bl	37178 <fputs@plt+0x32864>
   44ce8:	b	448b8 <fputs@plt+0x3ffa4>
   44cec:	ldr	r1, [pc, #-1488]	; 44724 <fputs@plt+0x3fe10>
   44cf0:	mov	r0, fp
   44cf4:	ldr	r2, [pc, #-1492]	; 44728 <fputs@plt+0x3fe14>
   44cf8:	add	r1, pc, r1
   44cfc:	add	r2, pc, r2
   44d00:	bl	464a8 <fputs@plt+0x41b94>
   44d04:	mov	r4, r0
   44d08:	b	43a30 <fputs@plt+0x3f11c>
   44d0c:	mov	r4, r0
   44d10:	mov	r0, r8
   44d14:	bl	2cd54 <fputs@plt+0x28440>
   44d18:	b	44cd8 <fputs@plt+0x403c4>
   44d1c:	mov	r4, r0
   44d20:	b	4418c <fputs@plt+0x3f878>
   44d24:	b	44c54 <fputs@plt+0x40340>
   44d28:	ldr	r0, [sp, #76]	; 0x4c
   44d2c:	bl	393c4 <fputs@plt+0x34ab0>
   44d30:	cmp	r0, #0
   44d34:	blt	44388 <fputs@plt+0x3fa74>
   44d38:	mov	r0, r5
   44d3c:	ldr	r1, [sp, #76]	; 0x4c
   44d40:	mov	r2, #0
   44d44:	bl	29d64 <fputs@plt+0x25450>
   44d48:	b	4437c <fputs@plt+0x3fa68>
   44d4c:	mov	r4, r0
   44d50:	b	44c24 <fputs@plt+0x40310>
   44d54:	mov	r4, r0
   44d58:	b	44c34 <fputs@plt+0x40320>
   44d5c:	ldr	r3, [sp, #72]	; 0x48
   44d60:	mov	r4, r0
   44d64:	cmp	r3, #0
   44d68:	beq	448b0 <fputs@plt+0x3ff9c>
   44d6c:	mov	r0, r3
   44d70:	bl	37178 <fputs@plt+0x32864>
   44d74:	b	448b0 <fputs@plt+0x3ff9c>
   44d78:	ldr	r0, [pc, #-1620]	; 4472c <fputs@plt+0x3fe18>
   44d7c:	mov	r2, #88	; 0x58
   44d80:	ldr	r1, [pc, #-1624]	; 44730 <fputs@plt+0x3fe1c>
   44d84:	add	r8, sp, #92	; 0x5c
   44d88:	ldr	r3, [pc, #-1628]	; 44734 <fputs@plt+0x3fe20>
   44d8c:	add	r0, pc, r0
   44d90:	add	r1, pc, r1
   44d94:	add	r3, pc, r3
   44d98:	bl	5ac34 <fputs@plt+0x56320>
   44d9c:	b	44454 <fputs@plt+0x3fb40>
   44da0:	b	44454 <fputs@plt+0x3fb40>
   44da4:	b	44454 <fputs@plt+0x3fb40>
   44da8:	mov	r0, r5
   44dac:	ldr	r1, [sp, #44]	; 0x2c
   44db0:	ldr	r2, [fp, #16]
   44db4:	mov	r3, sl
   44db8:	bl	42440 <fputs@plt+0x3db2c>
   44dbc:	subs	r4, r0, #0
   44dc0:	ble	44534 <fputs@plt+0x3fc20>
   44dc4:	ldrb	r3, [r5, #25]
   44dc8:	tst	r3, #4
   44dcc:	bne	44530 <fputs@plt+0x3fc1c>
   44dd0:	b	445a4 <fputs@plt+0x3fc90>
   44dd4:	bl	4e54 <fputs@plt+0x540>
   44dd8:	ldr	r0, [pc, #-1704]	; 44738 <fputs@plt+0x3fe24>
   44ddc:	movw	r2, #494	; 0x1ee
   44de0:	ldr	r1, [pc, #-1708]	; 4473c <fputs@plt+0x3fe28>
   44de4:	ldr	r3, [pc, #-1708]	; 44740 <fputs@plt+0x3fe2c>
   44de8:	add	r0, pc, r0
   44dec:	add	r1, pc, r1
   44df0:	add	r3, pc, r3
   44df4:	bl	5ac34 <fputs@plt+0x56320>
   44df8:	ldr	r0, [pc, #-1724]	; 44744 <fputs@plt+0x3fe30>
   44dfc:	movw	r2, #493	; 0x1ed
   44e00:	ldr	r1, [pc, #-1728]	; 44748 <fputs@plt+0x3fe34>
   44e04:	ldr	r3, [pc, #-1728]	; 4474c <fputs@plt+0x3fe38>
   44e08:	add	r0, pc, r0
   44e0c:	add	r1, pc, r1
   44e10:	add	r3, pc, r3
   44e14:	bl	5ac34 <fputs@plt+0x56320>
   44e18:	ldr	r0, [pc, #-1744]	; 44750 <fputs@plt+0x3fe3c>
   44e1c:	movw	r2, #495	; 0x1ef
   44e20:	ldr	r1, [pc, #-1748]	; 44754 <fputs@plt+0x3fe40>
   44e24:	ldr	r3, [pc, #-1748]	; 44758 <fputs@plt+0x3fe44>
   44e28:	add	r0, pc, r0
   44e2c:	add	r1, pc, r1
   44e30:	add	r3, pc, r3
   44e34:	bl	5ac34 <fputs@plt+0x56320>
   44e38:	mvn	r1, #11
   44e3c:	b	440b0 <fputs@plt+0x3f79c>
   44e40:	ldr	r0, [pc, #-1772]	; 4475c <fputs@plt+0x3fe48>
   44e44:	movw	r2, #1212	; 0x4bc
   44e48:	ldr	r1, [pc, #-1776]	; 44760 <fputs@plt+0x3fe4c>
   44e4c:	ldr	r3, [pc, #-1776]	; 44764 <fputs@plt+0x3fe50>
   44e50:	add	r0, pc, r0
   44e54:	add	r1, pc, r1
   44e58:	add	r3, pc, r3
   44e5c:	bl	5ac34 <fputs@plt+0x56320>
   44e60:	ldr	r4, [sp, #76]	; 0x4c
   44e64:	b	44604 <fputs@plt+0x3fcf0>
   44e68:	b	448ac <fputs@plt+0x3ff98>
   44e6c:	b	44454 <fputs@plt+0x3fb40>
   44e70:	ldr	r3, [pc, #848]	; 451c8 <fputs@plt+0x408b4>
   44e74:	mov	r2, #0
   44e78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44e7c:	subs	r6, r0, #0
   44e80:	ldr	r0, [pc, #836]	; 451cc <fputs@plt+0x408b8>
   44e84:	add	r3, pc, r3
   44e88:	sub	sp, sp, #20
   44e8c:	mov	r7, r1
   44e90:	ldr	r8, [r3, r0]
   44e94:	strb	r2, [sp, #11]
   44e98:	ldr	r3, [r8]
   44e9c:	str	r3, [sp, #12]
   44ea0:	beq	45128 <fputs@plt+0x40814>
   44ea4:	cmp	r1, #0
   44ea8:	beq	450f0 <fputs@plt+0x407dc>
   44eac:	mov	r3, #968	; 0x3c8
   44eb0:	mov	r4, #8
   44eb4:	ldrd	sl, [r6, r3]
   44eb8:	mov	r5, #0
   44ebc:	and	r4, r4, sl
   44ec0:	and	r5, r5, fp
   44ec4:	orrs	r3, r4, r5
   44ec8:	bne	44edc <fputs@plt+0x405c8>
   44ecc:	ldr	r3, [r1, #244]	; 0xf4
   44ed0:	ldrb	r3, [r3, #1]
   44ed4:	cmp	r3, #1
   44ed8:	beq	44f08 <fputs@plt+0x405f4>
   44edc:	mov	r4, r2
   44ee0:	mov	r5, r2
   44ee4:	mov	r0, r4
   44ee8:	bl	4140 <free@plt>
   44eec:	ldr	r2, [sp, #12]
   44ef0:	ldr	r3, [r8]
   44ef4:	mov	r0, r5
   44ef8:	cmp	r2, r3
   44efc:	bne	4514c <fputs@plt+0x40838>
   44f00:	add	sp, sp, #20
   44f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44f08:	ldr	r0, [r6, #136]	; 0x88
   44f0c:	bl	58a44 <fputs@plt+0x54130>
   44f10:	cmp	r0, #0
   44f14:	beq	45038 <fputs@plt+0x40724>
   44f18:	ldrb	r3, [r6, #24]
   44f1c:	tst	r3, #4
   44f20:	beq	44f30 <fputs@plt+0x4061c>
   44f24:	ldr	r4, [r7, #28]
   44f28:	cmp	r4, #0
   44f2c:	beq	45044 <fputs@plt+0x40730>
   44f30:	ldr	r4, [r7, #16]
   44f34:	cmp	r4, #0
   44f38:	beq	451a0 <fputs@plt+0x4088c>
   44f3c:	ldr	r5, [r7, #24]
   44f40:	cmp	r5, #0
   44f44:	beq	45180 <fputs@plt+0x4086c>
   44f48:	mov	r0, r4
   44f4c:	bl	42a8 <strlen@plt>
   44f50:	cmp	r0, #65536	; 0x10000
   44f54:	bhi	45154 <fputs@plt+0x40840>
   44f58:	add	r0, r0, #1
   44f5c:	bl	4500 <malloc@plt>
   44f60:	subs	r4, r0, #0
   44f64:	beq	450c0 <fputs@plt+0x407ac>
   44f68:	add	r5, sp, #11
   44f6c:	mov	r9, #0
   44f70:	b	44f8c <fputs@plt+0x40678>
   44f74:	ldrb	r3, [r4, #1]
   44f78:	cmp	r3, #0
   44f7c:	bne	44fe0 <fputs@plt+0x406cc>
   44f80:	ldrb	r3, [r6, #25]
   44f84:	tst	r3, #4
   44f88:	beq	4504c <fputs@plt+0x40738>
   44f8c:	ldrb	r2, [r6, #25]
   44f90:	mov	r0, r6
   44f94:	mov	r1, r7
   44f98:	mov	r3, #0
   44f9c:	bfc	r2, #2, #1
   44fa0:	strb	r2, [r6, #25]
   44fa4:	ldr	r2, [r7, #16]
   44fa8:	str	r5, [sp]
   44fac:	bl	4370c <fputs@plt+0x3edf8>
   44fb0:	cmp	r0, #0
   44fb4:	bne	45030 <fputs@plt+0x4071c>
   44fb8:	mov	r0, r4
   44fbc:	ldr	r1, [r7, #16]
   44fc0:	bl	4398 <strcpy@plt>
   44fc4:	ldrb	r3, [r4]
   44fc8:	cmp	r3, #47	; 0x2f
   44fcc:	bne	44fe0 <fputs@plt+0x406cc>
   44fd0:	b	44f74 <fputs@plt+0x40660>
   44fd4:	ldrb	r3, [r4]
   44fd8:	cmp	r3, #47	; 0x2f
   44fdc:	beq	44f74 <fputs@plt+0x40660>
   44fe0:	mov	r0, r4
   44fe4:	mov	r1, #47	; 0x2f
   44fe8:	bl	4038 <strrchr@plt>
   44fec:	cmp	r0, #0
   44ff0:	beq	44f80 <fputs@plt+0x4066c>
   44ff4:	subs	r2, r0, r4
   44ff8:	rsbs	r3, r2, #0
   44ffc:	adcs	r3, r3, r2
   45000:	strb	r9, [r0, r3]
   45004:	ldrb	r3, [r6, #25]
   45008:	tst	r3, #4
   4500c:	bne	44f8c <fputs@plt+0x40678>
   45010:	str	r5, [sp]
   45014:	mov	r0, r6
   45018:	mov	r1, r7
   4501c:	mov	r2, r4
   45020:	mov	r3, #1
   45024:	bl	4370c <fputs@plt+0x3edf8>
   45028:	cmp	r0, #0
   4502c:	beq	44fd4 <fputs@plt+0x406c0>
   45030:	mov	r5, r0
   45034:	b	44ee4 <fputs@plt+0x405d0>
   45038:	mov	r4, r0
   4503c:	mov	r5, r0
   45040:	b	44ee4 <fputs@plt+0x405d0>
   45044:	mov	r5, r4
   45048:	b	44ee4 <fputs@plt+0x405d0>
   4504c:	ldrb	r5, [sp, #11]
   45050:	cmp	r5, #0
   45054:	beq	44ee4 <fputs@plt+0x405d0>
   45058:	ldr	r1, [pc, #368]	; 451d0 <fputs@plt+0x408bc>
   4505c:	mov	r0, r7
   45060:	ldr	r2, [pc, #364]	; 451d4 <fputs@plt+0x408c0>
   45064:	add	r1, pc, r1
   45068:	add	r2, pc, r2
   4506c:	bl	375fc <fputs@plt+0x32ce8>
   45070:	cmp	r0, #0
   45074:	bne	45098 <fputs@plt+0x40784>
   45078:	ldr	r1, [pc, #344]	; 451d8 <fputs@plt+0x408c4>
   4507c:	mov	r0, r7
   45080:	ldr	r2, [pc, #340]	; 451dc <fputs@plt+0x408c8>
   45084:	add	r1, pc, r1
   45088:	add	r2, pc, r2
   4508c:	bl	375fc <fputs@plt+0x32ce8>
   45090:	cmp	r0, #0
   45094:	beq	450c8 <fputs@plt+0x407b4>
   45098:	ldr	r1, [pc, #320]	; 451e0 <fputs@plt+0x408cc>
   4509c:	mov	r0, r7
   450a0:	ldr	r2, [pc, #316]	; 451e4 <fputs@plt+0x408d0>
   450a4:	add	r1, pc, r1
   450a8:	add	r2, pc, r2
   450ac:	bl	464a8 <fputs@plt+0x41b94>
   450b0:	cmp	r0, #0
   450b4:	movlt	r5, r0
   450b8:	movge	r5, #1
   450bc:	b	44ee4 <fputs@plt+0x405d0>
   450c0:	mvn	r5, #11
   450c4:	b	44ee4 <fputs@plt+0x405d0>
   450c8:	ldr	ip, [r7, #20]
   450cc:	mov	r0, r7
   450d0:	ldr	r1, [pc, #272]	; 451e8 <fputs@plt+0x408d4>
   450d4:	ldr	r2, [pc, #272]	; 451ec <fputs@plt+0x408d8>
   450d8:	ldr	r3, [r7, #24]
   450dc:	add	r1, pc, r1
   450e0:	add	r2, pc, r2
   450e4:	str	ip, [sp]
   450e8:	bl	464a8 <fputs@plt+0x41b94>
   450ec:	b	450b0 <fputs@plt+0x4079c>
   450f0:	ldr	r0, [pc, #248]	; 451f0 <fputs@plt+0x408dc>
   450f4:	movw	r2, #1331	; 0x533
   450f8:	ldr	r1, [pc, #244]	; 451f4 <fputs@plt+0x408e0>
   450fc:	ldr	r3, [pc, #244]	; 451f8 <fputs@plt+0x408e4>
   45100:	add	r0, pc, r0
   45104:	add	r1, pc, r1
   45108:	add	r3, pc, r3
   4510c:	bl	5ac34 <fputs@plt+0x56320>
   45110:	mov	r8, r0
   45114:	mov	r4, #0
   45118:	mov	r0, r4
   4511c:	bl	4140 <free@plt>
   45120:	mov	r0, r8
   45124:	bl	4818 <_Unwind_Resume@plt>
   45128:	ldr	r0, [pc, #204]	; 451fc <fputs@plt+0x408e8>
   4512c:	movw	r2, #1330	; 0x532
   45130:	ldr	r1, [pc, #200]	; 45200 <fputs@plt+0x408ec>
   45134:	ldr	r3, [pc, #200]	; 45204 <fputs@plt+0x408f0>
   45138:	add	r0, pc, r0
   4513c:	add	r1, pc, r1
   45140:	add	r3, pc, r3
   45144:	bl	5ac34 <fputs@plt+0x56320>
   45148:	b	45110 <fputs@plt+0x407fc>
   4514c:	bl	453c <__stack_chk_fail@plt>
   45150:	b	45110 <fputs@plt+0x407fc>
   45154:	ldr	r0, [pc, #172]	; 45208 <fputs@plt+0x408f4>
   45158:	movw	r2, #1350	; 0x546
   4515c:	ldr	r1, [pc, #168]	; 4520c <fputs@plt+0x408f8>
   45160:	ldr	r3, [pc, #168]	; 45210 <fputs@plt+0x408fc>
   45164:	add	r0, pc, r0
   45168:	add	r1, pc, r1
   4516c:	add	r3, pc, r3
   45170:	bl	5ac34 <fputs@plt+0x56320>
   45174:	mov	r8, r0
   45178:	b	45118 <fputs@plt+0x40804>
   4517c:	b	45110 <fputs@plt+0x407fc>
   45180:	ldr	r0, [pc, #140]	; 45214 <fputs@plt+0x40900>
   45184:	movw	r2, #1347	; 0x543
   45188:	ldr	r1, [pc, #136]	; 45218 <fputs@plt+0x40904>
   4518c:	ldr	r3, [pc, #136]	; 4521c <fputs@plt+0x40908>
   45190:	add	r0, pc, r0
   45194:	add	r1, pc, r1
   45198:	add	r3, pc, r3
   4519c:	bl	5ac34 <fputs@plt+0x56320>
   451a0:	ldr	r0, [pc, #120]	; 45220 <fputs@plt+0x4090c>
   451a4:	movw	r2, #1346	; 0x542
   451a8:	ldr	r1, [pc, #116]	; 45224 <fputs@plt+0x40910>
   451ac:	ldr	r3, [pc, #116]	; 45228 <fputs@plt+0x40914>
   451b0:	add	r0, pc, r0
   451b4:	add	r1, pc, r1
   451b8:	add	r3, pc, r3
   451bc:	bl	5ac34 <fputs@plt+0x56320>
   451c0:	b	45110 <fputs@plt+0x407fc>
   451c4:	b	45174 <fputs@plt+0x40860>
   451c8:	andeq	r6, r4, ip, lsl #26
   451cc:	andeq	r0, r0, r0, lsr r4
   451d0:	andeq	r8, r2, r0, lsl lr
   451d4:	andeq	r9, r2, ip, asr #2
   451d8:	strdeq	r8, [r2], -r0
   451dc:	andeq	r9, r2, r0, asr r1
   451e0:	andeq	r6, r2, r0, asr r1
   451e4:	andeq	r9, r2, r0, lsl r1
   451e8:	andeq	r4, r2, r0, lsr #31
   451ec:	strdeq	r9, [r2], -ip
   451f0:	strdeq	sp, [r1], -r4
   451f4:	andeq	r8, r2, r4, lsl #25
   451f8:	andeq	r8, r2, r8, ror #22
   451fc:	andeq	r7, r2, r0, lsl #2
   45200:	andeq	r8, r2, ip, asr #24
   45204:	andeq	r8, r2, r0, lsr fp
   45208:	andeq	r9, r2, r4, lsl r0
   4520c:	andeq	r8, r2, r0, lsr #24
   45210:	andeq	r8, r2, r4, lsl #22
   45214:	andeq	r9, r2, r8, lsl r0
   45218:	strdeq	r8, [r2], -r4
   4521c:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   45220:	strdeq	r8, [r2], -r0
   45224:	ldrdeq	r8, [r2], -r4
   45228:			; <UNDEFINED> instruction: 0x00028ab8
   4522c:	push	{r3, r4, r5, lr}
   45230:	subs	r5, r0, #0
   45234:	mov	r4, r1
   45238:	beq	452f0 <fputs@plt+0x409dc>
   4523c:	cmp	r1, #0
   45240:	popeq	{r3, r4, r5, pc}
   45244:	ldr	r3, [r1, #8]
   45248:	cmp	r3, #0
   4524c:	popne	{r3, r4, r5, pc}
   45250:	ldr	r3, [r1, #20]
   45254:	cmp	r3, #0
   45258:	popne	{r3, r4, r5, pc}
   4525c:	ldr	r3, [r1, #24]
   45260:	cmp	r3, #0
   45264:	popne	{r3, r4, r5, pc}
   45268:	ldr	r3, [r1, #28]
   4526c:	cmp	r3, #0
   45270:	popne	{r3, r4, r5, pc}
   45274:	ldr	r3, [r1, #32]
   45278:	cmp	r3, #0
   4527c:	popne	{r3, r4, r5, pc}
   45280:	ldr	r0, [r5, #136]	; 0x88
   45284:	ldr	r1, [r1]
   45288:	bl	58774 <fputs@plt+0x53e60>
   4528c:	cmp	r4, r0
   45290:	bne	45310 <fputs@plt+0x409fc>
   45294:	ldr	r3, [r4, #4]
   45298:	cmp	r3, #0
   4529c:	beq	452d0 <fputs@plt+0x409bc>
   452a0:	ldr	r2, [r4, #12]
   452a4:	cmp	r2, #0
   452a8:	ldrne	r1, [r4, #16]
   452ac:	strne	r1, [r2, #16]
   452b0:	ldr	r2, [r4, #16]
   452b4:	cmp	r2, #0
   452b8:	beq	45330 <fputs@plt+0x40a1c>
   452bc:	ldr	r3, [r4, #12]
   452c0:	str	r3, [r2, #12]
   452c4:	mov	r3, #0
   452c8:	str	r3, [r4, #16]
   452cc:	str	r3, [r4, #12]
   452d0:	ldr	r0, [r4]
   452d4:	bl	4140 <free@plt>
   452d8:	mov	r0, r5
   452dc:	ldr	r1, [r4, #4]
   452e0:	bl	4522c <fputs@plt+0x40918>
   452e4:	mov	r0, r4
   452e8:	pop	{r3, r4, r5, lr}
   452ec:	b	4140 <free@plt>
   452f0:	ldr	r0, [pc, #108]	; 45364 <fputs@plt+0x40a50>
   452f4:	movw	r2, #1454	; 0x5ae
   452f8:	ldr	r1, [pc, #104]	; 45368 <fputs@plt+0x40a54>
   452fc:	ldr	r3, [pc, #104]	; 4536c <fputs@plt+0x40a58>
   45300:	add	r0, pc, r0
   45304:	add	r1, pc, r1
   45308:	add	r3, pc, r3
   4530c:	bl	5ac34 <fputs@plt+0x56320>
   45310:	ldr	r0, [pc, #88]	; 45370 <fputs@plt+0x40a5c>
   45314:	movw	r2, #1466	; 0x5ba
   45318:	ldr	r1, [pc, #84]	; 45374 <fputs@plt+0x40a60>
   4531c:	ldr	r3, [pc, #84]	; 45378 <fputs@plt+0x40a64>
   45320:	add	r0, pc, r0
   45324:	add	r1, pc, r1
   45328:	add	r3, pc, r3
   4532c:	bl	5ac34 <fputs@plt+0x56320>
   45330:	ldr	r2, [r3, #8]
   45334:	cmp	r4, r2
   45338:	ldreq	r2, [r4, #12]
   4533c:	streq	r2, [r3, #8]
   45340:	beq	452c4 <fputs@plt+0x409b0>
   45344:	ldr	r0, [pc, #48]	; 4537c <fputs@plt+0x40a68>
   45348:	movw	r2, #1469	; 0x5bd
   4534c:	ldr	r1, [pc, #44]	; 45380 <fputs@plt+0x40a6c>
   45350:	ldr	r3, [pc, #44]	; 45384 <fputs@plt+0x40a70>
   45354:	add	r0, pc, r0
   45358:	add	r1, pc, r1
   4535c:	add	r3, pc, r3
   45360:	bl	5ac34 <fputs@plt+0x56320>
   45364:	andeq	r4, r2, r8, lsl #14
   45368:	andeq	r8, r2, r4, lsl #21
   4536c:	ldrdeq	r8, [r2], -r0
   45370:	andeq	r8, r2, r4, ror #29
   45374:	andeq	r8, r2, r4, ror #20
   45378:			; <UNDEFINED> instruction: 0x000289b0
   4537c:	andeq	r0, r2, r0, asr #6
   45380:	andeq	r8, r2, r0, lsr sl
   45384:	andeq	r8, r2, ip, ror r9
   45388:	ldr	r3, [pc, #696]	; 45648 <fputs@plt+0x40d34>
   4538c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45390:	add	fp, sp, #32
   45394:	ldr	r1, [pc, #688]	; 4564c <fputs@plt+0x40d38>
   45398:	sub	sp, sp, #12
   4539c:	add	r3, pc, r3
   453a0:	mov	r4, r0
   453a4:	ldr	r7, [r3, r1]
   453a8:	ldrb	r2, [r0]
   453ac:	ldr	r3, [r7]
   453b0:	cmp	r2, #0
   453b4:	str	r3, [fp, #-40]	; 0xffffffd8
   453b8:	beq	4563c <fputs@plt+0x40d28>
   453bc:	sub	r6, fp, #44	; 0x2c
   453c0:	mov	r5, #1
   453c4:	mov	r8, #0
   453c8:	mov	r0, r4
   453cc:	mov	r1, r6
   453d0:	bl	40dd8 <fputs@plt+0x3c4c4>
   453d4:	cmp	r0, #0
   453d8:	blt	45568 <fputs@plt+0x40c54>
   453dc:	ldrb	r3, [r4]
   453e0:	sub	r3, r3, #40	; 0x28
   453e4:	cmp	r3, #83	; 0x53
   453e8:	addls	pc, pc, r3, lsl #2
   453ec:	b	4561c <fputs@plt+0x40d08>
   453f0:	b	45604 <fputs@plt+0x40cf0>
   453f4:	b	4561c <fputs@plt+0x40d08>
   453f8:	b	4561c <fputs@plt+0x40d08>
   453fc:	b	4561c <fputs@plt+0x40d08>
   45400:	b	4561c <fputs@plt+0x40d08>
   45404:	b	4561c <fputs@plt+0x40d08>
   45408:	b	4561c <fputs@plt+0x40d08>
   4540c:	b	4561c <fputs@plt+0x40d08>
   45410:	b	4561c <fputs@plt+0x40d08>
   45414:	b	4561c <fputs@plt+0x40d08>
   45418:	b	4561c <fputs@plt+0x40d08>
   4541c:	b	4561c <fputs@plt+0x40d08>
   45420:	b	4561c <fputs@plt+0x40d08>
   45424:	b	4561c <fputs@plt+0x40d08>
   45428:	b	4561c <fputs@plt+0x40d08>
   4542c:	b	4561c <fputs@plt+0x40d08>
   45430:	b	4561c <fputs@plt+0x40d08>
   45434:	b	4561c <fputs@plt+0x40d08>
   45438:	b	4561c <fputs@plt+0x40d08>
   4543c:	b	4561c <fputs@plt+0x40d08>
   45440:	b	4561c <fputs@plt+0x40d08>
   45444:	b	4561c <fputs@plt+0x40d08>
   45448:	b	4561c <fputs@plt+0x40d08>
   4544c:	b	4561c <fputs@plt+0x40d08>
   45450:	b	4561c <fputs@plt+0x40d08>
   45454:	b	4561c <fputs@plt+0x40d08>
   45458:	b	4561c <fputs@plt+0x40d08>
   4545c:	b	4561c <fputs@plt+0x40d08>
   45460:	b	4561c <fputs@plt+0x40d08>
   45464:	b	4561c <fputs@plt+0x40d08>
   45468:	b	4561c <fputs@plt+0x40d08>
   4546c:	b	4561c <fputs@plt+0x40d08>
   45470:	b	4561c <fputs@plt+0x40d08>
   45474:	b	4561c <fputs@plt+0x40d08>
   45478:	b	4561c <fputs@plt+0x40d08>
   4547c:	b	4561c <fputs@plt+0x40d08>
   45480:	b	4561c <fputs@plt+0x40d08>
   45484:	b	4561c <fputs@plt+0x40d08>
   45488:	b	4561c <fputs@plt+0x40d08>
   4548c:	b	4561c <fputs@plt+0x40d08>
   45490:	b	4561c <fputs@plt+0x40d08>
   45494:	b	4561c <fputs@plt+0x40d08>
   45498:	b	4561c <fputs@plt+0x40d08>
   4549c:	b	4561c <fputs@plt+0x40d08>
   454a0:	b	4561c <fputs@plt+0x40d08>
   454a4:	b	4561c <fputs@plt+0x40d08>
   454a8:	b	4561c <fputs@plt+0x40d08>
   454ac:	b	4561c <fputs@plt+0x40d08>
   454b0:	b	4561c <fputs@plt+0x40d08>
   454b4:	b	4561c <fputs@plt+0x40d08>
   454b8:	b	4561c <fputs@plt+0x40d08>
   454bc:	b	4561c <fputs@plt+0x40d08>
   454c0:	b	4561c <fputs@plt+0x40d08>
   454c4:	b	4561c <fputs@plt+0x40d08>
   454c8:	b	4561c <fputs@plt+0x40d08>
   454cc:	b	4561c <fputs@plt+0x40d08>
   454d0:	b	4561c <fputs@plt+0x40d08>
   454d4:	b	45598 <fputs@plt+0x40c84>
   454d8:	b	45590 <fputs@plt+0x40c7c>
   454dc:	b	4561c <fputs@plt+0x40d08>
   454e0:	b	45588 <fputs@plt+0x40c74>
   454e4:	b	4561c <fputs@plt+0x40d08>
   454e8:	b	4561c <fputs@plt+0x40d08>
   454ec:	b	45590 <fputs@plt+0x40c7c>
   454f0:	b	45580 <fputs@plt+0x40c6c>
   454f4:	b	45580 <fputs@plt+0x40c6c>
   454f8:	b	4561c <fputs@plt+0x40d08>
   454fc:	b	4561c <fputs@plt+0x40d08>
   45500:	b	4561c <fputs@plt+0x40d08>
   45504:	b	4561c <fputs@plt+0x40d08>
   45508:	b	45540 <fputs@plt+0x40c2c>
   4550c:	b	45590 <fputs@plt+0x40c7c>
   45510:	b	4561c <fputs@plt+0x40d08>
   45514:	b	45540 <fputs@plt+0x40c2c>
   45518:	b	4561c <fputs@plt+0x40d08>
   4551c:	b	45590 <fputs@plt+0x40c7c>
   45520:	b	45588 <fputs@plt+0x40c74>
   45524:	b	45580 <fputs@plt+0x40c6c>
   45528:	b	45588 <fputs@plt+0x40c74>
   4552c:	b	4561c <fputs@plt+0x40d08>
   45530:	b	45588 <fputs@plt+0x40c74>
   45534:	b	45590 <fputs@plt+0x40c7c>
   45538:	b	4561c <fputs@plt+0x40d08>
   4553c:	b	45604 <fputs@plt+0x40cf0>
   45540:	mov	r0, #2
   45544:	ldr	r3, [fp, #-44]	; 0xffffffd4
   45548:	cmp	r5, r0
   4554c:	movcc	r5, r0
   45550:	ldrb	r3, [r4, r3]!
   45554:	cmp	r3, #0
   45558:	beq	45564 <fputs@plt+0x40c50>
   4555c:	cmp	r5, #8
   45560:	bne	453c8 <fputs@plt+0x40ab4>
   45564:	mov	r0, r5
   45568:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4556c:	ldr	r3, [r7]
   45570:	cmp	r2, r3
   45574:	bne	45644 <fputs@plt+0x40d30>
   45578:	sub	sp, fp, #32
   4557c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45580:	mov	r0, #4
   45584:	b	45544 <fputs@plt+0x40c30>
   45588:	mov	r0, #8
   4558c:	b	45544 <fputs@plt+0x40c30>
   45590:	mov	r0, #1
   45594:	b	45544 <fputs@plt+0x40c30>
   45598:	ldr	r9, [fp, #-44]	; 0xffffffd4
   4559c:	add	r1, r4, #1
   455a0:	mov	sl, sp
   455a4:	add	r3, r9, #7
   455a8:	sub	r9, r9, #1
   455ac:	bic	r3, r3, #7
   455b0:	mov	r2, r9
   455b4:	sub	sp, sp, r3
   455b8:	mov	r0, sp
   455bc:	bl	42f0 <memcpy@plt>
   455c0:	strb	r8, [sp, r9]
   455c4:	mov	r0, sp
   455c8:	bl	45388 <fputs@plt+0x40a74>
   455cc:	mov	sp, sl
   455d0:	cmp	r0, #0
   455d4:	blt	45568 <fputs@plt+0x40c54>
   455d8:	sub	r3, r0, #1
   455dc:	cmp	r3, #7
   455e0:	bls	45544 <fputs@plt+0x40c30>
   455e4:	ldr	r0, [pc, #100]	; 45650 <fputs@plt+0x40d3c>
   455e8:	mov	r2, #183	; 0xb7
   455ec:	ldr	r1, [pc, #96]	; 45654 <fputs@plt+0x40d40>
   455f0:	ldr	r3, [pc, #96]	; 45658 <fputs@plt+0x40d44>
   455f4:	add	r0, pc, r0
   455f8:	add	r1, pc, r1
   455fc:	add	r3, pc, r3
   45600:	bl	5ac34 <fputs@plt+0x56320>
   45604:	ldr	r9, [fp, #-44]	; 0xffffffd4
   45608:	mov	sl, sp
   4560c:	add	r1, r4, #1
   45610:	add	r3, r9, #6
   45614:	sub	r9, r9, #2
   45618:	b	455ac <fputs@plt+0x40c98>
   4561c:	ldr	r0, [pc, #56]	; 4565c <fputs@plt+0x40d48>
   45620:	mov	r2, #177	; 0xb1
   45624:	ldr	r1, [pc, #52]	; 45660 <fputs@plt+0x40d4c>
   45628:	ldr	r3, [pc, #52]	; 45664 <fputs@plt+0x40d50>
   4562c:	add	r0, pc, r0
   45630:	add	r1, pc, r1
   45634:	add	r3, pc, r3
   45638:	bl	5aef4 <fputs@plt+0x565e0>
   4563c:	mov	r0, #1
   45640:	b	45568 <fputs@plt+0x40c54>
   45644:	bl	453c <__stack_chk_fail@plt>
   45648:	strdeq	r6, [r4], -r4
   4564c:	andeq	r0, r0, r0, lsr r4
   45650:	andeq	r8, r2, r8, ror lr
   45654:	andeq	r8, r2, ip, asr #28
   45658:	andeq	r8, r2, r0, asr #27
   4565c:	andeq	r8, r2, r0, lsl #28
   45660:	andeq	r8, r2, r4, lsl lr
   45664:	andeq	r8, r2, r8, lsl #27
   45668:	ldr	r3, [pc, #748]	; 4595c <fputs@plt+0x41048>
   4566c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45670:	add	fp, sp, #32
   45674:	ldr	r2, [pc, #740]	; 45960 <fputs@plt+0x4104c>
   45678:	sub	sp, sp, #20
   4567c:	add	r3, pc, r3
   45680:	mov	r9, r0
   45684:	ldr	r2, [r3, r2]
   45688:	ldrb	r6, [r0]
   4568c:	ldr	r3, [r2]
   45690:	cmp	r6, #0
   45694:	str	r2, [fp, #-48]	; 0xffffffd0
   45698:	str	r3, [fp, #-40]	; 0xffffffd8
   4569c:	beq	458c8 <fputs@plt+0x40fb4>
   456a0:	mov	r6, #0
   456a4:	sub	r8, fp, #44	; 0x2c
   456a8:	mov	r7, r6
   456ac:	mov	r4, r0
   456b0:	mov	r0, r4
   456b4:	mov	r1, r8
   456b8:	bl	40dd8 <fputs@plt+0x3c4c4>
   456bc:	cmp	r0, #0
   456c0:	blt	458e4 <fputs@plt+0x40fd0>
   456c4:	ldr	r5, [fp, #-44]	; 0xffffffd4
   456c8:	mov	sl, sp
   456cc:	mov	r1, r4
   456d0:	add	r0, r5, #8
   456d4:	bic	r0, r0, #7
   456d8:	mov	r2, r5
   456dc:	sub	sp, sp, r0
   456e0:	mov	r0, sp
   456e4:	bl	42f0 <memcpy@plt>
   456e8:	strb	r7, [sp, r5]
   456ec:	mov	r0, sp
   456f0:	bl	45388 <fputs@plt+0x40a74>
   456f4:	cmp	r0, #0
   456f8:	blt	45948 <fputs@plt+0x41034>
   456fc:	ldrb	r2, [r4]
   45700:	sub	r6, r6, #1
   45704:	add	r6, r6, r0
   45708:	rsb	r0, r0, #0
   4570c:	sub	r2, r2, #40	; 0x28
   45710:	and	r6, r0, r6
   45714:	mov	sp, sl
   45718:	cmp	r2, #83	; 0x53
   4571c:	addls	pc, pc, r2, lsl #2
   45720:	b	45928 <fputs@plt+0x41014>
   45724:	b	45874 <fputs@plt+0x40f60>
   45728:	b	45928 <fputs@plt+0x41014>
   4572c:	b	45928 <fputs@plt+0x41014>
   45730:	b	45928 <fputs@plt+0x41014>
   45734:	b	45928 <fputs@plt+0x41014>
   45738:	b	45928 <fputs@plt+0x41014>
   4573c:	b	45928 <fputs@plt+0x41014>
   45740:	b	45928 <fputs@plt+0x41014>
   45744:	b	45928 <fputs@plt+0x41014>
   45748:	b	45928 <fputs@plt+0x41014>
   4574c:	b	45928 <fputs@plt+0x41014>
   45750:	b	45928 <fputs@plt+0x41014>
   45754:	b	45928 <fputs@plt+0x41014>
   45758:	b	45928 <fputs@plt+0x41014>
   4575c:	b	45928 <fputs@plt+0x41014>
   45760:	b	45928 <fputs@plt+0x41014>
   45764:	b	45928 <fputs@plt+0x41014>
   45768:	b	45928 <fputs@plt+0x41014>
   4576c:	b	45928 <fputs@plt+0x41014>
   45770:	b	45928 <fputs@plt+0x41014>
   45774:	b	45928 <fputs@plt+0x41014>
   45778:	b	45928 <fputs@plt+0x41014>
   4577c:	b	45928 <fputs@plt+0x41014>
   45780:	b	45928 <fputs@plt+0x41014>
   45784:	b	45928 <fputs@plt+0x41014>
   45788:	b	45928 <fputs@plt+0x41014>
   4578c:	b	45928 <fputs@plt+0x41014>
   45790:	b	45928 <fputs@plt+0x41014>
   45794:	b	45928 <fputs@plt+0x41014>
   45798:	b	45928 <fputs@plt+0x41014>
   4579c:	b	45928 <fputs@plt+0x41014>
   457a0:	b	45928 <fputs@plt+0x41014>
   457a4:	b	45928 <fputs@plt+0x41014>
   457a8:	b	45928 <fputs@plt+0x41014>
   457ac:	b	45928 <fputs@plt+0x41014>
   457b0:	b	45928 <fputs@plt+0x41014>
   457b4:	b	45928 <fputs@plt+0x41014>
   457b8:	b	45928 <fputs@plt+0x41014>
   457bc:	b	45928 <fputs@plt+0x41014>
   457c0:	b	45928 <fputs@plt+0x41014>
   457c4:	b	45928 <fputs@plt+0x41014>
   457c8:	b	45928 <fputs@plt+0x41014>
   457cc:	b	45928 <fputs@plt+0x41014>
   457d0:	b	45928 <fputs@plt+0x41014>
   457d4:	b	45928 <fputs@plt+0x41014>
   457d8:	b	45928 <fputs@plt+0x41014>
   457dc:	b	45928 <fputs@plt+0x41014>
   457e0:	b	45928 <fputs@plt+0x41014>
   457e4:	b	45928 <fputs@plt+0x41014>
   457e8:	b	45928 <fputs@plt+0x41014>
   457ec:	b	45928 <fputs@plt+0x41014>
   457f0:	b	45928 <fputs@plt+0x41014>
   457f4:	b	45928 <fputs@plt+0x41014>
   457f8:	b	45928 <fputs@plt+0x41014>
   457fc:	b	45928 <fputs@plt+0x41014>
   45800:	b	45928 <fputs@plt+0x41014>
   45804:	b	45928 <fputs@plt+0x41014>
   45808:	b	45900 <fputs@plt+0x40fec>
   4580c:	b	45920 <fputs@plt+0x4100c>
   45810:	b	45928 <fputs@plt+0x41014>
   45814:	b	45918 <fputs@plt+0x41004>
   45818:	b	45928 <fputs@plt+0x41014>
   4581c:	b	45928 <fputs@plt+0x41014>
   45820:	b	45900 <fputs@plt+0x40fec>
   45824:	b	45910 <fputs@plt+0x40ffc>
   45828:	b	45910 <fputs@plt+0x40ffc>
   4582c:	b	45928 <fputs@plt+0x41014>
   45830:	b	45928 <fputs@plt+0x41014>
   45834:	b	45928 <fputs@plt+0x41014>
   45838:	b	45928 <fputs@plt+0x41014>
   4583c:	b	45908 <fputs@plt+0x40ff4>
   45840:	b	45900 <fputs@plt+0x40fec>
   45844:	b	45928 <fputs@plt+0x41014>
   45848:	b	45908 <fputs@plt+0x40ff4>
   4584c:	b	45928 <fputs@plt+0x41014>
   45850:	b	45900 <fputs@plt+0x40fec>
   45854:	b	45918 <fputs@plt+0x41004>
   45858:	b	45910 <fputs@plt+0x40ffc>
   4585c:	b	45900 <fputs@plt+0x40fec>
   45860:	b	45928 <fputs@plt+0x41014>
   45864:	b	45918 <fputs@plt+0x41004>
   45868:	b	45920 <fputs@plt+0x4100c>
   4586c:	b	45928 <fputs@plt+0x41014>
   45870:	b	45874 <fputs@plt+0x40f60>
   45874:	ldr	r3, [fp, #-44]	; 0xffffffd4
   45878:	mov	r5, sp
   4587c:	add	r1, r4, #1
   45880:	add	r2, r3, #6
   45884:	sub	sl, r3, #2
   45888:	bic	r2, r2, #7
   4588c:	sub	sp, sp, r2
   45890:	mov	r2, sl
   45894:	mov	r0, sp
   45898:	bl	42f0 <memcpy@plt>
   4589c:	strb	r7, [sp, sl]
   458a0:	mov	r0, sp
   458a4:	bl	45668 <fputs@plt+0x40d54>
   458a8:	cmp	r0, #0
   458ac:	blt	45950 <fputs@plt+0x4103c>
   458b0:	add	r6, r6, r0
   458b4:	mov	sp, r5
   458b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   458bc:	ldrb	r3, [r4, r3]!
   458c0:	cmp	r3, #0
   458c4:	bne	456b0 <fputs@plt+0x40d9c>
   458c8:	mov	r0, r9
   458cc:	bl	45388 <fputs@plt+0x40a74>
   458d0:	cmp	r0, #0
   458d4:	addge	r6, r6, r0
   458d8:	rsbge	r0, r0, #0
   458dc:	subge	r6, r6, #1
   458e0:	andge	r0, r6, r0
   458e4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   458e8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   458ec:	ldr	r3, [r1]
   458f0:	cmp	r2, r3
   458f4:	bne	45958 <fputs@plt+0x41044>
   458f8:	sub	sp, fp, #32
   458fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45900:	mvn	r0, #21
   45904:	b	458e4 <fputs@plt+0x40fd0>
   45908:	add	r6, r6, #2
   4590c:	b	458b8 <fputs@plt+0x40fa4>
   45910:	add	r6, r6, #4
   45914:	b	458b8 <fputs@plt+0x40fa4>
   45918:	add	r6, r6, #8
   4591c:	b	458b8 <fputs@plt+0x40fa4>
   45920:	add	r6, r6, #1
   45924:	b	458b8 <fputs@plt+0x40fa4>
   45928:	ldr	r0, [pc, #52]	; 45964 <fputs@plt+0x41050>
   4592c:	mov	r2, #100	; 0x64
   45930:	ldr	r1, [pc, #48]	; 45968 <fputs@plt+0x41054>
   45934:	ldr	r3, [pc, #48]	; 4596c <fputs@plt+0x41058>
   45938:	add	r0, pc, r0
   4593c:	add	r1, pc, r1
   45940:	add	r3, pc, r3
   45944:	bl	5aef4 <fputs@plt+0x565e0>
   45948:	mov	sp, sl
   4594c:	b	458e4 <fputs@plt+0x40fd0>
   45950:	mov	sp, r5
   45954:	b	458e4 <fputs@plt+0x40fd0>
   45958:	bl	453c <__stack_chk_fail@plt>
   4595c:	andeq	r6, r4, r4, lsl r5
   45960:	andeq	r0, r0, r0, lsr r4
   45964:	strdeq	r8, [r2], -r4
   45968:	andeq	r8, r2, r8, lsl #22
   4596c:	andeq	r8, r2, r8, ror fp
   45970:	ldr	r3, [pc, #624]	; 45be8 <fputs@plt+0x412d4>
   45974:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   45978:	add	fp, sp, #28
   4597c:	ldr	r2, [pc, #616]	; 45bec <fputs@plt+0x412d8>
   45980:	sub	sp, sp, #8
   45984:	add	r3, pc, r3
   45988:	subs	r4, r0, #0
   4598c:	ldr	r6, [r3, r2]
   45990:	ldr	r3, [r6]
   45994:	str	r3, [fp, #-32]	; 0xffffffe0
   45998:	beq	45bc4 <fputs@plt+0x412b0>
   4599c:	ldrb	r3, [r4]
   459a0:	cmp	r3, #0
   459a4:	subne	r5, fp, #36	; 0x24
   459a8:	movne	r7, #0
   459ac:	beq	45b78 <fputs@plt+0x41264>
   459b0:	mov	r0, r4
   459b4:	mov	r1, r5
   459b8:	bl	40dd8 <fputs@plt+0x3c4c4>
   459bc:	cmp	r0, #0
   459c0:	blt	45b84 <fputs@plt+0x41270>
   459c4:	ldrb	r3, [r4]
   459c8:	sub	r3, r3, #40	; 0x28
   459cc:	cmp	r3, #83	; 0x53
   459d0:	addls	pc, pc, r3, lsl #2
   459d4:	b	45b9c <fputs@plt+0x41288>
   459d8:	b	45b28 <fputs@plt+0x41214>
   459dc:	b	45b9c <fputs@plt+0x41288>
   459e0:	b	45b9c <fputs@plt+0x41288>
   459e4:	b	45b9c <fputs@plt+0x41288>
   459e8:	b	45b9c <fputs@plt+0x41288>
   459ec:	b	45b9c <fputs@plt+0x41288>
   459f0:	b	45b9c <fputs@plt+0x41288>
   459f4:	b	45b9c <fputs@plt+0x41288>
   459f8:	b	45b9c <fputs@plt+0x41288>
   459fc:	b	45b9c <fputs@plt+0x41288>
   45a00:	b	45b9c <fputs@plt+0x41288>
   45a04:	b	45b9c <fputs@plt+0x41288>
   45a08:	b	45b9c <fputs@plt+0x41288>
   45a0c:	b	45b9c <fputs@plt+0x41288>
   45a10:	b	45b9c <fputs@plt+0x41288>
   45a14:	b	45b9c <fputs@plt+0x41288>
   45a18:	b	45b9c <fputs@plt+0x41288>
   45a1c:	b	45b9c <fputs@plt+0x41288>
   45a20:	b	45b9c <fputs@plt+0x41288>
   45a24:	b	45b9c <fputs@plt+0x41288>
   45a28:	b	45b9c <fputs@plt+0x41288>
   45a2c:	b	45b9c <fputs@plt+0x41288>
   45a30:	b	45b9c <fputs@plt+0x41288>
   45a34:	b	45b9c <fputs@plt+0x41288>
   45a38:	b	45b9c <fputs@plt+0x41288>
   45a3c:	b	45b9c <fputs@plt+0x41288>
   45a40:	b	45b9c <fputs@plt+0x41288>
   45a44:	b	45b9c <fputs@plt+0x41288>
   45a48:	b	45b9c <fputs@plt+0x41288>
   45a4c:	b	45b9c <fputs@plt+0x41288>
   45a50:	b	45b9c <fputs@plt+0x41288>
   45a54:	b	45b9c <fputs@plt+0x41288>
   45a58:	b	45b9c <fputs@plt+0x41288>
   45a5c:	b	45b9c <fputs@plt+0x41288>
   45a60:	b	45b9c <fputs@plt+0x41288>
   45a64:	b	45b9c <fputs@plt+0x41288>
   45a68:	b	45b9c <fputs@plt+0x41288>
   45a6c:	b	45b9c <fputs@plt+0x41288>
   45a70:	b	45b9c <fputs@plt+0x41288>
   45a74:	b	45b9c <fputs@plt+0x41288>
   45a78:	b	45b9c <fputs@plt+0x41288>
   45a7c:	b	45b9c <fputs@plt+0x41288>
   45a80:	b	45b9c <fputs@plt+0x41288>
   45a84:	b	45b9c <fputs@plt+0x41288>
   45a88:	b	45b9c <fputs@plt+0x41288>
   45a8c:	b	45b9c <fputs@plt+0x41288>
   45a90:	b	45b9c <fputs@plt+0x41288>
   45a94:	b	45b9c <fputs@plt+0x41288>
   45a98:	b	45b9c <fputs@plt+0x41288>
   45a9c:	b	45b9c <fputs@plt+0x41288>
   45aa0:	b	45b9c <fputs@plt+0x41288>
   45aa4:	b	45b9c <fputs@plt+0x41288>
   45aa8:	b	45b9c <fputs@plt+0x41288>
   45aac:	b	45b9c <fputs@plt+0x41288>
   45ab0:	b	45b9c <fputs@plt+0x41288>
   45ab4:	b	45b9c <fputs@plt+0x41288>
   45ab8:	b	45b9c <fputs@plt+0x41288>
   45abc:	b	45b80 <fputs@plt+0x4126c>
   45ac0:	b	45b68 <fputs@plt+0x41254>
   45ac4:	b	45b9c <fputs@plt+0x41288>
   45ac8:	b	45b68 <fputs@plt+0x41254>
   45acc:	b	45b9c <fputs@plt+0x41288>
   45ad0:	b	45b9c <fputs@plt+0x41288>
   45ad4:	b	45b80 <fputs@plt+0x4126c>
   45ad8:	b	45b68 <fputs@plt+0x41254>
   45adc:	b	45b68 <fputs@plt+0x41254>
   45ae0:	b	45b9c <fputs@plt+0x41288>
   45ae4:	b	45b9c <fputs@plt+0x41288>
   45ae8:	b	45b9c <fputs@plt+0x41288>
   45aec:	b	45b9c <fputs@plt+0x41288>
   45af0:	b	45b68 <fputs@plt+0x41254>
   45af4:	b	45b80 <fputs@plt+0x4126c>
   45af8:	b	45b9c <fputs@plt+0x41288>
   45afc:	b	45b68 <fputs@plt+0x41254>
   45b00:	b	45b9c <fputs@plt+0x41288>
   45b04:	b	45b80 <fputs@plt+0x4126c>
   45b08:	b	45b68 <fputs@plt+0x41254>
   45b0c:	b	45b68 <fputs@plt+0x41254>
   45b10:	b	45b80 <fputs@plt+0x4126c>
   45b14:	b	45b9c <fputs@plt+0x41288>
   45b18:	b	45b68 <fputs@plt+0x41254>
   45b1c:	b	45b68 <fputs@plt+0x41254>
   45b20:	b	45b9c <fputs@plt+0x41288>
   45b24:	b	45b28 <fputs@plt+0x41214>
   45b28:	ldr	r8, [fp, #-36]	; 0xffffffdc
   45b2c:	mov	r9, sp
   45b30:	add	r1, r4, #1
   45b34:	add	r3, r8, #6
   45b38:	sub	r8, r8, #2
   45b3c:	bic	r3, r3, #7
   45b40:	sub	sp, sp, r3
   45b44:	mov	r2, r8
   45b48:	mov	r0, sp
   45b4c:	bl	42f0 <memcpy@plt>
   45b50:	strb	r7, [sp, r8]
   45b54:	mov	r0, sp
   45b58:	bl	45970 <fputs@plt+0x4105c>
   45b5c:	cmp	r0, #0
   45b60:	ble	45bbc <fputs@plt+0x412a8>
   45b64:	mov	sp, r9
   45b68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   45b6c:	ldrb	r3, [r4, r3]!
   45b70:	cmp	r3, #0
   45b74:	bne	459b0 <fputs@plt+0x4109c>
   45b78:	mov	r0, #1
   45b7c:	b	45b84 <fputs@plt+0x41270>
   45b80:	mov	r0, #0
   45b84:	ldr	r2, [fp, #-32]	; 0xffffffe0
   45b88:	ldr	r3, [r6]
   45b8c:	cmp	r2, r3
   45b90:	bne	45be4 <fputs@plt+0x412d0>
   45b94:	sub	sp, fp, #28
   45b98:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   45b9c:	ldr	r0, [pc, #76]	; 45bf0 <fputs@plt+0x412dc>
   45ba0:	mov	r2, #242	; 0xf2
   45ba4:	ldr	r1, [pc, #72]	; 45bf4 <fputs@plt+0x412e0>
   45ba8:	ldr	r3, [pc, #72]	; 45bf8 <fputs@plt+0x412e4>
   45bac:	add	r0, pc, r0
   45bb0:	add	r1, pc, r1
   45bb4:	add	r3, pc, r3
   45bb8:	bl	5aef4 <fputs@plt+0x565e0>
   45bbc:	mov	sp, r9
   45bc0:	b	45b84 <fputs@plt+0x41270>
   45bc4:	ldr	r0, [pc, #48]	; 45bfc <fputs@plt+0x412e8>
   45bc8:	mov	r2, #197	; 0xc5
   45bcc:	ldr	r1, [pc, #44]	; 45c00 <fputs@plt+0x412ec>
   45bd0:	ldr	r3, [pc, #44]	; 45c04 <fputs@plt+0x412f0>
   45bd4:	add	r0, pc, r0
   45bd8:	add	r1, pc, r1
   45bdc:	add	r3, pc, r3
   45be0:	bl	5ac34 <fputs@plt+0x56320>
   45be4:	bl	453c <__stack_chk_fail@plt>
   45be8:	andeq	r6, r4, ip, lsl #4
   45bec:	andeq	r0, r0, r0, lsr r4
   45bf0:	andeq	r8, r2, r0, lsl #17
   45bf4:	muleq	r2, r4, r8
   45bf8:	andeq	r8, r2, r0, asr #16
   45bfc:	andeq	r6, r2, r0, asr #30
   45c00:	andeq	r8, r2, ip, ror #16
   45c04:	andeq	r8, r2, r8, lsl r8
   45c08:	add	r0, r0, r1
   45c0c:	cmp	r0, #255	; 0xff
   45c10:	bls	45c28 <fputs@plt+0x41314>
   45c14:	add	r0, r0, r1
   45c18:	cmp	r0, #65536	; 0x10000
   45c1c:	movcs	r0, #4
   45c20:	movcc	r0, #2
   45c24:	bx	lr
   45c28:	mov	r0, #1
   45c2c:	bx	lr
   45c30:	ldr	r3, [pc, #196]	; 45cfc <fputs@plt+0x413e8>
   45c34:	cmp	r0, #0
   45c38:	ldr	r2, [pc, #192]	; 45d00 <fputs@plt+0x413ec>
   45c3c:	add	r3, pc, r3
   45c40:	push	{r4, r5, lr}
   45c44:	sub	sp, sp, #20
   45c48:	ldr	r5, [r3, r2]
   45c4c:	mov	r4, r1
   45c50:	ldr	r3, [r5]
   45c54:	str	r3, [sp, #12]
   45c58:	beq	45cbc <fputs@plt+0x413a8>
   45c5c:	cmp	r1, #1
   45c60:	beq	45cb0 <fputs@plt+0x4139c>
   45c64:	mov	r1, r0
   45c68:	mov	r2, r4
   45c6c:	mov	r0, sp
   45c70:	mov	r3, #8
   45c74:	bl	41dc <__memcpy_chk@plt>
   45c78:	cmp	r4, #2
   45c7c:	ldrheq	r0, [sp]
   45c80:	beq	45c98 <fputs@plt+0x41384>
   45c84:	cmp	r4, #4
   45c88:	beq	45c94 <fputs@plt+0x41380>
   45c8c:	cmp	r4, #8
   45c90:	bne	45cdc <fputs@plt+0x413c8>
   45c94:	ldr	r0, [sp]
   45c98:	ldr	r2, [sp, #12]
   45c9c:	ldr	r3, [r5]
   45ca0:	cmp	r2, r3
   45ca4:	bne	45cb8 <fputs@plt+0x413a4>
   45ca8:	add	sp, sp, #20
   45cac:	pop	{r4, r5, pc}
   45cb0:	ldrb	r0, [r0]
   45cb4:	b	45c98 <fputs@plt+0x41384>
   45cb8:	bl	453c <__stack_chk_fail@plt>
   45cbc:	ldr	r0, [pc, #64]	; 45d04 <fputs@plt+0x413f0>
   45cc0:	movw	r2, #269	; 0x10d
   45cc4:	ldr	r1, [pc, #60]	; 45d08 <fputs@plt+0x413f4>
   45cc8:	ldr	r3, [pc, #60]	; 45d0c <fputs@plt+0x413f8>
   45ccc:	add	r0, pc, r0
   45cd0:	add	r1, pc, r1
   45cd4:	add	r3, pc, r3
   45cd8:	bl	5ac34 <fputs@plt+0x56320>
   45cdc:	ldr	r0, [pc, #44]	; 45d10 <fputs@plt+0x413fc>
   45ce0:	movw	r2, #283	; 0x11b
   45ce4:	ldr	r1, [pc, #40]	; 45d14 <fputs@plt+0x41400>
   45ce8:	ldr	r3, [pc, #40]	; 45d18 <fputs@plt+0x41404>
   45cec:	add	r0, pc, r0
   45cf0:	add	r1, pc, r1
   45cf4:	add	r3, pc, r3
   45cf8:	bl	5aef4 <fputs@plt+0x565e0>
   45cfc:	andeq	r5, r4, r4, asr pc
   45d00:	andeq	r0, r0, r0, lsr r4
   45d04:	ldrdeq	r0, [r3], -r4
   45d08:	andeq	r8, r2, r4, ror r7
   45d0c:	andeq	r8, r2, r4, lsl #14
   45d10:	muleq	r2, r0, r7
   45d14:	andeq	r8, r2, r4, asr r7
   45d18:	andeq	r8, r2, r4, ror #13
   45d1c:	ldr	r3, [pc, #244]	; 45e18 <fputs@plt+0x41504>
   45d20:	cmp	r0, #0
   45d24:	ldr	ip, [pc, #240]	; 45e1c <fputs@plt+0x41508>
   45d28:	add	r3, pc, r3
   45d2c:	push	{r4, r5, r6, lr}
   45d30:	sub	sp, sp, #16
   45d34:	ldr	r6, [r3, ip]
   45d38:	ldr	r3, [r6]
   45d3c:	str	r3, [sp, #12]
   45d40:	beq	45d7c <fputs@plt+0x41468>
   45d44:	cmp	r1, #8
   45d48:	bne	45da0 <fputs@plt+0x4148c>
   45d4c:	mov	r3, #0
   45d50:	str	r2, [sp]
   45d54:	str	r3, [sp, #4]
   45d58:	mov	r2, r1
   45d5c:	mov	r1, sp
   45d60:	bl	42f0 <memcpy@plt>
   45d64:	ldr	r2, [sp, #12]
   45d68:	ldr	r3, [r6]
   45d6c:	cmp	r2, r3
   45d70:	bne	45d9c <fputs@plt+0x41488>
   45d74:	add	sp, sp, #16
   45d78:	pop	{r4, r5, r6, pc}
   45d7c:	ldr	r0, [pc, #156]	; 45e20 <fputs@plt+0x4150c>
   45d80:	movw	r2, #293	; 0x125
   45d84:	ldr	r1, [pc, #152]	; 45e24 <fputs@plt+0x41510>
   45d88:	ldr	r3, [pc, #152]	; 45e28 <fputs@plt+0x41514>
   45d8c:	add	r0, pc, r0
   45d90:	add	r1, pc, r1
   45d94:	add	r3, pc, r3
   45d98:	bl	5ac34 <fputs@plt+0x56320>
   45d9c:	bl	453c <__stack_chk_fail@plt>
   45da0:	lsl	r3, r1, #3
   45da4:	mov	r5, #0
   45da8:	lsr	r4, r2, r3
   45dac:	orrs	r3, r4, r5
   45db0:	bne	45df8 <fputs@plt+0x414e4>
   45db4:	cmp	r1, #1
   45db8:	strbeq	r2, [r0]
   45dbc:	beq	45d64 <fputs@plt+0x41450>
   45dc0:	cmp	r1, #2
   45dc4:	strheq	r2, [sp]
   45dc8:	beq	45d58 <fputs@plt+0x41444>
   45dcc:	cmp	r1, #4
   45dd0:	streq	r2, [sp]
   45dd4:	beq	45d58 <fputs@plt+0x41444>
   45dd8:	ldr	r0, [pc, #76]	; 45e2c <fputs@plt+0x41518>
   45ddc:	movw	r2, #306	; 0x132
   45de0:	ldr	r1, [pc, #72]	; 45e30 <fputs@plt+0x4151c>
   45de4:	ldr	r3, [pc, #72]	; 45e34 <fputs@plt+0x41520>
   45de8:	add	r0, pc, r0
   45dec:	add	r1, pc, r1
   45df0:	add	r3, pc, r3
   45df4:	bl	5aef4 <fputs@plt+0x565e0>
   45df8:	ldr	r0, [pc, #56]	; 45e38 <fputs@plt+0x41524>
   45dfc:	movw	r2, #294	; 0x126
   45e00:	ldr	r1, [pc, #52]	; 45e3c <fputs@plt+0x41528>
   45e04:	ldr	r3, [pc, #52]	; 45e40 <fputs@plt+0x4152c>
   45e08:	add	r0, pc, r0
   45e0c:	add	r1, pc, r1
   45e10:	add	r3, pc, r3
   45e14:	bl	5ac34 <fputs@plt+0x56320>
   45e18:	andeq	r5, r4, r8, ror #28
   45e1c:	andeq	r0, r0, r0, lsr r4
   45e20:	andeq	r0, r3, r4, lsl r8
   45e24:			; <UNDEFINED> instruction: 0x000286b4
   45e28:	andeq	r8, r2, ip, ror r6
   45e2c:	muleq	r2, r4, r6
   45e30:	andeq	r8, r2, r8, asr r6
   45e34:	andeq	r8, r2, r0, lsr #12
   45e38:	andeq	r8, r2, r8, lsl #13
   45e3c:	andeq	r8, r2, r8, lsr r6
   45e40:	andeq	r8, r2, r0, lsl #12
   45e44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e48:	mov	r9, r3
   45e4c:	ldr	lr, [pc, #392]	; 45fdc <fputs@plt+0x416c8>
   45e50:	sub	sp, sp, #36	; 0x24
   45e54:	ldr	ip, [pc, #388]	; 45fe0 <fputs@plt+0x416cc>
   45e58:	subs	r4, r0, #0
   45e5c:	add	lr, pc, lr
   45e60:	mov	r6, r2
   45e64:	mov	r8, r1
   45e68:	mov	r2, #0
   45e6c:	ldr	ip, [lr, ip]
   45e70:	mov	r3, lr
   45e74:	ldr	r7, [sp, #72]	; 0x48
   45e78:	ldr	sl, [sp, #76]	; 0x4c
   45e7c:	ldr	r3, [ip]
   45e80:	str	ip, [sp, #12]
   45e84:	str	r2, [sp, #20]
   45e88:	ldr	fp, [sp, #80]	; 0x50
   45e8c:	ldr	r5, [sp, #84]	; 0x54
   45e90:	str	r3, [sp, #28]
   45e94:	beq	45f94 <fputs@plt+0x41680>
   45e98:	bl	277e0 <fputs@plt+0x22ecc>
   45e9c:	cmp	r0, #0
   45ea0:	bne	45f6c <fputs@plt+0x41658>
   45ea4:	ldr	r3, [r4, #4]
   45ea8:	sub	r3, r3, #1
   45eac:	cmp	r3, #3
   45eb0:	bhi	45f60 <fputs@plt+0x4164c>
   45eb4:	str	r9, [sp]
   45eb8:	mov	r2, r8
   45ebc:	str	r7, [sp, #4]
   45ec0:	mov	r3, r6
   45ec4:	mov	r0, r4
   45ec8:	add	r1, sp, #20
   45ecc:	bl	36c84 <fputs@plt+0x32370>
   45ed0:	cmp	r0, #0
   45ed4:	blt	45f08 <fputs@plt+0x415f4>
   45ed8:	cmp	r5, #0
   45edc:	beq	45eec <fputs@plt+0x415d8>
   45ee0:	ldrb	r3, [r5]
   45ee4:	cmp	r3, #0
   45ee8:	bne	45f3c <fputs@plt+0x41628>
   45eec:	ldr	r1, [sp, #20]
   45ef0:	mov	r0, r4
   45ef4:	str	sl, [sp]
   45ef8:	mov	r2, #0
   45efc:	mov	r3, #0
   45f00:	str	fp, [sp, #4]
   45f04:	bl	2a1b8 <fputs@plt+0x258a4>
   45f08:	mov	r4, r0
   45f0c:	ldr	r0, [sp, #20]
   45f10:	cmp	r0, #0
   45f14:	beq	45f1c <fputs@plt+0x41608>
   45f18:	bl	37178 <fputs@plt+0x32864>
   45f1c:	ldr	r1, [sp, #12]
   45f20:	mov	r0, r4
   45f24:	ldr	r2, [sp, #28]
   45f28:	ldr	r3, [r1]
   45f2c:	cmp	r2, r3
   45f30:	bne	45f68 <fputs@plt+0x41654>
   45f34:	add	sp, sp, #36	; 0x24
   45f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45f3c:	add	r3, sp, #88	; 0x58
   45f40:	mov	r1, r5
   45f44:	ldr	r0, [sp, #20]
   45f48:	mov	r2, r3
   45f4c:	str	r3, [sp, #24]
   45f50:	bl	39700 <fputs@plt+0x34dec>
   45f54:	cmp	r0, #0
   45f58:	bge	45eec <fputs@plt+0x415d8>
   45f5c:	b	45f08 <fputs@plt+0x415f4>
   45f60:	mvn	r4, #106	; 0x6a
   45f64:	b	45f0c <fputs@plt+0x415f8>
   45f68:	bl	453c <__stack_chk_fail@plt>
   45f6c:	ldr	r0, [pc, #112]	; 45fe4 <fputs@plt+0x416d0>
   45f70:	mov	r2, #75	; 0x4b
   45f74:	ldr	r1, [pc, #108]	; 45fe8 <fputs@plt+0x416d4>
   45f78:	ldr	r3, [pc, #108]	; 45fec <fputs@plt+0x416d8>
   45f7c:	add	r0, pc, r0
   45f80:	add	r1, pc, r1
   45f84:	add	r3, pc, r3
   45f88:	bl	5af4c <fputs@plt+0x56638>
   45f8c:	mvn	r4, #9
   45f90:	b	45f0c <fputs@plt+0x415f8>
   45f94:	ldr	r0, [pc, #84]	; 45ff0 <fputs@plt+0x416dc>
   45f98:	mov	r2, #74	; 0x4a
   45f9c:	ldr	r1, [pc, #80]	; 45ff4 <fputs@plt+0x416e0>
   45fa0:	ldr	r3, [pc, #80]	; 45ff8 <fputs@plt+0x416e4>
   45fa4:	add	r0, pc, r0
   45fa8:	add	r1, pc, r1
   45fac:	add	r3, pc, r3
   45fb0:	bl	5af4c <fputs@plt+0x56638>
   45fb4:	mvn	r4, #21
   45fb8:	b	45f0c <fputs@plt+0x415f8>
   45fbc:	ldr	r3, [sp, #20]
   45fc0:	mov	r4, r0
   45fc4:	cmp	r3, #0
   45fc8:	beq	45fd4 <fputs@plt+0x416c0>
   45fcc:	mov	r0, r3
   45fd0:	bl	37178 <fputs@plt+0x32864>
   45fd4:	mov	r0, r4
   45fd8:	bl	4818 <_Unwind_Resume@plt>
   45fdc:	andeq	r5, r4, r4, lsr sp
   45fe0:	andeq	r0, r0, r0, lsr r4
   45fe4:	andeq	r3, r2, r4, asr #26
   45fe8:	andeq	r8, r2, r4, lsr #11
   45fec:	andeq	r8, r2, r0, ror r6
   45ff0:	muleq	r2, r4, r2
   45ff4:	andeq	r8, r2, ip, ror r5
   45ff8:	andeq	r8, r2, r8, asr #12
   45ffc:	push	{r1, r2, r3}
   46000:	mov	r2, #0
   46004:	ldr	r3, [pc, #512]	; 4620c <fputs@plt+0x418f8>
   46008:	push	{r4, r5, r6, lr}
   4600c:	subs	r4, r0, #0
   46010:	ldr	r0, [pc, #504]	; 46210 <fputs@plt+0x418fc>
   46014:	add	r3, pc, r3
   46018:	sub	sp, sp, #20
   4601c:	ldr	r5, [r3, r0]
   46020:	ldr	r6, [sp, #36]	; 0x24
   46024:	str	r2, [sp, #4]
   46028:	ldr	r3, [r5]
   4602c:	str	r3, [sp, #12]
   46030:	beq	4612c <fputs@plt+0x41818>
   46034:	ldrb	r3, [r4, #240]	; 0xf0
   46038:	tst	r3, #1
   4603c:	beq	461a0 <fputs@plt+0x4188c>
   46040:	ldr	r3, [r4, #244]	; 0xf4
   46044:	ldrb	r3, [r3, #1]
   46048:	cmp	r3, #1
   4604c:	bne	46154 <fputs@plt+0x41840>
   46050:	ldr	r0, [r4, #4]
   46054:	cmp	r0, #0
   46058:	beq	461c8 <fputs@plt+0x418b4>
   4605c:	bl	277e0 <fputs@plt+0x22ecc>
   46060:	cmp	r0, #0
   46064:	bne	46178 <fputs@plt+0x41864>
   46068:	ldr	r3, [r4, #4]
   4606c:	ldr	r3, [r3, #4]
   46070:	sub	r3, r3, #1
   46074:	cmp	r3, #3
   46078:	bhi	46120 <fputs@plt+0x4180c>
   4607c:	ldr	r3, [r4, #244]	; 0xf4
   46080:	ldrb	r3, [r3, #2]
   46084:	tst	r3, #1
   46088:	beq	460c4 <fputs@plt+0x417b0>
   4608c:	mov	r4, r0
   46090:	ldr	r0, [sp, #4]
   46094:	cmp	r0, #0
   46098:	beq	460a0 <fputs@plt+0x4178c>
   4609c:	bl	37178 <fputs@plt+0x32864>
   460a0:	ldr	r2, [sp, #12]
   460a4:	mov	r0, r4
   460a8:	ldr	r3, [r5]
   460ac:	cmp	r2, r3
   460b0:	bne	46128 <fputs@plt+0x41814>
   460b4:	add	sp, sp, #20
   460b8:	pop	{r4, r5, r6, lr}
   460bc:	add	sp, sp, #12
   460c0:	bx	lr
   460c4:	mov	r0, r4
   460c8:	add	r1, sp, #4
   460cc:	bl	36f70 <fputs@plt+0x3265c>
   460d0:	cmp	r0, #0
   460d4:	blt	4608c <fputs@plt+0x41778>
   460d8:	cmp	r6, #0
   460dc:	beq	4610c <fputs@plt+0x417f8>
   460e0:	ldrb	r3, [r6]
   460e4:	cmp	r3, #0
   460e8:	beq	4610c <fputs@plt+0x417f8>
   460ec:	add	r3, sp, #40	; 0x28
   460f0:	mov	r1, r6
   460f4:	ldr	r0, [sp, #4]
   460f8:	mov	r2, r3
   460fc:	str	r3, [sp, #8]
   46100:	bl	39700 <fputs@plt+0x34dec>
   46104:	cmp	r0, #0
   46108:	blt	4608c <fputs@plt+0x41778>
   4610c:	ldr	r0, [r4, #4]
   46110:	mov	r2, #0
   46114:	ldr	r1, [sp, #4]
   46118:	bl	29d64 <fputs@plt+0x25450>
   4611c:	b	4608c <fputs@plt+0x41778>
   46120:	mvn	r4, #106	; 0x6a
   46124:	b	46090 <fputs@plt+0x4177c>
   46128:	bl	453c <__stack_chk_fail@plt>
   4612c:	ldr	r0, [pc, #224]	; 46214 <fputs@plt+0x41900>
   46130:	mov	r2, #104	; 0x68
   46134:	ldr	r1, [pc, #220]	; 46218 <fputs@plt+0x41904>
   46138:	ldr	r3, [pc, #220]	; 4621c <fputs@plt+0x41908>
   4613c:	add	r0, pc, r0
   46140:	add	r1, pc, r1
   46144:	add	r3, pc, r3
   46148:	bl	5af4c <fputs@plt+0x56638>
   4614c:	mvn	r4, #21
   46150:	b	46090 <fputs@plt+0x4177c>
   46154:	ldr	r0, [pc, #196]	; 46220 <fputs@plt+0x4190c>
   46158:	mov	r2, #106	; 0x6a
   4615c:	ldr	r1, [pc, #192]	; 46224 <fputs@plt+0x41910>
   46160:	ldr	r3, [pc, #192]	; 46228 <fputs@plt+0x41914>
   46164:	add	r0, pc, r0
   46168:	add	r1, pc, r1
   4616c:	add	r3, pc, r3
   46170:	bl	5af4c <fputs@plt+0x56638>
   46174:	b	4614c <fputs@plt+0x41838>
   46178:	ldr	r0, [pc, #172]	; 4622c <fputs@plt+0x41918>
   4617c:	mov	r2, #108	; 0x6c
   46180:	ldr	r1, [pc, #168]	; 46230 <fputs@plt+0x4191c>
   46184:	ldr	r3, [pc, #168]	; 46234 <fputs@plt+0x41920>
   46188:	add	r0, pc, r0
   4618c:	add	r1, pc, r1
   46190:	add	r3, pc, r3
   46194:	bl	5af4c <fputs@plt+0x56638>
   46198:	mvn	r4, #9
   4619c:	b	46090 <fputs@plt+0x4177c>
   461a0:	ldr	r0, [pc, #144]	; 46238 <fputs@plt+0x41924>
   461a4:	mov	r2, #105	; 0x69
   461a8:	ldr	r1, [pc, #140]	; 4623c <fputs@plt+0x41928>
   461ac:	ldr	r3, [pc, #140]	; 46240 <fputs@plt+0x4192c>
   461b0:	add	r0, pc, r0
   461b4:	add	r1, pc, r1
   461b8:	add	r3, pc, r3
   461bc:	bl	5af4c <fputs@plt+0x56638>
   461c0:	mvn	r4, #0
   461c4:	b	46090 <fputs@plt+0x4177c>
   461c8:	ldr	r0, [pc, #116]	; 46244 <fputs@plt+0x41930>
   461cc:	mov	r2, #107	; 0x6b
   461d0:	ldr	r1, [pc, #112]	; 46248 <fputs@plt+0x41934>
   461d4:	ldr	r3, [pc, #112]	; 4624c <fputs@plt+0x41938>
   461d8:	add	r0, pc, r0
   461dc:	add	r1, pc, r1
   461e0:	add	r3, pc, r3
   461e4:	bl	5af4c <fputs@plt+0x56638>
   461e8:	b	4614c <fputs@plt+0x41838>
   461ec:	ldr	r3, [sp, #4]
   461f0:	mov	r4, r0
   461f4:	cmp	r3, #0
   461f8:	beq	46204 <fputs@plt+0x418f0>
   461fc:	mov	r0, r3
   46200:	bl	37178 <fputs@plt+0x32864>
   46204:	mov	r0, r4
   46208:	bl	4818 <_Unwind_Resume@plt>
   4620c:	andeq	r5, r4, ip, ror fp
   46210:	andeq	r0, r0, r0, lsr r4
   46214:	andeq	r6, r2, r8, asr #20
   46218:	andeq	r8, r2, r4, ror #7
   4621c:	andeq	r8, r2, r0, ror #9
   46220:	andeq	r6, r2, r8, lsr sl
   46224:			; <UNDEFINED> instruction: 0x000283bc
   46228:			; <UNDEFINED> instruction: 0x000284b8
   4622c:	ldrdeq	r8, [r2], -r0
   46230:	muleq	r2, r8, r3
   46234:	muleq	r2, r4, r4
   46238:	ldrdeq	r6, [r2], -ip
   4623c:	andeq	r8, r2, r0, ror r3
   46240:	andeq	r8, r2, ip, ror #8
   46244:	andeq	r8, r2, r4, ror r3
   46248:	andeq	r8, r2, r8, asr #6
   4624c:	andeq	r8, r2, r4, asr #8
   46250:	ldr	r3, [pc, #512]	; 46458 <fputs@plt+0x41b44>
   46254:	ldr	r2, [pc, #512]	; 4645c <fputs@plt+0x41b48>
   46258:	add	r3, pc, r3
   4625c:	push	{r4, r5, r6, lr}
   46260:	subs	r4, r0, #0
   46264:	ldr	r5, [r3, r2]
   46268:	sub	sp, sp, #8
   4626c:	mov	r6, r1
   46270:	mov	r1, #0
   46274:	str	r1, [sp]
   46278:	ldr	r3, [r5]
   4627c:	str	r3, [sp, #4]
   46280:	beq	463a0 <fputs@plt+0x41a8c>
   46284:	ldrb	r3, [r4, #240]	; 0xf0
   46288:	tst	r3, #1
   4628c:	beq	463c4 <fputs@plt+0x41ab0>
   46290:	ldr	r3, [r4, #244]	; 0xf4
   46294:	ldrb	r3, [r3, #1]
   46298:	cmp	r3, #1
   4629c:	bne	46354 <fputs@plt+0x41a40>
   462a0:	mov	r0, r6
   462a4:	bl	2cfbc <fputs@plt+0x286a8>
   462a8:	cmp	r0, #0
   462ac:	beq	4637c <fputs@plt+0x41a68>
   462b0:	ldr	r0, [r4, #4]
   462b4:	cmp	r0, #0
   462b8:	beq	46414 <fputs@plt+0x41b00>
   462bc:	bl	277e0 <fputs@plt+0x22ecc>
   462c0:	cmp	r0, #0
   462c4:	bne	463ec <fputs@plt+0x41ad8>
   462c8:	ldr	r3, [r4, #4]
   462cc:	ldr	r3, [r3, #4]
   462d0:	sub	r3, r3, #1
   462d4:	cmp	r3, #3
   462d8:	bhi	46348 <fputs@plt+0x41a34>
   462dc:	ldr	r3, [r4, #244]	; 0xf4
   462e0:	ldrb	r3, [r3, #2]
   462e4:	tst	r3, #1
   462e8:	beq	4631c <fputs@plt+0x41a08>
   462ec:	mov	r4, r0
   462f0:	ldr	r0, [sp]
   462f4:	cmp	r0, #0
   462f8:	beq	46300 <fputs@plt+0x419ec>
   462fc:	bl	37178 <fputs@plt+0x32864>
   46300:	ldr	r2, [sp, #4]
   46304:	mov	r0, r4
   46308:	ldr	r3, [r5]
   4630c:	cmp	r2, r3
   46310:	bne	46350 <fputs@plt+0x41a3c>
   46314:	add	sp, sp, #8
   46318:	pop	{r4, r5, r6, pc}
   4631c:	mov	r2, r6
   46320:	mov	r0, r4
   46324:	mov	r1, sp
   46328:	bl	3820c <fputs@plt+0x338f8>
   4632c:	cmp	r0, #0
   46330:	blt	462ec <fputs@plt+0x419d8>
   46334:	ldr	r0, [r4, #4]
   46338:	mov	r2, #0
   4633c:	ldr	r1, [sp]
   46340:	bl	29d64 <fputs@plt+0x25450>
   46344:	b	462ec <fputs@plt+0x419d8>
   46348:	mvn	r4, #106	; 0x6a
   4634c:	b	462f0 <fputs@plt+0x419dc>
   46350:	bl	453c <__stack_chk_fail@plt>
   46354:	ldr	r0, [pc, #260]	; 46460 <fputs@plt+0x41b4c>
   46358:	mov	r2, #142	; 0x8e
   4635c:	ldr	r1, [pc, #256]	; 46464 <fputs@plt+0x41b50>
   46360:	ldr	r3, [pc, #256]	; 46468 <fputs@plt+0x41b54>
   46364:	add	r0, pc, r0
   46368:	add	r1, pc, r1
   4636c:	add	r3, pc, r3
   46370:	bl	5af4c <fputs@plt+0x56638>
   46374:	mvn	r4, #21
   46378:	b	462f0 <fputs@plt+0x419dc>
   4637c:	ldr	r0, [pc, #232]	; 4646c <fputs@plt+0x41b58>
   46380:	mov	r2, #143	; 0x8f
   46384:	ldr	r1, [pc, #228]	; 46470 <fputs@plt+0x41b5c>
   46388:	ldr	r3, [pc, #228]	; 46474 <fputs@plt+0x41b60>
   4638c:	add	r0, pc, r0
   46390:	add	r1, pc, r1
   46394:	add	r3, pc, r3
   46398:	bl	5af4c <fputs@plt+0x56638>
   4639c:	b	46374 <fputs@plt+0x41a60>
   463a0:	ldr	r0, [pc, #208]	; 46478 <fputs@plt+0x41b64>
   463a4:	mov	r2, #140	; 0x8c
   463a8:	ldr	r1, [pc, #204]	; 4647c <fputs@plt+0x41b68>
   463ac:	ldr	r3, [pc, #204]	; 46480 <fputs@plt+0x41b6c>
   463b0:	add	r0, pc, r0
   463b4:	add	r1, pc, r1
   463b8:	add	r3, pc, r3
   463bc:	bl	5af4c <fputs@plt+0x56638>
   463c0:	b	46374 <fputs@plt+0x41a60>
   463c4:	ldr	r0, [pc, #184]	; 46484 <fputs@plt+0x41b70>
   463c8:	mov	r2, #141	; 0x8d
   463cc:	ldr	r1, [pc, #180]	; 46488 <fputs@plt+0x41b74>
   463d0:	ldr	r3, [pc, #180]	; 4648c <fputs@plt+0x41b78>
   463d4:	add	r0, pc, r0
   463d8:	add	r1, pc, r1
   463dc:	add	r3, pc, r3
   463e0:	bl	5af4c <fputs@plt+0x56638>
   463e4:	mvn	r4, #0
   463e8:	b	462f0 <fputs@plt+0x419dc>
   463ec:	ldr	r0, [pc, #156]	; 46490 <fputs@plt+0x41b7c>
   463f0:	mov	r2, #145	; 0x91
   463f4:	ldr	r1, [pc, #152]	; 46494 <fputs@plt+0x41b80>
   463f8:	ldr	r3, [pc, #152]	; 46498 <fputs@plt+0x41b84>
   463fc:	add	r0, pc, r0
   46400:	add	r1, pc, r1
   46404:	add	r3, pc, r3
   46408:	bl	5af4c <fputs@plt+0x56638>
   4640c:	mvn	r4, #9
   46410:	b	462f0 <fputs@plt+0x419dc>
   46414:	ldr	r0, [pc, #128]	; 4649c <fputs@plt+0x41b88>
   46418:	mov	r2, #144	; 0x90
   4641c:	ldr	r1, [pc, #124]	; 464a0 <fputs@plt+0x41b8c>
   46420:	ldr	r3, [pc, #124]	; 464a4 <fputs@plt+0x41b90>
   46424:	add	r0, pc, r0
   46428:	add	r1, pc, r1
   4642c:	add	r3, pc, r3
   46430:	bl	5af4c <fputs@plt+0x56638>
   46434:	b	46374 <fputs@plt+0x41a60>
   46438:	ldr	r3, [sp]
   4643c:	mov	r4, r0
   46440:	cmp	r3, #0
   46444:	beq	46450 <fputs@plt+0x41b3c>
   46448:	mov	r0, r3
   4644c:	bl	37178 <fputs@plt+0x32864>
   46450:	mov	r0, r4
   46454:	bl	4818 <_Unwind_Resume@plt>
   46458:	andeq	r5, r4, r8, lsr r9
   4645c:	andeq	r0, r0, r0, lsr r4
   46460:	andeq	r6, r2, r8, lsr r8
   46464:			; <UNDEFINED> instruction: 0x000281bc
   46468:	andeq	r8, r2, r4, ror #2
   4646c:	andeq	r6, r2, r0, lsl #20
   46470:	muleq	r2, r4, r1
   46474:	andeq	r8, r2, ip, lsr r1
   46478:	ldrdeq	r6, [r2], -r4
   4647c:	andeq	r8, r2, r0, ror r1
   46480:	andeq	r8, r2, r8, lsl r1
   46484:			; <UNDEFINED> instruction: 0x000267b8
   46488:	andeq	r8, r2, ip, asr #2
   4648c:	strdeq	r8, [r2], -r4
   46490:	andeq	r8, r2, ip, asr r1
   46494:	andeq	r8, r2, r4, lsr #2
   46498:	andeq	r8, r2, ip, asr #1
   4649c:	andeq	r8, r2, r8, lsr #2
   464a0:	strdeq	r8, [r2], -ip
   464a4:	andeq	r8, r2, r4, lsr #1
   464a8:	push	{r2, r3}
   464ac:	ldr	r3, [pc, #512]	; 466b4 <fputs@plt+0x41da0>
   464b0:	ldr	r2, [pc, #512]	; 466b8 <fputs@plt+0x41da4>
   464b4:	add	r3, pc, r3
   464b8:	push	{r4, r5, r6, r7, r8, lr}
   464bc:	subs	r4, r0, #0
   464c0:	mov	r0, r3
   464c4:	sub	sp, sp, #24
   464c8:	ldr	r6, [r0, r2]
   464cc:	mov	r3, #0
   464d0:	mov	r7, r1
   464d4:	ldr	r8, [sp, #48]	; 0x30
   464d8:	str	r3, [sp, #8]
   464dc:	ldr	r2, [r6]
   464e0:	str	r3, [sp, #12]
   464e4:	str	r3, [sp, #16]
   464e8:	str	r2, [sp, #20]
   464ec:	beq	465f0 <fputs@plt+0x41cdc>
   464f0:	ldrb	r3, [r4, #240]	; 0xf0
   464f4:	tst	r3, #1
   464f8:	beq	46620 <fputs@plt+0x41d0c>
   464fc:	ldr	r3, [r4, #244]	; 0xf4
   46500:	ldrb	r3, [r3, #1]
   46504:	cmp	r3, #1
   46508:	bne	46678 <fputs@plt+0x41d64>
   4650c:	ldr	r0, [r4, #4]
   46510:	cmp	r0, #0
   46514:	beq	46650 <fputs@plt+0x41d3c>
   46518:	add	r5, sp, #8
   4651c:	bl	277e0 <fputs@plt+0x22ecc>
   46520:	cmp	r0, #0
   46524:	bne	465c0 <fputs@plt+0x41cac>
   46528:	ldr	r3, [r4, #4]
   4652c:	ldr	r3, [r3, #4]
   46530:	sub	r3, r3, #1
   46534:	cmp	r3, #3
   46538:	bhi	465b0 <fputs@plt+0x41c9c>
   4653c:	ldr	r3, [r4, #244]	; 0xf4
   46540:	ldrb	r3, [r3, #2]
   46544:	tst	r3, #1
   46548:	addne	r5, sp, #8
   4654c:	beq	46580 <fputs@plt+0x41c6c>
   46550:	mov	r4, r0
   46554:	mov	r0, r5
   46558:	bl	2cd54 <fputs@plt+0x28440>
   4655c:	ldr	r2, [sp, #20]
   46560:	ldr	r3, [r6]
   46564:	mov	r0, r4
   46568:	cmp	r2, r3
   4656c:	bne	465bc <fputs@plt+0x41ca8>
   46570:	add	sp, sp, #24
   46574:	pop	{r4, r5, r6, r7, r8, lr}
   46578:	add	sp, sp, #8
   4657c:	bx	lr
   46580:	add	ip, sp, #52	; 0x34
   46584:	add	r5, sp, #8
   46588:	mov	r1, r7
   4658c:	mov	r2, r8
   46590:	mov	r3, ip
   46594:	mov	r0, r5
   46598:	str	ip, [sp, #4]
   4659c:	bl	2ce68 <fputs@plt+0x28554>
   465a0:	mov	r0, r4
   465a4:	mov	r1, r5
   465a8:	bl	46250 <fputs@plt+0x4193c>
   465ac:	b	46550 <fputs@plt+0x41c3c>
   465b0:	mvn	r4, #106	; 0x6a
   465b4:	add	r5, sp, #8
   465b8:	b	46554 <fputs@plt+0x41c40>
   465bc:	bl	453c <__stack_chk_fail@plt>
   465c0:	ldr	r0, [pc, #244]	; 466bc <fputs@plt+0x41da8>
   465c4:	mov	r2, #173	; 0xad
   465c8:	ldr	r1, [pc, #240]	; 466c0 <fputs@plt+0x41dac>
   465cc:	add	r5, sp, #8
   465d0:	ldr	r3, [pc, #236]	; 466c4 <fputs@plt+0x41db0>
   465d4:	add	r0, pc, r0
   465d8:	add	r1, pc, r1
   465dc:	add	r3, pc, r3
   465e0:	bl	5af4c <fputs@plt+0x56638>
   465e4:	mvn	r4, #9
   465e8:	add	r5, sp, #8
   465ec:	b	46554 <fputs@plt+0x41c40>
   465f0:	ldr	r0, [pc, #208]	; 466c8 <fputs@plt+0x41db4>
   465f4:	mov	r2, #169	; 0xa9
   465f8:	ldr	r1, [pc, #204]	; 466cc <fputs@plt+0x41db8>
   465fc:	add	r5, sp, #8
   46600:	ldr	r3, [pc, #200]	; 466d0 <fputs@plt+0x41dbc>
   46604:	add	r0, pc, r0
   46608:	add	r1, pc, r1
   4660c:	add	r3, pc, r3
   46610:	bl	5af4c <fputs@plt+0x56638>
   46614:	mvn	r4, #21
   46618:	add	r5, sp, #8
   4661c:	b	46554 <fputs@plt+0x41c40>
   46620:	ldr	r0, [pc, #172]	; 466d4 <fputs@plt+0x41dc0>
   46624:	mov	r2, #170	; 0xaa
   46628:	ldr	r1, [pc, #168]	; 466d8 <fputs@plt+0x41dc4>
   4662c:	add	r5, sp, #8
   46630:	ldr	r3, [pc, #164]	; 466dc <fputs@plt+0x41dc8>
   46634:	add	r0, pc, r0
   46638:	add	r1, pc, r1
   4663c:	add	r3, pc, r3
   46640:	bl	5af4c <fputs@plt+0x56638>
   46644:	mvn	r4, #0
   46648:	add	r5, sp, #8
   4664c:	b	46554 <fputs@plt+0x41c40>
   46650:	ldr	r0, [pc, #136]	; 466e0 <fputs@plt+0x41dcc>
   46654:	mov	r2, #172	; 0xac
   46658:	ldr	r1, [pc, #132]	; 466e4 <fputs@plt+0x41dd0>
   4665c:	add	r5, sp, #8
   46660:	ldr	r3, [pc, #128]	; 466e8 <fputs@plt+0x41dd4>
   46664:	add	r0, pc, r0
   46668:	add	r1, pc, r1
   4666c:	add	r3, pc, r3
   46670:	bl	5af4c <fputs@plt+0x56638>
   46674:	b	46614 <fputs@plt+0x41d00>
   46678:	ldr	r0, [pc, #108]	; 466ec <fputs@plt+0x41dd8>
   4667c:	mov	r2, #171	; 0xab
   46680:	ldr	r1, [pc, #104]	; 466f0 <fputs@plt+0x41ddc>
   46684:	add	r5, sp, #8
   46688:	ldr	r3, [pc, #100]	; 466f4 <fputs@plt+0x41de0>
   4668c:	add	r0, pc, r0
   46690:	add	r1, pc, r1
   46694:	add	r3, pc, r3
   46698:	bl	5af4c <fputs@plt+0x56638>
   4669c:	b	46614 <fputs@plt+0x41d00>
   466a0:	mov	r4, r0
   466a4:	mov	r0, r5
   466a8:	bl	2cd54 <fputs@plt+0x28440>
   466ac:	mov	r0, r4
   466b0:	bl	4818 <_Unwind_Resume@plt>
   466b4:	ldrdeq	r5, [r4], -ip
   466b8:	andeq	r0, r0, r0, lsr r4
   466bc:	andeq	r7, r2, r4, lsl #31
   466c0:	andeq	r7, r2, ip, asr #30
   466c4:	andeq	r7, r2, r0, lsl pc
   466c8:	andeq	r6, r2, r0, lsl #11
   466cc:	andeq	r7, r2, ip, lsl pc
   466d0:	andeq	r7, r2, r0, ror #29
   466d4:	andeq	r6, r2, r8, asr r5
   466d8:	andeq	r7, r2, ip, ror #29
   466dc:			; <UNDEFINED> instruction: 0x00027eb0
   466e0:	andeq	r7, r2, r8, ror #29
   466e4:			; <UNDEFINED> instruction: 0x00027ebc
   466e8:	andeq	r7, r2, r0, lsl #29
   466ec:	andeq	r6, r2, r0, lsl r5
   466f0:	muleq	r2, r4, lr
   466f4:	andeq	r7, r2, r8, asr lr
   466f8:	ldr	ip, [pc, #472]	; 468d8 <fputs@plt+0x41fc4>
   466fc:	mov	r3, #0
   46700:	push	{r4, r5, r6, r7, r8, lr}
   46704:	subs	r4, r0, #0
   46708:	ldr	r0, [pc, #460]	; 468dc <fputs@plt+0x41fc8>
   4670c:	add	ip, pc, ip
   46710:	mov	r7, r2
   46714:	sub	sp, sp, #16
   46718:	mov	r8, r1
   4671c:	ldr	r6, [ip, r0]
   46720:	str	r3, [sp]
   46724:	str	r3, [sp, #4]
   46728:	ldr	r2, [r6]
   4672c:	str	r3, [sp, #8]
   46730:	str	r2, [sp, #12]
   46734:	beq	46804 <fputs@plt+0x41ef0>
   46738:	ldrb	r3, [r4, #240]	; 0xf0
   4673c:	tst	r3, #1
   46740:	beq	46878 <fputs@plt+0x41f64>
   46744:	ldr	r3, [r4, #244]	; 0xf4
   46748:	ldrb	r3, [r3, #1]
   4674c:	cmp	r3, #1
   46750:	bne	4682c <fputs@plt+0x41f18>
   46754:	ldr	r0, [r4, #4]
   46758:	cmp	r0, #0
   4675c:	beq	468a0 <fputs@plt+0x41f8c>
   46760:	bl	277e0 <fputs@plt+0x22ecc>
   46764:	cmp	r0, #0
   46768:	bne	46850 <fputs@plt+0x41f3c>
   4676c:	ldr	r3, [r4, #4]
   46770:	ldr	r3, [r3, #4]
   46774:	sub	r3, r3, #1
   46778:	cmp	r3, #3
   4677c:	bhi	467f8 <fputs@plt+0x41ee4>
   46780:	ldr	r3, [r4, #244]	; 0xf4
   46784:	ldrb	r3, [r3, #2]
   46788:	tst	r3, #1
   4678c:	beq	467b8 <fputs@plt+0x41ea4>
   46790:	mov	r4, r0
   46794:	mov	r0, sp
   46798:	bl	2cd54 <fputs@plt+0x28440>
   4679c:	ldr	r2, [sp, #12]
   467a0:	ldr	r3, [r6]
   467a4:	mov	r0, r4
   467a8:	cmp	r2, r3
   467ac:	bne	46800 <fputs@plt+0x41eec>
   467b0:	add	sp, sp, #16
   467b4:	pop	{r4, r5, r6, r7, r8, pc}
   467b8:	mov	r0, r7
   467bc:	bl	2cfbc <fputs@plt+0x286a8>
   467c0:	cmp	r0, #0
   467c4:	beq	467dc <fputs@plt+0x41ec8>
   467c8:	mov	r0, r4
   467cc:	mov	r1, r7
   467d0:	bl	46250 <fputs@plt+0x4193c>
   467d4:	mov	r4, r0
   467d8:	b	46794 <fputs@plt+0x41e80>
   467dc:	mov	r1, r8
   467e0:	mov	r0, sp
   467e4:	bl	2d110 <fputs@plt+0x287fc>
   467e8:	mov	r0, r4
   467ec:	mov	r1, sp
   467f0:	bl	46250 <fputs@plt+0x4193c>
   467f4:	b	46790 <fputs@plt+0x41e7c>
   467f8:	mvn	r4, #106	; 0x6a
   467fc:	b	46794 <fputs@plt+0x41e80>
   46800:	bl	453c <__stack_chk_fail@plt>
   46804:	ldr	r0, [pc, #212]	; 468e0 <fputs@plt+0x41fcc>
   46808:	mov	r2, #195	; 0xc3
   4680c:	ldr	r1, [pc, #208]	; 468e4 <fputs@plt+0x41fd0>
   46810:	ldr	r3, [pc, #208]	; 468e8 <fputs@plt+0x41fd4>
   46814:	add	r0, pc, r0
   46818:	add	r1, pc, r1
   4681c:	add	r3, pc, r3
   46820:	bl	5af4c <fputs@plt+0x56638>
   46824:	mvn	r4, #21
   46828:	b	46794 <fputs@plt+0x41e80>
   4682c:	ldr	r0, [pc, #184]	; 468ec <fputs@plt+0x41fd8>
   46830:	mov	r2, #197	; 0xc5
   46834:	ldr	r1, [pc, #180]	; 468f0 <fputs@plt+0x41fdc>
   46838:	ldr	r3, [pc, #180]	; 468f4 <fputs@plt+0x41fe0>
   4683c:	add	r0, pc, r0
   46840:	add	r1, pc, r1
   46844:	add	r3, pc, r3
   46848:	bl	5af4c <fputs@plt+0x56638>
   4684c:	b	46824 <fputs@plt+0x41f10>
   46850:	ldr	r0, [pc, #160]	; 468f8 <fputs@plt+0x41fe4>
   46854:	mov	r2, #199	; 0xc7
   46858:	ldr	r1, [pc, #156]	; 468fc <fputs@plt+0x41fe8>
   4685c:	ldr	r3, [pc, #156]	; 46900 <fputs@plt+0x41fec>
   46860:	add	r0, pc, r0
   46864:	add	r1, pc, r1
   46868:	add	r3, pc, r3
   4686c:	bl	5af4c <fputs@plt+0x56638>
   46870:	mvn	r4, #9
   46874:	b	46794 <fputs@plt+0x41e80>
   46878:	ldr	r0, [pc, #132]	; 46904 <fputs@plt+0x41ff0>
   4687c:	mov	r2, #196	; 0xc4
   46880:	ldr	r1, [pc, #128]	; 46908 <fputs@plt+0x41ff4>
   46884:	ldr	r3, [pc, #128]	; 4690c <fputs@plt+0x41ff8>
   46888:	add	r0, pc, r0
   4688c:	add	r1, pc, r1
   46890:	add	r3, pc, r3
   46894:	bl	5af4c <fputs@plt+0x56638>
   46898:	mvn	r4, #0
   4689c:	b	46794 <fputs@plt+0x41e80>
   468a0:	ldr	r0, [pc, #104]	; 46910 <fputs@plt+0x41ffc>
   468a4:	mov	r2, #198	; 0xc6
   468a8:	ldr	r1, [pc, #100]	; 46914 <fputs@plt+0x42000>
   468ac:	ldr	r3, [pc, #100]	; 46918 <fputs@plt+0x42004>
   468b0:	add	r0, pc, r0
   468b4:	add	r1, pc, r1
   468b8:	add	r3, pc, r3
   468bc:	bl	5af4c <fputs@plt+0x56638>
   468c0:	b	46824 <fputs@plt+0x41f10>
   468c4:	mov	r4, r0
   468c8:	mov	r0, sp
   468cc:	bl	2cd54 <fputs@plt+0x28440>
   468d0:	mov	r0, r4
   468d4:	bl	4818 <_Unwind_Resume@plt>
   468d8:	andeq	r5, r4, r4, lsl #9
   468dc:	andeq	r0, r0, r0, lsr r4
   468e0:	andeq	r6, r2, r0, ror r3
   468e4:	andeq	r7, r2, ip, lsl #26
   468e8:	andeq	r7, r2, ip, ror #25
   468ec:	andeq	r6, r2, r0, ror #6
   468f0:	andeq	r7, r2, r4, ror #25
   468f4:	andeq	r7, r2, r4, asr #25
   468f8:	strdeq	r7, [r2], -r8
   468fc:	andeq	r7, r2, r0, asr #25
   46900:	andeq	r7, r2, r0, lsr #25
   46904:	andeq	r6, r2, r4, lsl #6
   46908:	muleq	r2, r8, ip
   4690c:	andeq	r7, r2, r8, ror ip
   46910:	muleq	r2, ip, ip
   46914:	andeq	r7, r2, r0, ror ip
   46918:	andeq	r7, r2, r0, asr ip
   4691c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   46920:	subs	sl, r0, #0
   46924:	mov	r4, r2
   46928:	mov	r5, r3
   4692c:	ldr	r8, [sp, #32]
   46930:	beq	46a84 <fputs@plt+0x42170>
   46934:	ldrb	r3, [sl, #240]	; 0xf0
   46938:	tst	r3, #1
   4693c:	beq	46a0c <fputs@plt+0x420f8>
   46940:	ldr	r0, [sl, #4]
   46944:	cmp	r0, #0
   46948:	beq	46a5c <fputs@plt+0x42148>
   4694c:	bl	277e0 <fputs@plt+0x22ecc>
   46950:	subs	r9, r0, #0
   46954:	bne	46a34 <fputs@plt+0x42120>
   46958:	ldr	r3, [sl, #4]
   4695c:	ldr	r3, [r3, #4]
   46960:	sub	r3, r3, #1
   46964:	cmp	r3, #3
   46968:	bhi	46a04 <fputs@plt+0x420f0>
   4696c:	mov	r0, sl
   46970:	bl	375a8 <fputs@plt+0x32c94>
   46974:	subs	r3, r0, #0
   46978:	beq	469a8 <fputs@plt+0x42094>
   4697c:	ldrd	r2, [r3, #8]
   46980:	bic	r6, r4, r2
   46984:	bic	r7, r5, r3
   46988:	orrs	r1, r6, r7
   4698c:	beq	469f4 <fputs@plt+0x420e0>
   46990:	mov	r6, #1
   46994:	mov	r7, #0
   46998:	and	r2, r2, r6
   4699c:	and	r3, r3, r7
   469a0:	orrs	r1, r2, r3
   469a4:	bne	469cc <fputs@plt+0x420b8>
   469a8:	ldr	r1, [sl, #32]
   469ac:	ldr	r0, [sl, #4]
   469b0:	cmp	r1, #0
   469b4:	beq	469e0 <fputs@plt+0x420cc>
   469b8:	str	r8, [sp, #32]
   469bc:	mov	r2, r4
   469c0:	mov	r3, r5
   469c4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   469c8:	b	2ba28 <fputs@plt+0x27114>
   469cc:	str	r8, [sp, #32]
   469d0:	mov	r2, r4
   469d4:	mov	r3, r5
   469d8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   469dc:	b	40364 <fputs@plt+0x3ba50>
   469e0:	mov	r2, r4
   469e4:	mov	r3, r5
   469e8:	str	r8, [sp, #32]
   469ec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   469f0:	b	2c1dc <fputs@plt+0x278c8>
   469f4:	bl	3f45c <fputs@plt+0x3ab48>
   469f8:	str	r0, [r8]
   469fc:	mov	r0, r9
   46a00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   46a04:	mvn	r9, #106	; 0x6a
   46a08:	b	469fc <fputs@plt+0x420e8>
   46a0c:	ldr	r0, [pc, #152]	; 46aac <fputs@plt+0x42198>
   46a10:	movw	r2, #447	; 0x1bf
   46a14:	ldr	r1, [pc, #148]	; 46ab0 <fputs@plt+0x4219c>
   46a18:	mvn	r9, #0
   46a1c:	ldr	r3, [pc, #144]	; 46ab4 <fputs@plt+0x421a0>
   46a20:	add	r0, pc, r0
   46a24:	add	r1, pc, r1
   46a28:	add	r3, pc, r3
   46a2c:	bl	5af4c <fputs@plt+0x56638>
   46a30:	b	469fc <fputs@plt+0x420e8>
   46a34:	ldr	r0, [pc, #124]	; 46ab8 <fputs@plt+0x421a4>
   46a38:	movw	r2, #449	; 0x1c1
   46a3c:	ldr	r1, [pc, #120]	; 46abc <fputs@plt+0x421a8>
   46a40:	mvn	r9, #9
   46a44:	ldr	r3, [pc, #116]	; 46ac0 <fputs@plt+0x421ac>
   46a48:	add	r0, pc, r0
   46a4c:	add	r1, pc, r1
   46a50:	add	r3, pc, r3
   46a54:	bl	5af4c <fputs@plt+0x56638>
   46a58:	b	469fc <fputs@plt+0x420e8>
   46a5c:	ldr	r0, [pc, #96]	; 46ac4 <fputs@plt+0x421b0>
   46a60:	mov	r2, #448	; 0x1c0
   46a64:	ldr	r1, [pc, #92]	; 46ac8 <fputs@plt+0x421b4>
   46a68:	mvn	r9, #21
   46a6c:	ldr	r3, [pc, #88]	; 46acc <fputs@plt+0x421b8>
   46a70:	add	r0, pc, r0
   46a74:	add	r1, pc, r1
   46a78:	add	r3, pc, r3
   46a7c:	bl	5af4c <fputs@plt+0x56638>
   46a80:	b	469fc <fputs@plt+0x420e8>
   46a84:	ldr	r0, [pc, #68]	; 46ad0 <fputs@plt+0x421bc>
   46a88:	movw	r2, #446	; 0x1be
   46a8c:	ldr	r1, [pc, #64]	; 46ad4 <fputs@plt+0x421c0>
   46a90:	mvn	r9, #21
   46a94:	ldr	r3, [pc, #60]	; 46ad8 <fputs@plt+0x421c4>
   46a98:	add	r0, pc, r0
   46a9c:	add	r1, pc, r1
   46aa0:	add	r3, pc, r3
   46aa4:	bl	5af4c <fputs@plt+0x56638>
   46aa8:	b	469fc <fputs@plt+0x420e8>
   46aac:	andeq	r6, r2, ip, ror #2
   46ab0:	andeq	r7, r2, r0, lsl #22
   46ab4:	andeq	r7, r2, r0, ror #23
   46ab8:	andeq	r7, r2, r0, lsl fp
   46abc:	ldrdeq	r7, [r2], -r8
   46ac0:			; <UNDEFINED> instruction: 0x00027bb8
   46ac4:	ldrdeq	r7, [r2], -ip
   46ac8:			; <UNDEFINED> instruction: 0x00027ab0
   46acc:	muleq	r2, r0, fp
   46ad0:	andeq	r6, r2, ip, ror #1
   46ad4:	andeq	r7, r2, r8, lsl #21
   46ad8:	andeq	r7, r2, r8, ror #22
   46adc:	ldr	r3, [pc, #556]	; 46d10 <fputs@plt+0x423fc>
   46ae0:	ldr	r2, [pc, #556]	; 46d14 <fputs@plt+0x42400>
   46ae4:	add	r3, pc, r3
   46ae8:	push	{r4, r5, r6, lr}
   46aec:	subs	r4, r0, #0
   46af0:	ldr	r5, [r3, r2]
   46af4:	sub	sp, sp, #24
   46af8:	mov	r6, r1
   46afc:	mov	r1, #0
   46b00:	str	r1, [sp, #12]
   46b04:	ldr	r3, [r5]
   46b08:	str	r3, [sp, #20]
   46b0c:	beq	46ca4 <fputs@plt+0x42390>
   46b10:	ldrb	r3, [r4, #240]	; 0xf0
   46b14:	tst	r3, #1
   46b18:	beq	46c7c <fputs@plt+0x42368>
   46b1c:	ldr	r0, [r4, #4]
   46b20:	cmp	r0, #0
   46b24:	beq	46c54 <fputs@plt+0x42340>
   46b28:	bl	277e0 <fputs@plt+0x22ecc>
   46b2c:	cmp	r0, #0
   46b30:	bne	46cc8 <fputs@plt+0x423b4>
   46b34:	ldr	r3, [r4, #4]
   46b38:	ldr	r3, [r3, #4]
   46b3c:	sub	r3, r3, #1
   46b40:	cmp	r3, #3
   46b44:	bhi	46c48 <fputs@plt+0x42334>
   46b48:	cmp	r6, #0
   46b4c:	mov	r0, r4
   46b50:	mov	r2, #12
   46b54:	blt	46bb8 <fputs@plt+0x422a4>
   46b58:	add	r1, sp, #12
   46b5c:	movt	r2, #32
   46b60:	mov	r3, #0
   46b64:	str	r1, [sp]
   46b68:	bl	4691c <fputs@plt+0x42008>
   46b6c:	cmp	r0, #0
   46b70:	blt	46bd0 <fputs@plt+0x422bc>
   46b74:	mov	r1, r6
   46b78:	ldr	r0, [sp, #12]
   46b7c:	bl	3f764 <fputs@plt+0x3ae50>
   46b80:	cmp	r0, #0
   46b84:	ble	46bd8 <fputs@plt+0x422c4>
   46b88:	mov	r4, #1
   46b8c:	ldr	r0, [sp, #12]
   46b90:	cmp	r0, #0
   46b94:	beq	46b9c <fputs@plt+0x42288>
   46b98:	bl	3f4fc <fputs@plt+0x3abe8>
   46b9c:	ldr	r2, [sp, #20]
   46ba0:	mov	r0, r4
   46ba4:	ldr	r3, [r5]
   46ba8:	cmp	r2, r3
   46bac:	bne	46c50 <fputs@plt+0x4233c>
   46bb0:	add	sp, sp, #24
   46bb4:	pop	{r4, r5, r6, pc}
   46bb8:	add	r1, sp, #12
   46bbc:	mov	r3, #0
   46bc0:	str	r1, [sp]
   46bc4:	bl	4691c <fputs@plt+0x42008>
   46bc8:	cmp	r0, #0
   46bcc:	bge	46bdc <fputs@plt+0x422c8>
   46bd0:	mov	r4, r0
   46bd4:	b	46b8c <fputs@plt+0x42278>
   46bd8:	beq	46c20 <fputs@plt+0x4230c>
   46bdc:	bl	411c <getuid@plt>
   46be0:	mov	r4, r0
   46be4:	add	r6, sp, #16
   46be8:	ldr	r0, [sp, #12]
   46bec:	mov	r1, r6
   46bf0:	bl	3f6bc <fputs@plt+0x3ada8>
   46bf4:	cmp	r0, #0
   46bf8:	blt	46c30 <fputs@plt+0x4231c>
   46bfc:	ldr	r3, [sp, #16]
   46c00:	cmp	r3, r4
   46c04:	beq	46b88 <fputs@plt+0x42274>
   46c08:	cmp	r4, #0
   46c0c:	beq	46c18 <fputs@plt+0x42304>
   46c10:	cmp	r3, #0
   46c14:	beq	46b88 <fputs@plt+0x42274>
   46c18:	mov	r4, #0
   46c1c:	b	46b8c <fputs@plt+0x42278>
   46c20:	bl	411c <getuid@plt>
   46c24:	subs	r4, r0, #0
   46c28:	beq	46b8c <fputs@plt+0x42278>
   46c2c:	b	46be4 <fputs@plt+0x422d0>
   46c30:	mov	r1, r6
   46c34:	ldr	r0, [sp, #12]
   46c38:	bl	3f614 <fputs@plt+0x3ad00>
   46c3c:	cmp	r0, #0
   46c40:	blt	46c18 <fputs@plt+0x42304>
   46c44:	b	46bfc <fputs@plt+0x422e8>
   46c48:	mvn	r4, #106	; 0x6a
   46c4c:	b	46b8c <fputs@plt+0x42278>
   46c50:	bl	453c <__stack_chk_fail@plt>
   46c54:	ldr	r0, [pc, #188]	; 46d18 <fputs@plt+0x42404>
   46c58:	mov	r2, #484	; 0x1e4
   46c5c:	ldr	r1, [pc, #184]	; 46d1c <fputs@plt+0x42408>
   46c60:	ldr	r3, [pc, #184]	; 46d20 <fputs@plt+0x4240c>
   46c64:	add	r0, pc, r0
   46c68:	add	r1, pc, r1
   46c6c:	add	r3, pc, r3
   46c70:	bl	5af4c <fputs@plt+0x56638>
   46c74:	mvn	r4, #21
   46c78:	b	46b8c <fputs@plt+0x42278>
   46c7c:	ldr	r0, [pc, #160]	; 46d24 <fputs@plt+0x42410>
   46c80:	movw	r2, #483	; 0x1e3
   46c84:	ldr	r1, [pc, #156]	; 46d28 <fputs@plt+0x42414>
   46c88:	ldr	r3, [pc, #156]	; 46d2c <fputs@plt+0x42418>
   46c8c:	add	r0, pc, r0
   46c90:	add	r1, pc, r1
   46c94:	add	r3, pc, r3
   46c98:	bl	5af4c <fputs@plt+0x56638>
   46c9c:	mvn	r4, #0
   46ca0:	b	46b8c <fputs@plt+0x42278>
   46ca4:	ldr	r0, [pc, #132]	; 46d30 <fputs@plt+0x4241c>
   46ca8:	movw	r2, #482	; 0x1e2
   46cac:	ldr	r1, [pc, #128]	; 46d34 <fputs@plt+0x42420>
   46cb0:	ldr	r3, [pc, #128]	; 46d38 <fputs@plt+0x42424>
   46cb4:	add	r0, pc, r0
   46cb8:	add	r1, pc, r1
   46cbc:	add	r3, pc, r3
   46cc0:	bl	5af4c <fputs@plt+0x56638>
   46cc4:	b	46c74 <fputs@plt+0x42360>
   46cc8:	ldr	r0, [pc, #108]	; 46d3c <fputs@plt+0x42428>
   46ccc:	movw	r2, #485	; 0x1e5
   46cd0:	ldr	r1, [pc, #104]	; 46d40 <fputs@plt+0x4242c>
   46cd4:	ldr	r3, [pc, #104]	; 46d44 <fputs@plt+0x42430>
   46cd8:	add	r0, pc, r0
   46cdc:	add	r1, pc, r1
   46ce0:	add	r3, pc, r3
   46ce4:	bl	5af4c <fputs@plt+0x56638>
   46ce8:	mvn	r4, #9
   46cec:	b	46b8c <fputs@plt+0x42278>
   46cf0:	ldr	r3, [sp, #12]
   46cf4:	mov	r4, r0
   46cf8:	cmp	r3, #0
   46cfc:	beq	46d08 <fputs@plt+0x423f4>
   46d00:	mov	r0, r3
   46d04:	bl	3f4fc <fputs@plt+0x3abe8>
   46d08:	mov	r0, r4
   46d0c:	bl	4818 <_Unwind_Resume@plt>
   46d10:	andeq	r5, r4, ip, lsr #1
   46d14:	andeq	r0, r0, r0, lsr r4
   46d18:	andeq	r7, r2, r8, ror #17
   46d1c:			; <UNDEFINED> instruction: 0x000278bc
   46d20:	andeq	r7, r2, r8, ror #18
   46d24:	andeq	r5, r2, r0, lsl #30
   46d28:	muleq	r2, r4, r8
   46d2c:	andeq	r7, r2, r0, asr #18
   46d30:	ldrdeq	r5, [r2], -r0
   46d34:	andeq	r7, r2, ip, ror #16
   46d38:	andeq	r7, r2, r8, lsl r9
   46d3c:	andeq	r7, r2, r0, lsl #17
   46d40:	andeq	r7, r2, r8, asr #16
   46d44:	strdeq	r7, [r2], -r4
   46d48:	cmp	r0, #0
   46d4c:	push	{r3, lr}
   46d50:	beq	46dd0 <fputs@plt+0x424bc>
   46d54:	ldrb	r3, [r0, #36]	; 0x24
   46d58:	cmp	r3, #0
   46d5c:	popeq	{r3, pc}
   46d60:	ldr	r3, [r0, #20]
   46d64:	ldr	r1, [r0, #4]
   46d68:	cmp	r3, #0
   46d6c:	ldrne	r2, [r0, #24]
   46d70:	strne	r2, [r3, #24]
   46d74:	ldr	r3, [r0, #24]
   46d78:	cmp	r3, #0
   46d7c:	beq	46d9c <fputs@plt+0x42488>
   46d80:	ldr	r2, [r0, #20]
   46d84:	str	r2, [r3, #20]
   46d88:	mov	r3, #0
   46d8c:	str	r3, [r0, #24]
   46d90:	str	r3, [r0, #20]
   46d94:	strb	r3, [r0, #36]	; 0x24
   46d98:	pop	{r3, pc}
   46d9c:	ldr	r3, [r1, #1116]	; 0x45c
   46da0:	cmp	r0, r3
   46da4:	ldreq	r3, [r0, #20]
   46da8:	streq	r3, [r1, #1116]	; 0x45c
   46dac:	beq	46d88 <fputs@plt+0x42474>
   46db0:	ldr	r0, [pc, #56]	; 46df0 <fputs@plt+0x424dc>
   46db4:	mov	r2, #79	; 0x4f
   46db8:	ldr	r1, [pc, #52]	; 46df4 <fputs@plt+0x424e0>
   46dbc:	ldr	r3, [pc, #52]	; 46df8 <fputs@plt+0x424e4>
   46dc0:	add	r0, pc, r0
   46dc4:	add	r1, pc, r1
   46dc8:	add	r3, pc, r3
   46dcc:	bl	5ac34 <fputs@plt+0x56320>
   46dd0:	ldr	r0, [pc, #36]	; 46dfc <fputs@plt+0x424e8>
   46dd4:	mov	r2, #74	; 0x4a
   46dd8:	ldr	r1, [pc, #32]	; 46e00 <fputs@plt+0x424ec>
   46ddc:	ldr	r3, [pc, #32]	; 46e04 <fputs@plt+0x424f0>
   46de0:	add	r0, pc, r0
   46de4:	add	r1, pc, r1
   46de8:	add	r3, pc, r3
   46dec:	bl	5ac34 <fputs@plt+0x56320>
   46df0:	ldrdeq	lr, [r1], -r4
   46df4:	andeq	r7, r2, r0, asr #17
   46df8:	andeq	r7, r2, r4, lsl sl
   46dfc:	muleq	r2, ip, r8
   46e00:	andeq	r7, r2, r0, lsr #17
   46e04:	strdeq	r7, [r2], -r4
   46e08:	cmp	r0, #0
   46e0c:	push	{r3, lr}
   46e10:	beq	46e58 <fputs@plt+0x42544>
   46e14:	ldrb	r3, [r0, #36]	; 0x24
   46e18:	cmp	r3, #0
   46e1c:	popne	{r3, pc}
   46e20:	ldr	r3, [r0, #8]
   46e24:	cmp	r3, #0
   46e28:	popeq	{r3, pc}
   46e2c:	ldr	r2, [r0, #4]
   46e30:	mov	r1, #0
   46e34:	ldr	r3, [r2, #1116]	; 0x45c
   46e38:	cmp	r3, #0
   46e3c:	str	r3, [r0, #20]
   46e40:	strne	r0, [r3, #24]
   46e44:	mov	r3, #1
   46e48:	str	r1, [r0, #24]
   46e4c:	str	r0, [r2, #1116]	; 0x45c
   46e50:	strb	r3, [r0, #36]	; 0x24
   46e54:	pop	{r3, pc}
   46e58:	ldr	r0, [pc, #24]	; 46e78 <fputs@plt+0x42564>
   46e5c:	mov	r2, #61	; 0x3d
   46e60:	ldr	r1, [pc, #20]	; 46e7c <fputs@plt+0x42568>
   46e64:	ldr	r3, [pc, #20]	; 46e80 <fputs@plt+0x4256c>
   46e68:	add	r0, pc, r0
   46e6c:	add	r1, pc, r1
   46e70:	add	r3, pc, r3
   46e74:	bl	5ac34 <fputs@plt+0x56320>
   46e78:	andeq	r7, r2, r4, lsl r8
   46e7c:	andeq	r7, r2, r8, lsl r8
   46e80:	andeq	r7, r2, r4, asr r9
   46e84:	push	{r4, lr}
   46e88:	subs	r4, r0, #0
   46e8c:	beq	46eac <fputs@plt+0x42598>
   46e90:	ldr	r3, [r4]
   46e94:	cmp	r3, #0
   46e98:	addne	r3, r3, #1
   46e9c:	strne	r3, [r4]
   46ea0:	beq	46ed0 <fputs@plt+0x425bc>
   46ea4:	mov	r0, r4
   46ea8:	pop	{r4, pc}
   46eac:	ldr	r0, [pc, #60]	; 46ef0 <fputs@plt+0x425dc>
   46eb0:	mov	r2, #110	; 0x6e
   46eb4:	ldr	r1, [pc, #56]	; 46ef4 <fputs@plt+0x425e0>
   46eb8:	ldr	r3, [pc, #56]	; 46ef8 <fputs@plt+0x425e4>
   46ebc:	add	r0, pc, r0
   46ec0:	add	r1, pc, r1
   46ec4:	add	r3, pc, r3
   46ec8:	bl	5af4c <fputs@plt+0x56638>
   46ecc:	b	46ea4 <fputs@plt+0x42590>
   46ed0:	ldr	r0, [pc, #36]	; 46efc <fputs@plt+0x425e8>
   46ed4:	mov	r2, #112	; 0x70
   46ed8:	ldr	r1, [pc, #32]	; 46f00 <fputs@plt+0x425ec>
   46edc:	ldr	r3, [pc, #32]	; 46f04 <fputs@plt+0x425f0>
   46ee0:	add	r0, pc, r0
   46ee4:	add	r1, pc, r1
   46ee8:	add	r3, pc, r3
   46eec:	bl	5ac34 <fputs@plt+0x56320>
   46ef0:	andeq	r7, r2, r0, asr #15
   46ef4:	andeq	r7, r2, r4, asr #15
   46ef8:	muleq	r2, r0, r7
   46efc:	andeq	r7, r2, r8, asr #15
   46f00:	andeq	r7, r2, r0, lsr #15
   46f04:	andeq	r7, r2, ip, ror #14
   46f08:	ldr	r3, [pc, #280]	; 47028 <fputs@plt+0x42714>
   46f0c:	cmp	r1, #0
   46f10:	ldr	r2, [pc, #276]	; 4702c <fputs@plt+0x42718>
   46f14:	add	r3, pc, r3
   46f18:	push	{r4, r5, r6, r7, lr}
   46f1c:	sub	sp, sp, #12
   46f20:	ldr	r5, [r3, r2]
   46f24:	mov	r4, r0
   46f28:	mov	r0, #0
   46f2c:	str	r0, [sp]
   46f30:	ldr	r3, [r5]
   46f34:	str	r3, [sp, #4]
   46f38:	beq	46fc8 <fputs@plt+0x426b4>
   46f3c:	cmp	r4, #0
   46f40:	beq	46f9c <fputs@plt+0x42688>
   46f44:	ldr	r0, [r4, #16]
   46f48:	mov	r2, sp
   46f4c:	bl	58808 <fputs@plt+0x53ef4>
   46f50:	subs	r7, r0, #0
   46f54:	beq	46fb8 <fputs@plt+0x426a4>
   46f58:	ldr	r0, [r4, #16]
   46f5c:	bl	58a44 <fputs@plt+0x54130>
   46f60:	cmp	r0, #0
   46f64:	beq	46fac <fputs@plt+0x42698>
   46f68:	ldr	r0, [sp]
   46f6c:	mov	r6, #1
   46f70:	strb	r6, [r4, #37]	; 0x25
   46f74:	bl	4140 <free@plt>
   46f78:	mov	r0, r7
   46f7c:	bl	47ca8 <fputs@plt+0x43394>
   46f80:	ldr	r2, [sp, #4]
   46f84:	mov	r0, r6
   46f88:	ldr	r3, [r5]
   46f8c:	cmp	r2, r3
   46f90:	bne	46fc4 <fputs@plt+0x426b0>
   46f94:	add	sp, sp, #12
   46f98:	pop	{r4, r5, r6, r7, pc}
   46f9c:	mov	r0, r4
   46fa0:	mov	r6, r4
   46fa4:	bl	4140 <free@plt>
   46fa8:	b	46f80 <fputs@plt+0x4266c>
   46fac:	mov	r0, r4
   46fb0:	bl	46e08 <fputs@plt+0x424f4>
   46fb4:	b	46f68 <fputs@plt+0x42654>
   46fb8:	mov	r6, r7
   46fbc:	ldr	r0, [sp]
   46fc0:	b	46fa4 <fputs@plt+0x42690>
   46fc4:	bl	453c <__stack_chk_fail@plt>
   46fc8:	ldr	r0, [pc, #96]	; 47030 <fputs@plt+0x4271c>
   46fcc:	mov	r2, #210	; 0xd2
   46fd0:	ldr	r1, [pc, #92]	; 47034 <fputs@plt+0x42720>
   46fd4:	ldr	r3, [pc, #92]	; 47038 <fputs@plt+0x42724>
   46fd8:	add	r0, pc, r0
   46fdc:	add	r1, pc, r1
   46fe0:	add	r3, pc, r3
   46fe4:	bl	5af4c <fputs@plt+0x56638>
   46fe8:	ldr	r0, [sp]
   46fec:	mvn	r6, #21
   46ff0:	b	46fa4 <fputs@plt+0x42690>
   46ff4:	mov	r4, r0
   46ff8:	mov	r7, #0
   46ffc:	ldr	r0, [sp]
   47000:	bl	4140 <free@plt>
   47004:	cmp	r7, #0
   47008:	beq	47014 <fputs@plt+0x42700>
   4700c:	mov	r0, r7
   47010:	bl	47ca8 <fputs@plt+0x43394>
   47014:	mov	r0, r4
   47018:	bl	4818 <_Unwind_Resume@plt>
   4701c:	mov	r4, r0
   47020:	b	46ffc <fputs@plt+0x426e8>
   47024:	b	46ff4 <fputs@plt+0x426e0>
   47028:	andeq	r4, r4, ip, ror ip
   4702c:	andeq	r0, r0, r0, lsr r4
   47030:	andeq	lr, r1, r0, ror #15
   47034:	andeq	r7, r2, r8, lsr #13
   47038:	andeq	r7, r2, r8, asr #15
   4703c:	push	{r4, lr}
   47040:	subs	r4, r0, #0
   47044:	beq	47064 <fputs@plt+0x42750>
   47048:	ldr	r3, [r4]
   4704c:	cmp	r3, #0
   47050:	beq	470a8 <fputs@plt+0x42794>
   47054:	cmp	r3, #1
   47058:	bls	47070 <fputs@plt+0x4275c>
   4705c:	sub	r3, r3, #1
   47060:	str	r3, [r4]
   47064:	mov	r0, #0
   47068:	pop	{r4, pc}
   4706c:	bl	46f08 <fputs@plt+0x425f4>
   47070:	ldr	r0, [r4, #16]
   47074:	bl	58914 <fputs@plt+0x54000>
   47078:	subs	r1, r0, #0
   4707c:	mov	r0, r4
   47080:	bne	4706c <fputs@plt+0x42758>
   47084:	bl	46d48 <fputs@plt+0x42434>
   47088:	ldr	r0, [r4, #16]
   4708c:	bl	5831c <fputs@plt+0x53a08>
   47090:	ldr	r0, [r4, #4]
   47094:	bl	284ac <fputs@plt+0x23b98>
   47098:	mov	r0, r4
   4709c:	bl	4140 <free@plt>
   470a0:	mov	r0, #0
   470a4:	pop	{r4, pc}
   470a8:	ldr	r0, [pc, #24]	; 470c8 <fputs@plt+0x427b4>
   470ac:	mov	r2, #125	; 0x7d
   470b0:	ldr	r1, [pc, #20]	; 470cc <fputs@plt+0x427b8>
   470b4:	ldr	r3, [pc, #20]	; 470d0 <fputs@plt+0x427bc>
   470b8:	add	r0, pc, r0
   470bc:	add	r1, pc, r1
   470c0:	add	r3, pc, r3
   470c4:	bl	5ac34 <fputs@plt+0x56320>
   470c8:	strdeq	r7, [r2], -r0
   470cc:	andeq	r7, r2, r8, asr #11
   470d0:	andeq	r7, r2, r8, lsr #11
   470d4:	push	{r4, r5, lr}
   470d8:	subs	r4, r0, #0
   470dc:	sub	sp, sp, #12
   470e0:	beq	4718c <fputs@plt+0x42878>
   470e4:	ldrb	r3, [r4, #36]	; 0x24
   470e8:	cmp	r3, #0
   470ec:	beq	471cc <fputs@plt+0x428b8>
   470f0:	ldr	r3, [r4, #8]
   470f4:	cmp	r3, #0
   470f8:	beq	471ac <fputs@plt+0x42898>
   470fc:	bl	46d48 <fputs@plt+0x42434>
   47100:	mov	r0, r4
   47104:	bl	46e84 <fputs@plt+0x42570>
   47108:	ldr	r3, [r4, #8]
   4710c:	mov	r0, r4
   47110:	ldr	r1, [r4, #12]
   47114:	blx	r3
   47118:	subs	r5, r0, #0
   4711c:	blt	4714c <fputs@plt+0x42838>
   47120:	beq	47134 <fputs@plt+0x42820>
   47124:	mov	r0, r4
   47128:	add	sp, sp, #12
   4712c:	pop	{r4, r5, lr}
   47130:	b	4703c <fputs@plt+0x42728>
   47134:	mov	r0, r4
   47138:	bl	46e08 <fputs@plt+0x424f4>
   4713c:	mov	r0, r4
   47140:	add	sp, sp, #12
   47144:	pop	{r4, r5, lr}
   47148:	b	4703c <fputs@plt+0x42728>
   4714c:	bl	5b610 <fputs@plt+0x56cfc>
   47150:	cmp	r0, #6
   47154:	ble	47124 <fputs@plt+0x42810>
   47158:	ldr	lr, [pc, #140]	; 471ec <fputs@plt+0x428d8>
   4715c:	mov	r1, r5
   47160:	ldr	ip, [pc, #136]	; 471f0 <fputs@plt+0x428dc>
   47164:	mov	r3, #312	; 0x138
   47168:	ldr	r2, [pc, #132]	; 471f4 <fputs@plt+0x428e0>
   4716c:	add	lr, pc, lr
   47170:	add	ip, pc, ip
   47174:	str	lr, [sp]
   47178:	add	r2, pc, r2
   4717c:	str	ip, [sp, #4]
   47180:	mov	r0, #7
   47184:	bl	5ae90 <fputs@plt+0x5657c>
   47188:	b	47124 <fputs@plt+0x42810>
   4718c:	ldr	r0, [pc, #100]	; 471f8 <fputs@plt+0x428e4>
   47190:	movw	r2, #302	; 0x12e
   47194:	ldr	r1, [pc, #96]	; 471fc <fputs@plt+0x428e8>
   47198:	ldr	r3, [pc, #96]	; 47200 <fputs@plt+0x428ec>
   4719c:	add	r0, pc, r0
   471a0:	add	r1, pc, r1
   471a4:	add	r3, pc, r3
   471a8:	bl	5ac34 <fputs@plt+0x56320>
   471ac:	ldr	r0, [pc, #80]	; 47204 <fputs@plt+0x428f0>
   471b0:	mov	r2, #304	; 0x130
   471b4:	ldr	r1, [pc, #76]	; 47208 <fputs@plt+0x428f4>
   471b8:	ldr	r3, [pc, #76]	; 4720c <fputs@plt+0x428f8>
   471bc:	add	r0, pc, r0
   471c0:	add	r1, pc, r1
   471c4:	add	r3, pc, r3
   471c8:	bl	5ac34 <fputs@plt+0x56320>
   471cc:	ldr	r0, [pc, #60]	; 47210 <fputs@plt+0x428fc>
   471d0:	movw	r2, #303	; 0x12f
   471d4:	ldr	r1, [pc, #56]	; 47214 <fputs@plt+0x42900>
   471d8:	ldr	r3, [pc, #56]	; 47218 <fputs@plt+0x42904>
   471dc:	add	r0, pc, r0
   471e0:	add	r1, pc, r1
   471e4:	add	r3, pc, r3
   471e8:	bl	5ac34 <fputs@plt+0x56320>
   471ec:	ldrdeq	r7, [r2], -r4
   471f0:	andeq	r7, r2, r0, lsl #12
   471f4:	andeq	r7, r2, ip, lsl #10
   471f8:	andeq	r7, r2, r0, ror #9
   471fc:	andeq	r7, r2, r4, ror #9
   47200:	strdeq	r7, [r2], -r0
   47204:	andeq	r7, r2, r4, lsr #11
   47208:	andeq	r7, r2, r4, asr #9
   4720c:	ldrdeq	r7, [r2], -r0
   47210:	andeq	r7, r2, r4, ror r5
   47214:	andeq	r7, r2, r4, lsr #9
   47218:			; <UNDEFINED> instruction: 0x000275b0
   4721c:	ldr	r3, [pc, #220]	; 47300 <fputs@plt+0x429ec>
   47220:	cmp	r0, #0
   47224:	ldr	r2, [pc, #216]	; 47304 <fputs@plt+0x429f0>
   47228:	add	r3, pc, r3
   4722c:	push	{r4, r5, lr}
   47230:	sub	sp, sp, #36	; 0x24
   47234:	ldr	r4, [r3, r2]
   47238:	ldr	r3, [r4]
   4723c:	str	r3, [sp, #28]
   47240:	beq	472e0 <fputs@plt+0x429cc>
   47244:	bl	279c8 <fputs@plt+0x230b4>
   47248:	subs	r3, r0, #0
   4724c:	movlt	r0, r3
   47250:	blt	47298 <fputs@plt+0x42984>
   47254:	add	r3, sp, #12
   47258:	mov	r1, #1
   4725c:	str	r3, [sp]
   47260:	mov	r2, #17
   47264:	add	r3, sp, #16
   47268:	mov	ip, #12
   4726c:	str	ip, [sp, #12]
   47270:	bl	47f4 <getsockopt@plt>
   47274:	cmp	r0, #0
   47278:	blt	472c4 <fputs@plt+0x429b0>
   4727c:	ldr	r3, [sp, #12]
   47280:	cmp	r3, #12
   47284:	bne	472d4 <fputs@plt+0x429c0>
   47288:	ldr	r5, [sp, #20]
   4728c:	cmp	r5, #0
   47290:	moveq	r0, #1
   47294:	bne	472b0 <fputs@plt+0x4299c>
   47298:	ldr	r2, [sp, #28]
   4729c:	ldr	r3, [r4]
   472a0:	cmp	r2, r3
   472a4:	bne	472dc <fputs@plt+0x429c8>
   472a8:	add	sp, sp, #36	; 0x24
   472ac:	pop	{r4, r5, pc}
   472b0:	bl	3dd4 <geteuid@plt>
   472b4:	cmp	r5, r0
   472b8:	moveq	r0, #1
   472bc:	mvnne	r0, #0
   472c0:	b	47298 <fputs@plt+0x42984>
   472c4:	bl	48cc <__errno_location@plt>
   472c8:	ldr	r0, [r0]
   472cc:	rsb	r0, r0, #0
   472d0:	b	47298 <fputs@plt+0x42984>
   472d4:	mvn	r0, #6
   472d8:	b	47298 <fputs@plt+0x42984>
   472dc:	bl	453c <__stack_chk_fail@plt>
   472e0:	ldr	r0, [pc, #32]	; 47308 <fputs@plt+0x429f4>
   472e4:	movw	r2, #490	; 0x1ea
   472e8:	ldr	r1, [pc, #28]	; 4730c <fputs@plt+0x429f8>
   472ec:	ldr	r3, [pc, #28]	; 47310 <fputs@plt+0x429fc>
   472f0:	add	r0, pc, r0
   472f4:	add	r1, pc, r1
   472f8:	add	r3, pc, r3
   472fc:	bl	5ac34 <fputs@plt+0x56320>
   47300:	andeq	r4, r4, r8, ror #18
   47304:	andeq	r0, r0, r0, lsr r4
   47308:	andeq	sp, r2, r8, lsl r6
   4730c:	andeq	r7, r2, ip, lsl r5
   47310:	andeq	r8, r2, r4, lsr r4
   47314:	ldr	r3, [pc, #264]	; 47424 <fputs@plt+0x42b10>
   47318:	mov	r2, #0
   4731c:	ldr	r1, [pc, #260]	; 47428 <fputs@plt+0x42b14>
   47320:	add	r3, pc, r3
   47324:	push	{r4, r5, r6, lr}
   47328:	subs	r5, r0, #0
   4732c:	ldr	r4, [r3, r1]
   47330:	sub	sp, sp, #8
   47334:	str	r2, [sp]
   47338:	ldr	r3, [r4]
   4733c:	str	r3, [sp, #4]
   47340:	beq	473e4 <fputs@plt+0x42ad0>
   47344:	bl	3dd4 <geteuid@plt>
   47348:	cmp	r0, #0
   4734c:	beq	47388 <fputs@plt+0x42a74>
   47350:	mov	r0, r5
   47354:	bl	2abe8 <fputs@plt+0x262d4>
   47358:	mov	r6, r0
   4735c:	ldr	r0, [sp]
   47360:	cmp	r0, #0
   47364:	beq	4736c <fputs@plt+0x42a58>
   47368:	bl	284ac <fputs@plt+0x23b98>
   4736c:	ldr	r2, [sp, #4]
   47370:	mov	r0, r6
   47374:	ldr	r3, [r4]
   47378:	cmp	r2, r3
   4737c:	bne	473e0 <fputs@plt+0x42acc>
   47380:	add	sp, sp, #8
   47384:	pop	{r4, r5, r6, pc}
   47388:	mov	r0, sp
   4738c:	bl	273e4 <fputs@plt+0x22ad0>
   47390:	cmp	r0, #0
   47394:	blt	47358 <fputs@plt+0x42a44>
   47398:	ldr	r1, [pc, #140]	; 4742c <fputs@plt+0x42b18>
   4739c:	ldr	r0, [sp]
   473a0:	add	r1, pc, r1
   473a4:	bl	2782c <fputs@plt+0x22f18>
   473a8:	cmp	r0, #0
   473ac:	blt	47358 <fputs@plt+0x42a44>
   473b0:	ldr	r0, [sp]
   473b4:	bl	2a8a0 <fputs@plt+0x25f8c>
   473b8:	cmp	r0, #0
   473bc:	blt	47350 <fputs@plt+0x42a3c>
   473c0:	ldr	r0, [sp]
   473c4:	bl	4721c <fputs@plt+0x42908>
   473c8:	cmp	r0, #0
   473cc:	blt	47358 <fputs@plt+0x42a44>
   473d0:	ldr	r3, [sp]
   473d4:	mov	r6, #0
   473d8:	str	r3, [r5]
   473dc:	b	4736c <fputs@plt+0x42a58>
   473e0:	bl	453c <__stack_chk_fail@plt>
   473e4:	ldr	r0, [pc, #68]	; 47430 <fputs@plt+0x42b1c>
   473e8:	movw	r2, #513	; 0x201
   473ec:	ldr	r1, [pc, #64]	; 47434 <fputs@plt+0x42b20>
   473f0:	ldr	r3, [pc, #64]	; 47438 <fputs@plt+0x42b24>
   473f4:	add	r0, pc, r0
   473f8:	add	r1, pc, r1
   473fc:	add	r3, pc, r3
   47400:	bl	5ac34 <fputs@plt+0x56320>
   47404:	ldr	r3, [sp]
   47408:	mov	r4, r0
   4740c:	cmp	r3, #0
   47410:	beq	4741c <fputs@plt+0x42b08>
   47414:	mov	r0, r3
   47418:	bl	284ac <fputs@plt+0x23b98>
   4741c:	mov	r0, r4
   47420:	bl	4818 <_Unwind_Resume@plt>
   47424:	andeq	r4, r4, r0, ror r8
   47428:	andeq	r0, r0, r0, lsr r4
   4742c:	muleq	r2, r0, r6
   47430:	andeq	r7, r2, r4, lsr r6
   47434:	andeq	r7, r2, r8, lsl r4
   47438:	andeq	r8, r2, r4, asr #6
   4743c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47440:	subs	r4, r0, #0
   47444:	sub	sp, sp, #44	; 0x2c
   47448:	mov	r5, r1
   4744c:	mov	r6, r2
   47450:	beq	47598 <fputs@plt+0x42c84>
   47454:	cmp	r1, #0
   47458:	blt	47558 <fputs@plt+0x42c44>
   4745c:	mov	r0, r2
   47460:	bl	2cfbc <fputs@plt+0x286a8>
   47464:	cmp	r0, #0
   47468:	moveq	r0, r5
   4746c:	beq	47550 <fputs@plt+0x42c3c>
   47470:	ldr	r3, [r4, #244]	; 0xf4
   47474:	ldrb	r3, [r3, #1]
   47478:	cmp	r3, #1
   4747c:	beq	47588 <fputs@plt+0x42c74>
   47480:	bl	5b610 <fputs@plt+0x56cfc>
   47484:	cmp	r0, #6
   47488:	movle	r0, #1
   4748c:	ble	47550 <fputs@plt+0x42c3c>
   47490:	ldr	r3, [r4, #244]	; 0xf4
   47494:	ldrb	r0, [r3, #1]
   47498:	bl	2d804 <fputs@plt+0x28ef0>
   4749c:	ldr	r8, [r4, #32]
   474a0:	cmp	r8, #0
   474a4:	mov	fp, r0
   474a8:	beq	4757c <fputs@plt+0x42c68>
   474ac:	ldr	r7, [r4, #16]
   474b0:	cmp	r7, #0
   474b4:	beq	47570 <fputs@plt+0x42c5c>
   474b8:	ldr	r3, [r4, #20]
   474bc:	mov	r1, r5
   474c0:	ldr	r9, [pc, #240]	; 475b8 <fputs@plt+0x42ca4>
   474c4:	mov	r0, r6
   474c8:	cmp	r3, #0
   474cc:	ldr	sl, [pc, #232]	; 475bc <fputs@plt+0x42ca8>
   474d0:	add	r9, pc, r9
   474d4:	movne	r9, r3
   474d8:	ldr	r3, [r4, #24]
   474dc:	add	sl, pc, sl
   474e0:	cmp	r3, #0
   474e4:	movne	sl, r3
   474e8:	ldr	r3, [r4, #352]	; 0x160
   474ec:	ldr	r4, [pc, #204]	; 475c0 <fputs@plt+0x42cac>
   474f0:	cmp	r3, #0
   474f4:	add	r4, pc, r4
   474f8:	movne	r4, r3
   474fc:	bl	2d228 <fputs@plt+0x28914>
   47500:	ldr	r2, [pc, #188]	; 475c4 <fputs@plt+0x42cb0>
   47504:	mov	r1, #0
   47508:	ldr	ip, [pc, #184]	; 475c8 <fputs@plt+0x42cb4>
   4750c:	movw	r3, #1304	; 0x518
   47510:	add	r2, pc, r2
   47514:	str	r2, [sp, #4]
   47518:	ldr	r2, [pc, #172]	; 475cc <fputs@plt+0x42cb8>
   4751c:	add	ip, pc, ip
   47520:	str	fp, [sp, #8]
   47524:	str	r8, [sp, #12]
   47528:	add	r2, pc, r2
   4752c:	str	r7, [sp, #16]
   47530:	str	r9, [sp, #20]
   47534:	str	sl, [sp, #24]
   47538:	str	r4, [sp, #28]
   4753c:	str	ip, [sp]
   47540:	str	r0, [sp, #32]
   47544:	mov	r0, #7
   47548:	bl	5ae90 <fputs@plt+0x5657c>
   4754c:	mov	r0, #1
   47550:	add	sp, sp, #44	; 0x2c
   47554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47558:	ldr	r3, [r4, #244]	; 0xf4
   4755c:	ldrb	r3, [r3, #1]
   47560:	cmp	r3, #1
   47564:	bne	47480 <fputs@plt+0x42b6c>
   47568:	bl	466f8 <fputs@plt+0x41de4>
   4756c:	b	47480 <fputs@plt+0x42b6c>
   47570:	ldr	r7, [pc, #88]	; 475d0 <fputs@plt+0x42cbc>
   47574:	add	r7, pc, r7
   47578:	b	474b8 <fputs@plt+0x42ba4>
   4757c:	ldr	r8, [pc, #80]	; 475d4 <fputs@plt+0x42cc0>
   47580:	add	r8, pc, r8
   47584:	b	474ac <fputs@plt+0x42b98>
   47588:	mov	r0, r4
   4758c:	mov	r1, r6
   47590:	bl	46250 <fputs@plt+0x4193c>
   47594:	b	47480 <fputs@plt+0x42b6c>
   47598:	ldr	r0, [pc, #56]	; 475d8 <fputs@plt+0x42cc4>
   4759c:	movw	r2, #1285	; 0x505
   475a0:	ldr	r1, [pc, #52]	; 475dc <fputs@plt+0x42cc8>
   475a4:	ldr	r3, [pc, #52]	; 475e0 <fputs@plt+0x42ccc>
   475a8:	add	r0, pc, r0
   475ac:	add	r1, pc, r1
   475b0:	add	r3, pc, r3
   475b4:	bl	5ac34 <fputs@plt+0x56320>
   475b8:	andeq	r1, r2, r8, lsl #10
   475bc:	strdeq	r1, [r2], -ip
   475c0:	andeq	r1, r2, r4, ror #9
   475c4:	andeq	r7, r2, r0, asr #13
   475c8:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   475cc:	andeq	r7, r2, r8, ror #5
   475d0:	andeq	r1, r2, r4, ror #8
   475d4:	andeq	r1, r2, r8, asr r4
   475d8:	andeq	fp, r1, ip, asr #18
   475dc:	andeq	r7, r2, r4, ror #4
   475e0:	andeq	r7, r2, r8, asr #4
   475e4:	push	{r3, r4, r5, r6, r7, lr}
   475e8:	subs	r5, r0, #0
   475ec:	mov	r6, r1
   475f0:	mov	r7, r2
   475f4:	beq	47668 <fputs@plt+0x42d54>
   475f8:	add	r0, r3, #32
   475fc:	mov	r1, #1
   47600:	bl	3fcc <calloc@plt>
   47604:	subs	r4, r0, #0
   47608:	beq	47654 <fputs@plt+0x42d40>
   4760c:	ldrb	r3, [r4, #12]
   47610:	cmp	r6, #0
   47614:	ldr	r1, [sp, #24]
   47618:	mov	r2, #1
   4761c:	bfi	r3, r7, #0, #5
   47620:	str	r5, [r4, #4]
   47624:	bfi	r3, r6, #5, #1
   47628:	str	r2, [r4]
   4762c:	str	r1, [r4, #8]
   47630:	strb	r3, [r4, #12]
   47634:	beq	4765c <fputs@plt+0x42d48>
   47638:	ldr	r3, [r5, #1120]	; 0x460
   4763c:	cmp	r3, #0
   47640:	str	r3, [r4, #20]
   47644:	strne	r4, [r3, #24]
   47648:	mov	r3, #0
   4764c:	str	r3, [r4, #24]
   47650:	str	r4, [r5, #1120]	; 0x460
   47654:	mov	r0, r4
   47658:	pop	{r3, r4, r5, r6, r7, pc}
   4765c:	mov	r0, r5
   47660:	bl	275e0 <fputs@plt+0x22ccc>
   47664:	b	47638 <fputs@plt+0x42d24>
   47668:	ldr	r0, [pc, #24]	; 47688 <fputs@plt+0x42d74>
   4766c:	mov	r2, #36	; 0x24
   47670:	ldr	r1, [pc, #20]	; 4768c <fputs@plt+0x42d78>
   47674:	ldr	r3, [pc, #20]	; 47690 <fputs@plt+0x42d7c>
   47678:	add	r0, pc, r0
   4767c:	add	r1, pc, r1
   47680:	add	r3, pc, r3
   47684:	bl	5ac34 <fputs@plt+0x56320>
   47688:	andeq	r4, r2, r0, asr #23
   4768c:	strdeq	r8, [r2], -r0
   47690:	andeq	r8, r2, r0, ror r1
   47694:	push	{r4, lr}
   47698:	subs	r4, r0, #0
   4769c:	beq	476bc <fputs@plt+0x42da8>
   476a0:	ldr	r3, [r4]
   476a4:	cmp	r3, #0
   476a8:	addne	r3, r3, #1
   476ac:	strne	r3, [r4]
   476b0:	beq	476e0 <fputs@plt+0x42dcc>
   476b4:	mov	r0, r4
   476b8:	pop	{r4, pc}
   476bc:	ldr	r0, [pc, #60]	; 47700 <fputs@plt+0x42dec>
   476c0:	mov	r2, #57	; 0x39
   476c4:	ldr	r1, [pc, #56]	; 47704 <fputs@plt+0x42df0>
   476c8:	ldr	r3, [pc, #56]	; 47708 <fputs@plt+0x42df4>
   476cc:	add	r0, pc, r0
   476d0:	add	r1, pc, r1
   476d4:	add	r3, pc, r3
   476d8:	bl	5af4c <fputs@plt+0x56638>
   476dc:	b	476b4 <fputs@plt+0x42da0>
   476e0:	ldr	r0, [pc, #36]	; 4770c <fputs@plt+0x42df8>
   476e4:	mov	r2, #59	; 0x3b
   476e8:	ldr	r1, [pc, #32]	; 47710 <fputs@plt+0x42dfc>
   476ec:	ldr	r3, [pc, #32]	; 47714 <fputs@plt+0x42e00>
   476f0:	add	r0, pc, r0
   476f4:	add	r1, pc, r1
   476f8:	add	r3, pc, r3
   476fc:	bl	5ac34 <fputs@plt+0x56320>
   47700:	andeq	r6, r2, r0, ror #13
   47704:	muleq	r2, ip, r0
   47708:	andeq	r8, r2, r0, lsr r1
   4770c:	andeq	r8, r2, r0, lsr #1
   47710:	andeq	r8, r2, r8, ror r0
   47714:	andeq	r8, r2, ip, lsl #2
   47718:	ldr	r3, [pc, #1312]	; 47c40 <fputs@plt+0x4332c>
   4771c:	ldr	r2, [pc, #1312]	; 47c44 <fputs@plt+0x43330>
   47720:	add	r3, pc, r3
   47724:	push	{r4, r5, r6, r7, lr}
   47728:	subs	r4, r0, #0
   4772c:	ldr	r5, [r3, r2]
   47730:	sub	sp, sp, #36	; 0x24
   47734:	ldr	r3, [r5]
   47738:	str	r3, [sp, #28]
   4773c:	beq	47c1c <fputs@plt+0x43308>
   47740:	ldr	r0, [r4, #4]
   47744:	cmp	r0, #0
   47748:	beq	4782c <fputs@plt+0x42f18>
   4774c:	ldrb	r3, [r4, #12]
   47750:	sbfx	r3, r3, #0, #5
   47754:	cmp	r3, #6
   47758:	addls	pc, pc, r3, lsl #2
   4775c:	b	47a70 <fputs@plt+0x4315c>
   47760:	b	47844 <fputs@plt+0x42f30>
   47764:	b	479f4 <fputs@plt+0x430e0>
   47768:	b	47874 <fputs@plt+0x42f60>
   4776c:	b	478ac <fputs@plt+0x42f98>
   47770:	b	478f0 <fputs@plt+0x42fdc>
   47774:	b	47934 <fputs@plt+0x43020>
   47778:	b	4777c <fputs@plt+0x42e68>
   4777c:	ldr	r2, [r4, #32]
   47780:	cmp	r2, #0
   47784:	beq	477d8 <fputs@plt+0x42ec4>
   47788:	ldr	r3, [r4, #36]	; 0x24
   4778c:	cmp	r3, #0
   47790:	ldrne	r1, [r4, #40]	; 0x28
   47794:	strne	r1, [r3, #8]
   47798:	ldr	r3, [r4, #40]	; 0x28
   4779c:	cmp	r3, #0
   477a0:	beq	47b74 <fputs@plt+0x43260>
   477a4:	ldr	r2, [r4, #36]	; 0x24
   477a8:	str	r2, [r3, #4]
   477ac:	ldr	r3, [r4, #4]
   477b0:	mov	r2, #0
   477b4:	str	r2, [r4, #40]	; 0x28
   477b8:	str	r2, [r4, #36]	; 0x24
   477bc:	ldrb	r2, [r3, #25]
   477c0:	orr	r2, r2, #4
   477c4:	strb	r2, [r3, #25]
   477c8:	ldr	r0, [r4, #4]
   477cc:	ldr	r1, [r4, #32]
   477d0:	bl	4522c <fputs@plt+0x40918>
   477d4:	ldr	r0, [r4, #4]
   477d8:	ldr	r3, [r4, #20]
   477dc:	mov	r1, #0
   477e0:	ldrb	r2, [r4, #12]
   477e4:	cmp	r3, r1
   477e8:	str	r1, [r4, #4]
   477ec:	orr	r2, r2, #31
   477f0:	strb	r2, [r4, #12]
   477f4:	ldrne	r2, [r4, #24]
   477f8:	strne	r2, [r3, #24]
   477fc:	ldr	r3, [r4, #24]
   47800:	cmp	r3, #0
   47804:	beq	47a3c <fputs@plt+0x43128>
   47808:	ldr	r2, [r4, #20]
   4780c:	str	r2, [r3, #20]
   47810:	ldrb	r2, [r4, #12]
   47814:	mov	r3, #0
   47818:	str	r3, [r4, #24]
   4781c:	tst	r2, #32
   47820:	str	r3, [r4, #20]
   47824:	bne	4782c <fputs@plt+0x42f18>
   47828:	bl	284ac <fputs@plt+0x23b98>
   4782c:	ldr	r2, [sp, #28]
   47830:	ldr	r3, [r5]
   47834:	cmp	r2, r3
   47838:	bne	47c3c <fputs@plt+0x43328>
   4783c:	add	sp, sp, #36	; 0x24
   47840:	pop	{r4, r5, r6, r7, pc}
   47844:	ldrd	r2, [r4, #48]	; 0x30
   47848:	orrs	r1, r2, r3
   4784c:	bne	47adc <fputs@plt+0x431c8>
   47850:	ldrd	r2, [r4, #40]	; 0x28
   47854:	orrs	r1, r2, r3
   47858:	beq	477d8 <fputs@plt+0x42ec4>
   4785c:	ldr	r0, [r0, #124]	; 0x7c
   47860:	add	r1, r4, #32
   47864:	add	r2, r4, #56	; 0x38
   47868:	bl	59cb8 <fputs@plt+0x553a4>
   4786c:	ldr	r0, [r4, #4]
   47870:	b	477d8 <fputs@plt+0x42ec4>
   47874:	ldrb	r3, [r0, #24]
   47878:	tst	r3, #4
   4787c:	bne	47af0 <fputs@plt+0x431dc>
   47880:	ldrb	r3, [r0, #25]
   47884:	add	r1, r4, #32
   47888:	orr	r3, r3, #1
   4788c:	strb	r3, [r0, #25]
   47890:	ldr	r0, [r4, #4]
   47894:	add	r0, r0, #96	; 0x60
   47898:	bl	41ab4 <fputs@plt+0x3d1a0>
   4789c:	ldr	r0, [r4, #52]	; 0x34
   478a0:	bl	4140 <free@plt>
   478a4:	ldr	r0, [r4, #4]
   478a8:	b	477d8 <fputs@plt+0x42ec4>
   478ac:	ldr	r2, [r4, #32]
   478b0:	cmp	r2, #0
   478b4:	beq	477d8 <fputs@plt+0x42ec4>
   478b8:	ldr	r3, [r4, #48]	; 0x30
   478bc:	cmp	r3, #0
   478c0:	ldrne	r1, [r4, #52]	; 0x34
   478c4:	strne	r1, [r3, #20]
   478c8:	ldr	r3, [r4, #52]	; 0x34
   478cc:	cmp	r3, #0
   478d0:	beq	47bac <fputs@plt+0x43298>
   478d4:	ldr	r2, [r4, #48]	; 0x30
   478d8:	str	r2, [r3, #16]
   478dc:	mov	r2, #0
   478e0:	ldr	r3, [r4, #4]
   478e4:	str	r2, [r4, #52]	; 0x34
   478e8:	str	r2, [r4, #48]	; 0x30
   478ec:	b	477bc <fputs@plt+0x42ea8>
   478f0:	ldr	r2, [r4, #32]
   478f4:	cmp	r2, #0
   478f8:	beq	477d8 <fputs@plt+0x42ec4>
   478fc:	ldr	r3, [r4, #44]	; 0x2c
   47900:	cmp	r3, #0
   47904:	ldrne	r1, [r4, #48]	; 0x30
   47908:	strne	r1, [r3, #16]
   4790c:	ldr	r3, [r4, #48]	; 0x30
   47910:	cmp	r3, #0
   47914:	beq	47b3c <fputs@plt+0x43228>
   47918:	ldr	r2, [r4, #44]	; 0x2c
   4791c:	str	r2, [r3, #12]
   47920:	mov	r2, #0
   47924:	ldr	r3, [r4, #4]
   47928:	str	r2, [r4, #48]	; 0x30
   4792c:	str	r2, [r4, #44]	; 0x2c
   47930:	b	477bc <fputs@plt+0x42ea8>
   47934:	ldr	r3, [r4, #32]
   47938:	ldr	r0, [r4, #36]	; 0x24
   4793c:	cmp	r3, #0
   47940:	beq	47a94 <fputs@plt+0x43180>
   47944:	cmp	r0, #0
   47948:	beq	47a94 <fputs@plt+0x43180>
   4794c:	ldr	r6, [r4, #44]	; 0x2c
   47950:	cmp	r6, #0
   47954:	beq	47a94 <fputs@plt+0x43180>
   47958:	ldrb	r3, [r6]
   4795c:	cmp	r3, #62	; 0x3e
   47960:	beq	47a94 <fputs@plt+0x43180>
   47964:	add	r7, sp, #4
   47968:	b	479b4 <fputs@plt+0x430a0>
   4796c:	cmp	r3, #77	; 0x4d
   47970:	movne	r0, #0
   47974:	bne	479a4 <fputs@plt+0x43090>
   47978:	ldr	r2, [r4, #32]
   4797c:	mov	r1, r7
   47980:	ldr	r0, [r4, #36]	; 0x24
   47984:	ldr	r3, [r4, #4]
   47988:	ldr	r2, [r2]
   4798c:	str	r0, [sp, #8]
   47990:	str	r2, [sp, #4]
   47994:	ldr	r2, [r6, #8]
   47998:	str	r2, [sp, #12]
   4799c:	ldr	r0, [r3, #140]	; 0x8c
   479a0:	bl	58774 <fputs@plt+0x53e60>
   479a4:	bl	4140 <free@plt>
   479a8:	ldrb	r3, [r6, #32]!
   479ac:	cmp	r3, #62	; 0x3e
   479b0:	beq	47a90 <fputs@plt+0x4317c>
   479b4:	cmp	r3, #80	; 0x50
   479b8:	beq	479c4 <fputs@plt+0x430b0>
   479bc:	cmp	r3, #87	; 0x57
   479c0:	bne	4796c <fputs@plt+0x43058>
   479c4:	ldr	r2, [r4, #32]
   479c8:	mov	r1, r7
   479cc:	ldr	r0, [r4, #36]	; 0x24
   479d0:	ldr	r3, [r4, #4]
   479d4:	ldr	r2, [r2]
   479d8:	str	r0, [sp, #8]
   479dc:	str	r2, [sp, #4]
   479e0:	ldr	r2, [r6, #8]
   479e4:	str	r2, [sp, #12]
   479e8:	ldr	r0, [r3, #144]	; 0x90
   479ec:	bl	58774 <fputs@plt+0x53e60>
   479f0:	b	479a4 <fputs@plt+0x43090>
   479f4:	ldrb	r3, [r0, #25]
   479f8:	orr	r3, r3, #2
   479fc:	strb	r3, [r0, #25]
   47a00:	ldr	r3, [r4, #40]	; 0x28
   47a04:	ldr	r1, [r4, #4]
   47a08:	cmp	r3, #0
   47a0c:	ldrne	r2, [r4, #44]	; 0x2c
   47a10:	strne	r2, [r3, #12]
   47a14:	ldr	r3, [r4, #44]	; 0x2c
   47a18:	cmp	r3, #0
   47a1c:	beq	47b04 <fputs@plt+0x431f0>
   47a20:	ldr	r2, [r4, #40]	; 0x28
   47a24:	str	r2, [r3, #8]
   47a28:	mov	r3, #0
   47a2c:	ldr	r0, [r4, #4]
   47a30:	str	r3, [r4, #44]	; 0x2c
   47a34:	str	r3, [r4, #40]	; 0x28
   47a38:	b	477d8 <fputs@plt+0x42ec4>
   47a3c:	ldr	r3, [r0, #1120]	; 0x460
   47a40:	cmp	r4, r3
   47a44:	ldreq	r3, [r4, #20]
   47a48:	streq	r3, [r0, #1120]	; 0x460
   47a4c:	beq	47810 <fputs@plt+0x42efc>
   47a50:	ldr	r0, [pc, #496]	; 47c48 <fputs@plt+0x43334>
   47a54:	mov	r2, #192	; 0xc0
   47a58:	ldr	r1, [pc, #492]	; 47c4c <fputs@plt+0x43338>
   47a5c:	ldr	r3, [pc, #492]	; 47c50 <fputs@plt+0x4333c>
   47a60:	add	r0, pc, r0
   47a64:	add	r1, pc, r1
   47a68:	add	r3, pc, r3
   47a6c:	bl	5ac34 <fputs@plt+0x56320>
   47a70:	ldr	r0, [pc, #476]	; 47c54 <fputs@plt+0x43340>
   47a74:	mov	r2, #185	; 0xb9
   47a78:	ldr	r1, [pc, #472]	; 47c58 <fputs@plt+0x43344>
   47a7c:	ldr	r3, [pc, #472]	; 47c5c <fputs@plt+0x43348>
   47a80:	add	r0, pc, r0
   47a84:	add	r1, pc, r1
   47a88:	add	r3, pc, r3
   47a8c:	bl	5aef4 <fputs@plt+0x565e0>
   47a90:	ldr	r0, [r4, #36]	; 0x24
   47a94:	bl	4140 <free@plt>
   47a98:	ldr	r2, [r4, #32]
   47a9c:	cmp	r2, #0
   47aa0:	beq	477d4 <fputs@plt+0x42ec0>
   47aa4:	ldr	r3, [r4, #56]	; 0x38
   47aa8:	cmp	r3, #0
   47aac:	ldrne	r1, [r4, #60]	; 0x3c
   47ab0:	strne	r1, [r3, #28]
   47ab4:	ldr	r3, [r4, #60]	; 0x3c
   47ab8:	cmp	r3, #0
   47abc:	beq	47be4 <fputs@plt+0x432d0>
   47ac0:	ldr	r2, [r4, #56]	; 0x38
   47ac4:	str	r2, [r3, #24]
   47ac8:	mov	r2, #0
   47acc:	ldr	r3, [r4, #4]
   47ad0:	str	r2, [r4, #60]	; 0x3c
   47ad4:	str	r2, [r4, #56]	; 0x38
   47ad8:	b	477bc <fputs@plt+0x42ea8>
   47adc:	ldr	r0, [r0, #128]	; 0x80
   47ae0:	add	r1, r4, #48	; 0x30
   47ae4:	bl	58774 <fputs@plt+0x53e60>
   47ae8:	ldr	r0, [r4, #4]
   47aec:	b	47850 <fputs@plt+0x42f3c>
   47af0:	ldr	r1, [r4, #52]	; 0x34
   47af4:	ldrd	r2, [r4, #40]	; 0x28
   47af8:	bl	2c6e4 <fputs@plt+0x27dd0>
   47afc:	ldr	r0, [r4, #4]
   47b00:	b	47880 <fputs@plt+0x42f6c>
   47b04:	ldr	r2, [r1, #132]	; 0x84
   47b08:	add	r3, r4, #32
   47b0c:	cmp	r2, r3
   47b10:	ldreq	r3, [r4, #40]	; 0x28
   47b14:	streq	r3, [r1, #132]	; 0x84
   47b18:	beq	47a28 <fputs@plt+0x43114>
   47b1c:	ldr	r0, [pc, #316]	; 47c60 <fputs@plt+0x4334c>
   47b20:	mov	r2, #87	; 0x57
   47b24:	ldr	r1, [pc, #312]	; 47c64 <fputs@plt+0x43350>
   47b28:	ldr	r3, [pc, #312]	; 47c68 <fputs@plt+0x43354>
   47b2c:	add	r0, pc, r0
   47b30:	add	r1, pc, r1
   47b34:	add	r3, pc, r3
   47b38:	bl	5ac34 <fputs@plt+0x56320>
   47b3c:	ldr	r1, [r2, #28]
   47b40:	add	r3, r4, #32
   47b44:	cmp	r1, r3
   47b48:	ldreq	r3, [r4, #44]	; 0x2c
   47b4c:	streq	r3, [r2, #28]
   47b50:	beq	47920 <fputs@plt+0x4300c>
   47b54:	ldr	r0, [pc, #272]	; 47c6c <fputs@plt+0x43358>
   47b58:	mov	r2, #116	; 0x74
   47b5c:	ldr	r1, [pc, #268]	; 47c70 <fputs@plt+0x4335c>
   47b60:	ldr	r3, [pc, #268]	; 47c74 <fputs@plt+0x43360>
   47b64:	add	r0, pc, r0
   47b68:	add	r1, pc, r1
   47b6c:	add	r3, pc, r3
   47b70:	bl	5ac34 <fputs@plt+0x56320>
   47b74:	ldr	r1, [r2, #32]
   47b78:	add	r3, r4, #32
   47b7c:	cmp	r1, r3
   47b80:	ldreq	r3, [r4, #36]	; 0x24
   47b84:	streq	r3, [r2, #32]
   47b88:	beq	477ac <fputs@plt+0x42e98>
   47b8c:	ldr	r0, [pc, #228]	; 47c78 <fputs@plt+0x43364>
   47b90:	mov	r2, #127	; 0x7f
   47b94:	ldr	r1, [pc, #224]	; 47c7c <fputs@plt+0x43368>
   47b98:	ldr	r3, [pc, #224]	; 47c80 <fputs@plt+0x4336c>
   47b9c:	add	r0, pc, r0
   47ba0:	add	r1, pc, r1
   47ba4:	add	r3, pc, r3
   47ba8:	bl	5ac34 <fputs@plt+0x56320>
   47bac:	ldr	r1, [r2, #20]
   47bb0:	add	r3, r4, #32
   47bb4:	cmp	r1, r3
   47bb8:	ldreq	r3, [r4, #48]	; 0x30
   47bbc:	streq	r3, [r2, #20]
   47bc0:	beq	478dc <fputs@plt+0x42fc8>
   47bc4:	ldr	r0, [pc, #184]	; 47c84 <fputs@plt+0x43370>
   47bc8:	mov	r2, #105	; 0x69
   47bcc:	ldr	r1, [pc, #180]	; 47c88 <fputs@plt+0x43374>
   47bd0:	ldr	r3, [pc, #180]	; 47c8c <fputs@plt+0x43378>
   47bd4:	add	r0, pc, r0
   47bd8:	add	r1, pc, r1
   47bdc:	add	r3, pc, r3
   47be0:	bl	5ac34 <fputs@plt+0x56320>
   47be4:	ldr	r1, [r2, #24]
   47be8:	add	r3, r4, #32
   47bec:	cmp	r1, r3
   47bf0:	ldreq	r3, [r4, #56]	; 0x38
   47bf4:	streq	r3, [r2, #24]
   47bf8:	beq	47ac8 <fputs@plt+0x431b4>
   47bfc:	ldr	r0, [pc, #140]	; 47c90 <fputs@plt+0x4337c>
   47c00:	mov	r2, #176	; 0xb0
   47c04:	ldr	r1, [pc, #136]	; 47c94 <fputs@plt+0x43380>
   47c08:	ldr	r3, [pc, #136]	; 47c98 <fputs@plt+0x43384>
   47c0c:	add	r0, pc, r0
   47c10:	add	r1, pc, r1
   47c14:	add	r3, pc, r3
   47c18:	bl	5ac34 <fputs@plt+0x56320>
   47c1c:	ldr	r0, [pc, #120]	; 47c9c <fputs@plt+0x43388>
   47c20:	mov	r2, #68	; 0x44
   47c24:	ldr	r1, [pc, #116]	; 47ca0 <fputs@plt+0x4338c>
   47c28:	ldr	r3, [pc, #116]	; 47ca4 <fputs@plt+0x43390>
   47c2c:	add	r0, pc, r0
   47c30:	add	r1, pc, r1
   47c34:	add	r3, pc, r3
   47c38:	bl	5ac34 <fputs@plt+0x56320>
   47c3c:	bl	453c <__stack_chk_fail@plt>
   47c40:	andeq	r4, r4, r0, ror r4
   47c44:	andeq	r0, r0, r0, lsr r4
   47c48:	andeq	sp, r1, r4, lsr ip
   47c4c:	andeq	r7, r2, r8, lsl #26
   47c50:	strdeq	r7, [r2], -r0
   47c54:	andeq	r7, r2, r0, lsr #26
   47c58:	andeq	r7, r2, r8, ror #25
   47c5c:	ldrdeq	r7, [r2], -r0
   47c60:	andeq	sp, r1, r8, ror #22
   47c64:	andeq	r7, r2, ip, lsr ip
   47c68:	andeq	r7, r2, r4, lsr #24
   47c6c:	andeq	sp, r1, r0, lsr fp
   47c70:	andeq	r7, r2, r4, lsl #24
   47c74:	andeq	r7, r2, ip, ror #23
   47c78:	strdeq	sp, [r1], -r8
   47c7c:	andeq	r7, r2, ip, asr #23
   47c80:			; <UNDEFINED> instruction: 0x00027bb4
   47c84:	andeq	sp, r1, r0, asr #21
   47c88:	muleq	r2, r4, fp
   47c8c:	andeq	r7, r2, ip, ror fp
   47c90:	andeq	sp, r1, r8, lsl #21
   47c94:	andeq	r7, r2, ip, asr fp
   47c98:	andeq	r7, r2, r4, asr #22
   47c9c:	andeq	r6, r2, r0, lsl #3
   47ca0:	andeq	r7, r2, ip, lsr fp
   47ca4:	andeq	r7, r2, r4, lsr #22
   47ca8:	push	{r4, lr}
   47cac:	subs	r4, r0, #0
   47cb0:	beq	47cd0 <fputs@plt+0x433bc>
   47cb4:	ldr	r3, [r4]
   47cb8:	cmp	r3, #0
   47cbc:	beq	47cf4 <fputs@plt+0x433e0>
   47cc0:	cmp	r3, #1
   47cc4:	bls	47cd8 <fputs@plt+0x433c4>
   47cc8:	sub	r3, r3, #1
   47ccc:	str	r3, [r4]
   47cd0:	mov	r0, #0
   47cd4:	pop	{r4, pc}
   47cd8:	bl	47718 <fputs@plt+0x42e04>
   47cdc:	ldr	r0, [r4, #16]
   47ce0:	bl	4140 <free@plt>
   47ce4:	mov	r0, r4
   47ce8:	bl	4140 <free@plt>
   47cec:	mov	r0, #0
   47cf0:	pop	{r4, pc}
   47cf4:	ldr	r0, [pc, #24]	; 47d14 <fputs@plt+0x43400>
   47cf8:	mov	r2, #203	; 0xcb
   47cfc:	ldr	r1, [pc, #20]	; 47d18 <fputs@plt+0x43404>
   47d00:	ldr	r3, [pc, #20]	; 47d1c <fputs@plt+0x43408>
   47d04:	add	r0, pc, r0
   47d08:	add	r1, pc, r1
   47d0c:	add	r3, pc, r3
   47d10:	bl	5ac34 <fputs@plt+0x56320>
   47d14:	andeq	r7, r2, ip, lsl #21
   47d18:	andeq	r7, r2, r4, ror #20
   47d1c:	ldrdeq	r7, [r2], -r0
   47d20:	push	{r3, r4, r5, lr}
   47d24:	ldr	r3, [r0, #12]
   47d28:	cmp	r3, #0
   47d2c:	beq	47db8 <fputs@plt+0x434a4>
   47d30:	ldr	r3, [r1, #12]
   47d34:	cmp	r3, #0
   47d38:	beq	47dd8 <fputs@plt+0x434c4>
   47d3c:	ldrb	r3, [r0, #20]
   47d40:	lsrs	r3, r3, #5
   47d44:	ldrb	r3, [r1, #20]
   47d48:	beq	47da0 <fputs@plt+0x4348c>
   47d4c:	lsrs	r3, r3, #5
   47d50:	beq	47db0 <fputs@plt+0x4349c>
   47d54:	ldrd	r4, [r0, #48]	; 0x30
   47d58:	ldrd	r2, [r1, #48]	; 0x30
   47d5c:	cmp	r5, r3
   47d60:	cmpeq	r4, r2
   47d64:	bcc	47db0 <fputs@plt+0x4349c>
   47d68:	bhi	47da8 <fputs@plt+0x43494>
   47d6c:	ldrd	r2, [r0, #24]
   47d70:	ldrd	r4, [r1, #24]
   47d74:	cmp	r2, r4
   47d78:	sbcs	ip, r3, r5
   47d7c:	blt	47db0 <fputs@plt+0x4349c>
   47d80:	cmp	r4, r2
   47d84:	sbcs	ip, r5, r3
   47d88:	blt	47da8 <fputs@plt+0x43494>
   47d8c:	cmp	r0, r1
   47d90:	bcc	47db0 <fputs@plt+0x4349c>
   47d94:	movls	r0, #0
   47d98:	movhi	r0, #1
   47d9c:	pop	{r3, r4, r5, pc}
   47da0:	lsrs	r3, r3, #5
   47da4:	beq	47d54 <fputs@plt+0x43440>
   47da8:	mov	r0, #1
   47dac:	pop	{r3, r4, r5, pc}
   47db0:	mvn	r0, #0
   47db4:	pop	{r3, r4, r5, pc}
   47db8:	ldr	r0, [pc, #56]	; 47df8 <fputs@plt+0x434e4>
   47dbc:	mov	r2, #231	; 0xe7
   47dc0:	ldr	r1, [pc, #52]	; 47dfc <fputs@plt+0x434e8>
   47dc4:	ldr	r3, [pc, #52]	; 47e00 <fputs@plt+0x434ec>
   47dc8:	add	r0, pc, r0
   47dcc:	add	r1, pc, r1
   47dd0:	add	r3, pc, r3
   47dd4:	bl	5ac34 <fputs@plt+0x56320>
   47dd8:	ldr	r0, [pc, #36]	; 47e04 <fputs@plt+0x434f0>
   47ddc:	mov	r2, #232	; 0xe8
   47de0:	ldr	r1, [pc, #32]	; 47e08 <fputs@plt+0x434f4>
   47de4:	ldr	r3, [pc, #32]	; 47e0c <fputs@plt+0x434f8>
   47de8:	add	r0, pc, r0
   47dec:	add	r1, pc, r1
   47df0:	add	r3, pc, r3
   47df4:	bl	5ac34 <fputs@plt+0x56320>
   47df8:	andeq	r7, r2, r0, lsr #29
   47dfc:	andeq	r7, r2, r4, ror #24
   47e00:	andeq	r7, r2, r8, lsl #23
   47e04:	andeq	r7, r2, ip, lsl #29
   47e08:	andeq	r7, r2, r4, asr #24
   47e0c:	andeq	r7, r2, r8, ror #22
   47e10:	ldr	r3, [pc, #296]	; 47f40 <fputs@plt+0x4362c>
   47e14:	ldr	ip, [pc, #296]	; 47f44 <fputs@plt+0x43630>
   47e18:	add	r3, pc, r3
   47e1c:	push	{r4, r5, lr}
   47e20:	subs	r4, r0, #0
   47e24:	mov	r0, r3
   47e28:	sub	sp, sp, #28
   47e2c:	ldr	r5, [r0, ip]
   47e30:	mov	r3, #0
   47e34:	str	r3, [sp]
   47e38:	str	r3, [sp, #4]
   47e3c:	ldr	r0, [r5]
   47e40:	str	r3, [sp, #8]
   47e44:	str	r3, [sp, #12]
   47e48:	str	r0, [sp, #20]
   47e4c:	beq	47f20 <fputs@plt+0x4360c>
   47e50:	ldrb	r3, [r4, #20]
   47e54:	tst	r3, #31
   47e58:	bne	47f00 <fputs@plt+0x435ec>
   47e5c:	cmp	r1, #0
   47e60:	beq	47ee0 <fputs@plt+0x435cc>
   47e64:	ldrb	r3, [r4, #80]	; 0x50
   47e68:	cmn	r1, #1
   47e6c:	ldr	r0, [r4, #4]
   47e70:	str	r2, [sp]
   47e74:	orreq	r2, r2, #1073741824	; 0x40000000
   47e78:	streq	r2, [sp]
   47e7c:	tst	r3, #1
   47e80:	str	r4, [sp, #8]
   47e84:	mov	r3, sp
   47e88:	movne	r1, #3
   47e8c:	moveq	r1, #1
   47e90:	ldr	r2, [r4, #68]	; 0x44
   47e94:	ldr	r0, [r0, #4]
   47e98:	bl	47b8 <epoll_ctl@plt>
   47e9c:	cmp	r0, #0
   47ea0:	blt	47ecc <fputs@plt+0x435b8>
   47ea4:	ldrb	r3, [r4, #80]	; 0x50
   47ea8:	mov	r0, #0
   47eac:	orr	r3, r3, #1
   47eb0:	strb	r3, [r4, #80]	; 0x50
   47eb4:	ldr	r2, [sp, #20]
   47eb8:	ldr	r3, [r5]
   47ebc:	cmp	r2, r3
   47ec0:	bne	47edc <fputs@plt+0x435c8>
   47ec4:	add	sp, sp, #28
   47ec8:	pop	{r4, r5, pc}
   47ecc:	bl	48cc <__errno_location@plt>
   47ed0:	ldr	r0, [r0]
   47ed4:	rsb	r0, r0, #0
   47ed8:	b	47eb4 <fputs@plt+0x435a0>
   47edc:	bl	453c <__stack_chk_fail@plt>
   47ee0:	ldr	r0, [pc, #96]	; 47f48 <fputs@plt+0x43634>
   47ee4:	movw	r2, #498	; 0x1f2
   47ee8:	ldr	r1, [pc, #92]	; 47f4c <fputs@plt+0x43638>
   47eec:	ldr	r3, [pc, #92]	; 47f50 <fputs@plt+0x4363c>
   47ef0:	add	r0, pc, r0
   47ef4:	add	r1, pc, r1
   47ef8:	add	r3, pc, r3
   47efc:	bl	5ac34 <fputs@plt+0x56320>
   47f00:	ldr	r0, [pc, #76]	; 47f54 <fputs@plt+0x43640>
   47f04:	movw	r2, #497	; 0x1f1
   47f08:	ldr	r1, [pc, #72]	; 47f58 <fputs@plt+0x43644>
   47f0c:	ldr	r3, [pc, #72]	; 47f5c <fputs@plt+0x43648>
   47f10:	add	r0, pc, r0
   47f14:	add	r1, pc, r1
   47f18:	add	r3, pc, r3
   47f1c:	bl	5ac34 <fputs@plt+0x56320>
   47f20:	ldr	r0, [pc, #56]	; 47f60 <fputs@plt+0x4364c>
   47f24:	mov	r2, #496	; 0x1f0
   47f28:	ldr	r1, [pc, #52]	; 47f64 <fputs@plt+0x43650>
   47f2c:	ldr	r3, [pc, #52]	; 47f68 <fputs@plt+0x43654>
   47f30:	add	r0, pc, r0
   47f34:	add	r1, pc, r1
   47f38:	add	r3, pc, r3
   47f3c:	bl	5ac34 <fputs@plt+0x56320>
   47f40:	andeq	r3, r4, r8, ror sp
   47f44:	andeq	r0, r0, r0, lsr r4
   47f48:	andeq	r7, r2, r0, lsl #29
   47f4c:	andeq	r7, r2, ip, lsr fp
   47f50:	andeq	r7, r2, ip, asr r9
   47f54:	andeq	r7, r2, r0, ror sp
   47f58:	andeq	r7, r2, ip, lsl fp
   47f5c:	andeq	r7, r2, ip, lsr r9
   47f60:	andeq	r0, r2, r4, lsr #30
   47f64:	strdeq	r7, [r2], -ip
   47f68:	andeq	r7, r2, ip, lsl r9
   47f6c:	ldr	r2, [pc, #228]	; 48058 <fputs@plt+0x43744>
   47f70:	mov	r3, #0
   47f74:	ldr	r1, [pc, #224]	; 4805c <fputs@plt+0x43748>
   47f78:	add	r2, pc, r2
   47f7c:	push	{r4, r5, r6, lr}
   47f80:	subs	r4, r0, #0
   47f84:	ldr	r5, [r2, r1]
   47f88:	sub	sp, sp, #24
   47f8c:	str	r3, [sp]
   47f90:	ldr	r2, [r5]
   47f94:	str	r3, [sp, #4]
   47f98:	str	r3, [sp, #8]
   47f9c:	str	r3, [sp, #12]
   47fa0:	str	r2, [sp, #20]
   47fa4:	beq	48038 <fputs@plt+0x43724>
   47fa8:	ldr	r6, [r4, #8]
   47fac:	mov	r2, #2048	; 0x800
   47fb0:	add	r1, r4, #192	; 0xc0
   47fb4:	movt	r2, #8
   47fb8:	mov	r0, r6
   47fbc:	bl	3e64 <signalfd@plt>
   47fc0:	subs	r2, r0, #0
   47fc4:	blt	48024 <fputs@plt+0x43710>
   47fc8:	cmp	r6, #0
   47fcc:	str	r2, [r4, #8]
   47fd0:	blt	47ff0 <fputs@plt+0x436dc>
   47fd4:	mov	r0, #0
   47fd8:	ldr	r2, [sp, #20]
   47fdc:	ldr	r3, [r5]
   47fe0:	cmp	r2, r3
   47fe4:	bne	48034 <fputs@plt+0x43720>
   47fe8:	add	sp, sp, #24
   47fec:	pop	{r4, r5, r6, pc}
   47ff0:	mov	ip, #1
   47ff4:	ldr	r0, [r4, #4]
   47ff8:	mov	r1, ip
   47ffc:	mov	r3, sp
   48000:	str	ip, [sp]
   48004:	mov	ip, #6
   48008:	str	ip, [sp, #8]
   4800c:	bl	47b8 <epoll_ctl@plt>
   48010:	cmp	r0, #0
   48014:	bge	47fd4 <fputs@plt+0x436c0>
   48018:	ldr	r0, [r4, #8]
   4801c:	bl	4ec84 <fputs@plt+0x4a370>
   48020:	str	r0, [r4, #8]
   48024:	bl	48cc <__errno_location@plt>
   48028:	ldr	r0, [r0]
   4802c:	rsb	r0, r0, #0
   48030:	b	47fd8 <fputs@plt+0x436c4>
   48034:	bl	453c <__stack_chk_fail@plt>
   48038:	ldr	r0, [pc, #32]	; 48060 <fputs@plt+0x4374c>
   4803c:	movw	r2, #605	; 0x25d
   48040:	ldr	r1, [pc, #28]	; 48064 <fputs@plt+0x43750>
   48044:	ldr	r3, [pc, #28]	; 48068 <fputs@plt+0x43754>
   48048:	add	r0, pc, r0
   4804c:	add	r1, pc, r1
   48050:	add	r3, pc, r3
   48054:	bl	5ac34 <fputs@plt+0x56320>
   48058:	andeq	r3, r4, r8, lsl ip
   4805c:	andeq	r0, r0, r0, lsr r4
   48060:	ldrdeq	r2, [r2], -r8
   48064:	andeq	r7, r2, r4, ror #19
   48068:	andeq	r7, r2, r4, asr r8
   4806c:	cmp	r0, #0
   48070:	push	{r3, lr}
   48074:	beq	480c4 <fputs@plt+0x437b0>
   48078:	sub	r1, r1, #1
   4807c:	cmp	r1, #4
   48080:	addls	pc, pc, r1, lsl #2
   48084:	b	480e4 <fputs@plt+0x437d0>
   48088:	b	480a4 <fputs@plt+0x43790>
   4808c:	b	480ac <fputs@plt+0x43798>
   48090:	b	480b4 <fputs@plt+0x437a0>
   48094:	b	480bc <fputs@plt+0x437a8>
   48098:	b	4809c <fputs@plt+0x43788>
   4809c:	add	r0, r0, #152	; 0x98
   480a0:	pop	{r3, pc}
   480a4:	add	r0, r0, #24
   480a8:	pop	{r3, pc}
   480ac:	add	r0, r0, #56	; 0x38
   480b0:	pop	{r3, pc}
   480b4:	add	r0, r0, #88	; 0x58
   480b8:	pop	{r3, pc}
   480bc:	add	r0, r0, #120	; 0x78
   480c0:	pop	{r3, pc}
   480c4:	ldr	r0, [pc, #32]	; 480ec <fputs@plt+0x437d8>
   480c8:	mov	r2, #568	; 0x238
   480cc:	ldr	r1, [pc, #28]	; 480f0 <fputs@plt+0x437dc>
   480d0:	ldr	r3, [pc, #28]	; 480f4 <fputs@plt+0x437e0>
   480d4:	add	r0, pc, r0
   480d8:	add	r1, pc, r1
   480dc:	add	r3, pc, r3
   480e0:	bl	5ac34 <fputs@plt+0x56320>
   480e4:	mov	r0, #0
   480e8:	pop	{r3, pc}
   480ec:	andeq	r2, r2, ip, asr #20
   480f0:	andeq	r7, r2, r8, asr r9
   480f4:			; <UNDEFINED> instruction: 0x000278bc
   480f8:	ldr	r3, [pc, #460]	; 482cc <fputs@plt+0x439b8>
   480fc:	ldr	r2, [pc, #460]	; 482d0 <fputs@plt+0x439bc>
   48100:	add	r3, pc, r3
   48104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48108:	subs	r6, r0, #0
   4810c:	ldr	r8, [r3, r2]
   48110:	sub	sp, sp, #28
   48114:	ldr	r3, [r8]
   48118:	str	r3, [sp, #20]
   4811c:	beq	4824c <fputs@plt+0x43938>
   48120:	ldrb	r3, [r6, #20]
   48124:	sbfx	r3, r3, #0, #5
   48128:	cmp	r3, #10
   4812c:	beq	4826c <fputs@plt+0x43958>
   48130:	ldrb	r3, [r6, #21]
   48134:	and	r2, r3, #1
   48138:	cmp	r2, r1
   4813c:	beq	481b0 <fputs@plt+0x4389c>
   48140:	cmp	r1, #0
   48144:	bfi	r3, r1, #0, #1
   48148:	strb	r3, [r6, #21]
   4814c:	ldr	r3, [r6, #4]
   48150:	bne	481cc <fputs@plt+0x438b8>
   48154:	mov	r1, r6
   48158:	add	r2, r6, #32
   4815c:	ldr	r0, [r3, #16]
   48160:	bl	59cb8 <fputs@plt+0x553a4>
   48164:	cmp	r0, #0
   48168:	beq	482ac <fputs@plt+0x43998>
   4816c:	ldrb	r7, [r6, #20]
   48170:	sub	r5, sp, #4
   48174:	ldr	sl, [pc, #344]	; 482d4 <fputs@plt+0x439c0>
   48178:	add	fp, sp, #16
   4817c:	sbfx	r7, r7, #0, #5
   48180:	add	sl, pc, sl
   48184:	mov	r4, sl
   48188:	mov	ip, sp
   4818c:	ldm	r4!, {r0, r1, r2, r3}
   48190:	ldr	r4, [r4]
   48194:	stmia	ip!, {r0, r1, r2, r3}
   48198:	str	r4, [ip]
   4819c:	ldr	r3, [r5, #4]!
   481a0:	cmp	r3, r7
   481a4:	beq	48200 <fputs@plt+0x438ec>
   481a8:	cmp	r5, fp
   481ac:	bne	48184 <fputs@plt+0x43870>
   481b0:	mov	r0, #0
   481b4:	ldr	r2, [sp, #20]
   481b8:	ldr	r3, [r8]
   481bc:	cmp	r2, r3
   481c0:	bne	48248 <fputs@plt+0x43934>
   481c4:	add	sp, sp, #28
   481c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   481cc:	mov	r0, #344	; 0x158
   481d0:	mov	r1, r6
   481d4:	ldrd	r4, [r3, r0]
   481d8:	add	r2, r6, #32
   481dc:	strd	r4, [r6, #40]	; 0x28
   481e0:	ldr	r0, [r3, #16]
   481e4:	bl	59bf4 <fputs@plt+0x552e0>
   481e8:	cmp	r0, #0
   481ec:	bge	4816c <fputs@plt+0x43858>
   481f0:	ldrb	r3, [r6, #21]
   481f4:	bfc	r3, #0, #1
   481f8:	strb	r3, [r6, #21]
   481fc:	b	481b4 <fputs@plt+0x438a0>
   48200:	mov	r1, r7
   48204:	ldr	r0, [r6, #4]
   48208:	bl	4806c <fputs@plt+0x43758>
   4820c:	subs	r4, r0, #0
   48210:	beq	4828c <fputs@plt+0x43978>
   48214:	mov	r1, r6
   48218:	add	r2, r6, #88	; 0x58
   4821c:	ldr	r0, [r4, #4]
   48220:	bl	59cf0 <fputs@plt+0x553dc>
   48224:	mov	r1, r6
   48228:	ldr	r0, [r4, #8]
   4822c:	add	r2, r6, #92	; 0x5c
   48230:	bl	59cf0 <fputs@plt+0x553dc>
   48234:	ldrb	r3, [r4, #24]
   48238:	mov	r0, #0
   4823c:	orr	r3, r3, #1
   48240:	strb	r3, [r4, #24]
   48244:	b	481b4 <fputs@plt+0x438a0>
   48248:	bl	453c <__stack_chk_fail@plt>
   4824c:	ldr	r0, [pc, #132]	; 482d8 <fputs@plt+0x439c4>
   48250:	movw	r2, #746	; 0x2ea
   48254:	ldr	r1, [pc, #128]	; 482dc <fputs@plt+0x439c8>
   48258:	ldr	r3, [pc, #128]	; 482e0 <fputs@plt+0x439cc>
   4825c:	add	r0, pc, r0
   48260:	add	r1, pc, r1
   48264:	add	r3, pc, r3
   48268:	bl	5ac34 <fputs@plt+0x56320>
   4826c:	ldr	r0, [pc, #112]	; 482e4 <fputs@plt+0x439d0>
   48270:	movw	r2, #747	; 0x2eb
   48274:	ldr	r1, [pc, #108]	; 482e8 <fputs@plt+0x439d4>
   48278:	ldr	r3, [pc, #108]	; 482ec <fputs@plt+0x439d8>
   4827c:	add	r0, pc, r0
   48280:	add	r1, pc, r1
   48284:	add	r3, pc, r3
   48288:	bl	5ac34 <fputs@plt+0x56320>
   4828c:	ldr	r0, [pc, #92]	; 482f0 <fputs@plt+0x439dc>
   48290:	movw	r2, #769	; 0x301
   48294:	ldr	r1, [pc, #88]	; 482f4 <fputs@plt+0x439e0>
   48298:	ldr	r3, [pc, #88]	; 482f8 <fputs@plt+0x439e4>
   4829c:	add	r0, pc, r0
   482a0:	add	r1, pc, r1
   482a4:	add	r3, pc, r3
   482a8:	bl	5ac34 <fputs@plt+0x56320>
   482ac:	ldr	r0, [pc, #72]	; 482fc <fputs@plt+0x439e8>
   482b0:	movw	r2, #763	; 0x2fb
   482b4:	ldr	r1, [pc, #68]	; 48300 <fputs@plt+0x439ec>
   482b8:	ldr	r3, [pc, #68]	; 48304 <fputs@plt+0x439f0>
   482bc:	add	r0, pc, r0
   482c0:	add	r1, pc, r1
   482c4:	add	r3, pc, r3
   482c8:	bl	5ac34 <fputs@plt+0x56320>
   482cc:	muleq	r4, r0, sl
   482d0:	andeq	r0, r0, r0, lsr r4
   482d4:	muleq	r2, r4, r6
   482d8:	strdeq	r0, [r2], -r8
   482dc:	ldrdeq	r7, [r2], -r0
   482e0:	andeq	r7, r2, r8, asr r6
   482e4:	andeq	r7, r2, r0, lsr sl
   482e8:			; <UNDEFINED> instruction: 0x000277b0
   482ec:	andeq	r7, r2, r8, lsr r6
   482f0:	ldrdeq	sp, [r1], -r0
   482f4:	muleq	r2, r0, r7
   482f8:	andeq	r7, r2, r8, lsl r6
   482fc:	andeq	r7, r2, r8, lsl #20
   48300:	andeq	r7, r2, r0, ror r7
   48304:	strdeq	r7, [r2], -r8
   48308:	cmp	r0, #0
   4830c:	push	{r4, lr}
   48310:	beq	48328 <fputs@plt+0x43a14>
   48314:	ldr	r4, [r0, #340]	; 0x154
   48318:	bl	4668 <getpid@plt>
   4831c:	subs	r0, r4, r0
   48320:	movne	r0, #1
   48324:	pop	{r4, pc}
   48328:	ldr	r0, [pc, #24]	; 48348 <fputs@plt+0x43a34>
   4832c:	movw	r2, #463	; 0x1cf
   48330:	ldr	r1, [pc, #20]	; 4834c <fputs@plt+0x43a38>
   48334:	ldr	r3, [pc, #20]	; 48350 <fputs@plt+0x43a3c>
   48338:	add	r0, pc, r0
   4833c:	add	r1, pc, r1
   48340:	add	r3, pc, r3
   48344:	bl	5ac34 <fputs@plt+0x56320>
   48348:	andeq	r2, r2, r8, ror #15
   4834c:	strdeq	r7, [r2], -r4
   48350:	andeq	r7, r2, r4, lsl #12
   48354:	push	{r4, lr}
   48358:	subs	r4, r0, #0
   4835c:	beq	4837c <fputs@plt+0x43a68>
   48360:	ldr	r0, [r4]
   48364:	bl	4ec84 <fputs@plt+0x4a370>
   48368:	ldr	r0, [r4, #4]
   4836c:	bl	59b50 <fputs@plt+0x5523c>
   48370:	ldr	r0, [r4, #8]
   48374:	pop	{r4, lr}
   48378:	b	59b50 <fputs@plt+0x5523c>
   4837c:	ldr	r0, [pc, #24]	; 4839c <fputs@plt+0x43a88>
   48380:	movw	r2, #357	; 0x165
   48384:	ldr	r1, [pc, #20]	; 483a0 <fputs@plt+0x43a8c>
   48388:	ldr	r3, [pc, #20]	; 483a4 <fputs@plt+0x43a90>
   4838c:	add	r0, pc, r0
   48390:	add	r1, pc, r1
   48394:	add	r3, pc, r3
   48398:	bl	5ac34 <fputs@plt+0x56320>
   4839c:	andeq	sp, r1, r0, ror #23
   483a0:	andeq	r7, r2, r0, lsr #13
   483a4:	muleq	r2, r4, r4
   483a8:	push	{r3, r4, r5, lr}
   483ac:	subs	r4, r0, #0
   483b0:	beq	48414 <fputs@plt+0x43b00>
   483b4:	ldrb	r5, [r4, #20]
   483b8:	sbfx	r5, r5, #0, #5
   483bc:	cmp	r5, #0
   483c0:	bne	48434 <fputs@plt+0x43b20>
   483c4:	ldrb	r0, [r4, #80]	; 0x50
   483c8:	ands	r0, r0, #1
   483cc:	popeq	{r3, r4, r5, pc}
   483d0:	ldr	r0, [r4, #4]
   483d4:	mov	r1, #2
   483d8:	ldr	r2, [r4, #68]	; 0x44
   483dc:	mov	r3, r5
   483e0:	ldr	r0, [r0, #4]
   483e4:	bl	47b8 <epoll_ctl@plt>
   483e8:	cmp	r0, #0
   483ec:	blt	48404 <fputs@plt+0x43af0>
   483f0:	ldrb	r3, [r4, #80]	; 0x50
   483f4:	mov	r0, r5
   483f8:	bfi	r3, r5, #0, #1
   483fc:	strb	r3, [r4, #80]	; 0x50
   48400:	pop	{r3, r4, r5, pc}
   48404:	bl	48cc <__errno_location@plt>
   48408:	ldr	r0, [r0]
   4840c:	rsb	r0, r0, #0
   48410:	pop	{r3, r4, r5, pc}
   48414:	ldr	r0, [pc, #56]	; 48454 <fputs@plt+0x43b40>
   48418:	movw	r2, #474	; 0x1da
   4841c:	ldr	r1, [pc, #52]	; 48458 <fputs@plt+0x43b44>
   48420:	ldr	r3, [pc, #52]	; 4845c <fputs@plt+0x43b48>
   48424:	add	r0, pc, r0
   48428:	add	r1, pc, r1
   4842c:	add	r3, pc, r3
   48430:	bl	5ac34 <fputs@plt+0x56320>
   48434:	ldr	r0, [pc, #36]	; 48460 <fputs@plt+0x43b4c>
   48438:	movw	r2, #475	; 0x1db
   4843c:	ldr	r1, [pc, #32]	; 48464 <fputs@plt+0x43b50>
   48440:	ldr	r3, [pc, #32]	; 48468 <fputs@plt+0x43b54>
   48444:	add	r0, pc, r0
   48448:	add	r1, pc, r1
   4844c:	add	r3, pc, r3
   48450:	bl	5ac34 <fputs@plt+0x56320>
   48454:	andeq	r0, r2, r0, lsr sl
   48458:	andeq	r7, r2, r8, lsl #12
   4845c:	andeq	r7, r2, r4, asr #10
   48460:	andeq	r7, r2, ip, lsr r8
   48464:	andeq	r7, r2, r8, ror #11
   48468:	andeq	r7, r2, r4, lsr #10
   4846c:	push	{r4, lr}
   48470:	subs	r4, r0, #0
   48474:	beq	48494 <fputs@plt+0x43b80>
   48478:	ldr	r3, [r4]
   4847c:	cmp	r3, #0
   48480:	addne	r3, r3, #1
   48484:	strne	r3, [r4]
   48488:	beq	484b8 <fputs@plt+0x43ba4>
   4848c:	mov	r0, r4
   48490:	pop	{r4, pc}
   48494:	ldr	r0, [pc, #60]	; 484d8 <fputs@plt+0x43bc4>
   48498:	mov	r2, #440	; 0x1b8
   4849c:	ldr	r1, [pc, #56]	; 484dc <fputs@plt+0x43bc8>
   484a0:	ldr	r3, [pc, #56]	; 484e0 <fputs@plt+0x43bcc>
   484a4:	add	r0, pc, r0
   484a8:	add	r1, pc, r1
   484ac:	add	r3, pc, r3
   484b0:	bl	5af4c <fputs@plt+0x56638>
   484b4:	b	4848c <fputs@plt+0x43b78>
   484b8:	ldr	r0, [pc, #36]	; 484e4 <fputs@plt+0x43bd0>
   484bc:	movw	r2, #442	; 0x1ba
   484c0:	ldr	r1, [pc, #32]	; 484e8 <fputs@plt+0x43bd4>
   484c4:	ldr	r3, [pc, #32]	; 484ec <fputs@plt+0x43bd8>
   484c8:	add	r0, pc, r0
   484cc:	add	r1, pc, r1
   484d0:	add	r3, pc, r3
   484d4:	bl	5ac34 <fputs@plt+0x56320>
   484d8:	andeq	r2, r2, ip, ror r6
   484dc:	andeq	r7, r2, r8, lsl #11
   484e0:	muleq	r2, r8, r3
   484e4:	andeq	r7, r2, r0, ror #17
   484e8:	andeq	r7, r2, r4, ror #10
   484ec:	andeq	r7, r2, r4, ror r3
   484f0:	push	{r3, r4, r5, r6, r7, lr}
   484f4:	subs	r5, r0, #0
   484f8:	mov	r6, r1
   484fc:	mov	r7, r2
   48500:	beq	4858c <fputs@plt+0x43c78>
   48504:	mov	r0, #1
   48508:	mov	r1, #208	; 0xd0
   4850c:	bl	3fcc <calloc@plt>
   48510:	subs	r4, r0, #0
   48514:	beq	48578 <fputs@plt+0x43c64>
   48518:	ldrb	r1, [r4, #21]
   4851c:	cmp	r6, #0
   48520:	ldrb	r3, [r4, #20]
   48524:	mov	r2, #1
   48528:	bfi	r1, r6, #2, #1
   4852c:	str	r5, [r4, #4]
   48530:	bfi	r3, r7, #0, #5
   48534:	strb	r1, [r4, #21]
   48538:	strb	r3, [r4, #20]
   4853c:	mvn	r3, #0
   48540:	str	r2, [r4]
   48544:	str	r3, [r4, #36]	; 0x24
   48548:	str	r3, [r4, #32]
   4854c:	beq	48580 <fputs@plt+0x43c6c>
   48550:	ldr	r3, [r5, #420]	; 0x1a4
   48554:	cmp	r3, #0
   48558:	str	r3, [r4, #56]	; 0x38
   4855c:	strne	r4, [r3, #60]	; 0x3c
   48560:	mov	r3, #0
   48564:	str	r3, [r4, #60]	; 0x3c
   48568:	ldr	r3, [r5, #416]	; 0x1a0
   4856c:	str	r4, [r5, #420]	; 0x1a4
   48570:	add	r3, r3, #1
   48574:	str	r3, [r5, #416]	; 0x1a0
   48578:	mov	r0, r4
   4857c:	pop	{r3, r4, r5, r6, r7, pc}
   48580:	mov	r0, r5
   48584:	bl	4846c <fputs@plt+0x43b58>
   48588:	b	48550 <fputs@plt+0x43c3c>
   4858c:	ldr	r0, [pc, #24]	; 485ac <fputs@plt+0x43c98>
   48590:	movw	r2, #782	; 0x30e
   48594:	ldr	r1, [pc, #20]	; 485b0 <fputs@plt+0x43c9c>
   48598:	ldr	r3, [pc, #20]	; 485b4 <fputs@plt+0x43ca0>
   4859c:	add	r0, pc, r0
   485a0:	add	r1, pc, r1
   485a4:	add	r3, pc, r3
   485a8:	bl	5ac34 <fputs@plt+0x56320>
   485ac:	andeq	r2, r2, r4, lsl #11
   485b0:	muleq	r2, r0, r4
   485b4:	muleq	r2, r4, r2
   485b8:	push	{r4, lr}
   485bc:	subs	r4, r0, #0
   485c0:	beq	48604 <fputs@plt+0x43cf0>
   485c4:	ldr	r3, [r4]
   485c8:	cmp	r3, #0
   485cc:	beq	48618 <fputs@plt+0x43d04>
   485d0:	sub	r3, r3, #1
   485d4:	str	r3, [r4]
   485d8:	cmp	r3, #0
   485dc:	bne	48604 <fputs@plt+0x43cf0>
   485e0:	ldrb	r3, [r4, #21]
   485e4:	tst	r3, #2
   485e8:	beq	4860c <fputs@plt+0x43cf8>
   485ec:	ldrb	r3, [r4, #20]
   485f0:	tst	r3, #31
   485f4:	bne	485fc <fputs@plt+0x43ce8>
   485f8:	bl	483a8 <fputs@plt+0x43a94>
   485fc:	mov	r0, r4
   48600:	bl	487f4 <fputs@plt+0x43ee0>
   48604:	mov	r0, #0
   48608:	pop	{r4, pc}
   4860c:	bl	48c14 <fputs@plt+0x44300>
   48610:	mov	r0, #0
   48614:	pop	{r4, pc}
   48618:	ldr	r0, [pc, #24]	; 48638 <fputs@plt+0x43d24>
   4861c:	movw	r2, #1242	; 0x4da
   48620:	ldr	r1, [pc, #20]	; 4863c <fputs@plt+0x43d28>
   48624:	ldr	r3, [pc, #20]	; 48640 <fputs@plt+0x43d2c>
   48628:	add	r0, pc, r0
   4862c:	add	r1, pc, r1
   48630:	add	r3, pc, r3
   48634:	bl	5ac34 <fputs@plt+0x56320>
   48638:	muleq	r2, r0, r7
   4863c:	andeq	r7, r2, r4, lsl #8
   48640:	ldrdeq	r7, [r2], -ip
   48644:	push	{r3, r4, r5, lr}
   48648:	subs	r5, r0, #0
   4864c:	bne	48670 <fputs@plt+0x43d5c>
   48650:	b	48730 <fputs@plt+0x43e1c>
   48654:	ldrb	r3, [r4, #21]
   48658:	tst	r3, #4
   4865c:	beq	48710 <fputs@plt+0x43dfc>
   48660:	mov	r0, r4
   48664:	bl	487f4 <fputs@plt+0x43ee0>
   48668:	mov	r0, r4
   4866c:	bl	485b8 <fputs@plt+0x43ca4>
   48670:	ldr	r4, [r5, #420]	; 0x1a4
   48674:	cmp	r4, #0
   48678:	bne	48654 <fputs@plt+0x43d40>
   4867c:	ldr	r2, [r5, #416]	; 0x1a0
   48680:	cmp	r2, #0
   48684:	bne	48750 <fputs@plt+0x43e3c>
   48688:	ldr	r3, [r5, #392]	; 0x188
   4868c:	cmp	r3, #0
   48690:	strne	r2, [r3]
   48694:	ldr	r0, [r5, #4]
   48698:	bl	4ec84 <fputs@plt+0x4a370>
   4869c:	ldr	r0, [r5, #8]
   486a0:	bl	4ec84 <fputs@plt+0x4a370>
   486a4:	ldr	r0, [r5, #12]
   486a8:	bl	4ec84 <fputs@plt+0x4a370>
   486ac:	add	r0, r5, #24
   486b0:	bl	48354 <fputs@plt+0x43a40>
   486b4:	add	r0, r5, #56	; 0x38
   486b8:	bl	48354 <fputs@plt+0x43a40>
   486bc:	add	r0, r5, #88	; 0x58
   486c0:	bl	48354 <fputs@plt+0x43a40>
   486c4:	add	r0, r5, #120	; 0x78
   486c8:	bl	48354 <fputs@plt+0x43a40>
   486cc:	add	r0, r5, #152	; 0x98
   486d0:	bl	48354 <fputs@plt+0x43a40>
   486d4:	ldr	r0, [r5, #16]
   486d8:	bl	59b50 <fputs@plt+0x5523c>
   486dc:	ldr	r0, [r5, #20]
   486e0:	bl	59b50 <fputs@plt+0x5523c>
   486e4:	ldr	r0, [r5, #336]	; 0x150
   486e8:	bl	59b50 <fputs@plt+0x5523c>
   486ec:	ldr	r0, [r5, #320]	; 0x140
   486f0:	bl	4140 <free@plt>
   486f4:	ldr	r0, [r5, #324]	; 0x144
   486f8:	bl	5831c <fputs@plt+0x53a08>
   486fc:	ldr	r0, [r5, #332]	; 0x14c
   48700:	bl	5831c <fputs@plt+0x53a08>
   48704:	mov	r0, r5
   48708:	pop	{r3, r4, r5, lr}
   4870c:	b	4140 <free@plt>
   48710:	ldr	r0, [pc, #88]	; 48770 <fputs@plt+0x43e5c>
   48714:	movw	r2, #370	; 0x172
   48718:	ldr	r1, [pc, #84]	; 48774 <fputs@plt+0x43e60>
   4871c:	ldr	r3, [pc, #84]	; 48778 <fputs@plt+0x43e64>
   48720:	add	r0, pc, r0
   48724:	add	r1, pc, r1
   48728:	add	r3, pc, r3
   4872c:	bl	5ac34 <fputs@plt+0x56320>
   48730:	ldr	r0, [pc, #68]	; 4877c <fputs@plt+0x43e68>
   48734:	movw	r2, #367	; 0x16f
   48738:	ldr	r1, [pc, #64]	; 48780 <fputs@plt+0x43e6c>
   4873c:	ldr	r3, [pc, #64]	; 48784 <fputs@plt+0x43e70>
   48740:	add	r0, pc, r0
   48744:	add	r1, pc, r1
   48748:	add	r3, pc, r3
   4874c:	bl	5ac34 <fputs@plt+0x56320>
   48750:	ldr	r0, [pc, #48]	; 48788 <fputs@plt+0x43e74>
   48754:	movw	r2, #375	; 0x177
   48758:	ldr	r1, [pc, #44]	; 4878c <fputs@plt+0x43e78>
   4875c:	ldr	r3, [pc, #44]	; 48790 <fputs@plt+0x43e7c>
   48760:	add	r0, pc, r0
   48764:	add	r1, pc, r1
   48768:	add	r3, pc, r3
   4876c:	bl	5ac34 <fputs@plt+0x56320>
   48770:	andeq	r1, r2, ip, asr r7
   48774:	andeq	r7, r2, ip, lsl #6
   48778:	andeq	r7, r2, r0, lsl #4
   4877c:	andeq	r2, r2, r0, ror #7
   48780:	andeq	r7, r2, ip, ror #5
   48784:	andeq	r7, r2, r0, ror #3
   48788:	andeq	r7, r2, r8, ror #12
   4878c:	andeq	r7, r2, ip, asr #5
   48790:	andeq	r7, r2, r0, asr #3
   48794:	push	{r3, lr}
   48798:	subs	r3, r0, #0
   4879c:	beq	487c0 <fputs@plt+0x43eac>
   487a0:	ldr	r2, [r3]
   487a4:	cmp	r2, #0
   487a8:	beq	487c8 <fputs@plt+0x43eb4>
   487ac:	sub	r2, r2, #1
   487b0:	str	r2, [r3]
   487b4:	cmp	r2, #0
   487b8:	bne	487c0 <fputs@plt+0x43eac>
   487bc:	bl	48644 <fputs@plt+0x43d30>
   487c0:	mov	r0, #0
   487c4:	pop	{r3, pc}
   487c8:	ldr	r0, [pc, #24]	; 487e8 <fputs@plt+0x43ed4>
   487cc:	movw	r2, #453	; 0x1c5
   487d0:	ldr	r1, [pc, #20]	; 487ec <fputs@plt+0x43ed8>
   487d4:	ldr	r3, [pc, #20]	; 487f0 <fputs@plt+0x43edc>
   487d8:	add	r0, pc, r0
   487dc:	add	r1, pc, r1
   487e0:	add	r3, pc, r3
   487e4:	bl	5ac34 <fputs@plt+0x56320>
   487e8:	ldrdeq	r7, [r2], -r0
   487ec:	andeq	r7, r2, r4, asr r2
   487f0:	andeq	r7, r2, r8, lsr #3
   487f4:	push	{r3, r4, r5, lr}
   487f8:	subs	r4, r0, #0
   487fc:	beq	48af4 <fputs@plt+0x441e0>
   48800:	ldr	r0, [r4, #4]
   48804:	cmp	r0, #0
   48808:	popeq	{r3, r4, r5, pc}
   4880c:	ldr	r3, [r0, #416]	; 0x1a0
   48810:	cmp	r3, #0
   48814:	beq	48b14 <fputs@plt+0x44200>
   48818:	ldrb	r3, [r4, #20]
   4881c:	sbfx	r1, r3, #0, #5
   48820:	cmp	r1, #10
   48824:	addls	pc, pc, r1, lsl #2
   48828:	b	48ac4 <fputs@plt+0x441b0>
   4882c:	b	48990 <fputs@plt+0x4407c>
   48830:	b	489ac <fputs@plt+0x44098>
   48834:	b	489ac <fputs@plt+0x44098>
   48838:	b	489ac <fputs@plt+0x44098>
   4883c:	b	489ac <fputs@plt+0x44098>
   48840:	b	489ac <fputs@plt+0x44098>
   48844:	b	48858 <fputs@plt+0x43f44>
   48848:	b	489ec <fputs@plt+0x440d8>
   4884c:	b	488d0 <fputs@plt+0x43fbc>
   48850:	b	48a7c <fputs@plt+0x44168>
   48854:	b	48978 <fputs@plt+0x44064>
   48858:	ldr	r2, [r4, #200]	; 0xc8
   4885c:	cmp	r2, #0
   48860:	ble	488d0 <fputs@plt+0x43fbc>
   48864:	ldr	r1, [r0, #320]	; 0x140
   48868:	cmp	r1, #0
   4886c:	movne	r3, #0
   48870:	strne	r3, [r1, r2, lsl #2]
   48874:	ldrbne	r3, [r4, #20]
   48878:	ldrne	r0, [r4, #4]
   4887c:	lsrs	r3, r3, #5
   48880:	beq	488d0 <fputs@plt+0x43fbc>
   48884:	ldr	r3, [r0, #320]	; 0x140
   48888:	ldr	r1, [r4, #200]	; 0xc8
   4888c:	cmp	r3, #0
   48890:	beq	488ac <fputs@plt+0x43f98>
   48894:	ldr	r3, [r3, r1, lsl #2]
   48898:	cmp	r3, #0
   4889c:	beq	488ac <fputs@plt+0x43f98>
   488a0:	ldrb	r3, [r3, #20]
   488a4:	lsrs	r3, r3, #5
   488a8:	bne	488d0 <fputs@plt+0x43fbc>
   488ac:	cmp	r1, #17
   488b0:	beq	48ae4 <fputs@plt+0x441d0>
   488b4:	add	r0, r0, #192	; 0xc0
   488b8:	bl	4554 <sigdelset@plt>
   488bc:	cmp	r0, #0
   488c0:	bne	48b34 <fputs@plt+0x44220>
   488c4:	ldr	r0, [r4, #4]
   488c8:	bl	47f6c <fputs@plt+0x43658>
   488cc:	ldr	r0, [r4, #4]
   488d0:	ldrb	r3, [r4, #21]
   488d4:	tst	r3, #1
   488d8:	bne	48960 <fputs@plt+0x4404c>
   488dc:	ldr	r3, [r4, #12]
   488e0:	cmp	r3, #0
   488e4:	beq	488fc <fputs@plt+0x43fe8>
   488e8:	ldr	r0, [r0, #20]
   488ec:	mov	r1, r4
   488f0:	add	r2, r4, #36	; 0x24
   488f4:	bl	59cb8 <fputs@plt+0x553a4>
   488f8:	ldr	r0, [r4, #4]
   488fc:	ldr	r3, [r4, #56]	; 0x38
   48900:	mov	r1, #0
   48904:	ldrb	r2, [r4, #20]
   48908:	cmp	r3, r1
   4890c:	str	r1, [r4, #4]
   48910:	orr	r2, r2, #31
   48914:	strb	r2, [r4, #20]
   48918:	ldrne	r2, [r4, #60]	; 0x3c
   4891c:	strne	r2, [r3, #60]	; 0x3c
   48920:	ldr	r3, [r4, #60]	; 0x3c
   48924:	cmp	r3, #0
   48928:	beq	48a90 <fputs@plt+0x4417c>
   4892c:	ldr	r2, [r4, #56]	; 0x38
   48930:	str	r2, [r3, #56]	; 0x38
   48934:	mov	r3, #0
   48938:	str	r3, [r4, #60]	; 0x3c
   4893c:	str	r3, [r4, #56]	; 0x38
   48940:	ldr	r3, [r0, #416]	; 0x1a0
   48944:	sub	r3, r3, #1
   48948:	str	r3, [r0, #416]	; 0x1a0
   4894c:	ldrb	r3, [r4, #21]
   48950:	tst	r3, #4
   48954:	popne	{r3, r4, r5, pc}
   48958:	pop	{r3, r4, r5, lr}
   4895c:	b	48794 <fputs@plt+0x43e80>
   48960:	ldr	r0, [r0, #16]
   48964:	mov	r1, r4
   48968:	add	r2, r4, #32
   4896c:	bl	59cb8 <fputs@plt+0x553a4>
   48970:	ldr	r0, [r4, #4]
   48974:	b	488dc <fputs@plt+0x43fc8>
   48978:	ldr	r0, [r0, #336]	; 0x150
   4897c:	mov	r1, r4
   48980:	add	r2, r4, #68	; 0x44
   48984:	bl	59cb8 <fputs@plt+0x553a4>
   48988:	ldr	r0, [r4, #4]
   4898c:	b	488d0 <fputs@plt+0x43fbc>
   48990:	ldr	r3, [r4, #68]	; 0x44
   48994:	cmp	r3, #0
   48998:	blt	488d0 <fputs@plt+0x43fbc>
   4899c:	mov	r0, r4
   489a0:	bl	483a8 <fputs@plt+0x43a94>
   489a4:	ldr	r0, [r4, #4]
   489a8:	b	488d0 <fputs@plt+0x43fbc>
   489ac:	bl	4806c <fputs@plt+0x43758>
   489b0:	subs	r5, r0, #0
   489b4:	beq	48b74 <fputs@plt+0x44260>
   489b8:	mov	r1, r4
   489bc:	add	r2, r4, #88	; 0x58
   489c0:	ldr	r0, [r5, #4]
   489c4:	bl	59cb8 <fputs@plt+0x553a4>
   489c8:	ldr	r0, [r5, #8]
   489cc:	mov	r1, r4
   489d0:	add	r2, r4, #92	; 0x5c
   489d4:	bl	59cb8 <fputs@plt+0x553a4>
   489d8:	ldrb	r3, [r5, #24]
   489dc:	orr	r3, r3, #1
   489e0:	strb	r3, [r5, #24]
   489e4:	ldr	r0, [r4, #4]
   489e8:	b	488d0 <fputs@plt+0x43fbc>
   489ec:	ldr	r1, [r4, #196]	; 0xc4
   489f0:	cmp	r1, #0
   489f4:	ble	488d0 <fputs@plt+0x43fbc>
   489f8:	lsrs	r3, r3, #5
   489fc:	beq	48a6c <fputs@plt+0x44158>
   48a00:	ldr	r3, [r0, #328]	; 0x148
   48a04:	cmp	r3, #0
   48a08:	beq	48b54 <fputs@plt+0x44240>
   48a0c:	sub	r3, r3, #1
   48a10:	str	r3, [r0, #328]	; 0x148
   48a14:	ldr	r0, [r4, #4]
   48a18:	ldr	r3, [r0, #320]	; 0x140
   48a1c:	cmp	r3, #0
   48a20:	beq	48a3c <fputs@plt+0x44128>
   48a24:	ldr	r3, [r3, #68]	; 0x44
   48a28:	cmp	r3, #0
   48a2c:	beq	48a3c <fputs@plt+0x44128>
   48a30:	ldrb	r3, [r3, #20]
   48a34:	lsrs	r3, r3, #5
   48a38:	bne	48a68 <fputs@plt+0x44154>
   48a3c:	ldr	r3, [r0, #328]	; 0x148
   48a40:	cmp	r3, #0
   48a44:	bne	48a68 <fputs@plt+0x44154>
   48a48:	add	r0, r0, #192	; 0xc0
   48a4c:	mov	r1, #17
   48a50:	bl	4554 <sigdelset@plt>
   48a54:	cmp	r0, #0
   48a58:	bne	48b94 <fputs@plt+0x44280>
   48a5c:	ldr	r0, [r4, #4]
   48a60:	bl	47f6c <fputs@plt+0x43658>
   48a64:	ldr	r0, [r4, #4]
   48a68:	ldr	r1, [r4, #196]	; 0xc4
   48a6c:	ldr	r0, [r0, #324]	; 0x144
   48a70:	bl	58774 <fputs@plt+0x53e60>
   48a74:	ldr	r0, [r4, #4]
   48a78:	b	488d0 <fputs@plt+0x43fbc>
   48a7c:	ldr	r0, [r0, #332]	; 0x14c
   48a80:	mov	r1, r4
   48a84:	bl	58774 <fputs@plt+0x53e60>
   48a88:	ldr	r0, [r4, #4]
   48a8c:	b	488d0 <fputs@plt+0x43fbc>
   48a90:	ldr	r3, [r0, #420]	; 0x1a4
   48a94:	cmp	r4, r3
   48a98:	ldreq	r3, [r4, #56]	; 0x38
   48a9c:	streq	r3, [r0, #420]	; 0x1a4
   48aa0:	beq	48934 <fputs@plt+0x44020>
   48aa4:	ldr	r0, [pc, #264]	; 48bb4 <fputs@plt+0x442a0>
   48aa8:	mov	r2, #728	; 0x2d8
   48aac:	ldr	r1, [pc, #260]	; 48bb8 <fputs@plt+0x442a4>
   48ab0:	ldr	r3, [pc, #260]	; 48bbc <fputs@plt+0x442a8>
   48ab4:	add	r0, pc, r0
   48ab8:	add	r1, pc, r1
   48abc:	add	r3, pc, r3
   48ac0:	bl	5ac34 <fputs@plt+0x56320>
   48ac4:	ldr	r0, [pc, #244]	; 48bc0 <fputs@plt+0x442ac>
   48ac8:	movw	r2, #715	; 0x2cb
   48acc:	ldr	r1, [pc, #240]	; 48bc4 <fputs@plt+0x442b0>
   48ad0:	ldr	r3, [pc, #240]	; 48bc8 <fputs@plt+0x442b4>
   48ad4:	add	r0, pc, r0
   48ad8:	add	r1, pc, r1
   48adc:	add	r3, pc, r3
   48ae0:	bl	5aef4 <fputs@plt+0x565e0>
   48ae4:	ldr	r3, [r0, #328]	; 0x148
   48ae8:	cmp	r3, #0
   48aec:	bne	488d0 <fputs@plt+0x43fbc>
   48af0:	b	488b4 <fputs@plt+0x43fa0>
   48af4:	ldr	r0, [pc, #208]	; 48bcc <fputs@plt+0x442b8>
   48af8:	movw	r2, #633	; 0x279
   48afc:	ldr	r1, [pc, #204]	; 48bd0 <fputs@plt+0x442bc>
   48b00:	ldr	r3, [pc, #204]	; 48bd4 <fputs@plt+0x442c0>
   48b04:	add	r0, pc, r0
   48b08:	add	r1, pc, r1
   48b0c:	add	r3, pc, r3
   48b10:	bl	5ac34 <fputs@plt+0x56320>
   48b14:	ldr	r0, [pc, #188]	; 48bd8 <fputs@plt+0x442c4>
   48b18:	movw	r2, #638	; 0x27e
   48b1c:	ldr	r1, [pc, #184]	; 48bdc <fputs@plt+0x442c8>
   48b20:	ldr	r3, [pc, #184]	; 48be0 <fputs@plt+0x442cc>
   48b24:	add	r0, pc, r0
   48b28:	add	r1, pc, r1
   48b2c:	add	r3, pc, r3
   48b30:	bl	5ac34 <fputs@plt+0x56320>
   48b34:	ldr	r0, [pc, #168]	; 48be4 <fputs@plt+0x442d0>
   48b38:	movw	r2, #671	; 0x29f
   48b3c:	ldr	r1, [pc, #164]	; 48be8 <fputs@plt+0x442d4>
   48b40:	ldr	r3, [pc, #164]	; 48bec <fputs@plt+0x442d8>
   48b44:	add	r0, pc, r0
   48b48:	add	r1, pc, r1
   48b4c:	add	r3, pc, r3
   48b50:	bl	5ac34 <fputs@plt+0x56320>
   48b54:	ldr	r0, [pc, #148]	; 48bf0 <fputs@plt+0x442dc>
   48b58:	mov	r2, #684	; 0x2ac
   48b5c:	ldr	r1, [pc, #144]	; 48bf4 <fputs@plt+0x442e0>
   48b60:	ldr	r3, [pc, #144]	; 48bf8 <fputs@plt+0x442e4>
   48b64:	add	r0, pc, r0
   48b68:	add	r1, pc, r1
   48b6c:	add	r3, pc, r3
   48b70:	bl	5ac34 <fputs@plt+0x56320>
   48b74:	ldr	r0, [pc, #128]	; 48bfc <fputs@plt+0x442e8>
   48b78:	mov	r2, #656	; 0x290
   48b7c:	ldr	r1, [pc, #124]	; 48c00 <fputs@plt+0x442ec>
   48b80:	ldr	r3, [pc, #124]	; 48c04 <fputs@plt+0x442f0>
   48b84:	add	r0, pc, r0
   48b88:	add	r1, pc, r1
   48b8c:	add	r3, pc, r3
   48b90:	bl	5ac34 <fputs@plt+0x56320>
   48b94:	ldr	r0, [pc, #108]	; 48c08 <fputs@plt+0x442f4>
   48b98:	movw	r2, #689	; 0x2b1
   48b9c:	ldr	r1, [pc, #104]	; 48c0c <fputs@plt+0x442f8>
   48ba0:	ldr	r3, [pc, #104]	; 48c10 <fputs@plt+0x442fc>
   48ba4:	add	r0, pc, r0
   48ba8:	add	r1, pc, r1
   48bac:	add	r3, pc, r3
   48bb0:	bl	5ac34 <fputs@plt+0x56320>
   48bb4:	andeq	ip, r1, r0, ror #23
   48bb8:	andeq	r6, r2, r8, ror pc
   48bbc:	andeq	r6, r2, r0, lsr pc
   48bc0:	andeq	r7, r2, r8, asr #7
   48bc4:	andeq	r6, r2, r8, asr pc
   48bc8:	andeq	r6, r2, r0, lsl pc
   48bcc:	andeq	r0, r2, r0, asr r3
   48bd0:	andeq	r6, r2, r8, lsr #30
   48bd4:	andeq	r6, r2, r0, ror #29
   48bd8:	ldrdeq	r7, [r2], -r8
   48bdc:	andeq	r6, r2, r8, lsl #30
   48be0:	andeq	r6, r2, r0, asr #29
   48be4:	ldrdeq	r7, [r2], -r0
   48be8:	andeq	r6, r2, r8, ror #29
   48bec:	andeq	r6, r2, r0, lsr #29
   48bf0:	andeq	r7, r2, r4, ror #5
   48bf4:	andeq	r6, r2, r8, asr #29
   48bf8:	andeq	r6, r2, r0, lsl #29
   48bfc:	andeq	sp, r1, r8, ror #7
   48c00:	andeq	r6, r2, r8, lsr #29
   48c04:	andeq	r6, r2, r0, ror #28
   48c08:	andeq	r7, r2, ip, asr #5
   48c0c:	andeq	r6, r2, r8, lsl #29
   48c10:	andeq	r6, r2, r0, asr #28
   48c14:	push	{r4, lr}
   48c18:	subs	r4, r0, #0
   48c1c:	beq	48c38 <fputs@plt+0x44324>
   48c20:	bl	487f4 <fputs@plt+0x43ee0>
   48c24:	ldr	r0, [r4, #16]
   48c28:	bl	4140 <free@plt>
   48c2c:	mov	r0, r4
   48c30:	pop	{r4, lr}
   48c34:	b	4140 <free@plt>
   48c38:	ldr	r0, [pc, #24]	; 48c58 <fputs@plt+0x44344>
   48c3c:	mov	r2, #736	; 0x2e0
   48c40:	ldr	r1, [pc, #20]	; 48c5c <fputs@plt+0x44348>
   48c44:	ldr	r3, [pc, #20]	; 48c60 <fputs@plt+0x4434c>
   48c48:	add	r0, pc, r0
   48c4c:	add	r1, pc, r1
   48c50:	add	r3, pc, r3
   48c54:	bl	5ac34 <fputs@plt+0x56320>
   48c58:	andeq	r0, r2, ip, lsl #4
   48c5c:	andeq	r6, r2, r4, ror #27
   48c60:			; <UNDEFINED> instruction: 0x00026db0
   48c64:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   48c68:	subs	r4, r0, #0
   48c6c:	mov	r6, r1
   48c70:	mov	r7, r2
   48c74:	mov	r5, r3
   48c78:	ldr	r8, [sp, #32]
   48c7c:	beq	48db4 <fputs@plt+0x444a0>
   48c80:	cmp	r2, #0
   48c84:	blt	48d8c <fputs@plt+0x44478>
   48c88:	bic	r3, r3, #8192	; 0x2000
   48c8c:	bic	r3, r3, #-2147483617	; 0x8000001f
   48c90:	cmp	r3, #0
   48c94:	bne	48d64 <fputs@plt+0x44450>
   48c98:	cmp	r8, #0
   48c9c:	beq	48d3c <fputs@plt+0x44428>
   48ca0:	ldr	r3, [r4, #376]	; 0x178
   48ca4:	cmp	r3, #5
   48ca8:	beq	48e04 <fputs@plt+0x444f0>
   48cac:	bl	48308 <fputs@plt+0x439f4>
   48cb0:	subs	r9, r0, #0
   48cb4:	bne	48ddc <fputs@plt+0x444c8>
   48cb8:	rsbs	r1, r6, #1
   48cbc:	mov	r0, r4
   48cc0:	mov	r2, r9
   48cc4:	movcc	r1, #0
   48cc8:	bl	484f0 <fputs@plt+0x43bdc>
   48ccc:	subs	r4, r0, #0
   48cd0:	beq	48d34 <fputs@plt+0x44420>
   48cd4:	ldr	ip, [sp, #36]	; 0x24
   48cd8:	mov	r1, #1
   48cdc:	ldrb	r3, [r4, #20]
   48ce0:	mov	r2, r5
   48ce4:	str	r5, [r4, #72]	; 0x48
   48ce8:	bfi	r3, r1, #5, #3
   48cec:	str	r7, [r4, #68]	; 0x44
   48cf0:	str	r8, [r4, #64]	; 0x40
   48cf4:	str	ip, [r4, #8]
   48cf8:	strb	r3, [r4, #20]
   48cfc:	bl	47e10 <fputs@plt+0x434fc>
   48d00:	subs	r5, r0, #0
   48d04:	blt	48d24 <fputs@plt+0x44410>
   48d08:	cmp	r6, #0
   48d0c:	beq	48d1c <fputs@plt+0x44408>
   48d10:	str	r4, [r6]
   48d14:	mov	r0, r9
   48d18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48d1c:	mov	r0, r6
   48d20:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48d24:	mov	r0, r4
   48d28:	bl	48c14 <fputs@plt+0x44300>
   48d2c:	mov	r0, r5
   48d30:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48d34:	mvn	r0, #11
   48d38:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48d3c:	ldr	r0, [pc, #232]	; 48e2c <fputs@plt+0x44518>
   48d40:	movw	r2, #817	; 0x331
   48d44:	ldr	r1, [pc, #228]	; 48e30 <fputs@plt+0x4451c>
   48d48:	ldr	r3, [pc, #228]	; 48e34 <fputs@plt+0x44520>
   48d4c:	add	r0, pc, r0
   48d50:	add	r1, pc, r1
   48d54:	add	r3, pc, r3
   48d58:	bl	5af4c <fputs@plt+0x56638>
   48d5c:	mvn	r0, #21
   48d60:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48d64:	ldr	r0, [pc, #204]	; 48e38 <fputs@plt+0x44524>
   48d68:	mov	r2, #816	; 0x330
   48d6c:	ldr	r1, [pc, #200]	; 48e3c <fputs@plt+0x44528>
   48d70:	ldr	r3, [pc, #200]	; 48e40 <fputs@plt+0x4452c>
   48d74:	add	r0, pc, r0
   48d78:	add	r1, pc, r1
   48d7c:	add	r3, pc, r3
   48d80:	bl	5af4c <fputs@plt+0x56638>
   48d84:	mvn	r0, #21
   48d88:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48d8c:	ldr	r0, [pc, #176]	; 48e44 <fputs@plt+0x44530>
   48d90:	movw	r2, #815	; 0x32f
   48d94:	ldr	r1, [pc, #172]	; 48e48 <fputs@plt+0x44534>
   48d98:	ldr	r3, [pc, #172]	; 48e4c <fputs@plt+0x44538>
   48d9c:	add	r0, pc, r0
   48da0:	add	r1, pc, r1
   48da4:	add	r3, pc, r3
   48da8:	bl	5af4c <fputs@plt+0x56638>
   48dac:	mvn	r0, #21
   48db0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48db4:	ldr	r0, [pc, #148]	; 48e50 <fputs@plt+0x4453c>
   48db8:	movw	r2, #814	; 0x32e
   48dbc:	ldr	r1, [pc, #144]	; 48e54 <fputs@plt+0x44540>
   48dc0:	ldr	r3, [pc, #144]	; 48e58 <fputs@plt+0x44544>
   48dc4:	add	r0, pc, r0
   48dc8:	add	r1, pc, r1
   48dcc:	add	r3, pc, r3
   48dd0:	bl	5af4c <fputs@plt+0x56638>
   48dd4:	mvn	r0, #21
   48dd8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48ddc:	ldr	r0, [pc, #120]	; 48e5c <fputs@plt+0x44548>
   48de0:	movw	r2, #819	; 0x333
   48de4:	ldr	r1, [pc, #116]	; 48e60 <fputs@plt+0x4454c>
   48de8:	ldr	r3, [pc, #116]	; 48e64 <fputs@plt+0x44550>
   48dec:	add	r0, pc, r0
   48df0:	add	r1, pc, r1
   48df4:	add	r3, pc, r3
   48df8:	bl	5af4c <fputs@plt+0x56638>
   48dfc:	mvn	r0, #9
   48e00:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48e04:	ldr	r0, [pc, #92]	; 48e68 <fputs@plt+0x44554>
   48e08:	movw	r2, #818	; 0x332
   48e0c:	ldr	r1, [pc, #88]	; 48e6c <fputs@plt+0x44558>
   48e10:	ldr	r3, [pc, #88]	; 48e70 <fputs@plt+0x4455c>
   48e14:	add	r0, pc, r0
   48e18:	add	r1, pc, r1
   48e1c:	add	r3, pc, r3
   48e20:	bl	5af4c <fputs@plt+0x56638>
   48e24:	mvn	r0, #115	; 0x73
   48e28:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   48e2c:	andeq	r1, r2, r4, lsl r1
   48e30:	andeq	r6, r2, r0, ror #25
   48e34:	andeq	r6, r2, r0, ror #23
   48e38:	andeq	r7, r2, r0, asr #2
   48e3c:			; <UNDEFINED> instruction: 0x00026cb8
   48e40:			; <UNDEFINED> instruction: 0x00026bb8
   48e44:	andeq	r7, r2, r4
   48e48:	muleq	r2, r0, ip
   48e4c:	muleq	r2, r0, fp
   48e50:	andeq	r1, r2, ip, asr sp
   48e54:	andeq	r6, r2, r8, ror #24
   48e58:	andeq	r6, r2, r8, ror #22
   48e5c:	andeq	r7, r2, r8, lsr r1
   48e60:	andeq	r6, r2, r0, asr #24
   48e64:	andeq	r6, r2, r0, asr #22
   48e68:	strdeq	r7, [r2], -r0
   48e6c:	andeq	r6, r2, r8, lsl ip
   48e70:	andeq	r6, r2, r8, lsl fp
   48e74:	push	{r3, r4, r5, lr}
   48e78:	subs	r4, r0, #0
   48e7c:	mov	r5, r1
   48e80:	beq	48ea4 <fputs@plt+0x44590>
   48e84:	ldr	r0, [r4, #4]
   48e88:	bl	48308 <fputs@plt+0x439f4>
   48e8c:	cmp	r0, #0
   48e90:	bne	48ecc <fputs@plt+0x445b8>
   48e94:	add	r0, r4, #16
   48e98:	mov	r1, r5
   48e9c:	pop	{r3, r4, r5, lr}
   48ea0:	b	54630 <fputs@plt+0x4fd1c>
   48ea4:	ldr	r0, [pc, #72]	; 48ef4 <fputs@plt+0x445e0>
   48ea8:	movw	r2, #1267	; 0x4f3
   48eac:	ldr	r1, [pc, #68]	; 48ef8 <fputs@plt+0x445e4>
   48eb0:	ldr	r3, [pc, #68]	; 48efc <fputs@plt+0x445e8>
   48eb4:	add	r0, pc, r0
   48eb8:	add	r1, pc, r1
   48ebc:	add	r3, pc, r3
   48ec0:	bl	5af4c <fputs@plt+0x56638>
   48ec4:	mvn	r0, #21
   48ec8:	pop	{r3, r4, r5, pc}
   48ecc:	ldr	r0, [pc, #44]	; 48f00 <fputs@plt+0x445ec>
   48ed0:	movw	r2, #1268	; 0x4f4
   48ed4:	ldr	r1, [pc, #40]	; 48f04 <fputs@plt+0x445f0>
   48ed8:	ldr	r3, [pc, #40]	; 48f08 <fputs@plt+0x445f4>
   48edc:	add	r0, pc, r0
   48ee0:	add	r1, pc, r1
   48ee4:	add	r3, pc, r3
   48ee8:	bl	5af4c <fputs@plt+0x56638>
   48eec:	mvn	r0, #9
   48ef0:	pop	{r3, r4, r5, pc}
   48ef4:	andeq	pc, r1, r0, lsr #31
   48ef8:	andeq	r6, r2, r8, ror fp
   48efc:	andeq	r6, r2, r0, lsr sl
   48f00:	andeq	r7, r2, r8, lsl #2
   48f04:	andeq	r6, r2, r0, asr fp
   48f08:	andeq	r6, r2, r8, lsl #20
   48f0c:	push	{r3, r4, r5, r6, r7, lr}
   48f10:	subs	r4, r0, #0
   48f14:	mov	r5, r1
   48f18:	beq	48fe4 <fputs@plt+0x446d0>
   48f1c:	cmp	r1, #0
   48f20:	blt	4905c <fputs@plt+0x44748>
   48f24:	ldrb	r3, [r4, #20]
   48f28:	tst	r3, #31
   48f2c:	bne	49034 <fputs@plt+0x44720>
   48f30:	ldr	r0, [r4, #4]
   48f34:	bl	48308 <fputs@plt+0x439f4>
   48f38:	subs	r7, r0, #0
   48f3c:	bne	4900c <fputs@plt+0x446f8>
   48f40:	ldr	r6, [r4, #68]	; 0x44
   48f44:	cmp	r6, r5
   48f48:	beq	48fc8 <fputs@plt+0x446b4>
   48f4c:	ldrb	r1, [r4, #20]
   48f50:	sbfx	r1, r1, #5, #3
   48f54:	uxtb	r3, r1
   48f58:	cmp	r3, #0
   48f5c:	beq	48fb0 <fputs@plt+0x4469c>
   48f60:	ldrb	r3, [r4, #80]	; 0x50
   48f64:	tst	r3, #1
   48f68:	beq	49084 <fputs@plt+0x44770>
   48f6c:	bfi	r3, r7, #0, #1
   48f70:	str	r5, [r4, #68]	; 0x44
   48f74:	sxtb	r1, r1
   48f78:	strb	r3, [r4, #80]	; 0x50
   48f7c:	mov	r0, r4
   48f80:	ldr	r2, [r4, #72]	; 0x48
   48f84:	bl	47e10 <fputs@plt+0x434fc>
   48f88:	cmp	r0, #0
   48f8c:	blt	48fd0 <fputs@plt+0x446bc>
   48f90:	ldr	r0, [r4, #4]
   48f94:	mov	r2, r6
   48f98:	mov	r1, #2
   48f9c:	mov	r3, r7
   48fa0:	ldr	r0, [r0, #4]
   48fa4:	bl	47b8 <epoll_ctl@plt>
   48fa8:	mov	r0, r7
   48fac:	pop	{r3, r4, r5, r6, r7, pc}
   48fb0:	ldrb	r2, [r4, #80]	; 0x50
   48fb4:	mov	r0, r3
   48fb8:	str	r5, [r4, #68]	; 0x44
   48fbc:	bfi	r2, r3, #0, #1
   48fc0:	strb	r2, [r4, #80]	; 0x50
   48fc4:	pop	{r3, r4, r5, r6, r7, pc}
   48fc8:	mov	r0, r7
   48fcc:	pop	{r3, r4, r5, r6, r7, pc}
   48fd0:	ldrb	r3, [r4, #80]	; 0x50
   48fd4:	str	r6, [r4, #68]	; 0x44
   48fd8:	orr	r3, r3, #1
   48fdc:	strb	r3, [r4, #80]	; 0x50
   48fe0:	pop	{r3, r4, r5, r6, r7, pc}
   48fe4:	ldr	r0, [pc, #184]	; 490a4 <fputs@plt+0x44790>
   48fe8:	movw	r2, #1309	; 0x51d
   48fec:	ldr	r1, [pc, #180]	; 490a8 <fputs@plt+0x44794>
   48ff0:	ldr	r3, [pc, #180]	; 490ac <fputs@plt+0x44798>
   48ff4:	add	r0, pc, r0
   48ff8:	add	r1, pc, r1
   48ffc:	add	r3, pc, r3
   49000:	bl	5af4c <fputs@plt+0x56638>
   49004:	mvn	r0, #21
   49008:	pop	{r3, r4, r5, r6, r7, pc}
   4900c:	ldr	r0, [pc, #156]	; 490b0 <fputs@plt+0x4479c>
   49010:	mov	r2, #1312	; 0x520
   49014:	ldr	r1, [pc, #152]	; 490b4 <fputs@plt+0x447a0>
   49018:	ldr	r3, [pc, #152]	; 490b8 <fputs@plt+0x447a4>
   4901c:	add	r0, pc, r0
   49020:	add	r1, pc, r1
   49024:	add	r3, pc, r3
   49028:	bl	5af4c <fputs@plt+0x56638>
   4902c:	mvn	r0, #9
   49030:	pop	{r3, r4, r5, r6, r7, pc}
   49034:	ldr	r0, [pc, #128]	; 490bc <fputs@plt+0x447a8>
   49038:	movw	r2, #1311	; 0x51f
   4903c:	ldr	r1, [pc, #124]	; 490c0 <fputs@plt+0x447ac>
   49040:	ldr	r3, [pc, #124]	; 490c4 <fputs@plt+0x447b0>
   49044:	add	r0, pc, r0
   49048:	add	r1, pc, r1
   4904c:	add	r3, pc, r3
   49050:	bl	5af4c <fputs@plt+0x56638>
   49054:	mvn	r0, #32
   49058:	pop	{r3, r4, r5, r6, r7, pc}
   4905c:	ldr	r0, [pc, #100]	; 490c8 <fputs@plt+0x447b4>
   49060:	movw	r2, #1310	; 0x51e
   49064:	ldr	r1, [pc, #96]	; 490cc <fputs@plt+0x447b8>
   49068:	ldr	r3, [pc, #96]	; 490d0 <fputs@plt+0x447bc>
   4906c:	add	r0, pc, r0
   49070:	add	r1, pc, r1
   49074:	add	r3, pc, r3
   49078:	bl	5af4c <fputs@plt+0x56638>
   4907c:	mvn	r0, #21
   49080:	pop	{r3, r4, r5, r6, r7, pc}
   49084:	ldr	r0, [pc, #72]	; 490d4 <fputs@plt+0x447c0>
   49088:	movw	r2, #1324	; 0x52c
   4908c:	ldr	r1, [pc, #68]	; 490d8 <fputs@plt+0x447c4>
   49090:	ldr	r3, [pc, #68]	; 490dc <fputs@plt+0x447c8>
   49094:	add	r0, pc, r0
   49098:	add	r1, pc, r1
   4909c:	add	r3, pc, r3
   490a0:	bl	5ac34 <fputs@plt+0x56320>
   490a4:	andeq	pc, r1, r0, ror #28
   490a8:	andeq	r6, r2, r8, lsr sl
   490ac:	andeq	r6, r2, r0, lsl r9
   490b0:	andeq	r6, r2, r8, asr #31
   490b4:	andeq	r6, r2, r0, lsl sl
   490b8:	andeq	r6, r2, r8, ror #17
   490bc:	andeq	r6, r2, ip, lsr ip
   490c0:	andeq	r6, r2, r8, ror #19
   490c4:	andeq	r6, r2, r0, asr #17
   490c8:	andeq	r6, r2, r4, lsr sp
   490cc:	andeq	r6, r2, r0, asr #19
   490d0:	muleq	r2, r8, r8
   490d4:	ldrdeq	r6, [r2], -ip
   490d8:	muleq	r2, r8, r9
   490dc:	andeq	r6, r2, r0, ror r8
   490e0:	push	{r3, r4, r5, lr}
   490e4:	subs	r4, r0, #0
   490e8:	mov	r5, r1
   490ec:	beq	49224 <fputs@plt+0x44910>
   490f0:	ldrb	r3, [r4, #20]
   490f4:	tst	r3, #31
   490f8:	bne	491fc <fputs@plt+0x448e8>
   490fc:	bic	r3, r1, #8192	; 0x2000
   49100:	bic	r3, r3, #-2147483617	; 0x8000001f
   49104:	cmp	r3, #0
   49108:	bne	491d4 <fputs@plt+0x448c0>
   4910c:	ldr	r0, [r4, #4]
   49110:	ldr	r3, [r0, #376]	; 0x178
   49114:	cmp	r3, #5
   49118:	beq	491ac <fputs@plt+0x44898>
   4911c:	bl	48308 <fputs@plt+0x439f4>
   49120:	cmp	r0, #0
   49124:	bne	49184 <fputs@plt+0x44870>
   49128:	ldr	r3, [r4, #72]	; 0x48
   4912c:	cmp	r3, r5
   49130:	beq	49178 <fputs@plt+0x44864>
   49134:	ldrb	r1, [r4, #20]
   49138:	sbfx	r1, r1, #5, #3
   4913c:	tst	r1, #255	; 0xff
   49140:	beq	4915c <fputs@plt+0x44848>
   49144:	sxtb	r1, r1
   49148:	mov	r0, r4
   4914c:	mov	r2, r5
   49150:	bl	47e10 <fputs@plt+0x434fc>
   49154:	cmp	r0, #0
   49158:	blt	49174 <fputs@plt+0x44860>
   4915c:	str	r5, [r4, #72]	; 0x48
   49160:	mov	r0, r4
   49164:	mov	r1, #0
   49168:	bl	480f8 <fputs@plt+0x437e4>
   4916c:	mov	r0, #0
   49170:	pop	{r3, r4, r5, pc}
   49174:	pop	{r3, r4, r5, pc}
   49178:	cmp	r3, #0
   4917c:	popge	{r3, r4, r5, pc}
   49180:	b	49134 <fputs@plt+0x44820>
   49184:	ldr	r0, [pc, #192]	; 4924c <fputs@plt+0x44938>
   49188:	movw	r2, #1359	; 0x54f
   4918c:	ldr	r1, [pc, #188]	; 49250 <fputs@plt+0x4493c>
   49190:	ldr	r3, [pc, #188]	; 49254 <fputs@plt+0x44940>
   49194:	add	r0, pc, r0
   49198:	add	r1, pc, r1
   4919c:	add	r3, pc, r3
   491a0:	bl	5af4c <fputs@plt+0x56638>
   491a4:	mvn	r0, #9
   491a8:	pop	{r3, r4, r5, pc}
   491ac:	ldr	r0, [pc, #164]	; 49258 <fputs@plt+0x44944>
   491b0:	movw	r2, #1358	; 0x54e
   491b4:	ldr	r1, [pc, #160]	; 4925c <fputs@plt+0x44948>
   491b8:	ldr	r3, [pc, #160]	; 49260 <fputs@plt+0x4494c>
   491bc:	add	r0, pc, r0
   491c0:	add	r1, pc, r1
   491c4:	add	r3, pc, r3
   491c8:	bl	5af4c <fputs@plt+0x56638>
   491cc:	mvn	r0, #115	; 0x73
   491d0:	pop	{r3, r4, r5, pc}
   491d4:	ldr	r0, [pc, #136]	; 49264 <fputs@plt+0x44950>
   491d8:	movw	r2, #1357	; 0x54d
   491dc:	ldr	r1, [pc, #132]	; 49268 <fputs@plt+0x44954>
   491e0:	ldr	r3, [pc, #132]	; 4926c <fputs@plt+0x44958>
   491e4:	add	r0, pc, r0
   491e8:	add	r1, pc, r1
   491ec:	add	r3, pc, r3
   491f0:	bl	5af4c <fputs@plt+0x56638>
   491f4:	mvn	r0, #21
   491f8:	pop	{r3, r4, r5, pc}
   491fc:	ldr	r0, [pc, #108]	; 49270 <fputs@plt+0x4495c>
   49200:	movw	r2, #1356	; 0x54c
   49204:	ldr	r1, [pc, #104]	; 49274 <fputs@plt+0x44960>
   49208:	ldr	r3, [pc, #104]	; 49278 <fputs@plt+0x44964>
   4920c:	add	r0, pc, r0
   49210:	add	r1, pc, r1
   49214:	add	r3, pc, r3
   49218:	bl	5af4c <fputs@plt+0x56638>
   4921c:	mvn	r0, #32
   49220:	pop	{r3, r4, r5, pc}
   49224:	ldr	r0, [pc, #80]	; 4927c <fputs@plt+0x44968>
   49228:	movw	r2, #1355	; 0x54b
   4922c:	ldr	r1, [pc, #76]	; 49280 <fputs@plt+0x4496c>
   49230:	ldr	r3, [pc, #76]	; 49284 <fputs@plt+0x44970>
   49234:	add	r0, pc, r0
   49238:	add	r1, pc, r1
   4923c:	add	r3, pc, r3
   49240:	bl	5af4c <fputs@plt+0x56638>
   49244:	mvn	r0, #21
   49248:	pop	{r3, r4, r5, pc}
   4924c:	andeq	r6, r2, r0, asr lr
   49250:	muleq	r2, r8, r8
   49254:	andeq	r6, r2, r8, ror #13
   49258:	andeq	r6, r2, ip, lsl #29
   4925c:	andeq	r6, r2, r0, ror r8
   49260:	andeq	r6, r2, r0, asr #13
   49264:	ldrdeq	r6, [r2], -r0
   49268:	andeq	r6, r2, r8, asr #16
   4926c:	muleq	r2, r8, r6
   49270:	andeq	r6, r2, r4, ror sl
   49274:	andeq	r6, r2, r0, lsr #16
   49278:	andeq	r6, r2, r0, ror r6
   4927c:	andeq	pc, r1, r0, lsr #24
   49280:	strdeq	r6, [r2], -r8
   49284:	andeq	r6, r2, r8, asr #12
   49288:	push	{r4, r5, r6, lr}
   4928c:	subs	r6, r0, #0
   49290:	mov	r4, r2
   49294:	mov	r5, r3
   49298:	beq	4936c <fputs@plt+0x44a58>
   4929c:	ldr	r0, [r6, #4]
   492a0:	ldr	r3, [r0, #376]	; 0x178
   492a4:	cmp	r3, #5
   492a8:	beq	49344 <fputs@plt+0x44a30>
   492ac:	bl	48308 <fputs@plt+0x439f4>
   492b0:	cmp	r0, #0
   492b4:	bne	49394 <fputs@plt+0x44a80>
   492b8:	ldrd	r2, [r6, #24]
   492bc:	cmp	r3, r5
   492c0:	cmpeq	r2, r4
   492c4:	beq	49308 <fputs@plt+0x449f4>
   492c8:	ldrb	r3, [r6, #21]
   492cc:	strd	r4, [r6, #24]
   492d0:	tst	r3, #1
   492d4:	bne	49310 <fputs@plt+0x449fc>
   492d8:	ldr	r3, [r6, #12]
   492dc:	cmp	r3, #0
   492e0:	beq	492f8 <fputs@plt+0x449e4>
   492e4:	ldr	r3, [r6, #4]
   492e8:	mov	r1, r6
   492ec:	add	r2, r6, #36	; 0x24
   492f0:	ldr	r0, [r3, #20]
   492f4:	bl	59cf0 <fputs@plt+0x553dc>
   492f8:	ldrb	r3, [r6, #20]
   492fc:	sbfx	r3, r3, #0, #5
   49300:	cmp	r3, #10
   49304:	beq	49328 <fputs@plt+0x44a14>
   49308:	mov	r0, #0
   4930c:	pop	{r4, r5, r6, pc}
   49310:	ldr	r3, [r6, #4]
   49314:	mov	r1, r6
   49318:	add	r2, r6, #32
   4931c:	ldr	r0, [r3, #16]
   49320:	bl	59cf0 <fputs@plt+0x553dc>
   49324:	b	492d8 <fputs@plt+0x449c4>
   49328:	ldr	r3, [r6, #4]
   4932c:	mov	r1, r6
   49330:	add	r2, r6, #68	; 0x44
   49334:	ldr	r0, [r3, #336]	; 0x150
   49338:	bl	59cf0 <fputs@plt+0x553dc>
   4933c:	mov	r0, #0
   49340:	pop	{r4, r5, r6, pc}
   49344:	ldr	r0, [pc, #112]	; 493bc <fputs@plt+0x44aa8>
   49348:	movw	r2, #1405	; 0x57d
   4934c:	ldr	r1, [pc, #108]	; 493c0 <fputs@plt+0x44aac>
   49350:	ldr	r3, [pc, #108]	; 493c4 <fputs@plt+0x44ab0>
   49354:	add	r0, pc, r0
   49358:	add	r1, pc, r1
   4935c:	add	r3, pc, r3
   49360:	bl	5af4c <fputs@plt+0x56638>
   49364:	mvn	r0, #115	; 0x73
   49368:	pop	{r4, r5, r6, pc}
   4936c:	ldr	r0, [pc, #84]	; 493c8 <fputs@plt+0x44ab4>
   49370:	movw	r2, #1404	; 0x57c
   49374:	ldr	r1, [pc, #80]	; 493cc <fputs@plt+0x44ab8>
   49378:	ldr	r3, [pc, #80]	; 493d0 <fputs@plt+0x44abc>
   4937c:	add	r0, pc, r0
   49380:	add	r1, pc, r1
   49384:	add	r3, pc, r3
   49388:	bl	5af4c <fputs@plt+0x56638>
   4938c:	mvn	r0, #21
   49390:	pop	{r4, r5, r6, pc}
   49394:	ldr	r0, [pc, #56]	; 493d4 <fputs@plt+0x44ac0>
   49398:	movw	r2, #1406	; 0x57e
   4939c:	ldr	r1, [pc, #52]	; 493d8 <fputs@plt+0x44ac4>
   493a0:	ldr	r3, [pc, #52]	; 493dc <fputs@plt+0x44ac8>
   493a4:	add	r0, pc, r0
   493a8:	add	r1, pc, r1
   493ac:	add	r3, pc, r3
   493b0:	bl	5af4c <fputs@plt+0x56638>
   493b4:	mvn	r0, #9
   493b8:	pop	{r4, r5, r6, pc}
   493bc:	strdeq	r6, [r2], -r4
   493c0:	ldrdeq	r6, [r2], -r8
   493c4:	andeq	r6, r2, r4, asr r6
   493c8:	ldrdeq	pc, [r1], -r8
   493cc:			; <UNDEFINED> instruction: 0x000266b0
   493d0:	andeq	r6, r2, ip, lsr #12
   493d4:	andeq	r6, r2, r0, asr #24
   493d8:	andeq	r6, r2, r8, lsl #13
   493dc:	andeq	r6, r2, r4, lsl #12
   493e0:	push	{r4, r5, r6, lr}
   493e4:	subs	r4, r0, #0
   493e8:	mov	r5, r1
   493ec:	beq	49924 <fputs@plt+0x45010>
   493f0:	add	r3, r1, #1
   493f4:	cmp	r3, #2
   493f8:	bhi	498fc <fputs@plt+0x44fe8>
   493fc:	ldr	r0, [r4, #4]
   49400:	bl	48308 <fputs@plt+0x439f4>
   49404:	cmp	r0, #0
   49408:	bne	498d4 <fputs@plt+0x44fc0>
   4940c:	ldr	r0, [r4, #4]
   49410:	ldr	r3, [r0, #376]	; 0x178
   49414:	cmp	r3, #5
   49418:	beq	49528 <fputs@plt+0x44c14>
   4941c:	ldrb	r1, [r4, #20]
   49420:	sbfx	r3, r1, #5, #3
   49424:	sxtb	r2, r3
   49428:	uxtb	r3, r3
   4942c:	cmp	r2, r5
   49430:	beq	494e8 <fputs@plt+0x44bd4>
   49434:	cmp	r5, #0
   49438:	sbfx	r1, r1, #0, #5
   4943c:	bne	494f0 <fputs@plt+0x44bdc>
   49440:	cmp	r1, #10
   49444:	addls	pc, pc, r1, lsl #2
   49448:	b	49798 <fputs@plt+0x44e84>
   4944c:	b	49538 <fputs@plt+0x44c24>
   49450:	b	495c0 <fputs@plt+0x44cac>
   49454:	b	495c0 <fputs@plt+0x44cac>
   49458:	b	495c0 <fputs@plt+0x44cac>
   4945c:	b	495c0 <fputs@plt+0x44cac>
   49460:	b	495c0 <fputs@plt+0x44cac>
   49464:	b	49608 <fputs@plt+0x44cf4>
   49468:	b	49570 <fputs@plt+0x44c5c>
   4946c:	b	49548 <fputs@plt+0x44c34>
   49470:	b	49548 <fputs@plt+0x44c34>
   49474:	b	49684 <fputs@plt+0x44d70>
   49478:	cmp	r3, #0
   4947c:	bne	494b0 <fputs@plt+0x44b9c>
   49480:	ldr	r3, [r0, #320]	; 0x140
   49484:	cmp	r3, #0
   49488:	beq	49868 <fputs@plt+0x44f54>
   4948c:	ldr	r3, [r3, #68]	; 0x44
   49490:	cmp	r3, #0
   49494:	beq	49868 <fputs@plt+0x44f54>
   49498:	ldrb	r3, [r3, #20]
   4949c:	lsrs	r3, r3, #5
   494a0:	beq	49868 <fputs@plt+0x44f54>
   494a4:	ldr	r3, [r0, #328]	; 0x148
   494a8:	add	r3, r3, #1
   494ac:	str	r3, [r0, #328]	; 0x148
   494b0:	ldrb	r3, [r4, #20]
   494b4:	bfi	r3, r5, #5, #3
   494b8:	strb	r3, [r4, #20]
   494bc:	ldrb	r3, [r4, #21]
   494c0:	tst	r3, #1
   494c4:	bne	49558 <fputs@plt+0x44c44>
   494c8:	ldr	r3, [r4, #12]
   494cc:	cmp	r3, #0
   494d0:	beq	494e8 <fputs@plt+0x44bd4>
   494d4:	ldr	r3, [r4, #4]
   494d8:	mov	r1, r4
   494dc:	add	r2, r4, #36	; 0x24
   494e0:	ldr	r0, [r3, #20]
   494e4:	bl	59cf0 <fputs@plt+0x553dc>
   494e8:	mov	r0, #0
   494ec:	pop	{r4, r5, r6, pc}
   494f0:	cmp	r1, #10
   494f4:	addls	pc, pc, r1, lsl #2
   494f8:	b	49778 <fputs@plt+0x44e64>
   494fc:	b	496a4 <fputs@plt+0x44d90>
   49500:	b	496e0 <fputs@plt+0x44dcc>
   49504:	b	496e0 <fputs@plt+0x44dcc>
   49508:	b	496e0 <fputs@plt+0x44dcc>
   4950c:	b	496e0 <fputs@plt+0x44dcc>
   49510:	b	496e0 <fputs@plt+0x44dcc>
   49514:	b	49718 <fputs@plt+0x44e04>
   49518:	b	49478 <fputs@plt+0x44b64>
   4951c:	b	494b0 <fputs@plt+0x44b9c>
   49520:	b	494b0 <fputs@plt+0x44b9c>
   49524:	b	496c0 <fputs@plt+0x44dac>
   49528:	cmp	r5, #0
   4952c:	beq	494e8 <fputs@plt+0x44bd4>
   49530:	mvn	r0, #115	; 0x73
   49534:	pop	{r4, r5, r6, pc}
   49538:	mov	r0, r4
   4953c:	bl	483a8 <fputs@plt+0x43a94>
   49540:	cmp	r0, #0
   49544:	poplt	{r4, r5, r6, pc}
   49548:	ldrb	r3, [r4, #20]
   4954c:	bfc	r3, #5, #3
   49550:	strb	r3, [r4, #20]
   49554:	b	494bc <fputs@plt+0x44ba8>
   49558:	ldr	r3, [r4, #4]
   4955c:	mov	r1, r4
   49560:	add	r2, r4, #32
   49564:	ldr	r0, [r3, #16]
   49568:	bl	59cf0 <fputs@plt+0x553dc>
   4956c:	b	494c8 <fputs@plt+0x44bb4>
   49570:	ldr	r3, [r0, #320]	; 0x140
   49574:	cmp	r3, #0
   49578:	beq	49594 <fputs@plt+0x44c80>
   4957c:	ldr	r3, [r3, #68]	; 0x44
   49580:	cmp	r3, #0
   49584:	beq	49594 <fputs@plt+0x44c80>
   49588:	ldrb	r3, [r3, #20]
   4958c:	lsrs	r3, r3, #5
   49590:	bne	497b8 <fputs@plt+0x44ea4>
   49594:	ldr	r3, [r0, #328]	; 0x148
   49598:	cmp	r3, #0
   4959c:	bne	497b8 <fputs@plt+0x44ea4>
   495a0:	ldr	r0, [pc, #1092]	; 499ec <fputs@plt+0x450d8>
   495a4:	movw	r2, #1494	; 0x5d6
   495a8:	ldr	r1, [pc, #1088]	; 499f0 <fputs@plt+0x450dc>
   495ac:	ldr	r3, [pc, #1088]	; 499f4 <fputs@plt+0x450e0>
   495b0:	add	r0, pc, r0
   495b4:	add	r1, pc, r1
   495b8:	add	r3, pc, r3
   495bc:	bl	5ac34 <fputs@plt+0x56320>
   495c0:	ldrb	r3, [r4, #20]
   495c4:	bfc	r3, #5, #3
   495c8:	strb	r3, [r4, #20]
   495cc:	bl	4806c <fputs@plt+0x43758>
   495d0:	subs	r5, r0, #0
   495d4:	beq	4998c <fputs@plt+0x45078>
   495d8:	mov	r1, r4
   495dc:	add	r2, r4, #88	; 0x58
   495e0:	ldr	r0, [r5, #4]
   495e4:	bl	59cf0 <fputs@plt+0x553dc>
   495e8:	ldr	r0, [r5, #8]
   495ec:	mov	r1, r4
   495f0:	add	r2, r4, #92	; 0x5c
   495f4:	bl	59cf0 <fputs@plt+0x553dc>
   495f8:	ldrb	r3, [r5, #24]
   495fc:	orr	r3, r3, #1
   49600:	strb	r3, [r5, #24]
   49604:	b	494bc <fputs@plt+0x44ba8>
   49608:	ldr	r3, [r0, #320]	; 0x140
   4960c:	ldr	r1, [r4, #200]	; 0xc8
   49610:	cmp	r3, #0
   49614:	beq	49840 <fputs@plt+0x44f2c>
   49618:	ldr	r3, [r3, r1, lsl #2]
   4961c:	cmp	r3, #0
   49620:	beq	49840 <fputs@plt+0x44f2c>
   49624:	ldrb	r3, [r3, #20]
   49628:	lsrs	r3, r3, #5
   4962c:	beq	49840 <fputs@plt+0x44f2c>
   49630:	ldrb	r3, [r4, #20]
   49634:	bfc	r3, #5, #3
   49638:	strb	r3, [r4, #20]
   4963c:	ldr	r3, [r0, #320]	; 0x140
   49640:	cmp	r3, #0
   49644:	beq	49660 <fputs@plt+0x44d4c>
   49648:	ldr	r3, [r3, r1, lsl #2]
   4964c:	cmp	r3, #0
   49650:	beq	49660 <fputs@plt+0x44d4c>
   49654:	ldrb	r3, [r3, #20]
   49658:	lsrs	r3, r3, #5
   4965c:	bne	494bc <fputs@plt+0x44ba8>
   49660:	cmp	r1, #17
   49664:	beq	498b4 <fputs@plt+0x44fa0>
   49668:	add	r0, r0, #192	; 0xc0
   4966c:	bl	4554 <sigdelset@plt>
   49670:	cmp	r0, #0
   49674:	bne	4996c <fputs@plt+0x45058>
   49678:	ldr	r0, [r4, #4]
   4967c:	bl	47f6c <fputs@plt+0x43658>
   49680:	b	494bc <fputs@plt+0x44ba8>
   49684:	ldrb	r3, [r4, #20]
   49688:	mov	r1, r4
   4968c:	add	r2, r4, #68	; 0x44
   49690:	bfc	r3, #5, #3
   49694:	strb	r3, [r4, #20]
   49698:	ldr	r0, [r0, #336]	; 0x150
   4969c:	bl	59cf0 <fputs@plt+0x553dc>
   496a0:	b	494bc <fputs@plt+0x44ba8>
   496a4:	mov	r0, r4
   496a8:	mov	r1, r5
   496ac:	ldr	r2, [r4, #72]	; 0x48
   496b0:	bl	47e10 <fputs@plt+0x434fc>
   496b4:	cmp	r0, #0
   496b8:	bge	494b0 <fputs@plt+0x44b9c>
   496bc:	pop	{r4, r5, r6, pc}
   496c0:	ldrb	r3, [r4, #20]
   496c4:	mov	r1, r4
   496c8:	add	r2, r4, #68	; 0x44
   496cc:	bfi	r3, r5, #5, #3
   496d0:	strb	r3, [r4, #20]
   496d4:	ldr	r0, [r0, #336]	; 0x150
   496d8:	bl	59cf0 <fputs@plt+0x553dc>
   496dc:	b	494bc <fputs@plt+0x44ba8>
   496e0:	ldrb	r3, [r4, #20]
   496e4:	bfi	r3, r5, #5, #3
   496e8:	strb	r3, [r4, #20]
   496ec:	bl	4806c <fputs@plt+0x43758>
   496f0:	subs	r5, r0, #0
   496f4:	bne	495d8 <fputs@plt+0x44cc4>
   496f8:	ldr	r0, [pc, #760]	; 499f8 <fputs@plt+0x450e4>
   496fc:	movw	r2, #1543	; 0x607
   49700:	ldr	r1, [pc, #756]	; 499fc <fputs@plt+0x450e8>
   49704:	ldr	r3, [pc, #756]	; 49a00 <fputs@plt+0x450ec>
   49708:	add	r0, pc, r0
   4970c:	add	r1, pc, r1
   49710:	add	r3, pc, r3
   49714:	bl	5ac34 <fputs@plt+0x56320>
   49718:	ldr	r3, [r0, #320]	; 0x140
   4971c:	ldr	r1, [r4, #200]	; 0xc8
   49720:	cmp	r3, #0
   49724:	beq	49740 <fputs@plt+0x44e2c>
   49728:	ldr	r3, [r3, r1, lsl #2]
   4972c:	cmp	r3, #0
   49730:	beq	49740 <fputs@plt+0x44e2c>
   49734:	ldrb	r3, [r3, #20]
   49738:	lsrs	r3, r3, #5
   4973c:	bne	494b0 <fputs@plt+0x44b9c>
   49740:	cmp	r1, #17
   49744:	beq	498a4 <fputs@plt+0x44f90>
   49748:	add	r0, r0, #192	; 0xc0
   4974c:	bl	438c <sigaddset@plt>
   49750:	subs	r6, r0, #0
   49754:	bne	499ac <fputs@plt+0x45098>
   49758:	ldr	r0, [r4, #4]
   4975c:	bl	47f6c <fputs@plt+0x43658>
   49760:	cmp	r0, #0
   49764:	bge	494b0 <fputs@plt+0x44b9c>
   49768:	ldrb	r3, [r4, #20]
   4976c:	bfi	r3, r6, #5, #3
   49770:	strb	r3, [r4, #20]
   49774:	pop	{r4, r5, r6, pc}
   49778:	ldr	r0, [pc, #644]	; 49a04 <fputs@plt+0x450f0>
   4977c:	movw	r2, #1596	; 0x63c
   49780:	ldr	r1, [pc, #640]	; 49a08 <fputs@plt+0x450f4>
   49784:	ldr	r3, [pc, #640]	; 49a0c <fputs@plt+0x450f8>
   49788:	add	r0, pc, r0
   4978c:	add	r1, pc, r1
   49790:	add	r3, pc, r3
   49794:	bl	5aef4 <fputs@plt+0x565e0>
   49798:	ldr	r0, [pc, #624]	; 49a10 <fputs@plt+0x450fc>
   4979c:	mov	r2, #1520	; 0x5f0
   497a0:	ldr	r1, [pc, #620]	; 49a14 <fputs@plt+0x45100>
   497a4:	ldr	r3, [pc, #620]	; 49a18 <fputs@plt+0x45104>
   497a8:	add	r0, pc, r0
   497ac:	add	r1, pc, r1
   497b0:	add	r3, pc, r3
   497b4:	bl	5aef4 <fputs@plt+0x565e0>
   497b8:	ldrb	r3, [r4, #20]
   497bc:	bfc	r3, #5, #3
   497c0:	strb	r3, [r4, #20]
   497c4:	ldr	r3, [r0, #328]	; 0x148
   497c8:	cmp	r3, #0
   497cc:	beq	4994c <fputs@plt+0x45038>
   497d0:	sub	r3, r3, #1
   497d4:	str	r3, [r0, #328]	; 0x148
   497d8:	ldr	r0, [r4, #4]
   497dc:	ldr	r3, [r0, #320]	; 0x140
   497e0:	cmp	r3, #0
   497e4:	beq	49800 <fputs@plt+0x44eec>
   497e8:	ldr	r3, [r3, #68]	; 0x44
   497ec:	cmp	r3, #0
   497f0:	beq	49800 <fputs@plt+0x44eec>
   497f4:	ldrb	r3, [r3, #20]
   497f8:	lsrs	r3, r3, #5
   497fc:	bne	494bc <fputs@plt+0x44ba8>
   49800:	ldr	r3, [r0, #328]	; 0x148
   49804:	cmp	r3, #0
   49808:	bne	494bc <fputs@plt+0x44ba8>
   4980c:	add	r0, r0, #192	; 0xc0
   49810:	mov	r1, #17
   49814:	bl	4554 <sigdelset@plt>
   49818:	cmp	r0, #0
   4981c:	beq	49678 <fputs@plt+0x44d64>
   49820:	ldr	r0, [pc, #500]	; 49a1c <fputs@plt+0x45108>
   49824:	movw	r2, #1502	; 0x5de
   49828:	ldr	r1, [pc, #496]	; 49a20 <fputs@plt+0x4510c>
   4982c:	ldr	r3, [pc, #496]	; 49a24 <fputs@plt+0x45110>
   49830:	add	r0, pc, r0
   49834:	add	r1, pc, r1
   49838:	add	r3, pc, r3
   4983c:	bl	5ac34 <fputs@plt+0x56320>
   49840:	cmp	r1, #17
   49844:	beq	498c4 <fputs@plt+0x44fb0>
   49848:	ldr	r0, [pc, #472]	; 49a28 <fputs@plt+0x45114>
   4984c:	movw	r2, #1479	; 0x5c7
   49850:	ldr	r1, [pc, #468]	; 49a2c <fputs@plt+0x45118>
   49854:	ldr	r3, [pc, #468]	; 49a30 <fputs@plt+0x4511c>
   49858:	add	r0, pc, r0
   4985c:	add	r1, pc, r1
   49860:	add	r3, pc, r3
   49864:	bl	5ac34 <fputs@plt+0x56320>
   49868:	ldr	r3, [r0, #328]	; 0x148
   4986c:	cmp	r3, #0
   49870:	bne	494a8 <fputs@plt+0x44b94>
   49874:	add	r0, r0, #192	; 0xc0
   49878:	ldr	r1, [r4, #200]	; 0xc8
   4987c:	bl	438c <sigaddset@plt>
   49880:	subs	r6, r0, #0
   49884:	bne	499cc <fputs@plt+0x450b8>
   49888:	ldr	r0, [r4, #4]
   4988c:	bl	47f6c <fputs@plt+0x43658>
   49890:	cmp	r0, #0
   49894:	blt	49768 <fputs@plt+0x44e54>
   49898:	ldr	r0, [r4, #4]
   4989c:	ldr	r3, [r0, #328]	; 0x148
   498a0:	b	494a8 <fputs@plt+0x44b94>
   498a4:	ldr	r3, [r0, #328]	; 0x148
   498a8:	cmp	r3, #0
   498ac:	bne	494b0 <fputs@plt+0x44b9c>
   498b0:	b	49748 <fputs@plt+0x44e34>
   498b4:	ldr	r3, [r0, #328]	; 0x148
   498b8:	cmp	r3, #0
   498bc:	bne	494bc <fputs@plt+0x44ba8>
   498c0:	b	49668 <fputs@plt+0x44d54>
   498c4:	ldr	r3, [r0, #328]	; 0x148
   498c8:	cmp	r3, #0
   498cc:	bne	49630 <fputs@plt+0x44d1c>
   498d0:	b	49848 <fputs@plt+0x44f34>
   498d4:	ldr	r0, [pc, #344]	; 49a34 <fputs@plt+0x45120>
   498d8:	movw	r2, #1439	; 0x59f
   498dc:	ldr	r1, [pc, #340]	; 49a38 <fputs@plt+0x45124>
   498e0:	ldr	r3, [pc, #340]	; 49a3c <fputs@plt+0x45128>
   498e4:	add	r0, pc, r0
   498e8:	add	r1, pc, r1
   498ec:	add	r3, pc, r3
   498f0:	bl	5af4c <fputs@plt+0x56638>
   498f4:	mvn	r0, #9
   498f8:	pop	{r4, r5, r6, pc}
   498fc:	ldr	r0, [pc, #316]	; 49a40 <fputs@plt+0x4512c>
   49900:	movw	r2, #1438	; 0x59e
   49904:	ldr	r1, [pc, #312]	; 49a44 <fputs@plt+0x45130>
   49908:	ldr	r3, [pc, #312]	; 49a48 <fputs@plt+0x45134>
   4990c:	add	r0, pc, r0
   49910:	add	r1, pc, r1
   49914:	add	r3, pc, r3
   49918:	bl	5af4c <fputs@plt+0x56638>
   4991c:	mvn	r0, #21
   49920:	pop	{r4, r5, r6, pc}
   49924:	ldr	r0, [pc, #288]	; 49a4c <fputs@plt+0x45138>
   49928:	movw	r2, #1437	; 0x59d
   4992c:	ldr	r1, [pc, #284]	; 49a50 <fputs@plt+0x4513c>
   49930:	ldr	r3, [pc, #284]	; 49a54 <fputs@plt+0x45140>
   49934:	add	r0, pc, r0
   49938:	add	r1, pc, r1
   4993c:	add	r3, pc, r3
   49940:	bl	5af4c <fputs@plt+0x56638>
   49944:	mvn	r0, #21
   49948:	pop	{r4, r5, r6, pc}
   4994c:	ldr	r0, [pc, #260]	; 49a58 <fputs@plt+0x45144>
   49950:	movw	r2, #1498	; 0x5da
   49954:	ldr	r1, [pc, #256]	; 49a5c <fputs@plt+0x45148>
   49958:	ldr	r3, [pc, #256]	; 49a60 <fputs@plt+0x4514c>
   4995c:	add	r0, pc, r0
   49960:	add	r1, pc, r1
   49964:	add	r3, pc, r3
   49968:	bl	5ac34 <fputs@plt+0x56320>
   4996c:	ldr	r0, [pc, #240]	; 49a64 <fputs@plt+0x45150>
   49970:	movw	r2, #1484	; 0x5cc
   49974:	ldr	r1, [pc, #236]	; 49a68 <fputs@plt+0x45154>
   49978:	ldr	r3, [pc, #236]	; 49a6c <fputs@plt+0x45158>
   4997c:	add	r0, pc, r0
   49980:	add	r1, pc, r1
   49984:	add	r3, pc, r3
   49988:	bl	5ac34 <fputs@plt+0x56320>
   4998c:	ldr	r0, [pc, #220]	; 49a70 <fputs@plt+0x4515c>
   49990:	movw	r2, #1470	; 0x5be
   49994:	ldr	r1, [pc, #216]	; 49a74 <fputs@plt+0x45160>
   49998:	ldr	r3, [pc, #216]	; 49a78 <fputs@plt+0x45164>
   4999c:	add	r0, pc, r0
   499a0:	add	r1, pc, r1
   499a4:	add	r3, pc, r3
   499a8:	bl	5ac34 <fputs@plt+0x56320>
   499ac:	ldr	r0, [pc, #200]	; 49a7c <fputs@plt+0x45168>
   499b0:	movw	r2, #1554	; 0x612
   499b4:	ldr	r1, [pc, #196]	; 49a80 <fputs@plt+0x4516c>
   499b8:	ldr	r3, [pc, #196]	; 49a84 <fputs@plt+0x45170>
   499bc:	add	r0, pc, r0
   499c0:	add	r1, pc, r1
   499c4:	add	r3, pc, r3
   499c8:	bl	5ac34 <fputs@plt+0x56320>
   499cc:	ldr	r0, [pc, #180]	; 49a88 <fputs@plt+0x45174>
   499d0:	movw	r2, #1570	; 0x622
   499d4:	ldr	r1, [pc, #176]	; 49a8c <fputs@plt+0x45178>
   499d8:	ldr	r3, [pc, #176]	; 49a90 <fputs@plt+0x4517c>
   499dc:	add	r0, pc, r0
   499e0:	add	r1, pc, r1
   499e4:	add	r3, pc, r3
   499e8:	bl	5ac34 <fputs@plt+0x56320>
   499ec:	andeq	r6, r2, r8, lsr #23
   499f0:	andeq	r6, r2, ip, ror r4
   499f4:	andeq	r6, r2, r8, lsl r3
   499f8:	andeq	ip, r1, r4, ror #16
   499fc:	andeq	r6, r2, r4, lsr #6
   49a00:	andeq	r6, r2, r0, asr #3
   49a04:	andeq	r6, r2, r4, lsl r7
   49a08:	andeq	r6, r2, r4, lsr #5
   49a0c:	andeq	r6, r2, r0, asr #2
   49a10:	strdeq	r6, [r2], -r4
   49a14:	andeq	r6, r2, r4, lsl #5
   49a18:	andeq	r6, r2, r0, lsr #2
   49a1c:	andeq	r6, r2, r0, asr #12
   49a20:	strdeq	r6, [r2], -ip
   49a24:	muleq	r2, r8, r0
   49a28:	ldrdeq	r6, [r2], -r8
   49a2c:	ldrdeq	r6, [r2], -r4
   49a30:	andeq	r6, r2, r0, ror r0
   49a34:	andeq	r6, r2, r0, lsl #14
   49a38:	andeq	r6, r2, r8, asr #2
   49a3c:	andeq	r5, r2, r4, ror #31
   49a40:			; <UNDEFINED> instruction: 0x000267b0
   49a44:	andeq	r6, r2, r0, lsr #2
   49a48:			; <UNDEFINED> instruction: 0x00025fbc
   49a4c:	andeq	pc, r1, r0, lsr #10
   49a50:	strdeq	r6, [r2], -r8
   49a54:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   49a58:	andeq	r6, r2, ip, ror #9
   49a5c:	ldrdeq	r6, [r2], -r0
   49a60:	andeq	r5, r2, ip, ror #30
   49a64:	muleq	r2, r8, r4
   49a68:	strheq	r6, [r2], -r0
   49a6c:	andeq	r5, r2, ip, asr #30
   49a70:	ldrdeq	ip, [r1], -r0
   49a74:	muleq	r2, r0, r0
   49a78:	andeq	r5, r2, ip, lsr #30
   49a7c:	andeq	r6, r2, r0, asr #14
   49a80:	andeq	r6, r2, r0, ror r0
   49a84:	andeq	r5, r2, ip, lsl #30
   49a88:	andeq	r6, r2, r0, lsr #14
   49a8c:	andeq	r6, r2, r0, asr r0
   49a90:	andeq	r5, r2, ip, ror #29
   49a94:	ldr	r1, [pc, #516]	; 49ca0 <fputs@plt+0x4538c>
   49a98:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   49a9c:	subs	r5, r0, #0
   49aa0:	ldr	r0, [pc, #508]	; 49ca4 <fputs@plt+0x45390>
   49aa4:	sub	sp, sp, #32
   49aa8:	add	r1, pc, r1
   49aac:	strd	r2, [sp]
   49ab0:	ldr	r8, [r1, r0]
   49ab4:	mov	r3, r1
   49ab8:	ldr	r3, [r8]
   49abc:	str	r3, [sp, #28]
   49ac0:	beq	49c78 <fputs@plt+0x45364>
   49ac4:	ldrd	r0, [sp]
   49ac8:	mvn	r2, #0
   49acc:	mvn	r3, #0
   49ad0:	cmp	r1, r3
   49ad4:	cmpeq	r0, r2
   49ad8:	beq	49c50 <fputs@plt+0x4533c>
   49adc:	ldrb	r7, [r5, #20]
   49ae0:	add	r4, sp, #4
   49ae4:	ldr	r9, [pc, #444]	; 49ca8 <fputs@plt+0x45394>
   49ae8:	add	sl, sp, #24
   49aec:	sbfx	r7, r7, #0, #5
   49af0:	add	r6, sp, #8
   49af4:	add	r9, pc, r9
   49af8:	mov	lr, r9
   49afc:	mov	ip, r6
   49b00:	ldm	lr!, {r0, r1, r2, r3}
   49b04:	ldr	lr, [lr]
   49b08:	stmia	ip!, {r0, r1, r2, r3}
   49b0c:	str	lr, [ip]
   49b10:	ldr	r3, [r4, #4]!
   49b14:	cmp	r3, r7
   49b18:	beq	49b60 <fputs@plt+0x4524c>
   49b1c:	cmp	r4, sl
   49b20:	bne	49af8 <fputs@plt+0x451e4>
   49b24:	ldr	r0, [pc, #384]	; 49cac <fputs@plt+0x45398>
   49b28:	movw	r2, #1624	; 0x658
   49b2c:	ldr	r1, [pc, #380]	; 49cb0 <fputs@plt+0x4539c>
   49b30:	ldr	r3, [pc, #380]	; 49cb4 <fputs@plt+0x453a0>
   49b34:	add	r0, pc, r0
   49b38:	add	r1, pc, r1
   49b3c:	add	r3, pc, r3
   49b40:	bl	5af4c <fputs@plt+0x56638>
   49b44:	mvn	r0, #32
   49b48:	ldr	r2, [sp, #28]
   49b4c:	ldr	r3, [r8]
   49b50:	cmp	r2, r3
   49b54:	bne	49bdc <fputs@plt+0x452c8>
   49b58:	add	sp, sp, #32
   49b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49b60:	ldr	r0, [r5, #4]
   49b64:	ldr	r3, [r0, #376]	; 0x178
   49b68:	cmp	r3, #5
   49b6c:	beq	49c28 <fputs@plt+0x45314>
   49b70:	bl	48308 <fputs@plt+0x439f4>
   49b74:	subs	r6, r0, #0
   49b78:	bne	49c00 <fputs@plt+0x452ec>
   49b7c:	ldrd	r2, [sp]
   49b80:	mov	r1, r6
   49b84:	mov	r0, r5
   49b88:	strd	r2, [r5, #72]	; 0x48
   49b8c:	bl	480f8 <fputs@plt+0x437e4>
   49b90:	ldrb	r1, [r5, #20]
   49b94:	ldr	r0, [r5, #4]
   49b98:	sbfx	r1, r1, #0, #5
   49b9c:	bl	4806c <fputs@plt+0x43758>
   49ba0:	subs	r4, r0, #0
   49ba4:	beq	49be0 <fputs@plt+0x452cc>
   49ba8:	mov	r1, r5
   49bac:	add	r2, r5, #88	; 0x58
   49bb0:	ldr	r0, [r4, #4]
   49bb4:	bl	59cf0 <fputs@plt+0x553dc>
   49bb8:	mov	r1, r5
   49bbc:	ldr	r0, [r4, #8]
   49bc0:	add	r2, r5, #92	; 0x5c
   49bc4:	bl	59cf0 <fputs@plt+0x553dc>
   49bc8:	ldrb	r3, [r4, #24]
   49bcc:	mov	r0, r6
   49bd0:	orr	r3, r3, #1
   49bd4:	strb	r3, [r4, #24]
   49bd8:	b	49b48 <fputs@plt+0x45234>
   49bdc:	bl	453c <__stack_chk_fail@plt>
   49be0:	ldr	r0, [pc, #208]	; 49cb8 <fputs@plt+0x453a4>
   49be4:	movw	r2, #1633	; 0x661
   49be8:	ldr	r1, [pc, #204]	; 49cbc <fputs@plt+0x453a8>
   49bec:	ldr	r3, [pc, #204]	; 49cc0 <fputs@plt+0x453ac>
   49bf0:	add	r0, pc, r0
   49bf4:	add	r1, pc, r1
   49bf8:	add	r3, pc, r3
   49bfc:	bl	5ac34 <fputs@plt+0x56320>
   49c00:	ldr	r0, [pc, #188]	; 49cc4 <fputs@plt+0x453b0>
   49c04:	movw	r2, #1626	; 0x65a
   49c08:	ldr	r1, [pc, #184]	; 49cc8 <fputs@plt+0x453b4>
   49c0c:	ldr	r3, [pc, #184]	; 49ccc <fputs@plt+0x453b8>
   49c10:	add	r0, pc, r0
   49c14:	add	r1, pc, r1
   49c18:	add	r3, pc, r3
   49c1c:	bl	5af4c <fputs@plt+0x56638>
   49c20:	mvn	r0, #9
   49c24:	b	49b48 <fputs@plt+0x45234>
   49c28:	ldr	r0, [pc, #160]	; 49cd0 <fputs@plt+0x453bc>
   49c2c:	movw	r2, #1625	; 0x659
   49c30:	ldr	r1, [pc, #156]	; 49cd4 <fputs@plt+0x453c0>
   49c34:	ldr	r3, [pc, #156]	; 49cd8 <fputs@plt+0x453c4>
   49c38:	add	r0, pc, r0
   49c3c:	add	r1, pc, r1
   49c40:	add	r3, pc, r3
   49c44:	bl	5af4c <fputs@plt+0x56638>
   49c48:	mvn	r0, #115	; 0x73
   49c4c:	b	49b48 <fputs@plt+0x45234>
   49c50:	ldr	r0, [pc, #132]	; 49cdc <fputs@plt+0x453c8>
   49c54:	movw	r2, #1623	; 0x657
   49c58:	ldr	r1, [pc, #128]	; 49ce0 <fputs@plt+0x453cc>
   49c5c:	ldr	r3, [pc, #128]	; 49ce4 <fputs@plt+0x453d0>
   49c60:	add	r0, pc, r0
   49c64:	add	r1, pc, r1
   49c68:	add	r3, pc, r3
   49c6c:	bl	5af4c <fputs@plt+0x56638>
   49c70:	mvn	r0, #21
   49c74:	b	49b48 <fputs@plt+0x45234>
   49c78:	ldr	r0, [pc, #104]	; 49ce8 <fputs@plt+0x453d4>
   49c7c:	movw	r2, #1622	; 0x656
   49c80:	ldr	r1, [pc, #100]	; 49cec <fputs@plt+0x453d8>
   49c84:	ldr	r3, [pc, #100]	; 49cf0 <fputs@plt+0x453dc>
   49c88:	add	r0, pc, r0
   49c8c:	add	r1, pc, r1
   49c90:	add	r3, pc, r3
   49c94:	bl	5af4c <fputs@plt+0x56638>
   49c98:	mvn	r0, #21
   49c9c:	b	49b48 <fputs@plt+0x45234>
   49ca0:	andeq	r2, r4, r8, ror #1
   49ca4:	andeq	r0, r0, r0, lsr r4
   49ca8:	andeq	r5, r2, r0, lsr #26
   49cac:	andeq	r6, r2, r8, asr #13
   49cb0:	strdeq	r5, [r2], -r8
   49cb4:	andeq	r5, r2, ip, lsr #26
   49cb8:	andeq	ip, r1, ip, ror r3
   49cbc:	andeq	r5, r2, ip, lsr lr
   49cc0:	andeq	r5, r2, r0, ror ip
   49cc4:	ldrdeq	r6, [r2], -r4
   49cc8:	andeq	r5, r2, ip, lsl lr
   49ccc:	andeq	r5, r2, r0, asr ip
   49cd0:	andeq	r6, r2, r0, lsl r4
   49cd4:	strdeq	r5, [r2], -r4
   49cd8:	andeq	r5, r2, r8, lsr #24
   49cdc:	ldrdeq	r6, [r2], -ip
   49ce0:	andeq	r5, r2, ip, asr #27
   49ce4:	andeq	r5, r2, r0, lsl #24
   49ce8:	andeq	pc, r1, ip, asr #3
   49cec:	andeq	r5, r2, r4, lsr #27
   49cf0:	ldrdeq	r5, [r2], -r8
   49cf4:	push	{r3, r4, r5, lr}
   49cf8:	subs	r4, r0, #0
   49cfc:	mov	r5, r1
   49d00:	beq	49e1c <fputs@plt+0x45508>
   49d04:	ldrb	r3, [r4, #20]
   49d08:	sbfx	r3, r3, #0, #5
   49d0c:	cmp	r3, #10
   49d10:	beq	49df4 <fputs@plt+0x454e0>
   49d14:	ldr	r0, [r4, #4]
   49d18:	ldr	r3, [r0, #376]	; 0x178
   49d1c:	cmp	r3, #5
   49d20:	beq	49dcc <fputs@plt+0x454b8>
   49d24:	bl	48308 <fputs@plt+0x439f4>
   49d28:	cmp	r0, #0
   49d2c:	bne	49da4 <fputs@plt+0x45490>
   49d30:	ldr	r3, [r4, #12]
   49d34:	cmp	r3, r5
   49d38:	popeq	{r3, r4, r5, pc}
   49d3c:	cmp	r5, #0
   49d40:	beq	49d54 <fputs@plt+0x45440>
   49d44:	cmp	r3, #0
   49d48:	beq	49d54 <fputs@plt+0x45440>
   49d4c:	str	r5, [r4, #12]
   49d50:	pop	{r3, r4, r5, pc}
   49d54:	ldr	r0, [r4, #4]
   49d58:	ldr	r1, [pc, #228]	; 49e44 <fputs@plt+0x45530>
   49d5c:	add	r0, r0, #20
   49d60:	add	r1, pc, r1
   49d64:	bl	59b74 <fputs@plt+0x55260>
   49d68:	cmp	r0, #0
   49d6c:	poplt	{r3, r4, r5, pc}
   49d70:	ldr	r3, [r4, #4]
   49d74:	cmp	r5, #0
   49d78:	str	r5, [r4, #12]
   49d7c:	mov	r1, r4
   49d80:	add	r2, r4, #36	; 0x24
   49d84:	ldr	r0, [r3, #20]
   49d88:	beq	49d98 <fputs@plt+0x45484>
   49d8c:	bl	59bf4 <fputs@plt+0x552e0>
   49d90:	and	r0, r0, r0, asr #31
   49d94:	pop	{r3, r4, r5, pc}
   49d98:	bl	59cb8 <fputs@plt+0x553a4>
   49d9c:	mov	r0, r5
   49da0:	pop	{r3, r4, r5, pc}
   49da4:	ldr	r0, [pc, #156]	; 49e48 <fputs@plt+0x45534>
   49da8:	movw	r2, #1703	; 0x6a7
   49dac:	ldr	r1, [pc, #152]	; 49e4c <fputs@plt+0x45538>
   49db0:	ldr	r3, [pc, #152]	; 49e50 <fputs@plt+0x4553c>
   49db4:	add	r0, pc, r0
   49db8:	add	r1, pc, r1
   49dbc:	add	r3, pc, r3
   49dc0:	bl	5af4c <fputs@plt+0x56638>
   49dc4:	mvn	r0, #9
   49dc8:	pop	{r3, r4, r5, pc}
   49dcc:	ldr	r0, [pc, #128]	; 49e54 <fputs@plt+0x45540>
   49dd0:	movw	r2, #1702	; 0x6a6
   49dd4:	ldr	r1, [pc, #124]	; 49e58 <fputs@plt+0x45544>
   49dd8:	ldr	r3, [pc, #124]	; 49e5c <fputs@plt+0x45548>
   49ddc:	add	r0, pc, r0
   49de0:	add	r1, pc, r1
   49de4:	add	r3, pc, r3
   49de8:	bl	5af4c <fputs@plt+0x56638>
   49dec:	mvn	r0, #115	; 0x73
   49df0:	pop	{r3, r4, r5, pc}
   49df4:	ldr	r0, [pc, #100]	; 49e60 <fputs@plt+0x4554c>
   49df8:	movw	r2, #1701	; 0x6a5
   49dfc:	ldr	r1, [pc, #96]	; 49e64 <fputs@plt+0x45550>
   49e00:	ldr	r3, [pc, #96]	; 49e68 <fputs@plt+0x45554>
   49e04:	add	r0, pc, r0
   49e08:	add	r1, pc, r1
   49e0c:	add	r3, pc, r3
   49e10:	bl	5af4c <fputs@plt+0x56638>
   49e14:	mvn	r0, #32
   49e18:	pop	{r3, r4, r5, pc}
   49e1c:	ldr	r0, [pc, #72]	; 49e6c <fputs@plt+0x45558>
   49e20:	movw	r2, #1700	; 0x6a4
   49e24:	ldr	r1, [pc, #68]	; 49e70 <fputs@plt+0x4555c>
   49e28:	ldr	r3, [pc, #68]	; 49e74 <fputs@plt+0x45560>
   49e2c:	add	r0, pc, r0
   49e30:	add	r1, pc, r1
   49e34:	add	r3, pc, r3
   49e38:	bl	5af4c <fputs@plt+0x56638>
   49e3c:	mvn	r0, #21
   49e40:	pop	{r3, r4, r5, pc}
   49e44:			; <UNDEFINED> instruction: 0xffffdfb8
   49e48:	andeq	r6, r2, r0, lsr r2
   49e4c:	andeq	r5, r2, r8, ror ip
   49e50:	andeq	r5, r2, r4, lsl ip
   49e54:	andeq	r6, r2, ip, ror #4
   49e58:	andeq	r5, r2, r0, asr ip
   49e5c:	andeq	r5, r2, ip, ror #23
   49e60:	andeq	r5, r2, r8, lsr #29
   49e64:	andeq	r5, r2, r8, lsr #24
   49e68:	andeq	r5, r2, r4, asr #23
   49e6c:	andeq	pc, r1, r8, lsr #32
   49e70:	andeq	r5, r2, r0, lsl #24
   49e74:	muleq	r2, ip, fp
   49e78:	push	{r4, r5, r6, r7, r8, lr}
   49e7c:	sub	sp, sp, #16
   49e80:	add	ip, sp, #16
   49e84:	ldr	r8, [sp, #40]	; 0x28
   49e88:	stmdb	ip, {r0, r1, r2, r3}
   49e8c:	cmp	r8, #0
   49e90:	subne	r5, sp, #1
   49e94:	addne	r7, sp, #15
   49e98:	movne	r4, r8
   49e9c:	beq	49edc <fputs@plt+0x455c8>
   49ea0:	ldrb	r6, [r5, #1]!
   49ea4:	add	r4, r4, #2
   49ea8:	lsr	r0, r6, #4
   49eac:	bl	4fbd8 <fputs@plt+0x4b2c4>
   49eb0:	strb	r0, [r4, #-2]
   49eb4:	and	r0, r6, #15
   49eb8:	bl	4fbd8 <fputs@plt+0x4b2c4>
   49ebc:	cmp	r5, r7
   49ec0:	strb	r0, [r4, #-1]
   49ec4:	bne	49ea0 <fputs@plt+0x4558c>
   49ec8:	mov	r3, #0
   49ecc:	strb	r3, [r8, #32]
   49ed0:	mov	r0, r8
   49ed4:	add	sp, sp, #16
   49ed8:	pop	{r4, r5, r6, r7, r8, pc}
   49edc:	ldr	r0, [pc, #28]	; 49f00 <fputs@plt+0x455ec>
   49ee0:	mov	r2, #33	; 0x21
   49ee4:	ldr	r1, [pc, #24]	; 49f04 <fputs@plt+0x455f0>
   49ee8:	ldr	r3, [pc, #24]	; 49f08 <fputs@plt+0x455f4>
   49eec:	add	r0, pc, r0
   49ef0:	add	r1, pc, r1
   49ef4:	add	r3, pc, r3
   49ef8:	bl	5af4c <fputs@plt+0x56638>
   49efc:	b	49ed0 <fputs@plt+0x455bc>
   49f00:	andeq	lr, r1, r8, ror #30
   49f04:	andeq	r6, r2, ip, lsl #9
   49f08:	andeq	r6, r2, r4, ror r4
   49f0c:	ldr	r3, [pc, #344]	; 4a06c <fputs@plt+0x45758>
   49f10:	ldr	r2, [pc, #344]	; 4a070 <fputs@plt+0x4575c>
   49f14:	add	r3, pc, r3
   49f18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49f1c:	subs	r6, r0, #0
   49f20:	ldr	sl, [r3, r2]
   49f24:	sub	sp, sp, #28
   49f28:	mov	r9, r1
   49f2c:	ldr	r3, [sl]
   49f30:	str	r3, [sp, #20]
   49f34:	beq	4a040 <fputs@plt+0x4572c>
   49f38:	cmp	r1, #0
   49f3c:	movne	r8, #0
   49f40:	movne	r4, r8
   49f44:	movne	r5, r8
   49f48:	bne	49f90 <fputs@plt+0x4567c>
   49f4c:	b	4a018 <fputs@plt+0x45704>
   49f50:	bl	4fbf0 <fputs@plt+0x4b2dc>
   49f54:	add	r7, r4, #1
   49f58:	subs	fp, r0, #0
   49f5c:	blt	49ff8 <fputs@plt+0x456e4>
   49f60:	ldrb	r0, [r6, r7]
   49f64:	add	r4, r4, #2
   49f68:	bl	4fbf0 <fputs@plt+0x4b2dc>
   49f6c:	cmp	r0, #0
   49f70:	blt	49ff8 <fputs@plt+0x456e4>
   49f74:	add	r2, sp, #24
   49f78:	orr	fp, r0, fp, lsl #4
   49f7c:	add	r3, r2, r5
   49f80:	add	r5, r5, #1
   49f84:	cmp	r5, #15
   49f88:	strb	fp, [r3, #-24]	; 0xffffffe8
   49f8c:	bhi	49fd0 <fputs@plt+0x456bc>
   49f90:	ldrb	r0, [r6, r4]
   49f94:	cmp	r0, #45	; 0x2d
   49f98:	bne	49f50 <fputs@plt+0x4563c>
   49f9c:	cmp	r4, #8
   49fa0:	beq	49fc0 <fputs@plt+0x456ac>
   49fa4:	cmp	r4, #18
   49fa8:	cmpne	r4, #13
   49fac:	beq	49fb8 <fputs@plt+0x456a4>
   49fb0:	cmp	r4, #23
   49fb4:	bne	49ff8 <fputs@plt+0x456e4>
   49fb8:	cmp	r8, #0
   49fbc:	beq	49ff8 <fputs@plt+0x456e4>
   49fc0:	cmp	r5, #15
   49fc4:	add	r4, r4, #1
   49fc8:	mov	r8, #1
   49fcc:	bls	49f90 <fputs@plt+0x4567c>
   49fd0:	cmp	r8, #0
   49fd4:	moveq	r8, #32
   49fd8:	movne	r8, #36	; 0x24
   49fdc:	cmp	r8, r4
   49fe0:	bne	49ff8 <fputs@plt+0x456e4>
   49fe4:	ldrb	ip, [r6, r4]
   49fe8:	cmp	ip, #0
   49fec:	ldmeq	sp, {r0, r1, r2, r3}
   49ff0:	stmeq	r9, {r0, r1, r2, r3}
   49ff4:	beq	49ffc <fputs@plt+0x456e8>
   49ff8:	mvn	ip, #21
   49ffc:	ldr	r2, [sp, #20]
   4a000:	mov	r0, ip
   4a004:	ldr	r3, [sl]
   4a008:	cmp	r2, r3
   4a00c:	bne	4a068 <fputs@plt+0x45754>
   4a010:	add	sp, sp, #28
   4a014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a018:	ldr	r0, [pc, #84]	; 4a074 <fputs@plt+0x45760>
   4a01c:	mov	r2, #51	; 0x33
   4a020:	ldr	r1, [pc, #80]	; 4a078 <fputs@plt+0x45764>
   4a024:	ldr	r3, [pc, #80]	; 4a07c <fputs@plt+0x45768>
   4a028:	add	r0, pc, r0
   4a02c:	add	r1, pc, r1
   4a030:	add	r3, pc, r3
   4a034:	bl	5af4c <fputs@plt+0x56638>
   4a038:	mvn	ip, #21
   4a03c:	b	49ffc <fputs@plt+0x456e8>
   4a040:	ldr	r0, [pc, #56]	; 4a080 <fputs@plt+0x4576c>
   4a044:	mov	r2, #50	; 0x32
   4a048:	ldr	r1, [pc, #52]	; 4a084 <fputs@plt+0x45770>
   4a04c:	ldr	r3, [pc, #52]	; 4a088 <fputs@plt+0x45774>
   4a050:	add	r0, pc, r0
   4a054:	add	r1, pc, r1
   4a058:	add	r3, pc, r3
   4a05c:	bl	5af4c <fputs@plt+0x56638>
   4a060:	mvn	ip, #21
   4a064:	b	49ffc <fputs@plt+0x456e8>
   4a068:	bl	453c <__stack_chk_fail@plt>
   4a06c:	andeq	r1, r4, ip, ror ip
   4a070:	andeq	r0, r0, r0, lsr r4
   4a074:	andeq	fp, r1, r8, lsr r7
   4a078:	andeq	r6, r2, r0, asr r3
   4a07c:	andeq	r6, r2, r0, lsr #7
   4a080:	andeq	lr, r1, r4, lsl #28
   4a084:	andeq	r6, r2, r8, lsr #6
   4a088:	andeq	r6, r2, r8, ror r3
   4a08c:	ldr	r3, [pc, #424]	; 4a23c <fputs@plt+0x45928>
   4a090:	ldr	r2, [pc, #424]	; 4a240 <fputs@plt+0x4592c>
   4a094:	add	r3, pc, r3
   4a098:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a09c:	subs	r6, r0, #0
   4a0a0:	ldr	r8, [r3, r2]
   4a0a4:	sub	sp, sp, #60	; 0x3c
   4a0a8:	ldr	r3, [r8]
   4a0ac:	str	r3, [sp, #52]	; 0x34
   4a0b0:	beq	4a1ec <fputs@plt+0x458d8>
   4a0b4:	ldr	r0, [pc, #392]	; 4a244 <fputs@plt+0x45930>
   4a0b8:	ldr	r9, [pc, #392]	; 4a248 <fputs@plt+0x45934>
   4a0bc:	add	r0, pc, r0
   4a0c0:	bl	450c <__tls_get_addr@plt>
   4a0c4:	ldrb	r3, [r9, r0]
   4a0c8:	cmp	r3, #0
   4a0cc:	beq	4a10c <fputs@plt+0x457f8>
   4a0d0:	ldr	r3, [pc, #372]	; 4a24c <fputs@plt+0x45938>
   4a0d4:	mvn	fp, #0
   4a0d8:	mov	r4, #0
   4a0dc:	add	r2, r0, r3
   4a0e0:	ldm	r2, {r0, r1, r2, r3}
   4a0e4:	stm	r6, {r0, r1, r2, r3}
   4a0e8:	mov	r0, fp
   4a0ec:	bl	4ec84 <fputs@plt+0x4a370>
   4a0f0:	ldr	r2, [sp, #52]	; 0x34
   4a0f4:	ldr	r3, [r8]
   4a0f8:	mov	r0, r4
   4a0fc:	cmp	r2, r3
   4a100:	bne	4a1e8 <fputs@plt+0x458d4>
   4a104:	add	sp, sp, #60	; 0x3c
   4a108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a10c:	ldr	r0, [pc, #316]	; 4a250 <fputs@plt+0x4593c>
   4a110:	mov	r1, #256	; 0x100
   4a114:	movt	r1, #8
   4a118:	add	r0, pc, r0
   4a11c:	bl	43c8 <open64@plt>
   4a120:	subs	fp, r0, #0
   4a124:	blt	4a1c8 <fputs@plt+0x458b4>
   4a128:	add	r4, sp, #16
   4a12c:	mov	r2, #33	; 0x21
   4a130:	mov	r3, #0
   4a134:	mov	r1, r4
   4a138:	bl	51018 <fputs@plt+0x4c704>
   4a13c:	cmp	r0, #0
   4a140:	blt	4a1e0 <fputs@plt+0x458cc>
   4a144:	cmp	r0, #33	; 0x21
   4a148:	bne	4a1d8 <fputs@plt+0x458c4>
   4a14c:	ldrb	r3, [sp, #48]	; 0x30
   4a150:	cmp	r3, #10
   4a154:	bne	4a1d8 <fputs@plt+0x458c4>
   4a158:	sub	r7, sp, #1
   4a15c:	add	sl, sp, #48	; 0x30
   4a160:	ldrb	r0, [r4]
   4a164:	bl	4fbf0 <fputs@plt+0x4b2dc>
   4a168:	mov	r5, r0
   4a16c:	ldrb	r0, [r4, #1]
   4a170:	bl	4fbf0 <fputs@plt+0x4b2dc>
   4a174:	lsr	r3, r5, #31
   4a178:	orrs	r3, r3, r0, lsr #31
   4a17c:	bne	4a1d8 <fputs@plt+0x458c4>
   4a180:	add	r4, r4, #2
   4a184:	orr	r5, r0, r5, lsl #4
   4a188:	cmp	r4, sl
   4a18c:	strb	r5, [r7, #1]!
   4a190:	bne	4a160 <fputs@plt+0x4584c>
   4a194:	ldr	r0, [pc, #184]	; 4a254 <fputs@plt+0x45940>
   4a198:	mov	r4, r3
   4a19c:	ldr	r5, [pc, #168]	; 4a24c <fputs@plt+0x45938>
   4a1a0:	add	r0, pc, r0
   4a1a4:	bl	450c <__tls_get_addr@plt>
   4a1a8:	mov	r3, #1
   4a1ac:	mov	lr, r0
   4a1b0:	strb	r3, [r9, r0]
   4a1b4:	ldm	sp, {r0, r1, r2, r3}
   4a1b8:	add	lr, lr, r5
   4a1bc:	stm	r6, {r0, r1, r2, r3}
   4a1c0:	stm	lr, {r0, r1, r2, r3}
   4a1c4:	b	4a0e8 <fputs@plt+0x457d4>
   4a1c8:	bl	48cc <__errno_location@plt>
   4a1cc:	ldr	r4, [r0]
   4a1d0:	rsb	r4, r4, #0
   4a1d4:	b	4a0e8 <fputs@plt+0x457d4>
   4a1d8:	mvn	r4, #4
   4a1dc:	b	4a0e8 <fputs@plt+0x457d4>
   4a1e0:	mov	r4, r0
   4a1e4:	b	4a0e8 <fputs@plt+0x457d4>
   4a1e8:	bl	453c <__stack_chk_fail@plt>
   4a1ec:	ldr	r0, [pc, #100]	; 4a258 <fputs@plt+0x45944>
   4a1f0:	mov	r2, #115	; 0x73
   4a1f4:	ldr	r1, [pc, #96]	; 4a25c <fputs@plt+0x45948>
   4a1f8:	ldr	r3, [pc, #96]	; 4a260 <fputs@plt+0x4594c>
   4a1fc:	add	r0, pc, r0
   4a200:	add	r1, pc, r1
   4a204:	add	r3, pc, r3
   4a208:	bl	5af4c <fputs@plt+0x56638>
   4a20c:	mvn	fp, #0
   4a210:	mvn	r4, #21
   4a214:	b	4a0e8 <fputs@plt+0x457d4>
   4a218:	mov	r4, r0
   4a21c:	mov	r0, fp
   4a220:	bl	4ec84 <fputs@plt+0x4a370>
   4a224:	mov	r0, r4
   4a228:	bl	4818 <_Unwind_Resume@plt>
   4a22c:	mov	r4, r0
   4a230:	mvn	fp, #0
   4a234:	b	4a21c <fputs@plt+0x45908>
   4a238:	b	4a22c <fputs@plt+0x45918>
   4a23c:	strdeq	r1, [r4], -ip
   4a240:	andeq	r0, r0, r0, lsr r4
   4a244:	andeq	r1, r4, r4, asr #29
   4a248:	andeq	r0, r0, r9
   4a24c:	andeq	r0, r0, r0, lsl r0
   4a250:	andeq	r6, r2, r8, lsl #5
   4a254:	andeq	r1, r4, r0, ror #27
   4a258:	andeq	fp, r1, r4, ror #10
   4a25c:	andeq	r6, r2, ip, ror r1
   4a260:	andeq	r6, r2, r4, ror #3
   4a264:	ldr	r3, [pc, #472]	; 4a444 <fputs@plt+0x45b30>
   4a268:	ldr	r2, [pc, #472]	; 4a448 <fputs@plt+0x45b34>
   4a26c:	add	r3, pc, r3
   4a270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a274:	subs	r7, r0, #0
   4a278:	ldr	r2, [r3, r2]
   4a27c:	sub	sp, sp, #68	; 0x44
   4a280:	ldr	r3, [r2]
   4a284:	str	r2, [sp, #4]
   4a288:	str	r3, [sp, #60]	; 0x3c
   4a28c:	beq	4a3f4 <fputs@plt+0x45ae0>
   4a290:	ldr	r0, [pc, #436]	; 4a44c <fputs@plt+0x45b38>
   4a294:	ldr	r9, [pc, #436]	; 4a450 <fputs@plt+0x45b3c>
   4a298:	add	r0, pc, r0
   4a29c:	bl	450c <__tls_get_addr@plt>
   4a2a0:	ldrb	r3, [r9, r0]
   4a2a4:	cmp	r3, #0
   4a2a8:	beq	4a2ec <fputs@plt+0x459d8>
   4a2ac:	ldr	r3, [pc, #416]	; 4a454 <fputs@plt+0x45b40>
   4a2b0:	mvn	sl, #0
   4a2b4:	mov	r4, #0
   4a2b8:	add	r2, r0, r3
   4a2bc:	ldm	r2, {r0, r1, r2, r3}
   4a2c0:	stm	r7, {r0, r1, r2, r3}
   4a2c4:	mov	r0, sl
   4a2c8:	bl	4ec84 <fputs@plt+0x4a370>
   4a2cc:	ldr	r1, [sp, #4]
   4a2d0:	ldr	r2, [sp, #60]	; 0x3c
   4a2d4:	mov	r0, r4
   4a2d8:	ldr	r3, [r1]
   4a2dc:	cmp	r2, r3
   4a2e0:	bne	4a3f0 <fputs@plt+0x45adc>
   4a2e4:	add	sp, sp, #68	; 0x44
   4a2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a2ec:	ldr	r0, [pc, #356]	; 4a458 <fputs@plt+0x45b44>
   4a2f0:	mov	r1, #256	; 0x100
   4a2f4:	movt	r1, #8
   4a2f8:	add	r0, pc, r0
   4a2fc:	bl	43c8 <open64@plt>
   4a300:	subs	sl, r0, #0
   4a304:	blt	4a398 <fputs@plt+0x45a84>
   4a308:	add	r4, sp, #24
   4a30c:	mov	r2, #36	; 0x24
   4a310:	mov	r3, #0
   4a314:	mov	r1, r4
   4a318:	bl	51018 <fputs@plt+0x4c704>
   4a31c:	cmp	r0, #0
   4a320:	blt	4a3e8 <fputs@plt+0x45ad4>
   4a324:	cmp	r0, #36	; 0x24
   4a328:	bne	4a3e0 <fputs@plt+0x45acc>
   4a32c:	add	r8, sp, #59	; 0x3b
   4a330:	add	r5, sp, #7
   4a334:	add	fp, sp, #23
   4a338:	b	4a374 <fputs@plt+0x45a60>
   4a33c:	bl	4fbf0 <fputs@plt+0x4b2dc>
   4a340:	mov	r6, r0
   4a344:	ldrb	r0, [r4, #1]
   4a348:	bl	4fbf0 <fputs@plt+0x4b2dc>
   4a34c:	lsr	r3, r6, #31
   4a350:	orrs	r3, r3, r0, lsr #31
   4a354:	bne	4a3e0 <fputs@plt+0x45acc>
   4a358:	orr	r6, r0, r6, lsl #4
   4a35c:	strb	r6, [r5, #1]!
   4a360:	cmp	r5, fp
   4a364:	add	r4, r4, #2
   4a368:	beq	4a3a8 <fputs@plt+0x45a94>
   4a36c:	cmp	r4, r8
   4a370:	bcs	4a3e0 <fputs@plt+0x45acc>
   4a374:	ldrb	r0, [r4]
   4a378:	cmp	r0, #45	; 0x2d
   4a37c:	bne	4a33c <fputs@plt+0x45a28>
   4a380:	add	r3, r4, #1
   4a384:	cmp	r3, r8
   4a388:	bcs	4a3e0 <fputs@plt+0x45acc>
   4a38c:	ldrb	r0, [r4, #1]
   4a390:	mov	r4, r3
   4a394:	b	4a33c <fputs@plt+0x45a28>
   4a398:	bl	48cc <__errno_location@plt>
   4a39c:	ldr	r4, [r0]
   4a3a0:	rsb	r4, r4, #0
   4a3a4:	b	4a2c4 <fputs@plt+0x459b0>
   4a3a8:	ldr	r0, [pc, #172]	; 4a45c <fputs@plt+0x45b48>
   4a3ac:	mov	r4, r3
   4a3b0:	ldr	r5, [pc, #156]	; 4a454 <fputs@plt+0x45b40>
   4a3b4:	add	r0, pc, r0
   4a3b8:	bl	450c <__tls_get_addr@plt>
   4a3bc:	add	ip, sp, #8
   4a3c0:	mov	r3, #1
   4a3c4:	mov	lr, r0
   4a3c8:	strb	r3, [r9, r0]
   4a3cc:	ldm	ip, {r0, r1, r2, r3}
   4a3d0:	add	lr, lr, r5
   4a3d4:	stm	r7, {r0, r1, r2, r3}
   4a3d8:	stm	lr, {r0, r1, r2, r3}
   4a3dc:	b	4a2c4 <fputs@plt+0x459b0>
   4a3e0:	mvn	r4, #4
   4a3e4:	b	4a2c4 <fputs@plt+0x459b0>
   4a3e8:	mov	r4, r0
   4a3ec:	b	4a2c4 <fputs@plt+0x459b0>
   4a3f0:	bl	453c <__stack_chk_fail@plt>
   4a3f4:	ldr	r0, [pc, #100]	; 4a460 <fputs@plt+0x45b4c>
   4a3f8:	mov	r2, #165	; 0xa5
   4a3fc:	ldr	r1, [pc, #96]	; 4a464 <fputs@plt+0x45b50>
   4a400:	ldr	r3, [pc, #96]	; 4a468 <fputs@plt+0x45b54>
   4a404:	add	r0, pc, r0
   4a408:	add	r1, pc, r1
   4a40c:	add	r3, pc, r3
   4a410:	bl	5af4c <fputs@plt+0x56638>
   4a414:	mvn	sl, #0
   4a418:	mvn	r4, #21
   4a41c:	b	4a2c4 <fputs@plt+0x459b0>
   4a420:	mov	r4, r0
   4a424:	mvn	sl, #0
   4a428:	mov	r0, sl
   4a42c:	bl	4ec84 <fputs@plt+0x4a370>
   4a430:	mov	r0, r4
   4a434:	bl	4818 <_Unwind_Resume@plt>
   4a438:	mov	r4, r0
   4a43c:	b	4a428 <fputs@plt+0x45b14>
   4a440:	b	4a420 <fputs@plt+0x45b0c>
   4a444:	andeq	r1, r4, r4, lsr #18
   4a448:	andeq	r0, r0, r0, lsr r4
   4a44c:	andeq	r1, r4, r8, ror #25
   4a450:	andeq	r0, r0, r8
   4a454:	andeq	r0, r0, r0, lsr #32
   4a458:	strheq	r6, [r2], -r8
   4a45c:	andeq	r1, r4, ip, asr #23
   4a460:	andeq	fp, r1, ip, asr r3
   4a464:	andeq	r5, r2, r4, ror pc
   4a468:	andeq	r5, r2, r4, lsr pc
   4a46c:	ldr	r3, [pc, #204]	; 4a540 <fputs@plt+0x45c2c>
   4a470:	ldr	r2, [pc, #204]	; 4a544 <fputs@plt+0x45c30>
   4a474:	add	r3, pc, r3
   4a478:	push	{r4, r5, r6, r7, r8, lr}
   4a47c:	subs	r5, r0, #0
   4a480:	ldr	r6, [r3, r2]
   4a484:	sub	sp, sp, #56	; 0x38
   4a488:	ldr	r3, [r6]
   4a48c:	str	r3, [sp, #52]	; 0x34
   4a490:	beq	4a518 <fputs@plt+0x45c04>
   4a494:	mov	r1, #16
   4a498:	mov	r0, sp
   4a49c:	bl	51128 <fputs@plt+0x4c814>
   4a4a0:	cmp	r0, #0
   4a4a4:	movlt	r8, r0
   4a4a8:	blt	4a4f8 <fputs@plt+0x45be4>
   4a4ac:	ldm	sp, {r0, r1, r2, r3}
   4a4b0:	add	ip, sp, #16
   4a4b4:	ldrb	r7, [sp, #6]
   4a4b8:	mov	r8, #0
   4a4bc:	ldrb	r4, [sp, #8]
   4a4c0:	and	r7, r7, #15
   4a4c4:	and	r4, r4, #63	; 0x3f
   4a4c8:	orr	r7, r7, #64	; 0x40
   4a4cc:	stm	ip, {r0, r1, r2, r3}
   4a4d0:	orr	r4, r4, #128	; 0x80
   4a4d4:	strb	r7, [sp, #22]
   4a4d8:	strb	r4, [sp, #24]
   4a4dc:	ldm	ip, {r0, r1, r2, r3}
   4a4e0:	add	ip, sp, #32
   4a4e4:	stm	ip, {r0, r1, r2, r3}
   4a4e8:	strb	r7, [sp, #38]	; 0x26
   4a4ec:	strb	r4, [sp, #40]	; 0x28
   4a4f0:	ldm	ip, {r0, r1, r2, r3}
   4a4f4:	stm	r5, {r0, r1, r2, r3}
   4a4f8:	mov	r0, r8
   4a4fc:	ldr	r2, [sp, #52]	; 0x34
   4a500:	ldr	r3, [r6]
   4a504:	cmp	r2, r3
   4a508:	bne	4a514 <fputs@plt+0x45c00>
   4a50c:	add	sp, sp, #56	; 0x38
   4a510:	pop	{r4, r5, r6, r7, r8, pc}
   4a514:	bl	453c <__stack_chk_fail@plt>
   4a518:	ldr	r0, [pc, #40]	; 4a548 <fputs@plt+0x45c34>
   4a51c:	mov	r2, #217	; 0xd9
   4a520:	ldr	r1, [pc, #36]	; 4a54c <fputs@plt+0x45c38>
   4a524:	mvn	r8, #21
   4a528:	ldr	r3, [pc, #32]	; 4a550 <fputs@plt+0x45c3c>
   4a52c:	add	r0, pc, r0
   4a530:	add	r1, pc, r1
   4a534:	add	r3, pc, r3
   4a538:	bl	5af4c <fputs@plt+0x56638>
   4a53c:	b	4a4f8 <fputs@plt+0x45be4>
   4a540:	andeq	r1, r4, ip, lsl r7
   4a544:	andeq	r0, r0, r0, lsr r4
   4a548:	andeq	fp, r1, r4, lsr r2
   4a54c:	andeq	r5, r2, ip, asr #28
   4a550:	andeq	r5, r2, r0, lsr #28
   4a554:	ldr	r3, [pc, #416]	; 4a6fc <fputs@plt+0x45de8>
   4a558:	ldr	ip, [pc, #416]	; 4a700 <fputs@plt+0x45dec>
   4a55c:	add	r3, pc, r3
   4a560:	push	{r4, r5, r6, r7, r8, lr}
   4a564:	subs	r6, r0, #0
   4a568:	ldr	r4, [r3, ip]
   4a56c:	sub	sp, sp, #128	; 0x80
   4a570:	mov	r5, r1
   4a574:	mov	r7, r2
   4a578:	ldr	r3, [r4]
   4a57c:	str	r3, [sp, #124]	; 0x7c
   4a580:	blt	4a6d4 <fputs@plt+0x45dc0>
   4a584:	cmp	r1, #0
   4a588:	blt	4a6ac <fputs@plt+0x45d98>
   4a58c:	mov	r0, #3
   4a590:	mov	r1, r6
   4a594:	add	r2, sp, #16
   4a598:	bl	40d4 <__fxstat64@plt>
   4a59c:	cmp	r0, #0
   4a5a0:	blt	4a62c <fputs@plt+0x45d18>
   4a5a4:	ldr	r3, [sp, #32]
   4a5a8:	and	r3, r3, #61440	; 0xf000
   4a5ac:	cmp	r3, #49152	; 0xc000
   4a5b0:	movne	r0, #0
   4a5b4:	beq	4a5d0 <fputs@plt+0x45cbc>
   4a5b8:	ldr	r1, [sp, #124]	; 0x7c
   4a5bc:	ldr	r3, [r4]
   4a5c0:	cmp	r1, r3
   4a5c4:	bne	4a6a8 <fputs@plt+0x45d94>
   4a5c8:	add	sp, sp, #128	; 0x80
   4a5cc:	pop	{r4, r5, r6, r7, r8, pc}
   4a5d0:	cmp	r5, #0
   4a5d4:	bne	4a63c <fputs@plt+0x45d28>
   4a5d8:	cmp	r7, #0
   4a5dc:	movlt	r0, #1
   4a5e0:	blt	4a5b8 <fputs@plt+0x45ca4>
   4a5e4:	add	r3, sp, #12
   4a5e8:	mov	r0, r6
   4a5ec:	str	r3, [sp]
   4a5f0:	mov	r1, #1
   4a5f4:	mov	r2, #30
   4a5f8:	add	r3, sp, #8
   4a5fc:	mov	lr, #0
   4a600:	mov	ip, #4
   4a604:	str	lr, [sp, #8]
   4a608:	str	ip, [sp, #12]
   4a60c:	bl	47f4 <getsockopt@plt>
   4a610:	cmp	r0, #0
   4a614:	blt	4a62c <fputs@plt+0x45d18>
   4a618:	ldr	r3, [sp, #12]
   4a61c:	cmp	r3, #4
   4a620:	beq	4a690 <fputs@plt+0x45d7c>
   4a624:	mvn	r0, #21
   4a628:	b	4a5b8 <fputs@plt+0x45ca4>
   4a62c:	bl	48cc <__errno_location@plt>
   4a630:	ldr	r0, [r0]
   4a634:	rsb	r0, r0, #0
   4a638:	b	4a5b8 <fputs@plt+0x45ca4>
   4a63c:	add	r3, sp, #12
   4a640:	mov	r0, r6
   4a644:	str	r3, [sp]
   4a648:	mov	r1, #1
   4a64c:	mov	r2, #3
   4a650:	add	r3, sp, #8
   4a654:	mov	r8, #0
   4a658:	mov	ip, #4
   4a65c:	str	r8, [sp, #8]
   4a660:	str	ip, [sp, #12]
   4a664:	bl	47f4 <getsockopt@plt>
   4a668:	cmp	r0, r8
   4a66c:	blt	4a62c <fputs@plt+0x45d18>
   4a670:	ldr	r3, [sp, #12]
   4a674:	cmp	r3, #4
   4a678:	bne	4a624 <fputs@plt+0x45d10>
   4a67c:	ldr	r3, [sp, #8]
   4a680:	cmp	r5, r3
   4a684:	movne	r0, r8
   4a688:	bne	4a5b8 <fputs@plt+0x45ca4>
   4a68c:	b	4a5d8 <fputs@plt+0x45cc4>
   4a690:	ldr	r0, [sp, #8]
   4a694:	rsbs	r0, r0, #1
   4a698:	movcc	r0, #0
   4a69c:	cmp	r7, #0
   4a6a0:	eorne	r0, r0, #1
   4a6a4:	b	4a5b8 <fputs@plt+0x45ca4>
   4a6a8:	bl	453c <__stack_chk_fail@plt>
   4a6ac:	ldr	r0, [pc, #80]	; 4a704 <fputs@plt+0x45df0>
   4a6b0:	mov	r2, #163	; 0xa3
   4a6b4:	ldr	r1, [pc, #76]	; 4a708 <fputs@plt+0x45df4>
   4a6b8:	ldr	r3, [pc, #76]	; 4a70c <fputs@plt+0x45df8>
   4a6bc:	add	r0, pc, r0
   4a6c0:	add	r1, pc, r1
   4a6c4:	add	r3, pc, r3
   4a6c8:	bl	5af4c <fputs@plt+0x56638>
   4a6cc:	mvn	r0, #21
   4a6d0:	b	4a5b8 <fputs@plt+0x45ca4>
   4a6d4:	ldr	r0, [pc, #52]	; 4a710 <fputs@plt+0x45dfc>
   4a6d8:	mov	r2, #162	; 0xa2
   4a6dc:	ldr	r1, [pc, #48]	; 4a714 <fputs@plt+0x45e00>
   4a6e0:	ldr	r3, [pc, #48]	; 4a718 <fputs@plt+0x45e04>
   4a6e4:	add	r0, pc, r0
   4a6e8:	add	r1, pc, r1
   4a6ec:	add	r3, pc, r3
   4a6f0:	bl	5af4c <fputs@plt+0x56638>
   4a6f4:	mvn	r0, #21
   4a6f8:	b	4a5b8 <fputs@plt+0x45ca4>
   4a6fc:	andeq	r1, r4, r4, lsr r6
   4a700:	andeq	r0, r0, r0, lsr r4
   4a704:			; <UNDEFINED> instruction: 0x000258b4
   4a708:	andeq	r5, r2, r0, asr sp
   4a70c:	andeq	r5, r2, r0, asr lr
   4a710:			; <UNDEFINED> instruction: 0x000256bc
   4a714:	andeq	r5, r2, r8, lsr #26
   4a718:	andeq	r5, r2, r8, lsr #28
   4a71c:	ldr	ip, [pc, #288]	; 4a844 <fputs@plt+0x45f30>
   4a720:	push	{r4, r5, r6, r7, r8, lr}
   4a724:	add	ip, pc, ip
   4a728:	ldr	lr, [pc, #280]	; 4a848 <fputs@plt+0x45f34>
   4a72c:	sub	sp, sp, #136	; 0x88
   4a730:	subs	r6, r0, #0
   4a734:	mov	r4, r1
   4a738:	ldr	r5, [ip, lr]
   4a73c:	ldr	ip, [r5]
   4a740:	str	ip, [sp, #132]	; 0x84
   4a744:	blt	4a81c <fputs@plt+0x45f08>
   4a748:	cmp	r1, #0
   4a74c:	blt	4a7f4 <fputs@plt+0x45ee0>
   4a750:	mov	r1, r2
   4a754:	mov	r2, r3
   4a758:	bl	4a554 <fputs@plt+0x45c40>
   4a75c:	cmp	r0, #0
   4a760:	ble	4a7c8 <fputs@plt+0x45eb4>
   4a764:	cmp	r4, #0
   4a768:	moveq	r0, #1
   4a76c:	beq	4a7c8 <fputs@plt+0x45eb4>
   4a770:	add	r8, sp, #4
   4a774:	mov	r7, #128	; 0x80
   4a778:	mov	r2, r7
   4a77c:	mov	r1, #0
   4a780:	mov	r0, r8
   4a784:	bl	4014 <memset@plt>
   4a788:	add	r2, sp, #136	; 0x88
   4a78c:	mov	r1, r8
   4a790:	mov	r0, r6
   4a794:	str	r7, [r2, #-136]!	; 0xffffff78
   4a798:	mov	r2, sp
   4a79c:	bl	3e10 <getsockname@plt>
   4a7a0:	cmp	r0, #0
   4a7a4:	blt	4a7e0 <fputs@plt+0x45ecc>
   4a7a8:	ldr	r3, [sp]
   4a7ac:	cmp	r3, #1
   4a7b0:	mvnls	r0, #21
   4a7b4:	bls	4a7c8 <fputs@plt+0x45eb4>
   4a7b8:	ldrh	r0, [sp, #4]
   4a7bc:	subs	r3, r0, r4
   4a7c0:	rsbs	r0, r3, #0
   4a7c4:	adcs	r0, r0, r3
   4a7c8:	ldr	r2, [sp, #132]	; 0x84
   4a7cc:	ldr	r3, [r5]
   4a7d0:	cmp	r2, r3
   4a7d4:	bne	4a7f0 <fputs@plt+0x45edc>
   4a7d8:	add	sp, sp, #136	; 0x88
   4a7dc:	pop	{r4, r5, r6, r7, r8, pc}
   4a7e0:	bl	48cc <__errno_location@plt>
   4a7e4:	ldr	r0, [r0]
   4a7e8:	rsb	r0, r0, #0
   4a7ec:	b	4a7c8 <fputs@plt+0x45eb4>
   4a7f0:	bl	453c <__stack_chk_fail@plt>
   4a7f4:	ldr	r0, [pc, #80]	; 4a84c <fputs@plt+0x45f38>
   4a7f8:	mov	r2, #206	; 0xce
   4a7fc:	ldr	r1, [pc, #76]	; 4a850 <fputs@plt+0x45f3c>
   4a800:	ldr	r3, [pc, #76]	; 4a854 <fputs@plt+0x45f40>
   4a804:	add	r0, pc, r0
   4a808:	add	r1, pc, r1
   4a80c:	add	r3, pc, r3
   4a810:	bl	5af4c <fputs@plt+0x56638>
   4a814:	mvn	r0, #21
   4a818:	b	4a7c8 <fputs@plt+0x45eb4>
   4a81c:	ldr	r0, [pc, #52]	; 4a858 <fputs@plt+0x45f44>
   4a820:	mov	r2, #205	; 0xcd
   4a824:	ldr	r1, [pc, #48]	; 4a85c <fputs@plt+0x45f48>
   4a828:	ldr	r3, [pc, #48]	; 4a860 <fputs@plt+0x45f4c>
   4a82c:	add	r0, pc, r0
   4a830:	add	r1, pc, r1
   4a834:	add	r3, pc, r3
   4a838:	bl	5af4c <fputs@plt+0x56638>
   4a83c:	mvn	r0, #21
   4a840:	b	4a7c8 <fputs@plt+0x45eb4>
   4a844:	andeq	r1, r4, ip, ror #8
   4a848:	andeq	r0, r0, r0, lsr r4
   4a84c:	andeq	r5, r2, ip, asr #24
   4a850:	andeq	r5, r2, r8, lsl #24
   4a854:	strdeq	r5, [r2], -r4
   4a858:	andeq	r5, r2, r4, ror r5
   4a85c:	andeq	r5, r2, r0, ror #23
   4a860:	andeq	r5, r2, ip, asr #23
   4a864:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4a868:	mov	r6, #1
   4a86c:	ldrd	r4, [sp, #32]
   4a870:	mov	r7, #0
   4a874:	mov	r8, r1
   4a878:	mov	r9, r0
   4a87c:	and	r6, r6, r4
   4a880:	and	r7, r7, r5
   4a884:	orrs	r1, r6, r7
   4a888:	mov	sl, r2
   4a88c:	bne	4a958 <fputs@plt+0x46044>
   4a890:	cmp	sl, #77	; 0x4d
   4a894:	beq	4a978 <fputs@plt+0x46064>
   4a898:	subs	r3, sl, #87	; 0x57
   4a89c:	rsbs	r6, r3, #0
   4a8a0:	adcs	r6, r6, r3
   4a8a4:	cmp	sl, #80	; 0x50
   4a8a8:	movne	r3, r6
   4a8ac:	orreq	r3, r6, #1
   4a8b0:	cmp	r3, #0
   4a8b4:	moveq	r6, r3
   4a8b8:	beq	4a904 <fputs@plt+0x45ff0>
   4a8bc:	mov	r0, #16
   4a8c0:	mov	r1, #0
   4a8c4:	and	r0, r0, r4
   4a8c8:	and	r1, r1, r5
   4a8cc:	orrs	r3, r0, r1
   4a8d0:	bne	4a998 <fputs@plt+0x46084>
   4a8d4:	mov	r2, #64	; 0x40
   4a8d8:	mov	r3, #0
   4a8dc:	and	r2, r2, r4
   4a8e0:	and	r3, r3, r5
   4a8e4:	orrs	r1, r2, r3
   4a8e8:	bne	4a9ec <fputs@plt+0x460d8>
   4a8ec:	mov	r2, #32
   4a8f0:	mov	r3, #0
   4a8f4:	and	r2, r2, r4
   4a8f8:	and	r3, r3, r5
   4a8fc:	orrs	r1, r2, r3
   4a900:	beq	4a9d0 <fputs@plt+0x460bc>
   4a904:	ldrb	r3, [r8]
   4a908:	cmp	r3, #0
   4a90c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   4a910:	cmp	sl, #77	; 0x4d
   4a914:	movne	sl, r6
   4a918:	orreq	sl, r6, #1
   4a91c:	cmp	sl, #0
   4a920:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4a924:	mov	r3, #0
   4a928:	mov	r2, #4
   4a92c:	and	r5, r5, r3
   4a930:	and	r4, r4, r2
   4a934:	orrs	r3, r4, r5
   4a938:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   4a93c:	ldr	r0, [pc, #196]	; 4aa08 <fputs@plt+0x460f4>
   4a940:	mov	r1, #1
   4a944:	ldr	r3, [r9]
   4a948:	mov	r2, #73	; 0x49
   4a94c:	add	r0, pc, r0
   4a950:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4a954:	b	447c <fwrite@plt>
   4a958:	ldr	r0, [pc, #172]	; 4aa0c <fputs@plt+0x460f8>
   4a95c:	mov	r1, #1
   4a960:	mov	r2, #69	; 0x45
   4a964:	ldr	r3, [r9]
   4a968:	add	r0, pc, r0
   4a96c:	bl	447c <fwrite@plt>
   4a970:	cmp	sl, #77	; 0x4d
   4a974:	bne	4a898 <fputs@plt+0x45f84>
   4a978:	mov	r2, #8
   4a97c:	mov	r3, #0
   4a980:	and	r2, r2, r4
   4a984:	and	r3, r3, r5
   4a988:	orrs	r1, r2, r3
   4a98c:	bne	4a9b4 <fputs@plt+0x460a0>
   4a990:	mov	r6, #0
   4a994:	b	4a904 <fputs@plt+0x45ff0>
   4a998:	ldr	r0, [pc, #112]	; 4aa10 <fputs@plt+0x460fc>
   4a99c:	mov	r1, #1
   4a9a0:	mov	r2, #87	; 0x57
   4a9a4:	ldr	r3, [r9]
   4a9a8:	add	r0, pc, r0
   4a9ac:	bl	447c <fwrite@plt>
   4a9b0:	b	4a904 <fputs@plt+0x45ff0>
   4a9b4:	ldr	r0, [pc, #88]	; 4aa14 <fputs@plt+0x46100>
   4a9b8:	mov	r1, #1
   4a9bc:	mov	r2, #73	; 0x49
   4a9c0:	ldr	r3, [r9]
   4a9c4:	add	r0, pc, r0
   4a9c8:	bl	447c <fwrite@plt>
   4a9cc:	b	4a990 <fputs@plt+0x4607c>
   4a9d0:	ldr	r0, [pc, #64]	; 4aa18 <fputs@plt+0x46104>
   4a9d4:	mov	r1, #1
   4a9d8:	mov	r2, #87	; 0x57
   4a9dc:	ldr	r3, [r9]
   4a9e0:	add	r0, pc, r0
   4a9e4:	bl	447c <fwrite@plt>
   4a9e8:	b	4a904 <fputs@plt+0x45ff0>
   4a9ec:	ldr	r0, [pc, #40]	; 4aa1c <fputs@plt+0x46108>
   4a9f0:	mov	r1, #1
   4a9f4:	mov	r2, #93	; 0x5d
   4a9f8:	ldr	r3, [r9]
   4a9fc:	add	r0, pc, r0
   4aa00:	bl	447c <fwrite@plt>
   4aa04:	b	4a904 <fputs@plt+0x45ff0>
   4aa08:	andeq	r5, r2, r0, ror #27
   4aa0c:	andeq	r5, r2, r0, lsr #24
   4aa10:	andeq	r5, r2, r4, ror ip
   4aa14:	andeq	r5, r2, ip, lsl #24
   4aa18:	strdeq	r5, [r2], -r4
   4aa1c:	andeq	r5, r2, r8, ror ip
   4aa20:	ldr	r3, [pc, #236]	; 4ab14 <fputs@plt+0x46200>
   4aa24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4aa28:	mov	r4, r1
   4aa2c:	ldr	r1, [pc, #228]	; 4ab18 <fputs@plt+0x46204>
   4aa30:	add	r3, pc, r3
   4aa34:	mov	r5, r0
   4aa38:	ldrb	r0, [r4]
   4aa3c:	sub	sp, sp, #20
   4aa40:	mov	r6, r2
   4aa44:	ldr	sl, [r3, r1]
   4aa48:	cmp	r0, #0
   4aa4c:	ldr	r3, [sl]
   4aa50:	str	r3, [sp, #12]
   4aa54:	beq	4aaf4 <fputs@plt+0x461e0>
   4aa58:	ldr	r8, [pc, #188]	; 4ab1c <fputs@plt+0x46208>
   4aa5c:	add	r7, sp, #8
   4aa60:	ldr	fp, [pc, #184]	; 4ab20 <fputs@plt+0x4620c>
   4aa64:	ldr	r9, [pc, #184]	; 4ab24 <fputs@plt+0x46210>
   4aa68:	add	r8, pc, r8
   4aa6c:	add	fp, pc, fp
   4aa70:	add	r9, pc, r9
   4aa74:	b	4aa9c <fputs@plt+0x46188>
   4aa78:	mov	r3, r6
   4aa7c:	ldr	r0, [r5]
   4aa80:	mov	r1, #1
   4aa84:	mov	r2, r9
   4aa88:	bl	456c <__fprintf_chk@plt>
   4aa8c:	ldr	r3, [sp, #8]
   4aa90:	ldrb	r3, [r4, r3]!
   4aa94:	cmp	r3, #0
   4aa98:	beq	4aaf4 <fputs@plt+0x461e0>
   4aa9c:	mov	r0, r4
   4aaa0:	mov	r1, r7
   4aaa4:	bl	40dd8 <fputs@plt+0x3c4c4>
   4aaa8:	cmp	r0, #0
   4aaac:	blt	4aaf8 <fputs@plt+0x461e4>
   4aab0:	ldr	r0, [r5]
   4aab4:	mov	r1, #1
   4aab8:	ldr	r3, [sp, #8]
   4aabc:	mov	r2, r8
   4aac0:	str	r4, [sp]
   4aac4:	bl	456c <__fprintf_chk@plt>
   4aac8:	cmp	r6, #0
   4aacc:	bne	4aa78 <fputs@plt+0x46164>
   4aad0:	ldr	r3, [r5]
   4aad4:	mov	r0, fp
   4aad8:	mov	r1, #1
   4aadc:	mov	r2, #3
   4aae0:	bl	447c <fwrite@plt>
   4aae4:	ldr	r3, [sp, #8]
   4aae8:	ldrb	r3, [r4, r3]!
   4aaec:	cmp	r3, #0
   4aaf0:	bne	4aa9c <fputs@plt+0x46188>
   4aaf4:	mov	r0, #0
   4aaf8:	ldr	r2, [sp, #12]
   4aafc:	ldr	r3, [sl]
   4ab00:	cmp	r2, r3
   4ab04:	bne	4ab10 <fputs@plt+0x461fc>
   4ab08:	add	sp, sp, #20
   4ab0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ab10:	bl	453c <__stack_chk_fail@plt>
   4ab14:	andeq	r1, r4, r0, ror #2
   4ab18:	andeq	r0, r0, r0, lsr r4
   4ab1c:	andeq	r5, r2, r0, lsl sp
   4ab20:			; <UNDEFINED> instruction: 0x00025cbc
   4ab24:	andeq	r5, r2, ip, lsl sp
   4ab28:	push	{r3, r4, r5, lr}
   4ab2c:	subs	r4, r0, #0
   4ab30:	mov	r5, r1
   4ab34:	beq	4ab88 <fputs@plt+0x46274>
   4ab38:	mov	r1, #0
   4ab3c:	mov	r2, #16
   4ab40:	bl	4014 <memset@plt>
   4ab44:	strb	r5, [r4, #12]
   4ab48:	add	r0, r4, #4
   4ab4c:	add	r1, r4, #8
   4ab50:	bl	408c <open_memstream@plt>
   4ab54:	cmp	r0, #0
   4ab58:	str	r0, [r4]
   4ab5c:	beq	4ab80 <fputs@plt+0x4626c>
   4ab60:	mov	r3, r0
   4ab64:	ldr	r0, [pc, #60]	; 4aba8 <fputs@plt+0x46294>
   4ab68:	mov	r1, #1
   4ab6c:	mov	r2, #150	; 0x96
   4ab70:	add	r0, pc, r0
   4ab74:	bl	447c <fwrite@plt>
   4ab78:	mov	r0, #0
   4ab7c:	pop	{r3, r4, r5, pc}
   4ab80:	mvn	r0, #11
   4ab84:	pop	{r3, r4, r5, pc}
   4ab88:	ldr	r0, [pc, #28]	; 4abac <fputs@plt+0x46298>
   4ab8c:	mov	r2, #30
   4ab90:	ldr	r1, [pc, #24]	; 4abb0 <fputs@plt+0x4629c>
   4ab94:	ldr	r3, [pc, #24]	; 4abb4 <fputs@plt+0x462a0>
   4ab98:	add	r0, pc, r0
   4ab9c:	add	r1, pc, r1
   4aba0:	add	r3, pc, r3
   4aba4:	bl	5ac34 <fputs@plt+0x56320>
   4aba8:	andeq	r5, r2, r8, asr ip
   4abac:	andeq	pc, r1, r0, asr #31
   4abb0:	andeq	r5, r2, r4, lsl #24
   4abb4:	andeq	r5, r2, r4, asr #19
   4abb8:	push	{r3, r4, r5, lr}
   4abbc:	subs	r4, r0, #0
   4abc0:	mov	r5, r1
   4abc4:	beq	4ac08 <fputs@plt+0x462f4>
   4abc8:	ldr	r0, [pc, #88]	; 4ac28 <fputs@plt+0x46314>
   4abcc:	mov	r1, #1
   4abd0:	movw	r2, #1099	; 0x44b
   4abd4:	ldr	r3, [r4]
   4abd8:	add	r0, pc, r0
   4abdc:	bl	447c <fwrite@plt>
   4abe0:	cmp	r5, #0
   4abe4:	beq	4ac00 <fputs@plt+0x462ec>
   4abe8:	ldr	r0, [pc, #60]	; 4ac2c <fputs@plt+0x46318>
   4abec:	mov	r1, #1
   4abf0:	ldr	r3, [r4]
   4abf4:	movw	r2, #478	; 0x1de
   4abf8:	add	r0, pc, r0
   4abfc:	bl	447c <fwrite@plt>
   4ac00:	mov	r0, #0
   4ac04:	pop	{r3, r4, r5, pc}
   4ac08:	ldr	r0, [pc, #32]	; 4ac30 <fputs@plt+0x4631c>
   4ac0c:	mov	r2, #46	; 0x2e
   4ac10:	ldr	r1, [pc, #28]	; 4ac34 <fputs@plt+0x46320>
   4ac14:	ldr	r3, [pc, #28]	; 4ac38 <fputs@plt+0x46324>
   4ac18:	add	r0, pc, r0
   4ac1c:	add	r1, pc, r1
   4ac20:	add	r3, pc, r3
   4ac24:	bl	5ac34 <fputs@plt+0x56320>
   4ac28:	andeq	r5, r2, r8, lsl #25
   4ac2c:	strheq	r6, [r2], -r4
   4ac30:	andeq	pc, r1, r0, asr #30
   4ac34:	andeq	r5, r2, r4, lsl #23
   4ac38:	andeq	r5, r2, ip, lsl #18
   4ac3c:	push	{r4, r5, r6, r7, r8, lr}
   4ac40:	subs	r8, r0, #0
   4ac44:	mov	r5, r1
   4ac48:	mov	r6, r2
   4ac4c:	beq	4acb0 <fputs@plt+0x4639c>
   4ac50:	cmp	r2, #0
   4ac54:	beq	4acd0 <fputs@plt+0x463bc>
   4ac58:	ldr	r7, [pc, #144]	; 4acf0 <fputs@plt+0x463dc>
   4ac5c:	add	r7, pc, r7
   4ac60:	b	4ac6c <fputs@plt+0x46358>
   4ac64:	mov	r0, r4
   4ac68:	bl	4140 <free@plt>
   4ac6c:	mov	r0, r5
   4ac70:	bl	58964 <fputs@plt+0x54050>
   4ac74:	subs	r4, r0, #0
   4ac78:	beq	4acac <fputs@plt+0x46398>
   4ac7c:	mov	r1, r6
   4ac80:	bl	2d3ec <fputs@plt+0x28ad8>
   4ac84:	subs	r3, r0, #0
   4ac88:	beq	4ac64 <fputs@plt+0x46350>
   4ac8c:	ldrb	ip, [r3]
   4ac90:	cmp	ip, #0
   4ac94:	beq	4ac64 <fputs@plt+0x46350>
   4ac98:	ldr	r0, [r8]
   4ac9c:	mov	r1, #1
   4aca0:	mov	r2, r7
   4aca4:	bl	456c <__fprintf_chk@plt>
   4aca8:	b	4ac64 <fputs@plt+0x46350>
   4acac:	pop	{r4, r5, r6, r7, r8, pc}
   4acb0:	ldr	r0, [pc, #60]	; 4acf4 <fputs@plt+0x463e0>
   4acb4:	mov	r2, #61	; 0x3d
   4acb8:	ldr	r1, [pc, #56]	; 4acf8 <fputs@plt+0x463e4>
   4acbc:	ldr	r3, [pc, #56]	; 4acfc <fputs@plt+0x463e8>
   4acc0:	add	r0, pc, r0
   4acc4:	add	r1, pc, r1
   4acc8:	add	r3, pc, r3
   4accc:	bl	5ac34 <fputs@plt+0x56320>
   4acd0:	ldr	r0, [pc, #40]	; 4ad00 <fputs@plt+0x463ec>
   4acd4:	mov	r2, #62	; 0x3e
   4acd8:	ldr	r1, [pc, #36]	; 4ad04 <fputs@plt+0x463f0>
   4acdc:	ldr	r3, [pc, #36]	; 4ad08 <fputs@plt+0x463f4>
   4ace0:	add	r0, pc, r0
   4ace4:	add	r1, pc, r1
   4ace8:	add	r3, pc, r3
   4acec:	bl	5ac34 <fputs@plt+0x56320>
   4acf0:	andeq	r6, r2, r0, lsr r2
   4acf4:	muleq	r1, r8, lr
   4acf8:	ldrdeq	r5, [r2], -ip
   4acfc:	ldrdeq	r6, [r2], -r0
   4ad00:	andeq	pc, r1, r4, ror #29
   4ad04:			; <UNDEFINED> instruction: 0x00025abc
   4ad08:			; <UNDEFINED> instruction: 0x000262b0
   4ad0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ad10:	subs	r9, r0, #0
   4ad14:	sub	sp, sp, #28
   4ad18:	mov	r8, r1
   4ad1c:	beq	4afb8 <fputs@plt+0x466a4>
   4ad20:	cmp	r1, #0
   4ad24:	beq	4afd8 <fputs@plt+0x466c4>
   4ad28:	ldrb	r3, [r1]
   4ad2c:	cmp	r3, #62	; 0x3e
   4ad30:	beq	4ae4c <fputs@plt+0x46538>
   4ad34:	ldr	fp, [pc, #700]	; 4aff8 <fputs@plt+0x466e4>
   4ad38:	ldr	sl, [pc, #700]	; 4affc <fputs@plt+0x466e8>
   4ad3c:	ldr	r1, [pc, #700]	; 4b000 <fputs@plt+0x466ec>
   4ad40:	add	fp, pc, fp
   4ad44:	ldr	r2, [pc, #696]	; 4b004 <fputs@plt+0x466f0>
   4ad48:	add	sl, pc, sl
   4ad4c:	add	r1, pc, r1
   4ad50:	str	r1, [sp, #8]
   4ad54:	add	r2, pc, r2
   4ad58:	ldr	r1, [pc, #680]	; 4b008 <fputs@plt+0x466f4>
   4ad5c:	str	r2, [sp, #12]
   4ad60:	ldr	r2, [pc, #676]	; 4b00c <fputs@plt+0x466f8>
   4ad64:	add	r1, pc, r1
   4ad68:	str	r1, [sp, #16]
   4ad6c:	add	r2, pc, r2
   4ad70:	str	r2, [sp, #20]
   4ad74:	cmp	r3, #60	; 0x3c
   4ad78:	beq	4af54 <fputs@plt+0x46640>
   4ad7c:	ldr	r2, [r8, #4]
   4ad80:	mov	r6, #2
   4ad84:	ldr	r4, [r8, #1]
   4ad88:	mov	r7, #0
   4ad8c:	ubfx	r5, r2, #8, #24
   4ad90:	and	r4, r4, r6
   4ad94:	and	r5, r5, r7
   4ad98:	orrs	r2, r4, r5
   4ad9c:	bne	4ae40 <fputs@plt+0x4652c>
   4ada0:	sub	r2, r3, #77	; 0x4d
   4ada4:	cmp	r2, #10
   4ada8:	addls	pc, pc, r2, lsl #2
   4adac:	b	4ae40 <fputs@plt+0x4652c>
   4adb0:	b	4ae58 <fputs@plt+0x46544>
   4adb4:	b	4ae40 <fputs@plt+0x4652c>
   4adb8:	b	4ae40 <fputs@plt+0x4652c>
   4adbc:	b	4addc <fputs@plt+0x464c8>
   4adc0:	b	4ae40 <fputs@plt+0x4652c>
   4adc4:	b	4ae40 <fputs@plt+0x4652c>
   4adc8:	b	4aee8 <fputs@plt+0x465d4>
   4adcc:	b	4ae40 <fputs@plt+0x4652c>
   4add0:	b	4ae40 <fputs@plt+0x4652c>
   4add4:	b	4ae40 <fputs@plt+0x4652c>
   4add8:	b	4addc <fputs@plt+0x464c8>
   4addc:	cmp	r3, #87	; 0x57
   4ade0:	ldr	r0, [r9]
   4ade4:	ldr	r3, [r8, #8]
   4ade8:	ldr	r2, [r8, #12]
   4adec:	ldrne	r1, [sp, #20]
   4adf0:	beq	4af94 <fputs@plt+0x46680>
   4adf4:	str	r2, [sp]
   4adf8:	str	r1, [sp, #4]
   4adfc:	mov	r1, #1
   4ae00:	ldr	r2, [sp, #12]
   4ae04:	bl	456c <__fprintf_chk@plt>
   4ae08:	ldr	ip, [r8, #1]
   4ae0c:	ldr	r3, [r8, #4]
   4ae10:	mov	r0, r9
   4ae14:	ldrb	r2, [r8]
   4ae18:	add	r1, r9, #12
   4ae1c:	ubfx	r3, r3, #8, #24
   4ae20:	str	ip, [sp]
   4ae24:	str	r3, [sp, #4]
   4ae28:	bl	4a864 <fputs@plt+0x45f50>
   4ae2c:	ldr	r0, [sp, #16]
   4ae30:	mov	r1, #1
   4ae34:	mov	r2, #14
   4ae38:	ldr	r3, [r9]
   4ae3c:	bl	447c <fwrite@plt>
   4ae40:	ldrb	r3, [r8, #32]!
   4ae44:	cmp	r3, #62	; 0x3e
   4ae48:	bne	4ad74 <fputs@plt+0x46460>
   4ae4c:	mov	r0, #0
   4ae50:	add	sp, sp, #28
   4ae54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ae58:	ldr	r2, [pc, #432]	; 4b010 <fputs@plt+0x466fc>
   4ae5c:	mov	r1, #1
   4ae60:	ldr	r0, [r9]
   4ae64:	add	r2, pc, r2
   4ae68:	ldr	r3, [r8, #8]
   4ae6c:	bl	456c <__fprintf_chk@plt>
   4ae70:	ldr	r1, [r8, #12]
   4ae74:	cmp	r1, #0
   4ae78:	beq	4afac <fputs@plt+0x46698>
   4ae7c:	ldr	r2, [pc, #400]	; 4b014 <fputs@plt+0x46700>
   4ae80:	mov	r0, r9
   4ae84:	add	r2, pc, r2
   4ae88:	bl	4aa20 <fputs@plt+0x4610c>
   4ae8c:	ldr	r1, [r8, #16]
   4ae90:	cmp	r1, #0
   4ae94:	beq	4afa0 <fputs@plt+0x4668c>
   4ae98:	ldr	r2, [pc, #376]	; 4b018 <fputs@plt+0x46704>
   4ae9c:	mov	r0, r9
   4aea0:	add	r2, pc, r2
   4aea4:	bl	4aa20 <fputs@plt+0x4610c>
   4aea8:	ldr	ip, [r8, #1]
   4aeac:	ldr	r3, [r8, #4]
   4aeb0:	mov	r0, r9
   4aeb4:	ldrb	r2, [r8]
   4aeb8:	add	r1, r9, #12
   4aebc:	ubfx	r3, r3, #8, #24
   4aec0:	str	ip, [sp]
   4aec4:	str	r3, [sp, #4]
   4aec8:	bl	4a864 <fputs@plt+0x45f50>
   4aecc:	ldr	r0, [pc, #328]	; 4b01c <fputs@plt+0x46708>
   4aed0:	mov	r1, #1
   4aed4:	mov	r2, #12
   4aed8:	ldr	r3, [r9]
   4aedc:	add	r0, pc, r0
   4aee0:	bl	447c <fwrite@plt>
   4aee4:	b	4ae40 <fputs@plt+0x4652c>
   4aee8:	mov	r2, fp
   4aeec:	ldr	r3, [r8, #8]
   4aef0:	ldr	r0, [r9]
   4aef4:	mov	r1, #1
   4aef8:	bl	456c <__fprintf_chk@plt>
   4aefc:	ldr	r1, [r8, #12]
   4af00:	ldr	r3, [sp, #8]
   4af04:	mov	r2, #0
   4af08:	cmp	r1, r2
   4af0c:	mov	r0, r9
   4af10:	moveq	r1, r3
   4af14:	bl	4aa20 <fputs@plt+0x4610c>
   4af18:	ldr	ip, [r8, #1]
   4af1c:	ldr	r3, [r8, #4]
   4af20:	mov	r0, r9
   4af24:	ldrb	r2, [r8]
   4af28:	add	r1, r9, #12
   4af2c:	ubfx	r3, r3, #8, #24
   4af30:	str	ip, [sp]
   4af34:	str	r3, [sp, #4]
   4af38:	bl	4a864 <fputs@plt+0x45f50>
   4af3c:	mov	r0, sl
   4af40:	mov	r1, #1
   4af44:	mov	r2, #12
   4af48:	ldr	r3, [r9]
   4af4c:	bl	447c <fwrite@plt>
   4af50:	b	4ae40 <fputs@plt+0x4652c>
   4af54:	ldr	ip, [r8, #4]
   4af58:	mov	r1, #0
   4af5c:	ldr	r2, [r8, #1]
   4af60:	mov	r0, #1
   4af64:	ubfx	r3, ip, #8, #24
   4af68:	and	r2, r2, r0
   4af6c:	and	r3, r3, r1
   4af70:	orrs	r1, r2, r3
   4af74:	beq	4ae40 <fputs@plt+0x4652c>
   4af78:	ldr	r0, [pc, #160]	; 4b020 <fputs@plt+0x4670c>
   4af7c:	mov	r1, #1
   4af80:	mov	r2, #68	; 0x44
   4af84:	ldr	r3, [r9]
   4af88:	add	r0, pc, r0
   4af8c:	bl	447c <fwrite@plt>
   4af90:	b	4ae40 <fputs@plt+0x4652c>
   4af94:	ldr	r1, [pc, #136]	; 4b024 <fputs@plt+0x46710>
   4af98:	add	r1, pc, r1
   4af9c:	b	4adf4 <fputs@plt+0x464e0>
   4afa0:	ldr	r1, [pc, #128]	; 4b028 <fputs@plt+0x46714>
   4afa4:	add	r1, pc, r1
   4afa8:	b	4ae98 <fputs@plt+0x46584>
   4afac:	ldr	r1, [pc, #120]	; 4b02c <fputs@plt+0x46718>
   4afb0:	add	r1, pc, r1
   4afb4:	b	4ae7c <fputs@plt+0x46568>
   4afb8:	ldr	r0, [pc, #112]	; 4b030 <fputs@plt+0x4671c>
   4afbc:	mov	r2, #124	; 0x7c
   4afc0:	ldr	r1, [pc, #108]	; 4b034 <fputs@plt+0x46720>
   4afc4:	ldr	r3, [pc, #108]	; 4b038 <fputs@plt+0x46724>
   4afc8:	add	r0, pc, r0
   4afcc:	add	r1, pc, r1
   4afd0:	add	r3, pc, r3
   4afd4:	bl	5ac34 <fputs@plt+0x56320>
   4afd8:	ldr	r0, [pc, #92]	; 4b03c <fputs@plt+0x46728>
   4afdc:	mov	r2, #125	; 0x7d
   4afe0:	ldr	r1, [pc, #88]	; 4b040 <fputs@plt+0x4672c>
   4afe4:	ldr	r3, [pc, #88]	; 4b044 <fputs@plt+0x46730>
   4afe8:	add	r0, pc, r0
   4afec:	add	r1, pc, r1
   4aff0:	add	r3, pc, r3
   4aff4:	bl	5ac34 <fputs@plt+0x56320>
   4aff8:	andeq	r6, r2, r4, lsr #4
   4affc:	andeq	r6, r2, r4, lsr r2
   4b000:	andeq	r8, r1, r0, lsl #17
   4b004:	ldrdeq	r6, [r2], -r0
   4b008:	strdeq	r6, [r2], -r0
   4b00c:	andeq	r6, r2, r0, asr #2
   4b010:	muleq	r2, r8, r0
   4b014:	andeq	r1, r2, r4, lsl #24
   4b018:	andeq	r4, r2, r8, ror #3
   4b01c:	andeq	r6, r2, r8, lsr r0
   4b020:	andeq	r5, r2, ip, lsr #30
   4b024:	andeq	r5, r2, r8, lsl #30
   4b028:	andeq	r8, r1, r8, lsr #12
   4b02c:	andeq	r8, r1, ip, lsl r6
   4b030:	muleq	r1, r0, fp
   4b034:	ldrdeq	r5, [r2], -r4
   4b038:	andeq	r5, r2, r8, ror #31
   4b03c:	andeq	r2, r2, ip, asr #27
   4b040:			; <UNDEFINED> instruction: 0x000257b4
   4b044:	andeq	r5, r2, r8, asr #31
   4b048:	ldr	r1, [pc, #316]	; 4b18c <fputs@plt+0x46878>
   4b04c:	push	{r4, r5, r6, r7, r8, lr}
   4b050:	subs	r4, r0, #0
   4b054:	ldr	r0, [pc, #308]	; 4b190 <fputs@plt+0x4687c>
   4b058:	add	r1, pc, r1
   4b05c:	mov	r7, r3
   4b060:	sub	sp, sp, #8
   4b064:	mov	r6, r2
   4b068:	ldr	r5, [r1, r0]
   4b06c:	ldr	r3, [r5]
   4b070:	str	r3, [sp, #4]
   4b074:	beq	4b16c <fputs@plt+0x46858>
   4b078:	cmp	r2, #0
   4b07c:	beq	4b14c <fputs@plt+0x46838>
   4b080:	cmp	r7, #0
   4b084:	beq	4b12c <fputs@plt+0x46818>
   4b088:	ldr	r0, [pc, #260]	; 4b194 <fputs@plt+0x46880>
   4b08c:	mov	r1, #1
   4b090:	mov	r2, #8
   4b094:	ldr	r3, [r4]
   4b098:	add	r0, pc, r0
   4b09c:	bl	447c <fwrite@plt>
   4b0a0:	ldr	r0, [r4]
   4b0a4:	bl	423c <fflush@plt>
   4b0a8:	ldr	r0, [r4]
   4b0ac:	bl	4794 <ferror@plt>
   4b0b0:	subs	r8, r0, #0
   4b0b4:	bne	4b110 <fputs@plt+0x467fc>
   4b0b8:	mov	r0, r6
   4b0bc:	mov	r1, sp
   4b0c0:	bl	36f70 <fputs@plt+0x3265c>
   4b0c4:	cmp	r0, #0
   4b0c8:	movlt	r8, r0
   4b0cc:	blt	4b0f4 <fputs@plt+0x467e0>
   4b0d0:	ldr	r1, [pc, #192]	; 4b198 <fputs@plt+0x46884>
   4b0d4:	ldr	r2, [r4, #4]
   4b0d8:	ldr	r0, [sp]
   4b0dc:	add	r1, pc, r1
   4b0e0:	bl	39d48 <fputs@plt+0x35434>
   4b0e4:	subs	r3, r0, #0
   4b0e8:	ldrge	r3, [sp]
   4b0ec:	strge	r3, [r7]
   4b0f0:	blt	4b118 <fputs@plt+0x46804>
   4b0f4:	ldr	r2, [sp, #4]
   4b0f8:	mov	r0, r8
   4b0fc:	ldr	r3, [r5]
   4b100:	cmp	r2, r3
   4b104:	bne	4b128 <fputs@plt+0x46814>
   4b108:	add	sp, sp, #8
   4b10c:	pop	{r4, r5, r6, r7, r8, pc}
   4b110:	mvn	r8, #11
   4b114:	b	4b0f4 <fputs@plt+0x467e0>
   4b118:	ldr	r0, [sp]
   4b11c:	mov	r8, r3
   4b120:	bl	37178 <fputs@plt+0x32864>
   4b124:	b	4b0f4 <fputs@plt+0x467e0>
   4b128:	bl	453c <__stack_chk_fail@plt>
   4b12c:	ldr	r0, [pc, #104]	; 4b19c <fputs@plt+0x46888>
   4b130:	mov	r2, #180	; 0xb4
   4b134:	ldr	r1, [pc, #100]	; 4b1a0 <fputs@plt+0x4688c>
   4b138:	ldr	r3, [pc, #100]	; 4b1a4 <fputs@plt+0x46890>
   4b13c:	add	r0, pc, r0
   4b140:	add	r1, pc, r1
   4b144:	add	r3, pc, r3
   4b148:	bl	5ac34 <fputs@plt+0x56320>
   4b14c:	ldr	r0, [pc, #84]	; 4b1a8 <fputs@plt+0x46894>
   4b150:	mov	r2, #179	; 0xb3
   4b154:	ldr	r1, [pc, #80]	; 4b1ac <fputs@plt+0x46898>
   4b158:	ldr	r3, [pc, #80]	; 4b1b0 <fputs@plt+0x4689c>
   4b15c:	add	r0, pc, r0
   4b160:	add	r1, pc, r1
   4b164:	add	r3, pc, r3
   4b168:	bl	5ac34 <fputs@plt+0x56320>
   4b16c:	ldr	r0, [pc, #64]	; 4b1b4 <fputs@plt+0x468a0>
   4b170:	mov	r2, #178	; 0xb2
   4b174:	ldr	r1, [pc, #60]	; 4b1b8 <fputs@plt+0x468a4>
   4b178:	ldr	r3, [pc, #60]	; 4b1bc <fputs@plt+0x468a8>
   4b17c:	add	r0, pc, r0
   4b180:	add	r1, pc, r1
   4b184:	add	r3, pc, r3
   4b188:	bl	5ac34 <fputs@plt+0x56320>
   4b18c:	andeq	r0, r4, r8, lsr fp
   4b190:	andeq	r0, r0, r0, lsr r4
   4b194:	strdeq	r5, [r2], -r4
   4b198:	andeq	sp, r1, r8, ror sp
   4b19c:			; <UNDEFINED> instruction: 0x0001e9b8
   4b1a0:	andeq	r5, r2, r0, ror #12
   4b1a4:	andeq	r5, r2, ip, lsl #8
   4b1a8:	muleq	r1, r8, sp
   4b1ac:	andeq	r5, r2, r0, asr #12
   4b1b0:	andeq	r5, r2, ip, ror #7
   4b1b4:	ldrdeq	pc, [r1], -ip
   4b1b8:	andeq	r5, r2, r0, lsr #12
   4b1bc:	andeq	r5, r2, ip, asr #7
   4b1c0:	push	{r4, lr}
   4b1c4:	subs	r4, r0, #0
   4b1c8:	beq	4b200 <fputs@plt+0x468ec>
   4b1cc:	ldr	r0, [r4]
   4b1d0:	cmp	r0, #0
   4b1d4:	beq	4b1dc <fputs@plt+0x468c8>
   4b1d8:	bl	3f48 <fclose@plt>
   4b1dc:	ldr	r0, [r4, #4]
   4b1e0:	cmp	r0, #0
   4b1e4:	beq	4b1ec <fputs@plt+0x468d8>
   4b1e8:	bl	4140 <free@plt>
   4b1ec:	mov	r0, r4
   4b1f0:	mov	r1, #0
   4b1f4:	mov	r2, #16
   4b1f8:	pop	{r4, lr}
   4b1fc:	b	4014 <memset@plt>
   4b200:	ldr	r0, [pc, #24]	; 4b220 <fputs@plt+0x4690c>
   4b204:	mov	r2, #203	; 0xcb
   4b208:	ldr	r1, [pc, #20]	; 4b224 <fputs@plt+0x46910>
   4b20c:	ldr	r3, [pc, #20]	; 4b228 <fputs@plt+0x46914>
   4b210:	add	r0, pc, r0
   4b214:	add	r1, pc, r1
   4b218:	add	r3, pc, r3
   4b21c:	bl	5ac34 <fputs@plt+0x56320>
   4b220:	andeq	pc, r1, r8, asr #18
   4b224:	andeq	r5, r2, ip, lsl #11
   4b228:	andeq	r5, r2, r0, ror #6
   4b22c:	ldr	r3, [pc, #344]	; 4b38c <fputs@plt+0x46a78>
   4b230:	ldr	r2, [pc, #344]	; 4b390 <fputs@plt+0x46a7c>
   4b234:	add	r3, pc, r3
   4b238:	push	{r4, r5, r6, lr}
   4b23c:	subs	r6, r1, #0
   4b240:	ldr	r5, [r3, r2]
   4b244:	sub	sp, sp, #24
   4b248:	mov	r4, r0
   4b24c:	ldr	r3, [r5]
   4b250:	str	r3, [sp, #20]
   4b254:	beq	4b32c <fputs@plt+0x46a18>
   4b258:	cmp	r0, #0
   4b25c:	beq	4b34c <fputs@plt+0x46a38>
   4b260:	mov	r0, r6
   4b264:	mov	r1, #0
   4b268:	bl	14634 <fputs@plt+0xfd20>
   4b26c:	ldr	r1, [pc, #288]	; 4b394 <fputs@plt+0x46a80>
   4b270:	mov	r0, r6
   4b274:	add	r2, sp, #12
   4b278:	add	r1, pc, r1
   4b27c:	add	r3, sp, #16
   4b280:	bl	1261c <fputs@plt+0xdd08>
   4b284:	subs	r6, r0, #0
   4b288:	blt	4b2d8 <fputs@plt+0x469c4>
   4b28c:	ldr	r2, [sp, #16]
   4b290:	cmp	r2, #7
   4b294:	bls	4b36c <fputs@plt+0x46a58>
   4b298:	ldr	r0, [sp, #12]
   4b29c:	sub	r2, r2, #8
   4b2a0:	mov	r1, #1
   4b2a4:	mov	r3, r4
   4b2a8:	add	r0, r0, #8
   4b2ac:	bl	447c <fwrite@plt>
   4b2b0:	mov	r1, r4
   4b2b4:	mov	r0, #10
   4b2b8:	bl	45a8 <fputc@plt>
   4b2bc:	mov	r0, #0
   4b2c0:	ldr	r2, [sp, #20]
   4b2c4:	ldr	r3, [r5]
   4b2c8:	cmp	r2, r3
   4b2cc:	bne	4b328 <fputs@plt+0x46a14>
   4b2d0:	add	sp, sp, #24
   4b2d4:	pop	{r4, r5, r6, pc}
   4b2d8:	cmn	r6, #2
   4b2dc:	moveq	r0, #0
   4b2e0:	beq	4b2c0 <fputs@plt+0x469ac>
   4b2e4:	bl	5b610 <fputs@plt+0x56cfc>
   4b2e8:	cmp	r0, #2
   4b2ec:	movle	r0, r6
   4b2f0:	ble	4b2c0 <fputs@plt+0x469ac>
   4b2f4:	ldr	lr, [pc, #156]	; 4b398 <fputs@plt+0x46a84>
   4b2f8:	mov	r1, r6
   4b2fc:	ldr	ip, [pc, #152]	; 4b39c <fputs@plt+0x46a88>
   4b300:	movw	r3, #861	; 0x35d
   4b304:	ldr	r2, [pc, #148]	; 4b3a0 <fputs@plt+0x46a8c>
   4b308:	add	lr, pc, lr
   4b30c:	add	ip, pc, ip
   4b310:	str	lr, [sp]
   4b314:	add	r2, pc, r2
   4b318:	str	ip, [sp, #4]
   4b31c:	mov	r0, #3
   4b320:	bl	5ae90 <fputs@plt+0x5657c>
   4b324:	b	4b2c0 <fputs@plt+0x469ac>
   4b328:	bl	453c <__stack_chk_fail@plt>
   4b32c:	ldr	r0, [pc, #112]	; 4b3a4 <fputs@plt+0x46a90>
   4b330:	movw	r2, #850	; 0x352
   4b334:	ldr	r1, [pc, #108]	; 4b3a8 <fputs@plt+0x46a94>
   4b338:	ldr	r3, [pc, #108]	; 4b3ac <fputs@plt+0x46a98>
   4b33c:	add	r0, pc, r0
   4b340:	add	r1, pc, r1
   4b344:	add	r3, pc, r3
   4b348:	bl	5ac34 <fputs@plt+0x56320>
   4b34c:	ldr	r0, [pc, #92]	; 4b3b0 <fputs@plt+0x46a9c>
   4b350:	movw	r2, #851	; 0x353
   4b354:	ldr	r1, [pc, #88]	; 4b3b4 <fputs@plt+0x46aa0>
   4b358:	ldr	r3, [pc, #88]	; 4b3b8 <fputs@plt+0x46aa4>
   4b35c:	add	r0, pc, r0
   4b360:	add	r1, pc, r1
   4b364:	add	r3, pc, r3
   4b368:	bl	5ac34 <fputs@plt+0x56320>
   4b36c:	ldr	r0, [pc, #72]	; 4b3bc <fputs@plt+0x46aa8>
   4b370:	mov	r2, #864	; 0x360
   4b374:	ldr	r1, [pc, #68]	; 4b3c0 <fputs@plt+0x46aac>
   4b378:	ldr	r3, [pc, #68]	; 4b3c4 <fputs@plt+0x46ab0>
   4b37c:	add	r0, pc, r0
   4b380:	add	r1, pc, r1
   4b384:	add	r3, pc, r3
   4b388:	bl	5ac34 <fputs@plt+0x56320>
   4b38c:	andeq	r0, r4, ip, asr r9
   4b390:	andeq	r0, r0, r0, lsr r4
   4b394:	andeq	r5, r2, r8, lsl #28
   4b398:	andeq	r6, r2, ip, asr #8
   4b39c:	andeq	r5, r2, ip, ror sp
   4b3a0:	andeq	r5, r2, r4, asr sp
   4b3a4:			; <UNDEFINED> instruction: 0x00017ab0
   4b3a8:	andeq	r5, r2, r8, lsr #26
   4b3ac:	andeq	r5, r2, r8, lsl #26
   4b3b0:	muleq	r2, r8, r2
   4b3b4:	andeq	r5, r2, r8, lsl #26
   4b3b8:	andeq	r5, r2, r8, ror #25
   4b3bc:	andeq	r5, r2, r4, lsr #26
   4b3c0:	andeq	r5, r2, r8, ror #25
   4b3c4:	andeq	r5, r2, r8, asr #25
   4b3c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4b3cc:	subs	r9, r0, #0
   4b3d0:	mov	r7, r1
   4b3d4:	mov	r4, r2
   4b3d8:	mov	r6, r3
   4b3dc:	ldr	r8, [sp, #32]
   4b3e0:	beq	4b4e8 <fputs@plt+0x46bd4>
   4b3e4:	cmp	r2, #0
   4b3e8:	beq	4b4c8 <fputs@plt+0x46bb4>
   4b3ec:	cmp	r3, #0
   4b3f0:	beq	4b4a8 <fputs@plt+0x46b94>
   4b3f4:	cmp	r8, #0
   4b3f8:	beq	4b488 <fputs@plt+0x46b74>
   4b3fc:	mov	r0, r2
   4b400:	bl	42a8 <strlen@plt>
   4b404:	cmp	r0, r7
   4b408:	mov	r5, r0
   4b40c:	bhi	4b428 <fputs@plt+0x46b14>
   4b410:	mov	r1, r4
   4b414:	mov	r0, r9
   4b418:	mov	r2, r5
   4b41c:	bl	3e7c <memcmp@plt>
   4b420:	subs	r4, r0, #0
   4b424:	beq	4b430 <fputs@plt+0x46b1c>
   4b428:	mov	r0, #0
   4b42c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4b430:	rsb	r7, r5, r7
   4b434:	add	r0, r7, #1
   4b438:	bl	4500 <malloc@plt>
   4b43c:	subs	sl, r0, #0
   4b440:	beq	4b46c <fputs@plt+0x46b58>
   4b444:	add	r1, r9, r5
   4b448:	mov	r2, r7
   4b44c:	bl	42f0 <memcpy@plt>
   4b450:	strb	r4, [sl, r7]
   4b454:	ldr	r0, [r6]
   4b458:	bl	4140 <free@plt>
   4b45c:	str	sl, [r6]
   4b460:	mov	r0, #1
   4b464:	str	r7, [r8]
   4b468:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4b46c:	ldr	r0, [pc, #148]	; 4b508 <fputs@plt+0x46bf4>
   4b470:	mov	r1, #84	; 0x54
   4b474:	ldr	r2, [pc, #144]	; 4b50c <fputs@plt+0x46bf8>
   4b478:	add	r0, pc, r0
   4b47c:	add	r2, pc, r2
   4b480:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4b484:	b	5afc8 <fputs@plt+0x566b4>
   4b488:	ldr	r0, [pc, #128]	; 4b510 <fputs@plt+0x46bfc>
   4b48c:	mov	r2, #72	; 0x48
   4b490:	ldr	r1, [pc, #124]	; 4b514 <fputs@plt+0x46c00>
   4b494:	ldr	r3, [pc, #124]	; 4b518 <fputs@plt+0x46c04>
   4b498:	add	r0, pc, r0
   4b49c:	add	r1, pc, r1
   4b4a0:	add	r3, pc, r3
   4b4a4:	bl	5ac34 <fputs@plt+0x56320>
   4b4a8:	ldr	r0, [pc, #108]	; 4b51c <fputs@plt+0x46c08>
   4b4ac:	mov	r2, #71	; 0x47
   4b4b0:	ldr	r1, [pc, #104]	; 4b520 <fputs@plt+0x46c0c>
   4b4b4:	ldr	r3, [pc, #104]	; 4b524 <fputs@plt+0x46c10>
   4b4b8:	add	r0, pc, r0
   4b4bc:	add	r1, pc, r1
   4b4c0:	add	r3, pc, r3
   4b4c4:	bl	5ac34 <fputs@plt+0x56320>
   4b4c8:	ldr	r0, [pc, #88]	; 4b528 <fputs@plt+0x46c14>
   4b4cc:	mov	r2, #70	; 0x46
   4b4d0:	ldr	r1, [pc, #84]	; 4b52c <fputs@plt+0x46c18>
   4b4d4:	ldr	r3, [pc, #84]	; 4b530 <fputs@plt+0x46c1c>
   4b4d8:	add	r0, pc, r0
   4b4dc:	add	r1, pc, r1
   4b4e0:	add	r3, pc, r3
   4b4e4:	bl	5ac34 <fputs@plt+0x56320>
   4b4e8:	ldr	r0, [pc, #68]	; 4b534 <fputs@plt+0x46c20>
   4b4ec:	mov	r2, #69	; 0x45
   4b4f0:	ldr	r1, [pc, #64]	; 4b538 <fputs@plt+0x46c24>
   4b4f4:	ldr	r3, [pc, #64]	; 4b53c <fputs@plt+0x46c28>
   4b4f8:	add	r0, pc, r0
   4b4fc:	add	r1, pc, r1
   4b500:	add	r3, pc, r3
   4b504:	bl	5ac34 <fputs@plt+0x56320>
   4b508:	strdeq	r5, [r2], -r0
   4b50c:			; <UNDEFINED> instruction: 0x00025bb4
   4b510:	andeq	r5, r2, r0, lsl ip
   4b514:	andeq	r5, r2, ip, asr #23
   4b518:	andeq	r6, r2, r4, lsl #6
   4b51c:	strheq	r9, [r2], -r0
   4b520:	andeq	r5, r2, ip, lsr #23
   4b524:	andeq	r6, r2, r4, ror #5
   4b528:	andeq	r9, r1, r0, lsl #30
   4b52c:	andeq	r5, r2, ip, lsl #23
   4b530:	andeq	r6, r2, r4, asr #5
   4b534:	andeq	r3, r2, ip, asr pc
   4b538:	andeq	r5, r2, ip, ror #22
   4b53c:	andeq	r6, r2, r4, lsr #5
   4b540:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b544:	tst	r3, #16
   4b548:	sub	sp, sp, #84	; 0x54
   4b54c:	mov	r9, r1
   4b550:	str	r3, [sp, #32]
   4b554:	str	r0, [sp, #36]	; 0x24
   4b558:	str	r2, [sp, #28]
   4b55c:	ldr	r3, [sp, #120]	; 0x78
   4b560:	ldr	r5, [sp, #128]	; 0x80
   4b564:	beq	4b5ac <fputs@plt+0x46c98>
   4b568:	cmp	r3, #3
   4b56c:	bgt	4b84c <fputs@plt+0x46f38>
   4b570:	ldr	r2, [pc, #848]	; 4b8c8 <fputs@plt+0x46fb4>
   4b574:	cmp	r5, #0
   4b578:	ldr	r3, [pc, #844]	; 4b8cc <fputs@plt+0x46fb8>
   4b57c:	add	r2, pc, r2
   4b580:	str	r2, [sp, #40]	; 0x28
   4b584:	add	r3, pc, r3
   4b588:	str	r3, [sp, #44]	; 0x2c
   4b58c:	bne	4b5c4 <fputs@plt+0x46cb0>
   4b590:	ldr	r1, [sp, #36]	; 0x24
   4b594:	mov	r0, #10
   4b598:	str	r5, [sp, #52]	; 0x34
   4b59c:	bl	45a8 <fputc@plt>
   4b5a0:	ldr	r0, [sp, #52]	; 0x34
   4b5a4:	add	sp, sp, #84	; 0x54
   4b5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b5ac:	ldr	r3, [pc, #796]	; 4b8d0 <fputs@plt+0x46fbc>
   4b5b0:	add	r3, pc, r3
   4b5b4:	str	r3, [sp, #40]	; 0x28
   4b5b8:	str	r3, [sp, #44]	; 0x2c
   4b5bc:	cmp	r5, #0
   4b5c0:	beq	4b590 <fputs@plt+0x46c7c>
   4b5c4:	ldr	r2, [sp, #124]	; 0x7c
   4b5c8:	add	r5, r2, r5
   4b5cc:	cmp	r2, r5
   4b5d0:	bcs	4b8b8 <fputs@plt+0x46fa4>
   4b5d4:	ldr	r3, [pc, #760]	; 4b8d4 <fputs@plt+0x46fc0>
   4b5d8:	mov	r7, #0
   4b5dc:	ldr	r2, [pc, #756]	; 4b8d8 <fputs@plt+0x46fc4>
   4b5e0:	add	r3, pc, r3
   4b5e4:	str	r3, [sp, #56]	; 0x38
   4b5e8:	add	r2, pc, r2
   4b5ec:	ldr	r3, [pc, #744]	; 4b8dc <fputs@plt+0x46fc8>
   4b5f0:	str	r2, [sp, #60]	; 0x3c
   4b5f4:	ldr	r2, [pc, #740]	; 4b8e0 <fputs@plt+0x46fcc>
   4b5f8:	add	r3, pc, r3
   4b5fc:	ldr	r6, [sp, #124]	; 0x7c
   4b600:	add	r2, pc, r2
   4b604:	str	r3, [sp, #64]	; 0x40
   4b608:	str	r2, [sp, #68]	; 0x44
   4b60c:	ldr	r3, [pc, #720]	; 4b8e4 <fputs@plt+0x46fd0>
   4b610:	ldr	r2, [pc, #720]	; 4b8e8 <fputs@plt+0x46fd4>
   4b614:	add	r3, pc, r3
   4b618:	str	r7, [sp, #52]	; 0x34
   4b61c:	add	r2, pc, r2
   4b620:	str	r3, [sp, #72]	; 0x48
   4b624:	str	r2, [sp, #76]	; 0x4c
   4b628:	cmp	r7, #0
   4b62c:	movle	fp, #0
   4b630:	movgt	fp, #1
   4b634:	cmp	r6, r5
   4b638:	bcs	4b7cc <fputs@plt+0x46eb8>
   4b63c:	ldrb	r3, [r6]
   4b640:	cmp	r3, #10
   4b644:	beq	4b7cc <fputs@plt+0x46eb8>
   4b648:	add	r3, r6, #1
   4b64c:	b	4b660 <fputs@plt+0x46d4c>
   4b650:	ldrb	r2, [r3]
   4b654:	add	r3, r3, #1
   4b658:	cmp	r2, #10
   4b65c:	beq	4b7ac <fputs@plt+0x46e98>
   4b660:	cmp	r3, r5
   4b664:	mov	r4, r3
   4b668:	bne	4b650 <fputs@plt+0x46d3c>
   4b66c:	rsb	r8, r6, r5
   4b670:	cmp	r8, #0
   4b674:	blt	4b884 <fputs@plt+0x46f70>
   4b678:	cmp	r7, #2
   4b67c:	moveq	sl, #1
   4b680:	beq	4b69c <fputs@plt+0x46d88>
   4b684:	ldr	r2, [sp, #124]	; 0x7c
   4b688:	add	sl, r4, #1
   4b68c:	add	r3, r2, #300	; 0x12c
   4b690:	cmp	sl, r3
   4b694:	movcc	sl, #0
   4b698:	movcs	sl, #1
   4b69c:	ldr	r3, [sp, #32]
   4b6a0:	tst	r3, #9
   4b6a4:	bne	4b6c4 <fputs@plt+0x46db0>
   4b6a8:	add	r3, r9, #1
   4b6ac:	ldr	r2, [sp, #28]
   4b6b0:	add	r3, r3, r8
   4b6b4:	cmp	r3, r2
   4b6b8:	bcs	4b70c <fputs@plt+0x46df8>
   4b6bc:	cmp	sl, #0
   4b6c0:	bne	4b70c <fputs@plt+0x46df8>
   4b6c4:	ldr	r3, [sp, #60]	; 0x3c
   4b6c8:	mov	r1, #1
   4b6cc:	ldr	r2, [sp, #44]	; 0x2c
   4b6d0:	ldr	r0, [sp, #36]	; 0x24
   4b6d4:	str	r3, [sp]
   4b6d8:	ldr	r3, [sp, #40]	; 0x28
   4b6dc:	str	r2, [sp, #4]
   4b6e0:	str	r8, [sp, #8]
   4b6e4:	str	r3, [sp, #16]
   4b6e8:	ldr	r2, [sp, #56]	; 0x38
   4b6ec:	str	r6, [sp, #12]
   4b6f0:	mul	r3, r9, fp
   4b6f4:	bl	456c <__fprintf_chk@plt>
   4b6f8:	add	r6, r4, #1
   4b6fc:	add	r7, r7, #1
   4b700:	cmp	r6, r5
   4b704:	bcc	4b628 <fputs@plt+0x46d14>
   4b708:	b	4b5a0 <fputs@plt+0x46c8c>
   4b70c:	ldr	r2, [sp, #28]
   4b710:	cmp	r9, r2
   4b714:	bcs	4b7b4 <fputs@plt+0x46ea0>
   4b718:	rsb	r2, r9, r2
   4b71c:	cmp	r2, #2
   4b720:	bls	4b7b4 <fputs@plt+0x46ea0>
   4b724:	add	r3, r8, #3
   4b728:	cmp	r2, r3
   4b72c:	bhi	4b7d8 <fputs@plt+0x46ec4>
   4b730:	cmp	sl, #0
   4b734:	mov	r0, r6
   4b738:	mov	r1, r8
   4b73c:	moveq	r3, #90	; 0x5a
   4b740:	movne	r3, #100	; 0x64
   4b744:	bl	51c64 <fputs@plt+0x4d350>
   4b748:	cmp	r0, #0
   4b74c:	str	r0, [sp, #48]	; 0x30
   4b750:	beq	4b814 <fputs@plt+0x46f00>
   4b754:	ldr	r2, [sp, #72]	; 0x48
   4b758:	mov	r1, #1
   4b75c:	ldr	r3, [sp, #44]	; 0x2c
   4b760:	ldr	r0, [sp, #36]	; 0x24
   4b764:	str	r2, [sp]
   4b768:	str	r3, [sp, #4]
   4b76c:	ldr	r2, [sp, #48]	; 0x30
   4b770:	ldr	r3, [sp, #40]	; 0x28
   4b774:	str	r2, [sp, #8]
   4b778:	str	r3, [sp, #12]
   4b77c:	ldr	r2, [sp, #68]	; 0x44
   4b780:	mul	r3, r9, fp
   4b784:	bl	456c <__fprintf_chk@plt>
   4b788:	ldr	r0, [sp, #48]	; 0x30
   4b78c:	bl	4140 <free@plt>
   4b790:	cmp	sl, #0
   4b794:	mov	r2, #1
   4b798:	str	r2, [sp, #52]	; 0x34
   4b79c:	beq	4b6f8 <fputs@plt+0x46de4>
   4b7a0:	ldr	r0, [sp, #52]	; 0x34
   4b7a4:	add	sp, sp, #84	; 0x54
   4b7a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b7ac:	rsb	r8, r6, r4
   4b7b0:	b	4b670 <fputs@plt+0x46d5c>
   4b7b4:	ldr	r0, [sp, #64]	; 0x40
   4b7b8:	mov	r1, #1
   4b7bc:	mov	r2, #4
   4b7c0:	ldr	r3, [sp, #36]	; 0x24
   4b7c4:	bl	447c <fwrite@plt>
   4b7c8:	b	4b790 <fputs@plt+0x46e7c>
   4b7cc:	mov	r4, r6
   4b7d0:	mov	r8, #0
   4b7d4:	b	4b678 <fputs@plt+0x46d64>
   4b7d8:	ldr	r3, [sp, #44]	; 0x2c
   4b7dc:	mov	r1, #1
   4b7e0:	ldr	r2, [pc, #260]	; 4b8ec <fputs@plt+0x46fd8>
   4b7e4:	ldr	r0, [sp, #36]	; 0x24
   4b7e8:	stmib	sp, {r3, r8}
   4b7ec:	add	r2, pc, r2
   4b7f0:	ldr	r3, [sp, #40]	; 0x28
   4b7f4:	str	r2, [sp]
   4b7f8:	ldr	r2, [pc, #240]	; 4b8f0 <fputs@plt+0x46fdc>
   4b7fc:	str	r3, [sp, #16]
   4b800:	str	r6, [sp, #12]
   4b804:	add	r2, pc, r2
   4b808:	mul	r3, r9, fp
   4b80c:	bl	456c <__fprintf_chk@plt>
   4b810:	b	4b790 <fputs@plt+0x46e7c>
   4b814:	ldr	r2, [sp, #44]	; 0x2c
   4b818:	mov	r1, #1
   4b81c:	ldr	r3, [sp, #40]	; 0x28
   4b820:	ldr	ip, [pc, #204]	; 4b8f4 <fputs@plt+0x46fe0>
   4b824:	stmib	sp, {r2, r8}
   4b828:	add	ip, pc, ip
   4b82c:	str	r3, [sp, #16]
   4b830:	ldr	r0, [sp, #36]	; 0x24
   4b834:	str	r6, [sp, #12]
   4b838:	ldr	r2, [sp, #76]	; 0x4c
   4b83c:	mul	r3, r9, fp
   4b840:	str	ip, [sp]
   4b844:	bl	456c <__fprintf_chk@plt>
   4b848:	b	4b788 <fputs@plt+0x46e74>
   4b84c:	cmp	r3, #5
   4b850:	bgt	4b870 <fputs@plt+0x46f5c>
   4b854:	ldr	r2, [pc, #156]	; 4b8f8 <fputs@plt+0x46fe4>
   4b858:	ldr	r3, [pc, #156]	; 4b8fc <fputs@plt+0x46fe8>
   4b85c:	add	r2, pc, r2
   4b860:	str	r2, [sp, #40]	; 0x28
   4b864:	add	r3, pc, r3
   4b868:	str	r3, [sp, #44]	; 0x2c
   4b86c:	b	4b5bc <fputs@plt+0x46ca8>
   4b870:	ldr	r2, [pc, #136]	; 4b900 <fputs@plt+0x46fec>
   4b874:	add	r2, pc, r2
   4b878:	str	r2, [sp, #40]	; 0x28
   4b87c:	str	r2, [sp, #44]	; 0x2c
   4b880:	b	4b5bc <fputs@plt+0x46ca8>
   4b884:	ldr	r0, [pc, #120]	; 4b904 <fputs@plt+0x46ff0>
   4b888:	mov	r2, #141	; 0x8d
   4b88c:	ldr	r1, [pc, #116]	; 4b908 <fputs@plt+0x46ff4>
   4b890:	ldr	r3, [pc, #116]	; 4b90c <fputs@plt+0x46ff8>
   4b894:	add	r0, pc, r0
   4b898:	add	r1, pc, r1
   4b89c:	add	r3, pc, r3
   4b8a0:	bl	5ac34 <fputs@plt+0x56320>
   4b8a4:	mov	r4, r0
   4b8a8:	ldr	r0, [sp, #48]	; 0x30
   4b8ac:	bl	4140 <free@plt>
   4b8b0:	mov	r0, r4
   4b8b4:	bl	4818 <_Unwind_Resume@plt>
   4b8b8:	mov	r3, #0
   4b8bc:	str	r3, [sp, #52]	; 0x34
   4b8c0:	b	4b5a0 <fputs@plt+0x46c8c>
   4b8c4:	b	4b8a4 <fputs@plt+0x46f90>
   4b8c8:	andeq	r9, r1, r4, ror #1
   4b8cc:	andeq	r7, r1, r4, asr #29
   4b8d0:	andeq	r8, r1, ip, lsl r0
   4b8d4:	andeq	r5, r2, r0, ror #21
   4b8d8:	andeq	r7, r1, r4, ror #31
   4b8dc:	strdeq	r5, [r2], -r4
   4b8e0:	andeq	r5, r2, r0, ror #21
   4b8e4:			; <UNDEFINED> instruction: 0x00017fb8
   4b8e8:	andeq	r5, r2, r4, lsr #21
   4b8ec:	andeq	r7, r1, r0, ror #27
   4b8f0:	andeq	r5, r2, ip, asr #17
   4b8f4:	andeq	r7, r1, r4, lsr #27
   4b8f8:	andeq	r8, r1, r4, lsl #28
   4b8fc:	strdeq	r8, [r1], -r4
   4b900:	andeq	r7, r1, r8, asr sp
   4b904:	andeq	r5, r2, r0, lsr #16
   4b908:	ldrdeq	r5, [r2], -r0
   4b90c:	ldrdeq	r5, [r2], -r4
   4b910:	ldr	r3, [pc, #288]	; 4ba38 <fputs@plt+0x47124>
   4b914:	mov	ip, #0
   4b918:	push	{r4, r5, r6, lr}
   4b91c:	add	r3, pc, r3
   4b920:	ldr	lr, [pc, #276]	; 4ba3c <fputs@plt+0x47128>
   4b924:	sub	sp, sp, #8
   4b928:	add	r2, sp, #8
   4b92c:	mov	r4, r0
   4b930:	mov	r0, r1
   4b934:	mov	r1, sp
   4b938:	ldr	r5, [r3, lr]
   4b93c:	str	ip, [r2, #-8]!
   4b940:	ldr	r3, [r5]
   4b944:	str	r3, [sp, #4]
   4b948:	bl	14414 <fputs@plt+0xfb00>
   4b94c:	cmp	r0, #0
   4b950:	blt	4b9d8 <fputs@plt+0x470c4>
   4b954:	ldr	r0, [sp]
   4b958:	bl	4fb6c <fputs@plt+0x4b258>
   4b95c:	ldr	r1, [pc, #220]	; 4ba40 <fputs@plt+0x4712c>
   4b960:	ldr	r2, [pc, #220]	; 4ba44 <fputs@plt+0x47130>
   4b964:	add	r1, pc, r1
   4b968:	add	r2, pc, r2
   4b96c:	bl	526e8 <fputs@plt+0x4ddd4>
   4b970:	subs	r6, r0, #0
   4b974:	beq	4b9e4 <fputs@plt+0x470d0>
   4b978:	ldr	r0, [pc, #200]	; 4ba48 <fputs@plt+0x47134>
   4b97c:	mov	r1, #1
   4b980:	mov	r2, #3
   4b984:	mov	r3, r4
   4b988:	add	r0, pc, r0
   4b98c:	bl	447c <fwrite@plt>
   4b990:	mov	r0, r6
   4b994:	mov	r1, r4
   4b998:	bl	4914 <fputs@plt>
   4b99c:	mov	r1, r4
   4b9a0:	mov	r0, #10
   4b9a4:	bl	45a8 <fputc@plt>
   4b9a8:	mov	r4, #0
   4b9ac:	mov	r0, r6
   4b9b0:	bl	4140 <free@plt>
   4b9b4:	ldr	r0, [sp]
   4b9b8:	bl	4140 <free@plt>
   4b9bc:	ldr	r2, [sp, #4]
   4b9c0:	ldr	r3, [r5]
   4b9c4:	mov	r0, r4
   4b9c8:	cmp	r2, r3
   4b9cc:	bne	4ba04 <fputs@plt+0x470f0>
   4b9d0:	add	sp, sp, #8
   4b9d4:	pop	{r4, r5, r6, pc}
   4b9d8:	mov	r4, r0
   4b9dc:	mov	r6, #0
   4b9e0:	b	4b9ac <fputs@plt+0x47098>
   4b9e4:	ldr	r0, [pc, #96]	; 4ba4c <fputs@plt+0x47138>
   4b9e8:	mov	r1, #56	; 0x38
   4b9ec:	ldr	r2, [pc, #92]	; 4ba50 <fputs@plt+0x4713c>
   4b9f0:	add	r0, pc, r0
   4b9f4:	add	r2, pc, r2
   4b9f8:	bl	5afc8 <fputs@plt+0x566b4>
   4b9fc:	mov	r4, r0
   4ba00:	b	4b9ac <fputs@plt+0x47098>
   4ba04:	bl	453c <__stack_chk_fail@plt>
   4ba08:	mov	r4, r0
   4ba0c:	mov	r0, r6
   4ba10:	bl	4140 <free@plt>
   4ba14:	ldr	r0, [sp]
   4ba18:	bl	4140 <free@plt>
   4ba1c:	mov	r0, r4
   4ba20:	bl	4818 <_Unwind_Resume@plt>
   4ba24:	mov	r4, r0
   4ba28:	mov	r6, #0
   4ba2c:	b	4ba0c <fputs@plt+0x470f8>
   4ba30:	b	4ba24 <fputs@plt+0x47110>
   4ba34:	b	4ba24 <fputs@plt+0x47110>
   4ba38:	andeq	r0, r4, r4, ror r2
   4ba3c:	andeq	r0, r0, r0, lsr r4
   4ba40:	andeq	r0, r2, ip, asr r0
   4ba44:	andeq	r5, r2, ip, lsl #15
   4ba48:	andeq	r5, r2, r4, ror r7
   4ba4c:	andeq	r5, r2, r8, ror r6
   4ba50:	andeq	r5, r2, r4, lsl #12
   4ba54:	ldr	r3, [pc, #1432]	; 4bff4 <fputs@plt+0x476e0>
   4ba58:	ldr	r2, [pc, #1432]	; 4bff8 <fputs@plt+0x476e4>
   4ba5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ba60:	add	r3, pc, r3
   4ba64:	sub	sp, sp, #156	; 0x9c
   4ba68:	subs	r9, r0, #0
   4ba6c:	str	r1, [sp, #16]
   4ba70:	mov	r1, #0
   4ba74:	ldr	r2, [r3, r2]
   4ba78:	ldr	r8, [sp, #192]	; 0xc0
   4ba7c:	str	r1, [sp, #68]	; 0x44
   4ba80:	ldr	r3, [r2]
   4ba84:	str	r2, [sp, #44]	; 0x2c
   4ba88:	str	r3, [sp, #148]	; 0x94
   4ba8c:	beq	4bfa4 <fputs@plt+0x47690>
   4ba90:	ldr	r2, [sp, #16]
   4ba94:	cmp	r2, #0
   4ba98:	beq	4bfd4 <fputs@plt+0x476c0>
   4ba9c:	ldr	r0, [sp, #16]
   4baa0:	bl	14634 <fputs@plt+0xfd20>
   4baa4:	add	r3, sp, #60	; 0x3c
   4baa8:	add	r1, sp, #64	; 0x40
   4baac:	str	r1, [sp, #24]
   4bab0:	ldr	r1, [pc, #1348]	; 4bffc <fputs@plt+0x476e8>
   4bab4:	mov	r2, r3
   4bab8:	str	r3, [sp, #20]
   4babc:	add	r3, sp, #64	; 0x40
   4bac0:	ldr	r0, [sp, #16]
   4bac4:	add	r1, pc, r1
   4bac8:	bl	1261c <fputs@plt+0xdd08>
   4bacc:	cmn	r0, #2
   4bad0:	mov	r4, r0
   4bad4:	beq	4bcdc <fputs@plt+0x473c8>
   4bad8:	cmp	r0, #0
   4badc:	blt	4bc9c <fputs@plt+0x47388>
   4bae0:	add	r2, sp, #76	; 0x4c
   4bae4:	str	r2, [sp]
   4bae8:	ldr	r2, [pc, #1296]	; 4c000 <fputs@plt+0x476ec>
   4baec:	add	r3, sp, #72	; 0x48
   4baf0:	ldr	r0, [sp, #60]	; 0x3c
   4baf4:	mov	ip, #0
   4baf8:	ldr	r1, [sp, #64]	; 0x40
   4bafc:	add	r2, pc, r2
   4bb00:	str	ip, [sp, #72]	; 0x48
   4bb04:	bl	4b3c8 <fputs@plt+0x46ab4>
   4bb08:	subs	r4, r0, #0
   4bb0c:	blt	4be34 <fputs@plt+0x47520>
   4bb10:	add	r4, sp, #80	; 0x50
   4bb14:	ldr	r0, [sp, #72]	; 0x48
   4bb18:	mov	r1, r4
   4bb1c:	bl	4f2f8 <fputs@plt+0x4a9e4>
   4bb20:	subs	r5, r0, #0
   4bb24:	blt	4bf18 <fputs@plt+0x47604>
   4bb28:	ldr	r0, [sp, #72]	; 0x48
   4bb2c:	bl	4140 <free@plt>
   4bb30:	ldr	r0, [sp, #16]
   4bb34:	add	r1, sp, #68	; 0x44
   4bb38:	bl	112f8 <fputs@plt+0xc9e4>
   4bb3c:	subs	r4, r0, #0
   4bb40:	blt	4be84 <fputs@plt+0x47570>
   4bb44:	tst	r8, #128	; 0x80
   4bb48:	add	r0, sp, #96	; 0x60
   4bb4c:	mov	r1, #49	; 0x31
   4bb50:	ldrd	r2, [sp, #80]	; 0x50
   4bb54:	beq	4bde8 <fputs@plt+0x474d4>
   4bb58:	bl	55a1c <fputs@plt+0x51108>
   4bb5c:	ldr	ip, [sp, #68]	; 0x44
   4bb60:	mov	r3, r0
   4bb64:	ldr	r2, [pc, #1176]	; 4c004 <fputs@plt+0x476f0>
   4bb68:	mov	r0, r9
   4bb6c:	mov	r1, #1
   4bb70:	add	r2, pc, r2
   4bb74:	str	ip, [sp]
   4bb78:	bl	456c <__fprintf_chk@plt>
   4bb7c:	ldr	r0, [sp, #16]
   4bb80:	bl	12d84 <fputs@plt+0xe470>
   4bb84:	ldr	r2, [pc, #1148]	; 4c008 <fputs@plt+0x476f4>
   4bb88:	ldr	r3, [pc, #1148]	; 4c00c <fputs@plt+0x476f8>
   4bb8c:	ldr	r1, [pc, #1148]	; 4c010 <fputs@plt+0x476fc>
   4bb90:	add	r2, pc, r2
   4bb94:	add	r3, pc, r3
   4bb98:	str	r2, [sp, #28]
   4bb9c:	add	r1, pc, r1
   4bba0:	str	r3, [sp, #32]
   4bba4:	str	r1, [sp, #48]	; 0x30
   4bba8:	ldr	r2, [pc, #1124]	; 4c014 <fputs@plt+0x47700>
   4bbac:	ldr	r3, [pc, #1124]	; 4c018 <fputs@plt+0x47704>
   4bbb0:	ldr	r1, [pc, #1124]	; 4c01c <fputs@plt+0x47708>
   4bbb4:	add	r2, pc, r2
   4bbb8:	add	r3, pc, r3
   4bbbc:	str	r2, [sp, #36]	; 0x24
   4bbc0:	add	r1, pc, r1
   4bbc4:	str	r3, [sp, #40]	; 0x28
   4bbc8:	str	r1, [sp, #52]	; 0x34
   4bbcc:	ldr	r0, [sp, #16]
   4bbd0:	add	r1, sp, #60	; 0x3c
   4bbd4:	add	r2, sp, #64	; 0x40
   4bbd8:	bl	12b54 <fputs@plt+0xe240>
   4bbdc:	cmp	r0, #0
   4bbe0:	ble	4bdd4 <fputs@plt+0x474c0>
   4bbe4:	ldr	r4, [sp, #60]	; 0x3c
   4bbe8:	mov	r1, #61	; 0x3d
   4bbec:	ldr	r5, [sp, #64]	; 0x40
   4bbf0:	mov	r0, r4
   4bbf4:	mov	r2, r5
   4bbf8:	bl	4878 <memchr@plt>
   4bbfc:	subs	r7, r0, #0
   4bc00:	beq	4bdf0 <fputs@plt+0x474dc>
   4bc04:	tst	r8, #16
   4bc08:	rsb	r6, r4, r7
   4bc0c:	beq	4bdbc <fputs@plt+0x474a8>
   4bc10:	mov	r0, r4
   4bc14:	ldr	r1, [sp, #32]
   4bc18:	mov	r2, #8
   4bc1c:	bl	4770 <strncmp@plt>
   4bc20:	cmp	r0, #0
   4bc24:	bne	4bdc8 <fputs@plt+0x474b4>
   4bc28:	cmn	r4, #8
   4bc2c:	ldreq	sl, [sp, #52]	; 0x34
   4bc30:	moveq	fp, sl
   4bc34:	ldrne	sl, [sp, #36]	; 0x24
   4bc38:	ldrne	fp, [sp, #40]	; 0x28
   4bc3c:	tst	r8, #1
   4bc40:	bne	4bd5c <fputs@plt+0x47448>
   4bc44:	cmp	r5, #300	; 0x12c
   4bc48:	bcc	4bd44 <fputs@plt+0x47430>
   4bc4c:	tst	r8, #8
   4bc50:	bne	4bd44 <fputs@plt+0x47430>
   4bc54:	sub	r2, r5, #1
   4bc58:	rsb	r7, r7, r4
   4bc5c:	add	r2, r2, r7
   4bc60:	add	r0, sp, #88	; 0x58
   4bc64:	mov	r1, #8
   4bc68:	mov	r3, #0
   4bc6c:	bl	51a74 <fputs@plt+0x4d160>
   4bc70:	ldr	r2, [pc, #936]	; 4c020 <fputs@plt+0x4770c>
   4bc74:	mov	r3, fp
   4bc78:	str	r0, [sp, #8]
   4bc7c:	mov	r1, #1
   4bc80:	str	r6, [sp]
   4bc84:	mov	r0, r9
   4bc88:	str	r4, [sp, #4]
   4bc8c:	add	r2, pc, r2
   4bc90:	str	sl, [sp, #12]
   4bc94:	bl	456c <__fprintf_chk@plt>
   4bc98:	b	4bbcc <fputs@plt+0x472b8>
   4bc9c:	cmn	r0, #99	; 0x63
   4bca0:	movne	r5, #3
   4bca4:	moveq	r5, #7
   4bca8:	bl	5b610 <fputs@plt+0x56cfc>
   4bcac:	cmp	r5, r0
   4bcb0:	ble	4bec8 <fputs@plt+0x475b4>
   4bcb4:	ldr	r0, [sp, #68]	; 0x44
   4bcb8:	bl	4140 <free@plt>
   4bcbc:	ldr	r1, [sp, #44]	; 0x2c
   4bcc0:	ldr	r2, [sp, #148]	; 0x94
   4bcc4:	mov	r0, r4
   4bcc8:	ldr	r3, [r1]
   4bccc:	cmp	r2, r3
   4bcd0:	bne	4bf8c <fputs@plt+0x47678>
   4bcd4:	add	sp, sp, #156	; 0x9c
   4bcd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bcdc:	bl	5b610 <fputs@plt+0x56cfc>
   4bce0:	cmp	r0, #6
   4bce4:	bgt	4be50 <fputs@plt+0x4753c>
   4bce8:	add	r4, sp, #80	; 0x50
   4bcec:	mov	r1, r4
   4bcf0:	ldr	r0, [sp, #16]
   4bcf4:	bl	12328 <fputs@plt+0xda14>
   4bcf8:	subs	r4, r0, #0
   4bcfc:	bge	4bb30 <fputs@plt+0x4721c>
   4bd00:	cmn	r4, #99	; 0x63
   4bd04:	movne	r5, #3
   4bd08:	moveq	r5, #7
   4bd0c:	bl	5b610 <fputs@plt+0x56cfc>
   4bd10:	cmp	r5, r0
   4bd14:	bgt	4bcb4 <fputs@plt+0x473a0>
   4bd18:	rsb	r0, r4, #0
   4bd1c:	bl	3d8c <strerror@plt>
   4bd20:	ldr	lr, [pc, #764]	; 4c024 <fputs@plt+0x47710>
   4bd24:	ldr	ip, [pc, #764]	; 4c028 <fputs@plt+0x47714>
   4bd28:	mov	r1, #0
   4bd2c:	ldr	r2, [pc, #760]	; 4c02c <fputs@plt+0x47718>
   4bd30:	add	lr, pc, lr
   4bd34:	add	ip, pc, ip
   4bd38:	movw	r3, #433	; 0x1b1
   4bd3c:	add	r2, pc, r2
   4bd40:	b	4bef0 <fputs@plt+0x475dc>
   4bd44:	mov	r0, r4
   4bd48:	mov	r1, r5
   4bd4c:	mov	r2, #1
   4bd50:	bl	5b96c <fputs@plt+0x57058>
   4bd54:	cmp	r0, #0
   4bd58:	beq	4bc54 <fputs@plt+0x47340>
   4bd5c:	ldr	r2, [pc, #716]	; 4c030 <fputs@plt+0x4771c>
   4bd60:	mov	r3, fp
   4bd64:	str	r6, [sp]
   4bd68:	mov	r0, r9
   4bd6c:	str	r4, [sp, #4]
   4bd70:	mov	r1, #1
   4bd74:	add	r2, pc, r2
   4bd78:	bl	456c <__fprintf_chk@plt>
   4bd7c:	ldr	r3, [sp, #64]	; 0x40
   4bd80:	mov	r2, #0
   4bd84:	add	r7, r7, #1
   4bd88:	str	r2, [sp]
   4bd8c:	sub	r3, r3, #1
   4bd90:	str	r7, [sp, #4]
   4bd94:	rsb	r3, r6, r3
   4bd98:	add	r1, r6, #5
   4bd9c:	str	r3, [sp, #8]
   4bda0:	mov	r0, r9
   4bda4:	mov	r3, #8
   4bda8:	bl	4b540 <fputs@plt+0x46c2c>
   4bdac:	mov	r0, sl
   4bdb0:	mov	r1, r9
   4bdb4:	bl	4914 <fputs@plt>
   4bdb8:	b	4bbcc <fputs@plt+0x472b8>
   4bdbc:	ldr	sl, [sp, #28]
   4bdc0:	mov	fp, sl
   4bdc4:	b	4bc3c <fputs@plt+0x47328>
   4bdc8:	ldr	sl, [sp, #48]	; 0x30
   4bdcc:	mov	fp, sl
   4bdd0:	b	4bc3c <fputs@plt+0x47328>
   4bdd4:	bne	4bec0 <fputs@plt+0x475ac>
   4bdd8:	tst	r8, #32
   4bddc:	bne	4bf08 <fputs@plt+0x475f4>
   4bde0:	mov	r4, #0
   4bde4:	b	4bcb4 <fputs@plt+0x473a0>
   4bde8:	bl	55a00 <fputs@plt+0x510ec>
   4bdec:	b	4bb5c <fputs@plt+0x47248>
   4bdf0:	bl	5b610 <fputs@plt+0x56cfc>
   4bdf4:	cmp	r0, #2
   4bdf8:	ble	4be2c <fputs@plt+0x47518>
   4bdfc:	ldr	lr, [pc, #560]	; 4c034 <fputs@plt+0x47720>
   4be00:	mov	r0, #3
   4be04:	ldr	ip, [pc, #556]	; 4c038 <fputs@plt+0x47724>
   4be08:	mov	r1, #0
   4be0c:	ldr	r2, [pc, #552]	; 4c03c <fputs@plt+0x47728>
   4be10:	add	lr, pc, lr
   4be14:	add	ip, pc, ip
   4be18:	movw	r3, #455	; 0x1c7
   4be1c:	add	r2, pc, r2
   4be20:	str	lr, [sp]
   4be24:	str	ip, [sp, #4]
   4be28:	bl	5ae90 <fputs@plt+0x5657c>
   4be2c:	mvn	r4, #21
   4be30:	b	4bcb4 <fputs@plt+0x473a0>
   4be34:	bl	5b610 <fputs@plt+0x56cfc>
   4be38:	cmp	r0, #6
   4be3c:	bgt	4bf58 <fputs@plt+0x47644>
   4be40:	add	r4, sp, #80	; 0x50
   4be44:	ldr	r0, [sp, #72]	; 0x48
   4be48:	bl	4140 <free@plt>
   4be4c:	b	4bcec <fputs@plt+0x473d8>
   4be50:	ldr	lr, [pc, #488]	; 4c040 <fputs@plt+0x4772c>
   4be54:	mov	r0, #7
   4be58:	ldr	ip, [pc, #484]	; 4c044 <fputs@plt+0x47730>
   4be5c:	mov	r1, #0
   4be60:	ldr	r2, [pc, #480]	; 4c048 <fputs@plt+0x47734>
   4be64:	add	lr, pc, lr
   4be68:	add	ip, pc, ip
   4be6c:	movw	r3, #410	; 0x19a
   4be70:	add	r2, pc, r2
   4be74:	str	lr, [sp]
   4be78:	str	ip, [sp, #4]
   4be7c:	bl	5ae90 <fputs@plt+0x5657c>
   4be80:	b	4bce8 <fputs@plt+0x473d4>
   4be84:	bl	5b610 <fputs@plt+0x56cfc>
   4be88:	cmp	r0, #2
   4be8c:	ble	4bcb4 <fputs@plt+0x473a0>
   4be90:	ldr	lr, [pc, #436]	; 4c04c <fputs@plt+0x47738>
   4be94:	mov	r1, r4
   4be98:	ldr	ip, [pc, #432]	; 4c050 <fputs@plt+0x4773c>
   4be9c:	mov	r0, #3
   4bea0:	ldr	r2, [pc, #428]	; 4c054 <fputs@plt+0x47740>
   4bea4:	add	lr, pc, lr
   4bea8:	add	ip, pc, ip
   4beac:	mov	r3, #440	; 0x1b8
   4beb0:	add	r2, pc, r2
   4beb4:	str	lr, [sp]
   4beb8:	str	ip, [sp, #4]
   4bebc:	bl	5ae90 <fputs@plt+0x5657c>
   4bec0:	mov	r4, r0
   4bec4:	b	4bcb4 <fputs@plt+0x473a0>
   4bec8:	rsb	r0, r4, #0
   4becc:	bl	3d8c <strerror@plt>
   4bed0:	ldr	lr, [pc, #384]	; 4c058 <fputs@plt+0x47744>
   4bed4:	ldr	ip, [pc, #384]	; 4c05c <fputs@plt+0x47748>
   4bed8:	mov	r1, #0
   4bedc:	ldr	r2, [pc, #380]	; 4c060 <fputs@plt+0x4774c>
   4bee0:	add	lr, pc, lr
   4bee4:	add	ip, pc, ip
   4bee8:	movw	r3, #413	; 0x19d
   4beec:	add	r2, pc, r2
   4bef0:	str	r0, [sp, #8]
   4bef4:	mov	r0, r5
   4bef8:	str	lr, [sp]
   4befc:	str	ip, [sp, #4]
   4bf00:	bl	5ae90 <fputs@plt+0x5657c>
   4bf04:	b	4bcb4 <fputs@plt+0x473a0>
   4bf08:	mov	r0, r9
   4bf0c:	ldr	r1, [sp, #16]
   4bf10:	bl	4b910 <fputs@plt+0x46ffc>
   4bf14:	b	4bde0 <fputs@plt+0x474cc>
   4bf18:	bl	5b610 <fputs@plt+0x56cfc>
   4bf1c:	cmp	r0, #6
   4bf20:	ble	4be44 <fputs@plt+0x47530>
   4bf24:	ldr	lr, [pc, #312]	; 4c064 <fputs@plt+0x47750>
   4bf28:	mov	r1, r5
   4bf2c:	ldr	ip, [pc, #308]	; 4c068 <fputs@plt+0x47754>
   4bf30:	mov	r0, #7
   4bf34:	ldr	r2, [pc, #304]	; 4c06c <fputs@plt+0x47758>
   4bf38:	add	lr, pc, lr
   4bf3c:	add	ip, pc, ip
   4bf40:	movw	r3, #425	; 0x1a9
   4bf44:	add	r2, pc, r2
   4bf48:	str	lr, [sp]
   4bf4c:	str	ip, [sp, #4]
   4bf50:	bl	5ae90 <fputs@plt+0x5657c>
   4bf54:	b	4be44 <fputs@plt+0x47530>
   4bf58:	ldr	lr, [pc, #272]	; 4c070 <fputs@plt+0x4775c>
   4bf5c:	mov	r1, r4
   4bf60:	ldr	ip, [pc, #268]	; 4c074 <fputs@plt+0x47760>
   4bf64:	mov	r0, #7
   4bf68:	ldr	r2, [pc, #264]	; 4c078 <fputs@plt+0x47764>
   4bf6c:	add	lr, pc, lr
   4bf70:	add	ip, pc, ip
   4bf74:	movw	r3, #421	; 0x1a5
   4bf78:	add	r2, pc, r2
   4bf7c:	str	lr, [sp]
   4bf80:	str	ip, [sp, #4]
   4bf84:	bl	5ae90 <fputs@plt+0x5657c>
   4bf88:	b	4be40 <fputs@plt+0x4752c>
   4bf8c:	bl	453c <__stack_chk_fail@plt>
   4bf90:	mov	r4, r0
   4bf94:	ldr	r0, [sp, #68]	; 0x44
   4bf98:	bl	4140 <free@plt>
   4bf9c:	mov	r0, r4
   4bfa0:	bl	4818 <_Unwind_Resume@plt>
   4bfa4:	ldr	r0, [pc, #208]	; 4c07c <fputs@plt+0x47768>
   4bfa8:	movw	r2, #403	; 0x193
   4bfac:	ldr	r1, [pc, #204]	; 4c080 <fputs@plt+0x4776c>
   4bfb0:	ldr	r3, [pc, #204]	; 4c084 <fputs@plt+0x47770>
   4bfb4:	add	r0, pc, r0
   4bfb8:	add	r1, pc, r1
   4bfbc:	add	r3, pc, r3
   4bfc0:	bl	5ac34 <fputs@plt+0x56320>
   4bfc4:	mov	r4, r0
   4bfc8:	ldr	r0, [sp, #72]	; 0x48
   4bfcc:	bl	4140 <free@plt>
   4bfd0:	b	4bf94 <fputs@plt+0x47680>
   4bfd4:	ldr	r0, [pc, #172]	; 4c088 <fputs@plt+0x47774>
   4bfd8:	mov	r2, #404	; 0x194
   4bfdc:	ldr	r1, [pc, #168]	; 4c08c <fputs@plt+0x47778>
   4bfe0:	ldr	r3, [pc, #168]	; 4c090 <fputs@plt+0x4777c>
   4bfe4:	add	r0, pc, r0
   4bfe8:	add	r1, pc, r1
   4bfec:	add	r3, pc, r3
   4bff0:	bl	5ac34 <fputs@plt+0x56320>
   4bff4:	andeq	r0, r4, r0, lsr r1
   4bff8:	andeq	r0, r0, r0, lsr r4
   4bffc:	andeq	r5, r2, ip, lsr r6
   4c000:	andeq	r5, r2, r0, ror r6
   4c004:	muleq	r2, r0, r6
   4c008:	andeq	r7, r1, ip, lsr sl
   4c00c:	andeq	r5, r2, r8, lsl #13
   4c010:	andeq	r7, r1, r0, lsr sl
   4c014:	andeq	r8, r1, ip, lsr #21
   4c018:	andeq	r8, r1, r0, lsr #21
   4c01c:	andeq	r7, r1, ip, lsl #20
   4c020:	andeq	r5, r2, r8, lsr #11
   4c024:	andeq	r5, r2, r0, lsl #21
   4c028:	andeq	r5, r2, r4, lsr #9
   4c02c:	andeq	r5, r2, ip, lsr #6
   4c030:			; <UNDEFINED> instruction: 0x000254b4
   4c034:	andeq	r5, r2, r0, lsr #19
   4c038:	strdeq	r5, [r2], -r8
   4c03c:	andeq	r5, r2, ip, asr #4
   4c040:	andeq	r5, r2, ip, asr #18
   4c044:			; <UNDEFINED> instruction: 0x000252b4
   4c048:	strdeq	r5, [r2], -r8
   4c04c:	andeq	r5, r2, ip, lsl #18
   4c050:	andeq	r9, r1, r4, ror r3
   4c054:			; <UNDEFINED> instruction: 0x000251b8
   4c058:	ldrdeq	r5, [r2], -r0
   4c05c:	andeq	r5, r2, ip, asr r2
   4c060:	andeq	r5, r2, ip, ror r1
   4c064:	andeq	r5, r2, r8, ror r8
   4c068:	andeq	r5, r2, r4, ror r2
   4c06c:	andeq	r5, r2, r4, lsr #2
   4c070:	andeq	r5, r2, r4, asr #16
   4c074:	andeq	r5, r2, r8, lsl r2
   4c078:	strdeq	r5, [r2], -r0
   4c07c:	andeq	r6, r2, r0, asr #12
   4c080:	strheq	r5, [r2], -r0
   4c084:	andeq	r5, r2, r8, lsl #15
   4c088:	andeq	r6, r1, r8, lsl #28
   4c08c:	andeq	r5, r2, r0, lsl #1
   4c090:	andeq	r5, r2, r8, asr r7
   4c094:	cmp	r0, #0
   4c098:	push	{r3, lr}
   4c09c:	beq	4c0cc <fputs@plt+0x477b8>
   4c0a0:	ands	r2, r2, #1
   4c0a4:	bne	4c0c4 <fputs@plt+0x477b0>
   4c0a8:	cmp	r1, #300	; 0x12c
   4c0ac:	bcs	4c0bc <fputs@plt+0x477a8>
   4c0b0:	mov	r2, #1
   4c0b4:	pop	{r3, lr}
   4c0b8:	b	5b96c <fputs@plt+0x57058>
   4c0bc:	mov	r0, r2
   4c0c0:	pop	{r3, pc}
   4c0c4:	mov	r0, #1
   4c0c8:	pop	{r3, pc}
   4c0cc:	ldr	r0, [pc, #24]	; 4c0ec <fputs@plt+0x477d8>
   4c0d0:	mov	r2, #97	; 0x61
   4c0d4:	ldr	r1, [pc, #20]	; 4c0f0 <fputs@plt+0x477dc>
   4c0d8:	ldr	r3, [pc, #20]	; 4c0f4 <fputs@plt+0x477e0>
   4c0dc:	add	r0, pc, r0
   4c0e0:	add	r1, pc, r1
   4c0e4:	add	r3, pc, r3
   4c0e8:	bl	5ac34 <fputs@plt+0x56320>
   4c0ec:	andeq	sl, r2, r4, asr #9
   4c0f0:	andeq	r4, r2, r8, lsl #31
   4c0f4:	andeq	r4, r2, r8, lsl #30
   4c0f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c0fc:	sub	sp, sp, #284	; 0x11c
   4c100:	ldr	ip, [pc, #2340]	; 4ca2c <fputs@plt+0x48118>
   4c104:	cmp	r0, #0
   4c108:	str	r0, [sp, #32]
   4c10c:	mov	r4, r1
   4c110:	ldr	r0, [pc, #2328]	; 4ca30 <fputs@plt+0x4811c>
   4c114:	add	ip, pc, ip
   4c118:	str	r2, [sp, #28]
   4c11c:	str	ip, [sp, #20]
   4c120:	str	r3, [sp, #40]	; 0x28
   4c124:	mov	r3, #0
   4c128:	ldr	r0, [ip, r0]
   4c12c:	str	r3, [sp, #68]	; 0x44
   4c130:	str	r3, [sp, #72]	; 0x48
   4c134:	ldr	r2, [r0]
   4c138:	str	r0, [sp, #24]
   4c13c:	str	r3, [sp, #76]	; 0x4c
   4c140:	str	r3, [sp, #80]	; 0x50
   4c144:	str	r2, [sp, #276]	; 0x114
   4c148:	str	r3, [sp, #84]	; 0x54
   4c14c:	str	r3, [sp, #88]	; 0x58
   4c150:	str	r3, [sp, #92]	; 0x5c
   4c154:	str	r3, [sp, #96]	; 0x60
   4c158:	str	r3, [sp, #100]	; 0x64
   4c15c:	str	r3, [sp, #104]	; 0x68
   4c160:	str	r3, [sp, #108]	; 0x6c
   4c164:	str	r3, [sp, #112]	; 0x70
   4c168:	str	r3, [sp, #116]	; 0x74
   4c16c:	str	r3, [sp, #120]	; 0x78
   4c170:	str	r3, [sp, #124]	; 0x7c
   4c174:	str	r3, [sp, #128]	; 0x80
   4c178:	str	r3, [sp, #132]	; 0x84
   4c17c:	str	r3, [sp, #136]	; 0x88
   4c180:	beq	4ca0c <fputs@plt+0x480f8>
   4c184:	cmp	r4, #0
   4c188:	beq	4c9ec <fputs@plt+0x480d8>
   4c18c:	ldr	r2, [sp, #320]	; 0x140
   4c190:	movw	r1, #301	; 0x12d
   4c194:	mov	r0, r4
   4c198:	tst	r2, #9
   4c19c:	movne	r1, #0
   4c1a0:	bl	14634 <fputs@plt+0xfd20>
   4c1a4:	mov	r0, r4
   4c1a8:	bl	12d84 <fputs@plt+0xe470>
   4c1ac:	ldr	r9, [pc, #2176]	; 4ca34 <fputs@plt+0x48120>
   4c1b0:	add	r5, sp, #60	; 0x3c
   4c1b4:	ldr	r3, [pc, #2172]	; 4ca38 <fputs@plt+0x48124>
   4c1b8:	add	r6, sp, #64	; 0x40
   4c1bc:	ldr	ip, [pc, #2168]	; 4ca3c <fputs@plt+0x48128>
   4c1c0:	add	r9, pc, r9
   4c1c4:	add	r3, pc, r3
   4c1c8:	ldr	r1, [pc, #2160]	; 4ca40 <fputs@plt+0x4812c>
   4c1cc:	str	r3, [sp, #16]
   4c1d0:	add	ip, pc, ip
   4c1d4:	ldr	r2, [pc, #2152]	; 4ca44 <fputs@plt+0x48130>
   4c1d8:	add	r1, pc, r1
   4c1dc:	ldr	r3, [pc, #2148]	; 4ca48 <fputs@plt+0x48134>
   4c1e0:	add	r2, pc, r2
   4c1e4:	str	ip, [sp, #36]	; 0x24
   4c1e8:	add	r3, pc, r3
   4c1ec:	str	r1, [sp, #44]	; 0x2c
   4c1f0:	str	r2, [sp, #48]	; 0x30
   4c1f4:	str	r3, [sp, #52]	; 0x34
   4c1f8:	add	r8, sp, #100	; 0x64
   4c1fc:	add	r7, sp, #136	; 0x88
   4c200:	add	fp, sp, #68	; 0x44
   4c204:	add	sl, sp, #104	; 0x68
   4c208:	mov	r0, r4
   4c20c:	mov	r1, r5
   4c210:	mov	r2, r6
   4c214:	bl	12b54 <fputs@plt+0xe240>
   4c218:	cmp	r0, #0
   4c21c:	ble	4c3f4 <fputs@plt+0x47ae0>
   4c220:	ldr	r0, [sp, #60]	; 0x3c
   4c224:	mov	r2, r9
   4c228:	ldr	r1, [sp, #64]	; 0x40
   4c22c:	mov	r3, r8
   4c230:	str	r7, [sp]
   4c234:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c238:	cmp	r0, #0
   4c23c:	blt	4c388 <fputs@plt+0x47a74>
   4c240:	bne	4c208 <fputs@plt+0x478f4>
   4c244:	ldr	r0, [sp, #60]	; 0x3c
   4c248:	mov	r3, fp
   4c24c:	ldr	r2, [sp, #16]
   4c250:	ldr	r1, [sp, #64]	; 0x40
   4c254:	str	sl, [sp]
   4c258:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c25c:	cmp	r0, #0
   4c260:	blt	4c388 <fputs@plt+0x47a74>
   4c264:	bne	4c208 <fputs@plt+0x478f4>
   4c268:	add	r3, sp, #108	; 0x6c
   4c26c:	ldr	r0, [sp, #60]	; 0x3c
   4c270:	str	r3, [sp]
   4c274:	add	r3, sp, #72	; 0x48
   4c278:	ldr	r1, [sp, #64]	; 0x40
   4c27c:	ldr	r2, [sp, #36]	; 0x24
   4c280:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c284:	cmp	r0, #0
   4c288:	blt	4c388 <fputs@plt+0x47a74>
   4c28c:	bne	4c204 <fputs@plt+0x478f0>
   4c290:	add	r3, sp, #112	; 0x70
   4c294:	ldr	r0, [sp, #60]	; 0x3c
   4c298:	str	r3, [sp]
   4c29c:	add	r3, sp, #76	; 0x4c
   4c2a0:	ldr	r1, [sp, #64]	; 0x40
   4c2a4:	ldr	r2, [sp, #44]	; 0x2c
   4c2a8:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c2ac:	cmp	r0, #0
   4c2b0:	blt	4c388 <fputs@plt+0x47a74>
   4c2b4:	bne	4c200 <fputs@plt+0x478ec>
   4c2b8:	add	r3, sp, #116	; 0x74
   4c2bc:	ldr	r0, [sp, #60]	; 0x3c
   4c2c0:	str	r3, [sp]
   4c2c4:	add	r3, sp, #80	; 0x50
   4c2c8:	ldr	r1, [sp, #64]	; 0x40
   4c2cc:	ldr	r2, [sp, #48]	; 0x30
   4c2d0:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c2d4:	cmp	r0, #0
   4c2d8:	blt	4c388 <fputs@plt+0x47a74>
   4c2dc:	bne	4c1fc <fputs@plt+0x478e8>
   4c2e0:	add	r3, sp, #120	; 0x78
   4c2e4:	ldr	r0, [sp, #60]	; 0x3c
   4c2e8:	str	r3, [sp]
   4c2ec:	add	r3, sp, #84	; 0x54
   4c2f0:	ldr	r1, [sp, #64]	; 0x40
   4c2f4:	ldr	r2, [sp, #52]	; 0x34
   4c2f8:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c2fc:	cmp	r0, #0
   4c300:	blt	4c388 <fputs@plt+0x47a74>
   4c304:	bne	4c1f8 <fputs@plt+0x478e4>
   4c308:	add	r2, sp, #128	; 0x80
   4c30c:	str	r2, [sp]
   4c310:	ldr	r2, [pc, #1844]	; 4ca4c <fputs@plt+0x48138>
   4c314:	add	r3, sp, #92	; 0x5c
   4c318:	ldr	r0, [sp, #60]	; 0x3c
   4c31c:	ldr	r1, [sp, #64]	; 0x40
   4c320:	add	r2, pc, r2
   4c324:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c328:	cmp	r0, #0
   4c32c:	blt	4c388 <fputs@plt+0x47a74>
   4c330:	bne	4c1f8 <fputs@plt+0x478e4>
   4c334:	add	r2, sp, #132	; 0x84
   4c338:	str	r2, [sp]
   4c33c:	ldr	r2, [pc, #1804]	; 4ca50 <fputs@plt+0x4813c>
   4c340:	add	r3, sp, #96	; 0x60
   4c344:	ldr	r0, [sp, #60]	; 0x3c
   4c348:	ldr	r1, [sp, #64]	; 0x40
   4c34c:	add	r2, pc, r2
   4c350:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c354:	cmp	r0, #0
   4c358:	blt	4c388 <fputs@plt+0x47a74>
   4c35c:	bne	4c1f8 <fputs@plt+0x478e4>
   4c360:	add	r2, sp, #124	; 0x7c
   4c364:	str	r2, [sp]
   4c368:	ldr	r2, [pc, #1764]	; 4ca54 <fputs@plt+0x48140>
   4c36c:	add	r3, sp, #88	; 0x58
   4c370:	ldr	r0, [sp, #60]	; 0x3c
   4c374:	ldr	r1, [sp, #64]	; 0x40
   4c378:	add	r2, pc, r2
   4c37c:	bl	4b3c8 <fputs@plt+0x46ab4>
   4c380:	cmp	r0, #0
   4c384:	bge	4c1f8 <fputs@plt+0x478e4>
   4c388:	mov	r6, r0
   4c38c:	ldr	r0, [sp, #100]	; 0x64
   4c390:	bl	4140 <free@plt>
   4c394:	ldr	r0, [sp, #96]	; 0x60
   4c398:	bl	4140 <free@plt>
   4c39c:	ldr	r0, [sp, #92]	; 0x5c
   4c3a0:	bl	4140 <free@plt>
   4c3a4:	ldr	r0, [sp, #88]	; 0x58
   4c3a8:	bl	4140 <free@plt>
   4c3ac:	ldr	r0, [sp, #84]	; 0x54
   4c3b0:	bl	4140 <free@plt>
   4c3b4:	ldr	r0, [sp, #80]	; 0x50
   4c3b8:	bl	4140 <free@plt>
   4c3bc:	ldr	r0, [sp, #76]	; 0x4c
   4c3c0:	bl	4140 <free@plt>
   4c3c4:	ldr	r0, [sp, #72]	; 0x48
   4c3c8:	bl	4140 <free@plt>
   4c3cc:	ldr	r0, [sp, #68]	; 0x44
   4c3d0:	bl	4140 <free@plt>
   4c3d4:	ldr	ip, [sp, #24]
   4c3d8:	ldr	r2, [sp, #276]	; 0x114
   4c3dc:	mov	r0, r6
   4c3e0:	ldr	r3, [ip]
   4c3e4:	cmp	r2, r3
   4c3e8:	bne	4c994 <fputs@plt+0x48080>
   4c3ec:	add	sp, sp, #284	; 0x11c
   4c3f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c3f4:	bne	4c388 <fputs@plt+0x47a74>
   4c3f8:	ldr	r6, [sp, #88]	; 0x58
   4c3fc:	cmp	r6, #0
   4c400:	beq	4c38c <fputs@plt+0x47a78>
   4c404:	ldr	ip, [sp, #320]	; 0x140
   4c408:	ands	r5, ip, #1
   4c40c:	beq	4c534 <fputs@plt+0x47c20>
   4c410:	ldr	r3, [sp, #136]	; 0x88
   4c414:	cmp	r3, #1
   4c418:	movne	r8, #6
   4c41c:	beq	4c6f8 <fputs@plt+0x47de4>
   4c420:	ldr	r1, [sp, #28]
   4c424:	cmp	r1, #3
   4c428:	beq	4c544 <fputs@plt+0x47c30>
   4c42c:	ldr	r2, [sp, #320]	; 0x140
   4c430:	tst	r2, #128	; 0x80
   4c434:	bne	4c510 <fputs@plt+0x47bfc>
   4c438:	ldr	r3, [pc, #1560]	; 4ca58 <fputs@plt+0x48144>
   4c43c:	ldr	r1, [sp, #20]
   4c440:	ldr	r7, [r1, r3]
   4c444:	ldr	r0, [sp, #92]	; 0x5c
   4c448:	add	r6, sp, #144	; 0x90
   4c44c:	cmp	r0, #0
   4c450:	beq	4c718 <fputs@plt+0x47e04>
   4c454:	mov	r1, r6
   4c458:	bl	4f2f8 <fputs@plt+0x4a9e4>
   4c45c:	cmp	r0, #0
   4c460:	blt	4c718 <fputs@plt+0x47e04>
   4c464:	ldrd	r0, [sp, #144]	; 0x90
   4c468:	movw	r2, #16960	; 0x4240
   4c46c:	mov	r3, #0
   4c470:	movt	r2, #15
   4c474:	bl	62144 <fputs@plt+0x5d830>
   4c478:	ldr	r2, [sp, #28]
   4c47c:	cmp	r2, #1
   4c480:	str	r0, [sp, #140]	; 0x8c
   4c484:	beq	4c7b8 <fputs@plt+0x47ea4>
   4c488:	cmp	r2, #2
   4c48c:	bne	4c76c <fputs@plt+0x47e58>
   4c490:	add	r0, sp, #140	; 0x8c
   4c494:	add	r1, sp, #168	; 0xa8
   4c498:	blx	r7
   4c49c:	add	r6, sp, #212	; 0xd4
   4c4a0:	ldr	r2, [pc, #1460]	; 4ca5c <fputs@plt+0x48148>
   4c4a4:	mov	r3, r0
   4c4a8:	mov	r1, #64	; 0x40
   4c4ac:	add	r2, pc, r2
   4c4b0:	mov	r0, r6
   4c4b4:	bl	4638 <strftime@plt>
   4c4b8:	cmp	r0, #0
   4c4bc:	ble	4c520 <fputs@plt+0x47c0c>
   4c4c0:	mov	r0, r6
   4c4c4:	bl	42a8 <strlen@plt>
   4c4c8:	ldr	ip, [pc, #1424]	; 4ca60 <fputs@plt+0x4814c>
   4c4cc:	movw	r2, #16960	; 0x4240
   4c4d0:	mov	r3, #0
   4c4d4:	movt	r2, #15
   4c4d8:	add	ip, pc, ip
   4c4dc:	str	ip, [sp]
   4c4e0:	mov	r7, r0
   4c4e4:	ldrd	r0, [sp, #144]	; 0x90
   4c4e8:	bl	62144 <fputs@plt+0x5d830>
   4c4ec:	add	r9, r6, r7
   4c4f0:	rsb	r7, r7, #64	; 0x40
   4c4f4:	mov	r0, r9
   4c4f8:	mov	r1, r7
   4c4fc:	strd	r2, [sp, #8]
   4c500:	mov	r2, #1
   4c504:	mvn	r3, #0
   4c508:	bl	441c <__snprintf_chk@plt>
   4c50c:	b	4c79c <fputs@plt+0x47e88>
   4c510:	ldr	r3, [pc, #1356]	; 4ca64 <fputs@plt+0x48150>
   4c514:	ldr	ip, [sp, #20]
   4c518:	ldr	r7, [ip, r3]
   4c51c:	b	4c444 <fputs@plt+0x47b30>
   4c520:	bl	5b610 <fputs@plt+0x56cfc>
   4c524:	cmp	r0, #2
   4c528:	bgt	4c7e4 <fputs@plt+0x47ed0>
   4c52c:	mvn	r6, #21
   4c530:	b	4c38c <fputs@plt+0x47a78>
   4c534:	add	r0, sp, #88	; 0x58
   4c538:	add	r1, sp, #124	; 0x7c
   4c53c:	bl	52898 <fputs@plt+0x4df84>
   4c540:	b	4c410 <fputs@plt+0x47afc>
   4c544:	ldr	r0, [sp, #96]	; 0x60
   4c548:	add	r6, sp, #168	; 0xa8
   4c54c:	cmp	r0, #0
   4c550:	beq	4c8d8 <fputs@plt+0x47fc4>
   4c554:	mov	r1, r6
   4c558:	bl	4f2f8 <fputs@plt+0x4a9e4>
   4c55c:	cmp	r0, #0
   4c560:	blt	4c8d8 <fputs@plt+0x47fc4>
   4c564:	ldrd	r6, [sp, #168]	; 0xa8
   4c568:	mov	r3, #0
   4c56c:	movw	r2, #16960	; 0x4240
   4c570:	movt	r2, #15
   4c574:	ldr	r9, [pc, #1260]	; 4ca68 <fputs@plt+0x48154>
   4c578:	mov	r0, r6
   4c57c:	mov	r1, r7
   4c580:	bl	62144 <fputs@plt+0x5d830>
   4c584:	movw	r2, #16960	; 0x4240
   4c588:	mov	r3, #0
   4c58c:	movt	r2, #15
   4c590:	add	r9, pc, r9
   4c594:	strd	r0, [sp]
   4c598:	mov	r0, r6
   4c59c:	mov	r1, r7
   4c5a0:	bl	62144 <fputs@plt+0x5d830>
   4c5a4:	ldr	r0, [sp, #32]
   4c5a8:	mov	r1, #1
   4c5ac:	strd	r2, [sp, #8]
   4c5b0:	mov	r2, r9
   4c5b4:	bl	456c <__fprintf_chk@plt>
   4c5b8:	mov	r6, #14
   4c5bc:	ldr	r0, [sp, #68]	; 0x44
   4c5c0:	cmp	r0, #0
   4c5c4:	beq	4c5dc <fputs@plt+0x47cc8>
   4c5c8:	ldr	r1, [sp, #104]	; 0x68
   4c5cc:	ldr	r2, [sp, #320]	; 0x140
   4c5d0:	bl	4c094 <fputs@plt+0x47780>
   4c5d4:	cmp	r0, #0
   4c5d8:	bne	4c8a8 <fputs@plt+0x47f94>
   4c5dc:	ldr	r0, [sp, #72]	; 0x48
   4c5e0:	cmp	r0, #0
   4c5e4:	beq	4c5fc <fputs@plt+0x47ce8>
   4c5e8:	ldr	r1, [sp, #108]	; 0x6c
   4c5ec:	ldr	r2, [sp, #320]	; 0x140
   4c5f0:	bl	4c094 <fputs@plt+0x47780>
   4c5f4:	cmp	r0, #0
   4c5f8:	bne	4c878 <fputs@plt+0x47f64>
   4c5fc:	ldr	r0, [sp, #76]	; 0x4c
   4c600:	cmp	r0, #0
   4c604:	beq	4c61c <fputs@plt+0x47d08>
   4c608:	ldr	r1, [sp, #112]	; 0x70
   4c60c:	ldr	r2, [sp, #320]	; 0x140
   4c610:	bl	4c094 <fputs@plt+0x47780>
   4c614:	cmp	r0, #0
   4c618:	bne	4c848 <fputs@plt+0x47f34>
   4c61c:	ldr	r0, [pc, #1096]	; 4ca6c <fputs@plt+0x48158>
   4c620:	mov	r1, #1
   4c624:	mov	r2, #8
   4c628:	ldr	r3, [sp, #32]
   4c62c:	add	r0, pc, r0
   4c630:	bl	447c <fwrite@plt>
   4c634:	ldr	r0, [sp, #80]	; 0x50
   4c638:	cmp	r0, #0
   4c63c:	beq	4c654 <fputs@plt+0x47d40>
   4c640:	ldr	r1, [sp, #116]	; 0x74
   4c644:	ldr	r2, [sp, #320]	; 0x140
   4c648:	bl	4c094 <fputs@plt+0x47780>
   4c64c:	cmp	r0, #0
   4c650:	bne	4c934 <fputs@plt+0x48020>
   4c654:	ldr	r0, [sp, #84]	; 0x54
   4c658:	cmp	r0, #0
   4c65c:	beq	4c674 <fputs@plt+0x47d60>
   4c660:	ldr	r1, [sp, #120]	; 0x78
   4c664:	ldr	r2, [sp, #320]	; 0x140
   4c668:	bl	4c094 <fputs@plt+0x47780>
   4c66c:	cmp	r0, #0
   4c670:	bne	4c964 <fputs@plt+0x48050>
   4c674:	cmp	r5, #0
   4c678:	bne	4c698 <fputs@plt+0x47d84>
   4c67c:	ldr	r5, [sp, #124]	; 0x7c
   4c680:	mov	r2, #1
   4c684:	ldr	r0, [sp, #88]	; 0x58
   4c688:	mov	r1, r5
   4c68c:	bl	5b96c <fputs@plt+0x57058>
   4c690:	subs	r3, r0, #0
   4c694:	beq	4c818 <fputs@plt+0x47f04>
   4c698:	ldr	r0, [pc, #976]	; 4ca70 <fputs@plt+0x4815c>
   4c69c:	mov	r1, #1
   4c6a0:	mov	r2, #2
   4c6a4:	ldr	r3, [sp, #32]
   4c6a8:	add	r0, pc, r0
   4c6ac:	bl	447c <fwrite@plt>
   4c6b0:	ldr	r3, [sp, #88]	; 0x58
   4c6b4:	add	r1, r6, #2
   4c6b8:	ldr	ip, [sp, #124]	; 0x7c
   4c6bc:	ldr	r2, [sp, #40]	; 0x28
   4c6c0:	str	r3, [sp, #4]
   4c6c4:	str	r8, [sp]
   4c6c8:	ldr	r0, [sp, #32]
   4c6cc:	ldr	r3, [sp, #320]	; 0x140
   4c6d0:	str	ip, [sp, #8]
   4c6d4:	bl	4b540 <fputs@plt+0x46c2c>
   4c6d8:	mov	r6, r0
   4c6dc:	ldr	r3, [sp, #320]	; 0x140
   4c6e0:	tst	r3, #32
   4c6e4:	beq	4c38c <fputs@plt+0x47a78>
   4c6e8:	ldr	r0, [sp, #32]
   4c6ec:	mov	r1, r4
   4c6f0:	bl	4b910 <fputs@plt+0x46ffc>
   4c6f4:	b	4c38c <fputs@plt+0x47a78>
   4c6f8:	ldr	r3, [sp, #100]	; 0x64
   4c6fc:	ldrb	r3, [r3]
   4c700:	sub	r3, r3, #48	; 0x30
   4c704:	uxtb	r8, r3
   4c708:	cmp	r8, #7
   4c70c:	movls	r8, r3
   4c710:	movhi	r8, #6
   4c714:	b	4c420 <fputs@plt+0x47b0c>
   4c718:	mov	r1, r6
   4c71c:	mov	r0, r4
   4c720:	bl	12328 <fputs@plt+0xda14>
   4c724:	subs	r6, r0, #0
   4c728:	bge	4c464 <fputs@plt+0x47b50>
   4c72c:	bl	5b610 <fputs@plt+0x56cfc>
   4c730:	cmp	r0, #2
   4c734:	ble	4c38c <fputs@plt+0x47a78>
   4c738:	ldr	lr, [pc, #820]	; 4ca74 <fputs@plt+0x48160>
   4c73c:	mov	r1, r6
   4c740:	ldr	ip, [pc, #816]	; 4ca78 <fputs@plt+0x48164>
   4c744:	mov	r0, #3
   4c748:	ldr	r2, [pc, #812]	; 4ca7c <fputs@plt+0x48168>
   4c74c:	add	lr, pc, lr
   4c750:	add	ip, pc, ip
   4c754:	mov	r3, #324	; 0x144
   4c758:	add	r2, pc, r2
   4c75c:	str	lr, [sp]
   4c760:	str	ip, [sp, #4]
   4c764:	bl	5ae90 <fputs@plt+0x5657c>
   4c768:	b	4c388 <fputs@plt+0x47a74>
   4c76c:	add	r0, sp, #140	; 0x8c
   4c770:	add	r1, sp, #168	; 0xa8
   4c774:	blx	r7
   4c778:	add	r6, sp, #212	; 0xd4
   4c77c:	ldr	r2, [pc, #764]	; 4ca80 <fputs@plt+0x4816c>
   4c780:	mov	r3, r0
   4c784:	mov	r1, #64	; 0x40
   4c788:	add	r2, pc, r2
   4c78c:	mov	r0, r6
   4c790:	bl	4638 <strftime@plt>
   4c794:	cmp	r0, #0
   4c798:	ble	4c520 <fputs@plt+0x47c0c>
   4c79c:	mov	r0, r6
   4c7a0:	ldr	r1, [sp, #32]
   4c7a4:	bl	4914 <fputs@plt>
   4c7a8:	mov	r0, r6
   4c7ac:	bl	42a8 <strlen@plt>
   4c7b0:	mov	r6, r0
   4c7b4:	b	4c5bc <fputs@plt+0x47ca8>
   4c7b8:	add	r0, sp, #140	; 0x8c
   4c7bc:	add	r1, sp, #168	; 0xa8
   4c7c0:	blx	r7
   4c7c4:	add	r6, sp, #212	; 0xd4
   4c7c8:	ldr	r2, [pc, #692]	; 4ca84 <fputs@plt+0x48170>
   4c7cc:	mov	r3, r0
   4c7d0:	mov	r1, #64	; 0x40
   4c7d4:	add	r2, pc, r2
   4c7d8:	mov	r0, r6
   4c7dc:	bl	4638 <strftime@plt>
   4c7e0:	b	4c794 <fputs@plt+0x47e80>
   4c7e4:	ldr	lr, [pc, #668]	; 4ca88 <fputs@plt+0x48174>
   4c7e8:	mov	r0, #3
   4c7ec:	ldr	ip, [pc, #664]	; 4ca8c <fputs@plt+0x48178>
   4c7f0:	mov	r1, #0
   4c7f4:	ldr	r2, [pc, #660]	; 4ca90 <fputs@plt+0x4817c>
   4c7f8:	add	lr, pc, lr
   4c7fc:	add	ip, pc, ip
   4c800:	mov	r3, #344	; 0x158
   4c804:	add	r2, pc, r2
   4c808:	str	lr, [sp]
   4c80c:	str	ip, [sp, #4]
   4c810:	bl	5ae90 <fputs@plt+0x5657c>
   4c814:	b	4c52c <fputs@plt+0x47c18>
   4c818:	mov	r2, r5
   4c81c:	add	r0, sp, #212	; 0xd4
   4c820:	mov	r1, #8
   4c824:	bl	51a74 <fputs@plt+0x4d160>
   4c828:	ldr	r2, [pc, #612]	; 4ca94 <fputs@plt+0x48180>
   4c82c:	mov	r3, r0
   4c830:	mov	r1, #1
   4c834:	ldr	r0, [sp, #32]
   4c838:	add	r2, pc, r2
   4c83c:	bl	456c <__fprintf_chk@plt>
   4c840:	mov	r6, #0
   4c844:	b	4c6dc <fputs@plt+0x47dc8>
   4c848:	ldr	ip, [sp, #76]	; 0x4c
   4c84c:	mov	r1, #1
   4c850:	ldr	r2, [pc, #576]	; 4ca98 <fputs@plt+0x48184>
   4c854:	ldr	r3, [sp, #112]	; 0x70
   4c858:	ldr	r0, [sp, #32]
   4c85c:	add	r2, pc, r2
   4c860:	str	ip, [sp]
   4c864:	bl	456c <__fprintf_chk@plt>
   4c868:	ldr	r3, [sp, #112]	; 0x70
   4c86c:	add	r3, r3, #1
   4c870:	add	r6, r6, r3
   4c874:	b	4c634 <fputs@plt+0x47d20>
   4c878:	ldr	ip, [sp, #72]	; 0x48
   4c87c:	mov	r1, #1
   4c880:	ldr	r2, [pc, #532]	; 4ca9c <fputs@plt+0x48188>
   4c884:	ldr	r3, [sp, #108]	; 0x6c
   4c888:	ldr	r0, [sp, #32]
   4c88c:	add	r2, pc, r2
   4c890:	str	ip, [sp]
   4c894:	bl	456c <__fprintf_chk@plt>
   4c898:	ldr	r3, [sp, #108]	; 0x6c
   4c89c:	add	r3, r3, #1
   4c8a0:	add	r6, r6, r3
   4c8a4:	b	4c634 <fputs@plt+0x47d20>
   4c8a8:	ldr	ip, [sp, #68]	; 0x44
   4c8ac:	mov	r1, #1
   4c8b0:	ldr	r2, [pc, #488]	; 4caa0 <fputs@plt+0x4818c>
   4c8b4:	ldr	r3, [sp, #104]	; 0x68
   4c8b8:	ldr	r0, [sp, #32]
   4c8bc:	add	r2, pc, r2
   4c8c0:	str	ip, [sp]
   4c8c4:	bl	456c <__fprintf_chk@plt>
   4c8c8:	ldr	r3, [sp, #104]	; 0x68
   4c8cc:	add	r3, r3, #1
   4c8d0:	add	r6, r6, r3
   4c8d4:	b	4c5dc <fputs@plt+0x47cc8>
   4c8d8:	mov	r1, r6
   4c8dc:	mov	r0, r4
   4c8e0:	add	r2, sp, #152	; 0x98
   4c8e4:	bl	12474 <fputs@plt+0xdb60>
   4c8e8:	subs	r6, r0, #0
   4c8ec:	bge	4c564 <fputs@plt+0x47c50>
   4c8f0:	bl	5b610 <fputs@plt+0x56cfc>
   4c8f4:	cmp	r0, #2
   4c8f8:	movle	r0, r6
   4c8fc:	ble	4c388 <fputs@plt+0x47a74>
   4c900:	ldr	lr, [pc, #412]	; 4caa4 <fputs@plt+0x48190>
   4c904:	mov	r1, r6
   4c908:	ldr	ip, [pc, #408]	; 4caa8 <fputs@plt+0x48194>
   4c90c:	mov	r0, #3
   4c910:	ldr	r2, [pc, #404]	; 4caac <fputs@plt+0x48198>
   4c914:	add	lr, pc, lr
   4c918:	add	ip, pc, ip
   4c91c:	movw	r3, #299	; 0x12b
   4c920:	add	r2, pc, r2
   4c924:	str	lr, [sp]
   4c928:	str	ip, [sp, #4]
   4c92c:	bl	5ae90 <fputs@plt+0x5657c>
   4c930:	b	4c388 <fputs@plt+0x47a74>
   4c934:	ldr	ip, [sp, #80]	; 0x50
   4c938:	mov	r1, #1
   4c93c:	ldr	r2, [pc, #364]	; 4cab0 <fputs@plt+0x4819c>
   4c940:	ldr	r3, [sp, #116]	; 0x74
   4c944:	ldr	r0, [sp, #32]
   4c948:	add	r2, pc, r2
   4c94c:	str	ip, [sp]
   4c950:	bl	456c <__fprintf_chk@plt>
   4c954:	ldr	r3, [sp, #116]	; 0x74
   4c958:	add	r3, r3, #2
   4c95c:	add	r6, r6, r3
   4c960:	b	4c674 <fputs@plt+0x47d60>
   4c964:	ldr	ip, [sp, #84]	; 0x54
   4c968:	mov	r1, #1
   4c96c:	ldr	r2, [pc, #320]	; 4cab4 <fputs@plt+0x481a0>
   4c970:	ldr	r3, [sp, #120]	; 0x78
   4c974:	ldr	r0, [sp, #32]
   4c978:	add	r2, pc, r2
   4c97c:	str	ip, [sp]
   4c980:	bl	456c <__fprintf_chk@plt>
   4c984:	ldr	r3, [sp, #120]	; 0x78
   4c988:	add	r3, r3, #2
   4c98c:	add	r6, r6, r3
   4c990:	b	4c674 <fputs@plt+0x47d60>
   4c994:	bl	453c <__stack_chk_fail@plt>
   4c998:	mov	r4, r0
   4c99c:	ldr	r0, [sp, #100]	; 0x64
   4c9a0:	bl	4140 <free@plt>
   4c9a4:	ldr	r0, [sp, #96]	; 0x60
   4c9a8:	bl	4140 <free@plt>
   4c9ac:	ldr	r0, [sp, #92]	; 0x5c
   4c9b0:	bl	4140 <free@plt>
   4c9b4:	ldr	r0, [sp, #88]	; 0x58
   4c9b8:	bl	4140 <free@plt>
   4c9bc:	ldr	r0, [sp, #84]	; 0x54
   4c9c0:	bl	4140 <free@plt>
   4c9c4:	ldr	r0, [sp, #80]	; 0x50
   4c9c8:	bl	4140 <free@plt>
   4c9cc:	ldr	r0, [sp, #76]	; 0x4c
   4c9d0:	bl	4140 <free@plt>
   4c9d4:	ldr	r0, [sp, #72]	; 0x48
   4c9d8:	bl	4140 <free@plt>
   4c9dc:	ldr	r0, [sp, #68]	; 0x44
   4c9e0:	bl	4140 <free@plt>
   4c9e4:	mov	r0, r4
   4c9e8:	bl	4818 <_Unwind_Resume@plt>
   4c9ec:	ldr	r0, [pc, #196]	; 4cab8 <fputs@plt+0x481a4>
   4c9f0:	mov	r2, #209	; 0xd1
   4c9f4:	ldr	r1, [pc, #192]	; 4cabc <fputs@plt+0x481a8>
   4c9f8:	ldr	r3, [pc, #192]	; 4cac0 <fputs@plt+0x481ac>
   4c9fc:	add	r0, pc, r0
   4ca00:	add	r1, pc, r1
   4ca04:	add	r3, pc, r3
   4ca08:	bl	5ac34 <fputs@plt+0x56320>
   4ca0c:	ldr	r0, [pc, #176]	; 4cac4 <fputs@plt+0x481b0>
   4ca10:	mov	r2, #208	; 0xd0
   4ca14:	ldr	r1, [pc, #172]	; 4cac8 <fputs@plt+0x481b4>
   4ca18:	ldr	r3, [pc, #172]	; 4cacc <fputs@plt+0x481b8>
   4ca1c:	add	r0, pc, r0
   4ca20:	add	r1, pc, r1
   4ca24:	add	r3, pc, r3
   4ca28:	bl	5ac34 <fputs@plt+0x56320>
   4ca2c:	andeq	pc, r3, ip, ror sl	; <UNPREDICTABLE>
   4ca30:	andeq	r0, r0, r0, lsr r4
   4ca34:	muleq	r2, r4, r0
   4ca38:	muleq	r2, ip, r0
   4ca3c:	andeq	r6, r1, ip, lsr ip
   4ca40:	andeq	r6, r1, r0, ror #24
   4ca44:	andeq	r5, r2, ip, lsl #1
   4ca48:	andeq	r5, r2, ip, lsl #1
   4ca4c:	andeq	r4, r2, ip, asr #28
   4ca50:	andeq	r4, r2, r4, lsr pc
   4ca54:	andeq	r4, r2, r4, lsr #29
   4ca58:	strdeq	r0, [r0], -ip
   4ca5c:	andeq	r4, r2, r8, ror #28
   4ca60:	andeq	r4, r2, ip, asr #28
   4ca64:	andeq	r0, r0, r8, lsr r4
   4ca68:	andeq	r4, r2, r8, lsr sp
   4ca6c:	andeq	r4, r2, r0, lsr #26
   4ca70:	andeq	r7, r2, r8, asr sp
   4ca74:	andeq	r4, r2, r8, ror #31
   4ca78:	andeq	r4, r2, r8, lsl #23
   4ca7c:	andeq	r4, r2, r0, lsl r9
   4ca80:	andeq	r4, r2, ip, lsl #23
   4ca84:	andeq	r4, r2, ip, lsr #22
   4ca88:	andeq	r4, r2, ip, lsr pc
   4ca8c:	andeq	r4, r2, r0, lsr fp
   4ca90:	andeq	r4, r2, r4, ror #16
   4ca94:	andeq	r4, r2, r8, lsr #22
   4ca98:	andeq	r4, r2, r8, ror #21
   4ca9c:			; <UNDEFINED> instruction: 0x00024ab8
   4caa0:	andeq	r4, r2, r8, lsl #21
   4caa4:	andeq	r4, r2, r0, lsr #28
   4caa8:	andeq	r4, r2, r8, lsl #19
   4caac:	andeq	r4, r2, r8, asr #14
   4cab0:	andeq	r4, r2, r0, lsl sl
   4cab4:	andeq	r4, r2, r0, ror #19
   4cab8:	strdeq	r6, [r1], -r0
   4cabc:	andeq	r4, r2, r8, ror #12
   4cac0:	andeq	r4, r2, r8, lsr r6
   4cac4:	ldrdeq	r5, [r2], -r8
   4cac8:	andeq	r4, r2, r8, asr #12
   4cacc:	andeq	r4, r2, r8, lsl r6
   4cad0:	ldr	r3, [pc, #884]	; 4ce4c <fputs@plt+0x48538>
   4cad4:	ldr	r2, [pc, #884]	; 4ce50 <fputs@plt+0x4853c>
   4cad8:	add	r3, pc, r3
   4cadc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cae0:	subs	r7, r1, #0
   4cae4:	ldr	r2, [r3, r2]
   4cae8:	sub	sp, sp, #132	; 0x84
   4caec:	mov	r1, #0
   4caf0:	mov	r5, r0
   4caf4:	str	r1, [sp, #36]	; 0x24
   4caf8:	ldr	r3, [r2]
   4cafc:	str	r2, [sp, #28]
   4cb00:	str	r3, [sp, #124]	; 0x7c
   4cb04:	beq	4ce18 <fputs@plt+0x48504>
   4cb08:	mov	r0, r7
   4cb0c:	bl	14634 <fputs@plt+0xfd20>
   4cb10:	mov	r0, r7
   4cb14:	add	r1, sp, #48	; 0x30
   4cb18:	bl	12328 <fputs@plt+0xda14>
   4cb1c:	subs	r4, r0, #0
   4cb20:	blt	4cce4 <fputs@plt+0x483d0>
   4cb24:	add	r6, sp, #72	; 0x48
   4cb28:	mov	r0, r7
   4cb2c:	add	r1, sp, #56	; 0x38
   4cb30:	mov	r2, r6
   4cb34:	bl	12474 <fputs@plt+0xdb60>
   4cb38:	subs	r4, r0, #0
   4cb3c:	blt	4ccb0 <fputs@plt+0x4839c>
   4cb40:	mov	r0, r7
   4cb44:	add	r1, sp, #36	; 0x24
   4cb48:	bl	112f8 <fputs@plt+0xc9e4>
   4cb4c:	subs	r4, r0, #0
   4cb50:	blt	4cd28 <fputs@plt+0x48414>
   4cb54:	add	r3, sp, #88	; 0x58
   4cb58:	str	r3, [sp]
   4cb5c:	ldm	r6, {r0, r1, r2, r3}
   4cb60:	ldr	r4, [sp, #36]	; 0x24
   4cb64:	ldrd	r8, [sp, #48]	; 0x30
   4cb68:	ldrd	sl, [sp, #56]	; 0x38
   4cb6c:	bl	49e78 <fputs@plt+0x45564>
   4cb70:	ldr	r2, [pc, #732]	; 4ce54 <fputs@plt+0x48540>
   4cb74:	mov	r3, r4
   4cb78:	str	r0, [sp, #16]
   4cb7c:	mov	r1, #1
   4cb80:	strd	r8, [sp]
   4cb84:	mov	r0, r5
   4cb88:	strd	sl, [sp, #8]
   4cb8c:	add	r2, pc, r2
   4cb90:	bl	456c <__fprintf_chk@plt>
   4cb94:	mov	r0, r7
   4cb98:	bl	12d84 <fputs@plt+0xe470>
   4cb9c:	ldr	sl, [pc, #692]	; 4ce58 <fputs@plt+0x48544>
   4cba0:	add	r8, sp, #40	; 0x28
   4cba4:	add	r9, sp, #44	; 0x2c
   4cba8:	add	fp, sp, #64	; 0x40
   4cbac:	add	sl, pc, sl
   4cbb0:	mov	r0, r7
   4cbb4:	mov	r1, r8
   4cbb8:	mov	r2, r9
   4cbbc:	bl	12b54 <fputs@plt+0xe240>
   4cbc0:	cmp	r0, #0
   4cbc4:	ble	4cdb4 <fputs@plt+0x484a0>
   4cbc8:	ldr	r4, [sp, #44]	; 0x2c
   4cbcc:	ldr	r6, [sp, #40]	; 0x28
   4cbd0:	cmp	r4, #8
   4cbd4:	bls	4cbf8 <fputs@plt+0x482e4>
   4cbd8:	mov	r1, sl
   4cbdc:	mov	r2, #9
   4cbe0:	mov	r0, r6
   4cbe4:	bl	4770 <strncmp@plt>
   4cbe8:	cmp	r0, #0
   4cbec:	bne	4cbf8 <fputs@plt+0x482e4>
   4cbf0:	cmn	r6, #9
   4cbf4:	bne	4cbb0 <fputs@plt+0x4829c>
   4cbf8:	mov	r0, r6
   4cbfc:	mov	r1, r4
   4cc00:	mov	r2, #0
   4cc04:	bl	5b96c <fputs@plt+0x57058>
   4cc08:	cmp	r0, #0
   4cc0c:	bne	4cd9c <fputs@plt+0x48488>
   4cc10:	mov	r2, r4
   4cc14:	mov	r0, r6
   4cc18:	mov	r1, #61	; 0x3d
   4cc1c:	bl	4878 <memchr@plt>
   4cc20:	subs	r4, r0, #0
   4cc24:	beq	4cdcc <fputs@plt+0x484b8>
   4cc28:	mov	r0, r6
   4cc2c:	mov	r2, #1
   4cc30:	rsb	r1, r6, r4
   4cc34:	mov	r3, r5
   4cc38:	bl	447c <fwrite@plt>
   4cc3c:	mov	r0, #10
   4cc40:	mov	r1, r5
   4cc44:	bl	45a8 <fputc@plt>
   4cc48:	ldr	ip, [sp, #44]	; 0x2c
   4cc4c:	mov	r0, fp
   4cc50:	ldr	r3, [sp, #40]	; 0x28
   4cc54:	mov	r1, #8
   4cc58:	sub	ip, ip, #1
   4cc5c:	mov	r2, #1
   4cc60:	rsb	r3, r4, r3
   4cc64:	mov	lr, #0
   4cc68:	add	ip, ip, r3
   4cc6c:	mov	r3, r5
   4cc70:	str	lr, [sp, #68]	; 0x44
   4cc74:	str	ip, [sp, #64]	; 0x40
   4cc78:	bl	447c <fwrite@plt>
   4cc7c:	ldr	r1, [sp, #44]	; 0x2c
   4cc80:	add	r0, r4, #1
   4cc84:	ldr	ip, [sp, #40]	; 0x28
   4cc88:	mov	r2, #1
   4cc8c:	sub	r1, r1, #1
   4cc90:	mov	r3, r5
   4cc94:	rsb	r4, r4, ip
   4cc98:	add	r1, r1, r4
   4cc9c:	bl	447c <fwrite@plt>
   4cca0:	mov	r0, #10
   4cca4:	mov	r1, r5
   4cca8:	bl	45a8 <fputc@plt>
   4ccac:	b	4cbb0 <fputs@plt+0x4829c>
   4ccb0:	bl	5b610 <fputs@plt+0x56cfc>
   4ccb4:	cmp	r0, #2
   4ccb8:	bgt	4cd68 <fputs@plt+0x48454>
   4ccbc:	ldr	r0, [sp, #36]	; 0x24
   4ccc0:	bl	4140 <free@plt>
   4ccc4:	ldr	r1, [sp, #28]
   4ccc8:	ldr	r2, [sp, #124]	; 0x7c
   4cccc:	mov	r0, r4
   4ccd0:	ldr	r3, [r1]
   4ccd4:	cmp	r2, r3
   4ccd8:	bne	4ce14 <fputs@plt+0x48500>
   4ccdc:	add	sp, sp, #132	; 0x84
   4cce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4cce4:	bl	5b610 <fputs@plt+0x56cfc>
   4cce8:	cmp	r0, #2
   4ccec:	ble	4ccbc <fputs@plt+0x483a8>
   4ccf0:	ldr	lr, [pc, #356]	; 4ce5c <fputs@plt+0x48548>
   4ccf4:	mov	r1, r4
   4ccf8:	ldr	ip, [pc, #352]	; 4ce60 <fputs@plt+0x4854c>
   4ccfc:	mov	r0, #3
   4cd00:	ldr	r2, [pc, #348]	; 4ce64 <fputs@plt+0x48550>
   4cd04:	add	lr, pc, lr
   4cd08:	add	ip, pc, ip
   4cd0c:	movw	r3, #513	; 0x201
   4cd10:	add	r2, pc, r2
   4cd14:	str	lr, [sp]
   4cd18:	str	ip, [sp, #4]
   4cd1c:	bl	5ae90 <fputs@plt+0x5657c>
   4cd20:	mov	r4, r0
   4cd24:	b	4ccbc <fputs@plt+0x483a8>
   4cd28:	bl	5b610 <fputs@plt+0x56cfc>
   4cd2c:	cmp	r0, #2
   4cd30:	ble	4ccbc <fputs@plt+0x483a8>
   4cd34:	ldr	lr, [pc, #300]	; 4ce68 <fputs@plt+0x48554>
   4cd38:	mov	r1, r4
   4cd3c:	ldr	ip, [pc, #296]	; 4ce6c <fputs@plt+0x48558>
   4cd40:	mov	r0, #3
   4cd44:	ldr	r2, [pc, #292]	; 4ce70 <fputs@plt+0x4855c>
   4cd48:	add	lr, pc, lr
   4cd4c:	add	ip, pc, ip
   4cd50:	movw	r3, #521	; 0x209
   4cd54:	add	r2, pc, r2
   4cd58:	str	lr, [sp]
   4cd5c:	str	ip, [sp, #4]
   4cd60:	bl	5ae90 <fputs@plt+0x5657c>
   4cd64:	b	4cd20 <fputs@plt+0x4840c>
   4cd68:	ldr	lr, [pc, #260]	; 4ce74 <fputs@plt+0x48560>
   4cd6c:	mov	r1, r4
   4cd70:	ldr	ip, [pc, #256]	; 4ce78 <fputs@plt+0x48564>
   4cd74:	mov	r0, #3
   4cd78:	ldr	r2, [pc, #252]	; 4ce7c <fputs@plt+0x48568>
   4cd7c:	add	lr, pc, lr
   4cd80:	add	ip, pc, ip
   4cd84:	movw	r3, #517	; 0x205
   4cd88:	add	r2, pc, r2
   4cd8c:	str	lr, [sp]
   4cd90:	str	ip, [sp, #4]
   4cd94:	bl	5ae90 <fputs@plt+0x5657c>
   4cd98:	b	4cd20 <fputs@plt+0x4840c>
   4cd9c:	mov	r0, r6
   4cda0:	mov	r1, r4
   4cda4:	mov	r2, #1
   4cda8:	mov	r3, r5
   4cdac:	bl	447c <fwrite@plt>
   4cdb0:	b	4cca0 <fputs@plt+0x4838c>
   4cdb4:	bne	4cd20 <fputs@plt+0x4840c>
   4cdb8:	mov	r1, r5
   4cdbc:	mov	r0, #10
   4cdc0:	bl	45a8 <fputc@plt>
   4cdc4:	mov	r4, #0
   4cdc8:	b	4ccbc <fputs@plt+0x483a8>
   4cdcc:	bl	5b610 <fputs@plt+0x56cfc>
   4cdd0:	cmp	r0, #2
   4cdd4:	bgt	4cde0 <fputs@plt+0x484cc>
   4cdd8:	mvn	r4, #21
   4cddc:	b	4ccbc <fputs@plt+0x483a8>
   4cde0:	ldr	lr, [pc, #152]	; 4ce80 <fputs@plt+0x4856c>
   4cde4:	mov	r0, #3
   4cde8:	ldr	ip, [pc, #148]	; 4ce84 <fputs@plt+0x48570>
   4cdec:	mov	r1, #0
   4cdf0:	ldr	r2, [pc, #144]	; 4ce88 <fputs@plt+0x48574>
   4cdf4:	add	lr, pc, lr
   4cdf8:	add	ip, pc, ip
   4cdfc:	movw	r3, #549	; 0x225
   4ce00:	add	r2, pc, r2
   4ce04:	str	lr, [sp]
   4ce08:	str	ip, [sp, #4]
   4ce0c:	bl	5ae90 <fputs@plt+0x5657c>
   4ce10:	b	4cdd8 <fputs@plt+0x484c4>
   4ce14:	bl	453c <__stack_chk_fail@plt>
   4ce18:	ldr	r0, [pc, #108]	; 4ce8c <fputs@plt+0x48578>
   4ce1c:	movw	r2, #507	; 0x1fb
   4ce20:	ldr	r1, [pc, #104]	; 4ce90 <fputs@plt+0x4857c>
   4ce24:	ldr	r3, [pc, #104]	; 4ce94 <fputs@plt+0x48580>
   4ce28:	add	r0, pc, r0
   4ce2c:	add	r1, pc, r1
   4ce30:	add	r3, pc, r3
   4ce34:	bl	5ac34 <fputs@plt+0x56320>
   4ce38:	mov	r4, r0
   4ce3c:	ldr	r0, [sp, #36]	; 0x24
   4ce40:	bl	4140 <free@plt>
   4ce44:	mov	r0, r4
   4ce48:	bl	4818 <_Unwind_Resume@plt>
   4ce4c:	strheq	pc, [r3], -r8	; <UNPREDICTABLE>
   4ce50:	andeq	r0, r0, r0, lsr r4
   4ce54:	strdeq	r4, [r2], -r0
   4ce58:	andeq	r4, r2, r0, lsr #16
   4ce5c:	ldrdeq	r4, [r2], -r8
   4ce60:	ldrdeq	r4, [r2], -r0
   4ce64:	andeq	r4, r2, r8, asr r3
   4ce68:	muleq	r2, r4, r2
   4ce6c:	ldrdeq	r8, [r1], -r0
   4ce70:	andeq	r4, r2, r4, lsl r3
   4ce74:	andeq	r4, r2, r0, ror #4
   4ce78:	andeq	r4, r2, r0, lsr #10
   4ce7c:	andeq	r4, r2, r0, ror #5
   4ce80:	andeq	r4, r2, r8, ror #3
   4ce84:	andeq	r4, r2, r4, lsl r4
   4ce88:	andeq	r4, r2, r8, ror #4
   4ce8c:	andeq	r5, r1, r4, asr #31
   4ce90:	andeq	r4, r2, ip, lsr r2
   4ce94:	andeq	r4, r2, r0, lsr r9
   4ce98:	push	{r4, r5, r6, r7, r8, lr}
   4ce9c:	subs	r6, r0, #0
   4cea0:	mov	r5, r1
   4cea4:	mov	r4, r2
   4cea8:	beq	4d038 <fputs@plt+0x48724>
   4ceac:	cmp	r1, #0
   4ceb0:	beq	4d058 <fputs@plt+0x48744>
   4ceb4:	tst	r3, #1
   4ceb8:	bne	4cec4 <fputs@plt+0x485b0>
   4cebc:	cmp	r2, #4096	; 0x1000
   4cec0:	bcs	4d01c <fputs@plt+0x48708>
   4cec4:	mov	r0, r5
   4cec8:	mov	r1, r4
   4cecc:	mov	r2, #1
   4ced0:	bl	5b96c <fputs@plt+0x57058>
   4ced4:	cmp	r0, #0
   4ced8:	beq	4cf60 <fputs@plt+0x4864c>
   4cedc:	mov	r0, #34	; 0x22
   4cee0:	mov	r1, r6
   4cee4:	bl	45a8 <fputc@plt>
   4cee8:	ldr	r7, [pc, #392]	; 4d078 <fputs@plt+0x48764>
   4ceec:	ldr	r8, [pc, #392]	; 4d07c <fputs@plt+0x48768>
   4cef0:	cmp	r4, #0
   4cef4:	add	r7, pc, r7
   4cef8:	add	r8, pc, r8
   4cefc:	bne	4cf1c <fputs@plt+0x48608>
   4cf00:	b	4cf50 <fputs@plt+0x4863c>
   4cf04:	mov	r0, r6
   4cf08:	mov	r1, #1
   4cf0c:	mov	r2, r7
   4cf10:	bl	456c <__fprintf_chk@plt>
   4cf14:	subs	r4, r4, #1
   4cf18:	beq	4cf50 <fputs@plt+0x4863c>
   4cf1c:	ldrb	r3, [r5], #1
   4cf20:	cmp	r3, #34	; 0x22
   4cf24:	cmpne	r3, #92	; 0x5c
   4cf28:	beq	4cfe8 <fputs@plt+0x486d4>
   4cf2c:	cmp	r3, #10
   4cf30:	beq	4d004 <fputs@plt+0x486f0>
   4cf34:	cmp	r3, #31
   4cf38:	bls	4cf04 <fputs@plt+0x485f0>
   4cf3c:	mov	r0, r3
   4cf40:	mov	r1, r6
   4cf44:	bl	45a8 <fputc@plt>
   4cf48:	subs	r4, r4, #1
   4cf4c:	bne	4cf1c <fputs@plt+0x48608>
   4cf50:	mov	r1, r6
   4cf54:	mov	r0, #34	; 0x22
   4cf58:	pop	{r4, r5, r6, r7, r8, lr}
   4cf5c:	b	45a8 <fputc@plt>
   4cf60:	ldr	r0, [pc, #280]	; 4d080 <fputs@plt+0x4876c>
   4cf64:	mov	r1, #1
   4cf68:	mov	r2, #2
   4cf6c:	mov	r3, r6
   4cf70:	add	r0, pc, r0
   4cf74:	bl	447c <fwrite@plt>
   4cf78:	cmp	r4, #0
   4cf7c:	beq	4cfcc <fputs@plt+0x486b8>
   4cf80:	ldr	r2, [pc, #252]	; 4d084 <fputs@plt+0x48770>
   4cf84:	mov	r0, r6
   4cf88:	ldrb	r3, [r5], #1
   4cf8c:	mov	r1, #1
   4cf90:	add	r2, pc, r2
   4cf94:	ldr	r7, [pc, #236]	; 4d088 <fputs@plt+0x48774>
   4cf98:	bl	456c <__fprintf_chk@plt>
   4cf9c:	subs	r4, r4, #1
   4cfa0:	add	r7, pc, r7
   4cfa4:	add	r5, r5, #1
   4cfa8:	beq	4cfcc <fputs@plt+0x486b8>
   4cfac:	ldrb	r3, [r5, #-1]
   4cfb0:	mov	r0, r6
   4cfb4:	mov	r1, #1
   4cfb8:	mov	r2, r7
   4cfbc:	bl	456c <__fprintf_chk@plt>
   4cfc0:	subs	r4, r4, #1
   4cfc4:	add	r5, r5, #1
   4cfc8:	bne	4cfac <fputs@plt+0x48698>
   4cfcc:	ldr	r0, [pc, #184]	; 4d08c <fputs@plt+0x48778>
   4cfd0:	mov	r3, r6
   4cfd4:	mov	r1, #1
   4cfd8:	mov	r2, #2
   4cfdc:	add	r0, pc, r0
   4cfe0:	pop	{r4, r5, r6, r7, r8, lr}
   4cfe4:	b	447c <fwrite@plt>
   4cfe8:	mov	r1, r6
   4cfec:	mov	r0, #92	; 0x5c
   4cff0:	bl	45a8 <fputc@plt>
   4cff4:	ldrb	r0, [r5, #-1]
   4cff8:	mov	r1, r6
   4cffc:	bl	45a8 <fputc@plt>
   4d000:	b	4cf14 <fputs@plt+0x48600>
   4d004:	mov	r0, r8
   4d008:	mov	r1, #1
   4d00c:	mov	r2, #2
   4d010:	mov	r3, r6
   4d014:	bl	447c <fwrite@plt>
   4d018:	b	4cf14 <fputs@plt+0x48600>
   4d01c:	ldr	r0, [pc, #108]	; 4d090 <fputs@plt+0x4877c>
   4d020:	mov	r3, r6
   4d024:	mov	r1, #1
   4d028:	mov	r2, #4
   4d02c:	add	r0, pc, r0
   4d030:	pop	{r4, r5, r6, r7, r8, lr}
   4d034:	b	447c <fwrite@plt>
   4d038:	ldr	r0, [pc, #84]	; 4d094 <fputs@plt+0x48780>
   4d03c:	movw	r2, #577	; 0x241
   4d040:	ldr	r1, [pc, #80]	; 4d098 <fputs@plt+0x48784>
   4d044:	ldr	r3, [pc, #80]	; 4d09c <fputs@plt+0x48788>
   4d048:	add	r0, pc, r0
   4d04c:	add	r1, pc, r1
   4d050:	add	r3, pc, r3
   4d054:	bl	5ac34 <fputs@plt+0x56320>
   4d058:	ldr	r0, [pc, #64]	; 4d0a0 <fputs@plt+0x4878c>
   4d05c:	movw	r2, #578	; 0x242
   4d060:	ldr	r1, [pc, #60]	; 4d0a4 <fputs@plt+0x48790>
   4d064:	ldr	r3, [pc, #60]	; 4d0a8 <fputs@plt+0x48794>
   4d068:	add	r0, pc, r0
   4d06c:	add	r1, pc, r1
   4d070:	add	r3, pc, r3
   4d074:	bl	5ac34 <fputs@plt+0x56320>
   4d078:	andeq	r4, r2, r0, lsl #10
   4d07c:	strdeq	r4, [r2], -r8
   4d080:	andeq	r4, r2, r0, ror r4
   4d084:	andeq	r5, r2, ip, lsr #23
   4d088:	andeq	r4, r2, r8, asr #8
   4d08c:	andeq	r4, r2, r8, lsl #8
   4d090:	andeq	r4, r2, ip, lsr #7
   4d094:	andeq	r5, r2, ip, lsr #11
   4d098:	andeq	r4, r2, ip, lsl r0
   4d09c:	andeq	r4, r2, r8, asr #14
   4d0a0:	andeq	r9, r2, r8, lsr r5
   4d0a4:	strdeq	r3, [r2], -ip
   4d0a8:	andeq	r4, r2, r8, lsr #14
   4d0ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d0b0:	sub	sp, sp, #172	; 0xac
   4d0b4:	ldr	sl, [pc, #1736]	; 4d784 <fputs@plt+0x48e70>
   4d0b8:	subs	r8, r1, #0
   4d0bc:	ldr	r3, [pc, #1732]	; 4d788 <fputs@plt+0x48e74>
   4d0c0:	mov	r9, r0
   4d0c4:	add	sl, pc, sl
   4d0c8:	str	r2, [sp, #48]	; 0x30
   4d0cc:	mov	r2, #0
   4d0d0:	ldr	r3, [sl, r3]
   4d0d4:	str	r2, [sp, #80]	; 0x50
   4d0d8:	str	r3, [sp, #52]	; 0x34
   4d0dc:	ldr	r3, [r3]
   4d0e0:	str	r3, [sp, #164]	; 0xa4
   4d0e4:	beq	4d74c <fputs@plt+0x48e38>
   4d0e8:	ldr	r5, [sp, #208]	; 0xd0
   4d0ec:	mov	r0, r8
   4d0f0:	tst	r5, #1
   4d0f4:	moveq	r1, #4096	; 0x1000
   4d0f8:	movne	r1, #0
   4d0fc:	bl	14634 <fputs@plt+0xfd20>
   4d100:	mov	r0, r8
   4d104:	add	r1, sp, #96	; 0x60
   4d108:	bl	12328 <fputs@plt+0xda14>
   4d10c:	subs	r4, r0, #0
   4d110:	blt	4d2a8 <fputs@plt+0x48994>
   4d114:	add	r5, sp, #112	; 0x70
   4d118:	mov	r0, r8
   4d11c:	add	r1, sp, #104	; 0x68
   4d120:	mov	r2, r5
   4d124:	bl	12474 <fputs@plt+0xdb60>
   4d128:	subs	r4, r0, #0
   4d12c:	blt	4d274 <fputs@plt+0x48960>
   4d130:	mov	r0, r8
   4d134:	add	r1, sp, #80	; 0x50
   4d138:	bl	112f8 <fputs@plt+0xc9e4>
   4d13c:	subs	r4, r0, #0
   4d140:	blt	4d648 <fputs@plt+0x48d34>
   4d144:	ldr	r4, [sp, #48]	; 0x30
   4d148:	cmp	r4, #7
   4d14c:	beq	4d6bc <fputs@plt+0x48da8>
   4d150:	ldr	r4, [sp, #48]	; 0x30
   4d154:	cmp	r4, #8
   4d158:	beq	4d6a0 <fputs@plt+0x48d8c>
   4d15c:	add	r3, sp, #128	; 0x80
   4d160:	str	r3, [sp]
   4d164:	ldm	r5, {r0, r1, r2, r3}
   4d168:	ldr	fp, [sp, #80]	; 0x50
   4d16c:	ldrd	r6, [sp, #96]	; 0x60
   4d170:	ldrd	r4, [sp, #104]	; 0x68
   4d174:	bl	49e78 <fputs@plt+0x45564>
   4d178:	ldr	r2, [pc, #1548]	; 4d78c <fputs@plt+0x48e78>
   4d17c:	mov	r3, fp
   4d180:	str	r0, [sp, #16]
   4d184:	mov	r1, #1
   4d188:	strd	r6, [sp]
   4d18c:	mov	r0, r9
   4d190:	strd	r4, [sp, #8]
   4d194:	add	r2, pc, r2
   4d198:	bl	456c <__fprintf_chk@plt>
   4d19c:	ldr	r3, [pc, #1516]	; 4d790 <fputs@plt+0x48e7c>
   4d1a0:	ldr	r0, [sl, r3]
   4d1a4:	bl	58294 <fputs@plt+0x53980>
   4d1a8:	cmp	r0, #0
   4d1ac:	str	r0, [sp, #32]
   4d1b0:	beq	4d744 <fputs@plt+0x48e30>
   4d1b4:	mov	r0, r8
   4d1b8:	bl	12d84 <fputs@plt+0xe470>
   4d1bc:	ldr	r7, [pc, #1488]	; 4d794 <fputs@plt+0x48e80>
   4d1c0:	add	r4, sp, #84	; 0x54
   4d1c4:	add	r5, sp, #88	; 0x58
   4d1c8:	add	r7, pc, r7
   4d1cc:	mov	r0, r8
   4d1d0:	mov	r1, r4
   4d1d4:	mov	r2, r5
   4d1d8:	bl	12b54 <fputs@plt+0xe240>
   4d1dc:	cmp	r0, #0
   4d1e0:	ble	4d370 <fputs@plt+0x48a5c>
   4d1e4:	ldr	r6, [sp, #88]	; 0x58
   4d1e8:	ldr	fp, [sp, #84]	; 0x54
   4d1ec:	cmp	r6, #8
   4d1f0:	bls	4d20c <fputs@plt+0x488f8>
   4d1f4:	mov	r1, r7
   4d1f8:	mov	r2, #9
   4d1fc:	mov	r0, fp
   4d200:	bl	3e7c <memcmp@plt>
   4d204:	cmp	r0, #0
   4d208:	beq	4d1cc <fputs@plt+0x488b8>
   4d20c:	mov	r1, #61	; 0x3d
   4d210:	mov	r2, r6
   4d214:	mov	r0, fp
   4d218:	bl	4878 <memchr@plt>
   4d21c:	subs	r1, r0, #0
   4d220:	beq	4d1cc <fputs@plt+0x488b8>
   4d224:	mov	r0, fp
   4d228:	rsb	r1, fp, r1
   4d22c:	bl	4098 <__strndup@plt>
   4d230:	subs	r6, r0, #0
   4d234:	beq	4d688 <fputs@plt+0x48d74>
   4d238:	ldr	r0, [sp, #32]
   4d23c:	mov	r1, r6
   4d240:	bl	5863c <fputs@plt+0x53d28>
   4d244:	cmp	r0, #0
   4d248:	bne	4d320 <fputs@plt+0x48a0c>
   4d24c:	ldr	r0, [sp, #32]
   4d250:	mov	r1, r6
   4d254:	mov	r2, #1
   4d258:	bl	583e8 <fputs@plt+0x53ad4>
   4d25c:	cmp	r0, #0
   4d260:	str	r0, [sp, #40]	; 0x28
   4d264:	bge	4d1cc <fputs@plt+0x488b8>
   4d268:	mov	r0, r6
   4d26c:	bl	4140 <free@plt>
   4d270:	b	4d350 <fputs@plt+0x48a3c>
   4d274:	bl	5b610 <fputs@plt+0x56cfc>
   4d278:	cmp	r0, #2
   4d27c:	bgt	4d2ec <fputs@plt+0x489d8>
   4d280:	ldr	r0, [sp, #80]	; 0x50
   4d284:	bl	4140 <free@plt>
   4d288:	ldr	r5, [sp, #52]	; 0x34
   4d28c:	ldr	r2, [sp, #164]	; 0xa4
   4d290:	mov	r0, r4
   4d294:	ldr	r3, [r5]
   4d298:	cmp	r2, r3
   4d29c:	bne	4d780 <fputs@plt+0x48e6c>
   4d2a0:	add	sp, sp, #172	; 0xac
   4d2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d2a8:	bl	5b610 <fputs@plt+0x56cfc>
   4d2ac:	cmp	r0, #2
   4d2b0:	ble	4d280 <fputs@plt+0x4896c>
   4d2b4:	ldr	lr, [pc, #1244]	; 4d798 <fputs@plt+0x48e84>
   4d2b8:	mov	r1, r4
   4d2bc:	ldr	ip, [pc, #1240]	; 4d79c <fputs@plt+0x48e88>
   4d2c0:	mov	r0, #3
   4d2c4:	ldr	r2, [pc, #1236]	; 4d7a0 <fputs@plt+0x48e8c>
   4d2c8:	add	lr, pc, lr
   4d2cc:	add	ip, pc, ip
   4d2d0:	movw	r3, #647	; 0x287
   4d2d4:	add	r2, pc, r2
   4d2d8:	str	lr, [sp]
   4d2dc:	str	ip, [sp, #4]
   4d2e0:	bl	5ae90 <fputs@plt+0x5657c>
   4d2e4:	mov	r4, r0
   4d2e8:	b	4d280 <fputs@plt+0x4896c>
   4d2ec:	ldr	lr, [pc, #1200]	; 4d7a4 <fputs@plt+0x48e90>
   4d2f0:	mov	r1, r4
   4d2f4:	ldr	ip, [pc, #1196]	; 4d7a8 <fputs@plt+0x48e94>
   4d2f8:	mov	r0, #3
   4d2fc:	ldr	r2, [pc, #1192]	; 4d7ac <fputs@plt+0x48e98>
   4d300:	add	lr, pc, lr
   4d304:	add	ip, pc, ip
   4d308:	movw	r3, #651	; 0x28b
   4d30c:	add	r2, pc, r2
   4d310:	str	lr, [sp]
   4d314:	str	ip, [sp, #4]
   4d318:	bl	5ae90 <fputs@plt+0x5657c>
   4d31c:	b	4d2e4 <fputs@plt+0x489d0>
   4d320:	add	r2, r0, #1
   4d324:	mov	r1, r6
   4d328:	ldr	r0, [sp, #32]
   4d32c:	bl	5859c <fputs@plt+0x53c88>
   4d330:	str	r0, [sp, #40]	; 0x28
   4d334:	mov	r0, r6
   4d338:	bl	4140 <free@plt>
   4d33c:	ldr	r0, [sp, #40]	; 0x28
   4d340:	cmp	r0, #0
   4d344:	bge	4d1cc <fputs@plt+0x488b8>
   4d348:	b	4d350 <fputs@plt+0x48a3c>
   4d34c:	bl	4140 <free@plt>
   4d350:	ldr	r0, [sp, #32]
   4d354:	bl	589e0 <fputs@plt+0x540cc>
   4d358:	cmp	r0, #0
   4d35c:	bne	4d34c <fputs@plt+0x48a38>
   4d360:	ldr	r0, [sp, #32]
   4d364:	bl	5831c <fputs@plt+0x53a08>
   4d368:	ldr	r4, [sp, #40]	; 0x28
   4d36c:	b	4d280 <fputs@plt+0x4896c>
   4d370:	str	r0, [sp, #40]	; 0x28
   4d374:	bne	4d2e4 <fputs@plt+0x489d0>
   4d378:	ldr	r1, [pc, #1072]	; 4d7b0 <fputs@plt+0x48e9c>
   4d37c:	ldr	r2, [pc, #1072]	; 4d7b4 <fputs@plt+0x48ea0>
   4d380:	add	r1, pc, r1
   4d384:	ldr	r3, [pc, #1068]	; 4d7b8 <fputs@plt+0x48ea4>
   4d388:	add	r2, pc, r2
   4d38c:	str	r1, [sp, #72]	; 0x48
   4d390:	str	r2, [sp, #64]	; 0x40
   4d394:	add	r3, pc, r3
   4d398:	ldr	r0, [pc, #1052]	; 4d7bc <fputs@plt+0x48ea8>
   4d39c:	ldr	r1, [pc, #1052]	; 4d7c0 <fputs@plt+0x48eac>
   4d3a0:	ldr	r2, [pc, #1052]	; 4d7c4 <fputs@plt+0x48eb0>
   4d3a4:	add	r0, pc, r0
   4d3a8:	add	r1, pc, r1
   4d3ac:	str	r3, [sp, #76]	; 0x4c
   4d3b0:	add	r2, pc, r2
   4d3b4:	str	r0, [sp, #56]	; 0x38
   4d3b8:	str	r1, [sp, #68]	; 0x44
   4d3bc:	str	r2, [sp, #60]	; 0x3c
   4d3c0:	mov	r0, r8
   4d3c4:	bl	12d84 <fputs@plt+0xe470>
   4d3c8:	mov	r6, #1
   4d3cc:	add	r3, sp, #92	; 0x5c
   4d3d0:	str	r3, [sp, #44]	; 0x2c
   4d3d4:	mov	r0, r8
   4d3d8:	mov	r1, r4
   4d3dc:	mov	r2, r5
   4d3e0:	bl	12b54 <fputs@plt+0xe240>
   4d3e4:	cmp	r0, #0
   4d3e8:	ble	4d614 <fputs@plt+0x48d00>
   4d3ec:	ldr	fp, [sp, #88]	; 0x58
   4d3f0:	ldr	r7, [sp, #84]	; 0x54
   4d3f4:	cmp	fp, #8
   4d3f8:	bls	4d414 <fputs@plt+0x48b00>
   4d3fc:	ldr	r1, [sp, #56]	; 0x38
   4d400:	mov	r2, #9
   4d404:	mov	r0, r7
   4d408:	bl	3e7c <memcmp@plt>
   4d40c:	cmp	r0, #0
   4d410:	beq	4d3d4 <fputs@plt+0x48ac0>
   4d414:	mov	r2, fp
   4d418:	mov	r0, r7
   4d41c:	mov	r1, #61	; 0x3d
   4d420:	bl	4878 <memchr@plt>
   4d424:	subs	fp, r0, #0
   4d428:	beq	4d3d4 <fputs@plt+0x48ac0>
   4d42c:	cmp	r6, #0
   4d430:	beq	4d458 <fputs@plt+0x48b44>
   4d434:	ldr	r0, [sp, #48]	; 0x30
   4d438:	cmp	r0, #7
   4d43c:	beq	4d5a4 <fputs@plt+0x48c90>
   4d440:	ldr	r0, [sp, #64]	; 0x40
   4d444:	mov	r1, #1
   4d448:	mov	r2, #2
   4d44c:	mov	r3, r9
   4d450:	bl	447c <fwrite@plt>
   4d454:	ldr	r7, [sp, #84]	; 0x54
   4d458:	rsb	r6, r7, fp
   4d45c:	mov	r0, r7
   4d460:	mov	r1, r6
   4d464:	bl	4098 <__strndup@plt>
   4d468:	subs	r7, r0, #0
   4d46c:	beq	4d694 <fputs@plt+0x48d80>
   4d470:	ldr	r0, [sp, #32]
   4d474:	mov	r1, r7
   4d478:	add	r2, sp, #92	; 0x5c
   4d47c:	bl	586c0 <fputs@plt+0x53dac>
   4d480:	subs	r3, r0, #0
   4d484:	beq	4d594 <fputs@plt+0x48c80>
   4d488:	cmp	r3, #1
   4d48c:	mov	r0, r9
   4d490:	ldr	r1, [sp, #84]	; 0x54
   4d494:	mov	r2, r6
   4d498:	ldr	r3, [sp, #208]	; 0xd0
   4d49c:	beq	4d5bc <fputs@plt+0x48ca8>
   4d4a0:	bl	4ce98 <fputs@plt+0x48584>
   4d4a4:	ldr	r0, [sp, #68]	; 0x44
   4d4a8:	mov	r1, #1
   4d4ac:	mov	r2, #5
   4d4b0:	mov	r3, r9
   4d4b4:	bl	447c <fwrite@plt>
   4d4b8:	ldr	r2, [sp, #88]	; 0x58
   4d4bc:	add	r1, fp, #1
   4d4c0:	mov	r0, r9
   4d4c4:	ldr	r3, [sp, #208]	; 0xd0
   4d4c8:	sub	r2, r2, #1
   4d4cc:	rsb	r2, r6, r2
   4d4d0:	bl	4ce98 <fputs@plt+0x48584>
   4d4d4:	add	fp, r6, #1
   4d4d8:	mov	r0, r8
   4d4dc:	mov	r1, r4
   4d4e0:	mov	r2, r5
   4d4e4:	bl	12b54 <fputs@plt+0xe240>
   4d4e8:	cmp	r0, #0
   4d4ec:	ble	4d55c <fputs@plt+0x48c48>
   4d4f0:	ldr	r3, [sp, #88]	; 0x58
   4d4f4:	cmp	fp, r3
   4d4f8:	bhi	4d4d8 <fputs@plt+0x48bc4>
   4d4fc:	ldr	sl, [sp, #84]	; 0x54
   4d500:	mov	r1, r7
   4d504:	mov	r2, r6
   4d508:	mov	r0, sl
   4d50c:	bl	3e7c <memcmp@plt>
   4d510:	cmp	r0, #0
   4d514:	bne	4d4d8 <fputs@plt+0x48bc4>
   4d518:	ldrb	r3, [sl, r6]
   4d51c:	cmp	r3, #61	; 0x3d
   4d520:	bne	4d4d8 <fputs@plt+0x48bc4>
   4d524:	ldr	r0, [sp, #60]	; 0x3c
   4d528:	mov	r1, #1
   4d52c:	mov	r2, #2
   4d530:	mov	r3, r9
   4d534:	bl	447c <fwrite@plt>
   4d538:	ldr	r2, [sp, #88]	; 0x58
   4d53c:	mov	r0, r9
   4d540:	ldr	r1, [sp, #84]	; 0x54
   4d544:	sub	r2, r2, #1
   4d548:	ldr	r3, [sp, #208]	; 0xd0
   4d54c:	rsb	r2, r6, r2
   4d550:	add	r1, r1, fp
   4d554:	bl	4ce98 <fputs@plt+0x48584>
   4d558:	b	4d4d8 <fputs@plt+0x48bc4>
   4d55c:	ldr	r0, [pc, #612]	; 4d7c8 <fputs@plt+0x48eb4>
   4d560:	mov	r1, #1
   4d564:	mov	r2, #2
   4d568:	mov	r3, r9
   4d56c:	add	r0, pc, r0
   4d570:	bl	447c <fwrite@plt>
   4d574:	ldr	r0, [sp, #32]
   4d578:	mov	r1, r7
   4d57c:	bl	58774 <fputs@plt+0x53e60>
   4d580:	ldr	r0, [sp, #92]	; 0x5c
   4d584:	bl	4140 <free@plt>
   4d588:	mov	r0, r7
   4d58c:	bl	4140 <free@plt>
   4d590:	b	4d3c0 <fputs@plt+0x48aac>
   4d594:	mov	r0, r7
   4d598:	mov	r6, r3
   4d59c:	bl	4140 <free@plt>
   4d5a0:	b	4d3d4 <fputs@plt+0x48ac0>
   4d5a4:	ldr	r0, [sp, #76]	; 0x4c
   4d5a8:	mov	r1, #1
   4d5ac:	mov	r2, #3
   4d5b0:	mov	r3, r9
   4d5b4:	bl	447c <fwrite@plt>
   4d5b8:	b	4d454 <fputs@plt+0x48b40>
   4d5bc:	bl	4ce98 <fputs@plt+0x48584>
   4d5c0:	ldr	r0, [sp, #72]	; 0x48
   4d5c4:	mov	r1, #1
   4d5c8:	mov	r2, #3
   4d5cc:	mov	r3, r9
   4d5d0:	bl	447c <fwrite@plt>
   4d5d4:	ldr	r2, [sp, #88]	; 0x58
   4d5d8:	add	r1, fp, #1
   4d5dc:	mov	r0, r9
   4d5e0:	ldr	r3, [sp, #208]	; 0xd0
   4d5e4:	sub	r2, r2, #1
   4d5e8:	rsb	r2, r6, r2
   4d5ec:	bl	4ce98 <fputs@plt+0x48584>
   4d5f0:	ldr	r0, [sp, #32]
   4d5f4:	mov	r1, r7
   4d5f8:	bl	58774 <fputs@plt+0x53e60>
   4d5fc:	ldr	r0, [sp, #92]	; 0x5c
   4d600:	mov	r6, #1
   4d604:	bl	4140 <free@plt>
   4d608:	mov	r0, r7
   4d60c:	bl	4140 <free@plt>
   4d610:	b	4d3d4 <fputs@plt+0x48ac0>
   4d614:	ldr	r4, [sp, #48]	; 0x30
   4d618:	cmp	r4, #7
   4d61c:	beq	4d728 <fputs@plt+0x48e14>
   4d620:	ldr	r4, [sp, #48]	; 0x30
   4d624:	mov	r3, r9
   4d628:	cmp	r4, #8
   4d62c:	beq	4d710 <fputs@plt+0x48dfc>
   4d630:	ldr	r0, [pc, #404]	; 4d7cc <fputs@plt+0x48eb8>
   4d634:	mov	r1, #1
   4d638:	mov	r2, #3
   4d63c:	add	r0, pc, r0
   4d640:	bl	447c <fwrite@plt>
   4d644:	b	4d350 <fputs@plt+0x48a3c>
   4d648:	bl	5b610 <fputs@plt+0x56cfc>
   4d64c:	cmp	r0, #2
   4d650:	ble	4d280 <fputs@plt+0x4896c>
   4d654:	ldr	lr, [pc, #372]	; 4d7d0 <fputs@plt+0x48ebc>
   4d658:	mov	r1, r4
   4d65c:	ldr	ip, [pc, #368]	; 4d7d4 <fputs@plt+0x48ec0>
   4d660:	mov	r0, #3
   4d664:	ldr	r2, [pc, #364]	; 4d7d8 <fputs@plt+0x48ec4>
   4d668:	add	lr, pc, lr
   4d66c:	add	ip, pc, ip
   4d670:	movw	r3, #655	; 0x28f
   4d674:	add	r2, pc, r2
   4d678:	str	lr, [sp]
   4d67c:	str	ip, [sp, #4]
   4d680:	bl	5ae90 <fputs@plt+0x5657c>
   4d684:	b	4d2e4 <fputs@plt+0x489d0>
   4d688:	mvn	r5, #11
   4d68c:	str	r5, [sp, #40]	; 0x28
   4d690:	b	4d350 <fputs@plt+0x48a3c>
   4d694:	mvn	r4, #11
   4d698:	str	r4, [sp, #40]	; 0x28
   4d69c:	b	4d350 <fputs@plt+0x48a3c>
   4d6a0:	ldr	r0, [pc, #308]	; 4d7dc <fputs@plt+0x48ec8>
   4d6a4:	mov	r1, #1
   4d6a8:	mov	r2, #6
   4d6ac:	mov	r3, r9
   4d6b0:	add	r0, pc, r0
   4d6b4:	bl	447c <fwrite@plt>
   4d6b8:	b	4d15c <fputs@plt+0x48848>
   4d6bc:	add	r3, sp, #128	; 0x80
   4d6c0:	str	r3, [sp]
   4d6c4:	ldm	r5, {r0, r1, r2, r3}
   4d6c8:	ldrd	r4, [sp, #96]	; 0x60
   4d6cc:	ldr	r6, [sp, #80]	; 0x50
   4d6d0:	strd	r4, [sp, #24]
   4d6d4:	ldrd	r4, [sp, #104]	; 0x68
   4d6d8:	strd	r4, [sp, #32]
   4d6dc:	bl	49e78 <fputs@plt+0x45564>
   4d6e0:	ldrd	r4, [sp, #24]
   4d6e4:	mov	r3, r6
   4d6e8:	ldr	r2, [pc, #240]	; 4d7e0 <fputs@plt+0x48ecc>
   4d6ec:	mov	r1, #1
   4d6f0:	str	r0, [sp, #16]
   4d6f4:	mov	r0, r9
   4d6f8:	strd	r4, [sp]
   4d6fc:	add	r2, pc, r2
   4d700:	ldrd	r4, [sp, #32]
   4d704:	strd	r4, [sp, #8]
   4d708:	bl	456c <__fprintf_chk@plt>
   4d70c:	b	4d19c <fputs@plt+0x48888>
   4d710:	ldr	r0, [pc, #204]	; 4d7e4 <fputs@plt+0x48ed0>
   4d714:	mov	r1, #1
   4d718:	mov	r2, #3
   4d71c:	add	r0, pc, r0
   4d720:	bl	447c <fwrite@plt>
   4d724:	b	4d350 <fputs@plt+0x48a3c>
   4d728:	ldr	r0, [pc, #184]	; 4d7e8 <fputs@plt+0x48ed4>
   4d72c:	mov	r3, r9
   4d730:	mov	r1, #1
   4d734:	mov	r2, #3
   4d738:	add	r0, pc, r0
   4d73c:	bl	447c <fwrite@plt>
   4d740:	b	4d350 <fputs@plt+0x48a3c>
   4d744:	mvn	r4, #11
   4d748:	b	4d280 <fputs@plt+0x4896c>
   4d74c:	ldr	r0, [pc, #152]	; 4d7ec <fputs@plt+0x48ed8>
   4d750:	movw	r2, #641	; 0x281
   4d754:	ldr	r1, [pc, #148]	; 4d7f0 <fputs@plt+0x48edc>
   4d758:	ldr	r3, [pc, #148]	; 4d7f4 <fputs@plt+0x48ee0>
   4d75c:	add	r0, pc, r0
   4d760:	add	r1, pc, r1
   4d764:	add	r3, pc, r3
   4d768:	bl	5ac34 <fputs@plt+0x56320>
   4d76c:	mov	r4, r0
   4d770:	ldr	r0, [sp, #80]	; 0x50
   4d774:	bl	4140 <free@plt>
   4d778:	mov	r0, r4
   4d77c:	bl	4818 <_Unwind_Resume@plt>
   4d780:	bl	453c <__stack_chk_fail@plt>
   4d784:	andeq	lr, r3, ip, asr #21
   4d788:	andeq	r0, r0, r0, lsr r4
   4d78c:	andeq	r4, r2, r0, ror #5
   4d790:	andeq	r0, r0, r4, lsr r4
   4d794:	andeq	r4, r2, r4, lsl #4
   4d798:	andeq	r4, r2, ip, asr #8
   4d79c:	andeq	r4, r2, ip
   4d7a0:	muleq	r2, r4, sp
   4d7a4:	andeq	r4, r2, r4, lsl r4
   4d7a8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   4d7ac:	andeq	r3, r2, ip, asr sp
   4d7b0:	andeq	r4, r2, r8, ror #2
   4d7b4:	andeq	r4, r2, ip, asr r1
   4d7b8:	andeq	r4, r2, ip, asr #2
   4d7bc:	andeq	r4, r2, r8, lsr #32
   4d7c0:	andeq	r4, r2, r4, asr #2
   4d7c4:	andeq	r4, r2, r4, lsr r1
   4d7c8:	andeq	r3, r2, r8, ror lr
   4d7cc:	andeq	r3, r2, r0, asr #29
   4d7d0:	andeq	r4, r2, ip, lsr #1
   4d7d4:			; <UNDEFINED> instruction: 0x00017bb0
   4d7d8:	strdeq	r3, [r2], -r4
   4d7dc:			; <UNDEFINED> instruction: 0x00023dbc
   4d7e0:	andeq	r3, r2, r0, lsl #26
   4d7e4:	ldrdeq	r3, [r2], -ip
   4d7e8:			; <UNDEFINED> instruction: 0x00023dbc
   4d7ec:	muleq	r1, r0, r6
   4d7f0:	andeq	r3, r2, r8, lsl #18
   4d7f4:	andeq	r3, r2, r0, asr #17
   4d7f8:	push	{r4, r5, r6, r7, lr}
   4d7fc:	subs	r4, r2, #0
   4d800:	sub	sp, sp, #20
   4d804:	ldr	r5, [pc, #192]	; 4d8cc <fputs@plt+0x48fb8>
   4d808:	mov	r7, r0
   4d80c:	add	r5, pc, r5
   4d810:	ldr	r6, [sp, #44]	; 0x2c
   4d814:	blt	4d8ac <fputs@plt+0x48f98>
   4d818:	cmp	r4, #9
   4d81c:	bgt	4d88c <fputs@plt+0x48f78>
   4d820:	cmp	r3, #0
   4d824:	beq	4d878 <fputs@plt+0x48f64>
   4d828:	ldr	ip, [pc, #160]	; 4d8d0 <fputs@plt+0x48fbc>
   4d82c:	mov	r0, r7
   4d830:	ldr	r2, [sp, #40]	; 0x28
   4d834:	add	ip, pc, ip
   4d838:	str	r2, [sp]
   4d83c:	mov	r2, r4
   4d840:	ldr	ip, [ip, r4, lsl #2]
   4d844:	blx	ip
   4d848:	ldr	r3, [pc, #132]	; 4d8d4 <fputs@plt+0x48fc0>
   4d84c:	ldr	r3, [r5, r3]
   4d850:	mov	r4, r0
   4d854:	ldr	r0, [r3]
   4d858:	bl	423c <fflush@plt>
   4d85c:	cmp	r6, #0
   4d860:	cmpne	r4, #0
   4d864:	mov	r0, r4
   4d868:	movgt	r3, #1
   4d86c:	strbgt	r3, [r6]
   4d870:	add	sp, sp, #20
   4d874:	pop	{r4, r5, r6, r7, pc}
   4d878:	str	r1, [sp, #12]
   4d87c:	bl	50b1c <fputs@plt+0x4c208>
   4d880:	ldr	r1, [sp, #12]
   4d884:	mov	r3, r0
   4d888:	b	4d828 <fputs@plt+0x48f14>
   4d88c:	ldr	r0, [pc, #68]	; 4d8d8 <fputs@plt+0x48fc4>
   4d890:	movw	r2, #901	; 0x385
   4d894:	ldr	r1, [pc, #64]	; 4d8dc <fputs@plt+0x48fc8>
   4d898:	ldr	r3, [pc, #64]	; 4d8e0 <fputs@plt+0x48fcc>
   4d89c:	add	r0, pc, r0
   4d8a0:	add	r1, pc, r1
   4d8a4:	add	r3, pc, r3
   4d8a8:	bl	5ac34 <fputs@plt+0x56320>
   4d8ac:	ldr	r0, [pc, #48]	; 4d8e4 <fputs@plt+0x48fd0>
   4d8b0:	mov	r2, #900	; 0x384
   4d8b4:	ldr	r1, [pc, #44]	; 4d8e8 <fputs@plt+0x48fd4>
   4d8b8:	ldr	r3, [pc, #44]	; 4d8ec <fputs@plt+0x48fd8>
   4d8bc:	add	r0, pc, r0
   4d8c0:	add	r1, pc, r1
   4d8c4:	add	r3, pc, r3
   4d8c8:	bl	5ac34 <fputs@plt+0x56320>
   4d8cc:	andeq	lr, r3, r4, lsl #7
   4d8d0:	strheq	sp, [r3], -r8
   4d8d4:	andeq	r0, r0, r4, asr #8
   4d8d8:	andeq	r3, r2, r0, ror ip
   4d8dc:	andeq	r3, r2, r8, asr #15
   4d8e0:			; <UNDEFINED> instruction: 0x000237b4
   4d8e4:	andeq	r3, r2, r4, asr #24
   4d8e8:	andeq	r3, r2, r8, lsr #15
   4d8ec:	muleq	r2, r4, r7
   4d8f0:	ldr	r3, [pc, #884]	; 4dc6c <fputs@plt+0x49358>
   4d8f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d8f8:	add	fp, sp, #32
   4d8fc:	ldr	r2, [pc, #876]	; 4dc70 <fputs@plt+0x4935c>
   4d900:	sub	sp, sp, #28
   4d904:	add	r3, pc, r3
   4d908:	subs	r7, r0, #0
   4d90c:	mov	r4, r1
   4d910:	ldr	r2, [r3, r2]
   4d914:	ldr	r3, [r2]
   4d918:	str	r2, [fp, #-56]	; 0xffffffc8
   4d91c:	str	r3, [fp, #-40]	; 0xffffffd8
   4d920:	beq	4dc4c <fputs@plt+0x49338>
   4d924:	cmp	r1, #0
   4d928:	beq	4dc2c <fputs@plt+0x49318>
   4d92c:	mov	r0, r1
   4d930:	bl	42a8 <strlen@plt>
   4d934:	ldr	r3, [pc, #824]	; 4dc74 <fputs@plt+0x49360>
   4d938:	add	r3, pc, r3
   4d93c:	add	r0, r0, #29
   4d940:	bic	ip, r0, #7
   4d944:	ldm	r3, {r0, r1, r2, r3}
   4d948:	sub	sp, sp, ip
   4d94c:	mov	ip, sp
   4d950:	mov	r6, sp
   4d954:	lsr	lr, r3, #16
   4d958:	stmia	ip!, {r0, r1, r2}
   4d95c:	mov	r1, r4
   4d960:	strh	r3, [ip], #2
   4d964:	add	r0, sp, #14
   4d968:	strb	lr, [ip]
   4d96c:	bl	3ff0 <stpcpy@plt>
   4d970:	mov	r2, #0
   4d974:	mov	r3, r0
   4d978:	mov	r0, r4
   4d97c:	strb	r2, [r3]
   4d980:	bl	42a8 <strlen@plt>
   4d984:	ldr	r3, [pc, #748]	; 4dc78 <fputs@plt+0x49364>
   4d988:	add	r3, pc, r3
   4d98c:	add	r0, r0, #29
   4d990:	bic	ip, r0, #7
   4d994:	ldm	r3, {r0, r1, r2, r3}
   4d998:	sub	sp, sp, ip
   4d99c:	mov	ip, sp
   4d9a0:	mov	r8, sp
   4d9a4:	lsr	lr, r3, #16
   4d9a8:	stmia	ip!, {r0, r1, r2}
   4d9ac:	mov	r1, r4
   4d9b0:	strh	r3, [ip], #2
   4d9b4:	add	r0, sp, #14
   4d9b8:	strb	lr, [ip]
   4d9bc:	bl	3ff0 <stpcpy@plt>
   4d9c0:	mov	r2, #0
   4d9c4:	mov	r3, r0
   4d9c8:	mov	r0, r4
   4d9cc:	strb	r2, [r3]
   4d9d0:	bl	42a8 <strlen@plt>
   4d9d4:	ldr	r3, [pc, #672]	; 4dc7c <fputs@plt+0x49368>
   4d9d8:	cmp	r4, #0
   4d9dc:	add	r3, pc, r3
   4d9e0:	add	r2, r0, #20
   4d9e4:	ldm	r3, {r0, r1}
   4d9e8:	bic	r3, r2, #7
   4d9ec:	sub	sp, sp, r3
   4d9f0:	add	r3, sp, #5
   4d9f4:	mov	r5, sp
   4d9f8:	str	r0, [sp]
   4d9fc:	strh	r1, [sp, #4]
   4da00:	beq	4da14 <fputs@plt+0x49100>
   4da04:	mov	r0, r3
   4da08:	mov	r1, r4
   4da0c:	bl	3ff0 <stpcpy@plt>
   4da10:	mov	r3, r0
   4da14:	mov	r2, #0
   4da18:	mov	r0, r4
   4da1c:	strb	r2, [r3]
   4da20:	str	r4, [fp, #-44]	; 0xffffffd4
   4da24:	bl	42a8 <strlen@plt>
   4da28:	ldr	lr, [pc, #592]	; 4dc80 <fputs@plt+0x4936c>
   4da2c:	cmp	r4, #0
   4da30:	add	lr, pc, lr
   4da34:	add	r0, r0, #35	; 0x23
   4da38:	bic	ip, r0, #7
   4da3c:	ldm	lr!, {r0, r1, r2, r3}
   4da40:	sub	sp, sp, ip
   4da44:	add	sl, sp, #20
   4da48:	mov	ip, sp
   4da4c:	mov	r9, sp
   4da50:	stmia	ip!, {r0, r1, r2, r3}
   4da54:	ldm	lr, {r0, r1}
   4da58:	str	r0, [ip], #4
   4da5c:	strb	r1, [ip]
   4da60:	beq	4da74 <fputs@plt+0x49160>
   4da64:	mov	r0, sl
   4da68:	mov	r1, r4
   4da6c:	bl	3ff0 <stpcpy@plt>
   4da70:	mov	sl, r0
   4da74:	mov	r2, #0
   4da78:	mov	r1, r6
   4da7c:	strb	r2, [sl]
   4da80:	mov	r0, r7
   4da84:	bl	10b50 <fputs@plt+0xc23c>
   4da88:	subs	sl, r0, #0
   4da8c:	beq	4dab0 <fputs@plt+0x4919c>
   4da90:	ldr	r1, [fp, #-56]	; 0xffffffc8
   4da94:	mov	r0, sl
   4da98:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4da9c:	ldr	r3, [r1]
   4daa0:	cmp	r2, r3
   4daa4:	bne	4dc28 <fputs@plt+0x49314>
   4daa8:	sub	sp, fp, #32
   4daac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dab0:	mov	r0, r7
   4dab4:	bl	1119c <fputs@plt+0xc888>
   4dab8:	subs	sl, r0, #0
   4dabc:	bne	4da90 <fputs@plt+0x4917c>
   4dac0:	ldr	r1, [pc, #444]	; 4dc84 <fputs@plt+0x49370>
   4dac4:	mov	r2, sl
   4dac8:	mov	r0, r7
   4dacc:	add	r1, pc, r1
   4dad0:	bl	10b50 <fputs@plt+0xc23c>
   4dad4:	subs	sl, r0, #0
   4dad8:	bne	4da90 <fputs@plt+0x4917c>
   4dadc:	ldr	r6, [pc, #420]	; 4dc88 <fputs@plt+0x49374>
   4dae0:	mov	r2, sl
   4dae4:	mov	r0, r7
   4dae8:	add	r6, pc, r6
   4daec:	mov	r1, r6
   4daf0:	bl	10b50 <fputs@plt+0xc23c>
   4daf4:	subs	sl, r0, #0
   4daf8:	bne	4da90 <fputs@plt+0x4917c>
   4dafc:	mov	r2, sl
   4db00:	mov	r1, r8
   4db04:	mov	r0, r7
   4db08:	bl	10b50 <fputs@plt+0xc23c>
   4db0c:	subs	sl, r0, #0
   4db10:	bne	4da90 <fputs@plt+0x4917c>
   4db14:	mov	r0, r7
   4db18:	bl	1119c <fputs@plt+0xc888>
   4db1c:	subs	sl, r0, #0
   4db20:	bne	4da90 <fputs@plt+0x4917c>
   4db24:	ldr	r1, [pc, #352]	; 4dc8c <fputs@plt+0x49378>
   4db28:	mov	r2, sl
   4db2c:	mov	r0, r7
   4db30:	add	r1, pc, r1
   4db34:	bl	10b50 <fputs@plt+0xc23c>
   4db38:	subs	sl, r0, #0
   4db3c:	bne	4da90 <fputs@plt+0x4917c>
   4db40:	mov	r2, sl
   4db44:	mov	r1, r5
   4db48:	mov	r0, r7
   4db4c:	bl	10b50 <fputs@plt+0xc23c>
   4db50:	subs	sl, r0, #0
   4db54:	bne	4da90 <fputs@plt+0x4917c>
   4db58:	mov	r0, r7
   4db5c:	bl	1119c <fputs@plt+0xc888>
   4db60:	subs	sl, r0, #0
   4db64:	bne	4da90 <fputs@plt+0x4917c>
   4db68:	mov	r2, sl
   4db6c:	mov	r1, r6
   4db70:	mov	r0, r7
   4db74:	bl	10b50 <fputs@plt+0xc23c>
   4db78:	subs	sl, r0, #0
   4db7c:	bne	4da90 <fputs@plt+0x4917c>
   4db80:	mov	r1, r9
   4db84:	mov	r0, r7
   4db88:	mov	r2, #0
   4db8c:	bl	10b50 <fputs@plt+0xc23c>
   4db90:	subs	sl, r0, #0
   4db94:	bne	4da90 <fputs@plt+0x4917c>
   4db98:	ldr	r1, [pc, #240]	; 4dc90 <fputs@plt+0x4937c>
   4db9c:	mov	r0, r4
   4dba0:	add	r1, pc, r1
   4dba4:	bl	4e988 <fputs@plt+0x4a074>
   4dba8:	cmp	r0, #0
   4dbac:	beq	4da90 <fputs@plt+0x4917c>
   4dbb0:	mov	r0, r4
   4dbb4:	str	r4, [fp, #-44]	; 0xffffffd4
   4dbb8:	bl	42a8 <strlen@plt>
   4dbbc:	ldr	r3, [pc, #208]	; 4dc94 <fputs@plt+0x49380>
   4dbc0:	cmp	r4, #0
   4dbc4:	add	r3, pc, r3
   4dbc8:	add	ip, r0, #30
   4dbcc:	ldm	r3, {r0, r1, r2, r3}
   4dbd0:	bic	ip, ip, #7
   4dbd4:	sub	sp, sp, ip
   4dbd8:	add	ip, sp, #15
   4dbdc:	mov	r5, sp
   4dbe0:	stm	sp, {r0, r1, r2, r3}
   4dbe4:	beq	4dbf8 <fputs@plt+0x492e4>
   4dbe8:	mov	r0, ip
   4dbec:	mov	r1, r4
   4dbf0:	bl	3ff0 <stpcpy@plt>
   4dbf4:	mov	ip, r0
   4dbf8:	mov	r3, #0
   4dbfc:	mov	r0, r7
   4dc00:	strb	r3, [ip]
   4dc04:	bl	1119c <fputs@plt+0xc888>
   4dc08:	subs	sl, r0, #0
   4dc0c:	bne	4da90 <fputs@plt+0x4917c>
   4dc10:	mov	r2, sl
   4dc14:	mov	r0, r7
   4dc18:	mov	r1, r5
   4dc1c:	bl	10b50 <fputs@plt+0xc23c>
   4dc20:	mov	sl, r0
   4dc24:	b	4da90 <fputs@plt+0x4917c>
   4dc28:	bl	453c <__stack_chk_fail@plt>
   4dc2c:	ldr	r0, [pc, #100]	; 4dc98 <fputs@plt+0x49384>
   4dc30:	movw	r2, #1034	; 0x40a
   4dc34:	ldr	r1, [pc, #96]	; 4dc9c <fputs@plt+0x49388>
   4dc38:	ldr	r3, [pc, #96]	; 4dca0 <fputs@plt+0x4938c>
   4dc3c:	add	r0, pc, r0
   4dc40:	add	r1, pc, r1
   4dc44:	add	r3, pc, r3
   4dc48:	bl	5ac34 <fputs@plt+0x56320>
   4dc4c:	ldr	r0, [pc, #80]	; 4dca4 <fputs@plt+0x49390>
   4dc50:	movw	r2, #1033	; 0x409
   4dc54:	ldr	r1, [pc, #76]	; 4dca8 <fputs@plt+0x49394>
   4dc58:	ldr	r3, [pc, #76]	; 4dcac <fputs@plt+0x49398>
   4dc5c:	add	r0, pc, r0
   4dc60:	add	r1, pc, r1
   4dc64:	add	r3, pc, r3
   4dc68:	bl	5ac34 <fputs@plt+0x56320>
   4dc6c:	andeq	lr, r3, ip, lsl #5
   4dc70:	andeq	r0, r0, r0, lsr r4
   4dc74:	andeq	r3, r2, ip, ror #23
   4dc78:	andeq	r3, r2, ip, lsr #23
   4dc7c:	andeq	r3, r2, ip, lsl ip
   4dc80:	andeq	r3, r2, r4, lsl fp
   4dc84:	muleq	r2, r0, sl
   4dc88:	andeq	r3, r2, r0, lsr #21
   4dc8c:	andeq	r3, r2, r0, ror #20
   4dc90:	strdeq	r3, [r2], -r8
   4dc94:	ldrdeq	r3, [r2], -ip
   4dc98:	andeq	r7, r1, r8, lsl #15
   4dc9c:	andeq	r3, r2, r8, lsr #8
   4dca0:	andeq	r3, r2, ip, lsr fp
   4dca4:	muleq	r1, r0, r1
   4dca8:	andeq	r3, r2, r8, lsl #8
   4dcac:	andeq	r3, r2, ip, lsl fp
   4dcb0:	ldr	r3, [pc, #944]	; 4e068 <fputs@plt+0x49754>
   4dcb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dcb8:	subs	r6, r0, #0
   4dcbc:	add	fp, sp, #32
   4dcc0:	ldr	r0, [pc, #932]	; 4e06c <fputs@plt+0x49758>
   4dcc4:	sub	sp, sp, #60	; 0x3c
   4dcc8:	add	r3, pc, r3
   4dccc:	str	r2, [fp, #-76]	; 0xffffffb4
   4dcd0:	mov	r4, r1
   4dcd4:	ldr	r0, [r3, r0]
   4dcd8:	ldr	r3, [r0]
   4dcdc:	str	r0, [fp, #-72]	; 0xffffffb8
   4dce0:	str	r3, [fp, #-40]	; 0xffffffd8
   4dce4:	beq	4e048 <fputs@plt+0x49734>
   4dce8:	cmp	r1, #0
   4dcec:	beq	4e028 <fputs@plt+0x49714>
   4dcf0:	mov	r0, r1
   4dcf4:	bl	42a8 <strlen@plt>
   4dcf8:	ldr	ip, [pc, #880]	; 4e070 <fputs@plt+0x4975c>
   4dcfc:	add	ip, pc, ip
   4dd00:	add	lr, r0, #34	; 0x22
   4dd04:	ldm	ip!, {r0, r1, r2, r3}
   4dd08:	bic	lr, lr, #7
   4dd0c:	sub	sp, sp, lr
   4dd10:	add	r5, sp, #8
   4dd14:	ldr	lr, [ip]
   4dd18:	mov	ip, r5
   4dd1c:	stmia	ip!, {r0, r1, r2, r3}
   4dd20:	mov	r1, r4
   4dd24:	str	lr, [ip]
   4dd28:	add	r0, r5, #19
   4dd2c:	bl	3ff0 <stpcpy@plt>
   4dd30:	mov	r2, #0
   4dd34:	mov	r3, r0
   4dd38:	mov	r0, r4
   4dd3c:	strb	r2, [r3]
   4dd40:	bl	42a8 <strlen@plt>
   4dd44:	ldr	r3, [pc, #808]	; 4e074 <fputs@plt+0x49760>
   4dd48:	add	r3, pc, r3
   4dd4c:	add	r0, r0, #25
   4dd50:	bic	ip, r0, #7
   4dd54:	ldm	r3, {r0, r1, r2}
   4dd58:	sub	sp, sp, ip
   4dd5c:	add	r7, sp, #8
   4dd60:	mov	r3, r7
   4dd64:	lsr	ip, r2, #16
   4dd68:	stmia	r3!, {r0, r1}
   4dd6c:	mov	r1, r4
   4dd70:	strh	r2, [r3], #2
   4dd74:	add	r0, r7, #10
   4dd78:	strb	ip, [r3]
   4dd7c:	bl	3ff0 <stpcpy@plt>
   4dd80:	mov	r2, #0
   4dd84:	mov	r3, r0
   4dd88:	mov	r0, r4
   4dd8c:	strb	r2, [r3]
   4dd90:	bl	42a8 <strlen@plt>
   4dd94:	ldr	ip, [pc, #732]	; 4e078 <fputs@plt+0x49764>
   4dd98:	cmp	r4, #0
   4dd9c:	add	ip, pc, ip
   4dda0:	add	lr, r0, #34	; 0x22
   4dda4:	ldm	ip!, {r0, r1, r2, r3}
   4dda8:	bic	lr, lr, #7
   4ddac:	sub	sp, sp, lr
   4ddb0:	add	r9, sp, #8
   4ddb4:	add	lr, r9, #19
   4ddb8:	ldr	r8, [ip]
   4ddbc:	mov	ip, r9
   4ddc0:	stmia	ip!, {r0, r1, r2, r3}
   4ddc4:	str	r8, [ip]
   4ddc8:	beq	4dddc <fputs@plt+0x494c8>
   4ddcc:	mov	r0, lr
   4ddd0:	mov	r1, r4
   4ddd4:	bl	3ff0 <stpcpy@plt>
   4ddd8:	mov	lr, r0
   4dddc:	mov	r3, #0
   4dde0:	mov	r0, r4
   4dde4:	strb	r3, [lr]
   4dde8:	str	r4, [fp, #-64]	; 0xffffffc0
   4ddec:	bl	42a8 <strlen@plt>
   4ddf0:	ldr	sl, [pc, #644]	; 4e07c <fputs@plt+0x49768>
   4ddf4:	cmp	r4, #0
   4ddf8:	add	sl, pc, sl
   4ddfc:	add	r0, r0, #40	; 0x28
   4de00:	bic	ip, r0, #7
   4de04:	ldm	sl!, {r0, r1, r2, r3}
   4de08:	sub	sp, sp, ip
   4de0c:	add	r8, sp, #8
   4de10:	add	lr, r8, #25
   4de14:	mov	ip, r8
   4de18:	stmia	ip!, {r0, r1, r2, r3}
   4de1c:	ldm	sl, {r0, r1, r2}
   4de20:	stmia	ip!, {r0, r1}
   4de24:	strh	r2, [ip]
   4de28:	beq	4de3c <fputs@plt+0x49528>
   4de2c:	mov	r0, lr
   4de30:	mov	r1, r4
   4de34:	bl	3ff0 <stpcpy@plt>
   4de38:	mov	lr, r0
   4de3c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   4de40:	sub	sl, fp, #60	; 0x3c
   4de44:	ldr	r3, [pc, #564]	; 4e080 <fputs@plt+0x4976c>
   4de48:	mov	ip, #0
   4de4c:	mov	r1, #1
   4de50:	strb	ip, [lr]
   4de54:	add	r3, pc, r3
   4de58:	str	r2, [sp]
   4de5c:	mov	r0, sl
   4de60:	mov	r2, #18
   4de64:	str	ip, [fp, #-80]	; 0xffffffb0
   4de68:	bl	474c <__sprintf_chk@plt>
   4de6c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   4de70:	mov	r1, r5
   4de74:	mov	r0, r6
   4de78:	mov	r2, ip
   4de7c:	bl	10b50 <fputs@plt+0xc23c>
   4de80:	subs	r5, r0, #0
   4de84:	beq	4dea8 <fputs@plt+0x49594>
   4de88:	ldr	r1, [fp, #-72]	; 0xffffffb8
   4de8c:	mov	r0, r5
   4de90:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4de94:	ldr	r3, [r1]
   4de98:	cmp	r2, r3
   4de9c:	bne	4e024 <fputs@plt+0x49710>
   4dea0:	sub	sp, fp, #32
   4dea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4dea8:	mov	r2, r5
   4deac:	mov	r0, r6
   4deb0:	mov	r1, sl
   4deb4:	bl	10b50 <fputs@plt+0xc23c>
   4deb8:	subs	r5, r0, #0
   4debc:	bne	4de88 <fputs@plt+0x49574>
   4dec0:	mov	r0, r6
   4dec4:	bl	1119c <fputs@plt+0xc888>
   4dec8:	subs	r5, r0, #0
   4decc:	bne	4de88 <fputs@plt+0x49574>
   4ded0:	mov	r2, r5
   4ded4:	mov	r1, r7
   4ded8:	mov	r0, r6
   4dedc:	bl	10b50 <fputs@plt+0xc23c>
   4dee0:	subs	r5, r0, #0
   4dee4:	bne	4de88 <fputs@plt+0x49574>
   4dee8:	mov	r2, r5
   4deec:	mov	r0, r6
   4def0:	mov	r1, sl
   4def4:	bl	10b50 <fputs@plt+0xc23c>
   4def8:	subs	r5, r0, #0
   4defc:	bne	4de88 <fputs@plt+0x49574>
   4df00:	mov	r0, r6
   4df04:	bl	1119c <fputs@plt+0xc888>
   4df08:	subs	r5, r0, #0
   4df0c:	bne	4de88 <fputs@plt+0x49574>
   4df10:	mov	r2, r5
   4df14:	mov	r1, r9
   4df18:	mov	r0, r6
   4df1c:	bl	10b50 <fputs@plt+0xc23c>
   4df20:	subs	r5, r0, #0
   4df24:	bne	4de88 <fputs@plt+0x49574>
   4df28:	mov	r2, r5
   4df2c:	mov	r0, r6
   4df30:	mov	r1, sl
   4df34:	bl	10b50 <fputs@plt+0xc23c>
   4df38:	subs	r5, r0, #0
   4df3c:	bne	4de88 <fputs@plt+0x49574>
   4df40:	ldr	r1, [pc, #316]	; 4e084 <fputs@plt+0x49770>
   4df44:	mov	r2, r5
   4df48:	mov	r0, r6
   4df4c:	add	r1, pc, r1
   4df50:	bl	10b50 <fputs@plt+0xc23c>
   4df54:	subs	r5, r0, #0
   4df58:	bne	4de88 <fputs@plt+0x49574>
   4df5c:	mov	r0, r6
   4df60:	bl	1119c <fputs@plt+0xc888>
   4df64:	subs	r5, r0, #0
   4df68:	bne	4de88 <fputs@plt+0x49574>
   4df6c:	mov	r1, r8
   4df70:	mov	r0, r6
   4df74:	mov	r2, #0
   4df78:	bl	10b50 <fputs@plt+0xc23c>
   4df7c:	subs	r5, r0, #0
   4df80:	bne	4de88 <fputs@plt+0x49574>
   4df84:	mov	r2, r5
   4df88:	mov	r0, r6
   4df8c:	mov	r1, sl
   4df90:	bl	10b50 <fputs@plt+0xc23c>
   4df94:	subs	r5, r0, #0
   4df98:	bne	4de88 <fputs@plt+0x49574>
   4df9c:	ldr	r1, [pc, #228]	; 4e088 <fputs@plt+0x49774>
   4dfa0:	mov	r2, r5
   4dfa4:	mov	r0, r6
   4dfa8:	add	r1, pc, r1
   4dfac:	bl	10b50 <fputs@plt+0xc23c>
   4dfb0:	subs	r5, r0, #0
   4dfb4:	bne	4de88 <fputs@plt+0x49574>
   4dfb8:	ldr	r1, [pc, #204]	; 4e08c <fputs@plt+0x49778>
   4dfbc:	mov	r0, r4
   4dfc0:	add	r1, pc, r1
   4dfc4:	bl	4e988 <fputs@plt+0x4a074>
   4dfc8:	cmp	r0, #0
   4dfcc:	beq	4de88 <fputs@plt+0x49574>
   4dfd0:	ldr	r0, [pc, #184]	; 4e090 <fputs@plt+0x4977c>
   4dfd4:	mov	r1, r4
   4dfd8:	add	r0, pc, r0
   4dfdc:	bl	4f7e8 <fputs@plt+0x4aed4>
   4dfe0:	mov	r4, r0
   4dfe4:	mov	r0, r6
   4dfe8:	bl	1119c <fputs@plt+0xc888>
   4dfec:	subs	r5, r0, #0
   4dff0:	bne	4de88 <fputs@plt+0x49574>
   4dff4:	mov	r2, r5
   4dff8:	mov	r1, r4
   4dffc:	mov	r0, r6
   4e000:	bl	10b50 <fputs@plt+0xc23c>
   4e004:	subs	r5, r0, #0
   4e008:	bne	4de88 <fputs@plt+0x49574>
   4e00c:	mov	r2, r5
   4e010:	mov	r0, r6
   4e014:	mov	r1, sl
   4e018:	bl	10b50 <fputs@plt+0xc23c>
   4e01c:	mov	r5, r0
   4e020:	b	4de88 <fputs@plt+0x49574>
   4e024:	bl	453c <__stack_chk_fail@plt>
   4e028:	ldr	r0, [pc, #100]	; 4e094 <fputs@plt+0x49780>
   4e02c:	movw	r2, #1081	; 0x439
   4e030:	ldr	r1, [pc, #96]	; 4e098 <fputs@plt+0x49784>
   4e034:	ldr	r3, [pc, #96]	; 4e09c <fputs@plt+0x49788>
   4e038:	add	r0, pc, r0
   4e03c:	add	r1, pc, r1
   4e040:	add	r3, pc, r3
   4e044:	bl	5ac34 <fputs@plt+0x56320>
   4e048:	ldr	r0, [pc, #80]	; 4e0a0 <fputs@plt+0x4978c>
   4e04c:	movw	r2, #1080	; 0x438
   4e050:	ldr	r1, [pc, #76]	; 4e0a4 <fputs@plt+0x49790>
   4e054:	ldr	r3, [pc, #76]	; 4e0a8 <fputs@plt+0x49794>
   4e058:	add	r0, pc, r0
   4e05c:	add	r1, pc, r1
   4e060:	add	r3, pc, r3
   4e064:	bl	5ac34 <fputs@plt+0x56320>
   4e068:	andeq	sp, r3, r8, asr #29
   4e06c:	andeq	r0, r0, r0, lsr r4
   4e070:			; <UNDEFINED> instruction: 0x000238b4
   4e074:	andeq	r3, r2, ip, ror r8
   4e078:	andeq	r3, r2, r4, lsr r8
   4e07c:	andeq	r3, r2, ip, ror #15
   4e080:	andeq	r3, r2, ip, lsr #15
   4e084:	andeq	r3, r2, ip, lsr r6
   4e088:	andeq	r3, r2, r0, ror #11
   4e08c:	ldrdeq	r3, [r2], -r8
   4e090:	andeq	r3, r2, r8, asr #11
   4e094:	andeq	r7, r1, ip, lsl #7
   4e098:	andeq	r3, r2, ip, lsr #32
   4e09c:	andeq	r2, r2, r8, asr #31
   4e0a0:	muleq	r1, r4, sp
   4e0a4:	andeq	r3, r2, ip
   4e0a8:	andeq	r2, r2, r8, lsr #31
   4e0ac:	ldr	r3, [pc, #1024]	; 4e4b4 <fputs@plt+0x49ba0>
   4e0b0:	ldr	r2, [pc, #1024]	; 4e4b8 <fputs@plt+0x49ba4>
   4e0b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   4e0b8:	mov	r7, r0
   4e0bc:	ldr	r0, [pc, #1016]	; 4e4bc <fputs@plt+0x49ba8>
   4e0c0:	add	r3, pc, r3
   4e0c4:	add	r2, pc, r2
   4e0c8:	mov	r4, r1
   4e0cc:	sub	sp, sp, #276	; 0x114
   4e0d0:	ldr	r8, [r3, r0]
   4e0d4:	add	r6, sp, #224	; 0xe0
   4e0d8:	ldm	r2, {r0, r1, r2}
   4e0dc:	mov	r3, r6
   4e0e0:	ldr	ip, [r8]
   4e0e4:	stmia	r3!, {r0, r1}
   4e0e8:	add	r0, sp, #234	; 0xea
   4e0ec:	strh	r2, [r3]
   4e0f0:	mov	r1, #0
   4e0f4:	mov	r2, #32
   4e0f8:	str	ip, [sp, #268]	; 0x10c
   4e0fc:	bl	4014 <memset@plt>
   4e100:	cmp	r7, #0
   4e104:	beq	4e450 <fputs@plt+0x49b3c>
   4e108:	cmp	r4, #0
   4e10c:	beq	4e360 <fputs@plt+0x49a4c>
   4e110:	ldr	r2, [pc, #936]	; 4e4c0 <fputs@plt+0x49bac>
   4e114:	add	r5, sp, #32
   4e118:	mvn	r3, #0
   4e11c:	str	r3, [sp, #16]
   4e120:	add	r2, pc, r2
   4e124:	str	r3, [sp, #20]
   4e128:	str	r3, [sp, #24]
   4e12c:	ldm	r2, {r0, r1}
   4e130:	stm	r5, {r0, r1}
   4e134:	mov	r0, r4
   4e138:	bl	50f4c <fputs@plt+0x4c638>
   4e13c:	cmp	r0, #0
   4e140:	beq	4e3f0 <fputs@plt+0x49adc>
   4e144:	mov	r0, r4
   4e148:	add	r1, sp, #28
   4e14c:	bl	53304 <fputs@plt+0x4e9f0>
   4e150:	cmp	r0, #0
   4e154:	blt	4e234 <fputs@plt+0x49920>
   4e158:	add	r3, sp, #24
   4e15c:	ldr	r0, [sp, #28]
   4e160:	str	r3, [sp]
   4e164:	add	r1, sp, #16
   4e168:	add	r2, sp, #20
   4e16c:	mov	r3, #0
   4e170:	bl	5351c <fputs@plt+0x4ec08>
   4e174:	cmp	r0, #0
   4e178:	blt	4e234 <fputs@plt+0x49920>
   4e17c:	mov	r0, #1
   4e180:	mov	r1, #2
   4e184:	mov	r2, #0
   4e188:	mov	r3, r5
   4e18c:	bl	3f24 <socketpair@plt>
   4e190:	cmp	r0, #0
   4e194:	blt	4e34c <fputs@plt+0x49a38>
   4e198:	bl	46c8 <fork@plt>
   4e19c:	subs	r9, r0, #0
   4e1a0:	blt	4e34c <fputs@plt+0x49a38>
   4e1a4:	bne	4e3b8 <fputs@plt+0x49aa4>
   4e1a8:	ldr	r0, [sp, #32]
   4e1ac:	bl	4ec84 <fputs@plt+0x4a370>
   4e1b0:	str	r0, [sp, #32]
   4e1b4:	add	r0, sp, #16
   4e1b8:	mvn	r2, #0
   4e1bc:	ldm	r0, {r0, r1, r3}
   4e1c0:	bl	53868 <fputs@plt+0x4ef54>
   4e1c4:	cmp	r0, #0
   4e1c8:	blt	4e22c <fputs@plt+0x49918>
   4e1cc:	ldr	r0, [pc, #752]	; 4e4c4 <fputs@plt+0x49bb0>
   4e1d0:	mov	r1, #256	; 0x100
   4e1d4:	movt	r1, #8
   4e1d8:	add	r0, pc, r0
   4e1dc:	bl	43c8 <open64@plt>
   4e1e0:	subs	r6, r0, #0
   4e1e4:	blt	4e22c <fputs@plt+0x49918>
   4e1e8:	add	r9, sp, #184	; 0xb8
   4e1ec:	mov	r2, #36	; 0x24
   4e1f0:	mov	r3, #0
   4e1f4:	mov	r1, r9
   4e1f8:	bl	51018 <fputs@plt+0x4c704>
   4e1fc:	mov	r4, r0
   4e200:	mov	r0, r6
   4e204:	bl	4ec84 <fputs@plt+0x4a370>
   4e208:	cmp	r4, #36	; 0x24
   4e20c:	bne	4e22c <fputs@plt+0x49918>
   4e210:	mov	r1, r9
   4e214:	mov	r2, r4
   4e218:	ldr	r0, [sp, #36]	; 0x24
   4e21c:	mov	r3, #16384	; 0x4000
   4e220:	bl	45fc <send@plt>
   4e224:	cmp	r0, #36	; 0x24
   4e228:	beq	4e3fc <fputs@plt+0x49ae8>
   4e22c:	mov	r0, #1
   4e230:	bl	4104 <_exit@plt>
   4e234:	ldr	r3, [sp, #24]
   4e238:	mov	r9, r0
   4e23c:	mov	r0, r3
   4e240:	bl	4ec84 <fputs@plt+0x4a370>
   4e244:	ldr	r0, [sp, #20]
   4e248:	bl	4ec84 <fputs@plt+0x4a370>
   4e24c:	ldr	r0, [sp, #16]
   4e250:	bl	4ec84 <fputs@plt+0x4a370>
   4e254:	mov	r0, r5
   4e258:	bl	502fc <fputs@plt+0x4b9e8>
   4e25c:	cmp	r9, #0
   4e260:	addge	r4, sp, #40	; 0x28
   4e264:	blt	4e304 <fputs@plt+0x499f0>
   4e268:	add	r3, sp, #233	; 0xe9
   4e26c:	str	r3, [sp]
   4e270:	ldm	r4, {r0, r1, r2, r3}
   4e274:	bl	49e78 <fputs@plt+0x45564>
   4e278:	mov	r0, r6
   4e27c:	bl	42a8 <strlen@plt>
   4e280:	mov	r1, r6
   4e284:	mov	r2, r0
   4e288:	mov	r0, r7
   4e28c:	bl	10b50 <fputs@plt+0xc23c>
   4e290:	subs	r9, r0, #0
   4e294:	blt	4e2c0 <fputs@plt+0x499ac>
   4e298:	mov	r0, r7
   4e29c:	bl	110ec <fputs@plt+0xc7d8>
   4e2a0:	and	r9, r0, r0, asr #31
   4e2a4:	ldr	r2, [sp, #268]	; 0x10c
   4e2a8:	mov	r0, r9
   4e2ac:	ldr	r3, [r8]
   4e2b0:	cmp	r2, r3
   4e2b4:	bne	4e44c <fputs@plt+0x49b38>
   4e2b8:	add	sp, sp, #276	; 0x114
   4e2bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4e2c0:	bl	5b610 <fputs@plt+0x56cfc>
   4e2c4:	cmp	r0, #2
   4e2c8:	ble	4e2a4 <fputs@plt+0x49990>
   4e2cc:	ldr	lr, [pc, #500]	; 4e4c8 <fputs@plt+0x49bb4>
   4e2d0:	mov	r1, r9
   4e2d4:	ldr	ip, [pc, #496]	; 4e4cc <fputs@plt+0x49bb8>
   4e2d8:	mov	r0, #3
   4e2dc:	ldr	r2, [pc, #492]	; 4e4d0 <fputs@plt+0x49bbc>
   4e2e0:	add	lr, pc, lr
   4e2e4:	add	ip, pc, ip
   4e2e8:	movw	r3, #1219	; 0x4c3
   4e2ec:	add	r2, pc, r2
   4e2f0:	str	lr, [sp]
   4e2f4:	str	ip, [sp, #4]
   4e2f8:	bl	5ae90 <fputs@plt+0x5657c>
   4e2fc:	mov	r9, r0
   4e300:	b	4e2a4 <fputs@plt+0x49990>
   4e304:	bl	5b610 <fputs@plt+0x56cfc>
   4e308:	cmp	r0, #2
   4e30c:	ble	4e2a4 <fputs@plt+0x49990>
   4e310:	ldr	r2, [pc, #444]	; 4e4d4 <fputs@plt+0x49bc0>
   4e314:	mov	r1, r9
   4e318:	ldr	ip, [pc, #440]	; 4e4d8 <fputs@plt+0x49bc4>
   4e31c:	mov	r0, #3
   4e320:	add	r2, pc, r2
   4e324:	str	r2, [sp, #4]
   4e328:	ldr	r2, [pc, #428]	; 4e4dc <fputs@plt+0x49bc8>
   4e32c:	add	ip, pc, ip
   4e330:	str	r4, [sp, #8]
   4e334:	movw	r3, #1209	; 0x4b9
   4e338:	str	ip, [sp]
   4e33c:	add	r2, pc, r2
   4e340:	bl	5ae90 <fputs@plt+0x5657c>
   4e344:	mov	r9, r0
   4e348:	b	4e2a4 <fputs@plt+0x49990>
   4e34c:	bl	48cc <__errno_location@plt>
   4e350:	ldr	r3, [sp, #24]
   4e354:	ldr	r9, [r0]
   4e358:	rsb	r9, r9, #0
   4e35c:	b	4e23c <fputs@plt+0x49928>
   4e360:	add	r4, sp, #40	; 0x28
   4e364:	mov	r0, r4
   4e368:	bl	4a264 <fputs@plt+0x45950>
   4e36c:	subs	r9, r0, #0
   4e370:	bge	4e268 <fputs@plt+0x49954>
   4e374:	bl	5b610 <fputs@plt+0x56cfc>
   4e378:	cmp	r0, #2
   4e37c:	ble	4e2a4 <fputs@plt+0x49990>
   4e380:	ldr	lr, [pc, #344]	; 4e4e0 <fputs@plt+0x49bcc>
   4e384:	mov	r1, r9
   4e388:	ldr	ip, [pc, #340]	; 4e4e4 <fputs@plt+0x49bd0>
   4e38c:	mov	r0, #3
   4e390:	ldr	r2, [pc, #336]	; 4e4e8 <fputs@plt+0x49bd4>
   4e394:	add	lr, pc, lr
   4e398:	add	ip, pc, ip
   4e39c:	movw	r3, #1213	; 0x4bd
   4e3a0:	add	r2, pc, r2
   4e3a4:	str	lr, [sp]
   4e3a8:	str	ip, [sp, #4]
   4e3ac:	bl	5ae90 <fputs@plt+0x5657c>
   4e3b0:	mov	r9, r0
   4e3b4:	b	4e2a4 <fputs@plt+0x49990>
   4e3b8:	ldr	r0, [sp, #36]	; 0x24
   4e3bc:	bl	4ec84 <fputs@plt+0x4a370>
   4e3c0:	str	r0, [sp, #36]	; 0x24
   4e3c4:	add	r1, sp, #56	; 0x38
   4e3c8:	mov	r0, r9
   4e3cc:	bl	50c4c <fputs@plt+0x4c338>
   4e3d0:	cmp	r0, #0
   4e3d4:	blt	4e234 <fputs@plt+0x49920>
   4e3d8:	ldr	r3, [sp, #64]	; 0x40
   4e3dc:	cmp	r3, #1
   4e3e0:	beq	4e404 <fputs@plt+0x49af0>
   4e3e4:	ldr	r3, [sp, #24]
   4e3e8:	mvn	r9, #4
   4e3ec:	b	4e23c <fputs@plt+0x49928>
   4e3f0:	mvn	r3, #0
   4e3f4:	mvn	r9, #21
   4e3f8:	b	4e23c <fputs@plt+0x49928>
   4e3fc:	mov	r0, #0
   4e400:	bl	4104 <_exit@plt>
   4e404:	ldr	r3, [sp, #76]	; 0x4c
   4e408:	cmp	r3, #0
   4e40c:	bne	4e3e4 <fputs@plt+0x49ad0>
   4e410:	add	r9, sp, #184	; 0xb8
   4e414:	ldr	r0, [sp, #32]
   4e418:	mov	r2, #36	; 0x24
   4e41c:	mov	r1, r9
   4e420:	bl	3f60 <recv@plt>
   4e424:	cmp	r0, #36	; 0x24
   4e428:	bne	4e3e4 <fputs@plt+0x49ad0>
   4e42c:	mov	r0, r9
   4e430:	add	r1, sp, #40	; 0x28
   4e434:	mov	r3, #0
   4e438:	strb	r3, [sp, #220]	; 0xdc
   4e43c:	bl	49f0c <fputs@plt+0x455f8>
   4e440:	and	r9, r0, r0, asr #31
   4e444:	ldr	r3, [sp, #24]
   4e448:	b	4e23c <fputs@plt+0x49928>
   4e44c:	bl	453c <__stack_chk_fail@plt>
   4e450:	ldr	r0, [pc, #148]	; 4e4ec <fputs@plt+0x49bd8>
   4e454:	movw	r2, #1204	; 0x4b4
   4e458:	ldr	r1, [pc, #144]	; 4e4f0 <fputs@plt+0x49bdc>
   4e45c:	ldr	r3, [pc, #144]	; 4e4f4 <fputs@plt+0x49be0>
   4e460:	add	r0, pc, r0
   4e464:	add	r1, pc, r1
   4e468:	add	r3, pc, r3
   4e46c:	bl	5ac34 <fputs@plt+0x56320>
   4e470:	mov	r4, r0
   4e474:	ldr	r0, [sp, #24]
   4e478:	bl	4ec84 <fputs@plt+0x4a370>
   4e47c:	ldr	r0, [sp, #20]
   4e480:	bl	4ec84 <fputs@plt+0x4a370>
   4e484:	ldr	r0, [sp, #16]
   4e488:	bl	4ec84 <fputs@plt+0x4a370>
   4e48c:	mov	r0, r5
   4e490:	bl	502fc <fputs@plt+0x4b9e8>
   4e494:	mov	r0, r4
   4e498:	bl	4818 <_Unwind_Resume@plt>
   4e49c:	mov	r4, r0
   4e4a0:	b	4e48c <fputs@plt+0x49b78>
   4e4a4:	mov	r4, r0
   4e4a8:	b	4e484 <fputs@plt+0x49b70>
   4e4ac:	mov	r4, r0
   4e4b0:	b	4e47c <fputs@plt+0x49b68>
   4e4b4:	ldrdeq	sp, [r3], -r0
   4e4b8:	andeq	r3, r2, r8, lsl #6
   4e4bc:	andeq	r0, r0, r0, lsr r4
   4e4c0:			; <UNDEFINED> instruction: 0x00022eb4
   4e4c4:	ldrdeq	r2, [r2], -r8
   4e4c8:	andeq	r3, r2, r0, ror #9
   4e4cc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   4e4d0:	andeq	r2, r2, ip, ror sp
   4e4d4:	andeq	r3, r2, r8, ror #5
   4e4d8:	muleq	r2, r4, r4
   4e4dc:	andeq	r2, r2, ip, lsr #26
   4e4e0:	andeq	r3, r2, ip, lsr #8
   4e4e4:	muleq	r2, ip, r2
   4e4e8:	andeq	r2, r2, r8, asr #25
   4e4ec:	andeq	r4, r1, ip, lsl #19
   4e4f0:	andeq	r2, r2, r4, lsl #24
   4e4f4:			; <UNDEFINED> instruction: 0x000232b8
   4e4f8:	mov	r2, r0
   4e4fc:	ldr	r0, [pc, #8]	; 4e50c <fputs@plt+0x49bf8>
   4e500:	mov	r1, #10
   4e504:	add	r0, pc, r0
   4e508:	b	549e8 <fputs@plt+0x500d4>
   4e50c:	andeq	ip, r3, r0, asr #7
   4e510:	ldr	r3, [pc, #404]	; 4e6ac <fputs@plt+0x49d98>
   4e514:	ldr	r2, [pc, #404]	; 4e6b0 <fputs@plt+0x49d9c>
   4e518:	add	r3, pc, r3
   4e51c:	ldr	r0, [pc, #400]	; 4e6b4 <fputs@plt+0x49da0>
   4e520:	push	{r4, r5, r6, r7, lr}
   4e524:	sub	sp, sp, #20
   4e528:	ldr	r5, [r3, r2]
   4e52c:	add	r0, pc, r0
   4e530:	mov	r4, #0
   4e534:	str	r4, [sp, #4]
   4e538:	str	r4, [sp, #8]
   4e53c:	ldr	r3, [r5]
   4e540:	ldr	r6, [pc, #368]	; 4e6b8 <fputs@plt+0x49da4>
   4e544:	str	r3, [sp, #12]
   4e548:	bl	450c <__tls_get_addr@plt>
   4e54c:	ldrb	r2, [r6, r0]
   4e550:	mov	r3, r0
   4e554:	cmp	r2, r4
   4e558:	beq	4e588 <fputs@plt+0x49c74>
   4e55c:	ldr	r2, [pc, #344]	; 4e6bc <fputs@plt+0x49da8>
   4e560:	mov	r0, r4
   4e564:	ldr	r7, [r3, r2]
   4e568:	bl	4140 <free@plt>
   4e56c:	ldr	r2, [sp, #12]
   4e570:	ldr	r3, [r5]
   4e574:	mov	r0, r7
   4e578:	cmp	r2, r3
   4e57c:	bne	4e694 <fputs@plt+0x49d80>
   4e580:	add	sp, sp, #20
   4e584:	pop	{r4, r5, r6, r7, pc}
   4e588:	ldr	r0, [pc, #304]	; 4e6c0 <fputs@plt+0x49dac>
   4e58c:	add	r1, sp, #4
   4e590:	add	r0, pc, r0
   4e594:	bl	5e1d4 <fputs@plt+0x598c0>
   4e598:	cmp	r0, #0
   4e59c:	blt	4e5e4 <fputs@plt+0x49cd0>
   4e5a0:	ldr	r0, [sp, #4]
   4e5a4:	add	r1, sp, #8
   4e5a8:	bl	4eeec <fputs@plt+0x4a5d8>
   4e5ac:	cmp	r0, #0
   4e5b0:	blt	4e5e4 <fputs@plt+0x49cd0>
   4e5b4:	ldr	r0, [pc, #264]	; 4e6c4 <fputs@plt+0x49db0>
   4e5b8:	ldr	r4, [sp, #8]
   4e5bc:	add	r0, pc, r0
   4e5c0:	bl	450c <__tls_get_addr@plt>
   4e5c4:	ldr	r2, [pc, #240]	; 4e6bc <fputs@plt+0x49da8>
   4e5c8:	mov	r1, #1
   4e5cc:	mov	r7, r4
   4e5d0:	mov	r3, r0
   4e5d4:	ldr	r0, [sp, #4]
   4e5d8:	strb	r1, [r6, r3]
   4e5dc:	str	r4, [r3, r2]
   4e5e0:	b	4e568 <fputs@plt+0x49c54>
   4e5e4:	mov	r3, #37	; 0x25
   4e5e8:	mov	r0, #23
   4e5ec:	mov	r1, r3
   4e5f0:	str	r3, [sp, #8]
   4e5f4:	bl	4674 <prctl@plt>
   4e5f8:	ldr	r1, [sp, #8]
   4e5fc:	cmp	r0, #0
   4e600:	bge	4e674 <fputs@plt+0x49d60>
   4e604:	sub	r1, r1, #1
   4e608:	str	r1, [sp, #8]
   4e60c:	cmp	r1, #0
   4e610:	bne	4e62c <fputs@plt+0x49d18>
   4e614:	b	4e68c <fputs@plt+0x49d78>
   4e618:	ldr	r1, [sp, #8]
   4e61c:	sub	r1, r1, #1
   4e620:	str	r1, [sp, #8]
   4e624:	cmp	r1, #0
   4e628:	beq	4e68c <fputs@plt+0x49d78>
   4e62c:	mov	r0, #23
   4e630:	bl	4674 <prctl@plt>
   4e634:	cmp	r0, #0
   4e638:	blt	4e618 <fputs@plt+0x49d04>
   4e63c:	ldr	r7, [sp, #8]
   4e640:	ldr	r0, [pc, #128]	; 4e6c8 <fputs@plt+0x49db4>
   4e644:	add	r0, pc, r0
   4e648:	bl	450c <__tls_get_addr@plt>
   4e64c:	ldr	r2, [pc, #104]	; 4e6bc <fputs@plt+0x49da8>
   4e650:	mov	r1, #1
   4e654:	mov	r3, r0
   4e658:	ldr	r0, [sp, #4]
   4e65c:	strb	r1, [r6, r3]
   4e660:	str	r7, [r3, r2]
   4e664:	b	4e568 <fputs@plt+0x49c54>
   4e668:	ldr	r1, [sp, #8]
   4e66c:	add	r1, r1, #1
   4e670:	str	r1, [sp, #8]
   4e674:	add	r1, r1, #1
   4e678:	mov	r0, #23
   4e67c:	bl	4674 <prctl@plt>
   4e680:	cmp	r0, #0
   4e684:	bge	4e668 <fputs@plt+0x49d54>
   4e688:	b	4e63c <fputs@plt+0x49d28>
   4e68c:	mov	r7, r1
   4e690:	b	4e640 <fputs@plt+0x49d2c>
   4e694:	bl	453c <__stack_chk_fail@plt>
   4e698:	mov	r4, r0
   4e69c:	ldr	r0, [sp, #4]
   4e6a0:	bl	4140 <free@plt>
   4e6a4:	mov	r0, r4
   4e6a8:	bl	4818 <_Unwind_Resume@plt>
   4e6ac:	andeq	sp, r3, r8, ror r6
   4e6b0:	andeq	r0, r0, r0, lsr r4
   4e6b4:	andeq	sp, r3, r4, asr sl
   4e6b8:	andeq	r0, r0, r0, lsr r0
   4e6bc:	andeq	r0, r0, r4, lsr r0
   4e6c0:	andeq	r3, r2, ip, asr #4
   4e6c4:	andeq	sp, r3, r4, asr #19
   4e6c8:	andeq	sp, r3, ip, lsr r9
   4e6cc:	bic	r3, r0, #32
   4e6d0:	sub	r3, r3, #65	; 0x41
   4e6d4:	cmp	r3, #25
   4e6d8:	bls	4e700 <fputs@plt+0x49dec>
   4e6dc:	sub	r3, r0, #48	; 0x30
   4e6e0:	cmp	r3, #9
   4e6e4:	bls	4e700 <fputs@plt+0x49dec>
   4e6e8:	sub	r3, r0, #45	; 0x2d
   4e6ec:	cmp	r0, #95	; 0x5f
   4e6f0:	cmpne	r3, #1
   4e6f4:	movhi	r0, #0
   4e6f8:	movls	r0, #1
   4e6fc:	bx	lr
   4e700:	mov	r0, #1
   4e704:	bx	lr
   4e708:	push	{r3, r4, r5, r6, r7, lr}
   4e70c:	mov	r7, r1
   4e710:	ldrb	r3, [r0]
   4e714:	cmp	r3, #0
   4e718:	beq	4e78c <fputs@plt+0x49e78>
   4e71c:	mov	r4, #0
   4e720:	mov	r5, r0
   4e724:	mov	r6, r4
   4e728:	b	4e758 <fputs@plt+0x49e44>
   4e72c:	cmp	r3, #92	; 0x5c
   4e730:	mov	r1, r3
   4e734:	mov	r0, r7
   4e738:	beq	4e77c <fputs@plt+0x49e68>
   4e73c:	bl	3f9c <strchr@plt>
   4e740:	cmp	r0, #0
   4e744:	bne	4e784 <fputs@plt+0x49e70>
   4e748:	ldrb	r3, [r5, #1]!
   4e74c:	add	r4, r4, #1
   4e750:	cmp	r3, #0
   4e754:	beq	4e774 <fputs@plt+0x49e60>
   4e758:	cmp	r6, #0
   4e75c:	beq	4e72c <fputs@plt+0x49e18>
   4e760:	ldrb	r3, [r5, #1]!
   4e764:	mov	r6, #0
   4e768:	add	r4, r4, #1
   4e76c:	cmp	r3, #0
   4e770:	bne	4e758 <fputs@plt+0x49e44>
   4e774:	rsb	r0, r6, r4
   4e778:	pop	{r3, r4, r5, r6, r7, pc}
   4e77c:	mov	r6, #1
   4e780:	b	4e748 <fputs@plt+0x49e34>
   4e784:	mov	r0, r4
   4e788:	pop	{r3, r4, r5, r6, r7, pc}
   4e78c:	mov	r0, r3
   4e790:	pop	{r3, r4, r5, r6, r7, pc}
   4e794:	push	{r4, lr}
   4e798:	adds	r4, r2, #0
   4e79c:	movne	r4, #1
   4e7a0:	cmp	r1, #0
   4e7a4:	movne	r3, #0
   4e7a8:	andeq	r3, r4, #1
   4e7ac:	cmp	r3, #0
   4e7b0:	bne	4e7f0 <fputs@plt+0x49edc>
   4e7b4:	cmp	r4, #0
   4e7b8:	beq	4e7e8 <fputs@plt+0x49ed4>
   4e7bc:	ldr	ip, [r1]
   4e7c0:	cmp	ip, r0
   4e7c4:	bne	4e7d8 <fputs@plt+0x49ec4>
   4e7c8:	b	4e7e8 <fputs@plt+0x49ed4>
   4e7cc:	ldr	ip, [r1, #4]!
   4e7d0:	cmp	ip, r0
   4e7d4:	beq	4e7e8 <fputs@plt+0x49ed4>
   4e7d8:	add	r3, r3, #1
   4e7dc:	cmp	r2, r3
   4e7e0:	bhi	4e7cc <fputs@plt+0x49eb8>
   4e7e4:	mov	r4, #0
   4e7e8:	mov	r0, r4
   4e7ec:	pop	{r4, pc}
   4e7f0:	ldr	r0, [pc, #24]	; 4e810 <fputs@plt+0x49efc>
   4e7f4:	movw	r2, #1857	; 0x741
   4e7f8:	ldr	r1, [pc, #20]	; 4e814 <fputs@plt+0x49f00>
   4e7fc:	ldr	r3, [pc, #20]	; 4e818 <fputs@plt+0x49f04>
   4e800:	add	r0, pc, r0
   4e804:	add	r1, pc, r1
   4e808:	add	r3, pc, r3
   4e80c:	bl	5ac34 <fputs@plt+0x56320>
   4e810:	ldrdeq	r3, [r2], -r8
   4e814:	andeq	r3, r2, ip, ror #5
   4e818:	andeq	r4, r2, r4, lsl r8
   4e81c:	ldr	r3, [pc, #164]	; 4e8c8 <fputs@plt+0x49fb4>
   4e820:	mov	r1, #0
   4e824:	ldr	r2, [pc, #160]	; 4e8cc <fputs@plt+0x49fb8>
   4e828:	add	r3, pc, r3
   4e82c:	ldr	r0, [pc, #156]	; 4e8d0 <fputs@plt+0x49fbc>
   4e830:	push	{r4, lr}
   4e834:	sub	sp, sp, #96	; 0x60
   4e838:	ldr	r4, [r3, r2]
   4e83c:	add	r0, pc, r0
   4e840:	ldr	r3, [r4]
   4e844:	str	r3, [sp, #92]	; 0x5c
   4e848:	bl	4194 <access@plt>
   4e84c:	cmp	r0, #0
   4e850:	blt	4e898 <fputs@plt+0x49f84>
   4e854:	ldr	r0, [pc, #120]	; 4e8d4 <fputs@plt+0x49fc0>
   4e858:	mov	r1, sp
   4e85c:	add	r0, pc, r0
   4e860:	bl	3e34 <statfs64@plt>
   4e864:	cmp	r0, #0
   4e868:	blt	4e898 <fputs@plt+0x49f84>
   4e86c:	ldr	r0, [sp]
   4e870:	movw	r2, #22774	; 0x58f6
   4e874:	movw	r3, #6548	; 0x1994
   4e878:	movt	r2, #34180	; 0x8584
   4e87c:	movt	r3, #258	; 0x102
   4e880:	cmp	r0, r3
   4e884:	cmpne	r0, r2
   4e888:	movne	r0, #0
   4e88c:	moveq	r0, #1
   4e890:	mov	ip, r0
   4e894:	b	4e8a0 <fputs@plt+0x49f8c>
   4e898:	mov	r0, #0
   4e89c:	mov	ip, r0
   4e8a0:	ldr	r1, [sp, #92]	; 0x5c
   4e8a4:	ldr	r3, [pc, #44]	; 4e8d8 <fputs@plt+0x49fc4>
   4e8a8:	ldr	r2, [r4]
   4e8ac:	add	r3, pc, r3
   4e8b0:	cmp	r1, r2
   4e8b4:	str	ip, [r3]
   4e8b8:	bne	4e8c4 <fputs@plt+0x49fb0>
   4e8bc:	add	sp, sp, #96	; 0x60
   4e8c0:	pop	{r4, pc}
   4e8c4:	bl	453c <__stack_chk_fail@plt>
   4e8c8:	andeq	sp, r3, r8, ror #6
   4e8cc:	andeq	r0, r0, r0, lsr r4
   4e8d0:	andeq	r3, r2, r8, asr #5
   4e8d4:	andeq	sl, r1, r4, lsr r6
   4e8d8:	andeq	sp, r3, r0, lsl r8
   4e8dc:	ldr	r0, [pc, #92]	; 4e940 <fputs@plt+0x4a02c>
   4e8e0:	push	{r3, r4, r5, lr}
   4e8e4:	add	r0, pc, r0
   4e8e8:	bl	450c <__tls_get_addr@plt>
   4e8ec:	ldr	r4, [pc, #80]	; 4e944 <fputs@plt+0x4a030>
   4e8f0:	ldr	r3, [r0, r4]
   4e8f4:	mov	r5, r0
   4e8f8:	cmp	r3, #0
   4e8fc:	beq	4e908 <fputs@plt+0x49ff4>
   4e900:	mov	r0, r3
   4e904:	pop	{r3, r4, r5, pc}
   4e908:	mov	r0, #30
   4e90c:	bl	3e94 <sysconf@plt>
   4e910:	cmp	r0, #0
   4e914:	ble	4e920 <fputs@plt+0x4a00c>
   4e918:	str	r0, [r5, r4]
   4e91c:	pop	{r3, r4, r5, pc}
   4e920:	ldr	r0, [pc, #32]	; 4e948 <fputs@plt+0x4a034>
   4e924:	mov	r2, #115	; 0x73
   4e928:	ldr	r1, [pc, #28]	; 4e94c <fputs@plt+0x4a038>
   4e92c:	ldr	r3, [pc, #28]	; 4e950 <fputs@plt+0x4a03c>
   4e930:	add	r0, pc, r0
   4e934:	add	r1, pc, r1
   4e938:	add	r3, pc, r3
   4e93c:	bl	5ac34 <fputs@plt+0x56320>
   4e940:	muleq	r3, ip, r6
   4e944:	andeq	r0, r0, r8, lsr r0
   4e948:	andeq	lr, r1, r4, lsl r7
   4e94c:			; <UNDEFINED> instruction: 0x000231bc
   4e950:	andeq	r4, r2, r8, ror #14
   4e954:	cmp	r0, #0
   4e958:	cmpne	r1, #0
   4e95c:	push	{r3, lr}
   4e960:	bne	4e978 <fputs@plt+0x4a064>
   4e964:	cmp	r0, #0
   4e968:	cmpeq	r1, #0
   4e96c:	movne	r0, #0
   4e970:	moveq	r0, #1
   4e974:	pop	{r3, pc}
   4e978:	bl	489c <strcmp@plt>
   4e97c:	rsbs	r0, r0, #1
   4e980:	movcc	r0, #0
   4e984:	pop	{r3, pc}
   4e988:	push	{r4, r5, r6, lr}
   4e98c:	subs	r6, r0, #0
   4e990:	mov	r4, r1
   4e994:	beq	4e9f4 <fputs@plt+0x4a0e0>
   4e998:	cmp	r1, #0
   4e99c:	beq	4ea14 <fputs@plt+0x4a100>
   4e9a0:	bl	42a8 <strlen@plt>
   4e9a4:	mov	r5, r0
   4e9a8:	mov	r0, r4
   4e9ac:	bl	42a8 <strlen@plt>
   4e9b0:	subs	r2, r0, #0
   4e9b4:	beq	4e9e4 <fputs@plt+0x4a0d0>
   4e9b8:	cmp	r5, r2
   4e9bc:	bcc	4e9ec <fputs@plt+0x4a0d8>
   4e9c0:	rsb	r5, r2, r5
   4e9c4:	mov	r1, r4
   4e9c8:	add	r6, r6, r5
   4e9cc:	mov	r0, r6
   4e9d0:	bl	3e7c <memcmp@plt>
   4e9d4:	cmp	r0, #0
   4e9d8:	moveq	r0, r6
   4e9dc:	movne	r0, #0
   4e9e0:	pop	{r4, r5, r6, pc}
   4e9e4:	add	r0, r6, r5
   4e9e8:	pop	{r4, r5, r6, pc}
   4e9ec:	mov	r0, #0
   4e9f0:	pop	{r4, r5, r6, pc}
   4e9f4:	ldr	r0, [pc, #56]	; 4ea34 <fputs@plt+0x4a120>
   4e9f8:	mov	r2, #137	; 0x89
   4e9fc:	ldr	r1, [pc, #52]	; 4ea38 <fputs@plt+0x4a124>
   4ea00:	ldr	r3, [pc, #52]	; 4ea3c <fputs@plt+0x4a128>
   4ea04:	add	r0, pc, r0
   4ea08:	add	r1, pc, r1
   4ea0c:	add	r3, pc, r3
   4ea10:	bl	5ac34 <fputs@plt+0x56320>
   4ea14:	ldr	r0, [pc, #36]	; 4ea40 <fputs@plt+0x4a12c>
   4ea18:	mov	r2, #138	; 0x8a
   4ea1c:	ldr	r1, [pc, #32]	; 4ea44 <fputs@plt+0x4a130>
   4ea20:	ldr	r3, [pc, #32]	; 4ea48 <fputs@plt+0x4a134>
   4ea24:	add	r0, pc, r0
   4ea28:	add	r1, pc, r1
   4ea2c:	add	r3, pc, r3
   4ea30:	bl	5ac34 <fputs@plt+0x56320>
   4ea34:	andeq	sl, r1, r0, asr r4
   4ea38:	andeq	r3, r2, r8, ror #1
   4ea3c:	andeq	r4, r2, r0, lsr #14
   4ea40:	strdeq	r3, [r2], -r4
   4ea44:	andeq	r3, r2, r8, asr #1
   4ea48:	andeq	r4, r2, r0, lsl #14
   4ea4c:	push	{r4, lr}
   4ea50:	subs	r4, r0, #0
   4ea54:	beq	4ebbc <fputs@plt+0x4a2a8>
   4ea58:	ldrb	r3, [r4]
   4ea5c:	cmp	r3, #46	; 0x2e
   4ea60:	beq	4eac0 <fputs@plt+0x4a1ac>
   4ea64:	ldr	r1, [pc, #368]	; 4ebdc <fputs@plt+0x4a2c8>
   4ea68:	add	r1, pc, r1
   4ea6c:	bl	489c <strcmp@plt>
   4ea70:	cmp	r0, #0
   4ea74:	beq	4eac0 <fputs@plt+0x4a1ac>
   4ea78:	ldr	r1, [pc, #352]	; 4ebe0 <fputs@plt+0x4a2cc>
   4ea7c:	mov	r0, r4
   4ea80:	add	r1, pc, r1
   4ea84:	bl	489c <strcmp@plt>
   4ea88:	cmp	r0, #0
   4ea8c:	beq	4eac0 <fputs@plt+0x4a1ac>
   4ea90:	ldr	r1, [pc, #332]	; 4ebe4 <fputs@plt+0x4a2d0>
   4ea94:	mov	r0, r4
   4ea98:	add	r1, pc, r1
   4ea9c:	bl	489c <strcmp@plt>
   4eaa0:	cmp	r0, #0
   4eaa4:	beq	4eac0 <fputs@plt+0x4a1ac>
   4eaa8:	ldr	r1, [pc, #312]	; 4ebe8 <fputs@plt+0x4a2d4>
   4eaac:	mov	r0, r4
   4eab0:	add	r1, pc, r1
   4eab4:	bl	4e988 <fputs@plt+0x4a074>
   4eab8:	cmp	r0, #0
   4eabc:	beq	4eac8 <fputs@plt+0x4a1b4>
   4eac0:	mov	r0, #1
   4eac4:	pop	{r4, pc}
   4eac8:	ldr	r1, [pc, #284]	; 4ebec <fputs@plt+0x4a2d8>
   4eacc:	mov	r0, r4
   4ead0:	add	r1, pc, r1
   4ead4:	bl	4e988 <fputs@plt+0x4a074>
   4ead8:	cmp	r0, #0
   4eadc:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eae0:	ldr	r1, [pc, #264]	; 4ebf0 <fputs@plt+0x4a2dc>
   4eae4:	mov	r0, r4
   4eae8:	add	r1, pc, r1
   4eaec:	bl	4e988 <fputs@plt+0x4a074>
   4eaf0:	cmp	r0, #0
   4eaf4:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eaf8:	ldr	r1, [pc, #244]	; 4ebf4 <fputs@plt+0x4a2e0>
   4eafc:	mov	r0, r4
   4eb00:	add	r1, pc, r1
   4eb04:	bl	4e988 <fputs@plt+0x4a074>
   4eb08:	cmp	r0, #0
   4eb0c:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eb10:	ldr	r1, [pc, #224]	; 4ebf8 <fputs@plt+0x4a2e4>
   4eb14:	mov	r0, r4
   4eb18:	add	r1, pc, r1
   4eb1c:	bl	4e988 <fputs@plt+0x4a074>
   4eb20:	cmp	r0, #0
   4eb24:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eb28:	ldr	r1, [pc, #204]	; 4ebfc <fputs@plt+0x4a2e8>
   4eb2c:	mov	r0, r4
   4eb30:	add	r1, pc, r1
   4eb34:	bl	4e988 <fputs@plt+0x4a074>
   4eb38:	cmp	r0, #0
   4eb3c:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eb40:	ldr	r1, [pc, #184]	; 4ec00 <fputs@plt+0x4a2ec>
   4eb44:	mov	r0, r4
   4eb48:	add	r1, pc, r1
   4eb4c:	bl	4e988 <fputs@plt+0x4a074>
   4eb50:	cmp	r0, #0
   4eb54:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eb58:	ldr	r1, [pc, #164]	; 4ec04 <fputs@plt+0x4a2f0>
   4eb5c:	mov	r0, r4
   4eb60:	add	r1, pc, r1
   4eb64:	bl	4e988 <fputs@plt+0x4a074>
   4eb68:	cmp	r0, #0
   4eb6c:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eb70:	ldr	r1, [pc, #144]	; 4ec08 <fputs@plt+0x4a2f4>
   4eb74:	mov	r0, r4
   4eb78:	add	r1, pc, r1
   4eb7c:	bl	4e988 <fputs@plt+0x4a074>
   4eb80:	cmp	r0, #0
   4eb84:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eb88:	ldr	r1, [pc, #124]	; 4ec0c <fputs@plt+0x4a2f8>
   4eb8c:	mov	r0, r4
   4eb90:	add	r1, pc, r1
   4eb94:	bl	4e988 <fputs@plt+0x4a074>
   4eb98:	cmp	r0, #0
   4eb9c:	bne	4eac0 <fputs@plt+0x4a1ac>
   4eba0:	ldr	r1, [pc, #104]	; 4ec10 <fputs@plt+0x4a2fc>
   4eba4:	mov	r0, r4
   4eba8:	add	r1, pc, r1
   4ebac:	bl	4e988 <fputs@plt+0x4a074>
   4ebb0:	adds	r0, r0, #0
   4ebb4:	movne	r0, #1
   4ebb8:	pop	{r4, pc}
   4ebbc:	ldr	r0, [pc, #80]	; 4ec14 <fputs@plt+0x4a300>
   4ebc0:	movw	r2, #1779	; 0x6f3
   4ebc4:	ldr	r1, [pc, #76]	; 4ec18 <fputs@plt+0x4a304>
   4ebc8:	ldr	r3, [pc, #76]	; 4ec1c <fputs@plt+0x4a308>
   4ebcc:	add	r0, pc, r0
   4ebd0:	add	r1, pc, r1
   4ebd4:	add	r3, pc, r3
   4ebd8:	bl	5ac34 <fputs@plt+0x56320>
   4ebdc:	strheq	r3, [r2], -r8
   4ebe0:	andeq	r3, r2, ip, lsr #1
   4ebe4:	andeq	r3, r2, r0, lsr #1
   4ebe8:	muleq	r2, r8, r0
   4ebec:	andeq	r3, r2, r0, lsl #1
   4ebf0:	andeq	r3, r2, r4, ror r0
   4ebf4:	andeq	r3, r2, r8, rrx
   4ebf8:	andeq	r3, r2, ip, asr r0
   4ebfc:	andeq	r3, r2, r0, asr r0
   4ec00:	andeq	r3, r2, r4, asr #32
   4ec04:	andeq	r3, r2, r8, lsr r0
   4ec08:	andeq	r3, r2, ip, lsr #32
   4ec0c:	andeq	r3, r2, r4, lsr #32
   4ec10:	andeq	r3, r2, ip, lsl r0
   4ec14:	andeq	r6, r1, r8, ror #23
   4ec18:	andeq	r2, r2, r0, lsr #30
   4ec1c:	andeq	r4, r2, r0, lsr #9
   4ec20:	cmp	r0, #0
   4ec24:	push	{r3, lr}
   4ec28:	blt	4ec58 <fputs@plt+0x4a344>
   4ec2c:	bl	4470 <close@plt>
   4ec30:	cmp	r0, #0
   4ec34:	blt	4ec40 <fputs@plt+0x4a32c>
   4ec38:	mov	r0, #0
   4ec3c:	pop	{r3, pc}
   4ec40:	bl	48cc <__errno_location@plt>
   4ec44:	ldr	r0, [r0]
   4ec48:	cmp	r0, #4
   4ec4c:	beq	4ec38 <fputs@plt+0x4a324>
   4ec50:	rsb	r0, r0, #0
   4ec54:	pop	{r3, pc}
   4ec58:	ldr	r0, [pc, #24]	; 4ec78 <fputs@plt+0x4a364>
   4ec5c:	mov	r2, #253	; 0xfd
   4ec60:	ldr	r1, [pc, #20]	; 4ec7c <fputs@plt+0x4a368>
   4ec64:	ldr	r3, [pc, #20]	; 4ec80 <fputs@plt+0x4a36c>
   4ec68:	add	r0, pc, r0
   4ec6c:	add	r1, pc, r1
   4ec70:	add	r3, pc, r3
   4ec74:	bl	5ac34 <fputs@plt+0x56320>
   4ec78:	andeq	r1, r2, r8, lsr r1
   4ec7c:	andeq	r2, r2, r4, lsl #29
   4ec80:	andeq	r4, r2, r0, ror #9
   4ec84:	push	{r3, r4, r5, lr}
   4ec88:	subs	r5, r0, #0
   4ec8c:	blt	4ecb0 <fputs@plt+0x4a39c>
   4ec90:	bl	48cc <__errno_location@plt>
   4ec94:	mov	r4, r0
   4ec98:	mov	r0, r5
   4ec9c:	ldr	r5, [r4]
   4eca0:	bl	4ec20 <fputs@plt+0x4a30c>
   4eca4:	cmn	r0, #9
   4eca8:	strne	r5, [r4]
   4ecac:	beq	4ecb8 <fputs@plt+0x4a3a4>
   4ecb0:	mvn	r0, #0
   4ecb4:	pop	{r3, r4, r5, pc}
   4ecb8:	ldr	r0, [pc, #32]	; 4ece0 <fputs@plt+0x4a3cc>
   4ecbc:	movw	r2, #291	; 0x123
   4ecc0:	ldr	r1, [pc, #28]	; 4ece4 <fputs@plt+0x4a3d0>
   4ecc4:	ldr	r3, [pc, #28]	; 4ece8 <fputs@plt+0x4a3d4>
   4ecc8:	add	r0, pc, r0
   4eccc:	add	r1, pc, r1
   4ecd0:	add	r3, pc, r3
   4ecd4:	bl	5ac34 <fputs@plt+0x56320>
   4ecd8:	str	r5, [r4]
   4ecdc:	bl	4818 <_Unwind_Resume@plt>
   4ece0:	andeq	r2, r2, ip, lsl #30
   4ece4:	andeq	r2, r2, r4, lsr #28
   4ece8:			; <UNDEFINED> instruction: 0x000244b4
   4ecec:	adds	r3, r1, #0
   4ecf0:	push	{r4, r5, r6, lr}
   4ecf4:	movne	r3, #1
   4ecf8:	cmp	r0, #0
   4ecfc:	movne	r4, #0
   4ed00:	andeq	r4, r3, #1
   4ed04:	mov	r6, r1
   4ed08:	cmp	r4, #0
   4ed0c:	bne	4ed34 <fputs@plt+0x4a420>
   4ed10:	cmp	r3, #0
   4ed14:	popeq	{r4, r5, r6, pc}
   4ed18:	sub	r5, r0, #4
   4ed1c:	add	r4, r4, #1
   4ed20:	ldr	r0, [r5, #4]!
   4ed24:	bl	4ec84 <fputs@plt+0x4a370>
   4ed28:	cmp	r6, r4
   4ed2c:	bhi	4ed1c <fputs@plt+0x4a408>
   4ed30:	pop	{r4, r5, r6, pc}
   4ed34:	ldr	r0, [pc, #24]	; 4ed54 <fputs@plt+0x4a440>
   4ed38:	mov	r2, #300	; 0x12c
   4ed3c:	ldr	r1, [pc, #20]	; 4ed58 <fputs@plt+0x4a444>
   4ed40:	ldr	r3, [pc, #20]	; 4ed5c <fputs@plt+0x4a448>
   4ed44:	add	r0, pc, r0
   4ed48:	add	r1, pc, r1
   4ed4c:	add	r3, pc, r3
   4ed50:	bl	5ac34 <fputs@plt+0x56320>
   4ed54:	andeq	r2, r2, ip, lsr #29
   4ed58:	andeq	r2, r2, r8, lsr #27
   4ed5c:			; <UNDEFINED> instruction: 0x000244b4
   4ed60:	push	{r3, r4, r5, lr}
   4ed64:	subs	r4, r0, #0
   4ed68:	beq	4ee98 <fputs@plt+0x4a584>
   4ed6c:	ldrb	r5, [r4]
   4ed70:	cmp	r5, #49	; 0x31
   4ed74:	bne	4ed8c <fputs@plt+0x4a478>
   4ed78:	ldrb	r3, [r4, #1]
   4ed7c:	cmp	r3, #0
   4ed80:	bne	4ed8c <fputs@plt+0x4a478>
   4ed84:	mov	r0, #1
   4ed88:	pop	{r3, r4, r5, pc}
   4ed8c:	ldr	r1, [pc, #292]	; 4eeb8 <fputs@plt+0x4a5a4>
   4ed90:	mov	r0, r4
   4ed94:	add	r1, pc, r1
   4ed98:	bl	3fa8 <strcasecmp@plt>
   4ed9c:	cmp	r0, #0
   4eda0:	beq	4ed84 <fputs@plt+0x4a470>
   4eda4:	ldr	r1, [pc, #272]	; 4eebc <fputs@plt+0x4a5a8>
   4eda8:	mov	r0, r4
   4edac:	add	r1, pc, r1
   4edb0:	bl	3fa8 <strcasecmp@plt>
   4edb4:	cmp	r0, #0
   4edb8:	beq	4ed84 <fputs@plt+0x4a470>
   4edbc:	ldr	r1, [pc, #252]	; 4eec0 <fputs@plt+0x4a5ac>
   4edc0:	mov	r0, r4
   4edc4:	add	r1, pc, r1
   4edc8:	bl	3fa8 <strcasecmp@plt>
   4edcc:	cmp	r0, #0
   4edd0:	beq	4ed84 <fputs@plt+0x4a470>
   4edd4:	ldr	r1, [pc, #232]	; 4eec4 <fputs@plt+0x4a5b0>
   4edd8:	mov	r0, r4
   4eddc:	add	r1, pc, r1
   4ede0:	bl	3fa8 <strcasecmp@plt>
   4ede4:	cmp	r0, #0
   4ede8:	beq	4ed84 <fputs@plt+0x4a470>
   4edec:	ldr	r1, [pc, #212]	; 4eec8 <fputs@plt+0x4a5b4>
   4edf0:	mov	r0, r4
   4edf4:	add	r1, pc, r1
   4edf8:	bl	3fa8 <strcasecmp@plt>
   4edfc:	cmp	r0, #0
   4ee00:	beq	4ed84 <fputs@plt+0x4a470>
   4ee04:	cmp	r5, #48	; 0x30
   4ee08:	beq	4ee88 <fputs@plt+0x4a574>
   4ee0c:	ldr	r1, [pc, #184]	; 4eecc <fputs@plt+0x4a5b8>
   4ee10:	mov	r0, r4
   4ee14:	add	r1, pc, r1
   4ee18:	bl	3fa8 <strcasecmp@plt>
   4ee1c:	cmp	r0, #0
   4ee20:	popeq	{r3, r4, r5, pc}
   4ee24:	ldr	r1, [pc, #164]	; 4eed0 <fputs@plt+0x4a5bc>
   4ee28:	mov	r0, r4
   4ee2c:	add	r1, pc, r1
   4ee30:	bl	3fa8 <strcasecmp@plt>
   4ee34:	cmp	r0, #0
   4ee38:	popeq	{r3, r4, r5, pc}
   4ee3c:	ldr	r1, [pc, #144]	; 4eed4 <fputs@plt+0x4a5c0>
   4ee40:	mov	r0, r4
   4ee44:	add	r1, pc, r1
   4ee48:	bl	3fa8 <strcasecmp@plt>
   4ee4c:	cmp	r0, #0
   4ee50:	popeq	{r3, r4, r5, pc}
   4ee54:	ldr	r1, [pc, #124]	; 4eed8 <fputs@plt+0x4a5c4>
   4ee58:	mov	r0, r4
   4ee5c:	add	r1, pc, r1
   4ee60:	bl	3fa8 <strcasecmp@plt>
   4ee64:	cmp	r0, #0
   4ee68:	popeq	{r3, r4, r5, pc}
   4ee6c:	ldr	r1, [pc, #104]	; 4eedc <fputs@plt+0x4a5c8>
   4ee70:	mov	r0, r4
   4ee74:	add	r1, pc, r1
   4ee78:	bl	3fa8 <strcasecmp@plt>
   4ee7c:	cmp	r0, #0
   4ee80:	mvnne	r0, #21
   4ee84:	pop	{r3, r4, r5, pc}
   4ee88:	ldrb	r0, [r4, #1]
   4ee8c:	cmp	r0, #0
   4ee90:	popeq	{r3, r4, r5, pc}
   4ee94:	b	4ee0c <fputs@plt+0x4a4f8>
   4ee98:	ldr	r0, [pc, #64]	; 4eee0 <fputs@plt+0x4a5cc>
   4ee9c:	movw	r2, #318	; 0x13e
   4eea0:	ldr	r1, [pc, #60]	; 4eee4 <fputs@plt+0x4a5d0>
   4eea4:	ldr	r3, [pc, #60]	; 4eee8 <fputs@plt+0x4a5d4>
   4eea8:	add	r0, pc, r0
   4eeac:	add	r1, pc, r1
   4eeb0:	add	r3, pc, r3
   4eeb4:	bl	5ac34 <fputs@plt+0x56320>
   4eeb8:	andeq	r7, r1, r8, lsr #31
   4eebc:	andeq	r4, r2, r8, lsr ip
   4eec0:	andeq	r2, r2, r0, asr #28
   4eec4:	andeq	r2, r2, r4, lsl #29
   4eec8:	muleq	r1, ip, r2
   4eecc:	andeq	r7, r1, ip, lsr #30
   4eed0:	andeq	lr, r1, r4, lsr #15
   4eed4:	andeq	r4, r2, r4, lsr #31
   4eed8:	muleq	r2, r8, r7
   4eedc:	muleq	r2, r8, sp
   4eee0:	andeq	lr, r1, ip, lsl #30
   4eee4:	andeq	r2, r2, r4, asr #24
   4eee8:	andeq	r4, r2, ip, asr #7
   4eeec:	ldr	r3, [pc, #248]	; 4efec <fputs@plt+0x4a6d8>
   4eef0:	ldr	r2, [pc, #248]	; 4eff0 <fputs@plt+0x4a6dc>
   4eef4:	add	r3, pc, r3
   4eef8:	push	{r4, r5, r6, r7, r8, lr}
   4eefc:	subs	r7, r0, #0
   4ef00:	ldr	r5, [r3, r2]
   4ef04:	sub	sp, sp, #8
   4ef08:	mov	r4, #0
   4ef0c:	mov	r8, r1
   4ef10:	str	r4, [sp]
   4ef14:	ldr	r3, [r5]
   4ef18:	str	r3, [sp, #4]
   4ef1c:	beq	4efcc <fputs@plt+0x4a6b8>
   4ef20:	cmp	r1, #0
   4ef24:	beq	4efac <fputs@plt+0x4a698>
   4ef28:	bl	48cc <__errno_location@plt>
   4ef2c:	mov	r2, r4
   4ef30:	mov	r1, sp
   4ef34:	str	r4, [r0]
   4ef38:	mov	r6, r0
   4ef3c:	mov	r0, r7
   4ef40:	bl	42e4 <strtoul@plt>
   4ef44:	ldr	r3, [sp]
   4ef48:	cmp	r3, #0
   4ef4c:	beq	4efa0 <fputs@plt+0x4a68c>
   4ef50:	cmp	r7, r3
   4ef54:	beq	4efa0 <fputs@plt+0x4a68c>
   4ef58:	ldrb	r3, [r3]
   4ef5c:	cmp	r3, #0
   4ef60:	ldr	r3, [r6]
   4ef64:	beq	4ef90 <fputs@plt+0x4a67c>
   4ef68:	cmp	r3, #0
   4ef6c:	rsbgt	r3, r3, #0
   4ef70:	mvnle	r3, #21
   4ef74:	ldr	r2, [sp, #4]
   4ef78:	mov	r0, r3
   4ef7c:	ldr	r3, [r5]
   4ef80:	cmp	r2, r3
   4ef84:	bne	4efa8 <fputs@plt+0x4a694>
   4ef88:	add	sp, sp, #8
   4ef8c:	pop	{r4, r5, r6, r7, r8, pc}
   4ef90:	cmp	r3, #0
   4ef94:	streq	r0, [r8]
   4ef98:	beq	4ef74 <fputs@plt+0x4a660>
   4ef9c:	b	4ef68 <fputs@plt+0x4a654>
   4efa0:	ldr	r3, [r6]
   4efa4:	b	4ef68 <fputs@plt+0x4a654>
   4efa8:	bl	453c <__stack_chk_fail@plt>
   4efac:	ldr	r0, [pc, #64]	; 4eff4 <fputs@plt+0x4a6e0>
   4efb0:	movw	r2, #386	; 0x182
   4efb4:	ldr	r1, [pc, #60]	; 4eff8 <fputs@plt+0x4a6e4>
   4efb8:	ldr	r3, [pc, #60]	; 4effc <fputs@plt+0x4a6e8>
   4efbc:	add	r0, pc, r0
   4efc0:	add	r1, pc, r1
   4efc4:	add	r3, pc, r3
   4efc8:	bl	5ac34 <fputs@plt+0x56320>
   4efcc:	ldr	r0, [pc, #44]	; 4f000 <fputs@plt+0x4a6ec>
   4efd0:	movw	r2, #385	; 0x181
   4efd4:	ldr	r1, [pc, #40]	; 4f004 <fputs@plt+0x4a6f0>
   4efd8:	ldr	r3, [pc, #40]	; 4f008 <fputs@plt+0x4a6f4>
   4efdc:	add	r0, pc, r0
   4efe0:	add	r1, pc, r1
   4efe4:	add	r3, pc, r3
   4efe8:	bl	5ac34 <fputs@plt+0x56320>
   4efec:	muleq	r3, ip, ip
   4eff0:	andeq	r0, r0, r0, lsr r4
   4eff4:	andeq	r2, r2, r4, asr ip
   4eff8:	andeq	r2, r2, r0, lsr fp
   4effc:	andeq	r4, r2, ip, lsl r1
   4f000:	andeq	r9, r1, r8, ror lr
   4f004:	andeq	r2, r2, r0, lsl fp
   4f008:	strdeq	r4, [r2], -ip
   4f00c:	ldr	r3, [pc, #180]	; 4f0c8 <fputs@plt+0x4a7b4>
   4f010:	cmp	r0, #0
   4f014:	ldr	r2, [pc, #176]	; 4f0cc <fputs@plt+0x4a7b8>
   4f018:	add	r3, pc, r3
   4f01c:	push	{r4, r5, r6, lr}
   4f020:	sub	sp, sp, #8
   4f024:	ldr	r4, [r3, r2]
   4f028:	mov	r5, #0
   4f02c:	mov	r6, r1
   4f030:	str	r5, [sp]
   4f034:	ldr	r3, [r4]
   4f038:	str	r3, [sp, #4]
   4f03c:	beq	4f0a8 <fputs@plt+0x4a794>
   4f040:	cmp	r1, #0
   4f044:	beq	4f088 <fputs@plt+0x4a774>
   4f048:	mov	r1, sp
   4f04c:	bl	4eeec <fputs@plt+0x4a5d8>
   4f050:	cmp	r0, #0
   4f054:	blt	4f06c <fputs@plt+0x4a758>
   4f058:	ldr	r3, [sp]
   4f05c:	cmp	r3, #0
   4f060:	strgt	r3, [r6]
   4f064:	movgt	r0, r5
   4f068:	mvnle	r0, #33	; 0x21
   4f06c:	ldr	r2, [sp, #4]
   4f070:	ldr	r3, [r4]
   4f074:	cmp	r2, r3
   4f078:	bne	4f084 <fputs@plt+0x4a770>
   4f07c:	add	sp, sp, #8
   4f080:	pop	{r4, r5, r6, pc}
   4f084:	bl	453c <__stack_chk_fail@plt>
   4f088:	ldr	r0, [pc, #64]	; 4f0d0 <fputs@plt+0x4a7bc>
   4f08c:	movw	r2, #334	; 0x14e
   4f090:	ldr	r1, [pc, #60]	; 4f0d4 <fputs@plt+0x4a7c0>
   4f094:	ldr	r3, [pc, #60]	; 4f0d8 <fputs@plt+0x4a7c4>
   4f098:	add	r0, pc, r0
   4f09c:	add	r1, pc, r1
   4f0a0:	add	r3, pc, r3
   4f0a4:	bl	5ac34 <fputs@plt+0x56320>
   4f0a8:	ldr	r0, [pc, #44]	; 4f0dc <fputs@plt+0x4a7c8>
   4f0ac:	movw	r2, #333	; 0x14d
   4f0b0:	ldr	r1, [pc, #40]	; 4f0e0 <fputs@plt+0x4a7cc>
   4f0b4:	ldr	r3, [pc, #40]	; 4f0e4 <fputs@plt+0x4a7d0>
   4f0b8:	add	r0, pc, r0
   4f0bc:	add	r1, pc, r1
   4f0c0:	add	r3, pc, r3
   4f0c4:	bl	5ac34 <fputs@plt+0x56320>
   4f0c8:	andeq	ip, r3, r8, ror fp
   4f0cc:	andeq	r0, r0, r0, lsr r4
   4f0d0:	andeq	r2, r2, r0, lsl #23
   4f0d4:	andeq	r2, r2, r4, asr sl
   4f0d8:			; <UNDEFINED> instruction: 0x00023fbc
   4f0dc:	muleq	r1, ip, sp
   4f0e0:	andeq	r2, r2, r4, lsr sl
   4f0e4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   4f0e8:	ldr	r3, [pc, #200]	; 4f1b8 <fputs@plt+0x4a8a4>
   4f0ec:	cmp	r0, #0
   4f0f0:	ldr	r2, [pc, #196]	; 4f1bc <fputs@plt+0x4a8a8>
   4f0f4:	add	r3, pc, r3
   4f0f8:	push	{r4, r5, r6, lr}
   4f0fc:	sub	sp, sp, #8
   4f100:	ldr	r4, [r3, r2]
   4f104:	mov	r5, #0
   4f108:	mov	r6, r1
   4f10c:	str	r5, [sp]
   4f110:	ldr	r3, [r4]
   4f114:	str	r3, [sp, #4]
   4f118:	beq	4f198 <fputs@plt+0x4a884>
   4f11c:	cmp	r1, #0
   4f120:	beq	4f178 <fputs@plt+0x4a864>
   4f124:	mov	r1, sp
   4f128:	bl	4eeec <fputs@plt+0x4a5d8>
   4f12c:	cmp	r0, #0
   4f130:	blt	4f154 <fputs@plt+0x4a840>
   4f134:	ldr	r3, [sp]
   4f138:	cmn	r3, #1
   4f13c:	beq	4f16c <fputs@plt+0x4a858>
   4f140:	movw	r2, #65535	; 0xffff
   4f144:	cmp	r3, r2
   4f148:	beq	4f16c <fputs@plt+0x4a858>
   4f14c:	mov	r0, r5
   4f150:	str	r3, [r6]
   4f154:	ldr	r2, [sp, #4]
   4f158:	ldr	r3, [r4]
   4f15c:	cmp	r2, r3
   4f160:	bne	4f174 <fputs@plt+0x4a860>
   4f164:	add	sp, sp, #8
   4f168:	pop	{r4, r5, r6, pc}
   4f16c:	mvn	r0, #5
   4f170:	b	4f154 <fputs@plt+0x4a840>
   4f174:	bl	453c <__stack_chk_fail@plt>
   4f178:	ldr	r0, [pc, #64]	; 4f1c0 <fputs@plt+0x4a8ac>
   4f17c:	movw	r2, #358	; 0x166
   4f180:	ldr	r1, [pc, #60]	; 4f1c4 <fputs@plt+0x4a8b0>
   4f184:	ldr	r3, [pc, #60]	; 4f1c8 <fputs@plt+0x4a8b4>
   4f188:	add	r0, pc, r0
   4f18c:	add	r1, pc, r1
   4f190:	add	r3, pc, r3
   4f194:	bl	5ac34 <fputs@plt+0x56320>
   4f198:	ldr	r0, [pc, #44]	; 4f1cc <fputs@plt+0x4a8b8>
   4f19c:	movw	r2, #357	; 0x165
   4f1a0:	ldr	r1, [pc, #40]	; 4f1d0 <fputs@plt+0x4a8bc>
   4f1a4:	ldr	r3, [pc, #40]	; 4f1d4 <fputs@plt+0x4a8c0>
   4f1a8:	add	r0, pc, r0
   4f1ac:	add	r1, pc, r1
   4f1b0:	add	r3, pc, r3
   4f1b4:	bl	5ac34 <fputs@plt+0x56320>
   4f1b8:	muleq	r3, ip, sl
   4f1bc:	andeq	r0, r0, r0, lsr r4
   4f1c0:	muleq	r2, r8, sl
   4f1c4:	andeq	r2, r2, r4, ror #18
   4f1c8:	ldrdeq	r3, [r2], -r8
   4f1cc:	andeq	r9, r1, ip, lsr #25
   4f1d0:	andeq	r2, r2, r4, asr #18
   4f1d4:			; <UNDEFINED> instruction: 0x00023eb8
   4f1d8:	ldr	r3, [pc, #248]	; 4f2d8 <fputs@plt+0x4a9c4>
   4f1dc:	ldr	r2, [pc, #248]	; 4f2dc <fputs@plt+0x4a9c8>
   4f1e0:	add	r3, pc, r3
   4f1e4:	push	{r4, r5, r6, r7, r8, lr}
   4f1e8:	subs	r7, r0, #0
   4f1ec:	ldr	r5, [r3, r2]
   4f1f0:	sub	sp, sp, #8
   4f1f4:	mov	r4, #0
   4f1f8:	mov	r8, r1
   4f1fc:	str	r4, [sp]
   4f200:	ldr	r3, [r5]
   4f204:	str	r3, [sp, #4]
   4f208:	beq	4f2b8 <fputs@plt+0x4a9a4>
   4f20c:	cmp	r1, #0
   4f210:	beq	4f298 <fputs@plt+0x4a984>
   4f214:	bl	48cc <__errno_location@plt>
   4f218:	mov	r2, r4
   4f21c:	mov	r1, sp
   4f220:	str	r4, [r0]
   4f224:	mov	r6, r0
   4f228:	mov	r0, r7
   4f22c:	bl	4380 <strtol@plt>
   4f230:	ldr	r3, [sp]
   4f234:	cmp	r3, #0
   4f238:	beq	4f28c <fputs@plt+0x4a978>
   4f23c:	cmp	r7, r3
   4f240:	beq	4f28c <fputs@plt+0x4a978>
   4f244:	ldrb	r3, [r3]
   4f248:	cmp	r3, #0
   4f24c:	ldr	r3, [r6]
   4f250:	beq	4f27c <fputs@plt+0x4a968>
   4f254:	cmp	r3, #0
   4f258:	rsbgt	r3, r3, #0
   4f25c:	mvnle	r3, #21
   4f260:	ldr	r2, [sp, #4]
   4f264:	mov	r0, r3
   4f268:	ldr	r3, [r5]
   4f26c:	cmp	r2, r3
   4f270:	bne	4f294 <fputs@plt+0x4a980>
   4f274:	add	sp, sp, #8
   4f278:	pop	{r4, r5, r6, r7, r8, pc}
   4f27c:	cmp	r3, #0
   4f280:	streq	r0, [r8]
   4f284:	beq	4f260 <fputs@plt+0x4a94c>
   4f288:	b	4f254 <fputs@plt+0x4a940>
   4f28c:	ldr	r3, [r6]
   4f290:	b	4f254 <fputs@plt+0x4a940>
   4f294:	bl	453c <__stack_chk_fail@plt>
   4f298:	ldr	r0, [pc, #64]	; 4f2e0 <fputs@plt+0x4a9cc>
   4f29c:	movw	r2, #406	; 0x196
   4f2a0:	ldr	r1, [pc, #60]	; 4f2e4 <fputs@plt+0x4a9d0>
   4f2a4:	ldr	r3, [pc, #60]	; 4f2e8 <fputs@plt+0x4a9d4>
   4f2a8:	add	r0, pc, r0
   4f2ac:	add	r1, pc, r1
   4f2b0:	add	r3, pc, r3
   4f2b4:	bl	5ac34 <fputs@plt+0x56320>
   4f2b8:	ldr	r0, [pc, #44]	; 4f2ec <fputs@plt+0x4a9d8>
   4f2bc:	movw	r2, #405	; 0x195
   4f2c0:	ldr	r1, [pc, #40]	; 4f2f0 <fputs@plt+0x4a9dc>
   4f2c4:	ldr	r3, [pc, #40]	; 4f2f4 <fputs@plt+0x4a9e0>
   4f2c8:	add	r0, pc, r0
   4f2cc:	add	r1, pc, r1
   4f2d0:	add	r3, pc, r3
   4f2d4:	bl	5ac34 <fputs@plt+0x56320>
   4f2d8:			; <UNDEFINED> instruction: 0x0003c9b0
   4f2dc:	andeq	r0, r0, r0, lsr r4
   4f2e0:	andeq	r2, r2, r0, lsl #19
   4f2e4:	andeq	r2, r2, r4, asr #16
   4f2e8:	andeq	r2, r2, ip, lsl #15
   4f2ec:	andeq	r9, r1, ip, lsl #23
   4f2f0:	andeq	r2, r2, r4, lsr #16
   4f2f4:	andeq	r2, r2, ip, ror #14
   4f2f8:	ldr	r3, [pc, #256]	; 4f400 <fputs@plt+0x4aaec>
   4f2fc:	ldr	r2, [pc, #256]	; 4f404 <fputs@plt+0x4aaf0>
   4f300:	add	r3, pc, r3
   4f304:	push	{r4, r5, r6, r7, r8, lr}
   4f308:	subs	r7, r0, #0
   4f30c:	ldr	r5, [r3, r2]
   4f310:	sub	sp, sp, #8
   4f314:	mov	r4, #0
   4f318:	mov	r8, r1
   4f31c:	str	r4, [sp]
   4f320:	ldr	r3, [r5]
   4f324:	str	r3, [sp, #4]
   4f328:	beq	4f3e0 <fputs@plt+0x4aacc>
   4f32c:	cmp	r1, #0
   4f330:	beq	4f3c0 <fputs@plt+0x4aaac>
   4f334:	bl	48cc <__errno_location@plt>
   4f338:	mov	r2, r4
   4f33c:	mov	r1, sp
   4f340:	str	r4, [r0]
   4f344:	mov	r6, r0
   4f348:	mov	r0, r7
   4f34c:	bl	4134 <strtoull@plt>
   4f350:	ldr	ip, [sp]
   4f354:	cmp	ip, #0
   4f358:	mov	r2, r0
   4f35c:	mov	r3, r1
   4f360:	beq	4f378 <fputs@plt+0x4aa64>
   4f364:	cmp	r7, ip
   4f368:	beq	4f378 <fputs@plt+0x4aa64>
   4f36c:	ldrb	r1, [ip]
   4f370:	cmp	r1, #0
   4f374:	beq	4f3a0 <fputs@plt+0x4aa8c>
   4f378:	ldr	r0, [r6]
   4f37c:	cmp	r0, #0
   4f380:	mvneq	r0, #21
   4f384:	bne	4f3ac <fputs@plt+0x4aa98>
   4f388:	ldr	r2, [sp, #4]
   4f38c:	ldr	r3, [r5]
   4f390:	cmp	r2, r3
   4f394:	bne	4f3bc <fputs@plt+0x4aaa8>
   4f398:	add	sp, sp, #8
   4f39c:	pop	{r4, r5, r6, r7, r8, pc}
   4f3a0:	ldr	r0, [r6]
   4f3a4:	cmp	r0, #0
   4f3a8:	beq	4f3b4 <fputs@plt+0x4aaa0>
   4f3ac:	rsb	r0, r0, #0
   4f3b0:	b	4f388 <fputs@plt+0x4aa74>
   4f3b4:	strd	r2, [r8]
   4f3b8:	b	4f388 <fputs@plt+0x4aa74>
   4f3bc:	bl	453c <__stack_chk_fail@plt>
   4f3c0:	ldr	r0, [pc, #64]	; 4f408 <fputs@plt+0x4aaf4>
   4f3c4:	movw	r2, #486	; 0x1e6
   4f3c8:	ldr	r1, [pc, #60]	; 4f40c <fputs@plt+0x4aaf8>
   4f3cc:	ldr	r3, [pc, #60]	; 4f410 <fputs@plt+0x4aafc>
   4f3d0:	add	r0, pc, r0
   4f3d4:	add	r1, pc, r1
   4f3d8:	add	r3, pc, r3
   4f3dc:	bl	5ac34 <fputs@plt+0x56320>
   4f3e0:	ldr	r0, [pc, #44]	; 4f414 <fputs@plt+0x4ab00>
   4f3e4:	movw	r2, #485	; 0x1e5
   4f3e8:	ldr	r1, [pc, #40]	; 4f418 <fputs@plt+0x4ab04>
   4f3ec:	ldr	r3, [pc, #40]	; 4f41c <fputs@plt+0x4ab08>
   4f3f0:	add	r0, pc, r0
   4f3f4:	add	r1, pc, r1
   4f3f8:	add	r3, pc, r3
   4f3fc:	bl	5ac34 <fputs@plt+0x56320>
   4f400:	muleq	r3, r0, r8
   4f404:	andeq	r0, r0, r0, lsr r4
   4f408:	andeq	r2, r2, r0, ror #16
   4f40c:	andeq	r2, r2, ip, lsl r7
   4f410:	andeq	r3, r2, r0, lsr #26
   4f414:	andeq	r9, r1, r4, ror #20
   4f418:	strdeq	r2, [r2], -ip
   4f41c:	andeq	r3, r2, r0, lsl #26
   4f420:	ldr	ip, [pc, #356]	; 4f58c <fputs@plt+0x4ac78>
   4f424:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f428:	mov	r6, r0
   4f42c:	ldr	r0, [pc, #348]	; 4f590 <fputs@plt+0x4ac7c>
   4f430:	add	ip, pc, ip
   4f434:	ldr	r4, [r6]
   4f438:	mov	r9, r3
   4f43c:	sub	sp, sp, #8
   4f440:	mov	r7, r1
   4f444:	ldr	r5, [ip, r0]
   4f448:	mov	r8, r2
   4f44c:	ldrb	ip, [r4]
   4f450:	ldr	r3, [r5]
   4f454:	cmp	ip, #0
   4f458:	moveq	r0, ip
   4f45c:	str	r3, [sp, #4]
   4f460:	beq	4f504 <fputs@plt+0x4abf0>
   4f464:	mov	r0, r4
   4f468:	mov	r1, r2
   4f46c:	bl	46f8 <strspn@plt>
   4f470:	ldrb	sl, [r4, r0]
   4f474:	add	r4, r4, r0
   4f478:	cmp	sl, #0
   4f47c:	beq	4f57c <fputs@plt+0x4ac68>
   4f480:	cmp	r9, #0
   4f484:	beq	4f51c <fputs@plt+0x4ac08>
   4f488:	ldr	r0, [pc, #260]	; 4f594 <fputs@plt+0x4ac80>
   4f48c:	mov	r1, sl
   4f490:	add	r0, pc, r0
   4f494:	bl	3f9c <strchr@plt>
   4f498:	cmp	r0, #0
   4f49c:	beq	4f540 <fputs@plt+0x4ac2c>
   4f4a0:	add	r9, r4, #1
   4f4a4:	mov	r1, sp
   4f4a8:	mov	r3, #0
   4f4ac:	strb	sl, [sp]
   4f4b0:	mov	r0, r9
   4f4b4:	strb	r3, [sp, #1]
   4f4b8:	bl	4e708 <fputs@plt+0x49df4>
   4f4bc:	add	r3, r4, r0
   4f4c0:	str	r0, [r7]
   4f4c4:	ldrb	r3, [r3, #1]
   4f4c8:	cmp	r3, #0
   4f4cc:	beq	4f57c <fputs@plt+0x4ac68>
   4f4d0:	cmp	sl, r3
   4f4d4:	bne	4f57c <fputs@plt+0x4ac68>
   4f4d8:	add	r0, r0, #2
   4f4dc:	add	r7, r4, r0
   4f4e0:	ldrb	r1, [r4, r0]
   4f4e4:	cmp	r1, #0
   4f4e8:	beq	4f4fc <fputs@plt+0x4abe8>
   4f4ec:	mov	r0, r8
   4f4f0:	bl	3f9c <strchr@plt>
   4f4f4:	cmp	r0, #0
   4f4f8:	beq	4f57c <fputs@plt+0x4ac68>
   4f4fc:	mov	r0, r9
   4f500:	str	r7, [r6]
   4f504:	ldr	r2, [sp, #4]
   4f508:	ldr	r3, [r5]
   4f50c:	cmp	r2, r3
   4f510:	bne	4f588 <fputs@plt+0x4ac74>
   4f514:	add	sp, sp, #8
   4f518:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f51c:	mov	r0, r4
   4f520:	mov	r1, r8
   4f524:	bl	4740 <strcspn@plt>
   4f528:	mov	r3, r0
   4f52c:	mov	r0, r4
   4f530:	add	r4, r4, r3
   4f534:	str	r3, [r7]
   4f538:	str	r4, [r6]
   4f53c:	b	4f504 <fputs@plt+0x4abf0>
   4f540:	mov	r1, r8
   4f544:	mov	r0, r4
   4f548:	bl	4e708 <fputs@plt+0x49df4>
   4f54c:	str	r0, [r7]
   4f550:	add	r7, r4, r0
   4f554:	ldrb	r1, [r4, r0]
   4f558:	cmp	r1, #0
   4f55c:	beq	4f570 <fputs@plt+0x4ac5c>
   4f560:	mov	r0, r8
   4f564:	bl	3f9c <strchr@plt>
   4f568:	cmp	r0, #0
   4f56c:	beq	4f538 <fputs@plt+0x4ac24>
   4f570:	str	r7, [r6]
   4f574:	mov	r0, r4
   4f578:	b	4f504 <fputs@plt+0x4abf0>
   4f57c:	str	r4, [r6]
   4f580:	mov	r0, #0
   4f584:	b	4f504 <fputs@plt+0x4abf0>
   4f588:	bl	453c <__stack_chk_fail@plt>
   4f58c:	andeq	ip, r3, r0, ror #14
   4f590:	andeq	r0, r0, r0, lsr r4
   4f594:			; <UNDEFINED> instruction: 0x000227b8
   4f598:	cmp	r0, #0
   4f59c:	push	{r3, lr}
   4f5a0:	beq	4f5fc <fputs@plt+0x4ace8>
   4f5a4:	ldrb	r3, [r0]
   4f5a8:	cmp	r3, #0
   4f5ac:	beq	4f5f4 <fputs@plt+0x4ace0>
   4f5b0:	cmp	r3, #10
   4f5b4:	beq	4f5f4 <fputs@plt+0x4ace0>
   4f5b8:	cmp	r3, #13
   4f5bc:	addne	r2, r0, #1
   4f5c0:	bne	4f5d8 <fputs@plt+0x4acc4>
   4f5c4:	b	4f5f4 <fputs@plt+0x4ace0>
   4f5c8:	cmp	r3, #10
   4f5cc:	beq	4f5e8 <fputs@plt+0x4acd4>
   4f5d0:	cmp	r3, #13
   4f5d4:	beq	4f5e8 <fputs@plt+0x4acd4>
   4f5d8:	mov	r1, r2
   4f5dc:	ldrb	r3, [r2], #1
   4f5e0:	cmp	r3, #0
   4f5e4:	bne	4f5c8 <fputs@plt+0x4acb4>
   4f5e8:	mov	r3, #0
   4f5ec:	strb	r3, [r1]
   4f5f0:	pop	{r3, pc}
   4f5f4:	mov	r1, r0
   4f5f8:	b	4f5e8 <fputs@plt+0x4acd4>
   4f5fc:	ldr	r0, [pc, #24]	; 4f61c <fputs@plt+0x4ad08>
   4f600:	movw	r2, #670	; 0x29e
   4f604:	ldr	r1, [pc, #20]	; 4f620 <fputs@plt+0x4ad0c>
   4f608:	ldr	r3, [pc, #20]	; 4f624 <fputs@plt+0x4ad10>
   4f60c:	add	r0, pc, r0
   4f610:	add	r1, pc, r1
   4f614:	add	r3, pc, r3
   4f618:	bl	5ac34 <fputs@plt+0x56320>
   4f61c:	andeq	r9, r1, r8, asr #16
   4f620:	andeq	r2, r2, r0, ror #9
   4f624:	andeq	r3, r2, ip, lsr sl
   4f628:	ldr	r3, [pc, #208]	; 4f700 <fputs@plt+0x4adec>
   4f62c:	push	{r4, r5, r6, fp, lr}
   4f630:	add	fp, sp, #16
   4f634:	ldr	r2, [pc, #200]	; 4f704 <fputs@plt+0x4adf0>
   4f638:	sub	sp, sp, #20
   4f63c:	add	r3, pc, r3
   4f640:	subs	r6, r1, #0
   4f644:	ldr	r4, [r3, r2]
   4f648:	ldr	r3, [r4]
   4f64c:	str	r3, [fp, #-24]	; 0xffffffe8
   4f650:	beq	4f6e0 <fputs@plt+0x4adcc>
   4f654:	cmp	r0, #0
   4f658:	blt	4f6c0 <fputs@plt+0x4adac>
   4f65c:	bne	4f694 <fputs@plt+0x4ad80>
   4f660:	ldr	r5, [pc, #160]	; 4f708 <fputs@plt+0x4adf4>
   4f664:	add	r5, pc, r5
   4f668:	mov	r0, r5
   4f66c:	mov	r1, r6
   4f670:	bl	5e1d4 <fputs@plt+0x598c0>
   4f674:	ldr	r2, [fp, #-24]	; 0xffffffe8
   4f678:	ldr	r3, [r4]
   4f67c:	cmn	r0, #2
   4f680:	mvneq	r0, #2
   4f684:	cmp	r2, r3
   4f688:	bne	4f6bc <fputs@plt+0x4ada8>
   4f68c:	sub	sp, fp, #16
   4f690:	pop	{r4, r5, r6, fp, pc}
   4f694:	sub	sp, sp, #32
   4f698:	ldr	r3, [pc, #108]	; 4f70c <fputs@plt+0x4adf8>
   4f69c:	add	r5, sp, #8
   4f6a0:	mov	r1, #1
   4f6a4:	str	r0, [sp]
   4f6a8:	mov	r2, #24
   4f6ac:	mov	r0, r5
   4f6b0:	add	r3, pc, r3
   4f6b4:	bl	474c <__sprintf_chk@plt>
   4f6b8:	b	4f668 <fputs@plt+0x4ad54>
   4f6bc:	bl	453c <__stack_chk_fail@plt>
   4f6c0:	ldr	r0, [pc, #72]	; 4f710 <fputs@plt+0x4adfc>
   4f6c4:	movw	r2, #706	; 0x2c2
   4f6c8:	ldr	r1, [pc, #68]	; 4f714 <fputs@plt+0x4ae00>
   4f6cc:	ldr	r3, [pc, #68]	; 4f718 <fputs@plt+0x4ae04>
   4f6d0:	add	r0, pc, r0
   4f6d4:	add	r1, pc, r1
   4f6d8:	add	r3, pc, r3
   4f6dc:	bl	5ac34 <fputs@plt+0x56320>
   4f6e0:	ldr	r0, [pc, #52]	; 4f71c <fputs@plt+0x4ae08>
   4f6e4:	movw	r2, #705	; 0x2c1
   4f6e8:	ldr	r1, [pc, #48]	; 4f720 <fputs@plt+0x4ae0c>
   4f6ec:	ldr	r3, [pc, #48]	; 4f724 <fputs@plt+0x4ae10>
   4f6f0:	add	r0, pc, r0
   4f6f4:	add	r1, pc, r1
   4f6f8:	add	r3, pc, r3
   4f6fc:	bl	5ac34 <fputs@plt+0x56320>
   4f700:	andeq	ip, r3, r4, asr r5
   4f704:	andeq	r0, r0, r0, lsr r4
   4f708:	andeq	r2, r2, r0, lsr #12
   4f70c:	andeq	r2, r2, r4, ror #11
   4f710:	andeq	sp, r1, r8, ror pc
   4f714:	andeq	r2, r2, ip, lsl r4
   4f718:	andeq	r3, r2, r8, ror #21
   4f71c:	andeq	r6, r1, r8, asr #1
   4f720:	strdeq	r2, [r2], -ip
   4f724:	andeq	r3, r2, r8, asr #21
   4f728:	rsbs	r3, r0, #1
   4f72c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f730:	movcc	r3, #0
   4f734:	rsbs	r4, r1, #1
   4f738:	mov	r7, r1
   4f73c:	mov	r6, r2
   4f740:	mov	sl, r0
   4f744:	movcc	r4, #0
   4f748:	tst	r3, r4
   4f74c:	bne	4f7b0 <fputs@plt+0x4ae9c>
   4f750:	cmp	r3, #0
   4f754:	bne	4f7c8 <fputs@plt+0x4aeb4>
   4f758:	cmp	r4, #0
   4f75c:	bne	4f7d8 <fputs@plt+0x4aec4>
   4f760:	bl	42a8 <strlen@plt>
   4f764:	mvn	r3, r0
   4f768:	cmp	r6, r3
   4f76c:	mov	r5, r0
   4f770:	bhi	4f7c0 <fputs@plt+0x4aeac>
   4f774:	add	r9, r0, r6
   4f778:	add	r0, r9, #1
   4f77c:	bl	4500 <malloc@plt>
   4f780:	subs	r8, r0, #0
   4f784:	beq	4f7e0 <fputs@plt+0x4aecc>
   4f788:	mov	r1, sl
   4f78c:	mov	r2, r5
   4f790:	bl	42f0 <memcpy@plt>
   4f794:	add	r0, r8, r5
   4f798:	mov	r1, r7
   4f79c:	mov	r2, r6
   4f7a0:	bl	42f0 <memcpy@plt>
   4f7a4:	strb	r4, [r8, r9]
   4f7a8:	mov	r0, r8
   4f7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f7b0:	mov	r0, #1
   4f7b4:	mov	r1, r0
   4f7b8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f7bc:	b	3fcc <calloc@plt>
   4f7c0:	mov	r0, r4
   4f7c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f7c8:	mov	r0, r1
   4f7cc:	mov	r1, r2
   4f7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f7d4:	b	4098 <__strndup@plt>
   4f7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f7dc:	b	480c <__strdup@plt>
   4f7e0:	mov	r0, r8
   4f7e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f7e8:	push	{r3, r4, r5, lr}
   4f7ec:	subs	r4, r1, #0
   4f7f0:	mov	r5, r0
   4f7f4:	beq	4f814 <fputs@plt+0x4af00>
   4f7f8:	mov	r0, r4
   4f7fc:	bl	42a8 <strlen@plt>
   4f800:	mov	r1, r4
   4f804:	mov	r2, r0
   4f808:	mov	r0, r5
   4f80c:	pop	{r3, r4, r5, lr}
   4f810:	b	4f728 <fputs@plt+0x4ae14>
   4f814:	mov	r2, r4
   4f818:	mov	r0, r5
   4f81c:	mov	r1, r4
   4f820:	pop	{r3, r4, r5, lr}
   4f824:	b	4f728 <fputs@plt+0x4ae14>
   4f828:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   4f82c:	subs	r8, r1, #0
   4f830:	mov	r7, r0
   4f834:	mov	r9, r2
   4f838:	beq	4f8e4 <fputs@plt+0x4afd0>
   4f83c:	cmp	r2, #0
   4f840:	movne	r4, #100	; 0x64
   4f844:	bne	4f880 <fputs@plt+0x4af6c>
   4f848:	b	4f8c4 <fputs@plt+0x4afb0>
   4f84c:	sub	r6, r4, #1
   4f850:	mov	r0, r7
   4f854:	mov	r1, r8
   4f858:	mov	r2, r5
   4f85c:	mov	r3, r6
   4f860:	bl	4260 <readlinkat@plt>
   4f864:	subs	r3, r0, #0
   4f868:	blt	4f898 <fputs@plt+0x4af84>
   4f86c:	cmp	r6, r3
   4f870:	bhi	4f8b4 <fputs@plt+0x4afa0>
   4f874:	mov	r0, r5
   4f878:	lsl	r4, r4, #1
   4f87c:	bl	4140 <free@plt>
   4f880:	mov	r0, r4
   4f884:	bl	4500 <malloc@plt>
   4f888:	subs	r5, r0, #0
   4f88c:	bne	4f84c <fputs@plt+0x4af38>
   4f890:	mvn	r0, #11
   4f894:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4f898:	bl	48cc <__errno_location@plt>
   4f89c:	ldr	r4, [r0]
   4f8a0:	mov	r0, r5
   4f8a4:	bl	4140 <free@plt>
   4f8a8:	rsb	r4, r4, #0
   4f8ac:	mov	r0, r4
   4f8b0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4f8b4:	mov	r0, #0
   4f8b8:	strb	r0, [r5, r3]
   4f8bc:	str	r5, [r9]
   4f8c0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4f8c4:	ldr	r0, [pc, #56]	; 4f904 <fputs@plt+0x4aff0>
   4f8c8:	mov	r2, #1024	; 0x400
   4f8cc:	ldr	r1, [pc, #52]	; 4f908 <fputs@plt+0x4aff4>
   4f8d0:	ldr	r3, [pc, #52]	; 4f90c <fputs@plt+0x4aff8>
   4f8d4:	add	r0, pc, r0
   4f8d8:	add	r1, pc, r1
   4f8dc:	add	r3, pc, r3
   4f8e0:	bl	5ac34 <fputs@plt+0x56320>
   4f8e4:	ldr	r0, [pc, #36]	; 4f910 <fputs@plt+0x4affc>
   4f8e8:	movw	r2, #1023	; 0x3ff
   4f8ec:	ldr	r1, [pc, #32]	; 4f914 <fputs@plt+0x4b000>
   4f8f0:	ldr	r3, [pc, #32]	; 4f918 <fputs@plt+0x4b004>
   4f8f4:	add	r0, pc, r0
   4f8f8:	add	r1, pc, r1
   4f8fc:	add	r3, pc, r3
   4f900:	bl	5ac34 <fputs@plt+0x56320>
   4f904:	andeq	r5, r1, ip, lsl #29
   4f908:	andeq	r2, r2, r8, lsl r2
   4f90c:	andeq	r3, r2, r8, ror r9
   4f910:	andeq	r6, r2, ip, lsr #25
   4f914:	strdeq	r2, [r2], -r8
   4f918:	andeq	r3, r2, r8, asr r9
   4f91c:	cmp	r0, #0
   4f920:	mov	r2, r1
   4f924:	push	{r3, lr}
   4f928:	beq	4f97c <fputs@plt+0x4b068>
   4f92c:	cmp	r1, #0
   4f930:	beq	4f95c <fputs@plt+0x4b048>
   4f934:	mov	r1, r0
   4f938:	mvn	r0, #99	; 0x63
   4f93c:	bl	4f828 <fputs@plt+0x4af14>
   4f940:	cmp	r0, #0
   4f944:	blt	4f950 <fputs@plt+0x4b03c>
   4f948:	mov	r0, #0
   4f94c:	pop	{r3, pc}
   4f950:	cmn	r0, #2
   4f954:	mvneq	r0, #2
   4f958:	pop	{r3, pc}
   4f95c:	ldr	r0, [pc, #56]	; 4f99c <fputs@plt+0x4b088>
   4f960:	movw	r2, #854	; 0x356
   4f964:	ldr	r1, [pc, #52]	; 4f9a0 <fputs@plt+0x4b08c>
   4f968:	ldr	r3, [pc, #52]	; 4f9a4 <fputs@plt+0x4b090>
   4f96c:	add	r0, pc, r0
   4f970:	add	r1, pc, r1
   4f974:	add	r3, pc, r3
   4f978:	bl	5ac34 <fputs@plt+0x56320>
   4f97c:	ldr	r0, [pc, #36]	; 4f9a8 <fputs@plt+0x4b094>
   4f980:	movw	r2, #853	; 0x355
   4f984:	ldr	r1, [pc, #32]	; 4f9ac <fputs@plt+0x4b098>
   4f988:	ldr	r3, [pc, #32]	; 4f9b0 <fputs@plt+0x4b09c>
   4f98c:	add	r0, pc, r0
   4f990:	add	r1, pc, r1
   4f994:	add	r3, pc, r3
   4f998:	bl	5ac34 <fputs@plt+0x56320>
   4f99c:	andeq	r5, r1, ip, asr #28
   4f9a0:	andeq	r2, r2, r0, lsl #3
   4f9a4:	andeq	r3, r2, r8, lsr #18
   4f9a8:	andeq	r2, r2, r4, lsr r3
   4f9ac:	andeq	r2, r2, r0, ror #2
   4f9b0:	andeq	r3, r2, r8, lsl #18
   4f9b4:	ldr	r3, [pc, #204]	; 4fa88 <fputs@plt+0x4b174>
   4f9b8:	cmp	r0, #0
   4f9bc:	push	{r4, r5, r6, fp, lr}
   4f9c0:	add	fp, sp, #16
   4f9c4:	ldr	r2, [pc, #192]	; 4fa8c <fputs@plt+0x4b178>
   4f9c8:	sub	sp, sp, #20
   4f9cc:	add	r3, pc, r3
   4f9d0:	mov	r5, r1
   4f9d4:	ldr	r4, [r3, r2]
   4f9d8:	ldr	r3, [r4]
   4f9dc:	str	r3, [fp, #-24]	; 0xffffffe8
   4f9e0:	blt	4fa68 <fputs@plt+0x4b154>
   4f9e4:	bne	4fa3c <fputs@plt+0x4b128>
   4f9e8:	ldr	r6, [pc, #160]	; 4fa90 <fputs@plt+0x4b17c>
   4f9ec:	add	r6, pc, r6
   4f9f0:	mov	r0, r6
   4f9f4:	mov	r1, r5
   4f9f8:	bl	4f91c <fputs@plt+0x4b008>
   4f9fc:	cmp	r0, #0
   4fa00:	blt	4fa24 <fputs@plt+0x4b110>
   4fa04:	ldr	r1, [pc, #136]	; 4fa94 <fputs@plt+0x4b180>
   4fa08:	ldr	r0, [r5]
   4fa0c:	add	r1, pc, r1
   4fa10:	bl	4e988 <fputs@plt+0x4a074>
   4fa14:	subs	r3, r0, #0
   4fa18:	moveq	r0, r3
   4fa1c:	movne	r0, #0
   4fa20:	strbne	r0, [r3]
   4fa24:	ldr	r2, [fp, #-24]	; 0xffffffe8
   4fa28:	ldr	r3, [r4]
   4fa2c:	cmp	r2, r3
   4fa30:	bne	4fa64 <fputs@plt+0x4b150>
   4fa34:	sub	sp, fp, #16
   4fa38:	pop	{r4, r5, r6, fp, pc}
   4fa3c:	sub	sp, sp, #32
   4fa40:	ldr	r3, [pc, #80]	; 4fa98 <fputs@plt+0x4b184>
   4fa44:	add	r6, sp, #8
   4fa48:	mov	r1, #1
   4fa4c:	str	r0, [sp]
   4fa50:	mov	r2, #23
   4fa54:	mov	r0, r6
   4fa58:	add	r3, pc, r3
   4fa5c:	bl	474c <__sprintf_chk@plt>
   4fa60:	b	4f9f0 <fputs@plt+0x4b0dc>
   4fa64:	bl	453c <__stack_chk_fail@plt>
   4fa68:	ldr	r0, [pc, #44]	; 4fa9c <fputs@plt+0x4b188>
   4fa6c:	mov	r2, #868	; 0x364
   4fa70:	ldr	r1, [pc, #40]	; 4faa0 <fputs@plt+0x4b18c>
   4fa74:	ldr	r3, [pc, #40]	; 4faa4 <fputs@plt+0x4b190>
   4fa78:	add	r0, pc, r0
   4fa7c:	add	r1, pc, r1
   4fa80:	add	r3, pc, r3
   4fa84:	bl	5ac34 <fputs@plt+0x56320>
   4fa88:	andeq	ip, r3, r4, asr #3
   4fa8c:	andeq	r0, r0, r0, lsr r4
   4fa90:	andeq	r2, r2, r0, ror #5
   4fa94:	andeq	r2, r2, r0, ror #5
   4fa98:	andeq	r2, r2, r4, lsl #5
   4fa9c:	ldrdeq	sp, [r1], -r0
   4faa0:	andeq	r2, r2, r4, ror r0
   4faa4:	andeq	r1, r2, ip, lsr #31
   4faa8:	ldr	r3, [pc, #180]	; 4fb64 <fputs@plt+0x4b250>
   4faac:	ldr	r2, [pc, #180]	; 4fb68 <fputs@plt+0x4b254>
   4fab0:	add	r3, pc, r3
   4fab4:	push	{r4, r5, r6, r7, r8, lr}
   4fab8:	sub	sp, sp, #144	; 0x90
   4fabc:	ldr	r8, [r3, r2]
   4fac0:	mov	r7, #0
   4fac4:	mov	r4, #1
   4fac8:	mov	r6, #268435456	; 0x10000000
   4facc:	ldr	r3, [r8]
   4fad0:	str	r3, [sp, #140]	; 0x8c
   4fad4:	b	4fae4 <fputs@plt+0x4b1d0>
   4fad8:	add	r4, r4, #1
   4fadc:	cmp	r4, #65	; 0x41
   4fae0:	beq	4fb44 <fputs@plt+0x4b230>
   4fae4:	mov	r2, #140	; 0x8c
   4fae8:	mov	r0, sp
   4faec:	mov	r1, #0
   4faf0:	bl	4014 <memset@plt>
   4faf4:	cmp	r4, #9
   4faf8:	cmpne	r4, #19
   4fafc:	str	r6, [sp, #132]	; 0x84
   4fb00:	movne	r2, #0
   4fb04:	moveq	r2, #1
   4fb08:	beq	4fad8 <fputs@plt+0x4b1c4>
   4fb0c:	mov	r0, r4
   4fb10:	mov	r1, sp
   4fb14:	bl	4548 <sigaction@plt>
   4fb18:	cmp	r0, #0
   4fb1c:	bge	4fad8 <fputs@plt+0x4b1c4>
   4fb20:	bl	48cc <__errno_location@plt>
   4fb24:	ldr	r3, [r0]
   4fb28:	cmp	r3, #22
   4fb2c:	beq	4fad8 <fputs@plt+0x4b1c4>
   4fb30:	cmp	r7, #0
   4fb34:	add	r4, r4, #1
   4fb38:	rsbeq	r7, r3, #0
   4fb3c:	cmp	r4, #65	; 0x41
   4fb40:	bne	4fae4 <fputs@plt+0x4b1d0>
   4fb44:	ldr	r2, [sp, #140]	; 0x8c
   4fb48:	mov	r0, r7
   4fb4c:	ldr	r3, [r8]
   4fb50:	cmp	r2, r3
   4fb54:	bne	4fb60 <fputs@plt+0x4b24c>
   4fb58:	add	sp, sp, #144	; 0x90
   4fb5c:	pop	{r4, r5, r6, r7, r8, pc}
   4fb60:	bl	453c <__stack_chk_fail@plt>
   4fb64:	andeq	ip, r3, r0, ror #1
   4fb68:	andeq	r0, r0, r0, lsr r4
   4fb6c:	push	{r4, r5, r6, lr}
   4fb70:	mov	r5, r0
   4fb74:	ldr	r6, [pc, #88]	; 4fbd4 <fputs@plt+0x4b2c0>
   4fb78:	add	r6, pc, r6
   4fb7c:	mov	r1, r6
   4fb80:	bl	46f8 <strspn@plt>
   4fb84:	mov	r1, #0
   4fb88:	add	r5, r5, r0
   4fb8c:	mov	r0, r5
   4fb90:	bl	3ef4 <__rawmemchr@plt>
   4fb94:	cmp	r5, r0
   4fb98:	mov	r4, r0
   4fb9c:	bcc	4fbb0 <fputs@plt+0x4b29c>
   4fba0:	b	4fbc4 <fputs@plt+0x4b2b0>
   4fba4:	sub	r4, r4, #1
   4fba8:	cmp	r4, r5
   4fbac:	beq	4fbc4 <fputs@plt+0x4b2b0>
   4fbb0:	mov	r0, r6
   4fbb4:	ldrb	r1, [r4, #-1]
   4fbb8:	bl	3f9c <strchr@plt>
   4fbbc:	cmp	r0, #0
   4fbc0:	bne	4fba4 <fputs@plt+0x4b290>
   4fbc4:	mov	r3, #0
   4fbc8:	mov	r0, r5
   4fbcc:	strb	r3, [r4]
   4fbd0:	pop	{r4, r5, r6, pc}
   4fbd4:	andeq	r8, r1, r8, asr lr
   4fbd8:	ldr	r3, [pc, #12]	; 4fbec <fputs@plt+0x4b2d8>
   4fbdc:	and	r0, r0, #15
   4fbe0:	add	r3, pc, r3
   4fbe4:	ldrb	r0, [r3, r0]
   4fbe8:	bx	lr
   4fbec:	andeq	r3, r2, ip, lsr r6
   4fbf0:	sub	r3, r0, #48	; 0x30
   4fbf4:	uxtb	r2, r3
   4fbf8:	cmp	r2, #9
   4fbfc:	bls	4fc28 <fputs@plt+0x4b314>
   4fc00:	sub	r3, r0, #97	; 0x61
   4fc04:	cmp	r3, #5
   4fc08:	bls	4fc20 <fputs@plt+0x4b30c>
   4fc0c:	sub	r3, r0, #65	; 0x41
   4fc10:	cmp	r3, #5
   4fc14:	subls	r0, r0, #55	; 0x37
   4fc18:	mvnhi	r0, #21
   4fc1c:	bx	lr
   4fc20:	sub	r0, r0, #87	; 0x57
   4fc24:	bx	lr
   4fc28:	mov	r0, r3
   4fc2c:	bx	lr
   4fc30:	push	{r3, r4, r5, lr}
   4fc34:	mov	r5, r0
   4fc38:	lsl	r0, r1, #1
   4fc3c:	mov	r4, r1
   4fc40:	add	r0, r0, #1
   4fc44:	bl	4500 <malloc@plt>
   4fc48:	cmp	r0, #0
   4fc4c:	popeq	{r3, r4, r5, pc}
   4fc50:	add	r1, r5, r4
   4fc54:	cmp	r5, r1
   4fc58:	bcs	4fca8 <fputs@plt+0x4b394>
   4fc5c:	ldr	ip, [pc, #76]	; 4fcb0 <fputs@plt+0x4b39c>
   4fc60:	mov	r2, r0
   4fc64:	mov	r3, r5
   4fc68:	add	ip, pc, ip
   4fc6c:	ldrb	r4, [r3]
   4fc70:	add	r2, r2, #2
   4fc74:	ldrb	r4, [ip, r4, lsr #4]
   4fc78:	strb	r4, [r2, #-2]
   4fc7c:	ldrb	r4, [r3], #1
   4fc80:	and	r4, r4, #15
   4fc84:	cmp	r3, r1
   4fc88:	ldrb	r4, [ip, r4]
   4fc8c:	strb	r4, [r2, #-1]
   4fc90:	bne	4fc6c <fputs@plt+0x4b358>
   4fc94:	rsb	r3, r5, r3
   4fc98:	add	r3, r0, r3, lsl #1
   4fc9c:	mov	r2, #0
   4fca0:	strb	r2, [r3]
   4fca4:	pop	{r3, r4, r5, pc}
   4fca8:	mov	r3, r0
   4fcac:	b	4fc9c <fputs@plt+0x4b388>
   4fcb0:			; <UNDEFINED> instruction: 0x000235b4
   4fcb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4fcb8:	subs	r9, r0, #0
   4fcbc:	mov	r6, r1
   4fcc0:	beq	4fd60 <fputs@plt+0x4b44c>
   4fcc4:	add	r0, r1, #1
   4fcc8:	lsr	r0, r0, #1
   4fccc:	add	r0, r0, #1
   4fcd0:	bl	4500 <malloc@plt>
   4fcd4:	subs	sl, r0, #0
   4fcd8:	beq	4fd48 <fputs@plt+0x4b434>
   4fcdc:	add	r6, r9, r6
   4fce0:	cmp	r9, r6
   4fce4:	bcs	4fd50 <fputs@plt+0x4b43c>
   4fce8:	add	r4, r9, #1
   4fcec:	mov	r5, r9
   4fcf0:	mov	r7, sl
   4fcf4:	ldrb	r0, [r4, #-1]
   4fcf8:	bl	4fbf0 <fputs@plt+0x4b2dc>
   4fcfc:	cmp	r4, r6
   4fd00:	mov	r8, r0
   4fd04:	bcs	4fd58 <fputs@plt+0x4b444>
   4fd08:	ldrb	r0, [r5, #1]
   4fd0c:	bl	4fbf0 <fputs@plt+0x4b2dc>
   4fd10:	uxtb	r0, r0
   4fd14:	add	r5, r5, #2
   4fd18:	uxtb	r8, r8
   4fd1c:	cmp	r5, r6
   4fd20:	add	r4, r4, #2
   4fd24:	orr	r8, r0, r8, lsl #4
   4fd28:	strb	r8, [r7], #1
   4fd2c:	bcc	4fcf4 <fputs@plt+0x4b3e0>
   4fd30:	mvn	r9, r9
   4fd34:	add	r6, r9, r6
   4fd38:	add	r6, sl, r6, lsr #1
   4fd3c:	add	r6, r6, #1
   4fd40:	mov	r3, #0
   4fd44:	strb	r3, [r6]
   4fd48:	mov	r0, sl
   4fd4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4fd50:	mov	r6, sl
   4fd54:	b	4fd40 <fputs@plt+0x4b42c>
   4fd58:	mov	r0, #0
   4fd5c:	b	4fd14 <fputs@plt+0x4b400>
   4fd60:	ldr	r0, [pc, #24]	; 4fd80 <fputs@plt+0x4b46c>
   4fd64:	movw	r2, #1325	; 0x52d
   4fd68:	ldr	r1, [pc, #20]	; 4fd84 <fputs@plt+0x4b470>
   4fd6c:	ldr	r3, [pc, #20]	; 4fd88 <fputs@plt+0x4b474>
   4fd70:	add	r0, pc, r0
   4fd74:	add	r1, pc, r1
   4fd78:	add	r3, pc, r3
   4fd7c:	bl	5ac34 <fputs@plt+0x56320>
   4fd80:	andeq	r6, r2, r0, lsr r8
   4fd84:	andeq	r1, r2, ip, ror sp
   4fd88:	andeq	r3, r2, r4, asr #9
   4fd8c:	push	{r4, lr}
   4fd90:	subs	r4, r0, #0
   4fd94:	beq	4fdc0 <fputs@plt+0x4b4ac>
   4fd98:	ldr	r1, [pc, #64]	; 4fde0 <fputs@plt+0x4b4cc>
   4fd9c:	add	r1, pc, r1
   4fda0:	bl	4e988 <fputs@plt+0x4a074>
   4fda4:	cmp	r0, #0
   4fda8:	beq	4fdb4 <fputs@plt+0x4b4a0>
   4fdac:	mov	r0, #1
   4fdb0:	pop	{r4, pc}
   4fdb4:	mov	r0, r4
   4fdb8:	pop	{r4, lr}
   4fdbc:	b	4ea4c <fputs@plt+0x4a138>
   4fdc0:	ldr	r0, [pc, #28]	; 4fde4 <fputs@plt+0x4b4d0>
   4fdc4:	movw	r2, #1800	; 0x708
   4fdc8:	ldr	r1, [pc, #24]	; 4fde8 <fputs@plt+0x4b4d4>
   4fdcc:	ldr	r3, [pc, #24]	; 4fdec <fputs@plt+0x4b4d8>
   4fdd0:	add	r0, pc, r0
   4fdd4:	add	r1, pc, r1
   4fdd8:	add	r3, pc, r3
   4fddc:	bl	5ac34 <fputs@plt+0x56320>
   4fde0:	andeq	r6, r1, r8, ror #27
   4fde4:	andeq	r5, r1, r4, ror #19
   4fde8:	andeq	r1, r2, ip, lsl sp
   4fdec:	strdeq	r3, [r2], -r0
   4fdf0:	push	{r3, r4, r5, lr}
   4fdf4:	subs	r5, r0, #0
   4fdf8:	mov	r4, r1
   4fdfc:	blt	4fe54 <fputs@plt+0x4b540>
   4fe00:	mov	r1, #3
   4fe04:	mov	r2, #0
   4fe08:	bl	46a4 <fcntl@plt>
   4fe0c:	cmp	r0, #0
   4fe10:	blt	4fe44 <fputs@plt+0x4b530>
   4fe14:	cmp	r4, #0
   4fe18:	orrne	r2, r0, #2048	; 0x800
   4fe1c:	biceq	r2, r0, #2048	; 0x800
   4fe20:	cmp	r2, r0
   4fe24:	beq	4fe3c <fputs@plt+0x4b528>
   4fe28:	mov	r0, r5
   4fe2c:	mov	r1, #4
   4fe30:	bl	46a4 <fcntl@plt>
   4fe34:	cmp	r0, #0
   4fe38:	blt	4fe44 <fputs@plt+0x4b530>
   4fe3c:	mov	r0, #0
   4fe40:	pop	{r3, r4, r5, pc}
   4fe44:	bl	48cc <__errno_location@plt>
   4fe48:	ldr	r0, [r0]
   4fe4c:	rsb	r0, r0, #0
   4fe50:	pop	{r3, r4, r5, pc}
   4fe54:	ldr	r0, [pc, #24]	; 4fe74 <fputs@plt+0x4b560>
   4fe58:	movw	r2, #1811	; 0x713
   4fe5c:	ldr	r1, [pc, #20]	; 4fe78 <fputs@plt+0x4b564>
   4fe60:	ldr	r3, [pc, #20]	; 4fe7c <fputs@plt+0x4b568>
   4fe64:	add	r0, pc, r0
   4fe68:	add	r1, pc, r1
   4fe6c:	add	r3, pc, r3
   4fe70:	bl	5ac34 <fputs@plt+0x56320>
   4fe74:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   4fe78:	andeq	r1, r2, r8, lsl #25
   4fe7c:	strdeq	r1, [r2], -r0
   4fe80:	push	{r3, r4, r5, lr}
   4fe84:	subs	r5, r0, #0
   4fe88:	mov	r4, r1
   4fe8c:	blt	4fee4 <fputs@plt+0x4b5d0>
   4fe90:	mov	r1, #1
   4fe94:	mov	r2, #0
   4fe98:	bl	46a4 <fcntl@plt>
   4fe9c:	cmp	r0, #0
   4fea0:	blt	4fed4 <fputs@plt+0x4b5c0>
   4fea4:	cmp	r4, #0
   4fea8:	orrne	r2, r0, #1
   4feac:	biceq	r2, r0, #1
   4feb0:	cmp	r2, r0
   4feb4:	beq	4fecc <fputs@plt+0x4b5b8>
   4feb8:	mov	r0, r5
   4febc:	mov	r1, #2
   4fec0:	bl	46a4 <fcntl@plt>
   4fec4:	cmp	r0, #0
   4fec8:	blt	4fed4 <fputs@plt+0x4b5c0>
   4fecc:	mov	r0, #0
   4fed0:	pop	{r3, r4, r5, pc}
   4fed4:	bl	48cc <__errno_location@plt>
   4fed8:	ldr	r0, [r0]
   4fedc:	rsb	r0, r0, #0
   4fee0:	pop	{r3, r4, r5, pc}
   4fee4:	ldr	r0, [pc, #24]	; 4ff04 <fputs@plt+0x4b5f0>
   4fee8:	movw	r2, #1834	; 0x72a
   4feec:	ldr	r1, [pc, #20]	; 4ff08 <fputs@plt+0x4b5f4>
   4fef0:	ldr	r3, [pc, #20]	; 4ff0c <fputs@plt+0x4b5f8>
   4fef4:	add	r0, pc, r0
   4fef8:	add	r1, pc, r1
   4fefc:	add	r3, pc, r3
   4ff00:	bl	5ac34 <fputs@plt+0x56320>
   4ff04:	andeq	pc, r1, ip, lsr #29
   4ff08:	strdeq	r1, [r2], -r8
   4ff0c:	andeq	r3, r2, r4, lsl r1
   4ff10:	ldr	r3, [pc, #516]	; 5011c <fputs@plt+0x4b808>
   4ff14:	ldr	r2, [pc, #516]	; 50120 <fputs@plt+0x4b80c>
   4ff18:	add	r3, pc, r3
   4ff1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ff20:	mov	r9, r1
   4ff24:	ldr	sl, [r3, r2]
   4ff28:	adds	r1, r1, #0
   4ff2c:	sub	sp, sp, #28
   4ff30:	mov	r8, r0
   4ff34:	movne	r1, #1
   4ff38:	cmp	r0, #0
   4ff3c:	ldr	r3, [sl]
   4ff40:	movne	r1, #0
   4ff44:	cmp	r1, #0
   4ff48:	str	r3, [sp, #20]
   4ff4c:	bne	500f8 <fputs@plt+0x4b7e4>
   4ff50:	ldr	r0, [pc, #460]	; 50124 <fputs@plt+0x4b810>
   4ff54:	add	r0, pc, r0
   4ff58:	bl	3e70 <opendir@plt>
   4ff5c:	subs	r5, r0, #0
   4ff60:	beq	50030 <fputs@plt+0x4b71c>
   4ff64:	mov	fp, #0
   4ff68:	mvn	r6, #0
   4ff6c:	mov	r0, r5
   4ff70:	bl	4710 <readdir64@plt>
   4ff74:	cmp	r0, #0
   4ff78:	beq	5000c <fputs@plt+0x4b6f8>
   4ff7c:	add	r4, r0, #19
   4ff80:	str	r6, [sp]
   4ff84:	mov	r0, r4
   4ff88:	bl	4fd8c <fputs@plt+0x4b478>
   4ff8c:	cmp	r0, #0
   4ff90:	bne	4ff6c <fputs@plt+0x4b658>
   4ff94:	mov	r0, r4
   4ff98:	mov	r1, sp
   4ff9c:	bl	4f1d8 <fputs@plt+0x4a8c4>
   4ffa0:	cmp	r0, #0
   4ffa4:	blt	4ff6c <fputs@plt+0x4b658>
   4ffa8:	ldr	r3, [sp]
   4ffac:	cmp	r3, #2
   4ffb0:	ble	4ff6c <fputs@plt+0x4b658>
   4ffb4:	mov	r0, r5
   4ffb8:	bl	4440 <dirfd@plt>
   4ffbc:	ldr	r4, [sp]
   4ffc0:	cmp	r0, r4
   4ffc4:	beq	4ff6c <fputs@plt+0x4b658>
   4ffc8:	mov	r0, r4
   4ffcc:	mov	r1, r8
   4ffd0:	mov	r2, r9
   4ffd4:	bl	4e794 <fputs@plt+0x49e80>
   4ffd8:	cmp	r0, #0
   4ffdc:	bne	4ff6c <fputs@plt+0x4b658>
   4ffe0:	mov	r0, r4
   4ffe4:	bl	4ec20 <fputs@plt+0x4a30c>
   4ffe8:	cmp	r0, #0
   4ffec:	bge	4ff6c <fputs@plt+0x4b658>
   4fff0:	bl	48cc <__errno_location@plt>
   4fff4:	ldr	r3, [r0]
   4fff8:	cmp	r3, #9
   4fffc:	beq	4ff6c <fputs@plt+0x4b658>
   50000:	cmp	fp, #0
   50004:	rsbeq	fp, r3, #0
   50008:	b	4ff6c <fputs@plt+0x4b658>
   5000c:	mov	r0, r5
   50010:	bl	4494 <closedir@plt>
   50014:	ldr	r2, [sp, #20]
   50018:	mov	r0, fp
   5001c:	ldr	r3, [sl]
   50020:	cmp	r2, r3
   50024:	bne	500f4 <fputs@plt+0x4b7e0>
   50028:	add	sp, sp, #28
   5002c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50030:	mov	r0, #7
   50034:	mov	r1, sp
   50038:	bl	41b8 <getrlimit64@plt>
   5003c:	cmp	r0, #0
   50040:	blt	500b8 <fputs@plt+0x4b7a4>
   50044:	ldr	r6, [sp, #8]
   50048:	mov	fp, r5
   5004c:	cmp	r6, #3
   50050:	movgt	r4, #3
   50054:	bgt	50068 <fputs@plt+0x4b754>
   50058:	b	50014 <fputs@plt+0x4b700>
   5005c:	add	r4, r4, #1
   50060:	cmp	r6, r4
   50064:	ble	50014 <fputs@plt+0x4b700>
   50068:	mov	r0, r4
   5006c:	mov	r1, r8
   50070:	mov	r2, r9
   50074:	bl	4e794 <fputs@plt+0x49e80>
   50078:	cmp	r0, #0
   5007c:	bne	5005c <fputs@plt+0x4b748>
   50080:	mov	r0, r4
   50084:	bl	4ec20 <fputs@plt+0x4a30c>
   50088:	cmp	r0, #0
   5008c:	blt	50098 <fputs@plt+0x4b784>
   50090:	ldr	r6, [sp, #8]
   50094:	b	5005c <fputs@plt+0x4b748>
   50098:	bl	48cc <__errno_location@plt>
   5009c:	ldr	r3, [r0]
   500a0:	cmp	r3, #9
   500a4:	beq	50090 <fputs@plt+0x4b77c>
   500a8:	cmp	fp, #0
   500ac:	ldr	r6, [sp, #8]
   500b0:	rsbeq	fp, r3, #0
   500b4:	b	5005c <fputs@plt+0x4b748>
   500b8:	ldr	r0, [pc, #104]	; 50128 <fputs@plt+0x4b814>
   500bc:	movw	r2, #1882	; 0x75a
   500c0:	ldr	r1, [pc, #100]	; 5012c <fputs@plt+0x4b818>
   500c4:	ldr	r3, [pc, #100]	; 50130 <fputs@plt+0x4b81c>
   500c8:	add	r0, pc, r0
   500cc:	add	r1, pc, r1
   500d0:	add	r3, pc, r3
   500d4:	bl	5ac34 <fputs@plt+0x56320>
   500d8:	mov	r4, r0
   500dc:	mov	r0, r4
   500e0:	bl	4818 <_Unwind_Resume@plt>
   500e4:	mov	r4, r0
   500e8:	mov	r0, r5
   500ec:	bl	4494 <closedir@plt>
   500f0:	b	500dc <fputs@plt+0x4b7c8>
   500f4:	bl	453c <__stack_chk_fail@plt>
   500f8:	ldr	r0, [pc, #52]	; 50134 <fputs@plt+0x4b820>
   500fc:	movw	r2, #1871	; 0x74f
   50100:	ldr	r1, [pc, #48]	; 50138 <fputs@plt+0x4b824>
   50104:	ldr	r3, [pc, #48]	; 5013c <fputs@plt+0x4b828>
   50108:	add	r0, pc, r0
   5010c:	add	r1, pc, r1
   50110:	add	r3, pc, r3
   50114:	bl	5ac34 <fputs@plt+0x56320>
   50118:	b	500d8 <fputs@plt+0x4b7c4>
   5011c:	andeq	fp, r3, r8, ror ip
   50120:	andeq	r0, r0, r0, lsr r4
   50124:	andeq	r1, r2, r4, lsl lr
   50128:			; <UNDEFINED> instruction: 0x00021cb0
   5012c:	andeq	r1, r2, r4, lsr #20
   50130:	andeq	r3, r2, ip, asr #32
   50134:	andeq	r1, r2, r8, asr #24
   50138:	andeq	r1, r2, r4, ror #19
   5013c:	andeq	r3, r2, ip
   50140:	tst	r1, #64	; 0x40
   50144:	push	{r3, r4, r5, r6, r7, lr}
   50148:	mov	r5, r1
   5014c:	mov	r7, r0
   50150:	moveq	r4, #21
   50154:	beq	50164 <fputs@plt+0x4b850>
   50158:	b	501e4 <fputs@plt+0x4b8d0>
   5015c:	movw	r0, #50000	; 0xc350
   50160:	bl	40f8 <usleep@plt>
   50164:	mov	r0, r7
   50168:	mov	r1, r5
   5016c:	mov	r2, #0
   50170:	bl	43c8 <open64@plt>
   50174:	subs	r6, r0, #0
   50178:	bge	501a0 <fputs@plt+0x4b88c>
   5017c:	bl	48cc <__errno_location@plt>
   50180:	ldr	r3, [r0]
   50184:	cmp	r3, #5
   50188:	bne	501c0 <fputs@plt+0x4b8ac>
   5018c:	subs	r4, r4, #1
   50190:	bne	5015c <fputs@plt+0x4b848>
   50194:	mvn	r6, #4
   50198:	mov	r0, r6
   5019c:	pop	{r3, r4, r5, r6, r7, pc}
   501a0:	bl	4254 <isatty@plt>
   501a4:	cmp	r0, #0
   501a8:	blt	501cc <fputs@plt+0x4b8b8>
   501ac:	bne	50198 <fputs@plt+0x4b884>
   501b0:	mov	r0, r6
   501b4:	mvn	r6, #24
   501b8:	bl	4ec84 <fputs@plt+0x4a370>
   501bc:	b	50198 <fputs@plt+0x4b884>
   501c0:	rsb	r6, r3, #0
   501c4:	mov	r0, r6
   501c8:	pop	{r3, r4, r5, r6, r7, pc}
   501cc:	mov	r0, r6
   501d0:	bl	4ec84 <fputs@plt+0x4a370>
   501d4:	bl	48cc <__errno_location@plt>
   501d8:	ldr	r6, [r0]
   501dc:	rsb	r6, r6, #0
   501e0:	b	50198 <fputs@plt+0x4b884>
   501e4:	ldr	r0, [pc, #24]	; 50204 <fputs@plt+0x4b8f0>
   501e8:	movw	r2, #2231	; 0x8b7
   501ec:	ldr	r1, [pc, #20]	; 50208 <fputs@plt+0x4b8f4>
   501f0:	ldr	r3, [pc, #20]	; 5020c <fputs@plt+0x4b8f8>
   501f4:	add	r0, pc, r0
   501f8:	add	r1, pc, r1
   501fc:	add	r3, pc, r3
   50200:	bl	5ac34 <fputs@plt+0x56320>
   50204:	andeq	r1, r2, r8, lsr #23
   50208:	strdeq	r1, [r2], -r8
   5020c:	strdeq	r1, [r2], -r4
   50210:	ldr	r2, [pc, #220]	; 502f4 <fputs@plt+0x4b9e0>
   50214:	movw	r3, #63480	; 0xf7f8
   50218:	ldr	r1, [pc, #216]	; 502f8 <fputs@plt+0x4b9e4>
   5021c:	movt	r3, #65535	; 0xffff
   50220:	add	r2, pc, r2
   50224:	push	{r4, r5, r6, r7, lr}
   50228:	sub	sp, sp, #2064	; 0x810
   5022c:	ldr	r7, [r2, r1]
   50230:	sub	sp, sp, #4
   50234:	mov	r2, #0
   50238:	mov	r4, r0
   5023c:	str	r2, [sp, #8]
   50240:	add	r6, sp, #12
   50244:	ldr	r2, [r7]
   50248:	add	r5, sp, #4
   5024c:	str	r0, [sp, #4]
   50250:	add	r0, sp, #2064	; 0x810
   50254:	mov	r1, #1
   50258:	str	r2, [sp, #2060]	; 0x80c
   5025c:	strh	r1, [r0, r3]
   50260:	mov	r0, r5
   50264:	mov	r1, #1
   50268:	mov	r2, #0
   5026c:	bl	4578 <poll@plt>
   50270:	cmp	r0, #0
   50274:	blt	502a0 <fputs@plt+0x4b98c>
   50278:	beq	50298 <fputs@plt+0x4b984>
   5027c:	mov	r0, r4
   50280:	mov	r1, r6
   50284:	mov	r2, #2048	; 0x800
   50288:	bl	4164 <read@plt>
   5028c:	cmp	r0, #0
   50290:	blt	502d0 <fputs@plt+0x4b9bc>
   50294:	bne	50260 <fputs@plt+0x4b94c>
   50298:	mov	r0, #0
   5029c:	b	502b4 <fputs@plt+0x4b9a0>
   502a0:	bl	48cc <__errno_location@plt>
   502a4:	ldr	r0, [r0]
   502a8:	cmp	r0, #4
   502ac:	beq	50260 <fputs@plt+0x4b94c>
   502b0:	rsb	r0, r0, #0
   502b4:	ldr	r2, [sp, #2060]	; 0x80c
   502b8:	ldr	r3, [r7]
   502bc:	cmp	r2, r3
   502c0:	bne	502f0 <fputs@plt+0x4b9dc>
   502c4:	add	sp, sp, #2064	; 0x810
   502c8:	add	sp, sp, #4
   502cc:	pop	{r4, r5, r6, r7, pc}
   502d0:	bl	48cc <__errno_location@plt>
   502d4:	ldr	r0, [r0]
   502d8:	cmp	r0, #4
   502dc:	beq	50260 <fputs@plt+0x4b94c>
   502e0:	cmp	r0, #11
   502e4:	bne	502b0 <fputs@plt+0x4b99c>
   502e8:	mov	r0, #0
   502ec:	b	502b4 <fputs@plt+0x4b9a0>
   502f0:	bl	453c <__stack_chk_fail@plt>
   502f4:	andeq	fp, r3, r0, ror r9
   502f8:	andeq	r0, r0, r0, lsr r4
   502fc:	push	{r4, lr}
   50300:	subs	r4, r0, #0
   50304:	beq	5033c <fputs@plt+0x4ba28>
   50308:	ldm	r4, {r0, r3}
   5030c:	cmp	r0, r3
   50310:	beq	5032c <fputs@plt+0x4ba18>
   50314:	bl	4ec84 <fputs@plt+0x4a370>
   50318:	str	r0, [r4]
   5031c:	ldr	r0, [r4, #4]
   50320:	bl	4ec84 <fputs@plt+0x4a370>
   50324:	str	r0, [r4, #4]
   50328:	pop	{r4, pc}
   5032c:	bl	4ec84 <fputs@plt+0x4a370>
   50330:	str	r0, [r4, #4]
   50334:	str	r0, [r4]
   50338:	pop	{r4, pc}
   5033c:	ldr	r0, [pc, #24]	; 5035c <fputs@plt+0x4ba48>
   50340:	movw	r2, #2549	; 0x9f5
   50344:	ldr	r1, [pc, #20]	; 50360 <fputs@plt+0x4ba4c>
   50348:	ldr	r3, [pc, #20]	; 50364 <fputs@plt+0x4ba50>
   5034c:	add	r0, pc, r0
   50350:	add	r1, pc, r1
   50354:	add	r3, pc, r3
   50358:	bl	5ac34 <fputs@plt+0x56320>
   5035c:	andeq	r6, r2, r4, asr r2
   50360:	andeq	r1, r2, r0, lsr #15
   50364:	ldrdeq	r2, [r2], -r8
   50368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5036c:	vpush	{d8-d9}
   50370:	sub	sp, sp, #60	; 0x3c
   50374:	ldr	r1, [pc, #868]	; 506e0 <fputs@plt+0x4bdcc>
   50378:	subs	r9, r0, #0
   5037c:	ldr	r4, [sp, #112]	; 0x70
   50380:	ldr	r0, [pc, #860]	; 506e4 <fputs@plt+0x4bdd0>
   50384:	add	r1, pc, r1
   50388:	str	r4, [sp, #32]
   5038c:	ldr	r0, [r1, r0]
   50390:	ldr	r1, [r0]
   50394:	str	r0, [sp, #28]
   50398:	str	r1, [sp, #52]	; 0x34
   5039c:	beq	50668 <fputs@plt+0x4bd54>
   503a0:	cmp	r3, #0
   503a4:	cmpeq	r2, #1024	; 0x400
   503a8:	moveq	r1, #0
   503ac:	movne	r1, #1
   503b0:	cmp	r3, #0
   503b4:	cmpeq	r2, #1000	; 0x3e8
   503b8:	moveq	r1, #0
   503bc:	andne	r1, r1, #1
   503c0:	cmp	r1, #0
   503c4:	bne	506ac <fputs@plt+0x4bd98>
   503c8:	ldr	r5, [sp, #32]
   503cc:	cmp	r5, #0
   503d0:	beq	50688 <fputs@plt+0x4bd74>
   503d4:	cmp	r3, #0
   503d8:	cmpeq	r2, #1000	; 0x3e8
   503dc:	beq	50648 <fputs@plt+0x4bd34>
   503e0:	ldr	r4, [pc, #768]	; 506e8 <fputs@plt+0x4bdd4>
   503e4:	add	r4, pc, r4
   503e8:	str	r4, [sp, #24]
   503ec:	ldr	r5, [pc, #760]	; 506ec <fputs@plt+0x4bdd8>
   503f0:	add	ip, sp, #48	; 0x30
   503f4:	mov	r4, #0
   503f8:	str	ip, [sp, #36]	; 0x24
   503fc:	add	r5, pc, r5
   50400:	str	r5, [sp, #20]
   50404:	mov	r5, #0
   50408:	strd	r4, [sp, #8]
   5040c:	add	r5, sp, #44	; 0x2c
   50410:	str	r5, [sp, #16]
   50414:	bl	48cc <__errno_location@plt>
   50418:	mov	r8, #0
   5041c:	vldr	d9, [pc, #684]	; 506d0 <fputs@plt+0x4bdbc>
   50420:	mov	fp, r0
   50424:	mov	r0, #0
   50428:	add	r1, sp, #44	; 0x2c
   5042c:	str	r0, [fp]
   50430:	mov	r2, #10
   50434:	mov	r0, r9
   50438:	bl	4080 <strtoll@plt>
   5043c:	ldr	sl, [fp]
   50440:	cmp	sl, #0
   50444:	strd	r0, [sp]
   50448:	bgt	50658 <fputs@plt+0x4bd44>
   5044c:	ldrd	r4, [sp]
   50450:	cmp	r4, #0
   50454:	sbcs	r5, r5, #0
   50458:	blt	50640 <fputs@plt+0x4bd2c>
   5045c:	ldr	r4, [sp, #44]	; 0x2c
   50460:	cmp	r4, r9
   50464:	beq	505ac <fputs@plt+0x4bc98>
   50468:	ldrb	r3, [r4]
   5046c:	cmp	r3, #46	; 0x2e
   50470:	beq	505d4 <fputs@plt+0x4bcc0>
   50474:	vldr	d8, [pc, #604]	; 506d8 <fputs@plt+0x4bdc4>
   50478:	mov	r0, r4
   5047c:	ldr	r1, [sp, #20]
   50480:	bl	46f8 <strspn@plt>
   50484:	cmp	r8, #8
   50488:	add	r4, r4, r0
   5048c:	str	r4, [sp, #44]	; 0x2c
   50490:	beq	505ac <fputs@plt+0x4bc98>
   50494:	ldr	ip, [sp, #24]
   50498:	add	r5, ip, r8, lsl #4
   5049c:	b	504b0 <fputs@plt+0x4bb9c>
   504a0:	add	r8, r8, #1
   504a4:	add	r5, r5, #16
   504a8:	cmp	r8, #8
   504ac:	beq	505ac <fputs@plt+0x4bc98>
   504b0:	ldr	r6, [r5]
   504b4:	mov	r0, r6
   504b8:	bl	42a8 <strlen@plt>
   504bc:	mov	r1, r6
   504c0:	mov	r9, r0
   504c4:	mov	r0, r4
   504c8:	mov	r2, r9
   504cc:	bl	4770 <strncmp@plt>
   504d0:	cmp	r0, #0
   504d4:	bne	504a0 <fputs@plt+0x4bb8c>
   504d8:	adds	r9, r4, r9
   504dc:	beq	504a0 <fputs@plt+0x4bb8c>
   504e0:	vcmpe.f64	d8, #0.0
   504e4:	ldr	r4, [r5, #8]
   504e8:	ldr	r5, [r5, #12]
   504ec:	mov	sl, r0
   504f0:	ldrd	r6, [sp]
   504f4:	mvn	r0, #0
   504f8:	mvn	r1, #0
   504fc:	mov	r2, r4
   50500:	vmrs	APSR_nzcv, fpscr
   50504:	mov	r3, r5
   50508:	movle	ip, #0
   5050c:	movgt	ip, #1
   50510:	adds	r6, r6, ip
   50514:	adc	r7, r7, #0
   50518:	bl	62144 <fputs@plt+0x5d830>
   5051c:	cmp	r7, r1
   50520:	cmpeq	r6, r0
   50524:	bhi	50640 <fputs@plt+0x4bd2c>
   50528:	mov	r0, r4
   5052c:	mov	r1, r5
   50530:	bl	62088 <fputs@plt+0x5d774>
   50534:	vmov	d7, r0, r1
   50538:	vmul.f64	d7, d8, d7
   5053c:	vmov	r0, r1, d7
   50540:	bl	62190 <fputs@plt+0x5d87c>
   50544:	ldr	r2, [sp]
   50548:	ldrd	r6, [sp, #8]
   5054c:	mul	r3, r2, r5
   50550:	ldr	r5, [sp, #4]
   50554:	mvn	r6, r6
   50558:	mvn	r7, r7
   5055c:	mla	r3, r4, r5, r3
   50560:	umull	r4, r5, r2, r4
   50564:	add	r5, r3, r5
   50568:	adds	r0, r0, r4
   5056c:	adc	r1, r1, r5
   50570:	cmp	r1, r7
   50574:	cmpeq	r0, r6
   50578:	bhi	50640 <fputs@plt+0x4bd2c>
   5057c:	ldrd	r4, [sp, #8]
   50580:	add	r8, r8, #1
   50584:	ldrb	r3, [r9]
   50588:	adds	r4, r4, r0
   5058c:	adc	r5, r5, r1
   50590:	cmp	r3, #0
   50594:	strd	r4, [sp, #8]
   50598:	bne	50424 <fputs@plt+0x4bb10>
   5059c:	ldrd	r4, [sp, #8]
   505a0:	ldr	ip, [sp, #32]
   505a4:	strd	r4, [ip]
   505a8:	b	505b0 <fputs@plt+0x4bc9c>
   505ac:	mvn	sl, #21
   505b0:	ldr	r4, [sp, #28]
   505b4:	mov	r0, sl
   505b8:	ldr	r2, [sp, #52]	; 0x34
   505bc:	ldr	r3, [r4]
   505c0:	cmp	r2, r3
   505c4:	bne	506a8 <fputs@plt+0x4bd94>
   505c8:	add	sp, sp, #60	; 0x3c
   505cc:	vpop	{d8-d9}
   505d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   505d4:	add	r0, r4, #1
   505d8:	str	r0, [sp, #44]	; 0x2c
   505dc:	ldrb	r3, [r4, #1]
   505e0:	sub	r3, r3, #48	; 0x30
   505e4:	cmp	r3, #9
   505e8:	movhi	r4, r0
   505ec:	bhi	50474 <fputs@plt+0x4bb60>
   505f0:	add	r1, sp, #48	; 0x30
   505f4:	mov	r2, #10
   505f8:	bl	4134 <strtoull@plt>
   505fc:	ldr	r3, [fp]
   50600:	cmp	r3, #34	; 0x22
   50604:	beq	50640 <fputs@plt+0x4bd2c>
   50608:	bl	62088 <fputs@plt+0x5d774>
   5060c:	ldr	r2, [sp, #44]	; 0x2c
   50610:	ldr	r4, [sp, #48]	; 0x30
   50614:	cmp	r4, r2
   50618:	vmov	d8, r0, r1
   5061c:	bls	50660 <fputs@plt+0x4bd4c>
   50620:	rsb	r2, r2, r4
   50624:	mov	r3, #0
   50628:	add	r3, r3, #1
   5062c:	vmul.f64	d8, d8, d9
   50630:	cmp	r3, r2
   50634:	bne	50628 <fputs@plt+0x4bd14>
   50638:	str	r4, [sp, #44]	; 0x2c
   5063c:	b	50478 <fputs@plt+0x4bb64>
   50640:	mvn	sl, #33	; 0x21
   50644:	b	505b0 <fputs@plt+0x4bc9c>
   50648:	ldr	ip, [pc, #160]	; 506f0 <fputs@plt+0x4bddc>
   5064c:	add	ip, pc, ip
   50650:	str	ip, [sp, #24]
   50654:	b	503ec <fputs@plt+0x4bad8>
   50658:	rsb	sl, sl, #0
   5065c:	b	505b0 <fputs@plt+0x4bc9c>
   50660:	mov	r4, r2
   50664:	b	50478 <fputs@plt+0x4bb64>
   50668:	ldr	r0, [pc, #132]	; 506f4 <fputs@plt+0x4bde0>
   5066c:	movw	r2, #2687	; 0xa7f
   50670:	ldr	r1, [pc, #128]	; 506f8 <fputs@plt+0x4bde4>
   50674:	ldr	r3, [pc, #128]	; 506fc <fputs@plt+0x4bde8>
   50678:	add	r0, pc, r0
   5067c:	add	r1, pc, r1
   50680:	add	r3, pc, r3
   50684:	bl	5ac34 <fputs@plt+0x56320>
   50688:	ldr	r0, [pc, #112]	; 50700 <fputs@plt+0x4bdec>
   5068c:	movw	r2, #2689	; 0xa81
   50690:	ldr	r1, [pc, #108]	; 50704 <fputs@plt+0x4bdf0>
   50694:	ldr	r3, [pc, #108]	; 50708 <fputs@plt+0x4bdf4>
   50698:	add	r0, pc, r0
   5069c:	add	r1, pc, r1
   506a0:	add	r3, pc, r3
   506a4:	bl	5ac34 <fputs@plt+0x56320>
   506a8:	bl	453c <__stack_chk_fail@plt>
   506ac:	ldr	r0, [pc, #88]	; 5070c <fputs@plt+0x4bdf8>
   506b0:	mov	r2, #2688	; 0xa80
   506b4:	ldr	r1, [pc, #84]	; 50710 <fputs@plt+0x4bdfc>
   506b8:	ldr	r3, [pc, #84]	; 50714 <fputs@plt+0x4be00>
   506bc:	add	r0, pc, r0
   506c0:	add	r1, pc, r1
   506c4:	add	r3, pc, r3
   506c8:	bl	5ac34 <fputs@plt+0x56320>
   506cc:	nop	{0}
   506d0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   506d4:	svccc	0x00b99999
	...
   506e0:	andeq	fp, r3, ip, lsl #16
   506e4:	andeq	r0, r0, r0, lsr r4
   506e8:	muleq	r3, r4, r5
   506ec:	ldrdeq	r8, [r1], -r4
   506f0:	andeq	sl, r3, ip, lsr #7
   506f4:	andeq	r1, r2, r8, ror #11
   506f8:	andeq	r1, r2, r4, ror r4
   506fc:	andeq	r2, r2, ip, lsr #20
   50700:	andeq	r8, r1, ip, ror #22
   50704:	andeq	r1, r2, r4, asr r4
   50708:	andeq	r2, r2, ip, lsl #20
   5070c:	andeq	r1, r2, ip, asr r7
   50710:	andeq	r1, r2, r0, lsr r4
   50714:	andeq	r2, r2, r8, ror #19
   50718:	ldr	r1, [pc, #56]	; 50758 <fputs@plt+0x4be44>
   5071c:	push	{r4, lr}
   50720:	add	r1, pc, r1
   50724:	mov	r4, r0
   50728:	bl	54dd4 <fputs@plt+0x504c0>
   5072c:	cmp	r0, #0
   50730:	beq	5073c <fputs@plt+0x4be28>
   50734:	mov	r0, #1
   50738:	pop	{r4, pc}
   5073c:	ldr	r1, [pc, #24]	; 5075c <fputs@plt+0x4be48>
   50740:	mov	r0, r4
   50744:	add	r1, pc, r1
   50748:	bl	54dd4 <fputs@plt+0x504c0>
   5074c:	adds	r0, r0, #0
   50750:	movne	r0, #1
   50754:	pop	{r4, pc}
   50758:	andeq	r2, r1, ip, asr #14
   5075c:	andeq	r1, r2, r0, lsl #14
   50760:	push	{r3, r4, r5, lr}
   50764:	bl	480c <__strdup@plt>
   50768:	subs	r4, r0, #0
   5076c:	beq	507a4 <fputs@plt+0x4be90>
   50770:	bl	3fb4 <dirname@plt>
   50774:	subs	r3, r0, #0
   50778:	beq	507ac <fputs@plt+0x4be98>
   5077c:	cmp	r3, r4
   50780:	beq	5079c <fputs@plt+0x4be88>
   50784:	bl	480c <__strdup@plt>
   50788:	mov	r5, r0
   5078c:	mov	r0, r4
   50790:	bl	4140 <free@plt>
   50794:	mov	r0, r5
   50798:	pop	{r3, r4, r5, pc}
   5079c:	mov	r0, r3
   507a0:	pop	{r3, r4, r5, pc}
   507a4:	mov	r0, r4
   507a8:	pop	{r3, r4, r5, pc}
   507ac:	ldr	r0, [pc, #24]	; 507cc <fputs@plt+0x4beb8>
   507b0:	movw	r2, #2879	; 0xb3f
   507b4:	ldr	r1, [pc, #20]	; 507d0 <fputs@plt+0x4bebc>
   507b8:	ldr	r3, [pc, #20]	; 507d4 <fputs@plt+0x4bec0>
   507bc:	add	r0, pc, r0
   507c0:	add	r1, pc, r1
   507c4:	add	r3, pc, r3
   507c8:	bl	5ac34 <fputs@plt+0x56320>
   507cc:	muleq	r2, r0, r6
   507d0:	andeq	r1, r2, r0, lsr r3
   507d4:	andeq	r2, r2, ip, asr #19
   507d8:	push	{r3, r4, r5, lr}
   507dc:	ldr	r3, [pc, #84]	; 50838 <fputs@plt+0x4bf24>
   507e0:	add	r3, pc, r3
   507e4:	ldrb	r3, [r3]
   507e8:	cmp	r3, #0
   507ec:	popne	{r3, r4, r5, pc}
   507f0:	mov	r0, #25
   507f4:	bl	3e88 <getauxval@plt>
   507f8:	cmp	r0, #0
   507fc:	ldrne	r5, [r0]
   50800:	moveq	r5, r0
   50804:	mov	r0, #0
   50808:	bl	557f4 <fputs@plt+0x50ee0>
   5080c:	mov	r4, r0
   50810:	mov	r0, #224	; 0xe0
   50814:	bl	4824 <syscall@plt>
   50818:	eor	r0, r0, r4
   5081c:	eor	r0, r0, r5
   50820:	bl	3e28 <srand@plt>
   50824:	ldr	r3, [pc, #16]	; 5083c <fputs@plt+0x4bf28>
   50828:	mov	r2, #1
   5082c:	add	r3, pc, r3
   50830:	strb	r2, [r3]
   50834:	pop	{r3, r4, r5, pc}
   50838:	ldrdeq	fp, [r3], -r4
   5083c:	andeq	fp, r3, r8, lsl #21
   50840:	ldr	r3, [pc, #164]	; 508ec <fputs@plt+0x4bfd8>
   50844:	ldr	r2, [pc, #164]	; 508f0 <fputs@plt+0x4bfdc>
   50848:	add	r3, pc, r3
   5084c:	push	{r4, r5, r6, lr}
   50850:	sub	sp, sp, #400	; 0x190
   50854:	ldr	r5, [r3, r2]
   50858:	add	r4, sp, #4
   5085c:	mov	r0, r4
   50860:	ldr	r3, [r5]
   50864:	str	r3, [sp, #396]	; 0x18c
   50868:	bl	4020 <uname@plt>
   5086c:	cmp	r0, #0
   50870:	blt	508cc <fputs@plt+0x4bfb8>
   50874:	ldrb	r3, [sp, #69]	; 0x45
   50878:	cmp	r3, #0
   5087c:	bne	508a0 <fputs@plt+0x4bf8c>
   50880:	mov	r0, r4
   50884:	bl	480c <__strdup@plt>
   50888:	ldr	r2, [sp, #396]	; 0x18c
   5088c:	ldr	r3, [r5]
   50890:	cmp	r2, r3
   50894:	bne	508c8 <fputs@plt+0x4bfb4>
   50898:	add	sp, sp, #400	; 0x190
   5089c:	pop	{r4, r5, r6, pc}
   508a0:	add	r6, r4, #65	; 0x41
   508a4:	ldr	r1, [pc, #72]	; 508f4 <fputs@plt+0x4bfe0>
   508a8:	mov	r0, r6
   508ac:	add	r1, pc, r1
   508b0:	bl	489c <strcmp@plt>
   508b4:	cmp	r0, #0
   508b8:	beq	50880 <fputs@plt+0x4bf6c>
   508bc:	mov	r0, r6
   508c0:	bl	480c <__strdup@plt>
   508c4:	b	50888 <fputs@plt+0x4bf74>
   508c8:	bl	453c <__stack_chk_fail@plt>
   508cc:	ldr	r0, [pc, #36]	; 508f8 <fputs@plt+0x4bfe4>
   508d0:	mov	r2, #3056	; 0xbf0
   508d4:	ldr	r1, [pc, #32]	; 508fc <fputs@plt+0x4bfe8>
   508d8:	ldr	r3, [pc, #32]	; 50900 <fputs@plt+0x4bfec>
   508dc:	add	r0, pc, r0
   508e0:	add	r1, pc, r1
   508e4:	add	r3, pc, r3
   508e8:	bl	5ac34 <fputs@plt+0x56320>
   508ec:	andeq	fp, r3, r8, asr #6
   508f0:	andeq	r0, r0, r0, lsr r4
   508f4:	andeq	r1, r2, r0, lsl #12
   508f8:	andeq	r1, r2, r0, asr #11
   508fc:	andeq	r1, r2, r0, lsl r2
   50900:	andeq	r2, r2, r8, asr #17
   50904:	ldr	r3, [pc, #368]	; 50a7c <fputs@plt+0x4c168>
   50908:	cmp	r0, #0
   5090c:	push	{r4, r5, r6, fp, lr}
   50910:	add	fp, sp, #16
   50914:	ldr	r2, [pc, #356]	; 50a80 <fputs@plt+0x4c16c>
   50918:	sub	sp, sp, #28
   5091c:	add	r3, pc, r3
   50920:	mov	r4, r1
   50924:	mov	r1, #0
   50928:	ldr	r5, [r3, r2]
   5092c:	str	r1, [fp, #-32]	; 0xffffffe0
   50930:	ldr	r3, [r5]
   50934:	str	r3, [fp, #-24]	; 0xffffffe8
   50938:	blt	50a48 <fputs@plt+0x4c134>
   5093c:	bne	50a04 <fputs@plt+0x4c0f0>
   50940:	ldr	r6, [pc, #316]	; 50a84 <fputs@plt+0x4c170>
   50944:	add	r6, pc, r6
   50948:	mov	r0, r6
   5094c:	sub	r1, fp, #32
   50950:	bl	5e1d4 <fputs@plt+0x598c0>
   50954:	cmp	r0, #0
   50958:	blt	50a2c <fputs@plt+0x4c118>
   5095c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   50960:	mov	r1, #41	; 0x29
   50964:	mov	r0, r6
   50968:	bl	4038 <strrchr@plt>
   5096c:	cmp	r0, #0
   50970:	beq	50a38 <fputs@plt+0x4c124>
   50974:	ldr	r1, [pc, #268]	; 50a88 <fputs@plt+0x4c174>
   50978:	add	r0, r0, #1
   5097c:	sub	r2, fp, #28
   50980:	add	r1, pc, r1
   50984:	bl	42b4 <sscanf@plt>
   50988:	cmp	r0, #1
   5098c:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   50990:	mvnne	r6, #4
   50994:	bne	509c4 <fputs@plt+0x4c0b0>
   50998:	ldr	r3, [fp, #-28]	; 0xffffffe4
   5099c:	mov	r1, #0
   509a0:	ubfx	r2, r3, #8, #12
   509a4:	cmp	r2, r1
   509a8:	beq	509e4 <fputs@plt+0x4c0d0>
   509ac:	cmp	r4, #0
   509b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   509b4:	strne	r3, [r4]
   509b8:	moveq	r6, r4
   509bc:	movne	r6, #0
   509c0:	strne	r1, [r4, #4]
   509c4:	bl	4140 <free@plt>
   509c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   509cc:	ldr	r3, [r5]
   509d0:	mov	r0, r6
   509d4:	cmp	r2, r3
   509d8:	bne	50a44 <fputs@plt+0x4c130>
   509dc:	sub	sp, fp, #16
   509e0:	pop	{r4, r5, r6, fp, pc}
   509e4:	lsr	r0, r3, #12
   509e8:	uxtb	r2, r3
   509ec:	bic	r0, r0, #255	; 0xff
   509f0:	orrs	r2, r0, r2
   509f4:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   509f8:	mvneq	r6, #1
   509fc:	bne	509ac <fputs@plt+0x4c098>
   50a00:	b	509c4 <fputs@plt+0x4c0b0>
   50a04:	sub	sp, sp, #32
   50a08:	ldr	r3, [pc, #124]	; 50a8c <fputs@plt+0x4c178>
   50a0c:	add	r6, sp, #8
   50a10:	mov	r1, #1
   50a14:	str	r0, [sp]
   50a18:	mov	r2, #24
   50a1c:	mov	r0, r6
   50a20:	add	r3, pc, r3
   50a24:	bl	474c <__sprintf_chk@plt>
   50a28:	b	50948 <fputs@plt+0x4c034>
   50a2c:	mov	r6, r0
   50a30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   50a34:	b	509c4 <fputs@plt+0x4c0b0>
   50a38:	mov	r0, r6
   50a3c:	mvn	r6, #4
   50a40:	b	509c4 <fputs@plt+0x4c0b0>
   50a44:	bl	453c <__stack_chk_fail@plt>
   50a48:	ldr	r0, [pc, #64]	; 50a90 <fputs@plt+0x4c17c>
   50a4c:	movw	r2, #3177	; 0xc69
   50a50:	ldr	r1, [pc, #60]	; 50a94 <fputs@plt+0x4c180>
   50a54:	ldr	r3, [pc, #60]	; 50a98 <fputs@plt+0x4c184>
   50a58:	add	r0, pc, r0
   50a5c:	add	r1, pc, r1
   50a60:	add	r3, pc, r3
   50a64:	bl	5ac34 <fputs@plt+0x56320>
   50a68:	mov	r4, r0
   50a6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   50a70:	bl	4140 <free@plt>
   50a74:	mov	r0, r4
   50a78:	bl	4818 <_Unwind_Resume@plt>
   50a7c:	andeq	fp, r3, r4, ror r2
   50a80:	andeq	r0, r0, r0, lsr r4
   50a84:	andeq	r1, r2, ip, lsr #6
   50a88:	andeq	r1, r2, ip, lsr r5
   50a8c:	andeq	r1, r2, r4, lsr r2
   50a90:	strdeq	ip, [r1], -r0
   50a94:	muleq	r2, r4, r0
   50a98:	andeq	r1, r2, r4, lsr r0
   50a9c:	ldr	ip, [pc, #112]	; 50b14 <fputs@plt+0x4c200>
   50aa0:	mov	r3, #0
   50aa4:	push	{r4, lr}
   50aa8:	add	ip, pc, ip
   50aac:	ldr	lr, [pc, #100]	; 50b18 <fputs@plt+0x4c204>
   50ab0:	sub	sp, sp, #16
   50ab4:	movw	r1, #21523	; 0x5413
   50ab8:	add	r2, sp, #4
   50abc:	ldr	r4, [ip, lr]
   50ac0:	str	r3, [sp, #4]
   50ac4:	str	r3, [sp, #8]
   50ac8:	ldr	r3, [r4]
   50acc:	str	r3, [sp, #12]
   50ad0:	bl	4248 <ioctl@plt>
   50ad4:	cmp	r0, #0
   50ad8:	blt	50b00 <fputs@plt+0x4c1ec>
   50adc:	ldrh	r0, [sp, #6]
   50ae0:	cmp	r0, #0
   50ae4:	mvneq	r0, #4
   50ae8:	ldr	r2, [sp, #12]
   50aec:	ldr	r3, [r4]
   50af0:	cmp	r2, r3
   50af4:	bne	50b10 <fputs@plt+0x4c1fc>
   50af8:	add	sp, sp, #16
   50afc:	pop	{r4, pc}
   50b00:	bl	48cc <__errno_location@plt>
   50b04:	ldr	r0, [r0]
   50b08:	rsb	r0, r0, #0
   50b0c:	b	50ae8 <fputs@plt+0x4c1d4>
   50b10:	bl	453c <__stack_chk_fail@plt>
   50b14:	andeq	fp, r3, r8, ror #1
   50b18:	andeq	r0, r0, r0, lsr r4
   50b1c:	ldr	r3, [pc, #168]	; 50bcc <fputs@plt+0x4c2b8>
   50b20:	ldr	r1, [pc, #168]	; 50bd0 <fputs@plt+0x4c2bc>
   50b24:	add	r3, pc, r3
   50b28:	ldr	r2, [pc, #164]	; 50bd4 <fputs@plt+0x4c2c0>
   50b2c:	push	{r4, lr}
   50b30:	sub	sp, sp, #8
   50b34:	ldr	r4, [r3, r1]
   50b38:	add	r2, pc, r2
   50b3c:	ldr	r3, [r4]
   50b40:	str	r3, [sp, #4]
   50b44:	ldr	r3, [r2]
   50b48:	cmp	r3, #0
   50b4c:	beq	50b70 <fputs@plt+0x4c25c>
   50b50:	ldr	r0, [r2]
   50b54:	ldr	r2, [sp, #4]
   50b58:	ldr	r3, [r4]
   50b5c:	cmp	r2, r3
   50b60:	bne	50b6c <fputs@plt+0x4c258>
   50b64:	add	sp, sp, #8
   50b68:	pop	{r4, pc}
   50b6c:	bl	453c <__stack_chk_fail@plt>
   50b70:	ldr	r0, [pc, #96]	; 50bd8 <fputs@plt+0x4c2c4>
   50b74:	str	r3, [sp]
   50b78:	add	r0, pc, r0
   50b7c:	bl	3f6c <getenv@plt>
   50b80:	cmp	r0, #0
   50b84:	beq	50b90 <fputs@plt+0x4c27c>
   50b88:	mov	r1, sp
   50b8c:	bl	4f1d8 <fputs@plt+0x4a8c4>
   50b90:	ldr	r3, [sp]
   50b94:	cmp	r3, #0
   50b98:	ble	50bac <fputs@plt+0x4c298>
   50b9c:	ldr	r2, [pc, #56]	; 50bdc <fputs@plt+0x4c2c8>
   50ba0:	add	r2, pc, r2
   50ba4:	str	r3, [r2]
   50ba8:	b	50b50 <fputs@plt+0x4c23c>
   50bac:	mov	r0, #1
   50bb0:	bl	50a9c <fputs@plt+0x4c188>
   50bb4:	cmp	r0, #0
   50bb8:	strgt	r0, [sp]
   50bbc:	movle	r3, #80	; 0x50
   50bc0:	movgt	r3, r0
   50bc4:	strle	r3, [sp]
   50bc8:	b	50b9c <fputs@plt+0x4c288>
   50bcc:	andeq	fp, r3, ip, rrx
   50bd0:	andeq	r0, r0, r0, lsr r4
   50bd4:	andeq	fp, r3, r4, ror r7
   50bd8:	andeq	r1, r2, r8, lsl #8
   50bdc:	andeq	fp, r3, ip, lsl #14
   50be0:	ldr	r1, [pc, #24]	; 50c00 <fputs@plt+0x4c2ec>
   50be4:	mov	r3, #0
   50be8:	ldr	r2, [pc, #20]	; 50c04 <fputs@plt+0x4c2f0>
   50bec:	add	r1, pc, r1
   50bf0:	add	r2, pc, r2
   50bf4:	str	r3, [r1]
   50bf8:	str	r3, [r2]
   50bfc:	bx	lr
   50c00:	andeq	fp, r3, r0, asr #13
   50c04:	andeq	fp, r3, r0, asr #13
   50c08:	push	{r4, lr}
   50c0c:	ldr	r4, [pc, #52]	; 50c48 <fputs@plt+0x4c334>
   50c10:	add	r4, pc, r4
   50c14:	ldr	r0, [r4]
   50c18:	cmp	r0, #0
   50c1c:	blt	50c2c <fputs@plt+0x4c318>
   50c20:	adds	r0, r0, #0
   50c24:	movne	r0, #1
   50c28:	pop	{r4, pc}
   50c2c:	mov	r0, #1
   50c30:	bl	4254 <isatty@plt>
   50c34:	cmp	r0, #0
   50c38:	movle	r0, #0
   50c3c:	movgt	r0, #1
   50c40:	str	r0, [r4]
   50c44:	b	50c20 <fputs@plt+0x4c30c>
   50c48:	andeq	fp, r3, r8, lsr #9
   50c4c:	ldr	r3, [pc, #176]	; 50d04 <fputs@plt+0x4c3f0>
   50c50:	ldr	r2, [pc, #176]	; 50d08 <fputs@plt+0x4c3f4>
   50c54:	add	r3, pc, r3
   50c58:	push	{r4, r5, r6, lr}
   50c5c:	subs	r6, r0, #0
   50c60:	ldr	r5, [r3, r2]
   50c64:	sub	sp, sp, #136	; 0x88
   50c68:	mov	r4, r1
   50c6c:	ldr	r3, [r5]
   50c70:	str	r3, [sp, #132]	; 0x84
   50c74:	ble	50ce4 <fputs@plt+0x4c3d0>
   50c78:	cmp	r1, #0
   50c7c:	addeq	r4, sp, #4
   50c80:	mov	r1, #0
   50c84:	mov	r2, #128	; 0x80
   50c88:	mov	r0, r4
   50c8c:	bl	4014 <memset@plt>
   50c90:	mov	r0, #1
   50c94:	mov	r1, r6
   50c98:	mov	r2, r4
   50c9c:	mov	r3, #4
   50ca0:	bl	3f84 <waitid@plt>
   50ca4:	cmp	r0, #0
   50ca8:	bge	50cd8 <fputs@plt+0x4c3c4>
   50cac:	bl	48cc <__errno_location@plt>
   50cb0:	ldr	r3, [r0]
   50cb4:	cmp	r3, #4
   50cb8:	beq	50c80 <fputs@plt+0x4c36c>
   50cbc:	rsb	r0, r3, #0
   50cc0:	ldr	r2, [sp, #132]	; 0x84
   50cc4:	ldr	r3, [r5]
   50cc8:	cmp	r2, r3
   50ccc:	bne	50ce0 <fputs@plt+0x4c3cc>
   50cd0:	add	sp, sp, #136	; 0x88
   50cd4:	pop	{r4, r5, r6, pc}
   50cd8:	mov	r0, #0
   50cdc:	b	50cc0 <fputs@plt+0x4c3ac>
   50ce0:	bl	453c <__stack_chk_fail@plt>
   50ce4:	ldr	r0, [pc, #32]	; 50d0c <fputs@plt+0x4c3f8>
   50ce8:	movw	r2, #4128	; 0x1020
   50cec:	ldr	r1, [pc, #28]	; 50d10 <fputs@plt+0x4c3fc>
   50cf0:	ldr	r3, [pc, #28]	; 50d14 <fputs@plt+0x4c400>
   50cf4:	add	r0, pc, r0
   50cf8:	add	r1, pc, r1
   50cfc:	add	r3, pc, r3
   50d00:	bl	5ac34 <fputs@plt+0x56320>
   50d04:	andeq	sl, r3, ip, lsr pc
   50d08:	andeq	r0, r0, r0, lsr r4
   50d0c:	andeq	r1, r2, r4, asr #5
   50d10:	strdeq	r0, [r2], -r8
   50d14:			; <UNDEFINED> instruction: 0x00020db8
   50d18:	cmp	r0, #0
   50d1c:	push	{r3, r4, r5, lr}
   50d20:	mov	r5, r1
   50d24:	beq	50d70 <fputs@plt+0x4c45c>
   50d28:	ldrb	r3, [r0, #18]
   50d2c:	cmp	r3, #10
   50d30:	beq	50d3c <fputs@plt+0x4c428>
   50d34:	tst	r3, #247	; 0xf7
   50d38:	bne	50d68 <fputs@plt+0x4c454>
   50d3c:	add	r4, r0, #19
   50d40:	mov	r0, r4
   50d44:	bl	4ea4c <fputs@plt+0x4a138>
   50d48:	cmp	r0, #0
   50d4c:	bne	50d68 <fputs@plt+0x4c454>
   50d50:	mov	r0, r4
   50d54:	mov	r1, r5
   50d58:	bl	4e988 <fputs@plt+0x4a074>
   50d5c:	adds	r0, r0, #0
   50d60:	movne	r0, #1
   50d64:	pop	{r3, r4, r5, pc}
   50d68:	mov	r0, #0
   50d6c:	pop	{r3, r4, r5, pc}
   50d70:	ldr	r0, [pc, #24]	; 50d90 <fputs@plt+0x4c47c>
   50d74:	movw	r2, #4426	; 0x114a
   50d78:	ldr	r1, [pc, #20]	; 50d94 <fputs@plt+0x4c480>
   50d7c:	ldr	r3, [pc, #20]	; 50d98 <fputs@plt+0x4c484>
   50d80:	add	r0, pc, r0
   50d84:	add	r1, pc, r1
   50d88:	add	r3, pc, r3
   50d8c:	bl	5ac34 <fputs@plt+0x56320>
   50d90:	andeq	lr, r1, r0, lsr #17
   50d94:	andeq	r0, r2, ip, ror #26
   50d98:	andeq	r2, r2, r0, lsr r3
   50d9c:	push	{r3, r4, r5, lr}
   50da0:	subs	r4, r0, #0
   50da4:	mov	r5, r1
   50da8:	beq	50dc4 <fputs@plt+0x4c4b0>
   50dac:	bl	42a8 <strlen@plt>
   50db0:	cmp	r0, r5
   50db4:	mov	r0, r4
   50db8:	movhi	r3, #0
   50dbc:	strbhi	r3, [r4, r5]
   50dc0:	pop	{r3, r4, r5, pc}
   50dc4:	ldr	r0, [pc, #24]	; 50de4 <fputs@plt+0x4c4d0>
   50dc8:	mov	r2, #4608	; 0x1200
   50dcc:	ldr	r1, [pc, #20]	; 50de8 <fputs@plt+0x4c4d4>
   50dd0:	ldr	r3, [pc, #20]	; 50dec <fputs@plt+0x4c4d8>
   50dd4:	add	r0, pc, r0
   50dd8:	add	r1, pc, r1
   50ddc:	add	r3, pc, r3
   50de0:	bl	5ac34 <fputs@plt+0x56320>
   50de4:	andeq	r8, r1, r0, lsl #1
   50de8:	andeq	r0, r2, r8, lsl sp
   50dec:	strdeq	r2, [r2], -r8
   50df0:	push	{r3, r4, r5, lr}
   50df4:	subs	r5, r0, #0
   50df8:	beq	50e78 <fputs@plt+0x4c564>
   50dfc:	ldrb	r3, [r5]
   50e00:	cmp	r3, #0
   50e04:	beq	50e5c <fputs@plt+0x4c548>
   50e08:	add	r4, r5, #1
   50e0c:	mov	r2, #1
   50e10:	b	50e34 <fputs@plt+0x4c520>
   50e14:	bl	4e6cc <fputs@plt+0x49db8>
   50e18:	mov	r2, #0
   50e1c:	cmp	r0, #0
   50e20:	popeq	{r3, r4, r5, pc}
   50e24:	mov	r1, r4
   50e28:	ldrb	r3, [r4], #1
   50e2c:	cmp	r3, #0
   50e30:	beq	50e54 <fputs@plt+0x4c540>
   50e34:	cmp	r3, #46	; 0x2e
   50e38:	mov	r0, r3
   50e3c:	bne	50e14 <fputs@plt+0x4c500>
   50e40:	cmp	r2, #0
   50e44:	mov	r2, #1
   50e48:	beq	50e24 <fputs@plt+0x4c510>
   50e4c:	mov	r0, #0
   50e50:	pop	{r3, r4, r5, pc}
   50e54:	cmp	r2, #0
   50e58:	beq	50e64 <fputs@plt+0x4c550>
   50e5c:	mov	r0, r3
   50e60:	pop	{r3, r4, r5, pc}
   50e64:	rsb	r1, r5, r1
   50e68:	cmp	r1, #64	; 0x40
   50e6c:	movgt	r0, #0
   50e70:	movle	r0, #1
   50e74:	pop	{r3, r4, r5, pc}
   50e78:	mov	r0, r5
   50e7c:	pop	{r3, r4, r5, pc}
   50e80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   50e84:	mov	r9, r0
   50e88:	mov	sl, r1
   50e8c:	mov	r1, #64	; 0x40
   50e90:	bl	50d9c <fputs@plt+0x4c488>
   50e94:	ldrb	r4, [r9]
   50e98:	cmp	r4, #0
   50e9c:	beq	50f44 <fputs@plt+0x4c630>
   50ea0:	mov	r6, r9
   50ea4:	mov	r5, r9
   50ea8:	mov	r8, #1
   50eac:	b	50ef0 <fputs@plt+0x4c5dc>
   50eb0:	bl	4e6cc <fputs@plt+0x49db8>
   50eb4:	add	r7, r5, #1
   50eb8:	cmp	r0, #0
   50ebc:	beq	50ee4 <fputs@plt+0x4c5d0>
   50ec0:	cmp	sl, #0
   50ec4:	mov	r3, r4
   50ec8:	beq	50ed8 <fputs@plt+0x4c5c4>
   50ecc:	bl	4338 <__ctype_tolower_loc@plt>
   50ed0:	ldr	r3, [r0]
   50ed4:	ldrb	r3, [r3, r4, lsl #2]
   50ed8:	strb	r3, [r5]
   50edc:	mov	r8, #0
   50ee0:	mov	r5, r7
   50ee4:	ldrb	r4, [r6, #1]!
   50ee8:	cmp	r4, #0
   50eec:	beq	50f1c <fputs@plt+0x4c608>
   50ef0:	cmp	r4, #46	; 0x2e
   50ef4:	mov	r0, r4
   50ef8:	bne	50eb0 <fputs@plt+0x4c59c>
   50efc:	cmp	r8, #0
   50f00:	bne	50ee4 <fputs@plt+0x4c5d0>
   50f04:	strb	r4, [r5]
   50f08:	mov	r8, #1
   50f0c:	ldrb	r4, [r6, #1]!
   50f10:	add	r5, r5, r8
   50f14:	cmp	r4, #0
   50f18:	bne	50ef0 <fputs@plt+0x4c5dc>
   50f1c:	cmp	r5, r9
   50f20:	movls	r8, #0
   50f24:	andhi	r8, r8, #1
   50f28:	cmp	r8, #0
   50f2c:	strbne	r4, [r5, #-1]
   50f30:	bne	50f3c <fputs@plt+0x4c628>
   50f34:	mov	r3, #0
   50f38:	strb	r3, [r5]
   50f3c:	mov	r0, r9
   50f40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50f44:	mov	r5, r9
   50f48:	b	50f34 <fputs@plt+0x4c620>
   50f4c:	push	{r4, lr}
   50f50:	mov	r4, r0
   50f54:	bl	50df0 <fputs@plt+0x4c4dc>
   50f58:	cmp	r0, #0
   50f5c:	popeq	{r4, pc}
   50f60:	mov	r0, r4
   50f64:	bl	42a8 <strlen@plt>
   50f68:	cmp	r0, #64	; 0x40
   50f6c:	movhi	r0, #0
   50f70:	movls	r0, #1
   50f74:	pop	{r4, pc}
   50f78:	ldr	ip, [pc, #144]	; 51010 <fputs@plt+0x4c6fc>
   50f7c:	push	{r4, r5, r6, lr}
   50f80:	add	ip, pc, ip
   50f84:	ldr	r6, [pc, #136]	; 51014 <fputs@plt+0x4c700>
   50f88:	mvn	r4, #0
   50f8c:	mvn	r5, #0
   50f90:	cmp	r3, r5
   50f94:	cmpeq	r2, r4
   50f98:	sub	sp, sp, #24
   50f9c:	mov	lr, #0
   50fa0:	ldr	r4, [ip, r6]
   50fa4:	moveq	r2, lr
   50fa8:	stmib	sp, {r0, lr}
   50fac:	strh	r1, [sp, #8]
   50fb0:	ldr	r0, [r4]
   50fb4:	str	r0, [sp, #20]
   50fb8:	beq	50fc8 <fputs@plt+0x4c6b4>
   50fbc:	add	r0, sp, #12
   50fc0:	bl	55880 <fputs@plt+0x50f6c>
   50fc4:	mov	r2, r0
   50fc8:	add	r0, sp, #4
   50fcc:	mov	r1, #1
   50fd0:	mov	r3, #0
   50fd4:	bl	40c8 <ppoll@plt>
   50fd8:	cmp	r0, #0
   50fdc:	blt	50ffc <fputs@plt+0x4c6e8>
   50fe0:	ldrshne	r0, [sp, #10]
   50fe4:	ldr	r2, [sp, #20]
   50fe8:	ldr	r3, [r4]
   50fec:	cmp	r2, r3
   50ff0:	bne	5100c <fputs@plt+0x4c6f8>
   50ff4:	add	sp, sp, #24
   50ff8:	pop	{r4, r5, r6, pc}
   50ffc:	bl	48cc <__errno_location@plt>
   51000:	ldr	r0, [r0]
   51004:	rsb	r0, r0, #0
   51008:	b	50fe4 <fputs@plt+0x4c6d0>
   5100c:	bl	453c <__stack_chk_fail@plt>
   51010:	andeq	sl, r3, r0, lsl ip
   51014:	andeq	r0, r0, r0, lsr r4
   51018:	push	{r4, r5, r6, r7, r8, lr}
   5101c:	subs	r7, r0, #0
   51020:	mov	r5, r1
   51024:	mov	r4, r2
   51028:	mov	r8, r3
   5102c:	blt	510f0 <fputs@plt+0x4c7dc>
   51030:	cmp	r1, #0
   51034:	beq	510d0 <fputs@plt+0x4c7bc>
   51038:	cmp	r2, #0
   5103c:	movne	r6, #0
   51040:	bne	51060 <fputs@plt+0x4c74c>
   51044:	b	510c8 <fputs@plt+0x4c7b4>
   51048:	beq	510a0 <fputs@plt+0x4c78c>
   5104c:	add	r5, r5, r0
   51050:	rsb	r4, r0, r4
   51054:	add	r6, r6, r0
   51058:	cmp	r4, #0
   5105c:	beq	510a0 <fputs@plt+0x4c78c>
   51060:	mov	r0, r7
   51064:	mov	r1, r5
   51068:	mov	r2, r4
   5106c:	bl	4164 <read@plt>
   51070:	cmp	r0, #0
   51074:	bge	51048 <fputs@plt+0x4c734>
   51078:	bl	48cc <__errno_location@plt>
   5107c:	ldr	r0, [r0]
   51080:	cmp	r0, #4
   51084:	beq	51058 <fputs@plt+0x4c744>
   51088:	cmp	r0, #11
   5108c:	bne	51098 <fputs@plt+0x4c784>
   51090:	cmp	r8, #0
   51094:	bne	510b0 <fputs@plt+0x4c79c>
   51098:	cmp	r6, #0
   5109c:	beq	510a8 <fputs@plt+0x4c794>
   510a0:	mov	r0, r6
   510a4:	pop	{r4, r5, r6, r7, r8, pc}
   510a8:	rsb	r0, r0, #0
   510ac:	pop	{r4, r5, r6, r7, r8, pc}
   510b0:	mov	r0, r7
   510b4:	mov	r1, #1
   510b8:	mvn	r2, #0
   510bc:	mvn	r3, #0
   510c0:	bl	50f78 <fputs@plt+0x4c664>
   510c4:	b	51058 <fputs@plt+0x4c744>
   510c8:	mov	r0, r2
   510cc:	pop	{r4, r5, r6, r7, r8, pc}
   510d0:	ldr	r0, [pc, #56]	; 51110 <fputs@plt+0x4c7fc>
   510d4:	movw	r2, #2567	; 0xa07
   510d8:	ldr	r1, [pc, #52]	; 51114 <fputs@plt+0x4c800>
   510dc:	ldr	r3, [pc, #52]	; 51118 <fputs@plt+0x4c804>
   510e0:	add	r0, pc, r0
   510e4:	add	r1, pc, r1
   510e8:	add	r3, pc, r3
   510ec:	bl	5ac34 <fputs@plt+0x56320>
   510f0:	ldr	r0, [pc, #36]	; 5111c <fputs@plt+0x4c808>
   510f4:	movw	r2, #2566	; 0xa06
   510f8:	ldr	r1, [pc, #32]	; 51120 <fputs@plt+0x4c80c>
   510fc:	ldr	r3, [pc, #32]	; 51124 <fputs@plt+0x4c810>
   51100:	add	r0, pc, r0
   51104:	add	r1, pc, r1
   51108:	add	r3, pc, r3
   5110c:	bl	5ac34 <fputs@plt+0x56320>
   51110:	andeq	r1, r2, r4
   51114:	andeq	r0, r2, ip, lsl #20
   51118:	andeq	r2, r2, ip, lsl #4
   5111c:	andeq	lr, r1, r0, lsr #25
   51120:	andeq	r0, r2, ip, ror #19
   51124:	andeq	r2, r2, ip, ror #3
   51128:	push	{r3, r4, r5, r6, r7, lr}
   5112c:	mov	r6, r0
   51130:	ldr	r5, [pc, #236]	; 51224 <fputs@plt+0x4c910>
   51134:	mov	r4, r1
   51138:	add	r5, pc, r5
   5113c:	ldr	r3, [r5]
   51140:	cmp	r3, #0
   51144:	beq	51194 <fputs@plt+0x4c880>
   51148:	mov	r0, #384	; 0x180
   5114c:	mov	r1, r6
   51150:	mov	r2, r4
   51154:	mov	r3, #1
   51158:	bl	4824 <syscall@plt>
   5115c:	cmp	r4, r0
   51160:	beq	511fc <fputs@plt+0x4c8e8>
   51164:	cmp	r0, #0
   51168:	bge	51214 <fputs@plt+0x4c900>
   5116c:	bl	48cc <__errno_location@plt>
   51170:	ldr	r0, [r0]
   51174:	cmp	r0, #38	; 0x26
   51178:	moveq	r3, #0
   5117c:	streq	r3, [r5]
   51180:	beq	51194 <fputs@plt+0x4c880>
   51184:	cmp	r0, #11
   51188:	bne	511f4 <fputs@plt+0x4c8e0>
   5118c:	mov	r3, #1
   51190:	str	r3, [r5]
   51194:	ldr	r0, [pc, #140]	; 51228 <fputs@plt+0x4c914>
   51198:	mov	r1, #256	; 0x100
   5119c:	movt	r1, #8
   511a0:	add	r0, pc, r0
   511a4:	bl	43c8 <open64@plt>
   511a8:	subs	r7, r0, #0
   511ac:	blt	511e4 <fputs@plt+0x4c8d0>
   511b0:	mov	r1, r6
   511b4:	mov	r2, r4
   511b8:	mov	r3, #1
   511bc:	bl	51018 <fputs@plt+0x4c704>
   511c0:	mov	r5, r0
   511c4:	mov	r0, r7
   511c8:	bl	4ec84 <fputs@plt+0x4a370>
   511cc:	cmp	r5, #0
   511d0:	blt	5120c <fputs@plt+0x4c8f8>
   511d4:	cmp	r5, r4
   511d8:	bne	51214 <fputs@plt+0x4c900>
   511dc:	mov	r0, #0
   511e0:	pop	{r3, r4, r5, r6, r7, pc}
   511e4:	bl	48cc <__errno_location@plt>
   511e8:	ldr	r0, [r0]
   511ec:	cmp	r0, #2
   511f0:	beq	5121c <fputs@plt+0x4c908>
   511f4:	rsb	r0, r0, #0
   511f8:	pop	{r3, r4, r5, r6, r7, pc}
   511fc:	mov	r3, #1
   51200:	mov	r0, #0
   51204:	str	r3, [r5]
   51208:	pop	{r3, r4, r5, r6, r7, pc}
   5120c:	mov	r0, r5
   51210:	pop	{r3, r4, r5, r6, r7, pc}
   51214:	mvn	r0, #4
   51218:	pop	{r3, r4, r5, r6, r7, pc}
   5121c:	mvn	r0, #37	; 0x25
   51220:	pop	{r3, r4, r5, r6, r7, pc}
   51224:	andeq	sl, r3, r8, ror pc
   51228:	andeq	r0, r2, r8, asr #30
   5122c:	push	{r3, r4, r5, lr}
   51230:	mov	r4, r0
   51234:	mov	r5, r1
   51238:	bl	51128 <fputs@plt+0x4c814>
   5123c:	cmp	r0, #0
   51240:	popge	{r3, r4, r5, pc}
   51244:	add	r5, r4, r5
   51248:	bl	507d8 <fputs@plt+0x4bec4>
   5124c:	cmp	r4, r5
   51250:	popcs	{r3, r4, r5, pc}
   51254:	bl	46e0 <rand@plt>
   51258:	strb	r0, [r4], #1
   5125c:	cmp	r4, r5
   51260:	bne	51254 <fputs@plt+0x4c940>
   51264:	pop	{r3, r4, r5, pc}
   51268:	push	{r4, r5, r6, r7, r8, lr}
   5126c:	subs	r6, r0, #0
   51270:	mov	r5, r1
   51274:	mov	r4, r2
   51278:	mov	r8, r3
   5127c:	blt	51348 <fputs@plt+0x4ca34>
   51280:	cmp	r1, #0
   51284:	beq	51328 <fputs@plt+0x4ca14>
   51288:	bl	48cc <__errno_location@plt>
   5128c:	cmp	r4, #0
   51290:	mov	r3, #0
   51294:	mov	r7, r0
   51298:	str	r3, [r0]
   5129c:	bne	512b8 <fputs@plt+0x4c9a4>
   512a0:	b	51310 <fputs@plt+0x4c9fc>
   512a4:	beq	51318 <fputs@plt+0x4ca04>
   512a8:	add	r5, r5, r0
   512ac:	rsb	r4, r0, r4
   512b0:	cmp	r4, #0
   512b4:	beq	51310 <fputs@plt+0x4c9fc>
   512b8:	mov	r0, r6
   512bc:	mov	r1, r5
   512c0:	mov	r2, r4
   512c4:	bl	4170 <write@plt>
   512c8:	cmp	r0, #0
   512cc:	bge	512a4 <fputs@plt+0x4c990>
   512d0:	ldr	r2, [r7]
   512d4:	cmp	r2, #4
   512d8:	beq	512b0 <fputs@plt+0x4c99c>
   512dc:	cmp	r2, #11
   512e0:	bne	51320 <fputs@plt+0x4ca0c>
   512e4:	cmp	r8, #0
   512e8:	bne	512f4 <fputs@plt+0x4c9e0>
   512ec:	mvn	r0, #10
   512f0:	pop	{r4, r5, r6, r7, r8, pc}
   512f4:	mov	r0, r6
   512f8:	mov	r1, #4
   512fc:	mvn	r2, #0
   51300:	mvn	r3, #0
   51304:	bl	50f78 <fputs@plt+0x4c664>
   51308:	cmp	r4, #0
   5130c:	bne	512b8 <fputs@plt+0x4c9a4>
   51310:	mov	r0, #0
   51314:	pop	{r4, r5, r6, r7, r8, pc}
   51318:	mvn	r0, #4
   5131c:	pop	{r4, r5, r6, r7, r8, pc}
   51320:	rsb	r0, r2, #0
   51324:	pop	{r4, r5, r6, r7, r8, pc}
   51328:	ldr	r0, [pc, #56]	; 51368 <fputs@plt+0x4ca54>
   5132c:	movw	r2, #2605	; 0xa2d
   51330:	ldr	r1, [pc, #52]	; 5136c <fputs@plt+0x4ca58>
   51334:	ldr	r3, [pc, #52]	; 51370 <fputs@plt+0x4ca5c>
   51338:	add	r0, pc, r0
   5133c:	add	r1, pc, r1
   51340:	add	r3, pc, r3
   51344:	bl	5ac34 <fputs@plt+0x56320>
   51348:	ldr	r0, [pc, #36]	; 51374 <fputs@plt+0x4ca60>
   5134c:	movw	r2, #2604	; 0xa2c
   51350:	ldr	r1, [pc, #32]	; 51378 <fputs@plt+0x4ca64>
   51354:	ldr	r3, [pc, #32]	; 5137c <fputs@plt+0x4ca68>
   51358:	add	r0, pc, r0
   5135c:	add	r1, pc, r1
   51360:	add	r3, pc, r3
   51364:	bl	5ac34 <fputs@plt+0x56320>
   51368:	andeq	r0, r2, ip, lsr #27
   5136c:			; <UNDEFINED> instruction: 0x000207b4
   51370:	andeq	r0, r2, r8, lsr r7
   51374:	andeq	lr, r1, r8, asr #20
   51378:	muleq	r2, r4, r7
   5137c:	andeq	r0, r2, r8, lsl r7
   51380:	ldr	r2, [pc, #180]	; 5143c <fputs@plt+0x4cb28>
   51384:	ldr	r1, [pc, #180]	; 51440 <fputs@plt+0x4cb2c>
   51388:	add	r2, pc, r2
   5138c:	push	{r4, r5, lr}
   51390:	subs	r5, r0, #0
   51394:	ldr	r4, [r2, r1]
   51398:	sub	sp, sp, #12
   5139c:	ldr	r2, [r4]
   513a0:	str	r2, [sp, #4]
   513a4:	bne	513d4 <fputs@plt+0x4cac0>
   513a8:	mov	r0, #5
   513ac:	bl	4500 <malloc@plt>
   513b0:	subs	r2, r0, #0
   513b4:	beq	51408 <fputs@plt+0x4caf4>
   513b8:	ldr	r1, [pc, #132]	; 51444 <fputs@plt+0x4cb30>
   513bc:	mov	r3, r2
   513c0:	add	r1, pc, r1
   513c4:	ldm	r1, {r0, r1}
   513c8:	str	r0, [r2]
   513cc:	strb	r1, [r2, #4]
   513d0:	b	513ec <fputs@plt+0x4cad8>
   513d4:	bl	45c0 <getgrgid@plt>
   513d8:	cmp	r0, #0
   513dc:	beq	51410 <fputs@plt+0x4cafc>
   513e0:	ldr	r0, [r0]
   513e4:	bl	480c <__strdup@plt>
   513e8:	mov	r3, r0
   513ec:	ldr	r2, [sp, #4]
   513f0:	mov	r0, r3
   513f4:	ldr	r3, [r4]
   513f8:	cmp	r2, r3
   513fc:	bne	51438 <fputs@plt+0x4cb24>
   51400:	add	sp, sp, #12
   51404:	pop	{r4, r5, pc}
   51408:	mov	r3, #0
   5140c:	b	513ec <fputs@plt+0x4cad8>
   51410:	ldr	r2, [pc, #48]	; 51448 <fputs@plt+0x4cb34>
   51414:	mov	r3, r5
   51418:	mov	r0, sp
   5141c:	mov	r1, #1
   51420:	add	r2, pc, r2
   51424:	bl	41ac <__asprintf_chk@plt>
   51428:	cmp	r0, #0
   5142c:	blt	51408 <fputs@plt+0x4caf4>
   51430:	ldr	r3, [sp]
   51434:	b	513ec <fputs@plt+0x4cad8>
   51438:	bl	453c <__stack_chk_fail@plt>
   5143c:	andeq	sl, r3, r8, lsl #16
   51440:	andeq	r0, r0, r0, lsr r4
   51444:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   51448:	andeq	r1, r2, ip, lsl r7
   5144c:	ldr	r3, [pc, #324]	; 51598 <fputs@plt+0x4cc84>
   51450:	ldr	r2, [pc, #324]	; 5159c <fputs@plt+0x4cc88>
   51454:	add	r3, pc, r3
   51458:	push	{r4, r5, r6, r7, lr}
   5145c:	subs	r5, r0, #0
   51460:	ldr	r4, [r3, r2]
   51464:	sub	sp, sp, #12
   51468:	mov	r7, r1
   5146c:	ldr	r3, [r4]
   51470:	str	r3, [sp, #4]
   51474:	beq	51578 <fputs@plt+0x4cc64>
   51478:	ldr	r6, [r5]
   5147c:	ldr	r1, [pc, #284]	; 515a0 <fputs@plt+0x4cc8c>
   51480:	mov	r0, r6
   51484:	add	r1, pc, r1
   51488:	bl	489c <strcmp@plt>
   5148c:	cmp	r0, #0
   51490:	bne	514c8 <fputs@plt+0x4cbb4>
   51494:	cmp	r7, #0
   51498:	ldr	r3, [pc, #260]	; 515a4 <fputs@plt+0x4cc90>
   5149c:	movne	r0, #0
   514a0:	add	r3, pc, r3
   514a4:	str	r3, [r5]
   514a8:	strne	r0, [r7]
   514ac:	beq	51538 <fputs@plt+0x4cc24>
   514b0:	ldr	r2, [sp, #4]
   514b4:	ldr	r3, [r4]
   514b8:	cmp	r2, r3
   514bc:	bne	51574 <fputs@plt+0x4cc60>
   514c0:	add	sp, sp, #12
   514c4:	pop	{r4, r5, r6, r7, pc}
   514c8:	ldrb	r3, [r6]
   514cc:	cmp	r3, #48	; 0x30
   514d0:	beq	51528 <fputs@plt+0x4cc14>
   514d4:	mov	r0, r6
   514d8:	mov	r1, sp
   514dc:	bl	4f0e8 <fputs@plt+0x4a7d4>
   514e0:	cmp	r0, #0
   514e4:	blt	51540 <fputs@plt+0x4cc2c>
   514e8:	bl	48cc <__errno_location@plt>
   514ec:	mov	r3, #0
   514f0:	mov	r6, r0
   514f4:	ldr	r0, [sp]
   514f8:	str	r3, [r6]
   514fc:	bl	45c0 <getgrgid@plt>
   51500:	cmp	r0, #0
   51504:	beq	51560 <fputs@plt+0x4cc4c>
   51508:	ldr	r2, [r0]
   5150c:	str	r2, [r5]
   51510:	cmp	r7, #0
   51514:	beq	51538 <fputs@plt+0x4cc24>
   51518:	ldr	r3, [r0, #8]
   5151c:	mov	r0, #0
   51520:	str	r3, [r7]
   51524:	b	514b0 <fputs@plt+0x4cb9c>
   51528:	ldrb	r3, [r6, #1]
   5152c:	cmp	r3, #0
   51530:	beq	51494 <fputs@plt+0x4cb80>
   51534:	b	514d4 <fputs@plt+0x4cbc0>
   51538:	mov	r0, #0
   5153c:	b	514b0 <fputs@plt+0x4cb9c>
   51540:	bl	48cc <__errno_location@plt>
   51544:	mov	r3, #0
   51548:	mov	r6, r0
   5154c:	str	r3, [r0]
   51550:	ldr	r0, [r5]
   51554:	bl	3fc0 <getgrnam@plt>
   51558:	cmp	r0, #0
   5155c:	bne	51510 <fputs@plt+0x4cbfc>
   51560:	ldr	r0, [r6]
   51564:	cmp	r0, #0
   51568:	rsbgt	r0, r0, #0
   5156c:	mvnle	r0, #2
   51570:	b	514b0 <fputs@plt+0x4cb9c>
   51574:	bl	453c <__stack_chk_fail@plt>
   51578:	ldr	r0, [pc, #40]	; 515a8 <fputs@plt+0x4cc94>
   5157c:	movw	r2, #5065	; 0x13c9
   51580:	ldr	r1, [pc, #36]	; 515ac <fputs@plt+0x4cc98>
   51584:	ldr	r3, [pc, #36]	; 515b0 <fputs@plt+0x4cc9c>
   51588:	add	r0, pc, r0
   5158c:	add	r1, pc, r1
   51590:	add	r3, pc, r3
   51594:	bl	5ac34 <fputs@plt+0x56320>
   51598:	andeq	sl, r3, ip, lsr r7
   5159c:	andeq	r0, r0, r0, lsr r4
   515a0:	andeq	r0, r2, ip, lsr #22
   515a4:	andeq	r0, r2, r0, lsl fp
   515a8:	andeq	r0, r2, r4, asr #23
   515ac:	andeq	r0, r2, r4, ror #10
   515b0:	ldrdeq	r0, [r2], -r8
   515b4:	ldr	r3, [pc, #224]	; 5169c <fputs@plt+0x4cd88>
   515b8:	push	{r4, r5, r6, fp, lr}
   515bc:	add	fp, sp, #16
   515c0:	ldr	r2, [pc, #216]	; 516a0 <fputs@plt+0x4cd8c>
   515c4:	sub	sp, sp, #12
   515c8:	add	r3, pc, r3
   515cc:	mov	r4, r0
   515d0:	ldr	r5, [r3, r2]
   515d4:	ldr	r3, [r5]
   515d8:	str	r3, [fp, #-24]	; 0xffffffe8
   515dc:	bl	4908 <getgid@plt>
   515e0:	cmp	r0, r4
   515e4:	beq	51614 <fputs@plt+0x4cd00>
   515e8:	bl	43ec <getegid@plt>
   515ec:	cmp	r0, r4
   515f0:	beq	51614 <fputs@plt+0x4cd00>
   515f4:	mov	r0, #0
   515f8:	mov	r1, r0
   515fc:	bl	47dc <getgroups@plt>
   51600:	subs	r3, r0, #0
   51604:	blt	51688 <fputs@plt+0x4cd74>
   51608:	bne	51630 <fputs@plt+0x4cd1c>
   5160c:	mov	r0, #0
   51610:	b	51618 <fputs@plt+0x4cd04>
   51614:	mov	r0, #1
   51618:	ldr	r2, [fp, #-24]	; 0xffffffe8
   5161c:	ldr	r3, [r5]
   51620:	cmp	r2, r3
   51624:	bne	51698 <fputs@plt+0x4cd84>
   51628:	sub	sp, fp, #16
   5162c:	pop	{r4, r5, r6, fp, pc}
   51630:	lsl	r3, r3, #2
   51634:	add	r3, r3, #14
   51638:	bic	r3, r3, #7
   5163c:	sub	sp, sp, r3
   51640:	mov	r1, sp
   51644:	bl	47dc <getgroups@plt>
   51648:	cmp	r0, #0
   5164c:	blt	51688 <fputs@plt+0x4cd74>
   51650:	beq	5160c <fputs@plt+0x4ccf8>
   51654:	ldr	r3, [sp]
   51658:	cmp	r3, r4
   5165c:	beq	51614 <fputs@plt+0x4cd00>
   51660:	mov	r1, sp
   51664:	mov	r3, #0
   51668:	b	51678 <fputs@plt+0x4cd64>
   5166c:	ldr	r2, [r1, #4]!
   51670:	cmp	r2, r4
   51674:	beq	51614 <fputs@plt+0x4cd00>
   51678:	add	r3, r3, #1
   5167c:	cmp	r3, r0
   51680:	bne	5166c <fputs@plt+0x4cd58>
   51684:	b	5160c <fputs@plt+0x4ccf8>
   51688:	bl	48cc <__errno_location@plt>
   5168c:	ldr	r0, [r0]
   51690:	rsb	r0, r0, #0
   51694:	b	51618 <fputs@plt+0x4cd04>
   51698:	bl	453c <__stack_chk_fail@plt>
   5169c:	andeq	sl, r3, r8, asr #11
   516a0:	andeq	r0, r0, r0, lsr r4
   516a4:	ldr	r3, [pc, #84]	; 51700 <fputs@plt+0x4cdec>
   516a8:	ldr	r2, [pc, #84]	; 51704 <fputs@plt+0x4cdf0>
   516ac:	push	{r4, lr}
   516b0:	add	r3, pc, r3
   516b4:	sub	sp, sp, #16
   516b8:	add	r1, sp, #8
   516bc:	str	r0, [sp, #4]
   516c0:	add	r0, sp, #4
   516c4:	ldr	r4, [r3, r2]
   516c8:	ldr	r3, [r4]
   516cc:	str	r3, [sp, #12]
   516d0:	bl	5144c <fputs@plt+0x4cb38>
   516d4:	cmp	r0, #0
   516d8:	blt	516e4 <fputs@plt+0x4cdd0>
   516dc:	ldr	r0, [sp, #8]
   516e0:	bl	515b4 <fputs@plt+0x4cca0>
   516e4:	ldr	r2, [sp, #12]
   516e8:	ldr	r3, [r4]
   516ec:	cmp	r2, r3
   516f0:	bne	516fc <fputs@plt+0x4cde8>
   516f4:	add	sp, sp, #16
   516f8:	pop	{r4, pc}
   516fc:	bl	453c <__stack_chk_fail@plt>
   51700:	andeq	sl, r3, r0, ror #9
   51704:	andeq	r0, r0, r0, lsr r4
   51708:	ldr	r3, [pc, #296]	; 51838 <fputs@plt+0x4cf24>
   5170c:	ldr	r2, [pc, #296]	; 5183c <fputs@plt+0x4cf28>
   51710:	add	r3, pc, r3
   51714:	push	{r4, r5, r6, r7, r8, r9, lr}
   51718:	sub	sp, sp, #44	; 0x2c
   5171c:	ldr	r7, [r3, r2]
   51720:	mov	r4, #0
   51724:	mov	r9, r1
   51728:	mov	r5, r0
   5172c:	str	r4, [sp]
   51730:	ldr	r3, [r7]
   51734:	str	r4, [sp, #4]
   51738:	str	r4, [sp, #8]
   5173c:	str	r3, [sp, #36]	; 0x24
   51740:	str	r4, [sp, #12]
   51744:	str	r4, [sp, #16]
   51748:	str	r4, [sp, #20]
   5174c:	str	r4, [sp, #24]
   51750:	str	r4, [sp, #28]
   51754:	str	r4, [sp, #32]
   51758:	bl	48cc <__errno_location@plt>
   5175c:	mov	r2, r4
   51760:	mov	r3, sp
   51764:	movw	r1, #1028	; 0x404
   51768:	mov	r8, r0
   5176c:	mov	r0, r9
   51770:	str	r4, [r8]
   51774:	bl	426c <glob64@plt>
   51778:	cmp	r0, #3
   5177c:	beq	51818 <fputs@plt+0x4cf04>
   51780:	cmp	r0, #1
   51784:	beq	51810 <fputs@plt+0x4cefc>
   51788:	cmp	r0, r4
   5178c:	bne	517fc <fputs@plt+0x4cee8>
   51790:	ldr	r4, [sp, #4]
   51794:	cmp	r4, #0
   51798:	beq	517fc <fputs@plt+0x4cee8>
   5179c:	ldr	r1, [r4]
   517a0:	cmp	r1, #0
   517a4:	addne	r4, r4, #4
   517a8:	bne	517c4 <fputs@plt+0x4ceb0>
   517ac:	b	517fc <fputs@plt+0x4cee8>
   517b0:	cmp	r4, #0
   517b4:	beq	517d4 <fputs@plt+0x4cec0>
   517b8:	ldr	r1, [r4], #4
   517bc:	cmp	r1, #0
   517c0:	beq	517d4 <fputs@plt+0x4cec0>
   517c4:	mov	r0, r5
   517c8:	bl	5a1ec <fputs@plt+0x558d8>
   517cc:	cmp	r0, #0
   517d0:	bge	517b0 <fputs@plt+0x4ce9c>
   517d4:	mov	r4, r0
   517d8:	mov	r0, sp
   517dc:	bl	41c4 <globfree64@plt>
   517e0:	ldr	r2, [sp, #36]	; 0x24
   517e4:	ldr	r3, [r7]
   517e8:	mov	r0, r4
   517ec:	cmp	r2, r3
   517f0:	bne	51820 <fputs@plt+0x4cf0c>
   517f4:	add	sp, sp, #44	; 0x2c
   517f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   517fc:	ldr	r4, [r8]
   51800:	cmp	r4, #0
   51804:	rsbne	r4, r4, #0
   51808:	mvneq	r4, #4
   5180c:	b	517d8 <fputs@plt+0x4cec4>
   51810:	mvn	r4, #11
   51814:	b	517d8 <fputs@plt+0x4cec4>
   51818:	mvn	r4, #1
   5181c:	b	517d8 <fputs@plt+0x4cec4>
   51820:	bl	453c <__stack_chk_fail@plt>
   51824:	mov	r4, r0
   51828:	mov	r0, sp
   5182c:	bl	41c4 <globfree64@plt>
   51830:	mov	r0, r4
   51834:	bl	4818 <_Unwind_Resume@plt>
   51838:	andeq	sl, r3, r0, lsl #9
   5183c:	andeq	r0, r0, r0, lsr r4
   51840:	push	{r0, r1, r2, r3}
   51844:	ldr	r3, [pc, #272]	; 5195c <fputs@plt+0x4d048>
   51848:	ldr	r2, [pc, #272]	; 51960 <fputs@plt+0x4d04c>
   5184c:	add	r3, pc, r3
   51850:	push	{r4, r5, r6, r7, r8, lr}
   51854:	sub	sp, sp, #8
   51858:	ldr	r6, [r3, r2]
   5185c:	add	r7, sp, #36	; 0x24
   51860:	ldr	r5, [sp, #32]
   51864:	str	r7, [sp]
   51868:	ldr	r3, [r6]
   5186c:	cmp	r5, #0
   51870:	str	r3, [sp, #4]
   51874:	beq	5193c <fputs@plt+0x4d028>
   51878:	mov	r0, r5
   5187c:	add	r8, sp, #40	; 0x28
   51880:	bl	42a8 <strlen@plt>
   51884:	str	r8, [sp]
   51888:	mov	r4, r0
   5188c:	ldr	r0, [sp, #36]	; 0x24
   51890:	cmp	r0, #0
   51894:	bne	518b8 <fputs@plt+0x4cfa4>
   51898:	b	518ec <fputs@plt+0x4cfd8>
   5189c:	ldr	r3, [sp]
   518a0:	add	r4, r4, r0
   518a4:	add	r2, r3, #4
   518a8:	str	r2, [sp]
   518ac:	ldr	r0, [r3]
   518b0:	cmp	r0, #0
   518b4:	beq	518ec <fputs@plt+0x4cfd8>
   518b8:	bl	42a8 <strlen@plt>
   518bc:	mvn	r3, r4
   518c0:	cmp	r0, r3
   518c4:	bls	5189c <fputs@plt+0x4cf88>
   518c8:	mov	r0, #0
   518cc:	ldr	r2, [sp, #4]
   518d0:	ldr	r3, [r6]
   518d4:	cmp	r2, r3
   518d8:	bne	51958 <fputs@plt+0x4d044>
   518dc:	add	sp, sp, #8
   518e0:	pop	{r4, r5, r6, r7, r8, lr}
   518e4:	add	sp, sp, #16
   518e8:	bx	lr
   518ec:	adds	r0, r4, #1
   518f0:	bl	4500 <malloc@plt>
   518f4:	subs	r4, r0, #0
   518f8:	beq	518c8 <fputs@plt+0x4cfb4>
   518fc:	mov	r1, r5
   51900:	mov	r0, r4
   51904:	bl	3ff0 <stpcpy@plt>
   51908:	ldr	r1, [sp, #36]	; 0x24
   5190c:	str	r8, [sp]
   51910:	cmp	r1, #0
   51914:	addne	r7, r7, #8
   51918:	beq	51934 <fputs@plt+0x4d020>
   5191c:	bl	3ff0 <stpcpy@plt>
   51920:	str	r7, [sp]
   51924:	add	r7, r7, #4
   51928:	ldr	r1, [r7, #-8]
   5192c:	cmp	r1, #0
   51930:	bne	5191c <fputs@plt+0x4d008>
   51934:	mov	r0, r4
   51938:	b	518cc <fputs@plt+0x4cfb8>
   5193c:	mov	r0, #1
   51940:	bl	4500 <malloc@plt>
   51944:	subs	r3, r0, #0
   51948:	strbne	r5, [r3]
   5194c:	movne	r0, r3
   51950:	bne	518cc <fputs@plt+0x4cfb8>
   51954:	b	518c8 <fputs@plt+0x4cfb4>
   51958:	bl	453c <__stack_chk_fail@plt>
   5195c:	andeq	sl, r3, r4, asr #6
   51960:	andeq	r0, r0, r0, lsr r4
   51964:	ldr	r3, [pc, #200]	; 51a34 <fputs@plt+0x4d120>
   51968:	ldr	r2, [pc, #200]	; 51a38 <fputs@plt+0x4d124>
   5196c:	add	r3, pc, r3
   51970:	push	{r4, r5, r6, r7, lr}
   51974:	subs	r6, r0, #0
   51978:	ldr	r7, [r3, r2]
   5197c:	sub	sp, sp, #12
   51980:	ldr	r5, [pc, #180]	; 51a3c <fputs@plt+0x4d128>
   51984:	mov	r4, #0
   51988:	str	r4, [sp]
   5198c:	ldr	r3, [r7]
   51990:	add	r5, pc, r5
   51994:	sub	r5, r5, #4
   51998:	str	r3, [sp, #4]
   5199c:	beq	51a10 <fputs@plt+0x4d0fc>
   519a0:	ldr	r0, [r5, #4]!
   519a4:	cmp	r0, #0
   519a8:	beq	519bc <fputs@plt+0x4d0a8>
   519ac:	mov	r1, r6
   519b0:	bl	489c <strcmp@plt>
   519b4:	cmp	r0, #0
   519b8:	beq	51a00 <fputs@plt+0x4d0ec>
   519bc:	add	r4, r4, #1
   519c0:	cmp	r4, #8
   519c4:	bne	519a0 <fputs@plt+0x4d08c>
   519c8:	mov	r0, r6
   519cc:	mov	r1, sp
   519d0:	bl	4eeec <fputs@plt+0x4a5d8>
   519d4:	cmp	r0, #0
   519d8:	blt	51a08 <fputs@plt+0x4d0f4>
   519dc:	ldr	r0, [sp]
   519e0:	cmp	r0, #7
   519e4:	mvnhi	r0, #0
   519e8:	ldr	r2, [sp, #4]
   519ec:	ldr	r3, [r7]
   519f0:	cmp	r2, r3
   519f4:	bne	51a30 <fputs@plt+0x4d11c>
   519f8:	add	sp, sp, #12
   519fc:	pop	{r4, r5, r6, r7, pc}
   51a00:	mov	r0, r4
   51a04:	b	519e8 <fputs@plt+0x4d0d4>
   51a08:	mvn	r0, #0
   51a0c:	b	519e8 <fputs@plt+0x4d0d4>
   51a10:	ldr	r0, [pc, #40]	; 51a40 <fputs@plt+0x4d12c>
   51a14:	movw	r2, #5501	; 0x157d
   51a18:	ldr	r1, [pc, #36]	; 51a44 <fputs@plt+0x4d130>
   51a1c:	ldr	r3, [pc, #36]	; 51a48 <fputs@plt+0x4d134>
   51a20:	add	r0, pc, r0
   51a24:	add	r1, pc, r1
   51a28:	add	r3, pc, r3
   51a2c:	bl	5ac34 <fputs@plt+0x56320>
   51a30:	bl	453c <__stack_chk_fail@plt>
   51a34:	andeq	sl, r3, r4, lsr #4
   51a38:	andeq	r0, r0, r0, lsr r4
   51a3c:	andeq	r9, r3, r8, ror #1
   51a40:	andeq	r7, r1, r4, lsr r4
   51a44:	andeq	r0, r2, ip, asr #1
   51a48:	andeq	r1, r2, r0, lsl r7
   51a4c:	and	r0, r0, #3
   51a50:	cmp	r0, #3
   51a54:	beq	51a68 <fputs@plt+0x4d154>
   51a58:	ldr	r3, [pc, #16]	; 51a70 <fputs@plt+0x4d15c>
   51a5c:	add	r3, pc, r3
   51a60:	ldr	r0, [r3, r0, lsl #2]
   51a64:	bx	lr
   51a68:	mvn	r0, #21
   51a6c:	bx	lr
   51a70:			; <UNDEFINED> instruction: 0x000216b4
   51a74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   51a78:	mov	r4, r2
   51a7c:	mov	r5, r3
   51a80:	mvn	r2, #0
   51a84:	mvn	r3, #0
   51a88:	cmp	r5, r3
   51a8c:	cmpeq	r4, r2
   51a90:	sub	sp, sp, #32
   51a94:	mov	r8, r0
   51a98:	mov	r9, r1
   51a9c:	beq	51bc0 <fputs@plt+0x4d2ac>
   51aa0:	cmp	r4, #0
   51aa4:	sbcs	r3, r5, #268435456	; 0x10000000
   51aa8:	bge	51bb0 <fputs@plt+0x4d29c>
   51aac:	cmp	r4, #0
   51ab0:	sbcs	r3, r5, #262144	; 0x40000
   51ab4:	bge	51bc8 <fputs@plt+0x4d2b4>
   51ab8:	cmp	r4, #0
   51abc:	sbcs	r3, r5, #256	; 0x100
   51ac0:	bge	51bd8 <fputs@plt+0x4d2c4>
   51ac4:	cmp	r4, #1073741824	; 0x40000000
   51ac8:	sbcs	r3, r5, #0
   51acc:	bge	51be8 <fputs@plt+0x4d2d4>
   51ad0:	cmp	r4, #1048576	; 0x100000
   51ad4:	sbcs	r3, r5, #0
   51ad8:	bge	51b28 <fputs@plt+0x4d214>
   51adc:	cmp	r4, #1024	; 0x400
   51ae0:	sbcs	r3, r5, #0
   51ae4:	movge	sl, #5
   51ae8:	movge	r6, #1024	; 0x400
   51aec:	movge	r7, #0
   51af0:	bge	51b34 <fputs@plt+0x4d220>
   51af4:	ldr	ip, [pc, #252]	; 51bf8 <fputs@plt+0x4d2e4>
   51af8:	mov	r2, #1
   51afc:	strd	r4, [sp, #8]
   51b00:	mvn	r3, #0
   51b04:	add	ip, pc, ip
   51b08:	str	ip, [sp]
   51b0c:	bl	441c <__snprintf_chk@plt>
   51b10:	add	r9, r8, r9
   51b14:	mov	r0, r8
   51b18:	mov	r3, #0
   51b1c:	strb	r3, [r9, #-1]
   51b20:	add	sp, sp, #32
   51b24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   51b28:	mov	r6, #1048576	; 0x100000
   51b2c:	mov	r7, #0
   51b30:	mov	sl, #4
   51b34:	ldr	ip, [pc, #192]	; 51bfc <fputs@plt+0x4d2e8>
   51b38:	mov	r2, r6
   51b3c:	mov	r3, r7
   51b40:	mov	r0, r4
   51b44:	mov	r1, r5
   51b48:	add	ip, pc, ip
   51b4c:	str	ip, [sp]
   51b50:	bl	620fc <fputs@plt+0x5d7e8>
   51b54:	mov	ip, #10
   51b58:	mov	r2, r6
   51b5c:	mov	r3, r7
   51b60:	umull	r6, r7, r4, ip
   51b64:	mla	r7, ip, r5, r7
   51b68:	strd	r0, [sp, #8]
   51b6c:	mov	r0, r6
   51b70:	mov	r1, r7
   51b74:	bl	62144 <fputs@plt+0x5d830>
   51b78:	mov	r2, #10
   51b7c:	mov	r3, #0
   51b80:	bl	62144 <fputs@plt+0x5d830>
   51b84:	ldr	ip, [pc, #116]	; 51c00 <fputs@plt+0x4d2ec>
   51b88:	mov	r0, r8
   51b8c:	mov	r1, r9
   51b90:	add	ip, pc, ip
   51b94:	ldr	ip, [ip, sl, lsl #4]
   51b98:	str	ip, [sp, #24]
   51b9c:	strd	r2, [sp, #16]
   51ba0:	mov	r2, #1
   51ba4:	mvn	r3, #0
   51ba8:	bl	441c <__snprintf_chk@plt>
   51bac:	b	51b10 <fputs@plt+0x4d1fc>
   51bb0:	mov	sl, #0
   51bb4:	mov	r6, #0
   51bb8:	mov	r7, #268435456	; 0x10000000
   51bbc:	b	51b34 <fputs@plt+0x4d220>
   51bc0:	mov	r0, #0
   51bc4:	b	51b20 <fputs@plt+0x4d20c>
   51bc8:	mov	sl, #1
   51bcc:	mov	r6, #0
   51bd0:	mov	r7, #262144	; 0x40000
   51bd4:	b	51b34 <fputs@plt+0x4d220>
   51bd8:	mov	sl, #2
   51bdc:	mov	r6, #0
   51be0:	mov	r7, #256	; 0x100
   51be4:	b	51b34 <fputs@plt+0x4d220>
   51be8:	mov	sl, #3
   51bec:	mov	r6, #1073741824	; 0x40000000
   51bf0:	mov	r7, #0
   51bf4:	b	51b34 <fputs@plt+0x4d220>
   51bf8:	andeq	r0, r2, r8, asr #17
   51bfc:	andeq	r0, r2, r8, ror r8
   51c00:	andeq	r8, r3, r8, lsl #27
   51c04:	push	{r4, r5, r6, lr}
   51c08:	subs	r6, r0, #0
   51c0c:	mov	r4, r1
   51c10:	beq	51c38 <fputs@plt+0x4d324>
   51c14:	mov	r0, r1
   51c18:	bl	4500 <malloc@plt>
   51c1c:	subs	r5, r0, #0
   51c20:	beq	51c30 <fputs@plt+0x4d31c>
   51c24:	mov	r1, r6
   51c28:	mov	r2, r4
   51c2c:	bl	42f0 <memcpy@plt>
   51c30:	mov	r0, r5
   51c34:	pop	{r4, r5, r6, pc}
   51c38:	ldr	r0, [pc, #24]	; 51c58 <fputs@plt+0x4d344>
   51c3c:	movw	r2, #5690	; 0x163a
   51c40:	ldr	r1, [pc, #20]	; 51c5c <fputs@plt+0x4d348>
   51c44:	ldr	r3, [pc, #20]	; 51c60 <fputs@plt+0x4d34c>
   51c48:	add	r0, pc, r0
   51c4c:	add	r1, pc, r1
   51c50:	add	r3, pc, r3
   51c54:	bl	5ac34 <fputs@plt+0x56320>
   51c58:	andeq	r4, r2, r8, asr r9
   51c5c:	andeq	pc, r1, r4, lsr #29
   51c60:	muleq	r2, r4, r5
   51c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51c68:	subs	fp, r0, #0
   51c6c:	ldr	r8, [pc, #744]	; 51f5c <fputs@plt+0x4d648>
   51c70:	sub	sp, sp, #12
   51c74:	mov	sl, r1
   51c78:	mov	r6, r2
   51c7c:	mov	r4, r3
   51c80:	add	r8, pc, r8
   51c84:	beq	51edc <fputs@plt+0x4d5c8>
   51c88:	cmp	r3, #100	; 0x64
   51c8c:	bhi	51f1c <fputs@plt+0x4d608>
   51c90:	cmp	r2, #2
   51c94:	bls	51efc <fputs@plt+0x4d5e8>
   51c98:	bl	5b7d4 <fputs@plt+0x56ec0>
   51c9c:	cmp	r0, #0
   51ca0:	str	r0, [sp, #4]
   51ca4:	beq	51d5c <fputs@plt+0x4d448>
   51ca8:	cmp	sl, #3
   51cac:	movhi	r3, #0
   51cb0:	movls	r3, #1
   51cb4:	cmp	r6, sl
   51cb8:	orrcs	r3, r3, #1
   51cbc:	cmp	r3, #0
   51cc0:	bne	51d48 <fputs@plt+0x4d434>
   51cc4:	add	r0, r6, #1
   51cc8:	mov	r1, #1
   51ccc:	bl	3fcc <calloc@plt>
   51cd0:	subs	r5, r0, #0
   51cd4:	beq	51ed4 <fputs@plt+0x4d5c0>
   51cd8:	mul	r4, r6, r4
   51cdc:	movw	r3, #34079	; 0x851f
   51ce0:	movt	r3, #20971	; 0x51eb
   51ce4:	sub	r7, r6, #3
   51ce8:	add	sl, sl, #3
   51cec:	mov	r1, fp
   51cf0:	rsb	r6, r6, sl
   51cf4:	str	r5, [sp, #4]
   51cf8:	umull	r2, r4, r3, r4
   51cfc:	lsr	r4, r4, #5
   51d00:	cmp	r4, r7
   51d04:	movcs	r4, r7
   51d08:	mov	r2, r4
   51d0c:	bl	42f0 <memcpy@plt>
   51d10:	mov	r3, r5
   51d14:	add	r0, r4, #3
   51d18:	add	r1, r6, r4
   51d1c:	mov	ip, #46	; 0x2e
   51d20:	rsb	r2, r4, r7
   51d24:	strb	ip, [r3, r4]!
   51d28:	add	r1, fp, r1
   51d2c:	add	r0, r5, r0
   51d30:	strb	ip, [r3, #1]
   51d34:	strb	ip, [r3, #2]
   51d38:	bl	42f0 <memcpy@plt>
   51d3c:	ldr	r0, [sp, #4]
   51d40:	add	sp, sp, #12
   51d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51d48:	mov	r0, fp
   51d4c:	mov	r1, sl
   51d50:	add	sp, sp, #12
   51d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51d58:	b	4098 <__strndup@plt>
   51d5c:	cmp	sl, #3
   51d60:	cmphi	sl, r6
   51d64:	bls	51d48 <fputs@plt+0x4d434>
   51d68:	mul	r4, r6, r4
   51d6c:	movw	r3, #34079	; 0x851f
   51d70:	movt	r3, #20971	; 0x51eb
   51d74:	sub	r7, r6, #3
   51d78:	add	r9, fp, sl
   51d7c:	umull	r2, r3, r3, r4
   51d80:	mov	r4, fp
   51d84:	lsr	r3, r3, #5
   51d88:	cmp	r3, r7
   51d8c:	movcc	r7, r3
   51d90:	cmp	r7, #0
   51d94:	beq	51eb8 <fputs@plt+0x4d5a4>
   51d98:	cmp	fp, r9
   51d9c:	bcs	51eb8 <fputs@plt+0x4d5a4>
   51da0:	ldr	r5, [sp, #4]
   51da4:	b	51db0 <fputs@plt+0x4d49c>
   51da8:	cmp	r4, r9
   51dac:	bcs	51df0 <fputs@plt+0x4d4dc>
   51db0:	mov	r0, r4
   51db4:	bl	5b6e4 <fputs@plt+0x56dd0>
   51db8:	cmp	r0, #0
   51dbc:	blt	51d3c <fputs@plt+0x4d428>
   51dc0:	bl	5bbbc <fputs@plt+0x572a8>
   51dc4:	ldr	r2, [pc, #404]	; 51f60 <fputs@plt+0x4d64c>
   51dc8:	ldrb	r3, [r4]
   51dcc:	ldr	r2, [r8, r2]
   51dd0:	ldrb	r3, [r2, r3]
   51dd4:	add	r4, r4, r3
   51dd8:	cmp	r0, #0
   51ddc:	moveq	r0, #1
   51de0:	movne	r0, #2
   51de4:	add	r5, r5, r0
   51de8:	cmp	r5, r7
   51dec:	bcc	51da8 <fputs@plt+0x4d494>
   51df0:	cmp	r6, r5
   51df4:	cmphi	r9, r4
   51df8:	mov	r7, r9
   51dfc:	bls	51e38 <fputs@plt+0x4d524>
   51e00:	mov	r0, r7
   51e04:	bl	5bb9c <fputs@plt+0x57288>
   51e08:	mov	r7, r0
   51e0c:	bl	5b6e4 <fputs@plt+0x56dd0>
   51e10:	cmp	r0, #0
   51e14:	blt	51d3c <fputs@plt+0x4d428>
   51e18:	bl	5bbbc <fputs@plt+0x572a8>
   51e1c:	cmp	r0, #0
   51e20:	moveq	r0, #1
   51e24:	movne	r0, #2
   51e28:	add	r5, r5, r0
   51e2c:	cmp	r6, r5
   51e30:	cmphi	r7, r4
   51e34:	bhi	51e00 <fputs@plt+0x4d4ec>
   51e38:	cmp	r4, r7
   51e3c:	bhi	51f3c <fputs@plt+0x4d628>
   51e40:	beq	51ec0 <fputs@plt+0x4d5ac>
   51e44:	ldr	r2, [pc, #276]	; 51f60 <fputs@plt+0x4d64c>
   51e48:	rsb	r4, fp, r4
   51e4c:	ldrb	r3, [r7]
   51e50:	add	r0, r4, #4
   51e54:	ldr	r2, [r8, r2]
   51e58:	ldrb	r3, [r2, r3]
   51e5c:	add	r7, r7, r3
   51e60:	rsb	r9, r7, r9
   51e64:	add	r0, r0, r9
   51e68:	bl	4500 <malloc@plt>
   51e6c:	subs	r5, r0, #0
   51e70:	beq	51ed4 <fputs@plt+0x4d5c0>
   51e74:	mov	r1, fp
   51e78:	mov	r2, r4
   51e7c:	bl	42f0 <memcpy@plt>
   51e80:	mov	r3, r5
   51e84:	add	r0, r4, #3
   51e88:	mvn	ip, #29
   51e8c:	mvn	lr, #127	; 0x7f
   51e90:	strb	ip, [r3, r4]!
   51e94:	str	r5, [sp, #4]
   51e98:	mvn	ip, #89	; 0x59
   51e9c:	mov	r1, r7
   51ea0:	add	r2, r9, #1
   51ea4:	add	r0, r5, r0
   51ea8:	strb	lr, [r3, #1]
   51eac:	strb	ip, [r3, #2]
   51eb0:	bl	42f0 <memcpy@plt>
   51eb4:	b	51d3c <fputs@plt+0x4d428>
   51eb8:	mov	r5, #0
   51ebc:	b	51df0 <fputs@plt+0x4d4dc>
   51ec0:	mov	r0, fp
   51ec4:	add	r1, sl, #1
   51ec8:	add	sp, sp, #12
   51ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51ed0:	b	51c04 <fputs@plt+0x4d2f0>
   51ed4:	str	r5, [sp, #4]
   51ed8:	b	51d3c <fputs@plt+0x4d428>
   51edc:	ldr	r0, [pc, #128]	; 51f64 <fputs@plt+0x4d650>
   51ee0:	movw	r2, #3960	; 0xf78
   51ee4:	ldr	r1, [pc, #124]	; 51f68 <fputs@plt+0x4d654>
   51ee8:	ldr	r3, [pc, #124]	; 51f6c <fputs@plt+0x4d658>
   51eec:	add	r0, pc, r0
   51ef0:	add	r1, pc, r1
   51ef4:	add	r3, pc, r3
   51ef8:	bl	5ac34 <fputs@plt+0x56320>
   51efc:	ldr	r0, [pc, #108]	; 51f70 <fputs@plt+0x4d65c>
   51f00:	movw	r2, #3962	; 0xf7a
   51f04:	ldr	r1, [pc, #104]	; 51f74 <fputs@plt+0x4d660>
   51f08:	ldr	r3, [pc, #104]	; 51f78 <fputs@plt+0x4d664>
   51f0c:	add	r0, pc, r0
   51f10:	add	r1, pc, r1
   51f14:	add	r3, pc, r3
   51f18:	bl	5ac34 <fputs@plt+0x56320>
   51f1c:	ldr	r0, [pc, #88]	; 51f7c <fputs@plt+0x4d668>
   51f20:	movw	r2, #3961	; 0xf79
   51f24:	ldr	r1, [pc, #84]	; 51f80 <fputs@plt+0x4d66c>
   51f28:	ldr	r3, [pc, #84]	; 51f84 <fputs@plt+0x4d670>
   51f2c:	add	r0, pc, r0
   51f30:	add	r1, pc, r1
   51f34:	add	r3, pc, r3
   51f38:	bl	5ac34 <fputs@plt+0x56320>
   51f3c:	ldr	r0, [pc, #68]	; 51f88 <fputs@plt+0x4d674>
   51f40:	movw	r2, #3998	; 0xf9e
   51f44:	ldr	r1, [pc, #64]	; 51f8c <fputs@plt+0x4d678>
   51f48:	ldr	r3, [pc, #64]	; 51f90 <fputs@plt+0x4d67c>
   51f4c:	add	r0, pc, r0
   51f50:	add	r1, pc, r1
   51f54:	add	r3, pc, r3
   51f58:	bl	5ac34 <fputs@plt+0x56320>
   51f5c:	andeq	r9, r3, r0, lsl pc
   51f60:	andeq	r0, r0, r0, asr r4
   51f64:	andeq	r6, r1, r8, ror #30
   51f68:	andeq	pc, r1, r0, lsl #24
   51f6c:	muleq	r1, r0, fp
   51f70:	ldrdeq	r0, [r2], -r8
   51f74:	andeq	pc, r1, r0, ror #23
   51f78:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   51f7c:	andeq	r0, r2, r8, lsr #9
   51f80:	andeq	pc, r1, r0, asr #23
   51f84:	andeq	pc, r1, r0, asr fp	; <UNPREDICTABLE>
   51f88:	andeq	r0, r2, r8, lsr #9
   51f8c:	andeq	pc, r1, r0, lsr #23
   51f90:	andeq	pc, r1, r0, lsr fp	; <UNPREDICTABLE>
   51f94:	ldr	ip, [pc, #228]	; 52080 <fputs@plt+0x4d76c>
   51f98:	mov	r2, #7
   51f9c:	push	{r4, r5, r6, r7, r8, lr}
   51fa0:	add	ip, pc, ip
   51fa4:	ldr	lr, [pc, #216]	; 52084 <fputs@plt+0x4d770>
   51fa8:	sub	sp, sp, #24
   51fac:	add	r4, sp, #12
   51fb0:	mov	r6, r1
   51fb4:	mov	r1, #1
   51fb8:	mov	r7, r0
   51fbc:	ldr	r5, [ip, lr]
   51fc0:	mov	ip, #4
   51fc4:	add	lr, sp, #16
   51fc8:	str	ip, [sp, #16]
   51fcc:	str	lr, [sp]
   51fd0:	mov	r3, r4
   51fd4:	ldr	ip, [r5]
   51fd8:	str	ip, [sp, #20]
   51fdc:	bl	47f4 <getsockopt@plt>
   51fe0:	cmp	r0, #0
   51fe4:	blt	51ff4 <fputs@plt+0x4d6e0>
   51fe8:	ldr	r3, [sp, #16]
   51fec:	cmp	r3, #4
   51ff0:	beq	52038 <fputs@plt+0x4d724>
   51ff4:	mov	r8, #4
   51ff8:	mov	r0, r7
   51ffc:	str	r8, [sp]
   52000:	mov	r1, #1
   52004:	mov	r2, #32
   52008:	mov	r3, r4
   5200c:	str	r6, [sp, #12]
   52010:	bl	4830 <setsockopt@plt>
   52014:	cmp	r0, #0
   52018:	blt	5204c <fputs@plt+0x4d738>
   5201c:	mov	r0, #1
   52020:	ldr	r2, [sp, #20]
   52024:	ldr	r3, [r5]
   52028:	cmp	r2, r3
   5202c:	bne	5207c <fputs@plt+0x4d768>
   52030:	add	sp, sp, #24
   52034:	pop	{r4, r5, r6, r7, r8, pc}
   52038:	ldr	r3, [sp, #12]
   5203c:	cmp	r3, r6, lsl #1
   52040:	movcs	r0, #0
   52044:	bcc	51ff4 <fputs@plt+0x4d6e0>
   52048:	b	52020 <fputs@plt+0x4d70c>
   5204c:	str	r8, [sp]
   52050:	mov	r0, r7
   52054:	mov	r3, r4
   52058:	mov	r1, #1
   5205c:	mov	r2, #7
   52060:	bl	4830 <setsockopt@plt>
   52064:	cmp	r0, #0
   52068:	bge	5201c <fputs@plt+0x4d708>
   5206c:	bl	48cc <__errno_location@plt>
   52070:	ldr	r0, [r0]
   52074:	rsb	r0, r0, #0
   52078:	b	52020 <fputs@plt+0x4d70c>
   5207c:	bl	453c <__stack_chk_fail@plt>
   52080:	strdeq	r9, [r3], -r0
   52084:	andeq	r0, r0, r0, lsr r4
   52088:	ldr	ip, [pc, #228]	; 52174 <fputs@plt+0x4d860>
   5208c:	mov	r2, #8
   52090:	push	{r4, r5, r6, r7, r8, lr}
   52094:	add	ip, pc, ip
   52098:	ldr	lr, [pc, #216]	; 52178 <fputs@plt+0x4d864>
   5209c:	sub	sp, sp, #24
   520a0:	add	r4, sp, #12
   520a4:	mov	r6, r1
   520a8:	mov	r1, #1
   520ac:	mov	r7, r0
   520b0:	ldr	r5, [ip, lr]
   520b4:	mov	ip, #4
   520b8:	add	lr, sp, #16
   520bc:	str	ip, [sp, #16]
   520c0:	str	lr, [sp]
   520c4:	mov	r3, r4
   520c8:	ldr	ip, [r5]
   520cc:	str	ip, [sp, #20]
   520d0:	bl	47f4 <getsockopt@plt>
   520d4:	cmp	r0, #0
   520d8:	blt	520e8 <fputs@plt+0x4d7d4>
   520dc:	ldr	r3, [sp, #16]
   520e0:	cmp	r3, #4
   520e4:	beq	5212c <fputs@plt+0x4d818>
   520e8:	mov	r8, #4
   520ec:	mov	r0, r7
   520f0:	str	r8, [sp]
   520f4:	mov	r1, #1
   520f8:	mov	r2, #33	; 0x21
   520fc:	mov	r3, r4
   52100:	str	r6, [sp, #12]
   52104:	bl	4830 <setsockopt@plt>
   52108:	cmp	r0, #0
   5210c:	blt	52140 <fputs@plt+0x4d82c>
   52110:	mov	r0, #1
   52114:	ldr	r2, [sp, #20]
   52118:	ldr	r3, [r5]
   5211c:	cmp	r2, r3
   52120:	bne	52170 <fputs@plt+0x4d85c>
   52124:	add	sp, sp, #24
   52128:	pop	{r4, r5, r6, r7, r8, pc}
   5212c:	ldr	r3, [sp, #12]
   52130:	cmp	r3, r6, lsl #1
   52134:	movcs	r0, #0
   52138:	bcc	520e8 <fputs@plt+0x4d7d4>
   5213c:	b	52114 <fputs@plt+0x4d800>
   52140:	str	r8, [sp]
   52144:	mov	r0, r7
   52148:	mov	r3, r4
   5214c:	mov	r1, #1
   52150:	mov	r2, #8
   52154:	bl	4830 <setsockopt@plt>
   52158:	cmp	r0, #0
   5215c:	bge	52110 <fputs@plt+0x4d7fc>
   52160:	bl	48cc <__errno_location@plt>
   52164:	ldr	r0, [r0]
   52168:	rsb	r0, r0, #0
   5216c:	b	52114 <fputs@plt+0x4d800>
   52170:	bl	453c <__stack_chk_fail@plt>
   52174:	strdeq	r9, [r3], -ip
   52178:	andeq	r0, r0, r0, lsr r4
   5217c:	ldr	r3, [pc, #284]	; 522a0 <fputs@plt+0x4d98c>
   52180:	ldr	r2, [pc, #284]	; 522a4 <fputs@plt+0x4d990>
   52184:	add	r3, pc, r3
   52188:	push	{r4, r5, r6, r7, r8, r9, lr}
   5218c:	subs	r8, r1, #0
   52190:	ldr	r7, [r3, r2]
   52194:	sub	sp, sp, #44	; 0x2c
   52198:	mov	r6, r0
   5219c:	ldr	r3, [r7]
   521a0:	str	r3, [sp, #36]	; 0x24
   521a4:	beq	52260 <fputs@plt+0x4d94c>
   521a8:	bl	47d0 <setrlimit64@plt>
   521ac:	cmp	r0, #0
   521b0:	blt	521d0 <fputs@plt+0x4d8bc>
   521b4:	mov	r0, #0
   521b8:	ldr	r2, [sp, #36]	; 0x24
   521bc:	ldr	r3, [r7]
   521c0:	cmp	r2, r3
   521c4:	bne	5225c <fputs@plt+0x4d948>
   521c8:	add	sp, sp, #44	; 0x2c
   521cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   521d0:	bl	48cc <__errno_location@plt>
   521d4:	ldr	r3, [r0]
   521d8:	mov	r9, r0
   521dc:	cmp	r3, #1
   521e0:	rsbne	r0, r3, #0
   521e4:	bne	521b8 <fputs@plt+0x4d8a4>
   521e8:	mov	r0, r6
   521ec:	mov	r1, sp
   521f0:	bl	41b8 <getrlimit64@plt>
   521f4:	cmp	r0, #0
   521f8:	bne	52280 <fputs@plt+0x4d96c>
   521fc:	ldrd	r2, [sp, #8]
   52200:	ldrd	r4, [r8]
   52204:	cmp	r3, r5
   52208:	cmpeq	r2, r4
   5220c:	mov	r0, r2
   52210:	mov	r1, r3
   52214:	movhi	r0, r4
   52218:	movhi	r1, r5
   5221c:	ldrd	r4, [r8, #8]
   52220:	str	r0, [sp, #16]
   52224:	mov	r0, r6
   52228:	cmp	r5, r3
   5222c:	cmpeq	r4, r2
   52230:	str	r1, [sp, #20]
   52234:	add	r1, sp, #16
   52238:	movhi	r4, r2
   5223c:	movhi	r5, r3
   52240:	strd	r4, [sp, #24]
   52244:	bl	47d0 <setrlimit64@plt>
   52248:	cmp	r0, #0
   5224c:	bge	521b4 <fputs@plt+0x4d8a0>
   52250:	ldr	r0, [r9]
   52254:	rsb	r0, r0, #0
   52258:	b	521b8 <fputs@plt+0x4d8a4>
   5225c:	bl	453c <__stack_chk_fail@plt>
   52260:	ldr	r0, [pc, #64]	; 522a8 <fputs@plt+0x4d994>
   52264:	movw	r2, #5840	; 0x16d0
   52268:	ldr	r1, [pc, #60]	; 522ac <fputs@plt+0x4d998>
   5226c:	ldr	r3, [pc, #60]	; 522b0 <fputs@plt+0x4d99c>
   52270:	add	r0, pc, r0
   52274:	add	r1, pc, r1
   52278:	add	r3, pc, r3
   5227c:	bl	5ac34 <fputs@plt+0x56320>
   52280:	ldr	r0, [pc, #44]	; 522b4 <fputs@plt+0x4d9a0>
   52284:	movw	r2, #5850	; 0x16da
   52288:	ldr	r1, [pc, #40]	; 522b8 <fputs@plt+0x4d9a4>
   5228c:	ldr	r3, [pc, #40]	; 522bc <fputs@plt+0x4d9a8>
   52290:	add	r0, pc, r0
   52294:	add	r1, pc, r1
   52298:	add	r3, pc, r3
   5229c:	bl	5ac34 <fputs@plt+0x56320>
   522a0:	andeq	r9, r3, ip, lsl #20
   522a4:	andeq	r0, r0, r0, lsr r4
   522a8:	andeq	r0, r2, r0, asr #4
   522ac:	andeq	pc, r1, ip, ror r8	; <UNPREDICTABLE>
   522b0:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   522b4:	andeq	r0, r2, r8, lsr #4
   522b8:	andeq	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   522bc:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   522c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   522c4:	add	fp, sp, #32
   522c8:	ldr	r3, [pc, #572]	; 5250c <fputs@plt+0x4dbf8>
   522cc:	sub	sp, sp, #2080	; 0x820
   522d0:	sub	sp, sp, #4
   522d4:	ldr	ip, [pc, #564]	; 52510 <fputs@plt+0x4dbfc>
   522d8:	add	r3, pc, r3
   522dc:	str	r2, [fp, #-2104]	; 0xfffff7c8
   522e0:	cmp	r0, #0
   522e4:	ldr	ip, [r3, ip]
   522e8:	mov	r9, r1
   522ec:	ldr	r3, [ip]
   522f0:	str	ip, [fp, #-2108]	; 0xfffff7c4
   522f4:	str	r3, [fp, #-40]	; 0xffffffd8
   522f8:	blt	5249c <fputs@plt+0x4db88>
   522fc:	cmp	r1, #0
   52300:	beq	524bc <fputs@plt+0x4dba8>
   52304:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   52308:	cmp	r1, #0
   5230c:	beq	524dc <fputs@plt+0x4dbc8>
   52310:	ldr	r4, [pc, #508]	; 52514 <fputs@plt+0x4dc00>
   52314:	cmp	r0, #0
   52318:	add	r4, pc, r4
   5231c:	bne	5241c <fputs@plt+0x4db08>
   52320:	ldr	r1, [pc, #496]	; 52518 <fputs@plt+0x4dc04>
   52324:	mov	r0, r4
   52328:	add	r1, pc, r1
   5232c:	bl	4314 <fopen64@plt>
   52330:	subs	r5, r0, #0
   52334:	beq	52478 <fputs@plt+0x4db64>
   52338:	mov	r0, r9
   5233c:	sub	r7, fp, #2080	; 0x820
   52340:	bl	42a8 <strlen@plt>
   52344:	sub	r7, r7, #4
   52348:	sub	r2, fp, #36	; 0x24
   5234c:	movw	r6, #2047	; 0x7ff
   52350:	add	r2, r2, r0
   52354:	str	r0, [fp, #-2096]	; 0xfffff7d0
   52358:	str	r2, [fp, #-2100]	; 0xfffff7cc
   5235c:	mov	r4, #0
   52360:	b	52378 <fputs@plt+0x4da64>
   52364:	sub	sl, r7, #4
   52368:	strb	r0, [sl, r4]
   5236c:	add	r4, r4, #1
   52370:	cmp	r4, r6
   52374:	beq	52414 <fputs@plt+0x4db00>
   52378:	mov	r0, r5
   5237c:	bl	3f90 <_IO_getc@plt>
   52380:	cmn	r0, #1
   52384:	beq	52468 <fputs@plt+0x4db54>
   52388:	cmp	r0, #0
   5238c:	bne	52364 <fputs@plt+0x4da50>
   52390:	sub	sl, fp, #2080	; 0x820
   52394:	mov	r8, r0
   52398:	sub	sl, sl, #8
   5239c:	sub	r3, fp, #36	; 0x24
   523a0:	mov	r0, sl
   523a4:	add	r4, r3, r4
   523a8:	mov	r1, r9
   523ac:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   523b0:	mov	r3, #0
   523b4:	strb	r3, [r4, #-2052]	; 0xfffff7fc
   523b8:	bl	3e7c <memcmp@plt>
   523bc:	cmp	r0, #0
   523c0:	bne	523d4 <fputs@plt+0x4dac0>
   523c4:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
   523c8:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
   523cc:	cmp	r2, #61	; 0x3d
   523d0:	beq	52444 <fputs@plt+0x4db30>
   523d4:	cmp	r8, #0
   523d8:	beq	5235c <fputs@plt+0x4da48>
   523dc:	mov	r4, #0
   523e0:	mov	r0, r4
   523e4:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
   523e8:	str	r0, [r3]
   523ec:	mov	r0, r5
   523f0:	bl	3f48 <fclose@plt>
   523f4:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   523f8:	mov	r0, r4
   523fc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   52400:	ldr	r3, [r1]
   52404:	cmp	r2, r3
   52408:	bne	52504 <fputs@plt+0x4dbf0>
   5240c:	sub	sp, fp, #32
   52410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52414:	mov	r8, #0
   52418:	b	5239c <fputs@plt+0x4da88>
   5241c:	sub	sp, sp, #40	; 0x28
   52420:	ldr	r3, [pc, #244]	; 5251c <fputs@plt+0x4dc08>
   52424:	add	r4, sp, #8
   52428:	mov	r1, #1
   5242c:	str	r0, [sp]
   52430:	mov	r2, #27
   52434:	mov	r0, r4
   52438:	add	r3, pc, r3
   5243c:	bl	474c <__sprintf_chk@plt>
   52440:	b	52320 <fputs@plt+0x4da0c>
   52444:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   52448:	add	r0, r2, #1
   5244c:	add	r0, sl, r0
   52450:	bl	480c <__strdup@plt>
   52454:	cmp	r0, #0
   52458:	mvneq	r4, #11
   5245c:	beq	523ec <fputs@plt+0x4dad8>
   52460:	mov	r4, #1
   52464:	b	523e4 <fputs@plt+0x4dad0>
   52468:	sub	sl, fp, #2080	; 0x820
   5246c:	mov	r8, #1
   52470:	sub	sl, sl, #8
   52474:	b	5239c <fputs@plt+0x4da88>
   52478:	bl	48cc <__errno_location@plt>
   5247c:	ldr	r4, [r0]
   52480:	rsb	r4, r4, #0
   52484:	b	523f4 <fputs@plt+0x4dae0>
   52488:	mov	r4, r0
   5248c:	mov	r0, r5
   52490:	bl	3f48 <fclose@plt>
   52494:	mov	r0, r4
   52498:	bl	4818 <_Unwind_Resume@plt>
   5249c:	ldr	r0, [pc, #124]	; 52520 <fputs@plt+0x4dc0c>
   524a0:	movw	r2, #5869	; 0x16ed
   524a4:	ldr	r1, [pc, #120]	; 52524 <fputs@plt+0x4dc10>
   524a8:	ldr	r3, [pc, #120]	; 52528 <fputs@plt+0x4dc14>
   524ac:	add	r0, pc, r0
   524b0:	add	r1, pc, r1
   524b4:	add	r3, pc, r3
   524b8:	bl	5ac34 <fputs@plt+0x56320>
   524bc:	ldr	r0, [pc, #104]	; 5252c <fputs@plt+0x4dc18>
   524c0:	movw	r2, #5870	; 0x16ee
   524c4:	ldr	r1, [pc, #100]	; 52530 <fputs@plt+0x4dc1c>
   524c8:	ldr	r3, [pc, #100]	; 52534 <fputs@plt+0x4dc20>
   524cc:	add	r0, pc, r0
   524d0:	add	r1, pc, r1
   524d4:	add	r3, pc, r3
   524d8:	bl	5ac34 <fputs@plt+0x56320>
   524dc:	ldr	r0, [pc, #84]	; 52538 <fputs@plt+0x4dc24>
   524e0:	movw	r2, #5871	; 0x16ef
   524e4:	ldr	r1, [pc, #80]	; 5253c <fputs@plt+0x4dc28>
   524e8:	ldr	r3, [pc, #80]	; 52540 <fputs@plt+0x4dc2c>
   524ec:	add	r0, pc, r0
   524f0:	add	r1, pc, r1
   524f4:	add	r3, pc, r3
   524f8:	bl	5ac34 <fputs@plt+0x56320>
   524fc:	mov	r4, r0
   52500:	b	52494 <fputs@plt+0x4db80>
   52504:	bl	453c <__stack_chk_fail@plt>
   52508:	b	524fc <fputs@plt+0x4dbe8>
   5250c:			; <UNDEFINED> instruction: 0x000398b8
   52510:	andeq	r0, r0, r0, lsr r4
   52514:	andeq	r0, r2, r4, asr #3
   52518:	andeq	sp, r1, r4, ror #30
   5251c:	andeq	r0, r2, r0, asr #1
   52520:	muleq	r1, ip, r1
   52524:	andeq	pc, r1, r0, asr #12
   52528:	strdeq	pc, [r1], -r0
   5252c:	andeq	r2, r1, ip, lsl #30
   52530:	andeq	pc, r1, r0, lsr #12
   52534:	ldrdeq	pc, [r1], -r0
   52538:	andeq	r0, r2, r4
   5253c:	andeq	pc, r1, r0, lsl #12
   52540:			; <UNDEFINED> instruction: 0x0001f5b0
   52544:	push	{r3, r4, r5, lr}
   52548:	subs	r5, r0, #0
   5254c:	beq	5257c <fputs@plt+0x4dc68>
   52550:	ldrb	r4, [r5]
   52554:	cmp	r4, #0
   52558:	beq	52574 <fputs@plt+0x4dc60>
   5255c:	mov	r1, #47	; 0x2f
   52560:	bl	3f9c <strchr@plt>
   52564:	cmp	r0, #0
   52568:	beq	52584 <fputs@plt+0x4dc70>
   5256c:	mov	r0, #0
   52570:	pop	{r3, r4, r5, pc}
   52574:	mov	r0, r4
   52578:	pop	{r3, r4, r5, pc}
   5257c:	mov	r0, r5
   52580:	pop	{r3, r4, r5, pc}
   52584:	cmp	r4, #46	; 0x2e
   52588:	beq	525a4 <fputs@plt+0x4dc90>
   5258c:	mov	r0, r5
   52590:	bl	42a8 <strlen@plt>
   52594:	cmp	r0, #4096	; 0x1000
   52598:	movhi	r0, #0
   5259c:	movls	r0, #1
   525a0:	pop	{r3, r4, r5, pc}
   525a4:	ldrb	r0, [r5, #1]
   525a8:	cmp	r0, #0
   525ac:	popeq	{r3, r4, r5, pc}
   525b0:	cmp	r0, #46	; 0x2e
   525b4:	bne	5258c <fputs@plt+0x4dc78>
   525b8:	ldrb	r0, [r5, #2]
   525bc:	cmp	r0, #0
   525c0:	popeq	{r3, r4, r5, pc}
   525c4:	b	5258c <fputs@plt+0x4dc78>
   525c8:	push	{r3, lr}
   525cc:	ldr	r3, [pc, #244]	; 526c8 <fputs@plt+0x4ddb4>
   525d0:	add	r3, pc, r3
   525d4:	ldr	r3, [r3]
   525d8:	cmp	r3, #0
   525dc:	blt	525ec <fputs@plt+0x4dcd8>
   525e0:	moveq	r0, #0
   525e4:	movne	r0, #1
   525e8:	pop	{r3, pc}
   525ec:	ldr	r1, [pc, #216]	; 526cc <fputs@plt+0x4ddb8>
   525f0:	mov	r0, #6
   525f4:	add	r1, pc, r1
   525f8:	bl	42fc <setlocale@plt>
   525fc:	cmp	r0, #0
   52600:	beq	52628 <fputs@plt+0x4dd14>
   52604:	mov	r0, #14
   52608:	bl	4530 <nl_langinfo@plt>
   5260c:	cmp	r0, #0
   52610:	beq	52628 <fputs@plt+0x4dd14>
   52614:	ldr	r1, [pc, #180]	; 526d0 <fputs@plt+0x4ddbc>
   52618:	add	r1, pc, r1
   5261c:	bl	489c <strcmp@plt>
   52620:	cmp	r0, #0
   52624:	bne	52640 <fputs@plt+0x4dd2c>
   52628:	ldr	r2, [pc, #164]	; 526d4 <fputs@plt+0x4ddc0>
   5262c:	mov	r3, #1
   52630:	mov	r0, r3
   52634:	add	r2, pc, r2
   52638:	str	r3, [r2]
   5263c:	pop	{r3, pc}
   52640:	mov	r0, #0
   52644:	mov	r1, r0
   52648:	bl	42fc <setlocale@plt>
   5264c:	cmp	r0, #0
   52650:	beq	52628 <fputs@plt+0x4dd14>
   52654:	ldrb	r3, [r0]
   52658:	cmp	r3, #67	; 0x43
   5265c:	bne	52680 <fputs@plt+0x4dd6c>
   52660:	ldrb	r3, [r0, #1]
   52664:	cmp	r3, #0
   52668:	bne	52680 <fputs@plt+0x4dd6c>
   5266c:	ldr	r0, [pc, #100]	; 526d8 <fputs@plt+0x4ddc4>
   52670:	add	r0, pc, r0
   52674:	bl	3f6c <getenv@plt>
   52678:	cmp	r0, #0
   5267c:	beq	52698 <fputs@plt+0x4dd84>
   52680:	mov	r0, #0
   52684:	mov	r3, r0
   52688:	ldr	r2, [pc, #76]	; 526dc <fputs@plt+0x4ddc8>
   5268c:	add	r2, pc, r2
   52690:	str	r3, [r2]
   52694:	pop	{r3, pc}
   52698:	ldr	r0, [pc, #64]	; 526e0 <fputs@plt+0x4ddcc>
   5269c:	add	r0, pc, r0
   526a0:	bl	3f6c <getenv@plt>
   526a4:	cmp	r0, #0
   526a8:	bne	52680 <fputs@plt+0x4dd6c>
   526ac:	ldr	r0, [pc, #48]	; 526e4 <fputs@plt+0x4ddd0>
   526b0:	add	r0, pc, r0
   526b4:	bl	3f6c <getenv@plt>
   526b8:	rsbs	r0, r0, #1
   526bc:	movcc	r0, #0
   526c0:	mov	r3, r0
   526c4:	b	52688 <fputs@plt+0x4dd74>
   526c8:	andeq	r9, r3, r4, ror #21
   526cc:	ldrdeq	r0, [r1], -r8
   526d0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   526d4:	andeq	r9, r3, r0, lsl #21
   526d8:	andeq	pc, r1, r4, asr #30
   526dc:	andeq	r9, r3, r8, lsr #20
   526e0:	andeq	pc, r1, r0, lsr #30
   526e4:	andeq	pc, r1, r8, lsl pc	; <UNPREDICTABLE>
   526e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   526ec:	subs	r4, r0, #0
   526f0:	sub	sp, sp, #12
   526f4:	mov	r7, r1
   526f8:	mov	r9, r2
   526fc:	beq	52854 <fputs@plt+0x4df40>
   52700:	cmp	r1, #0
   52704:	beq	52834 <fputs@plt+0x4df20>
   52708:	cmp	r2, #0
   5270c:	beq	52814 <fputs@plt+0x4df00>
   52710:	mov	r0, r1
   52714:	bl	42a8 <strlen@plt>
   52718:	str	r0, [sp]
   5271c:	mov	r0, r9
   52720:	bl	42a8 <strlen@plt>
   52724:	mov	fp, r0
   52728:	mov	r0, r4
   5272c:	bl	42a8 <strlen@plt>
   52730:	mov	r6, r0
   52734:	add	r0, r0, #1
   52738:	bl	4500 <malloc@plt>
   5273c:	subs	sl, r0, #0
   52740:	beq	5280c <fputs@plt+0x4def8>
   52744:	ldr	r3, [sp]
   52748:	mov	r8, sl
   5274c:	rsb	fp, r3, fp
   52750:	str	fp, [sp, #4]
   52754:	ldrb	fp, [r4]
   52758:	cmp	fp, #0
   5275c:	beq	527d8 <fputs@plt+0x4dec4>
   52760:	mov	r0, r7
   52764:	bl	42a8 <strlen@plt>
   52768:	mov	r1, r7
   5276c:	mov	r5, r0
   52770:	mov	r0, r4
   52774:	mov	r2, r5
   52778:	bl	4770 <strncmp@plt>
   5277c:	cmp	r0, #0
   52780:	bne	527e8 <fputs@plt+0x4ded4>
   52784:	add	r5, r4, r5
   52788:	cmp	r5, #0
   5278c:	beq	527e8 <fputs@plt+0x4ded4>
   52790:	ldr	r3, [sp, #4]
   52794:	mov	r0, r8
   52798:	rsb	r5, r8, sl
   5279c:	add	r6, r6, r3
   527a0:	add	r1, r6, #1
   527a4:	bl	47a0 <realloc@plt>
   527a8:	subs	sl, r0, #0
   527ac:	beq	527f8 <fputs@plt+0x4dee4>
   527b0:	ldr	r3, [sp]
   527b4:	add	r0, sl, r5
   527b8:	mov	r1, r9
   527bc:	mov	r8, sl
   527c0:	add	r4, r4, r3
   527c4:	bl	3ff0 <stpcpy@plt>
   527c8:	ldrb	fp, [r4]
   527cc:	cmp	fp, #0
   527d0:	mov	sl, r0
   527d4:	bne	52760 <fputs@plt+0x4de4c>
   527d8:	mov	r0, r8
   527dc:	strb	fp, [sl]
   527e0:	add	sp, sp, #12
   527e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   527e8:	strb	fp, [sl]
   527ec:	add	r4, r4, #1
   527f0:	add	sl, sl, #1
   527f4:	b	52754 <fputs@plt+0x4de40>
   527f8:	mov	r0, r8
   527fc:	bl	4140 <free@plt>
   52800:	mov	r0, sl
   52804:	add	sp, sp, #12
   52808:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5280c:	mov	r0, sl
   52810:	b	527e0 <fputs@plt+0x4decc>
   52814:	ldr	r0, [pc, #88]	; 52874 <fputs@plt+0x4df60>
   52818:	movw	r2, #6305	; 0x18a1
   5281c:	ldr	r1, [pc, #84]	; 52878 <fputs@plt+0x4df64>
   52820:	ldr	r3, [pc, #84]	; 5287c <fputs@plt+0x4df68>
   52824:	add	r0, pc, r0
   52828:	add	r1, pc, r1
   5282c:	add	r3, pc, r3
   52830:	bl	5ac34 <fputs@plt+0x56320>
   52834:	ldr	r0, [pc, #68]	; 52880 <fputs@plt+0x4df6c>
   52838:	movw	r2, #6304	; 0x18a0
   5283c:	ldr	r1, [pc, #64]	; 52884 <fputs@plt+0x4df70>
   52840:	ldr	r3, [pc, #64]	; 52888 <fputs@plt+0x4df74>
   52844:	add	r0, pc, r0
   52848:	add	r1, pc, r1
   5284c:	add	r3, pc, r3
   52850:	bl	5ac34 <fputs@plt+0x56320>
   52854:	ldr	r0, [pc, #48]	; 5288c <fputs@plt+0x4df78>
   52858:	movw	r2, #6303	; 0x189f
   5285c:	ldr	r1, [pc, #44]	; 52890 <fputs@plt+0x4df7c>
   52860:	ldr	r3, [pc, #44]	; 52894 <fputs@plt+0x4df80>
   52864:	add	r0, pc, r0
   52868:	add	r1, pc, r1
   5286c:	add	r3, pc, r3
   52870:	bl	5ac34 <fputs@plt+0x56320>
   52874:			; <UNDEFINED> instruction: 0x0001fdb8
   52878:	andeq	pc, r1, r8, asr #5
   5287c:	andeq	r0, r2, ip, lsl sl
   52880:	andeq	pc, r1, ip, lsl #27
   52884:	andeq	pc, r1, r8, lsr #5
   52888:	strdeq	r0, [r2], -ip
   5288c:	andeq	r6, r1, r4, asr #17
   52890:	andeq	pc, r1, r8, lsl #5
   52894:	ldrdeq	r0, [r2], -ip
   52898:	ldr	r2, [pc, #656]	; 52b30 <fputs@plt+0x4e21c>
   5289c:	mov	r3, #0
   528a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   528a4:	subs	r8, r0, #0
   528a8:	ldr	r0, [pc, #644]	; 52b34 <fputs@plt+0x4e220>
   528ac:	add	r2, pc, r2
   528b0:	sub	sp, sp, #28
   528b4:	mov	r9, r1
   528b8:	ldr	r0, [r2, r0]
   528bc:	str	r3, [sp, #12]
   528c0:	str	r3, [sp, #16]
   528c4:	ldr	r3, [r0]
   528c8:	str	r0, [sp]
   528cc:	str	r3, [sp, #20]
   528d0:	beq	52b10 <fputs@plt+0x4e1fc>
   528d4:	ldr	r0, [r8]
   528d8:	cmp	r0, #0
   528dc:	beq	52af0 <fputs@plt+0x4e1dc>
   528e0:	cmp	r9, #0
   528e4:	beq	52ac8 <fputs@plt+0x4e1b4>
   528e8:	ldr	r6, [r9]
   528ec:	add	r0, sp, #12
   528f0:	add	r1, sp, #16
   528f4:	bl	408c <open_memstream@plt>
   528f8:	subs	r7, r0, #0
   528fc:	beq	52ae4 <fputs@plt+0x4e1d0>
   52900:	ldr	r3, [r8]
   52904:	add	fp, r6, #1
   52908:	add	r2, r3, fp
   5290c:	cmp	r3, r2
   52910:	mov	r4, r3
   52914:	bcs	529cc <fputs@plt+0x4e0b8>
   52918:	ldr	r2, [pc, #536]	; 52b38 <fputs@plt+0x4e224>
   5291c:	mov	r5, #0
   52920:	mov	sl, r5
   52924:	add	r2, pc, r2
   52928:	str	r2, [sp, #4]
   5292c:	b	52994 <fputs@plt+0x4e080>
   52930:	bcc	52a34 <fputs@plt+0x4e120>
   52934:	cmp	r5, #2
   52938:	bne	52a2c <fputs@plt+0x4e118>
   5293c:	add	r2, r3, r6
   52940:	cmp	r4, r2
   52944:	bcs	52964 <fputs@plt+0x4e050>
   52948:	ldrb	r2, [r4]
   5294c:	sub	r1, r2, #48	; 0x30
   52950:	cmp	r2, #59	; 0x3b
   52954:	cmpne	r1, #9
   52958:	bls	52a24 <fputs@plt+0x4e110>
   5295c:	cmp	r2, #109	; 0x6d
   52960:	beq	52a9c <fputs@plt+0x4e188>
   52964:	mov	r1, r7
   52968:	mov	r0, #27
   5296c:	bl	45a8 <fputc@plt>
   52970:	mov	r0, #91	; 0x5b
   52974:	mov	r1, r7
   52978:	mov	r4, sl
   5297c:	bl	45a8 <fputc@plt>
   52980:	ldr	r3, [r8]
   52984:	mov	r5, #0
   52988:	add	r2, r3, fp
   5298c:	cmp	r4, r2
   52990:	bcs	529cc <fputs@plt+0x4e0b8>
   52994:	cmp	r5, #1
   52998:	bne	52930 <fputs@plt+0x4e01c>
   5299c:	add	r2, r3, r6
   529a0:	cmp	r4, r2
   529a4:	bcs	52a94 <fputs@plt+0x4e180>
   529a8:	ldrb	r2, [r4]
   529ac:	cmp	r2, #91	; 0x5b
   529b0:	bne	52a70 <fputs@plt+0x4e15c>
   529b4:	add	r4, r4, #1
   529b8:	add	r2, r3, fp
   529bc:	cmp	r4, r2
   529c0:	mov	r5, #2
   529c4:	mov	sl, r4
   529c8:	bcc	52994 <fputs@plt+0x4e080>
   529cc:	mov	r0, r7
   529d0:	bl	4794 <ferror@plt>
   529d4:	cmp	r0, #0
   529d8:	bne	52ad4 <fputs@plt+0x4e1c0>
   529dc:	mov	r0, r7
   529e0:	bl	3f48 <fclose@plt>
   529e4:	ldr	r0, [r8]
   529e8:	bl	4140 <free@plt>
   529ec:	cmp	r9, #0
   529f0:	ldr	r7, [sp, #12]
   529f4:	ldrne	r3, [sp, #16]
   529f8:	movne	r0, r7
   529fc:	moveq	r0, r7
   52a00:	str	r7, [r8]
   52a04:	strne	r3, [r9]
   52a08:	ldr	r1, [sp]
   52a0c:	ldr	r2, [sp, #20]
   52a10:	ldr	r3, [r1]
   52a14:	cmp	r2, r3
   52a18:	bne	52aec <fputs@plt+0x4e1d8>
   52a1c:	add	sp, sp, #28
   52a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52a24:	cmp	r2, #109	; 0x6d
   52a28:	beq	52a9c <fputs@plt+0x4e188>
   52a2c:	add	r4, r4, #1
   52a30:	b	52988 <fputs@plt+0x4e074>
   52a34:	add	r2, r3, r6
   52a38:	cmp	r4, r2
   52a3c:	bcs	52a2c <fputs@plt+0x4e118>
   52a40:	ldrb	r0, [r4]
   52a44:	cmp	r0, #27
   52a48:	addeq	r4, r4, #1
   52a4c:	moveq	r5, #1
   52a50:	beq	52988 <fputs@plt+0x4e074>
   52a54:	cmp	r0, #9
   52a58:	beq	52aa8 <fputs@plt+0x4e194>
   52a5c:	mov	r1, r7
   52a60:	add	r4, r4, #1
   52a64:	bl	45a8 <fputc@plt>
   52a68:	ldr	r3, [r8]
   52a6c:	b	52988 <fputs@plt+0x4e074>
   52a70:	mov	r1, r7
   52a74:	mov	r0, #27
   52a78:	bl	45a8 <fputc@plt>
   52a7c:	ldrb	r0, [r4], #1
   52a80:	mov	r1, r7
   52a84:	mov	r5, #0
   52a88:	bl	45a8 <fputc@plt>
   52a8c:	ldr	r3, [r8]
   52a90:	b	52988 <fputs@plt+0x4e074>
   52a94:	mov	r0, #27
   52a98:	b	52a5c <fputs@plt+0x4e148>
   52a9c:	add	r4, r4, #1
   52aa0:	mov	r5, #0
   52aa4:	b	52988 <fputs@plt+0x4e074>
   52aa8:	mov	r1, #1
   52aac:	mov	r3, r7
   52ab0:	ldr	r0, [sp, #4]
   52ab4:	mov	r2, #8
   52ab8:	add	r4, r4, r1
   52abc:	bl	447c <fwrite@plt>
   52ac0:	ldr	r3, [r8]
   52ac4:	b	52988 <fputs@plt+0x4e074>
   52ac8:	bl	42a8 <strlen@plt>
   52acc:	mov	r6, r0
   52ad0:	b	528ec <fputs@plt+0x4dfd8>
   52ad4:	mov	r0, r7
   52ad8:	bl	3f48 <fclose@plt>
   52adc:	ldr	r0, [sp, #12]
   52ae0:	bl	4140 <free@plt>
   52ae4:	mov	r0, #0
   52ae8:	b	52a08 <fputs@plt+0x4e0f4>
   52aec:	bl	453c <__stack_chk_fail@plt>
   52af0:	ldr	r0, [pc, #68]	; 52b3c <fputs@plt+0x4e228>
   52af4:	movw	r2, #6360	; 0x18d8
   52af8:	ldr	r1, [pc, #64]	; 52b40 <fputs@plt+0x4e22c>
   52afc:	ldr	r3, [pc, #64]	; 52b44 <fputs@plt+0x4e230>
   52b00:	add	r0, pc, r0
   52b04:	add	r1, pc, r1
   52b08:	add	r3, pc, r3
   52b0c:	bl	5ac34 <fputs@plt+0x56320>
   52b10:	ldr	r0, [pc, #48]	; 52b48 <fputs@plt+0x4e234>
   52b14:	movw	r2, #6359	; 0x18d7
   52b18:	ldr	r1, [pc, #44]	; 52b4c <fputs@plt+0x4e238>
   52b1c:	ldr	r3, [pc, #44]	; 52b50 <fputs@plt+0x4e23c>
   52b20:	add	r0, pc, r0
   52b24:	add	r1, pc, r1
   52b28:	add	r3, pc, r3
   52b2c:	bl	5ac34 <fputs@plt+0x56320>
   52b30:	andeq	r9, r3, r4, ror #5
   52b34:	andeq	r0, r0, r0, lsr r4
   52b38:	ldrdeq	pc, [r1], -r4
   52b3c:	strdeq	pc, [r1], -r0
   52b40:	andeq	lr, r1, ip, ror #31
   52b44:	andeq	lr, r1, r4, lsl pc
   52b48:	andeq	pc, r1, r8, asr #21
   52b4c:	andeq	lr, r1, ip, asr #31
   52b50:	strdeq	lr, [r1], -r4
   52b54:	push	{r0, r1, r2, r3}
   52b58:	ldr	r3, [pc, #304]	; 52c90 <fputs@plt+0x4e37c>
   52b5c:	ldr	r2, [pc, #304]	; 52c94 <fputs@plt+0x4e380>
   52b60:	add	r3, pc, r3
   52b64:	push	{r4, r5, r6, r7, r8, r9, lr}
   52b68:	sub	sp, sp, #12
   52b6c:	ldr	r7, [r3, r2]
   52b70:	ldr	r6, [sp, #40]	; 0x28
   52b74:	ldr	r3, [r7]
   52b78:	cmp	r6, #0
   52b7c:	str	r3, [sp, #4]
   52b80:	beq	52c70 <fputs@plt+0x4e35c>
   52b84:	ldr	r5, [r6]
   52b88:	cmp	r5, #0
   52b8c:	moveq	r9, r5
   52b90:	beq	52ba0 <fputs@plt+0x4e28c>
   52b94:	mov	r0, r5
   52b98:	bl	42a8 <strlen@plt>
   52b9c:	mov	r9, r0
   52ba0:	ldr	r0, [sp, #44]	; 0x2c
   52ba4:	add	r8, sp, #48	; 0x30
   52ba8:	mov	r4, r9
   52bac:	str	r8, [sp]
   52bb0:	cmp	r0, #0
   52bb4:	bne	52bd8 <fputs@plt+0x4e2c4>
   52bb8:	b	52c10 <fputs@plt+0x4e2fc>
   52bbc:	ldr	r3, [sp]
   52bc0:	add	r4, r4, r0
   52bc4:	add	r2, r3, #4
   52bc8:	str	r2, [sp]
   52bcc:	ldr	r0, [r3]
   52bd0:	cmp	r0, #0
   52bd4:	beq	52c10 <fputs@plt+0x4e2fc>
   52bd8:	bl	42a8 <strlen@plt>
   52bdc:	mvn	r3, r4
   52be0:	cmp	r0, r3
   52be4:	bls	52bbc <fputs@plt+0x4e2a8>
   52be8:	mov	r4, #0
   52bec:	ldr	r2, [sp, #4]
   52bf0:	mov	r0, r4
   52bf4:	ldr	r3, [r7]
   52bf8:	cmp	r2, r3
   52bfc:	bne	52c6c <fputs@plt+0x4e358>
   52c00:	add	sp, sp, #12
   52c04:	pop	{r4, r5, r6, r7, r8, r9, lr}
   52c08:	add	sp, sp, #16
   52c0c:	bx	lr
   52c10:	mov	r0, r5
   52c14:	add	r1, r4, #1
   52c18:	bl	47a0 <realloc@plt>
   52c1c:	subs	r5, r0, #0
   52c20:	beq	52c64 <fputs@plt+0x4e350>
   52c24:	ldr	r1, [sp, #44]	; 0x2c
   52c28:	add	r0, r5, r9
   52c2c:	str	r8, [sp]
   52c30:	cmp	r1, #0
   52c34:	beq	52c50 <fputs@plt+0x4e33c>
   52c38:	add	r8, r8, #4
   52c3c:	bl	3ff0 <stpcpy@plt>
   52c40:	str	r8, [sp]
   52c44:	ldr	r1, [r8, #-4]
   52c48:	cmp	r1, #0
   52c4c:	bne	52c38 <fputs@plt+0x4e324>
   52c50:	mov	r3, #0
   52c54:	add	r4, r5, r4
   52c58:	strb	r3, [r0]
   52c5c:	str	r5, [r6]
   52c60:	b	52bec <fputs@plt+0x4e2d8>
   52c64:	mov	r4, r5
   52c68:	b	52bec <fputs@plt+0x4e2d8>
   52c6c:	bl	453c <__stack_chk_fail@plt>
   52c70:	ldr	r0, [pc, #32]	; 52c98 <fputs@plt+0x4e384>
   52c74:	movw	r2, #6594	; 0x19c2
   52c78:	ldr	r1, [pc, #28]	; 52c9c <fputs@plt+0x4e388>
   52c7c:	ldr	r3, [pc, #28]	; 52ca0 <fputs@plt+0x4e38c>
   52c80:	add	r0, pc, r0
   52c84:	add	r1, pc, r1
   52c88:	add	r3, pc, r3
   52c8c:	bl	5ac34 <fputs@plt+0x56320>
   52c90:	andeq	r9, r3, r0, lsr r0
   52c94:	andeq	r0, r0, r0, lsr r4
   52c98:	andeq	r3, r1, r0, asr #27
   52c9c:	andeq	lr, r1, ip, ror #28
   52ca0:	andeq	r0, r2, ip, ror r4
   52ca4:	push	{r4, r5, r6, r7, r8, lr}
   52ca8:	subs	r7, r0, #0
   52cac:	mov	r4, r1
   52cb0:	mov	r5, r2
   52cb4:	mov	r6, r3
   52cb8:	beq	52d20 <fputs@plt+0x4e40c>
   52cbc:	cmp	r1, #0
   52cc0:	beq	52d40 <fputs@plt+0x4e42c>
   52cc4:	ldr	r3, [r1]
   52cc8:	cmp	r3, r2
   52ccc:	bcs	52d10 <fputs@plt+0x4e3fc>
   52cd0:	mov	r1, r6
   52cd4:	mov	r0, #64	; 0x40
   52cd8:	bl	618f8 <fputs@plt+0x5cfe4>
   52cdc:	lsl	r8, r5, #1
   52ce0:	mul	r5, r6, r5
   52ce4:	cmp	r8, r0
   52ce8:	movcc	r8, r0
   52cec:	mul	r1, r6, r8
   52cf0:	cmp	r1, r5
   52cf4:	bcc	52d18 <fputs@plt+0x4e404>
   52cf8:	ldr	r0, [r7]
   52cfc:	bl	47a0 <realloc@plt>
   52d00:	cmp	r0, #0
   52d04:	strne	r0, [r7]
   52d08:	strne	r8, [r4]
   52d0c:	pop	{r4, r5, r6, r7, r8, pc}
   52d10:	ldr	r0, [r7]
   52d14:	pop	{r4, r5, r6, r7, r8, pc}
   52d18:	mov	r0, #0
   52d1c:	pop	{r4, r5, r6, r7, r8, pc}
   52d20:	ldr	r0, [pc, #56]	; 52d60 <fputs@plt+0x4e44c>
   52d24:	movw	r2, #6664	; 0x1a08
   52d28:	ldr	r1, [pc, #52]	; 52d64 <fputs@plt+0x4e450>
   52d2c:	ldr	r3, [pc, #52]	; 52d68 <fputs@plt+0x4e454>
   52d30:	add	r0, pc, r0
   52d34:	add	r1, pc, r1
   52d38:	add	r3, pc, r3
   52d3c:	bl	5ac34 <fputs@plt+0x56320>
   52d40:	ldr	r0, [pc, #36]	; 52d6c <fputs@plt+0x4e458>
   52d44:	movw	r2, #6665	; 0x1a09
   52d48:	ldr	r1, [pc, #32]	; 52d70 <fputs@plt+0x4e45c>
   52d4c:	ldr	r3, [pc, #32]	; 52d74 <fputs@plt+0x4e460>
   52d50:	add	r0, pc, r0
   52d54:	add	r1, pc, r1
   52d58:	add	r3, pc, r3
   52d5c:	bl	5ac34 <fputs@plt+0x56320>
   52d60:	andeq	r3, r2, r0, ror r8
   52d64:			; <UNDEFINED> instruction: 0x0001edbc
   52d68:	ldrdeq	r0, [r2], -r4
   52d6c:	andeq	r9, r1, r8, ror r3
   52d70:	muleq	r1, ip, sp
   52d74:			; <UNDEFINED> instruction: 0x000204b4
   52d78:	ldr	ip, [pc, #852]	; 530d4 <fputs@plt+0x4e7c0>
   52d7c:	cmp	r3, #0
   52d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52d84:	add	fp, sp, #32
   52d88:	ldr	lr, [pc, #840]	; 530d8 <fputs@plt+0x4e7c4>
   52d8c:	sub	sp, sp, #44	; 0x2c
   52d90:	add	ip, pc, ip
   52d94:	str	r3, [fp, #-64]	; 0xffffffc0
   52d98:	mov	r4, r1
   52d9c:	str	r2, [fp, #-68]	; 0xffffffbc
   52da0:	mov	r3, ip
   52da4:	str	r0, [fp, #-60]	; 0xffffffc4
   52da8:	mov	r2, #0
   52dac:	ldr	lr, [ip, lr]
   52db0:	str	r2, [fp, #-48]	; 0xffffffd0
   52db4:	ldr	r3, [lr]
   52db8:	str	lr, [fp, #-56]	; 0xffffffc8
   52dbc:	str	r3, [fp, #-40]	; 0xffffffd8
   52dc0:	beq	52fac <fputs@plt+0x4e698>
   52dc4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   52dc8:	cmp	r2, #0
   52dcc:	blt	52fe4 <fputs@plt+0x4e6d0>
   52dd0:	bne	52f34 <fputs@plt+0x4e620>
   52dd4:	ldr	r5, [pc, #768]	; 530dc <fputs@plt+0x4e7c8>
   52dd8:	add	r5, pc, r5
   52ddc:	ldr	r1, [pc, #764]	; 530e0 <fputs@plt+0x4e7cc>
   52de0:	mov	r0, r5
   52de4:	add	r1, pc, r1
   52de8:	bl	4314 <fopen64@plt>
   52dec:	subs	r6, r0, #0
   52df0:	beq	52f84 <fputs@plt+0x4e670>
   52df4:	cmp	r4, #0
   52df8:	bne	5300c <fputs@plt+0x4e6f8>
   52dfc:	str	r4, [fp, #-44]	; 0xffffffd4
   52e00:	sub	r7, fp, #48	; 0x30
   52e04:	sub	r8, fp, #44	; 0x2c
   52e08:	b	52e58 <fputs@plt+0x4e544>
   52e0c:	mov	r0, r7
   52e10:	mov	r1, r8
   52e14:	add	r2, r4, #2
   52e18:	mov	r3, #1
   52e1c:	bl	52ca4 <fputs@plt+0x4e390>
   52e20:	cmp	r0, #0
   52e24:	beq	52f24 <fputs@plt+0x4e610>
   52e28:	ldr	r3, [fp, #-48]	; 0xffffffd0
   52e2c:	add	r9, r4, #1
   52e30:	add	sl, r3, r4
   52e34:	bl	44dc <__ctype_b_loc@plt>
   52e38:	lsl	r1, r5, #1
   52e3c:	mov	r4, r9
   52e40:	ldr	r0, [r0]
   52e44:	ldrh	r1, [r0, r1]
   52e48:	tst	r1, #16384	; 0x4000
   52e4c:	uxtbne	r5, r5
   52e50:	moveq	r5, #32
   52e54:	strb	r5, [sl]
   52e58:	mov	r0, r6
   52e5c:	bl	3f90 <_IO_getc@plt>
   52e60:	cmn	r0, #1
   52e64:	mov	r5, r0
   52e68:	bne	52e0c <fputs@plt+0x4e4f8>
   52e6c:	cmp	r4, #0
   52e70:	bne	52f70 <fputs@plt+0x4e65c>
   52e74:	ldr	r0, [fp, #-48]	; 0xffffffd0
   52e78:	cmp	r0, #0
   52e7c:	beq	52e8c <fputs@plt+0x4e578>
   52e80:	ldrb	r3, [r0]
   52e84:	cmp	r3, #0
   52e88:	bne	52ef0 <fputs@plt+0x4e5dc>
   52e8c:	mov	r3, #0
   52e90:	str	r3, [fp, #-44]	; 0xffffffd4
   52e94:	bl	4140 <free@plt>
   52e98:	ldr	r2, [fp, #-68]	; 0xffffffbc
   52e9c:	cmp	r2, #0
   52ea0:	mvneq	r4, #1
   52ea4:	beq	52f64 <fputs@plt+0x4e650>
   52ea8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   52eac:	sub	r1, fp, #44	; 0x2c
   52eb0:	bl	4f628 <fputs@plt+0x4ad14>
   52eb4:	cmp	r0, #0
   52eb8:	blt	52f94 <fputs@plt+0x4e680>
   52ebc:	ldr	r0, [pc, #544]	; 530e4 <fputs@plt+0x4e7d0>
   52ec0:	mov	r3, #0
   52ec4:	ldr	r2, [pc, #540]	; 530e8 <fputs@plt+0x4e7d4>
   52ec8:	add	r0, pc, r0
   52ecc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   52ed0:	add	r2, pc, r2
   52ed4:	bl	51840 <fputs@plt+0x4cf2c>
   52ed8:	cmp	r0, #0
   52edc:	str	r0, [fp, #-48]	; 0xffffffd0
   52ee0:	beq	52f60 <fputs@plt+0x4e64c>
   52ee4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   52ee8:	bl	4140 <free@plt>
   52eec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   52ef0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   52ef4:	mov	r4, #0
   52ef8:	str	r0, [r1]
   52efc:	mov	r0, r6
   52f00:	bl	3f48 <fclose@plt>
   52f04:	ldr	r1, [fp, #-56]	; 0xffffffc8
   52f08:	mov	r0, r4
   52f0c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   52f10:	ldr	r3, [r1]
   52f14:	cmp	r2, r3
   52f18:	bne	52f9c <fputs@plt+0x4e688>
   52f1c:	sub	sp, fp, #32
   52f20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52f24:	ldr	r0, [fp, #-48]	; 0xffffffd0
   52f28:	mvn	r4, #11
   52f2c:	bl	4140 <free@plt>
   52f30:	b	52efc <fputs@plt+0x4e5e8>
   52f34:	ldr	r3, [fp, #-60]	; 0xffffffc4
   52f38:	sub	sp, sp, #40	; 0x28
   52f3c:	add	r5, sp, #8
   52f40:	mov	r1, #1
   52f44:	mov	r2, #27
   52f48:	str	r3, [sp]
   52f4c:	mov	r0, r5
   52f50:	ldr	r3, [pc, #404]	; 530ec <fputs@plt+0x4e7d8>
   52f54:	add	r3, pc, r3
   52f58:	bl	474c <__sprintf_chk@plt>
   52f5c:	b	52ddc <fputs@plt+0x4e4c8>
   52f60:	mvn	r4, #11
   52f64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   52f68:	bl	4140 <free@plt>
   52f6c:	b	52efc <fputs@plt+0x4e5e8>
   52f70:	ldr	r2, [fp, #-48]	; 0xffffffd0
   52f74:	mov	r3, #0
   52f78:	add	r4, r2, r4
   52f7c:	strb	r3, [r4, #-1]
   52f80:	b	52e74 <fputs@plt+0x4e560>
   52f84:	bl	48cc <__errno_location@plt>
   52f88:	ldr	r4, [r0]
   52f8c:	rsb	r4, r4, #0
   52f90:	b	52f04 <fputs@plt+0x4e5f0>
   52f94:	mov	r4, r0
   52f98:	b	52f64 <fputs@plt+0x4e650>
   52f9c:	bl	453c <__stack_chk_fail@plt>
   52fa0:	mov	r4, r0
   52fa4:	mov	r0, r4
   52fa8:	bl	4818 <_Unwind_Resume@plt>
   52fac:	ldr	r0, [pc, #316]	; 530f0 <fputs@plt+0x4e7dc>
   52fb0:	movw	r2, #723	; 0x2d3
   52fb4:	ldr	r1, [pc, #312]	; 530f4 <fputs@plt+0x4e7e0>
   52fb8:	ldr	r3, [pc, #312]	; 530f8 <fputs@plt+0x4e7e4>
   52fbc:	add	r0, pc, r0
   52fc0:	add	r1, pc, r1
   52fc4:	add	r3, pc, r3
   52fc8:	bl	5ac34 <fputs@plt+0x56320>
   52fcc:	mov	r4, r0
   52fd0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   52fd4:	bl	4140 <free@plt>
   52fd8:	mov	r0, r6
   52fdc:	bl	3f48 <fclose@plt>
   52fe0:	b	52fa4 <fputs@plt+0x4e690>
   52fe4:	ldr	r0, [pc, #272]	; 530fc <fputs@plt+0x4e7e8>
   52fe8:	mov	r2, #724	; 0x2d4
   52fec:	ldr	r1, [pc, #268]	; 53100 <fputs@plt+0x4e7ec>
   52ff0:	ldr	r3, [pc, #268]	; 53104 <fputs@plt+0x4e7f0>
   52ff4:	add	r0, pc, r0
   52ff8:	add	r1, pc, r1
   52ffc:	add	r3, pc, r3
   53000:	bl	5ac34 <fputs@plt+0x56320>
   53004:	mov	r4, r0
   53008:	b	52fd8 <fputs@plt+0x4e6c4>
   5300c:	mov	r0, r4
   53010:	bl	4500 <malloc@plt>
   53014:	cmp	r0, #0
   53018:	mov	r7, r0
   5301c:	str	r0, [fp, #-48]	; 0xffffffd0
   53020:	beq	530c8 <fputs@plt+0x4e7b4>
   53024:	mov	r9, #32
   53028:	mov	r5, #0
   5302c:	b	5304c <fputs@plt+0x4e738>
   53030:	bl	44dc <__ctype_b_loc@plt>
   53034:	lsl	r2, r8, #1
   53038:	ldr	r1, [r0]
   5303c:	ldrh	r2, [r1, r2]
   53040:	tst	r2, #16384	; 0x4000
   53044:	bne	53094 <fputs@plt+0x4e780>
   53048:	mov	r5, #1
   5304c:	mov	r0, r6
   53050:	bl	3f90 <_IO_getc@plt>
   53054:	cmn	r0, #1
   53058:	mov	r8, r0
   5305c:	bne	53030 <fputs@plt+0x4e71c>
   53060:	cmp	r4, #4
   53064:	movhi	r3, #0
   53068:	strbhi	r3, [r7]
   5306c:	bhi	52e74 <fputs@plt+0x4e560>
   53070:	sub	r4, r4, #1
   53074:	ldr	r1, [pc, #140]	; 53108 <fputs@plt+0x4e7f4>
   53078:	mov	r0, r7
   5307c:	add	r1, pc, r1
   53080:	mov	r2, r4
   53084:	bl	42f0 <memcpy@plt>
   53088:	mov	r3, #0
   5308c:	strb	r3, [r7, r4]
   53090:	b	52e74 <fputs@plt+0x4e560>
   53094:	cmp	r5, #0
   53098:	beq	530b0 <fputs@plt+0x4e79c>
   5309c:	cmp	r4, #4
   530a0:	bls	53070 <fputs@plt+0x4e75c>
   530a4:	strb	r9, [r7]
   530a8:	sub	r4, r4, #1
   530ac:	add	r7, r7, #1
   530b0:	cmp	r4, #4
   530b4:	bls	53070 <fputs@plt+0x4e75c>
   530b8:	strb	r8, [r7]
   530bc:	sub	r4, r4, #1
   530c0:	add	r7, r7, #1
   530c4:	b	53028 <fputs@plt+0x4e714>
   530c8:	mvn	r4, #11
   530cc:	b	52efc <fputs@plt+0x4e5e8>
   530d0:	b	52fa0 <fputs@plt+0x4e68c>
   530d4:	andeq	r8, r3, r0, lsl #28
   530d8:	andeq	r0, r0, r0, lsr r4
   530dc:	andeq	sl, r1, r8, lsr #15
   530e0:	andeq	sp, r1, r8, lsr #9
   530e4:	andeq	pc, r1, ip, asr #10
   530e8:	andeq	pc, r1, r0, ror #14
   530ec:			; <UNDEFINED> instruction: 0x0001a6b8
   530f0:	andeq	sl, r1, ip, asr r6
   530f4:	andeq	lr, r1, r0, lsr fp
   530f8:	andeq	lr, r1, r4, lsl #21
   530fc:	andeq	sl, r1, r4, asr r6
   53100:	strdeq	lr, [r1], -r8
   53104:	andeq	lr, r1, ip, asr #20
   53108:			; <UNDEFINED> instruction: 0x0001f5b0
   5310c:	cmp	r0, #0
   53110:	push	{r3, r4, r5, r6, r7, lr}
   53114:	mov	r4, r1
   53118:	mov	r7, r3
   5311c:	beq	53188 <fputs@plt+0x4e874>
   53120:	cmp	r1, #0
   53124:	beq	53168 <fputs@plt+0x4e854>
   53128:	ldr	r5, [r1]
   5312c:	bl	52ca4 <fputs@plt+0x4e390>
   53130:	subs	r6, r0, #0
   53134:	beq	53144 <fputs@plt+0x4e830>
   53138:	ldr	r1, [r4]
   5313c:	cmp	r5, r1
   53140:	bcc	5314c <fputs@plt+0x4e838>
   53144:	mov	r0, r6
   53148:	pop	{r3, r4, r5, r6, r7, pc}
   5314c:	rsb	r2, r5, r1
   53150:	mov	r1, #0
   53154:	mla	r0, r7, r5, r6
   53158:	mul	r2, r7, r2
   5315c:	bl	4014 <memset@plt>
   53160:	mov	r0, r6
   53164:	pop	{r3, r4, r5, r6, r7, pc}
   53168:	ldr	r0, [pc, #56]	; 531a8 <fputs@plt+0x4e894>
   5316c:	movw	r2, #6691	; 0x1a23
   53170:	ldr	r1, [pc, #52]	; 531ac <fputs@plt+0x4e898>
   53174:	ldr	r3, [pc, #52]	; 531b0 <fputs@plt+0x4e89c>
   53178:	add	r0, pc, r0
   5317c:	add	r1, pc, r1
   53180:	add	r3, pc, r3
   53184:	bl	5ac34 <fputs@plt+0x56320>
   53188:	ldr	r0, [pc, #36]	; 531b4 <fputs@plt+0x4e8a0>
   5318c:	movw	r2, #6690	; 0x1a22
   53190:	ldr	r1, [pc, #32]	; 531b8 <fputs@plt+0x4e8a4>
   53194:	ldr	r3, [pc, #32]	; 531bc <fputs@plt+0x4e8a8>
   53198:	add	r0, pc, r0
   5319c:	add	r1, pc, r1
   531a0:	add	r3, pc, r3
   531a4:	bl	5ac34 <fputs@plt+0x56320>
   531a8:	andeq	r8, r1, r0, asr pc
   531ac:	andeq	lr, r1, r4, ror r9
   531b0:	andeq	r0, r2, r0, lsl #3
   531b4:	andeq	r3, r2, r8, lsl #8
   531b8:	andeq	lr, r1, r4, asr r9
   531bc:	andeq	r0, r2, r0, ror #2
   531c0:	push	{r4, lr}
   531c4:	mov	r4, r0
   531c8:	bl	42a8 <strlen@plt>
   531cc:	cmp	r0, #32
   531d0:	beq	53254 <fputs@plt+0x4e940>
   531d4:	cmp	r0, #36	; 0x24
   531d8:	beq	531e4 <fputs@plt+0x4e8d0>
   531dc:	mov	r0, #0
   531e0:	pop	{r4, pc}
   531e4:	mov	r3, #0
   531e8:	b	53228 <fputs@plt+0x4e914>
   531ec:	cmp	r3, #23
   531f0:	cmpne	r3, #18
   531f4:	sub	r1, r2, #48	; 0x30
   531f8:	movne	r0, #0
   531fc:	moveq	r0, #1
   53200:	beq	53238 <fputs@plt+0x4e924>
   53204:	cmp	r1, #9
   53208:	bic	r2, r2, #32
   5320c:	sub	r2, r2, #65	; 0x41
   53210:	bls	5321c <fputs@plt+0x4e908>
   53214:	cmp	r2, #25
   53218:	pophi	{r4, pc}
   5321c:	add	r3, r3, #1
   53220:	cmp	r3, #36	; 0x24
   53224:	beq	5324c <fputs@plt+0x4e938>
   53228:	cmp	r3, #13
   5322c:	cmpne	r3, #8
   53230:	ldrb	r2, [r4, r3]
   53234:	bne	531ec <fputs@plt+0x4e8d8>
   53238:	cmp	r2, #45	; 0x2d
   5323c:	bne	531dc <fputs@plt+0x4e8c8>
   53240:	add	r3, r3, #1
   53244:	cmp	r3, #36	; 0x24
   53248:	bne	53228 <fputs@plt+0x4e914>
   5324c:	mov	r0, #1
   53250:	pop	{r4, pc}
   53254:	mov	r3, #0
   53258:	ldrb	r2, [r4, r3]
   5325c:	add	r3, r3, #1
   53260:	bic	r1, r2, #32
   53264:	sub	r2, r2, #48	; 0x30
   53268:	cmp	r2, #9
   5326c:	sub	r1, r1, #65	; 0x41
   53270:	bls	5327c <fputs@plt+0x4e968>
   53274:	cmp	r1, #25
   53278:	bhi	531dc <fputs@plt+0x4e8c8>
   5327c:	cmp	r3, #32
   53280:	bne	53258 <fputs@plt+0x4e944>
   53284:	mov	r0, #1
   53288:	pop	{r4, pc}
   5328c:	push	{r4, lr}
   53290:	subs	r4, r0, #0
   53294:	beq	532d4 <fputs@plt+0x4e9c0>
   53298:	mov	r0, #0
   5329c:	bl	54aa0 <fputs@plt+0x5018c>
   532a0:	cmp	r0, #0
   532a4:	ble	532c0 <fputs@plt+0x4e9ac>
   532a8:	mov	r1, #0
   532ac:	mov	r3, r4
   532b0:	mov	r2, r1
   532b4:	mov	r0, #1
   532b8:	pop	{r4, lr}
   532bc:	b	52d78 <fputs@plt+0x4e464>
   532c0:	ldr	r0, [pc, #44]	; 532f4 <fputs@plt+0x4e9e0>
   532c4:	mov	r1, r4
   532c8:	pop	{r4, lr}
   532cc:	add	r0, pc, r0
   532d0:	b	5e1d4 <fputs@plt+0x598c0>
   532d4:	ldr	r0, [pc, #28]	; 532f8 <fputs@plt+0x4e9e4>
   532d8:	movw	r2, #6791	; 0x1a87
   532dc:	ldr	r1, [pc, #24]	; 532fc <fputs@plt+0x4e9e8>
   532e0:	ldr	r3, [pc, #24]	; 53300 <fputs@plt+0x4e9ec>
   532e4:	add	r0, pc, r0
   532e8:	add	r1, pc, r1
   532ec:	add	r3, pc, r3
   532f0:	bl	5ac34 <fputs@plt+0x56320>
   532f4:	andeq	pc, r1, r0, ror r3	; <UNPREDICTABLE>
   532f8:	andeq	r2, r1, ip, ror r4
   532fc:	andeq	lr, r1, r8, lsl #16
   53300:	andeq	pc, r1, r8, ror #29
   53304:	ldr	r3, [pc, #476]	; 534e8 <fputs@plt+0x4ebd4>
   53308:	push	{r4, r5, r6, r7, r8, fp, lr}
   5330c:	add	fp, sp, #24
   53310:	ldr	r2, [pc, #468]	; 534ec <fputs@plt+0x4ebd8>
   53314:	sub	sp, sp, #44	; 0x2c
   53318:	add	r3, pc, r3
   5331c:	subs	r8, r0, #0
   53320:	mov	r4, #0
   53324:	ldr	r6, [r3, r2]
   53328:	mov	r7, r1
   5332c:	str	r4, [fp, #-52]	; 0xffffffcc
   53330:	str	r4, [fp, #-48]	; 0xffffffd0
   53334:	ldr	r3, [r6]
   53338:	str	r3, [fp, #-32]	; 0xffffffe0
   5333c:	beq	534c8 <fputs@plt+0x4ebb4>
   53340:	cmp	r1, #0
   53344:	beq	5348c <fputs@plt+0x4eb78>
   53348:	str	r8, [fp, #-36]	; 0xffffffdc
   5334c:	bl	42a8 <strlen@plt>
   53350:	ldr	lr, [pc, #408]	; 534f0 <fputs@plt+0x4ebdc>
   53354:	add	lr, pc, lr
   53358:	add	r0, r0, #37	; 0x25
   5335c:	bic	ip, r0, #7
   53360:	ldm	lr!, {r0, r1, r2, r3}
   53364:	sub	sp, sp, ip
   53368:	add	r5, sp, #16
   5336c:	mov	ip, r5
   53370:	stmia	ip!, {r0, r1, r2, r3}
   53374:	ldm	lr, {r0, r1}
   53378:	lsr	r3, r1, #16
   5337c:	str	r0, [ip], #4
   53380:	add	r0, r5, #22
   53384:	strh	r1, [ip], #2
   53388:	mov	r1, r8
   5338c:	strb	r3, [ip]
   53390:	bl	3ff0 <stpcpy@plt>
   53394:	ldr	r2, [pc, #344]	; 534f4 <fputs@plt+0x4ebe0>
   53398:	ldr	r1, [pc, #344]	; 534f8 <fputs@plt+0x4ebe4>
   5339c:	add	r2, pc, r2
   533a0:	add	r1, pc, r1
   533a4:	mov	r3, r0
   533a8:	mov	r0, r5
   533ac:	strb	r4, [r3]
   533b0:	sub	r3, fp, #52	; 0x34
   533b4:	str	r2, [sp]
   533b8:	sub	r2, fp, #48	; 0x30
   533bc:	str	r2, [sp, #4]
   533c0:	ldr	r2, [pc, #308]	; 534fc <fputs@plt+0x4ebe8>
   533c4:	str	r4, [sp, #8]
   533c8:	add	r2, pc, r2
   533cc:	bl	5df0c <fputs@plt+0x595f8>
   533d0:	cmn	r0, #2
   533d4:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   533d8:	mvneq	r4, #111	; 0x6f
   533dc:	beq	5343c <fputs@plt+0x4eb28>
   533e0:	cmp	r0, #0
   533e4:	blt	53464 <fputs@plt+0x4eb50>
   533e8:	ldr	r4, [fp, #-52]	; 0xffffffcc
   533ec:	cmp	r4, #0
   533f0:	beq	5347c <fputs@plt+0x4eb68>
   533f4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   533f8:	ldr	r1, [pc, #256]	; 53500 <fputs@plt+0x4ebec>
   533fc:	mov	r0, r5
   53400:	add	r1, pc, r1
   53404:	bl	4e954 <fputs@plt+0x4a040>
   53408:	cmp	r0, #0
   5340c:	beq	53470 <fputs@plt+0x4eb5c>
   53410:	mov	r0, r4
   53414:	sub	r1, fp, #44	; 0x2c
   53418:	bl	4f00c <fputs@plt+0x4a6f8>
   5341c:	cmp	r0, #0
   53420:	blt	53464 <fputs@plt+0x4eb50>
   53424:	ldr	r3, [fp, #-44]	; 0xffffffd4
   53428:	cmp	r3, #1
   5342c:	ble	5347c <fputs@plt+0x4eb68>
   53430:	ldr	r0, [fp, #-48]	; 0xffffffd0
   53434:	mov	r4, #0
   53438:	str	r3, [r7]
   5343c:	bl	4140 <free@plt>
   53440:	ldr	r0, [fp, #-52]	; 0xffffffcc
   53444:	bl	4140 <free@plt>
   53448:	ldr	r2, [fp, #-32]	; 0xffffffe0
   5344c:	ldr	r3, [r6]
   53450:	mov	r0, r4
   53454:	cmp	r2, r3
   53458:	bne	53488 <fputs@plt+0x4eb74>
   5345c:	sub	sp, fp, #24
   53460:	pop	{r4, r5, r6, r7, r8, fp, pc}
   53464:	mov	r4, r0
   53468:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5346c:	b	5343c <fputs@plt+0x4eb28>
   53470:	mov	r0, r5
   53474:	mvn	r4, #4
   53478:	b	5343c <fputs@plt+0x4eb28>
   5347c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   53480:	mvn	r4, #4
   53484:	b	5343c <fputs@plt+0x4eb28>
   53488:	bl	453c <__stack_chk_fail@plt>
   5348c:	ldr	r0, [pc, #112]	; 53504 <fputs@plt+0x4ebf0>
   53490:	movw	r2, #6898	; 0x1af2
   53494:	ldr	r1, [pc, #108]	; 53508 <fputs@plt+0x4ebf4>
   53498:	ldr	r3, [pc, #108]	; 5350c <fputs@plt+0x4ebf8>
   5349c:	add	r0, pc, r0
   534a0:	add	r1, pc, r1
   534a4:	add	r3, pc, r3
   534a8:	bl	5ac34 <fputs@plt+0x56320>
   534ac:	mov	r4, r0
   534b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   534b4:	bl	4140 <free@plt>
   534b8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   534bc:	bl	4140 <free@plt>
   534c0:	mov	r0, r4
   534c4:	bl	4818 <_Unwind_Resume@plt>
   534c8:	ldr	r0, [pc, #64]	; 53510 <fputs@plt+0x4ebfc>
   534cc:	movw	r2, #6897	; 0x1af1
   534d0:	ldr	r1, [pc, #60]	; 53514 <fputs@plt+0x4ec00>
   534d4:	ldr	r3, [pc, #60]	; 53518 <fputs@plt+0x4ec04>
   534d8:	add	r0, pc, r0
   534dc:	add	r1, pc, r1
   534e0:	add	r3, pc, r3
   534e4:	bl	5ac34 <fputs@plt+0x56320>
   534e8:	andeq	r8, r3, r8, ror r8
   534ec:	andeq	r0, r0, r0, lsr r4
   534f0:	andeq	r2, r1, ip, lsl #20
   534f4:	andeq	r2, r1, r0, ror #19
   534f8:	ldrdeq	r2, [r1], -r8
   534fc:	andeq	pc, r1, r4, lsl #5
   53500:	andeq	r2, r1, r4, lsl #19
   53504:	andeq	pc, r1, r0, lsl r2	; <UNPREDICTABLE>
   53508:	andeq	lr, r1, r0, asr r6
   5350c:	andeq	pc, r1, r4, lsl #23
   53510:	andeq	r1, r1, r8, asr #30
   53514:	andeq	lr, r1, r4, lsl r6
   53518:	andeq	pc, r1, r8, asr #22
   5351c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53520:	add	fp, sp, #32
   53524:	sub	sp, sp, #36	; 0x24
   53528:	ldr	ip, [pc, #772]	; 53834 <fputs@plt+0x4ef20>
   5352c:	subs	r4, r0, #0
   53530:	mov	r9, r1
   53534:	ldr	r0, [pc, #764]	; 53838 <fputs@plt+0x4ef24>
   53538:	ldr	r1, [fp, #4]
   5353c:	add	ip, pc, ip
   53540:	mov	sl, r3
   53544:	mov	r8, r2
   53548:	mov	r3, ip
   5354c:	str	r1, [fp, #-52]	; 0xffffffcc
   53550:	ldr	r0, [ip, r0]
   53554:	ldr	r3, [r0]
   53558:	str	r0, [fp, #-48]	; 0xffffffd0
   5355c:	str	r3, [fp, #-40]	; 0xffffffd8
   53560:	blt	537ac <fputs@plt+0x4ee98>
   53564:	cmp	r2, #0
   53568:	beq	53754 <fputs@plt+0x4ee40>
   5356c:	ldr	r5, [pc, #712]	; 5383c <fputs@plt+0x4ef28>
   53570:	cmp	r4, #0
   53574:	add	r5, pc, r5
   53578:	bne	536b0 <fputs@plt+0x4ed9c>
   5357c:	mov	r1, #256	; 0x100
   53580:	mov	r0, r5
   53584:	movt	r1, #8
   53588:	bl	43c8 <open64@plt>
   5358c:	subs	r7, r0, #0
   53590:	blt	536d8 <fputs@plt+0x4edc4>
   53594:	cmp	r9, #0
   53598:	beq	53760 <fputs@plt+0x4ee4c>
   5359c:	ldr	r5, [pc, #668]	; 53840 <fputs@plt+0x4ef2c>
   535a0:	cmp	r4, #0
   535a4:	add	r5, pc, r5
   535a8:	bne	536f0 <fputs@plt+0x4eddc>
   535ac:	mov	r1, #256	; 0x100
   535b0:	mov	r0, r5
   535b4:	movt	r1, #8
   535b8:	bl	43c8 <open64@plt>
   535bc:	subs	r6, r0, #0
   535c0:	blt	53718 <fputs@plt+0x4ee04>
   535c4:	cmp	sl, #0
   535c8:	beq	53798 <fputs@plt+0x4ee84>
   535cc:	ldr	r5, [pc, #624]	; 53844 <fputs@plt+0x4ef30>
   535d0:	cmp	r4, #0
   535d4:	add	r5, pc, r5
   535d8:	bne	5372c <fputs@plt+0x4ee18>
   535dc:	mov	r1, #256	; 0x100
   535e0:	mov	r0, r5
   535e4:	movt	r1, #8
   535e8:	bl	43c8 <open64@plt>
   535ec:	subs	r5, r0, #0
   535f0:	blt	536a0 <fputs@plt+0x4ed8c>
   535f4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   535f8:	cmp	r2, #0
   535fc:	beq	537a0 <fputs@plt+0x4ee8c>
   53600:	ldr	ip, [pc, #576]	; 53848 <fputs@plt+0x4ef34>
   53604:	cmp	r4, #0
   53608:	add	ip, pc, ip
   5360c:	bne	53768 <fputs@plt+0x4ee54>
   53610:	mov	r1, #16640	; 0x4100
   53614:	mov	r0, ip
   53618:	movt	r1, #8
   5361c:	bl	43c8 <open64@plt>
   53620:	cmp	r0, #0
   53624:	blt	536a0 <fputs@plt+0x4ed8c>
   53628:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5362c:	cmp	r9, #0
   53630:	strne	r6, [r9]
   53634:	cmp	r8, #0
   53638:	strne	r7, [r8]
   5363c:	cmp	sl, #0
   53640:	strne	r5, [sl]
   53644:	cmp	r3, #0
   53648:	mvn	r5, #0
   5364c:	strne	r0, [r3]
   53650:	ldreq	r4, [fp, #-52]	; 0xffffffcc
   53654:	movne	r7, r5
   53658:	movne	r6, r5
   5365c:	movne	r4, #0
   53660:	moveq	r7, r5
   53664:	moveq	r6, r5
   53668:	mov	r0, r5
   5366c:	bl	4ec84 <fputs@plt+0x4a370>
   53670:	mov	r0, r7
   53674:	bl	4ec84 <fputs@plt+0x4a370>
   53678:	mov	r0, r6
   5367c:	bl	4ec84 <fputs@plt+0x4a370>
   53680:	ldr	r1, [fp, #-48]	; 0xffffffd0
   53684:	ldr	r2, [fp, #-40]	; 0xffffffd8
   53688:	mov	r0, r4
   5368c:	ldr	r3, [r1]
   53690:	cmp	r2, r3
   53694:	bne	537a8 <fputs@plt+0x4ee94>
   53698:	sub	sp, fp, #32
   5369c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   536a0:	bl	48cc <__errno_location@plt>
   536a4:	ldr	r4, [r0]
   536a8:	rsb	r4, r4, #0
   536ac:	b	53668 <fputs@plt+0x4ed54>
   536b0:	sub	sp, sp, #40	; 0x28
   536b4:	ldr	r3, [pc, #400]	; 5384c <fputs@plt+0x4ef38>
   536b8:	add	r5, sp, #8
   536bc:	mov	r1, #1
   536c0:	mov	r2, #26
   536c4:	str	r4, [sp]
   536c8:	mov	r0, r5
   536cc:	add	r3, pc, r3
   536d0:	bl	474c <__sprintf_chk@plt>
   536d4:	b	5357c <fputs@plt+0x4ec68>
   536d8:	bl	48cc <__errno_location@plt>
   536dc:	mvn	r5, #0
   536e0:	mov	r6, r5
   536e4:	ldr	r4, [r0]
   536e8:	rsb	r4, r4, #0
   536ec:	b	53668 <fputs@plt+0x4ed54>
   536f0:	sub	sp, sp, #40	; 0x28
   536f4:	ldr	r3, [pc, #340]	; 53850 <fputs@plt+0x4ef3c>
   536f8:	add	r5, sp, #8
   536fc:	mov	r1, #1
   53700:	mov	r2, #26
   53704:	str	r4, [sp]
   53708:	mov	r0, r5
   5370c:	add	r3, pc, r3
   53710:	bl	474c <__sprintf_chk@plt>
   53714:	b	535ac <fputs@plt+0x4ec98>
   53718:	bl	48cc <__errno_location@plt>
   5371c:	mvn	r5, #0
   53720:	ldr	r4, [r0]
   53724:	rsb	r4, r4, #0
   53728:	b	53668 <fputs@plt+0x4ed54>
   5372c:	sub	sp, sp, #40	; 0x28
   53730:	ldr	r3, [pc, #284]	; 53854 <fputs@plt+0x4ef40>
   53734:	add	r5, sp, #8
   53738:	mov	r1, #1
   5373c:	mov	r2, #26
   53740:	str	r4, [sp]
   53744:	mov	r0, r5
   53748:	add	r3, pc, r3
   5374c:	bl	474c <__sprintf_chk@plt>
   53750:	b	535dc <fputs@plt+0x4ecc8>
   53754:	cmp	r9, #0
   53758:	mvn	r7, #0
   5375c:	bne	5359c <fputs@plt+0x4ec88>
   53760:	mvn	r6, #0
   53764:	b	535c4 <fputs@plt+0x4ecb0>
   53768:	sub	sp, sp, #32
   5376c:	ldr	r3, [pc, #228]	; 53858 <fputs@plt+0x4ef44>
   53770:	add	ip, sp, #8
   53774:	mov	r1, #1
   53778:	mov	r2, #24
   5377c:	str	r4, [sp]
   53780:	mov	r0, ip
   53784:	add	r3, pc, r3
   53788:	str	ip, [fp, #-56]	; 0xffffffc8
   5378c:	bl	474c <__sprintf_chk@plt>
   53790:	ldr	ip, [fp, #-56]	; 0xffffffc8
   53794:	b	53610 <fputs@plt+0x4ecfc>
   53798:	mvn	r5, #0
   5379c:	b	535f4 <fputs@plt+0x4ece0>
   537a0:	mvn	r0, #0
   537a4:	b	53628 <fputs@plt+0x4ed14>
   537a8:	bl	453c <__stack_chk_fail@plt>
   537ac:	ldr	r0, [pc, #168]	; 5385c <fputs@plt+0x4ef48>
   537b0:	movw	r2, #6926	; 0x1b0e
   537b4:	ldr	r1, [pc, #164]	; 53860 <fputs@plt+0x4ef4c>
   537b8:	ldr	r3, [pc, #164]	; 53864 <fputs@plt+0x4ef50>
   537bc:	add	r0, pc, r0
   537c0:	add	r1, pc, r1
   537c4:	add	r3, pc, r3
   537c8:	bl	5ac34 <fputs@plt+0x56320>
   537cc:	mvn	r5, #0
   537d0:	mov	r4, r0
   537d4:	mov	r7, r5
   537d8:	mov	r6, r5
   537dc:	mov	r0, r5
   537e0:	bl	4ec84 <fputs@plt+0x4a370>
   537e4:	mov	r0, r7
   537e8:	bl	4ec84 <fputs@plt+0x4a370>
   537ec:	mov	r0, r6
   537f0:	bl	4ec84 <fputs@plt+0x4a370>
   537f4:	mov	r0, r4
   537f8:	bl	4818 <_Unwind_Resume@plt>
   537fc:	mvn	r5, #0
   53800:	mov	r4, r0
   53804:	mov	r6, r5
   53808:	b	537dc <fputs@plt+0x4eec8>
   5380c:	mov	r4, r0
   53810:	b	537e4 <fputs@plt+0x4eed0>
   53814:	mov	r4, r0
   53818:	mvn	r5, #0
   5381c:	b	537dc <fputs@plt+0x4eec8>
   53820:	mov	r4, r0
   53824:	b	537dc <fputs@plt+0x4eec8>
   53828:	mov	r4, r0
   5382c:	b	537ec <fputs@plt+0x4eed8>
   53830:	b	537cc <fputs@plt+0x4eeb8>
   53834:	andeq	r8, r3, r4, asr r6
   53838:	andeq	r0, r0, r0, lsr r4
   5383c:	andeq	pc, r1, r0, ror #1
   53840:	andeq	pc, r1, r4, asr #1
   53844:	andeq	pc, r1, r8, lsr #1
   53848:	andeq	lr, r1, r0, lsl r7
   5384c:	andeq	lr, r1, r4, asr #31
   53850:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   53854:	andeq	lr, r1, r8, ror #30
   53858:	andeq	lr, r1, r4, lsr #11
   5385c:	andeq	r9, r1, ip, lsl #29
   53860:	andeq	lr, r1, r0, lsr r3
   53864:	muleq	r1, ip, r9
   53868:	cmp	r0, #0
   5386c:	push	{r4, r5, r6, lr}
   53870:	mov	r4, r1
   53874:	mov	r6, r2
   53878:	mov	r5, r3
   5387c:	blt	53890 <fputs@plt+0x4ef7c>
   53880:	mov	r1, #536870912	; 0x20000000
   53884:	bl	471c <setns@plt>
   53888:	cmp	r0, #0
   5388c:	blt	53940 <fputs@plt+0x4f02c>
   53890:	cmp	r4, #0
   53894:	blt	538ac <fputs@plt+0x4ef98>
   53898:	mov	r0, r4
   5389c:	mov	r1, #131072	; 0x20000
   538a0:	bl	471c <setns@plt>
   538a4:	cmp	r0, #0
   538a8:	blt	53940 <fputs@plt+0x4f02c>
   538ac:	cmp	r6, #0
   538b0:	blt	538c8 <fputs@plt+0x4efb4>
   538b4:	mov	r0, r6
   538b8:	mov	r1, #1073741824	; 0x40000000
   538bc:	bl	471c <setns@plt>
   538c0:	cmp	r0, #0
   538c4:	blt	53940 <fputs@plt+0x4f02c>
   538c8:	cmp	r5, #0
   538cc:	blt	538f4 <fputs@plt+0x4efe0>
   538d0:	mov	r0, r5
   538d4:	bl	4764 <fchdir@plt>
   538d8:	cmp	r0, #0
   538dc:	blt	53940 <fputs@plt+0x4f02c>
   538e0:	ldr	r0, [pc, #104]	; 53950 <fputs@plt+0x4f03c>
   538e4:	add	r0, pc, r0
   538e8:	bl	43a4 <chroot@plt>
   538ec:	cmp	r0, #0
   538f0:	blt	53940 <fputs@plt+0x4f02c>
   538f4:	mov	r0, #0
   538f8:	mov	r1, r0
   538fc:	mov	r2, r0
   53900:	bl	432c <setresgid@plt>
   53904:	cmp	r0, #0
   53908:	blt	53940 <fputs@plt+0x4f02c>
   5390c:	mov	r0, #0
   53910:	mov	r1, r0
   53914:	bl	3e40 <setgroups@plt>
   53918:	cmp	r0, #0
   5391c:	blt	53940 <fputs@plt+0x4f02c>
   53920:	mov	r0, #0
   53924:	mov	r1, r0
   53928:	mov	r2, r0
   5392c:	bl	4848 <setresuid@plt>
   53930:	cmp	r0, #0
   53934:	blt	53940 <fputs@plt+0x4f02c>
   53938:	mov	r0, #0
   5393c:	pop	{r4, r5, r6, pc}
   53940:	bl	48cc <__errno_location@plt>
   53944:	ldr	r0, [r0]
   53948:	rsb	r0, r0, #0
   5394c:	pop	{r4, r5, r6, pc}
   53950:	andeq	lr, r1, r8, ror #20
   53954:	ldr	r3, [pc, #276]	; 53a70 <fputs@plt+0x4f15c>
   53958:	cmp	r0, #0
   5395c:	ldr	r2, [pc, #272]	; 53a74 <fputs@plt+0x4f160>
   53960:	add	r3, pc, r3
   53964:	push	{r4, r5, r6, lr}
   53968:	sub	sp, sp, #32
   5396c:	ldr	r6, [r3, r2]
   53970:	mov	r4, r1
   53974:	mov	r1, #12
   53978:	str	r1, [sp, #12]
   5397c:	ldr	r3, [r6]
   53980:	str	r3, [sp, #28]
   53984:	blt	53a50 <fputs@plt+0x4f13c>
   53988:	cmp	r4, #0
   5398c:	beq	53a30 <fputs@plt+0x4f11c>
   53990:	add	r5, sp, #16
   53994:	add	r3, sp, #12
   53998:	mov	r1, #1
   5399c:	str	r3, [sp]
   539a0:	mov	r2, #17
   539a4:	mov	r3, r5
   539a8:	bl	47f4 <getsockopt@plt>
   539ac:	cmp	r0, #0
   539b0:	blt	53a0c <fputs@plt+0x4f0f8>
   539b4:	ldr	r3, [sp, #12]
   539b8:	cmp	r3, #12
   539bc:	bne	53a1c <fputs@plt+0x4f108>
   539c0:	ldr	r3, [sp, #16]
   539c4:	cmp	r3, #0
   539c8:	ble	53a24 <fputs@plt+0x4f110>
   539cc:	ldr	r3, [sp, #20]
   539d0:	cmn	r3, #1
   539d4:	beq	53a24 <fputs@plt+0x4f110>
   539d8:	ldr	r3, [sp, #24]
   539dc:	cmn	r3, #1
   539e0:	beq	53a24 <fputs@plt+0x4f110>
   539e4:	ldm	r5, {r0, r1, r2}
   539e8:	mov	r3, #0
   539ec:	stm	r4, {r0, r1, r2}
   539f0:	mov	r0, r3
   539f4:	ldr	r2, [sp, #28]
   539f8:	ldr	r3, [r6]
   539fc:	cmp	r2, r3
   53a00:	bne	53a2c <fputs@plt+0x4f118>
   53a04:	add	sp, sp, #32
   53a08:	pop	{r4, r5, r6, pc}
   53a0c:	bl	48cc <__errno_location@plt>
   53a10:	ldr	r3, [r0]
   53a14:	rsb	r3, r3, #0
   53a18:	b	539f0 <fputs@plt+0x4f0dc>
   53a1c:	mvn	r3, #4
   53a20:	b	539f0 <fputs@plt+0x4f0dc>
   53a24:	mvn	r3, #60	; 0x3c
   53a28:	b	539f0 <fputs@plt+0x4f0dc>
   53a2c:	bl	453c <__stack_chk_fail@plt>
   53a30:	ldr	r0, [pc, #64]	; 53a78 <fputs@plt+0x4f164>
   53a34:	movw	r2, #7048	; 0x1b88
   53a38:	ldr	r1, [pc, #60]	; 53a7c <fputs@plt+0x4f168>
   53a3c:	ldr	r3, [pc, #60]	; 53a80 <fputs@plt+0x4f16c>
   53a40:	add	r0, pc, r0
   53a44:	add	r1, pc, r1
   53a48:	add	r3, pc, r3
   53a4c:	bl	5ac34 <fputs@plt+0x56320>
   53a50:	ldr	r0, [pc, #44]	; 53a84 <fputs@plt+0x4f170>
   53a54:	movw	r2, #7047	; 0x1b87
   53a58:	ldr	r1, [pc, #40]	; 53a88 <fputs@plt+0x4f174>
   53a5c:	ldr	r3, [pc, #40]	; 53a8c <fputs@plt+0x4f178>
   53a60:	add	r0, pc, r0
   53a64:	add	r1, pc, r1
   53a68:	add	r3, pc, r3
   53a6c:	bl	5ac34 <fputs@plt+0x56320>
   53a70:	andeq	r8, r3, r0, lsr r2
   53a74:	andeq	r0, r0, r0, lsr r4
   53a78:	andeq	lr, r1, r0, lsl #25
   53a7c:	andeq	lr, r1, ip, lsr #1
   53a80:	andeq	pc, r1, r4, lsr #13
   53a84:	andeq	ip, r1, r0, asr #6
   53a88:	andeq	lr, r1, ip, lsl #1
   53a8c:	andeq	pc, r1, r4, lsl #13
   53a90:	ldr	r3, [pc, #360]	; 53c00 <fputs@plt+0x4f2ec>
   53a94:	ldr	r2, [pc, #360]	; 53c04 <fputs@plt+0x4f2f0>
   53a98:	add	r3, pc, r3
   53a9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   53aa0:	subs	r8, r0, #0
   53aa4:	ldr	r5, [r3, r2]
   53aa8:	sub	sp, sp, #16
   53aac:	mov	r0, #64	; 0x40
   53ab0:	mov	r7, r1
   53ab4:	str	r0, [sp, #8]
   53ab8:	ldr	r3, [r5]
   53abc:	str	r3, [sp, #12]
   53ac0:	blt	53be0 <fputs@plt+0x4f2cc>
   53ac4:	cmp	r1, #0
   53ac8:	beq	53bc0 <fputs@plt+0x4f2ac>
   53acc:	mov	r1, #1
   53ad0:	bl	3fcc <calloc@plt>
   53ad4:	cmp	r0, #0
   53ad8:	mov	r4, r0
   53adc:	mov	r6, r0
   53ae0:	beq	53bb4 <fputs@plt+0x4f2a0>
   53ae4:	add	r9, sp, #8
   53ae8:	mov	r0, r8
   53aec:	str	r9, [sp]
   53af0:	mov	r1, #1
   53af4:	mov	r2, #31
   53af8:	mov	r3, r4
   53afc:	bl	47f4 <getsockopt@plt>
   53b00:	cmp	r0, #0
   53b04:	blt	53b44 <fputs@plt+0x4f230>
   53b08:	ldrb	r3, [r6]
   53b0c:	cmp	r3, #0
   53b10:	bne	53b38 <fputs@plt+0x4f224>
   53b14:	mov	r0, r6
   53b18:	bl	4140 <free@plt>
   53b1c:	mvn	r0, #94	; 0x5e
   53b20:	ldr	r2, [sp, #12]
   53b24:	ldr	r3, [r5]
   53b28:	cmp	r2, r3
   53b2c:	bne	53bbc <fputs@plt+0x4f2a8>
   53b30:	add	sp, sp, #16
   53b34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   53b38:	str	r6, [r7]
   53b3c:	mov	r0, #0
   53b40:	b	53b20 <fputs@plt+0x4f20c>
   53b44:	mov	r0, r4
   53b48:	bl	4140 <free@plt>
   53b4c:	bl	48cc <__errno_location@plt>
   53b50:	ldr	r3, [r0]
   53b54:	mov	r4, r0
   53b58:	cmp	r3, #34	; 0x22
   53b5c:	rsbne	r0, r3, #0
   53b60:	bne	53b20 <fputs@plt+0x4f20c>
   53b64:	ldr	r0, [sp, #8]
   53b68:	mov	r1, #1
   53b6c:	bl	3fcc <calloc@plt>
   53b70:	cmp	r0, #0
   53b74:	mov	sl, r0
   53b78:	mov	r6, r0
   53b7c:	beq	53bb4 <fputs@plt+0x4f2a0>
   53b80:	str	r9, [sp]
   53b84:	mov	r0, r8
   53b88:	mov	r1, #1
   53b8c:	mov	r2, #31
   53b90:	mov	r3, sl
   53b94:	bl	47f4 <getsockopt@plt>
   53b98:	cmp	r0, #0
   53b9c:	bge	53b08 <fputs@plt+0x4f1f4>
   53ba0:	mov	r0, sl
   53ba4:	bl	4140 <free@plt>
   53ba8:	ldr	r0, [r4]
   53bac:	rsb	r0, r0, #0
   53bb0:	b	53b20 <fputs@plt+0x4f20c>
   53bb4:	mvn	r0, #11
   53bb8:	b	53b20 <fputs@plt+0x4f20c>
   53bbc:	bl	453c <__stack_chk_fail@plt>
   53bc0:	ldr	r0, [pc, #64]	; 53c08 <fputs@plt+0x4f2f4>
   53bc4:	movw	r2, #7076	; 0x1ba4
   53bc8:	ldr	r1, [pc, #60]	; 53c0c <fputs@plt+0x4f2f8>
   53bcc:	ldr	r3, [pc, #60]	; 53c10 <fputs@plt+0x4f2fc>
   53bd0:	add	r0, pc, r0
   53bd4:	add	r1, pc, r1
   53bd8:	add	r3, pc, r3
   53bdc:	bl	5ac34 <fputs@plt+0x56320>
   53be0:	ldr	r0, [pc, #44]	; 53c14 <fputs@plt+0x4f300>
   53be4:	movw	r2, #7075	; 0x1ba3
   53be8:	ldr	r1, [pc, #40]	; 53c18 <fputs@plt+0x4f304>
   53bec:	ldr	r3, [pc, #40]	; 53c1c <fputs@plt+0x4f308>
   53bf0:	add	r0, pc, r0
   53bf4:	add	r1, pc, r1
   53bf8:	add	r3, pc, r3
   53bfc:	bl	5ac34 <fputs@plt+0x56320>
   53c00:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   53c04:	andeq	r0, r0, r0, lsr r4
   53c08:	muleq	r1, r0, fp
   53c0c:	andeq	sp, r1, ip, lsl pc
   53c10:	andeq	pc, r1, r8, asr #11
   53c14:			; <UNDEFINED> instruction: 0x0001c1b0
   53c18:	strdeq	sp, [r1], -ip
   53c1c:	andeq	pc, r1, r8, lsr #11
   53c20:	push	{r4, r5, r6, lr}
   53c24:	subs	r4, r0, #0
   53c28:	mov	r6, r1
   53c2c:	beq	53c70 <fputs@plt+0x4f35c>
   53c30:	mov	r0, #63	; 0x3f
   53c34:	bl	4218 <umask@plt>
   53c38:	mov	r1, r6
   53c3c:	mov	r5, r0
   53c40:	mov	r0, r4
   53c44:	bl	4074 <mkostemp64@plt>
   53c48:	cmp	r0, #0
   53c4c:	movge	r4, r0
   53c50:	bge	53c60 <fputs@plt+0x4f34c>
   53c54:	bl	48cc <__errno_location@plt>
   53c58:	ldr	r4, [r0]
   53c5c:	rsb	r4, r4, #0
   53c60:	mov	r0, r5
   53c64:	bl	4218 <umask@plt>
   53c68:	mov	r0, r4
   53c6c:	pop	{r4, r5, r6, pc}
   53c70:	ldr	r0, [pc, #44]	; 53ca4 <fputs@plt+0x4f390>
   53c74:	movw	r2, #7114	; 0x1bca
   53c78:	ldr	r1, [pc, #40]	; 53ca8 <fputs@plt+0x4f394>
   53c7c:	ldr	r3, [pc, #40]	; 53cac <fputs@plt+0x4f398>
   53c80:	add	r0, pc, r0
   53c84:	add	r1, pc, r1
   53c88:	add	r3, pc, r3
   53c8c:	bl	5ac34 <fputs@plt+0x56320>
   53c90:	mov	r4, r0
   53c94:	mov	r0, r5
   53c98:	bl	4218 <umask@plt>
   53c9c:	mov	r0, r4
   53ca0:	bl	4818 <_Unwind_Resume@plt>
   53ca4:	andeq	lr, r1, r8, asr #20
   53ca8:	andeq	sp, r1, ip, ror #28
   53cac:	andeq	pc, r1, ip, asr r6	; <UNPREDICTABLE>
   53cb0:	ldr	r3, [pc, #244]	; 53dac <fputs@plt+0x4f498>
   53cb4:	push	{r4, r5, r6, fp, lr}
   53cb8:	add	fp, sp, #16
   53cbc:	ldr	r2, [pc, #236]	; 53db0 <fputs@plt+0x4f49c>
   53cc0:	sub	sp, sp, #20
   53cc4:	add	r3, pc, r3
   53cc8:	subs	r6, r0, #0
   53ccc:	mov	r5, r1
   53cd0:	ldr	r4, [r3, r2]
   53cd4:	ldr	r3, [r4]
   53cd8:	str	r3, [fp, #-24]	; 0xffffffe8
   53cdc:	beq	53d8c <fputs@plt+0x4f478>
   53ce0:	orr	r3, r1, #4194304	; 0x400000
   53ce4:	mov	r2, #384	; 0x180
   53ce8:	orr	r1, r3, #16384	; 0x4000
   53cec:	bl	43c8 <open64@plt>
   53cf0:	cmp	r0, #0
   53cf4:	blt	53d10 <fputs@plt+0x4f3fc>
   53cf8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   53cfc:	ldr	r3, [r4]
   53d00:	cmp	r2, r3
   53d04:	bne	53d88 <fputs@plt+0x4f474>
   53d08:	sub	sp, fp, #16
   53d0c:	pop	{r4, r5, r6, fp, pc}
   53d10:	ldr	r3, [pc, #156]	; 53db4 <fputs@plt+0x4f4a0>
   53d14:	mov	r0, r6
   53d18:	add	r3, pc, r3
   53d1c:	str	r3, [fp, #-28]	; 0xffffffe4
   53d20:	bl	42a8 <strlen@plt>
   53d24:	mov	r1, r6
   53d28:	add	r0, r0, #34	; 0x22
   53d2c:	bic	r0, r0, #7
   53d30:	sub	sp, sp, r0
   53d34:	mov	r0, sp
   53d38:	mov	r6, sp
   53d3c:	bl	3ff0 <stpcpy@plt>
   53d40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   53d44:	cmp	r1, #0
   53d48:	mov	r3, r0
   53d4c:	beq	53d58 <fputs@plt+0x4f444>
   53d50:	bl	3ff0 <stpcpy@plt>
   53d54:	mov	r3, r0
   53d58:	mov	r1, r5
   53d5c:	mov	r2, #0
   53d60:	mov	r0, r6
   53d64:	strb	r2, [r3]
   53d68:	bl	53c20 <fputs@plt+0x4f30c>
   53d6c:	subs	r5, r0, #0
   53d70:	movlt	r0, r5
   53d74:	blt	53cf8 <fputs@plt+0x4f3e4>
   53d78:	mov	r0, r6
   53d7c:	bl	42cc <unlink@plt>
   53d80:	mov	r0, r5
   53d84:	b	53cf8 <fputs@plt+0x4f3e4>
   53d88:	bl	453c <__stack_chk_fail@plt>
   53d8c:	ldr	r0, [pc, #36]	; 53db8 <fputs@plt+0x4f4a4>
   53d90:	movw	r2, #7129	; 0x1bd9
   53d94:	ldr	r1, [pc, #32]	; 53dbc <fputs@plt+0x4f4a8>
   53d98:	ldr	r3, [pc, #32]	; 53dc0 <fputs@plt+0x4f4ac>
   53d9c:	add	r0, pc, r0
   53da0:	add	r1, pc, r1
   53da4:	add	r3, pc, r3
   53da8:	bl	5ac34 <fputs@plt+0x56320>
   53dac:	andeq	r7, r3, ip, asr #29
   53db0:	andeq	r0, r0, r0, lsr r4
   53db4:			; <UNDEFINED> instruction: 0x0001e9b8
   53db8:	andeq	r7, r1, r4, lsl #26
   53dbc:	andeq	sp, r1, r0, asr sp
   53dc0:	andeq	pc, r1, r8, ror #9
   53dc4:	push	{r3, r4, r5, r6, r7, lr}
   53dc8:	subs	r5, r0, #0
   53dcc:	mov	r4, r1
   53dd0:	beq	53e98 <fputs@plt+0x4f584>
   53dd4:	cmp	r1, #0
   53dd8:	beq	53e78 <fputs@plt+0x4f564>
   53ddc:	bl	48e4 <basename@plt>
   53de0:	mov	r6, r0
   53de4:	bl	52544 <fputs@plt+0x4dc30>
   53de8:	cmp	r0, #0
   53dec:	beq	53e68 <fputs@plt+0x4f554>
   53df0:	mov	r0, r5
   53df4:	bl	42a8 <strlen@plt>
   53df8:	add	r0, r0, #9
   53dfc:	bl	4500 <malloc@plt>
   53e00:	subs	r7, r0, #0
   53e04:	beq	53e70 <fputs@plt+0x4f55c>
   53e08:	rsb	r2, r5, r6
   53e0c:	mov	r1, r5
   53e10:	bl	4290 <mempcpy@plt>
   53e14:	ldr	r3, [pc, #156]	; 53eb8 <fputs@plt+0x4f5a4>
   53e18:	mov	r1, r6
   53e1c:	add	r3, pc, r3
   53e20:	ldrh	r3, [r3]
   53e24:	strh	r3, [r0], #2
   53e28:	bl	3ff0 <stpcpy@plt>
   53e2c:	ldr	r2, [pc, #136]	; 53ebc <fputs@plt+0x4f5a8>
   53e30:	add	r2, pc, r2
   53e34:	ldrh	r1, [r2, #4]
   53e38:	mov	r3, r0
   53e3c:	ldr	r0, [r2]
   53e40:	ldrb	r2, [r2, #6]
   53e44:	strh	r1, [r3, #4]
   53e48:	str	r0, [r3]
   53e4c:	mov	r0, r7
   53e50:	strb	r2, [r3, #6]
   53e54:	bl	54d48 <fputs@plt+0x50434>
   53e58:	mov	r3, #0
   53e5c:	str	r0, [r4]
   53e60:	mov	r0, r3
   53e64:	pop	{r3, r4, r5, r6, r7, pc}
   53e68:	mvn	r3, #21
   53e6c:	b	53e60 <fputs@plt+0x4f54c>
   53e70:	mvn	r3, #11
   53e74:	b	53e60 <fputs@plt+0x4f54c>
   53e78:	ldr	r0, [pc, #64]	; 53ec0 <fputs@plt+0x4f5ac>
   53e7c:	movw	r2, #7575	; 0x1d97
   53e80:	ldr	r1, [pc, #60]	; 53ec4 <fputs@plt+0x4f5b0>
   53e84:	ldr	r3, [pc, #60]	; 53ec8 <fputs@plt+0x4f5b4>
   53e88:	add	r0, pc, r0
   53e8c:	add	r1, pc, r1
   53e90:	add	r3, pc, r3
   53e94:	bl	5ac34 <fputs@plt+0x56320>
   53e98:	ldr	r0, [pc, #44]	; 53ecc <fputs@plt+0x4f5b8>
   53e9c:	movw	r2, #7574	; 0x1d96
   53ea0:	ldr	r1, [pc, #40]	; 53ed0 <fputs@plt+0x4f5bc>
   53ea4:	ldr	r3, [pc, #40]	; 53ed4 <fputs@plt+0x4f5c0>
   53ea8:	add	r0, pc, r0
   53eac:	add	r1, pc, r1
   53eb0:	add	r3, pc, r3
   53eb4:	bl	5ac34 <fputs@plt+0x56320>
   53eb8:	andeq	lr, r1, ip, asr #22
   53ebc:	andeq	lr, r1, ip, lsr fp
   53ec0:	ldrdeq	r1, [r1], -r8
   53ec4:	andeq	sp, r1, r4, ror #24
   53ec8:	andeq	sp, r1, r8, lsr ip
   53ecc:	strdeq	r2, [r2], -r8
   53ed0:	andeq	sp, r1, r4, asr #24
   53ed4:	andeq	sp, r1, r8, lsl ip
   53ed8:	ldr	r3, [pc, #288]	; 54000 <fputs@plt+0x4f6ec>
   53edc:	cmp	r0, #0
   53ee0:	ldr	ip, [pc, #284]	; 54004 <fputs@plt+0x4f6f0>
   53ee4:	add	r3, pc, r3
   53ee8:	push	{r4, r5, r6, lr}
   53eec:	sub	sp, sp, #8
   53ef0:	ldr	r4, [r3, ip]
   53ef4:	mov	r6, r1
   53ef8:	mov	r5, r2
   53efc:	ldr	r3, [r4]
   53f00:	str	r3, [sp, #4]
   53f04:	beq	53fc0 <fputs@plt+0x4f6ac>
   53f08:	cmp	r1, #0
   53f0c:	beq	53fa0 <fputs@plt+0x4f68c>
   53f10:	cmp	r2, #0
   53f14:	beq	53fe0 <fputs@plt+0x4f6cc>
   53f18:	mov	r1, sp
   53f1c:	bl	53dc4 <fputs@plt+0x4f4b0>
   53f20:	cmp	r0, #0
   53f24:	blt	53f64 <fputs@plt+0x4f650>
   53f28:	mov	r1, #1
   53f2c:	ldr	r0, [sp]
   53f30:	movt	r1, #8
   53f34:	bl	53c20 <fputs@plt+0x4f30c>
   53f38:	cmp	r0, #0
   53f3c:	blt	53f84 <fputs@plt+0x4f670>
   53f40:	ldr	r1, [pc, #192]	; 54008 <fputs@plt+0x4f6f4>
   53f44:	add	r1, pc, r1
   53f48:	bl	444c <fdopen@plt>
   53f4c:	subs	r3, r0, #0
   53f50:	beq	53f7c <fputs@plt+0x4f668>
   53f54:	ldr	r2, [sp]
   53f58:	mov	r0, #0
   53f5c:	str	r3, [r6]
   53f60:	str	r2, [r5]
   53f64:	ldr	r2, [sp, #4]
   53f68:	ldr	r3, [r4]
   53f6c:	cmp	r2, r3
   53f70:	bne	53f9c <fputs@plt+0x4f688>
   53f74:	add	sp, sp, #8
   53f78:	pop	{r4, r5, r6, pc}
   53f7c:	ldr	r0, [sp]
   53f80:	bl	42cc <unlink@plt>
   53f84:	ldr	r0, [sp]
   53f88:	bl	4140 <free@plt>
   53f8c:	bl	48cc <__errno_location@plt>
   53f90:	ldr	r0, [r0]
   53f94:	rsb	r0, r0, #0
   53f98:	b	53f64 <fputs@plt+0x4f650>
   53f9c:	bl	453c <__stack_chk_fail@plt>
   53fa0:	ldr	r0, [pc, #100]	; 5400c <fputs@plt+0x4f6f8>
   53fa4:	movw	r2, #4748	; 0x128c
   53fa8:	ldr	r1, [pc, #96]	; 54010 <fputs@plt+0x4f6fc>
   53fac:	ldr	r3, [pc, #96]	; 54014 <fputs@plt+0x4f700>
   53fb0:	add	r0, pc, r0
   53fb4:	add	r1, pc, r1
   53fb8:	add	r3, pc, r3
   53fbc:	bl	5ac34 <fputs@plt+0x56320>
   53fc0:	ldr	r0, [pc, #80]	; 54018 <fputs@plt+0x4f704>
   53fc4:	movw	r2, #4747	; 0x128b
   53fc8:	ldr	r1, [pc, #76]	; 5401c <fputs@plt+0x4f708>
   53fcc:	ldr	r3, [pc, #76]	; 54020 <fputs@plt+0x4f70c>
   53fd0:	add	r0, pc, r0
   53fd4:	add	r1, pc, r1
   53fd8:	add	r3, pc, r3
   53fdc:	bl	5ac34 <fputs@plt+0x56320>
   53fe0:	ldr	r0, [pc, #60]	; 54024 <fputs@plt+0x4f710>
   53fe4:	movw	r2, #4749	; 0x128d
   53fe8:	ldr	r1, [pc, #56]	; 54028 <fputs@plt+0x4f714>
   53fec:	ldr	r3, [pc, #56]	; 5402c <fputs@plt+0x4f718>
   53ff0:	add	r0, pc, r0
   53ff4:	add	r1, pc, r1
   53ff8:	add	r3, pc, r3
   53ffc:	bl	5ac34 <fputs@plt+0x56320>
   54000:	andeq	r7, r3, ip, lsr #25
   54004:	andeq	r0, r0, r0, lsr r4
   54008:	andeq	lr, r1, ip, lsr sl
   5400c:	andeq	lr, r1, r8, lsl #4
   54010:	andeq	sp, r1, ip, lsr fp
   54014:	andeq	sp, r1, r8, asr #20
   54018:	ldrdeq	r7, [r1], -r0
   5401c:	andeq	sp, r1, ip, lsl fp
   54020:	andeq	sp, r1, r8, lsr #20
   54024:	andeq	lr, r1, r4, lsl #19
   54028:	strdeq	sp, [r1], -ip
   5402c:	andeq	sp, r1, r8, lsl #20
   54030:	ldr	r3, [pc, #132]	; 540bc <fputs@plt+0x4f7a8>
   54034:	cmp	r1, #0
   54038:	ldr	r2, [pc, #128]	; 540c0 <fputs@plt+0x4f7ac>
   5403c:	mov	r1, r0
   54040:	add	r3, pc, r3
   54044:	mov	r0, #3
   54048:	push	{r4, lr}
   5404c:	sub	sp, sp, #112	; 0x70
   54050:	ldr	r4, [r3, r2]
   54054:	mov	r2, sp
   54058:	ldr	r3, [r4]
   5405c:	str	r3, [sp, #108]	; 0x6c
   54060:	beq	5409c <fputs@plt+0x4f788>
   54064:	bl	44e8 <__xstat64@plt>
   54068:	cmp	r0, #0
   5406c:	blt	540a8 <fputs@plt+0x4f794>
   54070:	ldr	r0, [sp, #16]
   54074:	and	r0, r0, #61440	; 0xf000
   54078:	subs	r3, r0, #16384	; 0x4000
   5407c:	rsbs	r0, r3, #0
   54080:	adcs	r0, r0, r3
   54084:	ldr	r2, [sp, #108]	; 0x6c
   54088:	ldr	r3, [r4]
   5408c:	cmp	r2, r3
   54090:	bne	540b8 <fputs@plt+0x4f7a4>
   54094:	add	sp, sp, #112	; 0x70
   54098:	pop	{r4, pc}
   5409c:	bl	4704 <__lxstat64@plt>
   540a0:	cmp	r0, #0
   540a4:	bge	54070 <fputs@plt+0x4f75c>
   540a8:	bl	48cc <__errno_location@plt>
   540ac:	ldr	r0, [r0]
   540b0:	rsb	r0, r0, #0
   540b4:	b	54084 <fputs@plt+0x4f770>
   540b8:	bl	453c <__stack_chk_fail@plt>
   540bc:	andeq	r7, r3, r0, asr fp
   540c0:	andeq	r0, r0, r0, lsr r4
   540c4:	ldr	r3, [pc, #868]	; 54430 <fputs@plt+0x4fb1c>
   540c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   540cc:	subs	r7, r0, #0
   540d0:	ldr	r0, [pc, #860]	; 54434 <fputs@plt+0x4fb20>
   540d4:	sub	sp, sp, #44	; 0x2c
   540d8:	add	r3, pc, r3
   540dc:	mov	r6, #0
   540e0:	str	r1, [sp, #16]
   540e4:	str	r2, [sp, #20]
   540e8:	ldr	r0, [r3, r0]
   540ec:	str	r6, [sp, #28]
   540f0:	str	r6, [sp, #32]
   540f4:	ldr	r3, [r0]
   540f8:	str	r0, [sp, #8]
   540fc:	str	r3, [sp, #36]	; 0x24
   54100:	beq	543f0 <fputs@plt+0x4fadc>
   54104:	ldr	sl, [r7]
   54108:	cmp	sl, #0
   5410c:	beq	543d0 <fputs@plt+0x4fabc>
   54110:	ldr	r2, [sp, #16]
   54114:	cmp	r2, #0
   54118:	beq	54410 <fputs@plt+0x4fafc>
   5411c:	ldr	fp, [pc, #788]	; 54438 <fputs@plt+0x4fb24>
   54120:	add	r8, sp, #28
   54124:	ldr	r3, [pc, #784]	; 5443c <fputs@plt+0x4fb28>
   54128:	add	r9, sp, #32
   5412c:	ldr	r1, [pc, #780]	; 54440 <fputs@plt+0x4fb2c>
   54130:	add	fp, pc, fp
   54134:	mvn	r5, #0
   54138:	add	r3, pc, r3
   5413c:	add	r1, pc, r1
   54140:	str	r3, [sp, #4]
   54144:	str	r1, [sp, #12]
   54148:	ldrb	r4, [sl]
   5414c:	cmp	r5, #6
   54150:	addls	pc, pc, r5, lsl #2
   54154:	b	542ac <fputs@plt+0x4f998>
   54158:	b	54270 <fputs@plt+0x4f95c>
   5415c:	b	54234 <fputs@plt+0x4f920>
   54160:	b	54214 <fputs@plt+0x4f900>
   54164:	b	541d8 <fputs@plt+0x4f8c4>
   54168:	b	541b8 <fputs@plt+0x4f8a4>
   5416c:	b	54174 <fputs@plt+0x4f860>
   54170:	b	542dc <fputs@plt+0x4f9c8>
   54174:	cmp	r4, #0
   54178:	beq	54394 <fputs@plt+0x4fa80>
   5417c:	mov	r0, r8
   54180:	mov	r1, r9
   54184:	add	r2, r6, #2
   54188:	mov	r3, #1
   5418c:	bl	52ca4 <fputs@plt+0x4e390>
   54190:	cmp	r0, #0
   54194:	beq	543ac <fputs@plt+0x4fa98>
   54198:	ldr	r3, [sp, #28]
   5419c:	mov	r5, #4
   541a0:	strb	r4, [r3, r6]
   541a4:	add	r6, r6, #1
   541a8:	ldr	sl, [r7]
   541ac:	add	sl, sl, #1
   541b0:	str	sl, [r7]
   541b4:	b	54148 <fputs@plt+0x4f834>
   541b8:	cmp	r4, #0
   541bc:	beq	543a0 <fputs@plt+0x4fa8c>
   541c0:	cmp	r4, #34	; 0x22
   541c4:	beq	5437c <fputs@plt+0x4fa68>
   541c8:	cmp	r4, #92	; 0x5c
   541cc:	bne	5434c <fputs@plt+0x4fa38>
   541d0:	mov	r5, #5
   541d4:	b	541ac <fputs@plt+0x4f898>
   541d8:	cmp	r4, #0
   541dc:	beq	54394 <fputs@plt+0x4fa80>
   541e0:	mov	r0, r8
   541e4:	mov	r1, r9
   541e8:	add	r2, r6, #2
   541ec:	mov	r3, #1
   541f0:	bl	52ca4 <fputs@plt+0x4e390>
   541f4:	cmp	r0, #0
   541f8:	beq	543ac <fputs@plt+0x4fa98>
   541fc:	ldr	r3, [sp, #28]
   54200:	mov	r5, #2
   54204:	strb	r4, [r3, r6]
   54208:	add	r6, r6, #1
   5420c:	ldr	sl, [r7]
   54210:	b	541ac <fputs@plt+0x4f898>
   54214:	cmp	r4, #0
   54218:	beq	54394 <fputs@plt+0x4fa80>
   5421c:	cmp	r4, #39	; 0x27
   54220:	beq	5437c <fputs@plt+0x4fa68>
   54224:	cmp	r4, #92	; 0x5c
   54228:	bne	5434c <fputs@plt+0x4fa38>
   5422c:	mov	r5, #3
   54230:	b	541ac <fputs@plt+0x4f898>
   54234:	cmp	r4, #0
   54238:	beq	54394 <fputs@plt+0x4fa80>
   5423c:	mov	r0, r8
   54240:	mov	r1, r9
   54244:	add	r2, r6, #2
   54248:	mov	r3, #1
   5424c:	bl	52ca4 <fputs@plt+0x4e390>
   54250:	cmp	r0, #0
   54254:	beq	543ac <fputs@plt+0x4fa98>
   54258:	ldr	r3, [sp, #28]
   5425c:	mov	r5, #0
   54260:	strb	r4, [r3, r6]
   54264:	add	r6, r6, #1
   54268:	ldr	sl, [r7]
   5426c:	b	541ac <fputs@plt+0x4f898>
   54270:	cmp	r4, #0
   54274:	beq	542f8 <fputs@plt+0x4f9e4>
   54278:	cmp	r4, #39	; 0x27
   5427c:	beq	542d4 <fputs@plt+0x4f9c0>
   54280:	cmp	r4, #92	; 0x5c
   54284:	beq	54384 <fputs@plt+0x4fa70>
   54288:	cmp	r4, #34	; 0x22
   5428c:	beq	5438c <fputs@plt+0x4fa78>
   54290:	ldr	r0, [sp, #12]
   54294:	mov	r1, r4
   54298:	bl	3f9c <strchr@plt>
   5429c:	cmp	r0, #0
   542a0:	movne	r5, #6
   542a4:	bne	541ac <fputs@plt+0x4f898>
   542a8:	b	5423c <fputs@plt+0x4f928>
   542ac:	cmp	r4, #0
   542b0:	beq	542f8 <fputs@plt+0x4f9e4>
   542b4:	mov	r0, fp
   542b8:	mov	r1, r4
   542bc:	bl	3f9c <strchr@plt>
   542c0:	cmp	r0, #0
   542c4:	mvnne	r5, #0
   542c8:	bne	541ac <fputs@plt+0x4f898>
   542cc:	cmp	r4, #39	; 0x27
   542d0:	bne	54280 <fputs@plt+0x4f96c>
   542d4:	mov	r5, #2
   542d8:	b	541ac <fputs@plt+0x4f898>
   542dc:	cmp	r4, #0
   542e0:	beq	542f8 <fputs@plt+0x4f9e4>
   542e4:	mov	r1, r4
   542e8:	ldr	r0, [sp, #4]
   542ec:	bl	3f9c <strchr@plt>
   542f0:	cmp	r0, #0
   542f4:	bne	541ac <fputs@plt+0x4f898>
   542f8:	ldr	r3, [sp, #28]
   542fc:	cmp	r3, #0
   54300:	ldreq	r1, [sp, #16]
   54304:	movne	r0, #0
   54308:	ldrne	r2, [sp, #16]
   5430c:	moveq	r0, r3
   54310:	strbne	r0, [r3, r6]
   54314:	moveq	r4, r0
   54318:	ldrne	r3, [sp, #28]
   5431c:	movne	r4, #1
   54320:	streq	r3, [r1]
   54324:	strne	r3, [r2]
   54328:	bl	4140 <free@plt>
   5432c:	ldr	r1, [sp, #8]
   54330:	ldr	r2, [sp, #36]	; 0x24
   54334:	mov	r0, r4
   54338:	ldr	r3, [r1]
   5433c:	cmp	r2, r3
   54340:	bne	543b8 <fputs@plt+0x4faa4>
   54344:	add	sp, sp, #44	; 0x2c
   54348:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5434c:	mov	r0, r8
   54350:	mov	r1, r9
   54354:	add	r2, r6, #2
   54358:	mov	r3, #1
   5435c:	bl	52ca4 <fputs@plt+0x4e390>
   54360:	cmp	r0, #0
   54364:	beq	543ac <fputs@plt+0x4fa98>
   54368:	ldr	r3, [sp, #28]
   5436c:	strb	r4, [r3, r6]
   54370:	add	r6, r6, #1
   54374:	ldr	sl, [r7]
   54378:	b	541ac <fputs@plt+0x4f898>
   5437c:	mov	r5, #0
   54380:	b	541ac <fputs@plt+0x4f898>
   54384:	mov	r5, #1
   54388:	b	541ac <fputs@plt+0x4f898>
   5438c:	mov	r5, #4
   54390:	b	541ac <fputs@plt+0x4f898>
   54394:	ldr	r2, [sp, #20]
   54398:	cmp	r2, #0
   5439c:	bne	542f8 <fputs@plt+0x4f9e4>
   543a0:	ldr	r0, [sp, #28]
   543a4:	mvn	r4, #21
   543a8:	b	54328 <fputs@plt+0x4fa14>
   543ac:	ldr	r0, [sp, #28]
   543b0:	mvn	r4, #11
   543b4:	b	54328 <fputs@plt+0x4fa14>
   543b8:	bl	453c <__stack_chk_fail@plt>
   543bc:	mov	r4, r0
   543c0:	ldr	r0, [sp, #28]
   543c4:	bl	4140 <free@plt>
   543c8:	mov	r0, r4
   543cc:	bl	4818 <_Unwind_Resume@plt>
   543d0:	ldr	r0, [pc, #108]	; 54444 <fputs@plt+0x4fb30>
   543d4:	movw	r2, #7766	; 0x1e56
   543d8:	ldr	r1, [pc, #104]	; 54448 <fputs@plt+0x4fb34>
   543dc:	ldr	r3, [pc, #104]	; 5444c <fputs@plt+0x4fb38>
   543e0:	add	r0, pc, r0
   543e4:	add	r1, pc, r1
   543e8:	add	r3, pc, r3
   543ec:	bl	5ac34 <fputs@plt+0x56320>
   543f0:	ldr	r0, [pc, #88]	; 54450 <fputs@plt+0x4fb3c>
   543f4:	movw	r2, #7765	; 0x1e55
   543f8:	ldr	r1, [pc, #84]	; 54454 <fputs@plt+0x4fb40>
   543fc:	ldr	r3, [pc, #84]	; 54458 <fputs@plt+0x4fb44>
   54400:	add	r0, pc, r0
   54404:	add	r1, pc, r1
   54408:	add	r3, pc, r3
   5440c:	bl	5ac34 <fputs@plt+0x56320>
   54410:	ldr	r0, [pc, #68]	; 5445c <fputs@plt+0x4fb48>
   54414:	movw	r2, #7767	; 0x1e57
   54418:	ldr	r1, [pc, #64]	; 54460 <fputs@plt+0x4fb4c>
   5441c:	ldr	r3, [pc, #64]	; 54464 <fputs@plt+0x4fb50>
   54420:	add	r0, pc, r0
   54424:	add	r1, pc, r1
   54428:	add	r3, pc, r3
   5442c:	bl	5ac34 <fputs@plt+0x56320>
   54430:			; <UNDEFINED> instruction: 0x00037ab8
   54434:	andeq	r0, r0, r0, lsr r4
   54438:	andeq	r4, r1, r0, lsr #17
   5443c:	muleq	r1, r8, r8
   54440:	muleq	r1, r4, r8
   54444:	andeq	r5, r1, ip, lsl r6
   54448:	andeq	sp, r1, ip, lsl #14
   5444c:	andeq	lr, r1, r8, lsl #27
   54450:	andeq	r2, r2, r0, lsr #3
   54454:	andeq	sp, r1, ip, ror #13
   54458:	andeq	lr, r1, r8, ror #26
   5445c:	andeq	r1, r1, r0, asr #6
   54460:	andeq	sp, r1, ip, asr #13
   54464:	andeq	lr, r1, r8, asr #26
   54468:	ldr	r3, [pc, #420]	; 54614 <fputs@plt+0x4fd00>
   5446c:	mov	r2, #0
   54470:	ldr	r1, [pc, #416]	; 54618 <fputs@plt+0x4fd04>
   54474:	add	r3, pc, r3
   54478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5447c:	subs	r9, r0, #0
   54480:	ldr	fp, [r3, r1]
   54484:	sub	sp, sp, #20
   54488:	str	r2, [sp]
   5448c:	ldr	r3, [fp]
   54490:	str	r3, [sp, #12]
   54494:	beq	545f4 <fputs@plt+0x4fce0>
   54498:	mov	r0, sp
   5449c:	bl	5328c <fputs@plt+0x4e978>
   544a0:	cmp	r0, #0
   544a4:	blt	545c4 <fputs@plt+0x4fcb0>
   544a8:	ldr	r8, [pc, #364]	; 5461c <fputs@plt+0x4fd08>
   544ac:	add	r6, sp, #16
   544b0:	ldr	sl, [pc, #360]	; 54620 <fputs@plt+0x4fd0c>
   544b4:	add	r7, sp, #8
   544b8:	ldr	r3, [sp]
   544bc:	add	r8, pc, r8
   544c0:	add	sl, pc, sl
   544c4:	mov	r5, #0
   544c8:	str	r3, [r6, #-12]!
   544cc:	mov	r0, r6
   544d0:	mov	r1, r7
   544d4:	mov	r2, #1
   544d8:	str	r5, [sp, #8]
   544dc:	bl	540c4 <fputs@plt+0x4f7b0>
   544e0:	subs	r3, r0, #0
   544e4:	blt	5457c <fputs@plt+0x4fc68>
   544e8:	beq	545ac <fputs@plt+0x4fc98>
   544ec:	ldr	r3, [r8]
   544f0:	cmp	r3, #0
   544f4:	blt	54574 <fputs@plt+0x4fc60>
   544f8:	moveq	r0, #0
   544fc:	movne	r0, #1
   54500:	cmp	r0, #0
   54504:	ldr	r4, [sp, #8]
   54508:	bne	54538 <fputs@plt+0x4fc24>
   5450c:	mov	r1, sl
   54510:	mov	r2, #3
   54514:	mov	r0, r4
   54518:	bl	4770 <strncmp@plt>
   5451c:	cmp	r0, #0
   54520:	bne	54538 <fputs@plt+0x4fc24>
   54524:	cmn	r4, #3
   54528:	beq	54538 <fputs@plt+0x4fc24>
   5452c:	mov	r0, r4
   54530:	bl	4140 <free@plt>
   54534:	b	544cc <fputs@plt+0x4fbb8>
   54538:	mov	r1, #61	; 0x3d
   5453c:	mov	r0, r4
   54540:	bl	3f9c <strchr@plt>
   54544:	cmp	r0, #0
   54548:	strbne	r5, [r0]
   5454c:	addne	r1, r0, #1
   54550:	ldrne	r4, [sp, #8]
   54554:	moveq	r1, r0
   54558:	mov	r0, r4
   5455c:	blx	r9
   54560:	cmp	r0, #0
   54564:	blt	545bc <fputs@plt+0x4fca8>
   54568:	ldr	r0, [sp, #8]
   5456c:	bl	4140 <free@plt>
   54570:	b	544cc <fputs@plt+0x4fbb8>
   54574:	bl	4e81c <fputs@plt+0x49f08>
   54578:	b	54500 <fputs@plt+0x4fbec>
   5457c:	mov	r4, r3
   54580:	ldr	r0, [sp, #8]
   54584:	bl	4140 <free@plt>
   54588:	ldr	r0, [sp]
   5458c:	bl	4140 <free@plt>
   54590:	ldr	r2, [sp, #12]
   54594:	ldr	r3, [fp]
   54598:	mov	r0, r4
   5459c:	cmp	r2, r3
   545a0:	bne	545cc <fputs@plt+0x4fcb8>
   545a4:	add	sp, sp, #20
   545a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   545ac:	ldr	r0, [sp, #8]
   545b0:	mov	r4, r3
   545b4:	bl	4140 <free@plt>
   545b8:	b	54588 <fputs@plt+0x4fc74>
   545bc:	mov	r4, r0
   545c0:	b	54580 <fputs@plt+0x4fc6c>
   545c4:	mov	r4, r0
   545c8:	b	54588 <fputs@plt+0x4fc74>
   545cc:	bl	453c <__stack_chk_fail@plt>
   545d0:	mov	r4, r0
   545d4:	ldr	r0, [sp, #8]
   545d8:	bl	4140 <free@plt>
   545dc:	ldr	r0, [sp]
   545e0:	bl	4140 <free@plt>
   545e4:	mov	r0, r4
   545e8:	bl	4818 <_Unwind_Resume@plt>
   545ec:	mov	r4, r0
   545f0:	b	545dc <fputs@plt+0x4fcc8>
   545f4:	ldr	r0, [pc, #40]	; 54624 <fputs@plt+0x4fd10>
   545f8:	movw	r2, #6804	; 0x1a94
   545fc:	ldr	r1, [pc, #36]	; 54628 <fputs@plt+0x4fd14>
   54600:	ldr	r3, [pc, #36]	; 5462c <fputs@plt+0x4fd18>
   54604:	add	r0, pc, r0
   54608:	add	r1, pc, r1
   5460c:	add	r3, pc, r3
   54610:	bl	5ac34 <fputs@plt+0x56320>
   54614:	andeq	r7, r3, ip, lsl r7
   54618:	andeq	r0, r0, r0, lsr r4
   5461c:	andeq	r7, r3, r0, lsl #24
   54620:	andeq	lr, r1, ip, asr r5
   54624:	andeq	lr, r1, ip, lsl #8
   54628:	andeq	sp, r1, r8, ror #9
   5462c:	andeq	lr, r1, r0, ror #23
   54630:	push	{r3, r4, r5, lr}
   54634:	subs	r4, r0, #0
   54638:	beq	54678 <fputs@plt+0x4fd64>
   5463c:	cmp	r1, #0
   54640:	beq	54668 <fputs@plt+0x4fd54>
   54644:	mov	r0, r1
   54648:	bl	480c <__strdup@plt>
   5464c:	subs	r5, r0, #0
   54650:	beq	54670 <fputs@plt+0x4fd5c>
   54654:	ldr	r0, [r4]
   54658:	bl	4140 <free@plt>
   5465c:	str	r5, [r4]
   54660:	mov	r0, #0
   54664:	pop	{r3, r4, r5, pc}
   54668:	mov	r5, r1
   5466c:	b	54654 <fputs@plt+0x4fd40>
   54670:	mvn	r0, #11
   54674:	pop	{r3, r4, r5, pc}
   54678:	ldr	r0, [pc, #24]	; 54698 <fputs@plt+0x4fd84>
   5467c:	movw	r2, #7969	; 0x1f21
   54680:	ldr	r1, [pc, #20]	; 5469c <fputs@plt+0x4fd88>
   54684:	ldr	r3, [pc, #20]	; 546a0 <fputs@plt+0x4fd8c>
   54688:	add	r0, pc, r0
   5468c:	add	r1, pc, r1
   54690:	add	r3, pc, r3
   54694:	bl	5ac34 <fputs@plt+0x56320>
   54698:	andeq	r1, r2, r8, lsl pc
   5469c:	andeq	sp, r1, r4, ror #8
   546a0:			; <UNDEFINED> instruction: 0x0001e9b0
   546a4:	ldr	r3, [pc, #236]	; 54798 <fputs@plt+0x4fe84>
   546a8:	cmp	r0, #0
   546ac:	ldr	r2, [pc, #232]	; 5479c <fputs@plt+0x4fe88>
   546b0:	add	r3, pc, r3
   546b4:	push	{r4, r5, r6, r7, lr}
   546b8:	sub	sp, sp, #20
   546bc:	ldr	r6, [r3, r2]
   546c0:	mov	r7, r1
   546c4:	ldr	r3, [r6]
   546c8:	str	r3, [sp, #12]
   546cc:	beq	54778 <fputs@plt+0x4fe64>
   546d0:	cmp	r1, #0
   546d4:	beq	54758 <fputs@plt+0x4fe44>
   546d8:	ldr	r1, [pc, #192]	; 547a0 <fputs@plt+0x4fe8c>
   546dc:	mov	r2, sp
   546e0:	mov	r3, #8
   546e4:	add	r1, pc, r1
   546e8:	bl	4320 <getxattr@plt>
   546ec:	cmp	r0, #0
   546f0:	blt	54744 <fputs@plt+0x4fe30>
   546f4:	cmp	r0, #8
   546f8:	bne	5473c <fputs@plt+0x4fe28>
   546fc:	ldrd	r2, [sp]
   54700:	mvn	r0, #2
   54704:	mvn	r1, #0
   54708:	subs	r4, r2, #1
   5470c:	sbc	r5, r3, #0
   54710:	cmp	r5, r1
   54714:	cmpeq	r4, r0
   54718:	strdls	r2, [r7]
   5471c:	movls	r0, #0
   54720:	bhi	5473c <fputs@plt+0x4fe28>
   54724:	ldr	r2, [sp, #12]
   54728:	ldr	r3, [r6]
   5472c:	cmp	r2, r3
   54730:	bne	54754 <fputs@plt+0x4fe40>
   54734:	add	sp, sp, #20
   54738:	pop	{r4, r5, r6, r7, pc}
   5473c:	mvn	r0, #4
   54740:	b	54724 <fputs@plt+0x4fe10>
   54744:	bl	48cc <__errno_location@plt>
   54748:	ldr	r0, [r0]
   5474c:	rsb	r0, r0, #0
   54750:	b	54724 <fputs@plt+0x4fe10>
   54754:	bl	453c <__stack_chk_fail@plt>
   54758:	ldr	r0, [pc, #68]	; 547a4 <fputs@plt+0x4fe90>
   5475c:	movw	r2, #8187	; 0x1ffb
   54760:	ldr	r1, [pc, #64]	; 547a8 <fputs@plt+0x4fe94>
   54764:	ldr	r3, [pc, #64]	; 547ac <fputs@plt+0x4fe98>
   54768:	add	r0, pc, r0
   5476c:	add	r1, pc, r1
   54770:	add	r3, pc, r3
   54774:	bl	5ac34 <fputs@plt+0x56320>
   54778:	ldr	r0, [pc, #48]	; 547b0 <fputs@plt+0x4fe9c>
   5477c:	movw	r2, #8186	; 0x1ffa
   54780:	ldr	r1, [pc, #44]	; 547b4 <fputs@plt+0x4fea0>
   54784:	ldr	r3, [pc, #44]	; 547b8 <fputs@plt+0x4fea4>
   54788:	add	r0, pc, r0
   5478c:	add	r1, pc, r1
   54790:	add	r3, pc, r3
   54794:	bl	5ac34 <fputs@plt+0x56320>
   54798:	andeq	r7, r3, r0, ror #9
   5479c:	andeq	r0, r0, r0, lsr r4
   547a0:	andeq	lr, r1, r8, asr r3
   547a4:	andeq	lr, r1, r0, ror #5
   547a8:	andeq	sp, r1, r4, lsl #7
   547ac:	andeq	lr, r1, r8, asr #22
   547b0:	andeq	r1, r2, r8, lsl lr
   547b4:	andeq	sp, r1, r4, ror #6
   547b8:	andeq	lr, r1, r8, lsr #22
   547bc:	ldr	r1, [pc, #184]	; 5487c <fputs@plt+0x4ff68>
   547c0:	ldr	ip, [pc, #184]	; 54880 <fputs@plt+0x4ff6c>
   547c4:	add	r1, pc, r1
   547c8:	push	{r4, r5, lr}
   547cc:	subs	r5, r0, #0
   547d0:	ldr	r4, [r1, ip]
   547d4:	sub	sp, sp, #28
   547d8:	ldr	r1, [r4]
   547dc:	str	r1, [sp, #20]
   547e0:	blt	5485c <fputs@plt+0x4ff48>
   547e4:	orrs	r1, r2, r3
   547e8:	beq	54844 <fputs@plt+0x4ff30>
   547ec:	add	r1, sp, #24
   547f0:	mov	r0, r5
   547f4:	mov	r5, #0
   547f8:	strd	r2, [r1, #-16]!
   547fc:	mov	r2, r1
   54800:	ldr	r1, [pc, #124]	; 54884 <fputs@plt+0x4ff70>
   54804:	mov	r3, #8
   54808:	str	r5, [sp]
   5480c:	add	r1, pc, r1
   54810:	bl	48b4 <fsetxattr@plt>
   54814:	cmp	r0, r5
   54818:	movge	r0, r5
   5481c:	bge	5482c <fputs@plt+0x4ff18>
   54820:	bl	48cc <__errno_location@plt>
   54824:	ldr	r0, [r0]
   54828:	rsb	r0, r0, #0
   5482c:	ldr	r2, [sp, #20]
   54830:	ldr	r3, [r4]
   54834:	cmp	r2, r3
   54838:	bne	54858 <fputs@plt+0x4ff44>
   5483c:	add	sp, sp, #28
   54840:	pop	{r4, r5, pc}
   54844:	mov	r0, #0
   54848:	bl	557f4 <fputs@plt+0x50ee0>
   5484c:	mov	r2, r0
   54850:	mov	r3, r1
   54854:	b	547ec <fputs@plt+0x4fed8>
   54858:	bl	453c <__stack_chk_fail@plt>
   5485c:	ldr	r0, [pc, #36]	; 54888 <fputs@plt+0x4ff74>
   54860:	movw	r2, #8201	; 0x2009
   54864:	ldr	r1, [pc, #32]	; 5488c <fputs@plt+0x4ff78>
   54868:	ldr	r3, [pc, #32]	; 54890 <fputs@plt+0x4ff7c>
   5486c:	add	r0, pc, r0
   54870:	add	r1, pc, r1
   54874:	add	r3, pc, r3
   54878:	bl	5ac34 <fputs@plt+0x56320>
   5487c:	andeq	r7, r3, ip, asr #7
   54880:	andeq	r0, r0, r0, lsr r4
   54884:	andeq	lr, r1, r0, lsr r2
   54888:	andeq	fp, r1, r4, lsr r5
   5488c:	andeq	sp, r1, r0, lsl #5
   54890:	andeq	lr, r1, r0, ror #20
   54894:	ldr	r3, [pc, #208]	; 5496c <fputs@plt+0x50058>
   54898:	ldr	ip, [pc, #208]	; 54970 <fputs@plt+0x5005c>
   5489c:	add	r3, pc, r3
   548a0:	push	{r4, r5, r6, r7, lr}
   548a4:	subs	r7, r0, #0
   548a8:	ldr	r4, [r3, ip]
   548ac:	sub	sp, sp, #20
   548b0:	mov	r6, r1
   548b4:	mov	r5, r2
   548b8:	ldr	r3, [r4]
   548bc:	str	r3, [sp, #12]
   548c0:	blt	5494c <fputs@plt+0x50038>
   548c4:	cmp	r2, #0
   548c8:	bne	548e8 <fputs@plt+0x4ffd4>
   548cc:	mov	r0, #0
   548d0:	ldr	r2, [sp, #12]
   548d4:	ldr	r3, [r4]
   548d8:	cmp	r2, r3
   548dc:	bne	54948 <fputs@plt+0x50034>
   548e0:	add	sp, sp, #20
   548e4:	pop	{r4, r5, r6, r7, pc}
   548e8:	movw	r1, #26113	; 0x6601
   548ec:	add	r2, sp, #4
   548f0:	movt	r1, #32772	; 0x8004
   548f4:	bl	4248 <ioctl@plt>
   548f8:	cmp	r0, #0
   548fc:	blt	54938 <fputs@plt+0x50024>
   54900:	ldr	r3, [sp, #4]
   54904:	cmp	r6, #0
   54908:	orrne	r5, r5, r3
   5490c:	biceq	r5, r3, r5
   54910:	cmp	r5, r3
   54914:	str	r5, [sp, #8]
   54918:	beq	548cc <fputs@plt+0x4ffb8>
   5491c:	mov	r0, r7
   54920:	movw	r1, #26114	; 0x6602
   54924:	add	r2, sp, #8
   54928:	movt	r1, #16388	; 0x4004
   5492c:	bl	4248 <ioctl@plt>
   54930:	cmp	r0, #0
   54934:	bge	548cc <fputs@plt+0x4ffb8>
   54938:	bl	48cc <__errno_location@plt>
   5493c:	ldr	r0, [r0]
   54940:	rsb	r0, r0, #0
   54944:	b	548d0 <fputs@plt+0x4ffbc>
   54948:	bl	453c <__stack_chk_fail@plt>
   5494c:	ldr	r0, [pc, #32]	; 54974 <fputs@plt+0x50060>
   54950:	movw	r2, #8281	; 0x2059
   54954:	ldr	r1, [pc, #28]	; 54978 <fputs@plt+0x50064>
   54958:	ldr	r3, [pc, #28]	; 5497c <fputs@plt+0x50068>
   5495c:	add	r0, pc, r0
   54960:	add	r1, pc, r1
   54964:	add	r3, pc, r3
   54968:	bl	5ac34 <fputs@plt+0x56320>
   5496c:	strdeq	r7, [r3], -r4
   54970:	andeq	r0, r0, r0, lsr r4
   54974:	andeq	fp, r1, r4, asr #8
   54978:	muleq	r1, r0, r1
   5497c:	andeq	sp, r1, ip, lsr #1
   54980:	cmp	r0, #0
   54984:	push	{r3, lr}
   54988:	blt	549bc <fputs@plt+0x500a8>
   5498c:	mov	r2, r1
   54990:	movw	r1, #26113	; 0x6601
   54994:	movt	r1, #32772	; 0x8004
   54998:	bl	4248 <ioctl@plt>
   5499c:	cmp	r0, #0
   549a0:	blt	549ac <fputs@plt+0x50098>
   549a4:	mov	r0, #0
   549a8:	pop	{r3, pc}
   549ac:	bl	48cc <__errno_location@plt>
   549b0:	ldr	r0, [r0]
   549b4:	rsb	r0, r0, #0
   549b8:	pop	{r3, pc}
   549bc:	ldr	r0, [pc, #24]	; 549dc <fputs@plt+0x500c8>
   549c0:	movw	r2, #8319	; 0x207f
   549c4:	ldr	r1, [pc, #20]	; 549e0 <fputs@plt+0x500cc>
   549c8:	ldr	r3, [pc, #20]	; 549e4 <fputs@plt+0x500d0>
   549cc:	add	r0, pc, r0
   549d0:	add	r1, pc, r1
   549d4:	add	r3, pc, r3
   549d8:	bl	5ac34 <fputs@plt+0x56320>
   549dc:	ldrdeq	fp, [r1], -r4
   549e0:	andeq	sp, r1, r0, lsr #2
   549e4:			; <UNDEFINED> instruction: 0x0001e6bc
   549e8:	push	{r3, r4, r5, r6, r7, lr}
   549ec:	subs	r7, r2, #0
   549f0:	mov	r6, r1
   549f4:	beq	54a34 <fputs@plt+0x50120>
   549f8:	cmp	r1, #0
   549fc:	beq	54a34 <fputs@plt+0x50120>
   54a00:	sub	r5, r0, #4
   54a04:	mov	r4, #0
   54a08:	b	54a18 <fputs@plt+0x50104>
   54a0c:	add	r4, r4, #1
   54a10:	cmp	r4, r6
   54a14:	beq	54a34 <fputs@plt+0x50120>
   54a18:	ldr	r0, [r5, #4]!
   54a1c:	mov	r1, r7
   54a20:	bl	4e954 <fputs@plt+0x4a040>
   54a24:	cmp	r0, #0
   54a28:	beq	54a0c <fputs@plt+0x500f8>
   54a2c:	mov	r0, r4
   54a30:	pop	{r3, r4, r5, r6, r7, pc}
   54a34:	mvn	r0, #0
   54a38:	pop	{r3, r4, r5, r6, r7, pc}
   54a3c:	ldr	r0, [pc, #80]	; 54a94 <fputs@plt+0x50180>
   54a40:	push	{r4, lr}
   54a44:	add	r0, pc, r0
   54a48:	bl	3f6c <getenv@plt>
   54a4c:	subs	r4, r0, #0
   54a50:	beq	54a64 <fputs@plt+0x50150>
   54a54:	bl	4ed60 <fputs@plt+0x4a44c>
   54a58:	adds	r0, r0, #0
   54a5c:	movne	r0, #1
   54a60:	pop	{r4, pc}
   54a64:	ldr	r0, [pc, #44]	; 54a98 <fputs@plt+0x50184>
   54a68:	add	r0, pc, r0
   54a6c:	bl	3f6c <getenv@plt>
   54a70:	ldr	r1, [pc, #36]	; 54a9c <fputs@plt+0x50188>
   54a74:	add	r1, pc, r1
   54a78:	bl	4e954 <fputs@plt+0x4a040>
   54a7c:	cmp	r0, #0
   54a80:	beq	54a8c <fputs@plt+0x50178>
   54a84:	mov	r0, r4
   54a88:	pop	{r4, pc}
   54a8c:	pop	{r4, lr}
   54a90:	b	50c08 <fputs@plt+0x4c2f4>
   54a94:	andeq	lr, r1, r8, lsr r0
   54a98:	andeq	r1, r1, ip, asr #2
   54a9c:	andeq	lr, r1, r8, lsl r0
   54aa0:	ldr	r3, [pc, #584]	; 54cf0 <fputs@plt+0x503dc>
   54aa4:	ldr	r2, [pc, #584]	; 54cf4 <fputs@plt+0x503e0>
   54aa8:	add	r3, pc, r3
   54aac:	push	{r4, r5, r6, r7, r8, r9, lr}
   54ab0:	mov	r5, r0
   54ab4:	ldr	r4, [r3, r2]
   54ab8:	sub	sp, sp, #12
   54abc:	ldr	r0, [pc, #564]	; 54cf8 <fputs@plt+0x503e4>
   54ac0:	mov	r6, #0
   54ac4:	str	r6, [sp]
   54ac8:	ldr	r3, [r4]
   54acc:	add	r0, pc, r0
   54ad0:	ldr	r8, [pc, #548]	; 54cfc <fputs@plt+0x503e8>
   54ad4:	str	r3, [sp, #4]
   54ad8:	bl	450c <__tls_get_addr@plt>
   54adc:	ldr	r3, [r8, r0]
   54ae0:	mov	r2, r0
   54ae4:	cmp	r3, r6
   54ae8:	blt	54b38 <fputs@plt+0x50224>
   54aec:	cmp	r5, r6
   54af0:	beq	54b28 <fputs@plt+0x50214>
   54af4:	ldr	r1, [pc, #516]	; 54d00 <fputs@plt+0x503ec>
   54af8:	mov	r7, r3
   54afc:	mov	r0, r6
   54b00:	ldr	r3, [r2, r1]
   54b04:	str	r3, [r5]
   54b08:	bl	4140 <free@plt>
   54b0c:	ldr	r2, [sp, #4]
   54b10:	ldr	r3, [r4]
   54b14:	mov	r0, r7
   54b18:	cmp	r2, r3
   54b1c:	bne	54b34 <fputs@plt+0x50220>
   54b20:	add	sp, sp, #12
   54b24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   54b28:	mov	r7, r3
   54b2c:	mov	r0, r5
   54b30:	b	54b08 <fputs@plt+0x501f4>
   54b34:	bl	453c <__stack_chk_fail@plt>
   54b38:	ldr	r0, [pc, #452]	; 54d04 <fputs@plt+0x503f0>
   54b3c:	mov	r1, r6
   54b40:	add	r0, pc, r0
   54b44:	bl	4194 <access@plt>
   54b48:	cmp	r0, #0
   54b4c:	blt	54b68 <fputs@plt+0x50254>
   54b50:	ldr	r0, [pc, #432]	; 54d08 <fputs@plt+0x503f4>
   54b54:	mov	r1, r6
   54b58:	add	r0, pc, r0
   54b5c:	bl	4194 <access@plt>
   54b60:	cmp	r0, #0
   54b64:	blt	54c08 <fputs@plt+0x502f4>
   54b68:	bl	4668 <getpid@plt>
   54b6c:	cmp	r0, #1
   54b70:	beq	54c88 <fputs@plt+0x50374>
   54b74:	ldr	r0, [pc, #400]	; 54d0c <fputs@plt+0x503f8>
   54b78:	mov	r1, sp
   54b7c:	add	r0, pc, r0
   54b80:	bl	5e1d4 <fputs@plt+0x598c0>
   54b84:	cmn	r0, #2
   54b88:	beq	54cbc <fputs@plt+0x503a8>
   54b8c:	cmp	r0, #0
   54b90:	movlt	r7, r0
   54b94:	ldrlt	r0, [sp]
   54b98:	blt	54b08 <fputs@plt+0x501f4>
   54b9c:	ldr	r9, [sp]
   54ba0:	mov	r6, r9
   54ba4:	ldrb	r3, [r6]
   54ba8:	cmp	r3, #108	; 0x6c
   54bac:	bne	54c1c <fputs@plt+0x50308>
   54bb0:	ldrb	r3, [r6, #1]
   54bb4:	cmp	r3, #120	; 0x78
   54bb8:	bne	54c1c <fputs@plt+0x50308>
   54bbc:	ldrb	r3, [r6, #2]
   54bc0:	cmp	r3, #99	; 0x63
   54bc4:	bne	54c1c <fputs@plt+0x50308>
   54bc8:	ldrb	r3, [r6, #3]
   54bcc:	cmp	r3, #0
   54bd0:	bne	54c1c <fputs@plt+0x50308>
   54bd4:	ldr	r6, [pc, #308]	; 54d10 <fputs@plt+0x503fc>
   54bd8:	mov	r7, #1
   54bdc:	add	r6, pc, r6
   54be0:	ldr	r0, [pc, #300]	; 54d14 <fputs@plt+0x50400>
   54be4:	add	r0, pc, r0
   54be8:	bl	450c <__tls_get_addr@plt>
   54bec:	ldr	r3, [pc, #268]	; 54d00 <fputs@plt+0x503ec>
   54bf0:	cmp	r5, #0
   54bf4:	strne	r6, [r5]
   54bf8:	str	r7, [r8, r0]
   54bfc:	str	r6, [r0, r3]
   54c00:	mov	r0, r9
   54c04:	b	54b08 <fputs@plt+0x501f4>
   54c08:	ldr	r6, [pc, #264]	; 54d18 <fputs@plt+0x50404>
   54c0c:	mov	r7, #1
   54c10:	ldr	r9, [sp]
   54c14:	add	r6, pc, r6
   54c18:	b	54be0 <fputs@plt+0x502cc>
   54c1c:	ldr	r7, [pc, #248]	; 54d1c <fputs@plt+0x50408>
   54c20:	mov	r0, r6
   54c24:	add	r7, pc, r7
   54c28:	mov	r1, r7
   54c2c:	bl	489c <strcmp@plt>
   54c30:	cmp	r0, #0
   54c34:	beq	54c7c <fputs@plt+0x50368>
   54c38:	ldr	r7, [pc, #224]	; 54d20 <fputs@plt+0x5040c>
   54c3c:	mov	r0, r6
   54c40:	add	r7, pc, r7
   54c44:	mov	r1, r7
   54c48:	bl	489c <strcmp@plt>
   54c4c:	cmp	r0, #0
   54c50:	beq	54c7c <fputs@plt+0x50368>
   54c54:	ldr	r7, [pc, #200]	; 54d24 <fputs@plt+0x50410>
   54c58:	mov	r0, r6
   54c5c:	add	r7, pc, r7
   54c60:	mov	r1, r7
   54c64:	bl	489c <strcmp@plt>
   54c68:	cmp	r0, #0
   54c6c:	ldrne	r6, [pc, #180]	; 54d28 <fputs@plt+0x50414>
   54c70:	movne	r7, #1
   54c74:	addne	r6, pc, r6
   54c78:	bne	54be0 <fputs@plt+0x502cc>
   54c7c:	mov	r6, r7
   54c80:	mov	r7, #1
   54c84:	b	54be0 <fputs@plt+0x502cc>
   54c88:	ldr	r0, [pc, #156]	; 54d2c <fputs@plt+0x50418>
   54c8c:	add	r0, pc, r0
   54c90:	bl	3f6c <getenv@plt>
   54c94:	subs	r6, r0, #0
   54c98:	beq	54cac <fputs@plt+0x50398>
   54c9c:	ldrb	r3, [r6]
   54ca0:	cmp	r3, #0
   54ca4:	ldrne	r9, [sp]
   54ca8:	bne	54ba4 <fputs@plt+0x50290>
   54cac:	mov	r7, #0
   54cb0:	ldr	r9, [sp]
   54cb4:	mov	r6, r7
   54cb8:	b	54be0 <fputs@plt+0x502cc>
   54cbc:	ldr	r1, [pc, #108]	; 54d30 <fputs@plt+0x5041c>
   54cc0:	mov	r2, sp
   54cc4:	mov	r0, #1
   54cc8:	add	r1, pc, r1
   54ccc:	bl	522c0 <fputs@plt+0x4d9ac>
   54cd0:	cmp	r0, #0
   54cd4:	bgt	54b9c <fputs@plt+0x50288>
   54cd8:	b	54cac <fputs@plt+0x50398>
   54cdc:	mov	r4, r0
   54ce0:	ldr	r0, [sp]
   54ce4:	bl	4140 <free@plt>
   54ce8:	mov	r0, r4
   54cec:	bl	4818 <_Unwind_Resume@plt>
   54cf0:	andeq	r7, r3, r8, ror #1
   54cf4:	andeq	r0, r0, r0, lsr r4
   54cf8:			; <UNDEFINED> instruction: 0x000374b4
   54cfc:	andeq	r0, r0, r0
   54d00:	andeq	r0, r0, ip, lsr r0
   54d04:	andeq	lr, r1, ip, lsr r9
   54d08:	andeq	lr, r1, r0, lsr r9
   54d0c:	andeq	lr, r1, r8, lsl r9
   54d10:	muleq	r1, r4, r8
   54d14:	muleq	r3, ip, r3
   54d18:	andeq	lr, r1, r8, lsr r8
   54d1c:	andeq	lr, r1, r0, asr #16
   54d20:	andeq	lr, r1, r4, lsl r8
   54d24:	andeq	lr, r1, r8, lsl r8
   54d28:	andeq	lr, r1, r4, ror #4
   54d2c:	strdeq	r1, [r1], -r8
   54d30:	strheq	r1, [r1], -ip
   54d34:	ldrb	r0, [r0]
   54d38:	subs	r3, r0, #47	; 0x2f
   54d3c:	rsbs	r0, r3, #0
   54d40:	adcs	r0, r0, r3
   54d44:	bx	lr
   54d48:	ldrb	r2, [r0]
   54d4c:	push	{r4}		; (str r4, [sp, #-4]!)
   54d50:	cmp	r2, #0
   54d54:	beq	54dcc <fputs@plt+0x504b8>
   54d58:	add	r1, r0, #1
   54d5c:	mov	r3, r0
   54d60:	mov	ip, #0
   54d64:	mov	r4, #47	; 0x2f
   54d68:	cmp	r2, #47	; 0x2f
   54d6c:	moveq	ip, #1
   54d70:	beq	54d90 <fputs@plt+0x5047c>
   54d74:	cmp	ip, #0
   54d78:	strbne	r4, [r3]
   54d7c:	ldrb	r2, [r1, #-1]
   54d80:	addne	r3, r3, #1
   54d84:	add	r3, r3, #1
   54d88:	mov	ip, #0
   54d8c:	strb	r2, [r3, #-1]
   54d90:	ldrb	r2, [r1], #1
   54d94:	cmp	r2, #0
   54d98:	bne	54d68 <fputs@plt+0x50454>
   54d9c:	cmp	r3, r0
   54da0:	movne	ip, #0
   54da4:	andeq	ip, ip, #1
   54da8:	mov	r2, r3
   54dac:	cmp	ip, #0
   54db0:	addne	r3, r3, #1
   54db4:	movne	r1, #47	; 0x2f
   54db8:	strbne	r1, [r2]
   54dbc:	mov	r2, #0
   54dc0:	strb	r2, [r3]
   54dc4:	pop	{r4}		; (ldr r4, [sp], #4)
   54dc8:	bx	lr
   54dcc:	mov	r3, r0
   54dd0:	b	54dbc <fputs@plt+0x504a8>
   54dd4:	push	{r3, r4, r5, r6, r7, lr}
   54dd8:	subs	r7, r0, #0
   54ddc:	mov	r6, r1
   54de0:	beq	54f54 <fputs@plt+0x50640>
   54de4:	cmp	r1, #0
   54de8:	beq	54f74 <fputs@plt+0x50660>
   54dec:	ldrb	r3, [r1]
   54df0:	ldrb	ip, [r7]
   54df4:	subs	r1, r3, #47	; 0x2f
   54df8:	rsbs	r2, r1, #0
   54dfc:	adcs	r2, r2, r1
   54e00:	cmp	ip, #47	; 0x2f
   54e04:	eoreq	r2, r2, #1
   54e08:	cmp	r2, #0
   54e0c:	bne	54f14 <fputs@plt+0x50600>
   54e10:	cmp	ip, #47	; 0x2f
   54e14:	bne	54ef4 <fputs@plt+0x505e0>
   54e18:	add	r2, r7, #1
   54e1c:	mov	r0, r2
   54e20:	ldrb	ip, [r2], #1
   54e24:	cmp	ip, #47	; 0x2f
   54e28:	beq	54e1c <fputs@plt+0x50508>
   54e2c:	cmp	r3, #47	; 0x2f
   54e30:	bne	54f00 <fputs@plt+0x505ec>
   54e34:	add	r3, r6, #1
   54e38:	mov	r1, r3
   54e3c:	ldrb	r2, [r3], #1
   54e40:	cmp	r2, #47	; 0x2f
   54e44:	beq	54e38 <fputs@plt+0x50524>
   54e48:	cmp	r2, #0
   54e4c:	popeq	{r3, r4, r5, r6, r7, pc}
   54e50:	cmp	ip, #0
   54e54:	beq	54f4c <fputs@plt+0x50638>
   54e58:	ldrb	r2, [r0]
   54e5c:	cmp	r2, #0
   54e60:	beq	54f1c <fputs@plt+0x50608>
   54e64:	cmp	r2, #47	; 0x2f
   54e68:	beq	54f34 <fputs@plt+0x50620>
   54e6c:	add	r3, r0, #1
   54e70:	mov	r2, #0
   54e74:	b	54e80 <fputs@plt+0x5056c>
   54e78:	cmp	ip, #47	; 0x2f
   54e7c:	beq	54e94 <fputs@plt+0x50580>
   54e80:	mov	r7, r3
   54e84:	ldrb	ip, [r3], #1
   54e88:	add	r2, r2, #1
   54e8c:	cmp	ip, #0
   54e90:	bne	54e78 <fputs@plt+0x50564>
   54e94:	ldrb	r5, [r1]
   54e98:	cmp	r5, #0
   54e9c:	beq	54f2c <fputs@plt+0x50618>
   54ea0:	cmp	r5, #47	; 0x2f
   54ea4:	beq	54f40 <fputs@plt+0x5062c>
   54ea8:	add	ip, r1, #1
   54eac:	mov	r5, #0
   54eb0:	b	54ebc <fputs@plt+0x505a8>
   54eb4:	cmp	r4, #47	; 0x2f
   54eb8:	beq	54ed0 <fputs@plt+0x505bc>
   54ebc:	mov	r6, ip
   54ec0:	ldrb	r4, [ip], #1
   54ec4:	add	r5, r5, #1
   54ec8:	cmp	r4, #0
   54ecc:	bne	54eb4 <fputs@plt+0x505a0>
   54ed0:	cmp	r2, r5
   54ed4:	bne	54f14 <fputs@plt+0x50600>
   54ed8:	bl	3e7c <memcmp@plt>
   54edc:	cmp	r0, #0
   54ee0:	bne	54f14 <fputs@plt+0x50600>
   54ee4:	ldrb	ip, [r7]
   54ee8:	ldrb	r3, [r6]
   54eec:	cmp	ip, #47	; 0x2f
   54ef0:	beq	54e18 <fputs@plt+0x50504>
   54ef4:	cmp	r3, #47	; 0x2f
   54ef8:	mov	r0, r7
   54efc:	beq	54e34 <fputs@plt+0x50520>
   54f00:	mov	r2, r3
   54f04:	cmp	r2, #0
   54f08:	mov	r1, r6
   54f0c:	bne	54e50 <fputs@plt+0x5053c>
   54f10:	pop	{r3, r4, r5, r6, r7, pc}
   54f14:	mov	r0, #0
   54f18:	pop	{r3, r4, r5, r6, r7, pc}
   54f1c:	ldrb	r5, [r1]
   54f20:	mov	r7, r0
   54f24:	cmp	r5, #0
   54f28:	bne	54ea0 <fputs@plt+0x5058c>
   54f2c:	mov	r6, r1
   54f30:	b	54ed0 <fputs@plt+0x505bc>
   54f34:	mov	r7, r0
   54f38:	mov	r2, #0
   54f3c:	b	54e94 <fputs@plt+0x50580>
   54f40:	mov	r6, r1
   54f44:	mov	r5, #0
   54f48:	b	54ed0 <fputs@plt+0x505bc>
   54f4c:	mov	r0, ip
   54f50:	pop	{r3, r4, r5, r6, r7, pc}
   54f54:	ldr	r0, [pc, #56]	; 54f94 <fputs@plt+0x50680>
   54f58:	movw	r2, #375	; 0x177
   54f5c:	ldr	r1, [pc, #52]	; 54f98 <fputs@plt+0x50684>
   54f60:	ldr	r3, [pc, #52]	; 54f9c <fputs@plt+0x50688>
   54f64:	add	r0, pc, r0
   54f68:	add	r1, pc, r1
   54f6c:	add	r3, pc, r3
   54f70:	bl	5ac34 <fputs@plt+0x56320>
   54f74:	ldr	r0, [pc, #36]	; 54fa0 <fputs@plt+0x5068c>
   54f78:	mov	r2, #376	; 0x178
   54f7c:	ldr	r1, [pc, #32]	; 54fa4 <fputs@plt+0x50690>
   54f80:	ldr	r3, [pc, #32]	; 54fa8 <fputs@plt+0x50694>
   54f84:	add	r0, pc, r0
   54f88:	add	r1, pc, r1
   54f8c:	add	r3, pc, r3
   54f90:	bl	5ac34 <fputs@plt+0x56320>
   54f94:	andeq	r6, r1, ip, lsr fp
   54f98:	andeq	lr, r1, r4, asr r6
   54f9c:	ldrdeq	lr, [r1], -r8
   54fa0:	andeq	r5, r1, r0, asr #24
   54fa4:	andeq	lr, r1, r4, lsr r6
   54fa8:			; <UNDEFINED> instruction: 0x0001e5b8
   54fac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54fb0:	subs	r8, r0, #0
   54fb4:	sub	sp, sp, #12
   54fb8:	mov	r6, r1
   54fbc:	beq	550f4 <fputs@plt+0x507e0>
   54fc0:	ldr	r4, [r8]
   54fc4:	cmp	r4, #0
   54fc8:	beq	550f4 <fputs@plt+0x507e0>
   54fcc:	mov	sl, #0
   54fd0:	add	r5, r8, #4
   54fd4:	mov	r7, sl
   54fd8:	b	55004 <fputs@plt+0x506f0>
   54fdc:	mov	r0, r4
   54fe0:	mov	r4, #0
   54fe4:	bl	4140 <free@plt>
   54fe8:	mov	r0, r4
   54fec:	bl	4140 <free@plt>
   54ff0:	cmp	r5, #0
   54ff4:	beq	550c0 <fputs@plt+0x507ac>
   54ff8:	ldr	r4, [r5], #4
   54ffc:	cmp	r4, #0
   55000:	beq	550c0 <fputs@plt+0x507ac>
   55004:	ldrb	r3, [r4]
   55008:	cmp	r3, #47	; 0x2f
   5500c:	bne	54fdc <fputs@plt+0x506c8>
   55010:	cmp	r6, #0
   55014:	beq	55174 <fputs@plt+0x50860>
   55018:	mov	r0, r6
   5501c:	mov	r1, r4
   55020:	bl	4f7e8 <fputs@plt+0x4aed4>
   55024:	subs	r3, r0, #0
   55028:	beq	550dc <fputs@plt+0x507c8>
   5502c:	str	r3, [sp]
   55030:	bl	48cc <__errno_location@plt>
   55034:	mov	r1, #0
   55038:	str	r1, [r0]
   5503c:	ldr	r3, [sp]
   55040:	str	r0, [sp, #4]
   55044:	mov	r0, r3
   55048:	bl	40ec <canonicalize_file_name@plt>
   5504c:	ldr	r3, [sp]
   55050:	subs	r9, r0, #0
   55054:	beq	5511c <fputs@plt+0x50808>
   55058:	mov	r0, r3
   5505c:	bl	4140 <free@plt>
   55060:	mov	r0, r9
   55064:	mov	r1, r6
   55068:	bl	54dd4 <fputs@plt+0x504c0>
   5506c:	subs	r3, r0, #0
   55070:	beq	55100 <fputs@plt+0x507ec>
   55074:	ldrb	r2, [r3]
   55078:	cmp	r2, #47	; 0x2f
   5507c:	bne	550e4 <fputs@plt+0x507d0>
   55080:	cmn	r3, #1
   55084:	beq	550e4 <fputs@plt+0x507d0>
   55088:	mov	r0, r3
   5508c:	bl	480c <__strdup@plt>
   55090:	mov	fp, r0
   55094:	mov	r0, r9
   55098:	bl	4140 <free@plt>
   5509c:	cmp	fp, #0
   550a0:	beq	550dc <fputs@plt+0x507c8>
   550a4:	add	r3, r7, #1
   550a8:	str	fp, [r8, r7, lsl #2]
   550ac:	mov	r0, r4
   550b0:	mov	r7, r3
   550b4:	bl	4140 <free@plt>
   550b8:	cmp	r5, #0
   550bc:	bne	54ff8 <fputs@plt+0x506e4>
   550c0:	cmp	sl, #0
   550c4:	mov	r3, #0
   550c8:	str	r3, [r8, r7, lsl #2]
   550cc:	moveq	r0, r8
   550d0:	movne	r0, #0
   550d4:	add	sp, sp, #12
   550d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   550dc:	mov	sl, #1
   550e0:	b	54fe8 <fputs@plt+0x506d4>
   550e4:	mov	r2, #47	; 0x2f
   550e8:	sub	r3, r3, #1
   550ec:	strb	r2, [r3]
   550f0:	b	55088 <fputs@plt+0x50774>
   550f4:	mov	r0, r8
   550f8:	add	sp, sp, #12
   550fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55100:	mov	r0, r9
   55104:	str	r3, [sp]
   55108:	bl	4140 <free@plt>
   5510c:	ldr	r3, [sp]
   55110:	mov	fp, r4
   55114:	mov	r4, r3
   55118:	b	550a4 <fputs@plt+0x50790>
   5511c:	ldr	r1, [sp, #4]
   55120:	ldr	r2, [r1]
   55124:	cmp	r2, #2
   55128:	bne	55140 <fputs@plt+0x5082c>
   5512c:	mov	r0, r3
   55130:	mov	fp, r4
   55134:	bl	4140 <free@plt>
   55138:	mov	r4, r9
   5513c:	b	550a4 <fputs@plt+0x50790>
   55140:	mov	r0, r3
   55144:	bl	4140 <free@plt>
   55148:	ldr	r1, [sp, #4]
   5514c:	ldr	r3, [r1]
   55150:	cmp	r3, #12
   55154:	cmpne	r3, #0
   55158:	moveq	sl, #1
   5515c:	b	54fe8 <fputs@plt+0x506d4>
   55160:	mov	r5, r0
   55164:	mov	r0, r4
   55168:	bl	4140 <free@plt>
   5516c:	mov	r0, r5
   55170:	bl	4818 <_Unwind_Resume@plt>
   55174:	bl	48cc <__errno_location@plt>
   55178:	str	r0, [sp, #4]
   5517c:	str	r6, [r0]
   55180:	mov	r0, r4
   55184:	bl	40ec <canonicalize_file_name@plt>
   55188:	subs	fp, r0, #0
   5518c:	beq	551a0 <fputs@plt+0x5088c>
   55190:	mov	r0, r4
   55194:	mov	r4, r6
   55198:	bl	4140 <free@plt>
   5519c:	b	550a4 <fputs@plt+0x50790>
   551a0:	ldr	r2, [sp, #4]
   551a4:	ldr	r3, [r2]
   551a8:	cmp	r3, #2
   551ac:	movne	r3, r4
   551b0:	movne	r4, r6
   551b4:	bne	55140 <fputs@plt+0x5082c>
   551b8:	mov	fp, r4
   551bc:	mov	r4, r6
   551c0:	b	550a4 <fputs@plt+0x50790>
   551c4:	push	{r4, lr}
   551c8:	subs	r4, r0, #0
   551cc:	beq	551f8 <fputs@plt+0x508e4>
   551d0:	ldr	r3, [r4]
   551d4:	cmp	r3, #0
   551d8:	beq	551f8 <fputs@plt+0x508e4>
   551dc:	bl	54fac <fputs@plt+0x50698>
   551e0:	cmp	r0, #0
   551e4:	beq	551f4 <fputs@plt+0x508e0>
   551e8:	mov	r0, r4
   551ec:	pop	{r4, lr}
   551f0:	b	5a2d0 <fputs@plt+0x559bc>
   551f4:	pop	{r4, pc}
   551f8:	mov	r0, r4
   551fc:	pop	{r4, pc}
   55200:	push	{r4, r5, r6, r7, r8, r9, lr}
   55204:	subs	r6, r1, #0
   55208:	sub	sp, sp, #12
   5520c:	mov	r4, r2
   55210:	mov	r5, r0
   55214:	beq	5531c <fputs@plt+0x50a08>
   55218:	cmp	r0, #0
   5521c:	beq	552b4 <fputs@plt+0x509a0>
   55220:	ldrb	r3, [r0]
   55224:	cmp	r3, #0
   55228:	beq	552b4 <fputs@plt+0x509a0>
   5522c:	ldr	r8, [pc, #264]	; 5533c <fputs@plt+0x50a28>
   55230:	add	r8, pc, r8
   55234:	mov	r1, r8
   55238:	bl	4e988 <fputs@plt+0x4a074>
   5523c:	cmp	r0, #0
   55240:	ldrne	r8, [pc, #248]	; 55340 <fputs@plt+0x50a2c>
   55244:	addne	r8, pc, r8
   55248:	ldrb	r3, [r6]
   5524c:	cmp	r3, #47	; 0x2f
   55250:	addeq	r7, r6, #1
   55254:	movne	r7, r6
   55258:	cmp	r4, #0
   5525c:	beq	55314 <fputs@plt+0x50a00>
   55260:	ldr	r9, [pc, #220]	; 55344 <fputs@plt+0x50a30>
   55264:	mov	r0, r6
   55268:	add	r9, pc, r9
   5526c:	mov	r1, r9
   55270:	bl	4e988 <fputs@plt+0x4a074>
   55274:	cmp	r0, #0
   55278:	moveq	r3, r9
   5527c:	ldrne	r3, [pc, #196]	; 55348 <fputs@plt+0x50a34>
   55280:	addne	r3, pc, r3
   55284:	ldrb	r2, [r4]
   55288:	cmp	r2, #47	; 0x2f
   5528c:	addeq	r4, r4, #1
   55290:	mov	ip, #0
   55294:	str	r4, [sp]
   55298:	mov	r0, r5
   5529c:	mov	r1, r8
   552a0:	mov	r2, r7
   552a4:	str	ip, [sp, #4]
   552a8:	bl	51840 <fputs@plt+0x4cf2c>
   552ac:	add	sp, sp, #12
   552b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   552b4:	cmp	r4, #0
   552b8:	moveq	r1, r4
   552bc:	moveq	r2, r1
   552c0:	beq	552f8 <fputs@plt+0x509e4>
   552c4:	ldr	r5, [pc, #128]	; 5534c <fputs@plt+0x50a38>
   552c8:	mov	r0, r6
   552cc:	add	r5, pc, r5
   552d0:	mov	r1, r5
   552d4:	bl	4e988 <fputs@plt+0x4a074>
   552d8:	cmp	r0, #0
   552dc:	moveq	r1, r5
   552e0:	ldrne	r1, [pc, #104]	; 55350 <fputs@plt+0x50a3c>
   552e4:	addne	r1, pc, r1
   552e8:	ldrb	r3, [r4]
   552ec:	cmp	r3, #47	; 0x2f
   552f0:	movne	r2, r4
   552f4:	beq	5530c <fputs@plt+0x509f8>
   552f8:	mov	r0, r6
   552fc:	mov	r3, #0
   55300:	add	sp, sp, #12
   55304:	pop	{r4, r5, r6, r7, r8, r9, lr}
   55308:	b	51840 <fputs@plt+0x4cf2c>
   5530c:	add	r2, r4, #1
   55310:	b	552f8 <fputs@plt+0x509e4>
   55314:	mov	r3, r4
   55318:	b	55290 <fputs@plt+0x5097c>
   5531c:	ldr	r0, [pc, #48]	; 55354 <fputs@plt+0x50a40>
   55320:	movw	r2, #462	; 0x1ce
   55324:	ldr	r1, [pc, #44]	; 55358 <fputs@plt+0x50a44>
   55328:	ldr	r3, [pc, #44]	; 5535c <fputs@plt+0x50a48>
   5532c:	add	r0, pc, r0
   55330:	add	r1, pc, r1
   55334:	add	r3, pc, r3
   55338:	bl	5ac34 <fputs@plt+0x56320>
   5533c:	andeq	r3, r1, r0, ror #24
   55340:	andeq	lr, r0, r8, lsl #7
   55344:	andeq	r3, r1, r8, lsr #24
   55348:	andeq	lr, r0, ip, asr #6
   5534c:	andeq	r3, r1, r4, asr #23
   55350:	andeq	lr, r0, r8, ror #5
   55354:	andeq	r6, r1, r4, ror r7
   55358:	andeq	lr, r1, ip, lsl #5
   5535c:	andeq	lr, r1, r0, lsr #4
   55360:	ldr	r3, [pc, #176]	; 55418 <fputs@plt+0x50b04>
   55364:	push	{r4, r5, r6, r7, lr}
   55368:	add	r3, pc, r3
   5536c:	ldr	lr, [pc, #168]	; 5541c <fputs@plt+0x50b08>
   55370:	sub	sp, sp, #44	; 0x2c
   55374:	ldr	ip, [pc, #164]	; 55420 <fputs@plt+0x50b0c>
   55378:	add	r5, sp, #8
   5537c:	mov	r7, r0
   55380:	mov	r6, r2
   55384:	ldr	r4, [r3, lr]
   55388:	add	ip, pc, ip
   5538c:	str	r1, [sp, #4]
   55390:	mov	r1, #27
   55394:	str	ip, [sp]
   55398:	mov	r0, r5
   5539c:	ldr	ip, [r4]
   553a0:	mov	r2, #1
   553a4:	mov	r3, r1
   553a8:	str	ip, [sp, #36]	; 0x24
   553ac:	bl	441c <__snprintf_chk@plt>
   553b0:	cmp	r0, #26
   553b4:	bhi	553f8 <fputs@plt+0x50ae4>
   553b8:	mov	r0, r7
   553bc:	mov	r1, r5
   553c0:	mov	r2, r6
   553c4:	bl	468c <inotify_add_watch@plt>
   553c8:	cmp	r0, #0
   553cc:	bge	553dc <fputs@plt+0x50ac8>
   553d0:	bl	48cc <__errno_location@plt>
   553d4:	ldr	r0, [r0]
   553d8:	rsb	r0, r0, #0
   553dc:	ldr	r2, [sp, #36]	; 0x24
   553e0:	ldr	r3, [r4]
   553e4:	cmp	r2, r3
   553e8:	bne	553f4 <fputs@plt+0x50ae0>
   553ec:	add	sp, sp, #44	; 0x2c
   553f0:	pop	{r4, r5, r6, r7, pc}
   553f4:	bl	453c <__stack_chk_fail@plt>
   553f8:	ldr	r0, [pc, #36]	; 55424 <fputs@plt+0x50b10>
   553fc:	movw	r2, #870	; 0x366
   55400:	ldr	r1, [pc, #32]	; 55428 <fputs@plt+0x50b14>
   55404:	ldr	r3, [pc, #32]	; 5542c <fputs@plt+0x50b18>
   55408:	add	r0, pc, r0
   5540c:	add	r1, pc, r1
   55410:	add	r3, pc, r3
   55414:	bl	5ac34 <fputs@plt+0x56320>
   55418:	andeq	r6, r3, r8, lsr #16
   5541c:	andeq	r0, r0, r0, lsr r4
   55420:	andeq	sp, r1, r8, lsl #17
   55424:	andeq	lr, r1, r4, lsl r3
   55428:			; <UNDEFINED> instruction: 0x0001e1b0
   5542c:	andeq	lr, r1, ip, lsl r1
   55430:	ldr	ip, [pc, #404]	; 555cc <fputs@plt+0x50cb8>
   55434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55438:	subs	r8, r0, #0
   5543c:	ldr	r0, [pc, #396]	; 555d0 <fputs@plt+0x50cbc>
   55440:	add	ip, pc, ip
   55444:	mov	r5, r3
   55448:	sub	sp, sp, #76	; 0x4c
   5544c:	mov	r3, ip
   55450:	mov	r9, r1
   55454:	ldr	fp, [ip, r0]
   55458:	mov	r4, r2
   5545c:	ldrb	sl, [sp, #112]	; 0x70
   55460:	ldr	r3, [fp]
   55464:	str	r3, [sp, #68]	; 0x44
   55468:	beq	555ac <fputs@plt+0x50c98>
   5546c:	cmp	r1, #0
   55470:	beq	5558c <fputs@plt+0x50c78>
   55474:	subs	r6, r2, #1
   55478:	mvn	r3, #0
   5547c:	sbc	r7, r5, #0
   55480:	mvn	r2, #2
   55484:	cmp	r7, r3
   55488:	cmpeq	r6, r2
   5548c:	bhi	55580 <fputs@plt+0x50c6c>
   55490:	mov	r0, r4
   55494:	mov	r1, r5
   55498:	movw	r2, #16960	; 0x4240
   5549c:	mov	r3, #0
   554a0:	movt	r2, #15
   554a4:	add	r6, sp, #24
   554a8:	bl	62144 <fputs@plt+0x5d830>
   554ac:	cmp	sl, #0
   554b0:	mov	r1, r6
   554b4:	str	r0, [sp, #20]
   554b8:	add	r0, sp, #20
   554bc:	bne	55578 <fputs@plt+0x50c64>
   554c0:	bl	3dc8 <localtime_r@plt>
   554c4:	ldr	r2, [pc, #264]	; 555d4 <fputs@plt+0x50cc0>
   554c8:	mov	r0, r8
   554cc:	mov	r1, r9
   554d0:	mov	r3, r6
   554d4:	add	r2, pc, r2
   554d8:	bl	4638 <strftime@plt>
   554dc:	cmp	r0, #0
   554e0:	beq	55580 <fputs@plt+0x50c6c>
   554e4:	mov	r0, r8
   554e8:	bl	42a8 <strlen@plt>
   554ec:	ldr	lr, [pc, #228]	; 555d8 <fputs@plt+0x50cc4>
   554f0:	mov	r1, r5
   554f4:	movw	r2, #16960	; 0x4240
   554f8:	mov	r3, #0
   554fc:	movt	r2, #15
   55500:	add	lr, pc, lr
   55504:	str	lr, [sp]
   55508:	mov	ip, r0
   5550c:	mov	r0, r4
   55510:	add	r5, r8, ip
   55514:	rsb	r4, ip, r9
   55518:	bl	62144 <fputs@plt+0x5d830>
   5551c:	mov	r1, r4
   55520:	mov	r0, r5
   55524:	strd	r2, [sp, #8]
   55528:	mov	r2, #1
   5552c:	mvn	r3, #0
   55530:	bl	441c <__snprintf_chk@plt>
   55534:	mov	r0, r8
   55538:	bl	42a8 <strlen@plt>
   5553c:	ldr	r2, [pc, #152]	; 555dc <fputs@plt+0x50cc8>
   55540:	mov	r3, r6
   55544:	add	r2, pc, r2
   55548:	rsb	r1, r0, r9
   5554c:	add	r0, r8, r0
   55550:	bl	4638 <strftime@plt>
   55554:	cmp	r0, #0
   55558:	beq	55580 <fputs@plt+0x50c6c>
   5555c:	mov	r0, r8
   55560:	ldr	r2, [sp, #68]	; 0x44
   55564:	ldr	r3, [fp]
   55568:	cmp	r2, r3
   5556c:	bne	55588 <fputs@plt+0x50c74>
   55570:	add	sp, sp, #76	; 0x4c
   55574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55578:	bl	4560 <gmtime_r@plt>
   5557c:	b	554c4 <fputs@plt+0x50bb0>
   55580:	mov	r0, #0
   55584:	b	55560 <fputs@plt+0x50c4c>
   55588:	bl	453c <__stack_chk_fail@plt>
   5558c:	ldr	r0, [pc, #76]	; 555e0 <fputs@plt+0x50ccc>
   55590:	mov	r2, #185	; 0xb9
   55594:	ldr	r1, [pc, #72]	; 555e4 <fputs@plt+0x50cd0>
   55598:	ldr	r3, [pc, #72]	; 555e8 <fputs@plt+0x50cd4>
   5559c:	add	r0, pc, r0
   555a0:	add	r1, pc, r1
   555a4:	add	r3, pc, r3
   555a8:	bl	5ac34 <fputs@plt+0x56320>
   555ac:	ldr	r0, [pc, #56]	; 555ec <fputs@plt+0x50cd8>
   555b0:	mov	r2, #184	; 0xb8
   555b4:	ldr	r1, [pc, #52]	; 555f0 <fputs@plt+0x50cdc>
   555b8:	ldr	r3, [pc, #52]	; 555f4 <fputs@plt+0x50ce0>
   555bc:	add	r0, pc, r0
   555c0:	add	r1, pc, r1
   555c4:	add	r3, pc, r3
   555c8:	bl	5ac34 <fputs@plt+0x56320>
   555cc:	andeq	r6, r3, r0, asr r7
   555d0:	andeq	r0, r0, r0, lsr r4
   555d4:	andeq	lr, r1, ip, asr r3
   555d8:	andeq	fp, r1, r4, lsr #28
   555dc:	andeq	lr, r1, r8, lsl r3
   555e0:	andeq	lr, r1, ip, lsl #5
   555e4:	andeq	lr, r1, r0, ror r2
   555e8:	andeq	lr, r1, r0, ror #3
   555ec:	andeq	ip, r1, r8, lsr #22
   555f0:	andeq	lr, r1, r0, asr r2
   555f4:	andeq	lr, r1, r0, asr #3
   555f8:	ldr	ip, [pc, #276]	; 55714 <fputs@plt+0x50e00>
   555fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55600:	subs	r9, r0, #0
   55604:	ldr	r0, [pc, #268]	; 55718 <fputs@plt+0x50e04>
   55608:	add	ip, pc, ip
   5560c:	mov	r8, r1
   55610:	sub	sp, sp, #60	; 0x3c
   55614:	mov	r1, ip
   55618:	ldr	fp, [ip, r0]
   5561c:	ldrb	sl, [sp, #96]	; 0x60
   55620:	ldr	r1, [fp]
   55624:	str	r1, [sp, #52]	; 0x34
   55628:	beq	556f4 <fputs@plt+0x50de0>
   5562c:	cmp	r8, #0
   55630:	beq	556d4 <fputs@plt+0x50dc0>
   55634:	subs	r6, r2, #1
   55638:	mvn	r4, #2
   5563c:	sbc	r7, r3, #0
   55640:	mvn	r5, #0
   55644:	cmp	r7, r5
   55648:	cmpeq	r6, r4
   5564c:	bhi	556c8 <fputs@plt+0x50db4>
   55650:	mov	r0, r2
   55654:	mov	r1, r3
   55658:	movw	r2, #16960	; 0x4240
   5565c:	mov	r3, #0
   55660:	movt	r2, #15
   55664:	add	r4, sp, #8
   55668:	bl	62144 <fputs@plt+0x5d830>
   5566c:	cmp	sl, #0
   55670:	mov	r1, r4
   55674:	str	r0, [sp, #4]
   55678:	add	r0, sp, #4
   5567c:	bne	556c0 <fputs@plt+0x50dac>
   55680:	bl	3dc8 <localtime_r@plt>
   55684:	ldr	r2, [pc, #144]	; 5571c <fputs@plt+0x50e08>
   55688:	mov	r1, r8
   5568c:	mov	r3, r4
   55690:	mov	r0, r9
   55694:	add	r2, pc, r2
   55698:	bl	4638 <strftime@plt>
   5569c:	cmp	r0, #0
   556a0:	beq	556c8 <fputs@plt+0x50db4>
   556a4:	mov	r0, r9
   556a8:	ldr	r2, [sp, #52]	; 0x34
   556ac:	ldr	r3, [fp]
   556b0:	cmp	r2, r3
   556b4:	bne	556d0 <fputs@plt+0x50dbc>
   556b8:	add	sp, sp, #60	; 0x3c
   556bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   556c0:	bl	4560 <gmtime_r@plt>
   556c4:	b	55684 <fputs@plt+0x50d70>
   556c8:	mov	r0, #0
   556cc:	b	556a8 <fputs@plt+0x50d94>
   556d0:	bl	453c <__stack_chk_fail@plt>
   556d4:	ldr	r0, [pc, #68]	; 55720 <fputs@plt+0x50e0c>
   556d8:	mov	r2, #155	; 0x9b
   556dc:	ldr	r1, [pc, #64]	; 55724 <fputs@plt+0x50e10>
   556e0:	ldr	r3, [pc, #64]	; 55728 <fputs@plt+0x50e14>
   556e4:	add	r0, pc, r0
   556e8:	add	r1, pc, r1
   556ec:	add	r3, pc, r3
   556f0:	bl	5ac34 <fputs@plt+0x56320>
   556f4:	ldr	r0, [pc, #48]	; 5572c <fputs@plt+0x50e18>
   556f8:	mov	r2, #154	; 0x9a
   556fc:	ldr	r1, [pc, #44]	; 55730 <fputs@plt+0x50e1c>
   55700:	ldr	r3, [pc, #44]	; 55734 <fputs@plt+0x50e20>
   55704:	add	r0, pc, r0
   55708:	add	r1, pc, r1
   5570c:	add	r3, pc, r3
   55710:	bl	5ac34 <fputs@plt+0x56320>
   55714:	andeq	r6, r3, r8, lsl #11
   55718:	andeq	r0, r0, r0, lsr r4
   5571c:			; <UNDEFINED> instruction: 0x0001e1b4
   55720:	andeq	lr, r1, r4, asr #2
   55724:	andeq	lr, r1, r8, lsr #2
   55728:	ldrdeq	lr, [r1], -r4
   5572c:	andeq	ip, r1, r0, ror #19
   55730:	andeq	lr, r1, r8, lsl #2
   55734:	strheq	lr, [r1], -r4
   55738:	cmp	r0, #0
   5573c:	push	{r4, r5, r6, lr}
   55740:	beq	557c8 <fputs@plt+0x50eb4>
   55744:	ldr	r6, [r0]
   55748:	ldr	r0, [r0, #4]
   5574c:	cmn	r6, #1
   55750:	beq	557bc <fputs@plt+0x50ea8>
   55754:	mov	r2, #1000	; 0x3e8
   55758:	mov	r3, #0
   5575c:	asr	r1, r0, #31
   55760:	bl	62144 <fputs@plt+0x5d830>
   55764:	mov	r3, #0
   55768:	movw	r2, #16960	; 0x4240
   5576c:	movt	r2, #15
   55770:	mov	r4, r0
   55774:	mov	r5, r1
   55778:	mvn	r0, r0
   5577c:	mvn	r1, r1
   55780:	bl	62144 <fputs@plt+0x5d830>
   55784:	asr	r3, r6, #31
   55788:	mov	r2, r6
   5578c:	cmp	r3, r1
   55790:	cmpeq	r2, r0
   55794:	bls	557a4 <fputs@plt+0x50e90>
   55798:	mvn	r0, #0
   5579c:	mvn	r1, #0
   557a0:	pop	{r4, r5, r6, pc}
   557a4:	movw	r3, #16960	; 0x4240
   557a8:	movt	r3, #15
   557ac:	mov	r0, r4
   557b0:	mov	r1, r5
   557b4:	smlal	r0, r1, r3, r6
   557b8:	pop	{r4, r5, r6, pc}
   557bc:	cmn	r0, #1
   557c0:	bne	55754 <fputs@plt+0x50e40>
   557c4:	b	55798 <fputs@plt+0x50e84>
   557c8:	ldr	r0, [pc, #24]	; 557e8 <fputs@plt+0x50ed4>
   557cc:	mov	r2, #92	; 0x5c
   557d0:	ldr	r1, [pc, #20]	; 557ec <fputs@plt+0x50ed8>
   557d4:	ldr	r3, [pc, #20]	; 557f0 <fputs@plt+0x50edc>
   557d8:	add	r0, pc, r0
   557dc:	add	r1, pc, r1
   557e0:	add	r3, pc, r3
   557e4:	bl	5ac34 <fputs@plt+0x56320>
   557e8:			; <UNDEFINED> instruction: 0x000182b0
   557ec:	andeq	lr, r1, r4, lsr r0
   557f0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   557f4:	ldr	r3, [pc, #112]	; 5586c <fputs@plt+0x50f58>
   557f8:	ldr	r2, [pc, #112]	; 55870 <fputs@plt+0x50f5c>
   557fc:	add	r3, pc, r3
   55800:	push	{r4, r5, lr}
   55804:	sub	sp, sp, #20
   55808:	ldr	r4, [r3, r2]
   5580c:	add	r5, sp, #4
   55810:	mov	r1, r5
   55814:	ldr	r3, [r4]
   55818:	str	r3, [sp, #12]
   5581c:	bl	3ea0 <clock_gettime@plt>
   55820:	cmp	r0, #0
   55824:	bne	5584c <fputs@plt+0x50f38>
   55828:	mov	r0, r5
   5582c:	bl	55738 <fputs@plt+0x50e24>
   55830:	ldr	r2, [sp, #12]
   55834:	ldr	r3, [r4]
   55838:	cmp	r2, r3
   5583c:	bne	55848 <fputs@plt+0x50f34>
   55840:	add	sp, sp, #20
   55844:	pop	{r4, r5, pc}
   55848:	bl	453c <__stack_chk_fail@plt>
   5584c:	ldr	r0, [pc, #32]	; 55874 <fputs@plt+0x50f60>
   55850:	mov	r2, #34	; 0x22
   55854:	ldr	r1, [pc, #28]	; 55878 <fputs@plt+0x50f64>
   55858:	ldr	r3, [pc, #28]	; 5587c <fputs@plt+0x50f68>
   5585c:	add	r0, pc, r0
   55860:	add	r1, pc, r1
   55864:	add	r3, pc, r3
   55868:	bl	5ac34 <fputs@plt+0x56320>
   5586c:	muleq	r3, r4, r3
   55870:	andeq	r0, r0, r0, lsr r4
   55874:	andeq	lr, r1, r4
   55878:			; <UNDEFINED> instruction: 0x0001dfb0
   5587c:	andeq	sp, r1, r8, lsr #31
   55880:	push	{r4, r5, r6, lr}
   55884:	subs	r6, r0, #0
   55888:	mov	r4, r2
   5588c:	mov	r5, r3
   55890:	beq	558fc <fputs@plt+0x50fe8>
   55894:	mvn	r3, #0
   55898:	mvn	r2, #0
   5589c:	cmp	r5, r3
   558a0:	cmpeq	r4, r2
   558a4:	mvneq	r3, #0
   558a8:	streq	r3, [r6]
   558ac:	streq	r3, [r6, #4]
   558b0:	beq	558f4 <fputs@plt+0x50fe0>
   558b4:	mov	r3, #0
   558b8:	mov	r0, r4
   558bc:	mov	r1, r5
   558c0:	movw	r2, #16960	; 0x4240
   558c4:	movt	r2, #15
   558c8:	bl	62144 <fputs@plt+0x5d830>
   558cc:	movw	r2, #16960	; 0x4240
   558d0:	mov	r3, #0
   558d4:	movt	r2, #15
   558d8:	mov	r1, r5
   558dc:	str	r0, [r6]
   558e0:	mov	r0, r4
   558e4:	bl	62144 <fputs@plt+0x5d830>
   558e8:	mov	r3, #1000	; 0x3e8
   558ec:	mul	r2, r3, r2
   558f0:	str	r2, [r6, #4]
   558f4:	mov	r0, r6
   558f8:	pop	{r4, r5, r6, pc}
   558fc:	ldr	r0, [pc, #24]	; 5591c <fputs@plt+0x51008>
   55900:	mov	r2, #107	; 0x6b
   55904:	ldr	r1, [pc, #20]	; 55920 <fputs@plt+0x5100c>
   55908:	ldr	r3, [pc, #20]	; 55924 <fputs@plt+0x51010>
   5590c:	add	r0, pc, r0
   55910:	add	r1, pc, r1
   55914:	add	r3, pc, r3
   55918:	bl	5ac34 <fputs@plt+0x56320>
   5591c:	andeq	r8, r1, ip, ror r1
   55920:	andeq	sp, r1, r0, lsl #30
   55924:	andeq	sp, r1, r8, ror #29
   55928:	push	{r4, r5, r6, lr}
   5592c:	subs	r6, r0, #0
   55930:	mov	r4, r2
   55934:	mov	r5, r3
   55938:	beq	5599c <fputs@plt+0x51088>
   5593c:	mvn	r3, #0
   55940:	mvn	r2, #0
   55944:	cmp	r5, r3
   55948:	cmpeq	r4, r2
   5594c:	mvneq	r3, #0
   55950:	streq	r3, [r6]
   55954:	streq	r3, [r6, #4]
   55958:	beq	55994 <fputs@plt+0x51080>
   5595c:	mov	r3, #0
   55960:	mov	r0, r4
   55964:	mov	r1, r5
   55968:	movw	r2, #16960	; 0x4240
   5596c:	movt	r2, #15
   55970:	bl	62144 <fputs@plt+0x5d830>
   55974:	movw	r2, #16960	; 0x4240
   55978:	mov	r3, #0
   5597c:	movt	r2, #15
   55980:	mov	r1, r5
   55984:	str	r0, [r6]
   55988:	mov	r0, r4
   5598c:	bl	62144 <fputs@plt+0x5d830>
   55990:	str	r2, [r6, #4]
   55994:	mov	r0, r6
   55998:	pop	{r4, r5, r6, pc}
   5599c:	ldr	r0, [pc, #24]	; 559bc <fputs@plt+0x510a8>
   559a0:	mov	r2, #137	; 0x89
   559a4:	ldr	r1, [pc, #20]	; 559c0 <fputs@plt+0x510ac>
   559a8:	ldr	r3, [pc, #20]	; 559c4 <fputs@plt+0x510b0>
   559ac:	add	r0, pc, r0
   559b0:	add	r1, pc, r1
   559b4:	add	r3, pc, r3
   559b8:	bl	5ac34 <fputs@plt+0x56320>
   559bc:	ldrdeq	sp, [r1], -r8
   559c0:	andeq	sp, r1, r0, ror #28
   559c4:	strdeq	sp, [r1], -ip
   559c8:	push	{lr}		; (str lr, [sp, #-4]!)
   559cc:	sub	sp, sp, #12
   559d0:	mov	ip, #0
   559d4:	str	ip, [sp]
   559d8:	bl	555f8 <fputs@plt+0x50ce4>
   559dc:	add	sp, sp, #12
   559e0:	pop	{pc}		; (ldr pc, [sp], #4)
   559e4:	push	{lr}		; (str lr, [sp, #-4]!)
   559e8:	sub	sp, sp, #12
   559ec:	mov	ip, #1
   559f0:	str	ip, [sp]
   559f4:	bl	555f8 <fputs@plt+0x50ce4>
   559f8:	add	sp, sp, #12
   559fc:	pop	{pc}		; (ldr pc, [sp], #4)
   55a00:	push	{lr}		; (str lr, [sp, #-4]!)
   55a04:	sub	sp, sp, #12
   55a08:	mov	ip, #0
   55a0c:	str	ip, [sp]
   55a10:	bl	55430 <fputs@plt+0x50b1c>
   55a14:	add	sp, sp, #12
   55a18:	pop	{pc}		; (ldr pc, [sp], #4)
   55a1c:	push	{lr}		; (str lr, [sp, #-4]!)
   55a20:	sub	sp, sp, #12
   55a24:	mov	ip, #1
   55a28:	str	ip, [sp]
   55a2c:	bl	55430 <fputs@plt+0x50b1c>
   55a30:	add	sp, sp, #12
   55a34:	pop	{pc}		; (ldr pc, [sp], #4)
   55a38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55a3c:	subs	ip, r0, #0
   55a40:	sub	sp, sp, #84	; 0x54
   55a44:	mov	r6, r1
   55a48:	mov	sl, r2
   55a4c:	mov	fp, r3
   55a50:	str	ip, [sp, #44]	; 0x2c
   55a54:	beq	55d44 <fputs@plt+0x51430>
   55a58:	cmp	r1, #0
   55a5c:	beq	55d64 <fputs@plt+0x51450>
   55a60:	mvn	r2, #0
   55a64:	mvn	r3, #0
   55a68:	sub	r4, r1, #1
   55a6c:	cmp	fp, r3
   55a70:	cmpeq	sl, r2
   55a74:	ldr	r1, [pc, #776]	; 55d84 <fputs@plt+0x51470>
   55a78:	add	r1, pc, r1
   55a7c:	beq	55d24 <fputs@plt+0x51410>
   55a80:	orrs	r1, sl, fp
   55a84:	beq	55d18 <fputs@plt+0x51404>
   55a88:	ldr	ip, [pc, #760]	; 55d88 <fputs@plt+0x51474>
   55a8c:	mov	r2, #0
   55a90:	ldr	r3, [pc, #756]	; 55d8c <fputs@plt+0x51478>
   55a94:	mov	r9, r6
   55a98:	add	ip, pc, ip
   55a9c:	str	ip, [sp, #60]	; 0x3c
   55aa0:	ldr	ip, [pc, #744]	; 55d90 <fputs@plt+0x5147c>
   55aa4:	add	r3, pc, r3
   55aa8:	ldr	r7, [sp, #44]	; 0x2c
   55aac:	add	r8, r3, #8
   55ab0:	add	ip, pc, ip
   55ab4:	str	ip, [sp, #64]	; 0x40
   55ab8:	ldr	ip, [pc, #724]	; 55d94 <fputs@plt+0x51480>
   55abc:	add	r3, r3, #136	; 0x88
   55ac0:	str	r7, [sp, #40]	; 0x28
   55ac4:	add	ip, pc, ip
   55ac8:	str	ip, [sp, #68]	; 0x44
   55acc:	ldr	ip, [pc, #708]	; 55d98 <fputs@plt+0x51484>
   55ad0:	str	r3, [sp, #56]	; 0x38
   55ad4:	add	ip, pc, ip
   55ad8:	str	ip, [sp, #72]	; 0x48
   55adc:	ldr	ip, [pc, #696]	; 55d9c <fputs@plt+0x51488>
   55ae0:	add	ip, pc, ip
   55ae4:	str	ip, [sp, #76]	; 0x4c
   55ae8:	ldrd	r4, [r8]
   55aec:	cmp	r5, fp
   55af0:	cmpeq	r4, sl
   55af4:	bhi	55c78 <fputs@plt+0x51364>
   55af8:	cmp	r9, #1
   55afc:	bls	55cac <fputs@plt+0x51398>
   55b00:	mov	r2, r4
   55b04:	mov	r3, r5
   55b08:	mov	r0, sl
   55b0c:	mov	r1, fp
   55b10:	bl	62144 <fputs@plt+0x5d830>
   55b14:	mov	r2, r4
   55b18:	mov	r3, r5
   55b1c:	strd	r0, [sp, #48]	; 0x30
   55b20:	mov	r0, sl
   55b24:	mov	r1, fp
   55b28:	bl	62144 <fputs@plt+0x5d830>
   55b2c:	movw	r0, #34559	; 0x86ff
   55b30:	movt	r0, #915	; 0x393
   55b34:	orrs	r1, r3, r2
   55b38:	mov	r6, r3
   55b3c:	mov	r1, #0
   55b40:	mov	r7, r2
   55b44:	moveq	r3, #0
   55b48:	movne	r3, #1
   55b4c:	cmp	fp, r1
   55b50:	cmpeq	sl, r0
   55b54:	movhi	r3, #0
   55b58:	andls	r3, r3, #1
   55b5c:	cmp	r3, #0
   55b60:	beq	55cc4 <fputs@plt+0x513b0>
   55b64:	cmp	r5, #0
   55b68:	cmpeq	r4, #1
   55b6c:	mov	sl, #0
   55b70:	bls	55b98 <fputs@plt+0x51284>
   55b74:	mov	r0, r4
   55b78:	mov	r1, r5
   55b7c:	mov	r2, #10
   55b80:	mov	r3, #0
   55b84:	bl	62144 <fputs@plt+0x5d830>
   55b88:	add	sl, sl, #1
   55b8c:	cmp	r1, #0
   55b90:	cmpeq	r0, #1
   55b94:	bhi	55b7c <fputs@plt+0x51268>
   55b98:	ldrd	r2, [sp, #120]	; 0x78
   55b9c:	cmp	r3, #0
   55ba0:	cmpeq	r2, #1
   55ba4:	bls	55bf8 <fputs@plt+0x512e4>
   55ba8:	mov	r4, r2
   55bac:	mov	r5, r3
   55bb0:	mov	r0, r7
   55bb4:	mov	r1, r6
   55bb8:	mov	r2, #10
   55bbc:	mov	r3, #0
   55bc0:	bl	62144 <fputs@plt+0x5d830>
   55bc4:	mov	r2, #10
   55bc8:	mov	r3, #0
   55bcc:	sub	sl, sl, #1
   55bd0:	mov	r7, r0
   55bd4:	mov	r6, r1
   55bd8:	mov	r0, r4
   55bdc:	mov	r1, r5
   55be0:	bl	62144 <fputs@plt+0x5d830>
   55be4:	mov	r4, r0
   55be8:	mov	r5, r1
   55bec:	cmp	r5, #0
   55bf0:	cmpeq	r4, #1
   55bf4:	bhi	55bb0 <fputs@plt+0x5129c>
   55bf8:	cmp	sl, #0
   55bfc:	ble	55cc4 <fputs@plt+0x513b0>
   55c00:	ldr	ip, [sp, #40]	; 0x28
   55c04:	mov	r1, r9
   55c08:	ldr	r0, [sp, #44]	; 0x2c
   55c0c:	mov	fp, #0
   55c10:	ldr	r3, [pc, #392]	; 55da0 <fputs@plt+0x5148c>
   55c14:	cmp	ip, r0
   55c18:	ldr	ip, [sp, #72]	; 0x48
   55c1c:	add	r3, pc, r3
   55c20:	str	sl, [sp, #16]
   55c24:	ldrls	r3, [sp, #76]	; 0x4c
   55c28:	mov	sl, #0
   55c2c:	str	ip, [sp]
   55c30:	str	r7, [sp, #24]
   55c34:	str	r3, [sp, #4]
   55c38:	ldrd	r2, [sp, #48]	; 0x30
   55c3c:	str	r6, [sp, #28]
   55c40:	ldr	r0, [sp, #40]	; 0x28
   55c44:	strd	r2, [sp, #8]
   55c48:	mov	r2, #1
   55c4c:	ldr	ip, [r8, #-8]
   55c50:	mvn	r3, #0
   55c54:	str	ip, [sp, #32]
   55c58:	bl	441c <__snprintf_chk@plt>
   55c5c:	cmp	r0, r9
   55c60:	movcs	r0, r9
   55c64:	ldr	ip, [sp, #40]	; 0x28
   55c68:	rsb	r9, r0, r9
   55c6c:	mov	r2, #1
   55c70:	add	ip, ip, r0
   55c74:	str	ip, [sp, #40]	; 0x28
   55c78:	ldr	ip, [sp, #56]	; 0x38
   55c7c:	cmp	r8, ip
   55c80:	beq	55cac <fputs@plt+0x51398>
   55c84:	orrs	r0, sl, fp
   55c88:	beq	55cac <fputs@plt+0x51398>
   55c8c:	ldrd	r0, [sp, #120]	; 0x78
   55c90:	add	r8, r8, #16
   55c94:	cmp	fp, r1
   55c98:	cmpeq	sl, r0
   55c9c:	movcs	r3, #0
   55ca0:	andcc	r3, r2, #1
   55ca4:	cmp	r3, #0
   55ca8:	beq	55ae8 <fputs@plt+0x511d4>
   55cac:	ldr	r7, [sp, #40]	; 0x28
   55cb0:	mov	r3, #0
   55cb4:	ldr	r0, [sp, #44]	; 0x2c
   55cb8:	strb	r3, [r7]
   55cbc:	add	sp, sp, #84	; 0x54
   55cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55cc4:	ldr	ip, [sp, #40]	; 0x28
   55cc8:	mov	r2, #1
   55ccc:	ldr	r0, [sp, #44]	; 0x2c
   55cd0:	mov	sl, r7
   55cd4:	ldr	r3, [sp, #68]	; 0x44
   55cd8:	mov	fp, r6
   55cdc:	cmp	ip, r0
   55ce0:	ldr	ip, [sp, #64]	; 0x40
   55ce4:	ldrd	r0, [sp, #48]	; 0x30
   55ce8:	str	ip, [sp]
   55cec:	ldr	ip, [sp, #60]	; 0x3c
   55cf0:	strd	r0, [sp, #8]
   55cf4:	mov	r1, r9
   55cf8:	ldr	r0, [sp, #40]	; 0x28
   55cfc:	movls	r3, ip
   55d00:	str	r3, [sp, #4]
   55d04:	ldr	ip, [r8, #-8]
   55d08:	mvn	r3, #0
   55d0c:	str	ip, [sp, #16]
   55d10:	bl	441c <__snprintf_chk@plt>
   55d14:	b	55c5c <fputs@plt+0x51348>
   55d18:	ldr	r1, [pc, #132]	; 55da4 <fputs@plt+0x51490>
   55d1c:	sub	r4, r6, #1
   55d20:	add	r1, pc, r1
   55d24:	mov	r2, r4
   55d28:	bl	3f3c <strncpy@plt>
   55d2c:	ldr	ip, [sp, #44]	; 0x2c
   55d30:	mov	r3, #0
   55d34:	strb	r3, [ip, r4]
   55d38:	ldr	r0, [sp, #44]	; 0x2c
   55d3c:	add	sp, sp, #84	; 0x54
   55d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55d44:	ldr	r0, [pc, #92]	; 55da8 <fputs@plt+0x51494>
   55d48:	mov	r2, #296	; 0x128
   55d4c:	ldr	r1, [pc, #88]	; 55dac <fputs@plt+0x51498>
   55d50:	ldr	r3, [pc, #88]	; 55db0 <fputs@plt+0x5149c>
   55d54:	add	r0, pc, r0
   55d58:	add	r1, pc, r1
   55d5c:	add	r3, pc, r3
   55d60:	bl	5ac34 <fputs@plt+0x56320>
   55d64:	ldr	r0, [pc, #72]	; 55db4 <fputs@plt+0x514a0>
   55d68:	movw	r2, #297	; 0x129
   55d6c:	ldr	r1, [pc, #68]	; 55db8 <fputs@plt+0x514a4>
   55d70:	ldr	r3, [pc, #68]	; 55dbc <fputs@plt+0x514a8>
   55d74:	add	r0, pc, r0
   55d78:	add	r1, pc, r1
   55d7c:	add	r3, pc, r3
   55d80:	bl	5ac34 <fputs@plt+0x56320>
   55d84:	ldrdeq	r9, [r1], -r4
   55d88:	andeq	sp, r0, r4, lsr fp
   55d8c:	andeq	r5, r3, r4, lsr #3
   55d90:			; <UNDEFINED> instruction: 0x0001deb0
   55d94:	andeq	r1, r1, r4, lsl #5
   55d98:	andeq	sp, r1, ip, ror lr
   55d9c:	andeq	sp, r0, ip, ror #21
   55da0:	andeq	r1, r1, ip, lsr #2
   55da4:	andeq	r5, r1, r4, ror sp
   55da8:	muleq	r1, r0, r3
   55dac:			; <UNDEFINED> instruction: 0x0001dab8
   55db0:	andeq	sp, r1, r0, lsl #21
   55db4:			; <UNDEFINED> instruction: 0x0001dab4
   55db8:	muleq	r1, r8, sl
   55dbc:	andeq	sp, r1, r0, ror #20
   55dc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55dc4:	sub	sp, sp, #60	; 0x3c
   55dc8:	ldr	lr, [pc, #828]	; 5610c <fputs@plt+0x517f8>
   55dcc:	subs	r6, r0, #0
   55dd0:	ldr	ip, [pc, #824]	; 56110 <fputs@plt+0x517fc>
   55dd4:	add	lr, pc, lr
   55dd8:	strd	r2, [sp, #16]
   55ddc:	str	r1, [sp, #32]
   55de0:	ldr	ip, [lr, ip]
   55de4:	mov	r3, lr
   55de8:	ldr	r3, [ip]
   55dec:	str	ip, [sp, #28]
   55df0:	str	r3, [sp, #52]	; 0x34
   55df4:	beq	560a8 <fputs@plt+0x51794>
   55df8:	ldr	r1, [sp, #32]
   55dfc:	cmp	r1, #0
   55e00:	beq	560cc <fputs@plt+0x517b8>
   55e04:	ldrd	r2, [sp, #16]
   55e08:	orrs	r3, r2, r3
   55e0c:	beq	560ec <fputs@plt+0x517d8>
   55e10:	ldr	r4, [pc, #764]	; 56114 <fputs@plt+0x51800>
   55e14:	add	r4, pc, r4
   55e18:	mov	r1, r4
   55e1c:	bl	46f8 <strspn@plt>
   55e20:	ldr	r1, [pc, #752]	; 56118 <fputs@plt+0x51804>
   55e24:	mov	r2, #8
   55e28:	add	r1, pc, r1
   55e2c:	add	r6, r6, r0
   55e30:	mov	r0, r6
   55e34:	bl	4770 <strncmp@plt>
   55e38:	subs	r7, r0, #0
   55e3c:	bne	55e90 <fputs@plt+0x5157c>
   55e40:	adds	r5, r6, #8
   55e44:	beq	55e90 <fputs@plt+0x5157c>
   55e48:	mov	r1, r4
   55e4c:	mov	r0, r5
   55e50:	bl	46f8 <strspn@plt>
   55e54:	ldrb	r3, [r5, r0]
   55e58:	cmp	r3, #0
   55e5c:	bne	56074 <fputs@plt+0x51760>
   55e60:	ldr	r0, [sp, #32]
   55e64:	mvn	r2, #0
   55e68:	mvn	r3, #0
   55e6c:	strd	r2, [r0]
   55e70:	ldr	r1, [sp, #28]
   55e74:	mov	r0, r7
   55e78:	ldr	r2, [sp, #52]	; 0x34
   55e7c:	ldr	r3, [r1]
   55e80:	cmp	r2, r3
   55e84:	bne	560c8 <fputs@plt+0x517b4>
   55e88:	add	sp, sp, #60	; 0x3c
   55e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55e90:	ldr	r4, [pc, #644]	; 5611c <fputs@plt+0x51808>
   55e94:	mov	r5, #0
   55e98:	ldr	r1, [pc, #640]	; 56120 <fputs@plt+0x5180c>
   55e9c:	mov	r0, #0
   55ea0:	ldr	r2, [pc, #636]	; 56124 <fputs@plt+0x51810>
   55ea4:	add	r4, pc, r4
   55ea8:	add	r1, pc, r1
   55eac:	str	r1, [sp, #40]	; 0x28
   55eb0:	add	r2, pc, r2
   55eb4:	mov	r1, #0
   55eb8:	str	r2, [sp, #44]	; 0x2c
   55ebc:	strd	r0, [sp, #8]
   55ec0:	add	r1, sp, #48	; 0x30
   55ec4:	str	r1, [sp, #36]	; 0x24
   55ec8:	mov	r0, r6
   55ecc:	ldr	r1, [sp, #40]	; 0x28
   55ed0:	bl	46f8 <strspn@plt>
   55ed4:	ldrb	r3, [r6, r0]
   55ed8:	add	r7, r6, r0
   55edc:	cmp	r3, #0
   55ee0:	beq	5608c <fputs@plt+0x51778>
   55ee4:	bl	48cc <__errno_location@plt>
   55ee8:	mov	r2, #0
   55eec:	add	r1, sp, #48	; 0x30
   55ef0:	str	r2, [r0]
   55ef4:	mov	r8, r0
   55ef8:	mov	r2, #10
   55efc:	mov	r0, r7
   55f00:	bl	4080 <strtoll@plt>
   55f04:	ldr	r3, [r8]
   55f08:	cmp	r3, #0
   55f0c:	strd	r0, [sp]
   55f10:	bgt	5607c <fputs@plt+0x51768>
   55f14:	ldrd	r0, [sp]
   55f18:	cmp	r0, #0
   55f1c:	sbcs	r1, r1, #0
   55f20:	blt	56084 <fputs@plt+0x51770>
   55f24:	ldr	r6, [sp, #48]	; 0x30
   55f28:	ldrb	r3, [r6]
   55f2c:	cmp	r3, #46	; 0x2e
   55f30:	beq	56028 <fputs@plt+0x51714>
   55f34:	cmp	r7, r6
   55f38:	beq	56074 <fputs@plt+0x51760>
   55f3c:	mov	r8, #0
   55f40:	str	r8, [sp, #24]
   55f44:	mov	r5, r8
   55f48:	mov	r0, r6
   55f4c:	ldr	r1, [sp, #44]	; 0x2c
   55f50:	bl	46f8 <strspn@plt>
   55f54:	mov	r9, #0
   55f58:	add	r6, r6, r0
   55f5c:	str	r6, [sp, #48]	; 0x30
   55f60:	b	55f70 <fputs@plt+0x5165c>
   55f64:	add	r9, r9, #1
   55f68:	cmp	r9, #27
   55f6c:	beq	5601c <fputs@plt+0x51708>
   55f70:	ldr	sl, [r4, r9, lsl #4]
   55f74:	lsl	r7, r9, #4
   55f78:	mov	r0, sl
   55f7c:	bl	42a8 <strlen@plt>
   55f80:	mov	r1, sl
   55f84:	mov	fp, r0
   55f88:	mov	r0, r6
   55f8c:	mov	r2, fp
   55f90:	bl	4770 <strncmp@plt>
   55f94:	cmp	r0, #0
   55f98:	bne	55f64 <fputs@plt+0x51650>
   55f9c:	adds	fp, r6, fp
   55fa0:	beq	55f64 <fputs@plt+0x51650>
   55fa4:	add	r3, r4, r7
   55fa8:	mov	r6, fp
   55fac:	ldr	r7, [r3, #8]
   55fb0:	ldr	r9, [r3, #12]
   55fb4:	ldr	r3, [sp, #24]
   55fb8:	cmp	r5, #0
   55fbc:	umull	r0, r1, r7, r8
   55fc0:	mul	sl, r7, r3
   55fc4:	mla	sl, r8, r9, sl
   55fc8:	add	r1, sl, r1
   55fcc:	beq	55fe4 <fputs@plt+0x516d0>
   55fd0:	mov	r2, #10
   55fd4:	mov	r3, #0
   55fd8:	bl	62144 <fputs@plt+0x5d830>
   55fdc:	subs	r5, r5, #1
   55fe0:	bne	55fd0 <fputs@plt+0x516bc>
   55fe4:	ldr	r2, [sp, #4]
   55fe8:	mov	r5, #1
   55fec:	mul	r3, r7, r2
   55ff0:	ldr	r2, [sp]
   55ff4:	mla	r3, r9, r2, r3
   55ff8:	umull	r8, r9, r7, r2
   55ffc:	adds	r8, r8, r0
   56000:	add	r9, r3, r9
   56004:	adc	r9, r9, r1
   56008:	ldrd	r0, [sp, #8]
   5600c:	adds	r0, r0, r8
   56010:	adc	r1, r1, r9
   56014:	strd	r0, [sp, #8]
   56018:	b	55ec8 <fputs@plt+0x515b4>
   5601c:	ldr	r7, [sp, #16]
   56020:	ldr	r9, [sp, #20]
   56024:	b	55fb4 <fputs@plt+0x516a0>
   56028:	add	r5, r6, #1
   5602c:	mov	r2, #0
   56030:	add	r1, sp, #48	; 0x30
   56034:	str	r2, [r8]
   56038:	mov	r0, r5
   5603c:	mov	r2, #10
   56040:	bl	4080 <strtoll@plt>
   56044:	ldr	r3, [r8]
   56048:	cmp	r3, #0
   5604c:	bgt	5607c <fputs@plt+0x51768>
   56050:	cmp	r0, #0
   56054:	sbcs	r3, r1, #0
   56058:	blt	56084 <fputs@plt+0x51770>
   5605c:	ldr	r6, [sp, #48]	; 0x30
   56060:	cmp	r6, r5
   56064:	rsbne	r5, r5, r6
   56068:	movne	r8, r0
   5606c:	strne	r1, [sp, #24]
   56070:	bne	55f48 <fputs@plt+0x51634>
   56074:	mvn	r7, #21
   56078:	b	55e70 <fputs@plt+0x5155c>
   5607c:	rsb	r7, r3, #0
   56080:	b	55e70 <fputs@plt+0x5155c>
   56084:	mvn	r7, #33	; 0x21
   56088:	b	55e70 <fputs@plt+0x5155c>
   5608c:	cmp	r5, #0
   56090:	beq	56074 <fputs@plt+0x51760>
   56094:	ldrd	r0, [sp, #8]
   56098:	mov	r7, r3
   5609c:	ldr	r2, [sp, #32]
   560a0:	strd	r0, [r2]
   560a4:	b	55e70 <fputs@plt+0x5155c>
   560a8:	ldr	r0, [pc, #120]	; 56128 <fputs@plt+0x51814>
   560ac:	movw	r2, #655	; 0x28f
   560b0:	ldr	r1, [pc, #116]	; 5612c <fputs@plt+0x51818>
   560b4:	ldr	r3, [pc, #116]	; 56130 <fputs@plt+0x5181c>
   560b8:	add	r0, pc, r0
   560bc:	add	r1, pc, r1
   560c0:	add	r3, pc, r3
   560c4:	bl	5ac34 <fputs@plt+0x56320>
   560c8:	bl	453c <__stack_chk_fail@plt>
   560cc:	ldr	r0, [pc, #96]	; 56134 <fputs@plt+0x51820>
   560d0:	mov	r2, #656	; 0x290
   560d4:	ldr	r1, [pc, #92]	; 56138 <fputs@plt+0x51824>
   560d8:	ldr	r3, [pc, #92]	; 5613c <fputs@plt+0x51828>
   560dc:	add	r0, pc, r0
   560e0:	add	r1, pc, r1
   560e4:	add	r3, pc, r3
   560e8:	bl	5ac34 <fputs@plt+0x56320>
   560ec:	ldr	r0, [pc, #76]	; 56140 <fputs@plt+0x5182c>
   560f0:	movw	r2, #657	; 0x291
   560f4:	ldr	r1, [pc, #72]	; 56144 <fputs@plt+0x51830>
   560f8:	ldr	r3, [pc, #72]	; 56148 <fputs@plt+0x51834>
   560fc:	add	r0, pc, r0
   56100:	add	r1, pc, r1
   56104:	add	r3, pc, r3
   56108:	bl	5ac34 <fputs@plt+0x56320>
   5610c:			; <UNDEFINED> instruction: 0x00035dbc
   56110:	andeq	r0, r0, r0, lsr r4
   56114:			; <UNDEFINED> instruction: 0x00012bbc
   56118:	andeq	r9, r1, r4, lsr #32
   5611c:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   56120:	andeq	r2, r1, r8, lsr #22
   56124:	andeq	r2, r1, r0, lsr #22
   56128:	andeq	fp, r1, r8, lsr #23
   5612c:	andeq	sp, r1, r4, asr r7
   56130:	andeq	sp, r1, r4, ror #13
   56134:	andeq	ip, r1, ip, ror #18
   56138:	andeq	sp, r1, r0, lsr r7
   5613c:	andeq	sp, r1, r0, asr #13
   56140:			; <UNDEFINED> instruction: 0x0001d8b8
   56144:	andeq	sp, r1, r0, lsl r7
   56148:	andeq	sp, r1, r0, lsr #13
   5614c:	ldr	r3, [pc, #1588]	; 56788 <fputs@plt+0x51e74>
   56150:	mov	r2, #0
   56154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56158:	add	r3, pc, r3
   5615c:	subs	r6, r0, #0
   56160:	ldr	r0, [pc, #1572]	; 5678c <fputs@plt+0x51e78>
   56164:	mov	r5, r1
   56168:	mov	r1, r3
   5616c:	sub	sp, sp, #132	; 0x84
   56170:	mov	r3, #0
   56174:	ldr	r4, [r1, r0]
   56178:	strd	r2, [sp, #16]
   5617c:	strd	r2, [sp, #24]
   56180:	ldr	r3, [r4]
   56184:	str	r3, [sp, #124]	; 0x7c
   56188:	beq	5673c <fputs@plt+0x51e28>
   5618c:	cmp	r5, #0
   56190:	beq	5671c <fputs@plt+0x51e08>
   56194:	mov	r0, #0
   56198:	add	r7, sp, #36	; 0x24
   5619c:	bl	44d0 <time@plt>
   561a0:	add	r3, sp, #128	; 0x80
   561a4:	mov	r1, r7
   561a8:	str	r0, [r3, #-116]!	; 0xffffff8c
   561ac:	mov	r0, r3
   561b0:	bl	3dc8 <localtime_r@plt>
   561b4:	cmp	r0, #0
   561b8:	beq	566fc <fputs@plt+0x51de8>
   561bc:	ldrb	r8, [r6]
   561c0:	mvn	r3, #0
   561c4:	str	r3, [sp, #68]	; 0x44
   561c8:	cmp	r8, #110	; 0x6e
   561cc:	bne	561f4 <fputs@plt+0x518e0>
   561d0:	ldrb	r3, [r6, #1]
   561d4:	cmp	r3, #111	; 0x6f
   561d8:	bne	561f4 <fputs@plt+0x518e0>
   561dc:	ldrb	r3, [r6, #2]
   561e0:	cmp	r3, #119	; 0x77
   561e4:	bne	561f4 <fputs@plt+0x518e0>
   561e8:	ldrb	r3, [r6, #3]
   561ec:	cmp	r3, #0
   561f0:	beq	56218 <fputs@plt+0x51904>
   561f4:	ldr	r1, [pc, #1428]	; 56790 <fputs@plt+0x51e7c>
   561f8:	mov	r0, r6
   561fc:	add	r1, pc, r1
   56200:	bl	489c <strcmp@plt>
   56204:	cmp	r0, #0
   56208:	bne	56280 <fputs@plt+0x5196c>
   5620c:	str	r0, [sp, #44]	; 0x2c
   56210:	str	r0, [sp, #40]	; 0x28
   56214:	str	r0, [sp, #36]	; 0x24
   56218:	mov	r0, r7
   5621c:	bl	3ffc <mktime@plt>
   56220:	cmn	r0, #1
   56224:	str	r0, [sp, #12]
   56228:	beq	5663c <fputs@plt+0x51d28>
   5622c:	ldrd	r2, [sp, #16]
   56230:	movw	r1, #16960	; 0x4240
   56234:	movt	r1, #15
   56238:	ldrd	r6, [sp, #24]
   5623c:	smlal	r2, r3, r1, r0
   56240:	cmp	r3, r7
   56244:	cmpeq	r2, r6
   56248:	movls	r2, #0
   5624c:	movls	r3, #0
   56250:	bls	5625c <fputs@plt+0x51948>
   56254:	subs	r2, r2, r6
   56258:	sbc	r3, r3, r7
   5625c:	mov	r6, #0
   56260:	strd	r2, [r5]
   56264:	ldr	r2, [sp, #124]	; 0x7c
   56268:	mov	r0, r6
   5626c:	ldr	r3, [r4]
   56270:	cmp	r2, r3
   56274:	bne	566f8 <fputs@plt+0x51de4>
   56278:	add	sp, sp, #132	; 0x84
   5627c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56280:	ldr	r1, [pc, #1292]	; 56794 <fputs@plt+0x51e80>
   56284:	mov	r0, r6
   56288:	add	r1, pc, r1
   5628c:	bl	489c <strcmp@plt>
   56290:	cmp	r0, #0
   56294:	beq	562cc <fputs@plt+0x519b8>
   56298:	ldr	r1, [pc, #1272]	; 56798 <fputs@plt+0x51e84>
   5629c:	mov	r0, r6
   562a0:	add	r1, pc, r1
   562a4:	bl	489c <strcmp@plt>
   562a8:	cmp	r0, #0
   562ac:	bne	562e8 <fputs@plt+0x519d4>
   562b0:	ldr	r3, [sp, #48]	; 0x30
   562b4:	str	r0, [sp, #44]	; 0x2c
   562b8:	add	r3, r3, #1
   562bc:	str	r0, [sp, #40]	; 0x28
   562c0:	str	r0, [sp, #36]	; 0x24
   562c4:	str	r3, [sp, #48]	; 0x30
   562c8:	b	56218 <fputs@plt+0x51904>
   562cc:	ldr	r3, [sp, #48]	; 0x30
   562d0:	str	r0, [sp, #44]	; 0x2c
   562d4:	sub	r3, r3, #1
   562d8:	str	r0, [sp, #40]	; 0x28
   562dc:	str	r0, [sp, #36]	; 0x24
   562e0:	str	r3, [sp, #48]	; 0x30
   562e4:	b	56218 <fputs@plt+0x51904>
   562e8:	cmp	r8, #43	; 0x2b
   562ec:	addeq	r0, r6, #1
   562f0:	addeq	r1, sp, #16
   562f4:	beq	566a4 <fputs@plt+0x51d90>
   562f8:	cmp	r8, #45	; 0x2d
   562fc:	beq	5669c <fputs@plt+0x51d88>
   56300:	cmp	r8, #64	; 0x40
   56304:	beq	566c0 <fputs@plt+0x51dac>
   56308:	ldr	r1, [pc, #1164]	; 5679c <fputs@plt+0x51e88>
   5630c:	mov	r0, r6
   56310:	add	r1, pc, r1
   56314:	bl	4e988 <fputs@plt+0x4a074>
   56318:	cmp	r0, #0
   5631c:	mov	r0, r6
   56320:	beq	56644 <fputs@plt+0x51d30>
   56324:	bl	42a8 <strlen@plt>
   56328:	sub	r1, r0, #4
   5632c:	mov	r0, r6
   56330:	bl	4098 <__strndup@plt>
   56334:	subs	r8, r0, #0
   56338:	beq	5668c <fputs@plt+0x51d78>
   5633c:	movw	r2, #16960	; 0x4240
   56340:	add	r1, sp, #24
   56344:	movt	r2, #15
   56348:	mov	r3, #0
   5634c:	bl	55dc0 <fputs@plt+0x514ac>
   56350:	subs	r6, r0, #0
   56354:	blt	56690 <fputs@plt+0x51d7c>
   56358:	mov	r0, r8
   5635c:	bl	4140 <free@plt>
   56360:	b	56218 <fputs@plt+0x51904>
   56364:	ldr	sl, [pc, #1076]	; 567a0 <fputs@plt+0x51e8c>
   56368:	mov	r8, r0
   5636c:	add	sl, pc, sl
   56370:	ldr	r1, [sl, r8, lsl #3]
   56374:	lsl	r3, r8, #3
   56378:	str	r3, [sp, #4]
   5637c:	mov	r0, r1
   56380:	mov	fp, r1
   56384:	bl	42a8 <strlen@plt>
   56388:	mov	r1, fp
   5638c:	mov	r9, r0
   56390:	mov	r0, r6
   56394:	mov	r2, r9
   56398:	bl	44ac <strncasecmp@plt>
   5639c:	cmp	r0, #0
   563a0:	bne	563bc <fputs@plt+0x51aa8>
   563a4:	add	r3, r6, r9
   563a8:	cmp	r3, #0
   563ac:	beq	563bc <fputs@plt+0x51aa8>
   563b0:	ldrb	r3, [r6, r9]
   563b4:	cmp	r3, #32
   563b8:	beq	566e0 <fputs@plt+0x51dcc>
   563bc:	add	r8, r8, #1
   563c0:	cmp	r8, #14
   563c4:	bne	56370 <fputs@plt+0x51a5c>
   563c8:	mvn	r8, #0
   563cc:	mov	lr, r7
   563d0:	add	r9, sp, #80	; 0x50
   563d4:	ldm	lr!, {r0, r1, r2, r3}
   563d8:	mov	ip, r9
   563dc:	stmia	ip!, {r0, r1, r2, r3}
   563e0:	ldm	lr!, {r0, r1, r2, r3}
   563e4:	stmia	ip!, {r0, r1, r2, r3}
   563e8:	ldm	lr, {r0, r1, r2}
   563ec:	stm	ip, {r0, r1, r2}
   563f0:	mov	r0, r6
   563f4:	ldr	r1, [pc, #936]	; 567a4 <fputs@plt+0x51e90>
   563f8:	mov	r2, r7
   563fc:	add	r1, pc, r1
   56400:	bl	3f18 <strptime@plt>
   56404:	cmp	r0, #0
   56408:	beq	56418 <fputs@plt+0x51b04>
   5640c:	ldrb	r3, [r0]
   56410:	cmp	r3, #0
   56414:	beq	56614 <fputs@plt+0x51d00>
   56418:	mov	lr, r9
   5641c:	mov	ip, r7
   56420:	ldm	lr!, {r0, r1, r2, r3}
   56424:	stmia	ip!, {r0, r1, r2, r3}
   56428:	ldm	lr!, {r0, r1, r2, r3}
   5642c:	stmia	ip!, {r0, r1, r2, r3}
   56430:	ldm	lr, {r0, r1, r2}
   56434:	stm	ip, {r0, r1, r2}
   56438:	mov	r0, r6
   5643c:	ldr	r1, [pc, #868]	; 567a8 <fputs@plt+0x51e94>
   56440:	mov	r2, r7
   56444:	add	r1, pc, r1
   56448:	bl	3f18 <strptime@plt>
   5644c:	cmp	r0, #0
   56450:	beq	56460 <fputs@plt+0x51b4c>
   56454:	ldrb	r3, [r0]
   56458:	cmp	r3, #0
   5645c:	beq	56614 <fputs@plt+0x51d00>
   56460:	mov	lr, r9
   56464:	mov	ip, r7
   56468:	ldm	lr!, {r0, r1, r2, r3}
   5646c:	stmia	ip!, {r0, r1, r2, r3}
   56470:	ldm	lr!, {r0, r1, r2, r3}
   56474:	stmia	ip!, {r0, r1, r2, r3}
   56478:	ldm	lr, {r0, r1, r2}
   5647c:	stm	ip, {r0, r1, r2}
   56480:	mov	r0, r6
   56484:	ldr	r1, [pc, #800]	; 567ac <fputs@plt+0x51e98>
   56488:	mov	r2, r7
   5648c:	add	r1, pc, r1
   56490:	bl	3f18 <strptime@plt>
   56494:	cmp	r0, #0
   56498:	beq	564a8 <fputs@plt+0x51b94>
   5649c:	ldrb	r3, [r0]
   564a0:	cmp	r3, #0
   564a4:	beq	5660c <fputs@plt+0x51cf8>
   564a8:	mov	lr, r9
   564ac:	mov	ip, r7
   564b0:	ldm	lr!, {r0, r1, r2, r3}
   564b4:	stmia	ip!, {r0, r1, r2, r3}
   564b8:	ldm	lr!, {r0, r1, r2, r3}
   564bc:	stmia	ip!, {r0, r1, r2, r3}
   564c0:	ldm	lr, {r0, r1, r2}
   564c4:	stm	ip, {r0, r1, r2}
   564c8:	mov	r0, r6
   564cc:	ldr	r1, [pc, #732]	; 567b0 <fputs@plt+0x51e9c>
   564d0:	mov	r2, r7
   564d4:	add	r1, pc, r1
   564d8:	bl	3f18 <strptime@plt>
   564dc:	cmp	r0, #0
   564e0:	beq	564f0 <fputs@plt+0x51bdc>
   564e4:	ldrb	r3, [r0]
   564e8:	cmp	r3, #0
   564ec:	beq	5660c <fputs@plt+0x51cf8>
   564f0:	mov	lr, r9
   564f4:	mov	ip, r7
   564f8:	ldm	lr!, {r0, r1, r2, r3}
   564fc:	stmia	ip!, {r0, r1, r2, r3}
   56500:	ldm	lr!, {r0, r1, r2, r3}
   56504:	stmia	ip!, {r0, r1, r2, r3}
   56508:	ldm	lr, {r0, r1, r2}
   5650c:	stm	ip, {r0, r1, r2}
   56510:	mov	r0, r6
   56514:	ldr	r1, [pc, #664]	; 567b4 <fputs@plt+0x51ea0>
   56518:	mov	r2, r7
   5651c:	add	r1, pc, r1
   56520:	bl	3f18 <strptime@plt>
   56524:	cmp	r0, #0
   56528:	beq	56538 <fputs@plt+0x51c24>
   5652c:	ldrb	r3, [r0]
   56530:	cmp	r3, #0
   56534:	beq	5675c <fputs@plt+0x51e48>
   56538:	mov	lr, r9
   5653c:	mov	ip, r7
   56540:	ldm	lr!, {r0, r1, r2, r3}
   56544:	stmia	ip!, {r0, r1, r2, r3}
   56548:	ldm	lr!, {r0, r1, r2, r3}
   5654c:	stmia	ip!, {r0, r1, r2, r3}
   56550:	ldm	lr, {r0, r1, r2}
   56554:	stm	ip, {r0, r1, r2}
   56558:	mov	r0, r6
   5655c:	ldr	r1, [pc, #596]	; 567b8 <fputs@plt+0x51ea4>
   56560:	mov	r2, r7
   56564:	add	r1, pc, r1
   56568:	bl	3f18 <strptime@plt>
   5656c:	cmp	r0, #0
   56570:	beq	56580 <fputs@plt+0x51c6c>
   56574:	ldrb	r3, [r0]
   56578:	cmp	r3, #0
   5657c:	beq	5675c <fputs@plt+0x51e48>
   56580:	mov	lr, r9
   56584:	mov	ip, r7
   56588:	ldm	lr!, {r0, r1, r2, r3}
   5658c:	stmia	ip!, {r0, r1, r2, r3}
   56590:	ldm	lr!, {r0, r1, r2, r3}
   56594:	stmia	ip!, {r0, r1, r2, r3}
   56598:	ldm	lr, {r0, r1, r2}
   5659c:	stm	ip, {r0, r1, r2}
   565a0:	mov	r0, r6
   565a4:	ldr	r1, [pc, #528]	; 567bc <fputs@plt+0x51ea8>
   565a8:	mov	r2, r7
   565ac:	add	r1, pc, r1
   565b0:	bl	3f18 <strptime@plt>
   565b4:	cmp	r0, #0
   565b8:	beq	565c8 <fputs@plt+0x51cb4>
   565bc:	ldrb	r3, [r0]
   565c0:	cmp	r3, #0
   565c4:	beq	56614 <fputs@plt+0x51d00>
   565c8:	ldm	r9!, {r0, r1, r2, r3}
   565cc:	mov	ip, r7
   565d0:	stmia	ip!, {r0, r1, r2, r3}
   565d4:	ldm	r9!, {r0, r1, r2, r3}
   565d8:	stmia	ip!, {r0, r1, r2, r3}
   565dc:	ldm	r9, {r0, r1, r2}
   565e0:	stm	ip, {r0, r1, r2}
   565e4:	mov	r0, r6
   565e8:	ldr	r1, [pc, #464]	; 567c0 <fputs@plt+0x51eac>
   565ec:	mov	r2, r7
   565f0:	add	r1, pc, r1
   565f4:	bl	3f18 <strptime@plt>
   565f8:	cmp	r0, #0
   565fc:	beq	5663c <fputs@plt+0x51d28>
   56600:	ldrb	r3, [r0]
   56604:	cmp	r3, #0
   56608:	bne	5663c <fputs@plt+0x51d28>
   5660c:	mov	r3, #0
   56610:	str	r3, [sp, #36]	; 0x24
   56614:	mov	r0, r7
   56618:	bl	3ffc <mktime@plt>
   5661c:	cmn	r0, #1
   56620:	str	r0, [sp, #12]
   56624:	beq	5663c <fputs@plt+0x51d28>
   56628:	cmp	r8, #0
   5662c:	blt	5622c <fputs@plt+0x51918>
   56630:	ldr	r3, [sp, #60]	; 0x3c
   56634:	cmp	r8, r3
   56638:	beq	5622c <fputs@plt+0x51918>
   5663c:	mvn	r6, #21
   56640:	b	56264 <fputs@plt+0x51950>
   56644:	ldr	r1, [pc, #376]	; 567c4 <fputs@plt+0x51eb0>
   56648:	add	r1, pc, r1
   5664c:	bl	4e988 <fputs@plt+0x4a074>
   56650:	cmp	r0, #0
   56654:	beq	56364 <fputs@plt+0x51a50>
   56658:	mov	r0, r6
   5665c:	bl	42a8 <strlen@plt>
   56660:	sub	r1, r0, #4
   56664:	mov	r0, r6
   56668:	bl	4098 <__strndup@plt>
   5666c:	subs	r8, r0, #0
   56670:	beq	5668c <fputs@plt+0x51d78>
   56674:	movw	r2, #16960	; 0x4240
   56678:	add	r1, sp, #16
   5667c:	movt	r2, #15
   56680:	mov	r3, #0
   56684:	bl	55dc0 <fputs@plt+0x514ac>
   56688:	b	56350 <fputs@plt+0x51a3c>
   5668c:	mvn	r6, #11
   56690:	mov	r0, r8
   56694:	bl	4140 <free@plt>
   56698:	b	56264 <fputs@plt+0x51950>
   5669c:	add	r0, r6, #1
   566a0:	add	r1, sp, #24
   566a4:	movw	r2, #16960	; 0x4240
   566a8:	mov	r3, #0
   566ac:	movt	r2, #15
   566b0:	bl	55dc0 <fputs@plt+0x514ac>
   566b4:	subs	r6, r0, #0
   566b8:	bge	56218 <fputs@plt+0x51904>
   566bc:	b	56264 <fputs@plt+0x51950>
   566c0:	add	r0, r6, #1
   566c4:	mov	r1, r5
   566c8:	movw	r2, #16960	; 0x4240
   566cc:	mov	r3, #0
   566d0:	movt	r2, #15
   566d4:	bl	55dc0 <fputs@plt+0x514ac>
   566d8:	mov	r6, r0
   566dc:	b	56264 <fputs@plt+0x51950>
   566e0:	ldr	r3, [sp, #4]
   566e4:	add	r9, r9, #1
   566e8:	add	r6, r6, r9
   566ec:	add	sl, sl, r3
   566f0:	ldr	r8, [sl, #4]
   566f4:	b	563cc <fputs@plt+0x51ab8>
   566f8:	bl	453c <__stack_chk_fail@plt>
   566fc:	ldr	r0, [pc, #196]	; 567c8 <fputs@plt+0x51eb4>
   56700:	movw	r2, #465	; 0x1d1
   56704:	ldr	r1, [pc, #192]	; 567cc <fputs@plt+0x51eb8>
   56708:	ldr	r3, [pc, #192]	; 567d0 <fputs@plt+0x51ebc>
   5670c:	add	r0, pc, r0
   56710:	add	r1, pc, r1
   56714:	add	r3, pc, r3
   56718:	bl	5ac34 <fputs@plt+0x56320>
   5671c:	ldr	r0, [pc, #176]	; 567d4 <fputs@plt+0x51ec0>
   56720:	movw	r2, #462	; 0x1ce
   56724:	ldr	r1, [pc, #172]	; 567d8 <fputs@plt+0x51ec4>
   56728:	ldr	r3, [pc, #172]	; 567dc <fputs@plt+0x51ec8>
   5672c:	add	r0, pc, r0
   56730:	add	r1, pc, r1
   56734:	add	r3, pc, r3
   56738:	bl	5ac34 <fputs@plt+0x56320>
   5673c:	ldr	r0, [pc, #156]	; 567e0 <fputs@plt+0x51ecc>
   56740:	movw	r2, #461	; 0x1cd
   56744:	ldr	r1, [pc, #152]	; 567e4 <fputs@plt+0x51ed0>
   56748:	ldr	r3, [pc, #152]	; 567e8 <fputs@plt+0x51ed4>
   5674c:	add	r0, pc, r0
   56750:	add	r1, pc, r1
   56754:	add	r3, pc, r3
   56758:	bl	5ac34 <fputs@plt+0x56320>
   5675c:	mov	r3, #0
   56760:	str	r3, [sp, #44]	; 0x2c
   56764:	str	r3, [sp, #40]	; 0x28
   56768:	str	r3, [sp, #36]	; 0x24
   5676c:	b	56614 <fputs@plt+0x51d00>
   56770:	mov	r4, r0
   56774:	mov	r0, r8
   56778:	bl	4140 <free@plt>
   5677c:	mov	r0, r4
   56780:	bl	4818 <_Unwind_Resume@plt>
   56784:	b	56770 <fputs@plt+0x51e5c>
   56788:	andeq	r5, r3, r8, lsr sl
   5678c:	andeq	r0, r0, r0, lsr r4
   56790:	andeq	sp, r1, r4, ror #15
   56794:	andeq	sp, r1, r0, ror #14
   56798:	andeq	sp, r1, r4, asr r7
   5679c:	strdeq	sp, [r1], -r0
   567a0:	andeq	r4, r3, ip, ror #18
   567a4:	andeq	sp, r1, r4, lsl r6
   567a8:	andeq	sp, r1, r0, ror #11
   567ac:	andeq	sp, r1, ip, lsr #11
   567b0:	andeq	sp, r1, r4, ror r5
   567b4:	andeq	sp, r1, ip, lsr r5
   567b8:	andeq	sp, r1, r0, lsl #10
   567bc:	muleq	r1, r0, r2
   567c0:	andeq	sp, r1, r0, lsl #9
   567c4:	andeq	sp, r1, r0, asr #7
   567c8:			; <UNDEFINED> instruction: 0x0001d2bc
   567cc:	andeq	sp, r1, r0, lsl #2
   567d0:	ldrdeq	sp, [r1], -r8
   567d4:	andeq	ip, r1, ip, lsl r3
   567d8:	andeq	sp, r1, r0, ror #1
   567dc:	strheq	sp, [r1], -r8
   567e0:	andeq	fp, r1, r4, lsl r5
   567e4:	andeq	sp, r1, r0, asr #1
   567e8:	muleq	r1, r8, r0
   567ec:	movw	r2, #16960	; 0x4240
   567f0:	mov	r3, #0
   567f4:	movt	r2, #15
   567f8:	b	55dc0 <fputs@plt+0x514ac>
   567fc:	cmp	r0, r1
   56800:	bcc	56810 <fputs@plt+0x51efc>
   56804:	movls	r0, #0
   56808:	movhi	r0, #1
   5680c:	bx	lr
   56810:	mvn	r0, #0
   56814:	bx	lr
   56818:	ldrd	r2, [r0]
   5681c:	ldrd	r0, [r1]
   56820:	cmp	r3, r1
   56824:	cmpeq	r2, r0
   56828:	bcc	56838 <fputs@plt+0x51f24>
   5682c:	movls	r0, #0
   56830:	movhi	r0, #1
   56834:	bx	lr
   56838:	mvn	r0, #0
   5683c:	bx	lr
   56840:	push	{r4, lr}
   56844:	mov	r4, r0
   56848:	ldrb	r2, [r0, #39]	; 0x27
   5684c:	ldr	r3, [r0]
   56850:	tst	r2, #4
   56854:	addne	r2, r0, #8
   56858:	ldr	r3, [r3]
   5685c:	ldreq	r2, [pc, #64]	; 568a4 <fputs@plt+0x51f90>
   56860:	addeq	r2, pc, r2
   56864:	mov	r0, r1
   56868:	mov	r1, r2
   5686c:	blx	r3
   56870:	ldrb	r3, [r4, #39]	; 0x27
   56874:	tst	r3, #4
   56878:	bne	5689c <fputs@plt+0x51f88>
   5687c:	ldr	r2, [pc, #36]	; 568a8 <fputs@plt+0x51f94>
   56880:	and	r3, r3, #3
   56884:	add	r2, pc, r2
   56888:	add	r3, r2, r3, lsl #4
   5688c:	ldr	r1, [r3, #12]
   56890:	bl	61ae4 <fputs@plt+0x5d1d0>
   56894:	mov	r0, r1
   56898:	pop	{r4, pc}
   5689c:	ldr	r1, [r4, #28]
   568a0:	b	56890 <fputs@plt+0x51f7c>
   568a4:	andeq	r5, r3, r8, asr sl
   568a8:	andeq	r5, r3, r4, ror r1
   568ac:	push	{r4, r5, r6}
   568b0:	ldrb	r3, [r0, #39]	; 0x27
   568b4:	ubfx	r2, r3, #2, #1
   568b8:	and	r3, r3, #3
   568bc:	cmp	r2, #0
   568c0:	beq	56924 <fputs@plt+0x52010>
   568c4:	ldr	ip, [pc, #132]	; 56950 <fputs@plt+0x5203c>
   568c8:	lsl	r3, r3, #4
   568cc:	ldr	r5, [r0, #4]
   568d0:	add	ip, pc, ip
   568d4:	ldr	r6, [r0, #28]
   568d8:	add	ip, ip, r3
   568dc:	ldr	ip, [ip, #4]
   568e0:	ldr	r4, [pc, #108]	; 56954 <fputs@plt+0x52040>
   568e4:	mla	ip, r6, ip, r5
   568e8:	add	r4, pc, r4
   568ec:	add	r4, r4, r3
   568f0:	b	56904 <fputs@plt+0x51ff0>
   568f4:	ldrb	r3, [ip, r1]
   568f8:	cmp	r3, #255	; 0xff
   568fc:	bne	56944 <fputs@plt+0x52030>
   56900:	add	r1, r1, #1
   56904:	cmp	r2, #0
   56908:	ldrne	r3, [r0, #28]
   5690c:	ldreq	r3, [r4, #12]
   56910:	cmp	r1, r3
   56914:	bcc	568f4 <fputs@plt+0x51fe0>
   56918:	mvn	r0, #0
   5691c:	pop	{r4, r5, r6}
   56920:	bx	lr
   56924:	ldr	r4, [pc, #44]	; 56958 <fputs@plt+0x52044>
   56928:	lsl	r3, r3, #4
   5692c:	add	r5, r0, #4
   56930:	add	r4, pc, r4
   56934:	add	r4, r4, r3
   56938:	ldr	ip, [r4, #4]
   5693c:	ldr	r6, [r4, #12]
   56940:	b	568e0 <fputs@plt+0x51fcc>
   56944:	mov	r0, r1
   56948:	pop	{r4, r5, r6}
   5694c:	bx	lr
   56950:	andeq	r5, r3, r8, lsr #2
   56954:	andeq	r5, r3, r0, lsl r1
   56958:	andeq	r5, r3, r8, asr #1
   5695c:	ldr	r2, [pc, #88]	; 569bc <fputs@plt+0x520a8>
   56960:	ldr	r3, [pc, #88]	; 569c0 <fputs@plt+0x520ac>
   56964:	add	r2, pc, r2
   56968:	push	{r4, r5, r6, lr}
   5696c:	sub	sp, sp, #16
   56970:	ldr	r4, [r2, r3]
   56974:	mov	r5, r1
   56978:	mov	r6, r0
   5697c:	ldr	r3, [r4]
   56980:	str	r3, [sp, #12]
   56984:	bl	42a8 <strlen@plt>
   56988:	mov	r3, r5
   5698c:	mov	r1, r6
   56990:	mov	r2, r0
   56994:	mov	r0, sp
   56998:	bl	58c78 <fputs@plt+0x54364>
   5699c:	ldr	r2, [sp, #12]
   569a0:	ldr	r3, [r4]
   569a4:	ldr	r0, [sp]
   569a8:	cmp	r2, r3
   569ac:	bne	569b8 <fputs@plt+0x520a4>
   569b0:	add	sp, sp, #16
   569b4:	pop	{r4, r5, r6, pc}
   569b8:	bl	453c <__stack_chk_fail@plt>
   569bc:	andeq	r5, r3, ip, lsr #4
   569c0:	andeq	r0, r0, r0, lsr r4
   569c4:	ldr	ip, [pc, #80]	; 56a1c <fputs@plt+0x52108>
   569c8:	mov	r3, r1
   569cc:	push	{r4, lr}
   569d0:	add	ip, pc, ip
   569d4:	ldr	lr, [pc, #68]	; 56a20 <fputs@plt+0x5210c>
   569d8:	sub	sp, sp, #24
   569dc:	mov	r2, #4
   569e0:	add	r1, sp, #4
   569e4:	str	r0, [sp, #4]
   569e8:	add	r0, sp, #8
   569ec:	ldr	r4, [ip, lr]
   569f0:	ldr	ip, [r4]
   569f4:	str	ip, [sp, #20]
   569f8:	bl	58c78 <fputs@plt+0x54364>
   569fc:	ldr	r2, [sp, #20]
   56a00:	ldr	r3, [r4]
   56a04:	ldr	r0, [sp, #8]
   56a08:	cmp	r2, r3
   56a0c:	bne	56a18 <fputs@plt+0x52104>
   56a10:	add	sp, sp, #24
   56a14:	pop	{r4, pc}
   56a18:	bl	453c <__stack_chk_fail@plt>
   56a1c:	andeq	r5, r3, r0, asr #3
   56a20:	andeq	r0, r0, r0, lsr r4
   56a24:	ldr	ip, [pc, #76]	; 56a78 <fputs@plt+0x52164>
   56a28:	mov	r3, r1
   56a2c:	push	{r4, lr}
   56a30:	add	ip, pc, ip
   56a34:	ldr	lr, [pc, #64]	; 56a7c <fputs@plt+0x52168>
   56a38:	sub	sp, sp, #16
   56a3c:	mov	r1, r0
   56a40:	mov	r2, #8
   56a44:	mov	r0, sp
   56a48:	ldr	r4, [ip, lr]
   56a4c:	ldr	ip, [r4]
   56a50:	str	ip, [sp, #12]
   56a54:	bl	58c78 <fputs@plt+0x54364>
   56a58:	ldr	r2, [sp, #12]
   56a5c:	ldr	r3, [r4]
   56a60:	ldr	r0, [sp]
   56a64:	cmp	r2, r3
   56a68:	bne	56a74 <fputs@plt+0x52160>
   56a6c:	add	sp, sp, #16
   56a70:	pop	{r4, pc}
   56a74:	bl	453c <__stack_chk_fail@plt>
   56a78:	andeq	r5, r3, r0, ror #2
   56a7c:	andeq	r0, r0, r0, lsr r4
   56a80:	b	489c <strcmp@plt>
   56a84:	push	{r4, r5, r6, r7, r8, lr}
   56a88:	subs	r6, r0, #0
   56a8c:	mov	r5, r1
   56a90:	beq	56ba4 <fputs@plt+0x52290>
   56a94:	ldrb	r3, [r6, #39]	; 0x27
   56a98:	and	r2, r3, #3
   56a9c:	cmp	r2, #1
   56aa0:	beq	56bb4 <fputs@plt+0x522a0>
   56aa4:	cmp	r1, #0
   56aa8:	beq	56cdc <fputs@plt+0x523c8>
   56aac:	ldr	r4, [r1]
   56ab0:	cmn	r4, #1
   56ab4:	beq	56ba4 <fputs@plt+0x52290>
   56ab8:	cmn	r4, #2
   56abc:	beq	56b84 <fputs@plt+0x52270>
   56ac0:	cmp	r4, #0
   56ac4:	beq	56cfc <fputs@plt+0x523e8>
   56ac8:	tst	r3, #4
   56acc:	ldr	r3, [pc, #648]	; 56d5c <fputs@plt+0x52448>
   56ad0:	addeq	r0, r6, #4
   56ad4:	ldr	r1, [r1, #4]
   56ad8:	add	r3, pc, r3
   56adc:	ldrne	r0, [r6, #4]
   56ae0:	add	r2, r3, r2, lsl #4
   56ae4:	ldr	r3, [r2, #4]
   56ae8:	mul	r3, r3, r4
   56aec:	ldr	r3, [r0, r3]
   56af0:	cmp	r3, r1
   56af4:	beq	56b34 <fputs@plt+0x52220>
   56af8:	sub	r4, r4, #1
   56afc:	str	r4, [r5]
   56b00:	ldrb	r3, [r6, #39]	; 0x27
   56b04:	ldr	r2, [pc, #596]	; 56d60 <fputs@plt+0x5244c>
   56b08:	tst	r3, #4
   56b0c:	and	r3, r3, #3
   56b10:	add	r2, pc, r2
   56b14:	addeq	r0, r6, #4
   56b18:	add	r3, r2, r3, lsl #4
   56b1c:	ldrne	r0, [r6, #4]
   56b20:	ldr	r3, [r3, #4]
   56b24:	mul	r3, r3, r4
   56b28:	ldr	r3, [r0, r3]
   56b2c:	cmp	r1, r3
   56b30:	bne	56c9c <fputs@plt+0x52388>
   56b34:	mov	r0, r6
   56b38:	add	r1, r4, #1
   56b3c:	bl	568ac <fputs@plt+0x51f98>
   56b40:	cmn	r0, #1
   56b44:	str	r0, [r5]
   56b48:	beq	56bac <fputs@plt+0x52298>
   56b4c:	ldrb	r3, [r6, #39]	; 0x27
   56b50:	ldr	r2, [pc, #524]	; 56d64 <fputs@plt+0x52450>
   56b54:	tst	r3, #4
   56b58:	and	r3, r3, #3
   56b5c:	add	r2, pc, r2
   56b60:	addeq	r6, r6, #4
   56b64:	add	r3, r2, r3, lsl #4
   56b68:	ldrne	r6, [r6, #4]
   56b6c:	ldr	r3, [r3, #4]
   56b70:	mul	r0, r3, r0
   56b74:	ldr	r3, [r6, r0]
   56b78:	mov	r0, r4
   56b7c:	str	r3, [r5, #4]
   56b80:	pop	{r4, r5, r6, r7, r8, pc}
   56b84:	ubfx	r1, r3, #2, #1
   56b88:	cmp	r1, #0
   56b8c:	bne	56c50 <fputs@plt+0x5233c>
   56b90:	bl	568ac <fputs@plt+0x51f98>
   56b94:	mov	r4, r0
   56b98:	str	r0, [r5]
   56b9c:	cmn	r4, #1
   56ba0:	bne	56b34 <fputs@plt+0x52220>
   56ba4:	mvn	r4, #0
   56ba8:	str	r4, [r5]
   56bac:	mov	r0, r4
   56bb0:	pop	{r4, r5, r6, r7, r8, pc}
   56bb4:	cmp	r1, #0
   56bb8:	beq	56d1c <fputs@plt+0x52408>
   56bbc:	ldr	r4, [r1]
   56bc0:	cmn	r4, #1
   56bc4:	beq	56ba4 <fputs@plt+0x52290>
   56bc8:	cmn	r4, #2
   56bcc:	beq	56cbc <fputs@plt+0x523a8>
   56bd0:	tst	r3, #4
   56bd4:	bne	56c68 <fputs@plt+0x52354>
   56bd8:	add	r2, r6, #4
   56bdc:	ldr	r7, [r1, #4]
   56be0:	add	r3, r2, r4, lsl #4
   56be4:	ldr	r1, [r2, r4, lsl #4]
   56be8:	cmp	r1, r7
   56bec:	addne	r4, r4, #1
   56bf0:	movne	r3, r2
   56bf4:	andne	r4, r4, #1
   56bf8:	beq	56c0c <fputs@plt+0x522f8>
   56bfc:	ldr	r2, [r3, r4, lsl #4]
   56c00:	add	r3, r3, r4, lsl #4
   56c04:	cmp	r2, r7
   56c08:	bne	56d3c <fputs@plt+0x52428>
   56c0c:	ldr	r2, [r3, #8]
   56c10:	cmn	r2, #1
   56c14:	str	r2, [r5]
   56c18:	beq	56bac <fputs@plt+0x52298>
   56c1c:	ldrb	r3, [r6, #39]	; 0x27
   56c20:	ldr	r1, [pc, #320]	; 56d68 <fputs@plt+0x52454>
   56c24:	and	r0, r3, #3
   56c28:	tst	r3, #4
   56c2c:	add	r1, pc, r1
   56c30:	addeq	r6, r6, #4
   56c34:	add	r3, r1, r0, lsl #4
   56c38:	ldrne	r6, [r6, #4]
   56c3c:	ldr	r3, [r3, #4]
   56c40:	mul	r2, r3, r2
   56c44:	ldr	r3, [r6, r2]
   56c48:	str	r3, [r5, #4]
   56c4c:	b	56bac <fputs@plt+0x52298>
   56c50:	ldr	r1, [r6, #32]
   56c54:	bl	568ac <fputs@plt+0x51f98>
   56c58:	str	r0, [r5]
   56c5c:	str	r0, [r6, #32]
   56c60:	ldr	r4, [r5]
   56c64:	b	56b9c <fputs@plt+0x52288>
   56c68:	ldr	r8, [r6, #4]
   56c6c:	ldr	r7, [r1, #4]
   56c70:	add	r3, r8, r4, lsl #4
   56c74:	ldr	r2, [r8, r4, lsl #4]
   56c78:	cmp	r2, r7
   56c7c:	beq	56c0c <fputs@plt+0x522f8>
   56c80:	ldr	r1, [r6, #28]
   56c84:	add	r0, r4, r1
   56c88:	sub	r0, r0, #1
   56c8c:	bl	61ae4 <fputs@plt+0x5d1d0>
   56c90:	mov	r3, r8
   56c94:	mov	r4, r1
   56c98:	b	56bfc <fputs@plt+0x522e8>
   56c9c:	ldr	r0, [pc, #200]	; 56d6c <fputs@plt+0x52458>
   56ca0:	movw	r2, #687	; 0x2af
   56ca4:	ldr	r1, [pc, #196]	; 56d70 <fputs@plt+0x5245c>
   56ca8:	ldr	r3, [pc, #196]	; 56d74 <fputs@plt+0x52460>
   56cac:	add	r0, pc, r0
   56cb0:	add	r1, pc, r1
   56cb4:	add	r3, pc, r3
   56cb8:	bl	5ac34 <fputs@plt+0x56320>
   56cbc:	ldr	r4, [r6, #40]	; 0x28
   56cc0:	cmn	r4, #1
   56cc4:	beq	56ba4 <fputs@plt+0x52290>
   56cc8:	tst	r3, #4
   56ccc:	addeq	r3, r6, #4
   56cd0:	ldrne	r3, [r6, #4]
   56cd4:	add	r3, r3, r4, lsl #4
   56cd8:	b	56c0c <fputs@plt+0x522f8>
   56cdc:	ldr	r0, [pc, #148]	; 56d78 <fputs@plt+0x52464>
   56ce0:	movw	r2, #657	; 0x291
   56ce4:	ldr	r1, [pc, #144]	; 56d7c <fputs@plt+0x52468>
   56ce8:	ldr	r3, [pc, #144]	; 56d80 <fputs@plt+0x5246c>
   56cec:	add	r0, pc, r0
   56cf0:	add	r1, pc, r1
   56cf4:	add	r3, pc, r3
   56cf8:	bl	5ac34 <fputs@plt+0x56320>
   56cfc:	ldr	r0, [pc, #128]	; 56d84 <fputs@plt+0x52470>
   56d00:	movw	r2, #675	; 0x2a3
   56d04:	ldr	r1, [pc, #124]	; 56d88 <fputs@plt+0x52474>
   56d08:	ldr	r3, [pc, #124]	; 56d8c <fputs@plt+0x52478>
   56d0c:	add	r0, pc, r0
   56d10:	add	r1, pc, r1
   56d14:	add	r3, pc, r3
   56d18:	bl	5ac34 <fputs@plt+0x56320>
   56d1c:	ldr	r0, [pc, #108]	; 56d90 <fputs@plt+0x5247c>
   56d20:	movw	r2, #607	; 0x25f
   56d24:	ldr	r1, [pc, #104]	; 56d94 <fputs@plt+0x52480>
   56d28:	ldr	r3, [pc, #104]	; 56d98 <fputs@plt+0x52484>
   56d2c:	add	r0, pc, r0
   56d30:	add	r1, pc, r1
   56d34:	add	r3, pc, r3
   56d38:	bl	5ac34 <fputs@plt+0x56320>
   56d3c:	ldr	r0, [pc, #88]	; 56d9c <fputs@plt+0x52488>
   56d40:	movw	r2, #631	; 0x277
   56d44:	ldr	r1, [pc, #84]	; 56da0 <fputs@plt+0x5248c>
   56d48:	ldr	r3, [pc, #84]	; 56da4 <fputs@plt+0x52490>
   56d4c:	add	r0, pc, r0
   56d50:	add	r1, pc, r1
   56d54:	add	r3, pc, r3
   56d58:	bl	5ac34 <fputs@plt+0x56320>
   56d5c:	andeq	r4, r3, r0, lsr #30
   56d60:	andeq	r4, r3, r8, ror #29
   56d64:	muleq	r3, ip, lr
   56d68:	andeq	r4, r3, ip, asr #27
   56d6c:	strdeq	ip, [r1], -r4
   56d70:			; <UNDEFINED> instruction: 0x0001cfb0
   56d74:			; <UNDEFINED> instruction: 0x0001d3b4
   56d78:	andeq	r3, r1, ip, ror #28
   56d7c:	andeq	ip, r1, r0, ror pc
   56d80:	andeq	sp, r1, r4, ror r3
   56d84:	andeq	ip, r1, r8, lsl #31
   56d88:	andeq	ip, r1, r0, asr pc
   56d8c:	andeq	sp, r1, r4, asr r3
   56d90:	andeq	r3, r1, ip, lsr #28
   56d94:	andeq	ip, r1, r0, lsr pc
   56d98:	andeq	sp, r1, r0, lsl r3
   56d9c:	andeq	ip, r1, ip, lsr #30
   56da0:	andeq	ip, r1, r0, lsl pc
   56da4:	strdeq	sp, [r1], -r0
   56da8:	ldr	r3, [pc, #112]	; 56e20 <fputs@plt+0x5250c>
   56dac:	cmp	r0, #0
   56db0:	ldr	ip, [pc, #108]	; 56e24 <fputs@plt+0x52510>
   56db4:	mvn	r1, #1
   56db8:	add	r3, pc, r3
   56dbc:	mov	r2, #0
   56dc0:	push	{r4, lr}
   56dc4:	sub	sp, sp, #16
   56dc8:	ldr	r4, [r3, ip]
   56dcc:	stmib	sp, {r1, r2}
   56dd0:	ldr	r3, [r4]
   56dd4:	str	r3, [sp, #12]
   56dd8:	beq	56df4 <fputs@plt+0x524e0>
   56ddc:	ldrb	r3, [r0, #39]	; 0x27
   56de0:	tst	r3, #4
   56de4:	ubfxeq	r3, r3, #3, #3
   56de8:	ldrne	r3, [r0, #24]
   56dec:	cmp	r3, #0
   56df0:	bne	56e10 <fputs@plt+0x524fc>
   56df4:	mvn	r0, #0
   56df8:	ldr	r2, [sp, #12]
   56dfc:	ldr	r3, [r4]
   56e00:	cmp	r2, r3
   56e04:	bne	56e1c <fputs@plt+0x52508>
   56e08:	add	sp, sp, #16
   56e0c:	pop	{r4, pc}
   56e10:	add	r1, sp, #4
   56e14:	bl	56a84 <fputs@plt+0x52170>
   56e18:	b	56df8 <fputs@plt+0x524e4>
   56e1c:	bl	453c <__stack_chk_fail@plt>
   56e20:	ldrdeq	r4, [r3], -r8
   56e24:	andeq	r0, r0, r0, lsr r4
   56e28:	push	{r4, r5, r6, lr}
   56e2c:	mov	r5, r1
   56e30:	ldrb	r3, [r0, #39]	; 0x27
   56e34:	mov	r4, r0
   56e38:	ldr	r6, [pc, #88]	; 56e98 <fputs@plt+0x52584>
   56e3c:	tst	r3, #4
   56e40:	and	r3, r3, #3
   56e44:	add	r6, pc, r6
   56e48:	addeq	r2, r0, #4
   56e4c:	add	r3, r6, r3, lsl #4
   56e50:	ldrne	r2, [r0, #4]
   56e54:	ldr	r3, [r3, #4]
   56e58:	mul	r3, r3, r1
   56e5c:	ldr	r1, [r2, r3]
   56e60:	bl	56840 <fputs@plt+0x51f2c>
   56e64:	cmp	r5, r0
   56e68:	bcc	56e74 <fputs@plt+0x52560>
   56e6c:	rsb	r0, r0, r5
   56e70:	pop	{r4, r5, r6, pc}
   56e74:	ldrb	r3, [r4, #39]	; 0x27
   56e78:	rsb	r0, r0, r5
   56e7c:	tst	r3, #4
   56e80:	andeq	r3, r3, #3
   56e84:	ldrne	r3, [r4, #28]
   56e88:	addeq	r6, r6, r3, lsl #4
   56e8c:	ldreq	r3, [r6, #12]
   56e90:	add	r0, r0, r3
   56e94:	pop	{r4, r5, r6, pc}
   56e98:			; <UNDEFINED> instruction: 0x00034bb4
   56e9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   56ea0:	mov	r6, r0
   56ea4:	ldrb	r3, [r0, #39]	; 0x27
   56ea8:	mov	r4, r1
   56eac:	mov	r9, r2
   56eb0:	tst	r3, #4
   56eb4:	and	r3, r3, #3
   56eb8:	beq	56fa8 <fputs@plt+0x52694>
   56ebc:	ldr	r1, [pc, #312]	; 56ffc <fputs@plt+0x526e8>
   56ec0:	ldr	r2, [r0, #28]
   56ec4:	add	r1, pc, r1
   56ec8:	add	r3, r1, r3, lsl #4
   56ecc:	ldr	r1, [r0, #4]
   56ed0:	ldr	r7, [r3, #4]
   56ed4:	mov	r3, r2
   56ed8:	mla	r7, r7, r2, r1
   56edc:	cmp	r4, r3
   56ee0:	bcs	56fdc <fputs@plt+0x526c8>
   56ee4:	ldrb	r3, [r7, r4]
   56ee8:	cmp	r3, #255	; 0xff
   56eec:	beq	56fa0 <fputs@plt+0x5268c>
   56ef0:	ldr	sl, [pc, #264]	; 57000 <fputs@plt+0x526ec>
   56ef4:	mov	r5, #0
   56ef8:	ldr	r8, [pc, #260]	; 57004 <fputs@plt+0x526f0>
   56efc:	add	sl, pc, sl
   56f00:	add	r8, pc, r8
   56f04:	b	56f24 <fputs@plt+0x52610>
   56f08:	ldr	r1, [r6, #28]
   56f0c:	bl	61ae4 <fputs@plt+0x5d1d0>
   56f10:	add	r5, r5, #1
   56f14:	ldrb	r3, [r7, r1]
   56f18:	mov	r4, r1
   56f1c:	cmp	r3, #255	; 0xff
   56f20:	beq	56fa0 <fputs@plt+0x5268c>
   56f24:	cmp	r3, #252	; 0xfc
   56f28:	bhi	56fcc <fputs@plt+0x526b8>
   56f2c:	mov	r0, r3
   56f30:	cmp	r5, r0
   56f34:	bhi	56fa0 <fputs@plt+0x5268c>
   56f38:	beq	56f5c <fputs@plt+0x52648>
   56f3c:	ldrb	r3, [r6, #39]	; 0x27
   56f40:	add	r0, r4, #1
   56f44:	tst	r3, #4
   56f48:	bne	56f08 <fputs@plt+0x525f4>
   56f4c:	and	r3, r3, #3
   56f50:	add	r3, r8, r3, lsl #4
   56f54:	ldr	r1, [r3, #12]
   56f58:	b	56f0c <fputs@plt+0x525f8>
   56f5c:	ldrb	r3, [r6, #39]	; 0x27
   56f60:	mov	r1, r9
   56f64:	ldr	r2, [r6]
   56f68:	tst	r3, #4
   56f6c:	and	r3, r3, #3
   56f70:	addeq	r0, r6, #4
   56f74:	add	r3, sl, r3, lsl #4
   56f78:	ldrne	r0, [r6, #4]
   56f7c:	ldr	r2, [r2, #4]
   56f80:	ldr	r3, [r3, #4]
   56f84:	mul	r3, r3, r4
   56f88:	ldr	r0, [r0, r3]
   56f8c:	blx	r2
   56f90:	cmp	r0, #0
   56f94:	bne	56f3c <fputs@plt+0x52628>
   56f98:	mov	r0, r4
   56f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   56fa0:	mvn	r0, #0
   56fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   56fa8:	ldr	r2, [pc, #88]	; 57008 <fputs@plt+0x526f4>
   56fac:	add	r7, r0, #4
   56fb0:	add	r2, pc, r2
   56fb4:	add	r3, r2, r3, lsl #4
   56fb8:	ldr	r2, [r3, #12]
   56fbc:	ldr	r1, [r3, #4]
   56fc0:	mov	r3, r2
   56fc4:	mla	r7, r1, r2, r7
   56fc8:	b	56edc <fputs@plt+0x525c8>
   56fcc:	mov	r0, r6
   56fd0:	mov	r1, r4
   56fd4:	bl	56e28 <fputs@plt+0x52514>
   56fd8:	b	56f30 <fputs@plt+0x5261c>
   56fdc:	ldr	r0, [pc, #40]	; 5700c <fputs@plt+0x526f8>
   56fe0:	mov	r2, #1216	; 0x4c0
   56fe4:	ldr	r1, [pc, #36]	; 57010 <fputs@plt+0x526fc>
   56fe8:	ldr	r3, [pc, #36]	; 57014 <fputs@plt+0x52700>
   56fec:	add	r0, pc, r0
   56ff0:	add	r1, pc, r1
   56ff4:	add	r3, pc, r3
   56ff8:	bl	5ac34 <fputs@plt+0x56320>
   56ffc:	andeq	r4, r3, r4, lsr fp
   57000:	strdeq	r4, [r3], -ip
   57004:	strdeq	r4, [r3], -r8
   57008:	andeq	r4, r3, r8, asr #20
   5700c:	andeq	ip, r1, ip, asr #25
   57010:	andeq	ip, r1, r0, ror ip
   57014:	andeq	ip, r1, r8, lsr #23
   57018:	push	{r3, lr}
   5701c:	mov	r2, #544	; 0x220
   57020:	ldr	r0, [pc, #20]	; 5703c <fputs@plt+0x52728>
   57024:	ldr	r1, [pc, #20]	; 57040 <fputs@plt+0x5272c>
   57028:	ldr	r3, [pc, #20]	; 57044 <fputs@plt+0x52730>
   5702c:	add	r0, pc, r0
   57030:	add	r1, pc, r1
   57034:	add	r3, pc, r3
   57038:	bl	5aef4 <fputs@plt+0x565e0>
   5703c:	andeq	ip, r1, r0, lsr #25
   57040:	andeq	ip, r1, r0, lsr ip
   57044:	andeq	sp, r1, r8, asr r0
   57048:	cmn	r2, #5
   5704c:	push	{r3, lr}
   57050:	bhi	57080 <fputs@plt+0x5276c>
   57054:	ldrb	r3, [r0, #39]	; 0x27
   57058:	ldr	r1, [pc, #84]	; 570b4 <fputs@plt+0x527a0>
   5705c:	tst	r3, #4
   57060:	and	r3, r3, #3
   57064:	add	r1, pc, r1
   57068:	addeq	r0, r0, #4
   5706c:	add	r3, r1, r3, lsl #4
   57070:	ldrne	r0, [r0, #4]
   57074:	ldr	r3, [r3, #4]
   57078:	mla	r0, r3, r2, r0
   5707c:	pop	{r3, pc}
   57080:	cmn	r2, #3
   57084:	bhi	57094 <fputs@plt+0x52780>
   57088:	add	r2, r2, #4
   5708c:	add	r0, r1, r2, lsl #4
   57090:	pop	{r3, pc}
   57094:	ldr	r0, [pc, #28]	; 570b8 <fputs@plt+0x527a4>
   57098:	mov	r2, #432	; 0x1b0
   5709c:	ldr	r1, [pc, #24]	; 570bc <fputs@plt+0x527a8>
   570a0:	ldr	r3, [pc, #24]	; 570c0 <fputs@plt+0x527ac>
   570a4:	add	r0, pc, r0
   570a8:	add	r1, pc, r1
   570ac:	add	r3, pc, r3
   570b0:	bl	5aef4 <fputs@plt+0x565e0>
   570b4:	muleq	r3, r4, r9
   570b8:	andeq	ip, r1, r0, asr #24
   570bc:			; <UNDEFINED> instruction: 0x0001cbb8
   570c0:	andeq	ip, r1, r0, asr fp
   570c4:	cmp	r2, r3
   570c8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   570cc:	mov	r5, r3
   570d0:	mov	r6, r2
   570d4:	mov	r4, r0
   570d8:	mov	r7, r1
   570dc:	beq	57180 <fputs@plt+0x5286c>
   570e0:	bl	57048 <fputs@plt+0x52734>
   570e4:	mov	r1, r7
   570e8:	mov	r2, r5
   570ec:	mov	r8, r0
   570f0:	mov	r0, r4
   570f4:	bl	57048 <fputs@plt+0x52734>
   570f8:	ldrb	r2, [r4, #39]	; 0x27
   570fc:	ldr	r3, [pc, #156]	; 571a0 <fputs@plt+0x5288c>
   57100:	mov	r1, r8
   57104:	and	r2, r2, #3
   57108:	add	r3, pc, r3
   5710c:	add	r3, r3, r2, lsl #4
   57110:	ldr	r2, [r3, #4]
   57114:	mov	r9, r0
   57118:	bl	42f0 <memcpy@plt>
   5711c:	ldrb	r3, [r4, #39]	; 0x27
   57120:	and	r3, r3, #3
   57124:	cmp	r3, #1
   57128:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   5712c:	ldr	r2, [r9, #8]
   57130:	cmn	r2, #1
   57134:	beq	57148 <fputs@plt+0x52834>
   57138:	mov	r0, r4
   5713c:	mov	r1, r7
   57140:	bl	57048 <fputs@plt+0x52734>
   57144:	str	r5, [r0, #12]
   57148:	ldr	r2, [r9, #12]
   5714c:	cmn	r2, #1
   57150:	beq	57164 <fputs@plt+0x52850>
   57154:	mov	r1, r7
   57158:	mov	r0, r4
   5715c:	bl	57048 <fputs@plt+0x52734>
   57160:	str	r5, [r0, #8]
   57164:	ldr	r3, [r4, #40]	; 0x28
   57168:	cmp	r3, r6
   5716c:	ldr	r3, [r4, #44]	; 0x2c
   57170:	streq	r5, [r4, #40]	; 0x28
   57174:	cmp	r3, r6
   57178:	streq	r5, [r4, #44]	; 0x2c
   5717c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   57180:	ldr	r0, [pc, #28]	; 571a4 <fputs@plt+0x52890>
   57184:	movw	r2, #493	; 0x1ed
   57188:	ldr	r1, [pc, #24]	; 571a8 <fputs@plt+0x52894>
   5718c:	ldr	r3, [pc, #24]	; 571ac <fputs@plt+0x52898>
   57190:	add	r0, pc, r0
   57194:	add	r1, pc, r1
   57198:	add	r3, pc, r3
   5719c:	bl	5ac34 <fputs@plt+0x56320>
   571a0:	strdeq	r4, [r3], -r0
   571a4:	andeq	lr, r0, r0, lsl #27
   571a8:	andeq	ip, r1, ip, asr #21
   571ac:	muleq	r1, r8, lr
   571b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   571b4:	mov	r5, r0
   571b8:	ldrb	fp, [r0, #39]	; 0x27
   571bc:	sub	sp, sp, #20
   571c0:	mov	r4, r1
   571c4:	mov	r8, r2
   571c8:	tst	fp, #4
   571cc:	beq	573c4 <fputs@plt+0x52ab0>
   571d0:	ldr	r0, [pc, #624]	; 57448 <fputs@plt+0x52b34>
   571d4:	and	r1, fp, #3
   571d8:	ldr	r2, [r5, #4]
   571dc:	add	r0, pc, r0
   571e0:	ldr	r9, [r5, #28]
   571e4:	add	r1, r0, r1, lsl #4
   571e8:	ldr	r1, [r1, #4]
   571ec:	mla	r9, r9, r1, r2
   571f0:	ldrb	r6, [r9, r4]
   571f4:	add	r2, r6, #2
   571f8:	uxtb	r2, r2
   571fc:	cmp	r2, #1
   57200:	bls	5731c <fputs@plt+0x52a08>
   57204:	ldr	r0, [pc, #576]	; 5744c <fputs@plt+0x52b38>
   57208:	mov	ip, #0
   5720c:	ldr	r1, [pc, #572]	; 57450 <fputs@plt+0x52b3c>
   57210:	ldr	sl, [pc, #572]	; 57454 <fputs@plt+0x52b40>
   57214:	add	r0, pc, r0
   57218:	add	r1, pc, r1
   5721c:	str	r0, [sp, #8]
   57220:	str	r1, [sp, #12]
   57224:	add	sl, pc, sl
   57228:	b	572e0 <fputs@plt+0x529cc>
   5722c:	and	r1, fp, #3
   57230:	ldr	r0, [sp, #12]
   57234:	ldr	r2, [r5, #4]
   57238:	add	r1, r0, r1, lsl #4
   5723c:	ldr	r3, [r5, #28]
   57240:	ldr	r1, [r1, #4]
   57244:	mla	r3, r3, r1, r2
   57248:	cmn	ip, #1
   5724c:	moveq	ip, #255	; 0xff
   57250:	add	r3, r3, r4
   57254:	beq	57264 <fputs@plt+0x52950>
   57258:	cmp	ip, #253	; 0xfd
   5725c:	movcs	ip, #253	; 0xfd
   57260:	uxtb	ip, ip
   57264:	strb	ip, [r3]
   57268:	mov	r0, r5
   5726c:	mov	r1, r8
   57270:	mov	r2, r4
   57274:	mvn	r3, #2
   57278:	bl	570c4 <fputs@plt+0x527b0>
   5727c:	mov	r0, r5
   57280:	mov	r1, r8
   57284:	mvn	r2, #3
   57288:	mov	r3, r4
   5728c:	bl	570c4 <fputs@plt+0x527b0>
   57290:	mov	r0, r5
   57294:	mov	r1, r8
   57298:	mvn	r2, #2
   5729c:	mvn	r3, #3
   572a0:	bl	570c4 <fputs@plt+0x527b0>
   572a4:	ldrb	fp, [r5, #39]	; 0x27
   572a8:	tst	fp, #4
   572ac:	add	r0, r4, #1
   572b0:	andeq	r2, fp, #3
   572b4:	ldrne	r1, [r5, #28]
   572b8:	addeq	r2, sl, r2, lsl #4
   572bc:	ldreq	r1, [r2, #12]
   572c0:	bl	61ae4 <fputs@plt+0x5d1d0>
   572c4:	add	ip, r7, #1
   572c8:	ldrb	r6, [r9, r1]
   572cc:	mov	r4, r1
   572d0:	add	r2, r6, #2
   572d4:	uxtb	r2, r2
   572d8:	cmp	r2, #1
   572dc:	bls	57320 <fputs@plt+0x52a0c>
   572e0:	cmp	r6, #253	; 0xfd
   572e4:	beq	57428 <fputs@plt+0x52b14>
   572e8:	mov	r7, r6
   572ec:	cmp	r7, ip
   572f0:	movcs	r7, ip
   572f4:	bcs	572a8 <fputs@plt+0x52994>
   572f8:	tst	fp, #4
   572fc:	bne	5722c <fputs@plt+0x52918>
   57300:	ldr	r1, [sp, #8]
   57304:	and	r3, fp, #3
   57308:	add	r2, r5, #4
   5730c:	add	r3, r1, r3, lsl #4
   57310:	ldr	r1, [r3, #4]
   57314:	ldr	r3, [r3, #12]
   57318:	b	57244 <fputs@plt+0x52930>
   5731c:	mov	ip, #0
   57320:	cmp	r6, #254	; 0xfe
   57324:	beq	573e4 <fputs@plt+0x52ad0>
   57328:	tst	fp, #4
   5732c:	beq	573a4 <fputs@plt+0x52a90>
   57330:	ldr	r2, [r5, #32]
   57334:	and	r1, fp, #3
   57338:	ldr	r0, [r5, #4]
   5733c:	cmp	r2, r4
   57340:	ldr	r2, [pc, #272]	; 57458 <fputs@plt+0x52b44>
   57344:	strhi	r4, [r5, #32]
   57348:	add	r2, pc, r2
   5734c:	add	r3, r2, r1, lsl #4
   57350:	ldr	r2, [r5, #28]
   57354:	ldr	r1, [r3, #4]
   57358:	mla	r2, r2, r1, r0
   5735c:	cmn	ip, #1
   57360:	moveq	ip, #255	; 0xff
   57364:	add	r2, r2, r4
   57368:	beq	57378 <fputs@plt+0x52a64>
   5736c:	cmp	ip, #253	; 0xfd
   57370:	movcs	ip, #253	; 0xfd
   57374:	uxtb	ip, ip
   57378:	strb	ip, [r2]
   5737c:	mov	r0, r5
   57380:	mov	r3, r4
   57384:	mov	r1, r8
   57388:	mvn	r2, #3
   5738c:	bl	570c4 <fputs@plt+0x527b0>
   57390:	cmp	r6, #254	; 0xfe
   57394:	movne	r0, #0
   57398:	beq	57408 <fputs@plt+0x52af4>
   5739c:	add	sp, sp, #20
   573a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   573a4:	ldr	r2, [pc, #176]	; 5745c <fputs@plt+0x52b48>
   573a8:	and	r1, fp, #3
   573ac:	add	r0, r5, #4
   573b0:	add	r2, pc, r2
   573b4:	add	r3, r2, r1, lsl #4
   573b8:	ldr	r1, [r3, #4]
   573bc:	ldr	r2, [r3, #12]
   573c0:	b	57358 <fputs@plt+0x52a44>
   573c4:	ldr	r1, [pc, #148]	; 57460 <fputs@plt+0x52b4c>
   573c8:	and	ip, fp, #3
   573cc:	add	r2, r0, #4
   573d0:	add	r1, pc, r1
   573d4:	add	r0, r1, ip, lsl #4
   573d8:	ldr	r1, [r0, #4]
   573dc:	ldr	r9, [r0, #12]
   573e0:	b	571ec <fputs@plt+0x528d8>
   573e4:	mov	r0, r5
   573e8:	mov	r1, r8
   573ec:	mov	r2, r4
   573f0:	mvn	r3, #2
   573f4:	str	ip, [sp, #4]
   573f8:	bl	570c4 <fputs@plt+0x527b0>
   573fc:	ldrb	fp, [r5, #39]	; 0x27
   57400:	ldr	ip, [sp, #4]
   57404:	b	57328 <fputs@plt+0x52a14>
   57408:	mov	r0, r5
   5740c:	mov	r1, r8
   57410:	mvn	r2, #2
   57414:	mvn	r3, #3
   57418:	bl	570c4 <fputs@plt+0x527b0>
   5741c:	mov	r0, #1
   57420:	add	sp, sp, #20
   57424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57428:	mov	r0, r5
   5742c:	mov	r1, r4
   57430:	str	ip, [sp, #4]
   57434:	bl	56e28 <fputs@plt+0x52514>
   57438:	ldrb	fp, [r5, #39]	; 0x27
   5743c:	ldr	ip, [sp, #4]
   57440:	mov	r7, r0
   57444:	b	572ec <fputs@plt+0x529d8>
   57448:	andeq	r4, r3, ip, lsl r8
   5744c:	andeq	r4, r3, r4, ror #15
   57450:	andeq	r4, r3, r0, ror #15
   57454:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   57458:			; <UNDEFINED> instruction: 0x000346b0
   5745c:	andeq	r4, r3, r8, asr #12
   57460:	andeq	r4, r3, r8, lsr #12
   57464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57468:	sub	sp, sp, #12
   5746c:	ldrb	r8, [r0, #39]	; 0x27
   57470:	mov	r4, r0
   57474:	mov	r6, r1
   57478:	ubfx	r7, r8, #2, #1
   5747c:	and	r2, r8, #3
   57480:	cmp	r7, #0
   57484:	str	r2, [sp]
   57488:	beq	57674 <fputs@plt+0x52d60>
   5748c:	ldr	r3, [r0, #4]
   57490:	ldr	r0, [sp]
   57494:	ldr	r2, [pc, #932]	; 57840 <fputs@plt+0x52f2c>
   57498:	ldr	r9, [r4, #28]
   5749c:	add	r2, pc, r2
   574a0:	lsl	sl, r0, #4
   574a4:	add	r2, r2, sl
   574a8:	ldr	r2, [r2, #4]
   574ac:	str	r2, [sp, #4]
   574b0:	ldr	r2, [sp, #4]
   574b4:	mla	r9, r9, r2, r3
   574b8:	ldrb	r3, [r9, r6]
   574bc:	cmp	r3, #255	; 0xff
   574c0:	beq	57820 <fputs@plt+0x52f0c>
   574c4:	cmp	r7, #0
   574c8:	add	fp, r6, #1
   574cc:	beq	57660 <fputs@plt+0x52d4c>
   574d0:	ldr	r1, [r4, #28]
   574d4:	mov	r0, fp
   574d8:	bl	61ae4 <fputs@plt+0x5d1d0>
   574dc:	ldrb	r3, [r9, r1]
   574e0:	mov	r5, r1
   574e4:	sub	r3, r3, #1
   574e8:	uxtb	r3, r3
   574ec:	cmp	r3, #253	; 0xfd
   574f0:	bhi	57540 <fputs@plt+0x52c2c>
   574f4:	ldr	r3, [pc, #840]	; 57844 <fputs@plt+0x52f30>
   574f8:	cmp	r6, r1
   574fc:	add	r3, pc, r3
   57500:	add	sl, r3, sl
   57504:	bne	57514 <fputs@plt+0x52c00>
   57508:	b	577d0 <fputs@plt+0x52ebc>
   5750c:	cmp	r6, r5
   57510:	beq	577d0 <fputs@plt+0x52ebc>
   57514:	cmp	r7, #0
   57518:	add	r0, r5, #1
   5751c:	ldrne	r1, [r4, #28]
   57520:	ldreq	r1, [sl, #12]
   57524:	bl	61ae4 <fputs@plt+0x5d1d0>
   57528:	ldrb	r3, [r9, r1]
   5752c:	mov	r5, r1
   57530:	sub	r3, r3, #1
   57534:	uxtb	r3, r3
   57538:	cmp	r3, #253	; 0xfd
   5753c:	bls	5750c <fputs@plt+0x52bf8>
   57540:	ldr	r3, [sp]
   57544:	cmp	r3, #1
   57548:	beq	57744 <fputs@plt+0x52e30>
   5754c:	cmp	r7, #0
   57550:	bne	5769c <fputs@plt+0x52d88>
   57554:	ldr	r3, [pc, #748]	; 57848 <fputs@plt+0x52f34>
   57558:	and	r2, r8, #3
   5755c:	add	r3, pc, r3
   57560:	add	r3, r3, r2, lsl #4
   57564:	ldr	r1, [r3, #12]
   57568:	mov	r0, fp
   5756c:	bl	61ae4 <fputs@plt+0x5d1d0>
   57570:	cmp	r1, r5
   57574:	mov	sl, r1
   57578:	beq	576ac <fputs@plt+0x52d98>
   5757c:	ldr	fp, [pc, #712]	; 5784c <fputs@plt+0x52f38>
   57580:	ldr	r1, [pc, #712]	; 57850 <fputs@plt+0x52f3c>
   57584:	ldr	r2, [pc, #712]	; 57854 <fputs@plt+0x52f40>
   57588:	add	fp, pc, fp
   5758c:	add	r1, pc, r1
   57590:	str	r1, [sp]
   57594:	add	r2, pc, r2
   57598:	str	r2, [sp, #4]
   5759c:	b	575f8 <fputs@plt+0x52ce4>
   575a0:	and	r1, r3, #3
   575a4:	ldr	r0, [sp]
   575a8:	ldr	r2, [r4, #4]
   575ac:	add	r1, r0, r1, lsl #4
   575b0:	ldr	r3, [r4, #28]
   575b4:	ldr	r1, [r1, #4]
   575b8:	mla	r3, r3, r1, r2
   575bc:	add	r0, sl, #1
   575c0:	strb	r7, [r3, r6]
   575c4:	ldrb	r8, [r4, #39]	; 0x27
   575c8:	ubfx	r7, r8, #2, #1
   575cc:	cmp	r7, #0
   575d0:	andeq	r3, r8, #3
   575d4:	ldreq	r1, [sp, #4]
   575d8:	ldrne	r1, [r4, #28]
   575dc:	addeq	r3, r1, r3, lsl #4
   575e0:	ldreq	r1, [r3, #12]
   575e4:	bl	61ae4 <fputs@plt+0x5d1d0>
   575e8:	cmp	r1, r5
   575ec:	beq	576b0 <fputs@plt+0x52d9c>
   575f0:	mov	r6, sl
   575f4:	mov	sl, r1
   575f8:	ldrb	r3, [r9, sl]
   575fc:	cmp	r3, #255	; 0xff
   57600:	beq	576a4 <fputs@plt+0x52d90>
   57604:	cmp	r3, #252	; 0xfc
   57608:	bhi	57810 <fputs@plt+0x52efc>
   5760c:	mov	r0, r3
   57610:	cmp	r0, #0
   57614:	beq	577f0 <fputs@plt+0x52edc>
   57618:	sub	r7, r0, #1
   5761c:	cmp	r7, #253	; 0xfd
   57620:	movcs	r7, #253	; 0xfd
   57624:	uxtb	r7, r7
   57628:	mov	r3, r6
   5762c:	mov	r0, r4
   57630:	mov	r1, #0
   57634:	mov	r2, sl
   57638:	bl	570c4 <fputs@plt+0x527b0>
   5763c:	ldrb	r3, [r4, #39]	; 0x27
   57640:	tst	r3, #4
   57644:	bne	575a0 <fputs@plt+0x52c8c>
   57648:	and	r3, r3, #3
   5764c:	add	r2, r4, #4
   57650:	add	r3, fp, r3, lsl #4
   57654:	ldr	r1, [r3, #4]
   57658:	ldr	r3, [r3, #12]
   5765c:	b	575b8 <fputs@plt+0x52ca4>
   57660:	ldr	r3, [pc, #496]	; 57858 <fputs@plt+0x52f44>
   57664:	add	r3, pc, r3
   57668:	add	r3, r3, sl
   5766c:	ldr	r1, [r3, #12]
   57670:	b	574d4 <fputs@plt+0x52bc0>
   57674:	add	r3, r0, #4
   57678:	ldr	r0, [sp]
   5767c:	ldr	r2, [pc, #472]	; 5785c <fputs@plt+0x52f48>
   57680:	lsl	sl, r0, #4
   57684:	add	r2, pc, r2
   57688:	add	r2, r2, sl
   5768c:	ldr	r1, [r2, #4]
   57690:	ldr	r9, [r2, #12]
   57694:	str	r1, [sp, #4]
   57698:	b	574b0 <fputs@plt+0x52b9c>
   5769c:	ldr	r1, [r4, #28]
   576a0:	b	57568 <fputs@plt+0x52c54>
   576a4:	mov	r7, #253	; 0xfd
   576a8:	b	57628 <fputs@plt+0x52d14>
   576ac:	mov	sl, r6
   576b0:	ldr	r5, [pc, #424]	; 57860 <fputs@plt+0x52f4c>
   576b4:	and	r8, r8, #3
   576b8:	cmp	r7, #0
   576bc:	mov	r1, #0
   576c0:	add	r5, pc, r5
   576c4:	addeq	r0, r4, #4
   576c8:	add	r8, r5, r8, lsl #4
   576cc:	ldrne	r0, [r4, #4]
   576d0:	ldr	r2, [r8, #4]
   576d4:	mla	r0, r2, sl, r0
   576d8:	bl	4014 <memset@plt>
   576dc:	ldrb	r3, [r4, #39]	; 0x27
   576e0:	tst	r3, #4
   576e4:	andne	r1, r3, #3
   576e8:	andeq	r3, r3, #3
   576ec:	ldrne	r2, [r4, #4]
   576f0:	addeq	r2, r4, #4
   576f4:	addeq	r5, r5, r3, lsl #4
   576f8:	ldrne	r3, [r4, #28]
   576fc:	ldreq	r1, [r5, #4]
   57700:	ldreq	r3, [r5, #12]
   57704:	addne	r5, r5, r1, lsl #4
   57708:	ldrne	r1, [r5, #4]
   5770c:	mla	r3, r3, r1, r2
   57710:	mvn	r2, #0
   57714:	strb	r2, [r3, sl]
   57718:	ldrb	r3, [r4, #39]	; 0x27
   5771c:	tst	r3, #4
   57720:	ubfxeq	r2, r3, #3, #3
   57724:	ldrne	r3, [r4, #24]
   57728:	addeq	r2, r2, #7
   5772c:	bfieq	r3, r2, #3, #3
   57730:	strbeq	r3, [r4, #39]	; 0x27
   57734:	addne	r3, r3, r2
   57738:	strne	r3, [r4, #24]
   5773c:	add	sp, sp, #12
   57740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57744:	cmp	r7, #0
   57748:	ldr	r2, [sp, #4]
   5774c:	addeq	r1, r4, #4
   57750:	ldrne	r1, [r4, #4]
   57754:	mla	r3, r6, r2, r1
   57758:	ldr	r2, [r3, #8]
   5775c:	cmn	r2, #1
   57760:	ldrne	r0, [sp, #4]
   57764:	ldreq	r2, [r3, #12]
   57768:	mlane	r2, r0, r2, r1
   5776c:	ldrne	r1, [r3, #12]
   57770:	streq	r2, [r4, #44]	; 0x2c
   57774:	strne	r1, [r2, #12]
   57778:	ldrbne	r8, [r4, #39]	; 0x27
   5777c:	ldr	r2, [r3, #12]
   57780:	ubfxne	r7, r8, #2, #1
   57784:	cmn	r2, #1
   57788:	beq	577c4 <fputs@plt+0x52eb0>
   5778c:	ldr	r1, [pc, #208]	; 57864 <fputs@plt+0x52f50>
   57790:	and	r8, r8, #3
   57794:	cmp	r7, #0
   57798:	ldr	r3, [r3, #8]
   5779c:	add	r1, pc, r1
   577a0:	addeq	r0, r4, #4
   577a4:	add	r1, r1, r8, lsl #4
   577a8:	ldrne	r0, [r4, #4]
   577ac:	ldr	r1, [r1, #4]
   577b0:	mla	r2, r1, r2, r0
   577b4:	str	r3, [r2, #8]
   577b8:	ldrb	r8, [r4, #39]	; 0x27
   577bc:	ubfx	r7, r8, #2, #1
   577c0:	b	5754c <fputs@plt+0x52c38>
   577c4:	ldr	r3, [r3, #8]
   577c8:	str	r3, [r4, #40]	; 0x28
   577cc:	b	5754c <fputs@plt+0x52c38>
   577d0:	ldr	r0, [pc, #144]	; 57868 <fputs@plt+0x52f54>
   577d4:	movw	r2, #570	; 0x23a
   577d8:	ldr	r1, [pc, #140]	; 5786c <fputs@plt+0x52f58>
   577dc:	ldr	r3, [pc, #140]	; 57870 <fputs@plt+0x52f5c>
   577e0:	add	r0, pc, r0
   577e4:	add	r1, pc, r1
   577e8:	add	r3, pc, r3
   577ec:	bl	5ac34 <fputs@plt+0x56320>
   577f0:	ldr	r0, [pc, #124]	; 57874 <fputs@plt+0x52f60>
   577f4:	mov	r2, #592	; 0x250
   577f8:	ldr	r1, [pc, #120]	; 57878 <fputs@plt+0x52f64>
   577fc:	ldr	r3, [pc, #120]	; 5787c <fputs@plt+0x52f68>
   57800:	add	r0, pc, r0
   57804:	add	r1, pc, r1
   57808:	add	r3, pc, r3
   5780c:	bl	5ac34 <fputs@plt+0x56320>
   57810:	mov	r0, r4
   57814:	mov	r1, sl
   57818:	bl	56e28 <fputs@plt+0x52514>
   5781c:	b	57610 <fputs@plt+0x52cfc>
   57820:	ldr	r0, [pc, #88]	; 57880 <fputs@plt+0x52f6c>
   57824:	movw	r2, #553	; 0x229
   57828:	ldr	r1, [pc, #84]	; 57884 <fputs@plt+0x52f70>
   5782c:	ldr	r3, [pc, #84]	; 57888 <fputs@plt+0x52f74>
   57830:	add	r0, pc, r0
   57834:	add	r1, pc, r1
   57838:	add	r3, pc, r3
   5783c:	bl	5ac34 <fputs@plt+0x56320>
   57840:	andeq	r4, r3, ip, asr r5
   57844:	strdeq	r4, [r3], -ip
   57848:	muleq	r3, ip, r4
   5784c:	andeq	r4, r3, r0, ror r4
   57850:	andeq	r4, r3, ip, ror #8
   57854:	andeq	r4, r3, r4, ror #8
   57858:	muleq	r3, r4, r3
   5785c:	andeq	r4, r3, r4, ror r3
   57860:	andeq	r4, r3, r8, lsr r3
   57864:	andeq	r4, r3, ip, asr r2
   57868:	andeq	ip, r1, r4, lsr r5
   5786c:	andeq	ip, r1, ip, ror r4
   57870:	andeq	ip, r1, r4, lsr r8
   57874:	andeq	ip, r1, r4, lsr #10
   57878:	andeq	ip, r1, ip, asr r4
   5787c:	andeq	ip, r1, r4, lsl r8
   57880:	andeq	ip, r1, r4, asr #9
   57884:	andeq	ip, r1, ip, lsr #8
   57888:	andeq	ip, r1, r4, ror #15
   5788c:	ldr	r3, [pc, #1164]	; 57d20 <fputs@plt+0x5340c>
   57890:	ldr	r2, [pc, #1164]	; 57d24 <fputs@plt+0x53410>
   57894:	add	r3, pc, r3
   57898:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5789c:	subs	r5, r0, #0
   578a0:	ldr	r4, [r3, r2]
   578a4:	sub	sp, sp, #60	; 0x3c
   578a8:	ldr	r3, [r4]
   578ac:	str	r3, [sp, #52]	; 0x34
   578b0:	beq	57974 <fputs@plt+0x53060>
   578b4:	ldrb	r3, [r5, #39]	; 0x27
   578b8:	ldr	r6, [pc, #1128]	; 57d28 <fputs@plt+0x53414>
   578bc:	and	r7, r3, #3
   578c0:	ubfx	r9, r3, #2, #1
   578c4:	cmp	r9, #0
   578c8:	add	r6, pc, r6
   578cc:	lsl	r7, r7, #4
   578d0:	add	r6, r6, r7
   578d4:	bne	57948 <fputs@plt+0x53034>
   578d8:	ubfx	r3, r3, #3, #3
   578dc:	adds	r1, r1, r3
   578e0:	bcs	57954 <fputs@plt+0x53040>
   578e4:	ldr	r3, [r6, #12]
   578e8:	cmp	r1, r3
   578ec:	bls	5792c <fputs@plt+0x53018>
   578f0:	add	r8, r1, r1, lsr #2
   578f4:	cmp	r8, r1
   578f8:	bcc	57954 <fputs@plt+0x53040>
   578fc:	ldr	sl, [r6, #4]
   57900:	mvn	r0, #0
   57904:	add	sl, sl, #1
   57908:	mov	r1, sl
   5790c:	bl	618f8 <fputs@plt+0x5cfe4>
   57910:	cmp	r8, r0
   57914:	bhi	57954 <fputs@plt+0x53040>
   57918:	cmp	r9, #0
   5791c:	beq	5795c <fputs@plt+0x53048>
   57920:	ldr	r7, [r5, #28]
   57924:	cmp	r8, r7
   57928:	bhi	57994 <fputs@plt+0x53080>
   5792c:	mov	r0, #0
   57930:	ldr	r2, [sp, #52]	; 0x34
   57934:	ldr	r3, [r4]
   57938:	cmp	r2, r3
   5793c:	bne	57970 <fputs@plt+0x5305c>
   57940:	add	sp, sp, #60	; 0x3c
   57944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57948:	ldr	r3, [r5, #24]
   5794c:	adds	r1, r1, r3
   57950:	bcc	578f0 <fputs@plt+0x52fdc>
   57954:	mvn	r0, #11
   57958:	b	57930 <fputs@plt+0x5301c>
   5795c:	ldr	r3, [pc, #968]	; 57d2c <fputs@plt+0x53418>
   57960:	add	r3, pc, r3
   57964:	add	r7, r3, r7
   57968:	ldr	r7, [r7, #12]
   5796c:	b	57924 <fputs@plt+0x53010>
   57970:	bl	453c <__stack_chk_fail@plt>
   57974:	ldr	r0, [pc, #948]	; 57d30 <fputs@plt+0x5341c>
   57978:	movw	r2, #1083	; 0x43b
   5797c:	ldr	r1, [pc, #944]	; 57d34 <fputs@plt+0x53420>
   57980:	ldr	r3, [pc, #944]	; 57d38 <fputs@plt+0x53424>
   57984:	add	r0, pc, r0
   57988:	add	r1, pc, r1
   5798c:	add	r3, pc, r3
   57990:	bl	5ac34 <fputs@plt+0x56320>
   57994:	mul	r8, sl, r8
   57998:	mov	sl, #1
   5799c:	cmp	r8, #70	; 0x46
   579a0:	movcc	r8, #70	; 0x46
   579a4:	cmp	r9, #0
   579a8:	sub	r3, r8, #1
   579ac:	clz	r3, r3
   579b0:	ldrne	r0, [r5, #4]
   579b4:	rsb	r3, r3, #32
   579b8:	moveq	r0, r9
   579bc:	uxtb	r3, r3
   579c0:	lsl	sl, sl, r3
   579c4:	mov	r1, sl
   579c8:	bl	47a0 <realloc@plt>
   579cc:	subs	r9, r0, #0
   579d0:	beq	57954 <fputs@plt+0x53040>
   579d4:	ldrb	fp, [r5, #39]	; 0x27
   579d8:	ubfx	fp, fp, #2, #1
   579dc:	cmp	fp, #0
   579e0:	addne	r8, r5, #8
   579e4:	beq	57c9c <fputs@plt+0x53388>
   579e8:	ldr	r0, [pc, #844]	; 57d3c <fputs@plt+0x53428>
   579ec:	mov	r1, #16
   579f0:	add	r0, pc, r0
   579f4:	bl	5122c <fputs@plt+0x4c918>
   579f8:	ldr	r3, [pc, #832]	; 57d40 <fputs@plt+0x5342c>
   579fc:	mov	r2, #1
   57a00:	add	r3, pc, r3
   57a04:	strb	r2, [r3]
   57a08:	ldr	ip, [pc, #820]	; 57d44 <fputs@plt+0x53430>
   57a0c:	add	ip, pc, ip
   57a10:	ldm	ip!, {r0, r1, r2, r3}
   57a14:	str	r0, [r8]
   57a18:	mov	r0, sl
   57a1c:	str	r2, [r8, #8]
   57a20:	str	r1, [r8, #4]
   57a24:	str	r3, [r8, #12]
   57a28:	ldrb	r3, [r5, #39]	; 0x27
   57a2c:	str	r9, [r5, #4]
   57a30:	orr	r3, r3, #4
   57a34:	strb	r3, [r5, #39]	; 0x27
   57a38:	ldr	r1, [r6, #4]
   57a3c:	add	r1, r1, #1
   57a40:	bl	618f8 <fputs@plt+0x5cfe4>
   57a44:	ldrb	r3, [r5, #39]	; 0x27
   57a48:	ldr	r1, [pc, #760]	; 57d48 <fputs@plt+0x53434>
   57a4c:	cmp	r7, #0
   57a50:	and	ip, r3, #3
   57a54:	add	r1, pc, r1
   57a58:	add	r1, r1, ip, lsl #4
   57a5c:	ldr	sl, [r1, #4]
   57a60:	str	r0, [r5, #28]
   57a64:	ldr	r2, [r6, #4]
   57a68:	mla	sl, sl, r0, r9
   57a6c:	mul	ip, r2, r7
   57a70:	add	r1, r9, ip
   57a74:	beq	57cf0 <fputs@plt+0x533dc>
   57a78:	ldrb	r3, [r9, ip]
   57a7c:	cmp	r3, #254	; 0xfe
   57a80:	addne	r8, r7, sl
   57a84:	movne	r2, sl
   57a88:	bne	57a9c <fputs@plt+0x53188>
   57a8c:	b	57d00 <fputs@plt+0x533ec>
   57a90:	ldrb	r3, [r1, #1]!
   57a94:	cmp	r3, #254	; 0xfe
   57a98:	beq	57d00 <fputs@plt+0x533ec>
   57a9c:	cmp	r3, #255	; 0xff
   57aa0:	movne	r3, #254	; 0xfe
   57aa4:	moveq	r3, #255	; 0xff
   57aa8:	strb	r3, [r2], #1
   57aac:	cmp	r2, r8
   57ab0:	bne	57a90 <fputs@plt+0x5317c>
   57ab4:	ldrb	r3, [r5, #39]	; 0x27
   57ab8:	ldr	r2, [r6, #4]
   57abc:	tst	r3, #4
   57ac0:	beq	57c78 <fputs@plt+0x53364>
   57ac4:	ldr	r0, [pc, #640]	; 57d4c <fputs@plt+0x53438>
   57ac8:	and	r3, r3, #3
   57acc:	ldr	r1, [r5, #4]
   57ad0:	add	r0, pc, r0
   57ad4:	add	r0, r0, r3, lsl #4
   57ad8:	ldr	r3, [r5, #28]
   57adc:	ldr	r0, [r0, #4]
   57ae0:	mla	r0, r0, r7, r1
   57ae4:	rsb	r3, r7, r3
   57ae8:	mov	r1, #0
   57aec:	mul	r2, r2, r3
   57af0:	bl	4014 <memset@plt>
   57af4:	ldrb	r3, [r5, #39]	; 0x27
   57af8:	tst	r3, #4
   57afc:	ldrne	r2, [r5, #28]
   57b00:	bne	57b18 <fputs@plt+0x53204>
   57b04:	ldr	r2, [pc, #580]	; 57d50 <fputs@plt+0x5343c>
   57b08:	and	r3, r3, #3
   57b0c:	add	r2, pc, r2
   57b10:	add	r3, r2, r3, lsl #4
   57b14:	ldr	r2, [r3, #12]
   57b18:	mov	r0, r8
   57b1c:	rsb	r2, r7, r2
   57b20:	mov	r1, #255	; 0xff
   57b24:	bl	4014 <memset@plt>
   57b28:	cmp	r7, #0
   57b2c:	beq	57cf8 <fputs@plt+0x533e4>
   57b30:	ldr	ip, [pc, #540]	; 57d54 <fputs@plt+0x53440>
   57b34:	mov	r8, #0
   57b38:	add	fp, sp, #20
   57b3c:	mov	r9, r8
   57b40:	add	ip, pc, ip
   57b44:	str	ip, [sp, #4]
   57b48:	ldr	ip, [pc, #520]	; 57d58 <fputs@plt+0x53444>
   57b4c:	str	r4, [sp, #12]
   57b50:	add	ip, pc, ip
   57b54:	str	ip, [sp, #8]
   57b58:	b	57b68 <fputs@plt+0x53254>
   57b5c:	add	r9, r9, #1
   57b60:	cmp	r9, r7
   57b64:	beq	57c38 <fputs@plt+0x53324>
   57b68:	ldrb	r3, [sl], #1
   57b6c:	cmp	r3, #254	; 0xfe
   57b70:	bne	57b5c <fputs@plt+0x53248>
   57b74:	ldrb	r3, [r5, #39]	; 0x27
   57b78:	mov	r0, r5
   57b7c:	ldr	ip, [sp, #4]
   57b80:	tst	r3, #4
   57b84:	and	r3, r3, #3
   57b88:	addeq	r2, r5, #4
   57b8c:	add	r3, ip, r3, lsl #4
   57b90:	ldrne	r2, [r5, #4]
   57b94:	ldr	r3, [r3, #4]
   57b98:	mul	r3, r3, r9
   57b9c:	ldr	r1, [r2, r3]
   57ba0:	bl	56840 <fputs@plt+0x51f2c>
   57ba4:	cmp	r9, r0
   57ba8:	mov	r4, r0
   57bac:	moveq	r1, #0
   57bb0:	addeq	r8, r8, #1
   57bb4:	strbeq	r1, [sl, #-1]
   57bb8:	beq	57b5c <fputs@plt+0x53248>
   57bbc:	mov	r0, r5
   57bc0:	mvn	r3, #0
   57bc4:	mov	r1, fp
   57bc8:	strb	r3, [sl, #-1]
   57bcc:	mov	r2, r9
   57bd0:	mvn	r3, #3
   57bd4:	bl	570c4 <fputs@plt+0x527b0>
   57bd8:	ldrb	r3, [r5, #39]	; 0x27
   57bdc:	ldr	ip, [sp, #8]
   57be0:	mov	r1, #0
   57be4:	tst	r3, #4
   57be8:	and	r3, r3, #3
   57bec:	addeq	r0, r5, #4
   57bf0:	ldr	r2, [r6, #4]
   57bf4:	add	r3, ip, r3, lsl #4
   57bf8:	ldrne	r0, [r5, #4]
   57bfc:	ldr	r3, [r3, #4]
   57c00:	mla	r0, r3, r9, r0
   57c04:	bl	4014 <memset@plt>
   57c08:	mov	r1, r4
   57c0c:	mov	r0, r5
   57c10:	mov	r2, fp
   57c14:	bl	571b0 <fputs@plt+0x5289c>
   57c18:	add	r8, r8, #1
   57c1c:	cmp	r0, #0
   57c20:	beq	57b5c <fputs@plt+0x53248>
   57c24:	ldr	r1, [sp, #20]
   57c28:	mov	r0, r5
   57c2c:	bl	56840 <fputs@plt+0x51f2c>
   57c30:	mov	r1, r0
   57c34:	b	57c0c <fputs@plt+0x532f8>
   57c38:	ldr	r4, [sp, #12]
   57c3c:	ldrb	r3, [r5, #39]	; 0x27
   57c40:	tst	r3, #4
   57c44:	ubfxeq	r3, r3, #3, #3
   57c48:	ldrne	r3, [r5, #24]
   57c4c:	cmp	r8, r3
   57c50:	moveq	r0, #1
   57c54:	beq	57930 <fputs@plt+0x5301c>
   57c58:	ldr	r0, [pc, #252]	; 57d5c <fputs@plt+0x53448>
   57c5c:	movw	r2, #1202	; 0x4b2
   57c60:	ldr	r1, [pc, #248]	; 57d60 <fputs@plt+0x5344c>
   57c64:	ldr	r3, [pc, #248]	; 57d64 <fputs@plt+0x53450>
   57c68:	add	r0, pc, r0
   57c6c:	add	r1, pc, r1
   57c70:	add	r3, pc, r3
   57c74:	bl	5ac34 <fputs@plt+0x56320>
   57c78:	ldr	r0, [pc, #232]	; 57d68 <fputs@plt+0x53454>
   57c7c:	and	r3, r3, #3
   57c80:	add	r1, r5, #4
   57c84:	add	r0, pc, r0
   57c88:	add	r3, r0, r3, lsl #4
   57c8c:	ldr	r0, [r3, #4]
   57c90:	ldr	r3, [r3, #12]
   57c94:	mla	r0, r0, r7, r1
   57c98:	b	57ae4 <fputs@plt+0x531d0>
   57c9c:	ldr	r2, [r6, #4]
   57ca0:	add	r1, r5, #4
   57ca4:	add	r8, r5, #8
   57ca8:	add	r2, r2, #1
   57cac:	mul	r2, r2, r7
   57cb0:	bl	42f0 <memcpy@plt>
   57cb4:	ldr	r2, [pc, #176]	; 57d6c <fputs@plt+0x53458>
   57cb8:	ldrb	r3, [r5, #39]	; 0x27
   57cbc:	add	r2, pc, r2
   57cc0:	str	fp, [r5, #32]
   57cc4:	ldrb	r1, [r2]
   57cc8:	ubfx	r2, r3, #3, #3
   57ccc:	bfi	r3, fp, #3, #3
   57cd0:	str	r2, [r5, #24]
   57cd4:	cmp	r1, #0
   57cd8:	strb	r3, [r5, #39]	; 0x27
   57cdc:	ubfx	r3, r3, #2, #1
   57ce0:	beq	579e8 <fputs@plt+0x530d4>
   57ce4:	cmp	r3, #0
   57ce8:	bne	579e8 <fputs@plt+0x530d4>
   57cec:	b	57a08 <fputs@plt+0x530f4>
   57cf0:	mov	r8, sl
   57cf4:	b	57abc <fputs@plt+0x531a8>
   57cf8:	mov	r8, r7
   57cfc:	b	57c3c <fputs@plt+0x53328>
   57d00:	ldr	r0, [pc, #104]	; 57d70 <fputs@plt+0x5345c>
   57d04:	mov	r2, #1152	; 0x480
   57d08:	ldr	r1, [pc, #100]	; 57d74 <fputs@plt+0x53460>
   57d0c:	ldr	r3, [pc, #100]	; 57d78 <fputs@plt+0x53464>
   57d10:	add	r0, pc, r0
   57d14:	add	r1, pc, r1
   57d18:	add	r3, pc, r3
   57d1c:	bl	5ac34 <fputs@plt+0x56320>
   57d20:	strdeq	r4, [r3], -ip
   57d24:	andeq	r0, r0, r0, lsr r4
   57d28:	andeq	r4, r3, r0, lsr r1
   57d2c:	muleq	r3, r8, r0
   57d30:	andeq	sp, r1, r4, lsl #13
   57d34:	ldrdeq	ip, [r1], -r8
   57d38:	andeq	ip, r1, ip, lsr r2
   57d3c:	ldrdeq	r4, [r3], -r8
   57d40:			; <UNDEFINED> instruction: 0x000348b6
   57d44:			; <UNDEFINED> instruction: 0x000348bc
   57d48:	andeq	r3, r3, r4, lsr #31
   57d4c:	andeq	r3, r3, r8, lsr #30
   57d50:	andeq	r3, r3, ip, ror #29
   57d54:			; <UNDEFINED> instruction: 0x00033eb8
   57d58:	andeq	r3, r3, r8, lsr #29
   57d5c:	andeq	ip, r1, ip, ror #1
   57d60:	strdeq	fp, [r1], -r4
   57d64:	andeq	fp, r1, r8, asr pc
   57d68:	andeq	r3, r3, r4, ror sp
   57d6c:	strdeq	r4, [r3], -sl
   57d70:	andeq	ip, r1, r0, lsr #32
   57d74:	andeq	fp, r1, ip, asr #30
   57d78:			; <UNDEFINED> instruction: 0x0001beb0
   57d7c:	push	{r4, r5, r6, lr}
   57d80:	mov	r4, r0
   57d84:	ldrb	ip, [r0, #39]	; 0x27
   57d88:	mov	r5, r1
   57d8c:	mov	r6, r2
   57d90:	ubfx	lr, ip, #2, #1
   57d94:	cmp	lr, #0
   57d98:	beq	57e98 <fputs@plt+0x53584>
   57d9c:	ldr	r2, [r0, #28]
   57da0:	cmp	r5, r2
   57da4:	bcs	57f10 <fputs@plt+0x535fc>
   57da8:	cmp	r3, #0
   57dac:	bne	57ebc <fputs@plt+0x535a8>
   57db0:	cmp	lr, #0
   57db4:	bne	57eb0 <fputs@plt+0x5359c>
   57db8:	ldr	r1, [pc, #432]	; 57f70 <fputs@plt+0x5365c>
   57dbc:	and	r3, ip, #3
   57dc0:	ubfx	r2, ip, #3, #3
   57dc4:	add	r1, pc, r1
   57dc8:	add	r3, r1, r3, lsl #4
   57dcc:	ldr	r3, [r3, #12]
   57dd0:	cmp	r2, r3
   57dd4:	bcs	57f30 <fputs@plt+0x5361c>
   57dd8:	and	ip, ip, #3
   57ddc:	cmp	ip, #1
   57de0:	bne	57e50 <fputs@plt+0x5353c>
   57de4:	mvn	r3, #0
   57de8:	str	r3, [r6, #8]
   57dec:	ldr	r3, [r4, #44]	; 0x2c
   57df0:	str	r3, [r6, #12]
   57df4:	ldr	r3, [r4, #44]	; 0x2c
   57df8:	cmn	r3, #1
   57dfc:	beq	57e3c <fputs@plt+0x53528>
   57e00:	ldrb	ip, [r4, #39]	; 0x27
   57e04:	ldr	r2, [pc, #360]	; 57f74 <fputs@plt+0x53660>
   57e08:	tst	ip, #4
   57e0c:	and	ip, ip, #3
   57e10:	add	r2, pc, r2
   57e14:	addeq	r1, r4, #4
   57e18:	add	ip, r2, ip, lsl #4
   57e1c:	ldrne	r1, [r4, #4]
   57e20:	ldr	r2, [ip, #4]
   57e24:	mla	r3, r2, r3, r1
   57e28:	ldr	r2, [r3, #8]
   57e2c:	cmn	r2, #1
   57e30:	mvneq	r2, #3
   57e34:	streq	r2, [r3, #8]
   57e38:	bne	57f50 <fputs@plt+0x5363c>
   57e3c:	ldr	r2, [r4, #40]	; 0x28
   57e40:	mvn	r3, #3
   57e44:	str	r3, [r4, #44]	; 0x2c
   57e48:	cmn	r2, #1
   57e4c:	streq	r3, [r4, #40]	; 0x28
   57e50:	mov	r1, r5
   57e54:	mov	r2, r6
   57e58:	mov	r0, r4
   57e5c:	bl	571b0 <fputs@plt+0x5289c>
   57e60:	cmp	r0, #0
   57e64:	bne	57ef0 <fputs@plt+0x535dc>
   57e68:	ldrb	r3, [r4, #39]	; 0x27
   57e6c:	tst	r3, #4
   57e70:	ubfxeq	r2, r3, #3, #3
   57e74:	ldrne	r3, [r4, #24]
   57e78:	addeq	r2, r2, #1
   57e7c:	movne	r0, #1
   57e80:	bfieq	r3, r2, #3, #3
   57e84:	addne	r3, r3, r0
   57e88:	strbeq	r3, [r4, #39]	; 0x27
   57e8c:	strne	r3, [r4, #24]
   57e90:	moveq	r0, #1
   57e94:	pop	{r4, r5, r6, pc}
   57e98:	ldr	r2, [pc, #216]	; 57f78 <fputs@plt+0x53664>
   57e9c:	and	r1, ip, #3
   57ea0:	add	r2, pc, r2
   57ea4:	add	r2, r2, r1, lsl #4
   57ea8:	ldr	r2, [r2, #12]
   57eac:	b	57da0 <fputs@plt+0x5348c>
   57eb0:	ldr	r2, [r4, #24]
   57eb4:	ldr	r3, [r4, #28]
   57eb8:	b	57dd0 <fputs@plt+0x534bc>
   57ebc:	mov	r0, r4
   57ec0:	mov	r1, #1
   57ec4:	bl	5788c <fputs@plt+0x52f78>
   57ec8:	cmp	r0, #0
   57ecc:	poplt	{r4, r5, r6, pc}
   57ed0:	beq	57ee4 <fputs@plt+0x535d0>
   57ed4:	mov	r0, r4
   57ed8:	ldr	r1, [r6]
   57edc:	bl	56840 <fputs@plt+0x51f2c>
   57ee0:	mov	r5, r0
   57ee4:	ldrb	ip, [r4, #39]	; 0x27
   57ee8:	ubfx	lr, ip, #2, #1
   57eec:	b	57db0 <fputs@plt+0x5349c>
   57ef0:	ldr	r0, [pc, #132]	; 57f7c <fputs@plt+0x53668>
   57ef4:	mov	r2, #1056	; 0x420
   57ef8:	ldr	r1, [pc, #128]	; 57f80 <fputs@plt+0x5366c>
   57efc:	ldr	r3, [pc, #128]	; 57f84 <fputs@plt+0x53670>
   57f00:	add	r0, pc, r0
   57f04:	add	r1, pc, r1
   57f08:	add	r3, pc, r3
   57f0c:	bl	5ac34 <fputs@plt+0x56320>
   57f10:	ldr	r0, [pc, #112]	; 57f88 <fputs@plt+0x53674>
   57f14:	mov	r2, #1024	; 0x400
   57f18:	ldr	r1, [pc, #108]	; 57f8c <fputs@plt+0x53678>
   57f1c:	ldr	r3, [pc, #108]	; 57f90 <fputs@plt+0x5367c>
   57f20:	add	r0, pc, r0
   57f24:	add	r1, pc, r1
   57f28:	add	r3, pc, r3
   57f2c:	bl	5ac34 <fputs@plt+0x56320>
   57f30:	ldr	r0, [pc, #92]	; 57f94 <fputs@plt+0x53680>
   57f34:	movw	r2, #1035	; 0x40b
   57f38:	ldr	r1, [pc, #88]	; 57f98 <fputs@plt+0x53684>
   57f3c:	ldr	r3, [pc, #88]	; 57f9c <fputs@plt+0x53688>
   57f40:	add	r0, pc, r0
   57f44:	add	r1, pc, r1
   57f48:	add	r3, pc, r3
   57f4c:	bl	5ac34 <fputs@plt+0x56320>
   57f50:	ldr	r0, [pc, #72]	; 57fa0 <fputs@plt+0x5368c>
   57f54:	movw	r2, #1047	; 0x417
   57f58:	ldr	r1, [pc, #68]	; 57fa4 <fputs@plt+0x53690>
   57f5c:	ldr	r3, [pc, #68]	; 57fa8 <fputs@plt+0x53694>
   57f60:	add	r0, pc, r0
   57f64:	add	r1, pc, r1
   57f68:	add	r3, pc, r3
   57f6c:	bl	5ac34 <fputs@plt+0x56320>
   57f70:	andeq	r3, r3, r4, lsr ip
   57f74:	andeq	r3, r3, r8, ror #23
   57f78:	andeq	r3, r3, r8, asr fp
   57f7c:	andeq	fp, r1, r0, asr #29
   57f80:	andeq	fp, r1, ip, asr sp
   57f84:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   57f88:	muleq	r1, r8, sp
   57f8c:	andeq	fp, r1, ip, lsr sp
   57f90:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   57f94:	andeq	fp, r1, r0, lsr lr
   57f98:	andeq	fp, r1, ip, lsl sp
   57f9c:	strheq	ip, [r1], -ip	; <UNPREDICTABLE>
   57fa0:	andeq	fp, r1, ip, lsr #28
   57fa4:	strdeq	fp, [r1], -ip
   57fa8:	muleq	r1, ip, r0
   57fac:	push	{r3, lr}
   57fb0:	mov	r1, r0
   57fb4:	ldrb	r3, [r0, #39]	; 0x27
   57fb8:	tst	r3, #4
   57fbc:	bne	58014 <fputs@plt+0x53700>
   57fc0:	tst	r3, #56	; 0x38
   57fc4:	bne	57ff4 <fputs@plt+0x536e0>
   57fc8:	tst	r3, #64	; 0x40
   57fcc:	bne	57fd8 <fputs@plt+0x536c4>
   57fd0:	pop	{r3, lr}
   57fd4:	b	4140 <free@plt>
   57fd8:	ldr	r2, [pc, #84]	; 58034 <fputs@plt+0x53720>
   57fdc:	and	r0, r3, #3
   57fe0:	add	r2, pc, r2
   57fe4:	add	r3, r2, r0, lsl #4
   57fe8:	ldr	r0, [r3, #8]
   57fec:	pop	{r3, lr}
   57ff0:	b	5f378 <fputs@plt+0x5aa64>
   57ff4:	ldr	r0, [pc, #60]	; 58038 <fputs@plt+0x53724>
   57ff8:	mov	r2, #856	; 0x358
   57ffc:	ldr	r1, [pc, #56]	; 5803c <fputs@plt+0x53728>
   58000:	ldr	r3, [pc, #56]	; 58040 <fputs@plt+0x5372c>
   58004:	add	r0, pc, r0
   58008:	add	r1, pc, r1
   5800c:	add	r3, pc, r3
   58010:	bl	5ac34 <fputs@plt+0x56320>
   58014:	ldr	r0, [pc, #40]	; 58044 <fputs@plt+0x53730>
   58018:	movw	r2, #855	; 0x357
   5801c:	ldr	r1, [pc, #36]	; 58048 <fputs@plt+0x53734>
   58020:	ldr	r3, [pc, #36]	; 5804c <fputs@plt+0x53738>
   58024:	add	r0, pc, r0
   58028:	add	r1, pc, r1
   5802c:	add	r3, pc, r3
   58030:	bl	5ac34 <fputs@plt+0x56320>
   58034:	andeq	r3, r3, r8, lsl sl
   58038:	andeq	fp, r1, r0, lsl #28
   5803c:	andeq	fp, r1, r8, asr ip
   58040:	andeq	fp, r1, ip, lsr ip
   58044:	andeq	fp, r1, ip, asr #27
   58048:	andeq	fp, r1, r8, lsr ip
   5804c:	andeq	fp, r1, ip, lsl ip
   58050:	push	{r4, r5, r6, lr}
   58054:	ldrb	r3, [r0, #39]	; 0x27
   58058:	ldr	r4, [pc, #100]	; 580c4 <fputs@plt+0x537b0>
   5805c:	ubfx	r1, r3, #2, #1
   58060:	and	r3, r3, #3
   58064:	cmp	r1, #0
   58068:	add	r4, pc, r4
   5806c:	add	r4, r4, r3, lsl #4
   58070:	bne	580a4 <fputs@plt+0x53790>
   58074:	ldr	r3, [r4, #12]
   58078:	add	r6, r0, #4
   5807c:	ldr	r5, [r4, #4]
   58080:	mov	r0, r6
   58084:	mul	r5, r5, r3
   58088:	mov	r2, r5
   5808c:	bl	4014 <memset@plt>
   58090:	add	r0, r6, r5
   58094:	ldr	r2, [r4, #12]
   58098:	mov	r1, #255	; 0xff
   5809c:	pop	{r4, r5, r6, lr}
   580a0:	b	4014 <memset@plt>
   580a4:	ldr	r0, [pc, #28]	; 580c8 <fputs@plt+0x537b4>
   580a8:	mov	r2, #768	; 0x300
   580ac:	ldr	r1, [pc, #24]	; 580cc <fputs@plt+0x537b8>
   580b0:	ldr	r3, [pc, #24]	; 580d0 <fputs@plt+0x537bc>
   580b4:	add	r0, pc, r0
   580b8:	add	r1, pc, r1
   580bc:	add	r3, pc, r3
   580c0:	bl	5ac34 <fputs@plt+0x56320>
   580c4:	muleq	r3, r0, r9
   580c8:	andeq	fp, r1, ip, lsr sp
   580cc:	andeq	fp, r1, r8, lsr #23
   580d0:	strdeq	fp, [r1], -r4
   580d4:	ldr	r3, [pc, #156]	; 58178 <fputs@plt+0x53864>
   580d8:	push	{r4, r5, r6, lr}
   580dc:	add	r3, pc, r3
   580e0:	mov	r5, r1
   580e4:	mov	r6, r0
   580e8:	mov	r1, #1
   580ec:	ldr	r0, [r3, r5, lsl #4]
   580f0:	bl	3fcc <calloc@plt>
   580f4:	subs	r4, r0, #0
   580f8:	beq	58144 <fputs@plt+0x53830>
   580fc:	ldrb	r3, [r4, #39]	; 0x27
   58100:	cmp	r6, #0
   58104:	bfi	r3, r5, #0, #2
   58108:	bfc	r3, #6, #1
   5810c:	strb	r3, [r4, #39]	; 0x27
   58110:	beq	5816c <fputs@plt+0x53858>
   58114:	cmp	r5, #1
   58118:	ldr	r5, [pc, #92]	; 5817c <fputs@plt+0x53868>
   5811c:	str	r6, [r4]
   58120:	mov	r0, r4
   58124:	add	r5, pc, r5
   58128:	mvneq	r3, #0
   5812c:	streq	r3, [r4, #44]	; 0x2c
   58130:	streq	r3, [r4, #40]	; 0x28
   58134:	bl	58050 <fputs@plt+0x5373c>
   58138:	ldrb	r3, [r5]
   5813c:	cmp	r3, #0
   58140:	beq	5814c <fputs@plt+0x53838>
   58144:	mov	r0, r4
   58148:	pop	{r4, r5, r6, pc}
   5814c:	ldr	r0, [pc, #44]	; 58180 <fputs@plt+0x5386c>
   58150:	mov	r1, #16
   58154:	add	r0, pc, r0
   58158:	bl	5122c <fputs@plt+0x4c918>
   5815c:	mov	r3, #1
   58160:	mov	r0, r4
   58164:	strb	r3, [r5]
   58168:	pop	{r4, r5, r6, pc}
   5816c:	ldr	r6, [pc, #16]	; 58184 <fputs@plt+0x53870>
   58170:	add	r6, pc, r6
   58174:	b	58114 <fputs@plt+0x53800>
   58178:	andeq	r3, r3, ip, lsl r9
   5817c:	muleq	r3, r1, r1
   58180:	andeq	r4, r3, r4, ror #2
   58184:	andeq	r3, r3, r0, asr #17
   58188:	push	{r3, r4, r5, lr}
   5818c:	subs	r4, r0, #0
   58190:	beq	581d0 <fputs@plt+0x538bc>
   58194:	ldr	r5, [r4]
   58198:	cmp	r5, #0
   5819c:	beq	581a8 <fputs@plt+0x53894>
   581a0:	mov	r0, #0
   581a4:	pop	{r3, r4, r5, pc}
   581a8:	mov	r0, r1
   581ac:	mov	r1, r2
   581b0:	bl	580d4 <fputs@plt+0x537c0>
   581b4:	cmp	r0, #0
   581b8:	beq	581c8 <fputs@plt+0x538b4>
   581bc:	str	r0, [r4]
   581c0:	mov	r0, r5
   581c4:	pop	{r3, r4, r5, pc}
   581c8:	mvn	r0, #11
   581cc:	pop	{r3, r4, r5, pc}
   581d0:	ldr	r0, [pc, #24]	; 581f0 <fputs@plt+0x538dc>
   581d4:	movw	r2, #829	; 0x33d
   581d8:	ldr	r1, [pc, #20]	; 581f4 <fputs@plt+0x538e0>
   581dc:	ldr	r3, [pc, #20]	; 581f8 <fputs@plt+0x538e4>
   581e0:	add	r0, pc, r0
   581e4:	add	r1, pc, r1
   581e8:	add	r3, pc, r3
   581ec:	bl	5ac34 <fputs@plt+0x56320>
   581f0:	andeq	ip, r1, r8, lsr #28
   581f4:	andeq	fp, r1, ip, ror sl
   581f8:	andeq	fp, r1, r8, lsr sl
   581fc:	push	{r3, r4, r5, lr}
   58200:	mov	r4, r2
   58204:	mov	r5, r0
   58208:	bl	56a84 <fputs@plt+0x52170>
   5820c:	cmn	r0, #1
   58210:	beq	58268 <fputs@plt+0x53954>
   58214:	ldrb	r3, [r5, #39]	; 0x27
   58218:	ldr	r2, [pc, #104]	; 58288 <fputs@plt+0x53974>
   5821c:	tst	r3, #4
   58220:	and	r3, r3, #3
   58224:	add	r2, pc, r2
   58228:	addeq	r5, r5, #4
   5822c:	add	r2, r2, r3, lsl #4
   58230:	ldrne	r5, [r5, #4]
   58234:	cmp	r3, #1
   58238:	ldr	r2, [r2, #4]
   5823c:	mla	r5, r2, r0, r5
   58240:	ble	58260 <fputs@plt+0x5394c>
   58244:	cmp	r3, #2
   58248:	ldreq	r0, [r5]
   5824c:	bne	5827c <fputs@plt+0x53968>
   58250:	cmp	r4, #0
   58254:	ldrne	r3, [r5]
   58258:	strne	r3, [r4]
   5825c:	pop	{r3, r4, r5, pc}
   58260:	ldr	r0, [r5, #4]
   58264:	b	58250 <fputs@plt+0x5393c>
   58268:	cmp	r4, #0
   5826c:	beq	58280 <fputs@plt+0x5396c>
   58270:	mov	r0, #0
   58274:	str	r0, [r4]
   58278:	pop	{r3, r4, r5, pc}
   5827c:	bl	57018 <fputs@plt+0x52704>
   58280:	mov	r0, r4
   58284:	pop	{r3, r4, r5, pc}
   58288:	ldrdeq	r3, [r3], -r4
   5828c:	mov	r2, #0
   58290:	b	581fc <fputs@plt+0x538e8>
   58294:	mov	r1, #0
   58298:	b	580d4 <fputs@plt+0x537c0>
   5829c:	mov	r1, #1
   582a0:	b	580d4 <fputs@plt+0x537c0>
   582a4:	mov	r1, #2
   582a8:	b	580d4 <fputs@plt+0x537c0>
   582ac:	mov	r2, #0
   582b0:	b	58188 <fputs@plt+0x53874>
   582b4:	mov	r2, #1
   582b8:	b	58188 <fputs@plt+0x53874>
   582bc:	push	{r4, lr}
   582c0:	subs	r4, r0, #0
   582c4:	popeq	{r4, pc}
   582c8:	ldrb	r3, [r4, #39]	; 0x27
   582cc:	tst	r3, #4
   582d0:	bne	58304 <fputs@plt+0x539f0>
   582d4:	ldrb	r3, [r4, #39]	; 0x27
   582d8:	mov	r0, r4
   582dc:	bfc	r3, #3, #3
   582e0:	strb	r3, [r4, #39]	; 0x27
   582e4:	bl	58050 <fputs@plt+0x5373c>
   582e8:	ldrb	r3, [r4, #39]	; 0x27
   582ec:	and	r3, r3, #3
   582f0:	cmp	r3, #1
   582f4:	mvneq	r3, #0
   582f8:	streq	r3, [r4, #44]	; 0x2c
   582fc:	streq	r3, [r4, #40]	; 0x28
   58300:	pop	{r4, pc}
   58304:	ldr	r0, [r4, #4]
   58308:	bl	4140 <free@plt>
   5830c:	ldrb	r3, [r4, #39]	; 0x27
   58310:	bfc	r3, #2, #1
   58314:	strb	r3, [r4, #39]	; 0x27
   58318:	b	582d4 <fputs@plt+0x539c0>
   5831c:	push	{r4, lr}
   58320:	subs	r4, r0, #0
   58324:	popeq	{r4, pc}
   58328:	bl	582bc <fputs@plt+0x539a8>
   5832c:	mov	r0, r4
   58330:	pop	{r4, lr}
   58334:	b	57fac <fputs@plt+0x53698>
   58338:	push	{r4, r5, r6, lr}
   5833c:	subs	r5, r0, #0
   58340:	popeq	{r4, r5, r6, pc}
   58344:	mov	r1, #0
   58348:	ldr	r6, [pc, #120]	; 583c8 <fputs@plt+0x53ab4>
   5834c:	bl	568ac <fputs@plt+0x51f98>
   58350:	add	r6, pc, r6
   58354:	cmn	r0, #1
   58358:	mov	r4, r0
   5835c:	beq	583b0 <fputs@plt+0x53a9c>
   58360:	ldrb	r3, [r5, #39]	; 0x27
   58364:	tst	r3, #4
   58368:	and	r3, r3, #3
   5836c:	addeq	r0, r5, #4
   58370:	add	r1, r6, r3, lsl #4
   58374:	ldrne	r0, [r5, #4]
   58378:	cmp	r3, #1
   5837c:	ldr	r2, [r1, #4]
   58380:	mla	r2, r2, r4, r0
   58384:	ble	583bc <fputs@plt+0x53aa8>
   58388:	cmp	r3, #2
   5838c:	bne	583c4 <fputs@plt+0x53ab0>
   58390:	ldr	r0, [r2]
   58394:	bl	4140 <free@plt>
   58398:	add	r1, r4, #1
   5839c:	mov	r0, r5
   583a0:	bl	568ac <fputs@plt+0x51f98>
   583a4:	cmn	r0, #1
   583a8:	mov	r4, r0
   583ac:	bne	58360 <fputs@plt+0x53a4c>
   583b0:	mov	r0, r5
   583b4:	pop	{r4, r5, r6, lr}
   583b8:	b	582bc <fputs@plt+0x539a8>
   583bc:	ldr	r0, [r2, #4]
   583c0:	b	58394 <fputs@plt+0x53a80>
   583c4:	bl	57018 <fputs@plt+0x52704>
   583c8:	andeq	r3, r3, r8, lsr #13
   583cc:	push	{r4, lr}
   583d0:	subs	r4, r0, #0
   583d4:	popeq	{r4, pc}
   583d8:	bl	58338 <fputs@plt+0x53a24>
   583dc:	mov	r0, r4
   583e0:	pop	{r4, lr}
   583e4:	b	57fac <fputs@plt+0x53698>
   583e8:	ldr	r3, [pc, #216]	; 584c8 <fputs@plt+0x53bb4>
   583ec:	ldr	ip, [pc, #216]	; 584cc <fputs@plt+0x53bb8>
   583f0:	add	r3, pc, r3
   583f4:	push	{r4, r5, r6, r7, r8, lr}
   583f8:	subs	r4, r0, #0
   583fc:	ldr	r5, [r3, ip]
   58400:	sub	sp, sp, #40	; 0x28
   58404:	mov	r8, r2
   58408:	mov	r6, r1
   5840c:	ldr	r3, [r5]
   58410:	str	r3, [sp, #36]	; 0x24
   58414:	beq	584a8 <fputs@plt+0x53b94>
   58418:	bl	56840 <fputs@plt+0x51f2c>
   5841c:	mov	r2, r6
   58420:	mov	r7, r0
   58424:	mov	r0, r4
   58428:	mov	r1, r7
   5842c:	bl	56e9c <fputs@plt+0x52588>
   58430:	cmn	r0, #1
   58434:	beq	58488 <fputs@plt+0x53b74>
   58438:	ldrb	r1, [r4, #39]	; 0x27
   5843c:	ldr	r2, [pc, #140]	; 584d0 <fputs@plt+0x53bbc>
   58440:	tst	r1, #4
   58444:	and	r1, r1, #3
   58448:	add	r2, pc, r2
   5844c:	addeq	r4, r4, #4
   58450:	add	r1, r2, r1, lsl #4
   58454:	ldrne	r4, [r4, #4]
   58458:	ldr	r2, [r1, #4]
   5845c:	mla	r3, r2, r0, r4
   58460:	ldr	r3, [r3, #4]
   58464:	cmp	r3, r8
   58468:	mvnne	r0, #16
   5846c:	moveq	r0, #0
   58470:	ldr	r2, [sp, #36]	; 0x24
   58474:	ldr	r3, [r5]
   58478:	cmp	r2, r3
   5847c:	bne	584a4 <fputs@plt+0x53b90>
   58480:	add	sp, sp, #40	; 0x28
   58484:	pop	{r4, r5, r6, r7, r8, pc}
   58488:	mov	r0, r4
   5848c:	mov	r1, r7
   58490:	add	r2, sp, #4
   58494:	mov	r3, #1
   58498:	stmib	sp, {r6, r8}
   5849c:	bl	57d7c <fputs@plt+0x53468>
   584a0:	b	58470 <fputs@plt+0x53b5c>
   584a4:	bl	453c <__stack_chk_fail@plt>
   584a8:	ldr	r0, [pc, #36]	; 584d4 <fputs@plt+0x53bc0>
   584ac:	movw	r2, #1242	; 0x4da
   584b0:	ldr	r1, [pc, #32]	; 584d8 <fputs@plt+0x53bc4>
   584b4:	ldr	r3, [pc, #32]	; 584dc <fputs@plt+0x53bc8>
   584b8:	add	r0, pc, r0
   584bc:	add	r1, pc, r1
   584c0:	add	r3, pc, r3
   584c4:	bl	5ac34 <fputs@plt+0x56320>
   584c8:	andeq	r3, r3, r0, lsr #15
   584cc:	andeq	r0, r0, r0, lsr r4
   584d0:			; <UNDEFINED> instruction: 0x000335b0
   584d4:	andeq	ip, r1, r0, asr fp
   584d8:	andeq	fp, r1, r4, lsr #15
   584dc:	andeq	fp, r1, r8, lsl r7
   584e0:	ldr	r3, [pc, #160]	; 58588 <fputs@plt+0x53c74>
   584e4:	ldr	r2, [pc, #160]	; 5858c <fputs@plt+0x53c78>
   584e8:	add	r3, pc, r3
   584ec:	push	{r4, r5, r6, r7, lr}
   584f0:	subs	r6, r0, #0
   584f4:	ldr	r4, [r3, r2]
   584f8:	sub	sp, sp, #44	; 0x2c
   584fc:	mov	r5, r1
   58500:	ldr	r3, [r4]
   58504:	str	r3, [sp, #36]	; 0x24
   58508:	beq	58568 <fputs@plt+0x53c54>
   5850c:	bl	56840 <fputs@plt+0x51f2c>
   58510:	mov	r2, r5
   58514:	mov	r7, r0
   58518:	mov	r0, r6
   5851c:	mov	r1, r7
   58520:	bl	56e9c <fputs@plt+0x52588>
   58524:	cmn	r0, #1
   58528:	movne	r0, #0
   5852c:	beq	58548 <fputs@plt+0x53c34>
   58530:	ldr	r2, [sp, #36]	; 0x24
   58534:	ldr	r3, [r4]
   58538:	cmp	r2, r3
   5853c:	bne	58564 <fputs@plt+0x53c50>
   58540:	add	sp, sp, #44	; 0x2c
   58544:	pop	{r4, r5, r6, r7, pc}
   58548:	add	r2, sp, #40	; 0x28
   5854c:	mov	r0, r6
   58550:	mov	r1, r7
   58554:	mov	r3, #1
   58558:	str	r5, [r2, #-36]!	; 0xffffffdc
   5855c:	bl	57d7c <fputs@plt+0x53468>
   58560:	b	58530 <fputs@plt+0x53c1c>
   58564:	bl	453c <__stack_chk_fail@plt>
   58568:	ldr	r0, [pc, #32]	; 58590 <fputs@plt+0x53c7c>
   5856c:	mov	r2, #1264	; 0x4f0
   58570:	ldr	r1, [pc, #28]	; 58594 <fputs@plt+0x53c80>
   58574:	ldr	r3, [pc, #28]	; 58598 <fputs@plt+0x53c84>
   58578:	add	r0, pc, r0
   5857c:	add	r1, pc, r1
   58580:	add	r3, pc, r3
   58584:	bl	5ac34 <fputs@plt+0x56320>
   58588:	andeq	r3, r3, r8, lsr #13
   5858c:	andeq	r0, r0, r0, lsr r4
   58590:	ldrdeq	r0, [r1], -ip
   58594:	andeq	fp, r1, r4, ror #13
   58598:	andeq	fp, r1, r0, asr #13
   5859c:	push	{r4, r5, r6, lr}
   585a0:	subs	r4, r0, #0
   585a4:	mov	r6, r2
   585a8:	mov	r5, r1
   585ac:	beq	5860c <fputs@plt+0x53cf8>
   585b0:	bl	56840 <fputs@plt+0x51f2c>
   585b4:	mov	r2, r5
   585b8:	mov	r1, r0
   585bc:	mov	r0, r4
   585c0:	bl	56e9c <fputs@plt+0x52588>
   585c4:	cmn	r0, #1
   585c8:	mov	r3, r0
   585cc:	beq	58604 <fputs@plt+0x53cf0>
   585d0:	ldrb	r1, [r4, #39]	; 0x27
   585d4:	mov	r0, #0
   585d8:	ldr	r2, [pc, #76]	; 5862c <fputs@plt+0x53d18>
   585dc:	and	ip, r1, #3
   585e0:	tst	r1, #4
   585e4:	add	r2, pc, r2
   585e8:	addeq	r4, r4, #4
   585ec:	add	r1, r2, ip, lsl #4
   585f0:	ldrne	r4, [r4, #4]
   585f4:	ldr	r2, [r1, #4]
   585f8:	mla	r3, r2, r3, r4
   585fc:	str	r6, [r3, #4]
   58600:	pop	{r4, r5, r6, pc}
   58604:	mvn	r0, #1
   58608:	pop	{r4, r5, r6, pc}
   5860c:	ldr	r0, [pc, #28]	; 58630 <fputs@plt+0x53d1c>
   58610:	mov	r2, #1312	; 0x520
   58614:	ldr	r1, [pc, #24]	; 58634 <fputs@plt+0x53d20>
   58618:	ldr	r3, [pc, #24]	; 58638 <fputs@plt+0x53d24>
   5861c:	add	r0, pc, r0
   58620:	add	r1, pc, r1
   58624:	add	r3, pc, r3
   58628:	bl	5ac34 <fputs@plt+0x56320>
   5862c:	andeq	r3, r3, r4, lsl r4
   58630:	andeq	ip, r1, ip, ror #19
   58634:	andeq	fp, r1, r0, asr #12
   58638:	andeq	fp, r1, ip, ror #11
   5863c:	push	{r3, r4, r5, lr}
   58640:	subs	r4, r0, #0
   58644:	mov	r5, r1
   58648:	beq	586b4 <fputs@plt+0x53da0>
   5864c:	bl	56840 <fputs@plt+0x51f2c>
   58650:	mov	r2, r5
   58654:	mov	r1, r0
   58658:	mov	r0, r4
   5865c:	bl	56e9c <fputs@plt+0x52588>
   58660:	cmn	r0, #1
   58664:	beq	586b4 <fputs@plt+0x53da0>
   58668:	ldrb	r3, [r4, #39]	; 0x27
   5866c:	ldr	r2, [pc, #72]	; 586bc <fputs@plt+0x53da8>
   58670:	tst	r3, #4
   58674:	and	r3, r3, #3
   58678:	add	r2, pc, r2
   5867c:	addeq	r4, r4, #4
   58680:	add	r2, r2, r3, lsl #4
   58684:	ldrne	r4, [r4, #4]
   58688:	cmp	r3, #1
   5868c:	ldr	r2, [r2, #4]
   58690:	mla	r4, r2, r0, r4
   58694:	ble	586ac <fputs@plt+0x53d98>
   58698:	cmp	r3, #2
   5869c:	bne	586a8 <fputs@plt+0x53d94>
   586a0:	ldr	r0, [r4]
   586a4:	pop	{r3, r4, r5, pc}
   586a8:	bl	57018 <fputs@plt+0x52704>
   586ac:	ldr	r0, [r4, #4]
   586b0:	pop	{r3, r4, r5, pc}
   586b4:	mov	r0, #0
   586b8:	pop	{r3, r4, r5, pc}
   586bc:	andeq	r3, r3, r0, lsl #7
   586c0:	push	{r4, r5, r6, lr}
   586c4:	subs	r4, r0, #0
   586c8:	mov	r5, r2
   586cc:	mov	r6, r1
   586d0:	beq	58730 <fputs@plt+0x53e1c>
   586d4:	bl	56840 <fputs@plt+0x51f2c>
   586d8:	mov	r2, r6
   586dc:	mov	r1, r0
   586e0:	mov	r0, r4
   586e4:	bl	56e9c <fputs@plt+0x52588>
   586e8:	cmn	r0, #1
   586ec:	beq	58730 <fputs@plt+0x53e1c>
   586f0:	ldrb	r3, [r4, #39]	; 0x27
   586f4:	ldr	r2, [pc, #60]	; 58738 <fputs@plt+0x53e24>
   586f8:	and	r1, r3, #3
   586fc:	tst	r3, #4
   58700:	add	r2, pc, r2
   58704:	addeq	r4, r4, #4
   58708:	add	r3, r2, r1, lsl #4
   5870c:	ldrne	r4, [r4, #4]
   58710:	cmp	r5, #0
   58714:	ldr	r3, [r3, #4]
   58718:	mul	r0, r3, r0
   5871c:	add	r3, r4, r0
   58720:	ldrne	r2, [r4, r0]
   58724:	strne	r2, [r5]
   58728:	ldr	r0, [r3, #4]
   5872c:	pop	{r4, r5, r6, pc}
   58730:	mov	r0, #0
   58734:	pop	{r4, r5, r6, pc}
   58738:	strdeq	r3, [r3], -r8
   5873c:	push	{r3, r4, r5, lr}
   58740:	subs	r4, r0, #0
   58744:	mov	r5, r1
   58748:	beq	5876c <fputs@plt+0x53e58>
   5874c:	bl	56840 <fputs@plt+0x51f2c>
   58750:	mov	r2, r5
   58754:	mov	r1, r0
   58758:	mov	r0, r4
   5875c:	bl	56e9c <fputs@plt+0x52588>
   58760:	adds	r0, r0, #1
   58764:	movne	r0, #1
   58768:	pop	{r3, r4, r5, pc}
   5876c:	mov	r0, r4
   58770:	pop	{r3, r4, r5, pc}
   58774:	push	{r3, r4, r5, lr}
   58778:	subs	r4, r0, #0
   5877c:	mov	r5, r1
   58780:	beq	587fc <fputs@plt+0x53ee8>
   58784:	bl	56840 <fputs@plt+0x51f2c>
   58788:	mov	r2, r5
   5878c:	mov	r1, r0
   58790:	mov	r0, r4
   58794:	bl	56e9c <fputs@plt+0x52588>
   58798:	cmn	r0, #1
   5879c:	mov	r1, r0
   587a0:	beq	587fc <fputs@plt+0x53ee8>
   587a4:	ldrb	r3, [r4, #39]	; 0x27
   587a8:	ldr	r0, [pc, #84]	; 58804 <fputs@plt+0x53ef0>
   587ac:	tst	r3, #4
   587b0:	and	r3, r3, #3
   587b4:	add	r0, pc, r0
   587b8:	addeq	r2, r4, #4
   587bc:	add	r0, r0, r3, lsl #4
   587c0:	ldrne	r2, [r4, #4]
   587c4:	cmp	r3, #1
   587c8:	ldr	r0, [r0, #4]
   587cc:	mla	r2, r0, r1, r2
   587d0:	ble	587f4 <fputs@plt+0x53ee0>
   587d4:	cmp	r3, #2
   587d8:	ldreq	r5, [r2]
   587dc:	bne	587f0 <fputs@plt+0x53edc>
   587e0:	mov	r0, r4
   587e4:	bl	57464 <fputs@plt+0x52b50>
   587e8:	mov	r0, r5
   587ec:	pop	{r3, r4, r5, pc}
   587f0:	bl	57018 <fputs@plt+0x52704>
   587f4:	ldr	r5, [r2, #4]
   587f8:	b	587e0 <fputs@plt+0x53ecc>
   587fc:	mov	r5, #0
   58800:	b	587e8 <fputs@plt+0x53ed4>
   58804:	andeq	r3, r3, r4, asr #4
   58808:	push	{r4, r5, r6, lr}
   5880c:	subs	r4, r0, #0
   58810:	mov	r5, r2
   58814:	mov	r6, r1
   58818:	beq	58888 <fputs@plt+0x53f74>
   5881c:	bl	56840 <fputs@plt+0x51f2c>
   58820:	mov	r2, r6
   58824:	mov	r1, r0
   58828:	mov	r0, r4
   5882c:	bl	56e9c <fputs@plt+0x52588>
   58830:	cmn	r0, #1
   58834:	mov	r1, r0
   58838:	beq	58888 <fputs@plt+0x53f74>
   5883c:	ldrb	r3, [r4, #39]	; 0x27
   58840:	ldr	r0, [pc, #92]	; 588a4 <fputs@plt+0x53f90>
   58844:	and	ip, r3, #3
   58848:	tst	r3, #4
   5884c:	add	r0, pc, r0
   58850:	addeq	r2, r4, #4
   58854:	add	r3, r0, ip, lsl #4
   58858:	ldrne	r2, [r4, #4]
   5885c:	cmp	r5, #0
   58860:	ldr	r3, [r3, #4]
   58864:	mul	r3, r3, r1
   58868:	add	r0, r2, r3
   5886c:	ldrne	r3, [r2, r3]
   58870:	ldr	r6, [r0, #4]
   58874:	mov	r0, r4
   58878:	strne	r3, [r5]
   5887c:	bl	57464 <fputs@plt+0x52b50>
   58880:	mov	r0, r6
   58884:	pop	{r4, r5, r6, pc}
   58888:	cmp	r5, #0
   5888c:	beq	5889c <fputs@plt+0x53f88>
   58890:	mov	r0, #0
   58894:	str	r0, [r5]
   58898:	pop	{r4, r5, r6, pc}
   5889c:	mov	r0, r5
   588a0:	pop	{r4, r5, r6, pc}
   588a4:	andeq	r3, r3, ip, lsr #3
   588a8:	push	{r4, lr}
   588ac:	mov	r4, r0
   588b0:	bl	56da8 <fputs@plt+0x52494>
   588b4:	cmn	r0, #1
   588b8:	beq	58908 <fputs@plt+0x53ff4>
   588bc:	ldrb	r3, [r4, #39]	; 0x27
   588c0:	ldr	r2, [pc, #72]	; 58910 <fputs@plt+0x53ffc>
   588c4:	tst	r3, #4
   588c8:	and	r3, r3, #3
   588cc:	add	r2, pc, r2
   588d0:	addeq	r4, r4, #4
   588d4:	add	r2, r2, r3, lsl #4
   588d8:	ldrne	r4, [r4, #4]
   588dc:	cmp	r3, #1
   588e0:	ldr	r2, [r2, #4]
   588e4:	mla	r4, r2, r0, r4
   588e8:	ble	58900 <fputs@plt+0x53fec>
   588ec:	cmp	r3, #2
   588f0:	bne	588fc <fputs@plt+0x53fe8>
   588f4:	ldr	r0, [r4]
   588f8:	pop	{r4, pc}
   588fc:	bl	57018 <fputs@plt+0x52704>
   58900:	ldr	r0, [r4, #4]
   58904:	pop	{r4, pc}
   58908:	mov	r0, #0
   5890c:	pop	{r4, pc}
   58910:	andeq	r3, r3, ip, lsr #2
   58914:	push	{r4, lr}
   58918:	mov	r4, r0
   5891c:	bl	56da8 <fputs@plt+0x52494>
   58920:	cmn	r0, #1
   58924:	beq	58958 <fputs@plt+0x54044>
   58928:	ldrb	r3, [r4, #39]	; 0x27
   5892c:	ldr	r2, [pc, #44]	; 58960 <fputs@plt+0x5404c>
   58930:	tst	r3, #4
   58934:	and	r3, r3, #3
   58938:	add	r2, pc, r2
   5893c:	addeq	r4, r4, #4
   58940:	add	r3, r2, r3, lsl #4
   58944:	ldrne	r4, [r4, #4]
   58948:	ldr	r3, [r3, #4]
   5894c:	mul	r0, r3, r0
   58950:	ldr	r0, [r4, r0]
   58954:	pop	{r4, pc}
   58958:	mov	r0, #0
   5895c:	pop	{r4, pc}
   58960:	andeq	r3, r3, r0, asr #1
   58964:	push	{r3, r4, r5, lr}
   58968:	mov	r4, r0
   5896c:	bl	56da8 <fputs@plt+0x52494>
   58970:	cmn	r0, #1
   58974:	mov	r1, r0
   58978:	beq	589d4 <fputs@plt+0x540c0>
   5897c:	ldrb	r3, [r4, #39]	; 0x27
   58980:	ldr	r0, [pc, #84]	; 589dc <fputs@plt+0x540c8>
   58984:	tst	r3, #4
   58988:	and	r3, r3, #3
   5898c:	add	r0, pc, r0
   58990:	addeq	r2, r4, #4
   58994:	add	r0, r0, r3, lsl #4
   58998:	ldrne	r2, [r4, #4]
   5899c:	cmp	r3, #1
   589a0:	ldr	r0, [r0, #4]
   589a4:	mla	r2, r0, r1, r2
   589a8:	ble	589cc <fputs@plt+0x540b8>
   589ac:	cmp	r3, #2
   589b0:	ldreq	r5, [r2]
   589b4:	bne	589c8 <fputs@plt+0x540b4>
   589b8:	mov	r0, r4
   589bc:	bl	57464 <fputs@plt+0x52b50>
   589c0:	mov	r0, r5
   589c4:	pop	{r3, r4, r5, pc}
   589c8:	bl	57018 <fputs@plt+0x52704>
   589cc:	ldr	r5, [r2, #4]
   589d0:	b	589b8 <fputs@plt+0x540a4>
   589d4:	mov	r5, #0
   589d8:	b	589c0 <fputs@plt+0x540ac>
   589dc:	andeq	r3, r3, ip, rrx
   589e0:	push	{r3, r4, r5, lr}
   589e4:	mov	r4, r0
   589e8:	bl	56da8 <fputs@plt+0x52494>
   589ec:	cmn	r0, #1
   589f0:	mov	r3, r0
   589f4:	beq	58a38 <fputs@plt+0x54124>
   589f8:	ldrb	r2, [r4, #39]	; 0x27
   589fc:	mov	r1, r3
   58a00:	ldr	lr, [pc, #56]	; 58a40 <fputs@plt+0x5412c>
   58a04:	mov	r0, r4
   58a08:	and	r5, r2, #3
   58a0c:	tst	r2, #4
   58a10:	add	lr, pc, lr
   58a14:	addeq	ip, r4, #4
   58a18:	add	r2, lr, r5, lsl #4
   58a1c:	ldrne	ip, [r4, #4]
   58a20:	ldr	r2, [r2, #4]
   58a24:	mul	r3, r2, r3
   58a28:	ldr	r4, [ip, r3]
   58a2c:	bl	57464 <fputs@plt+0x52b50>
   58a30:	mov	r0, r4
   58a34:	pop	{r3, r4, r5, pc}
   58a38:	mov	r0, #0
   58a3c:	pop	{r3, r4, r5, pc}
   58a40:	andeq	r2, r3, r8, ror #31
   58a44:	cmp	r0, #0
   58a48:	bxeq	lr
   58a4c:	ldrb	r3, [r0, #39]	; 0x27
   58a50:	tst	r3, #4
   58a54:	ldrne	r0, [r0, #24]
   58a58:	ubfxeq	r0, r3, #3, #3
   58a5c:	bx	lr
   58a60:	ldr	r3, [pc, #280]	; 58b80 <fputs@plt+0x5426c>
   58a64:	ldr	r2, [pc, #280]	; 58b84 <fputs@plt+0x54270>
   58a68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   58a6c:	add	r3, pc, r3
   58a70:	mov	r4, r0
   58a74:	ldrb	r0, [r0, #39]	; 0x27
   58a78:	ldr	r6, [r3, r2]
   58a7c:	sub	sp, sp, #16
   58a80:	tst	r0, #4
   58a84:	ubfxeq	r0, r0, #3, #3
   58a88:	ldrne	r0, [r4, #24]
   58a8c:	ldr	r3, [r6]
   58a90:	adds	r5, r0, #1
   58a94:	str	r3, [sp, #12]
   58a98:	bne	58b60 <fputs@plt+0x5424c>
   58a9c:	lsl	r0, r5, #2
   58aa0:	bl	4500 <malloc@plt>
   58aa4:	subs	r7, r0, #0
   58aa8:	beq	58b74 <fputs@plt+0x54260>
   58aac:	add	r5, sp, #4
   58ab0:	mov	r0, r4
   58ab4:	mvn	r3, #1
   58ab8:	mov	r8, #0
   58abc:	mov	r1, r5
   58ac0:	stmib	sp, {r3, r8}
   58ac4:	bl	56a84 <fputs@plt+0x52170>
   58ac8:	cmn	r0, #1
   58acc:	beq	58b30 <fputs@plt+0x5421c>
   58ad0:	ldr	sl, [pc, #176]	; 58b88 <fputs@plt+0x54274>
   58ad4:	sub	r9, r7, #4
   58ad8:	add	sl, pc, sl
   58adc:	ldrb	r3, [r4, #39]	; 0x27
   58ae0:	tst	r3, #4
   58ae4:	and	r3, r3, #3
   58ae8:	addeq	ip, r4, #4
   58aec:	add	r1, sl, r3, lsl #4
   58af0:	ldrne	ip, [r4, #4]
   58af4:	cmp	r3, #1
   58af8:	ldr	r2, [r1, #4]
   58afc:	mla	r0, r2, r0, ip
   58b00:	ble	58b54 <fputs@plt+0x54240>
   58b04:	cmp	r3, #2
   58b08:	bne	58b5c <fputs@plt+0x54248>
   58b0c:	ldr	r3, [r0]
   58b10:	str	r3, [r9, #4]!
   58b14:	mov	r0, r4
   58b18:	mov	r1, r5
   58b1c:	add	r8, r8, #1
   58b20:	bl	56a84 <fputs@plt+0x52170>
   58b24:	cmn	r0, #1
   58b28:	bne	58adc <fputs@plt+0x541c8>
   58b2c:	lsl	r8, r8, #2
   58b30:	mov	r0, r7
   58b34:	mov	r3, #0
   58b38:	str	r3, [r7, r8]
   58b3c:	ldr	r2, [sp, #12]
   58b40:	ldr	r3, [r6]
   58b44:	cmp	r2, r3
   58b48:	bne	58b7c <fputs@plt+0x54268>
   58b4c:	add	sp, sp, #16
   58b50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   58b54:	ldr	r3, [r0, #4]
   58b58:	b	58b10 <fputs@plt+0x541fc>
   58b5c:	bl	57018 <fputs@plt+0x52704>
   58b60:	mvn	r0, #0
   58b64:	mov	r1, r5
   58b68:	bl	618f8 <fputs@plt+0x5cfe4>
   58b6c:	cmp	r0, #3
   58b70:	bhi	58a9c <fputs@plt+0x54188>
   58b74:	mov	r0, #0
   58b78:	b	58b3c <fputs@plt+0x54228>
   58b7c:	bl	453c <__stack_chk_fail@plt>
   58b80:	andeq	r3, r3, r4, lsr #2
   58b84:	andeq	r0, r0, r0, lsr r4
   58b88:	andeq	r2, r3, r0, lsr #30
   58b8c:	push	{r3, r4, r5, lr}
   58b90:	subs	r5, r1, #0
   58b94:	mov	r4, r0
   58b98:	beq	58c18 <fputs@plt+0x54304>
   58b9c:	cmp	r0, #0
   58ba0:	beq	58c10 <fputs@plt+0x542fc>
   58ba4:	bl	56840 <fputs@plt+0x51f2c>
   58ba8:	mov	r2, r5
   58bac:	mov	r1, r0
   58bb0:	mov	r0, r4
   58bb4:	bl	56e9c <fputs@plt+0x52588>
   58bb8:	cmn	r0, #1
   58bbc:	beq	58c10 <fputs@plt+0x542fc>
   58bc0:	ldrb	r3, [r4, #39]	; 0x27
   58bc4:	tst	r3, #4
   58bc8:	and	r1, r3, #3
   58bcc:	bne	58c00 <fputs@plt+0x542ec>
   58bd0:	ldr	r2, [pc, #96]	; 58c38 <fputs@plt+0x54324>
   58bd4:	add	r4, r4, #4
   58bd8:	add	r2, pc, r2
   58bdc:	add	r3, r2, r1, lsl #4
   58be0:	ldr	r3, [r3, #4]
   58be4:	mla	r0, r3, r0, r4
   58be8:	ldr	r2, [r0, #8]
   58bec:	cmn	r2, #1
   58bf0:	beq	58c10 <fputs@plt+0x542fc>
   58bf4:	mla	r3, r2, r3, r4
   58bf8:	ldr	r0, [r3, #4]
   58bfc:	pop	{r3, r4, r5, pc}
   58c00:	ldr	r2, [pc, #52]	; 58c3c <fputs@plt+0x54328>
   58c04:	ldr	r4, [r4, #4]
   58c08:	add	r2, pc, r2
   58c0c:	b	58bdc <fputs@plt+0x542c8>
   58c10:	mov	r0, #0
   58c14:	pop	{r3, r4, r5, pc}
   58c18:	ldr	r0, [pc, #32]	; 58c40 <fputs@plt+0x5432c>
   58c1c:	movw	r2, #1794	; 0x702
   58c20:	ldr	r1, [pc, #28]	; 58c44 <fputs@plt+0x54330>
   58c24:	ldr	r3, [pc, #28]	; 58c48 <fputs@plt+0x54334>
   58c28:	add	r0, pc, r0
   58c2c:	add	r1, pc, r1
   58c30:	add	r3, pc, r3
   58c34:	bl	5ac34 <fputs@plt+0x56320>
   58c38:	andeq	r2, r3, r0, lsr #28
   58c3c:	strdeq	r2, [r3], -r0
   58c40:	strdeq	r9, [r1], -r8
   58c44:	andeq	fp, r1, r4, lsr r0
   58c48:			; <UNDEFINED> instruction: 0x0001afb4
   58c4c:	push	{r3, r4, r5, lr}
   58c50:	mov	r5, r1
   58c54:	bl	584e0 <fputs@plt+0x53bcc>
   58c58:	subs	r4, r0, #0
   58c5c:	ble	58c68 <fputs@plt+0x54354>
   58c60:	mov	r0, r4
   58c64:	pop	{r3, r4, r5, pc}
   58c68:	mov	r0, r5
   58c6c:	bl	4140 <free@plt>
   58c70:	mov	r0, r4
   58c74:	pop	{r3, r4, r5, pc}
   58c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   58c7c:	sub	sp, sp, #208	; 0xd0
   58c80:	ldrb	r6, [r3, #1]
   58c84:	mov	r7, #0
   58c88:	ldrb	sl, [r3, #9]
   58c8c:	mov	ip, r3
   58c90:	ldrb	r8, [r3, #10]
   58c94:	mov	r4, #0
   58c98:	strd	r6, [sp, #160]	; 0xa0
   58c9c:	mov	r7, #0
   58ca0:	ldrb	r6, [r3, #2]
   58ca4:	str	r1, [sp, #192]	; 0xc0
   58ca8:	lsl	r1, sl, #8
   58cac:	str	r1, [sp, #16]
   58cb0:	strd	r6, [sp, #40]	; 0x28
   58cb4:	lsr	r7, sl, #24
   58cb8:	str	r7, [sp, #20]
   58cbc:	lsl	r6, r8, #16
   58cc0:	lsr	r7, r8, #16
   58cc4:	ldrd	r8, [sp, #16]
   58cc8:	ldrb	r5, [r3, #4]
   58ccc:	orr	r6, r6, r8
   58cd0:	orr	r7, r7, r9
   58cd4:	ldrb	r8, [ip, #8]
   58cd8:	ldr	r9, [sp, #40]	; 0x28
   58cdc:	str	r2, [sp, #32]
   58ce0:	ldr	r2, [sp, #160]	; 0xa0
   58ce4:	lsr	r3, r9, #16
   58ce8:	mov	r9, #0
   58cec:	strd	r8, [sp, #168]	; 0xa8
   58cf0:	ldr	r9, [sp, #40]	; 0x28
   58cf4:	lsr	fp, r2, #24
   58cf8:	ldrb	r8, [ip, #11]
   58cfc:	lsl	sl, r2, #8
   58d00:	lsl	r2, r9, #16
   58d04:	mov	r9, #0
   58d08:	strd	r8, [sp, #160]	; 0xa0
   58d0c:	orr	r8, sl, r2
   58d10:	orr	r9, fp, r3
   58d14:	ldrd	r2, [sp, #168]	; 0xa8
   58d18:	ldr	fp, [sp, #160]	; 0xa0
   58d1c:	ldrb	sl, [ip, #12]
   58d20:	orr	r6, r6, r2
   58d24:	ldrb	r2, [ip, #3]
   58d28:	orr	r7, r7, r3
   58d2c:	strd	r8, [sp, #40]	; 0x28
   58d30:	lsl	r8, fp, #24
   58d34:	lsr	r9, fp, #8
   58d38:	str	sl, [sp, #20]
   58d3c:	orr	fp, r9, r7
   58d40:	orr	sl, r8, r6
   58d44:	ldrd	r8, [sp, #40]	; 0x28
   58d48:	mov	r3, #0
   58d4c:	ldrb	r6, [ip, #13]
   58d50:	mov	r7, #0
   58d54:	strd	sl, [sp, #168]	; 0xa8
   58d58:	lsr	fp, r2, #8
   58d5c:	lsl	sl, r2, #24
   58d60:	ldrb	r2, [ip]
   58d64:	orr	r3, r3, r9
   58d68:	mov	r9, #0
   58d6c:	orr	r3, r3, fp
   58d70:	orr	r2, r2, r8
   58d74:	lsl	fp, r6, #8
   58d78:	ldrb	r8, [ip, #5]
   58d7c:	ldrb	r6, [ip, #14]
   58d80:	orr	r2, r2, sl
   58d84:	strd	r8, [sp, #40]	; 0x28
   58d88:	orr	r8, r2, r4
   58d8c:	strd	r6, [sp, #184]	; 0xb8
   58d90:	orr	r9, r3, r5
   58d94:	str	r4, [sp, #16]
   58d98:	mov	r7, #0
   58d9c:	ldr	r6, [sp, #40]	; 0x28
   58da0:	ldrd	r2, [sp, #16]
   58da4:	strd	r8, [sp, #160]	; 0xa0
   58da8:	ldrd	r8, [sp, #168]	; 0xa8
   58dac:	ldr	r1, [sp, #192]	; 0xc0
   58db0:	orr	r9, r9, r3
   58db4:	lsl	r3, r6, #8
   58db8:	ldrb	r6, [ip, #6]
   58dbc:	orr	r8, r8, r2
   58dc0:	ldrb	r2, [ip, #7]
   58dc4:	strd	r6, [sp, #40]	; 0x28
   58dc8:	orr	r6, r8, r4
   58dcc:	orr	r7, r9, fp
   58dd0:	strd	r6, [sp, #176]	; 0xb0
   58dd4:	ldr	r7, [sp, #184]	; 0xb8
   58dd8:	mov	r9, #0
   58ddc:	ldrb	r8, [ip, #15]
   58de0:	ldr	ip, [sp, #32]
   58de4:	lsl	fp, r7, #16
   58de8:	ldrd	r6, [sp, #160]	; 0xa0
   58dec:	strd	r8, [sp, #184]	; 0xb8
   58df0:	orr	r6, r6, r4
   58df4:	orr	r7, r7, r3
   58df8:	strd	r6, [sp, #16]
   58dfc:	bic	r3, ip, #7
   58e00:	ldr	r7, [sp, #40]	; 0x28
   58e04:	add	r3, r1, r3
   58e08:	ldr	sl, [sp, #184]	; 0xb8
   58e0c:	cmp	r1, r3
   58e10:	str	r0, [sp, #184]	; 0xb8
   58e14:	movw	r1, #25698	; 0x6462
   58e18:	lsl	r9, r7, #16
   58e1c:	ldrd	r6, [sp, #176]	; 0xb0
   58e20:	movw	r0, #25971	; 0x6573
   58e24:	movt	r1, #29797	; 0x7465
   58e28:	orr	r6, r6, r4
   58e2c:	orr	r7, r7, fp
   58e30:	strd	r6, [sp, #40]	; 0x28
   58e34:	lsl	r7, sl, #24
   58e38:	ldrd	sl, [sp, #16]
   58e3c:	movt	r0, #31092	; 0x7974
   58e40:	str	r3, [sp, #168]	; 0xa8
   58e44:	lsl	r3, ip, #24
   58e48:	orr	sl, sl, r4
   58e4c:	orr	fp, fp, r9
   58e50:	strd	sl, [sp, #16]
   58e54:	lsl	r9, r2, #24
   58e58:	ldrd	sl, [sp, #40]	; 0x28
   58e5c:	movw	r2, #28525	; 0x6f6d
   58e60:	str	r3, [sp, #180]	; 0xb4
   58e64:	movt	r2, #28260	; 0x6e64
   58e68:	orr	r6, r4, sl
   58e6c:	orr	r7, r7, fp
   58e70:	ldrd	sl, [sp, #16]
   58e74:	eor	r0, r0, r6
   58e78:	eor	r1, r1, r7
   58e7c:	movw	r3, #29281	; 0x7261
   58e80:	orr	r8, r4, sl
   58e84:	orr	r9, r9, fp
   58e88:	strd	r0, [sp, #160]	; 0xa0
   58e8c:	movt	r3, #25711	; 0x646f
   58e90:	movw	sl, #29281	; 0x7261
   58e94:	movw	fp, #26469	; 0x6765
   58e98:	movt	sl, #28261	; 0x6e65
   58e9c:	movt	fp, #27769	; 0x6c79
   58ea0:	movw	r0, #25973	; 0x6575
   58ea4:	movw	r1, #28005	; 0x6d65
   58ea8:	movt	r0, #28787	; 0x7073
   58eac:	movt	r1, #29551	; 0x736f
   58eb0:	eor	r5, r9, fp
   58eb4:	str	r4, [sp, #176]	; 0xb0
   58eb8:	eor	r2, r2, r6
   58ebc:	eor	r4, r8, sl
   58ec0:	eor	r3, r3, r7
   58ec4:	strd	r4, [sp, #16]
   58ec8:	eor	sl, r8, r0
   58ecc:	and	r5, ip, #7
   58ed0:	eor	fp, r9, r1
   58ed4:	str	r5, [sp, #196]	; 0xc4
   58ed8:	beq	5919c <fputs@plt+0x54888>
   58edc:	ldr	ip, [sp, #192]	; 0xc0
   58ee0:	strd	sl, [sp, #40]	; 0x28
   58ee4:	ldrb	r4, [ip, #1]
   58ee8:	add	ip, ip, #8
   58eec:	ldrb	r0, [ip, #-6]
   58ef0:	lsr	r7, r4, #24
   58ef4:	lsl	sl, r4, #8
   58ef8:	lsr	r8, r0, #16
   58efc:	str	sl, [sp]
   58f00:	str	r8, [sp, #12]
   58f04:	lsl	fp, r0, #16
   58f08:	str	r7, [sp, #4]
   58f0c:	mov	sl, #0
   58f10:	str	fp, [sp, #8]
   58f14:	ldrd	r4, [sp, #8]
   58f18:	ldrd	r6, [sp]
   58f1c:	ldrb	r8, [ip, #-5]
   58f20:	orr	r6, r6, r4
   58f24:	ldrb	r4, [ip, #-8]
   58f28:	orr	r7, r7, r5
   58f2c:	mov	r5, #0
   58f30:	lsr	r0, r8, #8
   58f34:	orr	r4, r4, r6
   58f38:	str	r0, [sp, #28]
   58f3c:	lsl	r6, r8, #24
   58f40:	ldrb	r0, [ip, #-3]
   58f44:	orr	r5, r5, r7
   58f48:	str	r6, [sp, #24]
   58f4c:	ldrd	r6, [sp, #24]
   58f50:	ldrb	r8, [ip, #-2]
   58f54:	orr	r5, r5, r7
   58f58:	lsl	r7, r0, #8
   58f5c:	ldrb	r0, [ip, #-1]
   58f60:	orr	r4, r4, r6
   58f64:	ldrb	fp, [ip, #-4]
   58f68:	lsl	r6, r8, #16
   58f6c:	str	r7, [sp, #140]	; 0x8c
   58f70:	orr	r4, r4, sl
   58f74:	str	sl, [sp, #136]	; 0x88
   58f78:	lsl	r7, r0, #24
   58f7c:	ldrd	r8, [sp, #136]	; 0x88
   58f80:	orr	r5, r5, fp
   58f84:	str	r6, [sp, #148]	; 0x94
   58f88:	str	sl, [sp, #144]	; 0x90
   58f8c:	orr	r4, r4, r8
   58f90:	str	r7, [sp, #156]	; 0x9c
   58f94:	orr	r5, r5, r9
   58f98:	ldrd	r6, [sp, #144]	; 0x90
   58f9c:	str	sl, [sp, #152]	; 0x98
   58fa0:	ldrd	r8, [sp, #152]	; 0x98
   58fa4:	orr	r4, r4, r6
   58fa8:	orr	r5, r5, r7
   58fac:	ldrd	r6, [sp, #160]	; 0xa0
   58fb0:	orr	r8, r8, r4
   58fb4:	orr	r9, r9, r5
   58fb8:	ldrd	r0, [sp, #40]	; 0x28
   58fbc:	lsl	r4, r2, #13
   58fc0:	eor	r6, r6, r8
   58fc4:	eor	r7, r7, r9
   58fc8:	orr	r4, r4, r3, lsr #19
   58fcc:	str	r4, [sp, #48]	; 0x30
   58fd0:	ldrd	r4, [sp, #16]
   58fd4:	adds	r0, r0, r2
   58fd8:	adc	r1, r1, r3
   58fdc:	strd	r8, [sp, #32]
   58fe0:	adds	r4, r4, r6
   58fe4:	lsl	r9, r6, #16
   58fe8:	lsl	r8, r7, #16
   58fec:	lsl	r3, r3, #13
   58ff0:	adc	r5, r5, r7
   58ff4:	orr	r9, r9, r7, lsr #16
   58ff8:	orr	r8, r8, r6, lsr #16
   58ffc:	str	r9, [sp, #64]	; 0x40
   59000:	str	r8, [sp, #68]	; 0x44
   59004:	orr	r3, r3, r2, lsr #19
   59008:	str	r3, [sp, #52]	; 0x34
   5900c:	ldrd	r6, [sp, #64]	; 0x40
   59010:	ldrd	r2, [sp, #48]	; 0x30
   59014:	eor	r6, r6, r4
   59018:	eor	r7, r7, r5
   5901c:	eor	r2, r2, r0
   59020:	eor	r3, r3, r1
   59024:	str	r0, [sp, #60]	; 0x3c
   59028:	lsl	r0, r6, #21
   5902c:	adds	r4, r4, r2
   59030:	orr	r0, r0, r7, lsr #11
   59034:	str	r1, [sp, #56]	; 0x38
   59038:	lsl	r8, r2, #17
   5903c:	str	r0, [sp, #72]	; 0x48
   59040:	lsl	r0, r7, #21
   59044:	adc	r5, r5, r3
   59048:	orr	r8, r8, r3, lsr #15
   5904c:	orr	r0, r0, r6, lsr #11
   59050:	str	r8, [sp, #80]	; 0x50
   59054:	str	r0, [sp, #76]	; 0x4c
   59058:	lsl	r3, r3, #17
   5905c:	ldrd	r8, [sp, #56]	; 0x38
   59060:	orr	r3, r3, r2, lsr #15
   59064:	str	r3, [sp, #84]	; 0x54
   59068:	ldrd	r2, [sp, #72]	; 0x48
   5906c:	adds	r6, r6, r8
   59070:	adc	r7, r7, r9
   59074:	ldrd	r0, [sp, #80]	; 0x50
   59078:	eor	r2, r2, r6
   5907c:	eor	r3, r3, r7
   59080:	eor	r0, r0, r4
   59084:	str	r4, [sp, #92]	; 0x5c
   59088:	lsl	r4, r2, #16
   5908c:	str	r5, [sp, #88]	; 0x58
   59090:	orr	r4, r4, r3, lsr #16
   59094:	str	r4, [sp, #112]	; 0x70
   59098:	lsl	r4, r3, #16
   5909c:	eor	r1, r1, r5
   590a0:	orr	r4, r4, r2, lsr #16
   590a4:	str	r4, [sp, #116]	; 0x74
   590a8:	ldrd	r4, [sp, #88]	; 0x58
   590ac:	adds	r6, r6, r0
   590b0:	adc	r7, r7, r1
   590b4:	lsl	r8, r0, #13
   590b8:	adds	r2, r2, r4
   590bc:	orr	r8, r8, r1, lsr #19
   590c0:	adc	r3, r3, r5
   590c4:	lsl	r1, r1, #13
   590c8:	ldrd	r4, [sp, #112]	; 0x70
   590cc:	orr	r1, r1, r0, lsr #19
   590d0:	str	r8, [sp, #96]	; 0x60
   590d4:	str	r1, [sp, #100]	; 0x64
   590d8:	eor	r4, r4, r2
   590dc:	ldrd	r0, [sp, #96]	; 0x60
   590e0:	eor	r5, r5, r3
   590e4:	str	r6, [sp, #108]	; 0x6c
   590e8:	eor	r0, r0, r6
   590ec:	str	r7, [sp, #104]	; 0x68
   590f0:	lsl	r6, r4, #21
   590f4:	eor	r1, r1, r7
   590f8:	orr	r6, r6, r5, lsr #11
   590fc:	str	r6, [sp, #120]	; 0x78
   59100:	ldrd	r6, [sp, #104]	; 0x68
   59104:	adds	r2, r2, r0
   59108:	lsl	r9, r0, #17
   5910c:	lsl	r8, r5, #21
   59110:	adc	r3, r3, r1
   59114:	orr	r9, r9, r1, lsr #15
   59118:	adds	r6, r6, r4
   5911c:	orr	r8, r8, r4, lsr #11
   59120:	lsl	r1, r1, #17
   59124:	str	r8, [sp, #124]	; 0x7c
   59128:	adc	r7, r7, r5
   5912c:	str	r9, [sp, #128]	; 0x80
   59130:	ldrd	r4, [sp, #120]	; 0x78
   59134:	orr	r1, r1, r0, lsr #15
   59138:	ldr	r9, [sp, #168]	; 0xa8
   5913c:	str	r1, [sp, #132]	; 0x84
   59140:	eor	r4, r4, r6
   59144:	ldrd	r0, [sp, #32]
   59148:	eor	r5, r5, r7
   5914c:	str	r2, [sp, #20]
   59150:	cmp	r9, ip
   59154:	eor	r0, r0, r6
   59158:	eor	r1, r1, r7
   5915c:	strd	r4, [sp, #160]	; 0xa0
   59160:	strd	r0, [sp, #40]	; 0x28
   59164:	str	r3, [sp, #16]
   59168:	ldrd	r6, [sp, #128]	; 0x80
   5916c:	eor	r2, r2, r6
   59170:	eor	r3, r3, r7
   59174:	bne	58ee4 <fputs@plt+0x545d0>
   59178:	ldr	r7, [sp, #192]	; 0xc0
   5917c:	mov	fp, r1
   59180:	mov	sl, r0
   59184:	add	r1, r7, #8
   59188:	rsb	r1, r1, r9
   5918c:	bic	r1, r1, #7
   59190:	add	r1, r1, #8
   59194:	add	r7, r7, r1
   59198:	str	r7, [sp, #192]	; 0xc0
   5919c:	ldr	r8, [sp, #196]	; 0xc4
   591a0:	sub	r1, r8, #1
   591a4:	cmp	r1, #6
   591a8:	addls	pc, pc, r1, lsl #2
   591ac:	b	592a4 <fputs@plt+0x54990>
   591b0:	b	59288 <fputs@plt+0x54974>
   591b4:	b	59268 <fputs@plt+0x54954>
   591b8:	b	59248 <fputs@plt+0x54934>
   591bc:	b	59228 <fputs@plt+0x54914>
   591c0:	b	5920c <fputs@plt+0x548f8>
   591c4:	b	591ec <fputs@plt+0x548d8>
   591c8:	b	591cc <fputs@plt+0x548b8>
   591cc:	ldr	r9, [sp, #192]	; 0xc0
   591d0:	mov	r0, #0
   591d4:	ldrb	r4, [r9, #6]
   591d8:	lsl	r1, r4, #16
   591dc:	ldrd	r4, [sp, #176]	; 0xb0
   591e0:	orr	r4, r4, r0
   591e4:	orr	r5, r5, r1
   591e8:	strd	r4, [sp, #176]	; 0xb0
   591ec:	ldr	r6, [sp, #192]	; 0xc0
   591f0:	mov	r0, #0
   591f4:	ldrd	r8, [sp, #176]	; 0xb0
   591f8:	ldrb	r4, [r6, #5]
   591fc:	orr	r8, r8, r0
   59200:	lsl	r1, r4, #8
   59204:	orr	r9, r9, r1
   59208:	strd	r8, [sp, #176]	; 0xb0
   5920c:	ldr	r9, [sp, #192]	; 0xc0
   59210:	mov	r0, #0
   59214:	ldrd	r4, [sp, #176]	; 0xb0
   59218:	ldrb	r1, [r9, #4]
   5921c:	orr	r4, r4, r0
   59220:	orr	r5, r5, r1
   59224:	strd	r4, [sp, #176]	; 0xb0
   59228:	ldr	r6, [sp, #192]	; 0xc0
   5922c:	ldrd	r8, [sp, #176]	; 0xb0
   59230:	ldrb	r4, [r6, #3]
   59234:	lsr	r1, r4, #8
   59238:	lsl	r0, r4, #24
   5923c:	orr	r8, r8, r0
   59240:	orr	r9, r9, r1
   59244:	strd	r8, [sp, #176]	; 0xb0
   59248:	ldr	r9, [sp, #192]	; 0xc0
   5924c:	ldrb	r4, [r9, #2]
   59250:	lsr	r1, r4, #16
   59254:	lsl	r0, r4, #16
   59258:	ldrd	r4, [sp, #176]	; 0xb0
   5925c:	orr	r4, r4, r0
   59260:	orr	r5, r5, r1
   59264:	strd	r4, [sp, #176]	; 0xb0
   59268:	ldr	r6, [sp, #192]	; 0xc0
   5926c:	ldrd	r8, [sp, #176]	; 0xb0
   59270:	ldrb	r4, [r6, #1]
   59274:	lsr	r1, r4, #24
   59278:	lsl	r0, r4, #8
   5927c:	orr	r8, r8, r0
   59280:	orr	r9, r9, r1
   59284:	strd	r8, [sp, #176]	; 0xb0
   59288:	ldr	r9, [sp, #192]	; 0xc0
   5928c:	mov	r1, #0
   59290:	ldrd	r4, [sp, #176]	; 0xb0
   59294:	ldrb	r0, [r9]
   59298:	orr	r5, r5, r1
   5929c:	orr	r4, r4, r0
   592a0:	strd	r4, [sp, #176]	; 0xb0
   592a4:	ldrd	r6, [sp, #160]	; 0xa0
   592a8:	lsl	ip, r2, #13
   592ac:	ldrd	r0, [sp, #176]	; 0xb0
   592b0:	ldrd	r4, [sp, #16]
   592b4:	eor	r1, r1, r7
   592b8:	eor	r0, r0, r6
   592bc:	adds	r4, r4, r0
   592c0:	lsl	r8, r1, #16
   592c4:	adc	r5, r5, r1
   592c8:	lsl	r9, r0, #16
   592cc:	strd	r4, [sp]
   592d0:	orr	r7, r8, r0, lsr #16
   592d4:	adds	r8, r2, sl
   592d8:	orr	r6, r9, r1, lsr #16
   592dc:	orr	r4, ip, r3, lsr #19
   592e0:	adc	r9, r3, fp
   592e4:	lsl	r1, r3, #13
   592e8:	ldrd	sl, [sp]
   592ec:	eor	r4, r4, r8
   592f0:	orr	r5, r1, r2, lsr #19
   592f4:	mov	r3, r8
   592f8:	eor	r6, r6, sl
   592fc:	eor	r7, r7, fp
   59300:	eor	r5, r5, r9
   59304:	lsl	r8, r4, #17
   59308:	lsl	r1, r6, #21
   5930c:	lsl	ip, r7, #21
   59310:	orr	r0, r8, r5, lsr #15
   59314:	adds	r8, r6, r9
   59318:	adc	r9, r7, r3
   5931c:	orr	sl, r1, r7, lsr #11
   59320:	orr	fp, ip, r6, lsr #11
   59324:	ldrd	r6, [sp]
   59328:	lsl	ip, r5, #17
   5932c:	eor	r2, r8, sl
   59330:	adds	r6, r6, r4
   59334:	orr	r1, ip, r4, lsr #15
   59338:	adc	r7, r7, r5
   5933c:	eor	r0, r0, r6
   59340:	eor	r3, r9, fp
   59344:	eor	r1, r1, r7
   59348:	strd	r8, [sp, #8]
   5934c:	lsl	r4, r2, #16
   59350:	mov	r9, r6
   59354:	lsl	r6, r0, #13
   59358:	orr	sl, r4, r3, lsr #16
   5935c:	lsl	ip, r3, #16
   59360:	orr	r4, r6, r1, lsr #19
   59364:	adds	r6, r2, r7
   59368:	adc	r7, r3, r9
   5936c:	orr	fp, ip, r2, lsr #16
   59370:	ldrd	r2, [sp, #8]
   59374:	lsl	ip, r1, #13
   59378:	orr	r5, ip, r0, lsr #19
   5937c:	eor	r8, r6, sl
   59380:	adds	r2, r2, r0
   59384:	eor	r9, r7, fp
   59388:	adc	r3, r3, r1
   5938c:	eor	r4, r4, r2
   59390:	eor	r5, r5, r3
   59394:	strd	r6, [sp]
   59398:	mov	r7, r2
   5939c:	lsl	r2, r4, #17
   593a0:	lsl	r1, r8, #21
   593a4:	lsl	ip, r9, #21
   593a8:	orr	r0, r2, r5, lsr #15
   593ac:	adds	r2, r8, r3
   593b0:	adc	r3, r9, r7
   593b4:	orr	sl, r1, r9, lsr #11
   593b8:	orr	fp, ip, r8, lsr #11
   593bc:	strd	r2, [sp, #8]
   593c0:	eor	r6, r2, sl
   593c4:	eor	r7, r3, fp
   593c8:	ldrd	r2, [sp]
   593cc:	lsl	ip, r5, #17
   593d0:	orr	r1, ip, r4, lsr #15
   593d4:	ldrd	r8, [sp, #8]
   593d8:	adds	r2, r2, r4
   593dc:	lsl	ip, r6, #16
   593e0:	adc	r3, r3, r5
   593e4:	eor	r0, r0, r2
   593e8:	eor	r1, r1, r3
   593ec:	mov	r4, #255	; 0xff
   593f0:	mov	r5, #0
   593f4:	eor	r4, r4, r3
   593f8:	eor	r5, r5, r2
   593fc:	ldrd	r2, [sp, #176]	; 0xb0
   59400:	orr	sl, ip, r7, lsr #16
   59404:	lsl	ip, r7, #16
   59408:	str	ip, [sp]
   5940c:	eor	r9, r9, r3
   59410:	ldr	r3, [sp]
   59414:	lsl	ip, r0, #13
   59418:	eor	r8, r8, r2
   5941c:	adds	r2, r4, r6
   59420:	orr	fp, r3, r6, lsr #16
   59424:	adc	r3, r5, r7
   59428:	adds	r8, r8, r0
   5942c:	strd	r2, [sp]
   59430:	orr	r2, ip, r1, lsr #19
   59434:	lsl	ip, r1, #13
   59438:	ldrd	r4, [sp]
   5943c:	adc	r9, r9, r1
   59440:	eor	r2, r2, r8
   59444:	orr	r3, ip, r0, lsr #19
   59448:	eor	r3, r3, r9
   5944c:	eor	r4, r4, sl
   59450:	mov	r7, r8
   59454:	lsl	r8, r2, #17
   59458:	eor	r5, r5, fp
   5945c:	orr	r0, r8, r3, lsr #15
   59460:	adds	r8, r4, r9
   59464:	lsl	r1, r4, #21
   59468:	adc	r9, r5, r7
   5946c:	ldrd	r6, [sp]
   59470:	lsl	ip, r5, #21
   59474:	orr	sl, r1, r5, lsr #11
   59478:	adds	r6, r6, r2
   5947c:	orr	fp, ip, r4, lsr #11
   59480:	lsl	ip, r3, #17
   59484:	adc	r7, r7, r3
   59488:	eor	r0, r0, r6
   5948c:	orr	r1, ip, r2, lsr #15
   59490:	eor	r4, r8, sl
   59494:	eor	r5, r9, fp
   59498:	eor	r1, r1, r7
   5949c:	strd	r8, [sp, #8]
   594a0:	mov	r9, r6
   594a4:	lsl	r6, r0, #13
   594a8:	lsl	r3, r4, #16
   594ac:	lsl	ip, r5, #16
   594b0:	orr	r2, r6, r1, lsr #19
   594b4:	adds	r6, r7, r4
   594b8:	adc	r7, r9, r5
   594bc:	orr	sl, r3, r5, lsr #16
   594c0:	orr	fp, ip, r4, lsr #16
   594c4:	strd	r6, [sp]
   594c8:	eor	r4, r6, sl
   594cc:	eor	r5, r7, fp
   594d0:	ldrd	r6, [sp, #8]
   594d4:	lsl	ip, r1, #13
   594d8:	orr	r3, ip, r0, lsr #19
   594dc:	lsl	ip, r5, #21
   594e0:	adds	r6, r6, r0
   594e4:	orr	fp, ip, r4, lsr #11
   594e8:	adc	r7, r7, r1
   594ec:	eor	r2, r2, r6
   594f0:	eor	r3, r3, r7
   594f4:	mov	r9, r6
   594f8:	lsl	r6, r2, #17
   594fc:	lsl	r1, r4, #21
   59500:	orr	r0, r6, r3, lsr #15
   59504:	adds	r6, r4, r7
   59508:	adc	r7, r5, r9
   5950c:	ldrd	r8, [sp]
   59510:	lsl	ip, r3, #17
   59514:	orr	sl, r1, r5, lsr #11
   59518:	adds	r8, r8, r2
   5951c:	orr	r1, ip, r2, lsr #15
   59520:	adc	r9, r9, r3
   59524:	eor	r0, r0, r8
   59528:	eor	r4, r6, sl
   5952c:	eor	r5, r7, fp
   59530:	eor	r1, r1, r9
   59534:	strd	r6, [sp, #8]
   59538:	mov	r7, r8
   5953c:	lsl	r8, r0, #13
   59540:	lsl	r3, r4, #16
   59544:	lsl	ip, r5, #16
   59548:	orr	r2, r8, r1, lsr #19
   5954c:	adds	r8, r9, r4
   59550:	adc	r9, r7, r5
   59554:	orr	sl, r3, r5, lsr #16
   59558:	orr	fp, ip, r4, lsr #16
   5955c:	ldrd	r4, [sp, #8]
   59560:	lsl	ip, r1, #13
   59564:	eor	r6, r8, sl
   59568:	adds	r4, r4, r0
   5956c:	orr	r3, ip, r0, lsr #19
   59570:	adc	r5, r5, r1
   59574:	eor	r2, r2, r4
   59578:	eor	r7, r9, fp
   5957c:	eor	r3, r3, r5
   59580:	strd	r8, [sp]
   59584:	mov	r9, r4
   59588:	lsl	r4, r2, #17
   5958c:	lsl	r1, r6, #21
   59590:	lsl	ip, r7, #21
   59594:	orr	r0, r4, r3, lsr #15
   59598:	adds	r4, r6, r5
   5959c:	orr	sl, r1, r7, lsr #11
   595a0:	adc	r5, r7, r9
   595a4:	orr	fp, ip, r6, lsr #11
   595a8:	ldrd	r6, [sp]
   595ac:	lsl	ip, r3, #17
   595b0:	strd	r4, [sp, #8]
   595b4:	eor	r4, r4, sl
   595b8:	adds	r6, r6, r2
   595bc:	eor	r5, r5, fp
   595c0:	adc	r7, r7, r3
   595c4:	eor	r0, r0, r6
   595c8:	orr	r1, ip, r2, lsr #15
   595cc:	lsl	ip, r4, #16
   595d0:	eor	r1, r1, r7
   595d4:	orr	sl, ip, r5, lsr #16
   595d8:	mov	r3, r6
   595dc:	lsl	ip, r5, #16
   595e0:	lsl	r6, r0, #13
   595e4:	orr	fp, ip, r4, lsr #16
   595e8:	orr	r8, r6, r1, lsr #19
   595ec:	adds	r4, r4, r7
   595f0:	ldrd	r6, [sp, #8]
   595f4:	eor	r2, sl, r4
   595f8:	adc	r5, r5, r3
   595fc:	lsl	ip, r1, #13
   59600:	adds	r6, r6, r0
   59604:	eor	r3, fp, r5
   59608:	eor	r6, r6, r8
   5960c:	orr	r9, ip, r0, lsr #19
   59610:	adc	r7, r7, r1
   59614:	lsl	ip, r2, #21
   59618:	eor	r7, r7, r9
   5961c:	adds	r4, r4, r6
   59620:	orr	r0, ip, r3, lsr #11
   59624:	lsl	ip, r3, #21
   59628:	lsl	r3, r6, #17
   5962c:	adc	r5, r5, r7
   59630:	orr	r1, ip, r2, lsr #11
   59634:	orr	r8, r3, r7, lsr #15
   59638:	lsl	ip, r7, #17
   5963c:	eor	r0, r0, r4
   59640:	eor	r0, r0, r8
   59644:	eor	r1, r1, r5
   59648:	orr	r9, ip, r6, lsr #15
   5964c:	eor	r2, r5, r0
   59650:	eor	r1, r1, r9
   59654:	ldr	r5, [sp, #184]	; 0xb8
   59658:	eor	r3, r4, r1
   5965c:	lsr	r0, r2, #8
   59660:	lsr	r1, r2, #16
   59664:	strb	r2, [r5]
   59668:	strb	r3, [r5, #4]
   5966c:	strb	r1, [r5, #2]
   59670:	lsr	r1, r2, #24
   59674:	strb	r0, [r5, #1]
   59678:	lsr	r2, r3, #8
   5967c:	strb	r1, [r5, #3]
   59680:	strb	r2, [r5, #5]
   59684:	lsr	r2, r3, #16
   59688:	lsr	r3, r3, #24
   5968c:	strb	r2, [r5, #6]
   59690:	strb	r3, [r5, #7]
   59694:	add	sp, sp, #208	; 0xd0
   59698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   5969c:	bx	lr
   596a0:	cmp	r0, #0
   596a4:	push	{r3, r4, r5, r6, r7, lr}
   596a8:	beq	5974c <fputs@plt+0x54e38>
   596ac:	ldr	r3, [r0, #4]
   596b0:	cmp	r3, r1
   596b4:	bls	597e4 <fputs@plt+0x54ed0>
   596b8:	cmp	r3, r2
   596bc:	bls	597c4 <fputs@plt+0x54eb0>
   596c0:	ldr	r3, [r0, #12]
   596c4:	lsl	r4, r1, #3
   596c8:	add	ip, r3, r4
   596cc:	ldr	r5, [ip, #4]
   596d0:	cmp	r5, #0
   596d4:	bne	59798 <fputs@plt+0x54e84>
   596d8:	lsl	ip, r2, #3
   596dc:	add	r6, r3, ip
   596e0:	ldr	r6, [r6, #4]
   596e4:	cmp	r6, #0
   596e8:	bne	5976c <fputs@plt+0x54e58>
   596ec:	ldr	r7, [r3, r2, lsl #3]
   596f0:	ldr	r6, [r3, r1, lsl #3]
   596f4:	str	r7, [r3, r1, lsl #3]
   596f8:	ldr	r3, [r0, #12]
   596fc:	add	r7, r3, ip
   59700:	add	r3, r3, r4
   59704:	ldr	r7, [r7, #4]
   59708:	str	r7, [r3, #4]
   5970c:	ldr	r3, [r0, #12]
   59710:	str	r6, [r3, r2, lsl #3]
   59714:	ldr	r3, [r0, #12]
   59718:	add	r3, r3, ip
   5971c:	str	r5, [r3, #4]
   59720:	ldr	r3, [r0, #12]
   59724:	add	r4, r3, r4
   59728:	ldr	r4, [r4, #4]
   5972c:	cmp	r4, #0
   59730:	strne	r1, [r4]
   59734:	ldrne	r3, [r0, #12]
   59738:	add	ip, r3, ip
   5973c:	ldr	r3, [ip, #4]
   59740:	cmp	r3, #0
   59744:	strne	r2, [r3]
   59748:	pop	{r3, r4, r5, r6, r7, pc}
   5974c:	ldr	r0, [pc, #176]	; 59804 <fputs@plt+0x54ef0>
   59750:	mov	r2, #75	; 0x4b
   59754:	ldr	r1, [pc, #172]	; 59808 <fputs@plt+0x54ef4>
   59758:	ldr	r3, [pc, #172]	; 5980c <fputs@plt+0x54ef8>
   5975c:	add	r0, pc, r0
   59760:	add	r1, pc, r1
   59764:	add	r3, pc, r3
   59768:	bl	5ac34 <fputs@plt+0x56320>
   5976c:	ldr	r6, [r6]
   59770:	cmp	r2, r6
   59774:	beq	596ec <fputs@plt+0x54dd8>
   59778:	ldr	r0, [pc, #144]	; 59810 <fputs@plt+0x54efc>
   5977c:	mov	r2, #80	; 0x50
   59780:	ldr	r1, [pc, #140]	; 59814 <fputs@plt+0x54f00>
   59784:	ldr	r3, [pc, #140]	; 59818 <fputs@plt+0x54f04>
   59788:	add	r0, pc, r0
   5978c:	add	r1, pc, r1
   59790:	add	r3, pc, r3
   59794:	bl	5ac34 <fputs@plt+0x56320>
   59798:	ldr	ip, [r5]
   5979c:	cmp	r1, ip
   597a0:	beq	596d8 <fputs@plt+0x54dc4>
   597a4:	ldr	r0, [pc, #112]	; 5981c <fputs@plt+0x54f08>
   597a8:	mov	r2, #79	; 0x4f
   597ac:	ldr	r1, [pc, #108]	; 59820 <fputs@plt+0x54f0c>
   597b0:	ldr	r3, [pc, #108]	; 59824 <fputs@plt+0x54f10>
   597b4:	add	r0, pc, r0
   597b8:	add	r1, pc, r1
   597bc:	add	r3, pc, r3
   597c0:	bl	5ac34 <fputs@plt+0x56320>
   597c4:	ldr	r0, [pc, #92]	; 59828 <fputs@plt+0x54f14>
   597c8:	mov	r2, #77	; 0x4d
   597cc:	ldr	r1, [pc, #88]	; 5982c <fputs@plt+0x54f18>
   597d0:	ldr	r3, [pc, #88]	; 59830 <fputs@plt+0x54f1c>
   597d4:	add	r0, pc, r0
   597d8:	add	r1, pc, r1
   597dc:	add	r3, pc, r3
   597e0:	bl	5ac34 <fputs@plt+0x56320>
   597e4:	ldr	r0, [pc, #72]	; 59834 <fputs@plt+0x54f20>
   597e8:	mov	r2, #76	; 0x4c
   597ec:	ldr	r1, [pc, #68]	; 59838 <fputs@plt+0x54f24>
   597f0:	ldr	r3, [pc, #68]	; 5983c <fputs@plt+0x54f28>
   597f4:	add	r0, pc, r0
   597f8:	add	r1, pc, r1
   597fc:	add	r3, pc, r3
   59800:	bl	5ac34 <fputs@plt+0x56320>
   59804:	ldrdeq	r5, [r1], -r4
   59808:	andeq	sl, r1, r8, ror #18
   5980c:	strdeq	sl, [r1], -r0
   59810:	andeq	sl, r1, r0, lsr #19
   59814:	andeq	sl, r1, ip, lsr r9
   59818:	andeq	sl, r1, r4, asr #19
   5981c:	andeq	sl, r1, r8, asr #18
   59820:	andeq	sl, r1, r0, lsl r9
   59824:	muleq	r1, r8, r9
   59828:	andeq	sl, r1, r8, lsl r9
   5982c:	strdeq	sl, [r1], -r0
   59830:	andeq	sl, r1, r8, ror r9
   59834:	andeq	sl, r1, r8, ror #17
   59838:	ldrdeq	sl, [r1], -r0
   5983c:	andeq	sl, r1, r8, asr r9
   59840:	push	{r4, r5, r6, r7, r8, lr}
   59844:	subs	r5, r0, #0
   59848:	mov	r6, r1
   5984c:	beq	598f8 <fputs@plt+0x54fe4>
   59850:	add	r8, r1, #1
   59854:	ldr	r3, [r5, #4]
   59858:	lsl	r8, r8, #1
   5985c:	sub	r7, r8, #1
   59860:	cmp	r3, r7
   59864:	bhi	598a0 <fputs@plt+0x54f8c>
   59868:	b	598f0 <fputs@plt+0x54fdc>
   5986c:	cmp	r4, r6
   59870:	beq	598f0 <fputs@plt+0x54fdc>
   59874:	add	r8, r4, #1
   59878:	mov	r1, r6
   5987c:	mov	r0, r5
   59880:	mov	r2, r4
   59884:	bl	596a0 <fputs@plt+0x54d8c>
   59888:	lsl	r8, r8, #1
   5988c:	ldr	r3, [r5, #4]
   59890:	sub	r7, r8, #1
   59894:	mov	r6, r4
   59898:	cmp	r7, r3
   5989c:	bcs	598f0 <fputs@plt+0x54fdc>
   598a0:	ldr	r3, [r5, #12]
   598a4:	ldr	r2, [r5]
   598a8:	ldr	r0, [r3, r7, lsl #3]
   598ac:	ldr	r1, [r3, r6, lsl #3]
   598b0:	blx	r2
   598b4:	ldr	r3, [r5, #4]
   598b8:	cmp	r0, #0
   598bc:	movge	r4, r6
   598c0:	movlt	r4, r7
   598c4:	cmp	r3, r8
   598c8:	bls	5986c <fputs@plt+0x54f58>
   598cc:	ldr	r3, [r5, #12]
   598d0:	ldr	r2, [r5]
   598d4:	ldr	r1, [r3, r4, lsl #3]
   598d8:	ldr	r0, [r3, r8, lsl #3]
   598dc:	blx	r2
   598e0:	cmp	r0, #0
   598e4:	movlt	r4, r8
   598e8:	cmp	r4, r6
   598ec:	bne	59874 <fputs@plt+0x54f60>
   598f0:	mov	r0, r6
   598f4:	pop	{r4, r5, r6, r7, r8, pc}
   598f8:	ldr	r0, [pc, #24]	; 59918 <fputs@plt+0x55004>
   598fc:	mov	r2, #115	; 0x73
   59900:	ldr	r1, [pc, #20]	; 5991c <fputs@plt+0x55008>
   59904:	ldr	r3, [pc, #20]	; 59920 <fputs@plt+0x5500c>
   59908:	add	r0, pc, r0
   5990c:	add	r1, pc, r1
   59910:	add	r3, pc, r3
   59914:	bl	5ac34 <fputs@plt+0x56320>
   59918:	andeq	r5, r1, r8, lsr #6
   5991c:			; <UNDEFINED> instruction: 0x0001a7bc
   59920:	andeq	sl, r1, r8, ror #16
   59924:	push	{r4, r5, r6, lr}
   59928:	subs	r6, r0, #0
   5992c:	mov	r5, r1
   59930:	beq	59994 <fputs@plt+0x55080>
   59934:	cmp	r1, #0
   59938:	bne	5995c <fputs@plt+0x55048>
   5993c:	b	59988 <fputs@plt+0x55074>
   59940:	mov	r1, r5
   59944:	mov	r0, r6
   59948:	mov	r2, r4
   5994c:	bl	596a0 <fputs@plt+0x54d8c>
   59950:	cmp	r4, #0
   59954:	beq	59988 <fputs@plt+0x55074>
   59958:	mov	r5, r4
   5995c:	sub	r4, r5, #1
   59960:	ldr	r3, [r6, #12]
   59964:	ldr	r2, [r6]
   59968:	lsr	r4, r4, #1
   5996c:	ldr	r1, [r3, r5, lsl #3]
   59970:	ldr	r0, [r3, r4, lsl #3]
   59974:	blx	r2
   59978:	cmp	r0, #0
   5997c:	bge	59940 <fputs@plt+0x5502c>
   59980:	mov	r0, r5
   59984:	pop	{r4, r5, r6, pc}
   59988:	mov	r5, #0
   5998c:	mov	r0, r5
   59990:	pop	{r4, r5, r6, pc}
   59994:	ldr	r0, [pc, #24]	; 599b4 <fputs@plt+0x550a0>
   59998:	mov	r2, #97	; 0x61
   5999c:	ldr	r1, [pc, #20]	; 599b8 <fputs@plt+0x550a4>
   599a0:	ldr	r3, [pc, #20]	; 599bc <fputs@plt+0x550a8>
   599a4:	add	r0, pc, r0
   599a8:	add	r1, pc, r1
   599ac:	add	r3, pc, r3
   599b0:	bl	5ac34 <fputs@plt+0x56320>
   599b4:	andeq	r5, r1, ip, lsl #5
   599b8:	andeq	sl, r1, r0, lsr #14
   599bc:	andeq	sl, r1, r0, asr #15
   599c0:	push	{r4, lr}
   599c4:	subs	r4, r0, #0
   599c8:	beq	59a3c <fputs@plt+0x55128>
   599cc:	cmp	r1, #0
   599d0:	beq	59a5c <fputs@plt+0x55148>
   599d4:	ldr	ip, [r4, #4]
   599d8:	ldr	r3, [r4, #12]
   599dc:	sub	r0, ip, #-536870911	; 0xe0000001
   599e0:	add	r2, r3, r0, lsl #3
   599e4:	cmp	r1, r2
   599e8:	subeq	ip, ip, #1
   599ec:	streq	ip, [r4, #4]
   599f0:	popeq	{r4, pc}
   599f4:	ldr	r0, [r3, r0, lsl #3]
   599f8:	rsb	r3, r3, r1
   599fc:	asr	r3, r3, #3
   59a00:	str	r0, [r1]
   59a04:	mov	r0, r4
   59a08:	ldr	r2, [r2, #4]
   59a0c:	cmp	r2, #0
   59a10:	str	r2, [r1, #4]
   59a14:	mov	r1, r3
   59a18:	strne	r3, [r2]
   59a1c:	ldr	r2, [r4, #4]
   59a20:	sub	r3, r2, #1
   59a24:	str	r3, [r4, #4]
   59a28:	bl	59840 <fputs@plt+0x54f2c>
   59a2c:	mov	r1, r0
   59a30:	mov	r0, r4
   59a34:	pop	{r4, lr}
   59a38:	b	59924 <fputs@plt+0x55010>
   59a3c:	ldr	r0, [pc, #56]	; 59a7c <fputs@plt+0x55168>
   59a40:	mov	r2, #189	; 0xbd
   59a44:	ldr	r1, [pc, #52]	; 59a80 <fputs@plt+0x5516c>
   59a48:	ldr	r3, [pc, #52]	; 59a84 <fputs@plt+0x55170>
   59a4c:	add	r0, pc, r0
   59a50:	add	r1, pc, r1
   59a54:	add	r3, pc, r3
   59a58:	bl	5ac34 <fputs@plt+0x56320>
   59a5c:	ldr	r0, [pc, #36]	; 59a88 <fputs@plt+0x55174>
   59a60:	mov	r2, #190	; 0xbe
   59a64:	ldr	r1, [pc, #32]	; 59a8c <fputs@plt+0x55178>
   59a68:	ldr	r3, [pc, #32]	; 59a90 <fputs@plt+0x5517c>
   59a6c:	add	r0, pc, r0
   59a70:	add	r1, pc, r1
   59a74:	add	r3, pc, r3
   59a78:	bl	5ac34 <fputs@plt+0x56320>
   59a7c:	andeq	r5, r1, r4, ror #3
   59a80:	andeq	sl, r1, r8, ror r6
   59a84:	andeq	sl, r1, r4, asr #12
   59a88:	andeq	r1, r1, ip, ror #1
   59a8c:	andeq	sl, r1, r8, asr r6
   59a90:	andeq	sl, r1, r4, lsr #12
   59a94:	cmp	r0, #0
   59a98:	push	{r3, lr}
   59a9c:	beq	59b24 <fputs@plt+0x55210>
   59aa0:	cmp	r2, #0
   59aa4:	beq	59ae4 <fputs@plt+0x551d0>
   59aa8:	ldr	r2, [r2]
   59aac:	cmn	r2, #1
   59ab0:	beq	59adc <fputs@plt+0x551c8>
   59ab4:	ldr	r3, [r0, #4]
   59ab8:	cmp	r2, r3
   59abc:	bhi	59adc <fputs@plt+0x551c8>
   59ac0:	ldr	ip, [r0, #12]
   59ac4:	add	r3, ip, r2, lsl #3
   59ac8:	ldr	r0, [ip, r2, lsl #3]
   59acc:	cmp	r0, r1
   59ad0:	moveq	r0, r3
   59ad4:	movne	r0, #0
   59ad8:	pop	{r3, pc}
   59adc:	mov	r0, #0
   59ae0:	pop	{r3, pc}
   59ae4:	ldr	ip, [r0, #4]
   59ae8:	ldr	r3, [r0, #12]
   59aec:	add	r0, r3, ip, lsl #3
   59af0:	cmp	r3, r0
   59af4:	bcc	59b08 <fputs@plt+0x551f4>
   59af8:	b	59b1c <fputs@plt+0x55208>
   59afc:	add	r3, r3, #8
   59b00:	cmp	r3, r0
   59b04:	bcs	59adc <fputs@plt+0x551c8>
   59b08:	ldr	r2, [r3]
   59b0c:	cmp	r2, r1
   59b10:	bne	59afc <fputs@plt+0x551e8>
   59b14:	mov	r0, r3
   59b18:	pop	{r3, pc}
   59b1c:	mov	r0, r2
   59b20:	pop	{r3, pc}
   59b24:	ldr	r0, [pc, #24]	; 59b44 <fputs@plt+0x55230>
   59b28:	mov	r2, #219	; 0xdb
   59b2c:	ldr	r1, [pc, #20]	; 59b48 <fputs@plt+0x55234>
   59b30:	ldr	r3, [pc, #20]	; 59b4c <fputs@plt+0x55238>
   59b34:	add	r0, pc, r0
   59b38:	add	r1, pc, r1
   59b3c:	add	r3, pc, r3
   59b40:	bl	5ac34 <fputs@plt+0x56320>
   59b44:	strdeq	r5, [r1], -ip
   59b48:	muleq	r1, r0, r5
   59b4c:	andeq	sl, r1, r8, ror #10
   59b50:	push	{r4, lr}
   59b54:	subs	r4, r0, #0
   59b58:	beq	59b6c <fputs@plt+0x55258>
   59b5c:	ldr	r0, [r4, #12]
   59b60:	bl	4140 <free@plt>
   59b64:	mov	r0, r4
   59b68:	bl	4140 <free@plt>
   59b6c:	mov	r0, #0
   59b70:	pop	{r4, pc}
   59b74:	push	{r4, r5, r6, lr}
   59b78:	subs	r4, r0, #0
   59b7c:	mov	r6, r1
   59b80:	beq	59bc8 <fputs@plt+0x552b4>
   59b84:	ldr	r5, [r4]
   59b88:	cmp	r5, #0
   59b8c:	beq	59b98 <fputs@plt+0x55284>
   59b90:	mov	r0, #0
   59b94:	pop	{r4, r5, r6, pc}
   59b98:	mov	r0, #1
   59b9c:	mov	r1, #16
   59ba0:	bl	3fcc <calloc@plt>
   59ba4:	subs	r3, r0, #0
   59ba8:	beq	59bbc <fputs@plt+0x552a8>
   59bac:	str	r6, [r3]
   59bb0:	mov	r0, r5
   59bb4:	str	r3, [r4]
   59bb8:	pop	{r4, r5, r6, pc}
   59bbc:	mvn	r0, #11
   59bc0:	str	r3, [r4]
   59bc4:	pop	{r4, r5, r6, pc}
   59bc8:	ldr	r0, [pc, #24]	; 59be8 <fputs@plt+0x552d4>
   59bcc:	mov	r2, #59	; 0x3b
   59bd0:	ldr	r1, [pc, #20]	; 59bec <fputs@plt+0x552d8>
   59bd4:	ldr	r3, [pc, #20]	; 59bf0 <fputs@plt+0x552dc>
   59bd8:	add	r0, pc, r0
   59bdc:	add	r1, pc, r1
   59be0:	add	r3, pc, r3
   59be4:	bl	5ac34 <fputs@plt+0x56320>
   59be8:	andeq	r5, r1, r8, asr r0
   59bec:	andeq	sl, r1, ip, ror #9
   59bf0:	ldrdeq	sl, [r1], -r0
   59bf4:	push	{r3, r4, r5, r6, r7, lr}
   59bf8:	subs	r4, r0, #0
   59bfc:	mov	r7, r1
   59c00:	mov	r5, r2
   59c04:	beq	59c8c <fputs@plt+0x55378>
   59c08:	ldr	r3, [r4, #4]
   59c0c:	ldr	r2, [r4, #8]
   59c10:	cmp	r3, r2
   59c14:	bcc	59c50 <fputs@plt+0x5533c>
   59c18:	add	r3, r3, #1
   59c1c:	ldr	r0, [r4, #12]
   59c20:	lsl	r6, r3, #1
   59c24:	cmp	r6, #16
   59c28:	movcc	r6, #16
   59c2c:	lsl	r1, r6, #3
   59c30:	bl	47a0 <realloc@plt>
   59c34:	cmp	r0, #0
   59c38:	beq	59c84 <fputs@plt+0x55370>
   59c3c:	ldr	r3, [r4, #4]
   59c40:	mov	r2, r0
   59c44:	str	r0, [r4, #12]
   59c48:	str	r6, [r4, #8]
   59c4c:	b	59c54 <fputs@plt+0x55340>
   59c50:	ldr	r2, [r4, #12]
   59c54:	add	r1, r2, r3, lsl #3
   59c58:	add	r0, r3, #1
   59c5c:	cmp	r5, #0
   59c60:	str	r0, [r4, #4]
   59c64:	str	r7, [r2, r3, lsl #3]
   59c68:	mov	r0, r4
   59c6c:	str	r5, [r1, #4]
   59c70:	mov	r1, r3
   59c74:	strne	r3, [r5]
   59c78:	bl	59924 <fputs@plt+0x55010>
   59c7c:	mov	r0, #0
   59c80:	pop	{r3, r4, r5, r6, r7, pc}
   59c84:	mvn	r0, #11
   59c88:	pop	{r3, r4, r5, r6, r7, pc}
   59c8c:	ldr	r0, [pc, #24]	; 59cac <fputs@plt+0x55398>
   59c90:	mov	r2, #158	; 0x9e
   59c94:	ldr	r1, [pc, #20]	; 59cb0 <fputs@plt+0x5539c>
   59c98:	ldr	r3, [pc, #20]	; 59cb4 <fputs@plt+0x553a0>
   59c9c:	add	r0, pc, r0
   59ca0:	add	r1, pc, r1
   59ca4:	add	r3, pc, r3
   59ca8:	bl	5ac34 <fputs@plt+0x56320>
   59cac:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   59cb0:	andeq	sl, r1, r8, lsr #8
   59cb4:	andeq	sl, r1, r4, ror #9
   59cb8:	push	{r4, lr}
   59cbc:	subs	r4, r0, #0
   59cc0:	beq	59ce8 <fputs@plt+0x553d4>
   59cc4:	bl	59a94 <fputs@plt+0x55180>
   59cc8:	subs	r1, r0, #0
   59ccc:	beq	59ce0 <fputs@plt+0x553cc>
   59cd0:	mov	r0, r4
   59cd4:	bl	599c0 <fputs@plt+0x550ac>
   59cd8:	mov	r0, #1
   59cdc:	pop	{r4, pc}
   59ce0:	mov	r0, r1
   59ce4:	pop	{r4, pc}
   59ce8:	mov	r0, r4
   59cec:	pop	{r4, pc}
   59cf0:	push	{r4, lr}
   59cf4:	subs	r4, r0, #0
   59cf8:	beq	59d38 <fputs@plt+0x55424>
   59cfc:	bl	59a94 <fputs@plt+0x55180>
   59d00:	subs	r3, r0, #0
   59d04:	beq	59d30 <fputs@plt+0x5541c>
   59d08:	ldr	r2, [r4, #12]
   59d0c:	mov	r0, r4
   59d10:	rsb	r1, r2, r3
   59d14:	asr	r1, r1, #3
   59d18:	bl	59840 <fputs@plt+0x54f2c>
   59d1c:	mov	r1, r0
   59d20:	mov	r0, r4
   59d24:	bl	59924 <fputs@plt+0x55010>
   59d28:	mov	r0, #1
   59d2c:	pop	{r4, pc}
   59d30:	mov	r0, r3
   59d34:	pop	{r4, pc}
   59d38:	ldr	r0, [pc, #24]	; 59d58 <fputs@plt+0x55444>
   59d3c:	movw	r2, #257	; 0x101
   59d40:	ldr	r1, [pc, #20]	; 59d5c <fputs@plt+0x55448>
   59d44:	ldr	r3, [pc, #20]	; 59d60 <fputs@plt+0x5544c>
   59d48:	add	r0, pc, r0
   59d4c:	add	r1, pc, r1
   59d50:	add	r3, pc, r3
   59d54:	bl	5ac34 <fputs@plt+0x56320>
   59d58:	andeq	r4, r1, r8, ror #29
   59d5c:	andeq	sl, r1, ip, ror r3
   59d60:	andeq	sl, r1, ip, lsl #8
   59d64:	cmp	r0, #0
   59d68:	bxeq	lr
   59d6c:	ldr	r3, [r0, #4]
   59d70:	cmp	r3, #0
   59d74:	ldrne	r3, [r0, #12]
   59d78:	ldrne	r0, [r3]
   59d7c:	moveq	r0, r3
   59d80:	bx	lr
   59d84:	subs	r3, r0, #0
   59d88:	push	{r4, lr}
   59d8c:	beq	59db8 <fputs@plt+0x554a4>
   59d90:	ldr	r2, [r3, #4]
   59d94:	cmp	r2, #0
   59d98:	beq	59db0 <fputs@plt+0x5549c>
   59d9c:	ldr	r1, [r3, #12]
   59da0:	ldr	r4, [r1]
   59da4:	bl	599c0 <fputs@plt+0x550ac>
   59da8:	mov	r0, r4
   59dac:	pop	{r4, pc}
   59db0:	mov	r0, r2
   59db4:	pop	{r4, pc}
   59db8:	mov	r0, r3
   59dbc:	pop	{r4, pc}
   59dc0:	ldr	r0, [r0]
   59dc4:	ldr	r1, [r1]
   59dc8:	b	489c <strcmp@plt>
   59dcc:	push	{r4, r5, r6, lr}
   59dd0:	subs	r6, r1, #0
   59dd4:	beq	59e38 <fputs@plt+0x55524>
   59dd8:	cmp	r0, #0
   59ddc:	beq	59e30 <fputs@plt+0x5551c>
   59de0:	ldr	r4, [r0]
   59de4:	cmp	r4, #0
   59de8:	addne	r5, r0, #4
   59dec:	bne	59e08 <fputs@plt+0x554f4>
   59df0:	b	59e1c <fputs@plt+0x55508>
   59df4:	cmp	r5, #0
   59df8:	beq	59e24 <fputs@plt+0x55510>
   59dfc:	ldr	r4, [r5], #4
   59e00:	cmp	r4, #0
   59e04:	beq	59e1c <fputs@plt+0x55508>
   59e08:	mov	r0, r4
   59e0c:	mov	r1, r6
   59e10:	bl	489c <strcmp@plt>
   59e14:	cmp	r0, #0
   59e18:	bne	59df4 <fputs@plt+0x554e0>
   59e1c:	mov	r0, r4
   59e20:	pop	{r4, r5, r6, pc}
   59e24:	mov	r4, r5
   59e28:	mov	r0, r4
   59e2c:	pop	{r4, r5, r6, pc}
   59e30:	mov	r4, r0
   59e34:	b	59e1c <fputs@plt+0x55508>
   59e38:	ldr	r0, [pc, #24]	; 59e58 <fputs@plt+0x55544>
   59e3c:	mov	r2, #34	; 0x22
   59e40:	ldr	r1, [pc, #20]	; 59e5c <fputs@plt+0x55548>
   59e44:	ldr	r3, [pc, #20]	; 59e60 <fputs@plt+0x5554c>
   59e48:	add	r0, pc, r0
   59e4c:	add	r1, pc, r1
   59e50:	add	r3, pc, r3
   59e54:	bl	5ac34 <fputs@plt+0x56320>
   59e58:	andeq	fp, r0, r0, ror r9
   59e5c:	andeq	sl, r1, r4, asr r3
   59e60:	muleq	r1, ip, r3
   59e64:	push	{r3, r4, r5, lr}
   59e68:	subs	r5, r0, #0
   59e6c:	popeq	{r3, r4, r5, pc}
   59e70:	ldr	r0, [r5]
   59e74:	cmp	r0, #0
   59e78:	movne	r4, r5
   59e7c:	beq	59e90 <fputs@plt+0x5557c>
   59e80:	bl	4140 <free@plt>
   59e84:	ldr	r0, [r4, #4]!
   59e88:	cmp	r0, #0
   59e8c:	bne	59e80 <fputs@plt+0x5556c>
   59e90:	mov	r3, #0
   59e94:	str	r3, [r5]
   59e98:	pop	{r3, r4, r5, pc}
   59e9c:	push	{r4, lr}
   59ea0:	mov	r4, r0
   59ea4:	bl	59e64 <fputs@plt+0x55550>
   59ea8:	mov	r0, r4
   59eac:	pop	{r4, lr}
   59eb0:	b	4140 <free@plt>
   59eb4:	push	{r3, r4, r5, r6, r7, lr}
   59eb8:	subs	r6, r0, #0
   59ebc:	beq	59f54 <fputs@plt+0x55640>
   59ec0:	ldr	r3, [r6]
   59ec4:	cmp	r3, #0
   59ec8:	beq	59f78 <fputs@plt+0x55664>
   59ecc:	mov	r2, r6
   59ed0:	mov	r3, #0
   59ed4:	b	59edc <fputs@plt+0x555c8>
   59ed8:	mov	r3, ip
   59edc:	ldr	r1, [r2, #4]!
   59ee0:	add	ip, r3, #1
   59ee4:	cmp	r1, #0
   59ee8:	bne	59ed8 <fputs@plt+0x555c4>
   59eec:	adds	r4, r3, #2
   59ef0:	bne	59f9c <fputs@plt+0x55688>
   59ef4:	mov	r0, r4
   59ef8:	bl	4500 <malloc@plt>
   59efc:	subs	r7, r0, #0
   59f00:	beq	59f8c <fputs@plt+0x55678>
   59f04:	ldr	r0, [r6]
   59f08:	cmp	r0, #0
   59f0c:	beq	59f94 <fputs@plt+0x55680>
   59f10:	mov	r4, r7
   59f14:	b	59f24 <fputs@plt+0x55610>
   59f18:	ldr	r0, [r6, #4]!
   59f1c:	cmp	r0, #0
   59f20:	beq	59f68 <fputs@plt+0x55654>
   59f24:	bl	480c <__strdup@plt>
   59f28:	cmp	r0, #0
   59f2c:	str	r0, [r4], #4
   59f30:	mov	r5, r0
   59f34:	mov	r3, r4
   59f38:	bne	59f18 <fputs@plt+0x55604>
   59f3c:	mov	r0, r7
   59f40:	bl	59e64 <fputs@plt+0x55550>
   59f44:	mov	r0, r7
   59f48:	bl	4140 <free@plt>
   59f4c:	mov	r0, r5
   59f50:	pop	{r3, r4, r5, r6, r7, pc}
   59f54:	mov	r0, #4
   59f58:	bl	4500 <malloc@plt>
   59f5c:	subs	r3, r0, #0
   59f60:	beq	59f8c <fputs@plt+0x55678>
   59f64:	mov	r7, r3
   59f68:	mov	r2, #0
   59f6c:	mov	r0, r7
   59f70:	str	r2, [r3]
   59f74:	pop	{r3, r4, r5, r6, r7, pc}
   59f78:	mov	r4, #1
   59f7c:	lsl	r0, r4, #2
   59f80:	bl	4500 <malloc@plt>
   59f84:	subs	r7, r0, #0
   59f88:	bne	59f04 <fputs@plt+0x555f0>
   59f8c:	mov	r0, #0
   59f90:	pop	{r3, r4, r5, r6, r7, pc}
   59f94:	mov	r3, r7
   59f98:	b	59f68 <fputs@plt+0x55654>
   59f9c:	mvn	r0, #0
   59fa0:	mov	r1, r4
   59fa4:	bl	618f8 <fputs@plt+0x5cfe4>
   59fa8:	cmp	r0, #3
   59fac:	bhi	59f7c <fputs@plt+0x55668>
   59fb0:	b	59f8c <fputs@plt+0x55678>
   59fb4:	subs	r3, r0, #0
   59fb8:	beq	59fe0 <fputs@plt+0x556cc>
   59fbc:	ldr	r0, [r3]
   59fc0:	cmp	r0, #0
   59fc4:	bxeq	lr
   59fc8:	mov	r0, #0
   59fcc:	ldr	r2, [r3, #4]!
   59fd0:	add	r0, r0, #1
   59fd4:	cmp	r2, #0
   59fd8:	bne	59fcc <fputs@plt+0x556b8>
   59fdc:	bx	lr
   59fe0:	mov	r0, r3
   59fe4:	bx	lr
   59fe8:	push	{r4, r5, r6, r7, r8, lr}
   59fec:	subs	r7, r1, #0
   59ff0:	mov	r4, r0
   59ff4:	beq	5a0bc <fputs@plt+0x557a8>
   59ff8:	mov	r0, r7
   59ffc:	bl	42a8 <strlen@plt>
   5a000:	mov	r8, r0
   5a004:	cmp	r4, #0
   5a008:	beq	5a0dc <fputs@plt+0x557c8>
   5a00c:	ldr	r0, [r4]
   5a010:	cmp	r0, #0
   5a014:	beq	5a0cc <fputs@plt+0x557b8>
   5a018:	add	r6, r4, #4
   5a01c:	mov	r5, #0
   5a020:	b	5a038 <fputs@plt+0x55724>
   5a024:	ldr	r0, [r6], #4
   5a028:	cmp	r0, #0
   5a02c:	beq	5a048 <fputs@plt+0x55734>
   5a030:	cmp	r5, #0
   5a034:	addne	r5, r5, r8
   5a038:	bl	42a8 <strlen@plt>
   5a03c:	cmp	r6, #0
   5a040:	add	r5, r5, r0
   5a044:	bne	5a024 <fputs@plt+0x55710>
   5a048:	add	r0, r5, #1
   5a04c:	bl	4500 <malloc@plt>
   5a050:	subs	r6, r0, #0
   5a054:	beq	5a0d4 <fputs@plt+0x557c0>
   5a058:	ldr	r1, [r4]
   5a05c:	mov	r3, r6
   5a060:	cmp	r1, #0
   5a064:	bne	5a094 <fputs@plt+0x55780>
   5a068:	b	5a0ac <fputs@plt+0x55798>
   5a06c:	ldr	r2, [r4, #4]
   5a070:	cmp	r2, #0
   5a074:	beq	5a0ac <fputs@plt+0x55798>
   5a078:	cmp	r3, r6
   5a07c:	beq	5a08c <fputs@plt+0x55778>
   5a080:	bl	3ff0 <stpcpy@plt>
   5a084:	ldr	r2, [r4, #4]
   5a088:	mov	r3, r0
   5a08c:	mov	r4, r5
   5a090:	mov	r1, r2
   5a094:	mov	r0, r3
   5a098:	bl	3ff0 <stpcpy@plt>
   5a09c:	adds	r5, r4, #4
   5a0a0:	mov	r1, r7
   5a0a4:	mov	r3, r0
   5a0a8:	bne	5a06c <fputs@plt+0x55758>
   5a0ac:	mov	r2, #0
   5a0b0:	mov	r0, r6
   5a0b4:	strb	r2, [r3]
   5a0b8:	pop	{r4, r5, r6, r7, r8, pc}
   5a0bc:	ldr	r7, [pc, #52]	; 5a0f8 <fputs@plt+0x557e4>
   5a0c0:	mov	r8, #1
   5a0c4:	add	r7, pc, r7
   5a0c8:	b	5a004 <fputs@plt+0x556f0>
   5a0cc:	mov	r0, #1
   5a0d0:	b	5a04c <fputs@plt+0x55738>
   5a0d4:	mov	r0, r6
   5a0d8:	pop	{r4, r5, r6, r7, r8, pc}
   5a0dc:	mov	r0, #1
   5a0e0:	bl	4500 <malloc@plt>
   5a0e4:	subs	r3, r0, #0
   5a0e8:	movne	r6, r3
   5a0ec:	bne	5a0ac <fputs@plt+0x55798>
   5a0f0:	mov	r0, r4
   5a0f4:	pop	{r4, r5, r6, r7, r8, pc}
   5a0f8:	andeq	ip, r0, r4, lsl #25
   5a0fc:	push	{r4, r5, r6, r7, r8, lr}
   5a100:	subs	r7, r1, #0
   5a104:	mov	r6, r0
   5a108:	beq	5a198 <fputs@plt+0x55884>
   5a10c:	ldr	r5, [r0]
   5a110:	cmp	r5, #0
   5a114:	beq	5a18c <fputs@plt+0x55878>
   5a118:	ldr	r4, [r5]
   5a11c:	cmp	r4, #0
   5a120:	beq	5a1a0 <fputs@plt+0x5588c>
   5a124:	mov	r3, r5
   5a128:	mov	r2, #0
   5a12c:	b	5a134 <fputs@plt+0x55820>
   5a130:	mov	r2, ip
   5a134:	ldr	r4, [r3, #4]!
   5a138:	add	ip, r2, #1
   5a13c:	cmp	r4, #0
   5a140:	bne	5a130 <fputs@plt+0x5581c>
   5a144:	add	r8, r2, #3
   5a148:	cmp	r8, ip
   5a14c:	bcc	5a1b8 <fputs@plt+0x558a4>
   5a150:	cmp	r8, #0
   5a154:	mov	r4, ip
   5a158:	bne	5a1a4 <fputs@plt+0x55890>
   5a15c:	mov	r0, r5
   5a160:	lsl	r1, r8, #2
   5a164:	bl	47a0 <realloc@plt>
   5a168:	subs	r3, r0, #0
   5a16c:	beq	5a1b8 <fputs@plt+0x558a4>
   5a170:	add	r1, r3, r4, lsl #2
   5a174:	mov	r2, #0
   5a178:	str	r7, [r3, r4, lsl #2]
   5a17c:	mov	r0, r2
   5a180:	str	r2, [r1, #4]
   5a184:	str	r3, [r6]
   5a188:	pop	{r4, r5, r6, r7, r8, pc}
   5a18c:	mov	r4, r5
   5a190:	mov	r8, #2
   5a194:	b	5a15c <fputs@plt+0x55848>
   5a198:	mov	r0, r7
   5a19c:	pop	{r4, r5, r6, r7, r8, pc}
   5a1a0:	mov	r8, #2
   5a1a4:	mvn	r0, #0
   5a1a8:	mov	r1, r8
   5a1ac:	bl	618f8 <fputs@plt+0x5cfe4>
   5a1b0:	cmp	r0, #3
   5a1b4:	bhi	5a15c <fputs@plt+0x55848>
   5a1b8:	mvn	r0, #11
   5a1bc:	pop	{r4, r5, r6, r7, r8, pc}
   5a1c0:	push	{r3, r4, r5, lr}
   5a1c4:	mov	r5, r1
   5a1c8:	bl	5a0fc <fputs@plt+0x557e8>
   5a1cc:	subs	r4, r0, #0
   5a1d0:	blt	5a1dc <fputs@plt+0x558c8>
   5a1d4:	mov	r0, r4
   5a1d8:	pop	{r3, r4, r5, pc}
   5a1dc:	mov	r0, r5
   5a1e0:	bl	4140 <free@plt>
   5a1e4:	mov	r0, r4
   5a1e8:	pop	{r3, r4, r5, pc}
   5a1ec:	cmp	r1, #0
   5a1f0:	push	{r4, lr}
   5a1f4:	mov	r4, r0
   5a1f8:	mov	r0, r1
   5a1fc:	beq	5a218 <fputs@plt+0x55904>
   5a200:	bl	480c <__strdup@plt>
   5a204:	subs	r1, r0, #0
   5a208:	beq	5a21c <fputs@plt+0x55908>
   5a20c:	mov	r0, r4
   5a210:	pop	{r4, lr}
   5a214:	b	5a1c0 <fputs@plt+0x558ac>
   5a218:	pop	{r4, pc}
   5a21c:	mvn	r0, #11
   5a220:	pop	{r4, pc}
   5a224:	push	{r4, r5, r6, r7, r8, lr}
   5a228:	subs	r8, r0, #0
   5a22c:	mov	r7, r1
   5a230:	beq	5a29c <fputs@plt+0x55988>
   5a234:	cmp	r1, #0
   5a238:	beq	5a2a4 <fputs@plt+0x55990>
   5a23c:	ldr	r4, [r8]
   5a240:	cmp	r4, #0
   5a244:	moveq	r5, r8
   5a248:	beq	5a294 <fputs@plt+0x55980>
   5a24c:	mov	r6, r8
   5a250:	mov	r5, r8
   5a254:	b	5a264 <fputs@plt+0x55950>
   5a258:	ldr	r4, [r6, #4]!
   5a25c:	cmp	r4, #0
   5a260:	beq	5a294 <fputs@plt+0x55980>
   5a264:	mov	r0, r4
   5a268:	mov	r1, r7
   5a26c:	bl	489c <strcmp@plt>
   5a270:	cmp	r0, #0
   5a274:	strne	r4, [r5]
   5a278:	addne	r5, r5, #4
   5a27c:	bne	5a258 <fputs@plt+0x55944>
   5a280:	mov	r0, r4
   5a284:	bl	4140 <free@plt>
   5a288:	ldr	r4, [r6, #4]!
   5a28c:	cmp	r4, #0
   5a290:	bne	5a264 <fputs@plt+0x55950>
   5a294:	mov	r3, #0
   5a298:	str	r3, [r5]
   5a29c:	mov	r0, r8
   5a2a0:	pop	{r4, r5, r6, r7, r8, pc}
   5a2a4:	ldr	r0, [pc, #24]	; 5a2c4 <fputs@plt+0x559b0>
   5a2a8:	movw	r2, #543	; 0x21f
   5a2ac:	ldr	r1, [pc, #20]	; 5a2c8 <fputs@plt+0x559b4>
   5a2b0:	ldr	r3, [pc, #20]	; 5a2cc <fputs@plt+0x559b8>
   5a2b4:	add	r0, pc, r0
   5a2b8:	add	r1, pc, r1
   5a2bc:	add	r3, pc, r3
   5a2c0:	bl	5ac34 <fputs@plt+0x56320>
   5a2c4:	andeq	lr, r0, r0, lsr #23
   5a2c8:	andeq	r9, r1, r8, ror #29
   5a2cc:	ldrdeq	r9, [r1], -r8
   5a2d0:	push	{r3, r4, r5, lr}
   5a2d4:	subs	r5, r0, #0
   5a2d8:	beq	5a30c <fputs@plt+0x559f8>
   5a2dc:	ldr	r1, [r5]
   5a2e0:	cmp	r1, #0
   5a2e4:	beq	5a30c <fputs@plt+0x559f8>
   5a2e8:	add	r4, r5, #4
   5a2ec:	b	5a2fc <fputs@plt+0x559e8>
   5a2f0:	ldr	r1, [r4], #4
   5a2f4:	cmp	r1, #0
   5a2f8:	beq	5a30c <fputs@plt+0x559f8>
   5a2fc:	mov	r0, r4
   5a300:	bl	5a224 <fputs@plt+0x55910>
   5a304:	cmp	r4, #0
   5a308:	bne	5a2f0 <fputs@plt+0x559dc>
   5a30c:	mov	r0, r5
   5a310:	pop	{r3, r4, r5, pc}
   5a314:	push	{r4, lr}
   5a318:	subs	r4, r0, #0
   5a31c:	beq	5a358 <fputs@plt+0x55a44>
   5a320:	ldr	r3, [r4]
   5a324:	cmp	r3, #0
   5a328:	beq	5a358 <fputs@plt+0x55a44>
   5a32c:	mov	r3, r4
   5a330:	mov	r1, #0
   5a334:	ldr	r2, [r3, #4]!
   5a338:	add	r1, r1, #1
   5a33c:	cmp	r2, #0
   5a340:	bne	5a334 <fputs@plt+0x55a20>
   5a344:	ldr	r3, [pc, #20]	; 5a360 <fputs@plt+0x55a4c>
   5a348:	mov	r0, r4
   5a34c:	mov	r2, #4
   5a350:	add	r3, pc, r3
   5a354:	bl	3d80 <qsort@plt>
   5a358:	mov	r0, r4
   5a35c:	pop	{r4, pc}
   5a360:			; <UNDEFINED> instruction: 0xfffffa68
   5a364:	ldrb	r3, [r0]
   5a368:	ldrb	r0, [r1]
   5a36c:	rsb	r0, r0, r3
   5a370:	bx	lr
   5a374:	push	{r3, r4, r5, lr}
   5a378:	mov	r5, r0
   5a37c:	ldrb	r3, [r0, #12]
   5a380:	cmp	r3, #0
   5a384:	movne	r4, #0
   5a388:	beq	5a3ac <fputs@plt+0x55a98>
   5a38c:	ldr	r3, [r5, #8]
   5a390:	add	r3, r3, r4, lsl #3
   5a394:	add	r4, r4, #1
   5a398:	ldr	r0, [r3, #4]
   5a39c:	bl	5a374 <fputs@plt+0x55a60>
   5a3a0:	ldrb	r3, [r5, #12]
   5a3a4:	cmp	r3, r4
   5a3a8:	bhi	5a38c <fputs@plt+0x55a78>
   5a3ac:	ldr	r0, [r5, #8]
   5a3b0:	bl	4140 <free@plt>
   5a3b4:	mov	r0, r5
   5a3b8:	pop	{r3, r4, r5, lr}
   5a3bc:	b	4140 <free@plt>
   5a3c0:	push	{r4, r5, r6, lr}
   5a3c4:	mov	r0, #1
   5a3c8:	mov	r1, #32
   5a3cc:	bl	3fcc <calloc@plt>
   5a3d0:	subs	r4, r0, #0
   5a3d4:	beq	5a420 <fputs@plt+0x55b0c>
   5a3d8:	mov	r0, #1
   5a3dc:	mov	r1, r0
   5a3e0:	bl	3fcc <calloc@plt>
   5a3e4:	cmp	r0, #0
   5a3e8:	mov	r6, r0
   5a3ec:	str	r0, [r4]
   5a3f0:	beq	5a428 <fputs@plt+0x55b14>
   5a3f4:	mov	r5, #1
   5a3f8:	mov	r1, #16
   5a3fc:	str	r5, [r4, #4]
   5a400:	mov	r0, r5
   5a404:	bl	3fcc <calloc@plt>
   5a408:	cmp	r0, #0
   5a40c:	str	r0, [r4, #8]
   5a410:	beq	5a44c <fputs@plt+0x55b38>
   5a414:	str	r5, [r4, #12]
   5a418:	mov	r0, r4
   5a41c:	pop	{r4, r5, r6, pc}
   5a420:	mov	r0, r4
   5a424:	pop	{r4, r5, r6, pc}
   5a428:	ldr	r5, [r4, #8]
   5a42c:	mov	r0, r6
   5a430:	bl	4140 <free@plt>
   5a434:	mov	r0, r5
   5a438:	bl	4140 <free@plt>
   5a43c:	mov	r0, r4
   5a440:	bl	4140 <free@plt>
   5a444:	mov	r0, #0
   5a448:	pop	{r4, r5, r6, pc}
   5a44c:	mov	r5, r0
   5a450:	b	5a42c <fputs@plt+0x55b18>
   5a454:	push	{r4, lr}
   5a458:	subs	r4, r0, #0
   5a45c:	popeq	{r4, pc}
   5a460:	ldr	r0, [r4, #8]
   5a464:	cmp	r0, #0
   5a468:	beq	5a470 <fputs@plt+0x55b5c>
   5a46c:	bl	5a374 <fputs@plt+0x55a60>
   5a470:	mov	r3, #0
   5a474:	str	r3, [r4, #8]
   5a478:	pop	{r4, pc}
   5a47c:	push	{r4, lr}
   5a480:	subs	r4, r0, #0
   5a484:	popeq	{r4, pc}
   5a488:	ldr	r0, [r4, #8]
   5a48c:	cmp	r0, #0
   5a490:	beq	5a498 <fputs@plt+0x55b84>
   5a494:	bl	5a374 <fputs@plt+0x55a60>
   5a498:	ldr	r0, [r4]
   5a49c:	bl	4140 <free@plt>
   5a4a0:	mov	r0, r4
   5a4a4:	pop	{r4, lr}
   5a4a8:	b	4140 <free@plt>
   5a4ac:	ldr	r3, [pc, #616]	; 5a71c <fputs@plt+0x55e08>
   5a4b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a4b4:	mov	r8, r0
   5a4b8:	ldr	r0, [pc, #608]	; 5a720 <fputs@plt+0x55e0c>
   5a4bc:	sub	sp, sp, #36	; 0x24
   5a4c0:	add	r3, pc, r3
   5a4c4:	ldr	r4, [r8, #8]
   5a4c8:	str	r1, [sp, #8]
   5a4cc:	mov	r5, r2
   5a4d0:	ldr	r0, [r3, r0]
   5a4d4:	cmp	r4, #0
   5a4d8:	ldr	r3, [r0]
   5a4dc:	str	r0, [sp, #12]
   5a4e0:	str	r3, [sp, #28]
   5a4e4:	beq	5a710 <fputs@plt+0x55dfc>
   5a4e8:	cmp	r2, #0
   5a4ec:	moveq	r0, r2
   5a4f0:	beq	5a684 <fputs@plt+0x55d70>
   5a4f4:	ldr	r2, [r8, #16]
   5a4f8:	add	r7, r1, r5
   5a4fc:	ldr	r3, [r8, #20]
   5a500:	mov	r6, #0
   5a504:	add	r2, r2, #1
   5a508:	str	r2, [r8, #16]
   5a50c:	add	r3, r3, r5
   5a510:	str	r3, [r8, #20]
   5a514:	ldr	r2, [r4, #4]
   5a518:	add	sl, sp, #20
   5a51c:	ldr	r3, [r4]
   5a520:	ldr	r9, [pc, #508]	; 5a724 <fputs@plt+0x55e10>
   5a524:	add	r3, r2, r3
   5a528:	add	r9, pc, r9
   5a52c:	rsb	fp, r5, r3
   5a530:	b	5a54c <fputs@plt+0x55c38>
   5a534:	ldr	r2, [r4, #4]
   5a538:	cmp	r6, r5
   5a53c:	ldr	r3, [r4]
   5a540:	add	r3, r2, r3
   5a544:	rsb	fp, r5, r3
   5a548:	beq	5a6f0 <fputs@plt+0x55ddc>
   5a54c:	cmp	r5, r2
   5a550:	bhi	5a570 <fputs@plt+0x55c5c>
   5a554:	ldr	r0, [r8]
   5a558:	mov	r2, r5
   5a55c:	ldr	r1, [sp, #8]
   5a560:	add	r0, r0, fp
   5a564:	bl	3e7c <memcmp@plt>
   5a568:	cmp	r0, #0
   5a56c:	beq	5a6f0 <fputs@plt+0x55ddc>
   5a570:	ldrb	fp, [r7, #-1]!
   5a574:	mov	r0, sl
   5a578:	ldr	r1, [r4, #8]
   5a57c:	mov	r3, #8
   5a580:	ldrb	r2, [r4, #12]
   5a584:	str	r9, [sp]
   5a588:	strb	fp, [sp, #20]
   5a58c:	bl	41d0 <bsearch@plt>
   5a590:	cmp	r0, #0
   5a594:	beq	5a5a8 <fputs@plt+0x55c94>
   5a598:	add	r6, r6, #1
   5a59c:	ldr	r4, [r0, #4]
   5a5a0:	cmp	r5, r6
   5a5a4:	bcs	5a534 <fputs@plt+0x55c20>
   5a5a8:	ldm	r8, {r0, r1}
   5a5ac:	add	r1, r1, #1
   5a5b0:	add	r1, r1, r5
   5a5b4:	bl	47a0 <realloc@plt>
   5a5b8:	cmp	r0, #0
   5a5bc:	beq	5a680 <fputs@plt+0x55d6c>
   5a5c0:	ldr	r6, [r8, #4]
   5a5c4:	mov	r2, r5
   5a5c8:	ldr	r1, [sp, #8]
   5a5cc:	mov	r9, #0
   5a5d0:	str	r0, [r8]
   5a5d4:	add	r0, r0, r6
   5a5d8:	bl	42f0 <memcpy@plt>
   5a5dc:	ldm	r8, {r2, r3}
   5a5e0:	mov	r0, #1
   5a5e4:	mov	r1, #16
   5a5e8:	add	r3, r5, r3
   5a5ec:	add	lr, r3, r0
   5a5f0:	str	lr, [r8, #4]
   5a5f4:	strb	r9, [r2, r3]
   5a5f8:	bl	3fcc <calloc@plt>
   5a5fc:	subs	r7, r0, #0
   5a600:	beq	5a680 <fputs@plt+0x55d6c>
   5a604:	str	r6, [r7]
   5a608:	str	r5, [r7, #4]
   5a60c:	ldrb	r1, [r4, #12]
   5a610:	ldr	r0, [r4, #8]
   5a614:	add	r1, r1, #1
   5a618:	lsl	r1, r1, #3
   5a61c:	bl	47a0 <realloc@plt>
   5a620:	subs	r1, r0, #0
   5a624:	beq	5a678 <fputs@plt+0x55d64>
   5a628:	ldr	r2, [r8, #12]
   5a62c:	mov	r3, r9
   5a630:	add	r2, r2, #1
   5a634:	str	r2, [r8, #12]
   5a638:	ldrb	r5, [r4, #12]
   5a63c:	str	r1, [r4, #8]
   5a640:	mov	lr, r5
   5a644:	cmp	lr, r3
   5a648:	ble	5a6ac <fputs@plt+0x55d98>
   5a64c:	add	r2, lr, r3
   5a650:	asr	r2, r2, #1
   5a654:	ldrb	r0, [r1, r2, lsl #3]
   5a658:	rsb	r0, fp, r0
   5a65c:	cmp	r0, #0
   5a660:	ble	5a6a0 <fputs@plt+0x55d8c>
   5a664:	cmp	r3, r2
   5a668:	mov	lr, r2
   5a66c:	bge	5a6ac <fputs@plt+0x55d98>
   5a670:	add	r2, r3, r2
   5a674:	b	5a650 <fputs@plt+0x55d3c>
   5a678:	mov	r0, r7
   5a67c:	bl	4140 <free@plt>
   5a680:	mvn	r0, #11
   5a684:	ldr	r1, [sp, #12]
   5a688:	ldr	r2, [sp, #28]
   5a68c:	ldr	r3, [r1]
   5a690:	cmp	r2, r3
   5a694:	bne	5a718 <fputs@plt+0x55e04>
   5a698:	add	sp, sp, #36	; 0x24
   5a69c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a6a0:	add	r3, r2, #1
   5a6a4:	cmp	lr, r3
   5a6a8:	bgt	5a64c <fputs@plt+0x55d38>
   5a6ac:	add	r0, r3, #1
   5a6b0:	rsb	r2, r3, r5
   5a6b4:	lsl	r0, r0, #3
   5a6b8:	lsl	r2, r2, #3
   5a6bc:	sub	r5, r0, #8
   5a6c0:	add	r0, r1, r0
   5a6c4:	add	r1, r1, r5
   5a6c8:	bl	4608 <memmove@plt>
   5a6cc:	ldr	r3, [r4, #8]
   5a6d0:	mov	r0, r6
   5a6d4:	add	r2, r3, r5
   5a6d8:	strb	fp, [r3, r5]
   5a6dc:	str	r7, [r2, #4]
   5a6e0:	ldrb	r3, [r4, #12]
   5a6e4:	add	r3, r3, #1
   5a6e8:	strb	r3, [r4, #12]
   5a6ec:	b	5a684 <fputs@plt+0x55d70>
   5a6f0:	ldr	r2, [r8, #24]
   5a6f4:	mov	r0, fp
   5a6f8:	ldr	r3, [r8, #28]
   5a6fc:	add	r5, r2, r5
   5a700:	str	r5, [r8, #24]
   5a704:	add	r3, r3, #1
   5a708:	str	r3, [r8, #28]
   5a70c:	b	5a684 <fputs@plt+0x55d70>
   5a710:	mvn	r0, #21
   5a714:	b	5a684 <fputs@plt+0x55d70>
   5a718:	bl	453c <__stack_chk_fail@plt>
   5a71c:	ldrdeq	r1, [r3], -r0
   5a720:	andeq	r0, r0, r0, lsr r4
   5a724:			; <UNDEFINED> instruction: 0xfffffe34
   5a728:	push	{r4, lr}
   5a72c:	ldr	r4, [pc, #68]	; 5a778 <fputs@plt+0x55e64>
   5a730:	add	r4, pc, r4
   5a734:	ldr	r3, [r4]
   5a738:	cmp	r3, #0
   5a73c:	blt	5a748 <fputs@plt+0x55e34>
   5a740:	mov	r0, #0
   5a744:	pop	{r4, pc}
   5a748:	ldr	r0, [pc, #44]	; 5a77c <fputs@plt+0x55e68>
   5a74c:	movw	r1, #257	; 0x101
   5a750:	movt	r1, #8
   5a754:	add	r0, pc, r0
   5a758:	bl	43c8 <open64@plt>
   5a75c:	cmp	r0, #0
   5a760:	str	r0, [r4]
   5a764:	bge	5a740 <fputs@plt+0x55e2c>
   5a768:	bl	48cc <__errno_location@plt>
   5a76c:	ldr	r0, [r0]
   5a770:	rsb	r0, r0, #0
   5a774:	pop	{r4, pc}
   5a778:			; <UNDEFINED> instruction: 0x000319b8
   5a77c:	andeq	r9, r1, r0, lsl #22
   5a780:	ldr	r3, [pc, #168]	; 5a830 <fputs@plt+0x55f1c>
   5a784:	orr	r1, r0, #524288	; 0x80000
   5a788:	ldr	ip, [pc, #164]	; 5a834 <fputs@plt+0x55f20>
   5a78c:	mov	r0, #1
   5a790:	add	r3, pc, r3
   5a794:	mov	r2, #0
   5a798:	push	{r4, r5, r6, lr}
   5a79c:	sub	sp, sp, #24
   5a7a0:	ldr	r4, [r3, ip]
   5a7a4:	ldr	r3, [r4]
   5a7a8:	str	r3, [sp, #20]
   5a7ac:	bl	41f4 <socket@plt>
   5a7b0:	subs	r5, r0, #0
   5a7b4:	blt	5a81c <fputs@plt+0x55f08>
   5a7b8:	mov	r1, #8388608	; 0x800000
   5a7bc:	add	r6, sp, #12
   5a7c0:	bl	51f94 <fputs@plt+0x4d680>
   5a7c4:	bl	4668 <getpid@plt>
   5a7c8:	mov	r3, #0
   5a7cc:	cmp	r0, #1
   5a7d0:	mov	r0, r6
   5a7d4:	movwne	r2, #38528	; 0x9680
   5a7d8:	movweq	r2, #10000	; 0x2710
   5a7dc:	movtne	r2, #152	; 0x98
   5a7e0:	bl	55928 <fputs@plt+0x51014>
   5a7e4:	mov	r2, #8
   5a7e8:	mov	r3, r6
   5a7ec:	str	r2, [sp]
   5a7f0:	mov	r0, r5
   5a7f4:	mov	r1, #1
   5a7f8:	mov	r2, #21
   5a7fc:	bl	4830 <setsockopt@plt>
   5a800:	mov	r0, r5
   5a804:	ldr	r2, [sp, #20]
   5a808:	ldr	r3, [r4]
   5a80c:	cmp	r2, r3
   5a810:	bne	5a82c <fputs@plt+0x55f18>
   5a814:	add	sp, sp, #24
   5a818:	pop	{r4, r5, r6, pc}
   5a81c:	bl	48cc <__errno_location@plt>
   5a820:	ldr	r0, [r0]
   5a824:	rsb	r0, r0, #0
   5a828:	b	5a804 <fputs@plt+0x55ef0>
   5a82c:	bl	453c <__stack_chk_fail@plt>
   5a830:	andeq	r1, r3, r0, lsl #8
   5a834:	andeq	r0, r0, r0, lsr r4
   5a838:	push	{r4, lr}
   5a83c:	ldr	r4, [pc, #84]	; 5a898 <fputs@plt+0x55f84>
   5a840:	add	r4, pc, r4
   5a844:	ldr	r3, [r4]
   5a848:	cmp	r3, #0
   5a84c:	blt	5a858 <fputs@plt+0x55f44>
   5a850:	mov	r0, #0
   5a854:	pop	{r4, pc}
   5a858:	ldr	r3, [pc, #60]	; 5a89c <fputs@plt+0x55f88>
   5a85c:	add	r3, pc, r3
   5a860:	ldrb	r0, [r3]
   5a864:	cmp	r0, #0
   5a868:	bne	5a878 <fputs@plt+0x55f64>
   5a86c:	mov	r3, #2
   5a870:	str	r3, [r4]
   5a874:	pop	{r4, pc}
   5a878:	ldr	r0, [pc, #32]	; 5a8a0 <fputs@plt+0x55f8c>
   5a87c:	movw	r1, #257	; 0x101
   5a880:	movt	r1, #8
   5a884:	add	r0, pc, r0
   5a888:	bl	50140 <fputs@plt+0x4b82c>
   5a88c:	str	r0, [r4]
   5a890:	and	r0, r0, r0, asr #31
   5a894:	pop	{r4, pc}
   5a898:	andeq	r1, r3, r4, lsr #17
   5a89c:	andeq	r1, r3, r7, lsl #21
   5a8a0:	andeq	r7, r1, r8, ror fp
   5a8a4:	ldr	r3, [pc, #64]	; 5a8ec <fputs@plt+0x55fd8>
   5a8a8:	push	{r4, lr}
   5a8ac:	ldr	r4, [pc, r3]
   5a8b0:	cmp	r4, #0
   5a8b4:	poplt	{r4, pc}
   5a8b8:	bl	4668 <getpid@plt>
   5a8bc:	cmp	r0, #1
   5a8c0:	popne	{r4, pc}
   5a8c4:	cmp	r4, #2
   5a8c8:	bgt	5a8e0 <fputs@plt+0x55fcc>
   5a8cc:	ldr	r3, [pc, #28]	; 5a8f0 <fputs@plt+0x55fdc>
   5a8d0:	mvn	r2, #0
   5a8d4:	add	r3, pc, r3
   5a8d8:	str	r2, [r3]
   5a8dc:	pop	{r4, pc}
   5a8e0:	mov	r0, r4
   5a8e4:	bl	4ec84 <fputs@plt+0x4a370>
   5a8e8:	b	5a8cc <fputs@plt+0x55fb8>
   5a8ec:	andeq	r1, r3, r8, lsr r8
   5a8f0:	andeq	r1, r3, r0, lsl r8
   5a8f4:	push	{r3, r4, r5, r6, r7, lr}
   5a8f8:	ldr	r3, [pc, #740]	; 5abe4 <fputs@plt+0x562d0>
   5a8fc:	ldr	r4, [pc, r3]
   5a900:	cmp	r4, #9
   5a904:	beq	5aa1c <fputs@plt+0x56108>
   5a908:	sub	r3, r4, #7
   5a90c:	cmp	r3, #1
   5a910:	bls	5a9c0 <fputs@plt+0x560ac>
   5a914:	sub	r3, r4, #3
   5a918:	cmp	r3, #1
   5a91c:	movhi	r3, r4
   5a920:	bls	5a9e4 <fputs@plt+0x560d0>
   5a924:	sub	r4, r4, #5
   5a928:	cmp	r4, #1
   5a92c:	bls	5aa34 <fputs@plt+0x56120>
   5a930:	cmp	r3, #4
   5a934:	beq	5a97c <fputs@plt+0x56068>
   5a938:	sub	r2, r3, #6
   5a93c:	cmp	r2, #2
   5a940:	bls	5a97c <fputs@plt+0x56068>
   5a944:	cmp	r3, #2
   5a948:	beq	5a97c <fputs@plt+0x56068>
   5a94c:	ldr	r5, [pc, #660]	; 5abe8 <fputs@plt+0x562d4>
   5a950:	ldr	r4, [pc, #660]	; 5abec <fputs@plt+0x562d8>
   5a954:	add	r5, pc, r5
   5a958:	add	r4, pc, r4
   5a95c:	ldr	r0, [r5]
   5a960:	bl	4ec84 <fputs@plt+0x4a370>
   5a964:	str	r0, [r5]
   5a968:	ldr	r0, [r4]
   5a96c:	bl	4ec84 <fputs@plt+0x4a370>
   5a970:	str	r0, [r4]
   5a974:	pop	{r3, r4, r5, r6, r7, lr}
   5a978:	b	5a838 <fputs@plt+0x55f24>
   5a97c:	bl	5a728 <fputs@plt+0x55e14>
   5a980:	cmp	r0, #0
   5a984:	blt	5a94c <fputs@plt+0x56038>
   5a988:	ldr	r6, [pc, #608]	; 5abf0 <fputs@plt+0x562dc>
   5a98c:	mov	r4, r0
   5a990:	ldr	r5, [pc, #604]	; 5abf4 <fputs@plt+0x562e0>
   5a994:	add	r6, pc, r6
   5a998:	add	r5, pc, r5
   5a99c:	ldr	r0, [r6]
   5a9a0:	bl	4ec84 <fputs@plt+0x4a370>
   5a9a4:	str	r0, [r6]
   5a9a8:	ldr	r0, [r5]
   5a9ac:	bl	4ec84 <fputs@plt+0x4a370>
   5a9b0:	str	r0, [r5]
   5a9b4:	bl	5a8a4 <fputs@plt+0x55f90>
   5a9b8:	mov	r0, r4
   5a9bc:	pop	{r3, r4, r5, r6, r7, pc}
   5a9c0:	bl	4668 <getpid@plt>
   5a9c4:	cmp	r0, #1
   5a9c8:	beq	5a9dc <fputs@plt+0x560c8>
   5a9cc:	mov	r0, #2
   5a9d0:	bl	4254 <isatty@plt>
   5a9d4:	cmp	r0, #0
   5a9d8:	bgt	5a94c <fputs@plt+0x56038>
   5a9dc:	cmp	r4, #7
   5a9e0:	bne	5a914 <fputs@plt+0x56000>
   5a9e4:	ldr	r5, [pc, #524]	; 5abf8 <fputs@plt+0x562e4>
   5a9e8:	add	r5, pc, r5
   5a9ec:	ldr	r3, [r5]
   5a9f0:	cmp	r3, #0
   5a9f4:	blt	5aa68 <fputs@plt+0x56154>
   5a9f8:	mov	r4, #0
   5a9fc:	ldr	r5, [pc, #504]	; 5abfc <fputs@plt+0x562e8>
   5aa00:	add	r5, pc, r5
   5aa04:	ldr	r0, [r5]
   5aa08:	bl	4ec84 <fputs@plt+0x4a370>
   5aa0c:	str	r0, [r5]
   5aa10:	bl	5a8a4 <fputs@plt+0x55f90>
   5aa14:	mov	r0, r4
   5aa18:	pop	{r3, r4, r5, r6, r7, pc}
   5aa1c:	ldr	r6, [pc, #476]	; 5ac00 <fputs@plt+0x562ec>
   5aa20:	mov	r4, #0
   5aa24:	ldr	r5, [pc, #472]	; 5ac04 <fputs@plt+0x562f0>
   5aa28:	add	r6, pc, r6
   5aa2c:	add	r5, pc, r5
   5aa30:	b	5a99c <fputs@plt+0x56088>
   5aa34:	ldr	r5, [pc, #460]	; 5ac08 <fputs@plt+0x562f4>
   5aa38:	add	r5, pc, r5
   5aa3c:	ldr	r3, [r5]
   5aa40:	cmp	r3, #0
   5aa44:	blt	5aaf8 <fputs@plt+0x561e4>
   5aa48:	mov	r4, #0
   5aa4c:	ldr	r5, [pc, #440]	; 5ac0c <fputs@plt+0x562f8>
   5aa50:	add	r5, pc, r5
   5aa54:	ldr	r0, [r5]
   5aa58:	bl	4ec84 <fputs@plt+0x4a370>
   5aa5c:	str	r0, [r5]
   5aa60:	bl	5a8a4 <fputs@plt+0x55f90>
   5aa64:	b	5aa14 <fputs@plt+0x56100>
   5aa68:	mov	r0, #2
   5aa6c:	bl	5a780 <fputs@plt+0x55e6c>
   5aa70:	cmp	r0, #0
   5aa74:	mov	r4, r0
   5aa78:	str	r0, [r5]
   5aa7c:	blt	5aadc <fputs@plt+0x561c8>
   5aa80:	ldr	r6, [pc, #392]	; 5ac10 <fputs@plt+0x562fc>
   5aa84:	add	r6, pc, r6
   5aa88:	add	r0, r6, #2
   5aa8c:	bl	42a8 <strlen@plt>
   5aa90:	mov	r1, r6
   5aa94:	add	r2, r0, #2
   5aa98:	mov	r0, r4
   5aa9c:	bl	3dec <connect@plt>
   5aaa0:	cmp	r0, #0
   5aaa4:	bge	5a9f8 <fputs@plt+0x560e4>
   5aaa8:	bl	48cc <__errno_location@plt>
   5aaac:	ldr	r4, [r0]
   5aab0:	ldr	r0, [r5]
   5aab4:	bl	4ec84 <fputs@plt+0x4a370>
   5aab8:	rsb	r4, r4, #0
   5aabc:	cmp	r4, #0
   5aac0:	str	r0, [r5]
   5aac4:	bge	5a9fc <fputs@plt+0x560e8>
   5aac8:	ldr	r3, [pc, #324]	; 5ac14 <fputs@plt+0x56300>
   5aacc:	add	r3, pc, r3
   5aad0:	ldr	r3, [r3]
   5aad4:	mov	r4, r3
   5aad8:	b	5a924 <fputs@plt+0x56010>
   5aadc:	bl	4ec84 <fputs@plt+0x4a370>
   5aae0:	ldr	r3, [pc, #304]	; 5ac18 <fputs@plt+0x56304>
   5aae4:	add	r3, pc, r3
   5aae8:	ldr	r3, [r3]
   5aaec:	mov	r4, r3
   5aaf0:	str	r0, [r5]
   5aaf4:	b	5a924 <fputs@plt+0x56010>
   5aaf8:	mov	r0, #2
   5aafc:	bl	5a780 <fputs@plt+0x55e6c>
   5ab00:	cmp	r0, #0
   5ab04:	mov	r4, r0
   5ab08:	str	r0, [r5]
   5ab0c:	blt	5ab50 <fputs@plt+0x5623c>
   5ab10:	ldr	r6, [pc, #260]	; 5ac1c <fputs@plt+0x56308>
   5ab14:	add	r6, pc, r6
   5ab18:	add	r0, r6, #2
   5ab1c:	bl	42a8 <strlen@plt>
   5ab20:	mov	r1, r6
   5ab24:	add	r7, r0, #2
   5ab28:	mov	r0, r4
   5ab2c:	mov	r2, r7
   5ab30:	bl	3dec <connect@plt>
   5ab34:	cmp	r0, #0
   5ab38:	blt	5ab70 <fputs@plt+0x5625c>
   5ab3c:	ldr	r3, [pc, #220]	; 5ac20 <fputs@plt+0x5630c>
   5ab40:	mov	r2, #0
   5ab44:	add	r3, pc, r3
   5ab48:	strb	r2, [r3]
   5ab4c:	b	5aa48 <fputs@plt+0x56134>
   5ab50:	bl	4ec84 <fputs@plt+0x4a370>
   5ab54:	ldr	r2, [pc, #200]	; 5ac24 <fputs@plt+0x56310>
   5ab58:	ldr	r3, [pc, #200]	; 5ac28 <fputs@plt+0x56314>
   5ab5c:	add	r2, pc, r2
   5ab60:	add	r3, pc, r3
   5ab64:	ldr	r3, [r3]
   5ab68:	str	r0, [r2]
   5ab6c:	b	5a930 <fputs@plt+0x5601c>
   5ab70:	ldr	r0, [r5]
   5ab74:	bl	4ec84 <fputs@plt+0x4a370>
   5ab78:	mov	r0, #1
   5ab7c:	bl	5a780 <fputs@plt+0x55e6c>
   5ab80:	cmp	r0, #0
   5ab84:	str	r0, [r5]
   5ab88:	blt	5ab50 <fputs@plt+0x5623c>
   5ab8c:	mov	r1, r6
   5ab90:	mov	r2, r7
   5ab94:	bl	3dec <connect@plt>
   5ab98:	cmp	r0, #0
   5ab9c:	blt	5abb4 <fputs@plt+0x562a0>
   5aba0:	ldr	r3, [pc, #132]	; 5ac2c <fputs@plt+0x56318>
   5aba4:	mov	r2, #1
   5aba8:	add	r3, pc, r3
   5abac:	strb	r2, [r3]
   5abb0:	b	5aa48 <fputs@plt+0x56134>
   5abb4:	bl	48cc <__errno_location@plt>
   5abb8:	ldr	r4, [r0]
   5abbc:	ldr	r0, [r5]
   5abc0:	bl	4ec84 <fputs@plt+0x4a370>
   5abc4:	rsb	r4, r4, #0
   5abc8:	cmp	r4, #0
   5abcc:	str	r0, [r5]
   5abd0:	bge	5aa4c <fputs@plt+0x56138>
   5abd4:	ldr	r3, [pc, #84]	; 5ac30 <fputs@plt+0x5631c>
   5abd8:	add	r3, pc, r3
   5abdc:	ldr	r3, [r3]
   5abe0:	b	5a930 <fputs@plt+0x5601c>
   5abe4:	ldrdeq	r1, [r3], -ip
   5abe8:	andeq	r1, r3, r0, lsr #15
   5abec:	muleq	r3, r8, r7
   5abf0:	andeq	r1, r3, r0, ror #14
   5abf4:	andeq	r1, r3, r8, asr r7
   5abf8:	andeq	r1, r3, ip, lsl #14
   5abfc:	strdeq	r1, [r3], -r0
   5ac00:	andeq	r1, r3, ip, asr #13
   5ac04:	andeq	r1, r3, r4, asr #13
   5ac08:			; <UNDEFINED> instruction: 0x000316b8
   5ac0c:	andeq	r1, r3, r4, lsr #13
   5ac10:	muleq	r1, r4, sp
   5ac14:	andeq	r1, r3, ip, lsl #16
   5ac18:	strdeq	r1, [r3], -r4
   5ac1c:	andeq	r9, r1, r4, lsl #25
   5ac20:	muleq	r3, lr, r7
   5ac24:	muleq	r3, r4, r5
   5ac28:	andeq	r1, r3, r8, ror r7
   5ac2c:	andeq	r1, r3, sl, lsr r7
   5ac30:	andeq	r1, r3, r0, lsl #14
   5ac34:	ldr	ip, [pc, #72]	; 5ac84 <fputs@plt+0x56370>
   5ac38:	push	{r4, lr}
   5ac3c:	add	ip, pc, ip
   5ac40:	sub	sp, sp, #8
   5ac44:	mov	r4, r1
   5ac48:	ldr	ip, [ip]
   5ac4c:	mov	lr, r2
   5ac50:	cmp	ip, #1
   5ac54:	bgt	5ac5c <fputs@plt+0x56348>
   5ac58:	bl	3de0 <abort@plt>
   5ac5c:	ldr	ip, [pc, #36]	; 5ac88 <fputs@plt+0x56374>
   5ac60:	mov	r1, r0
   5ac64:	str	r3, [sp]
   5ac68:	mov	r2, r4
   5ac6c:	add	ip, pc, ip
   5ac70:	mov	r3, lr
   5ac74:	mov	r0, #2
   5ac78:	str	ip, [sp, #4]
   5ac7c:	bl	5c5c <fputs@plt+0x1348>
   5ac80:	b	5ac58 <fputs@plt+0x56344>
   5ac84:			; <UNDEFINED> instruction: 0x000314b0
   5ac88:	andeq	r9, r1, ip, ror r6
   5ac8c:	cmp	r0, #0
   5ac90:	push	{r3, lr}
   5ac94:	blt	5acf8 <fputs@plt+0x563e4>
   5ac98:	cmp	r0, #9
   5ac9c:	bgt	5acd8 <fputs@plt+0x563c4>
   5aca0:	ldr	r3, [pc, #112]	; 5ad18 <fputs@plt+0x56404>
   5aca4:	add	r3, pc, r3
   5aca8:	ldrb	r3, [r3]
   5acac:	cmp	r3, #0
   5acb0:	beq	5acc8 <fputs@plt+0x563b4>
   5acb4:	cmp	r0, #5
   5acb8:	moveq	r0, #3
   5acbc:	beq	5acc8 <fputs@plt+0x563b4>
   5acc0:	cmp	r0, #6
   5acc4:	moveq	r0, #4
   5acc8:	ldr	r3, [pc, #76]	; 5ad1c <fputs@plt+0x56408>
   5accc:	add	r3, pc, r3
   5acd0:	str	r0, [r3]
   5acd4:	pop	{r3, pc}
   5acd8:	ldr	r0, [pc, #64]	; 5ad20 <fputs@plt+0x5640c>
   5acdc:	movw	r2, #275	; 0x113
   5ace0:	ldr	r1, [pc, #60]	; 5ad24 <fputs@plt+0x56410>
   5ace4:	ldr	r3, [pc, #60]	; 5ad28 <fputs@plt+0x56414>
   5ace8:	add	r0, pc, r0
   5acec:	add	r1, pc, r1
   5acf0:	add	r3, pc, r3
   5acf4:	bl	5ac34 <fputs@plt+0x56320>
   5acf8:	ldr	r0, [pc, #44]	; 5ad2c <fputs@plt+0x56418>
   5acfc:	movw	r2, #274	; 0x112
   5ad00:	ldr	r1, [pc, #40]	; 5ad30 <fputs@plt+0x5641c>
   5ad04:	ldr	r3, [pc, #40]	; 5ad34 <fputs@plt+0x56420>
   5ad08:	add	r0, pc, r0
   5ad0c:	add	r1, pc, r1
   5ad10:	add	r3, pc, r3
   5ad14:	bl	5ac34 <fputs@plt+0x56320>
   5ad18:	andeq	r1, r3, sp, lsr r6
   5ad1c:	andeq	r1, r3, ip, lsl #12
   5ad20:	andeq	r9, r1, ip, asr r6
   5ad24:	andeq	r9, r1, r4, asr #12
   5ad28:	andeq	r9, r1, r8, lsl #10
   5ad2c:	andeq	r9, r1, ip, lsl r6
   5ad30:	andeq	r9, r1, r4, lsr #12
   5ad34:	andeq	r9, r1, r8, ror #9
   5ad38:	push	{r3, lr}
   5ad3c:	and	r3, r0, #7
   5ad40:	cmp	r0, r3
   5ad44:	bne	5ad58 <fputs@plt+0x56444>
   5ad48:	ldr	r3, [pc, #12]	; 5ad5c <fputs@plt+0x56448>
   5ad4c:	add	r3, pc, r3
   5ad50:	str	r0, [r3]
   5ad54:	pop	{r3, pc}
   5ad58:	bl	5348 <fputs@plt+0xa34>
   5ad5c:	andeq	r1, r3, r0, lsr #7
   5ad60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ad64:	mov	r6, r0
   5ad68:	ldr	lr, [pc, #272]	; 5ae80 <fputs@plt+0x5656c>
   5ad6c:	sub	sp, sp, #2080	; 0x820
   5ad70:	ldr	r0, [pc, #268]	; 5ae84 <fputs@plt+0x56570>
   5ad74:	mov	r8, r3
   5ad78:	add	lr, pc, lr
   5ad7c:	sub	sp, sp, #4
   5ad80:	mov	r4, r1
   5ad84:	mov	r9, r2
   5ad88:	ldr	r0, [lr, r0]
   5ad8c:	mov	r3, lr
   5ad90:	ldr	sl, [sp, #2120]	; 0x848
   5ad94:	ldr	fp, [sp, #2124]	; 0x84c
   5ad98:	ldr	r3, [r0]
   5ad9c:	str	r0, [sp, #20]
   5ada0:	str	r3, [sp, #2076]	; 0x81c
   5ada4:	bl	48cc <__errno_location@plt>
   5ada8:	cmp	r4, #0
   5adac:	mov	r5, r0
   5adb0:	ldr	r7, [r0]
   5adb4:	blt	5adf8 <fputs@plt+0x564e4>
   5adb8:	ldr	r3, [pc, #200]	; 5ae88 <fputs@plt+0x56574>
   5adbc:	and	r2, r6, #7
   5adc0:	add	r3, pc, r3
   5adc4:	ldr	r3, [r3]
   5adc8:	cmp	r2, r3
   5adcc:	ble	5ae6c <fputs@plt+0x56558>
   5add0:	rsb	r0, r4, #0
   5add4:	ldr	r1, [sp, #20]
   5add8:	ldr	r2, [sp, #2076]	; 0x81c
   5addc:	str	r7, [r5]
   5ade0:	ldr	r3, [r1]
   5ade4:	cmp	r2, r3
   5ade8:	bne	5ae68 <fputs@plt+0x56554>
   5adec:	add	sp, sp, #2080	; 0x820
   5adf0:	add	sp, sp, #4
   5adf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5adf8:	ldr	r3, [pc, #140]	; 5ae8c <fputs@plt+0x56578>
   5adfc:	and	r2, r6, #7
   5ae00:	rsb	r4, r4, #0
   5ae04:	add	r3, pc, r3
   5ae08:	ldr	r3, [r3]
   5ae0c:	cmp	r2, r3
   5ae10:	bgt	5add0 <fputs@plt+0x564bc>
   5ae14:	str	r4, [r5]
   5ae18:	ldr	r2, [sp, #2128]	; 0x850
   5ae1c:	mov	r1, #2048	; 0x800
   5ae20:	str	fp, [sp]
   5ae24:	add	fp, sp, #28
   5ae28:	mov	r3, r1
   5ae2c:	str	r2, [sp, #4]
   5ae30:	mov	r0, fp
   5ae34:	mov	r2, #1
   5ae38:	bl	43b0 <__vsnprintf_chk@plt>
   5ae3c:	mov	ip, #0
   5ae40:	str	fp, [sp, #12]
   5ae44:	mov	r0, r6
   5ae48:	str	sl, [sp]
   5ae4c:	mov	r1, r4
   5ae50:	mov	r2, r9
   5ae54:	mov	r3, r8
   5ae58:	str	ip, [sp, #4]
   5ae5c:	str	ip, [sp, #8]
   5ae60:	bl	5378 <fputs@plt+0xa64>
   5ae64:	b	5add4 <fputs@plt+0x564c0>
   5ae68:	bl	453c <__stack_chk_fail@plt>
   5ae6c:	cmp	r4, #0
   5ae70:	beq	5ae18 <fputs@plt+0x56504>
   5ae74:	b	5ae14 <fputs@plt+0x56500>
   5ae78:	str	r7, [r5]
   5ae7c:	bl	4818 <_Unwind_Resume@plt>
   5ae80:	andeq	r0, r3, r8, lsl lr
   5ae84:	andeq	r0, r0, r0, lsr r4
   5ae88:	andeq	r1, r3, ip, lsr #6
   5ae8c:	andeq	r1, r3, r8, ror #5
   5ae90:	push	{r4, r5, r6, lr}
   5ae94:	sub	sp, sp, #24
   5ae98:	ldr	lr, [pc, #76]	; 5aeec <fputs@plt+0x565d8>
   5ae9c:	add	ip, sp, #48	; 0x30
   5aea0:	ldr	r4, [pc, #72]	; 5aef0 <fputs@plt+0x565dc>
   5aea4:	add	lr, pc, lr
   5aea8:	ldr	r6, [sp, #40]	; 0x28
   5aeac:	ldr	r5, [sp, #44]	; 0x2c
   5aeb0:	ldr	r4, [lr, r4]
   5aeb4:	str	r6, [sp]
   5aeb8:	str	r5, [sp, #4]
   5aebc:	ldr	lr, [r4]
   5aec0:	str	ip, [sp, #8]
   5aec4:	str	ip, [sp, #16]
   5aec8:	str	lr, [sp, #20]
   5aecc:	bl	5ad60 <fputs@plt+0x5644c>
   5aed0:	ldr	r2, [sp, #20]
   5aed4:	ldr	r3, [r4]
   5aed8:	cmp	r2, r3
   5aedc:	bne	5aee8 <fputs@plt+0x565d4>
   5aee0:	add	sp, sp, #24
   5aee4:	pop	{r4, r5, r6, pc}
   5aee8:	bl	453c <__stack_chk_fail@plt>
   5aeec:	andeq	r0, r3, ip, ror #25
   5aef0:	andeq	r0, r0, r0, lsr r4
   5aef4:	ldr	ip, [pc, #72]	; 5af44 <fputs@plt+0x56630>
   5aef8:	push	{r4, lr}
   5aefc:	add	ip, pc, ip
   5af00:	sub	sp, sp, #8
   5af04:	mov	r4, r1
   5af08:	ldr	ip, [ip]
   5af0c:	mov	lr, r2
   5af10:	cmp	ip, #1
   5af14:	bgt	5af1c <fputs@plt+0x56608>
   5af18:	bl	3de0 <abort@plt>
   5af1c:	ldr	ip, [pc, #36]	; 5af48 <fputs@plt+0x56634>
   5af20:	mov	r1, r0
   5af24:	str	r3, [sp]
   5af28:	mov	r2, r4
   5af2c:	add	ip, pc, ip
   5af30:	mov	r3, lr
   5af34:	mov	r0, #2
   5af38:	str	ip, [sp, #4]
   5af3c:	bl	5c5c <fputs@plt+0x1348>
   5af40:	b	5af18 <fputs@plt+0x56604>
   5af44:	strdeq	r1, [r3], -r0
   5af48:	andeq	r9, r1, r0, asr r5
   5af4c:	push	{r4, r5, r6, r7, r8, r9, lr}
   5af50:	sub	sp, sp, #12
   5af54:	mov	r9, r0
   5af58:	mov	r7, r1
   5af5c:	mov	r6, r2
   5af60:	mov	r8, r3
   5af64:	bl	48cc <__errno_location@plt>
   5af68:	ldr	ip, [pc, #80]	; 5afc0 <fputs@plt+0x566ac>
   5af6c:	add	ip, pc, ip
   5af70:	ldr	ip, [ip]
   5af74:	cmp	ip, #6
   5af78:	mov	r4, r0
   5af7c:	ldr	r5, [r0]
   5af80:	bgt	5af90 <fputs@plt+0x5667c>
   5af84:	str	r5, [r4]
   5af88:	add	sp, sp, #12
   5af8c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5af90:	ldr	ip, [pc, #44]	; 5afc4 <fputs@plt+0x566b0>
   5af94:	mov	r1, r9
   5af98:	str	r8, [sp]
   5af9c:	mov	r2, r7
   5afa0:	add	ip, pc, ip
   5afa4:	mov	r3, r6
   5afa8:	mov	r0, #7
   5afac:	str	ip, [sp, #4]
   5afb0:	bl	5c5c <fputs@plt+0x1348>
   5afb4:	b	5af84 <fputs@plt+0x56670>
   5afb8:	str	r5, [r4]
   5afbc:	bl	4818 <_Unwind_Resume@plt>
   5afc0:	andeq	r1, r3, r0, lsl #3
   5afc4:	andeq	r9, r1, r0, lsr #10
   5afc8:	push	{lr}		; (str lr, [sp, #-4]!)
   5afcc:	sub	sp, sp, #12
   5afd0:	ldr	ip, [pc, #40]	; 5b000 <fputs@plt+0x566ec>
   5afd4:	mov	r3, r1
   5afd8:	str	r2, [sp]
   5afdc:	mov	r1, #12
   5afe0:	add	ip, pc, ip
   5afe4:	mov	r2, r0
   5afe8:	str	ip, [sp, #4]
   5afec:	mov	r0, #3
   5aff0:	bl	5ae90 <fputs@plt+0x5657c>
   5aff4:	mvn	r0, #11
   5aff8:	add	sp, sp, #12
   5affc:	pop	{pc}		; (ldr pc, [sp], #4)
   5b000:	andeq	r9, r1, ip, lsl r5
   5b004:	mov	r2, r0
   5b008:	ldr	r0, [pc, #40]	; 5b038 <fputs@plt+0x56724>
   5b00c:	push	{r3, lr}
   5b010:	mov	r1, #10
   5b014:	add	r0, pc, r0
   5b018:	bl	549e8 <fputs@plt+0x500d4>
   5b01c:	cmp	r0, #0
   5b020:	blt	5b030 <fputs@plt+0x5671c>
   5b024:	bl	5ac8c <fputs@plt+0x56378>
   5b028:	mov	r0, #0
   5b02c:	pop	{r3, pc}
   5b030:	mvn	r0, #21
   5b034:	pop	{r3, pc}
   5b038:	andeq	pc, r2, r4, lsr sp	; <UNPREDICTABLE>
   5b03c:	push	{r3, lr}
   5b040:	bl	51964 <fputs@plt+0x4d050>
   5b044:	subs	r3, r0, #0
   5b048:	blt	5b06c <fputs@plt+0x56758>
   5b04c:	and	r2, r3, #7
   5b050:	cmp	r3, r2
   5b054:	bne	5b074 <fputs@plt+0x56760>
   5b058:	ldr	r2, [pc, #24]	; 5b078 <fputs@plt+0x56764>
   5b05c:	mov	r0, #0
   5b060:	add	r2, pc, r2
   5b064:	str	r3, [r2]
   5b068:	pop	{r3, pc}
   5b06c:	mov	r0, r3
   5b070:	pop	{r3, pc}
   5b074:	bl	5348 <fputs@plt+0xa34>
   5b078:	andeq	r1, r3, ip, lsl #1
   5b07c:	push	{r4, r5, r6, lr}
   5b080:	mov	r4, r1
   5b084:	ldr	r1, [pc, #684]	; 5b338 <fputs@plt+0x56a24>
   5b088:	sub	sp, sp, #16
   5b08c:	mov	r5, r0
   5b090:	add	r1, pc, r1
   5b094:	bl	489c <strcmp@plt>
   5b098:	cmp	r0, #0
   5b09c:	bne	5b128 <fputs@plt+0x56814>
   5b0a0:	cmp	r4, #0
   5b0a4:	beq	5b240 <fputs@plt+0x5692c>
   5b0a8:	ldr	r1, [pc, #652]	; 5b33c <fputs@plt+0x56a28>
   5b0ac:	mov	r0, r5
   5b0b0:	add	r1, pc, r1
   5b0b4:	bl	489c <strcmp@plt>
   5b0b8:	cmp	r0, #0
   5b0bc:	beq	5b148 <fputs@plt+0x56834>
   5b0c0:	ldr	r1, [pc, #632]	; 5b340 <fputs@plt+0x56a2c>
   5b0c4:	mov	r0, r5
   5b0c8:	add	r1, pc, r1
   5b0cc:	bl	489c <strcmp@plt>
   5b0d0:	cmp	r0, #0
   5b0d4:	beq	5b184 <fputs@plt+0x56870>
   5b0d8:	ldr	r1, [pc, #612]	; 5b344 <fputs@plt+0x56a30>
   5b0dc:	mov	r0, r5
   5b0e0:	add	r1, pc, r1
   5b0e4:	bl	489c <strcmp@plt>
   5b0e8:	subs	r6, r0, #0
   5b0ec:	bne	5b1f8 <fputs@plt+0x568e4>
   5b0f0:	cmp	r4, #0
   5b0f4:	beq	5b158 <fputs@plt+0x56844>
   5b0f8:	mov	r0, r4
   5b0fc:	bl	4ed60 <fputs@plt+0x4a44c>
   5b100:	cmp	r0, #0
   5b104:	blt	5b2a0 <fputs@plt+0x5698c>
   5b108:	ldr	r3, [pc, #568]	; 5b348 <fputs@plt+0x56a34>
   5b10c:	moveq	r2, #0
   5b110:	movne	r2, #1
   5b114:	mov	r0, #0
   5b118:	add	r3, pc, r3
   5b11c:	strb	r2, [r3]
   5b120:	add	sp, sp, #16
   5b124:	pop	{r4, r5, r6, pc}
   5b128:	ldr	r1, [pc, #540]	; 5b34c <fputs@plt+0x56a38>
   5b12c:	mov	r0, r5
   5b130:	add	r1, pc, r1
   5b134:	bl	489c <strcmp@plt>
   5b138:	cmp	r0, #0
   5b13c:	bne	5b164 <fputs@plt+0x56850>
   5b140:	cmp	r4, #0
   5b144:	beq	5b1e0 <fputs@plt+0x568cc>
   5b148:	mov	r0, r4
   5b14c:	bl	5b004 <fputs@plt+0x566f0>
   5b150:	cmp	r0, #0
   5b154:	blt	5b254 <fputs@plt+0x56940>
   5b158:	mov	r0, #0
   5b15c:	add	sp, sp, #16
   5b160:	pop	{r4, r5, r6, pc}
   5b164:	ldr	r1, [pc, #484]	; 5b350 <fputs@plt+0x56a3c>
   5b168:	mov	r0, r5
   5b16c:	add	r1, pc, r1
   5b170:	bl	489c <strcmp@plt>
   5b174:	cmp	r0, #0
   5b178:	bne	5b0d8 <fputs@plt+0x567c4>
   5b17c:	cmp	r4, #0
   5b180:	beq	5b158 <fputs@plt+0x56844>
   5b184:	mov	r0, r4
   5b188:	bl	5b03c <fputs@plt+0x56728>
   5b18c:	cmp	r0, #0
   5b190:	bge	5b158 <fputs@plt+0x56844>
   5b194:	ldr	r3, [pc, #440]	; 5b354 <fputs@plt+0x56a40>
   5b198:	add	r3, pc, r3
   5b19c:	ldr	r3, [r3]
   5b1a0:	cmp	r3, #3
   5b1a4:	ble	5b158 <fputs@plt+0x56844>
   5b1a8:	ldr	r2, [pc, #424]	; 5b358 <fputs@plt+0x56a44>
   5b1ac:	mov	r1, #0
   5b1b0:	ldr	ip, [pc, #420]	; 5b35c <fputs@plt+0x56a48>
   5b1b4:	movw	r3, #934	; 0x3a6
   5b1b8:	add	r2, pc, r2
   5b1bc:	str	r2, [sp, #4]
   5b1c0:	ldr	r2, [pc, #408]	; 5b360 <fputs@plt+0x56a4c>
   5b1c4:	add	ip, pc, ip
   5b1c8:	str	r4, [sp, #8]
   5b1cc:	mov	r0, #4
   5b1d0:	str	ip, [sp]
   5b1d4:	add	r2, pc, r2
   5b1d8:	bl	5ae90 <fputs@plt+0x5657c>
   5b1dc:	b	5b158 <fputs@plt+0x56844>
   5b1e0:	ldr	r1, [pc, #380]	; 5b364 <fputs@plt+0x56a50>
   5b1e4:	mov	r0, r5
   5b1e8:	add	r1, pc, r1
   5b1ec:	bl	489c <strcmp@plt>
   5b1f0:	cmp	r0, #0
   5b1f4:	beq	5b158 <fputs@plt+0x56844>
   5b1f8:	ldr	r1, [pc, #360]	; 5b368 <fputs@plt+0x56a54>
   5b1fc:	mov	r0, r5
   5b200:	add	r1, pc, r1
   5b204:	bl	489c <strcmp@plt>
   5b208:	subs	r5, r0, #0
   5b20c:	bne	5b158 <fputs@plt+0x56844>
   5b210:	cmp	r4, #0
   5b214:	beq	5b158 <fputs@plt+0x56844>
   5b218:	mov	r0, r4
   5b21c:	bl	4ed60 <fputs@plt+0x4a44c>
   5b220:	cmp	r0, #0
   5b224:	blt	5b2ec <fputs@plt+0x569d8>
   5b228:	ldr	r3, [pc, #316]	; 5b36c <fputs@plt+0x56a58>
   5b22c:	moveq	r2, #0
   5b230:	movne	r2, #1
   5b234:	add	r3, pc, r3
   5b238:	strb	r2, [r3]
   5b23c:	b	5b158 <fputs@plt+0x56844>
   5b240:	ldr	r3, [pc, #296]	; 5b370 <fputs@plt+0x56a5c>
   5b244:	mov	r2, #7
   5b248:	add	r3, pc, r3
   5b24c:	str	r2, [r3]
   5b250:	b	5b158 <fputs@plt+0x56844>
   5b254:	ldr	r3, [pc, #280]	; 5b374 <fputs@plt+0x56a60>
   5b258:	add	r3, pc, r3
   5b25c:	ldr	r3, [r3]
   5b260:	cmp	r3, #3
   5b264:	ble	5b158 <fputs@plt+0x56844>
   5b268:	ldr	r2, [pc, #264]	; 5b378 <fputs@plt+0x56a64>
   5b26c:	mov	r1, #0
   5b270:	ldr	ip, [pc, #260]	; 5b37c <fputs@plt+0x56a68>
   5b274:	movw	r3, #929	; 0x3a1
   5b278:	add	r2, pc, r2
   5b27c:	str	r2, [sp, #4]
   5b280:	ldr	r2, [pc, #248]	; 5b380 <fputs@plt+0x56a6c>
   5b284:	add	ip, pc, ip
   5b288:	str	r4, [sp, #8]
   5b28c:	mov	r0, #4
   5b290:	str	ip, [sp]
   5b294:	add	r2, pc, r2
   5b298:	bl	5ae90 <fputs@plt+0x5657c>
   5b29c:	b	5b158 <fputs@plt+0x56844>
   5b2a0:	ldr	r3, [pc, #220]	; 5b384 <fputs@plt+0x56a70>
   5b2a4:	add	r3, pc, r3
   5b2a8:	ldr	r3, [r3]
   5b2ac:	cmp	r3, #3
   5b2b0:	ble	5b158 <fputs@plt+0x56844>
   5b2b4:	ldr	r2, [pc, #204]	; 5b388 <fputs@plt+0x56a74>
   5b2b8:	mov	r1, r6
   5b2bc:	ldr	ip, [pc, #200]	; 5b38c <fputs@plt+0x56a78>
   5b2c0:	movw	r3, #939	; 0x3ab
   5b2c4:	add	r2, pc, r2
   5b2c8:	str	r2, [sp, #4]
   5b2cc:	ldr	r2, [pc, #188]	; 5b390 <fputs@plt+0x56a7c>
   5b2d0:	add	ip, pc, ip
   5b2d4:	str	r4, [sp, #8]
   5b2d8:	mov	r0, #4
   5b2dc:	str	ip, [sp]
   5b2e0:	add	r2, pc, r2
   5b2e4:	bl	5ae90 <fputs@plt+0x5657c>
   5b2e8:	b	5b158 <fputs@plt+0x56844>
   5b2ec:	ldr	r3, [pc, #160]	; 5b394 <fputs@plt+0x56a80>
   5b2f0:	add	r3, pc, r3
   5b2f4:	ldr	r3, [r3]
   5b2f8:	cmp	r3, #3
   5b2fc:	ble	5b158 <fputs@plt+0x56844>
   5b300:	ldr	r2, [pc, #144]	; 5b398 <fputs@plt+0x56a84>
   5b304:	mov	r1, r5
   5b308:	ldr	ip, [pc, #140]	; 5b39c <fputs@plt+0x56a88>
   5b30c:	mov	r3, #944	; 0x3b0
   5b310:	add	r2, pc, r2
   5b314:	str	r2, [sp, #4]
   5b318:	ldr	r2, [pc, #128]	; 5b3a0 <fputs@plt+0x56a8c>
   5b31c:	add	ip, pc, ip
   5b320:	str	r4, [sp, #8]
   5b324:	mov	r0, #4
   5b328:	str	ip, [sp]
   5b32c:	add	r2, pc, r2
   5b330:	bl	5ae90 <fputs@plt+0x5657c>
   5b334:	b	5b158 <fputs@plt+0x56844>
   5b338:	muleq	r1, r8, lr
   5b33c:	andeq	r9, r1, ip, lsr #9
   5b340:	ldrdeq	r9, [r1], -r4
   5b344:	strdeq	r9, [r1], -ip
   5b348:	andeq	r1, r3, ip, asr #3
   5b34c:	andeq	r9, r1, ip, lsr #8
   5b350:	andeq	r9, r1, r0, lsr r4
   5b354:	andeq	r0, r3, r4, asr pc
   5b358:	strdeq	r9, [r1], -r8
   5b35c:	andeq	r9, r1, r4, asr #32
   5b360:	andeq	r9, r1, ip, asr r1
   5b364:	strdeq	r9, [r1], -r4
   5b368:	andeq	r9, r1, r4, lsr #8
   5b36c:	andeq	r1, r3, ip, lsr #1
   5b370:	andeq	r0, r3, r4, lsr #29
   5b374:	muleq	r3, r4, lr
   5b378:	strdeq	r9, [r1], -r8
   5b37c:	andeq	r8, r1, r4, lsl #31
   5b380:	muleq	r1, ip, r0
   5b384:	andeq	r0, r3, r8, asr #28
   5b388:	andeq	r9, r1, ip, lsr #6
   5b38c:	andeq	r8, r1, r8, lsr pc
   5b390:	andeq	r9, r1, r0, asr r0
   5b394:	strdeq	r0, [r3], -ip
   5b398:	andeq	r9, r1, ip, lsr #6
   5b39c:	andeq	r8, r1, ip, ror #29
   5b3a0:	andeq	r9, r1, r4
   5b3a4:	mov	r0, #0
   5b3a8:	push	{r4, lr}
   5b3ac:	mov	r1, r0
   5b3b0:	sub	sp, sp, #16
   5b3b4:	bl	50904 <fputs@plt+0x4bff0>
   5b3b8:	cmp	r0, #0
   5b3bc:	blt	5b5a4 <fputs@plt+0x56c90>
   5b3c0:	ldr	r0, [pc, #492]	; 5b5b4 <fputs@plt+0x56ca0>
   5b3c4:	add	r0, pc, r0
   5b3c8:	bl	4188 <secure_getenv@plt>
   5b3cc:	subs	r4, r0, #0
   5b3d0:	beq	5b3e0 <fputs@plt+0x56acc>
   5b3d4:	bl	5b004 <fputs@plt+0x566f0>
   5b3d8:	cmp	r0, #0
   5b3dc:	blt	5b558 <fputs@plt+0x56c44>
   5b3e0:	ldr	r0, [pc, #464]	; 5b5b8 <fputs@plt+0x56ca4>
   5b3e4:	add	r0, pc, r0
   5b3e8:	bl	4188 <secure_getenv@plt>
   5b3ec:	subs	r4, r0, #0
   5b3f0:	beq	5b400 <fputs@plt+0x56aec>
   5b3f4:	bl	5b03c <fputs@plt+0x56728>
   5b3f8:	cmp	r0, #0
   5b3fc:	blt	5b50c <fputs@plt+0x56bf8>
   5b400:	ldr	r0, [pc, #436]	; 5b5bc <fputs@plt+0x56ca8>
   5b404:	add	r0, pc, r0
   5b408:	bl	4188 <secure_getenv@plt>
   5b40c:	subs	r4, r0, #0
   5b410:	beq	5b434 <fputs@plt+0x56b20>
   5b414:	bl	4ed60 <fputs@plt+0x4a44c>
   5b418:	cmp	r0, #0
   5b41c:	blt	5b4c0 <fputs@plt+0x56bac>
   5b420:	ldr	r3, [pc, #408]	; 5b5c0 <fputs@plt+0x56cac>
   5b424:	moveq	r2, #0
   5b428:	movne	r2, #1
   5b42c:	add	r3, pc, r3
   5b430:	strb	r2, [r3]
   5b434:	ldr	r0, [pc, #392]	; 5b5c4 <fputs@plt+0x56cb0>
   5b438:	add	r0, pc, r0
   5b43c:	bl	4188 <secure_getenv@plt>
   5b440:	subs	r4, r0, #0
   5b444:	beq	5b468 <fputs@plt+0x56b54>
   5b448:	bl	4ed60 <fputs@plt+0x4a44c>
   5b44c:	cmp	r0, #0
   5b450:	blt	5b470 <fputs@plt+0x56b5c>
   5b454:	ldr	r3, [pc, #364]	; 5b5c8 <fputs@plt+0x56cb4>
   5b458:	moveq	r2, #0
   5b45c:	movne	r2, #1
   5b460:	add	r3, pc, r3
   5b464:	strb	r2, [r3]
   5b468:	add	sp, sp, #16
   5b46c:	pop	{r4, pc}
   5b470:	ldr	r3, [pc, #340]	; 5b5cc <fputs@plt+0x56cb8>
   5b474:	add	r3, pc, r3
   5b478:	ldr	r3, [r3]
   5b47c:	cmp	r3, #3
   5b480:	ble	5b468 <fputs@plt+0x56b54>
   5b484:	ldr	r2, [pc, #324]	; 5b5d0 <fputs@plt+0x56cbc>
   5b488:	mov	r1, #0
   5b48c:	ldr	ip, [pc, #320]	; 5b5d4 <fputs@plt+0x56cc0>
   5b490:	movw	r3, #973	; 0x3cd
   5b494:	add	r2, pc, r2
   5b498:	str	r2, [sp, #4]
   5b49c:	ldr	r2, [pc, #308]	; 5b5d8 <fputs@plt+0x56cc4>
   5b4a0:	add	ip, pc, ip
   5b4a4:	str	r4, [sp, #8]
   5b4a8:	mov	r0, #4
   5b4ac:	str	ip, [sp]
   5b4b0:	add	r2, pc, r2
   5b4b4:	bl	5ae90 <fputs@plt+0x5657c>
   5b4b8:	add	sp, sp, #16
   5b4bc:	pop	{r4, pc}
   5b4c0:	ldr	r3, [pc, #276]	; 5b5dc <fputs@plt+0x56cc8>
   5b4c4:	add	r3, pc, r3
   5b4c8:	ldr	r3, [r3]
   5b4cc:	cmp	r3, #3
   5b4d0:	ble	5b434 <fputs@plt+0x56b20>
   5b4d4:	ldr	r2, [pc, #260]	; 5b5e0 <fputs@plt+0x56ccc>
   5b4d8:	mov	r1, #0
   5b4dc:	ldr	ip, [pc, #256]	; 5b5e4 <fputs@plt+0x56cd0>
   5b4e0:	movw	r3, #969	; 0x3c9
   5b4e4:	add	r2, pc, r2
   5b4e8:	str	r2, [sp, #4]
   5b4ec:	ldr	r2, [pc, #244]	; 5b5e8 <fputs@plt+0x56cd4>
   5b4f0:	add	ip, pc, ip
   5b4f4:	str	r4, [sp, #8]
   5b4f8:	mov	r0, #4
   5b4fc:	str	ip, [sp]
   5b500:	add	r2, pc, r2
   5b504:	bl	5ae90 <fputs@plt+0x5657c>
   5b508:	b	5b434 <fputs@plt+0x56b20>
   5b50c:	ldr	r3, [pc, #216]	; 5b5ec <fputs@plt+0x56cd8>
   5b510:	add	r3, pc, r3
   5b514:	ldr	r3, [r3]
   5b518:	cmp	r3, #3
   5b51c:	ble	5b400 <fputs@plt+0x56aec>
   5b520:	ldr	r2, [pc, #200]	; 5b5f0 <fputs@plt+0x56cdc>
   5b524:	mov	r1, #0
   5b528:	ldr	ip, [pc, #196]	; 5b5f4 <fputs@plt+0x56ce0>
   5b52c:	movw	r3, #965	; 0x3c5
   5b530:	add	r2, pc, r2
   5b534:	str	r2, [sp, #4]
   5b538:	ldr	r2, [pc, #184]	; 5b5f8 <fputs@plt+0x56ce4>
   5b53c:	add	ip, pc, ip
   5b540:	str	r4, [sp, #8]
   5b544:	mov	r0, #4
   5b548:	str	ip, [sp]
   5b54c:	add	r2, pc, r2
   5b550:	bl	5ae90 <fputs@plt+0x5657c>
   5b554:	b	5b400 <fputs@plt+0x56aec>
   5b558:	ldr	r3, [pc, #156]	; 5b5fc <fputs@plt+0x56ce8>
   5b55c:	add	r3, pc, r3
   5b560:	ldr	r3, [r3]
   5b564:	cmp	r3, #3
   5b568:	ble	5b3e0 <fputs@plt+0x56acc>
   5b56c:	ldr	r2, [pc, #140]	; 5b600 <fputs@plt+0x56cec>
   5b570:	mov	r1, #0
   5b574:	ldr	ip, [pc, #136]	; 5b604 <fputs@plt+0x56cf0>
   5b578:	movw	r3, #961	; 0x3c1
   5b57c:	add	r2, pc, r2
   5b580:	str	r2, [sp, #4]
   5b584:	ldr	r2, [pc, #124]	; 5b608 <fputs@plt+0x56cf4>
   5b588:	add	ip, pc, ip
   5b58c:	str	r4, [sp, #8]
   5b590:	mov	r0, #4
   5b594:	str	ip, [sp]
   5b598:	add	r2, pc, r2
   5b59c:	bl	5ae90 <fputs@plt+0x5657c>
   5b5a0:	b	5b3e0 <fputs@plt+0x56acc>
   5b5a4:	ldr	r0, [pc, #96]	; 5b60c <fputs@plt+0x56cf8>
   5b5a8:	add	r0, pc, r0
   5b5ac:	bl	54468 <fputs@plt+0x4fb54>
   5b5b0:	b	5b3c0 <fputs@plt+0x56aac>
   5b5b4:			; <UNDEFINED> instruction: 0x000192b0
   5b5b8:	andeq	r9, r1, r4, lsr #5
   5b5bc:	muleq	r1, r8, r2
   5b5c0:			; <UNDEFINED> instruction: 0x00030eb8
   5b5c4:	andeq	r9, r1, r0, lsr #5
   5b5c8:	andeq	r0, r3, r0, lsl #29
   5b5cc:	andeq	r0, r3, r8, ror ip
   5b5d0:	andeq	r9, r1, ip, lsl r2
   5b5d4:	ldrdeq	r9, [r1], -r0
   5b5d8:	andeq	r8, r1, r0, lsl #29
   5b5dc:	andeq	r0, r3, r8, lsr #24
   5b5e0:	andeq	r9, r1, ip, asr #3
   5b5e4:	andeq	r9, r1, r0, lsl #5
   5b5e8:	andeq	r8, r1, r0, lsr lr
   5b5ec:	ldrdeq	r0, [r3], -ip
   5b5f0:	andeq	r9, r1, r0, lsl #1
   5b5f4:	andeq	r9, r1, r4, lsr r2
   5b5f8:	andeq	r8, r1, r4, ror #27
   5b5fc:	muleq	r3, r0, fp
   5b600:	strdeq	r8, [r1], -r4
   5b604:	andeq	r9, r1, r8, ror #3
   5b608:	muleq	r1, r8, sp
   5b60c:			; <UNDEFINED> instruction: 0xfffffacc
   5b610:	ldr	r3, [pc, #4]	; 5b61c <fputs@plt+0x56d08>
   5b614:	ldr	r0, [pc, r3]
   5b618:	bx	lr
   5b61c:	ldrdeq	r0, [r3], -r8
   5b620:	ldr	r3, [pc, #8]	; 5b630 <fputs@plt+0x56d1c>
   5b624:	add	r3, pc, r3
   5b628:	strb	r0, [r3]
   5b62c:	bx	lr
   5b630:	andeq	r0, r3, r0, asr #25
   5b634:	cmp	r0, #0
   5b638:	push	{r3, lr}
   5b63c:	beq	5b6b8 <fputs@plt+0x56da4>
   5b640:	ldrb	r3, [r0]
   5b644:	tst	r3, #128	; 0x80
   5b648:	bne	5b654 <fputs@plt+0x56d40>
   5b64c:	mov	r0, #1
   5b650:	pop	{r3, pc}
   5b654:	and	r2, r3, #224	; 0xe0
   5b658:	cmp	r2, #192	; 0xc0
   5b65c:	beq	5b6a0 <fputs@plt+0x56d8c>
   5b660:	and	r2, r3, #240	; 0xf0
   5b664:	cmp	r2, #224	; 0xe0
   5b668:	beq	5b698 <fputs@plt+0x56d84>
   5b66c:	and	r2, r3, #248	; 0xf8
   5b670:	cmp	r2, #240	; 0xf0
   5b674:	beq	5b6a8 <fputs@plt+0x56d94>
   5b678:	and	r2, r3, #252	; 0xfc
   5b67c:	cmp	r2, #248	; 0xf8
   5b680:	beq	5b6b0 <fputs@plt+0x56d9c>
   5b684:	and	r3, r3, #254	; 0xfe
   5b688:	cmp	r3, #252	; 0xfc
   5b68c:	moveq	r0, #6
   5b690:	movne	r0, #0
   5b694:	pop	{r3, pc}
   5b698:	mov	r0, #3
   5b69c:	pop	{r3, pc}
   5b6a0:	mov	r0, #2
   5b6a4:	pop	{r3, pc}
   5b6a8:	mov	r0, #4
   5b6ac:	pop	{r3, pc}
   5b6b0:	mov	r0, #5
   5b6b4:	pop	{r3, pc}
   5b6b8:	ldr	r0, [pc, #24]	; 5b6d8 <fputs@plt+0x56dc4>
   5b6bc:	mov	r2, #85	; 0x55
   5b6c0:	ldr	r1, [pc, #20]	; 5b6dc <fputs@plt+0x56dc8>
   5b6c4:	ldr	r3, [pc, #20]	; 5b6e0 <fputs@plt+0x56dcc>
   5b6c8:	add	r0, pc, r0
   5b6cc:	add	r1, pc, r1
   5b6d0:	add	r3, pc, r3
   5b6d4:	bl	5ac34 <fputs@plt+0x56320>
   5b6d8:	andeq	r1, r1, r8, asr r9
   5b6dc:	andeq	r9, r1, ip, lsr #4
   5b6e0:	andeq	r9, r1, r8, asr #3
   5b6e4:	push	{r4, lr}
   5b6e8:	subs	r4, r0, #0
   5b6ec:	beq	5b7a8 <fputs@plt+0x56e94>
   5b6f0:	bl	5b634 <fputs@plt+0x56d20>
   5b6f4:	sub	r3, r0, #1
   5b6f8:	cmp	r3, #5
   5b6fc:	addls	pc, pc, r3, lsl #2
   5b700:	b	5b71c <fputs@plt+0x56e08>
   5b704:	b	5b770 <fputs@plt+0x56e5c>
   5b708:	b	5b778 <fputs@plt+0x56e64>
   5b70c:	b	5b784 <fputs@plt+0x56e70>
   5b710:	b	5b790 <fputs@plt+0x56e7c>
   5b714:	b	5b79c <fputs@plt+0x56e88>
   5b718:	b	5b724 <fputs@plt+0x56e10>
   5b71c:	mvn	r0, #21
   5b720:	pop	{r4, pc}
   5b724:	ldrb	r1, [r4]
   5b728:	and	r1, r1, #1
   5b72c:	ldrb	r2, [r4, #1]
   5b730:	and	r3, r2, #192	; 0xc0
   5b734:	cmp	r3, #128	; 0x80
   5b738:	bne	5b71c <fputs@plt+0x56e08>
   5b73c:	mov	r3, #1
   5b740:	b	5b754 <fputs@plt+0x56e40>
   5b744:	ldrb	r2, [r4, r3]
   5b748:	and	ip, r2, #192	; 0xc0
   5b74c:	cmp	ip, #128	; 0x80
   5b750:	bne	5b71c <fputs@plt+0x56e08>
   5b754:	add	r3, r3, #1
   5b758:	and	r2, r2, #63	; 0x3f
   5b75c:	cmp	r0, r3
   5b760:	orr	r1, r2, r1, lsl #6
   5b764:	bgt	5b744 <fputs@plt+0x56e30>
   5b768:	mov	r0, r1
   5b76c:	pop	{r4, pc}
   5b770:	ldrb	r0, [r4]
   5b774:	pop	{r4, pc}
   5b778:	ldrb	r1, [r4]
   5b77c:	and	r1, r1, #31
   5b780:	b	5b72c <fputs@plt+0x56e18>
   5b784:	ldrb	r1, [r4]
   5b788:	and	r1, r1, #15
   5b78c:	b	5b72c <fputs@plt+0x56e18>
   5b790:	ldrb	r1, [r4]
   5b794:	and	r1, r1, #7
   5b798:	b	5b72c <fputs@plt+0x56e18>
   5b79c:	ldrb	r1, [r4]
   5b7a0:	and	r1, r1, #3
   5b7a4:	b	5b72c <fputs@plt+0x56e18>
   5b7a8:	ldr	r0, [pc, #24]	; 5b7c8 <fputs@plt+0x56eb4>
   5b7ac:	mov	r2, #108	; 0x6c
   5b7b0:	ldr	r1, [pc, #20]	; 5b7cc <fputs@plt+0x56eb8>
   5b7b4:	ldr	r3, [pc, #20]	; 5b7d0 <fputs@plt+0x56ebc>
   5b7b8:	add	r0, pc, r0
   5b7bc:	add	r1, pc, r1
   5b7c0:	add	r3, pc, r3
   5b7c4:	bl	5ac34 <fputs@plt+0x56320>
   5b7c8:	andeq	r1, r1, r8, ror #16
   5b7cc:	andeq	r9, r1, ip, lsr r1
   5b7d0:	strdeq	r9, [r1], -r4
   5b7d4:	cmp	r0, #0
   5b7d8:	push	{r3, lr}
   5b7dc:	beq	5b81c <fputs@plt+0x56f08>
   5b7e0:	ldrb	r3, [r0]
   5b7e4:	cmp	r3, #0
   5b7e8:	popeq	{r3, pc}
   5b7ec:	tst	r3, #128	; 0x80
   5b7f0:	bne	5b814 <fputs@plt+0x56f00>
   5b7f4:	mov	r2, r0
   5b7f8:	b	5b804 <fputs@plt+0x56ef0>
   5b7fc:	tst	r3, #128	; 0x80
   5b800:	bne	5b814 <fputs@plt+0x56f00>
   5b804:	ldrb	r3, [r2, #1]!
   5b808:	cmp	r3, #0
   5b80c:	bne	5b7fc <fputs@plt+0x56ee8>
   5b810:	pop	{r3, pc}
   5b814:	mov	r0, #0
   5b818:	pop	{r3, pc}
   5b81c:	ldr	r0, [pc, #24]	; 5b83c <fputs@plt+0x56f28>
   5b820:	movw	r2, #257	; 0x101
   5b824:	ldr	r1, [pc, #20]	; 5b840 <fputs@plt+0x56f2c>
   5b828:	ldr	r3, [pc, #20]	; 5b844 <fputs@plt+0x56f30>
   5b82c:	add	r0, pc, r0
   5b830:	add	r1, pc, r1
   5b834:	add	r3, pc, r3
   5b838:	bl	5ac34 <fputs@plt+0x56320>
   5b83c:	strdeq	r1, [r1], -r4
   5b840:	andeq	r9, r1, r8, asr #1
   5b844:	muleq	r1, r8, r0
   5b848:	push	{r3, r4, r5, lr}
   5b84c:	subs	r5, r0, #0
   5b850:	beq	5b940 <fputs@plt+0x5702c>
   5b854:	bl	5b634 <fputs@plt+0x56d20>
   5b858:	subs	r4, r0, #0
   5b85c:	beq	5b914 <fputs@plt+0x57000>
   5b860:	cmp	r4, #1
   5b864:	beq	5b91c <fputs@plt+0x57008>
   5b868:	cmp	r4, #0
   5b86c:	ble	5b8a0 <fputs@plt+0x56f8c>
   5b870:	ldrsb	r3, [r5]
   5b874:	cmp	r3, #0
   5b878:	bge	5b914 <fputs@plt+0x57000>
   5b87c:	sub	r1, r5, #1
   5b880:	mov	r3, r5
   5b884:	add	r1, r1, r4
   5b888:	b	5b898 <fputs@plt+0x56f84>
   5b88c:	ldrsb	r2, [r3, #1]!
   5b890:	cmp	r2, #0
   5b894:	bge	5b914 <fputs@plt+0x57000>
   5b898:	cmp	r3, r1
   5b89c:	bne	5b88c <fputs@plt+0x56f78>
   5b8a0:	mov	r0, r5
   5b8a4:	bl	5b6e4 <fputs@plt+0x56dd0>
   5b8a8:	cmp	r0, #127	; 0x7f
   5b8ac:	ble	5b914 <fputs@plt+0x57000>
   5b8b0:	cmp	r0, #2048	; 0x800
   5b8b4:	movlt	r3, #2
   5b8b8:	blt	5b8c8 <fputs@plt+0x56fb4>
   5b8bc:	cmp	r0, #65536	; 0x10000
   5b8c0:	movlt	r3, #3
   5b8c4:	bge	5b924 <fputs@plt+0x57010>
   5b8c8:	cmp	r4, r3
   5b8cc:	bne	5b914 <fputs@plt+0x57000>
   5b8d0:	cmp	r0, #1114112	; 0x110000
   5b8d4:	bcs	5b914 <fputs@plt+0x57000>
   5b8d8:	bic	r3, r0, #2032	; 0x7f0
   5b8dc:	bic	r3, r3, #15
   5b8e0:	cmp	r3, #55296	; 0xd800
   5b8e4:	beq	5b914 <fputs@plt+0x57000>
   5b8e8:	sub	r3, r0, #64768	; 0xfd00
   5b8ec:	sub	r3, r3, #208	; 0xd0
   5b8f0:	cmp	r3, #31
   5b8f4:	bls	5b914 <fputs@plt+0x57000>
   5b8f8:	movw	r3, #65534	; 0xfffe
   5b8fc:	and	r3, r0, r3
   5b900:	movw	r2, #65534	; 0xfffe
   5b904:	cmp	r3, r2
   5b908:	movne	r0, r4
   5b90c:	mvneq	r0, #21
   5b910:	pop	{r3, r4, r5, pc}
   5b914:	mvn	r0, #21
   5b918:	pop	{r3, r4, r5, pc}
   5b91c:	mov	r0, r4
   5b920:	pop	{r3, r4, r5, pc}
   5b924:	cmp	r0, #2097152	; 0x200000
   5b928:	movlt	r3, #4
   5b92c:	blt	5b8c8 <fputs@plt+0x56fb4>
   5b930:	cmn	r0, #-67108863	; 0xfc000001
   5b934:	movgt	r3, #6
   5b938:	movle	r3, #5
   5b93c:	b	5b8c8 <fputs@plt+0x56fb4>
   5b940:	ldr	r0, [pc, #24]	; 5b960 <fputs@plt+0x5704c>
   5b944:	movw	r2, #375	; 0x177
   5b948:	ldr	r1, [pc, #20]	; 5b964 <fputs@plt+0x57050>
   5b94c:	ldr	r3, [pc, #20]	; 5b968 <fputs@plt+0x57054>
   5b950:	add	r0, pc, r0
   5b954:	add	r1, pc, r1
   5b958:	add	r3, pc, r3
   5b95c:	bl	5ac34 <fputs@plt+0x56320>
   5b960:	ldrdeq	r1, [r1], -r0
   5b964:	andeq	r8, r1, r4, lsr #31
   5b968:	andeq	r8, r1, r8, asr #31
   5b96c:	push	{r3, r4, r5, r6, r7, lr}
   5b970:	subs	r6, r0, #0
   5b974:	mov	r5, r1
   5b978:	beq	5ba14 <fputs@plt+0x57100>
   5b97c:	cmp	r1, #0
   5b980:	eorne	r7, r2, #1
   5b984:	beq	5ba0c <fputs@plt+0x570f8>
   5b988:	mov	r0, r6
   5b98c:	bl	5b848 <fputs@plt+0x56f34>
   5b990:	cmp	r0, r5
   5b994:	mov	r4, r0
   5b998:	movls	r3, #0
   5b99c:	movhi	r3, #1
   5b9a0:	orrs	r3, r3, r0, lsr #31
   5b9a4:	bne	5b9d8 <fputs@plt+0x570c4>
   5b9a8:	mov	r0, r6
   5b9ac:	bl	5b6e4 <fputs@plt+0x56dd0>
   5b9b0:	cmp	r0, #0
   5b9b4:	blt	5b9d8 <fputs@plt+0x570c4>
   5b9b8:	subs	r1, r0, #9
   5b9bc:	movne	r1, #1
   5b9c0:	cmp	r0, #31
   5b9c4:	movhi	r1, #0
   5b9c8:	cmp	r1, #0
   5b9cc:	beq	5b9e0 <fputs@plt+0x570cc>
   5b9d0:	cmp	r0, #10
   5b9d4:	beq	5b9ec <fputs@plt+0x570d8>
   5b9d8:	mov	r0, #0
   5b9dc:	pop	{r3, r4, r5, r6, r7, pc}
   5b9e0:	sub	r1, r0, #127	; 0x7f
   5b9e4:	cmp	r1, #32
   5b9e8:	bls	5b9d8 <fputs@plt+0x570c4>
   5b9ec:	cmp	r0, #10
   5b9f0:	movne	r3, #0
   5b9f4:	andeq	r3, r7, #1
   5b9f8:	cmp	r3, #0
   5b9fc:	bne	5b9d8 <fputs@plt+0x570c4>
   5ba00:	subs	r5, r5, r4
   5ba04:	add	r6, r6, r4
   5ba08:	bne	5b988 <fputs@plt+0x57074>
   5ba0c:	mov	r0, #1
   5ba10:	pop	{r3, r4, r5, r6, r7, pc}
   5ba14:	ldr	r0, [pc, #24]	; 5ba34 <fputs@plt+0x57120>
   5ba18:	mov	r2, #147	; 0x93
   5ba1c:	ldr	r1, [pc, #20]	; 5ba38 <fputs@plt+0x57124>
   5ba20:	ldr	r3, [pc, #20]	; 5ba3c <fputs@plt+0x57128>
   5ba24:	add	r0, pc, r0
   5ba28:	add	r1, pc, r1
   5ba2c:	add	r3, pc, r3
   5ba30:	bl	5ac34 <fputs@plt+0x56320>
   5ba34:	strdeq	r1, [r1], -ip
   5ba38:	ldrdeq	r8, [r1], -r0
   5ba3c:			; <UNDEFINED> instruction: 0x00018eb0
   5ba40:	push	{r3, r4, r5, lr}
   5ba44:	subs	r5, r0, #0
   5ba48:	beq	5ba8c <fputs@plt+0x57178>
   5ba4c:	ldrb	r3, [r5]
   5ba50:	cmp	r3, #0
   5ba54:	movne	r4, r5
   5ba58:	bne	5ba6c <fputs@plt+0x57158>
   5ba5c:	b	5ba84 <fputs@plt+0x57170>
   5ba60:	ldrb	r3, [r4, r0]!
   5ba64:	cmp	r3, #0
   5ba68:	beq	5ba84 <fputs@plt+0x57170>
   5ba6c:	mov	r0, r4
   5ba70:	bl	5b848 <fputs@plt+0x56f34>
   5ba74:	cmp	r0, #0
   5ba78:	bge	5ba60 <fputs@plt+0x5714c>
   5ba7c:	mov	r0, #0
   5ba80:	pop	{r3, r4, r5, pc}
   5ba84:	mov	r0, r5
   5ba88:	pop	{r3, r4, r5, pc}
   5ba8c:	ldr	r0, [pc, #24]	; 5baac <fputs@plt+0x57198>
   5ba90:	mov	r2, #173	; 0xad
   5ba94:	ldr	r1, [pc, #20]	; 5bab0 <fputs@plt+0x5719c>
   5ba98:	ldr	r3, [pc, #20]	; 5bab4 <fputs@plt+0x571a0>
   5ba9c:	add	r0, pc, r0
   5baa0:	add	r1, pc, r1
   5baa4:	add	r3, pc, r3
   5baa8:	bl	5ac34 <fputs@plt+0x56320>
   5baac:	andeq	r1, r1, r4, lsl #11
   5bab0:	andeq	r8, r1, r8, asr lr
   5bab4:	andeq	r8, r1, ip, ror #28
   5bab8:	push	{r3, r4, r5, r6, r7, lr}
   5babc:	subs	r4, r0, #0
   5bac0:	beq	5bb44 <fputs@plt+0x57230>
   5bac4:	bl	42a8 <strlen@plt>
   5bac8:	lsl	r0, r0, #2
   5bacc:	add	r0, r0, #1
   5bad0:	bl	4500 <malloc@plt>
   5bad4:	subs	r7, r0, #0
   5bad8:	beq	5bb2c <fputs@plt+0x57218>
   5badc:	ldr	r6, [pc, #128]	; 5bb64 <fputs@plt+0x57250>
   5bae0:	mov	r5, r7
   5bae4:	add	r6, pc, r6
   5bae8:	ldrb	r3, [r4]
   5baec:	cmp	r3, #0
   5baf0:	beq	5bb28 <fputs@plt+0x57214>
   5baf4:	mov	r0, r4
   5baf8:	bl	5b848 <fputs@plt+0x56f34>
   5bafc:	subs	r3, r0, #0
   5bb00:	ble	5bb34 <fputs@plt+0x57220>
   5bb04:	mov	r0, r5
   5bb08:	mov	r1, r4
   5bb0c:	mov	r2, r3
   5bb10:	add	r4, r4, r3
   5bb14:	bl	4290 <mempcpy@plt>
   5bb18:	ldrb	r3, [r4]
   5bb1c:	cmp	r3, #0
   5bb20:	mov	r5, r0
   5bb24:	bne	5baf4 <fputs@plt+0x571e0>
   5bb28:	strb	r3, [r5]
   5bb2c:	mov	r0, r7
   5bb30:	pop	{r3, r4, r5, r6, r7, pc}
   5bb34:	ldr	r0, [r6]
   5bb38:	add	r4, r4, #1
   5bb3c:	str	r0, [r5], #3
   5bb40:	b	5bae8 <fputs@plt+0x571d4>
   5bb44:	ldr	r0, [pc, #28]	; 5bb68 <fputs@plt+0x57254>
   5bb48:	mov	r2, #191	; 0xbf
   5bb4c:	ldr	r1, [pc, #24]	; 5bb6c <fputs@plt+0x57258>
   5bb50:	ldr	r3, [pc, #24]	; 5bb70 <fputs@plt+0x5725c>
   5bb54:	add	r0, pc, r0
   5bb58:	add	r1, pc, r1
   5bb5c:	add	r3, pc, r3
   5bb60:	bl	5ac34 <fputs@plt+0x56320>
   5bb64:	andeq	r8, r1, r8, lsr #28
   5bb68:	andeq	r1, r1, ip, asr #9
   5bb6c:	andeq	r8, r1, r0, lsr #27
   5bb70:	andeq	r8, r1, r0, ror #27
   5bb74:	ldr	r3, [r1]
   5bb78:	cmp	r0, r3
   5bb7c:	bcc	5bb94 <fputs@plt+0x57280>
   5bb80:	ldr	r3, [r1, #4]
   5bb84:	cmp	r0, r3
   5bb88:	movls	r0, #0
   5bb8c:	movhi	r0, #1
   5bb90:	bx	lr
   5bb94:	mvn	r0, #0
   5bb98:	bx	lr
   5bb9c:	sub	r3, r0, #1
   5bba0:	mov	r0, r3
   5bba4:	sub	r3, r3, #1
   5bba8:	ldrb	r2, [r0]
   5bbac:	and	r2, r2, #192	; 0xc0
   5bbb0:	cmp	r2, #128	; 0x80
   5bbb4:	beq	5bba0 <fputs@plt+0x5728c>
   5bbb8:	bx	lr
   5bbbc:	push	{lr}		; (str lr, [sp, #-4]!)
   5bbc0:	sub	sp, sp, #12
   5bbc4:	ldr	ip, [pc, #40]	; 5bbf4 <fputs@plt+0x572e0>
   5bbc8:	mov	r2, #36	; 0x24
   5bbcc:	ldr	r1, [pc, #36]	; 5bbf8 <fputs@plt+0x572e4>
   5bbd0:	mov	r3, #8
   5bbd4:	add	ip, pc, ip
   5bbd8:	str	ip, [sp]
   5bbdc:	add	r1, pc, r1
   5bbe0:	bl	41d0 <bsearch@plt>
   5bbe4:	adds	r0, r0, #0
   5bbe8:	movne	r0, #1
   5bbec:	add	sp, sp, #12
   5bbf0:	pop	{pc}		; (ldr pc, [sp], #4)
   5bbf4:			; <UNDEFINED> instruction: 0xffffff98
   5bbf8:	andeq	r8, r1, r4, ror sp
   5bbfc:	ldr	r3, [pc, #992]	; 5bfe4 <fputs@plt+0x576d0>
   5bc00:	push	{r4, r5, r6, r7, r8, fp, lr}
   5bc04:	add	fp, sp, #24
   5bc08:	ldr	r1, [pc, #984]	; 5bfe8 <fputs@plt+0x576d4>
   5bc0c:	sub	sp, sp, #36	; 0x24
   5bc10:	add	r3, pc, r3
   5bc14:	ldr	r2, [pc, #976]	; 5bfec <fputs@plt+0x576d8>
   5bc18:	mov	r5, r0
   5bc1c:	ldr	r4, [r3, r1]
   5bc20:	add	r2, pc, r2
   5bc24:	ldr	r2, [r2]
   5bc28:	ldr	r3, [r4]
   5bc2c:	cmp	r2, #0
   5bc30:	str	r3, [fp, #-32]	; 0xffffffe0
   5bc34:	movgt	r0, #1
   5bc38:	ble	5bc54 <fputs@plt+0x57340>
   5bc3c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   5bc40:	ldr	r3, [r4]
   5bc44:	cmp	r2, r3
   5bc48:	bne	5bfa0 <fputs@plt+0x5768c>
   5bc4c:	sub	sp, fp, #24
   5bc50:	pop	{r4, r5, r6, r7, r8, fp, pc}
   5bc54:	ldr	r0, [pc, #916]	; 5bff0 <fputs@plt+0x576dc>
   5bc58:	add	r0, pc, r0
   5bc5c:	bl	3f6c <getenv@plt>
   5bc60:	subs	r6, r0, #0
   5bc64:	beq	5bca8 <fputs@plt+0x57394>
   5bc68:	ldrb	r3, [r6]
   5bc6c:	cmp	r3, #0
   5bc70:	beq	5bca0 <fputs@plt+0x5738c>
   5bc74:	cmp	r3, #99	; 0x63
   5bc78:	bne	5bcbc <fputs@plt+0x573a8>
   5bc7c:	ldrb	r3, [r6, #1]
   5bc80:	cmp	r3, #97	; 0x61
   5bc84:	bne	5bcbc <fputs@plt+0x573a8>
   5bc88:	ldrb	r3, [r6, #2]
   5bc8c:	cmp	r3, #116	; 0x74
   5bc90:	bne	5bcbc <fputs@plt+0x573a8>
   5bc94:	ldrb	r3, [r6, #3]
   5bc98:	cmp	r3, #0
   5bc9c:	bne	5bcbc <fputs@plt+0x573a8>
   5bca0:	mov	r0, #0
   5bca4:	b	5bc3c <fputs@plt+0x57328>
   5bca8:	ldr	r0, [pc, #836]	; 5bff4 <fputs@plt+0x576e0>
   5bcac:	add	r0, pc, r0
   5bcb0:	bl	3f6c <getenv@plt>
   5bcb4:	subs	r6, r0, #0
   5bcb8:	bne	5bc68 <fputs@plt+0x57354>
   5bcbc:	bl	50c08 <fputs@plt+0x4c2f4>
   5bcc0:	cmp	r0, #0
   5bcc4:	beq	5bca0 <fputs@plt+0x5738c>
   5bcc8:	sub	r7, fp, #48	; 0x30
   5bccc:	bl	50b1c <fputs@plt+0x4c208>
   5bcd0:	mov	r0, r7
   5bcd4:	bl	4800 <pipe@plt>
   5bcd8:	cmp	r0, #0
   5bcdc:	blt	5be6c <fputs@plt+0x57558>
   5bce0:	bl	4668 <getpid@plt>
   5bce4:	mov	r8, r0
   5bce8:	bl	46c8 <fork@plt>
   5bcec:	ldr	r3, [pc, #772]	; 5bff8 <fputs@plt+0x576e4>
   5bcf0:	add	r3, pc, r3
   5bcf4:	cmp	r0, #0
   5bcf8:	str	r0, [r3]
   5bcfc:	blt	5beb0 <fputs@plt+0x5759c>
   5bd00:	bne	5be8c <fputs@plt+0x57578>
   5bd04:	mov	r1, r0
   5bd08:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5bd0c:	bl	4620 <dup2@plt>
   5bd10:	mov	r0, r7
   5bd14:	bl	502fc <fputs@plt+0x4b9e8>
   5bd18:	ldr	r0, [pc, #732]	; 5bffc <fputs@plt+0x576e8>
   5bd1c:	add	r0, pc, r0
   5bd20:	bl	3f6c <getenv@plt>
   5bd24:	subs	r4, r0, #0
   5bd28:	beq	5bfa4 <fputs@plt+0x57690>
   5bd2c:	cmp	r5, #0
   5bd30:	beq	5bd84 <fputs@plt+0x57470>
   5bd34:	ldr	r3, [pc, #708]	; 5c000 <fputs@plt+0x576ec>
   5bd38:	mov	r0, r4
   5bd3c:	add	r3, pc, r3
   5bd40:	str	r3, [fp, #-36]	; 0xffffffdc
   5bd44:	bl	42a8 <strlen@plt>
   5bd48:	mov	r1, r4
   5bd4c:	add	r0, r0, #18
   5bd50:	bic	r3, r0, #7
   5bd54:	sub	sp, sp, r3
   5bd58:	add	r4, sp, #8
   5bd5c:	mov	r0, r4
   5bd60:	bl	3ff0 <stpcpy@plt>
   5bd64:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5bd68:	cmp	r1, #0
   5bd6c:	mov	r3, r0
   5bd70:	beq	5bd7c <fputs@plt+0x57468>
   5bd74:	bl	3ff0 <stpcpy@plt>
   5bd78:	mov	r3, r0
   5bd7c:	mov	r2, #0
   5bd80:	strb	r2, [r3]
   5bd84:	ldr	r0, [pc, #632]	; 5c004 <fputs@plt+0x576f0>
   5bd88:	mov	r1, r4
   5bd8c:	mov	r2, #1
   5bd90:	add	r0, pc, r0
   5bd94:	bl	4890 <setenv@plt>
   5bd98:	mov	r0, #1
   5bd9c:	mov	r1, #15
   5bda0:	bl	4674 <prctl@plt>
   5bda4:	cmp	r0, #0
   5bda8:	blt	5bf98 <fputs@plt+0x57684>
   5bdac:	bl	435c <getppid@plt>
   5bdb0:	cmp	r0, r8
   5bdb4:	bne	5be64 <fputs@plt+0x57550>
   5bdb8:	cmp	r6, #0
   5bdbc:	beq	5bdf8 <fputs@plt+0x574e4>
   5bdc0:	mov	r1, r6
   5bdc4:	mov	r2, #0
   5bdc8:	mov	r0, r6
   5bdcc:	bl	40bc <execlp@plt>
   5bdd0:	mov	r2, #0
   5bdd4:	ldr	r0, [pc, #556]	; 5c008 <fputs@plt+0x576f4>
   5bdd8:	mov	r3, r6
   5bddc:	str	r2, [sp]
   5bde0:	ldr	r1, [pc, #548]	; 5c00c <fputs@plt+0x576f8>
   5bde4:	add	r0, pc, r0
   5bde8:	ldr	r2, [pc, #544]	; 5c010 <fputs@plt+0x576fc>
   5bdec:	add	r1, pc, r1
   5bdf0:	add	r2, pc, r2
   5bdf4:	bl	420c <execl@plt>
   5bdf8:	ldr	r0, [pc, #532]	; 5c014 <fputs@plt+0x57700>
   5bdfc:	mov	r2, #0
   5be00:	mov	r4, r2
   5be04:	mov	r5, #65536	; 0x10000
   5be08:	add	r0, pc, r0
   5be0c:	mov	r1, r0
   5be10:	bl	40bc <execlp@plt>
   5be14:	ldr	r0, [pc, #508]	; 5c018 <fputs@plt+0x57704>
   5be18:	mov	r2, r4
   5be1c:	add	r0, pc, r0
   5be20:	mov	r1, r0
   5be24:	bl	40bc <execlp@plt>
   5be28:	ldr	r0, [pc, #492]	; 5c01c <fputs@plt+0x57708>
   5be2c:	mov	r2, r4
   5be30:	add	r0, pc, r0
   5be34:	mov	r1, r0
   5be38:	bl	40bc <execlp@plt>
   5be3c:	mov	r0, #0
   5be40:	str	r5, [sp]
   5be44:	str	r4, [sp, #4]
   5be48:	mov	r1, r0
   5be4c:	mov	r3, r0
   5be50:	mov	r2, #1
   5be54:	bl	3f0c <splice@plt>
   5be58:	cmp	r0, #0
   5be5c:	bgt	5be3c <fputs@plt+0x57528>
   5be60:	bne	5bf84 <fputs@plt+0x57670>
   5be64:	mov	r0, #0
   5be68:	bl	4104 <_exit@plt>
   5be6c:	bl	48cc <__errno_location@plt>
   5be70:	ldr	r5, [r0]
   5be74:	bl	5b610 <fputs@plt+0x56cfc>
   5be78:	cmp	r0, #2
   5be7c:	bgt	5bf08 <fputs@plt+0x575f4>
   5be80:	eor	r0, r5, r5, asr #31
   5be84:	rsb	r0, r0, r5, asr #31
   5be88:	b	5bc3c <fputs@plt+0x57328>
   5be8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   5be90:	mov	r1, #1
   5be94:	bl	4620 <dup2@plt>
   5be98:	cmp	r0, #0
   5be9c:	blt	5bf3c <fputs@plt+0x57628>
   5bea0:	mov	r0, r7
   5bea4:	bl	502fc <fputs@plt+0x4b9e8>
   5bea8:	mov	r0, #1
   5beac:	b	5bc3c <fputs@plt+0x57328>
   5beb0:	bl	48cc <__errno_location@plt>
   5beb4:	ldr	r5, [r0]
   5beb8:	bl	5b610 <fputs@plt+0x56cfc>
   5bebc:	rsb	r6, r5, #0
   5bec0:	cmp	r0, #2
   5bec4:	ble	5bef8 <fputs@plt+0x575e4>
   5bec8:	ldr	lr, [pc, #336]	; 5c020 <fputs@plt+0x5770c>
   5becc:	mov	r1, r5
   5bed0:	ldr	ip, [pc, #332]	; 5c024 <fputs@plt+0x57710>
   5bed4:	mov	r0, #3
   5bed8:	ldr	r2, [pc, #328]	; 5c028 <fputs@plt+0x57714>
   5bedc:	add	lr, pc, lr
   5bee0:	add	ip, pc, ip
   5bee4:	mov	r3, #78	; 0x4e
   5bee8:	add	r2, pc, r2
   5beec:	str	lr, [sp]
   5bef0:	str	ip, [sp, #4]
   5bef4:	bl	5ae90 <fputs@plt+0x5657c>
   5bef8:	mov	r0, r7
   5befc:	bl	502fc <fputs@plt+0x4b9e8>
   5bf00:	mov	r0, r6
   5bf04:	b	5bc3c <fputs@plt+0x57328>
   5bf08:	ldr	lr, [pc, #284]	; 5c02c <fputs@plt+0x57718>
   5bf0c:	mov	r1, r5
   5bf10:	ldr	ip, [pc, #280]	; 5c030 <fputs@plt+0x5771c>
   5bf14:	mov	r3, #71	; 0x47
   5bf18:	ldr	r2, [pc, #276]	; 5c034 <fputs@plt+0x57720>
   5bf1c:	add	lr, pc, lr
   5bf20:	add	ip, pc, ip
   5bf24:	str	lr, [sp]
   5bf28:	add	r2, pc, r2
   5bf2c:	str	ip, [sp, #4]
   5bf30:	mov	r0, #3
   5bf34:	bl	5ae90 <fputs@plt+0x5657c>
   5bf38:	b	5bc3c <fputs@plt+0x57328>
   5bf3c:	bl	48cc <__errno_location@plt>
   5bf40:	ldr	r5, [r0]
   5bf44:	bl	5b610 <fputs@plt+0x56cfc>
   5bf48:	cmp	r0, #2
   5bf4c:	ble	5be80 <fputs@plt+0x5756c>
   5bf50:	ldr	lr, [pc, #224]	; 5c038 <fputs@plt+0x57724>
   5bf54:	mov	r1, r5
   5bf58:	ldr	ip, [pc, #220]	; 5c03c <fputs@plt+0x57728>
   5bf5c:	mov	r3, #128	; 0x80
   5bf60:	ldr	r2, [pc, #216]	; 5c040 <fputs@plt+0x5772c>
   5bf64:	add	lr, pc, lr
   5bf68:	add	ip, pc, ip
   5bf6c:	str	lr, [sp]
   5bf70:	add	r2, pc, r2
   5bf74:	str	ip, [sp, #4]
   5bf78:	mov	r0, #3
   5bf7c:	bl	5ae90 <fputs@plt+0x5657c>
   5bf80:	b	5bc3c <fputs@plt+0x57328>
   5bf84:	bl	48cc <__errno_location@plt>
   5bf88:	ldr	r4, [r0]
   5bf8c:	bl	5b610 <fputs@plt+0x56cfc>
   5bf90:	cmp	r0, #2
   5bf94:	bgt	5bfb0 <fputs@plt+0x5769c>
   5bf98:	mov	r0, #1
   5bf9c:	bl	4104 <_exit@plt>
   5bfa0:	bl	453c <__stack_chk_fail@plt>
   5bfa4:	ldr	r4, [pc, #152]	; 5c044 <fputs@plt+0x57730>
   5bfa8:	add	r4, pc, r4
   5bfac:	b	5bd2c <fputs@plt+0x57418>
   5bfb0:	ldr	lr, [pc, #144]	; 5c048 <fputs@plt+0x57734>
   5bfb4:	mov	r1, r4
   5bfb8:	ldr	ip, [pc, #140]	; 5c04c <fputs@plt+0x57738>
   5bfbc:	mov	r3, #43	; 0x2b
   5bfc0:	ldr	r2, [pc, #136]	; 5c050 <fputs@plt+0x5773c>
   5bfc4:	add	lr, pc, lr
   5bfc8:	add	ip, pc, ip
   5bfcc:	str	lr, [sp]
   5bfd0:	add	r2, pc, r2
   5bfd4:	str	ip, [sp, #4]
   5bfd8:	mov	r0, #3
   5bfdc:	bl	5ae90 <fputs@plt+0x5657c>
   5bfe0:	b	5bf98 <fputs@plt+0x57684>
   5bfe4:	andeq	pc, r2, r0, lsl #31
   5bfe8:	andeq	r0, r0, r0, lsr r4
   5bfec:	andeq	r0, r3, r8, asr #29
   5bff0:	andeq	r8, r1, ip, lsr pc
   5bff4:	strdeq	r8, [r1], -r0
   5bff8:	strdeq	r0, [r3], -r8
   5bffc:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   5c000:	andeq	r8, r1, r8, asr #29
   5c004:	andeq	r8, r1, ip, ror #28
   5c008:	andeq	r6, r1, r0, ror #6
   5c00c:	andeq	r8, r1, ip, lsl lr
   5c010:	andeq	r8, r1, ip, lsl lr
   5c014:	andeq	r8, r1, r8, lsl #28
   5c018:	strdeq	r8, [r1], -ip
   5c01c:	strdeq	r8, [r1], -r0
   5c020:	andeq	r8, r1, r4, lsr #25
   5c024:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   5c028:			; <UNDEFINED> instruction: 0x00018cbc
   5c02c:	andeq	r8, r1, r4, ror #24
   5c030:	muleq	r1, r8, ip
   5c034:	andeq	r8, r1, ip, ror ip
   5c038:	andeq	r8, r1, ip, lsl ip
   5c03c:	ldrdeq	r8, [r1], -ip
   5c040:	andeq	r8, r1, r4, lsr ip
   5c044:	andeq	r8, r1, r4, ror #23
   5c048:	andeq	r8, r1, ip, lsr #23
   5c04c:	andeq	r8, r1, r0, ror #24
   5c050:	ldrdeq	r8, [r1], -r4
   5c054:	push	{r3, r4, r5, lr}
   5c058:	ldr	r4, [pc, #76]	; 5c0ac <fputs@plt+0x57798>
   5c05c:	ldr	r3, [pc, #76]	; 5c0b0 <fputs@plt+0x5779c>
   5c060:	add	r4, pc, r4
   5c064:	add	r3, pc, r3
   5c068:	ldr	r2, [r4]
   5c06c:	cmp	r2, #0
   5c070:	pople	{r3, r4, r5, pc}
   5c074:	ldr	r2, [pc, #56]	; 5c0b4 <fputs@plt+0x577a0>
   5c078:	ldr	r3, [r3, r2]
   5c07c:	ldr	r0, [r3]
   5c080:	bl	3f48 <fclose@plt>
   5c084:	ldr	r5, [r4]
   5c088:	mov	r1, #18
   5c08c:	mov	r0, r5
   5c090:	bl	477c <kill@plt>
   5c094:	mov	r0, r5
   5c098:	mov	r1, #0
   5c09c:	bl	50c4c <fputs@plt+0x4c338>
   5c0a0:	mov	r3, #0
   5c0a4:	str	r3, [r4]
   5c0a8:	pop	{r3, r4, r5, pc}
   5c0ac:	andeq	r0, r3, r8, lsl #21
   5c0b0:	andeq	pc, r2, ip, lsr #22
   5c0b4:	andeq	r0, r0, r4, asr #8
   5c0b8:	push	{r3, r4, r5, lr}
   5c0bc:	ldr	r0, [r0]
   5c0c0:	ldr	r5, [r1]
   5c0c4:	bl	48e4 <basename@plt>
   5c0c8:	mov	r4, r0
   5c0cc:	mov	r0, r5
   5c0d0:	bl	48e4 <basename@plt>
   5c0d4:	mov	r1, r0
   5c0d8:	mov	r0, r4
   5c0dc:	pop	{r3, r4, r5, lr}
   5c0e0:	b	489c <strcmp@plt>
   5c0e4:	ldr	ip, [pc, #684]	; 5c398 <fputs@plt+0x57a84>
   5c0e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c0ec:	subs	r4, r2, #0
   5c0f0:	add	fp, sp, #32
   5c0f4:	ldr	r2, [pc, #672]	; 5c39c <fputs@plt+0x57a88>
   5c0f8:	sub	sp, sp, #68	; 0x44
   5c0fc:	add	ip, pc, ip
   5c100:	mov	r8, r3
   5c104:	mov	r3, ip
   5c108:	mov	sl, r0
   5c10c:	ldr	r2, [ip, r2]
   5c110:	ldr	r3, [r2]
   5c114:	str	r2, [fp, #-60]	; 0xffffffc4
   5c118:	str	r3, [fp, #-40]	; 0xffffffd8
   5c11c:	beq	5c378 <fputs@plt+0x57a64>
   5c120:	cmp	r8, #0
   5c124:	beq	5c358 <fputs@plt+0x57a44>
   5c128:	ldr	r5, [pc, #624]	; 5c3a0 <fputs@plt+0x57a8c>
   5c12c:	cmp	r1, #0
   5c130:	str	r4, [fp, #-44]	; 0xffffffd4
   5c134:	add	r5, pc, r5
   5c138:	movne	r5, r1
   5c13c:	mov	r0, r5
   5c140:	bl	42a8 <strlen@plt>
   5c144:	mov	r6, r0
   5c148:	mov	r0, r4
   5c14c:	bl	42a8 <strlen@plt>
   5c150:	mov	r1, r5
   5c154:	add	r0, r0, r6
   5c158:	add	r3, r0, #15
   5c15c:	bic	r3, r3, #7
   5c160:	sub	sp, sp, r3
   5c164:	add	r9, sp, #16
   5c168:	mov	r0, r9
   5c16c:	bl	3ff0 <stpcpy@plt>
   5c170:	ldr	r1, [fp, #-44]	; 0xffffffd4
   5c174:	cmp	r1, #0
   5c178:	mov	r3, r0
   5c17c:	beq	5c188 <fputs@plt+0x57874>
   5c180:	bl	3ff0 <stpcpy@plt>
   5c184:	mov	r3, r0
   5c188:	mov	r2, #0
   5c18c:	mov	r0, r9
   5c190:	strb	r2, [r3]
   5c194:	bl	3e70 <opendir@plt>
   5c198:	subs	r6, r0, #0
   5c19c:	beq	5c310 <fputs@plt+0x579fc>
   5c1a0:	bl	48cc <__errno_location@plt>
   5c1a4:	ldr	r1, [pc, #504]	; 5c3a4 <fputs@plt+0x57a90>
   5c1a8:	ldr	r2, [pc, #504]	; 5c3a8 <fputs@plt+0x57a94>
   5c1ac:	ldr	r3, [pc, #504]	; 5c3ac <fputs@plt+0x57a98>
   5c1b0:	add	r1, pc, r1
   5c1b4:	add	r2, pc, r2
   5c1b8:	str	r1, [fp, #-56]	; 0xffffffc8
   5c1bc:	add	r3, pc, r3
   5c1c0:	str	r2, [fp, #-64]	; 0xffffffc0
   5c1c4:	str	r3, [fp, #-68]	; 0xffffffbc
   5c1c8:	ldr	r1, [pc, #480]	; 5c3b0 <fputs@plt+0x57a9c>
   5c1cc:	ldr	r2, [pc, #480]	; 5c3b4 <fputs@plt+0x57aa0>
   5c1d0:	ldr	r3, [pc, #480]	; 5c3b8 <fputs@plt+0x57aa4>
   5c1d4:	add	r1, pc, r1
   5c1d8:	add	r2, pc, r2
   5c1dc:	str	r1, [fp, #-72]	; 0xffffffb8
   5c1e0:	add	r3, pc, r3
   5c1e4:	str	r2, [fp, #-76]	; 0xffffffb4
   5c1e8:	str	r3, [fp, #-80]	; 0xffffffb0
   5c1ec:	mov	r7, r0
   5c1f0:	mov	r4, #0
   5c1f4:	str	r4, [r7]
   5c1f8:	mov	r0, r6
   5c1fc:	bl	4710 <readdir64@plt>
   5c200:	subs	r5, r0, #0
   5c204:	beq	5c2a0 <fputs@plt+0x5798c>
   5c208:	mov	r1, r8
   5c20c:	bl	50d18 <fputs@plt+0x4c404>
   5c210:	cmp	r0, #0
   5c214:	beq	5c1f4 <fputs@plt+0x578e0>
   5c218:	add	r2, r5, #19
   5c21c:	mov	r0, r9
   5c220:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5c224:	mov	r3, #0
   5c228:	bl	51840 <fputs@plt+0x4cf2c>
   5c22c:	subs	r4, r0, #0
   5c230:	beq	5c328 <fputs@plt+0x57a14>
   5c234:	bl	48e4 <basename@plt>
   5c238:	mov	r2, r4
   5c23c:	mov	r1, r0
   5c240:	mov	r0, sl
   5c244:	bl	583e8 <fputs@plt+0x53ad4>
   5c248:	cmn	r0, #17
   5c24c:	mov	r3, r0
   5c250:	beq	5c2d4 <fputs@plt+0x579c0>
   5c254:	cmp	r0, #0
   5c258:	blt	5c330 <fputs@plt+0x57a1c>
   5c25c:	bne	5c1f0 <fputs@plt+0x578dc>
   5c260:	bl	5b610 <fputs@plt+0x56cfc>
   5c264:	cmp	r0, #6
   5c268:	ble	5c294 <fputs@plt+0x57980>
   5c26c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   5c270:	mov	r0, #7
   5c274:	ldr	r3, [fp, #-72]	; 0xffffffb8
   5c278:	mov	r1, #0
   5c27c:	str	r4, [sp, #8]
   5c280:	str	r2, [sp]
   5c284:	str	r3, [sp, #4]
   5c288:	mov	r3, #84	; 0x54
   5c28c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   5c290:	bl	5ae90 <fputs@plt+0x5657c>
   5c294:	mov	r0, r4
   5c298:	bl	4140 <free@plt>
   5c29c:	b	5c1f0 <fputs@plt+0x578dc>
   5c2a0:	ldr	r4, [r7]
   5c2a4:	cmp	r4, #0
   5c2a8:	rsbne	r4, r4, #0
   5c2ac:	mov	r0, r6
   5c2b0:	bl	4494 <closedir@plt>
   5c2b4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   5c2b8:	mov	r0, r4
   5c2bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   5c2c0:	ldr	r3, [r1]
   5c2c4:	cmp	r2, r3
   5c2c8:	bne	5c354 <fputs@plt+0x57a40>
   5c2cc:	sub	sp, fp, #32
   5c2d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c2d4:	bl	5b610 <fputs@plt+0x56cfc>
   5c2d8:	cmp	r0, #6
   5c2dc:	ble	5c294 <fputs@plt+0x57980>
   5c2e0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5c2e4:	mov	r0, #7
   5c2e8:	ldr	r3, [pc, #204]	; 5c3bc <fputs@plt+0x57aa8>
   5c2ec:	str	r4, [sp, #8]
   5c2f0:	add	r3, pc, r3
   5c2f4:	str	r1, [sp]
   5c2f8:	str	r3, [sp, #4]
   5c2fc:	mov	r1, #0
   5c300:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5c304:	mov	r3, #78	; 0x4e
   5c308:	bl	5ae90 <fputs@plt+0x5657c>
   5c30c:	b	5c294 <fputs@plt+0x57980>
   5c310:	bl	48cc <__errno_location@plt>
   5c314:	ldr	r4, [r0]
   5c318:	cmp	r4, #2
   5c31c:	rsbne	r4, r4, #0
   5c320:	moveq	r4, r6
   5c324:	b	5c2b4 <fputs@plt+0x579a0>
   5c328:	mvn	r4, #11
   5c32c:	b	5c2ac <fputs@plt+0x57998>
   5c330:	mov	r0, r4
   5c334:	mov	r4, r3
   5c338:	bl	4140 <free@plt>
   5c33c:	b	5c2ac <fputs@plt+0x57998>
   5c340:	mov	r4, r0
   5c344:	mov	r0, r6
   5c348:	bl	4494 <closedir@plt>
   5c34c:	mov	r0, r4
   5c350:	bl	4818 <_Unwind_Resume@plt>
   5c354:	bl	453c <__stack_chk_fail@plt>
   5c358:	ldr	r0, [pc, #96]	; 5c3c0 <fputs@plt+0x57aac>
   5c35c:	mov	r2, #45	; 0x2d
   5c360:	ldr	r1, [pc, #92]	; 5c3c4 <fputs@plt+0x57ab0>
   5c364:	ldr	r3, [pc, #92]	; 5c3c8 <fputs@plt+0x57ab4>
   5c368:	add	r0, pc, r0
   5c36c:	add	r1, pc, r1
   5c370:	add	r3, pc, r3
   5c374:	bl	5ac34 <fputs@plt+0x56320>
   5c378:	ldr	r0, [pc, #76]	; 5c3cc <fputs@plt+0x57ab8>
   5c37c:	mov	r2, #44	; 0x2c
   5c380:	ldr	r1, [pc, #72]	; 5c3d0 <fputs@plt+0x57abc>
   5c384:	ldr	r3, [pc, #72]	; 5c3d4 <fputs@plt+0x57ac0>
   5c388:	add	r0, pc, r0
   5c38c:	add	r1, pc, r1
   5c390:	add	r3, pc, r3
   5c394:	bl	5ac34 <fputs@plt+0x56320>
   5c398:	muleq	r2, r4, sl
   5c39c:	andeq	r0, r0, r0, lsr r4
   5c3a0:	muleq	r0, r8, r4
   5c3a4:	andeq	ip, r0, r0, ror #25
   5c3a8:	andeq	r8, r1, r0, asr #22
   5c3ac:	andeq	r8, r1, r0, lsl #22
   5c3b0:	andeq	r8, r1, r0, ror #22
   5c3b4:	andeq	r8, r1, ip, lsl fp
   5c3b8:	ldrdeq	r8, [r1], -ip
   5c3bc:	andeq	r8, r1, r4, lsr #20
   5c3c0:	andeq	r8, r1, r4, lsr #19
   5c3c4:	andeq	r8, r1, r8, lsl #19
   5c3c8:	andeq	r8, r1, r8, ror r9
   5c3cc:	andeq	pc, r0, r8, lsl r7	; <UNPREDICTABLE>
   5c3d0:	andeq	r8, r1, r8, ror #18
   5c3d4:	andeq	r8, r1, r8, asr r9
   5c3d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c3dc:	cmp	r0, #0
   5c3e0:	sub	sp, sp, #28
   5c3e4:	ldr	r4, [pc, #416]	; 5c58c <fputs@plt+0x57c78>
   5c3e8:	mov	r7, r1
   5c3ec:	mov	r8, r2
   5c3f0:	str	r0, [sp, #20]
   5c3f4:	mov	r5, r3
   5c3f8:	add	r4, pc, r4
   5c3fc:	beq	5c56c <fputs@plt+0x57c58>
   5c400:	cmp	r1, #0
   5c404:	beq	5c54c <fputs@plt+0x57c38>
   5c408:	mov	r0, r3
   5c40c:	mov	r1, r2
   5c410:	bl	551c4 <fputs@plt+0x508b0>
   5c414:	cmp	r0, #0
   5c418:	beq	5c530 <fputs@plt+0x57c1c>
   5c41c:	ldr	r3, [pc, #364]	; 5c590 <fputs@plt+0x57c7c>
   5c420:	ldr	r0, [r4, r3]
   5c424:	bl	58294 <fputs@plt+0x53980>
   5c428:	subs	r6, r0, #0
   5c42c:	beq	5c530 <fputs@plt+0x57c1c>
   5c430:	cmp	r5, #0
   5c434:	beq	5c4d4 <fputs@plt+0x57bc0>
   5c438:	ldr	r2, [r5]
   5c43c:	cmp	r2, #0
   5c440:	beq	5c4d4 <fputs@plt+0x57bc0>
   5c444:	ldr	r9, [pc, #328]	; 5c594 <fputs@plt+0x57c80>
   5c448:	add	r5, r5, #4
   5c44c:	ldr	sl, [pc, #324]	; 5c598 <fputs@plt+0x57c84>
   5c450:	ldr	fp, [pc, #324]	; 5c59c <fputs@plt+0x57c88>
   5c454:	add	r9, pc, r9
   5c458:	add	sl, pc, sl
   5c45c:	add	fp, pc, fp
   5c460:	b	5c478 <fputs@plt+0x57b64>
   5c464:	cmp	r5, #0
   5c468:	beq	5c4d4 <fputs@plt+0x57bc0>
   5c46c:	ldr	r2, [r5], #4
   5c470:	cmp	r2, #0
   5c474:	beq	5c4d4 <fputs@plt+0x57bc0>
   5c478:	mov	r0, r6
   5c47c:	mov	r1, r8
   5c480:	mov	r3, r7
   5c484:	bl	5c0e4 <fputs@plt+0x577d0>
   5c488:	cmn	r0, #12
   5c48c:	mov	r4, r0
   5c490:	beq	5c528 <fputs@plt+0x57c14>
   5c494:	cmp	r0, #0
   5c498:	bge	5c464 <fputs@plt+0x57b50>
   5c49c:	bl	5b610 <fputs@plt+0x56cfc>
   5c4a0:	cmp	r0, #6
   5c4a4:	ble	5c464 <fputs@plt+0x57b50>
   5c4a8:	str	sl, [sp]
   5c4ac:	mov	r1, r4
   5c4b0:	str	fp, [sp, #4]
   5c4b4:	mov	r0, #7
   5c4b8:	ldr	ip, [r5, #-4]
   5c4bc:	mov	r2, r9
   5c4c0:	mov	r3, #122	; 0x7a
   5c4c4:	str	ip, [sp, #8]
   5c4c8:	bl	5ae90 <fputs@plt+0x5657c>
   5c4cc:	cmp	r5, #0
   5c4d0:	bne	5c46c <fputs@plt+0x57b58>
   5c4d4:	mov	r0, r6
   5c4d8:	bl	58a60 <fputs@plt+0x5414c>
   5c4dc:	subs	r4, r0, #0
   5c4e0:	beq	5c528 <fputs@plt+0x57c14>
   5c4e4:	mov	r0, r6
   5c4e8:	bl	58a44 <fputs@plt+0x54130>
   5c4ec:	subs	r1, r0, #0
   5c4f0:	beq	5c508 <fputs@plt+0x57bf4>
   5c4f4:	ldr	r3, [pc, #164]	; 5c5a0 <fputs@plt+0x57c8c>
   5c4f8:	mov	r0, r4
   5c4fc:	mov	r2, #4
   5c500:	add	r3, pc, r3
   5c504:	bl	3d80 <qsort@plt>
   5c508:	ldr	r3, [sp, #20]
   5c50c:	str	r4, [r3]
   5c510:	mov	r4, #0
   5c514:	mov	r0, r6
   5c518:	bl	5831c <fputs@plt+0x53a08>
   5c51c:	mov	r0, r4
   5c520:	add	sp, sp, #28
   5c524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c528:	mvn	r4, #11
   5c52c:	b	5c514 <fputs@plt+0x57c00>
   5c530:	mvn	r4, #11
   5c534:	b	5c51c <fputs@plt+0x57c08>
   5c538:	mov	r4, r0
   5c53c:	mov	r0, r6
   5c540:	bl	5831c <fputs@plt+0x53a08>
   5c544:	mov	r0, r4
   5c548:	bl	4818 <_Unwind_Resume@plt>
   5c54c:	ldr	r0, [pc, #80]	; 5c5a4 <fputs@plt+0x57c90>
   5c550:	mov	r2, #106	; 0x6a
   5c554:	ldr	r1, [pc, #76]	; 5c5a8 <fputs@plt+0x57c94>
   5c558:	ldr	r3, [pc, #76]	; 5c5ac <fputs@plt+0x57c98>
   5c55c:	add	r0, pc, r0
   5c560:	add	r1, pc, r1
   5c564:	add	r3, pc, r3
   5c568:	bl	5ac34 <fputs@plt+0x56320>
   5c56c:	ldr	r0, [pc, #60]	; 5c5b0 <fputs@plt+0x57c9c>
   5c570:	mov	r2, #105	; 0x69
   5c574:	ldr	r1, [pc, #56]	; 5c5b4 <fputs@plt+0x57ca0>
   5c578:	ldr	r3, [pc, #56]	; 5c5b8 <fputs@plt+0x57ca4>
   5c57c:	add	r0, pc, r0
   5c580:	add	r1, pc, r1
   5c584:	add	r3, pc, r3
   5c588:	bl	5ac34 <fputs@plt+0x56320>
   5c58c:	muleq	r2, r8, r7
   5c590:	andeq	r0, r0, r4, lsr r4
   5c594:	andeq	r8, r1, r0, lsr #17
   5c598:	andeq	r8, r1, r0, lsr r9
   5c59c:	andeq	r8, r1, ip, ror #17
   5c5a0:			; <UNDEFINED> instruction: 0xfffffbb0
   5c5a4:			; <UNDEFINED> instruction: 0x000187b0
   5c5a8:	muleq	r1, r4, r7
   5c5ac:	andeq	r8, r1, r4, ror #14
   5c5b0:	andeq	r0, r1, r8, lsr #21
   5c5b4:	andeq	r8, r1, r4, ror r7
   5c5b8:	andeq	r8, r1, r4, asr #14
   5c5bc:	push	{r3, r4, r5, r6, r7, lr}
   5c5c0:	subs	r6, r0, #0
   5c5c4:	mov	r4, r1
   5c5c8:	mov	r7, r2
   5c5cc:	beq	5c638 <fputs@plt+0x57d24>
   5c5d0:	cmp	r1, #0
   5c5d4:	beq	5c618 <fputs@plt+0x57d04>
   5c5d8:	mov	r0, r3
   5c5dc:	bl	59eb4 <fputs@plt+0x555a0>
   5c5e0:	subs	r5, r0, #0
   5c5e4:	beq	5c610 <fputs@plt+0x57cfc>
   5c5e8:	mov	r0, r6
   5c5ec:	mov	r1, r4
   5c5f0:	mov	r2, r7
   5c5f4:	mov	r3, r5
   5c5f8:	bl	5c3d8 <fputs@plt+0x57ac4>
   5c5fc:	mov	r4, r0
   5c600:	mov	r0, r5
   5c604:	bl	59e9c <fputs@plt+0x55588>
   5c608:	mov	r0, r4
   5c60c:	pop	{r3, r4, r5, r6, r7, pc}
   5c610:	mvn	r4, #11
   5c614:	b	5c608 <fputs@plt+0x57cf4>
   5c618:	ldr	r0, [pc, #76]	; 5c66c <fputs@plt+0x57d58>
   5c61c:	mov	r2, #140	; 0x8c
   5c620:	ldr	r1, [pc, #72]	; 5c670 <fputs@plt+0x57d5c>
   5c624:	ldr	r3, [pc, #72]	; 5c674 <fputs@plt+0x57d60>
   5c628:	add	r0, pc, r0
   5c62c:	add	r1, pc, r1
   5c630:	add	r3, pc, r3
   5c634:	bl	5ac34 <fputs@plt+0x56320>
   5c638:	ldr	r0, [pc, #56]	; 5c678 <fputs@plt+0x57d64>
   5c63c:	mov	r2, #139	; 0x8b
   5c640:	ldr	r1, [pc, #52]	; 5c67c <fputs@plt+0x57d68>
   5c644:	ldr	r3, [pc, #52]	; 5c680 <fputs@plt+0x57d6c>
   5c648:	add	r0, pc, r0
   5c64c:	add	r1, pc, r1
   5c650:	add	r3, pc, r3
   5c654:	bl	5ac34 <fputs@plt+0x56320>
   5c658:	mov	r4, r0
   5c65c:	mov	r0, r5
   5c660:	bl	59e9c <fputs@plt+0x55588>
   5c664:	mov	r0, r4
   5c668:	bl	4818 <_Unwind_Resume@plt>
   5c66c:	andeq	r8, r1, r4, ror #13
   5c670:	andeq	r8, r1, r8, asr #13
   5c674:	andeq	r8, r1, r0, asr #14
   5c678:	ldrdeq	r0, [r1], -ip
   5c67c:	andeq	r8, r1, r8, lsr #13
   5c680:	andeq	r8, r1, r0, lsr #14
   5c684:	push	{r4, lr}
   5c688:	subs	r4, r0, #0
   5c68c:	beq	5c6e0 <fputs@plt+0x57dcc>
   5c690:	ldr	r1, [pc, #104]	; 5c700 <fputs@plt+0x57dec>
   5c694:	add	r1, pc, r1
   5c698:	bl	489c <strcmp@plt>
   5c69c:	cmp	r0, #0
   5c6a0:	beq	5c6cc <fputs@plt+0x57db8>
   5c6a4:	ldr	r1, [pc, #88]	; 5c704 <fputs@plt+0x57df0>
   5c6a8:	mov	r0, r4
   5c6ac:	mov	r2, #5
   5c6b0:	add	r1, pc, r1
   5c6b4:	bl	4770 <strncmp@plt>
   5c6b8:	cmp	r0, #0
   5c6bc:	bne	5c6d8 <fputs@plt+0x57dc4>
   5c6c0:	adds	r0, r4, #5
   5c6c4:	moveq	r0, r4
   5c6c8:	pop	{r4, pc}
   5c6cc:	ldr	r0, [pc, #52]	; 5c708 <fputs@plt+0x57df4>
   5c6d0:	add	r0, pc, r0
   5c6d4:	pop	{r4, pc}
   5c6d8:	mov	r0, r4
   5c6dc:	pop	{r4, pc}
   5c6e0:	ldr	r0, [pc, #36]	; 5c70c <fputs@plt+0x57df8>
   5c6e4:	movw	r2, #441	; 0x1b9
   5c6e8:	ldr	r1, [pc, #32]	; 5c710 <fputs@plt+0x57dfc>
   5c6ec:	ldr	r3, [pc, #32]	; 5c714 <fputs@plt+0x57e00>
   5c6f0:	add	r0, pc, r0
   5c6f4:	add	r1, pc, r1
   5c6f8:	add	r3, pc, r3
   5c6fc:	bl	5ac34 <fputs@plt+0x56320>
   5c700:	muleq	r1, r8, r7
   5c704:	andeq	r8, r1, ip, lsl #15
   5c708:	andeq	r8, r1, r8, asr #14
   5c70c:	andeq	r8, r1, r0, lsr r7
   5c710:	andeq	r8, r1, r0, lsl #14
   5c714:			; <UNDEFINED> instruction: 0x000186b0
   5c718:	push	{r3, r4, r5, r6, r7, lr}
   5c71c:	subs	r6, r0, #0
   5c720:	beq	5c7bc <fputs@plt+0x57ea8>
   5c724:	cmp	r1, #0
   5c728:	bne	5c780 <fputs@plt+0x57e6c>
   5c72c:	ldrb	r1, [r6]
   5c730:	cmp	r1, #0
   5c734:	cmpne	r1, #95	; 0x5f
   5c738:	movne	r7, #0
   5c73c:	moveq	r7, #1
   5c740:	moveq	r7, #0
   5c744:	beq	5c778 <fputs@plt+0x57e64>
   5c748:	ldr	r5, [pc, #120]	; 5c7c8 <fputs@plt+0x57eb4>
   5c74c:	add	r4, r6, #1
   5c750:	add	r5, pc, r5
   5c754:	b	5c764 <fputs@plt+0x57e50>
   5c758:	ldrb	r1, [r4], #1
   5c75c:	cmp	r1, #0
   5c760:	beq	5c7a4 <fputs@plt+0x57e90>
   5c764:	mov	r0, r5
   5c768:	bl	3f9c <strchr@plt>
   5c76c:	mov	r3, r4
   5c770:	cmp	r0, #0
   5c774:	bne	5c758 <fputs@plt+0x57e44>
   5c778:	mov	r0, r7
   5c77c:	pop	{r3, r4, r5, r6, r7, pc}
   5c780:	ldr	r1, [pc, #68]	; 5c7cc <fputs@plt+0x57eb8>
   5c784:	mov	r2, #5
   5c788:	add	r1, pc, r1
   5c78c:	bl	4770 <strncmp@plt>
   5c790:	cmp	r0, #0
   5c794:	bne	5c72c <fputs@plt+0x57e18>
   5c798:	adds	r3, r6, #5
   5c79c:	movne	r6, r3
   5c7a0:	b	5c72c <fputs@plt+0x57e18>
   5c7a4:	rsb	r3, r6, r3
   5c7a8:	cmp	r3, #4096	; 0x1000
   5c7ac:	movgt	r7, #0
   5c7b0:	movle	r7, #1
   5c7b4:	mov	r0, r7
   5c7b8:	pop	{r3, r4, r5, r6, r7, pc}
   5c7bc:	mov	r7, r6
   5c7c0:	mov	r0, r7
   5c7c4:	pop	{r3, r4, r5, r6, r7, pc}
   5c7c8:	andeq	r8, r1, ip, ror #14
   5c7cc:			; <UNDEFINED> instruction: 0x000186b4
   5c7d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c7d4:	add	fp, sp, #32
   5c7d8:	sub	sp, sp, #2112	; 0x840
   5c7dc:	ldr	r3, [pc, #784]	; 5caf4 <fputs@plt+0x581e0>
   5c7e0:	sub	sp, sp, #4
   5c7e4:	cmp	r2, #0
   5c7e8:	str	r2, [fp, #-2136]	; 0xfffff7a8
   5c7ec:	ldr	r2, [pc, #772]	; 5caf8 <fputs@plt+0x581e4>
   5c7f0:	add	r3, pc, r3
   5c7f4:	mov	r4, r1
   5c7f8:	mov	r5, r0
   5c7fc:	ldr	r2, [r3, r2]
   5c800:	ldr	r3, [r2]
   5c804:	str	r2, [fp, #-2132]	; 0xfffff7ac
   5c808:	str	r3, [fp, #-40]	; 0xffffffd8
   5c80c:	beq	5cac0 <fputs@plt+0x581ac>
   5c810:	cmp	r1, #0
   5c814:	blt	5caa0 <fputs@plt+0x5818c>
   5c818:	cmp	r0, #0
   5c81c:	beq	5ca08 <fputs@plt+0x580f4>
   5c820:	mov	r1, #1
   5c824:	bl	5c718 <fputs@plt+0x57e04>
   5c828:	cmp	r0, #0
   5c82c:	beq	5ca80 <fputs@plt+0x5816c>
   5c830:	mov	r0, r5
   5c834:	bl	5c684 <fputs@plt+0x57d70>
   5c838:	str	r0, [fp, #-2104]	; 0xfffff7c8
   5c83c:	ldr	r5, [pc, #696]	; 5cafc <fputs@plt+0x581e8>
   5c840:	cmp	r4, #0
   5c844:	add	r5, pc, r5
   5c848:	bne	5ca18 <fputs@plt+0x58104>
   5c84c:	ldr	r1, [pc, #684]	; 5cb00 <fputs@plt+0x581ec>
   5c850:	mov	r0, r5
   5c854:	add	r1, pc, r1
   5c858:	bl	4314 <fopen64@plt>
   5c85c:	cmp	r0, #0
   5c860:	str	r0, [fp, #-2120]	; 0xfffff7b8
   5c864:	beq	5ca40 <fputs@plt+0x5812c>
   5c868:	ldr	r2, [pc, #660]	; 5cb04 <fputs@plt+0x581f0>
   5c86c:	sub	r1, fp, #2080	; 0x820
   5c870:	ldr	r3, [pc, #656]	; 5cb08 <fputs@plt+0x581f4>
   5c874:	sub	r1, r1, #4
   5c878:	add	r2, pc, r2
   5c87c:	ldr	r0, [fp, #-2104]	; 0xfffff7c8
   5c880:	str	r2, [fp, #-2128]	; 0xfffff7b0
   5c884:	sub	r2, fp, #2080	; 0x820
   5c888:	add	r3, pc, r3
   5c88c:	sub	r2, r2, #8
   5c890:	str	r3, [fp, #-2108]	; 0xfffff7c4
   5c894:	str	r1, [fp, #-2124]	; 0xfffff7b4
   5c898:	str	r2, [fp, #-2112]	; 0xfffff7c0
   5c89c:	bl	42a8 <strlen@plt>
   5c8a0:	ldr	r8, [pc, #612]	; 5cb0c <fputs@plt+0x581f8>
   5c8a4:	add	r8, pc, r8
   5c8a8:	mov	r4, r0
   5c8ac:	sub	r0, fp, #2080	; 0x820
   5c8b0:	mov	r1, #2048	; 0x800
   5c8b4:	sub	r0, r0, #8
   5c8b8:	ldr	r2, [fp, #-2120]	; 0xfffff7b8
   5c8bc:	bl	3f54 <fgets@plt>
   5c8c0:	cmp	r0, #0
   5c8c4:	beq	5ca60 <fputs@plt+0x5814c>
   5c8c8:	sub	r0, fp, #2080	; 0x820
   5c8cc:	sub	r0, r0, #8
   5c8d0:	bl	4f598 <fputs@plt+0x4ac84>
   5c8d4:	sub	r0, fp, #2080	; 0x820
   5c8d8:	mov	r1, #58	; 0x3a
   5c8dc:	sub	r0, r0, #8
   5c8e0:	bl	3f9c <strchr@plt>
   5c8e4:	cmp	r0, #0
   5c8e8:	beq	5c8ac <fputs@plt+0x57f98>
   5c8ec:	add	r7, r0, #1
   5c8f0:	mov	r1, #58	; 0x3a
   5c8f4:	mov	r0, r7
   5c8f8:	bl	3f9c <strchr@plt>
   5c8fc:	cmp	r0, #0
   5c900:	str	r0, [fp, #-2116]	; 0xfffff7bc
   5c904:	beq	5c8ac <fputs@plt+0x57f98>
   5c908:	sub	r3, fp, #2080	; 0x820
   5c90c:	mov	r2, #0
   5c910:	sub	r3, r3, #4
   5c914:	strb	r2, [r0]
   5c918:	sub	r6, r3, #8
   5c91c:	sub	r5, r3, #12
   5c920:	ldr	r2, [fp, #-2128]	; 0xfffff7b0
   5c924:	mov	r3, #0
   5c928:	mov	r0, r6
   5c92c:	mov	r1, r5
   5c930:	str	r7, [fp, #-2092]	; 0xfffff7d4
   5c934:	bl	4f420 <fputs@plt+0x4ab0c>
   5c938:	subs	sl, r0, #0
   5c93c:	beq	5c8ac <fputs@plt+0x57f98>
   5c940:	add	r7, r4, #5
   5c944:	b	5c99c <fputs@plt+0x58088>
   5c948:	cmp	r9, r7
   5c94c:	bne	5c980 <fputs@plt+0x5806c>
   5c950:	mov	r0, sl
   5c954:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   5c958:	mov	r2, #5
   5c95c:	bl	3e7c <memcmp@plt>
   5c960:	cmp	r0, #0
   5c964:	bne	5c980 <fputs@plt+0x5806c>
   5c968:	add	r0, sl, #5
   5c96c:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   5c970:	mov	r2, r4
   5c974:	bl	3e7c <memcmp@plt>
   5c978:	cmp	r0, #0
   5c97c:	beq	5c9c0 <fputs@plt+0x580ac>
   5c980:	mov	r0, r6
   5c984:	mov	r1, r5
   5c988:	mov	r2, r8
   5c98c:	mov	r3, #0
   5c990:	bl	4f420 <fputs@plt+0x4ab0c>
   5c994:	subs	sl, r0, #0
   5c998:	beq	5c8ac <fputs@plt+0x57f98>
   5c99c:	ldr	r9, [fp, #-2096]	; 0xfffff7d0
   5c9a0:	cmp	r9, r4
   5c9a4:	bne	5c948 <fputs@plt+0x58034>
   5c9a8:	mov	r0, sl
   5c9ac:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   5c9b0:	mov	r2, r4
   5c9b4:	bl	3e7c <memcmp@plt>
   5c9b8:	cmp	r0, #0
   5c9bc:	bne	5c948 <fputs@plt+0x58034>
   5c9c0:	ldr	r2, [fp, #-2116]	; 0xfffff7bc
   5c9c4:	add	r0, r2, #1
   5c9c8:	bl	480c <__strdup@plt>
   5c9cc:	cmp	r0, #0
   5c9d0:	beq	5ca58 <fputs@plt+0x58144>
   5c9d4:	ldr	r3, [fp, #-2136]	; 0xfffff7a8
   5c9d8:	mov	r4, #0
   5c9dc:	str	r0, [r3]
   5c9e0:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   5c9e4:	bl	3f48 <fclose@plt>
   5c9e8:	ldr	r1, [fp, #-2132]	; 0xfffff7ac
   5c9ec:	mov	r0, r4
   5c9f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   5c9f4:	ldr	r3, [r1]
   5c9f8:	cmp	r2, r3
   5c9fc:	bne	5ca88 <fputs@plt+0x58174>
   5ca00:	sub	sp, fp, #32
   5ca04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ca08:	ldr	r1, [pc, #256]	; 5cb10 <fputs@plt+0x581fc>
   5ca0c:	add	r1, pc, r1
   5ca10:	str	r1, [fp, #-2104]	; 0xfffff7c8
   5ca14:	b	5c83c <fputs@plt+0x57f28>
   5ca18:	sub	sp, sp, #40	; 0x28
   5ca1c:	ldr	r3, [pc, #240]	; 5cb14 <fputs@plt+0x58200>
   5ca20:	add	r5, sp, #8
   5ca24:	mov	r1, #1
   5ca28:	mov	r2, #26
   5ca2c:	str	r4, [sp]
   5ca30:	mov	r0, r5
   5ca34:	add	r3, pc, r3
   5ca38:	bl	474c <__sprintf_chk@plt>
   5ca3c:	b	5c84c <fputs@plt+0x57f38>
   5ca40:	bl	48cc <__errno_location@plt>
   5ca44:	ldr	r4, [r0]
   5ca48:	cmp	r4, #2
   5ca4c:	rsbne	r4, r4, #0
   5ca50:	mvneq	r4, #2
   5ca54:	b	5c9e8 <fputs@plt+0x580d4>
   5ca58:	mvn	r4, #11
   5ca5c:	b	5c9e0 <fputs@plt+0x580cc>
   5ca60:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   5ca64:	bl	4794 <ferror@plt>
   5ca68:	cmp	r0, #0
   5ca6c:	beq	5caec <fputs@plt+0x581d8>
   5ca70:	bl	48cc <__errno_location@plt>
   5ca74:	ldr	r4, [r0]
   5ca78:	rsb	r4, r4, #0
   5ca7c:	b	5c9e0 <fputs@plt+0x580cc>
   5ca80:	mvn	r4, #21
   5ca84:	b	5c9e8 <fputs@plt+0x580d4>
   5ca88:	bl	453c <__stack_chk_fail@plt>
   5ca8c:	mov	r4, r0
   5ca90:	ldr	r0, [fp, #-2120]	; 0xfffff7b8
   5ca94:	bl	3f48 <fclose@plt>
   5ca98:	mov	r0, r4
   5ca9c:	bl	4818 <_Unwind_Resume@plt>
   5caa0:	ldr	r0, [pc, #112]	; 5cb18 <fputs@plt+0x58204>
   5caa4:	movw	r2, #741	; 0x2e5
   5caa8:	ldr	r1, [pc, #108]	; 5cb1c <fputs@plt+0x58208>
   5caac:	ldr	r3, [pc, #108]	; 5cb20 <fputs@plt+0x5820c>
   5cab0:	add	r0, pc, r0
   5cab4:	add	r1, pc, r1
   5cab8:	add	r3, pc, r3
   5cabc:	bl	5ac34 <fputs@plt+0x56320>
   5cac0:	ldr	r0, [pc, #92]	; 5cb24 <fputs@plt+0x58210>
   5cac4:	mov	r2, #740	; 0x2e4
   5cac8:	ldr	r1, [pc, #88]	; 5cb28 <fputs@plt+0x58214>
   5cacc:	ldr	r3, [pc, #88]	; 5cb2c <fputs@plt+0x58218>
   5cad0:	add	r0, pc, r0
   5cad4:	add	r1, pc, r1
   5cad8:	add	r3, pc, r3
   5cadc:	bl	5ac34 <fputs@plt+0x56320>
   5cae0:	mov	r4, r0
   5cae4:	b	5ca98 <fputs@plt+0x58184>
   5cae8:	b	5cae0 <fputs@plt+0x581cc>
   5caec:	mvn	r4, #1
   5caf0:	b	5c9e0 <fputs@plt+0x580cc>
   5caf4:	andeq	pc, r2, r0, lsr #7
   5caf8:	andeq	r0, r0, r0, lsr r4
   5cafc:	andeq	r8, r1, r4, lsl #14
   5cb00:	andeq	r3, r1, r8, lsr sl
   5cb04:	andeq	r6, r1, r0, asr #4
   5cb08:			; <UNDEFINED> instruction: 0x000185b4
   5cb0c:	andeq	r6, r1, r4, lsl r2
   5cb10:	andeq	r8, r1, r0, lsr #8
   5cb14:	andeq	r8, r1, r8, lsr #10
   5cb18:	muleq	r1, r8, fp
   5cb1c:	andeq	r8, r1, r0, asr #6
   5cb20:	andeq	r8, r1, ip, lsl r3
   5cb24:	ldrdeq	lr, [r0], -r0
   5cb28:	andeq	r8, r1, r0, lsr #6
   5cb2c:	strdeq	r8, [r1], -ip
   5cb30:	ldr	r3, [pc, #164]	; 5cbdc <fputs@plt+0x582c8>
   5cb34:	ldr	r2, [pc, #164]	; 5cbe0 <fputs@plt+0x582cc>
   5cb38:	add	r3, pc, r3
   5cb3c:	push	{r4, r5, r6, lr}
   5cb40:	subs	r5, r0, #0
   5cb44:	ldr	r4, [r3, r2]
   5cb48:	sub	sp, sp, #8
   5cb4c:	ldr	r3, [r4]
   5cb50:	str	r3, [sp, #4]
   5cb54:	beq	5cbbc <fputs@plt+0x582a8>
   5cb58:	ldr	r0, [pc, #132]	; 5cbe4 <fputs@plt+0x582d0>
   5cb5c:	mov	r1, #1
   5cb60:	mov	r2, sp
   5cb64:	add	r0, pc, r0
   5cb68:	bl	5c7d0 <fputs@plt+0x57ebc>
   5cb6c:	cmp	r0, #0
   5cb70:	blt	5cba0 <fputs@plt+0x5828c>
   5cb74:	ldr	r6, [sp]
   5cb78:	ldr	r1, [pc, #104]	; 5cbe8 <fputs@plt+0x582d4>
   5cb7c:	mov	r0, r6
   5cb80:	add	r1, pc, r1
   5cb84:	bl	4e988 <fputs@plt+0x4a074>
   5cb88:	cmp	r0, #0
   5cb8c:	movne	r3, #0
   5cb90:	strbne	r3, [r0]
   5cb94:	ldrne	r6, [sp]
   5cb98:	mov	r0, #0
   5cb9c:	str	r6, [r5]
   5cba0:	ldr	r2, [sp, #4]
   5cba4:	ldr	r3, [r4]
   5cba8:	cmp	r2, r3
   5cbac:	bne	5cbb8 <fputs@plt+0x582a4>
   5cbb0:	add	sp, sp, #8
   5cbb4:	pop	{r4, r5, r6, pc}
   5cbb8:	bl	453c <__stack_chk_fail@plt>
   5cbbc:	ldr	r0, [pc, #40]	; 5cbec <fputs@plt+0x582d8>
   5cbc0:	movw	r2, #1068	; 0x42c
   5cbc4:	ldr	r1, [pc, #36]	; 5cbf0 <fputs@plt+0x582dc>
   5cbc8:	ldr	r3, [pc, #36]	; 5cbf4 <fputs@plt+0x582e0>
   5cbcc:	add	r0, pc, r0
   5cbd0:	add	r1, pc, r1
   5cbd4:	add	r3, pc, r3
   5cbd8:	bl	5ac34 <fputs@plt+0x56320>
   5cbdc:	andeq	pc, r2, r8, asr r0	; <UNPREDICTABLE>
   5cbe0:	andeq	r0, r0, r0, lsr r4
   5cbe4:	andeq	r8, r1, r8, asr #5
   5cbe8:	andeq	r8, r1, ip, ror #7
   5cbec:	ldrdeq	lr, [r0], -r4
   5cbf0:	andeq	r8, r1, r4, lsr #4
   5cbf4:	andeq	r8, r1, ip, ror #3
   5cbf8:	push	{r3, r4, r5, lr}
   5cbfc:	subs	r4, r1, #0
   5cc00:	mov	r5, r0
   5cc04:	beq	5cc38 <fputs@plt+0x58324>
   5cc08:	mov	r2, #92	; 0x5c
   5cc0c:	mov	r3, #120	; 0x78
   5cc10:	strb	r2, [r4]
   5cc14:	lsr	r0, r0, #4
   5cc18:	strb	r3, [r4, #1]
   5cc1c:	bl	4fbd8 <fputs@plt+0x4b2c4>
   5cc20:	strb	r0, [r4, #2]
   5cc24:	mov	r0, r5
   5cc28:	bl	4fbd8 <fputs@plt+0x4b2c4>
   5cc2c:	strb	r0, [r4, #3]
   5cc30:	add	r0, r4, #4
   5cc34:	pop	{r3, r4, r5, pc}
   5cc38:	ldr	r0, [pc, #24]	; 5cc58 <fputs@plt+0x58344>
   5cc3c:	mov	r2, #218	; 0xda
   5cc40:	ldr	r1, [pc, #20]	; 5cc5c <fputs@plt+0x58348>
   5cc44:	ldr	r3, [pc, #20]	; 5cc60 <fputs@plt+0x5834c>
   5cc48:	add	r0, pc, r0
   5cc4c:	add	r1, pc, r1
   5cc50:	add	r3, pc, r3
   5cc54:	bl	5ac34 <fputs@plt+0x56320>
   5cc58:	andeq	r5, r1, r8, lsl r0
   5cc5c:	andeq	r8, r1, r0, asr #7
   5cc60:	andeq	r8, r1, r4, lsl #7
   5cc64:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   5cc68:	subs	r6, r0, #0
   5cc6c:	beq	5cd5c <fputs@plt+0x58448>
   5cc70:	bl	42a8 <strlen@plt>
   5cc74:	lsl	r4, r0, #2
   5cc78:	mvn	r0, #0
   5cc7c:	add	r4, r4, #1
   5cc80:	mov	r1, r4
   5cc84:	bl	618f8 <fputs@plt+0x5cfe4>
   5cc88:	cmp	r0, #0
   5cc8c:	beq	5cd54 <fputs@plt+0x58440>
   5cc90:	mov	r0, r4
   5cc94:	bl	4500 <malloc@plt>
   5cc98:	subs	r9, r0, #0
   5cc9c:	beq	5cd54 <fputs@plt+0x58440>
   5cca0:	ldrb	r0, [r6]
   5cca4:	cmp	r0, #46	; 0x2e
   5cca8:	movne	r4, r0
   5ccac:	movne	r5, r9
   5ccb0:	beq	5cd3c <fputs@plt+0x58428>
   5ccb4:	cmp	r4, #0
   5ccb8:	beq	5cd2c <fputs@plt+0x58418>
   5ccbc:	ldr	r7, [pc, #184]	; 5cd7c <fputs@plt+0x58468>
   5ccc0:	mov	r8, #45	; 0x2d
   5ccc4:	add	r7, pc, r7
   5ccc8:	b	5ccf4 <fputs@plt+0x583e0>
   5cccc:	mov	r0, r7
   5ccd0:	mov	r1, r4
   5ccd4:	bl	3f9c <strchr@plt>
   5ccd8:	cmp	r0, #0
   5ccdc:	strbne	r4, [r5]
   5cce0:	addne	r5, r5, #1
   5cce4:	beq	5cd10 <fputs@plt+0x583fc>
   5cce8:	ldrb	r4, [r6, #1]!
   5ccec:	cmp	r4, #0
   5ccf0:	beq	5cd2c <fputs@plt+0x58418>
   5ccf4:	cmp	r4, #47	; 0x2f
   5ccf8:	strbeq	r8, [r5]
   5ccfc:	addeq	r5, r5, #1
   5cd00:	beq	5cce8 <fputs@plt+0x583d4>
   5cd04:	cmp	r4, #45	; 0x2d
   5cd08:	cmpne	r4, #92	; 0x5c
   5cd0c:	bne	5cccc <fputs@plt+0x583b8>
   5cd10:	mov	r0, r4
   5cd14:	mov	r1, r5
   5cd18:	bl	5cbf8 <fputs@plt+0x582e4>
   5cd1c:	ldrb	r4, [r6, #1]!
   5cd20:	cmp	r4, #0
   5cd24:	mov	r5, r0
   5cd28:	bne	5ccf4 <fputs@plt+0x583e0>
   5cd2c:	mov	r3, #0
   5cd30:	mov	r0, r9
   5cd34:	strb	r3, [r5]
   5cd38:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   5cd3c:	mov	r1, r9
   5cd40:	add	r6, r6, #1
   5cd44:	bl	5cbf8 <fputs@plt+0x582e4>
   5cd48:	ldrb	r4, [r6]
   5cd4c:	mov	r5, r0
   5cd50:	b	5ccb4 <fputs@plt+0x583a0>
   5cd54:	mov	r0, #0
   5cd58:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   5cd5c:	ldr	r0, [pc, #28]	; 5cd80 <fputs@plt+0x5846c>
   5cd60:	movw	r2, #277	; 0x115
   5cd64:	ldr	r1, [pc, #24]	; 5cd84 <fputs@plt+0x58470>
   5cd68:	ldr	r3, [pc, #24]	; 5cd88 <fputs@plt+0x58474>
   5cd6c:	add	r0, pc, r0
   5cd70:	add	r1, pc, r1
   5cd74:	add	r3, pc, r3
   5cd78:	bl	5ac34 <fputs@plt+0x56320>
   5cd7c:	strdeq	r8, [r1], -r0
   5cd80:	andeq	r5, r1, r8, lsl #17
   5cd84:	muleq	r1, ip, r2
   5cd88:	andeq	r8, r1, r0, ror r7
   5cd8c:	ldr	r3, [pc, #244]	; 5ce88 <fputs@plt+0x58574>
   5cd90:	ldr	r2, [pc, #244]	; 5ce8c <fputs@plt+0x58578>
   5cd94:	add	r3, pc, r3
   5cd98:	push	{r4, r5, r6, lr}
   5cd9c:	subs	r4, r0, #0
   5cda0:	ldr	r5, [r3, r2]
   5cda4:	sub	sp, sp, #16
   5cda8:	ldr	r3, [r5]
   5cdac:	str	r3, [sp, #12]
   5cdb0:	beq	5ce50 <fputs@plt+0x5853c>
   5cdb4:	bl	480c <__strdup@plt>
   5cdb8:	subs	r4, r0, #0
   5cdbc:	beq	5ce44 <fputs@plt+0x58530>
   5cdc0:	bl	54d48 <fputs@plt+0x50434>
   5cdc4:	ldr	r3, [pc, #196]	; 5ce90 <fputs@plt+0x5857c>
   5cdc8:	add	r3, pc, r3
   5cdcc:	ldm	r3, {r0, r1, r2}
   5cdd0:	stm	sp, {r0, r1, r2}
   5cdd4:	mov	r0, sp
   5cdd8:	mov	r1, r4
   5cddc:	bl	59dcc <fputs@plt+0x554b8>
   5cde0:	cmp	r0, #0
   5cde4:	beq	5ce28 <fputs@plt+0x58514>
   5cde8:	mov	r0, #2
   5cdec:	bl	4500 <malloc@plt>
   5cdf0:	cmp	r0, #0
   5cdf4:	beq	5ce44 <fputs@plt+0x58530>
   5cdf8:	mov	r6, r0
   5cdfc:	mov	r3, #45	; 0x2d
   5ce00:	strh	r3, [r0]
   5ce04:	mov	r0, r4
   5ce08:	bl	4140 <free@plt>
   5ce0c:	ldr	r2, [sp, #12]
   5ce10:	ldr	r3, [r5]
   5ce14:	mov	r0, r6
   5ce18:	cmp	r2, r3
   5ce1c:	bne	5ce4c <fputs@plt+0x58538>
   5ce20:	add	sp, sp, #16
   5ce24:	pop	{r4, r5, r6, pc}
   5ce28:	ldrb	r3, [r4]
   5ce2c:	cmp	r3, #47	; 0x2f
   5ce30:	addeq	r0, r4, #1
   5ce34:	movne	r0, r4
   5ce38:	bl	5cc64 <fputs@plt+0x58350>
   5ce3c:	mov	r6, r0
   5ce40:	b	5ce04 <fputs@plt+0x584f0>
   5ce44:	mov	r6, #0
   5ce48:	b	5ce04 <fputs@plt+0x584f0>
   5ce4c:	bl	453c <__stack_chk_fail@plt>
   5ce50:	ldr	r0, [pc, #60]	; 5ce94 <fputs@plt+0x58580>
   5ce54:	movw	r2, #325	; 0x145
   5ce58:	ldr	r1, [pc, #56]	; 5ce98 <fputs@plt+0x58584>
   5ce5c:	ldr	r3, [pc, #56]	; 5ce9c <fputs@plt+0x58588>
   5ce60:	add	r0, pc, r0
   5ce64:	add	r1, pc, r1
   5ce68:	add	r3, pc, r3
   5ce6c:	bl	5ac34 <fputs@plt+0x56320>
   5ce70:	mov	r5, r0
   5ce74:	mov	r0, r4
   5ce78:	bl	4140 <free@plt>
   5ce7c:	mov	r0, r5
   5ce80:	bl	4818 <_Unwind_Resume@plt>
   5ce84:	b	5ce70 <fputs@plt+0x5855c>
   5ce88:	strdeq	lr, [r2], -ip
   5ce8c:	andeq	r0, r0, r0, lsr r4
   5ce90:	andeq	pc, r2, r0, lsr r3	; <UNPREDICTABLE>
   5ce94:	muleq	r1, r4, r7
   5ce98:	andeq	r8, r1, r8, lsr #3
   5ce9c:	muleq	r1, r0, r6
   5cea0:	push	{r4, r5, r6, lr}
   5cea4:	subs	r5, r0, #0
   5cea8:	mov	r4, r1
   5ceac:	beq	5cf20 <fputs@plt+0x5860c>
   5ceb0:	cmp	r1, #0
   5ceb4:	beq	5cee8 <fputs@plt+0x585d4>
   5ceb8:	bl	5cd8c <fputs@plt+0x58478>
   5cebc:	subs	r5, r0, #0
   5cec0:	beq	5cee0 <fputs@plt+0x585cc>
   5cec4:	mov	r1, r4
   5cec8:	bl	4f7e8 <fputs@plt+0x4aed4>
   5cecc:	mov	r4, r0
   5ced0:	mov	r0, r5
   5ced4:	bl	4140 <free@plt>
   5ced8:	mov	r0, r4
   5cedc:	pop	{r4, r5, r6, pc}
   5cee0:	mov	r4, r5
   5cee4:	b	5ced0 <fputs@plt+0x585bc>
   5cee8:	ldr	r0, [pc, #104]	; 5cf58 <fputs@plt+0x58644>
   5ceec:	movw	r2, #445	; 0x1bd
   5cef0:	ldr	r1, [pc, #100]	; 5cf5c <fputs@plt+0x58648>
   5cef4:	ldr	r3, [pc, #100]	; 5cf60 <fputs@plt+0x5864c>
   5cef8:	add	r0, pc, r0
   5cefc:	add	r1, pc, r1
   5cf00:	add	r3, pc, r3
   5cf04:	bl	5ac34 <fputs@plt+0x56320>
   5cf08:	mov	r6, r0
   5cf0c:	mov	r5, r4
   5cf10:	mov	r0, r5
   5cf14:	bl	4140 <free@plt>
   5cf18:	mov	r0, r6
   5cf1c:	bl	4818 <_Unwind_Resume@plt>
   5cf20:	ldr	r0, [pc, #60]	; 5cf64 <fputs@plt+0x58650>
   5cf24:	mov	r2, #444	; 0x1bc
   5cf28:	ldr	r1, [pc, #56]	; 5cf68 <fputs@plt+0x58654>
   5cf2c:	ldr	r3, [pc, #56]	; 5cf6c <fputs@plt+0x58658>
   5cf30:	add	r0, pc, r0
   5cf34:	add	r1, pc, r1
   5cf38:	add	r3, pc, r3
   5cf3c:	bl	5ac34 <fputs@plt+0x56320>
   5cf40:	mov	r6, r0
   5cf44:	b	5cf10 <fputs@plt+0x585fc>
   5cf48:	mov	r6, r0
   5cf4c:	mov	r5, #0
   5cf50:	b	5cf10 <fputs@plt+0x585fc>
   5cf54:	b	5cf40 <fputs@plt+0x5862c>
   5cf58:	andeq	r7, r1, r4, lsl lr
   5cf5c:	andeq	r8, r1, r0, lsl r1
   5cf60:	andeq	r8, r1, r0, asr #1
   5cf64:	andeq	lr, r0, r0, ror fp
   5cf68:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   5cf6c:	andeq	r8, r1, r8, lsl #1
   5cf70:	cmp	r0, #0
   5cf74:	push	{r3, lr}
   5cf78:	beq	5cfac <fputs@plt+0x58698>
   5cf7c:	mov	r1, #46	; 0x2e
   5cf80:	bl	4038 <strrchr@plt>
   5cf84:	cmp	r0, #0
   5cf88:	beq	5cfa4 <fputs@plt+0x58690>
   5cf8c:	add	r2, r0, #1
   5cf90:	ldr	r0, [pc, #52]	; 5cfcc <fputs@plt+0x586b8>
   5cf94:	mov	r1, #13
   5cf98:	add	r0, pc, r0
   5cf9c:	pop	{r3, lr}
   5cfa0:	b	549e8 <fputs@plt+0x500d4>
   5cfa4:	mvn	r0, #0
   5cfa8:	pop	{r3, pc}
   5cfac:	ldr	r0, [pc, #28]	; 5cfd0 <fputs@plt+0x586bc>
   5cfb0:	movw	r2, #545	; 0x221
   5cfb4:	ldr	r1, [pc, #24]	; 5cfd4 <fputs@plt+0x586c0>
   5cfb8:	ldr	r3, [pc, #24]	; 5cfd8 <fputs@plt+0x586c4>
   5cfbc:	add	r0, pc, r0
   5cfc0:	add	r1, pc, r1
   5cfc4:	add	r3, pc, r3
   5cfc8:	bl	5ac34 <fputs@plt+0x56320>
   5cfcc:	ldrdeq	sp, [r2], -r8
   5cfd0:	andeq	r0, r1, r4, lsl r6
   5cfd4:	andeq	r8, r1, ip, asr #32
   5cfd8:	andeq	r8, r1, r0, lsr #32
   5cfdc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5cfe0:	subs	r6, r0, #0
   5cfe4:	mov	r4, r1
   5cfe8:	mov	r7, r2
   5cfec:	beq	5d180 <fputs@plt+0x5886c>
   5cff0:	cmp	r2, #0
   5cff4:	beq	5d160 <fputs@plt+0x5884c>
   5cff8:	ldrb	r3, [r2]
   5cffc:	cmp	r3, #46	; 0x2e
   5d000:	bne	5d140 <fputs@plt+0x5882c>
   5d004:	bl	50718 <fputs@plt+0x4be04>
   5d008:	cmp	r0, #0
   5d00c:	mov	r0, r6
   5d010:	bne	5d0b0 <fputs@plt+0x5879c>
   5d014:	bl	54d34 <fputs@plt+0x50420>
   5d018:	cmp	r0, #0
   5d01c:	mov	r0, r6
   5d020:	bne	5d070 <fputs@plt+0x5875c>
   5d024:	bl	42a8 <strlen@plt>
   5d028:	mov	r5, r0
   5d02c:	mov	r0, r7
   5d030:	bl	42a8 <strlen@plt>
   5d034:	add	r0, r0, #1
   5d038:	add	r0, r0, r5, lsl #2
   5d03c:	bl	4500 <malloc@plt>
   5d040:	subs	r9, r0, #0
   5d044:	beq	5d0a8 <fputs@plt+0x58794>
   5d048:	cmp	r4, #1
   5d04c:	bls	5d0c0 <fputs@plt+0x587ac>
   5d050:	ldr	r0, [pc, #328]	; 5d1a0 <fputs@plt+0x5888c>
   5d054:	mov	r2, #254	; 0xfe
   5d058:	ldr	r1, [pc, #324]	; 5d1a4 <fputs@plt+0x58890>
   5d05c:	ldr	r3, [pc, #324]	; 5d1a8 <fputs@plt+0x58894>
   5d060:	add	r0, pc, r0
   5d064:	add	r1, pc, r1
   5d068:	add	r3, pc, r3
   5d06c:	bl	5ac34 <fputs@plt+0x56320>
   5d070:	ldr	r1, [pc, #308]	; 5d1ac <fputs@plt+0x58898>
   5d074:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   5d078:	add	r1, pc, r1
   5d07c:	b	5cea0 <fputs@plt+0x5858c>
   5d080:	mov	r4, r9
   5d084:	mov	r0, r6
   5d088:	bl	5cf70 <fputs@plt+0x5865c>
   5d08c:	cmp	r0, #0
   5d090:	movge	r3, #0
   5d094:	strbge	r3, [r4]
   5d098:	bge	5d0a8 <fputs@plt+0x58794>
   5d09c:	mov	r0, r4
   5d0a0:	mov	r1, r7
   5d0a4:	bl	4398 <strcpy@plt>
   5d0a8:	mov	r0, r9
   5d0ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5d0b0:	ldr	r1, [pc, #248]	; 5d1b0 <fputs@plt+0x5889c>
   5d0b4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   5d0b8:	add	r1, pc, r1
   5d0bc:	b	5cea0 <fputs@plt+0x5858c>
   5d0c0:	beq	5d134 <fputs@plt+0x58820>
   5d0c4:	ldr	r8, [pc, #232]	; 5d1b4 <fputs@plt+0x588a0>
   5d0c8:	add	r8, pc, r8
   5d0cc:	ldrb	r1, [r6]
   5d0d0:	cmp	r1, #0
   5d0d4:	beq	5d080 <fputs@plt+0x5876c>
   5d0d8:	add	r5, r6, #1
   5d0dc:	mov	r4, r9
   5d0e0:	mov	sl, #45	; 0x2d
   5d0e4:	b	5d100 <fputs@plt+0x587ec>
   5d0e8:	ldrb	r3, [r5, #-1]
   5d0ec:	add	r4, r4, #1
   5d0f0:	strb	r3, [r4, #-1]
   5d0f4:	ldrb	r1, [r5], #1
   5d0f8:	cmp	r1, #0
   5d0fc:	beq	5d084 <fputs@plt+0x58770>
   5d100:	cmp	r1, #47	; 0x2f
   5d104:	strbeq	sl, [r4]
   5d108:	addeq	r4, r4, #1
   5d10c:	beq	5d0f4 <fputs@plt+0x587e0>
   5d110:	mov	r0, r8
   5d114:	bl	3f9c <strchr@plt>
   5d118:	cmp	r0, #0
   5d11c:	bne	5d0e8 <fputs@plt+0x587d4>
   5d120:	mov	r1, r4
   5d124:	ldrb	r0, [r5, #-1]
   5d128:	bl	5cbf8 <fputs@plt+0x582e4>
   5d12c:	mov	r4, r0
   5d130:	b	5d0f4 <fputs@plt+0x587e0>
   5d134:	ldr	r8, [pc, #124]	; 5d1b8 <fputs@plt+0x588a4>
   5d138:	add	r8, pc, r8
   5d13c:	b	5d0cc <fputs@plt+0x587b8>
   5d140:	ldr	r0, [pc, #116]	; 5d1bc <fputs@plt+0x588a8>
   5d144:	mov	r2, #520	; 0x208
   5d148:	ldr	r1, [pc, #112]	; 5d1c0 <fputs@plt+0x588ac>
   5d14c:	ldr	r3, [pc, #112]	; 5d1c4 <fputs@plt+0x588b0>
   5d150:	add	r0, pc, r0
   5d154:	add	r1, pc, r1
   5d158:	add	r3, pc, r3
   5d15c:	bl	5ac34 <fputs@plt+0x56320>
   5d160:	ldr	r0, [pc, #96]	; 5d1c8 <fputs@plt+0x588b4>
   5d164:	movw	r2, #519	; 0x207
   5d168:	ldr	r1, [pc, #92]	; 5d1cc <fputs@plt+0x588b8>
   5d16c:	ldr	r3, [pc, #92]	; 5d1d0 <fputs@plt+0x588bc>
   5d170:	add	r0, pc, r0
   5d174:	add	r1, pc, r1
   5d178:	add	r3, pc, r3
   5d17c:	bl	5ac34 <fputs@plt+0x56320>
   5d180:	ldr	r0, [pc, #76]	; 5d1d4 <fputs@plt+0x588c0>
   5d184:	movw	r2, #518	; 0x206
   5d188:	ldr	r1, [pc, #72]	; 5d1d8 <fputs@plt+0x588c4>
   5d18c:	ldr	r3, [pc, #72]	; 5d1dc <fputs@plt+0x588c8>
   5d190:	add	r0, pc, r0
   5d194:	add	r1, pc, r1
   5d198:	add	r3, pc, r3
   5d19c:	bl	5ac34 <fputs@plt+0x56320>
   5d1a0:	andeq	r8, r1, ip, asr r1
   5d1a4:	andeq	r7, r1, r8, lsr #31
   5d1a8:	andeq	r8, r1, r8, ror #8
   5d1ac:	andeq	r8, r1, ip, lsr r1
   5d1b0:	strdeq	r8, [r1], -r4
   5d1b4:	andeq	r7, r1, r4, lsr #31
   5d1b8:	andeq	r8, r1, r8, lsr #32
   5d1bc:	andeq	r7, r1, r8, asr #31
   5d1c0:			; <UNDEFINED> instruction: 0x00017eb8
   5d1c4:	andeq	r8, r1, r8, asr r3
   5d1c8:	muleq	r1, ip, fp
   5d1cc:	muleq	r1, r8, lr
   5d1d0:	andeq	r8, r1, r8, lsr r3
   5d1d4:	andeq	r8, r0, r8, lsr #12
   5d1d8:	andeq	r7, r1, r8, ror lr
   5d1dc:	andeq	r8, r1, r8, lsl r3
   5d1e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d1e4:	subs	r4, r0, #0
   5d1e8:	sub	sp, sp, #20
   5d1ec:	str	r1, [sp, #8]
   5d1f0:	str	r2, [sp, #12]
   5d1f4:	beq	5d380 <fputs@plt+0x58a6c>
   5d1f8:	ldr	r3, [sp, #8]
   5d1fc:	cmp	r3, #0
   5d200:	beq	5d360 <fputs@plt+0x58a4c>
   5d204:	bl	42a8 <strlen@plt>
   5d208:	mov	r7, r0
   5d20c:	add	r0, r0, #1
   5d210:	bl	4500 <malloc@plt>
   5d214:	subs	r6, r0, #0
   5d218:	beq	5d344 <fputs@plt+0x58a30>
   5d21c:	ldr	r3, [pc, #380]	; 5d3a0 <fputs@plt+0x58a8c>
   5d220:	mov	r5, r6
   5d224:	add	r3, pc, r3
   5d228:	str	r3, [sp, #4]
   5d22c:	b	5d238 <fputs@plt+0x58924>
   5d230:	strb	r8, [r5]
   5d234:	add	r5, r5, #1
   5d238:	ldrb	r8, [r4]
   5d23c:	cmp	r8, #0
   5d240:	beq	5d30c <fputs@plt+0x589f8>
   5d244:	cmp	r8, #64	; 0x40
   5d248:	addne	r4, r4, #1
   5d24c:	bne	5d230 <fputs@plt+0x5891c>
   5d250:	add	r9, r4, #1
   5d254:	ldr	r1, [sp, #4]
   5d258:	mov	r0, r9
   5d25c:	bl	46f8 <strspn@plt>
   5d260:	subs	r1, r0, #0
   5d264:	beq	5d278 <fputs@plt+0x58964>
   5d268:	add	r3, r4, r1
   5d26c:	ldrb	r3, [r3, #1]
   5d270:	cmp	r3, #64	; 0x40
   5d274:	beq	5d280 <fputs@plt+0x5896c>
   5d278:	mov	r4, r9
   5d27c:	b	5d230 <fputs@plt+0x5891c>
   5d280:	mov	r0, r9
   5d284:	bl	4098 <__strndup@plt>
   5d288:	subs	sl, r0, #0
   5d28c:	beq	5d31c <fputs@plt+0x58a08>
   5d290:	ldr	r1, [sp, #12]
   5d294:	ldr	r3, [sp, #8]
   5d298:	blx	r3
   5d29c:	subs	r8, r0, #0
   5d2a0:	beq	5d320 <fputs@plt+0x58a0c>
   5d2a4:	mov	r0, sl
   5d2a8:	rsb	r5, r6, r5
   5d2ac:	bl	42a8 <strlen@plt>
   5d2b0:	add	r9, r0, #2
   5d2b4:	mov	r0, r8
   5d2b8:	bl	42a8 <strlen@plt>
   5d2bc:	add	r7, r0, r7
   5d2c0:	mov	r0, r6
   5d2c4:	rsb	r7, r9, r7
   5d2c8:	add	r1, r7, #1
   5d2cc:	bl	47a0 <realloc@plt>
   5d2d0:	subs	fp, r0, #0
   5d2d4:	beq	5d320 <fputs@plt+0x58a0c>
   5d2d8:	mov	r1, r8
   5d2dc:	add	r0, fp, r5
   5d2e0:	bl	3ff0 <stpcpy@plt>
   5d2e4:	add	r4, r4, r9
   5d2e8:	mov	r6, fp
   5d2ec:	mov	r5, r0
   5d2f0:	mov	r0, r8
   5d2f4:	bl	4140 <free@plt>
   5d2f8:	mov	r0, sl
   5d2fc:	bl	4140 <free@plt>
   5d300:	ldrb	r8, [r4]
   5d304:	cmp	r8, #0
   5d308:	bne	5d244 <fputs@plt+0x58930>
   5d30c:	mov	r0, r6
   5d310:	strb	r8, [r5]
   5d314:	add	sp, sp, #20
   5d318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d31c:	mov	r8, sl
   5d320:	mov	r0, r8
   5d324:	bl	4140 <free@plt>
   5d328:	mov	r0, sl
   5d32c:	bl	4140 <free@plt>
   5d330:	mov	r0, r6
   5d334:	bl	4140 <free@plt>
   5d338:	mov	r0, #0
   5d33c:	add	sp, sp, #20
   5d340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d344:	mov	r0, r6
   5d348:	b	5d33c <fputs@plt+0x58a28>
   5d34c:	mov	r4, r0
   5d350:	mov	r0, sl
   5d354:	bl	4140 <free@plt>
   5d358:	mov	r0, r4
   5d35c:	bl	4818 <_Unwind_Resume@plt>
   5d360:	ldr	r0, [pc, #60]	; 5d3a4 <fputs@plt+0x58a90>
   5d364:	mov	r2, #62	; 0x3e
   5d368:	ldr	r1, [pc, #56]	; 5d3a8 <fputs@plt+0x58a94>
   5d36c:	ldr	r3, [pc, #56]	; 5d3ac <fputs@plt+0x58a98>
   5d370:	add	r0, pc, r0
   5d374:	add	r1, pc, r1
   5d378:	add	r3, pc, r3
   5d37c:	bl	5ac34 <fputs@plt+0x56320>
   5d380:	ldr	r0, [pc, #40]	; 5d3b0 <fputs@plt+0x58a9c>
   5d384:	mov	r2, #61	; 0x3d
   5d388:	ldr	r1, [pc, #36]	; 5d3b4 <fputs@plt+0x58aa0>
   5d38c:	ldr	r3, [pc, #36]	; 5d3b8 <fputs@plt+0x58aa4>
   5d390:	add	r0, pc, r0
   5d394:	add	r1, pc, r1
   5d398:	add	r3, pc, r3
   5d39c:	bl	5ac34 <fputs@plt+0x56320>
   5d3a0:			; <UNDEFINED> instruction: 0x00017cbc
   5d3a4:			; <UNDEFINED> instruction: 0x000181bc
   5d3a8:	muleq	r1, ip, r1
   5d3ac:			; <UNDEFINED> instruction: 0x000181bc
   5d3b0:	muleq	r0, r8, sp
   5d3b4:	andeq	r8, r1, ip, ror r1
   5d3b8:	muleq	r1, ip, r1
   5d3bc:	ldr	ip, [pc, #552]	; 5d5ec <fputs@plt+0x58cd8>
   5d3c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5d3c4:	mov	r6, r2
   5d3c8:	ldr	r2, [pc, #544]	; 5d5f0 <fputs@plt+0x58cdc>
   5d3cc:	add	ip, pc, ip
   5d3d0:	mov	r7, r3
   5d3d4:	sub	sp, sp, #40	; 0x28
   5d3d8:	mov	r3, ip
   5d3dc:	mov	r4, r0
   5d3e0:	ldr	r8, [ip, r2]
   5d3e4:	mov	r0, r6
   5d3e8:	mov	r5, r1
   5d3ec:	ldr	sl, [sp, #72]	; 0x48
   5d3f0:	ldr	r9, [sp, #76]	; 0x4c
   5d3f4:	ldr	r3, [r8]
   5d3f8:	str	r3, [sp, #36]	; 0x24
   5d3fc:	bl	5ba40 <fputs@plt+0x5712c>
   5d400:	cmp	r0, #0
   5d404:	beq	5d4b4 <fputs@plt+0x58ba0>
   5d408:	cmp	r7, #0
   5d40c:	beq	5d420 <fputs@plt+0x58b0c>
   5d410:	mov	r0, r7
   5d414:	bl	5ba40 <fputs@plt+0x5712c>
   5d418:	cmp	r0, #0
   5d41c:	beq	5d520 <fputs@plt+0x58c0c>
   5d420:	ldr	r5, [sl]
   5d424:	add	r4, r5, #8
   5d428:	b	5d44c <fputs@plt+0x58b38>
   5d42c:	mov	r0, r6
   5d430:	str	r4, [sp, #32]
   5d434:	bl	489c <strcmp@plt>
   5d438:	add	r4, r4, #8
   5d43c:	ldr	sl, [r5, #4]
   5d440:	add	r5, r5, #8
   5d444:	cmp	r0, #0
   5d448:	beq	5d48c <fputs@plt+0x58b78>
   5d44c:	sub	r1, r4, #4
   5d450:	str	r1, [sp, #32]
   5d454:	ldr	r1, [r4, #-8]
   5d458:	cmp	r1, #0
   5d45c:	bne	5d42c <fputs@plt+0x58b18>
   5d460:	mov	r0, r7
   5d464:	str	r1, [sp, #28]
   5d468:	bl	4140 <free@plt>
   5d46c:	ldr	r1, [sp, #28]
   5d470:	mov	r0, r1
   5d474:	ldr	r2, [sp, #36]	; 0x24
   5d478:	ldr	r3, [r8]
   5d47c:	cmp	r2, r3
   5d480:	bne	5d5a8 <fputs@plt+0x58c94>
   5d484:	add	sp, sp, #40	; 0x28
   5d488:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5d48c:	ldr	r0, [sl]
   5d490:	bl	4140 <free@plt>
   5d494:	cmp	r9, #0
   5d498:	str	r7, [sl]
   5d49c:	moveq	r0, #1
   5d4a0:	ldrne	r3, [r9]
   5d4a4:	movne	r0, #1
   5d4a8:	addne	r3, r3, r0
   5d4ac:	strne	r3, [r9]
   5d4b0:	b	5d474 <fputs@plt+0x58b60>
   5d4b4:	mov	r0, r6
   5d4b8:	bl	5bab8 <fputs@plt+0x571a4>
   5d4bc:	mov	r6, r0
   5d4c0:	bl	5b610 <fputs@plt+0x56cfc>
   5d4c4:	cmp	r0, #2
   5d4c8:	ble	5d510 <fputs@plt+0x58bfc>
   5d4cc:	cmp	r4, #0
   5d4d0:	beq	5d590 <fputs@plt+0x58c7c>
   5d4d4:	ldr	r2, [pc, #280]	; 5d5f4 <fputs@plt+0x58ce0>
   5d4d8:	mov	r0, #3
   5d4dc:	ldr	ip, [pc, #276]	; 5d5f8 <fputs@plt+0x58ce4>
   5d4e0:	mov	r1, #0
   5d4e4:	add	r2, pc, r2
   5d4e8:	str	r2, [sp, #4]
   5d4ec:	ldr	r2, [pc, #264]	; 5d5fc <fputs@plt+0x58ce8>
   5d4f0:	add	ip, pc, ip
   5d4f4:	str	r4, [sp, #8]
   5d4f8:	movw	r3, #502	; 0x1f6
   5d4fc:	str	r5, [sp, #12]
   5d500:	add	r2, pc, r2
   5d504:	str	r6, [sp, #16]
   5d508:	str	ip, [sp]
   5d50c:	bl	5ae90 <fputs@plt+0x5657c>
   5d510:	mov	r0, r6
   5d514:	bl	4140 <free@plt>
   5d518:	mvn	r0, #21
   5d51c:	b	5d474 <fputs@plt+0x58b60>
   5d520:	mov	r0, r7
   5d524:	bl	5bab8 <fputs@plt+0x571a4>
   5d528:	mov	r7, r0
   5d52c:	bl	5b610 <fputs@plt+0x56cfc>
   5d530:	cmp	r0, #2
   5d534:	ble	5d580 <fputs@plt+0x58c6c>
   5d538:	cmp	r4, #0
   5d53c:	beq	5d59c <fputs@plt+0x58c88>
   5d540:	ldr	r2, [pc, #184]	; 5d600 <fputs@plt+0x58cec>
   5d544:	mov	r0, #3
   5d548:	ldr	ip, [pc, #180]	; 5d604 <fputs@plt+0x58cf0>
   5d54c:	mov	r1, #0
   5d550:	add	r2, pc, r2
   5d554:	str	r2, [sp, #4]
   5d558:	ldr	r2, [pc, #168]	; 5d608 <fputs@plt+0x58cf4>
   5d55c:	add	ip, pc, ip
   5d560:	str	r4, [sp, #8]
   5d564:	movw	r3, #510	; 0x1fe
   5d568:	str	r5, [sp, #12]
   5d56c:	add	r2, pc, r2
   5d570:	str	r6, [sp, #16]
   5d574:	str	r7, [sp, #20]
   5d578:	str	ip, [sp]
   5d57c:	bl	5ae90 <fputs@plt+0x5657c>
   5d580:	mov	r0, r7
   5d584:	bl	4140 <free@plt>
   5d588:	mvn	r0, #21
   5d58c:	b	5d474 <fputs@plt+0x58b60>
   5d590:	ldr	r4, [pc, #116]	; 5d60c <fputs@plt+0x58cf8>
   5d594:	add	r4, pc, r4
   5d598:	b	5d4d4 <fputs@plt+0x58bc0>
   5d59c:	ldr	r4, [pc, #108]	; 5d610 <fputs@plt+0x58cfc>
   5d5a0:	add	r4, pc, r4
   5d5a4:	b	5d540 <fputs@plt+0x58c2c>
   5d5a8:	bl	453c <__stack_chk_fail@plt>
   5d5ac:	mov	r4, r0
   5d5b0:	mov	r0, r6
   5d5b4:	bl	4140 <free@plt>
   5d5b8:	mov	r0, r4
   5d5bc:	bl	4818 <_Unwind_Resume@plt>
   5d5c0:	mov	r4, r0
   5d5c4:	mov	r6, #0
   5d5c8:	b	5d5b0 <fputs@plt+0x58c9c>
   5d5cc:	mov	r4, r0
   5d5d0:	mov	r0, r7
   5d5d4:	bl	4140 <free@plt>
   5d5d8:	mov	r0, r4
   5d5dc:	bl	4818 <_Unwind_Resume@plt>
   5d5e0:	mov	r4, r0
   5d5e4:	mov	r7, #0
   5d5e8:	b	5d5d0 <fputs@plt+0x58cbc>
   5d5ec:	andeq	lr, r2, r4, asr #15
   5d5f0:	andeq	r0, r0, r0, lsr r4
   5d5f4:	strheq	r8, [r1], -r0
   5d5f8:	andeq	r8, r1, ip, ror r0
   5d5fc:	andeq	r8, r1, r0, lsl #1
   5d600:	andeq	r8, r1, r0, ror r0
   5d604:	andeq	r8, r1, r0, lsl r0
   5d608:	andeq	r8, r1, r4, lsl r0
   5d60c:	andeq	fp, r0, r4, asr #8
   5d610:	andeq	fp, r0, r8, lsr r4
   5d614:	ldr	r3, [pc, #484]	; 5d800 <fputs@plt+0x58eec>
   5d618:	ldr	ip, [pc, #484]	; 5d804 <fputs@plt+0x58ef0>
   5d61c:	add	r3, pc, r3
   5d620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d624:	subs	r8, r0, #0
   5d628:	ldr	r9, [r3, ip]
   5d62c:	sub	sp, sp, #116	; 0x74
   5d630:	mov	sl, r1
   5d634:	mov	fp, r2
   5d638:	ldr	r3, [r9]
   5d63c:	str	r3, [sp, #108]	; 0x6c
   5d640:	beq	5d7b4 <fputs@plt+0x58ea0>
   5d644:	cmp	r1, #0
   5d648:	beq	5d794 <fputs@plt+0x58e80>
   5d64c:	bl	3da4 <fileno@plt>
   5d650:	mov	r2, sp
   5d654:	mov	r1, r0
   5d658:	mov	r0, #3
   5d65c:	bl	40d4 <__fxstat64@plt>
   5d660:	cmp	r0, #0
   5d664:	blt	5d768 <fputs@plt+0x58e54>
   5d668:	ldr	r3, [sp, #16]
   5d66c:	and	r3, r3, #61440	; 0xf000
   5d670:	cmp	r3, #32768	; 0x8000
   5d674:	movne	r4, #2048	; 0x800
   5d678:	beq	5d730 <fputs@plt+0x58e1c>
   5d67c:	mov	r7, #0
   5d680:	mov	r5, r7
   5d684:	b	5d6bc <fputs@plt+0x58da8>
   5d688:	add	r7, r6, r5
   5d68c:	mov	r1, #1
   5d690:	rsb	r2, r5, r4
   5d694:	mov	r3, r8
   5d698:	mov	r0, r7
   5d69c:	bl	4758 <fread@plt>
   5d6a0:	cmp	r0, #0
   5d6a4:	beq	5d6fc <fputs@plt+0x58de8>
   5d6a8:	lsl	r4, r4, #1
   5d6ac:	add	r5, r5, r0
   5d6b0:	cmp	r4, #4194304	; 0x400000
   5d6b4:	bhi	5d728 <fputs@plt+0x58e14>
   5d6b8:	mov	r7, r6
   5d6bc:	mov	r0, r7
   5d6c0:	add	r1, r4, #1
   5d6c4:	bl	47a0 <realloc@plt>
   5d6c8:	subs	r6, r0, #0
   5d6cc:	bne	5d688 <fputs@plt+0x58d74>
   5d6d0:	mov	r6, r7
   5d6d4:	mvn	r4, #11
   5d6d8:	mov	r0, r6
   5d6dc:	bl	4140 <free@plt>
   5d6e0:	ldr	r2, [sp, #108]	; 0x6c
   5d6e4:	ldr	r3, [r9]
   5d6e8:	mov	r0, r4
   5d6ec:	cmp	r2, r3
   5d6f0:	bne	5d790 <fputs@plt+0x58e7c>
   5d6f4:	add	sp, sp, #116	; 0x74
   5d6f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5d6fc:	mov	r0, r8
   5d700:	bl	4794 <ferror@plt>
   5d704:	subs	r4, r0, #0
   5d708:	bne	5d758 <fputs@plt+0x58e44>
   5d70c:	cmp	fp, #0
   5d710:	strb	r4, [r7]
   5d714:	str	r6, [sl]
   5d718:	beq	5d77c <fputs@plt+0x58e68>
   5d71c:	str	r5, [fp]
   5d720:	mov	r6, r4
   5d724:	b	5d6d8 <fputs@plt+0x58dc4>
   5d728:	mvn	r4, #6
   5d72c:	b	5d6d8 <fputs@plt+0x58dc4>
   5d730:	ldrd	r4, [sp, #48]	; 0x30
   5d734:	mov	r6, #4194304	; 0x400000
   5d738:	mov	r7, #0
   5d73c:	cmp	r6, r4
   5d740:	sbcs	r3, r7, r5
   5d744:	blt	5d784 <fputs@plt+0x58e70>
   5d748:	cmp	r4, #1
   5d74c:	sbcs	r3, r5, #0
   5d750:	movlt	r4, #2048	; 0x800
   5d754:	b	5d67c <fputs@plt+0x58d68>
   5d758:	bl	48cc <__errno_location@plt>
   5d75c:	ldr	r4, [r0]
   5d760:	rsb	r4, r4, #0
   5d764:	b	5d6d8 <fputs@plt+0x58dc4>
   5d768:	bl	48cc <__errno_location@plt>
   5d76c:	mov	r6, #0
   5d770:	ldr	r4, [r0]
   5d774:	rsb	r4, r4, #0
   5d778:	b	5d6d8 <fputs@plt+0x58dc4>
   5d77c:	mov	r6, r4
   5d780:	b	5d6d8 <fputs@plt+0x58dc4>
   5d784:	mov	r6, #0
   5d788:	mvn	r4, #6
   5d78c:	b	5d6d8 <fputs@plt+0x58dc4>
   5d790:	bl	453c <__stack_chk_fail@plt>
   5d794:	ldr	r0, [pc, #108]	; 5d808 <fputs@plt+0x58ef4>
   5d798:	mov	r2, #131	; 0x83
   5d79c:	ldr	r1, [pc, #104]	; 5d80c <fputs@plt+0x58ef8>
   5d7a0:	ldr	r3, [pc, #104]	; 5d810 <fputs@plt+0x58efc>
   5d7a4:	add	r0, pc, r0
   5d7a8:	add	r1, pc, r1
   5d7ac:	add	r3, pc, r3
   5d7b0:	bl	5ac34 <fputs@plt+0x56320>
   5d7b4:	ldr	r0, [pc, #88]	; 5d814 <fputs@plt+0x58f00>
   5d7b8:	mov	r2, #130	; 0x82
   5d7bc:	ldr	r1, [pc, #84]	; 5d818 <fputs@plt+0x58f04>
   5d7c0:	ldr	r3, [pc, #84]	; 5d81c <fputs@plt+0x58f08>
   5d7c4:	add	r0, pc, r0
   5d7c8:	add	r1, pc, r1
   5d7cc:	add	r3, pc, r3
   5d7d0:	bl	5ac34 <fputs@plt+0x56320>
   5d7d4:	mov	r4, r0
   5d7d8:	mov	r0, r6
   5d7dc:	bl	4140 <free@plt>
   5d7e0:	mov	r0, r4
   5d7e4:	bl	4818 <_Unwind_Resume@plt>
   5d7e8:	mov	r4, r0
   5d7ec:	mov	r6, sl
   5d7f0:	b	5d7d8 <fputs@plt+0x58ec4>
   5d7f4:	mov	r4, r0
   5d7f8:	mov	r6, r8
   5d7fc:	b	5d7d8 <fputs@plt+0x58ec4>
   5d800:	andeq	lr, r2, r4, ror r5
   5d804:	andeq	r0, r0, r0, lsr r4
   5d808:	andeq	pc, r0, r4, lsl #18
   5d80c:	ldrdeq	r7, [r1], -r8
   5d810:	andeq	r7, r1, r0, lsr #29
   5d814:	andeq	r4, r1, r0, lsr lr
   5d818:			; <UNDEFINED> instruction: 0x00017db8
   5d81c:	andeq	r7, r1, r0, lsl #29
   5d820:	cmp	r0, #0
   5d824:	push	{r4, r5, r6, lr}
   5d828:	mov	r4, r1
   5d82c:	mov	r6, r2
   5d830:	beq	5d8a4 <fputs@plt+0x58f90>
   5d834:	cmp	r1, #0
   5d838:	beq	5d884 <fputs@plt+0x58f70>
   5d83c:	ldr	r1, [pc, #148]	; 5d8d8 <fputs@plt+0x58fc4>
   5d840:	add	r1, pc, r1
   5d844:	bl	4314 <fopen64@plt>
   5d848:	subs	r5, r0, #0
   5d84c:	beq	5d870 <fputs@plt+0x58f5c>
   5d850:	mov	r1, r4
   5d854:	mov	r2, r6
   5d858:	bl	5d614 <fputs@plt+0x58d00>
   5d85c:	mov	r4, r0
   5d860:	mov	r0, r5
   5d864:	bl	3f48 <fclose@plt>
   5d868:	mov	r0, r4
   5d86c:	pop	{r4, r5, r6, pc}
   5d870:	bl	48cc <__errno_location@plt>
   5d874:	ldr	r4, [r0]
   5d878:	rsb	r4, r4, #0
   5d87c:	mov	r0, r4
   5d880:	pop	{r4, r5, r6, pc}
   5d884:	ldr	r0, [pc, #80]	; 5d8dc <fputs@plt+0x58fc8>
   5d888:	mov	r2, #192	; 0xc0
   5d88c:	ldr	r1, [pc, #76]	; 5d8e0 <fputs@plt+0x58fcc>
   5d890:	ldr	r3, [pc, #76]	; 5d8e4 <fputs@plt+0x58fd0>
   5d894:	add	r0, pc, r0
   5d898:	add	r1, pc, r1
   5d89c:	add	r3, pc, r3
   5d8a0:	bl	5ac34 <fputs@plt+0x56320>
   5d8a4:	ldr	r0, [pc, #60]	; 5d8e8 <fputs@plt+0x58fd4>
   5d8a8:	mov	r2, #191	; 0xbf
   5d8ac:	ldr	r1, [pc, #56]	; 5d8ec <fputs@plt+0x58fd8>
   5d8b0:	ldr	r3, [pc, #56]	; 5d8f0 <fputs@plt+0x58fdc>
   5d8b4:	add	r0, pc, r0
   5d8b8:	add	r1, pc, r1
   5d8bc:	add	r3, pc, r3
   5d8c0:	bl	5ac34 <fputs@plt+0x56320>
   5d8c4:	mov	r4, r0
   5d8c8:	mov	r0, r5
   5d8cc:	bl	3f48 <fclose@plt>
   5d8d0:	mov	r0, r4
   5d8d4:	bl	4818 <_Unwind_Resume@plt>
   5d8d8:	andeq	r2, r1, ip, asr #20
   5d8dc:	andeq	pc, r0, r4, lsl r8	; <UNPREDICTABLE>
   5d8e0:	andeq	r7, r1, r8, ror #25
   5d8e4:	ldrdeq	r7, [r1], -ip
   5d8e8:	andeq	r4, r1, r0, lsl r7
   5d8ec:	andeq	r7, r1, r8, asr #25
   5d8f0:			; <UNDEFINED> instruction: 0x00017dbc
   5d8f4:	ldr	ip, [pc, #1512]	; 5dee4 <fputs@plt+0x595d0>
   5d8f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5d8fc:	add	ip, pc, ip
   5d900:	sub	sp, sp, #84	; 0x54
   5d904:	ldr	lr, [pc, #1500]	; 5dee8 <fputs@plt+0x595d4>
   5d908:	subs	r8, r2, #0
   5d90c:	mov	r2, #0
   5d910:	str	r3, [sp, #20]
   5d914:	mov	r3, ip
   5d918:	ldr	ip, [sp, #120]	; 0x78
   5d91c:	str	r1, [sp, #16]
   5d920:	str	ip, [sp, #24]
   5d924:	ldr	lr, [r3, lr]
   5d928:	ldr	r3, [sp, #124]	; 0x7c
   5d92c:	str	r2, [sp, #56]	; 0x38
   5d930:	str	lr, [sp, #36]	; 0x24
   5d934:	str	r3, [sp, #28]
   5d938:	ldr	r3, [lr]
   5d93c:	str	r2, [sp, #60]	; 0x3c
   5d940:	str	r2, [sp, #64]	; 0x40
   5d944:	str	r3, [sp, #76]	; 0x4c
   5d948:	str	r2, [sp, #68]	; 0x44
   5d94c:	str	r2, [sp, #72]	; 0x48
   5d950:	beq	5dec0 <fputs@plt+0x595ac>
   5d954:	cmp	r0, #0
   5d958:	beq	5de6c <fputs@plt+0x59558>
   5d95c:	add	r1, sp, #56	; 0x38
   5d960:	bl	5d614 <fputs@plt+0x58d00>
   5d964:	cmp	r0, #0
   5d968:	blt	5de9c <fputs@plt+0x59588>
   5d96c:	ldr	r6, [sp, #56]	; 0x38
   5d970:	ldrb	r4, [r6]
   5d974:	cmp	r4, #0
   5d978:	beq	5da94 <fputs@plt+0x59180>
   5d97c:	ldr	r1, [pc, #1384]	; 5deec <fputs@plt+0x595d8>
   5d980:	mov	r5, #0
   5d984:	ldr	r2, [pc, #1380]	; 5def0 <fputs@plt+0x595dc>
   5d988:	mov	r7, r5
   5d98c:	add	r1, pc, r1
   5d990:	ldr	r3, [pc, #1372]	; 5def4 <fputs@plt+0x595e0>
   5d994:	str	r1, [sp, #40]	; 0x28
   5d998:	mov	sl, r5
   5d99c:	ldr	ip, [pc, #1364]	; 5def8 <fputs@plt+0x595e4>
   5d9a0:	mov	r9, #1
   5d9a4:	ldr	r1, [pc, #1360]	; 5defc <fputs@plt+0x595e8>
   5d9a8:	add	r2, pc, r2
   5d9ac:	mvn	fp, #0
   5d9b0:	add	r3, pc, r3
   5d9b4:	add	ip, pc, ip
   5d9b8:	add	r1, pc, r1
   5d9bc:	str	r2, [sp, #48]	; 0x30
   5d9c0:	str	r3, [sp, #44]	; 0x2c
   5d9c4:	str	ip, [sp, #32]
   5d9c8:	str	r1, [sp, #52]	; 0x34
   5d9cc:	str	fp, [sp, #12]
   5d9d0:	cmp	r5, #10
   5d9d4:	addls	pc, pc, r5, lsl #2
   5d9d8:	b	5da20 <fputs@plt+0x5910c>
   5d9dc:	b	5da08 <fputs@plt+0x590f4>
   5d9e0:	b	5db58 <fputs@plt+0x59244>
   5d9e4:	b	5dc1c <fputs@plt+0x59308>
   5d9e8:	b	5db7c <fputs@plt+0x59268>
   5d9ec:	b	5dc50 <fputs@plt+0x5933c>
   5d9f0:	b	5db40 <fputs@plt+0x5922c>
   5d9f4:	b	5db08 <fputs@plt+0x591f4>
   5d9f8:	b	5daf0 <fputs@plt+0x591dc>
   5d9fc:	b	5db24 <fputs@plt+0x59210>
   5da00:	b	5dac8 <fputs@plt+0x591b4>
   5da04:	b	5da1c <fputs@plt+0x59108>
   5da08:	ldr	r0, [sp, #32]
   5da0c:	mov	r1, r4
   5da10:	bl	3f9c <strchr@plt>
   5da14:	cmp	r0, #0
   5da18:	beq	5dddc <fputs@plt+0x594c8>
   5da1c:	mov	r5, #9
   5da20:	ldrb	r4, [r6, #1]!
   5da24:	cmp	r4, #0
   5da28:	bne	5d9d0 <fputs@plt+0x590bc>
   5da2c:	sub	r3, r5, #2
   5da30:	cmp	r3, #6
   5da34:	bhi	5da94 <fputs@plt+0x59180>
   5da38:	ldr	r3, [sp, #60]	; 0x3c
   5da3c:	strb	r4, [r3, sl]
   5da40:	ldr	r3, [sp, #72]	; 0x48
   5da44:	cmp	r3, #0
   5da48:	strbne	r4, [r3, r7]
   5da4c:	cmp	r5, #3
   5da50:	beq	5de80 <fputs@plt+0x5956c>
   5da54:	cmn	fp, #1
   5da58:	ldr	ip, [sp, #24]
   5da5c:	ldr	r0, [sp, #16]
   5da60:	mov	r1, r9
   5da64:	ldrne	r3, [sp, #60]	; 0x3c
   5da68:	movne	r2, #0
   5da6c:	strbne	r2, [r3, fp]
   5da70:	str	ip, [sp]
   5da74:	ldr	ip, [sp, #28]
   5da78:	ldr	r2, [sp, #60]	; 0x3c
   5da7c:	ldr	r3, [sp, #72]	; 0x48
   5da80:	str	ip, [sp, #4]
   5da84:	ldr	ip, [sp, #20]
   5da88:	blx	ip
   5da8c:	subs	r3, r0, #0
   5da90:	blt	5de28 <fputs@plt+0x59514>
   5da94:	mov	r4, #0
   5da98:	ldr	r0, [sp, #60]	; 0x3c
   5da9c:	bl	4140 <free@plt>
   5daa0:	ldr	r0, [sp, #56]	; 0x38
   5daa4:	bl	4140 <free@plt>
   5daa8:	ldr	r1, [sp, #36]	; 0x24
   5daac:	ldr	r2, [sp, #76]	; 0x4c
   5dab0:	mov	r0, r4
   5dab4:	ldr	r3, [r1]
   5dab8:	cmp	r2, r3
   5dabc:	bne	5dee0 <fputs@plt+0x595cc>
   5dac0:	add	sp, sp, #84	; 0x54
   5dac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5dac8:	cmp	r4, #92	; 0x5c
   5dacc:	moveq	r5, #10
   5dad0:	beq	5da20 <fputs@plt+0x5910c>
   5dad4:	mov	r1, r4
   5dad8:	mov	r0, r8
   5dadc:	bl	3f9c <strchr@plt>
   5dae0:	cmp	r0, #0
   5dae4:	addne	r9, r9, #1
   5dae8:	movne	r5, #0
   5daec:	b	5da20 <fputs@plt+0x5910c>
   5daf0:	cmp	r4, #34	; 0x22
   5daf4:	beq	5dcf0 <fputs@plt+0x593dc>
   5daf8:	cmp	r4, #92	; 0x5c
   5dafc:	bne	5dcc4 <fputs@plt+0x593b0>
   5db00:	mov	r5, #8
   5db04:	b	5da20 <fputs@plt+0x5910c>
   5db08:	mov	r0, r8
   5db0c:	mov	r1, r4
   5db10:	bl	3f9c <strchr@plt>
   5db14:	cmp	r0, #0
   5db18:	beq	5dd7c <fputs@plt+0x59468>
   5db1c:	mov	r5, #5
   5db20:	b	5da20 <fputs@plt+0x5910c>
   5db24:	mov	r0, r8
   5db28:	mov	r1, r4
   5db2c:	bl	3f9c <strchr@plt>
   5db30:	cmp	r0, #0
   5db34:	beq	5ddac <fputs@plt+0x59498>
   5db38:	mov	r5, #7
   5db3c:	b	5da20 <fputs@plt+0x5910c>
   5db40:	cmp	r4, #39	; 0x27
   5db44:	beq	5dcf0 <fputs@plt+0x593dc>
   5db48:	cmp	r4, #92	; 0x5c
   5db4c:	bne	5dcc4 <fputs@plt+0x593b0>
   5db50:	mov	r5, #6
   5db54:	b	5da20 <fputs@plt+0x5910c>
   5db58:	mov	r0, r8
   5db5c:	mov	r1, r4
   5db60:	bl	3f9c <strchr@plt>
   5db64:	cmp	r0, #0
   5db68:	beq	5dcf8 <fputs@plt+0x593e4>
   5db6c:	mov	r5, #0
   5db70:	add	r9, r9, #1
   5db74:	mov	sl, r5
   5db78:	b	5da20 <fputs@plt+0x5910c>
   5db7c:	mov	r0, r8
   5db80:	mov	r1, r4
   5db84:	bl	3f9c <strchr@plt>
   5db88:	cmp	r0, #0
   5db8c:	beq	5dc98 <fputs@plt+0x59384>
   5db90:	ldr	r3, [sp, #60]	; 0x3c
   5db94:	mov	r2, #0
   5db98:	ldr	r1, [sp, #12]
   5db9c:	add	r9, r9, #1
   5dba0:	strb	r2, [r3, sl]
   5dba4:	ldr	r3, [sp, #72]	; 0x48
   5dba8:	cmp	r3, r2
   5dbac:	strbne	r2, [r3, r7]
   5dbb0:	cmn	r1, #1
   5dbb4:	ldrne	r3, [sp, #72]	; 0x48
   5dbb8:	movne	r2, #0
   5dbbc:	strbne	r2, [r3, r1]
   5dbc0:	cmn	fp, #1
   5dbc4:	mov	r1, r9
   5dbc8:	ldrne	r3, [sp, #60]	; 0x3c
   5dbcc:	movne	r2, #0
   5dbd0:	strbne	r2, [r3, fp]
   5dbd4:	ldr	ip, [sp, #24]
   5dbd8:	ldr	r2, [sp, #60]	; 0x3c
   5dbdc:	ldr	r0, [sp, #16]
   5dbe0:	str	ip, [sp]
   5dbe4:	ldr	ip, [sp, #28]
   5dbe8:	ldr	r3, [sp, #72]	; 0x48
   5dbec:	str	ip, [sp, #4]
   5dbf0:	ldr	ip, [sp, #20]
   5dbf4:	blx	ip
   5dbf8:	subs	r3, r0, #0
   5dbfc:	blt	5de28 <fputs@plt+0x59514>
   5dc00:	mov	r3, #0
   5dc04:	str	r3, [sp, #72]	; 0x48
   5dc08:	mov	r5, r3
   5dc0c:	str	r3, [sp, #68]	; 0x44
   5dc10:	mov	r7, r3
   5dc14:	mov	sl, r3
   5dc18:	b	5da20 <fputs@plt+0x5910c>
   5dc1c:	mov	r0, r8
   5dc20:	mov	r1, r4
   5dc24:	bl	3f9c <strchr@plt>
   5dc28:	cmp	r0, #0
   5dc2c:	beq	5dd4c <fputs@plt+0x59438>
   5dc30:	ldr	r3, [sp, #60]	; 0x3c
   5dc34:	mov	r2, #0
   5dc38:	add	r9, r9, #1
   5dc3c:	strb	r2, [r3, sl]
   5dc40:	ldr	r3, [sp, #72]	; 0x48
   5dc44:	cmp	r3, r2
   5dc48:	strbne	r2, [r3, r7]
   5dc4c:	b	5dbc0 <fputs@plt+0x592ac>
   5dc50:	mov	r0, r8
   5dc54:	mov	r1, r4
   5dc58:	bl	3f9c <strchr@plt>
   5dc5c:	cmp	r0, #0
   5dc60:	movne	r5, #3
   5dc64:	bne	5da20 <fputs@plt+0x5910c>
   5dc68:	add	r0, sp, #72	; 0x48
   5dc6c:	add	r1, sp, #68	; 0x44
   5dc70:	add	r2, r7, #2
   5dc74:	mov	r3, #1
   5dc78:	bl	52ca4 <fputs@plt+0x4e390>
   5dc7c:	cmp	r0, #0
   5dc80:	beq	5de24 <fputs@plt+0x59510>
   5dc84:	ldr	r3, [sp, #72]	; 0x48
   5dc88:	mov	r5, #3
   5dc8c:	strb	r4, [r3, r7]
   5dc90:	add	r7, r7, #1
   5dc94:	b	5da20 <fputs@plt+0x5910c>
   5dc98:	cmp	r4, #92	; 0x5c
   5dc9c:	beq	5de38 <fputs@plt+0x59524>
   5dca0:	ldr	r0, [sp, #40]	; 0x28
   5dca4:	mov	r1, r4
   5dca8:	bl	3f9c <strchr@plt>
   5dcac:	cmp	r0, #0
   5dcb0:	beq	5de60 <fputs@plt+0x5954c>
   5dcb4:	ldr	r1, [sp, #12]
   5dcb8:	cmn	r1, #1
   5dcbc:	moveq	r1, r7
   5dcc0:	str	r1, [sp, #12]
   5dcc4:	add	r0, sp, #72	; 0x48
   5dcc8:	add	r1, sp, #68	; 0x44
   5dccc:	add	r2, r7, #2
   5dcd0:	mov	r3, #1
   5dcd4:	bl	52ca4 <fputs@plt+0x4e390>
   5dcd8:	cmp	r0, #0
   5dcdc:	beq	5de24 <fputs@plt+0x59510>
   5dce0:	ldr	r3, [sp, #72]	; 0x48
   5dce4:	strb	r4, [r3, r7]
   5dce8:	add	r7, r7, #1
   5dcec:	b	5da20 <fputs@plt+0x5910c>
   5dcf0:	mov	r5, #2
   5dcf4:	b	5da20 <fputs@plt+0x5910c>
   5dcf8:	cmp	r4, #61	; 0x3d
   5dcfc:	beq	5de48 <fputs@plt+0x59534>
   5dd00:	ldr	r0, [sp, #44]	; 0x2c
   5dd04:	mov	r1, r4
   5dd08:	bl	3f9c <strchr@plt>
   5dd0c:	cmp	r0, #0
   5dd10:	mvneq	fp, #0
   5dd14:	beq	5dd20 <fputs@plt+0x5940c>
   5dd18:	cmn	fp, #1
   5dd1c:	moveq	fp, sl
   5dd20:	add	r0, sp, #60	; 0x3c
   5dd24:	add	r1, sp, #64	; 0x40
   5dd28:	add	r2, sl, #2
   5dd2c:	mov	r3, #1
   5dd30:	bl	52ca4 <fputs@plt+0x4e390>
   5dd34:	cmp	r0, #0
   5dd38:	beq	5de24 <fputs@plt+0x59510>
   5dd3c:	ldr	r3, [sp, #60]	; 0x3c
   5dd40:	strb	r4, [r3, sl]
   5dd44:	add	sl, sl, #1
   5dd48:	b	5da20 <fputs@plt+0x5910c>
   5dd4c:	cmp	r4, #39	; 0x27
   5dd50:	beq	5db1c <fputs@plt+0x59208>
   5dd54:	cmp	r4, #34	; 0x22
   5dd58:	beq	5db38 <fputs@plt+0x59224>
   5dd5c:	cmp	r4, #92	; 0x5c
   5dd60:	beq	5de58 <fputs@plt+0x59544>
   5dd64:	ldr	r0, [sp, #48]	; 0x30
   5dd68:	mov	r1, r4
   5dd6c:	bl	3f9c <strchr@plt>
   5dd70:	cmp	r0, #0
   5dd74:	bne	5da20 <fputs@plt+0x5910c>
   5dd78:	b	5dc68 <fputs@plt+0x59354>
   5dd7c:	add	r0, sp, #72	; 0x48
   5dd80:	add	r1, sp, #68	; 0x44
   5dd84:	add	r2, r7, #2
   5dd88:	mov	r3, #1
   5dd8c:	bl	52ca4 <fputs@plt+0x4e390>
   5dd90:	cmp	r0, #0
   5dd94:	beq	5de24 <fputs@plt+0x59510>
   5dd98:	ldr	r3, [sp, #72]	; 0x48
   5dd9c:	mov	r5, #5
   5dda0:	strb	r4, [r3, r7]
   5dda4:	add	r7, r7, #1
   5dda8:	b	5da20 <fputs@plt+0x5910c>
   5ddac:	add	r0, sp, #72	; 0x48
   5ddb0:	add	r1, sp, #68	; 0x44
   5ddb4:	add	r2, r7, #2
   5ddb8:	mov	r3, #1
   5ddbc:	bl	52ca4 <fputs@plt+0x4e390>
   5ddc0:	cmp	r0, #0
   5ddc4:	beq	5de24 <fputs@plt+0x59510>
   5ddc8:	ldr	r3, [sp, #72]	; 0x48
   5ddcc:	mov	r5, #7
   5ddd0:	strb	r4, [r3, r7]
   5ddd4:	add	r7, r7, #1
   5ddd8:	b	5da20 <fputs@plt+0x5910c>
   5dddc:	ldr	r0, [sp, #52]	; 0x34
   5dde0:	mov	r1, r4
   5dde4:	bl	3f9c <strchr@plt>
   5dde8:	cmp	r0, #0
   5ddec:	bne	5da20 <fputs@plt+0x5910c>
   5ddf0:	add	r0, sp, #60	; 0x3c
   5ddf4:	add	r1, sp, #64	; 0x40
   5ddf8:	add	r2, sl, #2
   5ddfc:	mov	r3, #1
   5de00:	bl	52ca4 <fputs@plt+0x4e390>
   5de04:	cmp	r0, #0
   5de08:	beq	5de24 <fputs@plt+0x59510>
   5de0c:	ldr	r3, [sp, #60]	; 0x3c
   5de10:	mov	r5, #1
   5de14:	mvn	fp, #0
   5de18:	strb	r4, [r3, sl]
   5de1c:	add	sl, sl, r5
   5de20:	b	5da20 <fputs@plt+0x5910c>
   5de24:	mvn	r3, #11
   5de28:	ldr	r0, [sp, #72]	; 0x48
   5de2c:	mov	r4, r3
   5de30:	bl	4140 <free@plt>
   5de34:	b	5da98 <fputs@plt+0x59184>
   5de38:	mvn	r1, #0
   5de3c:	mov	r5, #4
   5de40:	str	r1, [sp, #12]
   5de44:	b	5da20 <fputs@plt+0x5910c>
   5de48:	mvn	ip, #0
   5de4c:	mov	r5, #2
   5de50:	str	ip, [sp, #12]
   5de54:	b	5da20 <fputs@plt+0x5910c>
   5de58:	mov	r5, #4
   5de5c:	b	5da20 <fputs@plt+0x5910c>
   5de60:	mvn	r3, #0
   5de64:	str	r3, [sp, #12]
   5de68:	b	5dcc4 <fputs@plt+0x593b0>
   5de6c:	mov	r2, r0
   5de70:	add	r1, sp, #56	; 0x38
   5de74:	ldr	r0, [sp, #16]
   5de78:	bl	5d820 <fputs@plt+0x58f0c>
   5de7c:	b	5d964 <fputs@plt+0x59050>
   5de80:	ldr	r2, [sp, #12]
   5de84:	cmn	r2, #1
   5de88:	ldrne	r3, [sp, #72]	; 0x48
   5de8c:	movne	r2, #0
   5de90:	ldrne	ip, [sp, #12]
   5de94:	strbne	r2, [r3, ip]
   5de98:	b	5da54 <fputs@plt+0x59140>
   5de9c:	mov	r4, r0
   5dea0:	b	5da98 <fputs@plt+0x59184>
   5dea4:	mov	r4, r0
   5dea8:	ldr	r0, [sp, #60]	; 0x3c
   5deac:	bl	4140 <free@plt>
   5deb0:	ldr	r0, [sp, #56]	; 0x38
   5deb4:	bl	4140 <free@plt>
   5deb8:	mov	r0, r4
   5debc:	bl	4818 <_Unwind_Resume@plt>
   5dec0:	ldr	r0, [pc, #56]	; 5df00 <fputs@plt+0x595ec>
   5dec4:	mov	r2, #230	; 0xe6
   5dec8:	ldr	r1, [pc, #52]	; 5df04 <fputs@plt+0x595f0>
   5decc:	ldr	r3, [pc, #52]	; 5df08 <fputs@plt+0x595f4>
   5ded0:	add	r0, pc, r0
   5ded4:	add	r1, pc, r1
   5ded8:	add	r3, pc, r3
   5dedc:	bl	5ac34 <fputs@plt+0x56320>
   5dee0:	bl	453c <__stack_chk_fail@plt>
   5dee4:	muleq	r2, r4, r2
   5dee8:	andeq	r0, r0, r0, lsr r4
   5deec:	andeq	fp, r0, r4, asr #32
   5def0:	andeq	fp, r0, r8, lsr #32
   5def4:	andeq	fp, r0, r0, lsr #32
   5def8:	andeq	r7, r1, ip, ror ip
   5defc:	andeq	fp, r0, r8, lsl r0
   5df00:	andeq	r7, r1, r8, asr r7
   5df04:	andeq	r7, r1, ip, lsr #13
   5df08:	andeq	r7, r1, r8, lsl #15
   5df0c:	push	{r1, r2, r3}
   5df10:	mov	r1, r0
   5df14:	ldr	r3, [pc, #140]	; 5dfa8 <fputs@plt+0x59694>
   5df18:	mov	r0, #0
   5df1c:	ldr	ip, [pc, #136]	; 5dfac <fputs@plt+0x59698>
   5df20:	add	r3, pc, r3
   5df24:	push	{r4, lr}
   5df28:	sub	sp, sp, #28
   5df2c:	ldr	r4, [r3, ip]
   5df30:	ldr	r2, [sp, #36]	; 0x24
   5df34:	str	r0, [sp, #16]
   5df38:	ldr	r3, [r4]
   5df3c:	cmp	r2, r0
   5df40:	str	r3, [sp, #20]
   5df44:	beq	5df98 <fputs@plt+0x59684>
   5df48:	add	r3, sp, #24
   5df4c:	add	r0, sp, #40	; 0x28
   5df50:	str	r0, [r3, #-12]!
   5df54:	add	r0, sp, #16
   5df58:	str	r3, [sp]
   5df5c:	ldr	r3, [pc, #76]	; 5dfb0 <fputs@plt+0x5969c>
   5df60:	str	r0, [sp, #4]
   5df64:	mov	r0, #0
   5df68:	add	r3, pc, r3
   5df6c:	bl	5d8f4 <fputs@plt+0x58fe0>
   5df70:	ldr	r2, [sp, #20]
   5df74:	ldr	r3, [r4]
   5df78:	cmp	r0, #0
   5df7c:	ldrge	r0, [sp, #16]
   5df80:	cmp	r2, r3
   5df84:	bne	5dfa4 <fputs@plt+0x59690>
   5df88:	add	sp, sp, #28
   5df8c:	pop	{r4, lr}
   5df90:	add	sp, sp, #12
   5df94:	bx	lr
   5df98:	ldr	r2, [pc, #20]	; 5dfb4 <fputs@plt+0x596a0>
   5df9c:	add	r2, pc, r2
   5dfa0:	b	5df48 <fputs@plt+0x59634>
   5dfa4:	bl	453c <__stack_chk_fail@plt>
   5dfa8:	andeq	sp, r2, r0, ror ip
   5dfac:	andeq	r0, r0, r0, lsr r4
   5dfb0:			; <UNDEFINED> instruction: 0xfffff44c
   5dfb4:	ldrdeq	r7, [r0], -ip
   5dfb8:	ldr	r3, [pc, #512]	; 5e1c0 <fputs@plt+0x598ac>
   5dfbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5dfc0:	add	r3, pc, r3
   5dfc4:	subs	r6, r0, #0
   5dfc8:	ldr	r0, [pc, #500]	; 5e1c4 <fputs@plt+0x598b0>
   5dfcc:	mov	r8, r2
   5dfd0:	mov	r2, r3
   5dfd4:	sub	sp, sp, #36	; 0x24
   5dfd8:	mov	r3, #0
   5dfdc:	ldr	r0, [r2, r0]
   5dfe0:	mov	r9, r1
   5dfe4:	str	r3, [sp, #20]
   5dfe8:	str	r3, [sp, #24]
   5dfec:	ldr	r3, [r0]
   5dff0:	str	r0, [sp, #12]
   5dff4:	str	r3, [sp, #28]
   5dff8:	beq	5e18c <fputs@plt+0x59878>
   5dffc:	cmp	r8, #0
   5e000:	beq	5e028 <fputs@plt+0x59714>
   5e004:	mov	r2, #1
   5e008:	add	r0, sp, #20
   5e00c:	mov	r3, r2
   5e010:	add	r1, sp, #24
   5e014:	bl	52ca4 <fputs@plt+0x4e390>
   5e018:	cmp	r0, #0
   5e01c:	ldreq	r0, [sp, #20]
   5e020:	mvneq	r7, #11
   5e024:	beq	5e0f0 <fputs@plt+0x597dc>
   5e028:	mov	r0, r6
   5e02c:	bl	4278 <flockfile@plt>
   5e030:	cmp	r9, #0
   5e034:	beq	5e114 <fputs@plt+0x59800>
   5e038:	add	r2, sp, #20
   5e03c:	add	r3, sp, #24
   5e040:	str	r2, [sp, #4]
   5e044:	mov	r5, #0
   5e048:	str	r3, [sp, #8]
   5e04c:	bl	48cc <__errno_location@plt>
   5e050:	mov	fp, r5
   5e054:	mov	sl, r0
   5e058:	b	5e09c <fputs@plt+0x59788>
   5e05c:	cmp	r4, #0
   5e060:	beq	5e0c8 <fputs@plt+0x597b4>
   5e064:	cmp	r8, #0
   5e068:	beq	5e090 <fputs@plt+0x5977c>
   5e06c:	add	r0, sp, #20
   5e070:	add	r1, sp, #24
   5e074:	add	r2, r5, #2
   5e078:	mov	r3, #1
   5e07c:	bl	52ca4 <fputs@plt+0x4e390>
   5e080:	cmp	r0, #0
   5e084:	beq	5e128 <fputs@plt+0x59814>
   5e088:	ldr	r3, [sp, #20]
   5e08c:	strb	r4, [r3, r5]
   5e090:	cmp	r7, r9
   5e094:	beq	5e114 <fputs@plt+0x59800>
   5e098:	mov	r5, r7
   5e09c:	str	fp, [sl]
   5e0a0:	ldr	r3, [r6, #4]
   5e0a4:	ldr	r2, [r6, #8]
   5e0a8:	cmp	r3, r2
   5e0ac:	bcs	5e130 <fputs@plt+0x5981c>
   5e0b0:	add	r2, r3, #1
   5e0b4:	str	r2, [r6, #4]
   5e0b8:	ldrb	r4, [r3]
   5e0bc:	cmp	r4, #10
   5e0c0:	add	r7, r5, #1
   5e0c4:	bne	5e05c <fputs@plt+0x59748>
   5e0c8:	mov	r0, r6
   5e0cc:	bl	4110 <funlockfile@plt>
   5e0d0:	cmp	r8, #0
   5e0d4:	beq	5e120 <fputs@plt+0x5980c>
   5e0d8:	ldr	r2, [sp, #20]
   5e0dc:	mov	r3, #0
   5e0e0:	mov	r0, r3
   5e0e4:	strb	r3, [r2, r5]
   5e0e8:	ldr	r3, [sp, #20]
   5e0ec:	str	r3, [r8]
   5e0f0:	bl	4140 <free@plt>
   5e0f4:	ldr	r1, [sp, #12]
   5e0f8:	ldr	r2, [sp, #28]
   5e0fc:	mov	r0, r7
   5e100:	ldr	r3, [r1]
   5e104:	cmp	r2, r3
   5e108:	bne	5e1bc <fputs@plt+0x598a8>
   5e10c:	add	sp, sp, #36	; 0x24
   5e110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e114:	mvn	r7, #104	; 0x68
   5e118:	mov	r0, r6
   5e11c:	bl	4110 <funlockfile@plt>
   5e120:	ldr	r0, [sp, #20]
   5e124:	b	5e0f0 <fputs@plt+0x597dc>
   5e128:	mvn	r7, #11
   5e12c:	b	5e118 <fputs@plt+0x59804>
   5e130:	mov	r0, r6
   5e134:	bl	3fe4 <__uflow@plt>
   5e138:	cmn	r0, #1
   5e13c:	bne	5e170 <fputs@plt+0x5985c>
   5e140:	ldr	r3, [r6]
   5e144:	tst	r3, #32
   5e148:	beq	5e168 <fputs@plt+0x59854>
   5e14c:	cmp	r5, #0
   5e150:	bne	5e168 <fputs@plt+0x59854>
   5e154:	ldr	r7, [sl]
   5e158:	cmp	r7, #0
   5e15c:	rsbgt	r7, r7, #0
   5e160:	mvnle	r7, #4
   5e164:	b	5e118 <fputs@plt+0x59804>
   5e168:	mov	r7, r5
   5e16c:	b	5e0c8 <fputs@plt+0x597b4>
   5e170:	mov	r4, r0
   5e174:	b	5e0bc <fputs@plt+0x597a8>
   5e178:	mov	r4, r0
   5e17c:	ldr	r0, [sp, #20]
   5e180:	bl	4140 <free@plt>
   5e184:	mov	r0, r4
   5e188:	bl	4818 <_Unwind_Resume@plt>
   5e18c:	ldr	r0, [pc, #52]	; 5e1c8 <fputs@plt+0x598b4>
   5e190:	movw	r2, #815	; 0x32f
   5e194:	ldr	r1, [pc, #48]	; 5e1cc <fputs@plt+0x598b8>
   5e198:	ldr	r3, [pc, #48]	; 5e1d0 <fputs@plt+0x598bc>
   5e19c:	add	r0, pc, r0
   5e1a0:	add	r1, pc, r1
   5e1a4:	add	r3, pc, r3
   5e1a8:	bl	5ac34 <fputs@plt+0x56320>
   5e1ac:	mov	r4, r0
   5e1b0:	mov	r0, r6
   5e1b4:	bl	4110 <funlockfile@plt>
   5e1b8:	b	5e17c <fputs@plt+0x59868>
   5e1bc:	bl	453c <__stack_chk_fail@plt>
   5e1c0:	ldrdeq	sp, [r2], -r0
   5e1c4:	andeq	r0, r0, r0, lsr r4
   5e1c8:	andeq	r4, r1, r8, asr r4
   5e1cc:	andeq	r7, r1, r0, ror #7
   5e1d0:	andeq	r7, r1, r4, ror #9
   5e1d4:	cmp	r0, #0
   5e1d8:	push	{r3, r4, r5, lr}
   5e1dc:	mov	r4, r1
   5e1e0:	beq	5e254 <fputs@plt+0x59940>
   5e1e4:	cmp	r1, #0
   5e1e8:	beq	5e234 <fputs@plt+0x59920>
   5e1ec:	ldr	r1, [pc, #148]	; 5e288 <fputs@plt+0x59974>
   5e1f0:	add	r1, pc, r1
   5e1f4:	bl	4314 <fopen64@plt>
   5e1f8:	subs	r5, r0, #0
   5e1fc:	beq	5e220 <fputs@plt+0x5990c>
   5e200:	mov	r2, r4
   5e204:	mov	r1, #1048576	; 0x100000
   5e208:	bl	5dfb8 <fputs@plt+0x596a4>
   5e20c:	and	r4, r0, r0, asr #31
   5e210:	mov	r0, r5
   5e214:	bl	3f48 <fclose@plt>
   5e218:	mov	r0, r4
   5e21c:	pop	{r3, r4, r5, pc}
   5e220:	bl	48cc <__errno_location@plt>
   5e224:	ldr	r4, [r0]
   5e228:	rsb	r4, r4, #0
   5e22c:	mov	r0, r4
   5e230:	pop	{r3, r4, r5, pc}
   5e234:	ldr	r0, [pc, #80]	; 5e28c <fputs@plt+0x59978>
   5e238:	mov	r2, #115	; 0x73
   5e23c:	ldr	r1, [pc, #76]	; 5e290 <fputs@plt+0x5997c>
   5e240:	ldr	r3, [pc, #76]	; 5e294 <fputs@plt+0x59980>
   5e244:	add	r0, pc, r0
   5e248:	add	r1, pc, r1
   5e24c:	add	r3, pc, r3
   5e250:	bl	5ac34 <fputs@plt+0x56320>
   5e254:	ldr	r0, [pc, #60]	; 5e298 <fputs@plt+0x59984>
   5e258:	mov	r2, #114	; 0x72
   5e25c:	ldr	r1, [pc, #56]	; 5e29c <fputs@plt+0x59988>
   5e260:	ldr	r3, [pc, #56]	; 5e2a0 <fputs@plt+0x5998c>
   5e264:	add	r0, pc, r0
   5e268:	add	r1, pc, r1
   5e26c:	add	r3, pc, r3
   5e270:	bl	5ac34 <fputs@plt+0x56320>
   5e274:	mov	r4, r0
   5e278:	mov	r0, r5
   5e27c:	bl	3f48 <fclose@plt>
   5e280:	mov	r0, r4
   5e284:	bl	4818 <_Unwind_Resume@plt>
   5e288:	muleq	r1, ip, r0
   5e28c:	ldrdeq	pc, [r0], -r4
   5e290:	andeq	r7, r1, r8, lsr r3
   5e294:	andeq	r7, r1, ip, lsl #6
   5e298:	andeq	r3, r1, r0, ror #26
   5e29c:	andeq	r7, r1, r8, lsl r3
   5e2a0:	andeq	r7, r1, ip, ror #5
   5e2a4:	ldr	r3, [pc, #328]	; 5e3f4 <fputs@plt+0x59ae0>
   5e2a8:	cmp	r0, #0
   5e2ac:	ldr	r2, [pc, #324]	; 5e3f8 <fputs@plt+0x59ae4>
   5e2b0:	add	r3, pc, r3
   5e2b4:	push	{r4, r5, r6, r7, lr}
   5e2b8:	sub	sp, sp, #12
   5e2bc:	ldr	r5, [r3, r2]
   5e2c0:	mov	r6, r1
   5e2c4:	mov	r1, #0
   5e2c8:	str	r1, [sp]
   5e2cc:	ldr	r3, [r5]
   5e2d0:	str	r3, [sp, #4]
   5e2d4:	beq	5e3d4 <fputs@plt+0x59ac0>
   5e2d8:	mov	r1, sp
   5e2dc:	bl	5e1d4 <fputs@plt+0x598c0>
   5e2e0:	cmp	r0, #0
   5e2e4:	movlt	r7, r0
   5e2e8:	ldrlt	r0, [sp]
   5e2ec:	blt	5e37c <fputs@plt+0x59a68>
   5e2f0:	ldr	r4, [sp]
   5e2f4:	mov	r2, #2
   5e2f8:	ldr	r1, [pc, #252]	; 5e3fc <fputs@plt+0x59ae8>
   5e2fc:	mov	r0, r4
   5e300:	add	r1, pc, r1
   5e304:	bl	4770 <strncmp@plt>
   5e308:	subs	r7, r0, #0
   5e30c:	bne	5e3a4 <fputs@plt+0x59a90>
   5e310:	adds	r0, r4, #2
   5e314:	beq	5e39c <fputs@plt+0x59a88>
   5e318:	bl	4fb6c <fputs@plt+0x4b258>
   5e31c:	ldrb	r3, [r0]
   5e320:	cmp	r3, #0
   5e324:	beq	5e378 <fputs@plt+0x59a64>
   5e328:	cmp	r3, #32
   5e32c:	beq	5e378 <fputs@plt+0x59a64>
   5e330:	cmp	r3, #9
   5e334:	beq	5e378 <fputs@plt+0x59a64>
   5e338:	mov	ip, r0
   5e33c:	mov	r1, #0
   5e340:	b	5e354 <fputs@plt+0x59a40>
   5e344:	cmp	r3, #32
   5e348:	beq	5e364 <fputs@plt+0x59a50>
   5e34c:	cmp	r3, #9
   5e350:	beq	5e364 <fputs@plt+0x59a50>
   5e354:	ldrb	r3, [ip, #1]!
   5e358:	add	r1, r1, #1
   5e35c:	cmp	r3, #0
   5e360:	bne	5e344 <fputs@plt+0x59a30>
   5e364:	bl	4098 <__strndup@plt>
   5e368:	cmp	r0, #0
   5e36c:	strne	r0, [r6]
   5e370:	movne	r7, #1
   5e374:	beq	5e3b0 <fputs@plt+0x59a9c>
   5e378:	ldr	r0, [sp]
   5e37c:	bl	4140 <free@plt>
   5e380:	ldr	r2, [sp, #4]
   5e384:	ldr	r3, [r5]
   5e388:	mov	r0, r7
   5e38c:	cmp	r2, r3
   5e390:	bne	5e3bc <fputs@plt+0x59aa8>
   5e394:	add	sp, sp, #12
   5e398:	pop	{r4, r5, r6, r7, pc}
   5e39c:	mov	r0, r4
   5e3a0:	b	5e37c <fputs@plt+0x59a68>
   5e3a4:	mov	r0, r4
   5e3a8:	mov	r7, #0
   5e3ac:	b	5e37c <fputs@plt+0x59a68>
   5e3b0:	ldr	r0, [sp]
   5e3b4:	mvn	r7, #11
   5e3b8:	b	5e37c <fputs@plt+0x59a68>
   5e3bc:	bl	453c <__stack_chk_fail@plt>
   5e3c0:	mov	r4, r0
   5e3c4:	ldr	r0, [sp]
   5e3c8:	bl	4140 <free@plt>
   5e3cc:	mov	r0, r4
   5e3d0:	bl	4818 <_Unwind_Resume@plt>
   5e3d4:	ldr	r0, [pc, #36]	; 5e400 <fputs@plt+0x59aec>
   5e3d8:	mov	r2, #736	; 0x2e0
   5e3dc:	ldr	r1, [pc, #32]	; 5e404 <fputs@plt+0x59af0>
   5e3e0:	ldr	r3, [pc, #32]	; 5e408 <fputs@plt+0x59af4>
   5e3e4:	add	r0, pc, r0
   5e3e8:	add	r1, pc, r1
   5e3ec:	add	r3, pc, r3
   5e3f0:	bl	5ac34 <fputs@plt+0x56320>
   5e3f4:	andeq	sp, r2, r0, ror #17
   5e3f8:	andeq	r0, r0, r0, lsr r4
   5e3fc:	andeq	r7, r1, r8, asr #6
   5e400:			; <UNDEFINED> instruction: 0x0000d6bc
   5e404:	muleq	r1, r8, r1
   5e408:	andeq	r7, r1, r4, asr r1
   5e40c:	ldr	ip, [pc, #580]	; 5e658 <fputs@plt+0x59d44>
   5e410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e414:	subs	r5, r1, #0
   5e418:	add	fp, sp, #32
   5e41c:	ldr	r1, [pc, #568]	; 5e65c <fputs@plt+0x59d48>
   5e420:	sub	sp, sp, #28
   5e424:	add	ip, pc, ip
   5e428:	str	r3, [fp, #-56]	; 0xffffffc8
   5e42c:	str	r2, [fp, #-52]	; 0xffffffcc
   5e430:	mov	r3, ip
   5e434:	ldr	r1, [ip, r1]
   5e438:	mov	r6, r0
   5e43c:	ldr	r3, [r1]
   5e440:	str	r1, [fp, #-48]	; 0xffffffd0
   5e444:	str	r3, [fp, #-40]	; 0xffffffd8
   5e448:	beq	5e634 <fputs@plt+0x59d20>
   5e44c:	cmp	r0, #0
   5e450:	beq	5e468 <fputs@plt+0x59b54>
   5e454:	mov	r0, r5
   5e458:	mov	r1, r6
   5e45c:	bl	54dd4 <fputs@plt+0x504c0>
   5e460:	cmp	r0, #0
   5e464:	beq	5e61c <fputs@plt+0x59d08>
   5e468:	mov	r0, r5
   5e46c:	mov	r1, #47	; 0x2f
   5e470:	bl	4038 <strrchr@plt>
   5e474:	cmp	r0, #0
   5e478:	beq	5e624 <fputs@plt+0x59d10>
   5e47c:	cmp	r0, r5
   5e480:	beq	5e4cc <fputs@plt+0x59bb8>
   5e484:	rsb	r1, r5, r0
   5e488:	mov	r0, r5
   5e48c:	bl	4584 <strnlen@plt>
   5e490:	mov	ip, #0
   5e494:	mov	r1, r5
   5e498:	add	r3, r0, #15
   5e49c:	mov	r2, r0
   5e4a0:	bic	r3, r3, #7
   5e4a4:	sub	sp, sp, r3
   5e4a8:	mov	lr, sp
   5e4ac:	lsr	r3, lr, #3
   5e4b0:	strb	ip, [r0, r3, lsl #3]
   5e4b4:	lsl	r0, r3, #3
   5e4b8:	bl	42f0 <memcpy@plt>
   5e4bc:	mov	r1, #1
   5e4c0:	bl	54030 <fputs@plt+0x4f71c>
   5e4c4:	cmp	r0, #0
   5e4c8:	ble	5e4ec <fputs@plt+0x59bd8>
   5e4cc:	mov	r0, #0
   5e4d0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   5e4d4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   5e4d8:	ldr	r3, [r1]
   5e4dc:	cmp	r2, r3
   5e4e0:	bne	5e654 <fputs@plt+0x59d40>
   5e4e4:	sub	sp, fp, #32
   5e4e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e4ec:	beq	5e61c <fputs@plt+0x59d08>
   5e4f0:	ldrb	r2, [r5]
   5e4f4:	cmp	r2, #47	; 0x2f
   5e4f8:	bne	5e610 <fputs@plt+0x59cfc>
   5e4fc:	add	r3, r5, #1
   5e500:	mov	r4, r3
   5e504:	add	r3, r3, #1
   5e508:	ldrb	r2, [r4]
   5e50c:	cmp	r2, #47	; 0x2f
   5e510:	beq	5e500 <fputs@plt+0x59bec>
   5e514:	mov	r9, r2
   5e518:	mov	r8, #0
   5e51c:	mov	r0, r5
   5e520:	mov	r7, sp
   5e524:	bl	42a8 <strlen@plt>
   5e528:	cmp	r9, #0
   5e52c:	add	r0, r0, #8
   5e530:	bic	r3, r0, #7
   5e534:	sub	sp, sp, r3
   5e538:	mov	sl, sp
   5e53c:	beq	5e604 <fputs@plt+0x59cf0>
   5e540:	cmp	r9, #47	; 0x2f
   5e544:	beq	5e570 <fputs@plt+0x59c5c>
   5e548:	add	r4, r4, #1
   5e54c:	b	5e558 <fputs@plt+0x59c44>
   5e550:	cmp	r0, #47	; 0x2f
   5e554:	beq	5e574 <fputs@plt+0x59c60>
   5e558:	mov	ip, r4
   5e55c:	ldrb	r0, [r4], #1
   5e560:	cmp	r0, #0
   5e564:	bne	5e550 <fputs@plt+0x59c3c>
   5e568:	mov	sp, r7
   5e56c:	b	5e4d0 <fputs@plt+0x59bbc>
   5e570:	mov	ip, r4
   5e574:	add	r1, ip, #1
   5e578:	mov	r4, r1
   5e57c:	add	r1, r1, #1
   5e580:	ldrb	r2, [r4]
   5e584:	cmp	r2, #47	; 0x2f
   5e588:	beq	5e578 <fputs@plt+0x59c64>
   5e58c:	cmp	r2, #0
   5e590:	beq	5e62c <fputs@plt+0x59d18>
   5e594:	rsb	r9, r5, ip
   5e598:	mov	r0, sl
   5e59c:	mov	r1, r5
   5e5a0:	mov	r2, r9
   5e5a4:	bl	42f0 <memcpy@plt>
   5e5a8:	cmp	r6, #0
   5e5ac:	strb	r8, [sl, r9]
   5e5b0:	beq	5e5d4 <fputs@plt+0x59cc0>
   5e5b4:	mov	r0, r6
   5e5b8:	mov	r1, sl
   5e5bc:	bl	54dd4 <fputs@plt+0x504c0>
   5e5c0:	cmp	r0, #0
   5e5c4:	beq	5e5d4 <fputs@plt+0x59cc0>
   5e5c8:	mov	sp, r7
   5e5cc:	ldrb	r9, [r4]
   5e5d0:	b	5e51c <fputs@plt+0x59c08>
   5e5d4:	mov	r0, sl
   5e5d8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   5e5dc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   5e5e0:	blx	r3
   5e5e4:	cmp	r0, #0
   5e5e8:	bge	5e5c8 <fputs@plt+0x59cb4>
   5e5ec:	bl	48cc <__errno_location@plt>
   5e5f0:	ldr	r0, [r0]
   5e5f4:	cmp	r0, #17
   5e5f8:	beq	5e5c8 <fputs@plt+0x59cb4>
   5e5fc:	rsb	r0, r0, #0
   5e600:	b	5e568 <fputs@plt+0x59c54>
   5e604:	mov	r0, r9
   5e608:	mov	sp, r7
   5e60c:	b	5e4d0 <fputs@plt+0x59bbc>
   5e610:	mov	r9, r2
   5e614:	mov	r4, r5
   5e618:	b	5e518 <fputs@plt+0x59c04>
   5e61c:	mvn	r0, #19
   5e620:	b	5e4d0 <fputs@plt+0x59bbc>
   5e624:	mvn	r0, #21
   5e628:	b	5e4d0 <fputs@plt+0x59bbc>
   5e62c:	mov	r0, r2
   5e630:	b	5e568 <fputs@plt+0x59c54>
   5e634:	ldr	r0, [pc, #36]	; 5e660 <fputs@plt+0x59d4c>
   5e638:	mov	r2, #65	; 0x41
   5e63c:	ldr	r1, [pc, #32]	; 5e664 <fputs@plt+0x59d50>
   5e640:	ldr	r3, [pc, #32]	; 5e668 <fputs@plt+0x59d54>
   5e644:	add	r0, pc, r0
   5e648:	add	r1, pc, r1
   5e64c:	add	r3, pc, r3
   5e650:	bl	5ac34 <fputs@plt+0x56320>
   5e654:	bl	453c <__stack_chk_fail@plt>
   5e658:	andeq	sp, r2, ip, ror #14
   5e65c:	andeq	r0, r0, r0, lsr r4
   5e660:	andeq	sp, r0, ip, asr r4
   5e664:	andeq	r7, r1, r4, rrx
   5e668:	andeq	r7, r1, r8, asr #32
   5e66c:	push	{r4, r5, r6, lr}
   5e670:	mov	r4, r1
   5e674:	mov	r6, r2
   5e678:	mov	r5, r3
   5e67c:	bl	5e40c <fputs@plt+0x59af8>
   5e680:	cmp	r0, #0
   5e684:	poplt	{r4, r5, r6, pc}
   5e688:	mov	r1, r6
   5e68c:	mov	r0, r4
   5e690:	blx	r5
   5e694:	cmp	r0, #0
   5e698:	blt	5e6a4 <fputs@plt+0x59d90>
   5e69c:	mov	r0, #0
   5e6a0:	pop	{r4, r5, r6, pc}
   5e6a4:	bl	48cc <__errno_location@plt>
   5e6a8:	ldr	r3, [r0]
   5e6ac:	mov	r5, r0
   5e6b0:	cmp	r3, #17
   5e6b4:	beq	5e6c0 <fputs@plt+0x59dac>
   5e6b8:	rsb	r0, r3, #0
   5e6bc:	pop	{r4, r5, r6, pc}
   5e6c0:	mov	r0, r4
   5e6c4:	mov	r1, #1
   5e6c8:	bl	54030 <fputs@plt+0x4f71c>
   5e6cc:	cmp	r0, #0
   5e6d0:	bgt	5e69c <fputs@plt+0x59d88>
   5e6d4:	ldr	r3, [r5]
   5e6d8:	b	5e6b8 <fputs@plt+0x59da4>
   5e6dc:	ldr	r3, [pc, #24]	; 5e6fc <fputs@plt+0x59de8>
   5e6e0:	mov	r2, r1
   5e6e4:	ldr	ip, [pc, #20]	; 5e700 <fputs@plt+0x59dec>
   5e6e8:	mov	r1, r0
   5e6ec:	add	r3, pc, r3
   5e6f0:	mov	r0, #0
   5e6f4:	ldr	r3, [r3, ip]
   5e6f8:	b	5e66c <fputs@plt+0x59d58>
   5e6fc:	andeq	sp, r2, r4, lsr #9
   5e700:	strdeq	r0, [r0], -r8
   5e704:	cmp	r0, #0
   5e708:	rsblt	r0, r0, #0
   5e70c:	cmp	r0, #133	; 0x85
   5e710:	bgt	5e724 <fputs@plt+0x59e10>
   5e714:	ldr	r3, [pc, #16]	; 5e72c <fputs@plt+0x59e18>
   5e718:	add	r3, pc, r3
   5e71c:	ldr	r0, [r3, r0, lsl #2]
   5e720:	bx	lr
   5e724:	mov	r0, #0
   5e728:	bx	lr
   5e72c:	andeq	ip, r2, ip, lsl #13
   5e730:	push	{r4, r5, r6, lr}
   5e734:	subs	r4, r0, #0
   5e738:	beq	5e85c <fputs@plt+0x59f48>
   5e73c:	bl	42a8 <strlen@plt>
   5e740:	sub	r3, r0, #3
   5e744:	cmp	r3, #12
   5e748:	bhi	5e830 <fputs@plt+0x59f1c>
   5e74c:	cmp	r0, #3
   5e750:	mov	r3, r0
   5e754:	blt	5e838 <fputs@plt+0x59f24>
   5e758:	cmp	r0, #4
   5e75c:	ble	5e780 <fputs@plt+0x59e6c>
   5e760:	cmp	r0, #5
   5e764:	bne	5e838 <fputs@plt+0x59f24>
   5e768:	ldrb	r2, [r4, #4]
   5e76c:	ldr	r1, [pc, #264]	; 5e87c <fputs@plt+0x59f68>
   5e770:	lsl	r2, r2, #1
   5e774:	add	r1, pc, r1
   5e778:	ldrh	r2, [r1, r2]
   5e77c:	add	r3, r3, r2
   5e780:	ldrb	ip, [r4, #2]
   5e784:	movw	r1, #326	; 0x146
   5e788:	ldrb	r0, [r4, #1]
   5e78c:	ldr	r2, [pc, #236]	; 5e880 <fputs@plt+0x59f6c>
   5e790:	lsl	ip, ip, #1
   5e794:	add	r2, pc, r2
   5e798:	lsl	r0, r0, #1
   5e79c:	ldrh	r5, [r2, ip]
   5e7a0:	ldrh	r2, [r2, r0]
   5e7a4:	add	r5, r5, r3
   5e7a8:	add	r5, r5, r2
   5e7ac:	cmp	r5, r1
   5e7b0:	bhi	5e830 <fputs@plt+0x59f1c>
   5e7b4:	ldr	r3, [pc, #200]	; 5e884 <fputs@plt+0x59f70>
   5e7b8:	add	r3, pc, r3
   5e7bc:	ldr	r3, [r3, r5, lsl #3]
   5e7c0:	cmp	r3, #0
   5e7c4:	beq	5e854 <fputs@plt+0x59f40>
   5e7c8:	ldrb	r2, [r4]
   5e7cc:	ldrb	ip, [r3]
   5e7d0:	eor	r0, r2, ip
   5e7d4:	bics	r0, r0, #32
   5e7d8:	bne	5e830 <fputs@plt+0x59f1c>
   5e7dc:	ldr	r1, [pc, #164]	; 5e888 <fputs@plt+0x59f74>
   5e7e0:	mov	r6, r3
   5e7e4:	add	r1, pc, r1
   5e7e8:	ldrb	r3, [r1, r2]
   5e7ec:	ldrb	r2, [r1, ip]
   5e7f0:	cmp	r3, r2
   5e7f4:	movne	ip, #0
   5e7f8:	moveq	ip, #1
   5e7fc:	cmp	r3, #0
   5e800:	moveq	ip, #0
   5e804:	cmp	ip, #0
   5e808:	ldrbne	r2, [r4, #1]!
   5e80c:	ldrbne	ip, [r6, #1]!
   5e810:	bne	5e7e8 <fputs@plt+0x59ed4>
   5e814:	cmp	r3, r2
   5e818:	popne	{r4, r5, r6, pc}
   5e81c:	ldr	r3, [pc, #104]	; 5e88c <fputs@plt+0x59f78>
   5e820:	add	r3, pc, r3
   5e824:	add	r5, r3, r5, lsl #3
   5e828:	ldr	r0, [r5, #4]
   5e82c:	pop	{r4, r5, r6, pc}
   5e830:	mov	r0, #0
   5e834:	pop	{r4, r5, r6, pc}
   5e838:	ldrb	r3, [r4, #5]
   5e83c:	ldr	r2, [pc, #76]	; 5e890 <fputs@plt+0x59f7c>
   5e840:	lsl	r3, r3, #1
   5e844:	add	r2, pc, r2
   5e848:	ldrh	r3, [r2, r3]
   5e84c:	add	r3, r0, r3
   5e850:	b	5e768 <fputs@plt+0x59e54>
   5e854:	mov	r0, r3
   5e858:	pop	{r4, r5, r6, pc}
   5e85c:	ldr	r0, [pc, #48]	; 5e894 <fputs@plt+0x59f80>
   5e860:	mov	r2, #48	; 0x30
   5e864:	ldr	r1, [pc, #44]	; 5e898 <fputs@plt+0x59f84>
   5e868:	ldr	r3, [pc, #44]	; 5e89c <fputs@plt+0x59f88>
   5e86c:	add	r0, pc, r0
   5e870:	add	r1, pc, r1
   5e874:	add	r3, pc, r3
   5e878:	bl	5ac34 <fputs@plt+0x56320>
   5e87c:	andeq	r6, r1, ip, asr pc
   5e880:	andeq	r6, r1, ip, lsr pc
   5e884:	andeq	ip, r2, r4, lsl #16
   5e888:	andeq	r7, r1, r0, lsr #12
   5e88c:	muleq	r2, ip, r7
   5e890:	andeq	r6, r1, ip, lsl #29
   5e894:	andeq	r6, r0, ip, asr #30
   5e898:	andeq	r7, r1, r0, rrx
   5e89c:	andeq	r6, r1, ip, asr #28
   5e8a0:	ldr	r3, [pc, #272]	; 5e9b8 <fputs@plt+0x5a0a4>
   5e8a4:	push	{r4, r5, r6, fp, lr}
   5e8a8:	add	fp, sp, #16
   5e8ac:	ldr	r2, [pc, #264]	; 5e9bc <fputs@plt+0x5a0a8>
   5e8b0:	sub	sp, sp, #28
   5e8b4:	add	r3, pc, r3
   5e8b8:	subs	r6, r1, #0
   5e8bc:	mov	r1, #0
   5e8c0:	ldr	r4, [r3, r2]
   5e8c4:	str	r1, [fp, #-32]	; 0xffffffe0
   5e8c8:	ldr	r3, [r4]
   5e8cc:	str	r3, [fp, #-24]	; 0xffffffe8
   5e8d0:	beq	5e984 <fputs@plt+0x5a070>
   5e8d4:	ldr	r5, [pc, #228]	; 5e9c0 <fputs@plt+0x5a0ac>
   5e8d8:	cmp	r0, #0
   5e8dc:	add	r5, pc, r5
   5e8e0:	bne	5e948 <fputs@plt+0x5a034>
   5e8e4:	mov	r0, r5
   5e8e8:	sub	r1, fp, #32
   5e8ec:	bl	5e1d4 <fputs@plt+0x598c0>
   5e8f0:	cmp	r0, #0
   5e8f4:	blt	5e970 <fputs@plt+0x5a05c>
   5e8f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e8fc:	sub	r1, fp, #28
   5e900:	bl	4eeec <fputs@plt+0x4a5d8>
   5e904:	subs	r5, r0, #0
   5e908:	blt	5e924 <fputs@plt+0x5a010>
   5e90c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   5e910:	sub	r2, r3, #1
   5e914:	cmn	r2, #3
   5e918:	bhi	5e978 <fputs@plt+0x5a064>
   5e91c:	mov	r5, #0
   5e920:	str	r3, [r6]
   5e924:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e928:	bl	4140 <free@plt>
   5e92c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   5e930:	ldr	r3, [r4]
   5e934:	mov	r0, r5
   5e938:	cmp	r2, r3
   5e93c:	bne	5e980 <fputs@plt+0x5a06c>
   5e940:	sub	sp, fp, #16
   5e944:	pop	{r4, r5, r6, fp, pc}
   5e948:	sub	sp, sp, #40	; 0x28
   5e94c:	ldr	r3, [pc, #112]	; 5e9c4 <fputs@plt+0x5a0b0>
   5e950:	add	r5, sp, #8
   5e954:	mov	r1, #1
   5e958:	str	r0, [sp]
   5e95c:	mov	r2, #29
   5e960:	mov	r0, r5
   5e964:	add	r3, pc, r3
   5e968:	bl	474c <__sprintf_chk@plt>
   5e96c:	b	5e8e4 <fputs@plt+0x59fd0>
   5e970:	mov	r5, r0
   5e974:	b	5e924 <fputs@plt+0x5a010>
   5e978:	mvn	r5, #5
   5e97c:	b	5e924 <fputs@plt+0x5a010>
   5e980:	bl	453c <__stack_chk_fail@plt>
   5e984:	ldr	r0, [pc, #60]	; 5e9c8 <fputs@plt+0x5a0b4>
   5e988:	mov	r2, #43	; 0x2b
   5e98c:	ldr	r1, [pc, #56]	; 5e9cc <fputs@plt+0x5a0b8>
   5e990:	ldr	r3, [pc, #56]	; 5e9d0 <fputs@plt+0x5a0bc>
   5e994:	add	r0, pc, r0
   5e998:	add	r1, pc, r1
   5e99c:	add	r3, pc, r3
   5e9a0:	bl	5ac34 <fputs@plt+0x56320>
   5e9a4:	mov	r4, r0
   5e9a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5e9ac:	bl	4140 <free@plt>
   5e9b0:	mov	r0, r4
   5e9b4:	bl	4818 <_Unwind_Resume@plt>
   5e9b8:	ldrdeq	sp, [r2], -ip
   5e9bc:	andeq	r0, r0, r0, lsr r4
   5e9c0:	andeq	r7, r1, r8, asr r6
   5e9c4:	strdeq	r7, [r1], -ip
   5e9c8:	andeq	r9, r0, r4, ror #15
   5e9cc:			; <UNDEFINED> instruction: 0x000175b4
   5e9d0:	andeq	r7, r1, r8, ror #10
   5e9d4:	ldr	r3, [pc, #252]	; 5ead8 <fputs@plt+0x5a1c4>
   5e9d8:	push	{r4, r5, r6, fp, lr}
   5e9dc:	add	fp, sp, #16
   5e9e0:	ldr	r2, [pc, #244]	; 5eadc <fputs@plt+0x5a1c8>
   5e9e4:	sub	sp, sp, #28
   5e9e8:	add	r3, pc, r3
   5e9ec:	subs	r6, r1, #0
   5e9f0:	mov	r1, #0
   5e9f4:	ldr	r4, [r3, r2]
   5e9f8:	str	r1, [fp, #-32]	; 0xffffffe0
   5e9fc:	ldr	r3, [r4]
   5ea00:	str	r3, [fp, #-24]	; 0xffffffe8
   5ea04:	beq	5eaa4 <fputs@plt+0x5a190>
   5ea08:	ldr	r5, [pc, #208]	; 5eae0 <fputs@plt+0x5a1cc>
   5ea0c:	cmp	r0, #0
   5ea10:	add	r5, pc, r5
   5ea14:	bne	5ea78 <fputs@plt+0x5a164>
   5ea18:	mov	r0, r5
   5ea1c:	sub	r1, fp, #32
   5ea20:	bl	5e1d4 <fputs@plt+0x598c0>
   5ea24:	cmp	r0, #0
   5ea28:	blt	5ea70 <fputs@plt+0x5a15c>
   5ea2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5ea30:	sub	r1, fp, #28
   5ea34:	bl	4f0e8 <fputs@plt+0x4a7d4>
   5ea38:	cmp	r0, #0
   5ea3c:	blt	5ea70 <fputs@plt+0x5a15c>
   5ea40:	ldr	r3, [fp, #-28]	; 0xffffffe4
   5ea44:	mov	r5, #0
   5ea48:	str	r3, [r6]
   5ea4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5ea50:	bl	4140 <free@plt>
   5ea54:	ldr	r2, [fp, #-24]	; 0xffffffe8
   5ea58:	ldr	r3, [r4]
   5ea5c:	mov	r0, r5
   5ea60:	cmp	r2, r3
   5ea64:	bne	5eaa0 <fputs@plt+0x5a18c>
   5ea68:	sub	sp, fp, #16
   5ea6c:	pop	{r4, r5, r6, fp, pc}
   5ea70:	mov	r5, r0
   5ea74:	b	5ea4c <fputs@plt+0x5a138>
   5ea78:	sub	sp, sp, #40	; 0x28
   5ea7c:	ldr	r3, [pc, #96]	; 5eae4 <fputs@plt+0x5a1d0>
   5ea80:	add	r5, sp, #8
   5ea84:	mov	r1, #1
   5ea88:	str	r0, [sp]
   5ea8c:	mov	r2, #28
   5ea90:	mov	r0, r5
   5ea94:	add	r3, pc, r3
   5ea98:	bl	474c <__sprintf_chk@plt>
   5ea9c:	b	5ea18 <fputs@plt+0x5a104>
   5eaa0:	bl	453c <__stack_chk_fail@plt>
   5eaa4:	ldr	r0, [pc, #60]	; 5eae8 <fputs@plt+0x5a1d4>
   5eaa8:	mov	r2, #68	; 0x44
   5eaac:	ldr	r1, [pc, #56]	; 5eaec <fputs@plt+0x5a1d8>
   5eab0:	ldr	r3, [pc, #56]	; 5eaf0 <fputs@plt+0x5a1dc>
   5eab4:	add	r0, pc, r0
   5eab8:	add	r1, pc, r1
   5eabc:	add	r3, pc, r3
   5eac0:	bl	5ac34 <fputs@plt+0x56320>
   5eac4:	mov	r4, r0
   5eac8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   5eacc:	bl	4140 <free@plt>
   5ead0:	mov	r0, r4
   5ead4:	bl	4818 <_Unwind_Resume@plt>
   5ead8:	andeq	sp, r2, r8, lsr #3
   5eadc:	andeq	r0, r0, r0, lsr r4
   5eae0:	andeq	r7, r1, r4, ror #10
   5eae4:	strdeq	r7, [r1], -r4
   5eae8:	andeq	r3, r1, r0, ror r1
   5eaec:	muleq	r1, r4, r4
   5eaf0:	andeq	r7, r1, r0, ror #8
   5eaf4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5eaf8:	subs	sl, r0, #0
   5eafc:	beq	5ebe0 <fputs@plt+0x5a2cc>
   5eb00:	ldrb	r4, [sl]
   5eb04:	cmp	r4, #0
   5eb08:	bne	5eb2c <fputs@plt+0x5a218>
   5eb0c:	mov	r0, #2
   5eb10:	bl	4500 <malloc@plt>
   5eb14:	subs	r3, r0, #0
   5eb18:	beq	5ebd8 <fputs@plt+0x5a2c4>
   5eb1c:	mov	r2, #95	; 0x5f
   5eb20:	mov	r0, r3
   5eb24:	strh	r2, [r3]
   5eb28:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5eb2c:	bl	42a8 <strlen@plt>
   5eb30:	add	r0, r0, r0, lsl #1
   5eb34:	add	r0, r0, #1
   5eb38:	bl	4500 <malloc@plt>
   5eb3c:	subs	r9, r0, #0
   5eb40:	beq	5ebd8 <fputs@plt+0x5a2c4>
   5eb44:	add	r6, sl, #1
   5eb48:	mov	r7, sl
   5eb4c:	mov	r5, r9
   5eb50:	mov	r8, #95	; 0x5f
   5eb54:	b	5eba4 <fputs@plt+0x5a290>
   5eb58:	cmp	sl, r7
   5eb5c:	add	fp, r5, #3
   5eb60:	sub	r3, r4, #48	; 0x30
   5eb64:	bcs	5eb70 <fputs@plt+0x5a25c>
   5eb68:	cmp	r3, #9
   5eb6c:	bls	5ebb4 <fputs@plt+0x5a2a0>
   5eb70:	strb	r8, [r5]
   5eb74:	add	r6, r6, #1
   5eb78:	ldrb	r0, [r6, #-2]
   5eb7c:	lsr	r0, r0, #4
   5eb80:	bl	4fbd8 <fputs@plt+0x4b2c4>
   5eb84:	strb	r0, [r5, #1]
   5eb88:	ldrb	r0, [r6, #-2]
   5eb8c:	bl	4fbd8 <fputs@plt+0x4b2c4>
   5eb90:	strb	r0, [r5, #2]
   5eb94:	mov	r5, fp
   5eb98:	ldrb	r4, [r7, #1]!
   5eb9c:	cmp	r4, #0
   5eba0:	beq	5ebcc <fputs@plt+0x5a2b8>
   5eba4:	bic	r3, r4, #32
   5eba8:	sub	r3, r3, #65	; 0x41
   5ebac:	cmp	r3, #25
   5ebb0:	bhi	5eb58 <fputs@plt+0x5a244>
   5ebb4:	strb	r4, [r5]
   5ebb8:	add	r6, r6, #1
   5ebbc:	ldrb	r4, [r7, #1]!
   5ebc0:	add	r5, r5, #1
   5ebc4:	cmp	r4, #0
   5ebc8:	bne	5eba4 <fputs@plt+0x5a290>
   5ebcc:	mov	r0, r9
   5ebd0:	strb	r4, [r5]
   5ebd4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ebd8:	mov	r0, #0
   5ebdc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ebe0:	ldr	r0, [pc, #32]	; 5ec08 <fputs@plt+0x5a2f4>
   5ebe4:	mov	r2, #36	; 0x24
   5ebe8:	ldr	r1, [pc, #28]	; 5ec0c <fputs@plt+0x5a2f8>
   5ebec:	ldr	r3, [pc, #28]	; 5ec10 <fputs@plt+0x5a2fc>
   5ebf0:	add	r0, pc, r0
   5ebf4:	add	r1, pc, r1
   5ebf8:	add	r3, pc, r3
   5ebfc:	bl	5af4c <fputs@plt+0x56638>
   5ec00:	mov	r0, sl
   5ec04:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5ec08:	andeq	sl, r0, r4, ror #4
   5ec0c:	andeq	r7, r1, r8, lsr #7
   5ec10:			; <UNDEFINED> instruction: 0x000173bc
   5ec14:	push	{r4, r5, r6, r7, r8, lr}
   5ec18:	subs	r5, r0, #0
   5ec1c:	beq	5ed0c <fputs@plt+0x5a3f8>
   5ec20:	ldrb	r6, [r5]
   5ec24:	cmp	r6, #95	; 0x5f
   5ec28:	bne	5ec48 <fputs@plt+0x5a334>
   5ec2c:	ldrb	r3, [r5, #1]
   5ec30:	cmp	r3, #0
   5ec34:	bne	5ecf0 <fputs@plt+0x5a3dc>
   5ec38:	mov	r0, #1
   5ec3c:	mov	r1, r0
   5ec40:	pop	{r4, r5, r6, r7, r8, lr}
   5ec44:	b	3fcc <calloc@plt>
   5ec48:	bl	42a8 <strlen@plt>
   5ec4c:	add	r0, r0, #1
   5ec50:	bl	4500 <malloc@plt>
   5ec54:	subs	r7, r0, #0
   5ec58:	beq	5ed04 <fputs@plt+0x5a3f0>
   5ec5c:	cmp	r6, #0
   5ec60:	beq	5ecdc <fputs@plt+0x5a3c8>
   5ec64:	add	r4, r7, #1
   5ec68:	mov	r3, r6
   5ec6c:	mov	r8, #95	; 0x5f
   5ec70:	b	5ec88 <fputs@plt+0x5a374>
   5ec74:	ldrb	r3, [r2, #1]
   5ec78:	add	r4, r4, #1
   5ec7c:	add	r5, r2, #1
   5ec80:	cmp	r3, #0
   5ec84:	beq	5ece0 <fputs@plt+0x5a3cc>
   5ec88:	cmp	r3, #95	; 0x5f
   5ec8c:	mov	r2, r5
   5ec90:	mov	r1, r4
   5ec94:	strbne	r3, [r4, #-1]
   5ec98:	bne	5ec74 <fputs@plt+0x5a360>
   5ec9c:	ldrb	r0, [r5, #1]
   5eca0:	bl	4fbf0 <fputs@plt+0x4b2dc>
   5eca4:	subs	r6, r0, #0
   5eca8:	blt	5eccc <fputs@plt+0x5a3b8>
   5ecac:	ldrb	r0, [r5, #2]
   5ecb0:	bl	4fbf0 <fputs@plt+0x4b2dc>
   5ecb4:	mov	r1, r4
   5ecb8:	add	r2, r5, #2
   5ecbc:	cmp	r0, #0
   5ecc0:	orr	r6, r0, r6, lsl #4
   5ecc4:	strbge	r6, [r4, #-1]
   5ecc8:	bge	5ec74 <fputs@plt+0x5a360>
   5eccc:	strb	r8, [r4, #-1]
   5ecd0:	mov	r2, r5
   5ecd4:	mov	r1, r4
   5ecd8:	b	5ec74 <fputs@plt+0x5a360>
   5ecdc:	mov	r1, r7
   5ece0:	mov	r3, #0
   5ece4:	mov	r0, r7
   5ece8:	strb	r3, [r1]
   5ecec:	pop	{r4, r5, r6, r7, r8, pc}
   5ecf0:	bl	42a8 <strlen@plt>
   5ecf4:	add	r0, r0, #1
   5ecf8:	bl	4500 <malloc@plt>
   5ecfc:	subs	r7, r0, #0
   5ed00:	bne	5ec64 <fputs@plt+0x5a350>
   5ed04:	mov	r0, r7
   5ed08:	pop	{r4, r5, r6, r7, r8, pc}
   5ed0c:	ldr	r0, [pc, #32]	; 5ed34 <fputs@plt+0x5a420>
   5ed10:	mov	r2, #72	; 0x48
   5ed14:	ldr	r1, [pc, #28]	; 5ed38 <fputs@plt+0x5a424>
   5ed18:	ldr	r3, [pc, #28]	; 5ed3c <fputs@plt+0x5a428>
   5ed1c:	add	r0, pc, r0
   5ed20:	add	r1, pc, r1
   5ed24:	add	r3, pc, r3
   5ed28:	bl	5af4c <fputs@plt+0x56638>
   5ed2c:	mov	r0, r5
   5ed30:	pop	{r4, r5, r6, r7, r8, pc}
   5ed34:	ldrdeq	r3, [r1], -r8
   5ed38:	andeq	r7, r1, ip, ror r2
   5ed3c:	andeq	r7, r1, r4, lsr #5
   5ed40:	ldr	r3, [pc, #324]	; 5ee8c <fputs@plt+0x5a578>
   5ed44:	ldr	r2, [pc, #324]	; 5ee90 <fputs@plt+0x5a57c>
   5ed48:	add	r3, pc, r3
   5ed4c:	push	{r4, r5, r6, r7, lr}
   5ed50:	subs	r4, r0, #0
   5ed54:	ldr	r5, [r3, r2]
   5ed58:	sub	sp, sp, #28
   5ed5c:	movne	r6, #0
   5ed60:	ldr	r3, [r5]
   5ed64:	str	r3, [sp, #20]
   5ed68:	beq	5edb4 <fputs@plt+0x5a4a0>
   5ed6c:	mov	r1, r4
   5ed70:	movw	r0, #385	; 0x181
   5ed74:	mov	r2, #3
   5ed78:	bl	4824 <syscall@plt>
   5ed7c:	subs	r4, r0, #0
   5ed80:	bge	5ed90 <fputs@plt+0x5a47c>
   5ed84:	bl	48cc <__errno_location@plt>
   5ed88:	ldr	r4, [r0]
   5ed8c:	rsb	r4, r4, #0
   5ed90:	mov	r0, r6
   5ed94:	bl	4140 <free@plt>
   5ed98:	ldr	r2, [sp, #20]
   5ed9c:	ldr	r3, [r5]
   5eda0:	mov	r0, r4
   5eda4:	cmp	r2, r3
   5eda8:	bne	5ee48 <fputs@plt+0x5a534>
   5edac:	add	sp, sp, #28
   5edb0:	pop	{r4, r5, r6, r7, pc}
   5edb4:	mov	r0, #16
   5edb8:	mov	r1, sp
   5edbc:	str	r4, [sp]
   5edc0:	str	r4, [sp, #4]
   5edc4:	str	r4, [sp, #8]
   5edc8:	str	r4, [sp, #12]
   5edcc:	strb	r4, [sp, #16]
   5edd0:	bl	4674 <prctl@plt>
   5edd4:	cmp	r0, #0
   5edd8:	blt	5ee4c <fputs@plt+0x5a538>
   5eddc:	ldrb	r3, [sp]
   5ede0:	cmp	r3, #0
   5ede4:	bne	5edfc <fputs@plt+0x5a4e8>
   5ede8:	ldr	r7, [pc, #164]	; 5ee94 <fputs@plt+0x5a580>
   5edec:	add	r7, pc, r7
   5edf0:	mov	r6, r4
   5edf4:	mov	r4, r7
   5edf8:	b	5ed6c <fputs@plt+0x5a458>
   5edfc:	mov	r0, sp
   5ee00:	bl	5bab8 <fputs@plt+0x571a4>
   5ee04:	subs	r4, r0, #0
   5ee08:	beq	5ee34 <fputs@plt+0x5a520>
   5ee0c:	ldr	r0, [pc, #132]	; 5ee98 <fputs@plt+0x5a584>
   5ee10:	mov	r1, r4
   5ee14:	add	r0, pc, r0
   5ee18:	bl	4f7e8 <fputs@plt+0x4aed4>
   5ee1c:	subs	r7, r0, #0
   5ee20:	beq	5ee34 <fputs@plt+0x5a520>
   5ee24:	mov	r0, r4
   5ee28:	mov	r4, r7
   5ee2c:	bl	4140 <free@plt>
   5ee30:	b	5edf0 <fputs@plt+0x5a4dc>
   5ee34:	mov	r0, r4
   5ee38:	mov	r6, #0
   5ee3c:	bl	4140 <free@plt>
   5ee40:	mvn	r4, #11
   5ee44:	b	5ed90 <fputs@plt+0x5a47c>
   5ee48:	bl	453c <__stack_chk_fail@plt>
   5ee4c:	ldr	r0, [pc, #72]	; 5ee9c <fputs@plt+0x5a588>
   5ee50:	mov	r2, #49	; 0x31
   5ee54:	ldr	r1, [pc, #68]	; 5eea0 <fputs@plt+0x5a58c>
   5ee58:	ldr	r3, [pc, #68]	; 5eea4 <fputs@plt+0x5a590>
   5ee5c:	add	r0, pc, r0
   5ee60:	add	r1, pc, r1
   5ee64:	add	r3, pc, r3
   5ee68:	bl	5ac34 <fputs@plt+0x56320>
   5ee6c:	mov	r5, r0
   5ee70:	mov	r0, r4
   5ee74:	bl	4140 <free@plt>
   5ee78:	mov	r0, r5
   5ee7c:	bl	4818 <_Unwind_Resume@plt>
   5ee80:	mov	r5, r0
   5ee84:	mov	r4, #0
   5ee88:	b	5ee70 <fputs@plt+0x5a55c>
   5ee8c:	andeq	ip, r2, r8, asr #28
   5ee90:	andeq	r0, r0, r0, lsr r4
   5ee94:	andeq	sp, r0, r0, rrx
   5ee98:	andeq	sp, r0, r8, lsr #32
   5ee9c:	andeq	sp, r0, r8
   5eea0:	andeq	r7, r1, r0, lsr #3
   5eea4:			; <UNDEFINED> instruction: 0x000171b4
   5eea8:	cmp	r0, #0
   5eeac:	push	{r3, lr}
   5eeb0:	blt	5eee0 <fputs@plt+0x5a5cc>
   5eeb4:	movw	r1, #1033	; 0x409
   5eeb8:	mov	r2, #15
   5eebc:	bl	46a4 <fcntl@plt>
   5eec0:	cmp	r0, #0
   5eec4:	blt	5eed0 <fputs@plt+0x5a5bc>
   5eec8:	mov	r0, #0
   5eecc:	pop	{r3, pc}
   5eed0:	bl	48cc <__errno_location@plt>
   5eed4:	ldr	r0, [r0]
   5eed8:	rsb	r0, r0, #0
   5eedc:	pop	{r3, pc}
   5eee0:	ldr	r0, [pc, #24]	; 5ef00 <fputs@plt+0x5a5ec>
   5eee4:	mov	r2, #102	; 0x66
   5eee8:	ldr	r1, [pc, #20]	; 5ef04 <fputs@plt+0x5a5f0>
   5eeec:	ldr	r3, [pc, #20]	; 5ef08 <fputs@plt+0x5a5f4>
   5eef0:	add	r0, pc, r0
   5eef4:	add	r1, pc, r1
   5eef8:	add	r3, pc, r3
   5eefc:	bl	5ac34 <fputs@plt+0x56320>
   5ef00:			; <UNDEFINED> instruction: 0x00010eb0
   5ef04:	andeq	r7, r1, ip, lsl #2
   5ef08:	andeq	r7, r1, r4, ror #1
   5ef0c:	cmp	r0, #0
   5ef10:	push	{r3, lr}
   5ef14:	blt	5ef3c <fputs@plt+0x5a628>
   5ef18:	bl	47ac <ftruncate64@plt>
   5ef1c:	cmp	r0, #0
   5ef20:	blt	5ef2c <fputs@plt+0x5a618>
   5ef24:	mov	r0, #0
   5ef28:	pop	{r3, pc}
   5ef2c:	bl	48cc <__errno_location@plt>
   5ef30:	ldr	r0, [r0]
   5ef34:	rsb	r0, r0, #0
   5ef38:	pop	{r3, pc}
   5ef3c:	ldr	r0, [pc, #24]	; 5ef5c <fputs@plt+0x5a648>
   5ef40:	mov	r2, #141	; 0x8d
   5ef44:	ldr	r1, [pc, #20]	; 5ef60 <fputs@plt+0x5a64c>
   5ef48:	ldr	r3, [pc, #20]	; 5ef64 <fputs@plt+0x5a650>
   5ef4c:	add	r0, pc, r0
   5ef50:	add	r1, pc, r1
   5ef54:	add	r3, pc, r3
   5ef58:	bl	5ac34 <fputs@plt+0x56320>
   5ef5c:	andeq	r0, r1, r4, asr lr
   5ef60:	strheq	r7, [r1], -r0
   5ef64:	muleq	r1, ip, r0
   5ef68:	cmp	r0, #7
   5ef6c:	push	{r4, r5, lr}
   5ef70:	sub	sp, sp, #20
   5ef74:	bne	5f094 <fputs@plt+0x5a780>
   5ef78:	cmp	r1, #0
   5ef7c:	beq	5f074 <fputs@plt+0x5a760>
   5ef80:	ldr	r3, [r1, #8]
   5ef84:	cmp	r3, #2
   5ef88:	beq	5efb8 <fputs@plt+0x5a6a4>
   5ef8c:	ldr	r1, [pc, #464]	; 5f164 <fputs@plt+0x5a850>
   5ef90:	mov	r0, #7
   5ef94:	mov	r2, #0
   5ef98:	add	r1, pc, r1
   5ef9c:	bl	4548 <sigaction@plt>
   5efa0:	cmp	r0, #0
   5efa4:	bne	5f0b4 <fputs@plt+0x5a7a0>
   5efa8:	mov	r0, #7
   5efac:	add	sp, sp, #20
   5efb0:	pop	{r4, r5, lr}
   5efb4:	b	43e0 <raise@plt>
   5efb8:	ldr	r5, [r1, #12]
   5efbc:	cmp	r5, #0
   5efc0:	beq	5ef8c <fputs@plt+0x5a678>
   5efc4:	bl	4e8dc <fputs@plt+0x49fc8>
   5efc8:	mov	r4, r0
   5efcc:	mov	r0, r5
   5efd0:	mov	r1, r4
   5efd4:	bl	618f8 <fputs@plt+0x5cfe4>
   5efd8:	ldr	r3, [pc, #392]	; 5f168 <fputs@plt+0x5a854>
   5efdc:	add	r3, pc, r3
   5efe0:	add	r2, r3, #256	; 0x100
   5efe4:	mul	r4, r4, r0
   5efe8:	cmp	r4, #0
   5efec:	beq	5f0d4 <fputs@plt+0x5a7c0>
   5eff0:	dmb	sy
   5eff4:	ldrex	r1, [r3]
   5eff8:	cmp	r1, #0
   5effc:	bne	5f00c <fputs@plt+0x5a6f8>
   5f000:	strex	r0, r4, [r3]
   5f004:	cmp	r0, #0
   5f008:	bne	5eff4 <fputs@plt+0x5a6e0>
   5f00c:	dmb	sy
   5f010:	bne	5f0f4 <fputs@plt+0x5a7e0>
   5f014:	ldr	r3, [pc, #336]	; 5f16c <fputs@plt+0x5a858>
   5f018:	dmb	sy
   5f01c:	add	r3, pc, r3
   5f020:	ldrex	r1, [r3]
   5f024:	add	r1, r1, #1
   5f028:	strex	r2, r1, [r3]
   5f02c:	cmp	r2, #0
   5f030:	bne	5f020 <fputs@plt+0x5a70c>
   5f034:	dmb	sy
   5f038:	bl	4e8dc <fputs@plt+0x49fc8>
   5f03c:	mov	r2, #0
   5f040:	mov	r3, #0
   5f044:	strd	r2, [sp, #8]
   5f048:	mov	r2, #3
   5f04c:	mov	r3, #50	; 0x32
   5f050:	mov	r1, r0
   5f054:	mvn	r0, #0
   5f058:	str	r0, [sp]
   5f05c:	mov	r0, r4
   5f060:	bl	4518 <mmap64@plt>
   5f064:	cmp	r4, r0
   5f068:	bne	5f144 <fputs@plt+0x5a830>
   5f06c:	add	sp, sp, #20
   5f070:	pop	{r4, r5, pc}
   5f074:	ldr	r0, [pc, #244]	; 5f170 <fputs@plt+0x5a85c>
   5f078:	mov	r2, #106	; 0x6a
   5f07c:	ldr	r1, [pc, #240]	; 5f174 <fputs@plt+0x5a860>
   5f080:	ldr	r3, [pc, #240]	; 5f178 <fputs@plt+0x5a864>
   5f084:	add	r0, pc, r0
   5f088:	add	r1, pc, r1
   5f08c:	add	r3, pc, r3
   5f090:	bl	5ac34 <fputs@plt+0x56320>
   5f094:	ldr	r0, [pc, #224]	; 5f17c <fputs@plt+0x5a868>
   5f098:	mov	r2, #105	; 0x69
   5f09c:	ldr	r1, [pc, #220]	; 5f180 <fputs@plt+0x5a86c>
   5f0a0:	ldr	r3, [pc, #220]	; 5f184 <fputs@plt+0x5a870>
   5f0a4:	add	r0, pc, r0
   5f0a8:	add	r1, pc, r1
   5f0ac:	add	r3, pc, r3
   5f0b0:	bl	5ac34 <fputs@plt+0x56320>
   5f0b4:	ldr	r0, [pc, #204]	; 5f188 <fputs@plt+0x5a874>
   5f0b8:	mov	r2, #109	; 0x6d
   5f0bc:	ldr	r1, [pc, #200]	; 5f18c <fputs@plt+0x5a878>
   5f0c0:	ldr	r3, [pc, #200]	; 5f190 <fputs@plt+0x5a87c>
   5f0c4:	add	r0, pc, r0
   5f0c8:	add	r1, pc, r1
   5f0cc:	add	r3, pc, r3
   5f0d0:	bl	5ac34 <fputs@plt+0x56320>
   5f0d4:	ldr	r0, [pc, #184]	; 5f194 <fputs@plt+0x5a880>
   5f0d8:	mov	r2, #45	; 0x2d
   5f0dc:	ldr	r1, [pc, #180]	; 5f198 <fputs@plt+0x5a884>
   5f0e0:	ldr	r3, [pc, #180]	; 5f19c <fputs@plt+0x5a888>
   5f0e4:	add	r0, pc, r0
   5f0e8:	add	r1, pc, r1
   5f0ec:	add	r3, pc, r3
   5f0f0:	bl	5ac34 <fputs@plt+0x56320>
   5f0f4:	add	r3, r3, #4
   5f0f8:	cmp	r3, r2
   5f0fc:	bne	5eff0 <fputs@plt+0x5a6dc>
   5f100:	ldr	r3, [pc, #152]	; 5f1a0 <fputs@plt+0x5a88c>
   5f104:	add	r3, pc, r3
   5f108:	dmb	sy
   5f10c:	ldr	r2, [r3]
   5f110:	cmp	r2, #64	; 0x40
   5f114:	bhi	5f038 <fputs@plt+0x5a724>
   5f118:	add	r1, r2, #64	; 0x40
   5f11c:	dmb	sy
   5f120:	ldrex	r0, [r3]
   5f124:	cmp	r0, r2
   5f128:	bne	5f138 <fputs@plt+0x5a824>
   5f12c:	strex	ip, r1, [r3]
   5f130:	cmp	ip, #0
   5f134:	bne	5f120 <fputs@plt+0x5a80c>
   5f138:	dmb	sy
   5f13c:	beq	5f038 <fputs@plt+0x5a724>
   5f140:	b	5f108 <fputs@plt+0x5a7f4>
   5f144:	ldr	r0, [pc, #88]	; 5f1a4 <fputs@plt+0x5a890>
   5f148:	mov	r2, #124	; 0x7c
   5f14c:	ldr	r1, [pc, #84]	; 5f1a8 <fputs@plt+0x5a894>
   5f150:	ldr	r3, [pc, #84]	; 5f1ac <fputs@plt+0x5a898>
   5f154:	add	r0, pc, r0
   5f158:	add	r1, pc, r1
   5f15c:	add	r3, pc, r3
   5f160:	bl	5ac34 <fputs@plt+0x56320>
   5f164:	andeq	sp, r2, ip, asr ip
   5f168:	andeq	sp, r2, r0, lsl fp
   5f16c:	ldrdeq	sp, [r2], -r4
   5f170:	andeq	r6, r1, r8, ror #31
   5f174:	ldrdeq	r6, [r1], -r0
   5f178:	andeq	r6, r1, r8, lsr #31
   5f17c:	andeq	r6, r1, ip, lsr #31
   5f180:			; <UNDEFINED> instruction: 0x00016fb0
   5f184:	andeq	r6, r1, r8, lsl #31
   5f188:	andeq	r6, r1, ip, lsr #31
   5f18c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   5f190:	andeq	r6, r1, r8, ror #30
   5f194:			; <UNDEFINED> instruction: 0x00016fbc
   5f198:	andeq	r6, r1, r0, ror pc
   5f19c:	andeq	r6, r1, r8, asr pc
   5f1a0:	andeq	sp, r2, ip, ror #21
   5f1a4:	andeq	r6, r1, r4, asr pc
   5f1a8:	andeq	r6, r1, r0, lsl #30
   5f1ac:	ldrdeq	r6, [r1], -r8
   5f1b0:	subs	r2, r0, #0
   5f1b4:	push	{r3, r4, r5, r6, r7, lr}
   5f1b8:	beq	5f250 <fputs@plt+0x5a93c>
   5f1bc:	ldr	r3, [pc, #196]	; 5f288 <fputs@plt+0x5a974>
   5f1c0:	mov	ip, #0
   5f1c4:	ldr	r1, [pc, #192]	; 5f28c <fputs@plt+0x5a978>
   5f1c8:	add	r3, pc, r3
   5f1cc:	add	r1, pc, r1
   5f1d0:	dmb	sy
   5f1d4:	ldr	r0, [r3]
   5f1d8:	cmp	r0, #0
   5f1dc:	popeq	{r3, r4, r5, r6, r7, pc}
   5f1e0:	cmp	r0, #63	; 0x3f
   5f1e4:	bhi	5f280 <fputs@plt+0x5a96c>
   5f1e8:	mov	r0, #0
   5f1ec:	ldr	r4, [r1, r0, lsl #2]
   5f1f0:	cmp	r4, #0
   5f1f4:	beq	5f270 <fputs@plt+0x5a95c>
   5f1f8:	add	r5, r1, r0, lsl #2
   5f1fc:	dmb	sy
   5f200:	ldrex	r6, [r5]
   5f204:	cmp	r6, r4
   5f208:	bne	5f218 <fputs@plt+0x5a904>
   5f20c:	strex	r7, ip, [r5]
   5f210:	cmp	r7, #0
   5f214:	bne	5f200 <fputs@plt+0x5a8ec>
   5f218:	dmb	sy
   5f21c:	bne	5f270 <fputs@plt+0x5a95c>
   5f220:	ldr	r3, [pc, #104]	; 5f290 <fputs@plt+0x5a97c>
   5f224:	dmb	sy
   5f228:	add	r3, pc, r3
   5f22c:	ldrex	r0, [r3]
   5f230:	sub	r0, r0, #1
   5f234:	strex	r1, r0, [r3]
   5f238:	cmp	r1, #0
   5f23c:	bne	5f22c <fputs@plt+0x5a918>
   5f240:	dmb	sy
   5f244:	mov	r0, #1
   5f248:	str	r4, [r2]
   5f24c:	pop	{r3, r4, r5, r6, r7, pc}
   5f250:	ldr	r0, [pc, #60]	; 5f294 <fputs@plt+0x5a980>
   5f254:	mov	r2, #71	; 0x47
   5f258:	ldr	r1, [pc, #56]	; 5f298 <fputs@plt+0x5a984>
   5f25c:	ldr	r3, [pc, #56]	; 5f29c <fputs@plt+0x5a988>
   5f260:	add	r0, pc, r0
   5f264:	add	r1, pc, r1
   5f268:	add	r3, pc, r3
   5f26c:	bl	5ac34 <fputs@plt+0x56320>
   5f270:	add	r0, r0, #1
   5f274:	cmp	r0, #64	; 0x40
   5f278:	bne	5f1ec <fputs@plt+0x5a8d8>
   5f27c:	b	5f1d0 <fputs@plt+0x5a8bc>
   5f280:	mvn	r0, #74	; 0x4a
   5f284:	pop	{r3, r4, r5, r6, r7, pc}
   5f288:	andeq	sp, r2, r8, lsr #20
   5f28c:	andeq	sp, r2, r0, lsr #18
   5f290:	andeq	sp, r2, r8, asr #19
   5f294:	andeq	r6, r0, r0, lsl #10
   5f298:	strdeq	r6, [r1], -r4
   5f29c:	ldrdeq	r6, [r1], -r4
   5f2a0:	ldr	r3, [pc, #176]	; 5f358 <fputs@plt+0x5aa44>
   5f2a4:	mov	r1, #0
   5f2a8:	ldr	ip, [pc, #172]	; 5f35c <fputs@plt+0x5aa48>
   5f2ac:	mov	r2, #140	; 0x8c
   5f2b0:	add	r3, pc, r3
   5f2b4:	push	{r4, r5, lr}
   5f2b8:	sub	sp, sp, #148	; 0x94
   5f2bc:	ldr	r4, [r3, ip]
   5f2c0:	mov	r0, sp
   5f2c4:	ldr	r3, [r4]
   5f2c8:	str	r3, [sp, #140]	; 0x8c
   5f2cc:	bl	4014 <memset@plt>
   5f2d0:	ldr	r2, [pc, #136]	; 5f360 <fputs@plt+0x5aa4c>
   5f2d4:	mov	r3, #4
   5f2d8:	str	r3, [sp, #132]	; 0x84
   5f2dc:	add	r2, pc, r2
   5f2e0:	ldr	r1, [pc, #124]	; 5f364 <fputs@plt+0x5aa50>
   5f2e4:	ldr	r3, [r2]
   5f2e8:	add	r1, pc, r1
   5f2ec:	str	r1, [sp]
   5f2f0:	add	r3, r3, #1
   5f2f4:	str	r3, [r2]
   5f2f8:	cmp	r3, #1
   5f2fc:	beq	5f318 <fputs@plt+0x5aa04>
   5f300:	ldr	r2, [sp, #140]	; 0x8c
   5f304:	ldr	r3, [r4]
   5f308:	cmp	r2, r3
   5f30c:	bne	5f354 <fputs@plt+0x5aa40>
   5f310:	add	sp, sp, #148	; 0x94
   5f314:	pop	{r4, r5, pc}
   5f318:	ldr	r2, [pc, #72]	; 5f368 <fputs@plt+0x5aa54>
   5f31c:	mov	r1, sp
   5f320:	mov	r0, #7
   5f324:	add	r2, pc, r2
   5f328:	bl	4548 <sigaction@plt>
   5f32c:	cmp	r0, #0
   5f330:	beq	5f300 <fputs@plt+0x5a9ec>
   5f334:	ldr	r0, [pc, #48]	; 5f36c <fputs@plt+0x5aa58>
   5f338:	mov	r2, #136	; 0x88
   5f33c:	ldr	r1, [pc, #44]	; 5f370 <fputs@plt+0x5aa5c>
   5f340:	ldr	r3, [pc, #44]	; 5f374 <fputs@plt+0x5aa60>
   5f344:	add	r0, pc, r0
   5f348:	add	r1, pc, r1
   5f34c:	add	r3, pc, r3
   5f350:	bl	5ac34 <fputs@plt+0x56320>
   5f354:	bl	453c <__stack_chk_fail@plt>
   5f358:	andeq	ip, r2, r0, ror #17
   5f35c:	andeq	r0, r0, r0, lsr r4
   5f360:	andeq	sp, r2, r0, lsl r9
   5f364:			; <UNDEFINED> instruction: 0xfffffc78
   5f368:	ldrdeq	sp, [r2], -r0
   5f36c:	andeq	r6, r1, ip, asr #27
   5f370:	andeq	r6, r1, r0, lsl sp
   5f374:	ldrdeq	r6, [r1], -r8
   5f378:	ldr	r3, [r0, #4]
   5f37c:	str	r3, [r1]
   5f380:	str	r1, [r0, #4]
   5f384:	bx	lr
   5f388:	push	{r4, lr}
   5f38c:	mov	r1, #58	; 0x3a
   5f390:	mov	r4, r0
   5f394:	bl	3f9c <strchr@plt>
   5f398:	cmp	r0, #0
   5f39c:	beq	5f3a8 <fputs@plt+0x5aa94>
   5f3a0:	mov	r0, #0
   5f3a4:	pop	{r4, pc}
   5f3a8:	mov	r0, r4
   5f3ac:	mov	r1, #32
   5f3b0:	bl	3f9c <strchr@plt>
   5f3b4:	rsbs	r0, r0, #1
   5f3b8:	movcc	r0, #0
   5f3bc:	pop	{r4, pc}
   5f3c0:	push	{r4, r5, r6, lr}
   5f3c4:	subs	r5, r0, #0
   5f3c8:	beq	5f450 <fputs@plt+0x5ab3c>
   5f3cc:	mov	r0, #1
   5f3d0:	mov	r1, #280	; 0x118
   5f3d4:	bl	3fcc <calloc@plt>
   5f3d8:	subs	r4, r0, #0
   5f3dc:	beq	5f460 <fputs@plt+0x5ab4c>
   5f3e0:	mov	r6, #1
   5f3e4:	mov	r1, r4
   5f3e8:	mov	r0, r5
   5f3ec:	str	r6, [r4, #236]	; 0xec
   5f3f0:	mov	r2, r6
   5f3f4:	str	r5, [r1], #76	; 0x4c
   5f3f8:	bl	60af4 <fputs@plt+0x5c1e0>
   5f3fc:	mov	r0, r5
   5f400:	mov	r2, r6
   5f404:	add	r1, r4, #104	; 0x68
   5f408:	bl	60af4 <fputs@plt+0x5c1e0>
   5f40c:	mov	r0, r5
   5f410:	mov	r2, r6
   5f414:	add	r1, r4, #132	; 0x84
   5f418:	bl	60af4 <fputs@plt+0x5c1e0>
   5f41c:	mov	r0, r5
   5f420:	add	r1, r4, #160	; 0xa0
   5f424:	mov	r2, #0
   5f428:	bl	60af4 <fputs@plt+0x5c1e0>
   5f42c:	mov	r0, r5
   5f430:	mov	r2, r6
   5f434:	add	r1, r4, #188	; 0xbc
   5f438:	mov	r5, r4
   5f43c:	bl	60af4 <fputs@plt+0x5c1e0>
   5f440:	mvn	r3, #0
   5f444:	str	r3, [r4, #252]	; 0xfc
   5f448:	mov	r0, r5
   5f44c:	pop	{r4, r5, r6, pc}
   5f450:	bl	48cc <__errno_location@plt>
   5f454:	mov	r3, #22
   5f458:	str	r3, [r0]
   5f45c:	b	5f448 <fputs@plt+0x5ab34>
   5f460:	bl	48cc <__errno_location@plt>
   5f464:	mov	r5, r4
   5f468:	mov	r3, #12
   5f46c:	str	r3, [r0]
   5f470:	b	5f448 <fputs@plt+0x5ab34>
   5f474:	push	{r4, lr}
   5f478:	subs	r4, r0, #0
   5f47c:	beq	5f494 <fputs@plt+0x5ab80>
   5f480:	ldr	r3, [r4, #236]	; 0xec
   5f484:	sub	r3, r3, #1
   5f488:	str	r3, [r4, #236]	; 0xec
   5f48c:	cmp	r3, #0
   5f490:	ble	5f49c <fputs@plt+0x5ab88>
   5f494:	mov	r0, #0
   5f498:	pop	{r4, pc}
   5f49c:	ldr	r0, [r4, #4]
   5f4a0:	cmp	r0, #0
   5f4a4:	beq	5f4ac <fputs@plt+0x5ab98>
   5f4a8:	bl	5f474 <fputs@plt+0x5ab60>
   5f4ac:	ldr	r0, [r4, #8]
   5f4b0:	bl	4140 <free@plt>
   5f4b4:	ldr	r0, [r4, #16]
   5f4b8:	bl	4140 <free@plt>
   5f4bc:	ldr	r0, [r4, #24]
   5f4c0:	bl	4140 <free@plt>
   5f4c4:	ldr	r0, [r4, #40]	; 0x28
   5f4c8:	bl	4140 <free@plt>
   5f4cc:	ldr	r0, [r4, #44]	; 0x2c
   5f4d0:	bl	4140 <free@plt>
   5f4d4:	add	r0, r4, #76	; 0x4c
   5f4d8:	bl	60df0 <fputs@plt+0x5c4dc>
   5f4dc:	add	r0, r4, #104	; 0x68
   5f4e0:	bl	60df0 <fputs@plt+0x5c4dc>
   5f4e4:	add	r0, r4, #132	; 0x84
   5f4e8:	bl	60df0 <fputs@plt+0x5c4dc>
   5f4ec:	add	r0, r4, #160	; 0xa0
   5f4f0:	bl	60df0 <fputs@plt+0x5c4dc>
   5f4f4:	add	r0, r4, #188	; 0xbc
   5f4f8:	bl	60df0 <fputs@plt+0x5c4dc>
   5f4fc:	ldr	r0, [r4, #52]	; 0x34
   5f500:	bl	4140 <free@plt>
   5f504:	ldr	r0, [r4, #48]	; 0x30
   5f508:	bl	4140 <free@plt>
   5f50c:	ldr	r0, [r4, #56]	; 0x38
   5f510:	bl	4140 <free@plt>
   5f514:	ldr	r0, [r4, #60]	; 0x3c
   5f518:	bl	4140 <free@plt>
   5f51c:	ldr	r0, [r4, #64]	; 0x40
   5f520:	bl	4140 <free@plt>
   5f524:	ldr	r0, [r4, #68]	; 0x44
   5f528:	bl	4140 <free@plt>
   5f52c:	mov	r0, r4
   5f530:	bl	4140 <free@plt>
   5f534:	mov	r0, #0
   5f538:	pop	{r4, pc}
   5f53c:	cmp	r0, #0
   5f540:	ldrne	r0, [r0, #16]
   5f544:	bx	lr
   5f548:	push	{r3, lr}
   5f54c:	mov	r3, r0
   5f550:	mov	r2, #0
   5f554:	add	r0, r0, #76	; 0x4c
   5f558:	strb	r2, [r3, #267]	; 0x10b
   5f55c:	bl	60b28 <fputs@plt+0x5c214>
   5f560:	cmp	r0, #0
   5f564:	mvneq	r0, #11
   5f568:	movne	r0, #0
   5f56c:	pop	{r3, pc}
   5f570:	push	{r3, r4, r5, lr}
   5f574:	mov	r5, r0
   5f578:	mov	r0, r1
   5f57c:	mov	r4, r1
   5f580:	bl	5f388 <fputs@plt+0x5aa74>
   5f584:	cmp	r0, #0
   5f588:	beq	5f5b0 <fputs@plt+0x5ac9c>
   5f58c:	mov	r2, #0
   5f590:	mov	r1, r4
   5f594:	strb	r2, [r5, #269]	; 0x10d
   5f598:	add	r0, r5, #188	; 0xbc
   5f59c:	bl	60b28 <fputs@plt+0x5c214>
   5f5a0:	cmp	r0, #0
   5f5a4:	mvneq	r0, #11
   5f5a8:	movne	r0, #0
   5f5ac:	pop	{r3, r4, r5, pc}
   5f5b0:	mvn	r0, #21
   5f5b4:	pop	{r3, r4, r5, pc}
   5f5b8:	str	r1, [r0, #232]	; 0xe8
   5f5bc:	mov	r0, #0
   5f5c0:	bx	lr
   5f5c4:	str	r1, [r0, #252]	; 0xfc
   5f5c8:	mov	r0, #0
   5f5cc:	bx	lr
   5f5d0:	ldr	r3, [pc, #672]	; 5f878 <fputs@plt+0x5af64>
   5f5d4:	ldr	r2, [pc, #672]	; 5f87c <fputs@plt+0x5af68>
   5f5d8:	add	r3, pc, r3
   5f5dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f5e0:	sub	sp, sp, #17408	; 0x4400
   5f5e4:	ldr	r2, [r3, r2]
   5f5e8:	sub	sp, sp, #36	; 0x24
   5f5ec:	subs	r4, r1, #0
   5f5f0:	add	r1, sp, #16384	; 0x4000
   5f5f4:	mov	r8, r0
   5f5f8:	ldr	r3, [r2]
   5f5fc:	str	r2, [sp, #20]
   5f600:	str	r3, [r1, #1052]	; 0x41c
   5f604:	beq	5f7d4 <fputs@plt+0x5aec0>
   5f608:	ldr	r1, [pc, #624]	; 5f880 <fputs@plt+0x5af6c>
   5f60c:	mov	r0, r4
   5f610:	add	r1, pc, r1
   5f614:	bl	4314 <fopen64@plt>
   5f618:	subs	r6, r0, #0
   5f61c:	beq	5f818 <fputs@plt+0x5af04>
   5f620:	ldr	fp, [pc, #604]	; 5f884 <fputs@plt+0x5af70>
   5f624:	add	r4, sp, #1040	; 0x410
   5f628:	movw	r7, #49148	; 0xbffc
   5f62c:	add	sl, sp, #28
   5f630:	add	r9, sp, #1056	; 0x420
   5f634:	movt	r7, #65535	; 0xffff
   5f638:	add	r4, r4, #12
   5f63c:	add	fp, pc, fp
   5f640:	mov	r5, #0
   5f644:	mov	r3, #1
   5f648:	strb	r3, [r8, #274]	; 0x112
   5f64c:	mov	r0, r4
   5f650:	mov	r1, #16384	; 0x4000
   5f654:	mov	r2, r6
   5f658:	bl	3f54 <fgets@plt>
   5f65c:	cmp	r0, #0
   5f660:	beq	5f7a4 <fputs@plt+0x5ae90>
   5f664:	mov	r0, r4
   5f668:	bl	42a8 <strlen@plt>
   5f66c:	cmp	r0, #3
   5f670:	ble	5f7a4 <fputs@plt+0x5ae90>
   5f674:	add	r2, sp, #17408	; 0x4400
   5f678:	add	r2, r2, #32
   5f67c:	add	r0, r2, r0
   5f680:	sub	r0, r0, #16384	; 0x4000
   5f684:	sub	r0, r0, #4
   5f688:	strb	r5, [r0, #-1]
   5f68c:	ldrb	r1, [r2, r7]
   5f690:	uxtb	r3, r1
   5f694:	sub	r3, r3, #69	; 0x45
   5f698:	cmp	r3, #18
   5f69c:	addls	pc, pc, r3, lsl #2
   5f6a0:	b	5f64c <fputs@plt+0x5ad38>
   5f6a4:	b	5f78c <fputs@plt+0x5ae78>
   5f6a8:	b	5f64c <fputs@plt+0x5ad38>
   5f6ac:	b	5f77c <fputs@plt+0x5ae68>
   5f6b0:	b	5f64c <fputs@plt+0x5ad38>
   5f6b4:	b	5f758 <fputs@plt+0x5ae44>
   5f6b8:	b	5f64c <fputs@plt+0x5ad38>
   5f6bc:	b	5f64c <fputs@plt+0x5ad38>
   5f6c0:	b	5f738 <fputs@plt+0x5ae24>
   5f6c4:	b	5f64c <fputs@plt+0x5ad38>
   5f6c8:	b	5f64c <fputs@plt+0x5ad38>
   5f6cc:	b	5f64c <fputs@plt+0x5ad38>
   5f6d0:	b	5f64c <fputs@plt+0x5ad38>
   5f6d4:	b	5f64c <fputs@plt+0x5ad38>
   5f6d8:	b	5f64c <fputs@plt+0x5ad38>
   5f6dc:	b	5f710 <fputs@plt+0x5adfc>
   5f6e0:	b	5f64c <fputs@plt+0x5ad38>
   5f6e4:	b	5f64c <fputs@plt+0x5ad38>
   5f6e8:	b	5f64c <fputs@plt+0x5ad38>
   5f6ec:	b	5f6f0 <fputs@plt+0x5addc>
   5f6f0:	sub	r0, r9, #2
   5f6f4:	mov	r1, #0
   5f6f8:	mov	r2, #10
   5f6fc:	bl	4380 <strtol@plt>
   5f700:	mov	r1, r0
   5f704:	mov	r0, r8
   5f708:	bl	5f5c4 <fputs@plt+0x5acb0>
   5f70c:	b	5f64c <fputs@plt+0x5ad38>
   5f710:	str	r5, [sp]
   5f714:	mov	r0, sl
   5f718:	mov	r1, #1024	; 0x400
   5f71c:	mov	r2, fp
   5f720:	sub	r3, r9, #2
   5f724:	bl	61650 <fputs@plt+0x5cd3c>
   5f728:	mov	r0, r8
   5f72c:	mov	r1, sl
   5f730:	bl	5f548 <fputs@plt+0x5ac34>
   5f734:	b	5f64c <fputs@plt+0x5ad38>
   5f738:	sub	r0, r9, #2
   5f73c:	mov	r1, #0
   5f740:	mov	r2, #10
   5f744:	bl	4380 <strtol@plt>
   5f748:	mov	r1, r0
   5f74c:	mov	r0, r8
   5f750:	bl	5f5b8 <fputs@plt+0x5aca4>
   5f754:	b	5f64c <fputs@plt+0x5ad38>
   5f758:	sub	r0, r9, #2
   5f75c:	mov	r2, #10
   5f760:	mov	r1, #0
   5f764:	bl	4134 <strtoull@plt>
   5f768:	mov	r2, r0
   5f76c:	mov	r3, r1
   5f770:	mov	r0, r8
   5f774:	bl	609bc <fputs@plt+0x5c0a8>
   5f778:	b	5f64c <fputs@plt+0x5ad38>
   5f77c:	mov	r0, r8
   5f780:	sub	r1, r9, #2
   5f784:	bl	5f570 <fputs@plt+0x5ac5c>
   5f788:	b	5f64c <fputs@plt+0x5ad38>
   5f78c:	sub	r1, r9, #2
   5f790:	mov	r0, r8
   5f794:	bl	60438 <fputs@plt+0x5bb24>
   5f798:	mov	r1, #1
   5f79c:	bl	60e9c <fputs@plt+0x5c588>
   5f7a0:	b	5f64c <fputs@plt+0x5ad38>
   5f7a4:	mov	r0, r6
   5f7a8:	bl	3f48 <fclose@plt>
   5f7ac:	mov	r0, #0
   5f7b0:	ldr	r1, [sp, #20]
   5f7b4:	add	r3, sp, #16384	; 0x4000
   5f7b8:	ldr	r2, [r3, #1052]	; 0x41c
   5f7bc:	ldr	r3, [r1]
   5f7c0:	cmp	r2, r3
   5f7c4:	bne	5f874 <fputs@plt+0x5af60>
   5f7c8:	add	sp, sp, #17408	; 0x4400
   5f7cc:	add	sp, sp, #36	; 0x24
   5f7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f7d4:	ldrb	r3, [r0, #272]	; 0x110
   5f7d8:	cmp	r3, #0
   5f7dc:	movne	r0, r4
   5f7e0:	bne	5f7b0 <fputs@plt+0x5ae9c>
   5f7e4:	mov	r3, #1
   5f7e8:	strb	r3, [r8, #272]	; 0x110
   5f7ec:	bl	60804 <fputs@plt+0x5bef0>
   5f7f0:	subs	r3, r0, #0
   5f7f4:	beq	5f86c <fputs@plt+0x5af58>
   5f7f8:	str	r4, [sp]
   5f7fc:	add	r4, sp, #28
   5f800:	ldr	r2, [pc, #128]	; 5f888 <fputs@plt+0x5af74>
   5f804:	mov	r1, #1024	; 0x400
   5f808:	mov	r0, r4
   5f80c:	add	r2, pc, r2
   5f810:	bl	61650 <fputs@plt+0x5cd3c>
   5f814:	b	5f608 <fputs@plt+0x5acf4>
   5f818:	bl	48cc <__errno_location@plt>
   5f81c:	ldr	r5, [r0]
   5f820:	bl	5b610 <fputs@plt+0x56cfc>
   5f824:	cmp	r0, #6
   5f828:	eorle	r0, r5, r5, asr #31
   5f82c:	rsble	r0, r0, r5, asr #31
   5f830:	ble	5f7b0 <fputs@plt+0x5ae9c>
   5f834:	ldr	r2, [pc, #80]	; 5f88c <fputs@plt+0x5af78>
   5f838:	mov	r1, r5
   5f83c:	ldr	ip, [pc, #76]	; 5f890 <fputs@plt+0x5af7c>
   5f840:	mov	r3, #576	; 0x240
   5f844:	add	r2, pc, r2
   5f848:	str	r2, [sp, #4]
   5f84c:	ldr	r2, [pc, #64]	; 5f894 <fputs@plt+0x5af80>
   5f850:	add	ip, pc, ip
   5f854:	str	r4, [sp, #8]
   5f858:	mov	r0, #7
   5f85c:	str	ip, [sp]
   5f860:	add	r2, pc, r2
   5f864:	bl	5ae90 <fputs@plt+0x5657c>
   5f868:	b	5f7b0 <fputs@plt+0x5ae9c>
   5f86c:	mvn	r0, #0
   5f870:	b	5f7b0 <fputs@plt+0x5ae9c>
   5f874:	bl	453c <__stack_chk_fail@plt>
   5f878:			; <UNDEFINED> instruction: 0x0002c5b8
   5f87c:	andeq	r0, r0, r0, lsr r4
   5f880:	andeq	r0, r1, ip, ror ip
   5f884:	andeq	r3, r0, r0, lsr r8
   5f888:	andeq	r6, r1, ip, lsl #19
   5f88c:	andeq	r6, r1, r4, lsl #19
   5f890:	andeq	r6, r1, r8, lsl r9
   5f894:	andeq	r6, r1, r8, asr #18
   5f898:	push	{r4, lr}
   5f89c:	subs	r4, r0, #0
   5f8a0:	popeq	{r4, pc}
   5f8a4:	ldrb	r1, [r4, #271]	; 0x10f
   5f8a8:	cmp	r1, #0
   5f8ac:	beq	5f8bc <fputs@plt+0x5afa8>
   5f8b0:	add	r0, r4, #76	; 0x4c
   5f8b4:	pop	{r4, lr}
   5f8b8:	b	60db0 <fputs@plt+0x5c49c>
   5f8bc:	bl	5f5d0 <fputs@plt+0x5acbc>
   5f8c0:	add	r0, r4, #76	; 0x4c
   5f8c4:	pop	{r4, lr}
   5f8c8:	b	60db0 <fputs@plt+0x5c49c>
   5f8cc:	push	{r4, lr}
   5f8d0:	subs	r4, r0, #0
   5f8d4:	popeq	{r4, pc}
   5f8d8:	ldrb	r1, [r4, #271]	; 0x10f
   5f8dc:	cmp	r1, #0
   5f8e0:	beq	5f8f0 <fputs@plt+0x5afdc>
   5f8e4:	add	r0, r4, #188	; 0xbc
   5f8e8:	pop	{r4, lr}
   5f8ec:	b	60db0 <fputs@plt+0x5c49c>
   5f8f0:	bl	5f5d0 <fputs@plt+0x5acbc>
   5f8f4:	add	r0, r4, #188	; 0xbc
   5f8f8:	pop	{r4, lr}
   5f8fc:	b	60db0 <fputs@plt+0x5c49c>
   5f900:	ldr	r3, [pc, #480]	; 5fae8 <fputs@plt+0x5b1d4>
   5f904:	ldr	r2, [pc, #480]	; 5faec <fputs@plt+0x5b1d8>
   5f908:	add	r3, pc, r3
   5f90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f910:	sub	sp, sp, #1040	; 0x410
   5f914:	ldr	r8, [r3, r2]
   5f918:	sub	sp, sp, #4
   5f91c:	subs	r4, r0, #0
   5f920:	ldr	r3, [r8]
   5f924:	str	r3, [sp, #1036]	; 0x40c
   5f928:	beq	5fadc <fputs@plt+0x5b1c8>
   5f92c:	ldrb	r5, [r4, #271]	; 0x10f
   5f930:	cmp	r5, #0
   5f934:	beq	5f974 <fputs@plt+0x5b060>
   5f938:	ldrb	sl, [r4, #267]	; 0x10b
   5f93c:	cmp	sl, #0
   5f940:	beq	5f990 <fputs@plt+0x5b07c>
   5f944:	ldrb	sl, [r4, #269]	; 0x10d
   5f948:	cmp	sl, #0
   5f94c:	beq	5fa3c <fputs@plt+0x5b128>
   5f950:	add	r0, r4, #104	; 0x68
   5f954:	bl	60db0 <fputs@plt+0x5c49c>
   5f958:	ldr	r2, [sp, #1036]	; 0x40c
   5f95c:	ldr	r3, [r8]
   5f960:	cmp	r2, r3
   5f964:	bne	5fae4 <fputs@plt+0x5b1d0>
   5f968:	add	sp, sp, #1040	; 0x410
   5f96c:	add	sp, sp, #4
   5f970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f974:	bl	60794 <fputs@plt+0x5be80>
   5f978:	mov	r0, r4
   5f97c:	mov	r1, r5
   5f980:	bl	5f5d0 <fputs@plt+0x5acbc>
   5f984:	ldrb	sl, [r4, #267]	; 0x10b
   5f988:	cmp	sl, #0
   5f98c:	bne	5f944 <fputs@plt+0x5b030>
   5f990:	mov	r3, #1
   5f994:	mov	r0, r4
   5f998:	strb	r3, [r4, #267]	; 0x10b
   5f99c:	bl	5f898 <fputs@plt+0x5af84>
   5f9a0:	subs	r5, r0, #0
   5f9a4:	beq	5f944 <fputs@plt+0x5b030>
   5f9a8:	add	r9, sp, #12
   5f9ac:	str	r9, [sp, #8]
   5f9b0:	bl	60e90 <fputs@plt+0x5c57c>
   5f9b4:	add	r6, sp, #8
   5f9b8:	mov	r1, #1024	; 0x400
   5f9bc:	mov	r3, sl
   5f9c0:	ldr	fp, [pc, #296]	; 5faf0 <fputs@plt+0x5b1dc>
   5f9c4:	add	fp, pc, fp
   5f9c8:	mov	r2, r0
   5f9cc:	mov	r0, r6
   5f9d0:	bl	61578 <fputs@plt+0x5cc64>
   5f9d4:	mov	r7, r0
   5f9d8:	mov	r0, r5
   5f9dc:	bl	60dd0 <fputs@plt+0x5c4bc>
   5f9e0:	subs	r5, r0, #0
   5f9e4:	beq	5fa1c <fputs@plt+0x5b108>
   5f9e8:	mov	r0, r5
   5f9ec:	bl	60e90 <fputs@plt+0x5c57c>
   5f9f0:	mov	r1, r7
   5f9f4:	mov	r2, fp
   5f9f8:	str	sl, [sp]
   5f9fc:	mov	r3, r0
   5fa00:	mov	r0, r6
   5fa04:	bl	61578 <fputs@plt+0x5cc64>
   5fa08:	mov	r7, r0
   5fa0c:	mov	r0, r5
   5fa10:	bl	60dd0 <fputs@plt+0x5c4bc>
   5fa14:	subs	r5, r0, #0
   5fa18:	bne	5f9e8 <fputs@plt+0x5b0d4>
   5fa1c:	ldr	r1, [pc, #208]	; 5faf4 <fputs@plt+0x5b1e0>
   5fa20:	mov	r2, r9
   5fa24:	mov	r0, r4
   5fa28:	add	r1, pc, r1
   5fa2c:	bl	5fb00 <fputs@plt+0x5b1ec>
   5fa30:	ldrb	sl, [r4, #269]	; 0x10d
   5fa34:	cmp	sl, #0
   5fa38:	bne	5f950 <fputs@plt+0x5b03c>
   5fa3c:	mov	r3, #1
   5fa40:	mov	r0, r4
   5fa44:	strb	r3, [r4, #269]	; 0x10d
   5fa48:	bl	5f8cc <fputs@plt+0x5afb8>
   5fa4c:	cmp	r0, #0
   5fa50:	beq	5f950 <fputs@plt+0x5b03c>
   5fa54:	ldr	fp, [pc, #156]	; 5faf8 <fputs@plt+0x5b1e4>
   5fa58:	add	r6, sp, #8
   5fa5c:	mov	r1, #1024	; 0x400
   5fa60:	mov	r3, sl
   5fa64:	add	fp, pc, fp
   5fa68:	mov	r0, r6
   5fa6c:	add	r9, sp, #12
   5fa70:	str	r9, [sp, #8]
   5fa74:	mov	r2, fp
   5fa78:	bl	61578 <fputs@plt+0x5cc64>
   5fa7c:	mov	r7, r0
   5fa80:	mov	r0, r4
   5fa84:	bl	5f8cc <fputs@plt+0x5afb8>
   5fa88:	subs	r5, r0, #0
   5fa8c:	beq	5fac4 <fputs@plt+0x5b1b0>
   5fa90:	mov	r0, r5
   5fa94:	bl	60e90 <fputs@plt+0x5c57c>
   5fa98:	mov	r1, r7
   5fa9c:	mov	r3, fp
   5faa0:	str	sl, [sp]
   5faa4:	mov	r2, r0
   5faa8:	mov	r0, r6
   5faac:	bl	61578 <fputs@plt+0x5cc64>
   5fab0:	mov	r7, r0
   5fab4:	mov	r0, r5
   5fab8:	bl	60dd0 <fputs@plt+0x5c4bc>
   5fabc:	subs	r5, r0, #0
   5fac0:	bne	5fa90 <fputs@plt+0x5b17c>
   5fac4:	ldr	r1, [pc, #48]	; 5fafc <fputs@plt+0x5b1e8>
   5fac8:	mov	r2, r9
   5facc:	mov	r0, r4
   5fad0:	add	r1, pc, r1
   5fad4:	bl	5fb00 <fputs@plt+0x5b1ec>
   5fad8:	b	5f950 <fputs@plt+0x5b03c>
   5fadc:	mov	r0, r4
   5fae0:	b	5f958 <fputs@plt+0x5b044>
   5fae4:	bl	453c <__stack_chk_fail@plt>
   5fae8:	andeq	ip, r2, r8, lsl #5
   5faec:	andeq	r0, r0, r0, lsr r4
   5faf0:	andeq	r7, r0, r4, lsl #7
   5faf4:			; <UNDEFINED> instruction: 0x000167bc
   5faf8:	andeq	sl, r0, ip, ror #1
   5fafc:	andeq	r6, r1, r0, lsr #14
   5fb00:	cmp	r2, #0
   5fb04:	mov	ip, #0
   5fb08:	push	{r4, lr}
   5fb0c:	mov	r4, r1
   5fb10:	strb	ip, [r0, #268]	; 0x10c
   5fb14:	beq	5fb24 <fputs@plt+0x5b210>
   5fb18:	add	r0, r0, #104	; 0x68
   5fb1c:	pop	{r4, lr}
   5fb20:	b	60b28 <fputs@plt+0x5c214>
   5fb24:	bl	5f900 <fputs@plt+0x5afec>
   5fb28:	mov	r1, r4
   5fb2c:	bl	60e50 <fputs@plt+0x5c53c>
   5fb30:	cmp	r0, #0
   5fb34:	beq	5fb3c <fputs@plt+0x5b228>
   5fb38:	bl	60d2c <fputs@plt+0x5c418>
   5fb3c:	mov	r0, #0
   5fb40:	pop	{r4, pc}
   5fb44:	push	{r3, r4, r5, lr}
   5fb48:	mov	r5, r1
   5fb4c:	mov	r4, r0
   5fb50:	ldr	r0, [r0, #40]	; 0x28
   5fb54:	bl	4140 <free@plt>
   5fb58:	mov	r0, r5
   5fb5c:	bl	480c <__strdup@plt>
   5fb60:	cmp	r0, #0
   5fb64:	str	r0, [r4, #40]	; 0x28
   5fb68:	beq	5fb90 <fputs@plt+0x5b27c>
   5fb6c:	ldr	r1, [pc, #36]	; 5fb98 <fputs@plt+0x5b284>
   5fb70:	mov	r2, r0
   5fb74:	mov	r3, #1
   5fb78:	mov	r0, r4
   5fb7c:	strb	r3, [r4, #265]	; 0x109
   5fb80:	add	r1, pc, r1
   5fb84:	bl	5fb00 <fputs@plt+0x5b1ec>
   5fb88:	mov	r0, #0
   5fb8c:	pop	{r3, r4, r5, pc}
   5fb90:	mvn	r0, #11
   5fb94:	pop	{r3, r4, r5, pc}
   5fb98:	andeq	r6, r1, r8, ror r6
   5fb9c:	ldr	r3, [pc, #404]	; 5fd38 <fputs@plt+0x5b424>
   5fba0:	ldr	r2, [pc, #404]	; 5fd3c <fputs@plt+0x5b428>
   5fba4:	add	r3, pc, r3
   5fba8:	push	{r4, r5, r6, lr}
   5fbac:	subs	r4, r0, #0
   5fbb0:	ldr	r5, [r3, r2]
   5fbb4:	sub	sp, sp, #528	; 0x210
   5fbb8:	ldr	r3, [r5]
   5fbbc:	str	r3, [sp, #524]	; 0x20c
   5fbc0:	beq	5fce0 <fputs@plt+0x5b3cc>
   5fbc4:	ldrb	r3, [r4, #265]	; 0x109
   5fbc8:	cmp	r3, #0
   5fbcc:	beq	5fbec <fputs@plt+0x5b2d8>
   5fbd0:	ldr	r0, [r4, #40]	; 0x28
   5fbd4:	ldr	r2, [sp, #524]	; 0x20c
   5fbd8:	ldr	r3, [r5]
   5fbdc:	cmp	r2, r3
   5fbe0:	bne	5fd34 <fputs@plt+0x5b420>
   5fbe4:	add	sp, sp, #528	; 0x210
   5fbe8:	pop	{r4, r5, r6, pc}
   5fbec:	ldr	r0, [r4]
   5fbf0:	mov	r1, #1
   5fbf4:	ldr	r2, [r4, #8]
   5fbf8:	add	r6, sp, #12
   5fbfc:	strb	r1, [r4, #265]	; 0x109
   5fc00:	mov	r1, #512	; 0x200
   5fc04:	str	r1, [sp]
   5fc08:	mov	r3, r6
   5fc0c:	ldr	r1, [pc, #300]	; 5fd40 <fputs@plt+0x5b42c>
   5fc10:	add	r1, pc, r1
   5fc14:	bl	60ea8 <fputs@plt+0x5c594>
   5fc18:	cmp	r0, #0
   5fc1c:	bgt	5fc60 <fputs@plt+0x5b34c>
   5fc20:	ldr	r6, [r4, #12]
   5fc24:	mov	r2, #8
   5fc28:	ldr	r1, [pc, #276]	; 5fd44 <fputs@plt+0x5b430>
   5fc2c:	mov	r0, r6
   5fc30:	add	r1, pc, r1
   5fc34:	bl	4770 <strncmp@plt>
   5fc38:	cmp	r0, #0
   5fc3c:	bne	5fc74 <fputs@plt+0x5b360>
   5fc40:	cmn	r6, #8
   5fc44:	beq	5fc74 <fputs@plt+0x5b360>
   5fc48:	ldr	r1, [pc, #248]	; 5fd48 <fputs@plt+0x5b434>
   5fc4c:	mov	r0, r4
   5fc50:	add	r1, pc, r1
   5fc54:	bl	5fb44 <fputs@plt+0x5b230>
   5fc58:	ldr	r0, [r4, #40]	; 0x28
   5fc5c:	b	5fbd4 <fputs@plt+0x5b2c0>
   5fc60:	mov	r1, r6
   5fc64:	mov	r0, r4
   5fc68:	bl	5fb44 <fputs@plt+0x5b230>
   5fc6c:	ldr	r0, [r4, #40]	; 0x28
   5fc70:	b	5fbd4 <fputs@plt+0x5b2c0>
   5fc74:	ldr	r1, [pc, #208]	; 5fd4c <fputs@plt+0x5b438>
   5fc78:	mov	r0, r6
   5fc7c:	add	r1, pc, r1
   5fc80:	bl	4458 <strstr@plt>
   5fc84:	cmp	r0, #0
   5fc88:	beq	5fca4 <fputs@plt+0x5b390>
   5fc8c:	ldr	r1, [pc, #188]	; 5fd50 <fputs@plt+0x5b43c>
   5fc90:	mov	r0, r4
   5fc94:	add	r1, pc, r1
   5fc98:	bl	5fb44 <fputs@plt+0x5b230>
   5fc9c:	ldr	r0, [r4, #40]	; 0x28
   5fca0:	b	5fbd4 <fputs@plt+0x5b2c0>
   5fca4:	ldr	r1, [pc, #168]	; 5fd54 <fputs@plt+0x5b440>
   5fca8:	mov	r0, r6
   5fcac:	mov	r2, #11
   5fcb0:	add	r1, pc, r1
   5fcb4:	bl	4770 <strncmp@plt>
   5fcb8:	cmp	r0, #0
   5fcbc:	bne	5fce8 <fputs@plt+0x5b3d4>
   5fcc0:	cmn	r6, #11
   5fcc4:	beq	5fce8 <fputs@plt+0x5b3d4>
   5fcc8:	ldr	r1, [pc, #136]	; 5fd58 <fputs@plt+0x5b444>
   5fccc:	mov	r0, r4
   5fcd0:	add	r1, pc, r1
   5fcd4:	bl	5fb44 <fputs@plt+0x5b230>
   5fcd8:	ldr	r0, [r4, #40]	; 0x28
   5fcdc:	b	5fbd4 <fputs@plt+0x5b2c0>
   5fce0:	mov	r0, r4
   5fce4:	b	5fbd4 <fputs@plt+0x5b2c0>
   5fce8:	ldr	r1, [pc, #108]	; 5fd5c <fputs@plt+0x5b448>
   5fcec:	mov	r0, r6
   5fcf0:	mov	r2, #7
   5fcf4:	add	r1, pc, r1
   5fcf8:	bl	4770 <strncmp@plt>
   5fcfc:	cmp	r0, #0
   5fd00:	bne	5fd0c <fputs@plt+0x5b3f8>
   5fd04:	cmn	r6, #7
   5fd08:	bne	5fcc8 <fputs@plt+0x5b3b4>
   5fd0c:	ldr	r1, [pc, #76]	; 5fd60 <fputs@plt+0x5b44c>
   5fd10:	mov	r0, r6
   5fd14:	mov	r2, #5
   5fd18:	add	r1, pc, r1
   5fd1c:	bl	4770 <strncmp@plt>
   5fd20:	cmp	r0, #0
   5fd24:	bne	5fbd0 <fputs@plt+0x5b2bc>
   5fd28:	cmn	r6, #5
   5fd2c:	bne	5fcc8 <fputs@plt+0x5b3b4>
   5fd30:	b	5fbd0 <fputs@plt+0x5b2bc>
   5fd34:	bl	453c <__stack_chk_fail@plt>
   5fd38:	andeq	fp, r2, ip, ror #31
   5fd3c:	andeq	r0, r0, r0, lsr r4
   5fd40:	andeq	r6, r1, r4, ror r5
   5fd44:	andeq	r6, r1, r4, ror #12
   5fd48:	andeq	r6, r1, r0, asr #10
   5fd4c:	andeq	r6, r1, r8, lsl #11
   5fd50:	andeq	r6, r1, ip, ror r5
   5fd54:			; <UNDEFINED> instruction: 0x000165bc
   5fd58:			; <UNDEFINED> instruction: 0x000164b4
   5fd5c:	muleq	r1, r4, r5
   5fd60:	andeq	r6, r1, r4, ror #10
   5fd64:	push	{r4, r5, r6, lr}
   5fd68:	mov	r4, r1
   5fd6c:	mov	r6, r0
   5fd70:	ldr	r0, [r0, #8]
   5fd74:	bl	4140 <free@plt>
   5fd78:	mov	r0, r4
   5fd7c:	bl	480c <__strdup@plt>
   5fd80:	cmp	r0, #0
   5fd84:	str	r0, [r6, #8]
   5fd88:	beq	5fe68 <fputs@plt+0x5b554>
   5fd8c:	ldr	r1, [pc, #228]	; 5fe78 <fputs@plt+0x5b564>
   5fd90:	add	r2, r0, #4
   5fd94:	mov	r0, r6
   5fd98:	str	r2, [r6, #12]
   5fd9c:	add	r1, pc, r1
   5fda0:	bl	5fb00 <fputs@plt+0x5b1ec>
   5fda4:	ldr	r0, [r6, #8]
   5fda8:	mov	r1, #47	; 0x2f
   5fdac:	bl	4038 <strrchr@plt>
   5fdb0:	cmp	r0, #0
   5fdb4:	beq	5fe70 <fputs@plt+0x5b55c>
   5fdb8:	add	r0, r0, #1
   5fdbc:	bl	480c <__strdup@plt>
   5fdc0:	cmp	r0, #0
   5fdc4:	str	r0, [r6, #16]
   5fdc8:	beq	5fe68 <fputs@plt+0x5b554>
   5fdcc:	ldrb	r2, [r0]
   5fdd0:	cmp	r2, #0
   5fdd4:	movne	r4, #0
   5fdd8:	movne	r3, #47	; 0x2f
   5fddc:	beq	5fe5c <fputs@plt+0x5b548>
   5fde0:	cmp	r2, #33	; 0x21
   5fde4:	strbeq	r3, [r0]
   5fde8:	ldr	r5, [r6, #16]
   5fdec:	add	r4, r4, #1
   5fdf0:	add	r0, r5, r4
   5fdf4:	ldrb	r2, [r5, r4]
   5fdf8:	cmp	r2, #0
   5fdfc:	bne	5fde0 <fputs@plt+0x5b4cc>
   5fe00:	cmp	r4, #0
   5fe04:	beq	5fe5c <fputs@plt+0x5b548>
   5fe08:	sub	r4, r4, #1
   5fe0c:	bl	44dc <__ctype_b_loc@plt>
   5fe10:	add	r3, r5, r4
   5fe14:	b	5fe28 <fputs@plt+0x5b514>
   5fe18:	cmp	r4, #0
   5fe1c:	str	ip, [r6, #20]
   5fe20:	sub	r4, r4, #1
   5fe24:	beq	5fe5c <fputs@plt+0x5b548>
   5fe28:	mov	ip, r3
   5fe2c:	ldrb	r2, [r3], #-1
   5fe30:	ldr	r1, [r0]
   5fe34:	lsl	r2, r2, #1
   5fe38:	ldrh	r2, [r1, r2]
   5fe3c:	and	r2, r2, #2048	; 0x800
   5fe40:	uxth	r2, r2
   5fe44:	cmp	r2, #0
   5fe48:	bne	5fe18 <fputs@plt+0x5b504>
   5fe4c:	cmp	r4, #0
   5fe50:	beq	5fe5c <fputs@plt+0x5b548>
   5fe54:	mov	r0, r2
   5fe58:	pop	{r4, r5, r6, pc}
   5fe5c:	mov	r0, #0
   5fe60:	str	r0, [r6, #20]
   5fe64:	pop	{r4, r5, r6, pc}
   5fe68:	mvn	r0, #11
   5fe6c:	pop	{r4, r5, r6, pc}
   5fe70:	mvn	r0, #21
   5fe74:	pop	{r4, r5, r6, pc}
   5fe78:	andeq	r6, r1, ip, ror r4
   5fe7c:	ldr	r3, [pc, #500]	; 60078 <fputs@plt+0x5b764>
   5fe80:	ldr	r2, [pc, #500]	; 6007c <fputs@plt+0x5b768>
   5fe84:	add	r3, pc, r3
   5fe88:	push	{r4, r5, r6, r7, r8, r9, lr}
   5fe8c:	sub	sp, sp, #2176	; 0x880
   5fe90:	ldr	r6, [r3, r2]
   5fe94:	sub	sp, sp, #4
   5fe98:	subs	r7, r0, #0
   5fe9c:	mov	r4, r1
   5fea0:	ldr	r3, [r6]
   5fea4:	str	r3, [sp, #2172]	; 0x87c
   5fea8:	beq	60048 <fputs@plt+0x5b734>
   5feac:	cmp	r1, #0
   5feb0:	beq	6005c <fputs@plt+0x5b748>
   5feb4:	mov	r0, r1
   5feb8:	ldr	r1, [pc, #448]	; 60080 <fputs@plt+0x5b76c>
   5febc:	mov	r2, #4
   5fec0:	add	r1, pc, r1
   5fec4:	bl	4770 <strncmp@plt>
   5fec8:	subs	r9, r0, #0
   5fecc:	bne	5ffb8 <fputs@plt+0x5b6a4>
   5fed0:	adds	r0, r4, #4
   5fed4:	beq	5ffb8 <fputs@plt+0x5b6a4>
   5fed8:	mov	r1, #47	; 0x2f
   5fedc:	bl	4038 <strrchr@plt>
   5fee0:	cmp	r0, #0
   5fee4:	beq	5fff8 <fputs@plt+0x5b6e4>
   5fee8:	ldrb	r2, [r0, #1]
   5feec:	cmp	r2, #0
   5fef0:	beq	5fff8 <fputs@plt+0x5b6e4>
   5fef4:	add	r2, r4, #6
   5fef8:	cmp	r0, r2
   5fefc:	bcc	5fff8 <fputs@plt+0x5b6e4>
   5ff00:	add	r5, sp, #124	; 0x7c
   5ff04:	mov	r2, r4
   5ff08:	mov	r1, #1024	; 0x400
   5ff0c:	add	r8, sp, #128	; 0x80
   5ff10:	mov	r0, r5
   5ff14:	bl	615fc <fputs@plt+0x5cce8>
   5ff18:	mov	r1, r5
   5ff1c:	mov	r2, #1024	; 0x400
   5ff20:	mov	r0, r7
   5ff24:	bl	60f7c <fputs@plt+0x5c668>
   5ff28:	ldr	r1, [pc, #340]	; 60084 <fputs@plt+0x5b770>
   5ff2c:	mov	r0, r8
   5ff30:	mov	r2, #9
   5ff34:	add	r1, pc, r1
   5ff38:	bl	4770 <strncmp@plt>
   5ff3c:	subs	r4, r0, #0
   5ff40:	bne	6000c <fputs@plt+0x5b6f8>
   5ff44:	add	r8, sp, #1152	; 0x480
   5ff48:	ldr	r3, [pc, #312]	; 60088 <fputs@plt+0x5b774>
   5ff4c:	sub	r8, r8, #4
   5ff50:	mov	r1, #1024	; 0x400
   5ff54:	mov	r2, r5
   5ff58:	add	r3, pc, r3
   5ff5c:	str	r4, [sp]
   5ff60:	mov	r0, r8
   5ff64:	bl	61650 <fputs@plt+0x5cd3c>
   5ff68:	mov	r1, r8
   5ff6c:	mov	r0, #3
   5ff70:	add	r2, sp, #16
   5ff74:	bl	44e8 <__xstat64@plt>
   5ff78:	cmp	r0, #0
   5ff7c:	bne	5ff98 <fputs@plt+0x5b684>
   5ff80:	mov	r0, r7
   5ff84:	bl	5f3c0 <fputs@plt+0x5aaac>
   5ff88:	subs	r4, r0, #0
   5ff8c:	beq	5ff98 <fputs@plt+0x5b684>
   5ff90:	mov	r1, r5
   5ff94:	bl	5fd64 <fputs@plt+0x5b450>
   5ff98:	ldr	r2, [sp, #2172]	; 0x87c
   5ff9c:	mov	r0, r4
   5ffa0:	ldr	r3, [r6]
   5ffa4:	cmp	r2, r3
   5ffa8:	bne	60074 <fputs@plt+0x5b760>
   5ffac:	add	sp, sp, #2176	; 0x880
   5ffb0:	add	sp, sp, #4
   5ffb4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5ffb8:	bl	5b610 <fputs@plt+0x56cfc>
   5ffbc:	cmp	r0, #6
   5ffc0:	ble	5fff8 <fputs@plt+0x5b6e4>
   5ffc4:	ldr	r2, [pc, #192]	; 6008c <fputs@plt+0x5b778>
   5ffc8:	mov	r0, #7
   5ffcc:	ldr	ip, [pc, #188]	; 60090 <fputs@plt+0x5b77c>
   5ffd0:	mov	r1, #0
   5ffd4:	add	r2, pc, r2
   5ffd8:	str	r2, [sp, #4]
   5ffdc:	ldr	r2, [pc, #176]	; 60094 <fputs@plt+0x5b780>
   5ffe0:	add	ip, pc, ip
   5ffe4:	str	r4, [sp, #8]
   5ffe8:	movw	r3, #738	; 0x2e2
   5ffec:	str	ip, [sp]
   5fff0:	add	r2, pc, r2
   5fff4:	bl	5ae90 <fputs@plt+0x5657c>
   5fff8:	bl	48cc <__errno_location@plt>
   5fffc:	mov	r4, #0
   60000:	mov	r3, #22
   60004:	str	r3, [r0]
   60008:	b	5ff98 <fputs@plt+0x5b684>
   6000c:	mov	r0, #3
   60010:	mov	r1, r5
   60014:	add	r2, sp, #16
   60018:	bl	44e8 <__xstat64@plt>
   6001c:	cmp	r0, #0
   60020:	bne	6006c <fputs@plt+0x5b758>
   60024:	ldr	r3, [sp, #32]
   60028:	and	r3, r3, #61440	; 0xf000
   6002c:	cmp	r3, #16384	; 0x4000
   60030:	beq	5ff80 <fputs@plt+0x5b66c>
   60034:	bl	48cc <__errno_location@plt>
   60038:	mov	r4, #0
   6003c:	mov	r3, #21
   60040:	str	r3, [r0]
   60044:	b	5ff98 <fputs@plt+0x5b684>
   60048:	bl	48cc <__errno_location@plt>
   6004c:	mov	r4, r7
   60050:	mov	r3, #22
   60054:	str	r3, [r0]
   60058:	b	5ff98 <fputs@plt+0x5b684>
   6005c:	bl	48cc <__errno_location@plt>
   60060:	mov	r3, #22
   60064:	str	r3, [r0]
   60068:	b	5ff98 <fputs@plt+0x5b684>
   6006c:	mov	r4, r9
   60070:	b	5ff98 <fputs@plt+0x5b684>
   60074:	bl	453c <__stack_chk_fail@plt>
   60078:	andeq	fp, r2, ip, lsl #26
   6007c:	andeq	r0, r0, r0, lsr r4
   60080:	andeq	r2, r1, r0, lsr #2
   60084:	strdeq	r6, [r1], -ip
   60088:	andeq	r6, r1, r4, ror #5
   6008c:	andeq	r6, r1, ip, asr #4
   60090:	andeq	r6, r1, r8, ror #2
   60094:			; <UNDEFINED> instruction: 0x000161b8
   60098:	ldr	ip, [pc, #224]	; 60180 <fputs@plt+0x5b86c>
   6009c:	cmp	r1, #98	; 0x62
   600a0:	push	{r4, r5, r6, r7, lr}
   600a4:	add	ip, pc, ip
   600a8:	ldr	lr, [pc, #212]	; 60184 <fputs@plt+0x5b870>
   600ac:	sub	sp, sp, #1040	; 0x410
   600b0:	mov	r6, r0
   600b4:	sub	sp, sp, #12
   600b8:	ldr	r4, [ip, lr]
   600bc:	ldr	r0, [r4]
   600c0:	str	r0, [sp, #1044]	; 0x414
   600c4:	beq	60170 <fputs@plt+0x5b85c>
   600c8:	ldr	r7, [pc, #184]	; 60188 <fputs@plt+0x5b874>
   600cc:	cmp	r1, #99	; 0x63
   600d0:	add	r7, pc, r7
   600d4:	bne	6015c <fputs@plt+0x5b848>
   600d8:	lsr	ip, r2, #12
   600dc:	add	r5, sp, #20
   600e0:	orr	ip, ip, r3, lsl #20
   600e4:	ldr	lr, [pc, #160]	; 6018c <fputs@plt+0x5b878>
   600e8:	bic	r3, r3, #4080	; 0xff0
   600ec:	uxtb	r0, r2
   600f0:	mov	r1, #1024	; 0x400
   600f4:	bic	r3, r3, #15
   600f8:	bic	ip, ip, #255	; 0xff
   600fc:	ubfx	r2, r2, #8, #12
   60100:	orr	ip, ip, r0
   60104:	add	lr, pc, lr
   60108:	orr	r2, r3, r2
   6010c:	str	ip, [sp, #12]
   60110:	mov	r3, r1
   60114:	str	r2, [sp, #8]
   60118:	str	lr, [sp]
   6011c:	mov	r2, #1
   60120:	str	r7, [sp, #4]
   60124:	mov	r0, r5
   60128:	bl	441c <__snprintf_chk@plt>
   6012c:	mov	r0, r6
   60130:	mov	r1, r5
   60134:	bl	5fe7c <fputs@plt+0x5b568>
   60138:	mov	r3, r0
   6013c:	ldr	r2, [sp, #1044]	; 0x414
   60140:	mov	r0, r3
   60144:	ldr	r3, [r4]
   60148:	cmp	r2, r3
   6014c:	bne	6017c <fputs@plt+0x5b868>
   60150:	add	sp, sp, #1040	; 0x410
   60154:	add	sp, sp, #12
   60158:	pop	{r4, r5, r6, r7, pc}
   6015c:	bl	48cc <__errno_location@plt>
   60160:	mov	r2, #22
   60164:	mov	r3, #0
   60168:	str	r2, [r0]
   6016c:	b	6013c <fputs@plt+0x5b828>
   60170:	ldr	r7, [pc, #24]	; 60190 <fputs@plt+0x5b87c>
   60174:	add	r7, pc, r7
   60178:	b	600d8 <fputs@plt+0x5b7c4>
   6017c:	bl	453c <__stack_chk_fail@plt>
   60180:	andeq	fp, r2, ip, ror #21
   60184:	andeq	r0, r0, r0, lsr r4
   60188:	andeq	r6, r1, ip, ror r1
   6018c:	andeq	r6, r1, r0, asr r1
   60190:	ldrdeq	r6, [r1], -r0
   60194:	ldr	r3, [pc, #180]	; 60250 <fputs@plt+0x5b93c>
   60198:	mov	r2, r1
   6019c:	ldr	ip, [pc, #176]	; 60254 <fputs@plt+0x5b940>
   601a0:	mov	r1, #1024	; 0x400
   601a4:	add	r3, pc, r3
   601a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   601ac:	sub	sp, sp, #1024	; 0x400
   601b0:	ldr	r9, [r3, ip]
   601b4:	sub	sp, sp, #12
   601b8:	add	r4, sp, #4
   601bc:	mov	r8, r0
   601c0:	add	r5, sp, #9
   601c4:	add	r6, sp, #11
   601c8:	ldr	r3, [r9]
   601cc:	mov	r0, r4
   601d0:	mov	r7, #0
   601d4:	str	r3, [sp, #1028]	; 0x404
   601d8:	bl	615fc <fputs@plt+0x5cce8>
   601dc:	b	60200 <fputs@plt+0x5b8ec>
   601e0:	cmp	r0, r6
   601e4:	bcc	60214 <fputs@plt+0x5b900>
   601e8:	strb	r7, [r0]
   601ec:	mov	r1, r4
   601f0:	ldr	r0, [r8]
   601f4:	bl	5fe7c <fputs@plt+0x5b568>
   601f8:	cmp	r0, #0
   601fc:	bne	60244 <fputs@plt+0x5b930>
   60200:	mov	r0, r5
   60204:	mov	r1, #47	; 0x2f
   60208:	bl	4038 <strrchr@plt>
   6020c:	cmp	r0, #0
   60210:	bne	601e0 <fputs@plt+0x5b8cc>
   60214:	bl	48cc <__errno_location@plt>
   60218:	mov	r3, #0
   6021c:	mov	r2, #2
   60220:	str	r2, [r0]
   60224:	ldr	r2, [sp, #1028]	; 0x404
   60228:	mov	r0, r3
   6022c:	ldr	r3, [r9]
   60230:	cmp	r2, r3
   60234:	bne	6024c <fputs@plt+0x5b938>
   60238:	add	sp, sp, #1024	; 0x400
   6023c:	add	sp, sp, #12
   60240:	pop	{r4, r5, r6, r7, r8, r9, pc}
   60244:	mov	r3, r0
   60248:	b	60224 <fputs@plt+0x5b910>
   6024c:	bl	453c <__stack_chk_fail@plt>
   60250:	andeq	fp, r2, ip, ror #19
   60254:	andeq	r0, r0, r0, lsr r4
   60258:	push	{r4, lr}
   6025c:	subs	r4, r0, #0
   60260:	beq	6029c <fputs@plt+0x5b988>
   60264:	ldrb	r3, [r4, #264]	; 0x108
   60268:	cmp	r3, #0
   6026c:	beq	6027c <fputs@plt+0x5b968>
   60270:	ldr	r3, [r4, #4]
   60274:	mov	r0, r3
   60278:	pop	{r4, pc}
   6027c:	mov	r3, #1
   60280:	ldr	r1, [r4, #8]
   60284:	strb	r3, [r4, #264]	; 0x108
   60288:	bl	60194 <fputs@plt+0x5b880>
   6028c:	mov	r3, r0
   60290:	str	r0, [r4, #4]
   60294:	mov	r0, r3
   60298:	pop	{r4, pc}
   6029c:	bl	48cc <__errno_location@plt>
   602a0:	mov	r2, #22
   602a4:	mov	r3, r4
   602a8:	str	r2, [r0]
   602ac:	b	60274 <fputs@plt+0x5b960>
   602b0:	push	{r3, r4, r5, lr}
   602b4:	mov	r5, r1
   602b8:	mov	r4, r0
   602bc:	ldr	r0, [r0, #44]	; 0x2c
   602c0:	bl	4140 <free@plt>
   602c4:	mov	r0, r5
   602c8:	bl	480c <__strdup@plt>
   602cc:	cmp	r0, #0
   602d0:	str	r0, [r4, #44]	; 0x2c
   602d4:	beq	602fc <fputs@plt+0x5b9e8>
   602d8:	ldr	r1, [pc, #36]	; 60304 <fputs@plt+0x5b9f0>
   602dc:	mov	r2, r0
   602e0:	mov	r3, #1
   602e4:	mov	r0, r4
   602e8:	strb	r3, [r4, #266]	; 0x10a
   602ec:	add	r1, pc, r1
   602f0:	bl	5fb00 <fputs@plt+0x5b1ec>
   602f4:	mov	r0, #0
   602f8:	pop	{r3, r4, r5, pc}
   602fc:	mvn	r0, #11
   60300:	pop	{r3, r4, r5, pc}
   60304:			; <UNDEFINED> instruction: 0x00015fb4
   60308:	push	{r3, r4, r5, lr}
   6030c:	mov	r5, r1
   60310:	mov	r4, r0
   60314:	ldr	r0, [r0, #24]
   60318:	bl	4140 <free@plt>
   6031c:	ldrb	r3, [r5]
   60320:	cmp	r3, #47	; 0x2f
   60324:	beq	6036c <fputs@plt+0x5ba58>
   60328:	ldr	r2, [pc, #104]	; 60398 <fputs@plt+0x5ba84>
   6032c:	mov	r3, r5
   60330:	add	r0, r4, #24
   60334:	mov	r1, #1
   60338:	add	r2, pc, r2
   6033c:	bl	41ac <__asprintf_chk@plt>
   60340:	cmp	r0, #0
   60344:	blt	60380 <fputs@plt+0x5ba6c>
   60348:	ldr	r2, [r4, #24]
   6034c:	cmp	r2, #0
   60350:	beq	60390 <fputs@plt+0x5ba7c>
   60354:	ldr	r1, [pc, #64]	; 6039c <fputs@plt+0x5ba88>
   60358:	mov	r0, r4
   6035c:	add	r1, pc, r1
   60360:	bl	5fb00 <fputs@plt+0x5b1ec>
   60364:	mov	r0, #0
   60368:	pop	{r3, r4, r5, pc}
   6036c:	mov	r0, r5
   60370:	bl	480c <__strdup@plt>
   60374:	mov	r2, r0
   60378:	str	r0, [r4, #24]
   6037c:	b	6034c <fputs@plt+0x5ba38>
   60380:	mov	r3, #0
   60384:	mvn	r0, #11
   60388:	str	r3, [r4, #24]
   6038c:	pop	{r3, r4, r5, pc}
   60390:	mvn	r0, #11
   60394:	pop	{r3, r4, r5, pc}
   60398:	andeq	r5, r1, r0, ror pc
   6039c:	andeq	r5, r1, r4, asr pc
   603a0:	ldr	ip, [pc, #128]	; 60428 <fputs@plt+0x5bb14>
   603a4:	mov	r2, #1
   603a8:	ldr	r3, [pc, #124]	; 6042c <fputs@plt+0x5bb18>
   603ac:	add	ip, pc, ip
   603b0:	push	{r4, r5, r6, r7, lr}
   603b4:	sub	sp, sp, #52	; 0x34
   603b8:	ldr	r4, [ip, r3]
   603bc:	mov	r6, r0
   603c0:	mov	lr, r1
   603c4:	add	r5, sp, #12
   603c8:	str	lr, [r6, #248]	; 0xf8
   603cc:	mov	r1, #32
   603d0:	str	lr, [sp, #4]
   603d4:	mov	r3, r1
   603d8:	ldr	ip, [r4]
   603dc:	mov	r0, r5
   603e0:	ldr	r7, [pc, #72]	; 60430 <fputs@plt+0x5bb1c>
   603e4:	add	r7, pc, r7
   603e8:	str	r7, [sp]
   603ec:	str	ip, [sp, #44]	; 0x2c
   603f0:	bl	441c <__snprintf_chk@plt>
   603f4:	ldr	r1, [pc, #56]	; 60434 <fputs@plt+0x5bb20>
   603f8:	mov	r2, r5
   603fc:	mov	r0, r6
   60400:	add	r1, pc, r1
   60404:	bl	5fb00 <fputs@plt+0x5b1ec>
   60408:	ldr	r2, [sp, #44]	; 0x2c
   6040c:	ldr	r3, [r4]
   60410:	mov	r0, #0
   60414:	cmp	r2, r3
   60418:	bne	60424 <fputs@plt+0x5bb10>
   6041c:	add	sp, sp, #52	; 0x34
   60420:	pop	{r4, r5, r6, r7, pc}
   60424:	bl	453c <__stack_chk_fail@plt>
   60428:	andeq	fp, r2, r4, ror #15
   6042c:	andeq	r0, r0, r0, lsr r4
   60430:	andeq	r1, r1, ip, lsr lr
   60434:			; <UNDEFINED> instruction: 0x00015eb8
   60438:	ldr	r3, [pc, #144]	; 604d0 <fputs@plt+0x5bbbc>
   6043c:	mov	r2, r1
   60440:	ldr	ip, [pc, #140]	; 604d4 <fputs@plt+0x5bbc0>
   60444:	mov	r1, #16384	; 0x4000
   60448:	add	r3, pc, r3
   6044c:	push	{r4, r5, r6, lr}
   60450:	sub	sp, sp, #16384	; 0x4000
   60454:	ldr	r5, [r3, ip]
   60458:	sub	sp, sp, #8
   6045c:	add	r4, sp, #4
   60460:	add	ip, sp, r1
   60464:	mov	r6, r0
   60468:	ldr	r3, [r5]
   6046c:	mov	r0, r4
   60470:	str	r3, [ip, #4]
   60474:	bl	615fc <fputs@plt+0x5cce8>
   60478:	mov	r0, r4
   6047c:	mov	r1, #61	; 0x3d
   60480:	bl	3f9c <strchr@plt>
   60484:	cmp	r0, #0
   60488:	beq	604ac <fputs@plt+0x5bb98>
   6048c:	ldrb	r2, [r0, #1]
   60490:	mov	r1, #0
   60494:	strb	r1, [r0]
   60498:	cmp	r2, r1
   6049c:	mov	r1, r4
   604a0:	addne	r2, r0, #1
   604a4:	mov	r0, r6
   604a8:	bl	5fb00 <fputs@plt+0x5b1ec>
   604ac:	add	r3, sp, #16384	; 0x4000
   604b0:	ldr	r2, [r3, #4]
   604b4:	ldr	r3, [r5]
   604b8:	cmp	r2, r3
   604bc:	bne	604cc <fputs@plt+0x5bbb8>
   604c0:	add	sp, sp, #16384	; 0x4000
   604c4:	add	sp, sp, #8
   604c8:	pop	{r4, r5, r6, pc}
   604cc:	bl	453c <__stack_chk_fail@plt>
   604d0:	andeq	fp, r2, r8, asr #14
   604d4:	andeq	r0, r0, r0, lsr r4
   604d8:	ldr	ip, [pc, #652]	; 6076c <fputs@plt+0x5be58>
   604dc:	mov	r1, #1024	; 0x400
   604e0:	ldr	r3, [pc, #648]	; 60770 <fputs@plt+0x5be5c>
   604e4:	add	ip, pc, ip
   604e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   604ec:	sub	sp, sp, #17408	; 0x4400
   604f0:	ldr	r3, [ip, r3]
   604f4:	sub	sp, sp, #44	; 0x2c
   604f8:	ldr	r2, [r0, #8]
   604fc:	mov	sl, #0
   60500:	str	sl, [sp]
   60504:	add	r4, sp, #36	; 0x24
   60508:	str	r3, [sp, #12]
   6050c:	mov	r8, r0
   60510:	ldr	lr, [sp, #12]
   60514:	mov	r0, r4
   60518:	ldr	r3, [pc, #596]	; 60774 <fputs@plt+0x5be60>
   6051c:	ldr	ip, [lr]
   60520:	add	lr, sp, #16384	; 0x4000
   60524:	add	r3, pc, r3
   60528:	str	ip, [lr, #1060]	; 0x424
   6052c:	bl	61650 <fputs@plt+0x5cd3c>
   60530:	ldr	r1, [pc, #576]	; 60778 <fputs@plt+0x5be64>
   60534:	mov	r0, r4
   60538:	add	r1, pc, r1
   6053c:	bl	4314 <fopen64@plt>
   60540:	subs	r9, r0, #0
   60544:	beq	606c8 <fputs@plt+0x5bdb4>
   60548:	mov	r3, #1
   6054c:	strb	r3, [r8, #273]	; 0x111
   60550:	ldr	r3, [pc, #548]	; 6077c <fputs@plt+0x5be68>
   60554:	add	r5, sp, #1056	; 0x420
   60558:	ldr	r6, [pc, #544]	; 60780 <fputs@plt+0x5be6c>
   6055c:	add	r4, sp, #1056	; 0x420
   60560:	add	r3, pc, r3
   60564:	str	r3, [sp, #16]
   60568:	ldr	r3, [pc, #532]	; 60784 <fputs@plt+0x5be70>
   6056c:	add	r5, r5, #8
   60570:	ldr	r7, [pc, #528]	; 60788 <fputs@plt+0x5be74>
   60574:	add	r4, r4, #4
   60578:	add	r3, pc, r3
   6057c:	str	r3, [sp, #20]
   60580:	ldr	r3, [pc, #516]	; 6078c <fputs@plt+0x5be78>
   60584:	add	r6, pc, r6
   60588:	add	r7, pc, r7
   6058c:	mov	fp, sl
   60590:	add	r3, pc, r3
   60594:	str	r3, [sp, #24]
   60598:	ldr	r3, [pc, #496]	; 60790 <fputs@plt+0x5be7c>
   6059c:	add	r3, pc, r3
   605a0:	str	r3, [sp, #28]
   605a4:	mov	r0, r4
   605a8:	mov	r1, #16384	; 0x4000
   605ac:	mov	r2, r9
   605b0:	bl	3f54 <fgets@plt>
   605b4:	cmp	r0, #0
   605b8:	beq	60600 <fputs@plt+0x5bcec>
   605bc:	mov	r0, r4
   605c0:	mov	r1, #10
   605c4:	bl	3f9c <strchr@plt>
   605c8:	subs	r3, r0, #0
   605cc:	beq	605a4 <fputs@plt+0x5bc90>
   605d0:	mov	r2, #0
   605d4:	mov	r0, r4
   605d8:	strb	r2, [r3]
   605dc:	mov	r1, r6
   605e0:	mov	r2, #8
   605e4:	bl	4770 <strncmp@plt>
   605e8:	cmp	r0, #0
   605ec:	bne	6066c <fputs@plt+0x5bd58>
   605f0:	mov	r0, r8
   605f4:	add	r1, r5, #4
   605f8:	bl	602b0 <fputs@plt+0x5b99c>
   605fc:	b	605a4 <fputs@plt+0x5bc90>
   60600:	bic	r2, sl, #255	; 0xff
   60604:	bic	r5, fp, #4080	; 0xff0
   60608:	ubfx	fp, fp, #0, #12
   6060c:	uxtb	sl, sl
   60610:	lsl	r6, r2, #12
   60614:	lsr	r7, r2, #20
   60618:	orr	r4, r0, r6
   6061c:	bic	r5, r5, #15
   60620:	orr	sl, sl, fp, lsl #8
   60624:	mov	r3, r0
   60628:	orr	r5, r5, r7
   6062c:	mov	r0, r9
   60630:	orr	r4, r4, sl
   60634:	strd	r4, [r8, #240]	; 0xf0
   60638:	str	r3, [sp, #8]
   6063c:	bl	3f48 <fclose@plt>
   60640:	ldr	r3, [sp, #8]
   60644:	mov	r0, r3
   60648:	add	r1, sp, #16384	; 0x4000
   6064c:	ldr	r2, [r1, #1060]	; 0x424
   60650:	ldr	r1, [sp, #12]
   60654:	ldr	r3, [r1]
   60658:	cmp	r2, r3
   6065c:	bne	60768 <fputs@plt+0x5be54>
   60660:	add	sp, sp, #17408	; 0x4400
   60664:	add	sp, sp, #44	; 0x2c
   60668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6066c:	mov	r1, r7
   60670:	mov	r0, r4
   60674:	mov	r2, #8
   60678:	bl	4770 <strncmp@plt>
   6067c:	subs	r1, r0, #0
   60680:	bne	606a0 <fputs@plt+0x5bd8c>
   60684:	add	r0, r5, #4
   60688:	mov	r2, #10
   6068c:	bl	4134 <strtoull@plt>
   60690:	mov	r1, r0
   60694:	mov	r0, r8
   60698:	bl	603a0 <fputs@plt+0x5ba8c>
   6069c:	b	605a4 <fputs@plt+0x5bc90>
   606a0:	mov	r0, r4
   606a4:	ldr	r1, [sp, #16]
   606a8:	mov	r2, #8
   606ac:	bl	4770 <strncmp@plt>
   606b0:	cmp	r0, #0
   606b4:	bne	606d8 <fputs@plt+0x5bdc4>
   606b8:	mov	r0, r8
   606bc:	add	r1, r5, #4
   606c0:	bl	60308 <fputs@plt+0x5b9f4>
   606c4:	b	605a4 <fputs@plt+0x5bc90>
   606c8:	bl	48cc <__errno_location@plt>
   606cc:	ldr	r0, [r0]
   606d0:	rsb	r0, r0, #0
   606d4:	b	60648 <fputs@plt+0x5bd34>
   606d8:	ldr	r1, [sp, #20]
   606dc:	mov	r0, r4
   606e0:	mov	r2, #6
   606e4:	bl	4770 <strncmp@plt>
   606e8:	subs	r1, r0, #0
   606ec:	bne	60710 <fputs@plt+0x5bdfc>
   606f0:	add	r0, r5, #2
   606f4:	mov	r2, #10
   606f8:	bl	4134 <strtoull@plt>
   606fc:	mov	fp, r0
   60700:	mov	r0, r8
   60704:	mov	r1, r4
   60708:	bl	60438 <fputs@plt+0x5bb24>
   6070c:	b	605a4 <fputs@plt+0x5bc90>
   60710:	ldr	r1, [sp, #24]
   60714:	mov	r0, r4
   60718:	mov	r2, #6
   6071c:	bl	4770 <strncmp@plt>
   60720:	subs	r1, r0, #0
   60724:	bne	6073c <fputs@plt+0x5be28>
   60728:	add	r0, r5, #2
   6072c:	mov	r2, #10
   60730:	bl	4134 <strtoull@plt>
   60734:	mov	sl, r0
   60738:	b	60700 <fputs@plt+0x5bdec>
   6073c:	ldr	r1, [sp, #28]
   60740:	mov	r0, r4
   60744:	mov	r2, #8
   60748:	bl	4770 <strncmp@plt>
   6074c:	subs	r1, r0, #0
   60750:	bne	60700 <fputs@plt+0x5bdec>
   60754:	add	r0, r5, #4
   60758:	mov	r2, #8
   6075c:	bl	42e4 <strtoul@plt>
   60760:	str	r0, [r8, #28]
   60764:	b	60700 <fputs@plt+0x5bdec>
   60768:	bl	453c <__stack_chk_fail@plt>
   6076c:	andeq	fp, r2, ip, lsr #13
   60770:	andeq	r0, r0, r0, lsr r4
   60774:	andeq	r5, r1, r8, lsl sp
   60778:	andeq	pc, r0, r4, asr sp	; <UNPREDICTABLE>
   6077c:	andeq	r5, r1, r8, ror sp
   60780:	andeq	r5, r1, ip, lsr sp
   60784:	andeq	r5, r1, ip, ror #26
   60788:	andeq	r5, r1, r4, asr #26
   6078c:	andeq	r5, r1, ip, asr sp
   60790:	andeq	r5, r1, r8, asr sp
   60794:	ldrb	r3, [r0, #273]	; 0x111
   60798:	cmp	r3, #0
   6079c:	beq	607a8 <fputs@plt+0x5be94>
   607a0:	mov	r0, #0
   607a4:	bx	lr
   607a8:	b	604d8 <fputs@plt+0x5bbc4>
   607ac:	push	{r4, lr}
   607b0:	mov	r4, r0
   607b4:	ldrb	r3, [r0, #271]	; 0x10f
   607b8:	cmp	r3, #0
   607bc:	bne	607c4 <fputs@plt+0x5beb0>
   607c0:	bl	60794 <fputs@plt+0x5be80>
   607c4:	ldr	r0, [r4, #248]	; 0xf8
   607c8:	pop	{r4, pc}
   607cc:	push	{r4, lr}
   607d0:	subs	r4, r0, #0
   607d4:	beq	607f8 <fputs@plt+0x5bee4>
   607d8:	ldrb	r3, [r4, #271]	; 0x10f
   607dc:	cmp	r3, #0
   607e0:	beq	607ec <fputs@plt+0x5bed8>
   607e4:	ldrd	r0, [r4, #240]	; 0xf0
   607e8:	pop	{r4, pc}
   607ec:	bl	60794 <fputs@plt+0x5be80>
   607f0:	ldrd	r0, [r4, #240]	; 0xf0
   607f4:	pop	{r4, pc}
   607f8:	mov	r0, #0
   607fc:	mov	r1, #0
   60800:	pop	{r4, pc}
   60804:	push	{r4, r5, r6, r7, r8, lr}
   60808:	mov	r5, r0
   6080c:	ldr	r4, [r0, #60]	; 0x3c
   60810:	sub	sp, sp, #8
   60814:	cmp	r4, #0
   60818:	beq	60828 <fputs@plt+0x5bf14>
   6081c:	mov	r0, r4
   60820:	add	sp, sp, #8
   60824:	pop	{r4, r5, r6, r7, r8, pc}
   60828:	bl	5fb9c <fputs@plt+0x5b288>
   6082c:	cmp	r0, #0
   60830:	beq	60964 <fputs@plt+0x5c050>
   60834:	mov	r0, r5
   60838:	bl	607cc <fputs@plt+0x5beb8>
   6083c:	bic	r1, r1, #4080	; 0xff0
   60840:	ubfx	r0, r0, #8, #12
   60844:	bic	r1, r1, #15
   60848:	orrs	r0, r1, r0
   6084c:	mov	r0, r5
   60850:	bne	60890 <fputs@plt+0x5bf7c>
   60854:	bl	607ac <fputs@plt+0x5be98>
   60858:	cmp	r0, #0
   6085c:	ble	6091c <fputs@plt+0x5c008>
   60860:	mov	r0, r5
   60864:	bl	607ac <fputs@plt+0x5be98>
   60868:	ldr	r2, [pc, #252]	; 6096c <fputs@plt+0x5c058>
   6086c:	mov	r1, #1
   60870:	add	r2, pc, r2
   60874:	mov	r3, r0
   60878:	add	r0, r5, #60	; 0x3c
   6087c:	bl	41ac <__asprintf_chk@plt>
   60880:	cmp	r0, #0
   60884:	blt	60910 <fputs@plt+0x5bffc>
   60888:	ldr	r4, [r5, #60]	; 0x3c
   6088c:	b	6081c <fputs@plt+0x5bf08>
   60890:	bl	5fb9c <fputs@plt+0x5b288>
   60894:	ldr	r1, [pc, #212]	; 60970 <fputs@plt+0x5c05c>
   60898:	add	r8, r5, #60	; 0x3c
   6089c:	add	r1, pc, r1
   608a0:	bl	489c <strcmp@plt>
   608a4:	cmp	r0, #0
   608a8:	mov	r0, r5
   608ac:	movne	r6, #99	; 0x63
   608b0:	moveq	r6, #98	; 0x62
   608b4:	bl	607cc <fputs@plt+0x5beb8>
   608b8:	bic	r1, r1, #4080	; 0xff0
   608bc:	ubfx	r7, r0, #8, #12
   608c0:	bic	r1, r1, #15
   608c4:	mov	r0, r5
   608c8:	orr	r7, r1, r7
   608cc:	bl	607cc <fputs@plt+0x5beb8>
   608d0:	str	r7, [sp]
   608d4:	mov	r3, r6
   608d8:	mov	r2, r0
   608dc:	mov	r0, r8
   608e0:	lsr	ip, r2, #12
   608e4:	uxtb	lr, r2
   608e8:	orr	ip, ip, r1, lsl #20
   608ec:	ldr	r2, [pc, #128]	; 60974 <fputs@plt+0x5c060>
   608f0:	bic	ip, ip, #255	; 0xff
   608f4:	mov	r1, #1
   608f8:	orr	ip, ip, lr
   608fc:	add	r2, pc, r2
   60900:	str	ip, [sp, #4]
   60904:	bl	41ac <__asprintf_chk@plt>
   60908:	cmp	r0, #0
   6090c:	bge	60888 <fputs@plt+0x5bf74>
   60910:	mov	r3, #0
   60914:	str	r3, [r5, #60]	; 0x3c
   60918:	b	6081c <fputs@plt+0x5bf08>
   6091c:	ldr	r0, [r5, #12]
   60920:	mov	r1, #47	; 0x2f
   60924:	bl	4038 <strrchr@plt>
   60928:	subs	r6, r0, #0
   6092c:	beq	60964 <fputs@plt+0x5c050>
   60930:	mov	r0, r5
   60934:	add	r6, r6, #1
   60938:	bl	5fb9c <fputs@plt+0x5b288>
   6093c:	ldr	r2, [pc, #52]	; 60978 <fputs@plt+0x5c064>
   60940:	str	r6, [sp]
   60944:	mov	r1, #1
   60948:	add	r2, pc, r2
   6094c:	mov	r3, r0
   60950:	add	r0, r5, #60	; 0x3c
   60954:	bl	41ac <__asprintf_chk@plt>
   60958:	cmp	r0, #0
   6095c:	bge	60888 <fputs@plt+0x5bf74>
   60960:	b	60910 <fputs@plt+0x5bffc>
   60964:	mov	r0, #0
   60968:	b	60820 <fputs@plt+0x5bf0c>
   6096c:	andeq	r5, r1, r0, lsr #21
   60970:	andeq	r5, r1, r8, lsr #19
   60974:	andeq	r5, r1, ip, lsl #20
   60978:	andeq	r5, r1, ip, asr #19
   6097c:	push	{r4, lr}
   60980:	subs	r4, r0, #0
   60984:	beq	609b4 <fputs@plt+0x5c0a0>
   60988:	ldr	r3, [r4, #24]
   6098c:	cmp	r3, #0
   60990:	beq	6099c <fputs@plt+0x5c088>
   60994:	mov	r0, r3
   60998:	pop	{r4, pc}
   6099c:	ldrb	r2, [r4, #271]	; 0x10f
   609a0:	cmp	r2, #0
   609a4:	bne	60994 <fputs@plt+0x5c080>
   609a8:	bl	60794 <fputs@plt+0x5be80>
   609ac:	ldr	r3, [r4, #24]
   609b0:	b	60994 <fputs@plt+0x5c080>
   609b4:	mov	r0, r4
   609b8:	pop	{r4, pc}
   609bc:	ldr	ip, [pc, #128]	; 60a44 <fputs@plt+0x5c130>
   609c0:	mov	r1, #32
   609c4:	push	{r4, r5, r6, r7, r8, lr}
   609c8:	add	ip, pc, ip
   609cc:	ldr	r6, [pc, #116]	; 60a48 <fputs@plt+0x5c134>
   609d0:	sub	sp, sp, #56	; 0x38
   609d4:	mov	r8, r0
   609d8:	mov	r4, r2
   609dc:	mov	r5, r3
   609e0:	add	r7, sp, #20
   609e4:	ldr	r6, [ip, r6]
   609e8:	mov	r3, r1
   609ec:	strd	r4, [r8, #224]	; 0xe0
   609f0:	mov	r2, #1
   609f4:	strd	r4, [sp, #8]
   609f8:	mov	r0, r7
   609fc:	ldr	ip, [r6]
   60a00:	ldr	lr, [pc, #68]	; 60a4c <fputs@plt+0x5c138>
   60a04:	add	lr, pc, lr
   60a08:	str	lr, [sp]
   60a0c:	str	ip, [sp, #52]	; 0x34
   60a10:	bl	441c <__snprintf_chk@plt>
   60a14:	ldr	r1, [pc, #52]	; 60a50 <fputs@plt+0x5c13c>
   60a18:	mov	r2, r7
   60a1c:	mov	r0, r8
   60a20:	add	r1, pc, r1
   60a24:	bl	5fb00 <fputs@plt+0x5b1ec>
   60a28:	ldr	r2, [sp, #52]	; 0x34
   60a2c:	ldr	r3, [r6]
   60a30:	cmp	r2, r3
   60a34:	bne	60a40 <fputs@plt+0x5c12c>
   60a38:	add	sp, sp, #56	; 0x38
   60a3c:	pop	{r4, r5, r6, r7, r8, pc}
   60a40:	bl	453c <__stack_chk_fail@plt>
   60a44:	andeq	fp, r2, r8, asr #3
   60a48:	andeq	r0, r0, r0, lsr r4
   60a4c:	andeq	r7, r0, r8, ror #5
   60a50:	andeq	r5, r1, ip, lsl #18
   60a54:	push	{r4, r5, r6, r7, r8, lr}
   60a58:	mov	r8, r0
   60a5c:	mov	r6, r1
   60a60:	mov	r7, r2
   60a64:	mov	r5, #0
   60a68:	b	60a74 <fputs@plt+0x5c160>
   60a6c:	beq	60ab0 <fputs@plt+0x5c19c>
   60a70:	add	r5, r4, #1
   60a74:	cmp	r6, r5
   60a78:	bls	60aa8 <fputs@plt+0x5c194>
   60a7c:	add	r4, r6, r5
   60a80:	mov	r0, r7
   60a84:	lsr	r4, r4, #1
   60a88:	ldr	r3, [r8, r4, lsl #2]
   60a8c:	ldr	r1, [r3, #12]
   60a90:	bl	489c <strcmp@plt>
   60a94:	cmp	r0, #0
   60a98:	bge	60a6c <fputs@plt+0x5c158>
   60a9c:	cmp	r4, r5
   60aa0:	mov	r6, r4
   60aa4:	bhi	60a7c <fputs@plt+0x5c168>
   60aa8:	mvn	r0, r5
   60aac:	pop	{r4, r5, r6, r7, r8, pc}
   60ab0:	mov	r0, r4
   60ab4:	pop	{r4, r5, r6, r7, r8, pc}
   60ab8:	str	r0, [r0]
   60abc:	str	r0, [r0, #4]
   60ac0:	bx	lr
   60ac4:	ldr	r3, [r0]
   60ac8:	subs	r3, r3, r0
   60acc:	rsbs	r0, r3, #0
   60ad0:	adcs	r0, r0, r3
   60ad4:	bx	lr
   60ad8:	ldm	r0, {r1, r2}
   60adc:	mov	r3, #0
   60ae0:	str	r2, [r1, #4]
   60ae4:	str	r1, [r2]
   60ae8:	str	r3, [r0, #4]
   60aec:	str	r3, [r0]
   60af0:	bx	lr
   60af4:	push	{r4, r5, r6, lr}
   60af8:	mov	r4, r1
   60afc:	mov	r6, r0
   60b00:	mov	r5, r2
   60b04:	mov	r0, r1
   60b08:	mov	r2, #28
   60b0c:	mov	r1, #0
   60b10:	bl	4014 <memset@plt>
   60b14:	str	r6, [r4]
   60b18:	strb	r5, [r4, #24]
   60b1c:	add	r0, r4, #4
   60b20:	pop	{r4, r5, r6, lr}
   60b24:	b	60ab8 <fputs@plt+0x5c1a4>
   60b28:	push	{r4, r5, r6, r7, r8, lr}
   60b2c:	mov	r4, r0
   60b30:	ldrb	r3, [r0, #24]
   60b34:	mov	r7, r1
   60b38:	mov	r6, r2
   60b3c:	cmp	r3, #0
   60b40:	beq	60b90 <fputs@plt+0x5c27c>
   60b44:	ldr	r5, [r0, #12]
   60b48:	mov	r2, r1
   60b4c:	ldr	r1, [r0, #16]
   60b50:	mov	r0, r5
   60b54:	bl	60a54 <fputs@plt+0x5c140>
   60b58:	subs	r8, r0, #0
   60b5c:	blt	60b94 <fputs@plt+0x5c280>
   60b60:	ldr	r7, [r5, r8, lsl #2]
   60b64:	ldr	r0, [r7, #16]
   60b68:	bl	4140 <free@plt>
   60b6c:	cmp	r6, #0
   60b70:	beq	60ce4 <fputs@plt+0x5c3d0>
   60b74:	mov	r0, r6
   60b78:	bl	480c <__strdup@plt>
   60b7c:	cmp	r0, #0
   60b80:	str	r0, [r7, #16]
   60b84:	beq	60d08 <fputs@plt+0x5c3f4>
   60b88:	mov	r0, r7
   60b8c:	pop	{r4, r5, r6, r7, r8, pc}
   60b90:	mov	r8, r3
   60b94:	mov	r0, #1
   60b98:	mov	r1, #24
   60b9c:	bl	3fcc <calloc@plt>
   60ba0:	subs	r5, r0, #0
   60ba4:	beq	60d08 <fputs@plt+0x5c3f4>
   60ba8:	mov	r0, r7
   60bac:	bl	480c <__strdup@plt>
   60bb0:	cmp	r0, #0
   60bb4:	mov	r7, r0
   60bb8:	str	r0, [r5, #12]
   60bbc:	beq	60d20 <fputs@plt+0x5c40c>
   60bc0:	cmp	r6, #0
   60bc4:	beq	60be0 <fputs@plt+0x5c2cc>
   60bc8:	mov	r0, r6
   60bcc:	bl	480c <__strdup@plt>
   60bd0:	cmp	r0, #0
   60bd4:	mov	r7, r0
   60bd8:	str	r0, [r5, #16]
   60bdc:	beq	60cf0 <fputs@plt+0x5c3dc>
   60be0:	ldrb	r3, [r4, #24]
   60be4:	cmp	r3, #0
   60be8:	beq	60c98 <fputs@plt+0x5c384>
   60bec:	ldr	r2, [r4, #16]
   60bf0:	ldr	r3, [r4, #20]
   60bf4:	cmp	r2, r3
   60bf8:	bcc	60c34 <fputs@plt+0x5c320>
   60bfc:	cmp	r3, #0
   60c00:	ldr	r0, [r4, #12]
   60c04:	movne	r6, r3
   60c08:	moveq	r6, #64	; 0x40
   60c0c:	add	r1, r6, r3
   60c10:	lsl	r1, r1, #2
   60c14:	bl	47a0 <realloc@plt>
   60c18:	subs	r7, r0, #0
   60c1c:	beq	60d10 <fputs@plt+0x5c3fc>
   60c20:	ldr	r2, [r4, #16]
   60c24:	ldr	r3, [r4, #20]
   60c28:	str	r7, [r4, #12]
   60c2c:	add	r6, r3, r6
   60c30:	str	r6, [r4, #20]
   60c34:	mvn	r3, r8
   60c38:	cmp	r3, r2
   60c3c:	bcc	60cb8 <fputs@plt+0x5c3a4>
   60c40:	ldr	r2, [r4, #8]
   60c44:	lsl	r6, r3, #2
   60c48:	str	r5, [r4, #8]
   60c4c:	add	r1, r4, #4
   60c50:	stm	r5, {r1, r2}
   60c54:	str	r5, [r2]
   60c58:	str	r4, [r5, #8]
   60c5c:	ldr	r2, [r4, #16]
   60c60:	add	r0, r3, #1
   60c64:	ldr	r1, [r4, #12]
   60c68:	rsb	r2, r3, r2
   60c6c:	add	r0, r1, r0, lsl #2
   60c70:	add	r1, r1, r6
   60c74:	lsl	r2, r2, #2
   60c78:	bl	4608 <memmove@plt>
   60c7c:	ldr	r3, [r4, #12]
   60c80:	mov	r0, r5
   60c84:	str	r5, [r3, r6]
   60c88:	ldr	r3, [r4, #16]
   60c8c:	add	r3, r3, #1
   60c90:	str	r3, [r4, #16]
   60c94:	pop	{r4, r5, r6, r7, r8, pc}
   60c98:	ldr	r3, [r4, #8]
   60c9c:	add	r2, r4, #4
   60ca0:	str	r5, [r4, #8]
   60ca4:	mov	r0, r5
   60ca8:	stm	r5, {r2, r3}
   60cac:	str	r5, [r3]
   60cb0:	str	r4, [r5, #8]
   60cb4:	pop	{r4, r5, r6, r7, r8, pc}
   60cb8:	ldr	r2, [r4, #12]
   60cbc:	lsl	r6, r3, #2
   60cc0:	ldr	r2, [r2, r3, lsl #2]
   60cc4:	ldr	r1, [r2, #4]
   60cc8:	str	r5, [r2, #4]
   60ccc:	str	r2, [r5]
   60cd0:	str	r1, [r5, #4]
   60cd4:	str	r5, [r1]
   60cd8:	ldr	r2, [r2, #8]
   60cdc:	str	r2, [r5, #8]
   60ce0:	b	60c5c <fputs@plt+0x5c348>
   60ce4:	str	r6, [r7, #16]
   60ce8:	mov	r0, r7
   60cec:	pop	{r4, r5, r6, r7, r8, pc}
   60cf0:	ldr	r0, [r5, #12]
   60cf4:	bl	4140 <free@plt>
   60cf8:	mov	r0, r5
   60cfc:	bl	4140 <free@plt>
   60d00:	mov	r0, r7
   60d04:	pop	{r4, r5, r6, r7, r8, pc}
   60d08:	mov	r0, #0
   60d0c:	pop	{r4, r5, r6, r7, r8, pc}
   60d10:	ldr	r0, [r5, #12]
   60d14:	bl	4140 <free@plt>
   60d18:	ldr	r0, [r5, #16]
   60d1c:	bl	4140 <free@plt>
   60d20:	mov	r0, r5
   60d24:	bl	4140 <free@plt>
   60d28:	b	60b88 <fputs@plt+0x5c274>
   60d2c:	push	{r3, r4, r5, r6, r7, lr}
   60d30:	mov	r4, r0
   60d34:	ldr	r5, [r0, #8]
   60d38:	ldr	r6, [r5, #12]
   60d3c:	cmp	r6, #0
   60d40:	beq	60d8c <fputs@plt+0x5c478>
   60d44:	ldr	r7, [r5, #16]
   60d48:	mov	r0, r6
   60d4c:	ldr	r2, [r4, #12]
   60d50:	mov	r1, r7
   60d54:	bl	60a54 <fputs@plt+0x5c140>
   60d58:	cmp	r0, #0
   60d5c:	blt	60d8c <fputs@plt+0x5c478>
   60d60:	sub	r7, r7, #-1073741823	; 0xc0000001
   60d64:	lsl	r3, r0, #2
   60d68:	rsb	r2, r0, r7
   60d6c:	add	r1, r3, #4
   60d70:	add	r0, r6, r3
   60d74:	add	r1, r6, r1
   60d78:	lsl	r2, r2, #2
   60d7c:	bl	4608 <memmove@plt>
   60d80:	ldr	r3, [r5, #16]
   60d84:	sub	r3, r3, #1
   60d88:	str	r3, [r5, #16]
   60d8c:	mov	r0, r4
   60d90:	bl	60ad8 <fputs@plt+0x5c1c4>
   60d94:	ldr	r0, [r4, #12]
   60d98:	bl	4140 <free@plt>
   60d9c:	ldr	r0, [r4, #16]
   60da0:	bl	4140 <free@plt>
   60da4:	mov	r0, r4
   60da8:	pop	{r3, r4, r5, r6, r7, lr}
   60dac:	b	4140 <free@plt>
   60db0:	push	{r4, lr}
   60db4:	mov	r4, r0
   60db8:	add	r0, r0, #4
   60dbc:	bl	60ac4 <fputs@plt+0x5c1b0>
   60dc0:	cmp	r0, #0
   60dc4:	ldreq	r0, [r4, #4]
   60dc8:	movne	r0, #0
   60dcc:	pop	{r4, pc}
   60dd0:	cmp	r0, #0
   60dd4:	bxeq	lr
   60dd8:	ldr	r3, [r0, #8]
   60ddc:	ldr	r0, [r0]
   60de0:	add	r3, r3, #4
   60de4:	cmp	r0, r3
   60de8:	moveq	r0, #0
   60dec:	bx	lr
   60df0:	push	{r3, r4, r5, lr}
   60df4:	mov	r4, r0
   60df8:	ldr	r0, [r0, #12]
   60dfc:	bl	4140 <free@plt>
   60e00:	mov	r3, #0
   60e04:	mov	r0, r4
   60e08:	str	r3, [r4, #12]
   60e0c:	str	r3, [r4, #16]
   60e10:	str	r3, [r4, #20]
   60e14:	bl	60db0 <fputs@plt+0x5c49c>
   60e18:	mov	r5, r0
   60e1c:	bl	60dd0 <fputs@plt+0x5c4bc>
   60e20:	cmp	r5, #0
   60e24:	mov	r4, r0
   60e28:	popeq	{r3, r4, r5, pc}
   60e2c:	mov	r0, r5
   60e30:	mov	r5, r4
   60e34:	bl	60d2c <fputs@plt+0x5c418>
   60e38:	mov	r0, r4
   60e3c:	bl	60dd0 <fputs@plt+0x5c4bc>
   60e40:	cmp	r4, #0
   60e44:	mov	r4, r0
   60e48:	bne	60e2c <fputs@plt+0x5c518>
   60e4c:	pop	{r3, r4, r5, pc}
   60e50:	cmp	r0, #0
   60e54:	push	{r4, lr}
   60e58:	popeq	{r4, pc}
   60e5c:	ldr	r3, [r0, #8]
   60e60:	ldrb	r0, [r3, #24]
   60e64:	cmp	r0, #0
   60e68:	popeq	{r4, pc}
   60e6c:	ldr	r4, [r3, #12]
   60e70:	mov	r2, r1
   60e74:	ldr	r1, [r3, #16]
   60e78:	mov	r0, r4
   60e7c:	bl	60a54 <fputs@plt+0x5c140>
   60e80:	cmp	r0, #0
   60e84:	ldrge	r0, [r4, r0, lsl #2]
   60e88:	movlt	r0, #0
   60e8c:	pop	{r4, pc}
   60e90:	cmp	r0, #0
   60e94:	ldrne	r0, [r0, #12]
   60e98:	bx	lr
   60e9c:	cmp	r0, #0
   60ea0:	strne	r1, [r0, #20]
   60ea4:	bx	lr
   60ea8:	ldr	ip, [pc, #192]	; 60f70 <fputs@plt+0x5c65c>
   60eac:	push	{r4, r5, r6, lr}
   60eb0:	add	ip, pc, ip
   60eb4:	ldr	r4, [pc, #184]	; 60f74 <fputs@plt+0x5c660>
   60eb8:	sub	sp, sp, #2064	; 0x810
   60ebc:	add	r5, sp, #12
   60ec0:	mov	lr, #0
   60ec4:	mov	r6, r3
   60ec8:	ldr	r3, [pc, #168]	; 60f78 <fputs@plt+0x5c664>
   60ecc:	ldr	r4, [ip, r4]
   60ed0:	mov	r0, r5
   60ed4:	str	r1, [sp]
   60ed8:	add	r3, pc, r3
   60edc:	str	lr, [sp, #4]
   60ee0:	mov	r1, #1024	; 0x400
   60ee4:	ldr	ip, [r4]
   60ee8:	str	ip, [sp, #2060]	; 0x80c
   60eec:	bl	61650 <fputs@plt+0x5cd3c>
   60ef0:	mov	r0, r5
   60ef4:	add	r5, sp, #1040	; 0x410
   60ef8:	sub	r5, r5, #4
   60efc:	mov	r2, #1024	; 0x400
   60f00:	mov	r1, r5
   60f04:	bl	46b0 <readlink@plt>
   60f08:	cmp	r0, #1024	; 0x400
   60f0c:	cmpne	r0, #0
   60f10:	movgt	r3, #0
   60f14:	movle	r3, #1
   60f18:	ble	60f64 <fputs@plt+0x5c650>
   60f1c:	add	r1, sp, #2064	; 0x810
   60f20:	add	r2, r1, r0
   60f24:	mov	r0, r5
   60f28:	mov	r1, #47	; 0x2f
   60f2c:	strb	r3, [r2, #-1028]	; 0xfffffbfc
   60f30:	bl	4038 <strrchr@plt>
   60f34:	subs	r2, r0, #0
   60f38:	beq	60f64 <fputs@plt+0x5c650>
   60f3c:	mov	r0, r6
   60f40:	add	r2, r2, #1
   60f44:	ldr	r1, [sp, #2080]	; 0x820
   60f48:	bl	615fc <fputs@plt+0x5cce8>
   60f4c:	ldr	r2, [sp, #2060]	; 0x80c
   60f50:	ldr	r3, [r4]
   60f54:	cmp	r2, r3
   60f58:	bne	60f6c <fputs@plt+0x5c658>
   60f5c:	add	sp, sp, #2064	; 0x810
   60f60:	pop	{r4, r5, r6, pc}
   60f64:	mvn	r0, #0
   60f68:	b	60f4c <fputs@plt+0x5c638>
   60f6c:	bl	453c <__stack_chk_fail@plt>
   60f70:	andeq	sl, r2, r0, ror #25
   60f74:	andeq	r0, r0, r0, lsr r4
   60f78:			; <UNDEFINED> instruction: 0x00007fb8
   60f7c:	ldr	r3, [pc, #272]	; 61094 <fputs@plt+0x5c780>
   60f80:	ldr	ip, [pc, #272]	; 61098 <fputs@plt+0x5c784>
   60f84:	add	r3, pc, r3
   60f88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60f8c:	sub	sp, sp, #1040	; 0x410
   60f90:	ldr	r8, [r3, ip]
   60f94:	sub	sp, sp, #4
   60f98:	add	r4, sp, #12
   60f9c:	mov	r6, r1
   60fa0:	mov	r9, r2
   60fa4:	mov	r0, r6
   60fa8:	ldr	r3, [r8]
   60fac:	mov	r1, r4
   60fb0:	mov	r2, #1024	; 0x400
   60fb4:	str	r3, [sp, #1036]	; 0x40c
   60fb8:	bl	46b0 <readlink@plt>
   60fbc:	cmp	r0, #1024	; 0x400
   60fc0:	cmpne	r0, #0
   60fc4:	movgt	r3, #0
   60fc8:	movle	r3, #1
   60fcc:	ble	61088 <fputs@plt+0x5c774>
   60fd0:	add	r2, sp, #1040	; 0x410
   60fd4:	ldr	sl, [pc, #192]	; 6109c <fputs@plt+0x5c788>
   60fd8:	add	r0, r2, r0
   60fdc:	mov	r5, r3
   60fe0:	add	sl, pc, sl
   60fe4:	strb	r3, [r0, #-1028]	; 0xfffffbfc
   60fe8:	b	60ff8 <fputs@plt+0x5c6e4>
   60fec:	adds	r4, r4, #3
   60ff0:	beq	61014 <fputs@plt+0x5c700>
   60ff4:	add	r5, r5, #1
   60ff8:	mov	r0, r4
   60ffc:	mov	r1, sl
   61000:	mov	r2, #3
   61004:	mov	r7, r4
   61008:	bl	4770 <strncmp@plt>
   6100c:	cmp	r0, #0
   61010:	beq	60fec <fputs@plt+0x5c6d8>
   61014:	mov	r4, #0
   61018:	mov	sl, r4
   6101c:	mov	r0, r6
   61020:	mov	r1, #47	; 0x2f
   61024:	bl	4038 <strrchr@plt>
   61028:	subs	ip, r0, #0
   6102c:	beq	61080 <fputs@plt+0x5c76c>
   61030:	add	r4, r4, #1
   61034:	strb	sl, [ip]
   61038:	cmp	r4, r5
   6103c:	mov	fp, #0
   61040:	ble	6101c <fputs@plt+0x5c708>
   61044:	ldr	r2, [pc, #84]	; 610a0 <fputs@plt+0x5c78c>
   61048:	rsb	r1, ip, r6
   6104c:	str	fp, [sp]
   61050:	add	r1, r1, r9
   61054:	mov	r3, r7
   61058:	add	r2, pc, r2
   6105c:	bl	61650 <fputs@plt+0x5cd3c>
   61060:	mov	r0, fp
   61064:	ldr	r2, [sp, #1036]	; 0x40c
   61068:	ldr	r3, [r8]
   6106c:	cmp	r2, r3
   61070:	bne	61090 <fputs@plt+0x5c77c>
   61074:	add	sp, sp, #1040	; 0x410
   61078:	add	sp, sp, #4
   6107c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61080:	mvn	r0, #21
   61084:	b	61064 <fputs@plt+0x5c750>
   61088:	mvn	r0, #0
   6108c:	b	61064 <fputs@plt+0x5c750>
   61090:	bl	453c <__stack_chk_fail@plt>
   61094:	andeq	sl, r2, ip, lsl #24
   61098:	andeq	r0, r0, r0, lsr r4
   6109c:	andeq	r0, r1, ip, lsl #30
   610a0:	andeq	r7, r0, r8, lsr lr
   610a4:	ldr	r3, [pc, #136]	; 61134 <fputs@plt+0x5c820>
   610a8:	mov	r2, #10
   610ac:	ldr	ip, [pc, #132]	; 61138 <fputs@plt+0x5c824>
   610b0:	add	r3, pc, r3
   610b4:	push	{r4, r5, r6, r7, lr}
   610b8:	sub	sp, sp, #12
   610bc:	ldr	r4, [r3, ip]
   610c0:	mov	r7, r0
   610c4:	mov	r1, sp
   610c8:	ldr	r3, [r4]
   610cc:	str	r3, [sp, #4]
   610d0:	bl	42e4 <strtoul@plt>
   610d4:	ldr	r3, [sp]
   610d8:	ldrb	r6, [r3]
   610dc:	cmp	r6, #0
   610e0:	mov	r5, r0
   610e4:	beq	61100 <fputs@plt+0x5c7ec>
   610e8:	bl	44dc <__ctype_b_loc@plt>
   610ec:	lsl	r6, r6, #1
   610f0:	ldr	r3, [r0]
   610f4:	ldrh	r3, [r3, r6]
   610f8:	tst	r3, #8192	; 0x2000
   610fc:	beq	61124 <fputs@plt+0x5c810>
   61100:	cmp	r5, #8
   61104:	movcc	r0, r5
   61108:	mvncs	r0, #33	; 0x21
   6110c:	ldr	r2, [sp, #4]
   61110:	ldr	r3, [r4]
   61114:	cmp	r2, r3
   61118:	bne	61130 <fputs@plt+0x5c81c>
   6111c:	add	sp, sp, #12
   61120:	pop	{r4, r5, r6, r7, pc}
   61124:	mov	r0, r7
   61128:	bl	51964 <fputs@plt+0x4d050>
   6112c:	b	6110c <fputs@plt+0x5c7f8>
   61130:	bl	453c <__stack_chk_fail@plt>
   61134:	andeq	sl, r2, r0, ror #21
   61138:	andeq	r0, r0, r0, lsr r4
   6113c:	ldr	r3, [pc, #820]	; 61478 <fputs@plt+0x5cb64>
   61140:	mov	r0, #1
   61144:	ldr	r2, [pc, #816]	; 6147c <fputs@plt+0x5cb68>
   61148:	mov	r1, #12
   6114c:	add	r3, pc, r3
   61150:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61154:	sub	sp, sp, #16384	; 0x4000
   61158:	ldr	r2, [r3, r2]
   6115c:	sub	sp, sp, #60	; 0x3c
   61160:	ldr	r3, [r2]
   61164:	str	r2, [sp, #20]
   61168:	add	r2, sp, #16384	; 0x4000
   6116c:	str	r3, [r2, #52]	; 0x34
   61170:	bl	3fcc <calloc@plt>
   61174:	subs	r8, r0, #0
   61178:	beq	613f4 <fputs@plt+0x5cae0>
   6117c:	ldr	r0, [pc, #764]	; 61480 <fputs@plt+0x5cb6c>
   61180:	mov	r3, #1
   61184:	ldr	r1, [pc, #760]	; 61484 <fputs@plt+0x5cb70>
   61188:	add	r0, pc, r0
   6118c:	str	r3, [r8]
   61190:	add	r1, pc, r1
   61194:	bl	4314 <fopen64@plt>
   61198:	subs	r7, r0, #0
   6119c:	beq	613f4 <fputs@plt+0x5cae0>
   611a0:	ldr	r3, [pc, #736]	; 61488 <fputs@plt+0x5cb74>
   611a4:	add	r6, sp, #52	; 0x34
   611a8:	ldr	r1, [pc, #732]	; 6148c <fputs@plt+0x5cb78>
   611ac:	mov	r5, #0
   611b0:	ldr	r2, [pc, #728]	; 61490 <fputs@plt+0x5cb7c>
   611b4:	add	r3, pc, r3
   611b8:	add	r1, pc, r1
   611bc:	str	r3, [sp, #24]
   611c0:	add	r2, pc, r2
   611c4:	str	r1, [sp, #28]
   611c8:	str	r2, [sp, #32]
   611cc:	ldr	r3, [pc, #704]	; 61494 <fputs@plt+0x5cb80>
   611d0:	ldr	r1, [pc, #704]	; 61498 <fputs@plt+0x5cb84>
   611d4:	ldr	r2, [pc, #704]	; 6149c <fputs@plt+0x5cb88>
   611d8:	add	r3, pc, r3
   611dc:	add	r1, pc, r1
   611e0:	str	r3, [sp, #36]	; 0x24
   611e4:	add	r2, pc, r2
   611e8:	str	r1, [sp, #40]	; 0x28
   611ec:	str	r2, [sp, #44]	; 0x2c
   611f0:	mov	r0, r6
   611f4:	mov	r1, #16384	; 0x4000
   611f8:	mov	r2, r7
   611fc:	bl	3f54 <fgets@plt>
   61200:	cmp	r0, #0
   61204:	beq	613ec <fputs@plt+0x5cad8>
   61208:	bl	44dc <__ctype_b_loc@plt>
   6120c:	add	r5, r5, #1
   61210:	mov	r3, r6
   61214:	ldr	lr, [r0]
   61218:	mov	fp, r0
   6121c:	mov	sl, r3
   61220:	ldrb	r1, [r3], #1
   61224:	lsl	r2, r1, #1
   61228:	ldrh	r2, [lr, r2]
   6122c:	tst	r2, #8192	; 0x2000
   61230:	bne	6121c <fputs@plt+0x5c908>
   61234:	cmp	r1, #35	; 0x23
   61238:	cmpne	r1, #0
   6123c:	movne	r9, #0
   61240:	moveq	r9, #1
   61244:	beq	611f0 <fputs@plt+0x5c8dc>
   61248:	mov	r0, sl
   6124c:	mov	r1, #61	; 0x3d
   61250:	bl	3f9c <strchr@plt>
   61254:	cmp	r0, #0
   61258:	beq	61374 <fputs@plt+0x5ca60>
   6125c:	mov	r4, r0
   61260:	strb	r9, [r4], #1
   61264:	ldrb	r3, [r0, #1]
   61268:	ldr	fp, [fp]
   6126c:	lsl	r3, r3, #1
   61270:	ldrh	r3, [fp, r3]
   61274:	tst	r3, #8192	; 0x2000
   61278:	beq	61298 <fputs@plt+0x5c984>
   6127c:	add	r3, r0, #2
   61280:	mov	r4, r3
   61284:	ldrb	r2, [r3], #1
   61288:	lsl	r2, r2, #1
   6128c:	ldrh	r2, [fp, r2]
   61290:	tst	r2, #8192	; 0x2000
   61294:	bne	61280 <fputs@plt+0x5c96c>
   61298:	mov	r0, sl
   6129c:	bl	42a8 <strlen@plt>
   612a0:	subs	r3, r0, #0
   612a4:	beq	611f0 <fputs@plt+0x5c8dc>
   612a8:	add	r0, sl, r3
   612ac:	b	612b4 <fputs@plt+0x5c9a0>
   612b0:	mov	r3, r1
   612b4:	ldrb	r2, [r0, #-1]!
   612b8:	sub	r1, r3, #1
   612bc:	lsl	r2, r2, #1
   612c0:	ldrh	ip, [fp, r2]
   612c4:	and	ip, ip, #8192	; 0x2000
   612c8:	uxth	ip, ip
   612cc:	cmp	ip, #0
   612d0:	bne	612b0 <fputs@plt+0x5c99c>
   612d4:	mov	r0, r4
   612d8:	strb	ip, [sl, r3]
   612dc:	bl	42a8 <strlen@plt>
   612e0:	cmp	r0, #0
   612e4:	beq	611f0 <fputs@plt+0x5c8dc>
   612e8:	add	r3, r4, r0
   612ec:	ldrb	r2, [r3, #-1]
   612f0:	rsb	ip, r4, r3
   612f4:	sub	r3, r3, #1
   612f8:	lsl	r2, r2, #1
   612fc:	ldrh	r0, [fp, r2]
   61300:	and	r0, r0, #8192	; 0x2000
   61304:	uxth	r0, r0
   61308:	cmp	r0, #0
   6130c:	bne	612ec <fputs@plt+0x5c9d8>
   61310:	cmp	ip, #0
   61314:	strb	r0, [r4, ip]
   61318:	beq	611f0 <fputs@plt+0x5c8dc>
   6131c:	ldrb	r1, [r4]
   61320:	cmp	r1, #34	; 0x22
   61324:	cmpne	r1, #39	; 0x27
   61328:	bne	613c0 <fputs@plt+0x5caac>
   6132c:	ldrb	ip, [r3]
   61330:	cmp	ip, r1
   61334:	beq	613b8 <fputs@plt+0x5caa4>
   61338:	bl	5b610 <fputs@plt+0x56cfc>
   6133c:	cmp	r0, #6
   61340:	ble	611f0 <fputs@plt+0x5c8dc>
   61344:	ldr	r1, [sp, #44]	; 0x2c
   61348:	mov	r0, #7
   6134c:	ldr	r3, [pc, #332]	; 614a0 <fputs@plt+0x5cb8c>
   61350:	str	r5, [sp, #8]
   61354:	add	r3, pc, r3
   61358:	str	r1, [sp]
   6135c:	str	r3, [sp, #4]
   61360:	mov	r1, #0
   61364:	ldr	r2, [sp, #40]	; 0x28
   61368:	mov	r3, #159	; 0x9f
   6136c:	bl	5ae90 <fputs@plt+0x5657c>
   61370:	b	611f0 <fputs@plt+0x5c8dc>
   61374:	bl	5b610 <fputs@plt+0x56cfc>
   61378:	cmp	r0, #6
   6137c:	ble	611f0 <fputs@plt+0x5c8dc>
   61380:	ldr	r2, [pc, #284]	; 614a4 <fputs@plt+0x5cb90>
   61384:	mov	r0, #7
   61388:	ldr	ip, [pc, #280]	; 614a8 <fputs@plt+0x5cb94>
   6138c:	mov	r1, #0
   61390:	add	r2, pc, r2
   61394:	str	r2, [sp, #4]
   61398:	ldr	r2, [pc, #268]	; 614ac <fputs@plt+0x5cb98>
   6139c:	add	ip, pc, ip
   613a0:	str	r5, [sp, #8]
   613a4:	mov	r3, #127	; 0x7f
   613a8:	str	ip, [sp]
   613ac:	add	r2, pc, r2
   613b0:	bl	5ae90 <fputs@plt+0x5657c>
   613b4:	b	611f0 <fputs@plt+0x5c8dc>
   613b8:	add	r4, r4, #1
   613bc:	strb	r0, [r3]
   613c0:	mov	r0, sl
   613c4:	ldr	r1, [sp, #24]
   613c8:	bl	489c <strcmp@plt>
   613cc:	cmp	r0, #0
   613d0:	bne	611f0 <fputs@plt+0x5c8dc>
   613d4:	mov	r0, r4
   613d8:	bl	610a4 <fputs@plt+0x5c790>
   613dc:	cmp	r0, #0
   613e0:	blt	6141c <fputs@plt+0x5cb08>
   613e4:	bl	5ad38 <fputs@plt+0x56424>
   613e8:	b	611f0 <fputs@plt+0x5c8dc>
   613ec:	mov	r0, r7
   613f0:	bl	3f48 <fclose@plt>
   613f4:	add	r1, sp, #16384	; 0x4000
   613f8:	mov	r0, r8
   613fc:	ldr	r2, [r1, #52]	; 0x34
   61400:	ldr	r1, [sp, #20]
   61404:	ldr	r3, [r1]
   61408:	cmp	r2, r3
   6140c:	bne	61458 <fputs@plt+0x5cb44>
   61410:	add	sp, sp, #16384	; 0x4000
   61414:	add	sp, sp, #60	; 0x3c
   61418:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6141c:	bl	5b610 <fputs@plt+0x56cfc>
   61420:	cmp	r0, #6
   61424:	ble	611f0 <fputs@plt+0x5c8dc>
   61428:	ldr	r2, [sp, #32]
   6142c:	mov	r0, #7
   61430:	ldr	r3, [sp, #36]	; 0x24
   61434:	mov	r1, #0
   61438:	str	r5, [sp, #8]
   6143c:	str	r2, [sp]
   61440:	str	r3, [sp, #4]
   61444:	mov	r3, #171	; 0xab
   61448:	ldr	r2, [sp, #28]
   6144c:	str	r4, [sp, #12]
   61450:	bl	5ae90 <fputs@plt+0x5657c>
   61454:	b	611f0 <fputs@plt+0x5c8dc>
   61458:	bl	453c <__stack_chk_fail@plt>
   6145c:	mov	r4, r0
   61460:	mov	r0, r7
   61464:	bl	3f48 <fclose@plt>
   61468:	mov	r0, r4
   6146c:	bl	4818 <_Unwind_Resume@plt>
   61470:	mov	r4, r0
   61474:	b	61468 <fputs@plt+0x5cb54>
   61478:	andeq	sl, r2, r4, asr #20
   6147c:	andeq	r0, r0, r0, lsr r4
   61480:	andeq	r5, r1, r0, lsl #6
   61484:	strdeq	pc, [r0], -ip
   61488:	andeq	r5, r1, ip, ror r3
   6148c:	andeq	r5, r1, r4, ror #5
   61490:			; <UNDEFINED> instruction: 0x000152bc
   61494:	andeq	r5, r1, r4, ror #6
   61498:	andeq	r5, r1, r0, asr #5
   6149c:	muleq	r1, r8, r2
   614a0:	muleq	r1, ip, r1
   614a4:	andeq	r5, r1, r4, lsr #2
   614a8:	andeq	r5, r1, r0, ror #1
   614ac:	strdeq	r5, [r1], -r0
   614b0:	push	{r3, lr}
   614b4:	subs	r3, r0, #0
   614b8:	beq	614dc <fputs@plt+0x5cbc8>
   614bc:	ldr	r2, [r3]
   614c0:	sub	r2, r2, #1
   614c4:	str	r2, [r3]
   614c8:	cmp	r2, #0
   614cc:	ble	614d8 <fputs@plt+0x5cbc4>
   614d0:	mov	r0, r3
   614d4:	pop	{r3, pc}
   614d8:	bl	4140 <free@plt>
   614dc:	mov	r0, #0
   614e0:	pop	{r3, pc}
   614e4:	push	{r4, r5, r6, lr}
   614e8:	mov	r6, r0
   614ec:	mov	r0, r2
   614f0:	mov	r4, r1
   614f4:	mov	r5, r2
   614f8:	bl	42a8 <strlen@plt>
   614fc:	cmp	r0, r4
   61500:	mov	r3, r0
   61504:	bcc	61530 <fputs@plt+0x5cc1c>
   61508:	cmp	r4, #1
   6150c:	bls	6154c <fputs@plt+0x5cc38>
   61510:	sub	r2, r4, #1
   61514:	mov	r1, r5
   61518:	ldr	r0, [r6]
   6151c:	mov	r4, #0
   61520:	bl	4290 <mempcpy@plt>
   61524:	mov	r2, r0
   61528:	str	r0, [r6]
   6152c:	b	6153c <fputs@plt+0x5cc28>
   61530:	cmp	r0, #0
   61534:	bne	61558 <fputs@plt+0x5cc44>
   61538:	ldr	r2, [r6]
   6153c:	mov	r3, #0
   61540:	mov	r0, r4
   61544:	strb	r3, [r2]
   61548:	pop	{r4, r5, r6, pc}
   6154c:	ldr	r2, [r6]
   61550:	mov	r4, #0
   61554:	b	6153c <fputs@plt+0x5cc28>
   61558:	mov	r2, r0
   6155c:	mov	r1, r5
   61560:	ldr	r0, [r6]
   61564:	rsb	r4, r3, r4
   61568:	bl	4290 <mempcpy@plt>
   6156c:	mov	r2, r0
   61570:	str	r0, [r6]
   61574:	b	6153c <fputs@plt+0x5cc28>
   61578:	push	{r2, r3}
   6157c:	ldr	r3, [pc, #112]	; 615f4 <fputs@plt+0x5cce0>
   61580:	ldr	ip, [pc, #112]	; 615f8 <fputs@plt+0x5cce4>
   61584:	add	r3, pc, r3
   61588:	push	{r4, r5, r6, lr}
   6158c:	sub	sp, sp, #8
   61590:	ldr	r6, [r3, ip]
   61594:	add	r4, sp, #32
   61598:	ldr	r2, [sp, #24]
   6159c:	mov	r5, r0
   615a0:	add	r0, sp, #28
   615a4:	str	r0, [sp]
   615a8:	ldr	r3, [r6]
   615ac:	str	r3, [sp, #4]
   615b0:	mov	r0, r5
   615b4:	bl	614e4 <fputs@plt+0x5cbd0>
   615b8:	str	r4, [sp]
   615bc:	add	r4, r4, #4
   615c0:	ldr	r2, [r4, #-8]
   615c4:	cmp	r2, #0
   615c8:	mov	r1, r0
   615cc:	bne	615b0 <fputs@plt+0x5cc9c>
   615d0:	ldr	r2, [sp, #4]
   615d4:	ldr	r3, [r6]
   615d8:	cmp	r2, r3
   615dc:	bne	615f0 <fputs@plt+0x5ccdc>
   615e0:	add	sp, sp, #8
   615e4:	pop	{r4, r5, r6, lr}
   615e8:	add	sp, sp, #8
   615ec:	bx	lr
   615f0:	bl	453c <__stack_chk_fail@plt>
   615f4:	andeq	sl, r2, ip, lsl #12
   615f8:	andeq	r0, r0, r0, lsr r4
   615fc:	ldr	ip, [pc, #68]	; 61648 <fputs@plt+0x5cd34>
   61600:	push	{r4, lr}
   61604:	add	ip, pc, ip
   61608:	ldr	lr, [pc, #60]	; 6164c <fputs@plt+0x5cd38>
   6160c:	sub	sp, sp, #8
   61610:	add	r3, sp, #8
   61614:	ldr	r4, [ip, lr]
   61618:	str	r0, [r3, #-8]!
   6161c:	mov	r0, sp
   61620:	ldr	r3, [r4]
   61624:	str	r3, [sp, #4]
   61628:	bl	614e4 <fputs@plt+0x5cbd0>
   6162c:	ldr	r2, [sp, #4]
   61630:	ldr	r3, [r4]
   61634:	cmp	r2, r3
   61638:	bne	61644 <fputs@plt+0x5cd30>
   6163c:	add	sp, sp, #8
   61640:	pop	{r4, pc}
   61644:	bl	453c <__stack_chk_fail@plt>
   61648:	andeq	sl, r2, ip, lsl #11
   6164c:	andeq	r0, r0, r0, lsr r4
   61650:	push	{r2, r3}
   61654:	ldr	r3, [pc, #116]	; 616d0 <fputs@plt+0x5cdbc>
   61658:	ldr	ip, [pc, #116]	; 616d4 <fputs@plt+0x5cdc0>
   6165c:	add	r3, pc, r3
   61660:	push	{r4, r5, r6, lr}
   61664:	sub	sp, sp, #16
   61668:	ldr	r6, [r3, ip]
   6166c:	add	r5, sp, #16
   61670:	ldr	r2, [sp, #32]
   61674:	add	r4, sp, #40	; 0x28
   61678:	add	lr, sp, #36	; 0x24
   6167c:	str	r0, [r5, #-8]!
   61680:	ldr	r3, [r6]
   61684:	str	lr, [sp, #4]
   61688:	str	r3, [sp, #12]
   6168c:	mov	r0, r5
   61690:	bl	614e4 <fputs@plt+0x5cbd0>
   61694:	str	r4, [sp, #4]
   61698:	add	r4, r4, #4
   6169c:	ldr	r2, [r4, #-8]
   616a0:	cmp	r2, #0
   616a4:	mov	r1, r0
   616a8:	bne	6168c <fputs@plt+0x5cd78>
   616ac:	ldr	r2, [sp, #12]
   616b0:	ldr	r3, [r6]
   616b4:	cmp	r2, r3
   616b8:	bne	616cc <fputs@plt+0x5cdb8>
   616bc:	add	sp, sp, #16
   616c0:	pop	{r4, r5, r6, lr}
   616c4:	add	sp, sp, #8
   616c8:	bx	lr
   616cc:	bl	453c <__stack_chk_fail@plt>
   616d0:	andeq	sl, r2, r4, lsr r5
   616d4:	andeq	r0, r0, r0, lsr r4
   616d8:	ldr	r2, [pc, #516]	; 618e4 <fputs@plt+0x5cfd0>
   616dc:	mov	r3, #0
   616e0:	ldr	ip, [pc, #512]	; 618e8 <fputs@plt+0x5cfd4>
   616e4:	cmp	r0, #0
   616e8:	add	r2, pc, r2
   616ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   616f0:	sub	sp, sp, #28
   616f4:	ldr	r8, [r2, ip]
   616f8:	mov	r7, r1
   616fc:	str	r3, [sp, #4]
   61700:	str	r3, [sp, #8]
   61704:	ldr	r3, [r8]
   61708:	str	r3, [sp, #20]
   6170c:	beq	618bc <fputs@plt+0x5cfa8>
   61710:	mov	r1, #16384	; 0x4000
   61714:	bl	4374 <acl_get_file@plt>
   61718:	cmp	r0, #0
   6171c:	str	r0, [sp, #8]
   61720:	beq	61800 <fputs@plt+0x5ceec>
   61724:	add	r5, sp, #12
   61728:	mov	r1, #0
   6172c:	mov	r2, r5
   61730:	bl	4650 <acl_get_entry@plt>
   61734:	cmp	r0, #0
   61738:	blt	61800 <fputs@plt+0x5ceec>
   6173c:	beq	6184c <fputs@plt+0x5cf38>
   61740:	mov	r9, #0
   61744:	add	r6, sp, #16
   61748:	add	sl, sp, #4
   6174c:	b	61780 <fputs@plt+0x5ce6c>
   61750:	ldr	r0, [sp, #8]
   61754:	mov	r1, #1
   61758:	mov	r2, r5
   6175c:	bl	4650 <acl_get_entry@plt>
   61760:	cmp	r4, #0
   61764:	mov	fp, r0
   61768:	beq	61774 <fputs@plt+0x5ce60>
   6176c:	mov	r0, r4
   61770:	bl	4734 <acl_free@plt>
   61774:	cmp	fp, #0
   61778:	blt	61800 <fputs@plt+0x5ceec>
   6177c:	beq	61850 <fputs@plt+0x5cf3c>
   61780:	ldr	r0, [sp, #12]
   61784:	mov	r1, r6
   61788:	bl	45d8 <acl_get_tag_type@plt>
   6178c:	cmp	r0, #0
   61790:	blt	61800 <fputs@plt+0x5ceec>
   61794:	ldr	r3, [sp, #16]
   61798:	cmp	r3, #8
   6179c:	movne	r4, #0
   617a0:	bne	61750 <fputs@plt+0x5ce3c>
   617a4:	ldr	r0, [sp, #12]
   617a8:	bl	3e4c <acl_get_qualifier@plt>
   617ac:	subs	r4, r0, #0
   617b0:	beq	61800 <fputs@plt+0x5ceec>
   617b4:	ldr	r0, [r4]
   617b8:	bl	515b4 <fputs@plt+0x4cca0>
   617bc:	cmp	r0, #0
   617c0:	ble	61840 <fputs@plt+0x5cf2c>
   617c4:	cmp	r7, #0
   617c8:	mov	r9, #1
   617cc:	beq	617f4 <fputs@plt+0x5cee0>
   617d0:	ldr	r0, [r4]
   617d4:	bl	51380 <fputs@plt+0x4ca6c>
   617d8:	subs	r1, r0, #0
   617dc:	beq	61868 <fputs@plt+0x5cf54>
   617e0:	mov	r0, sl
   617e4:	bl	5a1c0 <fputs@plt+0x558ac>
   617e8:	cmp	r0, #0
   617ec:	bge	61750 <fputs@plt+0x5ce3c>
   617f0:	mov	r9, r0
   617f4:	mov	r0, r4
   617f8:	bl	4734 <acl_free@plt>
   617fc:	b	6180c <fputs@plt+0x5cef8>
   61800:	bl	48cc <__errno_location@plt>
   61804:	ldr	r9, [r0]
   61808:	rsb	r9, r9, #0
   6180c:	add	r0, sp, #8
   61810:	bl	4734 <acl_free@plt>
   61814:	ldr	r0, [sp, #4]
   61818:	cmp	r0, #0
   6181c:	beq	61824 <fputs@plt+0x5cf10>
   61820:	bl	59e9c <fputs@plt+0x55588>
   61824:	ldr	r2, [sp, #20]
   61828:	mov	r0, r9
   6182c:	ldr	r3, [r8]
   61830:	cmp	r2, r3
   61834:	bne	61870 <fputs@plt+0x5cf5c>
   61838:	add	sp, sp, #28
   6183c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61840:	cmp	r7, #0
   61844:	beq	61750 <fputs@plt+0x5ce3c>
   61848:	b	617d0 <fputs@plt+0x5cebc>
   6184c:	mov	r9, r0
   61850:	cmp	r7, #0
   61854:	ldrne	r3, [sp, #4]
   61858:	movne	r2, #0
   6185c:	strne	r2, [sp, #4]
   61860:	strne	r3, [r7]
   61864:	b	6180c <fputs@plt+0x5cef8>
   61868:	mvn	r9, #11
   6186c:	b	617f4 <fputs@plt+0x5cee0>
   61870:	bl	453c <__stack_chk_fail@plt>
   61874:	cmp	r4, #0
   61878:	mov	r5, r0
   6187c:	beq	61888 <fputs@plt+0x5cf74>
   61880:	mov	r0, r4
   61884:	bl	4734 <acl_free@plt>
   61888:	add	r0, sp, #8
   6188c:	bl	4734 <acl_free@plt>
   61890:	ldr	r0, [sp, #4]
   61894:	cmp	r0, #0
   61898:	beq	618a0 <fputs@plt+0x5cf8c>
   6189c:	bl	59e9c <fputs@plt+0x55588>
   618a0:	mov	r0, r5
   618a4:	bl	4818 <_Unwind_Resume@plt>
   618a8:	mov	r5, r0
   618ac:	b	61888 <fputs@plt+0x5cf74>
   618b0:	b	618a8 <fputs@plt+0x5cf94>
   618b4:	mov	r5, r0
   618b8:	b	61880 <fputs@plt+0x5cf6c>
   618bc:	ldr	r0, [pc, #40]	; 618ec <fputs@plt+0x5cfd8>
   618c0:	mov	r2, #170	; 0xaa
   618c4:	ldr	r1, [pc, #36]	; 618f0 <fputs@plt+0x5cfdc>
   618c8:	ldr	r3, [pc, #36]	; 618f4 <fputs@plt+0x5cfe0>
   618cc:	add	r0, pc, r0
   618d0:	add	r1, pc, r1
   618d4:	add	r3, pc, r3
   618d8:	bl	5ac34 <fputs@plt+0x56320>
   618dc:	mov	r5, r0
   618e0:	b	61890 <fputs@plt+0x5cf7c>
   618e4:	andeq	sl, r2, r8, lsr #9
   618e8:	andeq	r0, r0, r0, lsr r4
   618ec:	ldrdeq	sl, [r0], -r4
   618f0:	andeq	r4, r1, ip, lsr #25
   618f4:	strdeq	r4, [r1], -r8
   618f8:	subs	r2, r1, #1
   618fc:	bxeq	lr
   61900:	bcc	61ad8 <fputs@plt+0x5d1c4>
   61904:	cmp	r0, r1
   61908:	bls	61abc <fputs@plt+0x5d1a8>
   6190c:	tst	r1, r2
   61910:	beq	61ac8 <fputs@plt+0x5d1b4>
   61914:	clz	r3, r0
   61918:	clz	r2, r1
   6191c:	sub	r3, r2, r3
   61920:	rsbs	r3, r3, #31
   61924:	addne	r3, r3, r3, lsl #1
   61928:	mov	r2, #0
   6192c:	addne	pc, pc, r3, lsl #2
   61930:	nop	{0}
   61934:	cmp	r0, r1, lsl #31
   61938:	adc	r2, r2, r2
   6193c:	subcs	r0, r0, r1, lsl #31
   61940:	cmp	r0, r1, lsl #30
   61944:	adc	r2, r2, r2
   61948:	subcs	r0, r0, r1, lsl #30
   6194c:	cmp	r0, r1, lsl #29
   61950:	adc	r2, r2, r2
   61954:	subcs	r0, r0, r1, lsl #29
   61958:	cmp	r0, r1, lsl #28
   6195c:	adc	r2, r2, r2
   61960:	subcs	r0, r0, r1, lsl #28
   61964:	cmp	r0, r1, lsl #27
   61968:	adc	r2, r2, r2
   6196c:	subcs	r0, r0, r1, lsl #27
   61970:	cmp	r0, r1, lsl #26
   61974:	adc	r2, r2, r2
   61978:	subcs	r0, r0, r1, lsl #26
   6197c:	cmp	r0, r1, lsl #25
   61980:	adc	r2, r2, r2
   61984:	subcs	r0, r0, r1, lsl #25
   61988:	cmp	r0, r1, lsl #24
   6198c:	adc	r2, r2, r2
   61990:	subcs	r0, r0, r1, lsl #24
   61994:	cmp	r0, r1, lsl #23
   61998:	adc	r2, r2, r2
   6199c:	subcs	r0, r0, r1, lsl #23
   619a0:	cmp	r0, r1, lsl #22
   619a4:	adc	r2, r2, r2
   619a8:	subcs	r0, r0, r1, lsl #22
   619ac:	cmp	r0, r1, lsl #21
   619b0:	adc	r2, r2, r2
   619b4:	subcs	r0, r0, r1, lsl #21
   619b8:	cmp	r0, r1, lsl #20
   619bc:	adc	r2, r2, r2
   619c0:	subcs	r0, r0, r1, lsl #20
   619c4:	cmp	r0, r1, lsl #19
   619c8:	adc	r2, r2, r2
   619cc:	subcs	r0, r0, r1, lsl #19
   619d0:	cmp	r0, r1, lsl #18
   619d4:	adc	r2, r2, r2
   619d8:	subcs	r0, r0, r1, lsl #18
   619dc:	cmp	r0, r1, lsl #17
   619e0:	adc	r2, r2, r2
   619e4:	subcs	r0, r0, r1, lsl #17
   619e8:	cmp	r0, r1, lsl #16
   619ec:	adc	r2, r2, r2
   619f0:	subcs	r0, r0, r1, lsl #16
   619f4:	cmp	r0, r1, lsl #15
   619f8:	adc	r2, r2, r2
   619fc:	subcs	r0, r0, r1, lsl #15
   61a00:	cmp	r0, r1, lsl #14
   61a04:	adc	r2, r2, r2
   61a08:	subcs	r0, r0, r1, lsl #14
   61a0c:	cmp	r0, r1, lsl #13
   61a10:	adc	r2, r2, r2
   61a14:	subcs	r0, r0, r1, lsl #13
   61a18:	cmp	r0, r1, lsl #12
   61a1c:	adc	r2, r2, r2
   61a20:	subcs	r0, r0, r1, lsl #12
   61a24:	cmp	r0, r1, lsl #11
   61a28:	adc	r2, r2, r2
   61a2c:	subcs	r0, r0, r1, lsl #11
   61a30:	cmp	r0, r1, lsl #10
   61a34:	adc	r2, r2, r2
   61a38:	subcs	r0, r0, r1, lsl #10
   61a3c:	cmp	r0, r1, lsl #9
   61a40:	adc	r2, r2, r2
   61a44:	subcs	r0, r0, r1, lsl #9
   61a48:	cmp	r0, r1, lsl #8
   61a4c:	adc	r2, r2, r2
   61a50:	subcs	r0, r0, r1, lsl #8
   61a54:	cmp	r0, r1, lsl #7
   61a58:	adc	r2, r2, r2
   61a5c:	subcs	r0, r0, r1, lsl #7
   61a60:	cmp	r0, r1, lsl #6
   61a64:	adc	r2, r2, r2
   61a68:	subcs	r0, r0, r1, lsl #6
   61a6c:	cmp	r0, r1, lsl #5
   61a70:	adc	r2, r2, r2
   61a74:	subcs	r0, r0, r1, lsl #5
   61a78:	cmp	r0, r1, lsl #4
   61a7c:	adc	r2, r2, r2
   61a80:	subcs	r0, r0, r1, lsl #4
   61a84:	cmp	r0, r1, lsl #3
   61a88:	adc	r2, r2, r2
   61a8c:	subcs	r0, r0, r1, lsl #3
   61a90:	cmp	r0, r1, lsl #2
   61a94:	adc	r2, r2, r2
   61a98:	subcs	r0, r0, r1, lsl #2
   61a9c:	cmp	r0, r1, lsl #1
   61aa0:	adc	r2, r2, r2
   61aa4:	subcs	r0, r0, r1, lsl #1
   61aa8:	cmp	r0, r1
   61aac:	adc	r2, r2, r2
   61ab0:	subcs	r0, r0, r1
   61ab4:	mov	r0, r2
   61ab8:	bx	lr
   61abc:	moveq	r0, #1
   61ac0:	movne	r0, #0
   61ac4:	bx	lr
   61ac8:	clz	r2, r1
   61acc:	rsb	r2, r2, #31
   61ad0:	lsr	r0, r0, r2
   61ad4:	bx	lr
   61ad8:	cmp	r0, #0
   61adc:	mvnne	r0, #0
   61ae0:	b	62180 <fputs@plt+0x5d86c>
   61ae4:	cmp	r1, #0
   61ae8:	beq	61ad8 <fputs@plt+0x5d1c4>
   61aec:	push	{r0, r1, lr}
   61af0:	bl	618f8 <fputs@plt+0x5cfe4>
   61af4:	pop	{r1, r2, lr}
   61af8:	mul	r3, r2, r0
   61afc:	sub	r1, r1, r3
   61b00:	bx	lr
   61b04:	cmp	r1, #0
   61b08:	beq	61d14 <fputs@plt+0x5d400>
   61b0c:	eor	ip, r0, r1
   61b10:	rsbmi	r1, r1, #0
   61b14:	subs	r2, r1, #1
   61b18:	beq	61ce0 <fputs@plt+0x5d3cc>
   61b1c:	movs	r3, r0
   61b20:	rsbmi	r3, r0, #0
   61b24:	cmp	r3, r1
   61b28:	bls	61cec <fputs@plt+0x5d3d8>
   61b2c:	tst	r1, r2
   61b30:	beq	61cfc <fputs@plt+0x5d3e8>
   61b34:	clz	r2, r3
   61b38:	clz	r0, r1
   61b3c:	sub	r2, r0, r2
   61b40:	rsbs	r2, r2, #31
   61b44:	addne	r2, r2, r2, lsl #1
   61b48:	mov	r0, #0
   61b4c:	addne	pc, pc, r2, lsl #2
   61b50:	nop	{0}
   61b54:	cmp	r3, r1, lsl #31
   61b58:	adc	r0, r0, r0
   61b5c:	subcs	r3, r3, r1, lsl #31
   61b60:	cmp	r3, r1, lsl #30
   61b64:	adc	r0, r0, r0
   61b68:	subcs	r3, r3, r1, lsl #30
   61b6c:	cmp	r3, r1, lsl #29
   61b70:	adc	r0, r0, r0
   61b74:	subcs	r3, r3, r1, lsl #29
   61b78:	cmp	r3, r1, lsl #28
   61b7c:	adc	r0, r0, r0
   61b80:	subcs	r3, r3, r1, lsl #28
   61b84:	cmp	r3, r1, lsl #27
   61b88:	adc	r0, r0, r0
   61b8c:	subcs	r3, r3, r1, lsl #27
   61b90:	cmp	r3, r1, lsl #26
   61b94:	adc	r0, r0, r0
   61b98:	subcs	r3, r3, r1, lsl #26
   61b9c:	cmp	r3, r1, lsl #25
   61ba0:	adc	r0, r0, r0
   61ba4:	subcs	r3, r3, r1, lsl #25
   61ba8:	cmp	r3, r1, lsl #24
   61bac:	adc	r0, r0, r0
   61bb0:	subcs	r3, r3, r1, lsl #24
   61bb4:	cmp	r3, r1, lsl #23
   61bb8:	adc	r0, r0, r0
   61bbc:	subcs	r3, r3, r1, lsl #23
   61bc0:	cmp	r3, r1, lsl #22
   61bc4:	adc	r0, r0, r0
   61bc8:	subcs	r3, r3, r1, lsl #22
   61bcc:	cmp	r3, r1, lsl #21
   61bd0:	adc	r0, r0, r0
   61bd4:	subcs	r3, r3, r1, lsl #21
   61bd8:	cmp	r3, r1, lsl #20
   61bdc:	adc	r0, r0, r0
   61be0:	subcs	r3, r3, r1, lsl #20
   61be4:	cmp	r3, r1, lsl #19
   61be8:	adc	r0, r0, r0
   61bec:	subcs	r3, r3, r1, lsl #19
   61bf0:	cmp	r3, r1, lsl #18
   61bf4:	adc	r0, r0, r0
   61bf8:	subcs	r3, r3, r1, lsl #18
   61bfc:	cmp	r3, r1, lsl #17
   61c00:	adc	r0, r0, r0
   61c04:	subcs	r3, r3, r1, lsl #17
   61c08:	cmp	r3, r1, lsl #16
   61c0c:	adc	r0, r0, r0
   61c10:	subcs	r3, r3, r1, lsl #16
   61c14:	cmp	r3, r1, lsl #15
   61c18:	adc	r0, r0, r0
   61c1c:	subcs	r3, r3, r1, lsl #15
   61c20:	cmp	r3, r1, lsl #14
   61c24:	adc	r0, r0, r0
   61c28:	subcs	r3, r3, r1, lsl #14
   61c2c:	cmp	r3, r1, lsl #13
   61c30:	adc	r0, r0, r0
   61c34:	subcs	r3, r3, r1, lsl #13
   61c38:	cmp	r3, r1, lsl #12
   61c3c:	adc	r0, r0, r0
   61c40:	subcs	r3, r3, r1, lsl #12
   61c44:	cmp	r3, r1, lsl #11
   61c48:	adc	r0, r0, r0
   61c4c:	subcs	r3, r3, r1, lsl #11
   61c50:	cmp	r3, r1, lsl #10
   61c54:	adc	r0, r0, r0
   61c58:	subcs	r3, r3, r1, lsl #10
   61c5c:	cmp	r3, r1, lsl #9
   61c60:	adc	r0, r0, r0
   61c64:	subcs	r3, r3, r1, lsl #9
   61c68:	cmp	r3, r1, lsl #8
   61c6c:	adc	r0, r0, r0
   61c70:	subcs	r3, r3, r1, lsl #8
   61c74:	cmp	r3, r1, lsl #7
   61c78:	adc	r0, r0, r0
   61c7c:	subcs	r3, r3, r1, lsl #7
   61c80:	cmp	r3, r1, lsl #6
   61c84:	adc	r0, r0, r0
   61c88:	subcs	r3, r3, r1, lsl #6
   61c8c:	cmp	r3, r1, lsl #5
   61c90:	adc	r0, r0, r0
   61c94:	subcs	r3, r3, r1, lsl #5
   61c98:	cmp	r3, r1, lsl #4
   61c9c:	adc	r0, r0, r0
   61ca0:	subcs	r3, r3, r1, lsl #4
   61ca4:	cmp	r3, r1, lsl #3
   61ca8:	adc	r0, r0, r0
   61cac:	subcs	r3, r3, r1, lsl #3
   61cb0:	cmp	r3, r1, lsl #2
   61cb4:	adc	r0, r0, r0
   61cb8:	subcs	r3, r3, r1, lsl #2
   61cbc:	cmp	r3, r1, lsl #1
   61cc0:	adc	r0, r0, r0
   61cc4:	subcs	r3, r3, r1, lsl #1
   61cc8:	cmp	r3, r1
   61ccc:	adc	r0, r0, r0
   61cd0:	subcs	r3, r3, r1
   61cd4:	cmp	ip, #0
   61cd8:	rsbmi	r0, r0, #0
   61cdc:	bx	lr
   61ce0:	teq	ip, r0
   61ce4:	rsbmi	r0, r0, #0
   61ce8:	bx	lr
   61cec:	movcc	r0, #0
   61cf0:	asreq	r0, ip, #31
   61cf4:	orreq	r0, r0, #1
   61cf8:	bx	lr
   61cfc:	clz	r2, r1
   61d00:	rsb	r2, r2, #31
   61d04:	cmp	ip, #0
   61d08:	lsr	r0, r3, r2
   61d0c:	rsbmi	r0, r0, #0
   61d10:	bx	lr
   61d14:	cmp	r0, #0
   61d18:	mvngt	r0, #-2147483648	; 0x80000000
   61d1c:	movlt	r0, #-2147483648	; 0x80000000
   61d20:	b	62180 <fputs@plt+0x5d86c>
   61d24:	cmp	r1, #0
   61d28:	beq	61d14 <fputs@plt+0x5d400>
   61d2c:	push	{r0, r1, lr}
   61d30:	bl	61b0c <fputs@plt+0x5d1f8>
   61d34:	pop	{r1, r2, lr}
   61d38:	mul	r3, r2, r0
   61d3c:	sub	r1, r1, r3
   61d40:	bx	lr
   61d44:	eor	r1, r1, #-2147483648	; 0x80000000
   61d48:	b	61d50 <fputs@plt+0x5d43c>
   61d4c:	eor	r3, r3, #-2147483648	; 0x80000000
   61d50:	push	{r4, r5, lr}
   61d54:	lsl	r4, r1, #1
   61d58:	lsl	r5, r3, #1
   61d5c:	teq	r4, r5
   61d60:	teqeq	r0, r2
   61d64:	orrsne	ip, r4, r0
   61d68:	orrsne	ip, r5, r2
   61d6c:	mvnsne	ip, r4, asr #21
   61d70:	mvnsne	ip, r5, asr #21
   61d74:	beq	61f60 <fputs@plt+0x5d64c>
   61d78:	lsr	r4, r4, #21
   61d7c:	rsbs	r5, r4, r5, lsr #21
   61d80:	rsblt	r5, r5, #0
   61d84:	ble	61da4 <fputs@plt+0x5d490>
   61d88:	add	r4, r4, r5
   61d8c:	eor	r2, r0, r2
   61d90:	eor	r3, r1, r3
   61d94:	eor	r0, r2, r0
   61d98:	eor	r1, r3, r1
   61d9c:	eor	r2, r0, r2
   61da0:	eor	r3, r1, r3
   61da4:	cmp	r5, #54	; 0x36
   61da8:	pophi	{r4, r5, pc}
   61dac:	tst	r1, #-2147483648	; 0x80000000
   61db0:	lsl	r1, r1, #12
   61db4:	mov	ip, #1048576	; 0x100000
   61db8:	orr	r1, ip, r1, lsr #12
   61dbc:	beq	61dc8 <fputs@plt+0x5d4b4>
   61dc0:	rsbs	r0, r0, #0
   61dc4:	rsc	r1, r1, #0
   61dc8:	tst	r3, #-2147483648	; 0x80000000
   61dcc:	lsl	r3, r3, #12
   61dd0:	orr	r3, ip, r3, lsr #12
   61dd4:	beq	61de0 <fputs@plt+0x5d4cc>
   61dd8:	rsbs	r2, r2, #0
   61ddc:	rsc	r3, r3, #0
   61de0:	teq	r4, r5
   61de4:	beq	61f48 <fputs@plt+0x5d634>
   61de8:	sub	r4, r4, #1
   61dec:	rsbs	lr, r5, #32
   61df0:	blt	61e0c <fputs@plt+0x5d4f8>
   61df4:	lsl	ip, r2, lr
   61df8:	adds	r0, r0, r2, lsr r5
   61dfc:	adc	r1, r1, #0
   61e00:	adds	r0, r0, r3, lsl lr
   61e04:	adcs	r1, r1, r3, asr r5
   61e08:	b	61e28 <fputs@plt+0x5d514>
   61e0c:	sub	r5, r5, #32
   61e10:	add	lr, lr, #32
   61e14:	cmp	r2, #1
   61e18:	lsl	ip, r3, lr
   61e1c:	orrcs	ip, ip, #2
   61e20:	adds	r0, r0, r3, asr r5
   61e24:	adcs	r1, r1, r3, asr #31
   61e28:	and	r5, r1, #-2147483648	; 0x80000000
   61e2c:	bpl	61e3c <fputs@plt+0x5d528>
   61e30:	rsbs	ip, ip, #0
   61e34:	rscs	r0, r0, #0
   61e38:	rsc	r1, r1, #0
   61e3c:	cmp	r1, #1048576	; 0x100000
   61e40:	bcc	61e80 <fputs@plt+0x5d56c>
   61e44:	cmp	r1, #2097152	; 0x200000
   61e48:	bcc	61e68 <fputs@plt+0x5d554>
   61e4c:	lsrs	r1, r1, #1
   61e50:	rrxs	r0, r0
   61e54:	rrx	ip, ip
   61e58:	add	r4, r4, #1
   61e5c:	lsl	r2, r4, #21
   61e60:	cmn	r2, #4194304	; 0x400000
   61e64:	bcs	61fc0 <fputs@plt+0x5d6ac>
   61e68:	cmp	ip, #-2147483648	; 0x80000000
   61e6c:	lsrseq	ip, r0, #1
   61e70:	adcs	r0, r0, #0
   61e74:	adc	r1, r1, r4, lsl #20
   61e78:	orr	r1, r1, r5
   61e7c:	pop	{r4, r5, pc}
   61e80:	lsls	ip, ip, #1
   61e84:	adcs	r0, r0, r0
   61e88:	adc	r1, r1, r1
   61e8c:	tst	r1, #1048576	; 0x100000
   61e90:	sub	r4, r4, #1
   61e94:	bne	61e68 <fputs@plt+0x5d554>
   61e98:	teq	r1, #0
   61e9c:	moveq	r1, r0
   61ea0:	moveq	r0, #0
   61ea4:	clz	r3, r1
   61ea8:	addeq	r3, r3, #32
   61eac:	sub	r3, r3, #11
   61eb0:	subs	r2, r3, #32
   61eb4:	bge	61ed8 <fputs@plt+0x5d5c4>
   61eb8:	adds	r2, r2, #12
   61ebc:	ble	61ed4 <fputs@plt+0x5d5c0>
   61ec0:	add	ip, r2, #20
   61ec4:	rsb	r2, r2, #12
   61ec8:	lsl	r0, r1, ip
   61ecc:	lsr	r1, r1, r2
   61ed0:	b	61ee8 <fputs@plt+0x5d5d4>
   61ed4:	add	r2, r2, #20
   61ed8:	rsble	ip, r2, #32
   61edc:	lsl	r1, r1, r2
   61ee0:	orrle	r1, r1, r0, lsr ip
   61ee4:	lslle	r0, r0, r2
   61ee8:	subs	r4, r4, r3
   61eec:	addge	r1, r1, r4, lsl #20
   61ef0:	orrge	r1, r1, r5
   61ef4:	popge	{r4, r5, pc}
   61ef8:	mvn	r4, r4
   61efc:	subs	r4, r4, #31
   61f00:	bge	61f3c <fputs@plt+0x5d628>
   61f04:	adds	r4, r4, #12
   61f08:	bgt	61f24 <fputs@plt+0x5d610>
   61f0c:	add	r4, r4, #20
   61f10:	rsb	r2, r4, #32
   61f14:	lsr	r0, r0, r4
   61f18:	orr	r0, r0, r1, lsl r2
   61f1c:	orr	r1, r5, r1, lsr r4
   61f20:	pop	{r4, r5, pc}
   61f24:	rsb	r4, r4, #12
   61f28:	rsb	r2, r4, #32
   61f2c:	lsr	r0, r0, r2
   61f30:	orr	r0, r0, r1, lsl r4
   61f34:	mov	r1, r5
   61f38:	pop	{r4, r5, pc}
   61f3c:	lsr	r0, r1, r4
   61f40:	mov	r1, r5
   61f44:	pop	{r4, r5, pc}
   61f48:	teq	r4, #0
   61f4c:	eor	r3, r3, #1048576	; 0x100000
   61f50:	eoreq	r1, r1, #1048576	; 0x100000
   61f54:	addeq	r4, r4, #1
   61f58:	subne	r5, r5, #1
   61f5c:	b	61de8 <fputs@plt+0x5d4d4>
   61f60:	mvns	ip, r4, asr #21
   61f64:	mvnsne	ip, r5, asr #21
   61f68:	beq	61fd0 <fputs@plt+0x5d6bc>
   61f6c:	teq	r4, r5
   61f70:	teqeq	r0, r2
   61f74:	beq	61f88 <fputs@plt+0x5d674>
   61f78:	orrs	ip, r4, r0
   61f7c:	moveq	r1, r3
   61f80:	moveq	r0, r2
   61f84:	pop	{r4, r5, pc}
   61f88:	teq	r1, r3
   61f8c:	movne	r1, #0
   61f90:	movne	r0, #0
   61f94:	popne	{r4, r5, pc}
   61f98:	lsrs	ip, r4, #21
   61f9c:	bne	61fb0 <fputs@plt+0x5d69c>
   61fa0:	lsls	r0, r0, #1
   61fa4:	adcs	r1, r1, r1
   61fa8:	orrcs	r1, r1, #-2147483648	; 0x80000000
   61fac:	pop	{r4, r5, pc}
   61fb0:	adds	r4, r4, #4194304	; 0x400000
   61fb4:	addcc	r1, r1, #1048576	; 0x100000
   61fb8:	popcc	{r4, r5, pc}
   61fbc:	and	r5, r1, #-2147483648	; 0x80000000
   61fc0:	orr	r1, r5, #2130706432	; 0x7f000000
   61fc4:	orr	r1, r1, #15728640	; 0xf00000
   61fc8:	mov	r0, #0
   61fcc:	pop	{r4, r5, pc}
   61fd0:	mvns	ip, r4, asr #21
   61fd4:	movne	r1, r3
   61fd8:	movne	r0, r2
   61fdc:	mvnseq	ip, r5, asr #21
   61fe0:	movne	r3, r1
   61fe4:	movne	r2, r0
   61fe8:	orrs	r4, r0, r1, lsl #12
   61fec:	orrseq	r5, r2, r3, lsl #12
   61ff0:	teqeq	r1, r3
   61ff4:	orrne	r1, r1, #524288	; 0x80000
   61ff8:	pop	{r4, r5, pc}
   61ffc:	teq	r0, #0
   62000:	moveq	r1, #0
   62004:	bxeq	lr
   62008:	push	{r4, r5, lr}
   6200c:	mov	r4, #1024	; 0x400
   62010:	add	r4, r4, #50	; 0x32
   62014:	mov	r5, #0
   62018:	mov	r1, #0
   6201c:	b	61e98 <fputs@plt+0x5d584>
   62020:	teq	r0, #0
   62024:	moveq	r1, #0
   62028:	bxeq	lr
   6202c:	push	{r4, r5, lr}
   62030:	mov	r4, #1024	; 0x400
   62034:	add	r4, r4, #50	; 0x32
   62038:	ands	r5, r0, #-2147483648	; 0x80000000
   6203c:	rsbmi	r0, r0, #0
   62040:	mov	r1, #0
   62044:	b	61e98 <fputs@plt+0x5d584>
   62048:	lsls	r2, r0, #1
   6204c:	asr	r1, r2, #3
   62050:	rrx	r1, r1
   62054:	lsl	r0, r2, #28
   62058:	andsne	r3, r2, #-16777216	; 0xff000000
   6205c:	teqne	r3, #-16777216	; 0xff000000
   62060:	eorne	r1, r1, #939524096	; 0x38000000
   62064:	bxne	lr
   62068:	teq	r2, #0
   6206c:	teqne	r3, #-16777216	; 0xff000000
   62070:	bxeq	lr
   62074:	push	{r4, r5, lr}
   62078:	mov	r4, #896	; 0x380
   6207c:	and	r5, r1, #-2147483648	; 0x80000000
   62080:	bic	r1, r1, #-2147483648	; 0x80000000
   62084:	b	61e98 <fputs@plt+0x5d584>
   62088:	orrs	r2, r0, r1
   6208c:	bxeq	lr
   62090:	push	{r4, r5, lr}
   62094:	mov	r5, #0
   62098:	b	620b8 <fputs@plt+0x5d7a4>
   6209c:	orrs	r2, r0, r1
   620a0:	bxeq	lr
   620a4:	push	{r4, r5, lr}
   620a8:	ands	r5, r1, #-2147483648	; 0x80000000
   620ac:	bpl	620b8 <fputs@plt+0x5d7a4>
   620b0:	rsbs	r0, r0, #0
   620b4:	rsc	r1, r1, #0
   620b8:	mov	r4, #1024	; 0x400
   620bc:	add	r4, r4, #50	; 0x32
   620c0:	lsrs	ip, r1, #22
   620c4:	beq	61e3c <fputs@plt+0x5d528>
   620c8:	mov	r2, #3
   620cc:	lsrs	ip, ip, #3
   620d0:	addne	r2, r2, #3
   620d4:	lsrs	ip, ip, #3
   620d8:	addne	r2, r2, #3
   620dc:	add	r2, r2, ip, lsr #3
   620e0:	rsb	r3, r2, #32
   620e4:	lsl	ip, r0, r3
   620e8:	lsr	r0, r0, r2
   620ec:	orr	r0, r0, r1, lsl r3
   620f0:	lsr	r1, r1, r2
   620f4:	add	r4, r4, r2
   620f8:	b	61e3c <fputs@plt+0x5d528>
   620fc:	cmp	r3, #0
   62100:	cmpeq	r2, #0
   62104:	bne	62128 <fputs@plt+0x5d814>
   62108:	cmp	r1, #0
   6210c:	movlt	r1, #-2147483648	; 0x80000000
   62110:	movlt	r0, #0
   62114:	blt	62124 <fputs@plt+0x5d810>
   62118:	cmpeq	r0, #0
   6211c:	mvnne	r1, #-2147483648	; 0x80000000
   62120:	mvnne	r0, #0
   62124:	b	62180 <fputs@plt+0x5d86c>
   62128:	sub	sp, sp, #8
   6212c:	push	{sp, lr}
   62130:	bl	621d8 <fputs@plt+0x5d8c4>
   62134:	ldr	lr, [sp, #4]
   62138:	add	sp, sp, #8
   6213c:	pop	{r2, r3}
   62140:	bx	lr
   62144:	cmp	r3, #0
   62148:	cmpeq	r2, #0
   6214c:	bne	62164 <fputs@plt+0x5d850>
   62150:	cmp	r1, #0
   62154:	cmpeq	r0, #0
   62158:	mvnne	r1, #0
   6215c:	mvnne	r0, #0
   62160:	b	62180 <fputs@plt+0x5d86c>
   62164:	sub	sp, sp, #8
   62168:	push	{sp, lr}
   6216c:	bl	62214 <fputs@plt+0x5d900>
   62170:	ldr	lr, [sp, #4]
   62174:	add	sp, sp, #8
   62178:	pop	{r2, r3}
   6217c:	bx	lr
   62180:	push	{r1, lr}
   62184:	mov	r0, #8
   62188:	bl	43e0 <raise@plt>
   6218c:	pop	{r1, pc}
   62190:	vmov	d7, r0, r1
   62194:	vldr	d5, [pc, #44]	; 621c8 <fputs@plt+0x5d8b4>
   62198:	vldr	d6, [pc, #48]	; 621d0 <fputs@plt+0x5d8bc>
   6219c:	mov	r0, #0
   621a0:	vmul.f64	d5, d7, d5
   621a4:	vcvt.u32.f64	s9, d5
   621a8:	vcvt.f64.u32	d5, s9
   621ac:	vmov	r1, s9
   621b0:	vmls.f64	d7, d5, d6
   621b4:	vcvt.u32.f64	s14, d7
   621b8:	vmov	r3, s14
   621bc:	orr	r0, r0, r3
   621c0:	bx	lr
   621c4:	nop	{0}
   621c8:	andeq	r0, r0, r0
   621cc:	ldclcc	0, cr0, [r0]
   621d0:	andeq	r0, r0, r0
   621d4:	mvnsmi	r0, r0
   621d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   621dc:	mov	r8, r2
   621e0:	mov	r6, r0
   621e4:	mov	r7, r1
   621e8:	mov	sl, r3
   621ec:	ldr	r9, [sp, #32]
   621f0:	bl	62250 <fputs@plt+0x5d93c>
   621f4:	umull	r4, r5, r8, r0
   621f8:	mul	r8, r8, r1
   621fc:	mla	r2, r0, sl, r8
   62200:	add	r5, r2, r5
   62204:	subs	r4, r6, r4
   62208:	sbc	r5, r7, r5
   6220c:	strd	r4, [r9]
   62210:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   62214:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   62218:	mov	r8, r2
   6221c:	mov	r6, r0
   62220:	mov	r7, r1
   62224:	mov	r5, r3
   62228:	ldr	r9, [sp, #32]
   6222c:	bl	626dc <fputs@plt+0x5ddc8>
   62230:	mul	r3, r0, r5
   62234:	umull	r4, r5, r0, r8
   62238:	mla	r8, r8, r1, r3
   6223c:	add	r5, r8, r5
   62240:	subs	r4, r6, r4
   62244:	sbc	r5, r7, r5
   62248:	strd	r4, [r9]
   6224c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   62250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62254:	rsbs	r4, r0, #0
   62258:	rsc	r5, r1, #0
   6225c:	cmp	r1, #0
   62260:	mvn	r6, #0
   62264:	sub	sp, sp, #12
   62268:	movge	r4, r0
   6226c:	movge	r5, r1
   62270:	movge	r6, #0
   62274:	cmp	r3, #0
   62278:	blt	624b0 <fputs@plt+0x5db9c>
   6227c:	cmp	r3, #0
   62280:	mov	sl, r4
   62284:	mov	ip, r5
   62288:	mov	r0, r2
   6228c:	mov	r1, r3
   62290:	mov	r8, r2
   62294:	mov	r7, r4
   62298:	mov	r9, r5
   6229c:	bne	62394 <fputs@plt+0x5da80>
   622a0:	cmp	r2, r5
   622a4:	bls	623d0 <fputs@plt+0x5dabc>
   622a8:	clz	r3, r2
   622ac:	cmp	r3, #0
   622b0:	rsbne	r2, r3, #32
   622b4:	lslne	r8, r0, r3
   622b8:	lsrne	r2, r4, r2
   622bc:	lslne	r7, r4, r3
   622c0:	orrne	r9, r2, r5, lsl r3
   622c4:	lsr	r4, r8, #16
   622c8:	uxth	sl, r8
   622cc:	mov	r1, r4
   622d0:	mov	r0, r9
   622d4:	bl	618f8 <fputs@plt+0x5cfe4>
   622d8:	mov	r1, r4
   622dc:	mov	fp, r0
   622e0:	mov	r0, r9
   622e4:	bl	61ae4 <fputs@plt+0x5d1d0>
   622e8:	mul	r0, sl, fp
   622ec:	lsr	r2, r7, #16
   622f0:	orr	r1, r2, r1, lsl #16
   622f4:	cmp	r0, r1
   622f8:	bls	6231c <fputs@plt+0x5da08>
   622fc:	adds	r1, r1, r8
   62300:	sub	r3, fp, #1
   62304:	bcs	62318 <fputs@plt+0x5da04>
   62308:	cmp	r0, r1
   6230c:	subhi	fp, fp, #2
   62310:	addhi	r1, r1, r8
   62314:	bhi	6231c <fputs@plt+0x5da08>
   62318:	mov	fp, r3
   6231c:	rsb	r9, r0, r1
   62320:	mov	r1, r4
   62324:	uxth	r7, r7
   62328:	mov	r0, r9
   6232c:	bl	618f8 <fputs@plt+0x5cfe4>
   62330:	mov	r1, r4
   62334:	mov	r5, r0
   62338:	mov	r0, r9
   6233c:	bl	61ae4 <fputs@plt+0x5d1d0>
   62340:	mul	sl, sl, r5
   62344:	orr	r1, r7, r1, lsl #16
   62348:	cmp	sl, r1
   6234c:	bls	6236c <fputs@plt+0x5da58>
   62350:	adds	r8, r1, r8
   62354:	sub	r3, r5, #1
   62358:	bcs	62368 <fputs@plt+0x5da54>
   6235c:	cmp	sl, r8
   62360:	subhi	r5, r5, #2
   62364:	bhi	6236c <fputs@plt+0x5da58>
   62368:	mov	r5, r3
   6236c:	orr	r3, r5, fp, lsl #16
   62370:	mov	r4, #0
   62374:	cmp	r6, #0
   62378:	mov	r0, r3
   6237c:	mov	r1, r4
   62380:	beq	6238c <fputs@plt+0x5da78>
   62384:	rsbs	r0, r0, #0
   62388:	rsc	r1, r1, #0
   6238c:	add	sp, sp, #12
   62390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62394:	cmp	r3, r5
   62398:	movhi	r4, #0
   6239c:	movhi	r3, r4
   623a0:	bhi	62374 <fputs@plt+0x5da60>
   623a4:	clz	r5, r1
   623a8:	cmp	r5, #0
   623ac:	bne	6259c <fputs@plt+0x5dc88>
   623b0:	cmp	r1, ip
   623b4:	cmpcs	r2, sl
   623b8:	movhi	r4, #0
   623bc:	movls	r4, #1
   623c0:	movls	r3, #1
   623c4:	movls	r4, r5
   623c8:	movhi	r3, r4
   623cc:	b	62374 <fputs@plt+0x5da60>
   623d0:	cmp	r2, #0
   623d4:	bne	623e8 <fputs@plt+0x5dad4>
   623d8:	mov	r1, r2
   623dc:	mov	r0, #1
   623e0:	bl	618f8 <fputs@plt+0x5cfe4>
   623e4:	mov	r8, r0
   623e8:	clz	r3, r8
   623ec:	cmp	r3, #0
   623f0:	bne	624c0 <fputs@plt+0x5dbac>
   623f4:	rsb	r9, r8, r9
   623f8:	lsr	r5, r8, #16
   623fc:	uxth	sl, r8
   62400:	mov	r4, #1
   62404:	mov	r1, r5
   62408:	mov	r0, r9
   6240c:	bl	618f8 <fputs@plt+0x5cfe4>
   62410:	mov	r1, r5
   62414:	mov	fp, r0
   62418:	mov	r0, r9
   6241c:	bl	61ae4 <fputs@plt+0x5d1d0>
   62420:	mul	r0, sl, fp
   62424:	lsr	r2, r7, #16
   62428:	orr	r1, r2, r1, lsl #16
   6242c:	cmp	r0, r1
   62430:	bls	62450 <fputs@plt+0x5db3c>
   62434:	adds	r1, r1, r8
   62438:	sub	r3, fp, #1
   6243c:	bcs	626bc <fputs@plt+0x5dda8>
   62440:	cmp	r0, r1
   62444:	subhi	fp, fp, #2
   62448:	addhi	r1, r1, r8
   6244c:	bls	626bc <fputs@plt+0x5dda8>
   62450:	rsb	r2, r0, r1
   62454:	mov	r1, r5
   62458:	str	r2, [sp]
   6245c:	uxth	r7, r7
   62460:	mov	r0, r2
   62464:	bl	618f8 <fputs@plt+0x5cfe4>
   62468:	ldr	r2, [sp]
   6246c:	mov	r1, r5
   62470:	mov	r9, r0
   62474:	mov	r0, r2
   62478:	bl	61ae4 <fputs@plt+0x5d1d0>
   6247c:	mul	sl, sl, r9
   62480:	orr	r1, r7, r1, lsl #16
   62484:	cmp	sl, r1
   62488:	bls	624a8 <fputs@plt+0x5db94>
   6248c:	adds	r8, r1, r8
   62490:	sub	r3, r9, #1
   62494:	bcs	624a4 <fputs@plt+0x5db90>
   62498:	cmp	sl, r8
   6249c:	subhi	r9, r9, #2
   624a0:	bhi	624a8 <fputs@plt+0x5db94>
   624a4:	mov	r9, r3
   624a8:	orr	r3, r9, fp, lsl #16
   624ac:	b	62374 <fputs@plt+0x5da60>
   624b0:	mvn	r6, r6
   624b4:	rsbs	r2, r2, #0
   624b8:	rsc	r3, r3, #0
   624bc:	b	6227c <fputs@plt+0x5d968>
   624c0:	lsl	r8, r8, r3
   624c4:	rsb	fp, r3, #32
   624c8:	lsr	r4, r9, fp
   624cc:	lsr	fp, r7, fp
   624d0:	lsr	r5, r8, #16
   624d4:	orr	fp, fp, r9, lsl r3
   624d8:	mov	r0, r4
   624dc:	lsl	r7, r7, r3
   624e0:	mov	r1, r5
   624e4:	uxth	sl, r8
   624e8:	bl	618f8 <fputs@plt+0x5cfe4>
   624ec:	mov	r1, r5
   624f0:	mov	r3, r0
   624f4:	mov	r0, r4
   624f8:	str	r3, [sp]
   624fc:	bl	61ae4 <fputs@plt+0x5d1d0>
   62500:	ldr	r3, [sp]
   62504:	lsr	r2, fp, #16
   62508:	mul	r0, sl, r3
   6250c:	orr	r1, r2, r1, lsl #16
   62510:	cmp	r0, r1
   62514:	bls	62534 <fputs@plt+0x5dc20>
   62518:	adds	r1, r1, r8
   6251c:	sub	r2, r3, #1
   62520:	bcs	626d4 <fputs@plt+0x5ddc0>
   62524:	cmp	r0, r1
   62528:	subhi	r3, r3, #2
   6252c:	addhi	r1, r1, r8
   62530:	bls	626d4 <fputs@plt+0x5ddc0>
   62534:	rsb	r9, r0, r1
   62538:	mov	r1, r5
   6253c:	str	r3, [sp]
   62540:	uxth	fp, fp
   62544:	mov	r0, r9
   62548:	bl	618f8 <fputs@plt+0x5cfe4>
   6254c:	mov	r1, r5
   62550:	mov	r4, r0
   62554:	mov	r0, r9
   62558:	bl	61ae4 <fputs@plt+0x5d1d0>
   6255c:	mul	r9, sl, r4
   62560:	ldr	r3, [sp]
   62564:	orr	r1, fp, r1, lsl #16
   62568:	cmp	r9, r1
   6256c:	bls	62590 <fputs@plt+0x5dc7c>
   62570:	adds	r1, r1, r8
   62574:	sub	r2, r4, #1
   62578:	bcs	6258c <fputs@plt+0x5dc78>
   6257c:	cmp	r9, r1
   62580:	subhi	r4, r4, #2
   62584:	addhi	r1, r1, r8
   62588:	bhi	62590 <fputs@plt+0x5dc7c>
   6258c:	mov	r4, r2
   62590:	rsb	r9, r9, r1
   62594:	orr	r4, r4, r3, lsl #16
   62598:	b	62404 <fputs@plt+0x5daf0>
   6259c:	rsb	sl, r5, #32
   625a0:	lsl	r3, r2, r5
   625a4:	lsr	r0, r2, sl
   625a8:	lsr	r2, ip, sl
   625ac:	orr	r4, r0, r1, lsl r5
   625b0:	lsr	sl, r7, sl
   625b4:	mov	r0, r2
   625b8:	orr	sl, sl, ip, lsl r5
   625bc:	lsr	r9, r4, #16
   625c0:	str	r3, [sp, #4]
   625c4:	str	r2, [sp]
   625c8:	uxth	fp, r4
   625cc:	mov	r1, r9
   625d0:	bl	618f8 <fputs@plt+0x5cfe4>
   625d4:	ldr	r2, [sp]
   625d8:	mov	r1, r9
   625dc:	mov	r8, r0
   625e0:	mov	r0, r2
   625e4:	bl	61ae4 <fputs@plt+0x5d1d0>
   625e8:	mul	r0, fp, r8
   625ec:	lsr	r2, sl, #16
   625f0:	orr	r1, r2, r1, lsl #16
   625f4:	cmp	r0, r1
   625f8:	bls	62618 <fputs@plt+0x5dd04>
   625fc:	adds	r1, r1, r4
   62600:	sub	r2, r8, #1
   62604:	bcs	626cc <fputs@plt+0x5ddb8>
   62608:	cmp	r0, r1
   6260c:	subhi	r8, r8, #2
   62610:	addhi	r1, r1, r4
   62614:	bls	626cc <fputs@plt+0x5ddb8>
   62618:	rsb	ip, r0, r1
   6261c:	mov	r1, r9
   62620:	str	ip, [sp]
   62624:	mov	r0, ip
   62628:	bl	618f8 <fputs@plt+0x5cfe4>
   6262c:	ldr	ip, [sp]
   62630:	mov	r1, r9
   62634:	mov	r2, r0
   62638:	mov	r0, ip
   6263c:	str	r2, [sp]
   62640:	bl	61ae4 <fputs@plt+0x5d1d0>
   62644:	ldr	r2, [sp]
   62648:	uxth	ip, sl
   6264c:	mul	fp, fp, r2
   62650:	orr	ip, ip, r1, lsl #16
   62654:	cmp	fp, ip
   62658:	bls	62678 <fputs@plt+0x5dd64>
   6265c:	adds	ip, ip, r4
   62660:	sub	r1, r2, #1
   62664:	bcs	626c4 <fputs@plt+0x5ddb0>
   62668:	cmp	fp, ip
   6266c:	subhi	r2, r2, #2
   62670:	addhi	ip, ip, r4
   62674:	bls	626c4 <fputs@plt+0x5ddb0>
   62678:	ldr	r0, [sp, #4]
   6267c:	orr	r1, r2, r8, lsl #16
   62680:	rsb	fp, fp, ip
   62684:	umull	r2, r3, r1, r0
   62688:	cmp	fp, r3
   6268c:	bcc	626b0 <fputs@plt+0x5dd9c>
   62690:	movne	r4, #0
   62694:	moveq	r4, #1
   62698:	cmp	r2, r7, lsl r5
   6269c:	movls	r4, #0
   626a0:	andhi	r4, r4, #1
   626a4:	cmp	r4, #0
   626a8:	moveq	r3, r1
   626ac:	beq	62374 <fputs@plt+0x5da60>
   626b0:	sub	r3, r1, #1
   626b4:	mov	r4, #0
   626b8:	b	62374 <fputs@plt+0x5da60>
   626bc:	mov	fp, r3
   626c0:	b	62450 <fputs@plt+0x5db3c>
   626c4:	mov	r2, r1
   626c8:	b	62678 <fputs@plt+0x5dd64>
   626cc:	mov	r8, r2
   626d0:	b	62618 <fputs@plt+0x5dd04>
   626d4:	mov	r3, r2
   626d8:	b	62534 <fputs@plt+0x5dc20>
   626dc:	cmp	r3, #0
   626e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   626e4:	mov	r6, r0
   626e8:	sub	sp, sp, #12
   626ec:	mov	r5, r1
   626f0:	mov	r7, r0
   626f4:	mov	r4, r2
   626f8:	mov	r8, r1
   626fc:	bne	627dc <fputs@plt+0x5dec8>
   62700:	cmp	r2, r1
   62704:	bls	62818 <fputs@plt+0x5df04>
   62708:	clz	r3, r2
   6270c:	cmp	r3, #0
   62710:	rsbne	r8, r3, #32
   62714:	lslne	r4, r2, r3
   62718:	lsrne	r8, r0, r8
   6271c:	lslne	r7, r0, r3
   62720:	orrne	r8, r8, r1, lsl r3
   62724:	lsr	r5, r4, #16
   62728:	uxth	sl, r4
   6272c:	mov	r1, r5
   62730:	mov	r0, r8
   62734:	bl	618f8 <fputs@plt+0x5cfe4>
   62738:	mov	r1, r5
   6273c:	mov	r9, r0
   62740:	mov	r0, r8
   62744:	bl	61ae4 <fputs@plt+0x5d1d0>
   62748:	mul	r0, sl, r9
   6274c:	lsr	r3, r7, #16
   62750:	orr	r1, r3, r1, lsl #16
   62754:	cmp	r0, r1
   62758:	bls	6277c <fputs@plt+0x5de68>
   6275c:	adds	r1, r1, r4
   62760:	sub	r2, r9, #1
   62764:	bcs	62778 <fputs@plt+0x5de64>
   62768:	cmp	r0, r1
   6276c:	subhi	r9, r9, #2
   62770:	addhi	r1, r1, r4
   62774:	bhi	6277c <fputs@plt+0x5de68>
   62778:	mov	r9, r2
   6277c:	rsb	r8, r0, r1
   62780:	mov	r1, r5
   62784:	uxth	r7, r7
   62788:	mov	r0, r8
   6278c:	bl	618f8 <fputs@plt+0x5cfe4>
   62790:	mov	r1, r5
   62794:	mov	r6, r0
   62798:	mov	r0, r8
   6279c:	bl	61ae4 <fputs@plt+0x5d1d0>
   627a0:	mul	sl, sl, r6
   627a4:	orr	r1, r7, r1, lsl #16
   627a8:	cmp	sl, r1
   627ac:	bls	627c8 <fputs@plt+0x5deb4>
   627b0:	adds	r4, r1, r4
   627b4:	sub	r3, r6, #1
   627b8:	bcs	62ac4 <fputs@plt+0x5e1b0>
   627bc:	cmp	sl, r4
   627c0:	subhi	r6, r6, #2
   627c4:	bls	62ac4 <fputs@plt+0x5e1b0>
   627c8:	orr	r0, r6, r9, lsl #16
   627cc:	mov	r6, #0
   627d0:	mov	r1, r6
   627d4:	add	sp, sp, #12
   627d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   627dc:	cmp	r3, r1
   627e0:	movhi	r6, #0
   627e4:	movhi	r0, r6
   627e8:	bhi	627d0 <fputs@plt+0x5debc>
   627ec:	clz	r7, r3
   627f0:	cmp	r7, #0
   627f4:	bne	628f4 <fputs@plt+0x5dfe0>
   627f8:	cmp	r3, r1
   627fc:	cmpcs	r2, r6
   62800:	movhi	r6, #0
   62804:	movls	r6, #1
   62808:	movls	r0, #1
   6280c:	movls	r6, r7
   62810:	movhi	r0, r6
   62814:	b	627d0 <fputs@plt+0x5debc>
   62818:	cmp	r2, #0
   6281c:	bne	62830 <fputs@plt+0x5df1c>
   62820:	mov	r1, r2
   62824:	mov	r0, #1
   62828:	bl	618f8 <fputs@plt+0x5cfe4>
   6282c:	mov	r4, r0
   62830:	clz	r3, r4
   62834:	cmp	r3, #0
   62838:	bne	629f0 <fputs@plt+0x5e0dc>
   6283c:	rsb	r5, r4, r5
   62840:	lsr	r8, r4, #16
   62844:	uxth	sl, r4
   62848:	mov	r6, #1
   6284c:	mov	r1, r8
   62850:	mov	r0, r5
   62854:	bl	618f8 <fputs@plt+0x5cfe4>
   62858:	mov	r1, r8
   6285c:	mov	r9, r0
   62860:	mov	r0, r5
   62864:	bl	61ae4 <fputs@plt+0x5d1d0>
   62868:	mul	r0, sl, r9
   6286c:	lsr	r3, r7, #16
   62870:	orr	r1, r3, r1, lsl #16
   62874:	cmp	r0, r1
   62878:	bls	62898 <fputs@plt+0x5df84>
   6287c:	adds	r1, r1, r4
   62880:	sub	r2, r9, #1
   62884:	bcs	62acc <fputs@plt+0x5e1b8>
   62888:	cmp	r0, r1
   6288c:	subhi	r9, r9, #2
   62890:	addhi	r1, r1, r4
   62894:	bls	62acc <fputs@plt+0x5e1b8>
   62898:	rsb	fp, r0, r1
   6289c:	mov	r1, r8
   628a0:	uxth	r7, r7
   628a4:	mov	r0, fp
   628a8:	bl	618f8 <fputs@plt+0x5cfe4>
   628ac:	mov	r1, r8
   628b0:	mov	r5, r0
   628b4:	mov	r0, fp
   628b8:	bl	61ae4 <fputs@plt+0x5d1d0>
   628bc:	mul	sl, sl, r5
   628c0:	orr	r1, r7, r1, lsl #16
   628c4:	cmp	sl, r1
   628c8:	bls	628e4 <fputs@plt+0x5dfd0>
   628cc:	adds	r4, r1, r4
   628d0:	sub	r3, r5, #1
   628d4:	bcs	62ad4 <fputs@plt+0x5e1c0>
   628d8:	cmp	sl, r4
   628dc:	subhi	r5, r5, #2
   628e0:	bls	62ad4 <fputs@plt+0x5e1c0>
   628e4:	orr	r0, r5, r9, lsl #16
   628e8:	mov	r1, r6
   628ec:	add	sp, sp, #12
   628f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   628f4:	rsb	r1, r7, #32
   628f8:	lsl	r0, r2, r7
   628fc:	lsr	r2, r2, r1
   62900:	lsr	fp, r5, r1
   62904:	orr	r8, r2, r3, lsl r7
   62908:	lsr	r1, r6, r1
   6290c:	str	r0, [sp, #4]
   62910:	orr	r5, r1, r5, lsl r7
   62914:	lsr	r9, r8, #16
   62918:	mov	r0, fp
   6291c:	uxth	sl, r8
   62920:	mov	r1, r9
   62924:	bl	618f8 <fputs@plt+0x5cfe4>
   62928:	mov	r1, r9
   6292c:	mov	r4, r0
   62930:	mov	r0, fp
   62934:	bl	61ae4 <fputs@plt+0x5d1d0>
   62938:	mul	r0, sl, r4
   6293c:	lsr	ip, r5, #16
   62940:	orr	r1, ip, r1, lsl #16
   62944:	cmp	r0, r1
   62948:	bls	6295c <fputs@plt+0x5e048>
   6294c:	adds	r1, r1, r8
   62950:	sub	r2, r4, #1
   62954:	bcc	62af0 <fputs@plt+0x5e1dc>
   62958:	mov	r4, r2
   6295c:	rsb	ip, r0, r1
   62960:	mov	r1, r9
   62964:	str	ip, [sp]
   62968:	uxth	r5, r5
   6296c:	mov	r0, ip
   62970:	bl	618f8 <fputs@plt+0x5cfe4>
   62974:	ldr	ip, [sp]
   62978:	mov	r1, r9
   6297c:	mov	fp, r0
   62980:	mov	r0, ip
   62984:	bl	61ae4 <fputs@plt+0x5d1d0>
   62988:	mul	sl, sl, fp
   6298c:	orr	r1, r5, r1, lsl #16
   62990:	cmp	sl, r1
   62994:	bls	629a8 <fputs@plt+0x5e094>
   62998:	adds	r1, r1, r8
   6299c:	sub	r2, fp, #1
   629a0:	bcc	62adc <fputs@plt+0x5e1c8>
   629a4:	mov	fp, r2
   629a8:	ldr	r3, [sp, #4]
   629ac:	orr	r0, fp, r4, lsl #16
   629b0:	rsb	sl, sl, r1
   629b4:	umull	r4, r5, r0, r3
   629b8:	cmp	sl, r5
   629bc:	bcc	629dc <fputs@plt+0x5e0c8>
   629c0:	movne	r3, #0
   629c4:	moveq	r3, #1
   629c8:	cmp	r4, r6, lsl r7
   629cc:	movls	r6, #0
   629d0:	andhi	r6, r3, #1
   629d4:	cmp	r6, #0
   629d8:	beq	627d0 <fputs@plt+0x5debc>
   629dc:	mov	r6, #0
   629e0:	sub	r0, r0, #1
   629e4:	mov	r1, r6
   629e8:	add	sp, sp, #12
   629ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   629f0:	lsl	r4, r4, r3
   629f4:	rsb	r9, r3, #32
   629f8:	lsr	r2, r5, r9
   629fc:	lsr	r9, r6, r9
   62a00:	lsr	r8, r4, #16
   62a04:	orr	r9, r9, r5, lsl r3
   62a08:	mov	r0, r2
   62a0c:	lsl	r7, r6, r3
   62a10:	mov	r1, r8
   62a14:	str	r2, [sp]
   62a18:	bl	618f8 <fputs@plt+0x5cfe4>
   62a1c:	ldr	r2, [sp]
   62a20:	mov	r1, r8
   62a24:	uxth	sl, r4
   62a28:	mov	fp, r0
   62a2c:	mov	r0, r2
   62a30:	bl	61ae4 <fputs@plt+0x5d1d0>
   62a34:	mul	r0, sl, fp
   62a38:	lsr	r3, r9, #16
   62a3c:	orr	r1, r3, r1, lsl #16
   62a40:	cmp	r0, r1
   62a44:	bls	62a64 <fputs@plt+0x5e150>
   62a48:	adds	r1, r1, r4
   62a4c:	sub	r3, fp, #1
   62a50:	bcs	62b04 <fputs@plt+0x5e1f0>
   62a54:	cmp	r0, r1
   62a58:	subhi	fp, fp, #2
   62a5c:	addhi	r1, r1, r4
   62a60:	bls	62b04 <fputs@plt+0x5e1f0>
   62a64:	rsb	r5, r0, r1
   62a68:	mov	r1, r8
   62a6c:	uxth	r9, r9
   62a70:	mov	r0, r5
   62a74:	bl	618f8 <fputs@plt+0x5cfe4>
   62a78:	mov	r1, r8
   62a7c:	mov	r6, r0
   62a80:	mov	r0, r5
   62a84:	bl	61ae4 <fputs@plt+0x5d1d0>
   62a88:	mul	r5, sl, r6
   62a8c:	orr	r1, r9, r1, lsl #16
   62a90:	cmp	r5, r1
   62a94:	bls	62ab8 <fputs@plt+0x5e1a4>
   62a98:	adds	r1, r1, r4
   62a9c:	sub	r3, r6, #1
   62aa0:	bcs	62ab4 <fputs@plt+0x5e1a0>
   62aa4:	cmp	r5, r1
   62aa8:	subhi	r6, r6, #2
   62aac:	addhi	r1, r1, r4
   62ab0:	bhi	62ab8 <fputs@plt+0x5e1a4>
   62ab4:	mov	r6, r3
   62ab8:	rsb	r5, r5, r1
   62abc:	orr	r6, r6, fp, lsl #16
   62ac0:	b	6284c <fputs@plt+0x5df38>
   62ac4:	mov	r6, r3
   62ac8:	b	627c8 <fputs@plt+0x5deb4>
   62acc:	mov	r9, r2
   62ad0:	b	62898 <fputs@plt+0x5df84>
   62ad4:	mov	r5, r3
   62ad8:	b	628e4 <fputs@plt+0x5dfd0>
   62adc:	cmp	sl, r1
   62ae0:	subhi	fp, fp, #2
   62ae4:	addhi	r1, r1, r8
   62ae8:	bhi	629a8 <fputs@plt+0x5e094>
   62aec:	b	629a4 <fputs@plt+0x5e090>
   62af0:	cmp	r0, r1
   62af4:	subhi	r4, r4, #2
   62af8:	addhi	r1, r1, r8
   62afc:	bhi	6295c <fputs@plt+0x5e048>
   62b00:	b	62958 <fputs@plt+0x5e044>
   62b04:	mov	fp, r3
   62b08:	b	62a64 <fputs@plt+0x5e150>

00062b0c <__libc_csu_init@@Base>:
   62b0c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   62b10:	mov	r7, r0
   62b14:	ldr	r6, [pc, #76]	; 62b68 <__libc_csu_init@@Base+0x5c>
   62b18:	mov	r8, r1
   62b1c:	ldr	r5, [pc, #72]	; 62b6c <__libc_csu_init@@Base+0x60>
   62b20:	mov	r9, r2
   62b24:	add	r6, pc, r6
   62b28:	bl	3d54 <_init@@Base>
   62b2c:	add	r5, pc, r5
   62b30:	rsb	r6, r5, r6
   62b34:	asrs	r6, r6, #2
   62b38:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   62b3c:	sub	r5, r5, #4
   62b40:	mov	r4, #0
   62b44:	add	r4, r4, #1
   62b48:	ldr	r3, [r5, #4]!
   62b4c:	mov	r0, r7
   62b50:	mov	r1, r8
   62b54:	mov	r2, r9
   62b58:	blx	r3
   62b5c:	cmp	r4, r6
   62b60:	bne	62b44 <__libc_csu_init@@Base+0x38>
   62b64:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   62b68:	andeq	r7, r2, r0, lsl #19
   62b6c:	andeq	r7, r2, r4, ror r9

00062b70 <__libc_csu_fini@@Base>:
   62b70:	bx	lr

Disassembly of section .fini:

00062b74 <_fini@@Base>:
   62b74:	push	{r3, lr}
   62b78:	pop	{r3, pc}
