
---------- Begin Simulation Statistics ----------
final_tick                               935339207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91992                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739396                       # Number of bytes of host memory used
host_op_rate                                    92293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12059.66                       # Real time elapsed on the host
host_tick_rate                               77559354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109390355                       # Number of instructions simulated
sim_ops                                    1113016839                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.935339                       # Number of seconds simulated
sim_ticks                                935339207500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.517740                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              132649786                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           149856725                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10011320                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        206059126                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16913446                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17015302                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          101856                       # Number of indirect misses.
system.cpu0.branchPred.lookups              262275167                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1851406                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        905992                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6927613                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252639084                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36109257                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       20460210                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016578773                       # Number of instructions committed
system.cpu0.commit.committedOps            1017487309                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1666397868                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.610591                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.429565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1191422634     71.50%     71.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    280220169     16.82%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71524924      4.29%     92.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61928372      3.72%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14150191      0.85%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5537915      0.33%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3263061      0.20%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2241345      0.13%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36109257      2.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1666397868                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545182                       # Number of function calls committed.
system.cpu0.commit.int_insts                983008091                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316447598                       # Number of loads committed
system.cpu0.commit.membars                    1814442                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814448      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563612946     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031691      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317353582     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124863553     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017487309                       # Class of committed instruction
system.cpu0.commit.refs                     442217163                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016578773                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017487309                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.823485                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.823485                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            199059316                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3087731                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           131167691                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1052639855                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               730319090                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                735127739                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6937197                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3066953                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2874972                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  262275167                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                166494889                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    936192430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4216454                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1060688810                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20041812                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141486                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         728104880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         149563232                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572196                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1674318314                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903166                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               917085064     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               567453074     33.89%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110728420      6.61%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60683479      3.62%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10669987      0.64%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3849543      0.23%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  133530      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813197      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1902020      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1674318314                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       54                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      179397550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7058678                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               255300716                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558590                       # Inst execution rate
system.cpu0.iew.exec_refs                   452463952                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127387098                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              156179252                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            322500072                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911438                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3829978                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128332018                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1037933535                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            325076854                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3298445                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1035466453                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                794818                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3643125                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6937197                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5513989                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20809348                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9321                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9862                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3698380                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6052474                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2562452                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9862                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1155731                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5902947                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                459042995                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1028493875                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825890                       # average fanout of values written-back
system.cpu0.iew.wb_producers                379119209                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554828                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1028594024                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1269392015                       # number of integer regfile reads
system.cpu0.int_regfile_writes              654442018                       # number of integer regfile writes
system.cpu0.ipc                              0.548401                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548401                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816086      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            573240662     55.18%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8147418      0.78%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811749      0.17%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           327017244     31.48%     87.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126731682     12.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1038764898                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           57                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                64                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1428436                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001375                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 285224     19.97%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                987237     69.11%     89.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               155973     10.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1038377189                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3753383810                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1028493818                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1058388439                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1035207495                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1038764898                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2726040                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       20446219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           107380                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           719                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10044227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1674318314                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.620411                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859490                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          933166637     55.73%     55.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          529538501     31.63%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          149305721      8.92%     96.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47645797      2.85%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9323274      0.56%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2715713      0.16%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1729640      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             716185      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             176846      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1674318314                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560369                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15026902                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1111552                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           322500072                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128332018                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1666                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1853715864                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16962558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168586004                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647534202                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7111855                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               736949955                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9288925                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19423                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1286488653                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1047689797                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          668172362                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                730588823                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14521898                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6937197                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30910960                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20638151                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               54                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1286488599                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        345375                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5071                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15743699                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5071                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2668215031                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2083828935                       # The number of ROB writes
system.cpu0.timesIdled                       26402330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1631                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.497863                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5985157                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7435175                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           791597                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9848525                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            228760                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         238918                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10158                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11177797                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13418                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905827                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           642448                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8768575                       # Number of branches committed
system.cpu1.commit.bw_lim_events               835328                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718098                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4966382                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37212509                       # Number of instructions committed
system.cpu1.commit.committedOps              38118508                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    214343092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.819097                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    198385873     92.56%     92.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7714796      3.60%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2794267      1.30%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2548608      1.19%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       863377      0.40%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       242642      0.11%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       887395      0.41%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70806      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       835328      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    214343092                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              378049                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35828363                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10301133                       # Number of loads committed
system.cpu1.commit.membars                    1811685                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811685      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22371641     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11206960     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2728081      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38118508                       # Class of committed instruction
system.cpu1.commit.refs                      13935053                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37212509                       # Number of Instructions Simulated
system.cpu1.committedOps                     38118508                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.801024                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.801024                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189062174                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               158159                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5719938                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45565727                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5908783                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17631366                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                643642                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               365514                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2094969                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11177797                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5687974                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    208148730                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                83994                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      46550191                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1585582                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051780                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6399412                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6213917                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215639                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         215340934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.220382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.647337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               185844889     86.30%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17878352      8.30%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7083754      3.29%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3080435      1.43%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1193952      0.55%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197842      0.09%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   44232      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      76      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17402      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           215340934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         529710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              686441                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9435738                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191672                       # Inst execution rate
system.cpu1.iew.exec_refs                    15064058                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3883800                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163228977                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11494793                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906650                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           675714                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4080003                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43077551                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11180258                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           697843                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41376454                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                810317                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               940898                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                643642                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2737847                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        27590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          199583                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5709                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1703                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4667                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1193660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       446083                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1703                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       251978                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        434463                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22531026                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40850513                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835110                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18815887                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189236                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40872192                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52366723                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26858577                       # number of integer regfile writes
system.cpu1.ipc                              0.172383                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172383                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811884      4.31%      4.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24966797     59.34%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12281925     29.19%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3013546      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42074297                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1047599                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024899                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199020     19.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                751297     71.72%     90.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97280      9.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41309998                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         300588893                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40850501                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         48037772                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40359029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42074297                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718522                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4959042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51792                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           424                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2439416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    215340934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195385                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646186                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          189635561     88.06%     88.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16199598      7.52%     95.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5664344      2.63%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1923758      0.89%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1303375      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             268819      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             241004      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              64682      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39793      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      215340934                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194905                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6189959                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          682566                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11494793                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4080003                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu1.numCycles                       215870644                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1654789622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              172856912                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24994661                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6024753                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6917648                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1007668                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12154                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56872029                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44654839                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29226329                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18302915                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9549626                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                643642                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16601983                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4231668                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56872017                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17834                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               778                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12044983                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           777                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   256591718                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87172595                       # The number of ROB writes
system.cpu1.timesIdled                          12835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            74.728441                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3946190                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5280707                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           431375                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7268444                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            159898                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         164618                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4720                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7915879                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4270                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905805                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           319432                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448590                       # Number of branches committed
system.cpu2.commit.bw_lim_events               683054                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3219400                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28908967                       # Number of instructions committed
system.cpu2.commit.committedOps              29814948                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    202947741                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.146909                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.764684                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    190902906     94.07%     94.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5845908      2.88%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1870573      0.92%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1956746      0.96%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       554765      0.27%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       188287      0.09%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       885785      0.44%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59717      0.03%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       683054      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    202947741                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280402                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27818731                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347365                       # Number of loads committed
system.cpu2.commit.membars                    1811671                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811671      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16924119     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253170     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825847      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29814948                       # Class of committed instruction
system.cpu2.commit.refs                      11079029                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28908967                       # Number of Instructions Simulated
system.cpu2.committedOps                     29814948                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.049755                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.049755                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187125420                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               117770                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3770217                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34376717                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3770732                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10278683                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                320046                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               286216                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2067222                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7915879                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4213374                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    198565154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                34876                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      34676904                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 863978                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038841                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4564959                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4106088                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.170151                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         203562103                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.174806                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.592924                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               182142144     89.48%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12407612      6.10%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5396483      2.65%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2299771      1.13%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1116880      0.55%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184674      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11573      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      34      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2932      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           203562103                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         239020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              353119                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6904618                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.157090                       # Inst execution rate
system.cpu2.iew.exec_refs                    11767663                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2802059                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              161099376                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9071595                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906576                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           314165                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2862606                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33030135                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8965604                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           372199                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32015082                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                799103                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               866557                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                320046                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2666184                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          158853                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5268                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          665                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4405                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       724230                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       130942                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           665                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       123092                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        230027                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18458675                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31722285                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853325                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15751253                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.155653                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31733384                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39909830                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21276307                       # number of integer regfile writes
system.cpu2.ipc                              0.141849                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.141849                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811850      5.59%      5.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18694400     57.72%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9976552     30.80%     94.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1904335      5.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32387281                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1010866                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031212                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 193891     19.18%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                728329     72.05%     91.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                88644      8.77%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31586283                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         269409718                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31722273                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36245792                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30311701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32387281                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718434                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3215186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            62213                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           401                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1402446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    203562103                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.159103                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.600498                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          184099987     90.44%     90.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12411528      6.10%     96.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3934919      1.93%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1332723      0.65%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1224261      0.60%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             245887      0.12%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             236754      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              47609      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28435      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      203562103                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.158916                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5719302                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          598310                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9071595                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2862606                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    179                       # number of misc regfile reads
system.cpu2.numCycles                       203801123                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1666859540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170477176                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19867398                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5871404                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4436912                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                859743                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9108                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42351394                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33852276                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22669516                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11205623                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10256922                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                320046                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17102922                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2802118                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42351382                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         19424                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               713                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11709388                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           713                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   235298190                       # The number of ROB reads
system.cpu2.rob.rob_writes                   66686330                       # The number of ROB writes
system.cpu2.timesIdled                           5016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.360806                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3770142                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4172320                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           779300                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6813161                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            179036                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         383126                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          204090                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7573252                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1218                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905801                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           456907                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864588                       # Number of branches committed
system.cpu3.commit.bw_lim_events               493686                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718044                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3895008                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26690106                       # Number of instructions committed
system.cpu3.commit.committedOps              27596074                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    170041907                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162290                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.780157                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158296671     93.09%     93.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5919559      3.48%     96.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1987244      1.17%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1759332      1.03%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       455575      0.27%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       180088      0.11%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       896461      0.53%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        53291      0.03%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       493686      0.29%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    170041907                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240748                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25661709                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7864094                       # Number of loads committed
system.cpu3.commit.membars                    1811647                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811647      6.56%      6.56% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15432540     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769895     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581851      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27596074                       # Class of committed instruction
system.cpu3.commit.refs                      10351758                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26690106                       # Number of Instructions Simulated
system.cpu3.committedOps                     27596074                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.408738                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.408738                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            154083270                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               323645                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3611754                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              34324981                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4511103                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9731300                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                457244                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               485328                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2113961                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7573252                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4227230                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    165237530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                67454                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      35323006                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1559274                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044275                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4879710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3949178                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.206507                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         170896878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.211999                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.655800                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               149748722     87.63%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11736249      6.87%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5278801      3.09%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2777306      1.63%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1178053      0.69%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  175647      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      28      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     566      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           170896878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         153014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              487959                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6461006                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.177750                       # Inst execution rate
system.cpu3.iew.exec_refs                    11097624                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2527388                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              128187027                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8625280                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906684                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           682248                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2545984                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31487488                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8570236                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           314291                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             30404163                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                777922                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1031099                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                457244                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2926009                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        19570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          128379                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3170                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1665                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       761186                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        58320                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           182                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        93795                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        394164                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17505369                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30149393                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.868823                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15209060                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.176261                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30154097                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37550051                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20401580                       # number of integer regfile writes
system.cpu3.ipc                              0.156037                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156037                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811850      5.90%      5.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17731824     57.72%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9550244     31.09%     94.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1624389      5.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30718454                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     976147                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031777                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 165643     16.97%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     16.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                718927     73.65%     90.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                91575      9.38%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29882737                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         233412050                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30149381                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         35379042                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28768988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30718454                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718500                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3891413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           102143                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           456                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1472267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    170896878                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.179748                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.632670                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          152165330     89.04%     89.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12390407      7.25%     96.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3342363      1.96%     98.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1197745      0.70%     98.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1316742      0.77%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             213122      0.12%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             206990      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              37864      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26315      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      170896878                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179588                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5541421                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          515599                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8625280                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2545984                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu3.numCycles                       171049892                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1699610343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              137589357                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18458417                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5868563                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5565307                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                724327                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2736                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41180195                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              33300553                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22991865                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10409345                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10140138                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                457244                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16854340                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4533448                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        41180183                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         21285                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12027093                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           804                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   201038133                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63839773                       # The number of ROB writes
system.cpu3.timesIdled                           1989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4345222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8626324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2077466                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        65596                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62285778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4528666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    124769121                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4594262                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1653774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2813518                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1467459                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1019                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            597                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2689897                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2689864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1653775                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            58                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12969961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12969961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    458057984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               458057984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4345346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4345346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4345346                       # Request fanout histogram
system.membus.respLayer1.occupancy        23331117250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21133888253                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7307605236.842105                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   39575211658.425186                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 337195818000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102272210500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 833066997000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4205374                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4205374                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4205374                       # number of overall hits
system.cpu2.icache.overall_hits::total        4205374                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         8000                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8000                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         8000                       # number of overall misses
system.cpu2.icache.overall_misses::total         8000                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    262648500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    262648500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    262648500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    262648500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4213374                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4213374                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4213374                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4213374                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001899                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001899                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001899                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001899                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32831.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32831.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32831.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32831.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6413                       # number of writebacks
system.cpu2.icache.writebacks::total             6413                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1555                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6445                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6445                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    225627000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    225627000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    225627000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    225627000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001530                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001530                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001530                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001530                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 35008.068270                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35008.068270                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 35008.068270                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35008.068270                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6413                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4205374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4205374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         8000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    262648500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    262648500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4213374                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4213374                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001899                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001899                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32831.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32831.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1555                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    225627000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    225627000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001530                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 35008.068270                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35008.068270                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987217                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4014217                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6413                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           625.949945                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        371720000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987217                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8433193                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8433193                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8270889                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8270889                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8270889                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8270889                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2258808                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2258808                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2258808                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2258808                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 306397953046                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 306397953046                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 306397953046                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 306397953046                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10529697                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10529697                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10529697                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10529697                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.214518                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.214518                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.214518                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.214518                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135645.859695                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135645.859695                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135645.859695                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135645.859695                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1531607                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       268296                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            20177                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3368                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.908559                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.660333                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       938006                       # number of writebacks
system.cpu2.dcache.writebacks::total           938006                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1715289                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1715289                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1715289                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1715289                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       543519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       543519                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       543519                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       543519                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64954685454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64954685454                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64954685454                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64954685454                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051618                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119507.662941                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119507.662941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119507.662941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119507.662941                       # average overall mshr miss latency
system.cpu2.dcache.replacements                938006                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7372422                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7372422                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1331794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1331794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142093088000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142093088000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8704216                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8704216                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.153006                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.153006                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106692.993060                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106692.993060                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1073070                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1073070                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       258724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       258724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28473817500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28473817500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029724                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029724                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110054.797777                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110054.797777                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       898467                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        898467                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       927014                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       927014                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 164304865046                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 164304865046                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825481                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825481                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.507819                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.507819                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177240.974835                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177240.974835                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       642219                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       642219                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       284795                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       284795                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36480867954                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36480867954                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.156011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.156011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128095.184094                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128095.184094                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          140                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3049500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3049500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.283976                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.283976                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21782.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21782.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.089249                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.089249                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7818.181818                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7818.181818                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       800500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       800500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.418803                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.418803                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5445.578231                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5445.578231                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          145                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       667500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       667500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.413105                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.413105                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4603.448276                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4603.448276                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       198000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       198000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       186000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       186000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496458                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496458                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409347                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409347                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40161989500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40161989500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905805                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905805                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451915                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451915                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 98112.333790                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 98112.333790                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409347                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409347                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39752642500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39752642500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451915                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451915                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 97112.333790                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 97112.333790                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.619636                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9717509                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           952594                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.201102                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        371731500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.619636                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.894364                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.894364                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23825315                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23825315                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7517129858.407080                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   39738274240.692520                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          109     96.46%     96.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 337195700500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    85903533500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 849435674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4224381                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4224381                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4224381                       # number of overall hits
system.cpu3.icache.overall_hits::total        4224381                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2849                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2849                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2849                       # number of overall misses
system.cpu3.icache.overall_misses::total         2849                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    152504500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    152504500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    152504500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    152504500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4227230                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4227230                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4227230                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4227230                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000674                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000674                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53529.133029                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53529.133029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53529.133029                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53529.133029                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2393                       # number of writebacks
system.cpu3.icache.writebacks::total             2393                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          424                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          424                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2425                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2425                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2425                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2425                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    129050000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    129050000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    129050000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    129050000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000574                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000574                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000574                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000574                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53216.494845                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53216.494845                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53216.494845                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53216.494845                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2393                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4224381                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4224381                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2849                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2849                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    152504500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    152504500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4227230                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4227230                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000674                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53529.133029                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53529.133029                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          424                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2425                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2425                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    129050000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    129050000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53216.494845                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53216.494845                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987008                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3924235                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2393                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1639.880903                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        378658000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987008                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8456885                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8456885                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7818441                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7818441                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7818441                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7818441                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2116528                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2116528                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2116528                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2116528                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 292373807801                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 292373807801                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 292373807801                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 292373807801                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9934969                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9934969                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9934969                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9934969                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.213038                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.213038                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.213038                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.213038                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 138138.407713                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138138.407713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 138138.407713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138138.407713                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1449405                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       191177                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            18735                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2714                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.363491                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.441046                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770512                       # number of writebacks
system.cpu3.dcache.writebacks::total           770512                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1634005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1634005                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1634005                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1634005                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       482523                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       482523                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       482523                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       482523                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57800071587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57800071587                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57800071587                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57800071587                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048568                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048568                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048568                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048568                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119787.184418                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119787.184418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119787.184418                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119787.184418                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770512                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7080111                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7080111                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1273388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1273388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 137969207500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 137969207500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8353499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8353499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.152438                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.152438                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108348.129164                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108348.129164                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1023021                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1023021                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250367                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250367                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  27897249000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  27897249000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029972                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111425.423478                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111425.423478                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       738330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        738330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       843140                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       843140                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 154404600301                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 154404600301                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581470                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581470                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.533137                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.533137                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 183130.441328                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 183130.441328                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       610984                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       610984                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  29902822587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  29902822587                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146798                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146798                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128804.866499                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128804.866499                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          392                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          392                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          135                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          135                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2237500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2237500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.256167                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.256167                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16574.074074                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16574.074074                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           87                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       349000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       349000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.091082                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.091082                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7270.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7270.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1010500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1010500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432065                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432065                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6355.345912                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6355.345912                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       866500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       866500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.426630                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.426630                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5519.108280                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5519.108280                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       195500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       195500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607728                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607728                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298073                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298073                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28844667000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28844667000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905801                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905801                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329071                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329071                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96770.479044                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96770.479044                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298073                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298073                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28546594000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28546594000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329071                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329071                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95770.479044                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95770.479044                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.594922                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9205593                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           780307                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.797399                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        378669500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.594922                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.893591                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.893591                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22463662                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22463662                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       848128400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1391738024.380183                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3770297000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   926857923500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8481284000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    133567295                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       133567295                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    133567295                       # number of overall hits
system.cpu0.icache.overall_hits::total      133567295                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32927594                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32927594                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32927594                       # number of overall misses
system.cpu0.icache.overall_misses::total     32927594                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 440544578999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 440544578999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 440544578999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 440544578999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    166494889                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    166494889                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    166494889                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    166494889                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.197769                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.197769                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.197769                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.197769                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13379.191295                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13379.191295                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13379.191295                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13379.191295                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2597                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.578125                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30256758                       # number of writebacks
system.cpu0.icache.writebacks::total         30256758                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2670800                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2670800                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2670800                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2670800                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30256794                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30256794                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30256794                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30256794                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 384460490000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 384460490000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 384460490000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 384460490000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.181728                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.181728                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.181728                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.181728                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12706.583850                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12706.583850                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12706.583850                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12706.583850                       # average overall mshr miss latency
system.cpu0.icache.replacements              30256758                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    133567295                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      133567295                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32927594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32927594                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 440544578999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 440544578999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    166494889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    166494889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.197769                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.197769                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13379.191295                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13379.191295                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2670800                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2670800                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30256794                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30256794                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 384460490000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 384460490000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.181728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.181728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12706.583850                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12706.583850                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          163823826                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30256760                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.414454                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363246570                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363246570                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    381507234                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       381507234                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    381507234                       # number of overall hits
system.cpu0.dcache.overall_hits::total      381507234                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     43117710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      43117710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     43117710                       # number of overall misses
system.cpu0.dcache.overall_misses::total     43117710                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1048351098749                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1048351098749                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1048351098749                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1048351098749                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    424624944                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    424624944                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    424624944                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    424624944                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101543                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101543                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101543                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101543                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24313.700768                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24313.700768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24313.700768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24313.700768                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9347020                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       493905                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           191389                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5529                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.837812                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.329897                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29380637                       # number of writebacks
system.cpu0.dcache.writebacks::total         29380637                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14069307                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14069307                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14069307                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14069307                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     29048403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     29048403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     29048403                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     29048403                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 477376710709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 477376710709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 477376710709                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 477376710709                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068410                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068410                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068410                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068410                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16433.836680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16433.836680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16433.836680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16433.836680                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29380637                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    262924930                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      262924930                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36839692                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36839692                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 728405888000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 728405888000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    299764622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    299764622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.122895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.122895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19772.312103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19772.312103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11402625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11402625                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25437067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25437067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 375826922000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 375826922000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.084857                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084857                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14774.774230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14774.774230                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118582304                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118582304                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6278018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6278018                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 319945210749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 319945210749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124860322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124860322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050280                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050280                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50962.773721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50962.773721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2666682                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2666682                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3611336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3611336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 101549788709                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 101549788709                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028923                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028923                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28119.728740                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28119.728740                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1498                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1498                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    110789000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    110789000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451069                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451069                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73957.943925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73957.943925                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1469                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1469                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1366000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1366000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008732                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008732                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47103.448276                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47103.448276                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1698000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1698000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3246                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3246                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086260                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086260                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6064.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6064.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1422000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1422000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.085336                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.085336                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5133.574007                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5133.574007                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558813                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558813                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347179                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347179                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34110082000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34110082000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       905992                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       905992                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383203                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383203                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98249.266229                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98249.266229                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33762903000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33762903000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383203                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383203                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97249.266229                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97249.266229                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.946709                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          411466724                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29395320                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.997695                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.946709                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        880470358                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       880470358                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30039404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27756489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               59421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               73781                       # number of demand (read+write) hits
system.l2.demand_hits::total                 58011399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30039404                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27756489                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15422                       # number of overall hits
system.l2.overall_hits::.cpu1.data              59421                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4669                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61008                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1205                       # number of overall hits
system.l2.overall_hits::.cpu3.data              73781                       # number of overall hits
system.l2.overall_hits::total                58011399                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            217383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1623625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3568                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            923570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            877624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            696820                       # number of demand (read+write) misses
system.l2.demand_misses::total                4345586                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           217383                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1623625                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3568                       # number of overall misses
system.l2.overall_misses::.cpu1.data           923570                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1776                       # number of overall misses
system.l2.overall_misses::.cpu2.data           877624                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1220                       # number of overall misses
system.l2.overall_misses::.cpu3.data           696820                       # number of overall misses
system.l2.overall_misses::total               4345586                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  18174574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 164080198000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    334432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 105393788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    162687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 102197881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83950917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     474405577000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  18174574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 164080198000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    334432000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 105393788500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    162687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 102197881500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111098500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83950917500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    474405577000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30256787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29380114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           18990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          982991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          938632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          770601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62356985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30256787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29380114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          18990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         982991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         938632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         770601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62356985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.187888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.939551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.275562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.935003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.503093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.904255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069689                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.187888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.939551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.275562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.935003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.503093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.904255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069689                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83606.234158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101057.940103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93730.941704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114115.647433                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91603.040541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116448.366840                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91064.344262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120477.192819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109169.529035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83606.234158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101057.940103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93730.941704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114115.647433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91603.040541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116448.366840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91064.344262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120477.192819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109169.529035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2813520                       # number of writebacks
system.l2.writebacks::total                   2813520                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1945                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1945                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       217360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1623398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       923245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       877334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       696549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4343641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       217360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1623398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       923245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       877334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       696549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4343641                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  15999297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 147830611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    281685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  96138012000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    127985500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  93403253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     83041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  76967283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 430831168000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  15999297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 147830611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    281685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  96138012000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    127985500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  93403253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     83041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  76967283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 430831168000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.172565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.939220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.233359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.934694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.401649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069658                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.172565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.939220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.233359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.934694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.401649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069658                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73607.365661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91062.457266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85958.193470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104130.552562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85096.742021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106462.593493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85257.700205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110498.017368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99186.642727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73607.365661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91062.457266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85958.193470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104130.552562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85096.742021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106462.593493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85257.700205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110498.017368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99186.642727                       # average overall mshr miss latency
system.l2.replacements                        8845510                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6118132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6118132                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6118132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6118132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56097303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56097303                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56097303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56097303                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  144                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1474500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1533500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              232                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.864198                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.148148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.072727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.379310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21064.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17426.136364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1409000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       123500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        78500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.864198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.148148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.072727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.379310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20583.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20159.090909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.305556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.241379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.225490                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1282.608696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        41500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       465000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.305556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.241379                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.225490                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20217.391304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3049667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            31511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            45138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3153756                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         893979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         671272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         648905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         475710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2689866                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93166399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75987505500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  74583505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56890168500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300627578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3943646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       698712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       680416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       520848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5843622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.226688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.960728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.913337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104215.422846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113199.277640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114937.479292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119590.020180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111763.031504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       893978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       671272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       648905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       475710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2689865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  84226571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69274785500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  68094455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  52133068500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 273728880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.226688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.960728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.913337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94215.485728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103199.277640                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104937.479292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109590.020180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101763.055209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30039404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30060700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       217383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           223947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  18174574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    334432000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    162687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18782791500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30256787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        18990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30284647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.187888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.275562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.503093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83606.234158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93730.941704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91603.040541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91064.344262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83871.592386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          291                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           832                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       217360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          974                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       223115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  15999297000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    281685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    127985500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     83041000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16492008500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.172565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.233359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.401649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73607.365661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85958.193470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85096.742021                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85257.700205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73917.076396                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24706822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        31981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        29497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24796943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       729646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       228719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       221110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1431773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70913798500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29406283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27614376500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  27060749000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 154995207000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25436468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       258216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       249753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26228716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.887501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.885766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.885315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97189.319889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116553.769748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120734.947687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122385.911990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108254.036778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          226                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          325                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          290                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1112                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       729420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       251973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       228429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       220839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1430661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63604039500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26863226500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25308798000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24834215000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 140610279000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.886358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.884643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.884230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87198.101917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106611.527822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110795.030403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112453.937031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98283.436118                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              58                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            64                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.890909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.906250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       960000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        97500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        59000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.890909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19591.836735                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19586.206897                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999912                       # Cycle average of tags in use
system.l2.tags.total_refs                   124570689                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8845516                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.082919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.225056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.773298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.000281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.171760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.023237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.780217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.441016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.105833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.406254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1005428124                       # Number of tag accesses
system.l2.tags.data_accesses               1005428124                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13910976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     103897408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        209728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59087680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         96256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      56149376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         62336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44579136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          277992896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13910976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       209728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        96256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        62336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14279296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180065152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180065152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         217359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1623397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         923245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         877334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         696549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4343639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2813518                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2813518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14872654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111079924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           224227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63172461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           102910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60031030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            66645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47660929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             297210781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14872654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       224227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       102910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        66645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15266436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192513209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192513209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192513209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14872654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111079924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          224227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63172461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          102910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60031030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           66645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47660929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            489723989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2741601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    217358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1536935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    917318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    868444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    687995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004913959750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9188670                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2581850                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4343639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2813518                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4343639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2813518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 71917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            217715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            231323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            207752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            487061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            322401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            276864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            291041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            241377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           252439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           206548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           270991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           232660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            160687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            145251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            166868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           174654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           143083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148070                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 171294221750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21169025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250678065500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40458.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59208.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1883960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1581579                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4343639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2813518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1627760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1109950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  703557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  335167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  100987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   61319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   45173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 121069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 161640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 186970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 191433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 185611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 181210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 177790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 174621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3509843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.191886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.870836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.467909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2471162     70.41%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       704810     20.08%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       127844      3.64%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53965      1.54%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29753      0.85%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19336      0.55%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14862      0.42%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12171      0.35%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75940      2.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3509843                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.985571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.205589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169445    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.624080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           155256     91.62%     91.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1368      0.81%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10242      6.04%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1955      1.15%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              503      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              100      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              270963520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7029376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175461184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               277992896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180065152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       289.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    297.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  935338937500                       # Total gap between requests
system.mem_ctrls.avgGap                     130685.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13910912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     98363840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       209728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58708352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        96256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     55580416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        62336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     44031680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175461184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14872585.141791995615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105163815.663099959493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 224226.674470929836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62766910.153287895024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 102910.258896636704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59422737.285392798483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 66645.340535454889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47075627.373398654163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187590964.425598502159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       217359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1623397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       923245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       877334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       696549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2813518                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7035341750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  81165442000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    143705000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  57546887500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     64641500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56759090000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42047750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47920910000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22528432508000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32367.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49997.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43852.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62331.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42979.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64694.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43170.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68797.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8007211.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11835713820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6290819700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14221523400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7148419380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73834859280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     230761460760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     164844815040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       508937611380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.120900                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 425896547250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31233020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 478209640250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13224593760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7029034485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16007844300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7162607340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73834859280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     349283741010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65036579040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       531579259215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.327784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 165140784250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31233020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 738965403250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6512119039.370079                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37532267241.702141                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 337195791000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   108300089500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 827039118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5664012                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5664012                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5664012                       # number of overall hits
system.cpu1.icache.overall_hits::total        5664012                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23962                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23962                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23962                       # number of overall misses
system.cpu1.icache.overall_misses::total        23962                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    640981500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    640981500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    640981500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    640981500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5687974                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5687974                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5687974                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5687974                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004213                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004213                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004213                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004213                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26749.916535                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26749.916535                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26749.916535                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26749.916535                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18958                       # number of writebacks
system.cpu1.icache.writebacks::total            18958                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4972                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4972                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        18990                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18990                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        18990                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18990                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    535636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    535636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    535636000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    535636000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003339                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003339                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003339                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003339                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28206.213797                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28206.213797                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28206.213797                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28206.213797                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18958                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5664012                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5664012                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23962                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23962                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    640981500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    640981500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5687974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5687974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004213                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004213                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26749.916535                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26749.916535                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        18990                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18990                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    535636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    535636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003339                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28206.213797                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28206.213797                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987426                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5528482                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18958                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           291.617365                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364845000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987426                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999607                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11394938                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11394938                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11052865                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11052865                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11052865                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11052865                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2521389                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2521389                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2521389                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2521389                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 312940925412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 312940925412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 312940925412                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 312940925412                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13574254                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13574254                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13574254                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13574254                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185748                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185748                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185748                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185748                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124114.496181                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124114.496181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124114.496181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124114.496181                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1962039                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       244386                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            27029                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3238                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.590144                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.474367                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       982962                       # number of writebacks
system.cpu1.dcache.writebacks::total           982962                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1934261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1934261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1934261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1934261                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       587128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       587128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       587128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       587128                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67920426412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67920426412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67920426412                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67920426412                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043253                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115682.485611                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115682.485611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115682.485611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115682.485611                       # average overall mshr miss latency
system.cpu1.dcache.replacements                982962                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9362953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9362953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1483595                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1483595                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 150617041000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 150617041000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10846548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10846548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136780                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101521.669324                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101521.669324                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1198783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1198783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284812                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284812                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30333190000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30333190000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106502.499895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106502.499895                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1689912                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1689912                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1037794                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1037794                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 162323884412                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 162323884412                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2727706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2727706                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.380464                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.380464                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156412.432922                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156412.432922                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       735478                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       735478                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302316                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302316                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  37587236412                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37587236412                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110832                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110832                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124330.953082                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124330.953082                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2877000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2877000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.262357                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.262357                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20847.826087                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20847.826087                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           83                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           55                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104563                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104563                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6327.272727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6327.272727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       700000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       700000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.387006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.387006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5109.489051                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5109.489051                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       577000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       577000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.387006                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.387006                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4211.678832                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4211.678832                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       226500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       226500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       212500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       212500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       495053                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         495053                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410774                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410774                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40452557000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40452557000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905827                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905827                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453480                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453480                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98478.864290                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98478.864290                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410774                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410774                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40041783000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40041783000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453480                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453480                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97478.864290                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97478.864290                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.299761                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12544364                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           997676                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.573585                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364856500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.299761                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29959627                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29959627                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 935339207500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56515781                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8931652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     56238481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6031990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1163                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           676                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1839                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           40                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5894780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5894777                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30284654                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26231131                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           64                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           64                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     90770337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     88156802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        56938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2964109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        19303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2829770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2321997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             187126499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3872866752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3760687296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2428672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125820672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       822912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120104320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       308352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98630976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7981669952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8900635                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183496960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         71258018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.098367                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.328112                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64657255     90.74%     90.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6410200      9.00%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21406      0.03%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 120195      0.17%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  48962      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           71258018                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       124741190466                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1429653967                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9808652                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1171144131                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3764675                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44094817340                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45390809234                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1497311336                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28642118                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1350350316500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 785140                       # Number of bytes of host memory used
host_op_rate                                   143467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11397.47                       # Real time elapsed on the host
host_tick_rate                               36412577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618605357                       # Number of instructions simulated
sim_ops                                    1635156031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.415011                       # Number of seconds simulated
sim_ticks                                415011109000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.108414                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29777679                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            30045561                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4243942                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         51507417                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             57918                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          96101                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           38183                       # Number of indirect misses.
system.cpu0.branchPred.lookups               52993523                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11073                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        880768                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2906677                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24570263                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7438919                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7341915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       66942862                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           126885806                       # Number of instructions committed
system.cpu0.commit.committedOps             130112746                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    770188022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.168936                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.898633                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    720172348     93.51%     93.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27056578      3.51%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8479417      1.10%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3399149      0.44%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2447932      0.32%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       745202      0.10%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       268542      0.03%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       179935      0.02%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7438919      0.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    770188022                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9028402                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84452                       # Number of function calls committed.
system.cpu0.commit.int_insts                120826197                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33836701                       # Number of loads committed
system.cpu0.commit.membars                    5278238                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5278433      4.06%      4.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        80808112     62.11%     66.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3282      0.00%     66.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1143521      0.88%     67.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.24%     67.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1977527      1.52%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       833599      0.64%     69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1143104      0.88%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       32645105     25.09%     95.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2348940      1.81%     97.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2072364      1.59%     98.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1548458      1.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130112746                       # Class of committed instruction
system.cpu0.commit.refs                      38614867                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  126885806                       # Number of Instructions Simulated
system.cpu0.committedOps                    130112746                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.211286                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.211286                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            664822423                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1339842                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            23874807                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             212857298                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                29923052                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 75821491                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2920336                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3017244                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6855056                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   52993523                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27415018                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    744502656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               484908                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          309                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     261954092                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8515212                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.067240                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          31581680                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29835597                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.332377                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         780342358                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.343928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.863847                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               610788175     78.27%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               121337617     15.55%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23531779      3.02%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11984903      1.54%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8132105      1.04%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  391221      0.05%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1085930      0.14%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1699764      0.22%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1390864      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           780342358                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9854780                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 7941669                       # number of floating regfile writes
system.cpu0.idleCycles                        7781639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3314526                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31496970                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.238899                       # Inst execution rate
system.cpu0.iew.exec_refs                    66434522                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5047201                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              108570127                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49635382                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2612930                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1657505                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5993275                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          196408664                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61387321                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1979846                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            188281825                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                752770                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            111387601                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2920336                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            112565144                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3055099                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10015                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9687                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15798681                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1215110                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9687                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       834422                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2480104                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                140029702                       # num instructions consuming a value
system.cpu0.iew.wb_count                    169315754                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829932                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116215153                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.214834                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     169572783                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               237991206                       # number of integer regfile reads
system.cpu0.int_regfile_writes              121951561                       # number of integer regfile writes
system.cpu0.ipc                              0.160997                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.160997                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5282487      2.78%      2.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            111910351     58.82%     61.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3595      0.00%     61.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  486      0.00%     61.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1191015      0.63%     62.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             328988      0.17%     62.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2241902      1.18%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         833686      0.44%     64.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1143297      0.60%     64.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406239      0.21%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59196733     31.11%     95.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2373176      1.25%     97.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3506216      1.84%     99.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1843500      0.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             190261671                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12453514                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           24150145                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10068378                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14421680                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4967092                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.026107                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 800196     16.11%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     13      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   34      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  688      0.01%     16.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           184016      3.70%     19.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               517354     10.42%     30.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               38666      0.78%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3171521     63.85%     94.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                36691      0.74%     95.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           214972      4.33%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2941      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             177492762                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1142554818                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    159247376                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        248292580                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 187525472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                190261671                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8883192                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       66295924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           872171                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1541277                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33541669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    780342358                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.243818                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.746999                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          668591834     85.68%     85.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70351774      9.02%     94.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22916878      2.94%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7726142      0.99%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5868108      0.75%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2453932      0.31%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1992936      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             328025      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112729      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      780342358                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.241411                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16210084                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          749110                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49635382                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5993275                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10676882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5407580                       # number of misc regfile writes
system.cpu0.numCycles                       788123997                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    41898221                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              281938643                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             97594025                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6676708                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                35871400                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              62713501                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2792503                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            274644114                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             202850291                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          153793053                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 75176307                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8297024                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2920336                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78421193                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56199037                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12994890                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       261649224                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     306014479                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1766415                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 41125544                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1773531                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   959766672                       # The number of ROB reads
system.cpu0.rob.rob_writes                  404269663                       # The number of ROB writes
system.cpu0.timesIdled                          85813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4045                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.104647                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               30679675                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30956848                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4371109                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         52376087                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             54279                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          83762                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29483                       # Number of indirect misses.
system.cpu1.branchPred.lookups               53836615                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         5904                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        882792                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2968999                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24565344                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7429563                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7378912                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       68188640                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           126807228                       # Number of instructions committed
system.cpu1.commit.committedOps             130052737                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    766611930                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169646                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.900228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    716534974     93.47%     93.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27148792      3.54%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8513182      1.11%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3362404      0.44%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2402158      0.31%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       765828      0.10%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       269110      0.04%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       185919      0.02%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7429563      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    766611930                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9100809                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               64110                       # Number of function calls committed.
system.cpu1.commit.int_insts                120697874                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33920507                       # Number of loads committed
system.cpu1.commit.membars                    5306618                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5306618      4.08%      4.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        80880249     62.19%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            280      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1155382      0.89%     67.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309457      0.24%     67.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       2003111      1.54%     68.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       847695      0.65%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1157135      0.89%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32719266     25.16%     95.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2045323      1.57%     97.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2084033      1.60%     98.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1543890      1.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130052737                       # Class of committed instruction
system.cpu1.commit.refs                      38392512                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  126807228                       # Number of Instructions Simulated
system.cpu1.committedOps                    130052737                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.153929                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.153929                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            660903781                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1405829                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24188792                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             213781380                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29468157                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 76615359                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2982127                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3237455                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6983060                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   53836615                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27502578                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    741836336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               478340                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     263797611                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                8768474                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068989                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30731696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30733954                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.338045                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         776952484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.348587                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.871544                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               606631662     78.08%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121614847     15.65%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23538549      3.03%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12062192      1.55%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8278645      1.07%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  464724      0.06%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1327782      0.17%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1720798      0.22%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1313285      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           776952484                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9942276                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8019227                       # number of floating regfile writes
system.cpu1.idleCycles                        3410257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3391314                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31631993                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.242445                       # Inst execution rate
system.cpu1.iew.exec_refs                    66483360                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4737007                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              108852387                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             49931734                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2670271                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1586459                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5733092                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          197592492                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61746353                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1987250                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            189194851                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                752487                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            111346978                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2982127                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            112527834                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3061320                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5865                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9497                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16011227                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1261087                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9497                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       834664                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2556650                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                140977342                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170058588                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.830889                       # average fanout of values written-back
system.cpu1.iew.wb_producers                117136586                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.217922                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170319237                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               238962581                       # number of integer regfile reads
system.cpu1.int_regfile_writes              122767097                       # number of integer regfile writes
system.cpu1.ipc                              0.162498                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162498                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5310324      2.78%      2.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            112691878     58.94%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 307      0.00%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1202727      0.63%     62.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             328973      0.17%     62.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2267034      1.19%     63.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         847814      0.44%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1157374      0.61%     64.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            405529      0.21%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59521894     31.13%     96.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2065096      1.08%     97.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3545432      1.85%     99.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1837527      0.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             191182101                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12532315                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           24326508                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     10140055                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          14500695                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4959023                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025939                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 810991     16.35%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   36      0.00%     16.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   36      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  837      0.02%     16.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           175825      3.55%     19.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               499530     10.07%     29.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               38589      0.78%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3196855     64.47%     95.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                11272      0.23%     95.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           221997      4.48%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3055      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             178298485                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1140834720                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    159918533                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        250641045                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 188559102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                191182101                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9033390                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       67539755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           885519                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1654478                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     33977834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    776952484                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.246067                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.749374                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          664324788     85.50%     85.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71235952      9.17%     94.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22973456      2.96%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7626159      0.98%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5845543      0.75%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2493778      0.32%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2011678      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             329410      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111720      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      776952484                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.244991                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16331372                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          742251                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            49931734                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5733092                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10809206                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5472886                       # number of misc regfile writes
system.cpu1.numCycles                       780362741                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    49563174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              283155803                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97815126                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6424839                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                35463001                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62556534                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2843038                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            276027429                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             203986591                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          154938104                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76017254                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6826504                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2982127                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76843938                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                57122978                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         13086976                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       262940453                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     302490361                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1787092                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 40711811                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1790063                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   957396561                       # The number of ROB reads
system.cpu1.rob.rob_writes                  406827497                       # The number of ROB writes
system.cpu1.timesIdled                          44054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.403396                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               30269866                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            30451541                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4225143                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         51525196                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             55802                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          83997                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           28195                       # Number of indirect misses.
system.cpu2.branchPred.lookups               53027962                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         5807                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        891901                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2897844                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24770873                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7600660                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7450238                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       68958663                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           128141496                       # Number of instructions committed
system.cpu2.commit.committedOps             131418124                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    770311433                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.170604                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.906484                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    720430222     93.52%     93.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     26648501      3.46%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8420060      1.09%     98.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3527510      0.46%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2535836      0.33%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       683798      0.09%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       274563      0.04%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       190283      0.02%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7600660      0.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    770311433                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9295090                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               63641                       # Number of function calls committed.
system.cpu2.commit.int_insts                121907336                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34344976                       # Number of loads committed
system.cpu2.commit.membars                    5358041                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5358041      4.08%      4.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        81585329     62.08%     66.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            268      0.00%     66.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1187994      0.90%     67.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309457      0.24%     67.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2066917      1.57%     68.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       878889      0.67%     69.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1188329      0.90%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       33120232     25.20%     95.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2058972      1.57%     97.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2116645      1.61%     98.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1546726      1.18%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        131418124                       # Class of committed instruction
system.cpu2.commit.refs                      38842575                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  128141496                       # Number of Instructions Simulated
system.cpu2.committedOps                    131418124                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.120829                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.120829                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            665244298                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1329622                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24281888                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             216568096                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29490077                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 75889988                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2910791                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2680525                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              7175591                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   53027962                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27784265                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    745557471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               487763                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     263346975                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                8476180                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067609                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30915131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          30325668                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.335759                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         780710745                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.345060                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.861631                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               609902256     78.12%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               122620146     15.71%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23442529      3.00%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11900662      1.52%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8455342      1.08%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  388046      0.05%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  914972      0.12%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1760964      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1325828      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           780710745                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10158258                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8198336                       # number of floating regfile writes
system.cpu2.idleCycles                        3621444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3339051                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                32013829                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.244588                       # Inst execution rate
system.cpu2.iew.exec_refs                    67343682                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4762067                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              109605442                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             50434190                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2586480                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1727779                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5650536                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          199730788                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             62581615                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2025281                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            191838366                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                761207                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            111850210                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2910791                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            113045210                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3091252                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5232                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9555                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16089214                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1152937                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9555                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       838895                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2500156                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                143596513                       # num instructions consuming a value
system.cpu2.iew.wb_count                    172441103                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.832023                       # average fanout of values written-back
system.cpu2.iew.wb_producers                119475602                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.219857                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     172705037                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               242286290                       # number of integer regfile reads
system.cpu2.int_regfile_writes              124532255                       # number of integer regfile writes
system.cpu2.ipc                              0.163377                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.163377                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5361604      2.77%      2.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            114297962     58.96%     61.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 288      0.00%     61.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1235505      0.64%     62.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             328381      0.17%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2330683      1.20%     63.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         878992      0.45%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1188562      0.61%     64.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            398362      0.21%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.00% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            60336327     31.12%     96.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2077936      1.07%     97.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3588425      1.85%     99.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1840428      0.95%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             193863647                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12774392                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           24757228                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10321284                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          14625122                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    5085928                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026235                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 828254     16.29%     16.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   35      0.00%     16.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    2      0.00%     16.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  877      0.02%     16.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           187008      3.68%     19.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               528983     10.40%     30.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               37515      0.74%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3260653     64.11%     95.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                11967      0.24%     95.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           227514      4.47%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            3120      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             180813579                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1149652143                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    162119819                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        253427768                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 190845717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                193863647                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8885071                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       68312664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           885404                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1434833                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     33858461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    780710745                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.248317                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.755828                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          667338537     85.48%     85.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           71321511      9.14%     94.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           22912727      2.93%     97.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7986817      1.02%     98.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            6071698      0.78%     99.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2572083      0.33%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2057659      0.26%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             334634      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             115079      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      780710745                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.247170                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         16869007                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          793893                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            50434190                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5650536                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               11121188                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5631719                       # number of misc regfile writes
system.cpu2.numCycles                       784332189                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    45593387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              284847749                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             98917753                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6438976                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                35567436                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              62993986                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2899863                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            279583884                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             206567097                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          157195564                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 75383314                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6881468                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2910791                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             77578040                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                58277811                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         13254268                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       266329616                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     304423415                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1693426                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 42486942                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1697041                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   963061365                       # The number of ROB reads
system.cpu2.rob.rob_writes                  411157113                       # The number of ROB writes
system.cpu2.timesIdled                          44522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.486990                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               30005904                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            30160631                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4162758                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         51036312                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             53139                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          80292                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           27153                       # Number of indirect misses.
system.cpu3.branchPred.lookups               52472316                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         6069                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        866339                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2864349                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24550065                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7661020                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7221845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       68847008                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           127380472                       # Number of instructions committed
system.cpu3.commit.committedOps             130555585                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    762425805                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171237                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.911853                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    713369148     93.57%     93.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26017403      3.41%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8249580      1.08%     98.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3539126      0.46%     98.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2476383      0.32%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       643932      0.08%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       276199      0.04%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       193014      0.03%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7661020      1.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    762425805                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9425548                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               64301                       # Number of function calls committed.
system.cpu3.commit.int_insts                121174881                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34058655                       # Number of loads committed
system.cpu3.commit.membars                    5192859                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5192859      3.98%      3.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        81147424     62.16%     66.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            286      0.00%     66.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1210073      0.93%     67.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.24%     67.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2109116      1.62%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       899011      0.69%     69.60% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1208451      0.93%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       32786266     25.11%     95.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2003010      1.53%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2138728      1.64%     98.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1550640      1.19%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        130555585                       # Class of committed instruction
system.cpu3.commit.refs                      38478644                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  127380472                       # Number of Instructions Simulated
system.cpu3.committedOps                    130555585                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.093068                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.093068                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            658154807                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1300657                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24096858                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             214911001                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                29331579                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 75242865                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2877551                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2611514                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7154208                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   52472316                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 27534006                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    737985646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               474892                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     261163733                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                8351920                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067607                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          30599313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          30059043                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.336491                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         772761010                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.345361                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.861165                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               603537579     78.10%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               121400220     15.71%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23257158      3.01%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11823682      1.53%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8472450      1.10%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  369335      0.05%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  830722      0.11%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1783827      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1286037      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           772761010                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10305908                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8321808                       # number of floating regfile writes
system.cpu3.idleCycles                        3376902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3302797                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                31793821                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.245922                       # Inst execution rate
system.cpu3.iew.exec_refs                    66926270                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4683160                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              109578003                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             50102941                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2519672                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1520654                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5565171                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          198754147                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             62243110                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2030852                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            190869377                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                756746                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            112020007                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2877551                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            113209095                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3091741                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6887                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9665                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16044286                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1145182                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9665                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       838221                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2464576                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                143334586                       # num instructions consuming a value
system.cpu3.iew.wb_count                    171515246                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832207                       # average fanout of values written-back
system.cpu3.iew.wb_producers                119284069                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.220986                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     171781067                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               241070014                       # number of integer regfile reads
system.cpu3.int_regfile_writes              123886105                       # number of integer regfile writes
system.cpu3.ipc                              0.164121                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.164121                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5196655      2.69%      2.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            113822536     59.01%     61.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 322      0.00%     61.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     61.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1257134      0.65%     62.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             328600      0.17%     62.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2371245      1.23%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         899128      0.47%     64.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1208687      0.63%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            400652      0.21%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59949133     31.08%     96.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2021765      1.05%     97.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3600869      1.87%     99.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1843311      0.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             192900229                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12981629                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           25086046                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10447939                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          14752928                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    5160934                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.026754                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 828959     16.06%     16.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   50      0.00%     16.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    4      0.00%     16.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  859      0.02%     16.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           215196      4.17%     20.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               589572     11.42%     31.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               37704      0.73%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3249657     62.97%     95.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                10315      0.20%     95.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           225457      4.37%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            3161      0.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             179882879                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1139519605                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    161067307                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        252209361                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 190112501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                192900229                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            8641646                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       68198562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           883249                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1419801                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     33781746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    772761010                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.249625                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.759210                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          660340563     85.45%     85.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           70497323      9.12%     94.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           22724861      2.94%     97.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8008736      1.04%     98.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            6103456      0.79%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2574508      0.33%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2058366      0.27%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             335160      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             118037      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      772761010                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.248539                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         16644350                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          812187                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            50102941                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5565171                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               11326290                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5736180                       # number of misc regfile writes
system.cpu3.numCycles                       776137912                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    53788405                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              284667853                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             98455913                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6515191                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                35305551                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              63196345                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2858372                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            278007257                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             205175432                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          156298546                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 74825281                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7042393                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2877551                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             77904000                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                57842633                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         13412555                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       264594702                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     297180774                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1652085                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 42495079                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1655954                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   954139898                       # The number of ROB reads
system.cpu3.rob.rob_writes                  409144557                       # The number of ROB writes
system.cpu3.timesIdled                          43687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27069830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52923337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3050816                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1170858                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29070409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     23883183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60167027                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25054041                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23050858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5739163                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20121928                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            24810                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          26708                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3959816                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3958573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23050859                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79932748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79932748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2095910016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2095910016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            42395                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27062226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27062226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27062226                       # Request fanout histogram
system.membus.respLayer1.occupancy       142588719250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81810640929                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3102                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1552                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    14720225.515464                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   109954627.055868                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1552    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1921450500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1552                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   392165319000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  22845790000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27734296                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27734296                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27734296                       # number of overall hits
system.cpu2.icache.overall_hits::total       27734296                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        49969                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49969                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        49969                       # number of overall misses
system.cpu2.icache.overall_misses::total        49969                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3394022998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3394022998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3394022998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3394022998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27784265                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27784265                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27784265                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27784265                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001798                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001798                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001798                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001798                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 67922.571955                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67922.571955                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 67922.571955                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67922.571955                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3464                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    48.111111                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        46199                       # number of writebacks
system.cpu2.icache.writebacks::total            46199                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3770                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3770                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3770                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3770                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        46199                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        46199                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        46199                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        46199                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3127312498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3127312498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3127312498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3127312498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001663                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001663                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67692.211909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67692.211909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67692.211909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67692.211909                       # average overall mshr miss latency
system.cpu2.icache.replacements                 46199                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27734296                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27734296                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        49969                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49969                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3394022998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3394022998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27784265                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27784265                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001798                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001798                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 67922.571955                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67922.571955                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3770                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3770                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        46199                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        46199                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3127312498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3127312498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001663                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001663                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67692.211909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67692.211909                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27978097                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            46231                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           605.180442                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         55614729                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        55614729                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     34161717                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        34161717                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     34161717                       # number of overall hits
system.cpu2.dcache.overall_hits::total       34161717                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     12223256                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      12223256                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     12223256                       # number of overall misses
system.cpu2.dcache.overall_misses::total     12223256                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1225205761172                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1225205761172                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1225205761172                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1225205761172                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     46384973                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     46384973                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     46384973                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     46384973                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.263518                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.263518                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.263518                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.263518                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 100235.629620                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100235.629620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 100235.629620                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100235.629620                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    219831151                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         9027                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3332352                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            113                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.968767                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.884956                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7473446                       # number of writebacks
system.cpu2.dcache.writebacks::total          7473446                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5387278                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5387278                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5387278                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5387278                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6835978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6835978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6835978                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6835978                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 730361952634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 730361952634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 730361952634                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 730361952634                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.147375                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.147375                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.147375                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.147375                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106840.886942                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106840.886942                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106840.886942                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106840.886942                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7473443                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     33163007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       33163007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10813001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10813001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1069463378500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1069463378500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43976008                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43976008                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.245884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.245884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98905.325034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98905.325034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4366614                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4366614                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6446387                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6446387                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 685326915500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 685326915500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.146589                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.146589                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106311.786044                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106311.786044                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       998710                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        998710                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1410255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1410255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 155742382672                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 155742382672                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2408965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2408965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.585419                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.585419                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110435.618148                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110435.618148                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1020664                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1020664                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       389591                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       389591                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45035037134                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45035037134                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.161725                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.161725                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115595.681456                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115595.681456                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1196016                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1196016                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3717                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3717                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     71165500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71165500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1199733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1199733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19145.951036                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19145.951036                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          368                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          368                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3349                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3349                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     54367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     54367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002791                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16233.950433                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16233.950433                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1188471                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1188471                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         7860                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7860                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     82046000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     82046000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1196331                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1196331                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.006570                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006570                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10438.422392                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10438.422392                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         7716                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7716                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     74592000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     74592000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006450                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006450                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9667.185070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9667.185070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3611500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3611500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3349500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       214892                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         214892                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       677009                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       677009                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  66523760778                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  66523760778                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       891901                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       891901                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.759063                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.759063                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 98261.265032                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 98261.265032                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       677005                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       677005                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  65846747278                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  65846747278                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.759058                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.759058                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 97261.833041                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 97261.833041                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.610180                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           44291253                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7510033                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.897611                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.610180                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.987818                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987818                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        106855880                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       106855880                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3146                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1574                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    17117496.505718                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   141946214.252628                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1574    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         1500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2659430000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1574                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   388068169500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26942939500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27483910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27483910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27483910                       # number of overall hits
system.cpu3.icache.overall_hits::total       27483910                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        50096                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         50096                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        50096                       # number of overall misses
system.cpu3.icache.overall_misses::total        50096                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3266569999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3266569999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3266569999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3266569999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     27534006                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27534006                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     27534006                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27534006                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001819                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001819                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001819                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001819                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65206.204068                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65206.204068                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65206.204068                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65206.204068                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3103                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.782051                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        46381                       # number of writebacks
system.cpu3.icache.writebacks::total            46381                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3715                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3715                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        46381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        46381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        46381                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        46381                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3005426999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3005426999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3005426999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3005426999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001684                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001684                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64798.667536                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64798.667536                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64798.667536                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64798.667536                       # average overall mshr miss latency
system.cpu3.icache.replacements                 46381                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27483910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27483910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        50096                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        50096                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3266569999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3266569999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     27534006                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27534006                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001819                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001819                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65206.204068                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65206.204068                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        46381                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        46381                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3005426999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3005426999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64798.667536                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64798.667536                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27832862                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            46413                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           599.678151                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         55114393                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        55114393                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     33891998                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        33891998                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     33891998                       # number of overall hits
system.cpu3.dcache.overall_hits::total       33891998                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     12222470                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      12222470                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     12222470                       # number of overall misses
system.cpu3.dcache.overall_misses::total     12222470                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1227140124280                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1227140124280                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1227140124280                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1227140124280                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     46114468                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46114468                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     46114468                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46114468                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.265046                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.265046                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.265046                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.265046                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 100400.338416                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100400.338416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 100400.338416                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100400.338416                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    219911369                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        11384                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3332187                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            131                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.996107                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.900763                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7441427                       # number of writebacks
system.cpu3.dcache.writebacks::total          7441427                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5402267                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5402267                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5402267                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5402267                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6820203                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6820203                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6820203                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6820203                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 729492211402                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 729492211402                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 729492211402                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 729492211402                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.147897                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.147897                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.147897                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.147897                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106960.483640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106960.483640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106960.483640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106960.483640                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7441425                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     32902280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32902280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10817500                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10817500                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1069651062000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1069651062000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     43719780                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43719780                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.247428                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.247428                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98881.540282                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98881.540282                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4387882                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4387882                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6429618                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6429618                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 683911063000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 683911063000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106368.848507                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106368.848507                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       989718                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        989718                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1404970                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1404970                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 157489062280                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 157489062280                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2394688                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2394688                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.586703                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.586703                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 112094.252746                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112094.252746                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1014385                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1014385                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       390585                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       390585                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  45581148402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45581148402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.163105                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.163105                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116699.689957                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116699.689957                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1158137                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1158137                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3767                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3767                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     70037000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     70037000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1161904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1161904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003242                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003242                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18592.248474                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18592.248474                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          325                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          325                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3442                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3442                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     54791500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     54791500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.002962                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002962                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15918.506682                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15918.506682                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1150427                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1150427                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         8121                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8121                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     82335000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     82335000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1158548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1158548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.007010                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.007010                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10138.529738                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10138.529738                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         7990                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7990                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     74642000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     74642000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006897                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006897                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9341.927409                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9341.927409                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4262500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4262500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3965500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3965500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       204500                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         204500                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       661839                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       661839                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  65273991291                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  65273991291                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       866339                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       866339                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.763949                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.763949                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 98625.181186                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 98625.181186                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       661836                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       661836                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  64612146791                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  64612146791                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.763946                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.763946                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 97625.615396                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 97625.615396                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.489476                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           43902946                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7478758                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.870353                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.489476                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.984046                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.984046                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        106081251                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       106081251                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2238                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1119                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18721778.373548                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   135707766.508155                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1119    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2424517000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1119                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   394061439000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  20949670000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27321512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27321512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27321512                       # number of overall hits
system.cpu0.icache.overall_hits::total       27321512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        93505                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         93505                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        93505                       # number of overall misses
system.cpu0.icache.overall_misses::total        93505                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6595724497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6595724497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6595724497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6595724497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27415017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27415017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27415017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27415017                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003411                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003411                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003411                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003411                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70538.735864                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70538.735864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70538.735864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70538.735864                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9221                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              206                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.762136                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        86476                       # number of writebacks
system.cpu0.icache.writebacks::total            86476                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7027                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7027                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7027                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7027                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        86478                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        86478                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        86478                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        86478                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6101812997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6101812997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6101812997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6101812997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003154                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003154                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003154                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003154                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70559.136393                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70559.136393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70559.136393                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70559.136393                       # average overall mshr miss latency
system.cpu0.icache.replacements                 86476                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27321512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27321512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        93505                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        93505                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6595724497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6595724497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27415017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27415017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003411                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70538.735864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70538.735864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7027                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7027                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        86478                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        86478                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6101812997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6101812997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003154                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003154                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70559.136393                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70559.136393                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27408251                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            86510                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           316.821766                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         54916512                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        54916512                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33583249                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33583249                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33583249                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33583249                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12329641                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12329641                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12329641                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12329641                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1235940218315                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1235940218315                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1235940218315                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1235940218315                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45912890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45912890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45912890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45912890                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.268544                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268544                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.268544                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.268544                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 100241.379154                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100241.379154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 100241.379154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100241.379154                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    217659041                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11606                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3302330                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.910748                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.338235                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7432751                       # number of writebacks
system.cpu0.dcache.writebacks::total          7432751                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5538608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5538608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5538608                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5538608                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6791033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6791033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6791033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6791033                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 726232252752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 726232252752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 726232252752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 726232252752                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147911                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147911                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147911                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147911                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106939.879802                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106939.879802                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106939.879802                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106939.879802                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7432751                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32521259                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32521259                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10672901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10672901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1056147654500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1056147654500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43194160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43194160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.247091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.247091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98956.005916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98956.005916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4312794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4312794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6360107                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6360107                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 676753116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 676753116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147245                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106405.932557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106405.932557                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1061990                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1061990                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1656740                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1656740                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 179792563815                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 179792563815                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2718730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2718730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.609380                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.609380                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 108521.894694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108521.894694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1225814                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1225814                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       430926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       430926                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49479136252                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49479136252                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.158503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.158503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 114820.494127                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 114820.494127                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1177081                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1177081                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4103                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4103                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     78335500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     78335500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1181184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1181184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003474                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003474                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19092.249573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19092.249573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          994                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          994                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3109                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3109                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     48640500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     48640500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002632                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002632                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15645.062721                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15645.062721                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1170345                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1170345                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8052                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8052                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     84653000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     84653000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1178397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1178397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006833                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006833                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10513.288624                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10513.288624                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         7922                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7922                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     76890000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     76890000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006723                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006723                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9705.882353                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9705.882353                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2209000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2209000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2050000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2050000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       201779                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         201779                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       678989                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       678989                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66771525757                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66771525757                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       880768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       880768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.770906                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.770906                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 98339.628119                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 98339.628119                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       678983                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       678983                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66092530757                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66092530757                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.770899                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.770899                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 97340.479448                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 97340.479448                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.685235                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43616043                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7466336                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.841693                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.685235                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.990164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        105772782                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       105772782                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              690838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19607                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              692390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               18644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              688505                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               19912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              687334                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2840104                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22874                       # number of overall hits
system.l2.overall_hits::.cpu0.data             690838                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19607                       # number of overall hits
system.l2.overall_hits::.cpu1.data             692390                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              18644                       # number of overall hits
system.l2.overall_hits::.cpu2.data             688505                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              19912                       # number of overall hits
system.l2.overall_hits::.cpu3.data             687334                       # number of overall hits
system.l2.overall_hits::total                 2840104                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6738445                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6717028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             27555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6785093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             26469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6753763                       # number of demand (read+write) misses
system.l2.demand_misses::total               27138916                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63603                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6738445                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26960                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6717028                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            27555                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6785093                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            26469                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6753763                       # number of overall misses
system.l2.overall_misses::total              27138916                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5699264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 770241607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2727231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 768612312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2832382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 774027426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   2695497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 771978563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3098814284000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5699264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 770241607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2727231500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 768612312500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2832382500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 774027426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   2695497000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 771978563000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3098814284000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           86477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7429283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           46567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7409418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           46199                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7473598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           46381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7441097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29979020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          86477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7429283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          46567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7409418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          46199                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7473598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          46381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7441097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29979020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.735490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.907011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.578951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.906553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.596441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.907875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.570686                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.907630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.905264                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.735490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.907011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.578951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.906553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.596441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.907875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.570686                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.907630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.905264                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89606.842445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114305.541857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101158.438427                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114427.439114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102790.146979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114077.644404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101835.996826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114303.472449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114183.421475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89606.842445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114305.541857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101158.438427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114427.439114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102790.146979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114077.644404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101835.996826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114303.472449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114183.421475                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5739161                       # number of writebacks
system.l2.writebacks::total                   5739161                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          28718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          28858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              129247                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         28718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         28858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             129247                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6711278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        22440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6688296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        23239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6756375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        22076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6724905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27009669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6711278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        22440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6688296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        23239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6756375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        22076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6724905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27009669                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4899273008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 701258545563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2147376003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 699741679065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2257022503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 704483712580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2130135004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 702740045062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2819657788788                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4899273008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 701258545563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2147376003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 699741679065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2257022503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 704483712580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2130135004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 702740045062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2819657788788                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.706084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.903355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.481886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.902675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.503020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.904032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.475971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.900952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.706084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.903355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.481886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.902675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.503020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.904032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.475971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.900952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80237.029283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104489.568986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95694.117781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104621.816837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 97122.186970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104269.480687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96490.985867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104498.137158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104394.385166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80237.029283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104489.568986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95694.117781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104621.816837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 97122.186970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104269.480687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96490.985867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104498.137158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104394.385166                       # average overall mshr miss latency
system.l2.replacements                       50889149                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6291250                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6291250                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6291250                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6291250                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     21783073                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21783073                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     21783073                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21783073                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             607                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             846                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             852                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             769                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3074                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1383                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           940                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           968                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           957                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4248                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11876500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      7220500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      7253500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      7442500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     33793000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1820                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.694975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.526316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.531868                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.554461                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.580169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8587.490962                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7681.382979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7493.285124                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7776.907001                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7955.037665                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              36                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1373                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          933                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          958                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          948                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4212                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     28073500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     19089499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     19634498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     19597499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     86394996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.689950                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.522396                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.526374                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.549247                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.575253                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20446.831755                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20460.341908                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20495.300626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20672.467300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20511.632479                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          1021                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           896                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           949                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           794                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3660                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1495                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1420                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         1476                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         1497                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5888                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     27772500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     26740500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     27844500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     27075500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    109433000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2516                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2316                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2291                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.594197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.613126                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.608660                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.653426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.616674                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18576.923077                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18831.338028                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18864.837398                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 18086.506346                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 18585.767663                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1491                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1413                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1468                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         1488                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5860                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     30115495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     28589995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     29657995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     30219990                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    118583475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.592607                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.610104                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.605361                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.649498                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.613741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20198.185781                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20233.542109                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20202.993869                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20309.133065                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20236.087884                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            60550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            59354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            58161                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            57299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                235364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1024374                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         979486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         984463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         970675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3958998                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 112871107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108083951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 108300490500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 107651169000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  436906717500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1084924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1038840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1042624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1027974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4194362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.944190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.942865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.944217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.944260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110185.446917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110347.622120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110009.711386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 110903.411544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110357.903060                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           57                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           50                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           57                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           53                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              217                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1024317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       979436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       984406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       970622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3958781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 102624327016                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98286255509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  98451931013                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  97941394510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 397303908048                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.944137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.942817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.944162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.944209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100188.054104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100349.849821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100011.510508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 100905.805257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100360.163406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         18644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         19912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              81037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        27555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        26469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           144587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5699264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2727231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2832382500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   2695497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13954375000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        86477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        46567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        46199                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        46381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         225624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.735490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.578951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.596441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.570686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.640832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89606.842445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101158.438427                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102790.146979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101835.996826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96511.961656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2543                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4520                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4316                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15772                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61060                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        22440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        23239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        22076                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128815                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4899273008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2147376003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2257022503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2130135004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11433806518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.706084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.481886                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.503020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.475971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.570928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80237.029283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95694.117781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 97122.186970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96490.985867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88761.452610                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       630288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       633036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       630344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       630035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2523703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5714071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5737542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5800630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5783088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23035331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 657370500000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 660528361500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 665726936000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 664327394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2647953191500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6344359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6370578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6430974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6413123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25559034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.900654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.900631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.901983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.901758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115044.160284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115123.926152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114768.040023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114874.163077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114951.818643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        28661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        28805                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       113258                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5686961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5708860                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5771969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5754283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22922073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 598634218547                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 601455423556                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 606031781567                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 604798650552                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2410920074222                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.896381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.896129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.897526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.897267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.896829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105264.343917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105354.733442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104995.675058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105104.085175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105178.971999                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              32                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       374500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        80000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        75500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        97500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       627500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19710.526316                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19609.375000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    57935486                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  50889213                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.138463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.530930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.234233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.576337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.057466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.527736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.060640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.645062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.057656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.309941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.461421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.133246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.135079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.129843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 515451813                       # Number of tag accesses
system.l2.tags.data_accesses                515451813                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3907840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     429517440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1436160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     428046784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1487296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     432404224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1412864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     430390976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1728603584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3907840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1436160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1487296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1412864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8244160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    367306432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       367306432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6711210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          22440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6688231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          23239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6756316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          22076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6724859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27009431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5739163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5739163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9416230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1034954079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3460534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1031410424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3583750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1041909999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3404400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1037058928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4165198344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9416230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3460534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3583750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3404400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19864914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      885052048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            885052048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      885052048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9416230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1034954079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3460534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1031410424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3583750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1041909999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3404400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1037058928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5050250392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5613723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6645059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     22440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6619650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     23239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6689586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     22076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6656683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000721849250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       348907                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       348906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            40835007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5293959                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27009432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5739163                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27009432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5739163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 269638                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125440                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1502126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1577816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1659906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1309751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1298930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1261171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1043940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1076282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2235668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2135736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2670222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1737204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2708324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1784059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1358128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1380531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            349054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            405830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            482307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            375383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            394283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            350438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            344611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            338896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           343400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           325002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           338307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           258479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           269791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1194303111000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               133698970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1695674248500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44663.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63413.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13353788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3703790                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27009432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5739163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2075119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2775691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3016605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3206383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3284377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3207631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2824621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2244317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1634521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1078808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 656994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 370863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 187510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  51438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  96224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 191818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 252802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 285690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 304982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 317885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 343655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 355572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 374273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 372463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 360803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 357700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 355914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 354922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 356011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  78110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  54137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  42630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  36076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  33103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  33416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  34777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  32918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  28949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  25542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  23762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  17975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  17181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     31                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15295934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.370772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.511160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.227301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9441002     61.72%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3928207     25.68%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       925670      6.05%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       377883      2.47%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196375      1.28%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115373      0.75%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        72624      0.47%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48965      0.32%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       189835      1.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15295934                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       348906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.638888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.703653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.256171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        338947     97.15%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6779      1.94%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1317      0.38%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          674      0.19%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          440      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          263      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          164      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           99      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           74      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           39      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           26      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           14      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        348906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       348907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.089499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.082166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           336654     96.49%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2302      0.66%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4626      1.33%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2219      0.64%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2663      0.76%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              362      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        348907                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1711346816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17256832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               359278464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1728603648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            367306432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4123.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       865.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4165.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    885.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  415011355500                       # Total gap between requests
system.mem_ctrls.avgGap                      12672.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3907904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    425283776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1436160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    423657600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1487296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    428133504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1412864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    426027712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    359278464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9416384.080456024036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1024752751.859468936920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3460533.872118589468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1020834360.364073991776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3583749.850898569450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1031619382.506698131561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3404400.434977272060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1026545320.742245554924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 865708064.696648955345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6711210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        22440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6688231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        23239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6756316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        22076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6724859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5739163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2360637750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 421964619750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1205016750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 421435494750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1280749500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 423340877500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1202891750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 422883960750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10778466063500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38660.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62874.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53699.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63011.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55112.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62658.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54488.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62883.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1878055.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          59171800380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          31450550175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        114310486080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13186826640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32760312000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188089926960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        972748800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       439942651035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1060.074397                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    845484500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13858000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400307624500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          50041225500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26597519355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         76611643080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16116849180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32760312000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187933977810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1104074400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       391165601325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        942.542483                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1310529750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13858000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 399842579250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3204                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15490043.356207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   125890480.826548                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1603    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2958969500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   390180569500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  24830539500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27452022                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27452022                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27452022                       # number of overall hits
system.cpu1.icache.overall_hits::total       27452022                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        50555                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         50555                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        50555                       # number of overall misses
system.cpu1.icache.overall_misses::total        50555                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3323258999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3323258999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3323258999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3323258999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27502577                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27502577                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27502577                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27502577                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001838                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001838                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001838                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001838                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65735.515755                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65735.515755                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65735.515755                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65735.515755                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3407                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.559524                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        46567                       # number of writebacks
system.cpu1.icache.writebacks::total            46567                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3988                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3988                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3988                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3988                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        46567                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        46567                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        46567                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        46567                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3033736000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3033736000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3033736000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3033736000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001693                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001693                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001693                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001693                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65147.765585                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65147.765585                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65147.765585                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65147.765585                       # average overall mshr miss latency
system.cpu1.icache.replacements                 46567                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27452022                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27452022                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        50555                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        50555                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3323258999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3323258999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27502577                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27502577                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001838                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001838                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65735.515755                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65735.515755                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3988                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3988                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        46567                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        46567                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3033736000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3033736000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65147.765585                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65147.765585                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27653109                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            46599                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           593.427091                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55051721                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55051721                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33677529                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33677529                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33677529                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33677529                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12111572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12111572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12111572                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12111572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1218918186796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1218918186796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1218918186796                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1218918186796                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     45789101                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45789101                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     45789101                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45789101                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.264508                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.264508                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.264508                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264508                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100640.791038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100640.791038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100640.791038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100640.791038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    218169079                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9577                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3301749                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            125                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.076821                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.616000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7408844                       # number of writebacks
system.cpu1.dcache.writebacks::total          7408844                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5334120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5334120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5334120                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5334120                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6777452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6777452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6777452                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6777452                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 725377534551                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 725377534551                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 725377534551                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 725377534551                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.148015                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.148015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.148015                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.148015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107028.059299                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107028.059299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107028.059299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107028.059299                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7408842                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32681915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32681915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10703783                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10703783                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1061732404500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1061732404500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43385698                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43385698                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.246712                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.246712                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99192.257962                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99192.257962                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4317474                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4317474                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6386309                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6386309                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 680035516500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 680035516500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106483.340612                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106483.340612                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       995614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        995614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1407789                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1407789                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 157185782296                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 157185782296                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2403403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2403403                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.585748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.585748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111654.361766                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111654.361766                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1016646                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1016646                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       391143                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       391143                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45342018051                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45342018051                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 115921.844571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 115921.844571                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1185122                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1185122                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3835                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3835                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     72407000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     72407000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1188957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1188957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18880.573664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18880.573664                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3497                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3497                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     55163500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     55163500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002941                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002941                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15774.521018                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15774.521018                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1177465                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1177465                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         7905                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7905                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     80132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     80132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1185370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1185370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006669                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006669                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10136.938646                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10136.938646                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     72670500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     72670500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006546                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006546                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9365.962109                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9365.962109                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4096500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4096500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3799500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3799500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       210966                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         210966                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       671826                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       671826                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  65999630726                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  65999630726                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       882792                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       882792                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.761024                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.761024                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98239.173128                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98239.173128                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       671824                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       671824                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  65327804726                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  65327804726                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.761022                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.761022                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97239.462606                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97239.462606                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.536656                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43716442                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7446348                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.870857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.536656                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985521                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985521                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105538759                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105538759                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 415011109000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25861009                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           27                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12030411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23690766                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45149988                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27649                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30372                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58021                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1015                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4264906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4264909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        225625                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25635412                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           32                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           32                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       259431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22347663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       139701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22282969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       138597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22475393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       139143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22380054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90162951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11068992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    951168768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5960576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    948367808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5913472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    956609600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5936768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    952480448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3837506432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51078238                       # Total snoops (count)
system.tol2bus.snoopTraffic                 376774336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81074160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.384794                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.624686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53891438     66.47%     66.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24954866     30.78%     97.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 863788      1.07%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 941852      1.16%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 422210      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81074160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        60065947662                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11295827294                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          71577078                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11249366576                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          71868512                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11229891858                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         131146586                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11200295417                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          72217928                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
