{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4269, "design__instance__area": 73060.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05420906841754913, "power__switching__total": 0.020123042166233063, "power__leakage__total": 1.099570226870128e-06, "power__total": 0.07433321326971054, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.31448866623242144, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.31448866623242144, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5960889728316205, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2124005476064204, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.596089, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.688854, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.5640726934089054, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.5640726934089054, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.006062484019726888, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.5714152646122286, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -97.33045223048808, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.5714152646122286, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.34302, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 80, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.571415, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 69, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.20371760410755885, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.20371760410755885, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2728823910740731, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.020815794122013, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.272882, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.372812, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 77, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": 0.5758904627287573, "clock__skew__worst_setup": 0.1997541077975517, "timing__hold__ws": -0.037723158997597366, "timing__setup__ws": -3.782545939087168, "timing__hold__tns": -0.037723158997597366, "timing__setup__tns": -111.88263787665844, "timing__hold__wns": -0.037723158997597366, "timing__setup__wns": -3.782545939087168, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.270818, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 251, "timing__setup_r2r__ws": -3.782546, "timing__setup_r2r_vio__count": 218, "design__die__bbox": "0.0 0.0 412.415 430.335", "design__core__bbox": "6.72 15.68 405.44 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177477, "design__core__area": 157861, "design__instance__count__stdcell": 4269, "design__instance__area__stdcell": 73060.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.462816, "design__instance__utilization__stdcell": 0.462816, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10840049, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 73796.8, "design__violations": 0, "design__instance__count__setup_buffer": 25, "design__instance__count__hold_buffer": 5, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2156, "route__net__special": 2, "route__drc_errors__iter:1": 721, "route__wirelength__iter:1": 85661, "route__drc_errors__iter:2": 33, "route__wirelength__iter:2": 84715, "route__drc_errors__iter:3": 8, "route__wirelength__iter:3": 84508, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84522, "route__drc_errors": 0, "route__wirelength": 84522, "route__vias": 14390, "route__vias__singlecut": 14390, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 815.71, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.30890790799670353, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.30890790799670353, "timing__hold__ws__corner:min_tt_025C_5v00": 0.593009991230348, "timing__setup__ws__corner:min_tt_025C_5v00": 2.2927362879403463, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.59301, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.791431, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.5543239357762607, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.5543239357762607, "timing__hold__ws__corner:min_ss_125C_4v50": 0.044419580382314194, "timing__setup__ws__corner:min_ss_125C_4v50": -3.3935557546802286, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -85.78503483713416, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.3935557546802286, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.337803, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 76, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.393556, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 65, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.1997541077975517, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.1997541077975517, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27081782027909007, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.050389471799169, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.270818, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.437681, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.32121028968051, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.32121028968051, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5998782751441375, "timing__setup__ws__corner:max_tt_025C_5v00": 2.1160713780166285, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.599878, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.565775, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.5758904627287573, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.5758904627287573, "timing__hold__ws__corner:max_ss_125C_4v50": -0.037723158997597366, "timing__setup__ws__corner:max_ss_125C_4v50": -3.782545939087168, "timing__hold__tns__corner:max_ss_125C_4v50": -0.037723158997597366, "timing__setup__tns__corner:max_ss_125C_4v50": -111.88263787665844, "timing__hold__wns__corner:max_ss_125C_4v50": -0.037723158997597366, "timing__setup__wns__corner:max_ss_125C_4v50": -3.782545939087168, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.349475, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 95, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.782546, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 84, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.20849378369457586, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.20849378369457586, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2754077044373062, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.9853490524634796, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.275408, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.292976, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 80, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99854, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99961, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00146244, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00124528, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000375958, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00124528, "ir__voltage__worst": 5, "ir__drop__avg": 0.000389, "ir__drop__worst": 0.00146, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}