PowerPlay Power Analyzer report for LogicalStep_top
Sat May 28 12:07:34 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. PowerPlay Power Analyzer Summary
  4. PowerPlay Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. PowerPlay Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Summary                                                          ;
+----------------------------------------+--------------------------------------------------+
; PowerPlay Power Analyzer Status        ; Successful - Sat May 28 12:07:34 2022            ;
; Quartus Prime Version                  ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition  ;
; Revision Name                          ; LogicalStep_top                                  ;
; Top-level Entity Name                  ; LogicalStep_top                                  ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M08SAE144C8G                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 178.67 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 4.50 mW                                          ;
; Core Static Thermal Power Dissipation  ; 121.13 mW                                        ;
; I/O Thermal Power Dissipation          ; 53.05 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Settings                                                                                                  ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                     ; Setting                               ; Default Value ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                                      ; Off                                   ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                                ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                                    ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                                  ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                                  ; On                                    ; On            ;
; Use Input Files                                                            ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off                                   ; Off           ;
; Device Power Characteristics                                               ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                                    ; On            ;
; Specified Junction Temperature                                             ; 25                                    ; 25            ;
; Ambient Temperature                                                        ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                                ; Off                                   ; Off           ;
; Board Temperature                                                          ; 25                                    ; 25            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                  ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                          ; Reason                      ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0]                    ; No valid clock domain found ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[1]                    ; No valid clock domain found ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2]                    ; No valid clock domain found ;
; lcd_d[0]                                                                                      ; No valid clock domain found ;
; lcd_d[1]                                                                                      ; No valid clock domain found ;
; lcd_d[2]                                                                                      ; No valid clock domain found ;
; lcd_d[3]                                                                                      ; No valid clock domain found ;
; lcd_d[4]                                                                                      ; No valid clock domain found ;
; lcd_d[5]                                                                                      ; No valid clock domain found ;
; lcd_d[6]                                                                                      ; No valid clock domain found ;
; lcd_d[7]                                                                                      ; No valid clock domain found ;
; aud_sda                                                                                       ; No valid clock domain found ;
; sd_cmd                                                                                        ; No valid clock domain found ;
; sd_dat3                                                                                       ; No valid clock domain found ;
; sd_dat0                                                                                       ; No valid clock domain found ;
; sdram_dq[0]                                                                                   ; No valid clock domain found ;
; sdram_dq[1]                                                                                   ; No valid clock domain found ;
; sdram_dq[2]                                                                                   ; No valid clock domain found ;
; sdram_dq[3]                                                                                   ; No valid clock domain found ;
; sdram_dq[4]                                                                                   ; No valid clock domain found ;
; sdram_dq[5]                                                                                   ; No valid clock domain found ;
; sdram_dq[6]                                                                                   ; No valid clock domain found ;
; sdram_dq[7]                                                                                   ; No valid clock domain found ;
; sdram_dq[8]                                                                                   ; No valid clock domain found ;
; sdram_dq[9]                                                                                   ; No valid clock domain found ;
; sdram_dq[10]                                                                                  ; No valid clock domain found ;
; sdram_dq[11]                                                                                  ; No valid clock domain found ;
; sdram_dq[12]                                                                                  ; No valid clock domain found ;
; sdram_dq[13]                                                                                  ; No valid clock domain found ;
; sdram_dq[14]                                                                                  ; No valid clock domain found ;
; sdram_dq[15]                                                                                  ; No valid clock domain found ;
; clkin_50                                                                                      ; No valid clock domain found ;
; aud_dac_lrck                                                                                  ; No valid clock domain found ;
; aud_bclk                                                                                      ; No valid clock domain found ;
; pb[1]                                                                                         ; No valid clock domain found ;
; pb[0]                                                                                         ; No valid clock domain found ;
; pb[3]                                                                                         ; No valid clock domain found ;
; pb[2]                                                                                         ; No valid clock domain found ;
; sw[7]                                                                                         ; No valid clock domain found ;
; sw[6]                                                                                         ; No valid clock domain found ;
; sw[5]                                                                                         ; No valid clock domain found ;
; sw[4]                                                                                         ; No valid clock domain found ;
; sw[3]                                                                                         ; No valid clock domain found ;
; sw[2]                                                                                         ; No valid clock domain found ;
; sw[1]                                                                                         ; No valid clock domain found ;
; sw[0]                                                                                         ; No valid clock domain found ;
; rst_n                                                                                         ; No valid clock domain found ;
; aud_adc_lrck                                                                                  ; No valid clock domain found ;
; aud_adc_dat                                                                                   ; No valid clock domain found ;
; uart_rx                                                                                       ; No valid clock domain found ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0]~clkctrl            ; No valid clock domain found ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst~clkctrl                              ; No valid clock domain found ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2]~clkctrl            ; No valid clock domain found ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[1]~clkctrl_e_aud_mclk ; No valid clock domain found ;
+-----------------------------------------------------------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------+
; Operating Conditions Used                                                ;
+---------------------------------------------+----------------------------+
; Setting                                     ; Value                      ;
+---------------------------------------------+----------------------------+
; Device power characteristics                ; Typical                    ;
;                                             ;                            ;
; Voltages                                    ;                            ;
;     VCCA                                    ; 3.00 V                     ;
;     VCC_ONE                                 ; 3.00 V                     ;
;     3.3-V LVTTL I/O Standard                ; 3.3 V                      ;
;     3.3-V LVCMOS I/O Standard               ; 3.3 V                      ;
;     3.3 V Schmitt Trigger I/O Standard      ; 3.3 V                      ;
;                                             ;                            ;
; Auto computed junction temperature          ; 28.3 degrees Celsius       ;
;     Ambient temperature                     ; 25.0 degrees Celsius       ;
;     Junction-to-Case thermal resistance     ; 10.90 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt  ;
;     Heat Sink-to-Ambient thermal resistance ; 7.20 degrees Celsius/Watt  ;
;                                             ;                            ;
; Board model used                            ; None                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                                   ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type                 ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                       ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    6.875                                                  ;
; M9K                        ; 0.21 mW                           ; 0.20 mW                     ; --                             ; 0.01 mW                       ;    0.051                                                  ;
; Embedded multiplier block  ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Embedded multiplier output ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell         ; 0.16 mW                           ; 0.13 mW                     ; --                             ; 0.04 mW                       ;    0.118                                                  ;
; Clock control block        ; 0.83 mW                           ; 0.00 mW                     ; --                             ; 0.83 mW                       ;    6.667                                                  ;
; Register cell              ; 0.58 mW                           ; 0.37 mW                     ; --                             ; 0.21 mW                       ;    0.176                                                  ;
; I/O register               ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                        ; 5.53 mW                           ; 0.31 mW                     ; 5.22 mW                        ; 0.00 mW                       ;    0.275                                                  ;
; Voltage Regulator          ; 3.46 mW                           ; 2.70 mW                     ; 0.76 mW                        ; --                            ; --                                                        ;
+----------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |LogicalStep_top                                                                                                                         ; 10.79 mW (9.56 mW)                   ; 3.71 mW (3.01 mW)               ; 5.98 mW (5.98 mW)                 ; 1.09 mW (0.57 mW)                 ; |LogicalStep_top                                                                                                                                                                                                                                                                                                                                                                                  ;
;     |sld_signaltap:Lab1                                                                                                                  ; 0.86 mW (0.00 mW)                    ; 0.48 mW (0.00 mW)               ; --                                ; 0.38 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1                                                                                                                                                                                                                                                                                                                                                               ;
;         |sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                                                                                                                                                                                                                                                        ;
;         |sld_signaltap_impl:sld_signaltap_body                                                                                           ; 0.86 mW (0.00 mW)                    ; 0.48 mW (0.00 mW)               ; --                                ; 0.38 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                         ;
;             |sld_signaltap_implb:sld_signaltap_body                                                                                      ; 0.86 mW (0.33 mW)                    ; 0.48 mW (0.04 mW)               ; --                                ; 0.38 mW (0.29 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                  ;
;                 |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                        ; 0.12 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                 ;
;                     |lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                       ;
;                         |cntr_vqh:auto_generated                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated                                                                                                               ;
;                     |lpm_shiftreg:info_data_shift_out                                                                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                ;
;                     |lpm_shiftreg:ram_data_shift_out                                                                                     ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                 ;
;                     |lpm_counter:read_pointer_counter                                                                                    ; 0.03 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                ;
;                         |cntr_cki:auto_generated                                                                                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                                                                        ;
;                     |lpm_counter:status_advance_pointer_counter                                                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                      ;
;                         |cntr_6rh:auto_generated                                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                                                                              ;
;                     |lpm_shiftreg:status_data_shift_out                                                                                  ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                              ;
;                     |lpm_counter:status_read_pointer_counter                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                         ;
;                         |cntr_odi:auto_generated                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                 ;
;                 |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                          ; 0.05 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                   ;
;                     |lpm_mux:mux                                                                                                         ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                       ;
;                         |mux_j7c:auto_generated                                                                                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                                                                                ;
;                     |lpm_decode:wdecoder                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                               ;
;                         |decode_3af:auto_generated                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                     ;
;                 |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                         ; 0.20 mW (0.00 mW)                    ; 0.20 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                  ;
;                     |altsyncram_gb14:auto_generated                                                                                      ; 0.20 mW (0.20 mW)                    ; 0.20 mW (0.20 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated                                                                                                                                                                                                   ;
;                 |serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                 ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                          ;
;                 |sld_rom_sr:crc_rom_sr                                                                                                   ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                            ;
;                 |sld_ela_control:ela_control                                                                                             ; 0.07 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                      ;
;                     |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                              ; 0.05 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                               ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                          ;
;                         |sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                                                                                ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                          ;
;                             |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                          ;
;                         |lpm_shiftreg:trigger_condition_deserialize                                                                      ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                    ;
;                     |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                       ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                        ;
;                         |lpm_shiftreg:trigger_config_deserialize                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                ;
;                     |lpm_shiftreg:trigger_config_deserialize                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                              ;
;                 |lpm_shiftreg:segment_offset_config_deserialize                                                                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                   ;
;                 |sld_buffer_manager:sld_buffer_manager_inst                                                                              ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                       ;
;                 |lpm_shiftreg:status_register                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                     ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                   ;
;     |sld_hub:auto_hub                                                                                                                    ; 0.20 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                 ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 0.20 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                 ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 0.20 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                              ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 0.20 mW (0.01 mW)                    ; 0.12 mW (0.01 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                          ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 0.19 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                              ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 0.19 mW (0.14 mW)                    ; 0.11 mW (0.09 mW)               ; --                                ; 0.08 mW (0.06 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                 ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                         ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                       ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                                                           ;
;     |QD1:u0                                                                                                                              ; 0.17 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0                                                                                                                                                                                                                                                                                                                                                                           ;
;         |QD1_altpll_0:altpll_0                                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                     ;
;             |QD1_altpll_0_altpll_5ag2:sd1                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1                                                                                                                                                                                                                                                                                                                        ;
;             |QD1_altpll_0_stdsync_sv6:stdsync2                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                   ;
;         |QD1_Audio:audio                                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio                                                                                                                                                                                                                                                                                                                                                           ;
;             |altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                           ;
;             |altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                                     ;
;                 |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                                      ;
;                     |scfifo:Sync_FIFO                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                     ;
;                         |scfifo_ff31:auto_generated                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                                          ;
;                             |a_dpfifo_2731:dpfifo                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                                     ;
;                                 |altsyncram_18b1:FIFOram                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                                             ;
;                                 |cntr_lka:rd_ptr_msb                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                 ;
;                                 |cntr_2l6:usedw_counter                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                              ;
;                                 |cntr_mka:wr_ptr                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                     ;
;                 |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                                     ;
;                     |scfifo:Sync_FIFO                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                    ;
;                         |scfifo_ff31:auto_generated                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                                         ;
;                             |a_dpfifo_2731:dpfifo                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                                    ;
;                                 |altsyncram_18b1:FIFOram                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                                            ;
;                                 |cntr_lka:rd_ptr_msb                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                ;
;                                 |cntr_2l6:usedw_counter                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                             ;
;                                 |cntr_mka:wr_ptr                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                    ;
;                 |altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                                   ;
;             |altera_up_audio_out_serializer:Audio_Out_Serializer                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                       ;
;                 |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                       ;
;                     |scfifo:Sync_FIFO                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                      ;
;                         |scfifo_ff31:auto_generated                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                                           ;
;                             |a_dpfifo_2731:dpfifo                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                                      ;
;                                 |altsyncram_18b1:FIFOram                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                                              ;
;                                 |cntr_lka:rd_ptr_msb                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                  ;
;                                 |cntr_2l6:usedw_counter                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                               ;
;                                 |cntr_mka:wr_ptr                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                      ;
;                 |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                      ;
;                     |scfifo:Sync_FIFO                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                     ;
;                         |scfifo_ff31:auto_generated                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                                          ;
;                             |a_dpfifo_2731:dpfifo                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                                     ;
;                                 |altsyncram_18b1:FIFOram                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                                             ;
;                                 |cntr_lka:rd_ptr_msb                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                 ;
;                                 |cntr_2l6:usedw_counter                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                              ;
;                                 |cntr_mka:wr_ptr                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                     ;
;             |altera_up_clock_edge:Bit_Clock_Edges                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                      ;
;             |altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                           ;
;         |QD1_audio_i2c_config:audio_i2c_config                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                                   ;
;             |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                                   ;
;                 |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                                        ;
;                 |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                                      ;
;             |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                                     ;
;                 |altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                                        ;
;         |QD1_button_pio:button_pio                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_button_pio:button_pio                                                                                                                                                                                                                                                                                                                                                 ;
;         |egm:egm                                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|egm:egm                                                                                                                                                                                                                                                                                                                                                                   ;
;             |LogicalStep_latency_tracker:b2v_inst4                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4                                                                                                                                                                                                                                                                                                                             ;
;             |LogicalStep_pulse_generator:b2v_inst5                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5                                                                                                                                                                                                                                                                                                                             ;
;         |QD1_jtag_uart_0:jtag_uart_0                                                                                                     ; 0.05 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                               ;
;             |alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic                                                                         ; 0.05 mW (0.05 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ;
;                 |altera_sld_agent_endpoint:inst                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst                                                                                                                                                                                                                                                            ;
;             |QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                         ;
;                 |scfifo:rfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                            ;
;                     |scfifo_9621:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                 ;
;                         |a_dpfifo_bb01:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                            ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                    ;
;                                 |cntr_337:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                               ;
;                             |altsyncram_dtn1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                    ;
;                             |cntr_n2b:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                      ;
;                             |cntr_n2b:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                            ;
;             |QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                         ;
;                 |scfifo:wfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                            ;
;                     |scfifo_9621:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                 ;
;                         |a_dpfifo_bb01:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                            ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                    ;
;                                 |cntr_337:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                               ;
;                             |altsyncram_dtn1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                    ;
;                             |cntr_n2b:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                      ;
;                             |cntr_n2b:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                            ;
;         |QD1_lcd_display:lcd_display                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_lcd_display:lcd_display                                                                                                                                                                                                                                                                                                                                               ;
;         |QD1_led_pio:led_pio                                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                       ;
;         |QD1_mm_interconnect_0:mm_interconnect_0                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:audio_avalon_audio_slave_agent                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent                                                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent                                                                                                                                                                                                                                                           ;
;             |altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator                                                                                                                                                                                                                                                 ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                         ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008                                                                                                                                                                                                                                                                 ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                                                                                                                                     ;
;             |QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:button_pio_s1_agent                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:button_pio_s1_translator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                                           ;
;             |QD1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ;
;             |QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ;
;             |QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                                     ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ;
;             |QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008                                                                                                                                                                                                                                                                                     ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:egm_avalon_egm_slave_agent                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent                                                                                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_translator:egm_avalon_egm_slave_translator                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:lcd_display_control_slave_agent                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:lcd_display_control_slave_translator                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:led_pio_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                                                                        ;
;             |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_translator:led_pio_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                            ;
;             |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_agent:response_out_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent                                                                                                                                                                                                                                                                                   ;
;             |altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_slave_translator:response_out_s1_translator                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator                                                                                                                                                                                                                                                                         ;
;             |QD1_mm_interconnect_0_router:router                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ;
;             |QD1_mm_interconnect_0_router_001:router_001                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_002                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_003                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_004                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_005                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_006                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_007                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_008                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_009:router_009                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_010:router_010                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_011                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_012                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_013                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_014                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_015                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_016                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_017                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_018                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_018                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_router_002:router_019                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_019                                                                                                                                                                                                                                                                                       ;
;             |QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                                                 ;
;             |QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                                                                                                                                                 ;
;             |QD1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ;
;             |QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:sdram_0_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                                                                                        ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_burst_adapter:sdram_0_s1_burst_adapter                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_agent:spi_master_s1_agent                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:spi_master_s1_translator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:stimulus_in_s1_agent                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent                                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_translator:stimulus_in_s1_translator                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_agent:switch_pio_s1_agent                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ;
;             |altera_merlin_slave_translator:switch_pio_s1_translator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                        ;
;             |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                              ;
;             |altera_merlin_slave_agent:system_timer_s1_agent                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent                                                                                                                                                                                                                                                                                   ;
;             |altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_slave_translator:system_timer_s1_translator                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_agent:timer_0_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                        ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_slave_translator:timer_0_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                              ;
;             |altera_merlin_slave_agent:uart_s1_agent                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                                                                                                                                           ;
;             |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_translator:uart_s1_translator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                 ;
;         |QD1_nios2_gen2_0:nios2_gen2_0                                                                                                   ; 0.12 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                             ;
;             |QD1_nios2_gen2_0_cpu:cpu                                                                                                    ; 0.12 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ;
;                 |QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                           ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ;
;                         |altsyncram_vhc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                  ;
;                 |QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                   ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                         ;
;                         |altsyncram_aoe1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                          ;
;                 |QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                     ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                           ;
;                         |altsyncram_ltb1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated                                                                                                                                                                                            ;
;                 |QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                               ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                     ;
;                         |altsyncram_hec1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                      ;
;                 |QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                   ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                         ;
;                         |altsyncram_2uc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                          ;
;                 |QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                     ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                           ;
;                         |altsyncram_rkc1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated                                                                                                                                                                                            ;
;                 |QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                   ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                         ;
;                         |altsyncram_5tb1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                          ;
;                 |QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                   ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                         ;
;                         |altsyncram_5tb1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                          ;
;                 |QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                  ;
;                     |altera_mult_add:the_altmult_add_p1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                               ;
;                         |altera_mult_add_bbo2:auto_generated                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                           ;
;                             |altera_mult_add_rtl:altera_mult_add_rtl1                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                  ;
;                                 |ama_data_split_reg_ext_function:dataa_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                      ;
;                                 |ama_data_split_reg_ext_function:datab_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                      ;
;                                 |ama_data_split_reg_ext_function:datac_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split                                                                                      ;
;                                 |ama_adder_function:final_adder_block                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                                                             ;
;                                 |ama_multiplier_function:multiplier_block                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                         ;
;                                     |lpm_mult:Mult0                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                          ;
;                                         |mult_9401:auto_generated                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                 ;
;                                     |ama_register_function:multiplier_register_block_0                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                       ;
;                                 |ama_preadder_function:preadder_block                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block                                                                                             ;
;                                     |ama_adder_function:preadder_adder_0                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0                                                         ;
;                                     |ama_adder_function:preadder_adder_1                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1                                                         ;
;                                     |ama_adder_function:preadder_adder_2                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2                                                         ;
;                                     |ama_adder_function:preadder_adder_3                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3                                                         ;
;                     |altera_mult_add:the_altmult_add_p2                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                               ;
;                         |altera_mult_add_bbo2:auto_generated                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                           ;
;                             |altera_mult_add_rtl:altera_mult_add_rtl1                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                  ;
;                                 |ama_data_split_reg_ext_function:dataa_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                      ;
;                                 |ama_data_split_reg_ext_function:datab_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                      ;
;                                 |ama_data_split_reg_ext_function:datac_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split                                                                                      ;
;                                 |ama_adder_function:final_adder_block                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                                                             ;
;                                 |ama_multiplier_function:multiplier_block                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                         ;
;                                     |lpm_mult:Mult0                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                          ;
;                                         |mult_9b01:auto_generated                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                 ;
;                                     |ama_register_function:multiplier_register_block_0                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                       ;
;                                 |ama_preadder_function:preadder_block                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block                                                                                             ;
;                                     |ama_adder_function:preadder_adder_0                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0                                                         ;
;                                     |ama_adder_function:preadder_adder_1                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1                                                         ;
;                                     |ama_adder_function:preadder_adder_2                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2                                                         ;
;                                     |ama_adder_function:preadder_adder_3                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3                                                         ;
;                     |altera_mult_add:the_altmult_add_p3                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                               ;
;                         |altera_mult_add_bbo2:auto_generated                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                           ;
;                             |altera_mult_add_rtl:altera_mult_add_rtl1                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                  ;
;                                 |ama_data_split_reg_ext_function:dataa_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                      ;
;                                 |ama_data_split_reg_ext_function:datab_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                      ;
;                                 |ama_data_split_reg_ext_function:datac_split                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split                                                                                      ;
;                                 |ama_adder_function:final_adder_block                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                                                             ;
;                                 |ama_multiplier_function:multiplier_block                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                         ;
;                                     |lpm_mult:Mult0                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                          ;
;                                         |mult_9b01:auto_generated                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                 ;
;                                     |ama_register_function:multiplier_register_block_0                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                       ;
;                                 |ama_preadder_function:preadder_block                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block                                                                                             ;
;                                     |ama_adder_function:preadder_adder_0                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0                                                         ;
;                                     |ama_adder_function:preadder_adder_1                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1                                                         ;
;                                     |ama_adder_function:preadder_adder_2                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2                                                         ;
;                                     |ama_adder_function:preadder_adder_3                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3                                                         ;
;                 |QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci                                                       ; 0.11 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                  ;
;                     |QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper                               ; 0.08 mW (0.00 mW)                    ; 0.05 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ;
;                         |sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy                                                                                                ;
;                             |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                               ;
;                                 |sld_jtag_endpoint_adapter:jtag_signal_adapter                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter ;
;                         |QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk                                                                        ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer3                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                   ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer4                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                   ;
;                         |QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck                                   ; 0.07 mW (0.07 mW)                    ; 0.05 mW (0.04 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck                                                                              ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer1                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                         ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer2                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                         ;
;                     |QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ;
;                     |QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break                                       ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ;
;                     |QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ;
;                     |QD1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_dtrace                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                                                  ;
;                     |QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                                                      ;
;                     |QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem                                             ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ;
;                         |QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram                                                                                             ;
;                             |altsyncram:the_altsyncram                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                   ;
;                                 |altsyncram_qk21:auto_generated                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                                    ;
;         |QD1_response_out:response_out                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_response_out:response_out                                                                                                                                                                                                                                                                                                                                             ;
;         |altera_reset_controller:rst_controller                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                         ;
;         |altera_reset_controller:rst_controller_001                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                ;
;         |QD1_sdram_0:sdram_0                                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0                                                                                                                                                                                                                                                                                                                                                       ;
;             |QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module                                                                                                                                                                                                                                                                                     ;
;         |dual7segment:seven_seg_pio                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|dual7segment:seven_seg_pio                                                                                                                                                                                                                                                                                                                                                ;
;         |spi_master_if:spi_master                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master                                                                                                                                                                                                                                                                                                                                                  ;
;             |spi_master_core:inst_spi                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi                                                                                                                                                                                                                                                                                                                         ;
;         |QD1_stimulus_in:stimulus_in                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_stimulus_in:stimulus_in                                                                                                                                                                                                                                                                                                                                               ;
;         |QD1_switch_pio:switch_pio                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_switch_pio:switch_pio                                                                                                                                                                                                                                                                                                                                                 ;
;         |QD1_system_timer:system_timer                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_system_timer:system_timer                                                                                                                                                                                                                                                                                                                                             ;
;         |QD1_system_timer:timer_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_system_timer:timer_0                                                                                                                                                                                                                                                                                                                                                  ;
;         |QD1_uart:uart                                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_uart:uart                                                                                                                                                                                                                                                                                                                                                             ;
;             |QD1_uart_regs:the_QD1_uart_regs                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs                                                                                                                                                                                                                                                                                                                             ;
;             |QD1_uart_rx:the_QD1_uart_rx                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx                                                                                                                                                                                                                                                                                                                                 ;
;                 |altera_std_synchronizer:the_altera_std_synchronizer                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                             ;
;             |QD1_uart_tx:the_QD1_uart_tx                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                 ;
+---------------------+-----------------------+--------------------------+
; Clock Domain        ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+---------------------+-----------------------+--------------------------+
; altera_reserved_tck ; 10.00                 ; 1.78                     ;
; No clock domain     ; 0.00                  ; 0.02                     ;
+---------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO          ; 16.40 mA                ; 0.09 mA                   ; 16.31 mA                 ; 16.40 mA                         ;
; VCCA           ; 3.03 mA                 ; 0.00 mA                   ; 3.03 mA                  ; 3.03 mA                          ;
; VCC_ONE        ; 38.85 mA                ; 1.50 mA                   ; 37.35 mA                 ; 38.85 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 3.3V          ; 1.73 mA             ; 0.00 mA               ; 1.73 mA              ;
; 1B       ; 3.3V          ; 1.85 mA             ; 0.09 mA               ; 1.76 mA              ;
; 2        ; 3.3V          ; 1.72 mA             ; 0.00 mA               ; 1.72 mA              ;
; 3        ; 3.3V          ; 1.96 mA             ; 0.00 mA               ; 1.96 mA              ;
; 4        ; 3.3V          ; 1.72 mA             ; 0.00 mA               ; 1.72 mA              ;
; 5        ; 3.3V          ; 1.80 mA             ; 0.00 mA               ; 1.80 mA              ;
; 6        ; 3.3V          ; 1.93 mA             ; 0.00 mA               ; 1.93 mA              ;
; 7        ; 3.3V          ; 1.77 mA             ; 0.00 mA               ; 1.77 mA              ;
; 8        ; 3.3V          ; 1.92 mA             ; 0.00 mA               ; 1.92 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 3.3V          ; 16.40 mA                ; 0.09 mA                   ; 16.31 mA                 ; 16.40 mA                         ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                           ;
+----------------------------------------------------------------------------------------+---------------+------------+---------------+---------------+
; Data Source                                                                            ; Total         ; Pin        ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+---------------+------------+---------------+---------------+
; Simulation (from file)                                                                 ;               ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)      ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)      ; 0 (0.0%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;               ;            ;               ;               ;
; Node, entity or clock assignment                                                       ;               ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 3 (0.0%)      ; 1 (0.8%)   ; 0 (0.0%)      ; 2 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 7 (0.1%)      ; 1 (0.8%)   ; 0 (0.0%)      ; 6 (0.1%)      ;
;                                                                                        ;               ;            ;               ;               ;
; Vectorless estimation                                                                  ;               ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 12549 (99.6%) ; 79 (61.7%) ; 4611 (100.0%) ; 7859 (99.9%)  ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 250 (2.0%)    ; 5 (3.9%)   ; 88 (1.9%)     ; 157 (2.0%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 12545 (99.5%) ; 79 (61.7%) ; 4611 (100.0%) ; 7855 (99.9%)  ;
;                                                                                        ;               ;            ;               ;               ;
; Default assignment                                                                     ;               ;            ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 2 (0.0%)      ; 2 (1.6%)   ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 51 (0.4%)     ; 48 (37.5%) ; 0 (0.0%)      ; 3 (0.0%)      ;
;                                                                                        ;               ;            ;               ;               ;
; Assumed 0                                                                              ;               ;            ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 49 (0.4%)     ; 46 (35.9%) ; 0 (0.0%)      ; 3 (0.0%)      ;
+----------------------------------------------------------------------------------------+---------------+------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------+
; PowerPlay Power Analyzer Messages ;
+-----------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime PowerPlay Power Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sat May 28 12:07:25 2022
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep -c LogicalStep_top
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'QD1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clkin_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_tag_field[13] is being clocked by clkin_50
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.142 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 178.67 mW
Info: Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Sat May 28 12:07:34 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:13


