# Lab 3

## Part 1, Gated SR Latch


<img width="434" height="273" alt="gatedsrlatchls" src="https://github.com/user-attachments/assets/bafc36e0-386a-41ad-9fef-89bb23ddbf73" />

Logisim circuit of a gated SR latch

<img width="600" height="435" alt="gatedsrlatch" src="https://github.com/user-attachments/assets/e57dec42-2d6f-4f4b-80ca-208395d16949" />

RTL view 



## Part 2, Gated D Latch

Truth table
| CLK | D | ~D | S  R | Q  ~Q |
|-----|---|----|------|-------|
| 0   | X | ~X | 0  0 | Q  ~Q |
| 1   | 0 | 1  | 0  1 | 0   1 |
| 1   | 1 | 0  | 1  0 | 1   0 |


