SHORT Memory load bandwidth in MBytes/s

EVENTSET
FIXC0 INSTR_RETIRED_ANY
FIXC1 CPU_CLK_UNHALTED_CORE
FIXC2 CPU_CLK_UNHALTED_REF
PMC0  LONGEST_LAT_CACHE_MISS

METRICS
Runtime (RDTSC) [s] time
Runtime unhalted [s] FIXC1*inverseClock
Clock [MHz]  1.E-06*(FIXC1/FIXC2)/inverseClock
CPI  FIXC1/FIXC0
Memory read bandwidth [MBytes/s] 1.0E-06*(PMC0)*64.0/time
Memory read data volume [GBytes] 1.0E-09*(PMC0)*64.0

LONG
Formulas:
Memory read bandwidth [MBytes/s] = 1.0E-06*(LONGEST_LAT_CACHE_MISS)*64/time
Memory read data volume [GBytes] = 1.0E-09*(LONGEST_LAT_CACHE_MISS)*64
-
Profiling group to measure L2 to MEM load cache bandwidth. The bandwidth is computed by the
number of cacheline allocated in the L2 cache. Since there is no possibility to retrieve
the evicted cache lines, this group measures only the load cache bandwidth.
The group also output totally loaded data volume transfered between memory and L2.

