--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml hormiga.twx hormiga.ncd -o hormiga.twr hormiga.pcf -ucf
hormiga_pines.ucf

Design file:              hormiga.ncd
Physical constraint file: hormiga.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ant_der     |    0.737(R)|    0.503(R)|clk_BUFGP         |   0.000|
ant_izq     |    0.106(R)|    1.008(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    8.522(R)|clk_BUFGP         |   0.000|
an<1>       |    7.958(R)|clk_BUFGP         |   0.000|
an<2>       |    8.466(R)|clk_BUFGP         |   0.000|
an<3>       |    8.140(R)|clk_BUFGP         |   0.000|
izq_ad      |    8.438(R)|clk_BUFGP         |   0.000|
izq_at      |    8.504(R)|clk_BUFGP         |   0.000|
led<0>      |   11.987(R)|clk_BUFGP         |   0.000|
led<1>      |   12.700(R)|clk_BUFGP         |   0.000|
led<2>      |   12.152(R)|clk_BUFGP         |   0.000|
led<3>      |   12.032(R)|clk_BUFGP         |   0.000|
led<4>      |   11.745(R)|clk_BUFGP         |   0.000|
led<5>      |   11.555(R)|clk_BUFGP         |   0.000|
led<6>      |   12.446(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock en to Pad
------------+------------+---------------------------------------------------------+--------+
            | clk (edge) |                                                         | Clock  |
Destination |   to PAD   |Internal Clock(s)                                        | Phase  |
------------+------------+---------------------------------------------------------+--------+
der_pwm     |    8.465(F)|Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000|   0.000|
izq_pwm     |    8.645(F)|Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000|   0.000|
------------+------------+---------------------------------------------------------+--------+

Clock rst to Pad
------------+------------+---------------------------------------------------------+--------+
            | clk (edge) |                                                         | Clock  |
Destination |   to PAD   |Internal Clock(s)                                        | Phase  |
------------+------------+---------------------------------------------------------+--------+
der_pwm     |    9.571(F)|Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000|   0.000|
izq_pwm     |    9.751(F)|Inst_controlador_derecha/Inst_Comparador_8bits/pwm_or0000|   0.000|
------------+------------+---------------------------------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.538|         |         |         |
en             |    2.877|    2.877|         |         |
rst            |    3.432|    3.432|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.666|         |
en             |         |         |    1.067|    1.067|
rst            |         |         |    1.846|    1.846|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.666|         |
en             |         |         |    0.183|    0.183|
rst            |         |         |    0.962|    0.962|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ant_der        |led_der        |    5.465|
ant_izq        |led_izq        |    6.544|
---------------+---------------+---------+


Analysis completed Wed Dec 10 17:24:40 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



