
STM32_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006928  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004f0c  080069e8  080069e8  000169e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8f4  0800b8f4  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  0800b8f4  0800b8f4  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b8f4  0800b8f4  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8f4  0800b8f4  0001b8f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b8f8  0800b8f8  0001b8f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  0800b8fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000069c  20000018  0800b914  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006b4  0800b914  000206b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_line   000136ff  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000152c4  00000000  00000000  0003373f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000343a  00000000  00000000  00048a03  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001358  00000000  00000000  0004be40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00056540  00000000  00000000  0004d198  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001160  00000000  00000000  000a36d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00010ad4  00000000  00000000  000a4838  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b530c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004314  00000000  00000000  000b5388  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080069d0 	.word	0x080069d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	080069d0 	.word	0x080069d0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000220:	480d      	ldr	r0, [pc, #52]	; (8000258 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000222:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000224:	480d      	ldr	r0, [pc, #52]	; (800025c <LoopForever+0x6>)
  ldr r1, =_edata
 8000226:	490e      	ldr	r1, [pc, #56]	; (8000260 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000228:	4a0e      	ldr	r2, [pc, #56]	; (8000264 <LoopForever+0xe>)
  movs r3, #0
 800022a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800022c:	e002      	b.n	8000234 <LoopCopyDataInit>

0800022e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800022e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000232:	3304      	adds	r3, #4

08000234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000238:	d3f9      	bcc.n	800022e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800023a:	4a0b      	ldr	r2, [pc, #44]	; (8000268 <LoopForever+0x12>)
  ldr r4, =_ebss
 800023c:	4c0b      	ldr	r4, [pc, #44]	; (800026c <LoopForever+0x16>)
  movs r3, #0
 800023e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000240:	e001      	b.n	8000246 <LoopFillZerobss>

08000242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000244:	3204      	adds	r2, #4

08000246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000248:	d3fb      	bcc.n	8000242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800024a:	f002 fc41 	bl	8002ad0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800024e:	f006 fb93 	bl	8006978 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000252:	f001 fa93 	bl	800177c <main>

08000256 <LoopForever>:

LoopForever:
    b LoopForever
 8000256:	e7fe      	b.n	8000256 <LoopForever>
  ldr   r0, =_estack
 8000258:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800025c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000260:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000264:	0800b8fc 	.word	0x0800b8fc
  ldr r2, =_sbss
 8000268:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800026c:	200006b4 	.word	0x200006b4

08000270 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000270:	e7fe      	b.n	8000270 <DMA1_Channel1_IRQHandler>
	...

08000274 <ah_draw_time>:
//=================================================

// Home screen actions
//------------------------------------
void ah_draw_time()
{  
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
    uint8_t fhd = 1;
 800027a:	1dfb      	adds	r3, r7, #7
 800027c:	2201      	movs	r2, #1
 800027e:	701a      	strb	r2, [r3, #0]
    uint8_t shd = 1;
 8000280:	1dbb      	adds	r3, r7, #6
 8000282:	2201      	movs	r2, #1
 8000284:	701a      	strb	r2, [r3, #0]
    uint8_t fmd = 2;
 8000286:	1d7b      	adds	r3, r7, #5
 8000288:	2202      	movs	r2, #2
 800028a:	701a      	strb	r2, [r3, #0]
    uint8_t smd = 3;
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	2203      	movs	r2, #3
 8000290:	701a      	strb	r2, [r3, #0]
    
    // GET TIME FROM RTC, safe time in given variables or change
    
    st7565_drawfhd(fhd, LCD_Buffer);
 8000292:	4a14      	ldr	r2, [pc, #80]	; (80002e4 <ah_draw_time+0x70>)
 8000294:	1dfb      	adds	r3, r7, #7
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	0011      	movs	r1, r2
 800029a:	0018      	movs	r0, r3
 800029c:	f000 fe58 	bl	8000f50 <st7565_drawfhd>
    st7565_drawshd(shd, LCD_Buffer);
 80002a0:	4a10      	ldr	r2, [pc, #64]	; (80002e4 <ah_draw_time+0x70>)
 80002a2:	1dbb      	adds	r3, r7, #6
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	0011      	movs	r1, r2
 80002a8:	0018      	movs	r0, r3
 80002aa:	f000 fe95 	bl	8000fd8 <st7565_drawshd>
    st7565_drawdts(LCD_Buffer);
 80002ae:	4b0d      	ldr	r3, [pc, #52]	; (80002e4 <ah_draw_time+0x70>)
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 ff49 	bl	8001148 <st7565_drawdts>
    st7565_drawfmd(fmd, LCD_Buffer);
 80002b6:	4a0b      	ldr	r2, [pc, #44]	; (80002e4 <ah_draw_time+0x70>)
 80002b8:	1d7b      	adds	r3, r7, #5
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	0011      	movs	r1, r2
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 ff5a 	bl	8001178 <st7565_drawfmd>
    st7565_drawsmd(smd, LCD_Buffer);
 80002c4:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <ah_draw_time+0x70>)
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	0011      	movs	r1, r2
 80002cc:	0018      	movs	r0, r3
 80002ce:	f000 ffc9 	bl	8001264 <st7565_drawsmd>
	st7565_write_buffer(LCD_Buffer);
 80002d2:	4b04      	ldr	r3, [pc, #16]	; (80002e4 <ah_draw_time+0x70>)
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 fb69 	bl	80009ac <st7565_write_buffer>

}    
 80002da:	46c0      	nop			; (mov r8, r8)
 80002dc:	46bd      	mov	sp, r7
 80002de:	b002      	add	sp, #8
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)
 80002e4:	200000cc 	.word	0x200000cc

080002e8 <ah_draw_date>:

void ah_draw_date()
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
    //void st7565_drawdate(LCD_Buffer);
}
 80002ec:	46c0      	nop			; (mov r8, r8)
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <ah_draw_sensor>:

void ah_draw_sensor()
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
// Draw the temperature
    uint8_t temp[]= "18";   // Should be changed to read from sensor here
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	4a15      	ldr	r2, [pc, #84]	; (8000354 <ah_draw_sensor+0x60>)
 80002fe:	8811      	ldrh	r1, [r2, #0]
 8000300:	8019      	strh	r1, [r3, #0]
 8000302:	7892      	ldrb	r2, [r2, #2]
 8000304:	709a      	strb	r2, [r3, #2]
    st7565_drawtempsymbol(LCD_Buffer);
 8000306:	4b14      	ldr	r3, [pc, #80]	; (8000358 <ah_draw_sensor+0x64>)
 8000308:	0018      	movs	r0, r3
 800030a:	f001 f863 	bl	80013d4 <st7565_drawtempsymbol>
    st7565_drawtemp(temp , LCD_Buffer);
 800030e:	4a12      	ldr	r2, [pc, #72]	; (8000358 <ah_draw_sensor+0x64>)
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	0011      	movs	r1, r2
 8000314:	0018      	movs	r0, r3
 8000316:	f001 f875 	bl	8001404 <st7565_drawtemp>
	st7565_write_buffer(LCD_Buffer);
 800031a:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <ah_draw_sensor+0x64>)
 800031c:	0018      	movs	r0, r3
 800031e:	f000 fb45 	bl	80009ac <st7565_write_buffer>


// Draw the humidity
    uint8_t hum[] = "57";   // Should be changed to read from sensor here
 8000322:	003b      	movs	r3, r7
 8000324:	4a0d      	ldr	r2, [pc, #52]	; (800035c <ah_draw_sensor+0x68>)
 8000326:	8811      	ldrh	r1, [r2, #0]
 8000328:	8019      	strh	r1, [r3, #0]
 800032a:	7892      	ldrb	r2, [r2, #2]
 800032c:	709a      	strb	r2, [r3, #2]
    st7565_drawhumidsymbol(LCD_Buffer);
 800032e:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <ah_draw_sensor+0x64>)
 8000330:	0018      	movs	r0, r3
 8000332:	f001 f885 	bl	8001440 <st7565_drawhumidsymbol>
    st7565_drawhumid(hum, LCD_Buffer);
 8000336:	4a08      	ldr	r2, [pc, #32]	; (8000358 <ah_draw_sensor+0x64>)
 8000338:	003b      	movs	r3, r7
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f001 f897 	bl	8001470 <st7565_drawhumid>
	st7565_write_buffer(LCD_Buffer);
 8000342:	4b05      	ldr	r3, [pc, #20]	; (8000358 <ah_draw_sensor+0x64>)
 8000344:	0018      	movs	r0, r3
 8000346:	f000 fb31 	bl	80009ac <st7565_write_buffer>

}
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	46bd      	mov	sp, r7
 800034e:	b002      	add	sp, #8
 8000350:	bd80      	pop	{r7, pc}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	080069e8 	.word	0x080069e8
 8000358:	200000cc 	.word	0x200000cc
 800035c:	080069ec 	.word	0x080069ec

08000360 <ah_draw_snooze>:

void ah_draw_snooze()
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
// Draw snooze symbol
   st7565_drawsnsymbol(LCD_Buffer);
 8000364:	4b05      	ldr	r3, [pc, #20]	; (800037c <ah_draw_snooze+0x1c>)
 8000366:	0018      	movs	r0, r3
 8000368:	f001 f8b2 	bl	80014d0 <st7565_drawsnsymbol>
	st7565_write_buffer(LCD_Buffer);
 800036c:	4b03      	ldr	r3, [pc, #12]	; (800037c <ah_draw_snooze+0x1c>)
 800036e:	0018      	movs	r0, r3
 8000370:	f000 fb1c 	bl	80009ac <st7565_write_buffer>

}
 8000374:	46c0      	nop			; (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	200000cc 	.word	0x200000cc

08000380 <ah_draw_alarm>:

void ah_draw_alarm()
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
// Draw alarm symbol
   st7565_drawalarmsymbol(LCD_Buffer);
 8000384:	4b05      	ldr	r3, [pc, #20]	; (800039c <ah_draw_alarm+0x1c>)
 8000386:	0018      	movs	r0, r3
 8000388:	f001 f88a 	bl	80014a0 <st7565_drawalarmsymbol>
   st7565_write_buffer(LCD_Buffer);
 800038c:	4b03      	ldr	r3, [pc, #12]	; (800039c <ah_draw_alarm+0x1c>)
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fb0c 	bl	80009ac <st7565_write_buffer>

}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	200000cc 	.word	0x200000cc

080003a0 <ah_draw_cursor>:


// Menu screen actions
//------------------------------------
void ah_draw_cursor(uint8_t position)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	0002      	movs	r2, r0
 80003a8:	1dfb      	adds	r3, r7, #7
 80003aa:	701a      	strb	r2, [r3, #0]
	st7565_drawcursor(LCD_Buffer, position);
 80003ac:	1dfb      	adds	r3, r7, #7
 80003ae:	781a      	ldrb	r2, [r3, #0]
 80003b0:	4b04      	ldr	r3, [pc, #16]	; (80003c4 <ah_draw_cursor+0x24>)
 80003b2:	0011      	movs	r1, r2
 80003b4:	0018      	movs	r0, r3
 80003b6:	f001 f8a3 	bl	8001500 <st7565_drawcursor>

}
 80003ba:	46c0      	nop			; (mov r8, r8)
 80003bc:	46bd      	mov	sp, r7
 80003be:	b002      	add	sp, #8
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	200000cc 	.word	0x200000cc

080003c8 <ah_menu>:

void ah_menu(menu_t type)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	0002      	movs	r2, r0
 80003d0:	1dfb      	adds	r3, r7, #7
 80003d2:	701a      	strb	r2, [r3, #0]
	st7565_drawmenu(LCD_Buffer, type);
 80003d4:	1dfb      	adds	r3, r7, #7
 80003d6:	781a      	ldrb	r2, [r3, #0]
 80003d8:	4b04      	ldr	r3, [pc, #16]	; (80003ec <ah_menu+0x24>)
 80003da:	0011      	movs	r1, r2
 80003dc:	0018      	movs	r0, r3
 80003de:	f001 f909 	bl	80015f4 <st7565_drawmenu>
}
 80003e2:	46c0      	nop			; (mov r8, r8)
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b002      	add	sp, #8
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	200000cc 	.word	0x200000cc

080003f0 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	0018      	movs	r0, r3
 80003fa:	230c      	movs	r3, #12
 80003fc:	001a      	movs	r2, r3
 80003fe:	2100      	movs	r1, #0
 8000400:	f006 fade 	bl	80069c0 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8000404:	4b26      	ldr	r3, [pc, #152]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000406:	4a27      	ldr	r2, [pc, #156]	; (80004a4 <MX_ADC_Init+0xb4>)
 8000408:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800040a:	4b25      	ldr	r3, [pc, #148]	; (80004a0 <MX_ADC_Init+0xb0>)
 800040c:	2200      	movs	r2, #0
 800040e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000410:	4b23      	ldr	r3, [pc, #140]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000412:	2200      	movs	r2, #0
 8000414:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000416:	4b22      	ldr	r3, [pc, #136]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000418:	2200      	movs	r2, #0
 800041a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800041c:	4b20      	ldr	r3, [pc, #128]	; (80004a0 <MX_ADC_Init+0xb0>)
 800041e:	2201      	movs	r2, #1
 8000420:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000422:	4b1f      	ldr	r3, [pc, #124]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000424:	2204      	movs	r2, #4
 8000426:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000428:	4b1d      	ldr	r3, [pc, #116]	; (80004a0 <MX_ADC_Init+0xb0>)
 800042a:	2200      	movs	r2, #0
 800042c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800042e:	4b1c      	ldr	r3, [pc, #112]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000430:	2200      	movs	r2, #0
 8000432:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000434:	4b1a      	ldr	r3, [pc, #104]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000436:	2200      	movs	r2, #0
 8000438:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800043a:	4b19      	ldr	r3, [pc, #100]	; (80004a0 <MX_ADC_Init+0xb0>)
 800043c:	2200      	movs	r2, #0
 800043e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000440:	4b17      	ldr	r3, [pc, #92]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000442:	22c2      	movs	r2, #194	; 0xc2
 8000444:	32ff      	adds	r2, #255	; 0xff
 8000446:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000448:	4b15      	ldr	r3, [pc, #84]	; (80004a0 <MX_ADC_Init+0xb0>)
 800044a:	2200      	movs	r2, #0
 800044c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800044e:	4b14      	ldr	r3, [pc, #80]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000450:	2224      	movs	r2, #36	; 0x24
 8000452:	2100      	movs	r1, #0
 8000454:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000456:	4b12      	ldr	r3, [pc, #72]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000458:	2201      	movs	r2, #1
 800045a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800045c:	4b10      	ldr	r3, [pc, #64]	; (80004a0 <MX_ADC_Init+0xb0>)
 800045e:	0018      	movs	r0, r3
 8000460:	f002 fbc2 	bl	8002be8 <HAL_ADC_Init>
 8000464:	1e03      	subs	r3, r0, #0
 8000466:	d001      	beq.n	800046c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000468:	f001 faa6 	bl	80019b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	2280      	movs	r2, #128	; 0x80
 8000476:	0152      	lsls	r2, r2, #5
 8000478:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	2280      	movs	r2, #128	; 0x80
 800047e:	0552      	lsls	r2, r2, #21
 8000480:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000482:	1d3a      	adds	r2, r7, #4
 8000484:	4b06      	ldr	r3, [pc, #24]	; (80004a0 <MX_ADC_Init+0xb0>)
 8000486:	0011      	movs	r1, r2
 8000488:	0018      	movs	r0, r3
 800048a:	f002 fdbd 	bl	8003008 <HAL_ADC_ConfigChannel>
 800048e:	1e03      	subs	r3, r0, #0
 8000490:	d001      	beq.n	8000496 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000492:	f001 fa91 	bl	80019b8 <Error_Handler>
  }

}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	b004      	add	sp, #16
 800049c:	bd80      	pop	{r7, pc}
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	20000038 	.word	0x20000038
 80004a4:	40012400 	.word	0x40012400

080004a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b08a      	sub	sp, #40	; 0x28
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b0:	2314      	movs	r3, #20
 80004b2:	18fb      	adds	r3, r7, r3
 80004b4:	0018      	movs	r0, r3
 80004b6:	2314      	movs	r3, #20
 80004b8:	001a      	movs	r2, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	f006 fa80 	bl	80069c0 <memset>
  if(adcHandle->Instance==ADC1)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a1d      	ldr	r2, [pc, #116]	; (800053c <HAL_ADC_MspInit+0x94>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d134      	bne.n	8000534 <HAL_ADC_MspInit+0x8c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80004ca:	4b1d      	ldr	r3, [pc, #116]	; (8000540 <HAL_ADC_MspInit+0x98>)
 80004cc:	699a      	ldr	r2, [r3, #24]
 80004ce:	4b1c      	ldr	r3, [pc, #112]	; (8000540 <HAL_ADC_MspInit+0x98>)
 80004d0:	2180      	movs	r1, #128	; 0x80
 80004d2:	0089      	lsls	r1, r1, #2
 80004d4:	430a      	orrs	r2, r1
 80004d6:	619a      	str	r2, [r3, #24]
 80004d8:	4b19      	ldr	r3, [pc, #100]	; (8000540 <HAL_ADC_MspInit+0x98>)
 80004da:	699a      	ldr	r2, [r3, #24]
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	009b      	lsls	r3, r3, #2
 80004e0:	4013      	ands	r3, r2
 80004e2:	613b      	str	r3, [r7, #16]
 80004e4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004e6:	4b16      	ldr	r3, [pc, #88]	; (8000540 <HAL_ADC_MspInit+0x98>)
 80004e8:	695a      	ldr	r2, [r3, #20]
 80004ea:	4b15      	ldr	r3, [pc, #84]	; (8000540 <HAL_ADC_MspInit+0x98>)
 80004ec:	2180      	movs	r1, #128	; 0x80
 80004ee:	0289      	lsls	r1, r1, #10
 80004f0:	430a      	orrs	r2, r1
 80004f2:	615a      	str	r2, [r3, #20]
 80004f4:	4b12      	ldr	r3, [pc, #72]	; (8000540 <HAL_ADC_MspInit+0x98>)
 80004f6:	695a      	ldr	r2, [r3, #20]
 80004f8:	2380      	movs	r3, #128	; 0x80
 80004fa:	029b      	lsls	r3, r3, #10
 80004fc:	4013      	ands	r3, r2
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = LEDTEMP_Pin;
 8000502:	2114      	movs	r1, #20
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2201      	movs	r2, #1
 8000508:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2203      	movs	r2, #3
 800050e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	187b      	adds	r3, r7, r1
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(LEDTEMP_GPIO_Port, &GPIO_InitStruct);
 8000516:	187a      	adds	r2, r7, r1
 8000518:	2390      	movs	r3, #144	; 0x90
 800051a:	05db      	lsls	r3, r3, #23
 800051c:	0011      	movs	r1, r2
 800051e:	0018      	movs	r0, r3
 8000520:	f002 ff8c 	bl	800343c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000524:	2200      	movs	r2, #0
 8000526:	2100      	movs	r1, #0
 8000528:	200c      	movs	r0, #12
 800052a:	f002 ff0f 	bl	800334c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800052e:	200c      	movs	r0, #12
 8000530:	f002 ff21 	bl	8003376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000534:	46c0      	nop			; (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b00a      	add	sp, #40	; 0x28
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40012400 	.word	0x40012400
 8000540:	40021000 	.word	0x40021000

08000544 <eh_get_event>:

static uint8_t  button_value_old =  0xffu;

//==============================================================================
  
event_t eh_get_event(void) {  
 8000544:	b590      	push	{r4, r7, lr}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
    // HAL_TIM_Base_Start_IT(&htim14)  -- Start timer
   
    
    //detect button events 
    
    uint8_t button_value = HAL_GPIO_ReadPin (SWUP_GPIO_Port, SWUP_Pin);
 800054a:	1dfc      	adds	r4, r7, #7
 800054c:	2380      	movs	r3, #128	; 0x80
 800054e:	021b      	lsls	r3, r3, #8
 8000550:	4a44      	ldr	r2, [pc, #272]	; (8000664 <eh_get_event+0x120>)
 8000552:	0019      	movs	r1, r3
 8000554:	0010      	movs	r0, r2
 8000556:	f003 f8e1 	bl	800371c <HAL_GPIO_ReadPin>
 800055a:	0003      	movs	r3, r0
 800055c:	7023      	strb	r3, [r4, #0]
    button_value <<= 1;
 800055e:	1dfa      	adds	r2, r7, #7
 8000560:	1dfb      	adds	r3, r7, #7
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	18db      	adds	r3, r3, r3
 8000566:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWDN_GPIO_Port, SWDN_Pin);
 8000568:	2380      	movs	r3, #128	; 0x80
 800056a:	015b      	lsls	r3, r3, #5
 800056c:	4a3d      	ldr	r2, [pc, #244]	; (8000664 <eh_get_event+0x120>)
 800056e:	0019      	movs	r1, r3
 8000570:	0010      	movs	r0, r2
 8000572:	f003 f8d3 	bl	800371c <HAL_GPIO_ReadPin>
 8000576:	0003      	movs	r3, r0
 8000578:	0019      	movs	r1, r3
 800057a:	1dfb      	adds	r3, r7, #7
 800057c:	1dfa      	adds	r2, r7, #7
 800057e:	7812      	ldrb	r2, [r2, #0]
 8000580:	430a      	orrs	r2, r1
 8000582:	701a      	strb	r2, [r3, #0]
    button_value <<= 1;
 8000584:	1dfa      	adds	r2, r7, #7
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	18db      	adds	r3, r3, r3
 800058c:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWLT_GPIO_Port, SWLT_Pin);
 800058e:	2380      	movs	r3, #128	; 0x80
 8000590:	019b      	lsls	r3, r3, #6
 8000592:	4a34      	ldr	r2, [pc, #208]	; (8000664 <eh_get_event+0x120>)
 8000594:	0019      	movs	r1, r3
 8000596:	0010      	movs	r0, r2
 8000598:	f003 f8c0 	bl	800371c <HAL_GPIO_ReadPin>
 800059c:	0003      	movs	r3, r0
 800059e:	0019      	movs	r1, r3
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	1dfa      	adds	r2, r7, #7
 80005a4:	7812      	ldrb	r2, [r2, #0]
 80005a6:	430a      	orrs	r2, r1
 80005a8:	701a      	strb	r2, [r3, #0]
    button_value <<= 1;
 80005aa:	1dfa      	adds	r2, r7, #7
 80005ac:	1dfb      	adds	r3, r7, #7
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	18db      	adds	r3, r3, r3
 80005b2:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWRT_GPIO_Port, SWRT_Pin);
 80005b4:	4b2b      	ldr	r3, [pc, #172]	; (8000664 <eh_get_event+0x120>)
 80005b6:	2104      	movs	r1, #4
 80005b8:	0018      	movs	r0, r3
 80005ba:	f003 f8af 	bl	800371c <HAL_GPIO_ReadPin>
 80005be:	0003      	movs	r3, r0
 80005c0:	0019      	movs	r1, r3
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	1dfa      	adds	r2, r7, #7
 80005c6:	7812      	ldrb	r2, [r2, #0]
 80005c8:	430a      	orrs	r2, r1
 80005ca:	701a      	strb	r2, [r3, #0]
    button_value <<= 1;
 80005cc:	1dfa      	adds	r2, r7, #7
 80005ce:	1dfb      	adds	r3, r7, #7
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	18db      	adds	r3, r3, r3
 80005d4:	7013      	strb	r3, [r2, #0]
    button_value |= HAL_GPIO_ReadPin (SWSL_GPIO_Port, SWSL_Pin);
 80005d6:	2380      	movs	r3, #128	; 0x80
 80005d8:	01db      	lsls	r3, r3, #7
 80005da:	4a22      	ldr	r2, [pc, #136]	; (8000664 <eh_get_event+0x120>)
 80005dc:	0019      	movs	r1, r3
 80005de:	0010      	movs	r0, r2
 80005e0:	f003 f89c 	bl	800371c <HAL_GPIO_ReadPin>
 80005e4:	0003      	movs	r3, r0
 80005e6:	0019      	movs	r1, r3
 80005e8:	1dfb      	adds	r3, r7, #7
 80005ea:	1dfa      	adds	r2, r7, #7
 80005ec:	7812      	ldrb	r2, [r2, #0]
 80005ee:	430a      	orrs	r2, r1
 80005f0:	701a      	strb	r2, [r3, #0]
 
    uint8_t button_edge_pos = ~button_value_old & button_value;
 80005f2:	4b1d      	ldr	r3, [pc, #116]	; (8000668 <eh_get_event+0x124>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b25b      	sxtb	r3, r3
 80005f8:	43db      	mvns	r3, r3
 80005fa:	b25b      	sxtb	r3, r3
 80005fc:	1dfa      	adds	r2, r7, #7
 80005fe:	7812      	ldrb	r2, [r2, #0]
 8000600:	b252      	sxtb	r2, r2
 8000602:	4013      	ands	r3, r2
 8000604:	b25a      	sxtb	r2, r3
 8000606:	1dbb      	adds	r3, r7, #6
 8000608:	701a      	strb	r2, [r3, #0]
    button_value_old = button_value;
 800060a:	4b17      	ldr	r3, [pc, #92]	; (8000668 <eh_get_event+0x124>)
 800060c:	1dfa      	adds	r2, r7, #7
 800060e:	7812      	ldrb	r2, [r2, #0]
 8000610:	701a      	strb	r2, [r3, #0]
    
    if (button_edge_pos & BUTTON_UP_MASK) {
 8000612:	1dbb      	adds	r3, r7, #6
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	2210      	movs	r2, #16
 8000618:	4013      	ands	r3, r2
 800061a:	d001      	beq.n	8000620 <eh_get_event+0xdc>
        return EV_BUTTON_UP;
 800061c:	2301      	movs	r3, #1
 800061e:	e01c      	b.n	800065a <eh_get_event+0x116>
    }
    else if (button_edge_pos & BUTTON_DN_MASK) {
 8000620:	1dbb      	adds	r3, r7, #6
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2208      	movs	r2, #8
 8000626:	4013      	ands	r3, r2
 8000628:	d001      	beq.n	800062e <eh_get_event+0xea>
        return EV_BUTTON_DN;
 800062a:	2302      	movs	r3, #2
 800062c:	e015      	b.n	800065a <eh_get_event+0x116>
    }
    else if (button_edge_pos & BUTTON_LT_MASK) {
 800062e:	1dbb      	adds	r3, r7, #6
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2204      	movs	r2, #4
 8000634:	4013      	ands	r3, r2
 8000636:	d001      	beq.n	800063c <eh_get_event+0xf8>
        return EV_BUTTON_LT;
 8000638:	2303      	movs	r3, #3
 800063a:	e00e      	b.n	800065a <eh_get_event+0x116>
    }    
    else if (button_edge_pos & BUTTON_RT_MASK) {
 800063c:	1dbb      	adds	r3, r7, #6
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2202      	movs	r2, #2
 8000642:	4013      	ands	r3, r2
 8000644:	d001      	beq.n	800064a <eh_get_event+0x106>
        return EV_BUTTON_RT;
 8000646:	2304      	movs	r3, #4
 8000648:	e007      	b.n	800065a <eh_get_event+0x116>
    }    
    else if (button_edge_pos & BUTTON_SL_MASK) {
 800064a:	1dbb      	adds	r3, r7, #6
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2201      	movs	r2, #1
 8000650:	4013      	ands	r3, r2
 8000652:	d001      	beq.n	8000658 <eh_get_event+0x114>
        return EV_BUTTON_SL;
 8000654:	2305      	movs	r3, #5
 8000656:	e000      	b.n	800065a <eh_get_event+0x116>
    } 
    
    return EV_NO_EVENT;
 8000658:	2300      	movs	r3, #0
}
 800065a:	0018      	movs	r0, r3
 800065c:	46bd      	mov	sp, r7
 800065e:	b003      	add	sp, #12
 8000660:	bd90      	pop	{r4, r7, pc}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	48000400 	.word	0x48000400
 8000668:	20000000 	.word	0x20000000

0800066c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b08b      	sub	sp, #44	; 0x2c
 8000670:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000672:	2414      	movs	r4, #20
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0018      	movs	r0, r3
 8000678:	2314      	movs	r3, #20
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f006 f99f 	bl	80069c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000682:	4b5c      	ldr	r3, [pc, #368]	; (80007f4 <MX_GPIO_Init+0x188>)
 8000684:	695a      	ldr	r2, [r3, #20]
 8000686:	4b5b      	ldr	r3, [pc, #364]	; (80007f4 <MX_GPIO_Init+0x188>)
 8000688:	2180      	movs	r1, #128	; 0x80
 800068a:	0309      	lsls	r1, r1, #12
 800068c:	430a      	orrs	r2, r1
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	4b58      	ldr	r3, [pc, #352]	; (80007f4 <MX_GPIO_Init+0x188>)
 8000692:	695a      	ldr	r2, [r3, #20]
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	031b      	lsls	r3, r3, #12
 8000698:	4013      	ands	r3, r2
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800069e:	4b55      	ldr	r3, [pc, #340]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006a0:	695a      	ldr	r2, [r3, #20]
 80006a2:	4b54      	ldr	r3, [pc, #336]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	03c9      	lsls	r1, r1, #15
 80006a8:	430a      	orrs	r2, r1
 80006aa:	615a      	str	r2, [r3, #20]
 80006ac:	4b51      	ldr	r3, [pc, #324]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006ae:	695a      	ldr	r2, [r3, #20]
 80006b0:	2380      	movs	r3, #128	; 0x80
 80006b2:	03db      	lsls	r3, r3, #15
 80006b4:	4013      	ands	r3, r2
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b4e      	ldr	r3, [pc, #312]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006bc:	695a      	ldr	r2, [r3, #20]
 80006be:	4b4d      	ldr	r3, [pc, #308]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	0289      	lsls	r1, r1, #10
 80006c4:	430a      	orrs	r2, r1
 80006c6:	615a      	str	r2, [r3, #20]
 80006c8:	4b4a      	ldr	r3, [pc, #296]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006ca:	695a      	ldr	r2, [r3, #20]
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	029b      	lsls	r3, r3, #10
 80006d0:	4013      	ands	r3, r2
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d6:	4b47      	ldr	r3, [pc, #284]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006d8:	695a      	ldr	r2, [r3, #20]
 80006da:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006dc:	2180      	movs	r1, #128	; 0x80
 80006de:	02c9      	lsls	r1, r1, #11
 80006e0:	430a      	orrs	r2, r1
 80006e2:	615a      	str	r2, [r3, #20]
 80006e4:	4b43      	ldr	r3, [pc, #268]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006e6:	695a      	ldr	r2, [r3, #20]
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	02db      	lsls	r3, r3, #11
 80006ec:	4013      	ands	r3, r2
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCDBL_Pin|LCDCS_Pin|LCDRST_Pin|LCDA0_Pin 
 80006f2:	2390      	movs	r3, #144	; 0x90
 80006f4:	05db      	lsls	r3, r3, #23
 80006f6:	2200      	movs	r2, #0
 80006f8:	21fc      	movs	r1, #252	; 0xfc
 80006fa:	0018      	movs	r0, r3
 80006fc:	f003 f82b 	bl	8003756 <HAL_GPIO_WritePin>
                          |LCDSI_Pin|LCDSCL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDRT_Pin|LEDDN_Pin|LEDUP_Pin|LEDLT_Pin 
 8000700:	493d      	ldr	r1, [pc, #244]	; (80007f8 <MX_GPIO_Init+0x18c>)
 8000702:	4b3e      	ldr	r3, [pc, #248]	; (80007fc <MX_GPIO_Init+0x190>)
 8000704:	2200      	movs	r2, #0
 8000706:	0018      	movs	r0, r3
 8000708:	f003 f825 	bl	8003756 <HAL_GPIO_WritePin>
                          |MCUIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = LCDBL_Pin|LCDCS_Pin|LCDRST_Pin|LCDA0_Pin 
 800070c:	193b      	adds	r3, r7, r4
 800070e:	22fc      	movs	r2, #252	; 0xfc
 8000710:	601a      	str	r2, [r3, #0]
                          |LCDSI_Pin|LCDSCL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2201      	movs	r2, #1
 8000716:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071e:	193b      	adds	r3, r7, r4
 8000720:	2200      	movs	r2, #0
 8000722:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000724:	193a      	adds	r2, r7, r4
 8000726:	2390      	movs	r3, #144	; 0x90
 8000728:	05db      	lsls	r3, r3, #23
 800072a:	0011      	movs	r1, r2
 800072c:	0018      	movs	r0, r3
 800072e:	f002 fe85 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEDRT_Pin|LEDDN_Pin|LEDUP_Pin|LEDLT_Pin;
 8000732:	0021      	movs	r1, r4
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2233      	movs	r2, #51	; 0x33
 8000738:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2211      	movs	r2, #17
 800073e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074c:	000c      	movs	r4, r1
 800074e:	187b      	adds	r3, r7, r1
 8000750:	4a2a      	ldr	r2, [pc, #168]	; (80007fc <MX_GPIO_Init+0x190>)
 8000752:	0019      	movs	r1, r3
 8000754:	0010      	movs	r0, r2
 8000756:	f002 fe71 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = SWRT_Pin|SWDN_Pin|SWLT_Pin|SWUP_Pin 
 800075a:	0021      	movs	r1, r4
 800075c:	187b      	adds	r3, r7, r1
 800075e:	4a28      	ldr	r2, [pc, #160]	; (8000800 <MX_GPIO_Init+0x194>)
 8000760:	601a      	str	r2, [r3, #0]
                          |ESPIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2200      	movs	r2, #0
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076e:	000c      	movs	r4, r1
 8000770:	187b      	adds	r3, r7, r1
 8000772:	4a22      	ldr	r2, [pc, #136]	; (80007fc <MX_GPIO_Init+0x190>)
 8000774:	0019      	movs	r1, r3
 8000776:	0010      	movs	r0, r2
 8000778:	f002 fe60 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWSL_Pin;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2280      	movs	r2, #128	; 0x80
 8000782:	01d2      	lsls	r2, r2, #7
 8000784:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	4a1e      	ldr	r2, [pc, #120]	; (8000804 <MX_GPIO_Init+0x198>)
 800078a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SWSL_GPIO_Port, &GPIO_InitStruct);
 8000792:	000c      	movs	r4, r1
 8000794:	187b      	adds	r3, r7, r1
 8000796:	4a19      	ldr	r2, [pc, #100]	; (80007fc <MX_GPIO_Init+0x190>)
 8000798:	0019      	movs	r1, r3
 800079a:	0010      	movs	r0, r2
 800079c:	f002 fe4e 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PROX_Pin;
 80007a0:	0021      	movs	r1, r4
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2208      	movs	r2, #8
 80007a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	4a17      	ldr	r2, [pc, #92]	; (8000808 <MX_GPIO_Init+0x19c>)
 80007ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	187b      	adds	r3, r7, r1
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PROX_GPIO_Port, &GPIO_InitStruct);
 80007b4:	000c      	movs	r4, r1
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	4a10      	ldr	r2, [pc, #64]	; (80007fc <MX_GPIO_Init+0x190>)
 80007ba:	0019      	movs	r1, r3
 80007bc:	0010      	movs	r0, r2
 80007be:	f002 fe3d 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCUIR_Pin;
 80007c2:	0021      	movs	r1, r4
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2280      	movs	r2, #128	; 0x80
 80007c8:	0092      	lsls	r2, r2, #2
 80007ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2201      	movs	r2, #1
 80007d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2201      	movs	r2, #1
 80007d6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MCUIR_GPIO_Port, &GPIO_InitStruct);
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	4a06      	ldr	r2, [pc, #24]	; (80007fc <MX_GPIO_Init+0x190>)
 80007e2:	0019      	movs	r1, r3
 80007e4:	0010      	movs	r0, r2
 80007e6:	f002 fe29 	bl	800343c <HAL_GPIO_Init>

}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b00b      	add	sp, #44	; 0x2c
 80007f0:	bd90      	pop	{r4, r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	40021000 	.word	0x40021000
 80007f8:	00000233 	.word	0x00000233
 80007fc:	48000400 	.word	0x48000400
 8000800:	0000b104 	.word	0x0000b104
 8000804:	10310000 	.word	0x10310000
 8000808:	10110000 	.word	0x10110000

0800080c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000810:	4b1c      	ldr	r3, [pc, #112]	; (8000884 <MX_I2C2_Init+0x78>)
 8000812:	4a1d      	ldr	r2, [pc, #116]	; (8000888 <MX_I2C2_Init+0x7c>)
 8000814:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0xA010B3FF;
 8000816:	4b1b      	ldr	r3, [pc, #108]	; (8000884 <MX_I2C2_Init+0x78>)
 8000818:	4a1c      	ldr	r2, [pc, #112]	; (800088c <MX_I2C2_Init+0x80>)
 800081a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800081c:	4b19      	ldr	r3, [pc, #100]	; (8000884 <MX_I2C2_Init+0x78>)
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000822:	4b18      	ldr	r3, [pc, #96]	; (8000884 <MX_I2C2_Init+0x78>)
 8000824:	2201      	movs	r2, #1
 8000826:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000828:	4b16      	ldr	r3, [pc, #88]	; (8000884 <MX_I2C2_Init+0x78>)
 800082a:	2200      	movs	r2, #0
 800082c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800082e:	4b15      	ldr	r3, [pc, #84]	; (8000884 <MX_I2C2_Init+0x78>)
 8000830:	2200      	movs	r2, #0
 8000832:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000834:	4b13      	ldr	r3, [pc, #76]	; (8000884 <MX_I2C2_Init+0x78>)
 8000836:	2200      	movs	r2, #0
 8000838:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800083a:	4b12      	ldr	r3, [pc, #72]	; (8000884 <MX_I2C2_Init+0x78>)
 800083c:	2200      	movs	r2, #0
 800083e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000840:	4b10      	ldr	r3, [pc, #64]	; (8000884 <MX_I2C2_Init+0x78>)
 8000842:	2200      	movs	r2, #0
 8000844:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <MX_I2C2_Init+0x78>)
 8000848:	0018      	movs	r0, r3
 800084a:	f002 ffa1 	bl	8003790 <HAL_I2C_Init>
 800084e:	1e03      	subs	r3, r0, #0
 8000850:	d001      	beq.n	8000856 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000852:	f001 f8b1 	bl	80019b8 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	015a      	lsls	r2, r3, #5
 800085a:	4b0a      	ldr	r3, [pc, #40]	; (8000884 <MX_I2C2_Init+0x78>)
 800085c:	0011      	movs	r1, r2
 800085e:	0018      	movs	r0, r3
 8000860:	f003 fd94 	bl	800438c <HAL_I2CEx_ConfigAnalogFilter>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <MX_I2C2_Init+0x60>
  {
    Error_Handler();
 8000868:	f001 f8a6 	bl	80019b8 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <MX_I2C2_Init+0x78>)
 800086e:	2100      	movs	r1, #0
 8000870:	0018      	movs	r0, r3
 8000872:	f003 fdd7 	bl	8004424 <HAL_I2CEx_ConfigDigitalFilter>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_I2C2_Init+0x72>
  {
    Error_Handler();
 800087a:	f001 f89d 	bl	80019b8 <Error_Handler>
  }

}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000078 	.word	0x20000078
 8000888:	40005800 	.word	0x40005800
 800088c:	a010b3ff 	.word	0xa010b3ff

08000890 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08a      	sub	sp, #40	; 0x28
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	2314      	movs	r3, #20
 800089a:	18fb      	adds	r3, r7, r3
 800089c:	0018      	movs	r0, r3
 800089e:	2314      	movs	r3, #20
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f006 f88c 	bl	80069c0 <memset>
  if(i2cHandle->Instance==I2C2)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a20      	ldr	r2, [pc, #128]	; (8000930 <HAL_I2C_MspInit+0xa0>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d13a      	bne.n	8000928 <HAL_I2C_MspInit+0x98>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b2:	4b20      	ldr	r3, [pc, #128]	; (8000934 <HAL_I2C_MspInit+0xa4>)
 80008b4:	695a      	ldr	r2, [r3, #20]
 80008b6:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <HAL_I2C_MspInit+0xa4>)
 80008b8:	2180      	movs	r1, #128	; 0x80
 80008ba:	02c9      	lsls	r1, r1, #11
 80008bc:	430a      	orrs	r2, r1
 80008be:	615a      	str	r2, [r3, #20]
 80008c0:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <HAL_I2C_MspInit+0xa4>)
 80008c2:	695a      	ldr	r2, [r3, #20]
 80008c4:	2380      	movs	r3, #128	; 0x80
 80008c6:	02db      	lsls	r3, r3, #11
 80008c8:	4013      	ands	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008ce:	2114      	movs	r1, #20
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	22c0      	movs	r2, #192	; 0xc0
 80008d4:	0112      	lsls	r2, r2, #4
 80008d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2212      	movs	r2, #18
 80008dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2201      	movs	r2, #1
 80008e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2203      	movs	r2, #3
 80008e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2201      	movs	r2, #1
 80008ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	4a11      	ldr	r2, [pc, #68]	; (8000938 <HAL_I2C_MspInit+0xa8>)
 80008f4:	0019      	movs	r1, r3
 80008f6:	0010      	movs	r0, r2
 80008f8:	f002 fda0 	bl	800343c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008fc:	4b0d      	ldr	r3, [pc, #52]	; (8000934 <HAL_I2C_MspInit+0xa4>)
 80008fe:	69da      	ldr	r2, [r3, #28]
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <HAL_I2C_MspInit+0xa4>)
 8000902:	2180      	movs	r1, #128	; 0x80
 8000904:	03c9      	lsls	r1, r1, #15
 8000906:	430a      	orrs	r2, r1
 8000908:	61da      	str	r2, [r3, #28]
 800090a:	4b0a      	ldr	r3, [pc, #40]	; (8000934 <HAL_I2C_MspInit+0xa4>)
 800090c:	69da      	ldr	r2, [r3, #28]
 800090e:	2380      	movs	r3, #128	; 0x80
 8000910:	03db      	lsls	r3, r3, #15
 8000912:	4013      	ands	r3, r2
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_IRQn, 2, 0);
 8000918:	2200      	movs	r2, #0
 800091a:	2102      	movs	r1, #2
 800091c:	2018      	movs	r0, #24
 800091e:	f002 fd15 	bl	800334c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8000922:	2018      	movs	r0, #24
 8000924:	f002 fd27 	bl	8003376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000928:	46c0      	nop			; (mov r8, r8)
 800092a:	46bd      	mov	sp, r7
 800092c:	b00a      	add	sp, #40	; 0x28
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40005800 	.word	0x40005800
 8000934:	40021000 	.word	0x40021000
 8000938:	48000400 	.word	0x48000400

0800093c <CMD>:

#define LCDWIDTH 128
#define LCDHEIGHT 64

// Send command
void CMD(uint8_t command) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	0002      	movs	r2, r0
 8000944:	1dfb      	adds	r3, r7, #7
 8000946:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_A0_PIN, GPIO_PIN_RESET);
 8000948:	2390      	movs	r3, #144	; 0x90
 800094a:	05db      	lsls	r3, r3, #23
 800094c:	2200      	movs	r2, #0
 800094e:	2120      	movs	r1, #32
 8000950:	0018      	movs	r0, r3
 8000952:	f002 ff00 	bl	8003756 <HAL_GPIO_WritePin>
		st7565_sendbyte(command);
 8000956:	1dfb      	adds	r3, r7, #7
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	0018      	movs	r0, r3
 800095c:	f000 f874 	bl	8000a48 <st7565_sendbyte>
}
 8000960:	46c0      	nop			; (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	b002      	add	sp, #8
 8000966:	bd80      	pop	{r7, pc}

08000968 <DATA>:

// Send data
void DATA(uint8_t data) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	0002      	movs	r2, r0
 8000970:	1dfb      	adds	r3, r7, #7
 8000972:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_A0_PIN, GPIO_PIN_SET);
 8000974:	2390      	movs	r3, #144	; 0x90
 8000976:	05db      	lsls	r3, r3, #23
 8000978:	2201      	movs	r2, #1
 800097a:	2120      	movs	r1, #32
 800097c:	0018      	movs	r0, r3
 800097e:	f002 feea 	bl	8003756 <HAL_GPIO_WritePin>
	st7565_sendbyte(data);
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	0018      	movs	r0, r3
 8000988:	f000 f85e 	bl	8000a48 <st7565_sendbyte>
}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b002      	add	sp, #8
 8000992:	bd80      	pop	{r7, pc}

08000994 <DELAY>:

// Delay in ms
void DELAY(uint32_t delay)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	HAL_Delay(delay);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	0018      	movs	r0, r3
 80009a0:	f002 f900 	bl	8002ba4 <HAL_Delay>
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b002      	add	sp, #8
 80009aa:	bd80      	pop	{r7, pc}

080009ac <st7565_write_buffer>:

//Renders the buffer contents
void st7565_write_buffer(uint8_t *buffer) {
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
	uint8_t c, p;
	for (p = 0; p < 8; p++) {
 80009b4:	230e      	movs	r3, #14
 80009b6:	18fb      	adds	r3, r7, r3
 80009b8:	2200      	movs	r2, #0
 80009ba:	701a      	strb	r2, [r3, #0]
 80009bc:	e039      	b.n	8000a32 <st7565_write_buffer+0x86>
		CMD(ST7565_CMD_SET_PAGE | pagemap[p]);
 80009be:	230e      	movs	r3, #14
 80009c0:	18fb      	adds	r3, r7, r3
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	4a1f      	ldr	r2, [pc, #124]	; (8000a44 <st7565_write_buffer+0x98>)
 80009c6:	5cd3      	ldrb	r3, [r2, r3]
 80009c8:	2250      	movs	r2, #80	; 0x50
 80009ca:	4252      	negs	r2, r2
 80009cc:	4313      	orrs	r3, r2
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	0018      	movs	r0, r3
 80009d2:	f7ff ffb3 	bl	800093c <CMD>
		CMD(ST7565_CMD_SET_COLUMN_LOWER | (0x0 & 0xf));
 80009d6:	2000      	movs	r0, #0
 80009d8:	f7ff ffb0 	bl	800093c <CMD>
		CMD(ST7565_CMD_SET_COLUMN_UPPER | ((0x0 >> 4) & 0xf));
 80009dc:	2010      	movs	r0, #16
 80009de:	f7ff ffad 	bl	800093c <CMD>
		CMD(ST7565_CMD_RMW);
 80009e2:	20e0      	movs	r0, #224	; 0xe0
 80009e4:	f7ff ffaa 	bl	800093c <CMD>
		//DATA(0xff);
		for (c = 0; c < 128; c++) {
 80009e8:	230f      	movs	r3, #15
 80009ea:	18fb      	adds	r3, r7, r3
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	e013      	b.n	8000a1a <st7565_write_buffer+0x6e>
			DATA(buffer[(128 * p) + c]);
 80009f2:	230e      	movs	r3, #14
 80009f4:	18fb      	adds	r3, r7, r3
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	01da      	lsls	r2, r3, #7
 80009fa:	240f      	movs	r4, #15
 80009fc:	193b      	adds	r3, r7, r4
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	18d3      	adds	r3, r2, r3
 8000a02:	001a      	movs	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	189b      	adds	r3, r3, r2
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f7ff ffac 	bl	8000968 <DATA>
		for (c = 0; c < 128; c++) {
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	781a      	ldrb	r2, [r3, #0]
 8000a14:	193b      	adds	r3, r7, r4
 8000a16:	3201      	adds	r2, #1
 8000a18:	701a      	strb	r2, [r3, #0]
 8000a1a:	230f      	movs	r3, #15
 8000a1c:	18fb      	adds	r3, r7, r3
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	b25b      	sxtb	r3, r3
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	dae5      	bge.n	80009f2 <st7565_write_buffer+0x46>
	for (p = 0; p < 8; p++) {
 8000a26:	210e      	movs	r1, #14
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	781a      	ldrb	r2, [r3, #0]
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	3201      	adds	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
 8000a32:	230e      	movs	r3, #14
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b07      	cmp	r3, #7
 8000a3a:	d9c0      	bls.n	80009be <st7565_write_buffer+0x12>
		}
	}
}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b005      	add	sp, #20
 8000a42:	bd90      	pop	{r4, r7, pc}
 8000a44:	20000004 	.word	0x20000004

08000a48 <st7565_sendbyte>:

// Simulates an SPI write using GPIO
// with byte, The byte to send
void st7565_sendbyte(uint8_t byte) {
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	0002      	movs	r2, r0
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	701a      	strb	r2, [r3, #0]
	int8_t i;
	// Make sure clock pin starts high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_SET);
 8000a54:	2390      	movs	r3, #144	; 0x90
 8000a56:	05db      	lsls	r3, r3, #23
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2180      	movs	r1, #128	; 0x80
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f002 fe7a 	bl	8003756 <HAL_GPIO_WritePin>
	// Write from MSB to LSB
	for (i = 7; i >= 0; i--) {
 8000a62:	230f      	movs	r3, #15
 8000a64:	18fb      	adds	r3, r7, r3
 8000a66:	2207      	movs	r2, #7
 8000a68:	701a      	strb	r2, [r3, #0]
 8000a6a:	e027      	b.n	8000abc <st7565_sendbyte+0x74>
		// Set clock pin low
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_RESET);
 8000a6c:	2390      	movs	r3, #144	; 0x90
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	2200      	movs	r2, #0
 8000a72:	2180      	movs	r1, #128	; 0x80
 8000a74:	0018      	movs	r0, r3
 8000a76:	f002 fe6e 	bl	8003756 <HAL_GPIO_WritePin>
		// Set data pin high or low depending on the value of the current bit
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_SDAT_PIN,	byte & (1 << i) ? 1 : 0);
 8000a7a:	1dfb      	adds	r3, r7, #7
 8000a7c:	781a      	ldrb	r2, [r3, #0]
 8000a7e:	240f      	movs	r4, #15
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	b25b      	sxtb	r3, r3
 8000a86:	411a      	asrs	r2, r3
 8000a88:	0013      	movs	r3, r2
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	4013      	ands	r3, r2
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	2390      	movs	r3, #144	; 0x90
 8000a94:	05db      	lsls	r3, r3, #23
 8000a96:	2140      	movs	r1, #64	; 0x40
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f002 fe5c 	bl	8003756 <HAL_GPIO_WritePin>
		// Set clock pin high
		HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_SET);
 8000a9e:	2390      	movs	r3, #144	; 0x90
 8000aa0:	05db      	lsls	r3, r3, #23
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	2180      	movs	r1, #128	; 0x80
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f002 fe55 	bl	8003756 <HAL_GPIO_WritePin>
	for (i = 7; i >= 0; i--) {
 8000aac:	193b      	adds	r3, r7, r4
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	b25b      	sxtb	r3, r3
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	3b01      	subs	r3, #1
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	230f      	movs	r3, #15
 8000abe:	18fb      	adds	r3, r7, r3
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b7f      	cmp	r3, #127	; 0x7f
 8000ac4:	d9d2      	bls.n	8000a6c <st7565_sendbyte+0x24>
	}
}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b005      	add	sp, #20
 8000acc:	bd90      	pop	{r4, r7, pc}

08000ace <st7565_init>:

//Initialises the ST7565 LCD display
void st7565_init(void) {
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	af00      	add	r7, sp, #0
	// Set clock pin to high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_SCLK_PIN, GPIO_PIN_SET);
 8000ad2:	2390      	movs	r3, #144	; 0x90
 8000ad4:	05db      	lsls	r3, r3, #23
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2180      	movs	r1, #128	; 0x80
 8000ada:	0018      	movs	r0, r3
 8000adc:	f002 fe3b 	bl	8003756 <HAL_GPIO_WritePin>
	// Set data pin to output and high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_SDAT_PIN, GPIO_PIN_SET);
 8000ae0:	2390      	movs	r3, #144	; 0x90
 8000ae2:	05db      	lsls	r3, r3, #23
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2140      	movs	r1, #64	; 0x40
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f002 fe34 	bl	8003756 <HAL_GPIO_WritePin>
	// Configure backlight A+ pin to output and set high (off)
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_BL_PIN, GPIO_PIN_SET);
 8000aee:	2390      	movs	r3, #144	; 0x90
 8000af0:	05db      	lsls	r3, r3, #23
 8000af2:	2201      	movs	r2, #1
 8000af4:	2104      	movs	r1, #4
 8000af6:	0018      	movs	r0, r3
 8000af8:	f002 fe2d 	bl	8003756 <HAL_GPIO_WritePin>

	// Configure A0 pin to output and set high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_A0_PIN, GPIO_PIN_SET);
 8000afc:	2390      	movs	r3, #144	; 0x90
 8000afe:	05db      	lsls	r3, r3, #23
 8000b00:	2201      	movs	r2, #1
 8000b02:	2120      	movs	r1, #32
 8000b04:	0018      	movs	r0, r3
 8000b06:	f002 fe26 	bl	8003756 <HAL_GPIO_WritePin>

	// Configure Reset pin and set high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_RST_PIN, GPIO_PIN_SET);
 8000b0a:	2390      	movs	r3, #144	; 0x90
 8000b0c:	05db      	lsls	r3, r3, #23
 8000b0e:	2201      	movs	r2, #1
 8000b10:	2110      	movs	r1, #16
 8000b12:	0018      	movs	r0, r3
 8000b14:	f002 fe1f 	bl	8003756 <HAL_GPIO_WritePin>

	// Configure select pin and set high
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_CS_PIN, GPIO_PIN_SET);
 8000b18:	2390      	movs	r3, #144	; 0x90
 8000b1a:	05db      	lsls	r3, r3, #23
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	2108      	movs	r1, #8
 8000b20:	0018      	movs	r0, r3
 8000b22:	f002 fe18 	bl	8003756 <HAL_GPIO_WritePin>

	// Reset
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_CS_PIN, GPIO_PIN_RESET);    // Set CS low
 8000b26:	2390      	movs	r3, #144	; 0x90
 8000b28:	05db      	lsls	r3, r3, #23
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2108      	movs	r1, #8
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f002 fe11 	bl	8003756 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_RST_PIN, GPIO_PIN_RESET);   // Set reset low
 8000b34:	2390      	movs	r3, #144	; 0x90
 8000b36:	05db      	lsls	r3, r3, #23
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2110      	movs	r1, #16
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f002 fe0a 	bl	8003756 <HAL_GPIO_WritePin>
	DELAY(500);                // Wait 500mS
 8000b42:	23fa      	movs	r3, #250	; 0xfa
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	0018      	movs	r0, r3
 8000b48:	f7ff ff24 	bl	8000994 <DELAY>
	HAL_GPIO_WritePin(ST7565_PORT, ST7565_RST_PIN, GPIO_PIN_SET);   // Set reset high
 8000b4c:	2390      	movs	r3, #144	; 0x90
 8000b4e:	05db      	lsls	r3, r3, #23
 8000b50:	2201      	movs	r2, #1
 8000b52:	2110      	movs	r1, #16
 8000b54:	0018      	movs	r0, r3
 8000b56:	f002 fdfe 	bl	8003756 <HAL_GPIO_WritePin>

	// Configure Display
	CMD(ST7565_CMD_SET_BIAS_7);                         // LCD Bias Select
 8000b5a:	20a3      	movs	r0, #163	; 0xa3
 8000b5c:	f7ff feee 	bl	800093c <CMD>
	CMD(ST7565_CMD_SET_ADC_NORMAL);                     // ADC Select
 8000b60:	20a0      	movs	r0, #160	; 0xa0
 8000b62:	f7ff feeb 	bl	800093c <CMD>
	CMD(ST7565_CMD_SET_COM_NORMAL);                     // SHL Select
 8000b66:	20c0      	movs	r0, #192	; 0xc0
 8000b68:	f7ff fee8 	bl	800093c <CMD>
	CMD(ST7565_CMD_SET_DISP_START_LINE);                // Initial Display Line
 8000b6c:	2040      	movs	r0, #64	; 0x40
 8000b6e:	f7ff fee5 	bl	800093c <CMD>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x04); // Turn on voltage converter (VC=1, VR=0, VF=0)
 8000b72:	202c      	movs	r0, #44	; 0x2c
 8000b74:	f7ff fee2 	bl	800093c <CMD>
	DELAY(50);                // Wait 50mS
 8000b78:	2032      	movs	r0, #50	; 0x32
 8000b7a:	f7ff ff0b 	bl	8000994 <DELAY>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x06); // Turn on voltage regulator (VC=1, VR=1, VF=0)
 8000b7e:	202e      	movs	r0, #46	; 0x2e
 8000b80:	f7ff fedc 	bl	800093c <CMD>
	DELAY(50);                // Wait 50mS
 8000b84:	2032      	movs	r0, #50	; 0x32
 8000b86:	f7ff ff05 	bl	8000994 <DELAY>
	CMD(ST7565_CMD_SET_POWER_CONTROL | 0x07);        // Turn on voltage follower
 8000b8a:	202f      	movs	r0, #47	; 0x2f
 8000b8c:	f7ff fed6 	bl	800093c <CMD>
	DELAY(10);                // Wait 10mS
 8000b90:	200a      	movs	r0, #10
 8000b92:	f7ff feff 	bl	8000994 <DELAY>
	CMD(ST7565_CMD_SET_RESISTOR_RATIO | 0x6);       // Set LCD operating voltage
 8000b96:	2026      	movs	r0, #38	; 0x26
 8000b98:	f7ff fed0 	bl	800093c <CMD>

	// Turn display on
	CMD(ST7565_CMD_DISPLAY_ON);
 8000b9c:	20af      	movs	r0, #175	; 0xaf
 8000b9e:	f7ff fecd 	bl	800093c <CMD>
	CMD(ST7565_CMD_SET_ALLPTS_NORMAL);
 8000ba2:	20a4      	movs	r0, #164	; 0xa4
 8000ba4:	f7ff feca 	bl	800093c <CMD>
	st7565_set_brightness(0x18);
 8000ba8:	2018      	movs	r0, #24
 8000baa:	f000 f811 	bl	8000bd0 <st7565_set_brightness>
	st7565_clear_screen();
 8000bae:	f000 f824 	bl	8000bfa <st7565_clear_screen>
	//Write the Adafruit-Logo, clear the buffer, wait and fade out
	//st7565_write_buffer(logosenso_glcd_bmp);
	//st7565_clear_buffer(logosenso_glcd_bmp);
	//DELAY(800);
	//st7565_fade_out(24);
}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <st7565_backlight_enable>:

//Enables the backlight
void st7565_backlight_enable(void) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin( ST7565_PORT, ST7565_BL_PIN, GPIO_PIN_SET);
 8000bbc:	2390      	movs	r3, #144	; 0x90
 8000bbe:	05db      	lsls	r3, r3, #23
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	2104      	movs	r1, #4
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f002 fdc6 	bl	8003756 <HAL_GPIO_WritePin>
}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <st7565_set_brightness>:
void st7565_backlight_disable(void) {
	HAL_GPIO_WritePin( ST7565_PORT, ST7565_BL_PIN, GPIO_PIN_RESET);
}

//Sets the display brightness
void st7565_set_brightness(uint8_t val) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	0002      	movs	r2, r0
 8000bd8:	1dfb      	adds	r3, r7, #7
 8000bda:	701a      	strb	r2, [r3, #0]
	CMD(ST7565_CMD_SET_VOLUME_FIRST);
 8000bdc:	2081      	movs	r0, #129	; 0x81
 8000bde:	f7ff fead 	bl	800093c <CMD>
	CMD(ST7565_CMD_SET_VOLUME_SECOND | (val & 0x3f));
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	223f      	movs	r2, #63	; 0x3f
 8000be8:	4013      	ands	r3, r2
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	0018      	movs	r0, r3
 8000bee:	f7ff fea5 	bl	800093c <CMD>
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <st7565_clear_screen>:
		DELAY(100);
	}
}

//Clears the screen
void st7565_clear_screen(void) {
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b082      	sub	sp, #8
 8000bfe:	af00      	add	r7, sp, #0
	uint8_t p, c;
	for (p = 0; p < 8; p++) {
 8000c00:	1dfb      	adds	r3, r7, #7
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
 8000c06:	e031      	b.n	8000c6c <st7565_clear_screen+0x72>
		CMD(ST7565_CMD_SET_PAGE | p);
 8000c08:	1dfb      	adds	r3, r7, #7
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2250      	movs	r2, #80	; 0x50
 8000c0e:	4252      	negs	r2, r2
 8000c10:	4313      	orrs	r3, r2
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff fe91 	bl	800093c <CMD>
		for (c = 0; c < 129; c++) {
 8000c1a:	1dbb      	adds	r3, r7, #6
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
 8000c20:	e01b      	b.n	8000c5a <st7565_clear_screen+0x60>
			CMD(ST7565_CMD_SET_COLUMN_LOWER | (c & 0xf));
 8000c22:	1dbb      	adds	r3, r7, #6
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	220f      	movs	r2, #15
 8000c28:	4013      	ands	r3, r2
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f7ff fe85 	bl	800093c <CMD>
			CMD(ST7565_CMD_SET_COLUMN_UPPER | ((c >> 4) & 0xf));
 8000c32:	1dbb      	adds	r3, r7, #6
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	091b      	lsrs	r3, r3, #4
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	b25b      	sxtb	r3, r3
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	0018      	movs	r0, r3
 8000c46:	f7ff fe79 	bl	800093c <CMD>
			DATA(0x0);
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f7ff fe8c 	bl	8000968 <DATA>
		for (c = 0; c < 129; c++) {
 8000c50:	1dbb      	adds	r3, r7, #6
 8000c52:	781a      	ldrb	r2, [r3, #0]
 8000c54:	1dbb      	adds	r3, r7, #6
 8000c56:	3201      	adds	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
 8000c5a:	1dbb      	adds	r3, r7, #6
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b80      	cmp	r3, #128	; 0x80
 8000c60:	d9df      	bls.n	8000c22 <st7565_clear_screen+0x28>
	for (p = 0; p < 8; p++) {
 8000c62:	1dfb      	adds	r3, r7, #7
 8000c64:	781a      	ldrb	r2, [r3, #0]
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	3201      	adds	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
 8000c6c:	1dfb      	adds	r3, r7, #7
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b07      	cmp	r3, #7
 8000c72:	d9c9      	bls.n	8000c08 <st7565_clear_screen+0xe>
		}
	}
}
 8000c74:	46c0      	nop			; (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b002      	add	sp, #8
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <st7565_clear_buffer>:

// clear everything
void st7565_clear_buffer(uint8_t *buff) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	memset(buff, 0, 1024);
 8000c84:	2380      	movs	r3, #128	; 0x80
 8000c86:	00da      	lsls	r2, r3, #3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f005 fe97 	bl	80069c0 <memset>
}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	b002      	add	sp, #8
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <st7565_setpixel>:
		}
	}
}

//set *pixel on *x/*y with *color
void st7565_setpixel(uint8_t *buff, uint8_t x, uint8_t y, uint8_t color) {
 8000c9a:	b590      	push	{r4, r7, lr}
 8000c9c:	b083      	sub	sp, #12
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
 8000ca2:	000c      	movs	r4, r1
 8000ca4:	0010      	movs	r0, r2
 8000ca6:	0019      	movs	r1, r3
 8000ca8:	1cfb      	adds	r3, r7, #3
 8000caa:	1c22      	adds	r2, r4, #0
 8000cac:	701a      	strb	r2, [r3, #0]
 8000cae:	1cbb      	adds	r3, r7, #2
 8000cb0:	1c02      	adds	r2, r0, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
 8000cb4:	1c7b      	adds	r3, r7, #1
 8000cb6:	1c0a      	adds	r2, r1, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
	if ((x >= LCDWIDTH) || (y >= LCDHEIGHT))
 8000cba:	1cfb      	adds	r3, r7, #3
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	db51      	blt.n	8000d68 <st7565_setpixel+0xce>
 8000cc4:	1cbb      	adds	r3, r7, #2
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b3f      	cmp	r3, #63	; 0x3f
 8000cca:	d84d      	bhi.n	8000d68 <st7565_setpixel+0xce>
		return;
// x is which column

	if (color)
 8000ccc:	1c7b      	adds	r3, r7, #1
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d023      	beq.n	8000d1c <st7565_setpixel+0x82>
		buff[x + (y / 8) * 128] |= (1 << (7 - (y % 8)));
 8000cd4:	1cfb      	adds	r3, r7, #3
 8000cd6:	781a      	ldrb	r2, [r3, #0]
 8000cd8:	1cbb      	adds	r3, r7, #2
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	08db      	lsrs	r3, r3, #3
 8000cde:	b2d8      	uxtb	r0, r3
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	01db      	lsls	r3, r3, #7
 8000ce4:	18d3      	adds	r3, r2, r3
 8000ce6:	001a      	movs	r2, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	189b      	adds	r3, r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	b25a      	sxtb	r2, r3
 8000cf0:	1cbb      	adds	r3, r7, #2
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	2107      	movs	r1, #7
 8000cf8:	400b      	ands	r3, r1
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	4099      	lsls	r1, r3
 8000cfe:	000b      	movs	r3, r1
 8000d00:	b25b      	sxtb	r3, r3
 8000d02:	4313      	orrs	r3, r2
 8000d04:	b259      	sxtb	r1, r3
 8000d06:	1cfb      	adds	r3, r7, #3
 8000d08:	781a      	ldrb	r2, [r3, #0]
 8000d0a:	0003      	movs	r3, r0
 8000d0c:	01db      	lsls	r3, r3, #7
 8000d0e:	18d3      	adds	r3, r2, r3
 8000d10:	001a      	movs	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	189b      	adds	r3, r3, r2
 8000d16:	b2ca      	uxtb	r2, r1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e026      	b.n	8000d6a <st7565_setpixel+0xd0>
	else
		buff[x + (y / 8) * 128] &= ~(1 << (7 - (y % 8)));
 8000d1c:	1cfb      	adds	r3, r7, #3
 8000d1e:	781a      	ldrb	r2, [r3, #0]
 8000d20:	1cbb      	adds	r3, r7, #2
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	08db      	lsrs	r3, r3, #3
 8000d26:	b2d8      	uxtb	r0, r3
 8000d28:	0003      	movs	r3, r0
 8000d2a:	01db      	lsls	r3, r3, #7
 8000d2c:	18d3      	adds	r3, r2, r3
 8000d2e:	001a      	movs	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	189b      	adds	r3, r3, r2
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b25b      	sxtb	r3, r3
 8000d38:	1cba      	adds	r2, r7, #2
 8000d3a:	7812      	ldrb	r2, [r2, #0]
 8000d3c:	43d2      	mvns	r2, r2
 8000d3e:	2107      	movs	r1, #7
 8000d40:	400a      	ands	r2, r1
 8000d42:	2101      	movs	r1, #1
 8000d44:	4091      	lsls	r1, r2
 8000d46:	000a      	movs	r2, r1
 8000d48:	b252      	sxtb	r2, r2
 8000d4a:	43d2      	mvns	r2, r2
 8000d4c:	b252      	sxtb	r2, r2
 8000d4e:	4013      	ands	r3, r2
 8000d50:	b259      	sxtb	r1, r3
 8000d52:	1cfb      	adds	r3, r7, #3
 8000d54:	781a      	ldrb	r2, [r3, #0]
 8000d56:	0003      	movs	r3, r0
 8000d58:	01db      	lsls	r3, r3, #7
 8000d5a:	18d3      	adds	r3, r2, r3
 8000d5c:	001a      	movs	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	189b      	adds	r3, r3, r2
 8000d62:	b2ca      	uxtb	r2, r1
 8000d64:	701a      	strb	r2, [r3, #0]
 8000d66:	e000      	b.n	8000d6a <st7565_setpixel+0xd0>
		return;
 8000d68:	46c0      	nop			; (mov r8, r8)
}
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b003      	add	sp, #12
 8000d6e:	bd90      	pop	{r4, r7, pc}

08000d70 <st7565_drawbitmap>:

//draw pixel at *x/*y from *bitmap
void st7565_drawbitmap(uint8_t *buff, uint8_t x, uint8_t y,
		const uint8_t *bitmap, uint8_t w, uint8_t h, uint8_t color) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	0008      	movs	r0, r1
 8000d7a:	0011      	movs	r1, r2
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	230b      	movs	r3, #11
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	1c02      	adds	r2, r0, #0
 8000d84:	701a      	strb	r2, [r3, #0]
 8000d86:	230a      	movs	r3, #10
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	1c0a      	adds	r2, r1, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
	uint8_t j, i;
	for (j = 0; j < h; j++) {
 8000d8e:	2317      	movs	r3, #23
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	e049      	b.n	8000e2c <st7565_drawbitmap+0xbc>
		for (i = 0; i < w; i++) {
 8000d98:	2316      	movs	r3, #22
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
 8000da0:	e036      	b.n	8000e10 <st7565_drawbitmap+0xa0>
			if (*(bitmap + i + (j / 8) * w) & (1 << (j % 8))) {
 8000da2:	2316      	movs	r3, #22
 8000da4:	18fb      	adds	r3, r7, r3
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2017      	movs	r0, #23
 8000daa:	183a      	adds	r2, r7, r0
 8000dac:	7812      	ldrb	r2, [r2, #0]
 8000dae:	08d2      	lsrs	r2, r2, #3
 8000db0:	b2d2      	uxtb	r2, r2
 8000db2:	0011      	movs	r1, r2
 8000db4:	2220      	movs	r2, #32
 8000db6:	18ba      	adds	r2, r7, r2
 8000db8:	7812      	ldrb	r2, [r2, #0]
 8000dba:	434a      	muls	r2, r1
 8000dbc:	189b      	adds	r3, r3, r2
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	18d3      	adds	r3, r2, r3
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	0019      	movs	r1, r3
 8000dc6:	183b      	adds	r3, r7, r0
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2207      	movs	r2, #7
 8000dcc:	4013      	ands	r3, r2
 8000dce:	4119      	asrs	r1, r3
 8000dd0:	000b      	movs	r3, r1
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	d015      	beq.n	8000e04 <st7565_drawbitmap+0x94>
				st7565_setpixel(buff, x + i, y + j, color);
 8000dd8:	230b      	movs	r3, #11
 8000dda:	18fa      	adds	r2, r7, r3
 8000ddc:	2316      	movs	r3, #22
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	7812      	ldrb	r2, [r2, #0]
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	18d3      	adds	r3, r2, r3
 8000de6:	b2d9      	uxtb	r1, r3
 8000de8:	230a      	movs	r3, #10
 8000dea:	18fa      	adds	r2, r7, r3
 8000dec:	2317      	movs	r3, #23
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	7812      	ldrb	r2, [r2, #0]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	18d3      	adds	r3, r2, r3
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	2328      	movs	r3, #40	; 0x28
 8000dfa:	18fb      	adds	r3, r7, r3
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	68f8      	ldr	r0, [r7, #12]
 8000e00:	f7ff ff4b 	bl	8000c9a <st7565_setpixel>
		for (i = 0; i < w; i++) {
 8000e04:	2116      	movs	r1, #22
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	781a      	ldrb	r2, [r3, #0]
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	3201      	adds	r2, #1
 8000e0e:	701a      	strb	r2, [r3, #0]
 8000e10:	2316      	movs	r3, #22
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	2220      	movs	r2, #32
 8000e16:	18b9      	adds	r1, r7, r2
 8000e18:	781a      	ldrb	r2, [r3, #0]
 8000e1a:	780b      	ldrb	r3, [r1, #0]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d3c0      	bcc.n	8000da2 <st7565_drawbitmap+0x32>
	for (j = 0; j < h; j++) {
 8000e20:	2117      	movs	r1, #23
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	781a      	ldrb	r2, [r3, #0]
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	3201      	adds	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]
 8000e2c:	2317      	movs	r3, #23
 8000e2e:	18fa      	adds	r2, r7, r3
 8000e30:	2324      	movs	r3, #36	; 0x24
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	7812      	ldrb	r2, [r2, #0]
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d3ad      	bcc.n	8000d98 <st7565_drawbitmap+0x28>
			}
		}
	}
}
 8000e3c:	46c0      	nop			; (mov r8, r8)
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b006      	add	sp, #24
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <st7565_drawstring>:

//draw a sting at *x/*y
void st7565_drawstring(uint8_t *buff, uint8_t x, uint8_t line, uint8_t *c) {
 8000e44:	b5b0      	push	{r4, r5, r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	0008      	movs	r0, r1
 8000e4e:	0011      	movs	r1, r2
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	230b      	movs	r3, #11
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	1c02      	adds	r2, r0, #0
 8000e58:	701a      	strb	r2, [r3, #0]
 8000e5a:	230a      	movs	r3, #10
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	1c0a      	adds	r2, r1, #0
 8000e60:	701a      	strb	r2, [r3, #0]
	while (c[0] != 0) {
 8000e62:	e029      	b.n	8000eb8 <st7565_drawstring+0x74>
		st7565_drawchar(buff, x, line, c[0]);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	781c      	ldrb	r4, [r3, #0]
 8000e68:	230a      	movs	r3, #10
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	781a      	ldrb	r2, [r3, #0]
 8000e6e:	210b      	movs	r1, #11
 8000e70:	000d      	movs	r5, r1
 8000e72:	187b      	adds	r3, r7, r1
 8000e74:	7819      	ldrb	r1, [r3, #0]
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	0023      	movs	r3, r4
 8000e7a:	f000 f827 	bl	8000ecc <st7565_drawchar>
		c++;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3301      	adds	r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
		x += 6; // 6 pixels wide
 8000e84:	0029      	movs	r1, r5
 8000e86:	187b      	adds	r3, r7, r1
 8000e88:	187a      	adds	r2, r7, r1
 8000e8a:	7812      	ldrb	r2, [r2, #0]
 8000e8c:	3206      	adds	r2, #6
 8000e8e:	701a      	strb	r2, [r3, #0]
		if (x + 6 >= LCDWIDTH) {
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	3306      	adds	r3, #6
 8000e96:	2b7f      	cmp	r3, #127	; 0x7f
 8000e98:	dd09      	ble.n	8000eae <st7565_drawstring+0x6a>
			x = 0; // ran out of this line
 8000e9a:	230b      	movs	r3, #11
 8000e9c:	18fb      	adds	r3, r7, r3
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
			line++;
 8000ea2:	210a      	movs	r1, #10
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	781a      	ldrb	r2, [r3, #0]
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	3201      	adds	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
		}
		if (line >= (LCDHEIGHT / 8))
 8000eae:	230a      	movs	r3, #10
 8000eb0:	18fb      	adds	r3, r7, r3
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b07      	cmp	r3, #7
 8000eb6:	d804      	bhi.n	8000ec2 <st7565_drawstring+0x7e>
	while (c[0] != 0) {
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1d1      	bne.n	8000e64 <st7565_drawstring+0x20>
 8000ec0:	e000      	b.n	8000ec4 <st7565_drawstring+0x80>
			return; // ran out of space :(
 8000ec2:	46c0      	nop			; (mov r8, r8)
	}
}
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b004      	add	sp, #16
 8000ec8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000ecc <st7565_drawchar>:

//draw a single character at *x/*y
void st7565_drawchar(uint8_t *buff, uint8_t x, uint8_t line, uint8_t c) {
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	000c      	movs	r4, r1
 8000ed6:	0010      	movs	r0, r2
 8000ed8:	0019      	movs	r1, r3
 8000eda:	1cfb      	adds	r3, r7, #3
 8000edc:	1c22      	adds	r2, r4, #0
 8000ede:	701a      	strb	r2, [r3, #0]
 8000ee0:	1cbb      	adds	r3, r7, #2
 8000ee2:	1c02      	adds	r2, r0, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
 8000ee6:	1c7b      	adds	r3, r7, #1
 8000ee8:	1c0a      	adds	r2, r1, #0
 8000eea:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < 5; i++) {
 8000eec:	230f      	movs	r3, #15
 8000eee:	18fb      	adds	r3, r7, r3
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
 8000ef4:	e020      	b.n	8000f38 <st7565_drawchar+0x6c>
		buff[x + (line * 128)] = *(lcdfont5x7 + (c * 5) + i);
 8000ef6:	1c7b      	adds	r3, r7, #1
 8000ef8:	781a      	ldrb	r2, [r3, #0]
 8000efa:	0013      	movs	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	189b      	adds	r3, r3, r2
 8000f00:	001a      	movs	r2, r3
 8000f02:	200f      	movs	r0, #15
 8000f04:	183b      	adds	r3, r7, r0
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	18d2      	adds	r2, r2, r3
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <st7565_drawchar+0x80>)
 8000f0c:	18d2      	adds	r2, r2, r3
 8000f0e:	1cfb      	adds	r3, r7, #3
 8000f10:	7819      	ldrb	r1, [r3, #0]
 8000f12:	1cbb      	adds	r3, r7, #2
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	01db      	lsls	r3, r3, #7
 8000f18:	18cb      	adds	r3, r1, r3
 8000f1a:	0019      	movs	r1, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	185b      	adds	r3, r3, r1
 8000f20:	7812      	ldrb	r2, [r2, #0]
 8000f22:	701a      	strb	r2, [r3, #0]
		x++;
 8000f24:	1cfb      	adds	r3, r7, #3
 8000f26:	781a      	ldrb	r2, [r3, #0]
 8000f28:	1cfb      	adds	r3, r7, #3
 8000f2a:	3201      	adds	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 5; i++) {
 8000f2e:	183b      	adds	r3, r7, r0
 8000f30:	781a      	ldrb	r2, [r3, #0]
 8000f32:	183b      	adds	r3, r7, r0
 8000f34:	3201      	adds	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
 8000f38:	230f      	movs	r3, #15
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	d9d9      	bls.n	8000ef6 <st7565_drawchar+0x2a>
	}
}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b005      	add	sp, #20
 8000f48:	bd90      	pop	{r4, r7, pc}
 8000f4a:	46c0      	nop			; (mov r8, r8)
 8000f4c:	0800b2fc 	.word	0x0800b2fc

08000f50 <st7565_drawfhd>:
//==========================================================
// Placing Digit Bitmaps
//===========================================================
// display first hour digit (fhd)
void st7565_drawfhd(uint8_t fhd, uint8_t* LCD_Buffer)
    {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af04      	add	r7, sp, #16
 8000f56:	0002      	movs	r2, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	701a      	strb	r2, [r3, #0]
        switch(fhd) {
 8000f5e:	1dfb      	adds	r3, r7, #7
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d012      	beq.n	8000f8c <st7565_drawfhd+0x3c>
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d01e      	beq.n	8000fa8 <st7565_drawfhd+0x58>
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d000      	beq.n	8000f70 <st7565_drawfhd+0x20>
            case 0: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_zero, 128, 64, 10); break;
            case 1: st7565_drawbitmap(LCD_Buffer, 17, 1, clock_one, 128, 64, 10); break;
            case 2: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_two, 128, 64, 10); break;
        }
    }   
 8000f6e:	e029      	b.n	8000fc4 <st7565_drawfhd+0x74>
            case 0: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_zero, 128, 64, 10); break;
 8000f70:	4a16      	ldr	r2, [pc, #88]	; (8000fcc <st7565_drawfhd+0x7c>)
 8000f72:	6838      	ldr	r0, [r7, #0]
 8000f74:	230a      	movs	r3, #10
 8000f76:	9302      	str	r3, [sp, #8]
 8000f78:	2340      	movs	r3, #64	; 0x40
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	2380      	movs	r3, #128	; 0x80
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	0013      	movs	r3, r2
 8000f82:	2201      	movs	r2, #1
 8000f84:	210c      	movs	r1, #12
 8000f86:	f7ff fef3 	bl	8000d70 <st7565_drawbitmap>
 8000f8a:	e01b      	b.n	8000fc4 <st7565_drawfhd+0x74>
            case 1: st7565_drawbitmap(LCD_Buffer, 17, 1, clock_one, 128, 64, 10); break;
 8000f8c:	4a10      	ldr	r2, [pc, #64]	; (8000fd0 <st7565_drawfhd+0x80>)
 8000f8e:	6838      	ldr	r0, [r7, #0]
 8000f90:	230a      	movs	r3, #10
 8000f92:	9302      	str	r3, [sp, #8]
 8000f94:	2340      	movs	r3, #64	; 0x40
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	2380      	movs	r3, #128	; 0x80
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2111      	movs	r1, #17
 8000fa2:	f7ff fee5 	bl	8000d70 <st7565_drawbitmap>
 8000fa6:	e00d      	b.n	8000fc4 <st7565_drawfhd+0x74>
            case 2: st7565_drawbitmap(LCD_Buffer, 12, 1, clock_two, 128, 64, 10); break;
 8000fa8:	4a0a      	ldr	r2, [pc, #40]	; (8000fd4 <st7565_drawfhd+0x84>)
 8000faa:	6838      	ldr	r0, [r7, #0]
 8000fac:	230a      	movs	r3, #10
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	2340      	movs	r3, #64	; 0x40
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	0013      	movs	r3, r2
 8000fba:	2201      	movs	r2, #1
 8000fbc:	210c      	movs	r1, #12
 8000fbe:	f7ff fed7 	bl	8000d70 <st7565_drawbitmap>
 8000fc2:	46c0      	nop			; (mov r8, r8)
    }   
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b002      	add	sp, #8
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	08006afc 	.word	0x08006afc
 8000fd0:	08006efc 	.word	0x08006efc
 8000fd4:	080072fc 	.word	0x080072fc

08000fd8 <st7565_drawshd>:
    
// display second hour digit (shd)
void st7565_drawshd(uint8_t shd, uint8_t* LCD_Buffer)
    {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af04      	add	r7, sp, #16
 8000fde:	0002      	movs	r2, r0
 8000fe0:	6039      	str	r1, [r7, #0]
 8000fe2:	1dfb      	adds	r3, r7, #7
 8000fe4:	701a      	strb	r2, [r3, #0]
        switch(shd) {
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b09      	cmp	r3, #9
 8000fec:	d900      	bls.n	8000ff0 <st7565_drawshd+0x18>
 8000fee:	e090      	b.n	8001112 <st7565_drawshd+0x13a>
 8000ff0:	009a      	lsls	r2, r3, #2
 8000ff2:	4b4a      	ldr	r3, [pc, #296]	; (800111c <st7565_drawshd+0x144>)
 8000ff4:	18d3      	adds	r3, r2, r3
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	469f      	mov	pc, r3
            case 0: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_zero, 128, 64, 10); break;
 8000ffa:	4a49      	ldr	r2, [pc, #292]	; (8001120 <st7565_drawshd+0x148>)
 8000ffc:	6838      	ldr	r0, [r7, #0]
 8000ffe:	230a      	movs	r3, #10
 8001000:	9302      	str	r3, [sp, #8]
 8001002:	2340      	movs	r3, #64	; 0x40
 8001004:	9301      	str	r3, [sp, #4]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	0013      	movs	r3, r2
 800100c:	2201      	movs	r2, #1
 800100e:	2125      	movs	r1, #37	; 0x25
 8001010:	f7ff feae 	bl	8000d70 <st7565_drawbitmap>
 8001014:	e07d      	b.n	8001112 <st7565_drawshd+0x13a>
            case 1: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_one, 128, 64, 10); break;
 8001016:	4a43      	ldr	r2, [pc, #268]	; (8001124 <st7565_drawshd+0x14c>)
 8001018:	6838      	ldr	r0, [r7, #0]
 800101a:	230a      	movs	r3, #10
 800101c:	9302      	str	r3, [sp, #8]
 800101e:	2340      	movs	r3, #64	; 0x40
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	0013      	movs	r3, r2
 8001028:	2201      	movs	r2, #1
 800102a:	2125      	movs	r1, #37	; 0x25
 800102c:	f7ff fea0 	bl	8000d70 <st7565_drawbitmap>
 8001030:	e06f      	b.n	8001112 <st7565_drawshd+0x13a>
            case 2: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_two, 128, 64, 10); break;
 8001032:	4a3d      	ldr	r2, [pc, #244]	; (8001128 <st7565_drawshd+0x150>)
 8001034:	6838      	ldr	r0, [r7, #0]
 8001036:	230a      	movs	r3, #10
 8001038:	9302      	str	r3, [sp, #8]
 800103a:	2340      	movs	r3, #64	; 0x40
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	0013      	movs	r3, r2
 8001044:	2201      	movs	r2, #1
 8001046:	2125      	movs	r1, #37	; 0x25
 8001048:	f7ff fe92 	bl	8000d70 <st7565_drawbitmap>
 800104c:	e061      	b.n	8001112 <st7565_drawshd+0x13a>
            case 3: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_three, 128, 64, 10); break;
 800104e:	4a37      	ldr	r2, [pc, #220]	; (800112c <st7565_drawshd+0x154>)
 8001050:	6838      	ldr	r0, [r7, #0]
 8001052:	230a      	movs	r3, #10
 8001054:	9302      	str	r3, [sp, #8]
 8001056:	2340      	movs	r3, #64	; 0x40
 8001058:	9301      	str	r3, [sp, #4]
 800105a:	2380      	movs	r3, #128	; 0x80
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	0013      	movs	r3, r2
 8001060:	2201      	movs	r2, #1
 8001062:	2125      	movs	r1, #37	; 0x25
 8001064:	f7ff fe84 	bl	8000d70 <st7565_drawbitmap>
 8001068:	e053      	b.n	8001112 <st7565_drawshd+0x13a>
            case 4: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_four, 128, 64, 10); break;
 800106a:	4a31      	ldr	r2, [pc, #196]	; (8001130 <st7565_drawshd+0x158>)
 800106c:	6838      	ldr	r0, [r7, #0]
 800106e:	230a      	movs	r3, #10
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2340      	movs	r3, #64	; 0x40
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	2380      	movs	r3, #128	; 0x80
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	0013      	movs	r3, r2
 800107c:	2201      	movs	r2, #1
 800107e:	2125      	movs	r1, #37	; 0x25
 8001080:	f7ff fe76 	bl	8000d70 <st7565_drawbitmap>
 8001084:	e045      	b.n	8001112 <st7565_drawshd+0x13a>
            case 5: st7565_drawbitmap(LCD_Buffer, 37, 2, clock_five, 128, 64, 10); break;
 8001086:	4a2b      	ldr	r2, [pc, #172]	; (8001134 <st7565_drawshd+0x15c>)
 8001088:	6838      	ldr	r0, [r7, #0]
 800108a:	230a      	movs	r3, #10
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2340      	movs	r3, #64	; 0x40
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	0013      	movs	r3, r2
 8001098:	2202      	movs	r2, #2
 800109a:	2125      	movs	r1, #37	; 0x25
 800109c:	f7ff fe68 	bl	8000d70 <st7565_drawbitmap>
 80010a0:	e037      	b.n	8001112 <st7565_drawshd+0x13a>
            case 6: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_six, 128, 64, 10); break;
 80010a2:	4a25      	ldr	r2, [pc, #148]	; (8001138 <st7565_drawshd+0x160>)
 80010a4:	6838      	ldr	r0, [r7, #0]
 80010a6:	230a      	movs	r3, #10
 80010a8:	9302      	str	r3, [sp, #8]
 80010aa:	2340      	movs	r3, #64	; 0x40
 80010ac:	9301      	str	r3, [sp, #4]
 80010ae:	2380      	movs	r3, #128	; 0x80
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	0013      	movs	r3, r2
 80010b4:	2201      	movs	r2, #1
 80010b6:	2125      	movs	r1, #37	; 0x25
 80010b8:	f7ff fe5a 	bl	8000d70 <st7565_drawbitmap>
 80010bc:	e029      	b.n	8001112 <st7565_drawshd+0x13a>
            case 7: st7565_drawbitmap(LCD_Buffer, 37, 1, clock_seven, 128, 64, 10); break;
 80010be:	4a1f      	ldr	r2, [pc, #124]	; (800113c <st7565_drawshd+0x164>)
 80010c0:	6838      	ldr	r0, [r7, #0]
 80010c2:	230a      	movs	r3, #10
 80010c4:	9302      	str	r3, [sp, #8]
 80010c6:	2340      	movs	r3, #64	; 0x40
 80010c8:	9301      	str	r3, [sp, #4]
 80010ca:	2380      	movs	r3, #128	; 0x80
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	0013      	movs	r3, r2
 80010d0:	2201      	movs	r2, #1
 80010d2:	2125      	movs	r1, #37	; 0x25
 80010d4:	f7ff fe4c 	bl	8000d70 <st7565_drawbitmap>
 80010d8:	e01b      	b.n	8001112 <st7565_drawshd+0x13a>
            case 8: st7565_drawbitmap(LCD_Buffer, 37, 0, clock_eight, 128, 64, 10); break;
 80010da:	4a19      	ldr	r2, [pc, #100]	; (8001140 <st7565_drawshd+0x168>)
 80010dc:	6838      	ldr	r0, [r7, #0]
 80010de:	230a      	movs	r3, #10
 80010e0:	9302      	str	r3, [sp, #8]
 80010e2:	2340      	movs	r3, #64	; 0x40
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	0013      	movs	r3, r2
 80010ec:	2200      	movs	r2, #0
 80010ee:	2125      	movs	r1, #37	; 0x25
 80010f0:	f7ff fe3e 	bl	8000d70 <st7565_drawbitmap>
 80010f4:	e00d      	b.n	8001112 <st7565_drawshd+0x13a>
            case 9: st7565_drawbitmap(LCD_Buffer, 37, 0, clock_nine, 128, 64, 10); break;
 80010f6:	4a13      	ldr	r2, [pc, #76]	; (8001144 <st7565_drawshd+0x16c>)
 80010f8:	6838      	ldr	r0, [r7, #0]
 80010fa:	230a      	movs	r3, #10
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2340      	movs	r3, #64	; 0x40
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	0013      	movs	r3, r2
 8001108:	2200      	movs	r2, #0
 800110a:	2125      	movs	r1, #37	; 0x25
 800110c:	f7ff fe30 	bl	8000d70 <st7565_drawbitmap>
 8001110:	46c0      	nop			; (mov r8, r8)
            
        }
    }
 8001112:	46c0      	nop			; (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	b002      	add	sp, #8
 8001118:	bd80      	pop	{r7, pc}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	0800b7f8 	.word	0x0800b7f8
 8001120:	08006afc 	.word	0x08006afc
 8001124:	08006efc 	.word	0x08006efc
 8001128:	080072fc 	.word	0x080072fc
 800112c:	080076fc 	.word	0x080076fc
 8001130:	08007afc 	.word	0x08007afc
 8001134:	08007efc 	.word	0x08007efc
 8001138:	080082fc 	.word	0x080082fc
 800113c:	080086fc 	.word	0x080086fc
 8001140:	08008afc 	.word	0x08008afc
 8001144:	08008efc 	.word	0x08008efc

08001148 <st7565_drawdts>:
    
// display clock dots (dts)
void st7565_drawdts(uint8_t* LCD_Buffer)
    {
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af04      	add	r7, sp, #16
 800114e:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 59, 5, clock_dots, 128, 64, 10);
 8001150:	4a08      	ldr	r2, [pc, #32]	; (8001174 <st7565_drawdts+0x2c>)
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	230a      	movs	r3, #10
 8001156:	9302      	str	r3, [sp, #8]
 8001158:	2340      	movs	r3, #64	; 0x40
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	0013      	movs	r3, r2
 8001162:	2205      	movs	r2, #5
 8001164:	213b      	movs	r1, #59	; 0x3b
 8001166:	f7ff fe03 	bl	8000d70 <st7565_drawbitmap>
    }
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	46bd      	mov	sp, r7
 800116e:	b002      	add	sp, #8
 8001170:	bd80      	pop	{r7, pc}
 8001172:	46c0      	nop			; (mov r8, r8)
 8001174:	080092fc 	.word	0x080092fc

08001178 <st7565_drawfmd>:

// display first minute digit (fmd)
void st7565_drawfmd(uint8_t fmd, uint8_t* LCD_Buffer)
    {
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af04      	add	r7, sp, #16
 800117e:	0002      	movs	r2, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	1dfb      	adds	r3, r7, #7
 8001184:	701a      	strb	r2, [r3, #0]
        switch(fmd) {
 8001186:	1dfb      	adds	r3, r7, #7
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b05      	cmp	r3, #5
 800118c:	d858      	bhi.n	8001240 <st7565_drawfmd+0xc8>
 800118e:	009a      	lsls	r2, r3, #2
 8001190:	4b2d      	ldr	r3, [pc, #180]	; (8001248 <st7565_drawfmd+0xd0>)
 8001192:	18d3      	adds	r3, r2, r3
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	469f      	mov	pc, r3
            case 0: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_zero, 128, 64, 10); break;
 8001198:	4a2c      	ldr	r2, [pc, #176]	; (800124c <st7565_drawfmd+0xd4>)
 800119a:	6838      	ldr	r0, [r7, #0]
 800119c:	230a      	movs	r3, #10
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2340      	movs	r3, #64	; 0x40
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	2380      	movs	r3, #128	; 0x80
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	0013      	movs	r3, r2
 80011aa:	2201      	movs	r2, #1
 80011ac:	2148      	movs	r1, #72	; 0x48
 80011ae:	f7ff fddf 	bl	8000d70 <st7565_drawbitmap>
 80011b2:	e045      	b.n	8001240 <st7565_drawfmd+0xc8>
            case 1: st7565_drawbitmap(LCD_Buffer, 77, 1, clock_one, 128, 64, 10); break;
 80011b4:	4a26      	ldr	r2, [pc, #152]	; (8001250 <st7565_drawfmd+0xd8>)
 80011b6:	6838      	ldr	r0, [r7, #0]
 80011b8:	230a      	movs	r3, #10
 80011ba:	9302      	str	r3, [sp, #8]
 80011bc:	2340      	movs	r3, #64	; 0x40
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	0013      	movs	r3, r2
 80011c6:	2201      	movs	r2, #1
 80011c8:	214d      	movs	r1, #77	; 0x4d
 80011ca:	f7ff fdd1 	bl	8000d70 <st7565_drawbitmap>
 80011ce:	e037      	b.n	8001240 <st7565_drawfmd+0xc8>
            case 2: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_two, 128, 64, 10); break;
 80011d0:	4a20      	ldr	r2, [pc, #128]	; (8001254 <st7565_drawfmd+0xdc>)
 80011d2:	6838      	ldr	r0, [r7, #0]
 80011d4:	230a      	movs	r3, #10
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	2340      	movs	r3, #64	; 0x40
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	2380      	movs	r3, #128	; 0x80
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	0013      	movs	r3, r2
 80011e2:	2201      	movs	r2, #1
 80011e4:	2148      	movs	r1, #72	; 0x48
 80011e6:	f7ff fdc3 	bl	8000d70 <st7565_drawbitmap>
 80011ea:	e029      	b.n	8001240 <st7565_drawfmd+0xc8>
            case 3: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_three, 128, 64, 10); break;
 80011ec:	4a1a      	ldr	r2, [pc, #104]	; (8001258 <st7565_drawfmd+0xe0>)
 80011ee:	6838      	ldr	r0, [r7, #0]
 80011f0:	230a      	movs	r3, #10
 80011f2:	9302      	str	r3, [sp, #8]
 80011f4:	2340      	movs	r3, #64	; 0x40
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	2380      	movs	r3, #128	; 0x80
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	0013      	movs	r3, r2
 80011fe:	2201      	movs	r2, #1
 8001200:	2148      	movs	r1, #72	; 0x48
 8001202:	f7ff fdb5 	bl	8000d70 <st7565_drawbitmap>
 8001206:	e01b      	b.n	8001240 <st7565_drawfmd+0xc8>
            case 4: st7565_drawbitmap(LCD_Buffer, 72, 1, clock_four, 128, 64, 10); break;
 8001208:	4a14      	ldr	r2, [pc, #80]	; (800125c <st7565_drawfmd+0xe4>)
 800120a:	6838      	ldr	r0, [r7, #0]
 800120c:	230a      	movs	r3, #10
 800120e:	9302      	str	r3, [sp, #8]
 8001210:	2340      	movs	r3, #64	; 0x40
 8001212:	9301      	str	r3, [sp, #4]
 8001214:	2380      	movs	r3, #128	; 0x80
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	0013      	movs	r3, r2
 800121a:	2201      	movs	r2, #1
 800121c:	2148      	movs	r1, #72	; 0x48
 800121e:	f7ff fda7 	bl	8000d70 <st7565_drawbitmap>
 8001222:	e00d      	b.n	8001240 <st7565_drawfmd+0xc8>
            case 5: st7565_drawbitmap(LCD_Buffer, 72, 2, clock_five, 128, 64, 10); break;
 8001224:	4a0e      	ldr	r2, [pc, #56]	; (8001260 <st7565_drawfmd+0xe8>)
 8001226:	6838      	ldr	r0, [r7, #0]
 8001228:	230a      	movs	r3, #10
 800122a:	9302      	str	r3, [sp, #8]
 800122c:	2340      	movs	r3, #64	; 0x40
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	0013      	movs	r3, r2
 8001236:	2202      	movs	r2, #2
 8001238:	2148      	movs	r1, #72	; 0x48
 800123a:	f7ff fd99 	bl	8000d70 <st7565_drawbitmap>
 800123e:	46c0      	nop			; (mov r8, r8)
        }
    }
 8001240:	46c0      	nop			; (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b002      	add	sp, #8
 8001246:	bd80      	pop	{r7, pc}
 8001248:	0800b820 	.word	0x0800b820
 800124c:	08006afc 	.word	0x08006afc
 8001250:	08006efc 	.word	0x08006efc
 8001254:	080072fc 	.word	0x080072fc
 8001258:	080076fc 	.word	0x080076fc
 800125c:	08007afc 	.word	0x08007afc
 8001260:	08007efc 	.word	0x08007efc

08001264 <st7565_drawsmd>:
    
// display second minute digit (smd)
void st7565_drawsmd(uint8_t smd, uint8_t* LCD_Buffer)
    {
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af04      	add	r7, sp, #16
 800126a:	0002      	movs	r2, r0
 800126c:	6039      	str	r1, [r7, #0]
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	701a      	strb	r2, [r3, #0]
        switch(smd) {
 8001272:	1dfb      	adds	r3, r7, #7
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b09      	cmp	r3, #9
 8001278:	d900      	bls.n	800127c <st7565_drawsmd+0x18>
 800127a:	e090      	b.n	800139e <st7565_drawsmd+0x13a>
 800127c:	009a      	lsls	r2, r3, #2
 800127e:	4b4a      	ldr	r3, [pc, #296]	; (80013a8 <st7565_drawsmd+0x144>)
 8001280:	18d3      	adds	r3, r2, r3
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	469f      	mov	pc, r3
            case 0: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_zero, 128, 64, 10); break;
 8001286:	4a49      	ldr	r2, [pc, #292]	; (80013ac <st7565_drawsmd+0x148>)
 8001288:	6838      	ldr	r0, [r7, #0]
 800128a:	230a      	movs	r3, #10
 800128c:	9302      	str	r3, [sp, #8]
 800128e:	2340      	movs	r3, #64	; 0x40
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	2380      	movs	r3, #128	; 0x80
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	0013      	movs	r3, r2
 8001298:	2201      	movs	r2, #1
 800129a:	215c      	movs	r1, #92	; 0x5c
 800129c:	f7ff fd68 	bl	8000d70 <st7565_drawbitmap>
 80012a0:	e07d      	b.n	800139e <st7565_drawsmd+0x13a>
            case 1: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_one, 128, 64, 10); break;
 80012a2:	4a43      	ldr	r2, [pc, #268]	; (80013b0 <st7565_drawsmd+0x14c>)
 80012a4:	6838      	ldr	r0, [r7, #0]
 80012a6:	230a      	movs	r3, #10
 80012a8:	9302      	str	r3, [sp, #8]
 80012aa:	2340      	movs	r3, #64	; 0x40
 80012ac:	9301      	str	r3, [sp, #4]
 80012ae:	2380      	movs	r3, #128	; 0x80
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	0013      	movs	r3, r2
 80012b4:	2201      	movs	r2, #1
 80012b6:	215c      	movs	r1, #92	; 0x5c
 80012b8:	f7ff fd5a 	bl	8000d70 <st7565_drawbitmap>
 80012bc:	e06f      	b.n	800139e <st7565_drawsmd+0x13a>
            case 2: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_two, 128, 64, 10); break;
 80012be:	4a3d      	ldr	r2, [pc, #244]	; (80013b4 <st7565_drawsmd+0x150>)
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	230a      	movs	r3, #10
 80012c4:	9302      	str	r3, [sp, #8]
 80012c6:	2340      	movs	r3, #64	; 0x40
 80012c8:	9301      	str	r3, [sp, #4]
 80012ca:	2380      	movs	r3, #128	; 0x80
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	0013      	movs	r3, r2
 80012d0:	2201      	movs	r2, #1
 80012d2:	215c      	movs	r1, #92	; 0x5c
 80012d4:	f7ff fd4c 	bl	8000d70 <st7565_drawbitmap>
 80012d8:	e061      	b.n	800139e <st7565_drawsmd+0x13a>
            case 3: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_three, 128, 64, 10); break;
 80012da:	4a37      	ldr	r2, [pc, #220]	; (80013b8 <st7565_drawsmd+0x154>)
 80012dc:	6838      	ldr	r0, [r7, #0]
 80012de:	230a      	movs	r3, #10
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2340      	movs	r3, #64	; 0x40
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	0013      	movs	r3, r2
 80012ec:	2201      	movs	r2, #1
 80012ee:	215c      	movs	r1, #92	; 0x5c
 80012f0:	f7ff fd3e 	bl	8000d70 <st7565_drawbitmap>
 80012f4:	e053      	b.n	800139e <st7565_drawsmd+0x13a>
            case 4: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_four, 128, 64, 10); break;
 80012f6:	4a31      	ldr	r2, [pc, #196]	; (80013bc <st7565_drawsmd+0x158>)
 80012f8:	6838      	ldr	r0, [r7, #0]
 80012fa:	230a      	movs	r3, #10
 80012fc:	9302      	str	r3, [sp, #8]
 80012fe:	2340      	movs	r3, #64	; 0x40
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	2380      	movs	r3, #128	; 0x80
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	0013      	movs	r3, r2
 8001308:	2201      	movs	r2, #1
 800130a:	215c      	movs	r1, #92	; 0x5c
 800130c:	f7ff fd30 	bl	8000d70 <st7565_drawbitmap>
 8001310:	e045      	b.n	800139e <st7565_drawsmd+0x13a>
            case 5: st7565_drawbitmap(LCD_Buffer, 92, 2, clock_five, 128, 64, 10); break;
 8001312:	4a2b      	ldr	r2, [pc, #172]	; (80013c0 <st7565_drawsmd+0x15c>)
 8001314:	6838      	ldr	r0, [r7, #0]
 8001316:	230a      	movs	r3, #10
 8001318:	9302      	str	r3, [sp, #8]
 800131a:	2340      	movs	r3, #64	; 0x40
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	0013      	movs	r3, r2
 8001324:	2202      	movs	r2, #2
 8001326:	215c      	movs	r1, #92	; 0x5c
 8001328:	f7ff fd22 	bl	8000d70 <st7565_drawbitmap>
 800132c:	e037      	b.n	800139e <st7565_drawsmd+0x13a>
            case 6: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_six, 128, 64, 10); break;
 800132e:	4a25      	ldr	r2, [pc, #148]	; (80013c4 <st7565_drawsmd+0x160>)
 8001330:	6838      	ldr	r0, [r7, #0]
 8001332:	230a      	movs	r3, #10
 8001334:	9302      	str	r3, [sp, #8]
 8001336:	2340      	movs	r3, #64	; 0x40
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	2380      	movs	r3, #128	; 0x80
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	0013      	movs	r3, r2
 8001340:	2201      	movs	r2, #1
 8001342:	215c      	movs	r1, #92	; 0x5c
 8001344:	f7ff fd14 	bl	8000d70 <st7565_drawbitmap>
 8001348:	e029      	b.n	800139e <st7565_drawsmd+0x13a>
            case 7: st7565_drawbitmap(LCD_Buffer, 92, 1, clock_seven, 128, 64, 10); break;
 800134a:	4a1f      	ldr	r2, [pc, #124]	; (80013c8 <st7565_drawsmd+0x164>)
 800134c:	6838      	ldr	r0, [r7, #0]
 800134e:	230a      	movs	r3, #10
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	2340      	movs	r3, #64	; 0x40
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	2380      	movs	r3, #128	; 0x80
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	0013      	movs	r3, r2
 800135c:	2201      	movs	r2, #1
 800135e:	215c      	movs	r1, #92	; 0x5c
 8001360:	f7ff fd06 	bl	8000d70 <st7565_drawbitmap>
 8001364:	e01b      	b.n	800139e <st7565_drawsmd+0x13a>
            case 8: st7565_drawbitmap(LCD_Buffer, 92, 0, clock_eight, 128, 64, 10); break;
 8001366:	4a19      	ldr	r2, [pc, #100]	; (80013cc <st7565_drawsmd+0x168>)
 8001368:	6838      	ldr	r0, [r7, #0]
 800136a:	230a      	movs	r3, #10
 800136c:	9302      	str	r3, [sp, #8]
 800136e:	2340      	movs	r3, #64	; 0x40
 8001370:	9301      	str	r3, [sp, #4]
 8001372:	2380      	movs	r3, #128	; 0x80
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	0013      	movs	r3, r2
 8001378:	2200      	movs	r2, #0
 800137a:	215c      	movs	r1, #92	; 0x5c
 800137c:	f7ff fcf8 	bl	8000d70 <st7565_drawbitmap>
 8001380:	e00d      	b.n	800139e <st7565_drawsmd+0x13a>
            case 9: st7565_drawbitmap(LCD_Buffer, 92, 0, clock_nine, 128, 64, 10); break;
 8001382:	4a13      	ldr	r2, [pc, #76]	; (80013d0 <st7565_drawsmd+0x16c>)
 8001384:	6838      	ldr	r0, [r7, #0]
 8001386:	230a      	movs	r3, #10
 8001388:	9302      	str	r3, [sp, #8]
 800138a:	2340      	movs	r3, #64	; 0x40
 800138c:	9301      	str	r3, [sp, #4]
 800138e:	2380      	movs	r3, #128	; 0x80
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	0013      	movs	r3, r2
 8001394:	2200      	movs	r2, #0
 8001396:	215c      	movs	r1, #92	; 0x5c
 8001398:	f7ff fcea 	bl	8000d70 <st7565_drawbitmap>
 800139c:	46c0      	nop			; (mov r8, r8)
            
        }
    }
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b002      	add	sp, #8
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	0800b838 	.word	0x0800b838
 80013ac:	08006afc 	.word	0x08006afc
 80013b0:	08006efc 	.word	0x08006efc
 80013b4:	080072fc 	.word	0x080072fc
 80013b8:	080076fc 	.word	0x080076fc
 80013bc:	08007afc 	.word	0x08007afc
 80013c0:	08007efc 	.word	0x08007efc
 80013c4:	080082fc 	.word	0x080082fc
 80013c8:	080086fc 	.word	0x080086fc
 80013cc:	08008afc 	.word	0x08008afc
 80013d0:	08008efc 	.word	0x08008efc

080013d4 <st7565_drawtempsymbol>:
//==========================================================
// Temperature functions
//==========================================================
// Draw temperature symbol
void st7565_drawtempsymbol(uint8_t* LCD_Buffer)
    {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af04      	add	r7, sp, #16
 80013da:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 15, 42, symbol_temp, 128, 64, 10);
 80013dc:	4a08      	ldr	r2, [pc, #32]	; (8001400 <st7565_drawtempsymbol+0x2c>)
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	230a      	movs	r3, #10
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	2340      	movs	r3, #64	; 0x40
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	0013      	movs	r3, r2
 80013ee:	222a      	movs	r2, #42	; 0x2a
 80013f0:	210f      	movs	r1, #15
 80013f2:	f7ff fcbd 	bl	8000d70 <st7565_drawbitmap>
    }
 80013f6:	46c0      	nop			; (mov r8, r8)
 80013f8:	46bd      	mov	sp, r7
 80013fa:	b002      	add	sp, #8
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	46c0      	nop			; (mov r8, r8)
 8001400:	080096fc 	.word	0x080096fc

08001404 <st7565_drawtemp>:
    
//Draw temperature 
void st7565_drawtemp(uint8_t temp[] , uint8_t* LCD_Buffer)
    {
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af04      	add	r7, sp, #16
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
    st7565_drawstring(LCD_Buffer, 30, 6, temp);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	2206      	movs	r2, #6
 8001414:	211e      	movs	r1, #30
 8001416:	f7ff fd15 	bl	8000e44 <st7565_drawstring>
    st7565_drawbitmap(LCD_Buffer, 42, 47, symbol_deg, 128, 64, 10);
 800141a:	4a08      	ldr	r2, [pc, #32]	; (800143c <st7565_drawtemp+0x38>)
 800141c:	6838      	ldr	r0, [r7, #0]
 800141e:	230a      	movs	r3, #10
 8001420:	9302      	str	r3, [sp, #8]
 8001422:	2340      	movs	r3, #64	; 0x40
 8001424:	9301      	str	r3, [sp, #4]
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	0013      	movs	r3, r2
 800142c:	222f      	movs	r2, #47	; 0x2f
 800142e:	212a      	movs	r1, #42	; 0x2a
 8001430:	f7ff fc9e 	bl	8000d70 <st7565_drawbitmap>
    }
 8001434:	46c0      	nop			; (mov r8, r8)
 8001436:	46bd      	mov	sp, r7
 8001438:	b002      	add	sp, #8
 800143a:	bd80      	pop	{r7, pc}
 800143c:	0800aafc 	.word	0x0800aafc

08001440 <st7565_drawhumidsymbol>:
//==========================================================
// Humidity functions
//==========================================================
// Draw humidity symbol
void st7565_drawhumidsymbol(uint8_t* LCD_Buffer)
    {
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af04      	add	r7, sp, #16
 8001446:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 65, 42, symbol_humid, 128, 64, 10);
 8001448:	4a08      	ldr	r2, [pc, #32]	; (800146c <st7565_drawhumidsymbol+0x2c>)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	230a      	movs	r3, #10
 800144e:	9302      	str	r3, [sp, #8]
 8001450:	2340      	movs	r3, #64	; 0x40
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	0013      	movs	r3, r2
 800145a:	222a      	movs	r2, #42	; 0x2a
 800145c:	2141      	movs	r1, #65	; 0x41
 800145e:	f7ff fc87 	bl	8000d70 <st7565_drawbitmap>
    }
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	46bd      	mov	sp, r7
 8001466:	b002      	add	sp, #8
 8001468:	bd80      	pop	{r7, pc}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	08009afc 	.word	0x08009afc

08001470 <st7565_drawhumid>:

// Draw humidity level
void st7565_drawhumid(uint8_t hum[], uint8_t* LCD_Buffer)
    {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
    st7565_drawstring(LCD_Buffer, 82, 6, hum);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6838      	ldr	r0, [r7, #0]
 800147e:	2206      	movs	r2, #6
 8001480:	2152      	movs	r1, #82	; 0x52
 8001482:	f7ff fcdf 	bl	8000e44 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 95, 6, "%");
 8001486:	4b05      	ldr	r3, [pc, #20]	; (800149c <st7565_drawhumid+0x2c>)
 8001488:	6838      	ldr	r0, [r7, #0]
 800148a:	2206      	movs	r2, #6
 800148c:	215f      	movs	r1, #95	; 0x5f
 800148e:	f7ff fcd9 	bl	8000e44 <st7565_drawstring>
    }
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	b002      	add	sp, #8
 8001498:	bd80      	pop	{r7, pc}
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	080069f0 	.word	0x080069f0

080014a0 <st7565_drawalarmsymbol>:
//==========================================================
// Alarmclock symbols
//==========================================================
// Draw alarm symbol
void st7565_drawalarmsymbol(uint8_t* LCD_Buffer)
    {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af04      	add	r7, sp, #16
 80014a6:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 110, 20, symbol_alarm, 128, 64, 10);
 80014a8:	4a08      	ldr	r2, [pc, #32]	; (80014cc <st7565_drawalarmsymbol+0x2c>)
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	230a      	movs	r3, #10
 80014ae:	9302      	str	r3, [sp, #8]
 80014b0:	2340      	movs	r3, #64	; 0x40
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	0013      	movs	r3, r2
 80014ba:	2214      	movs	r2, #20
 80014bc:	216e      	movs	r1, #110	; 0x6e
 80014be:	f7ff fc57 	bl	8000d70 <st7565_drawbitmap>
    }
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	46bd      	mov	sp, r7
 80014c6:	b002      	add	sp, #8
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	08009efc 	.word	0x08009efc

080014d0 <st7565_drawsnsymbol>:

// Draw snooze symbol 
void st7565_drawsnsymbol(uint8_t* LCD_Buffer)
    {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af04      	add	r7, sp, #16
 80014d6:	6078      	str	r0, [r7, #4]
    st7565_drawbitmap(LCD_Buffer, 113, 5, symbol_snooze, 128, 64, 10);
 80014d8:	4a08      	ldr	r2, [pc, #32]	; (80014fc <st7565_drawsnsymbol+0x2c>)
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	230a      	movs	r3, #10
 80014de:	9302      	str	r3, [sp, #8]
 80014e0:	2340      	movs	r3, #64	; 0x40
 80014e2:	9301      	str	r3, [sp, #4]
 80014e4:	2380      	movs	r3, #128	; 0x80
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	0013      	movs	r3, r2
 80014ea:	2205      	movs	r2, #5
 80014ec:	2171      	movs	r1, #113	; 0x71
 80014ee:	f7ff fc3f 	bl	8000d70 <st7565_drawbitmap>

    }
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b002      	add	sp, #8
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	0800a2fc 	.word	0x0800a2fc

08001500 <st7565_drawcursor>:
   
//==========================================================
// Draw cursor
//========================================================== 
void st7565_drawcursor(uint8_t* LCD_Buffer, uint8_t position)
    {
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af04      	add	r7, sp, #16
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	000a      	movs	r2, r1
 800150a:	1cfb      	adds	r3, r7, #3
 800150c:	701a      	strb	r2, [r3, #0]
    switch (position) {
 800150e:	1cfb      	adds	r3, r7, #3
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b07      	cmp	r3, #7
 8001514:	d866      	bhi.n	80015e4 <st7565_drawcursor+0xe4>
 8001516:	009a      	lsls	r2, r3, #2
 8001518:	4b34      	ldr	r3, [pc, #208]	; (80015ec <st7565_drawcursor+0xec>)
 800151a:	18d3      	adds	r3, r2, r3
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	469f      	mov	pc, r3
        case 1: st7565_drawbitmap(LCD_Buffer, 2, 7, cursor, 128, 64, 10); break;
 8001520:	4a33      	ldr	r2, [pc, #204]	; (80015f0 <st7565_drawcursor+0xf0>)
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	230a      	movs	r3, #10
 8001526:	9302      	str	r3, [sp, #8]
 8001528:	2340      	movs	r3, #64	; 0x40
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	0013      	movs	r3, r2
 8001532:	2207      	movs	r2, #7
 8001534:	2102      	movs	r1, #2
 8001536:	f7ff fc1b 	bl	8000d70 <st7565_drawbitmap>
 800153a:	e053      	b.n	80015e4 <st7565_drawcursor+0xe4>
        case 2: st7565_drawbitmap(LCD_Buffer, 2, 15, cursor, 128, 64, 10); break;
 800153c:	4a2c      	ldr	r2, [pc, #176]	; (80015f0 <st7565_drawcursor+0xf0>)
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	230a      	movs	r3, #10
 8001542:	9302      	str	r3, [sp, #8]
 8001544:	2340      	movs	r3, #64	; 0x40
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	2380      	movs	r3, #128	; 0x80
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	0013      	movs	r3, r2
 800154e:	220f      	movs	r2, #15
 8001550:	2102      	movs	r1, #2
 8001552:	f7ff fc0d 	bl	8000d70 <st7565_drawbitmap>
 8001556:	e045      	b.n	80015e4 <st7565_drawcursor+0xe4>
        case 3: st7565_drawbitmap(LCD_Buffer, 2, 23, cursor, 128, 64, 10); break;
 8001558:	4a25      	ldr	r2, [pc, #148]	; (80015f0 <st7565_drawcursor+0xf0>)
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	230a      	movs	r3, #10
 800155e:	9302      	str	r3, [sp, #8]
 8001560:	2340      	movs	r3, #64	; 0x40
 8001562:	9301      	str	r3, [sp, #4]
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	0013      	movs	r3, r2
 800156a:	2217      	movs	r2, #23
 800156c:	2102      	movs	r1, #2
 800156e:	f7ff fbff 	bl	8000d70 <st7565_drawbitmap>
 8001572:	e037      	b.n	80015e4 <st7565_drawcursor+0xe4>
        case 4: st7565_drawbitmap(LCD_Buffer, 2, 31, cursor, 128, 64, 10); break;
 8001574:	4a1e      	ldr	r2, [pc, #120]	; (80015f0 <st7565_drawcursor+0xf0>)
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	230a      	movs	r3, #10
 800157a:	9302      	str	r3, [sp, #8]
 800157c:	2340      	movs	r3, #64	; 0x40
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	0013      	movs	r3, r2
 8001586:	221f      	movs	r2, #31
 8001588:	2102      	movs	r1, #2
 800158a:	f7ff fbf1 	bl	8000d70 <st7565_drawbitmap>
 800158e:	e029      	b.n	80015e4 <st7565_drawcursor+0xe4>
        case 5: st7565_drawbitmap(LCD_Buffer, 2, 39, cursor, 128, 64, 10); break;
 8001590:	4a17      	ldr	r2, [pc, #92]	; (80015f0 <st7565_drawcursor+0xf0>)
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	230a      	movs	r3, #10
 8001596:	9302      	str	r3, [sp, #8]
 8001598:	2340      	movs	r3, #64	; 0x40
 800159a:	9301      	str	r3, [sp, #4]
 800159c:	2380      	movs	r3, #128	; 0x80
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	0013      	movs	r3, r2
 80015a2:	2227      	movs	r2, #39	; 0x27
 80015a4:	2102      	movs	r1, #2
 80015a6:	f7ff fbe3 	bl	8000d70 <st7565_drawbitmap>
 80015aa:	e01b      	b.n	80015e4 <st7565_drawcursor+0xe4>
        case 6: st7565_drawbitmap(LCD_Buffer, 2, 47, cursor, 128, 64, 10); break;
 80015ac:	4a10      	ldr	r2, [pc, #64]	; (80015f0 <st7565_drawcursor+0xf0>)
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	230a      	movs	r3, #10
 80015b2:	9302      	str	r3, [sp, #8]
 80015b4:	2340      	movs	r3, #64	; 0x40
 80015b6:	9301      	str	r3, [sp, #4]
 80015b8:	2380      	movs	r3, #128	; 0x80
 80015ba:	9300      	str	r3, [sp, #0]
 80015bc:	0013      	movs	r3, r2
 80015be:	222f      	movs	r2, #47	; 0x2f
 80015c0:	2102      	movs	r1, #2
 80015c2:	f7ff fbd5 	bl	8000d70 <st7565_drawbitmap>
 80015c6:	e00d      	b.n	80015e4 <st7565_drawcursor+0xe4>
        case 7: st7565_drawbitmap(LCD_Buffer, 2, 55, cursor, 128, 64, 10); break;
 80015c8:	4a09      	ldr	r2, [pc, #36]	; (80015f0 <st7565_drawcursor+0xf0>)
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	230a      	movs	r3, #10
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	2340      	movs	r3, #64	; 0x40
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	0013      	movs	r3, r2
 80015da:	2237      	movs	r2, #55	; 0x37
 80015dc:	2102      	movs	r1, #2
 80015de:	f7ff fbc7 	bl	8000d70 <st7565_drawbitmap>
 80015e2:	46c0      	nop			; (mov r8, r8)
        }
    }
 80015e4:	46c0      	nop			; (mov r8, r8)
 80015e6:	46bd      	mov	sp, r7
 80015e8:	b002      	add	sp, #8
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	0800b860 	.word	0x0800b860
 80015f0:	0800aefc 	.word	0x0800aefc

080015f4 <st7565_drawmenu>:

//==========================================================
// Draw menu
//========================================================== 
void st7565_drawmenu(uint8_t* LCD_Buffer, menu_t type)
    {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	000a      	movs	r2, r1
 80015fe:	1cfb      	adds	r3, r7, #3
 8001600:	701a      	strb	r2, [r3, #0]
    switch (type) {
 8001602:	1cfb      	adds	r3, r7, #3
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b04      	cmp	r3, #4
 8001608:	d900      	bls.n	800160c <st7565_drawmenu+0x18>
 800160a:	e08d      	b.n	8001728 <st7565_drawmenu+0x134>
 800160c:	009a      	lsls	r2, r3, #2
 800160e:	4b48      	ldr	r3, [pc, #288]	; (8001730 <st7565_drawmenu+0x13c>)
 8001610:	18d3      	adds	r3, r2, r3
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	469f      	mov	pc, r3
        case main_m:
            st7565_drawstring(LCD_Buffer, 40, 0, "MAIN MENU");
 8001616:	4b47      	ldr	r3, [pc, #284]	; (8001734 <st7565_drawmenu+0x140>)
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	2128      	movs	r1, #40	; 0x28
 800161e:	f7ff fc11 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Clock Settings");
 8001622:	4b45      	ldr	r3, [pc, #276]	; (8001738 <st7565_drawmenu+0x144>)
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	2201      	movs	r2, #1
 8001628:	2108      	movs	r1, #8
 800162a:	f7ff fc0b 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Moodlight");
 800162e:	4b43      	ldr	r3, [pc, #268]	; (800173c <st7565_drawmenu+0x148>)
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	2202      	movs	r2, #2
 8001634:	2108      	movs	r1, #8
 8001636:	f7ff fc05 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Bluetooth");
 800163a:	4b41      	ldr	r3, [pc, #260]	; (8001740 <st7565_drawmenu+0x14c>)
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	2203      	movs	r2, #3
 8001640:	2108      	movs	r1, #8
 8001642:	f7ff fbff 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 4, " Music");
 8001646:	4b3f      	ldr	r3, [pc, #252]	; (8001744 <st7565_drawmenu+0x150>)
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	2204      	movs	r2, #4
 800164c:	2108      	movs	r1, #8
 800164e:	f7ff fbf9 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 5, " Return");
 8001652:	4b3d      	ldr	r3, [pc, #244]	; (8001748 <st7565_drawmenu+0x154>)
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	2205      	movs	r2, #5
 8001658:	2108      	movs	r1, #8
 800165a:	f7ff fbf3 	bl	8000e44 <st7565_drawstring>
            break;
 800165e:	e063      	b.n	8001728 <st7565_drawmenu+0x134>

        case clock:
            st7565_drawstring(LCD_Buffer, 50, 0, "CLOCK");
 8001660:	4b3a      	ldr	r3, [pc, #232]	; (800174c <st7565_drawmenu+0x158>)
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	2132      	movs	r1, #50	; 0x32
 8001668:	f7ff fbec 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Time & Date");
 800166c:	4b38      	ldr	r3, [pc, #224]	; (8001750 <st7565_drawmenu+0x15c>)
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	2201      	movs	r2, #1
 8001672:	2108      	movs	r1, #8
 8001674:	f7ff fbe6 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Alarm");
 8001678:	4b36      	ldr	r3, [pc, #216]	; (8001754 <st7565_drawmenu+0x160>)
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	2202      	movs	r2, #2
 800167e:	2108      	movs	r1, #8
 8001680:	f7ff fbe0 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 8001684:	4b30      	ldr	r3, [pc, #192]	; (8001748 <st7565_drawmenu+0x154>)
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	2203      	movs	r2, #3
 800168a:	2108      	movs	r1, #8
 800168c:	f7ff fbda 	bl	8000e44 <st7565_drawstring>
            break;
 8001690:	e04a      	b.n	8001728 <st7565_drawmenu+0x134>

        case moodlight:
            st7565_drawstring(LCD_Buffer, 40, 0, "MOODLIGHT");
 8001692:	4b31      	ldr	r3, [pc, #196]	; (8001758 <st7565_drawmenu+0x164>)
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	2128      	movs	r1, #40	; 0x28
 800169a:	f7ff fbd3 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Colors");
 800169e:	4b2f      	ldr	r3, [pc, #188]	; (800175c <st7565_drawmenu+0x168>)
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	2108      	movs	r1, #8
 80016a6:	f7ff fbcd 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Custom");
 80016aa:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <st7565_drawmenu+0x16c>)
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	2202      	movs	r2, #2
 80016b0:	2108      	movs	r1, #8
 80016b2:	f7ff fbc7 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 80016b6:	4b24      	ldr	r3, [pc, #144]	; (8001748 <st7565_drawmenu+0x154>)
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	2203      	movs	r2, #3
 80016bc:	2108      	movs	r1, #8
 80016be:	f7ff fbc1 	bl	8000e44 <st7565_drawstring>
            break;
 80016c2:	e031      	b.n	8001728 <st7565_drawmenu+0x134>
        
        case bluetooth:
            st7565_drawstring(LCD_Buffer, 50, 0, "BLUETOOTH");
 80016c4:	4b27      	ldr	r3, [pc, #156]	; (8001764 <st7565_drawmenu+0x170>)
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	2132      	movs	r1, #50	; 0x32
 80016cc:	f7ff fbba 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Pair");
 80016d0:	4b25      	ldr	r3, [pc, #148]	; (8001768 <st7565_drawmenu+0x174>)
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	2201      	movs	r2, #1
 80016d6:	2108      	movs	r1, #8
 80016d8:	f7ff fbb4 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Settings");
 80016dc:	4b23      	ldr	r3, [pc, #140]	; (800176c <st7565_drawmenu+0x178>)
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	2202      	movs	r2, #2
 80016e2:	2108      	movs	r1, #8
 80016e4:	f7ff fbae 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 80016e8:	4b17      	ldr	r3, [pc, #92]	; (8001748 <st7565_drawmenu+0x154>)
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	2203      	movs	r2, #3
 80016ee:	2108      	movs	r1, #8
 80016f0:	f7ff fba8 	bl	8000e44 <st7565_drawstring>
            break;
 80016f4:	e018      	b.n	8001728 <st7565_drawmenu+0x134>
        
        case music:
            st7565_drawstring(LCD_Buffer, 50, 0, "MUSIC");
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <st7565_drawmenu+0x17c>)
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	2132      	movs	r1, #50	; 0x32
 80016fe:	f7ff fba1 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 1, " Player");
 8001702:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <st7565_drawmenu+0x180>)
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	2201      	movs	r2, #1
 8001708:	2108      	movs	r1, #8
 800170a:	f7ff fb9b 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 2, " Volume");
 800170e:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <st7565_drawmenu+0x184>)
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	2202      	movs	r2, #2
 8001714:	2108      	movs	r1, #8
 8001716:	f7ff fb95 	bl	8000e44 <st7565_drawstring>
            st7565_drawstring(LCD_Buffer, 8, 3, " Return");
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <st7565_drawmenu+0x154>)
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	2203      	movs	r2, #3
 8001720:	2108      	movs	r1, #8
 8001722:	f7ff fb8f 	bl	8000e44 <st7565_drawstring>
            break;
 8001726:	46c0      	nop			; (mov r8, r8)
        }
    }
 8001728:	46c0      	nop			; (mov r8, r8)
 800172a:	46bd      	mov	sp, r7
 800172c:	b002      	add	sp, #8
 800172e:	bd80      	pop	{r7, pc}
 8001730:	0800b880 	.word	0x0800b880
 8001734:	080069f4 	.word	0x080069f4
 8001738:	08006a00 	.word	0x08006a00
 800173c:	08006a10 	.word	0x08006a10
 8001740:	08006a1c 	.word	0x08006a1c
 8001744:	08006a28 	.word	0x08006a28
 8001748:	08006a30 	.word	0x08006a30
 800174c:	08006a38 	.word	0x08006a38
 8001750:	08006a40 	.word	0x08006a40
 8001754:	08006a50 	.word	0x08006a50
 8001758:	08006a58 	.word	0x08006a58
 800175c:	08006a64 	.word	0x08006a64
 8001760:	08006a6c 	.word	0x08006a6c
 8001764:	08006a74 	.word	0x08006a74
 8001768:	08006a80 	.word	0x08006a80
 800176c:	08006a88 	.word	0x08006a88
 8001770:	08006a94 	.word	0x08006a94
 8001774:	08006a9c 	.word	0x08006a9c
 8001778:	08006aa4 	.word	0x08006aa4

0800177c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b087      	sub	sp, #28
 8001780:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001782:	f001 f9ab 	bl	8002adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001786:	f000 f89f 	bl	80018c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800178a:	f7fe ff6f 	bl	800066c <MX_GPIO_Init>
  MX_RTC_Init();
 800178e:	f000 f919 	bl	80019c4 <MX_RTC_Init>
  MX_TIM1_Init();
 8001792:	f000 fe87 	bl	80024a4 <MX_TIM1_Init>
  MX_TIM15_Init();
 8001796:	f000 fffb 	bl	8002790 <MX_TIM15_Init>
  MX_USART1_UART_Init();
 800179a:	f001 f91b 	bl	80029d4 <MX_USART1_UART_Init>
  MX_ADC_Init();
 800179e:	f7fe fe27 	bl	80003f0 <MX_ADC_Init>
  MX_I2C2_Init();
 80017a2:	f7ff f833 	bl	800080c <MX_I2C2_Init>
  MX_TIM3_Init();
 80017a6:	f000 ff53 	bl	8002650 <MX_TIM3_Init>
  MX_TIM6_Init();
 80017aa:	f000 ffa7 	bl	80026fc <MX_TIM6_Init>
  MX_TIM14_Init();
 80017ae:	f000 ffc9 	bl	8002744 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(LEDUP_GPIO_Port, LEDUP_Pin, GPIO_PIN_SET);
 80017b2:	4b3b      	ldr	r3, [pc, #236]	; (80018a0 <main+0x124>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	2110      	movs	r1, #16
 80017b8:	0018      	movs	r0, r3
 80017ba:	f001 ffcc 	bl	8003756 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDDN_GPIO_Port, LEDDN_Pin, GPIO_PIN_SET);
 80017be:	4b38      	ldr	r3, [pc, #224]	; (80018a0 <main+0x124>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	2102      	movs	r1, #2
 80017c4:	0018      	movs	r0, r3
 80017c6:	f001 ffc6 	bl	8003756 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDLT_GPIO_Port, LEDLT_Pin, GPIO_PIN_SET);
 80017ca:	4b35      	ldr	r3, [pc, #212]	; (80018a0 <main+0x124>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	2120      	movs	r1, #32
 80017d0:	0018      	movs	r0, r3
 80017d2:	f001 ffc0 	bl	8003756 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDRT_GPIO_Port, LEDRT_Pin, GPIO_PIN_SET);
 80017d6:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <main+0x124>)
 80017d8:	2201      	movs	r2, #1
 80017da:	2101      	movs	r1, #1
 80017dc:	0018      	movs	r0, r3
 80017de:	f001 ffba 	bl	8003756 <HAL_GPIO_WritePin>
	
	
	__HAL_TIM_SET_COMPARE(&htim1, PWM_CH_R, 200);
 80017e2:	4b30      	ldr	r3, [pc, #192]	; (80018a4 <main+0x128>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	22c8      	movs	r2, #200	; 0xc8
 80017e8:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, PWM_CH_R);
 80017ea:	4b2e      	ldr	r3, [pc, #184]	; (80018a4 <main+0x128>)
 80017ec:	2100      	movs	r1, #0
 80017ee:	0018      	movs	r0, r3
 80017f0:	f003 fe7a 	bl	80054e8 <HAL_TIM_PWM_Start>
	//HAL_TIM_Base_Start_IT(&htim3);	// UI timer
	//HAL_TIM_Base_Start_IT(&htim6);	// Sensor timer
	
	//HAL_I2C_Master_Transmit(&hi2c2, SHTC3_ADDR, 
    
    st7565_init();
 80017f4:	f7ff f96b 	bl	8000ace <st7565_init>


//=======================================================================
// Show Startup Screen
//=======================================================================
    st7565_backlight_enable(); 
 80017f8:	f7ff f9de 	bl	8000bb8 <st7565_backlight_enable>
    st7565_set_brightness(0); 
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff f9e7 	bl	8000bd0 <st7565_set_brightness>
    HAL_Delay(100);
 8001802:	2064      	movs	r0, #100	; 0x64
 8001804:	f001 f9ce 	bl	8002ba4 <HAL_Delay>
   
// Show startup screen
    st7565_clear_buffer(LCD_Buffer);
 8001808:	4b27      	ldr	r3, [pc, #156]	; (80018a8 <main+0x12c>)
 800180a:	0018      	movs	r0, r3
 800180c:	f7ff fa36 	bl	8000c7c <st7565_clear_buffer>
    st7565_drawbitmap(LCD_Buffer, 0, 0, atom_symbol, 128, 64, 10);
 8001810:	4a26      	ldr	r2, [pc, #152]	; (80018ac <main+0x130>)
 8001812:	4825      	ldr	r0, [pc, #148]	; (80018a8 <main+0x12c>)
 8001814:	230a      	movs	r3, #10
 8001816:	9302      	str	r3, [sp, #8]
 8001818:	2340      	movs	r3, #64	; 0x40
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	2380      	movs	r3, #128	; 0x80
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	0013      	movs	r3, r2
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	f7ff faa3 	bl	8000d70 <st7565_drawbitmap>
    st7565_drawstring(LCD_Buffer, 22, 7, "Moodlight 2020");
 800182a:	4b21      	ldr	r3, [pc, #132]	; (80018b0 <main+0x134>)
 800182c:	481e      	ldr	r0, [pc, #120]	; (80018a8 <main+0x12c>)
 800182e:	2207      	movs	r2, #7
 8001830:	2116      	movs	r1, #22
 8001832:	f7ff fb07 	bl	8000e44 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 0, 0, "Manuel");
 8001836:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <main+0x138>)
 8001838:	481b      	ldr	r0, [pc, #108]	; (80018a8 <main+0x12c>)
 800183a:	2200      	movs	r2, #0
 800183c:	2100      	movs	r1, #0
 800183e:	f7ff fb01 	bl	8000e44 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 0, 1, "Schmid");
 8001842:	4b1d      	ldr	r3, [pc, #116]	; (80018b8 <main+0x13c>)
 8001844:	4818      	ldr	r0, [pc, #96]	; (80018a8 <main+0x12c>)
 8001846:	2201      	movs	r2, #1
 8001848:	2100      	movs	r1, #0
 800184a:	f7ff fafb 	bl	8000e44 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 85, 0, "Lukas");
 800184e:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <main+0x140>)
 8001850:	4815      	ldr	r0, [pc, #84]	; (80018a8 <main+0x12c>)
 8001852:	2200      	movs	r2, #0
 8001854:	2155      	movs	r1, #85	; 0x55
 8001856:	f7ff faf5 	bl	8000e44 <st7565_drawstring>
    st7565_drawstring(LCD_Buffer, 85, 1, "Eugster");
 800185a:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <main+0x144>)
 800185c:	4812      	ldr	r0, [pc, #72]	; (80018a8 <main+0x12c>)
 800185e:	2201      	movs	r2, #1
 8001860:	2155      	movs	r1, #85	; 0x55
 8001862:	f7ff faef 	bl	8000e44 <st7565_drawstring>
	st7565_write_buffer(LCD_Buffer);
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <main+0x12c>)
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff f89f 	bl	80009ac <st7565_write_buffer>
    
    HAL_Delay(3000);
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <main+0x148>)
 8001870:	0018      	movs	r0, r3
 8001872:	f001 f997 	bl	8002ba4 <HAL_Delay>
    st7565_clear_buffer(LCD_Buffer);
 8001876:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <main+0x12c>)
 8001878:	0018      	movs	r0, r3
 800187a:	f7ff f9ff 	bl	8000c7c <st7565_clear_buffer>
//=======================================================================
  
    event_t event;
    fsm_init();
 800187e:	f000 f91b 	bl	8001ab8 <fsm_init>
    
    while(1) {
        event = eh_get_event();
 8001882:	1dfc      	adds	r4, r7, #7
 8001884:	f7fe fe5e 	bl	8000544 <eh_get_event>
 8001888:	0003      	movs	r3, r0
 800188a:	7023      	strb	r3, [r4, #0]
        if(event != EV_NO_EVENT) {
 800188c:	1dfb      	adds	r3, r7, #7
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0f6      	beq.n	8001882 <main+0x106>
            fsm_handle_event(event);
 8001894:	1dfb      	adds	r3, r7, #7
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	0018      	movs	r0, r3
 800189a:	f000 f921 	bl	8001ae0 <fsm_handle_event>
        event = eh_get_event();
 800189e:	e7f0      	b.n	8001882 <main+0x106>
 80018a0:	48000400 	.word	0x48000400
 80018a4:	200005b0 	.word	0x200005b0
 80018a8:	200000cc 	.word	0x200000cc
 80018ac:	0800a6fc 	.word	0x0800a6fc
 80018b0:	08006aac 	.word	0x08006aac
 80018b4:	08006abc 	.word	0x08006abc
 80018b8:	08006ac4 	.word	0x08006ac4
 80018bc:	08006acc 	.word	0x08006acc
 80018c0:	08006ad4 	.word	0x08006ad4
 80018c4:	00000bb8 	.word	0x00000bb8

080018c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b095      	sub	sp, #84	; 0x54
 80018cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ce:	2420      	movs	r4, #32
 80018d0:	193b      	adds	r3, r7, r4
 80018d2:	0018      	movs	r0, r3
 80018d4:	2330      	movs	r3, #48	; 0x30
 80018d6:	001a      	movs	r2, r3
 80018d8:	2100      	movs	r1, #0
 80018da:	f005 f871 	bl	80069c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018de:	2310      	movs	r3, #16
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	0018      	movs	r0, r3
 80018e4:	2310      	movs	r3, #16
 80018e6:	001a      	movs	r2, r3
 80018e8:	2100      	movs	r1, #0
 80018ea:	f005 f869 	bl	80069c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018ee:	003b      	movs	r3, r7
 80018f0:	0018      	movs	r0, r3
 80018f2:	2310      	movs	r3, #16
 80018f4:	001a      	movs	r2, r3
 80018f6:	2100      	movs	r1, #0
 80018f8:	f005 f862 	bl	80069c0 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80018fc:	f002 fdde 	bl	80044bc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8001900:	4b2b      	ldr	r3, [pc, #172]	; (80019b0 <SystemClock_Config+0xe8>)
 8001902:	6a1a      	ldr	r2, [r3, #32]
 8001904:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <SystemClock_Config+0xe8>)
 8001906:	2118      	movs	r1, #24
 8001908:	430a      	orrs	r2, r1
 800190a:	621a      	str	r2, [r3, #32]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE
 800190c:	0021      	movs	r1, r4
 800190e:	187b      	adds	r3, r7, r1
 8001910:	2215      	movs	r2, #21
 8001912:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001914:	187b      	adds	r3, r7, r1
 8001916:	2201      	movs	r2, #1
 8001918:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800191a:	187b      	adds	r3, r7, r1
 800191c:	2201      	movs	r2, #1
 800191e:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001920:	187b      	adds	r3, r7, r1
 8001922:	2201      	movs	r2, #1
 8001924:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001926:	187b      	adds	r3, r7, r1
 8001928:	2210      	movs	r2, #16
 800192a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800192c:	187b      	adds	r3, r7, r1
 800192e:	2202      	movs	r2, #2
 8001930:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001932:	187b      	adds	r3, r7, r1
 8001934:	2280      	movs	r2, #128	; 0x80
 8001936:	0252      	lsls	r2, r2, #9
 8001938:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800193a:	187b      	adds	r3, r7, r1
 800193c:	2280      	movs	r2, #128	; 0x80
 800193e:	0352      	lsls	r2, r2, #13
 8001940:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001942:	187b      	adds	r3, r7, r1
 8001944:	2200      	movs	r2, #0
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001948:	187b      	adds	r3, r7, r1
 800194a:	0018      	movs	r0, r3
 800194c:	f002 fdc4 	bl	80044d8 <HAL_RCC_OscConfig>
 8001950:	1e03      	subs	r3, r0, #0
 8001952:	d001      	beq.n	8001958 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001954:	f000 f830 	bl	80019b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001958:	2110      	movs	r1, #16
 800195a:	187b      	adds	r3, r7, r1
 800195c:	2207      	movs	r2, #7
 800195e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001960:	187b      	adds	r3, r7, r1
 8001962:	2202      	movs	r2, #2
 8001964:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001966:	187b      	adds	r3, r7, r1
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800196c:	187b      	adds	r3, r7, r1
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001972:	187b      	adds	r3, r7, r1
 8001974:	2101      	movs	r1, #1
 8001976:	0018      	movs	r0, r3
 8001978:	f003 f8ca 	bl	8004b10 <HAL_RCC_ClockConfig>
 800197c:	1e03      	subs	r3, r0, #0
 800197e:	d001      	beq.n	8001984 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001980:	f000 f81a 	bl	80019b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8001984:	003b      	movs	r3, r7
 8001986:	4a0b      	ldr	r2, [pc, #44]	; (80019b4 <SystemClock_Config+0xec>)
 8001988:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800198a:	003b      	movs	r3, r7
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001990:	003b      	movs	r3, r7
 8001992:	2280      	movs	r2, #128	; 0x80
 8001994:	0052      	lsls	r2, r2, #1
 8001996:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001998:	003b      	movs	r3, r7
 800199a:	0018      	movs	r0, r3
 800199c:	f003 fa0a 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 80019a0:	1e03      	subs	r3, r0, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80019a4:	f000 f808 	bl	80019b8 <Error_Handler>
  }
}
 80019a8:	46c0      	nop			; (mov r8, r8)
 80019aa:	46bd      	mov	sp, r7
 80019ac:	b015      	add	sp, #84	; 0x54
 80019ae:	bd90      	pop	{r4, r7, pc}
 80019b0:	40021000 	.word	0x40021000
 80019b4:	00010001 	.word	0x00010001

080019b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019bc:	46c0      	nop			; (mov r8, r8)
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	0018      	movs	r0, r3
 80019ce:	2314      	movs	r3, #20
 80019d0:	001a      	movs	r2, r3
 80019d2:	2100      	movs	r1, #0
 80019d4:	f004 fff4 	bl	80069c0 <memset>
  RTC_DateTypeDef sDate = {0};
 80019d8:	003b      	movs	r3, r7
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80019de:	4b28      	ldr	r3, [pc, #160]	; (8001a80 <MX_RTC_Init+0xbc>)
 80019e0:	4a28      	ldr	r2, [pc, #160]	; (8001a84 <MX_RTC_Init+0xc0>)
 80019e2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80019e4:	4b26      	ldr	r3, [pc, #152]	; (8001a80 <MX_RTC_Init+0xbc>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80019ea:	4b25      	ldr	r3, [pc, #148]	; (8001a80 <MX_RTC_Init+0xbc>)
 80019ec:	227f      	movs	r2, #127	; 0x7f
 80019ee:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <MX_RTC_Init+0xbc>)
 80019f2:	22ff      	movs	r2, #255	; 0xff
 80019f4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80019f6:	4b22      	ldr	r3, [pc, #136]	; (8001a80 <MX_RTC_Init+0xbc>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80019fc:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <MX_RTC_Init+0xbc>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a02:	4b1f      	ldr	r3, [pc, #124]	; (8001a80 <MX_RTC_Init+0xbc>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a08:	4b1d      	ldr	r3, [pc, #116]	; (8001a80 <MX_RTC_Init+0xbc>)
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	f003 faa0 	bl	8004f50 <HAL_RTC_Init>
 8001a10:	1e03      	subs	r3, r0, #0
 8001a12:	d001      	beq.n	8001a18 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8001a14:	f7ff ffd0 	bl	80019b8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8001a18:	1d3b      	adds	r3, r7, #4
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	2200      	movs	r2, #0
 8001a22:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	2200      	movs	r2, #0
 8001a28:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001a36:	1d39      	adds	r1, r7, #4
 8001a38:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <MX_RTC_Init+0xbc>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f003 fb1b 	bl	8005078 <HAL_RTC_SetTime>
 8001a42:	1e03      	subs	r3, r0, #0
 8001a44:	d001      	beq.n	8001a4a <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8001a46:	f7ff ffb7 	bl	80019b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001a4a:	003b      	movs	r3, r7
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001a50:	003b      	movs	r3, r7
 8001a52:	2201      	movs	r2, #1
 8001a54:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8001a56:	003b      	movs	r3, r7
 8001a58:	2201      	movs	r2, #1
 8001a5a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8001a5c:	003b      	movs	r3, r7
 8001a5e:	2200      	movs	r2, #0
 8001a60:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001a62:	0039      	movs	r1, r7
 8001a64:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <MX_RTC_Init+0xbc>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	0018      	movs	r0, r3
 8001a6a:	f003 fbc1 	bl	80051f0 <HAL_RTC_SetDate>
 8001a6e:	1e03      	subs	r3, r0, #0
 8001a70:	d001      	beq.n	8001a76 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 8001a72:	f7ff ffa1 	bl	80019b8 <Error_Handler>
  }

}
 8001a76:	46c0      	nop			; (mov r8, r8)
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	b006      	add	sp, #24
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	200004d0 	.word	0x200004d0
 8001a84:	40002800 	.word	0x40002800

08001a88 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a06      	ldr	r2, [pc, #24]	; (8001ab0 <HAL_RTC_MspInit+0x28>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d106      	bne.n	8001aa8 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a9a:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <HAL_RTC_MspInit+0x2c>)
 8001a9c:	6a1a      	ldr	r2, [r3, #32]
 8001a9e:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <HAL_RTC_MspInit+0x2c>)
 8001aa0:	2180      	movs	r1, #128	; 0x80
 8001aa2:	0209      	lsls	r1, r1, #8
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001aa8:	46c0      	nop			; (mov r8, r8)
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b002      	add	sp, #8
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40002800 	.word	0x40002800
 8001ab4:	40021000 	.word	0x40021000

08001ab8 <fsm_init>:
// current FSM state 
static state_t state = HOME_SCREEN;


void fsm_init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
    state = HOME_SCREEN;
 8001abc:	4b07      	ldr	r3, [pc, #28]	; (8001adc <fsm_init+0x24>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
    ah_draw_time();
 8001ac2:	f7fe fbd7 	bl	8000274 <ah_draw_time>
    ah_draw_date();
 8001ac6:	f7fe fc0f 	bl	80002e8 <ah_draw_date>
    ah_draw_sensor();
 8001aca:	f7fe fc13 	bl	80002f4 <ah_draw_sensor>
    // later to be moved to seperate states
    ah_draw_snooze();
 8001ace:	f7fe fc47 	bl	8000360 <ah_draw_snooze>
    ah_draw_alarm();
 8001ad2:	f7fe fc55 	bl	8000380 <ah_draw_alarm>

}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000034 	.word	0x20000034

08001ae0 <fsm_handle_event>:

// State Machine

void fsm_handle_event(event_t event)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	1dfb      	adds	r3, r7, #7
 8001aea:	701a      	strb	r2, [r3, #0]
    switch(state) {
 8001aec:	4bdb      	ldr	r3, [pc, #876]	; (8001e5c <fsm_handle_event+0x37c>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b11      	cmp	r3, #17
 8001af2:	d901      	bls.n	8001af8 <fsm_handle_event+0x18>
 8001af4:	f000 fc47 	bl	8002386 <fsm_handle_event+0x8a6>
 8001af8:	009a      	lsls	r2, r3, #2
 8001afa:	4bd9      	ldr	r3, [pc, #868]	; (8001e60 <fsm_handle_event+0x380>)
 8001afc:	18d3      	adds	r3, r2, r3
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	469f      	mov	pc, r3
        case HOME_SCREEN:  
            switch (event) {
 8001b02:	1dfb      	adds	r3, r7, #7
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b05      	cmp	r3, #5
 8001b08:	d111      	bne.n	8001b2e <fsm_handle_event+0x4e>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001b0a:	4bd6      	ldr	r3, [pc, #856]	; (8001e64 <fsm_handle_event+0x384>)
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f7ff f8b5 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001b12:	2000      	movs	r0, #0
 8001b14:	f7fe fc58 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001b18:	2001      	movs	r0, #1
 8001b1a:	f7fe fc41 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001b1e:	4bd1      	ldr	r3, [pc, #836]	; (8001e64 <fsm_handle_event+0x384>)
 8001b20:	0018      	movs	r0, r3
 8001b22:	f7fe ff43 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8001b26:	4bcd      	ldr	r3, [pc, #820]	; (8001e5c <fsm_handle_event+0x37c>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	701a      	strb	r2, [r3, #0]
                    break;
 8001b2c:	e003      	b.n	8001b36 <fsm_handle_event+0x56>
                
                default:
                    state = HOME_SCREEN;
 8001b2e:	4bcb      	ldr	r3, [pc, #812]	; (8001e5c <fsm_handle_event+0x37c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	701a      	strb	r2, [r3, #0]
                    break;
 8001b34:	46c0      	nop			; (mov r8, r8)
            }
        break;
 8001b36:	f000 fc26 	bl	8002386 <fsm_handle_event+0x8a6>

        case MENU_MAIN_CLOCK:
            switch (event) {
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d028      	beq.n	8001b94 <fsm_handle_event+0xb4>
 8001b42:	2b05      	cmp	r3, #5
 8001b44:	d002      	beq.n	8001b4c <fsm_handle_event+0x6c>
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d012      	beq.n	8001b70 <fsm_handle_event+0x90>
 8001b4a:	e035      	b.n	8001bb8 <fsm_handle_event+0xd8>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001b4c:	4bc5      	ldr	r3, [pc, #788]	; (8001e64 <fsm_handle_event+0x384>)
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f7ff f894 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001b54:	2001      	movs	r0, #1
 8001b56:	f7fe fc37 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001b5a:	2001      	movs	r0, #1
 8001b5c:	f7fe fc20 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001b60:	4bc0      	ldr	r3, [pc, #768]	; (8001e64 <fsm_handle_event+0x384>)
 8001b62:	0018      	movs	r0, r3
 8001b64:	f7fe ff22 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_TIME;
 8001b68:	4bbc      	ldr	r3, [pc, #752]	; (8001e5c <fsm_handle_event+0x37c>)
 8001b6a:	2206      	movs	r2, #6
 8001b6c:	701a      	strb	r2, [r3, #0]
                    break;
 8001b6e:	e027      	b.n	8001bc0 <fsm_handle_event+0xe0>
               
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001b70:	4bbc      	ldr	r3, [pc, #752]	; (8001e64 <fsm_handle_event+0x384>)
 8001b72:	0018      	movs	r0, r3
 8001b74:	f7ff f882 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f7fe fc25 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(5);
 8001b7e:	2005      	movs	r0, #5
 8001b80:	f7fe fc0e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001b84:	4bb7      	ldr	r3, [pc, #732]	; (8001e64 <fsm_handle_event+0x384>)
 8001b86:	0018      	movs	r0, r3
 8001b88:	f7fe ff10 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_RETURN;
 8001b8c:	4bb3      	ldr	r3, [pc, #716]	; (8001e5c <fsm_handle_event+0x37c>)
 8001b8e:	2205      	movs	r2, #5
 8001b90:	701a      	strb	r2, [r3, #0]
                    break;
 8001b92:	e015      	b.n	8001bc0 <fsm_handle_event+0xe0>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001b94:	4bb3      	ldr	r3, [pc, #716]	; (8001e64 <fsm_handle_event+0x384>)
 8001b96:	0018      	movs	r0, r3
 8001b98:	f7ff f870 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7fe fc13 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8001ba2:	2002      	movs	r0, #2
 8001ba4:	f7fe fbfc 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001ba8:	4bae      	ldr	r3, [pc, #696]	; (8001e64 <fsm_handle_event+0x384>)
 8001baa:	0018      	movs	r0, r3
 8001bac:	f7fe fefe 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_MOODLIGHT;
 8001bb0:	4baa      	ldr	r3, [pc, #680]	; (8001e5c <fsm_handle_event+0x37c>)
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	701a      	strb	r2, [r3, #0]
                    break;                
 8001bb6:	e003      	b.n	8001bc0 <fsm_handle_event+0xe0>
                          
                default:
                    state = MENU_MAIN_CLOCK;   
 8001bb8:	4ba8      	ldr	r3, [pc, #672]	; (8001e5c <fsm_handle_event+0x37c>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	701a      	strb	r2, [r3, #0]
                    break;
 8001bbe:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001bc0:	f000 fbe1 	bl	8002386 <fsm_handle_event+0x8a6>
            
        case MENU_MAIN_MOODLIGHT:
            switch (event) {
 8001bc4:	1dfb      	adds	r3, r7, #7
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d028      	beq.n	8001c1e <fsm_handle_event+0x13e>
 8001bcc:	2b05      	cmp	r3, #5
 8001bce:	d002      	beq.n	8001bd6 <fsm_handle_event+0xf6>
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d012      	beq.n	8001bfa <fsm_handle_event+0x11a>
 8001bd4:	e035      	b.n	8001c42 <fsm_handle_event+0x162>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001bd6:	4ba3      	ldr	r3, [pc, #652]	; (8001e64 <fsm_handle_event+0x384>)
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f7ff f84f 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8001bde:	2002      	movs	r0, #2
 8001be0:	f7fe fbf2 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001be4:	2001      	movs	r0, #1
 8001be6:	f7fe fbdb 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001bea:	4b9e      	ldr	r3, [pc, #632]	; (8001e64 <fsm_handle_event+0x384>)
 8001bec:	0018      	movs	r0, r3
 8001bee:	f7fe fedd 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_PRESETS;
 8001bf2:	4b9a      	ldr	r3, [pc, #616]	; (8001e5c <fsm_handle_event+0x37c>)
 8001bf4:	220a      	movs	r2, #10
 8001bf6:	701a      	strb	r2, [r3, #0]
                    break;
 8001bf8:	e027      	b.n	8001c4a <fsm_handle_event+0x16a>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001bfa:	4b9a      	ldr	r3, [pc, #616]	; (8001e64 <fsm_handle_event+0x384>)
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	f7ff f83d 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001c02:	2000      	movs	r0, #0
 8001c04:	f7fe fbe0 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001c08:	2001      	movs	r0, #1
 8001c0a:	f7fe fbc9 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001c0e:	4b95      	ldr	r3, [pc, #596]	; (8001e64 <fsm_handle_event+0x384>)
 8001c10:	0018      	movs	r0, r3
 8001c12:	f7fe fecb 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8001c16:	4b91      	ldr	r3, [pc, #580]	; (8001e5c <fsm_handle_event+0x37c>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	701a      	strb	r2, [r3, #0]
                    break;
 8001c1c:	e015      	b.n	8001c4a <fsm_handle_event+0x16a>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001c1e:	4b91      	ldr	r3, [pc, #580]	; (8001e64 <fsm_handle_event+0x384>)
 8001c20:	0018      	movs	r0, r3
 8001c22:	f7ff f82b 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7fe fbce 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f7fe fbb7 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001c32:	4b8c      	ldr	r3, [pc, #560]	; (8001e64 <fsm_handle_event+0x384>)
 8001c34:	0018      	movs	r0, r3
 8001c36:	f7fe feb9 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_BLUETOOTH;
 8001c3a:	4b88      	ldr	r3, [pc, #544]	; (8001e5c <fsm_handle_event+0x37c>)
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	701a      	strb	r2, [r3, #0]
                    break;                   
 8001c40:	e003      	b.n	8001c4a <fsm_handle_event+0x16a>
                
                default:
                    state = MENU_MAIN_MOODLIGHT;
 8001c42:	4b86      	ldr	r3, [pc, #536]	; (8001e5c <fsm_handle_event+0x37c>)
 8001c44:	2202      	movs	r2, #2
 8001c46:	701a      	strb	r2, [r3, #0]
                    break;
 8001c48:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8001c4a:	f000 fb9c 	bl	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_MAIN_BLUETOOTH:
            switch (event) {
 8001c4e:	1dfb      	adds	r3, r7, #7
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d028      	beq.n	8001ca8 <fsm_handle_event+0x1c8>
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d002      	beq.n	8001c60 <fsm_handle_event+0x180>
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d012      	beq.n	8001c84 <fsm_handle_event+0x1a4>
 8001c5e:	e035      	b.n	8001ccc <fsm_handle_event+0x1ec>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001c60:	4b80      	ldr	r3, [pc, #512]	; (8001e64 <fsm_handle_event+0x384>)
 8001c62:	0018      	movs	r0, r3
 8001c64:	f7ff f80a 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8001c68:	2003      	movs	r0, #3
 8001c6a:	f7fe fbad 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001c6e:	2001      	movs	r0, #1
 8001c70:	f7fe fb96 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001c74:	4b7b      	ldr	r3, [pc, #492]	; (8001e64 <fsm_handle_event+0x384>)
 8001c76:	0018      	movs	r0, r3
 8001c78:	f7fe fe98 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_PAIR;
 8001c7c:	4b77      	ldr	r3, [pc, #476]	; (8001e5c <fsm_handle_event+0x37c>)
 8001c7e:	220c      	movs	r2, #12
 8001c80:	701a      	strb	r2, [r3, #0]
                    break;
 8001c82:	e028      	b.n	8001cd6 <fsm_handle_event+0x1f6>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001c84:	4b77      	ldr	r3, [pc, #476]	; (8001e64 <fsm_handle_event+0x384>)
 8001c86:	0018      	movs	r0, r3
 8001c88:	f7fe fff8 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	f7fe fb9b 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8001c92:	2002      	movs	r0, #2
 8001c94:	f7fe fb84 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001c98:	4b72      	ldr	r3, [pc, #456]	; (8001e64 <fsm_handle_event+0x384>)
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	f7fe fe86 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_MOODLIGHT;
 8001ca0:	4b6e      	ldr	r3, [pc, #440]	; (8001e5c <fsm_handle_event+0x37c>)
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ca6:	e016      	b.n	8001cd6 <fsm_handle_event+0x1f6>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001ca8:	4b6e      	ldr	r3, [pc, #440]	; (8001e64 <fsm_handle_event+0x384>)
 8001caa:	0018      	movs	r0, r3
 8001cac:	f7fe ffe6 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f7fe fb89 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(4);
 8001cb6:	2004      	movs	r0, #4
 8001cb8:	f7fe fb72 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001cbc:	4b69      	ldr	r3, [pc, #420]	; (8001e64 <fsm_handle_event+0x384>)
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	f7fe fe74 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_MUSIC;
 8001cc4:	4b65      	ldr	r3, [pc, #404]	; (8001e5c <fsm_handle_event+0x37c>)
 8001cc6:	2204      	movs	r2, #4
 8001cc8:	701a      	strb	r2, [r3, #0]
                    break;
 8001cca:	e004      	b.n	8001cd6 <fsm_handle_event+0x1f6>
                
                default:
                    state = MENU_MAIN_BLUETOOTH;
 8001ccc:	4b63      	ldr	r3, [pc, #396]	; (8001e5c <fsm_handle_event+0x37c>)
 8001cce:	2203      	movs	r2, #3
 8001cd0:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001cd2:	f000 fb58 	bl	8002386 <fsm_handle_event+0x8a6>
 8001cd6:	f000 fb56 	bl	8002386 <fsm_handle_event+0x8a6>

        case MENU_MAIN_MUSIC:    
            switch (event) {
 8001cda:	1dfb      	adds	r3, r7, #7
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d028      	beq.n	8001d34 <fsm_handle_event+0x254>
 8001ce2:	2b05      	cmp	r3, #5
 8001ce4:	d002      	beq.n	8001cec <fsm_handle_event+0x20c>
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d012      	beq.n	8001d10 <fsm_handle_event+0x230>
 8001cea:	e035      	b.n	8001d58 <fsm_handle_event+0x278>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001cec:	4b5d      	ldr	r3, [pc, #372]	; (8001e64 <fsm_handle_event+0x384>)
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f7fe ffc4 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 8001cf4:	2004      	movs	r0, #4
 8001cf6:	f7fe fb67 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f7fe fb50 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001d00:	4b58      	ldr	r3, [pc, #352]	; (8001e64 <fsm_handle_event+0x384>)
 8001d02:	0018      	movs	r0, r3
 8001d04:	f7fe fe52 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_PLAYER;
 8001d08:	4b54      	ldr	r3, [pc, #336]	; (8001e5c <fsm_handle_event+0x37c>)
 8001d0a:	2210      	movs	r2, #16
 8001d0c:	701a      	strb	r2, [r3, #0]
                    break;    
 8001d0e:	e027      	b.n	8001d60 <fsm_handle_event+0x280>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001d10:	4b54      	ldr	r3, [pc, #336]	; (8001e64 <fsm_handle_event+0x384>)
 8001d12:	0018      	movs	r0, r3
 8001d14:	f7fe ffb2 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7fe fb55 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8001d1e:	2003      	movs	r0, #3
 8001d20:	f7fe fb3e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001d24:	4b4f      	ldr	r3, [pc, #316]	; (8001e64 <fsm_handle_event+0x384>)
 8001d26:	0018      	movs	r0, r3
 8001d28:	f7fe fe40 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_BLUETOOTH;
 8001d2c:	4b4b      	ldr	r3, [pc, #300]	; (8001e5c <fsm_handle_event+0x37c>)
 8001d2e:	2203      	movs	r2, #3
 8001d30:	701a      	strb	r2, [r3, #0]
                    break;
 8001d32:	e015      	b.n	8001d60 <fsm_handle_event+0x280>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001d34:	4b4b      	ldr	r3, [pc, #300]	; (8001e64 <fsm_handle_event+0x384>)
 8001d36:	0018      	movs	r0, r3
 8001d38:	f7fe ffa0 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7fe fb43 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(5);
 8001d42:	2005      	movs	r0, #5
 8001d44:	f7fe fb2c 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001d48:	4b46      	ldr	r3, [pc, #280]	; (8001e64 <fsm_handle_event+0x384>)
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f7fe fe2e 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_RETURN;
 8001d50:	4b42      	ldr	r3, [pc, #264]	; (8001e5c <fsm_handle_event+0x37c>)
 8001d52:	2205      	movs	r2, #5
 8001d54:	701a      	strb	r2, [r3, #0]
                    break;
 8001d56:	e003      	b.n	8001d60 <fsm_handle_event+0x280>
                
                default:
                    state = MENU_MAIN_MUSIC;
 8001d58:	4b40      	ldr	r3, [pc, #256]	; (8001e5c <fsm_handle_event+0x37c>)
 8001d5a:	2204      	movs	r2, #4
 8001d5c:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001d5e:	e312      	b.n	8002386 <fsm_handle_event+0x8a6>
 8001d60:	e311      	b.n	8002386 <fsm_handle_event+0x8a6>
                    
        case MENU_MAIN_RETURN:
            switch (event) {
 8001d62:	1dfb      	adds	r3, r7, #7
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d02c      	beq.n	8001dc4 <fsm_handle_event+0x2e4>
 8001d6a:	2b05      	cmp	r3, #5
 8001d6c:	d002      	beq.n	8001d74 <fsm_handle_event+0x294>
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d016      	beq.n	8001da0 <fsm_handle_event+0x2c0>
 8001d72:	e039      	b.n	8001de8 <fsm_handle_event+0x308>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001d74:	4b3b      	ldr	r3, [pc, #236]	; (8001e64 <fsm_handle_event+0x384>)
 8001d76:	0018      	movs	r0, r3
 8001d78:	f7fe ff80 	bl	8000c7c <st7565_clear_buffer>
                    ah_draw_time();
 8001d7c:	f7fe fa7a 	bl	8000274 <ah_draw_time>
                    ah_draw_date();
 8001d80:	f7fe fab2 	bl	80002e8 <ah_draw_date>
                    ah_draw_sensor();
 8001d84:	f7fe fab6 	bl	80002f4 <ah_draw_sensor>
                    // later to be moved to seperate states
                    ah_draw_snooze();
 8001d88:	f7fe faea 	bl	8000360 <ah_draw_snooze>
                    ah_draw_alarm();
 8001d8c:	f7fe faf8 	bl	8000380 <ah_draw_alarm>
                    st7565_write_buffer(LCD_Buffer);
 8001d90:	4b34      	ldr	r3, [pc, #208]	; (8001e64 <fsm_handle_event+0x384>)
 8001d92:	0018      	movs	r0, r3
 8001d94:	f7fe fe0a 	bl	80009ac <st7565_write_buffer>
                    state = HOME_SCREEN;
 8001d98:	4b30      	ldr	r3, [pc, #192]	; (8001e5c <fsm_handle_event+0x37c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
                    break;
 8001d9e:	e027      	b.n	8001df0 <fsm_handle_event+0x310>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001da0:	4b30      	ldr	r3, [pc, #192]	; (8001e64 <fsm_handle_event+0x384>)
 8001da2:	0018      	movs	r0, r3
 8001da4:	f7fe ff6a 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001da8:	2000      	movs	r0, #0
 8001daa:	f7fe fb0d 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(4);
 8001dae:	2004      	movs	r0, #4
 8001db0:	f7fe faf6 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001db4:	4b2b      	ldr	r3, [pc, #172]	; (8001e64 <fsm_handle_event+0x384>)
 8001db6:	0018      	movs	r0, r3
 8001db8:	f7fe fdf8 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_MUSIC;
 8001dbc:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <fsm_handle_event+0x37c>)
 8001dbe:	2204      	movs	r2, #4
 8001dc0:	701a      	strb	r2, [r3, #0]
                    break;
 8001dc2:	e015      	b.n	8001df0 <fsm_handle_event+0x310>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001dc4:	4b27      	ldr	r3, [pc, #156]	; (8001e64 <fsm_handle_event+0x384>)
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f7fe ff58 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7fe fafb 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	f7fe fae4 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001dd8:	4b22      	ldr	r3, [pc, #136]	; (8001e64 <fsm_handle_event+0x384>)
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f7fe fde6 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8001de0:	4b1e      	ldr	r3, [pc, #120]	; (8001e5c <fsm_handle_event+0x37c>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	701a      	strb	r2, [r3, #0]
                    break;
 8001de6:	e003      	b.n	8001df0 <fsm_handle_event+0x310>
                
                default:    
                    state = MENU_MAIN_RETURN;
 8001de8:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <fsm_handle_event+0x37c>)
 8001dea:	2205      	movs	r2, #5
 8001dec:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001dee:	e2ca      	b.n	8002386 <fsm_handle_event+0x8a6>
 8001df0:	e2c9      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_CLOCK_TIME:
            switch (event) {
 8001df2:	1dfb      	adds	r3, r7, #7
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d01a      	beq.n	8001e30 <fsm_handle_event+0x350>
 8001dfa:	2b05      	cmp	r3, #5
 8001dfc:	d002      	beq.n	8001e04 <fsm_handle_event+0x324>
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d004      	beq.n	8001e0c <fsm_handle_event+0x32c>
 8001e02:	e027      	b.n	8001e54 <fsm_handle_event+0x374>
                case EV_BUTTON_SL:          
                    state = MENU_CLOCK_TIME;            // To be continued ********************************************************
 8001e04:	4b15      	ldr	r3, [pc, #84]	; (8001e5c <fsm_handle_event+0x37c>)
 8001e06:	2206      	movs	r2, #6
 8001e08:	701a      	strb	r2, [r3, #0]
                    break;
 8001e0a:	e02d      	b.n	8001e68 <fsm_handle_event+0x388>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001e0c:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <fsm_handle_event+0x384>)
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f7fe ff34 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001e14:	2001      	movs	r0, #1
 8001e16:	f7fe fad7 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8001e1a:	2003      	movs	r0, #3
 8001e1c:	f7fe fac0 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001e20:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <fsm_handle_event+0x384>)
 8001e22:	0018      	movs	r0, r3
 8001e24:	f7fe fdc2 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_RETURN;
 8001e28:	4b0c      	ldr	r3, [pc, #48]	; (8001e5c <fsm_handle_event+0x37c>)
 8001e2a:	2208      	movs	r2, #8
 8001e2c:	701a      	strb	r2, [r3, #0]
                    break;
 8001e2e:	e01b      	b.n	8001e68 <fsm_handle_event+0x388>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001e30:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <fsm_handle_event+0x384>)
 8001e32:	0018      	movs	r0, r3
 8001e34:	f7fe ff22 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f7fe fac5 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8001e3e:	2002      	movs	r0, #2
 8001e40:	f7fe faae 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <fsm_handle_event+0x384>)
 8001e46:	0018      	movs	r0, r3
 8001e48:	f7fe fdb0 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_ALARM;
 8001e4c:	4b03      	ldr	r3, [pc, #12]	; (8001e5c <fsm_handle_event+0x37c>)
 8001e4e:	2207      	movs	r2, #7
 8001e50:	701a      	strb	r2, [r3, #0]
                    break;
 8001e52:	e009      	b.n	8001e68 <fsm_handle_event+0x388>
                
                default:
                    state = MENU_CLOCK_TIME;
 8001e54:	4b01      	ldr	r3, [pc, #4]	; (8001e5c <fsm_handle_event+0x37c>)
 8001e56:	2206      	movs	r2, #6
 8001e58:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001e5a:	e294      	b.n	8002386 <fsm_handle_event+0x8a6>
 8001e5c:	20000034 	.word	0x20000034
 8001e60:	0800b894 	.word	0x0800b894
 8001e64:	200000cc 	.word	0x200000cc
 8001e68:	e28d      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_CLOCK_ALARM:  
            switch (event) {
 8001e6a:	1dfb      	adds	r3, r7, #7
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d01a      	beq.n	8001ea8 <fsm_handle_event+0x3c8>
 8001e72:	2b05      	cmp	r3, #5
 8001e74:	d002      	beq.n	8001e7c <fsm_handle_event+0x39c>
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d004      	beq.n	8001e84 <fsm_handle_event+0x3a4>
 8001e7a:	e027      	b.n	8001ecc <fsm_handle_event+0x3ec>
                case EV_BUTTON_SL:              
          
                    state = MENU_CLOCK_ALARM;           // To be continued ********************************************************
 8001e7c:	4bca      	ldr	r3, [pc, #808]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001e7e:	2207      	movs	r2, #7
 8001e80:	701a      	strb	r2, [r3, #0]
                    break;
 8001e82:	e027      	b.n	8001ed4 <fsm_handle_event+0x3f4>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001e84:	4bc9      	ldr	r3, [pc, #804]	; (80021ac <fsm_handle_event+0x6cc>)
 8001e86:	0018      	movs	r0, r3
 8001e88:	f7fe fef8 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	f7fe fa9b 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001e92:	2001      	movs	r0, #1
 8001e94:	f7fe fa84 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001e98:	4bc4      	ldr	r3, [pc, #784]	; (80021ac <fsm_handle_event+0x6cc>)
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f7fe fd86 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_TIME;
 8001ea0:	4bc1      	ldr	r3, [pc, #772]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001ea2:	2206      	movs	r2, #6
 8001ea4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ea6:	e015      	b.n	8001ed4 <fsm_handle_event+0x3f4>
                 
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001ea8:	4bc0      	ldr	r3, [pc, #768]	; (80021ac <fsm_handle_event+0x6cc>)
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f7fe fee6 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	f7fe fa89 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8001eb6:	2003      	movs	r0, #3
 8001eb8:	f7fe fa72 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001ebc:	4bbb      	ldr	r3, [pc, #748]	; (80021ac <fsm_handle_event+0x6cc>)
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f7fe fd74 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_RETURN;
 8001ec4:	4bb8      	ldr	r3, [pc, #736]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001ec6:	2208      	movs	r2, #8
 8001ec8:	701a      	strb	r2, [r3, #0]
                    break;                    
 8001eca:	e003      	b.n	8001ed4 <fsm_handle_event+0x3f4>
                
                default: 
                    state = MENU_CLOCK_ALARM;
 8001ecc:	4bb6      	ldr	r3, [pc, #728]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001ece:	2207      	movs	r2, #7
 8001ed0:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001ed2:	e258      	b.n	8002386 <fsm_handle_event+0x8a6>
 8001ed4:	e257      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_CLOCK_RETURN: 
            switch (event) {
 8001ed6:	1dfb      	adds	r3, r7, #7
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d028      	beq.n	8001f30 <fsm_handle_event+0x450>
 8001ede:	2b05      	cmp	r3, #5
 8001ee0:	d002      	beq.n	8001ee8 <fsm_handle_event+0x408>
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d012      	beq.n	8001f0c <fsm_handle_event+0x42c>
 8001ee6:	e035      	b.n	8001f54 <fsm_handle_event+0x474>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8001ee8:	4bb0      	ldr	r3, [pc, #704]	; (80021ac <fsm_handle_event+0x6cc>)
 8001eea:	0018      	movs	r0, r3
 8001eec:	f7fe fec6 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	f7fe fa69 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	f7fe fa52 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001efc:	4bab      	ldr	r3, [pc, #684]	; (80021ac <fsm_handle_event+0x6cc>)
 8001efe:	0018      	movs	r0, r3
 8001f00:	f7fe fd54 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8001f04:	4ba8      	ldr	r3, [pc, #672]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
                    break;    
 8001f0a:	e027      	b.n	8001f5c <fsm_handle_event+0x47c>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001f0c:	4ba7      	ldr	r3, [pc, #668]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f0e:	0018      	movs	r0, r3
 8001f10:	f7fe feb4 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001f14:	2001      	movs	r0, #1
 8001f16:	f7fe fa57 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8001f1a:	2002      	movs	r0, #2
 8001f1c:	f7fe fa40 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f20:	4ba2      	ldr	r3, [pc, #648]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f22:	0018      	movs	r0, r3
 8001f24:	f7fe fd42 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_ALARM;
 8001f28:	4b9f      	ldr	r3, [pc, #636]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001f2a:	2207      	movs	r2, #7
 8001f2c:	701a      	strb	r2, [r3, #0]
                    break;
 8001f2e:	e015      	b.n	8001f5c <fsm_handle_event+0x47c>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001f30:	4b9e      	ldr	r3, [pc, #632]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f32:	0018      	movs	r0, r3
 8001f34:	f7fe fea2 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(clock);
 8001f38:	2001      	movs	r0, #1
 8001f3a:	f7fe fa45 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001f3e:	2001      	movs	r0, #1
 8001f40:	f7fe fa2e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f44:	4b99      	ldr	r3, [pc, #612]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f46:	0018      	movs	r0, r3
 8001f48:	f7fe fd30 	bl	80009ac <st7565_write_buffer>
                    state = MENU_CLOCK_TIME;
 8001f4c:	4b96      	ldr	r3, [pc, #600]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001f4e:	2206      	movs	r2, #6
 8001f50:	701a      	strb	r2, [r3, #0]
                    break;
 8001f52:	e003      	b.n	8001f5c <fsm_handle_event+0x47c>
                
                default:  
                    state = MENU_CLOCK_RETURN;
 8001f54:	4b94      	ldr	r3, [pc, #592]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001f56:	2208      	movs	r2, #8
 8001f58:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001f5a:	e214      	b.n	8002386 <fsm_handle_event+0x8a6>
 8001f5c:	e213      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_MOODL_PRESETS:
            switch (event) {
 8001f5e:	1dfb      	adds	r3, r7, #7
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d01a      	beq.n	8001f9c <fsm_handle_event+0x4bc>
 8001f66:	2b05      	cmp	r3, #5
 8001f68:	d002      	beq.n	8001f70 <fsm_handle_event+0x490>
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d004      	beq.n	8001f78 <fsm_handle_event+0x498>
 8001f6e:	e027      	b.n	8001fc0 <fsm_handle_event+0x4e0>
                case EV_BUTTON_SL:          
                    state = MENU_MOODL_PRESETS;         // To be continued ********************************************************
 8001f70:	4b8d      	ldr	r3, [pc, #564]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001f72:	220a      	movs	r2, #10
 8001f74:	701a      	strb	r2, [r3, #0]
                    break;
 8001f76:	e027      	b.n	8001fc8 <fsm_handle_event+0x4e8>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001f78:	4b8c      	ldr	r3, [pc, #560]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f7fe fe7e 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8001f80:	2002      	movs	r0, #2
 8001f82:	f7fe fa21 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8001f86:	2003      	movs	r0, #3
 8001f88:	f7fe fa0a 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001f8c:	4b87      	ldr	r3, [pc, #540]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f8e:	0018      	movs	r0, r3
 8001f90:	f7fe fd0c 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_RETURN;  
 8001f94:	4b84      	ldr	r3, [pc, #528]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001f96:	220b      	movs	r2, #11
 8001f98:	701a      	strb	r2, [r3, #0]
                    break;
 8001f9a:	e015      	b.n	8001fc8 <fsm_handle_event+0x4e8>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8001f9c:	4b83      	ldr	r3, [pc, #524]	; (80021ac <fsm_handle_event+0x6cc>)
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	f7fe fe6c 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8001fa4:	2002      	movs	r0, #2
 8001fa6:	f7fe fa0f 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8001faa:	2002      	movs	r0, #2
 8001fac:	f7fe f9f8 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001fb0:	4b7e      	ldr	r3, [pc, #504]	; (80021ac <fsm_handle_event+0x6cc>)
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f7fe fcfa 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_CUSTOM;  
 8001fb8:	4b7b      	ldr	r3, [pc, #492]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001fba:	2209      	movs	r2, #9
 8001fbc:	701a      	strb	r2, [r3, #0]
                    break;
 8001fbe:	e003      	b.n	8001fc8 <fsm_handle_event+0x4e8>
                
                default:  
                    state = MENU_MOODL_PRESETS;
 8001fc0:	4b79      	ldr	r3, [pc, #484]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001fc2:	220a      	movs	r2, #10
 8001fc4:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001fc6:	e1de      	b.n	8002386 <fsm_handle_event+0x8a6>
 8001fc8:	e1dd      	b.n	8002386 <fsm_handle_event+0x8a6>
                
        case MENU_MOODL_CUSTOM:
            switch (event) {
 8001fca:	1dfb      	adds	r3, r7, #7
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d01a      	beq.n	8002008 <fsm_handle_event+0x528>
 8001fd2:	2b05      	cmp	r3, #5
 8001fd4:	d002      	beq.n	8001fdc <fsm_handle_event+0x4fc>
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d004      	beq.n	8001fe4 <fsm_handle_event+0x504>
 8001fda:	e027      	b.n	800202c <fsm_handle_event+0x54c>
                case EV_BUTTON_SL:
                    state = MENU_MOODL_CUSTOM;          // To be continued ********************************************************
 8001fdc:	4b72      	ldr	r3, [pc, #456]	; (80021a8 <fsm_handle_event+0x6c8>)
 8001fde:	2209      	movs	r2, #9
 8001fe0:	701a      	strb	r2, [r3, #0]
                    break;
 8001fe2:	e027      	b.n	8002034 <fsm_handle_event+0x554>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8001fe4:	4b71      	ldr	r3, [pc, #452]	; (80021ac <fsm_handle_event+0x6cc>)
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f7fe fe48 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8001fec:	2002      	movs	r0, #2
 8001fee:	f7fe f9eb 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	f7fe f9d4 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8001ff8:	4b6c      	ldr	r3, [pc, #432]	; (80021ac <fsm_handle_event+0x6cc>)
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f7fe fcd6 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_PRESETS;  
 8002000:	4b69      	ldr	r3, [pc, #420]	; (80021a8 <fsm_handle_event+0x6c8>)
 8002002:	220a      	movs	r2, #10
 8002004:	701a      	strb	r2, [r3, #0]
                    break;
 8002006:	e015      	b.n	8002034 <fsm_handle_event+0x554>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002008:	4b68      	ldr	r3, [pc, #416]	; (80021ac <fsm_handle_event+0x6cc>)
 800200a:	0018      	movs	r0, r3
 800200c:	f7fe fe36 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8002010:	2002      	movs	r0, #2
 8002012:	f7fe f9d9 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002016:	2003      	movs	r0, #3
 8002018:	f7fe f9c2 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800201c:	4b63      	ldr	r3, [pc, #396]	; (80021ac <fsm_handle_event+0x6cc>)
 800201e:	0018      	movs	r0, r3
 8002020:	f7fe fcc4 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_RETURN;  
 8002024:	4b60      	ldr	r3, [pc, #384]	; (80021a8 <fsm_handle_event+0x6c8>)
 8002026:	220b      	movs	r2, #11
 8002028:	701a      	strb	r2, [r3, #0]
                    break;
 800202a:	e003      	b.n	8002034 <fsm_handle_event+0x554>
                        
                default:
                    state = MENU_MOODL_CUSTOM;
 800202c:	4b5e      	ldr	r3, [pc, #376]	; (80021a8 <fsm_handle_event+0x6c8>)
 800202e:	2209      	movs	r2, #9
 8002030:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002032:	e1a8      	b.n	8002386 <fsm_handle_event+0x8a6>
 8002034:	e1a7      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_MOODL_RETURN:
            switch (event) {
 8002036:	1dfb      	adds	r3, r7, #7
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d028      	beq.n	8002090 <fsm_handle_event+0x5b0>
 800203e:	2b05      	cmp	r3, #5
 8002040:	d002      	beq.n	8002048 <fsm_handle_event+0x568>
 8002042:	2b01      	cmp	r3, #1
 8002044:	d012      	beq.n	800206c <fsm_handle_event+0x58c>
 8002046:	e035      	b.n	80020b4 <fsm_handle_event+0x5d4>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8002048:	4b58      	ldr	r3, [pc, #352]	; (80021ac <fsm_handle_event+0x6cc>)
 800204a:	0018      	movs	r0, r3
 800204c:	f7fe fe16 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8002050:	2000      	movs	r0, #0
 8002052:	f7fe f9b9 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002056:	2001      	movs	r0, #1
 8002058:	f7fe f9a2 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800205c:	4b53      	ldr	r3, [pc, #332]	; (80021ac <fsm_handle_event+0x6cc>)
 800205e:	0018      	movs	r0, r3
 8002060:	f7fe fca4 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 8002064:	4b50      	ldr	r3, [pc, #320]	; (80021a8 <fsm_handle_event+0x6c8>)
 8002066:	2201      	movs	r2, #1
 8002068:	701a      	strb	r2, [r3, #0]
                    break;
 800206a:	e027      	b.n	80020bc <fsm_handle_event+0x5dc>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 800206c:	4b4f      	ldr	r3, [pc, #316]	; (80021ac <fsm_handle_event+0x6cc>)
 800206e:	0018      	movs	r0, r3
 8002070:	f7fe fe04 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8002074:	2002      	movs	r0, #2
 8002076:	f7fe f9a7 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 800207a:	2002      	movs	r0, #2
 800207c:	f7fe f990 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002080:	4b4a      	ldr	r3, [pc, #296]	; (80021ac <fsm_handle_event+0x6cc>)
 8002082:	0018      	movs	r0, r3
 8002084:	f7fe fc92 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_CUSTOM;  
 8002088:	4b47      	ldr	r3, [pc, #284]	; (80021a8 <fsm_handle_event+0x6c8>)
 800208a:	2209      	movs	r2, #9
 800208c:	701a      	strb	r2, [r3, #0]
                    break;
 800208e:	e015      	b.n	80020bc <fsm_handle_event+0x5dc>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002090:	4b46      	ldr	r3, [pc, #280]	; (80021ac <fsm_handle_event+0x6cc>)
 8002092:	0018      	movs	r0, r3
 8002094:	f7fe fdf2 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(moodlight);
 8002098:	2002      	movs	r0, #2
 800209a:	f7fe f995 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800209e:	2001      	movs	r0, #1
 80020a0:	f7fe f97e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80020a4:	4b41      	ldr	r3, [pc, #260]	; (80021ac <fsm_handle_event+0x6cc>)
 80020a6:	0018      	movs	r0, r3
 80020a8:	f7fe fc80 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MOODL_PRESETS;  
 80020ac:	4b3e      	ldr	r3, [pc, #248]	; (80021a8 <fsm_handle_event+0x6c8>)
 80020ae:	220a      	movs	r2, #10
 80020b0:	701a      	strb	r2, [r3, #0]
                    break;
 80020b2:	e003      	b.n	80020bc <fsm_handle_event+0x5dc>
                        
                default:
                    state = MENU_MOODL_RETURN;
 80020b4:	4b3c      	ldr	r3, [pc, #240]	; (80021a8 <fsm_handle_event+0x6c8>)
 80020b6:	220b      	movs	r2, #11
 80020b8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80020ba:	e164      	b.n	8002386 <fsm_handle_event+0x8a6>
 80020bc:	e163      	b.n	8002386 <fsm_handle_event+0x8a6>
            
        
        case MENU_BT_PAIR:
            switch (event) {
 80020be:	1dfb      	adds	r3, r7, #7
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d01a      	beq.n	80020fc <fsm_handle_event+0x61c>
 80020c6:	2b05      	cmp	r3, #5
 80020c8:	d002      	beq.n	80020d0 <fsm_handle_event+0x5f0>
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d004      	beq.n	80020d8 <fsm_handle_event+0x5f8>
 80020ce:	e027      	b.n	8002120 <fsm_handle_event+0x640>
                case EV_BUTTON_SL:        
                    state = MENU_BT_PAIR;               // To be continued ********************************************************
 80020d0:	4b35      	ldr	r3, [pc, #212]	; (80021a8 <fsm_handle_event+0x6c8>)
 80020d2:	220c      	movs	r2, #12
 80020d4:	701a      	strb	r2, [r3, #0]
                    break;
 80020d6:	e027      	b.n	8002128 <fsm_handle_event+0x648>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80020d8:	4b34      	ldr	r3, [pc, #208]	; (80021ac <fsm_handle_event+0x6cc>)
 80020da:	0018      	movs	r0, r3
 80020dc:	f7fe fdce 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 80020e0:	2003      	movs	r0, #3
 80020e2:	f7fe f971 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 80020e6:	2003      	movs	r0, #3
 80020e8:	f7fe f95a 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80020ec:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <fsm_handle_event+0x6cc>)
 80020ee:	0018      	movs	r0, r3
 80020f0:	f7fe fc5c 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_RETURN;  
 80020f4:	4b2c      	ldr	r3, [pc, #176]	; (80021a8 <fsm_handle_event+0x6c8>)
 80020f6:	220e      	movs	r2, #14
 80020f8:	701a      	strb	r2, [r3, #0]
                    break;
 80020fa:	e015      	b.n	8002128 <fsm_handle_event+0x648>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80020fc:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <fsm_handle_event+0x6cc>)
 80020fe:	0018      	movs	r0, r3
 8002100:	f7fe fdbc 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8002104:	2003      	movs	r0, #3
 8002106:	f7fe f95f 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 800210a:	2002      	movs	r0, #2
 800210c:	f7fe f948 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002110:	4b26      	ldr	r3, [pc, #152]	; (80021ac <fsm_handle_event+0x6cc>)
 8002112:	0018      	movs	r0, r3
 8002114:	f7fe fc4a 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_SETTINGS;  
 8002118:	4b23      	ldr	r3, [pc, #140]	; (80021a8 <fsm_handle_event+0x6c8>)
 800211a:	220d      	movs	r2, #13
 800211c:	701a      	strb	r2, [r3, #0]
                    break;
 800211e:	e003      	b.n	8002128 <fsm_handle_event+0x648>
                
                default:  
                    state = MENU_BT_PAIR;
 8002120:	4b21      	ldr	r3, [pc, #132]	; (80021a8 <fsm_handle_event+0x6c8>)
 8002122:	220c      	movs	r2, #12
 8002124:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002126:	e12e      	b.n	8002386 <fsm_handle_event+0x8a6>
 8002128:	e12d      	b.n	8002386 <fsm_handle_event+0x8a6>
            
        case MENU_BT_SETTINGS:
            switch (event) {
 800212a:	1dfb      	adds	r3, r7, #7
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	2b02      	cmp	r3, #2
 8002130:	d01a      	beq.n	8002168 <fsm_handle_event+0x688>
 8002132:	2b05      	cmp	r3, #5
 8002134:	d002      	beq.n	800213c <fsm_handle_event+0x65c>
 8002136:	2b01      	cmp	r3, #1
 8002138:	d004      	beq.n	8002144 <fsm_handle_event+0x664>
 800213a:	e027      	b.n	800218c <fsm_handle_event+0x6ac>
                case EV_BUTTON_SL:          
                    state = MENU_BT_SETTINGS;           // To be continued ********************************************************
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <fsm_handle_event+0x6c8>)
 800213e:	220d      	movs	r2, #13
 8002140:	701a      	strb	r2, [r3, #0]
                    break;
 8002142:	e027      	b.n	8002194 <fsm_handle_event+0x6b4>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002144:	4b19      	ldr	r3, [pc, #100]	; (80021ac <fsm_handle_event+0x6cc>)
 8002146:	0018      	movs	r0, r3
 8002148:	f7fe fd98 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 800214c:	2003      	movs	r0, #3
 800214e:	f7fe f93b 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002152:	2001      	movs	r0, #1
 8002154:	f7fe f924 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002158:	4b14      	ldr	r3, [pc, #80]	; (80021ac <fsm_handle_event+0x6cc>)
 800215a:	0018      	movs	r0, r3
 800215c:	f7fe fc26 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_PAIR;  
 8002160:	4b11      	ldr	r3, [pc, #68]	; (80021a8 <fsm_handle_event+0x6c8>)
 8002162:	220c      	movs	r2, #12
 8002164:	701a      	strb	r2, [r3, #0]
                    break;
 8002166:	e015      	b.n	8002194 <fsm_handle_event+0x6b4>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002168:	4b10      	ldr	r3, [pc, #64]	; (80021ac <fsm_handle_event+0x6cc>)
 800216a:	0018      	movs	r0, r3
 800216c:	f7fe fd86 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8002170:	2003      	movs	r0, #3
 8002172:	f7fe f929 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 8002176:	2003      	movs	r0, #3
 8002178:	f7fe f912 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800217c:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <fsm_handle_event+0x6cc>)
 800217e:	0018      	movs	r0, r3
 8002180:	f7fe fc14 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_RETURN;  
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <fsm_handle_event+0x6c8>)
 8002186:	220e      	movs	r2, #14
 8002188:	701a      	strb	r2, [r3, #0]
                    break;
 800218a:	e003      	b.n	8002194 <fsm_handle_event+0x6b4>
                
                default:  
                    state = MENU_BT_SETTINGS;
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <fsm_handle_event+0x6c8>)
 800218e:	220d      	movs	r2, #13
 8002190:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002192:	e0f8      	b.n	8002386 <fsm_handle_event+0x8a6>
 8002194:	e0f7      	b.n	8002386 <fsm_handle_event+0x8a6>
       
        case MENU_BT_RETURN:
            switch (event) {
 8002196:	1dfb      	adds	r3, r7, #7
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b02      	cmp	r3, #2
 800219c:	d02c      	beq.n	80021f8 <fsm_handle_event+0x718>
 800219e:	2b05      	cmp	r3, #5
 80021a0:	d006      	beq.n	80021b0 <fsm_handle_event+0x6d0>
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d016      	beq.n	80021d4 <fsm_handle_event+0x6f4>
 80021a6:	e039      	b.n	800221c <fsm_handle_event+0x73c>
 80021a8:	20000034 	.word	0x20000034
 80021ac:	200000cc 	.word	0x200000cc
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 80021b0:	4b77      	ldr	r3, [pc, #476]	; (8002390 <fsm_handle_event+0x8b0>)
 80021b2:	0018      	movs	r0, r3
 80021b4:	f7fe fd62 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 80021b8:	2000      	movs	r0, #0
 80021ba:	f7fe f905 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80021be:	2001      	movs	r0, #1
 80021c0:	f7fe f8ee 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80021c4:	4b72      	ldr	r3, [pc, #456]	; (8002390 <fsm_handle_event+0x8b0>)
 80021c6:	0018      	movs	r0, r3
 80021c8:	f7fe fbf0 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 80021cc:	4b71      	ldr	r3, [pc, #452]	; (8002394 <fsm_handle_event+0x8b4>)
 80021ce:	2201      	movs	r2, #1
 80021d0:	701a      	strb	r2, [r3, #0]
                    break;
 80021d2:	e027      	b.n	8002224 <fsm_handle_event+0x744>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80021d4:	4b6e      	ldr	r3, [pc, #440]	; (8002390 <fsm_handle_event+0x8b0>)
 80021d6:	0018      	movs	r0, r3
 80021d8:	f7fe fd50 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 80021dc:	2003      	movs	r0, #3
 80021de:	f7fe f8f3 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 80021e2:	2002      	movs	r0, #2
 80021e4:	f7fe f8dc 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80021e8:	4b69      	ldr	r3, [pc, #420]	; (8002390 <fsm_handle_event+0x8b0>)
 80021ea:	0018      	movs	r0, r3
 80021ec:	f7fe fbde 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_SETTINGS;  
 80021f0:	4b68      	ldr	r3, [pc, #416]	; (8002394 <fsm_handle_event+0x8b4>)
 80021f2:	220d      	movs	r2, #13
 80021f4:	701a      	strb	r2, [r3, #0]
                    break;
 80021f6:	e015      	b.n	8002224 <fsm_handle_event+0x744>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80021f8:	4b65      	ldr	r3, [pc, #404]	; (8002390 <fsm_handle_event+0x8b0>)
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7fe fd3e 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(bluetooth);
 8002200:	2003      	movs	r0, #3
 8002202:	f7fe f8e1 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002206:	2001      	movs	r0, #1
 8002208:	f7fe f8ca 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800220c:	4b60      	ldr	r3, [pc, #384]	; (8002390 <fsm_handle_event+0x8b0>)
 800220e:	0018      	movs	r0, r3
 8002210:	f7fe fbcc 	bl	80009ac <st7565_write_buffer>
                    state = MENU_BT_PAIR;  
 8002214:	4b5f      	ldr	r3, [pc, #380]	; (8002394 <fsm_handle_event+0x8b4>)
 8002216:	220c      	movs	r2, #12
 8002218:	701a      	strb	r2, [r3, #0]
                    break;
 800221a:	e003      	b.n	8002224 <fsm_handle_event+0x744>
                
                default:  
                    state = MENU_BT_RETURN;
 800221c:	4b5d      	ldr	r3, [pc, #372]	; (8002394 <fsm_handle_event+0x8b4>)
 800221e:	220e      	movs	r2, #14
 8002220:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002222:	e0b0      	b.n	8002386 <fsm_handle_event+0x8a6>
 8002224:	e0af      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_MUSIC_PLAYER:
            switch (event) {
 8002226:	1dfb      	adds	r3, r7, #7
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d01a      	beq.n	8002264 <fsm_handle_event+0x784>
 800222e:	2b05      	cmp	r3, #5
 8002230:	d002      	beq.n	8002238 <fsm_handle_event+0x758>
 8002232:	2b01      	cmp	r3, #1
 8002234:	d004      	beq.n	8002240 <fsm_handle_event+0x760>
 8002236:	e027      	b.n	8002288 <fsm_handle_event+0x7a8>
                case EV_BUTTON_SL:         
                    state = MENU_MUSIC_PLAYER;          // To be continued ********************************************************
 8002238:	4b56      	ldr	r3, [pc, #344]	; (8002394 <fsm_handle_event+0x8b4>)
 800223a:	2210      	movs	r2, #16
 800223c:	701a      	strb	r2, [r3, #0]
                    break;
 800223e:	e027      	b.n	8002290 <fsm_handle_event+0x7b0>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002240:	4b53      	ldr	r3, [pc, #332]	; (8002390 <fsm_handle_event+0x8b0>)
 8002242:	0018      	movs	r0, r3
 8002244:	f7fe fd1a 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 8002248:	2004      	movs	r0, #4
 800224a:	f7fe f8bd 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 800224e:	2003      	movs	r0, #3
 8002250:	f7fe f8a6 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002254:	4b4e      	ldr	r3, [pc, #312]	; (8002390 <fsm_handle_event+0x8b0>)
 8002256:	0018      	movs	r0, r3
 8002258:	f7fe fba8 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_RETURN;  
 800225c:	4b4d      	ldr	r3, [pc, #308]	; (8002394 <fsm_handle_event+0x8b4>)
 800225e:	2211      	movs	r2, #17
 8002260:	701a      	strb	r2, [r3, #0]
                    break;
 8002262:	e015      	b.n	8002290 <fsm_handle_event+0x7b0>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002264:	4b4a      	ldr	r3, [pc, #296]	; (8002390 <fsm_handle_event+0x8b0>)
 8002266:	0018      	movs	r0, r3
 8002268:	f7fe fd08 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 800226c:	2004      	movs	r0, #4
 800226e:	f7fe f8ab 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8002272:	2002      	movs	r0, #2
 8002274:	f7fe f894 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002278:	4b45      	ldr	r3, [pc, #276]	; (8002390 <fsm_handle_event+0x8b0>)
 800227a:	0018      	movs	r0, r3
 800227c:	f7fe fb96 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_VOLUME;  
 8002280:	4b44      	ldr	r3, [pc, #272]	; (8002394 <fsm_handle_event+0x8b4>)
 8002282:	220f      	movs	r2, #15
 8002284:	701a      	strb	r2, [r3, #0]
                    break;
 8002286:	e003      	b.n	8002290 <fsm_handle_event+0x7b0>
                
                default:  
                    state = MENU_MUSIC_PLAYER;
 8002288:	4b42      	ldr	r3, [pc, #264]	; (8002394 <fsm_handle_event+0x8b4>)
 800228a:	2210      	movs	r2, #16
 800228c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800228e:	e07a      	b.n	8002386 <fsm_handle_event+0x8a6>
 8002290:	e079      	b.n	8002386 <fsm_handle_event+0x8a6>
       
        case MENU_MUSIC_VOLUME:
            switch (event) {
 8002292:	1dfb      	adds	r3, r7, #7
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d01a      	beq.n	80022d0 <fsm_handle_event+0x7f0>
 800229a:	2b05      	cmp	r3, #5
 800229c:	d002      	beq.n	80022a4 <fsm_handle_event+0x7c4>
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d004      	beq.n	80022ac <fsm_handle_event+0x7cc>
 80022a2:	e027      	b.n	80022f4 <fsm_handle_event+0x814>
                case EV_BUTTON_SL:         
                    state = MENU_MUSIC_VOLUME;          // To be continued ********************************************************
 80022a4:	4b3b      	ldr	r3, [pc, #236]	; (8002394 <fsm_handle_event+0x8b4>)
 80022a6:	220f      	movs	r2, #15
 80022a8:	701a      	strb	r2, [r3, #0]
                    break;
 80022aa:	e027      	b.n	80022fc <fsm_handle_event+0x81c>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 80022ac:	4b38      	ldr	r3, [pc, #224]	; (8002390 <fsm_handle_event+0x8b0>)
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7fe fce4 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 80022b4:	2004      	movs	r0, #4
 80022b6:	f7fe f887 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 80022ba:	2001      	movs	r0, #1
 80022bc:	f7fe f870 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80022c0:	4b33      	ldr	r3, [pc, #204]	; (8002390 <fsm_handle_event+0x8b0>)
 80022c2:	0018      	movs	r0, r3
 80022c4:	f7fe fb72 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_PLAYER;  
 80022c8:	4b32      	ldr	r3, [pc, #200]	; (8002394 <fsm_handle_event+0x8b4>)
 80022ca:	2210      	movs	r2, #16
 80022cc:	701a      	strb	r2, [r3, #0]
                    break;
 80022ce:	e015      	b.n	80022fc <fsm_handle_event+0x81c>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 80022d0:	4b2f      	ldr	r3, [pc, #188]	; (8002390 <fsm_handle_event+0x8b0>)
 80022d2:	0018      	movs	r0, r3
 80022d4:	f7fe fcd2 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 80022d8:	2004      	movs	r0, #4
 80022da:	f7fe f875 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(3);
 80022de:	2003      	movs	r0, #3
 80022e0:	f7fe f85e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 80022e4:	4b2a      	ldr	r3, [pc, #168]	; (8002390 <fsm_handle_event+0x8b0>)
 80022e6:	0018      	movs	r0, r3
 80022e8:	f7fe fb60 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_RETURN;  
 80022ec:	4b29      	ldr	r3, [pc, #164]	; (8002394 <fsm_handle_event+0x8b4>)
 80022ee:	2211      	movs	r2, #17
 80022f0:	701a      	strb	r2, [r3, #0]
                    break;
 80022f2:	e003      	b.n	80022fc <fsm_handle_event+0x81c>
                
                default:  
                    state = MENU_MUSIC_PLAYER;
 80022f4:	4b27      	ldr	r3, [pc, #156]	; (8002394 <fsm_handle_event+0x8b4>)
 80022f6:	2210      	movs	r2, #16
 80022f8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80022fa:	e044      	b.n	8002386 <fsm_handle_event+0x8a6>
 80022fc:	e043      	b.n	8002386 <fsm_handle_event+0x8a6>
        
        case MENU_MUSIC_RETURN:
            switch (event) {
 80022fe:	1dfb      	adds	r3, r7, #7
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	2b02      	cmp	r3, #2
 8002304:	d028      	beq.n	8002358 <fsm_handle_event+0x878>
 8002306:	2b05      	cmp	r3, #5
 8002308:	d002      	beq.n	8002310 <fsm_handle_event+0x830>
 800230a:	2b01      	cmp	r3, #1
 800230c:	d012      	beq.n	8002334 <fsm_handle_event+0x854>
 800230e:	e035      	b.n	800237c <fsm_handle_event+0x89c>
                case EV_BUTTON_SL:
                	st7565_clear_buffer(LCD_Buffer);
 8002310:	4b1f      	ldr	r3, [pc, #124]	; (8002390 <fsm_handle_event+0x8b0>)
 8002312:	0018      	movs	r0, r3
 8002314:	f7fe fcb2 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(main_m);
 8002318:	2000      	movs	r0, #0
 800231a:	f7fe f855 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 800231e:	2001      	movs	r0, #1
 8002320:	f7fe f83e 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002324:	4b1a      	ldr	r3, [pc, #104]	; (8002390 <fsm_handle_event+0x8b0>)
 8002326:	0018      	movs	r0, r3
 8002328:	f7fe fb40 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MAIN_CLOCK;
 800232c:	4b19      	ldr	r3, [pc, #100]	; (8002394 <fsm_handle_event+0x8b4>)
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
                    break;
 8002332:	e027      	b.n	8002384 <fsm_handle_event+0x8a4>
                
                case EV_BUTTON_UP:
                	st7565_clear_buffer(LCD_Buffer);
 8002334:	4b16      	ldr	r3, [pc, #88]	; (8002390 <fsm_handle_event+0x8b0>)
 8002336:	0018      	movs	r0, r3
 8002338:	f7fe fca0 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 800233c:	2004      	movs	r0, #4
 800233e:	f7fe f843 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(2);
 8002342:	2002      	movs	r0, #2
 8002344:	f7fe f82c 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 8002348:	4b11      	ldr	r3, [pc, #68]	; (8002390 <fsm_handle_event+0x8b0>)
 800234a:	0018      	movs	r0, r3
 800234c:	f7fe fb2e 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_VOLUME;  
 8002350:	4b10      	ldr	r3, [pc, #64]	; (8002394 <fsm_handle_event+0x8b4>)
 8002352:	220f      	movs	r2, #15
 8002354:	701a      	strb	r2, [r3, #0]
                    break;
 8002356:	e015      	b.n	8002384 <fsm_handle_event+0x8a4>
                
                case EV_BUTTON_DN:
                	st7565_clear_buffer(LCD_Buffer);
 8002358:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <fsm_handle_event+0x8b0>)
 800235a:	0018      	movs	r0, r3
 800235c:	f7fe fc8e 	bl	8000c7c <st7565_clear_buffer>
                    ah_menu(music);
 8002360:	2004      	movs	r0, #4
 8002362:	f7fe f831 	bl	80003c8 <ah_menu>
                    ah_draw_cursor(1);
 8002366:	2001      	movs	r0, #1
 8002368:	f7fe f81a 	bl	80003a0 <ah_draw_cursor>
                    st7565_write_buffer(LCD_Buffer);
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <fsm_handle_event+0x8b0>)
 800236e:	0018      	movs	r0, r3
 8002370:	f7fe fb1c 	bl	80009ac <st7565_write_buffer>
                    state = MENU_MUSIC_PLAYER;  
 8002374:	4b07      	ldr	r3, [pc, #28]	; (8002394 <fsm_handle_event+0x8b4>)
 8002376:	2210      	movs	r2, #16
 8002378:	701a      	strb	r2, [r3, #0]
                    break;
 800237a:	e003      	b.n	8002384 <fsm_handle_event+0x8a4>
                
                default:  
                    state = MENU_MUSIC_PLAYER;
 800237c:	4b05      	ldr	r3, [pc, #20]	; (8002394 <fsm_handle_event+0x8b4>)
 800237e:	2210      	movs	r2, #16
 8002380:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002382:	e7ff      	b.n	8002384 <fsm_handle_event+0x8a4>
 8002384:	46c0      	nop			; (mov r8, r8)
        }            
}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	46bd      	mov	sp, r7
 800238a:	b002      	add	sp, #8
 800238c:	bd80      	pop	{r7, pc}
 800238e:	46c0      	nop			; (mov r8, r8)
 8002390:	200000cc 	.word	0x200000cc
 8002394:	20000034 	.word	0x20000034

08002398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800239e:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <HAL_MspInit+0x44>)
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <HAL_MspInit+0x44>)
 80023a4:	2101      	movs	r1, #1
 80023a6:	430a      	orrs	r2, r1
 80023a8:	619a      	str	r2, [r3, #24]
 80023aa:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <HAL_MspInit+0x44>)
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2201      	movs	r2, #1
 80023b0:	4013      	ands	r3, r2
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b6:	4b09      	ldr	r3, [pc, #36]	; (80023dc <HAL_MspInit+0x44>)
 80023b8:	69da      	ldr	r2, [r3, #28]
 80023ba:	4b08      	ldr	r3, [pc, #32]	; (80023dc <HAL_MspInit+0x44>)
 80023bc:	2180      	movs	r1, #128	; 0x80
 80023be:	0549      	lsls	r1, r1, #21
 80023c0:	430a      	orrs	r2, r1
 80023c2:	61da      	str	r2, [r3, #28]
 80023c4:	4b05      	ldr	r3, [pc, #20]	; (80023dc <HAL_MspInit+0x44>)
 80023c6:	69da      	ldr	r2, [r3, #28]
 80023c8:	2380      	movs	r3, #128	; 0x80
 80023ca:	055b      	lsls	r3, r3, #21
 80023cc:	4013      	ands	r3, r2
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	46bd      	mov	sp, r7
 80023d6:	b002      	add	sp, #8
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	46c0      	nop			; (mov r8, r8)
 80023dc:	40021000 	.word	0x40021000

080023e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023e4:	46c0      	nop			; (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ee:	e7fe      	b.n	80023ee <HardFault_Handler+0x4>

080023f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002408:	f000 fbb0 	bl	8002b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800240c:	46c0      	nop			; (mov r8, r8)
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <ADC1_IRQHandler+0x14>)
 800241a:	0018      	movs	r0, r3
 800241c:	f000 fd24 	bl	8002e68 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002420:	46c0      	nop			; (mov r8, r8)
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	20000038 	.word	0x20000038

0800242c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002430:	4b03      	ldr	r3, [pc, #12]	; (8002440 <TIM3_IRQHandler+0x14>)
 8002432:	0018      	movs	r0, r3
 8002434:	f003 f8a4 	bl	8005580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002438:	46c0      	nop			; (mov r8, r8)
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	20000530 	.word	0x20000530

08002444 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002448:	4b03      	ldr	r3, [pc, #12]	; (8002458 <TIM6_IRQHandler+0x14>)
 800244a:	0018      	movs	r0, r3
 800244c:	f003 f898 	bl	8005580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002450:	46c0      	nop			; (mov r8, r8)
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	20000570 	.word	0x20000570

0800245c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002460:	4b03      	ldr	r3, [pc, #12]	; (8002470 <TIM14_IRQHandler+0x14>)
 8002462:	0018      	movs	r0, r3
 8002464:	f003 f88c 	bl	8005580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002468:	46c0      	nop			; (mov r8, r8)
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			; (mov r8, r8)
 8002470:	200005f0 	.word	0x200005f0

08002474 <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002478:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <I2C2_IRQHandler+0x2c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699a      	ldr	r2, [r3, #24]
 800247e:	23e0      	movs	r3, #224	; 0xe0
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	4013      	ands	r3, r2
 8002484:	d004      	beq.n	8002490 <I2C2_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <I2C2_IRQHandler+0x2c>)
 8002488:	0018      	movs	r0, r3
 800248a:	f001 fa31 	bl	80038f0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 800248e:	e003      	b.n	8002498 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 8002490:	4b03      	ldr	r3, [pc, #12]	; (80024a0 <I2C2_IRQHandler+0x2c>)
 8002492:	0018      	movs	r0, r3
 8002494:	f001 fa12 	bl	80038bc <HAL_I2C_EV_IRQHandler>
}
 8002498:	46c0      	nop			; (mov r8, r8)
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	20000078 	.word	0x20000078

080024a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b096      	sub	sp, #88	; 0x58
 80024a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024aa:	2348      	movs	r3, #72	; 0x48
 80024ac:	18fb      	adds	r3, r7, r3
 80024ae:	0018      	movs	r0, r3
 80024b0:	2310      	movs	r3, #16
 80024b2:	001a      	movs	r2, r3
 80024b4:	2100      	movs	r1, #0
 80024b6:	f004 fa83 	bl	80069c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ba:	2340      	movs	r3, #64	; 0x40
 80024bc:	18fb      	adds	r3, r7, r3
 80024be:	0018      	movs	r0, r3
 80024c0:	2308      	movs	r3, #8
 80024c2:	001a      	movs	r2, r3
 80024c4:	2100      	movs	r1, #0
 80024c6:	f004 fa7b 	bl	80069c0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024ca:	2324      	movs	r3, #36	; 0x24
 80024cc:	18fb      	adds	r3, r7, r3
 80024ce:	0018      	movs	r0, r3
 80024d0:	231c      	movs	r3, #28
 80024d2:	001a      	movs	r2, r3
 80024d4:	2100      	movs	r1, #0
 80024d6:	f004 fa73 	bl	80069c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024da:	1d3b      	adds	r3, r7, #4
 80024dc:	0018      	movs	r0, r3
 80024de:	2320      	movs	r3, #32
 80024e0:	001a      	movs	r2, r3
 80024e2:	2100      	movs	r1, #0
 80024e4:	f004 fa6c 	bl	80069c0 <memset>

  htim1.Instance = TIM1;
 80024e8:	4b57      	ldr	r3, [pc, #348]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80024ea:	4a58      	ldr	r2, [pc, #352]	; (800264c <MX_TIM1_Init+0x1a8>)
 80024ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 256;
 80024ee:	4b56      	ldr	r3, [pc, #344]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80024f0:	2280      	movs	r2, #128	; 0x80
 80024f2:	0052      	lsls	r2, r2, #1
 80024f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f6:	4b54      	ldr	r3, [pc, #336]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80024fc:	4b52      	ldr	r3, [pc, #328]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80024fe:	22fa      	movs	r2, #250	; 0xfa
 8002500:	0092      	lsls	r2, r2, #2
 8002502:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002504:	4b50      	ldr	r3, [pc, #320]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002506:	2200      	movs	r2, #0
 8002508:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800250a:	4b4f      	ldr	r3, [pc, #316]	; (8002648 <MX_TIM1_Init+0x1a4>)
 800250c:	2200      	movs	r2, #0
 800250e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002510:	4b4d      	ldr	r3, [pc, #308]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002512:	2200      	movs	r2, #0
 8002514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002516:	4b4c      	ldr	r3, [pc, #304]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002518:	0018      	movs	r0, r3
 800251a:	f002 ff85 	bl	8005428 <HAL_TIM_Base_Init>
 800251e:	1e03      	subs	r3, r0, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002522:	f7ff fa49 	bl	80019b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002526:	2148      	movs	r1, #72	; 0x48
 8002528:	187b      	adds	r3, r7, r1
 800252a:	2280      	movs	r2, #128	; 0x80
 800252c:	0152      	lsls	r2, r2, #5
 800252e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002530:	187a      	adds	r2, r7, r1
 8002532:	4b45      	ldr	r3, [pc, #276]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002534:	0011      	movs	r1, r2
 8002536:	0018      	movs	r0, r3
 8002538:	f003 f9f0 	bl	800591c <HAL_TIM_ConfigClockSource>
 800253c:	1e03      	subs	r3, r0, #0
 800253e:	d001      	beq.n	8002544 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8002540:	f7ff fa3a 	bl	80019b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002544:	4b40      	ldr	r3, [pc, #256]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002546:	0018      	movs	r0, r3
 8002548:	f002 ff9a 	bl	8005480 <HAL_TIM_PWM_Init>
 800254c:	1e03      	subs	r3, r0, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8002550:	f7ff fa32 	bl	80019b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002554:	2140      	movs	r1, #64	; 0x40
 8002556:	187b      	adds	r3, r7, r1
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255c:	187b      	adds	r3, r7, r1
 800255e:	2200      	movs	r2, #0
 8002560:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002562:	187a      	adds	r2, r7, r1
 8002564:	4b38      	ldr	r3, [pc, #224]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002566:	0011      	movs	r1, r2
 8002568:	0018      	movs	r0, r3
 800256a:	f003 fded 	bl	8006148 <HAL_TIMEx_MasterConfigSynchronization>
 800256e:	1e03      	subs	r3, r0, #0
 8002570:	d001      	beq.n	8002576 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8002572:	f7ff fa21 	bl	80019b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002576:	2124      	movs	r1, #36	; 0x24
 8002578:	187b      	adds	r3, r7, r1
 800257a:	2260      	movs	r2, #96	; 0x60
 800257c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800257e:	187b      	adds	r3, r7, r1
 8002580:	2200      	movs	r2, #0
 8002582:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002584:	187b      	adds	r3, r7, r1
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800258a:	187b      	adds	r3, r7, r1
 800258c:	2200      	movs	r2, #0
 800258e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002590:	187b      	adds	r3, r7, r1
 8002592:	2200      	movs	r2, #0
 8002594:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002596:	187b      	adds	r3, r7, r1
 8002598:	2200      	movs	r2, #0
 800259a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800259c:	187b      	adds	r3, r7, r1
 800259e:	2200      	movs	r2, #0
 80025a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025a2:	1879      	adds	r1, r7, r1
 80025a4:	4b28      	ldr	r3, [pc, #160]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	0018      	movs	r0, r3
 80025aa:	f003 f8ff 	bl	80057ac <HAL_TIM_PWM_ConfigChannel>
 80025ae:	1e03      	subs	r3, r0, #0
 80025b0:	d001      	beq.n	80025b6 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80025b2:	f7ff fa01 	bl	80019b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025b6:	2324      	movs	r3, #36	; 0x24
 80025b8:	18f9      	adds	r1, r7, r3
 80025ba:	4b23      	ldr	r3, [pc, #140]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80025bc:	2204      	movs	r2, #4
 80025be:	0018      	movs	r0, r3
 80025c0:	f003 f8f4 	bl	80057ac <HAL_TIM_PWM_ConfigChannel>
 80025c4:	1e03      	subs	r3, r0, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80025c8:	f7ff f9f6 	bl	80019b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025cc:	2324      	movs	r3, #36	; 0x24
 80025ce:	18f9      	adds	r1, r7, r3
 80025d0:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80025d2:	2208      	movs	r2, #8
 80025d4:	0018      	movs	r0, r3
 80025d6:	f003 f8e9 	bl	80057ac <HAL_TIM_PWM_ConfigChannel>
 80025da:	1e03      	subs	r3, r0, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 80025de:	f7ff f9eb 	bl	80019b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025e2:	2324      	movs	r3, #36	; 0x24
 80025e4:	18f9      	adds	r1, r7, r3
 80025e6:	4b18      	ldr	r3, [pc, #96]	; (8002648 <MX_TIM1_Init+0x1a4>)
 80025e8:	220c      	movs	r2, #12
 80025ea:	0018      	movs	r0, r3
 80025ec:	f003 f8de 	bl	80057ac <HAL_TIM_PWM_ConfigChannel>
 80025f0:	1e03      	subs	r3, r0, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 80025f4:	f7ff f9e0 	bl	80019b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80025f8:	1d3b      	adds	r3, r7, #4
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80025fe:	1d3b      	adds	r3, r7, #4
 8002600:	2200      	movs	r2, #0
 8002602:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	2200      	movs	r2, #0
 8002608:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	2200      	movs	r2, #0
 800260e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002610:	1d3b      	adds	r3, r7, #4
 8002612:	2200      	movs	r2, #0
 8002614:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	2280      	movs	r2, #128	; 0x80
 800261a:	0192      	lsls	r2, r2, #6
 800261c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	2200      	movs	r2, #0
 8002622:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002624:	1d3a      	adds	r2, r7, #4
 8002626:	4b08      	ldr	r3, [pc, #32]	; (8002648 <MX_TIM1_Init+0x1a4>)
 8002628:	0011      	movs	r1, r2
 800262a:	0018      	movs	r0, r3
 800262c:	f003 fde4 	bl	80061f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002630:	1e03      	subs	r3, r0, #0
 8002632:	d001      	beq.n	8002638 <MX_TIM1_Init+0x194>
  {
    Error_Handler();
 8002634:	f7ff f9c0 	bl	80019b8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002638:	4b03      	ldr	r3, [pc, #12]	; (8002648 <MX_TIM1_Init+0x1a4>)
 800263a:	0018      	movs	r0, r3
 800263c:	f000 f98a 	bl	8002954 <HAL_TIM_MspPostInit>

}
 8002640:	46c0      	nop			; (mov r8, r8)
 8002642:	46bd      	mov	sp, r7
 8002644:	b016      	add	sp, #88	; 0x58
 8002646:	bd80      	pop	{r7, pc}
 8002648:	200005b0 	.word	0x200005b0
 800264c:	40012c00 	.word	0x40012c00

08002650 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002656:	2308      	movs	r3, #8
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	0018      	movs	r0, r3
 800265c:	2310      	movs	r3, #16
 800265e:	001a      	movs	r2, r3
 8002660:	2100      	movs	r1, #0
 8002662:	f004 f9ad 	bl	80069c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002666:	003b      	movs	r3, r7
 8002668:	0018      	movs	r0, r3
 800266a:	2308      	movs	r3, #8
 800266c:	001a      	movs	r2, r3
 800266e:	2100      	movs	r1, #0
 8002670:	f004 f9a6 	bl	80069c0 <memset>

  htim3.Instance = TIM3;
 8002674:	4b1f      	ldr	r3, [pc, #124]	; (80026f4 <MX_TIM3_Init+0xa4>)
 8002676:	4a20      	ldr	r2, [pc, #128]	; (80026f8 <MX_TIM3_Init+0xa8>)
 8002678:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 480;
 800267a:	4b1e      	ldr	r3, [pc, #120]	; (80026f4 <MX_TIM3_Init+0xa4>)
 800267c:	22f0      	movs	r2, #240	; 0xf0
 800267e:	0052      	lsls	r2, r2, #1
 8002680:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002682:	4b1c      	ldr	r3, [pc, #112]	; (80026f4 <MX_TIM3_Init+0xa4>)
 8002684:	2200      	movs	r2, #0
 8002686:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8002688:	4b1a      	ldr	r3, [pc, #104]	; (80026f4 <MX_TIM3_Init+0xa4>)
 800268a:	22fa      	movs	r2, #250	; 0xfa
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002690:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <MX_TIM3_Init+0xa4>)
 8002692:	2200      	movs	r2, #0
 8002694:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002696:	4b17      	ldr	r3, [pc, #92]	; (80026f4 <MX_TIM3_Init+0xa4>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800269c:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <MX_TIM3_Init+0xa4>)
 800269e:	0018      	movs	r0, r3
 80026a0:	f002 fec2 	bl	8005428 <HAL_TIM_Base_Init>
 80026a4:	1e03      	subs	r3, r0, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80026a8:	f7ff f986 	bl	80019b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ac:	2108      	movs	r1, #8
 80026ae:	187b      	adds	r3, r7, r1
 80026b0:	2280      	movs	r2, #128	; 0x80
 80026b2:	0152      	lsls	r2, r2, #5
 80026b4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026b6:	187a      	adds	r2, r7, r1
 80026b8:	4b0e      	ldr	r3, [pc, #56]	; (80026f4 <MX_TIM3_Init+0xa4>)
 80026ba:	0011      	movs	r1, r2
 80026bc:	0018      	movs	r0, r3
 80026be:	f003 f92d 	bl	800591c <HAL_TIM_ConfigClockSource>
 80026c2:	1e03      	subs	r3, r0, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80026c6:	f7ff f977 	bl	80019b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ca:	003b      	movs	r3, r7
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d0:	003b      	movs	r3, r7
 80026d2:	2200      	movs	r2, #0
 80026d4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026d6:	003a      	movs	r2, r7
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <MX_TIM3_Init+0xa4>)
 80026da:	0011      	movs	r1, r2
 80026dc:	0018      	movs	r0, r3
 80026de:	f003 fd33 	bl	8006148 <HAL_TIMEx_MasterConfigSynchronization>
 80026e2:	1e03      	subs	r3, r0, #0
 80026e4:	d001      	beq.n	80026ea <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80026e6:	f7ff f967 	bl	80019b8 <Error_Handler>
  }

}
 80026ea:	46c0      	nop			; (mov r8, r8)
 80026ec:	46bd      	mov	sp, r7
 80026ee:	b006      	add	sp, #24
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	20000530 	.word	0x20000530
 80026f8:	40000400 	.word	0x40000400

080026fc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0

  htim6.Instance = TIM6;
 8002700:	4b0d      	ldr	r3, [pc, #52]	; (8002738 <MX_TIM6_Init+0x3c>)
 8002702:	4a0e      	ldr	r2, [pc, #56]	; (800273c <MX_TIM6_Init+0x40>)
 8002704:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000;
 8002706:	4b0c      	ldr	r3, [pc, #48]	; (8002738 <MX_TIM6_Init+0x3c>)
 8002708:	4a0d      	ldr	r2, [pc, #52]	; (8002740 <MX_TIM6_Init+0x44>)
 800270a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800270c:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <MX_TIM6_Init+0x3c>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 8002712:	4b09      	ldr	r3, [pc, #36]	; (8002738 <MX_TIM6_Init+0x3c>)
 8002714:	22fa      	movs	r2, #250	; 0xfa
 8002716:	0052      	lsls	r2, r2, #1
 8002718:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800271a:	4b07      	ldr	r3, [pc, #28]	; (8002738 <MX_TIM6_Init+0x3c>)
 800271c:	2200      	movs	r2, #0
 800271e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <MX_TIM6_Init+0x3c>)
 8002722:	0018      	movs	r0, r3
 8002724:	f002 fe80 	bl	8005428 <HAL_TIM_Base_Init>
 8002728:	1e03      	subs	r3, r0, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM6_Init+0x34>
  {
    Error_Handler();
 800272c:	f7ff f944 	bl	80019b8 <Error_Handler>
  }

}
 8002730:	46c0      	nop			; (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	20000570 	.word	0x20000570
 800273c:	40001000 	.word	0x40001000
 8002740:	0000bb80 	.word	0x0000bb80

08002744 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0

  htim14.Instance = TIM14;
 8002748:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <MX_TIM14_Init+0x44>)
 800274a:	4a10      	ldr	r2, [pc, #64]	; (800278c <MX_TIM14_Init+0x48>)
 800274c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 480;
 800274e:	4b0e      	ldr	r3, [pc, #56]	; (8002788 <MX_TIM14_Init+0x44>)
 8002750:	22f0      	movs	r2, #240	; 0xf0
 8002752:	0052      	lsls	r2, r2, #1
 8002754:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002756:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <MX_TIM14_Init+0x44>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 800275c:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <MX_TIM14_Init+0x44>)
 800275e:	22fa      	movs	r2, #250	; 0xfa
 8002760:	0092      	lsls	r2, r2, #2
 8002762:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002764:	4b08      	ldr	r3, [pc, #32]	; (8002788 <MX_TIM14_Init+0x44>)
 8002766:	2200      	movs	r2, #0
 8002768:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800276a:	4b07      	ldr	r3, [pc, #28]	; (8002788 <MX_TIM14_Init+0x44>)
 800276c:	2200      	movs	r2, #0
 800276e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002770:	4b05      	ldr	r3, [pc, #20]	; (8002788 <MX_TIM14_Init+0x44>)
 8002772:	0018      	movs	r0, r3
 8002774:	f002 fe58 	bl	8005428 <HAL_TIM_Base_Init>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d001      	beq.n	8002780 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 800277c:	f7ff f91c 	bl	80019b8 <Error_Handler>
  }

}
 8002780:	46c0      	nop			; (mov r8, r8)
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	46c0      	nop			; (mov r8, r8)
 8002788:	200005f0 	.word	0x200005f0
 800278c:	40002000 	.word	0x40002000

08002790 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002796:	2308      	movs	r3, #8
 8002798:	18fb      	adds	r3, r7, r3
 800279a:	0018      	movs	r0, r3
 800279c:	2310      	movs	r3, #16
 800279e:	001a      	movs	r2, r3
 80027a0:	2100      	movs	r1, #0
 80027a2:	f004 f90d 	bl	80069c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027a6:	003b      	movs	r3, r7
 80027a8:	0018      	movs	r0, r3
 80027aa:	2308      	movs	r3, #8
 80027ac:	001a      	movs	r2, r3
 80027ae:	2100      	movs	r1, #0
 80027b0:	f004 f906 	bl	80069c0 <memset>

  htim15.Instance = TIM15;
 80027b4:	4b1f      	ldr	r3, [pc, #124]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027b6:	4a20      	ldr	r2, [pc, #128]	; (8002838 <MX_TIM15_Init+0xa8>)
 80027b8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80027ba:	4b1e      	ldr	r3, [pc, #120]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027bc:	2200      	movs	r2, #0
 80027be:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c0:	4b1c      	ldr	r3, [pc, #112]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 0;
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027cc:	4b19      	ldr	r3, [pc, #100]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027d8:	4b16      	ldr	r3, [pc, #88]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027da:	2200      	movs	r2, #0
 80027dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80027de:	4b15      	ldr	r3, [pc, #84]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027e0:	0018      	movs	r0, r3
 80027e2:	f002 fe21 	bl	8005428 <HAL_TIM_Base_Init>
 80027e6:	1e03      	subs	r3, r0, #0
 80027e8:	d001      	beq.n	80027ee <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 80027ea:	f7ff f8e5 	bl	80019b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ee:	2108      	movs	r1, #8
 80027f0:	187b      	adds	r3, r7, r1
 80027f2:	2280      	movs	r2, #128	; 0x80
 80027f4:	0152      	lsls	r2, r2, #5
 80027f6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80027f8:	187a      	adds	r2, r7, r1
 80027fa:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <MX_TIM15_Init+0xa4>)
 80027fc:	0011      	movs	r1, r2
 80027fe:	0018      	movs	r0, r3
 8002800:	f003 f88c 	bl	800591c <HAL_TIM_ConfigClockSource>
 8002804:	1e03      	subs	r3, r0, #0
 8002806:	d001      	beq.n	800280c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8002808:	f7ff f8d6 	bl	80019b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800280c:	003b      	movs	r3, r7
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002812:	003b      	movs	r3, r7
 8002814:	2200      	movs	r2, #0
 8002816:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002818:	003a      	movs	r2, r7
 800281a:	4b06      	ldr	r3, [pc, #24]	; (8002834 <MX_TIM15_Init+0xa4>)
 800281c:	0011      	movs	r1, r2
 800281e:	0018      	movs	r0, r3
 8002820:	f003 fc92 	bl	8006148 <HAL_TIMEx_MasterConfigSynchronization>
 8002824:	1e03      	subs	r3, r0, #0
 8002826:	d001      	beq.n	800282c <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8002828:	f7ff f8c6 	bl	80019b8 <Error_Handler>
  }

}
 800282c:	46c0      	nop			; (mov r8, r8)
 800282e:	46bd      	mov	sp, r7
 8002830:	b006      	add	sp, #24
 8002832:	bd80      	pop	{r7, pc}
 8002834:	200004f0 	.word	0x200004f0
 8002838:	40014000 	.word	0x40014000

0800283c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a3c      	ldr	r2, [pc, #240]	; (800293c <HAL_TIM_Base_MspInit+0x100>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d10e      	bne.n	800286c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800284e:	4b3c      	ldr	r3, [pc, #240]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 8002850:	699a      	ldr	r2, [r3, #24]
 8002852:	4b3b      	ldr	r3, [pc, #236]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 8002854:	2180      	movs	r1, #128	; 0x80
 8002856:	0109      	lsls	r1, r1, #4
 8002858:	430a      	orrs	r2, r1
 800285a:	619a      	str	r2, [r3, #24]
 800285c:	4b38      	ldr	r3, [pc, #224]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 800285e:	699a      	ldr	r2, [r3, #24]
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	4013      	ands	r3, r2
 8002866:	61fb      	str	r3, [r7, #28]
 8002868:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800286a:	e062      	b.n	8002932 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a34      	ldr	r2, [pc, #208]	; (8002944 <HAL_TIM_Base_MspInit+0x108>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d114      	bne.n	80028a0 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002876:	4b32      	ldr	r3, [pc, #200]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 8002878:	69da      	ldr	r2, [r3, #28]
 800287a:	4b31      	ldr	r3, [pc, #196]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 800287c:	2102      	movs	r1, #2
 800287e:	430a      	orrs	r2, r1
 8002880:	61da      	str	r2, [r3, #28]
 8002882:	4b2f      	ldr	r3, [pc, #188]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	2202      	movs	r2, #2
 8002888:	4013      	ands	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
 800288c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800288e:	2200      	movs	r2, #0
 8002890:	2101      	movs	r1, #1
 8002892:	2010      	movs	r0, #16
 8002894:	f000 fd5a 	bl	800334c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002898:	2010      	movs	r0, #16
 800289a:	f000 fd6c 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 800289e:	e048      	b.n	8002932 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM6)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a28      	ldr	r2, [pc, #160]	; (8002948 <HAL_TIM_Base_MspInit+0x10c>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d114      	bne.n	80028d4 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028aa:	4b25      	ldr	r3, [pc, #148]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 80028ac:	69da      	ldr	r2, [r3, #28]
 80028ae:	4b24      	ldr	r3, [pc, #144]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 80028b0:	2110      	movs	r1, #16
 80028b2:	430a      	orrs	r2, r1
 80028b4:	61da      	str	r2, [r3, #28]
 80028b6:	4b22      	ldr	r3, [pc, #136]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	2210      	movs	r2, #16
 80028bc:	4013      	ands	r3, r2
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2100      	movs	r1, #0
 80028c6:	2011      	movs	r0, #17
 80028c8:	f000 fd40 	bl	800334c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80028cc:	2011      	movs	r0, #17
 80028ce:	f000 fd52 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 80028d2:	e02e      	b.n	8002932 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM14)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a1c      	ldr	r2, [pc, #112]	; (800294c <HAL_TIM_Base_MspInit+0x110>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d116      	bne.n	800290c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80028de:	4b18      	ldr	r3, [pc, #96]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	4b17      	ldr	r3, [pc, #92]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 80028e4:	2180      	movs	r1, #128	; 0x80
 80028e6:	0049      	lsls	r1, r1, #1
 80028e8:	430a      	orrs	r2, r1
 80028ea:	61da      	str	r2, [r3, #28]
 80028ec:	4b14      	ldr	r3, [pc, #80]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 80028ee:	69da      	ldr	r2, [r3, #28]
 80028f0:	2380      	movs	r3, #128	; 0x80
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	2013      	movs	r0, #19
 8002900:	f000 fd24 	bl	800334c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002904:	2013      	movs	r0, #19
 8002906:	f000 fd36 	bl	8003376 <HAL_NVIC_EnableIRQ>
}
 800290a:	e012      	b.n	8002932 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM15)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0f      	ldr	r2, [pc, #60]	; (8002950 <HAL_TIM_Base_MspInit+0x114>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d10d      	bne.n	8002932 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002916:	4b0a      	ldr	r3, [pc, #40]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 8002918:	699a      	ldr	r2, [r3, #24]
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 800291c:	2180      	movs	r1, #128	; 0x80
 800291e:	0249      	lsls	r1, r1, #9
 8002920:	430a      	orrs	r2, r1
 8002922:	619a      	str	r2, [r3, #24]
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <HAL_TIM_Base_MspInit+0x104>)
 8002926:	699a      	ldr	r2, [r3, #24]
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	025b      	lsls	r3, r3, #9
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
}
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	46bd      	mov	sp, r7
 8002936:	b008      	add	sp, #32
 8002938:	bd80      	pop	{r7, pc}
 800293a:	46c0      	nop			; (mov r8, r8)
 800293c:	40012c00 	.word	0x40012c00
 8002940:	40021000 	.word	0x40021000
 8002944:	40000400 	.word	0x40000400
 8002948:	40001000 	.word	0x40001000
 800294c:	40002000 	.word	0x40002000
 8002950:	40014000 	.word	0x40014000

08002954 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800295c:	230c      	movs	r3, #12
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	0018      	movs	r0, r3
 8002962:	2314      	movs	r3, #20
 8002964:	001a      	movs	r2, r3
 8002966:	2100      	movs	r1, #0
 8002968:	f004 f82a 	bl	80069c0 <memset>
  if(timHandle->Instance==TIM1)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a16      	ldr	r2, [pc, #88]	; (80029cc <HAL_TIM_MspPostInit+0x78>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d125      	bne.n	80029c2 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002976:	4b16      	ldr	r3, [pc, #88]	; (80029d0 <HAL_TIM_MspPostInit+0x7c>)
 8002978:	695a      	ldr	r2, [r3, #20]
 800297a:	4b15      	ldr	r3, [pc, #84]	; (80029d0 <HAL_TIM_MspPostInit+0x7c>)
 800297c:	2180      	movs	r1, #128	; 0x80
 800297e:	0289      	lsls	r1, r1, #10
 8002980:	430a      	orrs	r2, r1
 8002982:	615a      	str	r2, [r3, #20]
 8002984:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <HAL_TIM_MspPostInit+0x7c>)
 8002986:	695a      	ldr	r2, [r3, #20]
 8002988:	2380      	movs	r3, #128	; 0x80
 800298a:	029b      	lsls	r3, r3, #10
 800298c:	4013      	ands	r3, r2
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = LEDR_Pin|LEDG_Pin|LEDB_Pin|LEDW_Pin;
 8002992:	210c      	movs	r1, #12
 8002994:	187b      	adds	r3, r7, r1
 8002996:	22f0      	movs	r2, #240	; 0xf0
 8002998:	0112      	lsls	r2, r2, #4
 800299a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299c:	187b      	adds	r3, r7, r1
 800299e:	2202      	movs	r2, #2
 80029a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	187b      	adds	r3, r7, r1
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a8:	187b      	adds	r3, r7, r1
 80029aa:	2200      	movs	r2, #0
 80029ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80029ae:	187b      	adds	r3, r7, r1
 80029b0:	2202      	movs	r2, #2
 80029b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b4:	187a      	adds	r2, r7, r1
 80029b6:	2390      	movs	r3, #144	; 0x90
 80029b8:	05db      	lsls	r3, r3, #23
 80029ba:	0011      	movs	r1, r2
 80029bc:	0018      	movs	r0, r3
 80029be:	f000 fd3d 	bl	800343c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80029c2:	46c0      	nop			; (mov r8, r8)
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b008      	add	sp, #32
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	40012c00 	.word	0x40012c00
 80029d0:	40021000 	.word	0x40021000

080029d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80029d8:	4b14      	ldr	r3, [pc, #80]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 80029da:	4a15      	ldr	r2, [pc, #84]	; (8002a30 <MX_USART1_UART_Init+0x5c>)
 80029dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80029de:	4b13      	ldr	r3, [pc, #76]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 80029e0:	2296      	movs	r2, #150	; 0x96
 80029e2:	0212      	lsls	r2, r2, #8
 80029e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029e6:	4b11      	ldr	r3, [pc, #68]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029ec:	4b0f      	ldr	r3, [pc, #60]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029f2:	4b0e      	ldr	r3, [pc, #56]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 80029fa:	220c      	movs	r2, #12
 80029fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029fe:	4b0b      	ldr	r3, [pc, #44]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a04:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a0a:	4b08      	ldr	r3, [pc, #32]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a10:	4b06      	ldr	r3, [pc, #24]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a16:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <MX_USART1_UART_Init+0x58>)
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f003 fc5b 	bl	80062d4 <HAL_UART_Init>
 8002a1e:	1e03      	subs	r3, r0, #0
 8002a20:	d001      	beq.n	8002a26 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002a22:	f7fe ffc9 	bl	80019b8 <Error_Handler>
  }

}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20000630 	.word	0x20000630
 8002a30:	40013800 	.word	0x40013800

08002a34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08a      	sub	sp, #40	; 0x28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	2314      	movs	r3, #20
 8002a3e:	18fb      	adds	r3, r7, r3
 8002a40:	0018      	movs	r0, r3
 8002a42:	2314      	movs	r3, #20
 8002a44:	001a      	movs	r2, r3
 8002a46:	2100      	movs	r1, #0
 8002a48:	f003 ffba 	bl	80069c0 <memset>
  if(uartHandle->Instance==USART1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a1c      	ldr	r2, [pc, #112]	; (8002ac4 <HAL_UART_MspInit+0x90>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d131      	bne.n	8002aba <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a56:	4b1c      	ldr	r3, [pc, #112]	; (8002ac8 <HAL_UART_MspInit+0x94>)
 8002a58:	699a      	ldr	r2, [r3, #24]
 8002a5a:	4b1b      	ldr	r3, [pc, #108]	; (8002ac8 <HAL_UART_MspInit+0x94>)
 8002a5c:	2180      	movs	r1, #128	; 0x80
 8002a5e:	01c9      	lsls	r1, r1, #7
 8002a60:	430a      	orrs	r2, r1
 8002a62:	619a      	str	r2, [r3, #24]
 8002a64:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <HAL_UART_MspInit+0x94>)
 8002a66:	699a      	ldr	r2, [r3, #24]
 8002a68:	2380      	movs	r3, #128	; 0x80
 8002a6a:	01db      	lsls	r3, r3, #7
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
 8002a70:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <HAL_UART_MspInit+0x94>)
 8002a74:	695a      	ldr	r2, [r3, #20]
 8002a76:	4b14      	ldr	r3, [pc, #80]	; (8002ac8 <HAL_UART_MspInit+0x94>)
 8002a78:	2180      	movs	r1, #128	; 0x80
 8002a7a:	02c9      	lsls	r1, r1, #11
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	615a      	str	r2, [r3, #20]
 8002a80:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <HAL_UART_MspInit+0x94>)
 8002a82:	695a      	ldr	r2, [r3, #20]
 8002a84:	2380      	movs	r3, #128	; 0x80
 8002a86:	02db      	lsls	r3, r3, #11
 8002a88:	4013      	ands	r3, r2
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a8e:	2114      	movs	r1, #20
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	22c0      	movs	r2, #192	; 0xc0
 8002a94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a96:	187b      	adds	r3, r7, r1
 8002a98:	2202      	movs	r2, #2
 8002a9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	187b      	adds	r3, r7, r1
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aa2:	187b      	adds	r3, r7, r1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002aa8:	187b      	adds	r3, r7, r1
 8002aaa:	2200      	movs	r2, #0
 8002aac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aae:	187b      	adds	r3, r7, r1
 8002ab0:	4a06      	ldr	r2, [pc, #24]	; (8002acc <HAL_UART_MspInit+0x98>)
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	0010      	movs	r0, r2
 8002ab6:	f000 fcc1 	bl	800343c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b00a      	add	sp, #40	; 0x28
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	40013800 	.word	0x40013800
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	48000400 	.word	0x48000400

08002ad0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002ad4:	46c0      	nop			; (mov r8, r8)
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ae0:	4b07      	ldr	r3, [pc, #28]	; (8002b00 <HAL_Init+0x24>)
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_Init+0x24>)
 8002ae6:	2110      	movs	r1, #16
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002aec:	2000      	movs	r0, #0
 8002aee:	f000 f809 	bl	8002b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002af2:	f7ff fc51 	bl	8002398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	0018      	movs	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	40022000 	.word	0x40022000

08002b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b0c:	4b14      	ldr	r3, [pc, #80]	; (8002b60 <HAL_InitTick+0x5c>)
 8002b0e:	681c      	ldr	r4, [r3, #0]
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_InitTick+0x60>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	0019      	movs	r1, r3
 8002b16:	23fa      	movs	r3, #250	; 0xfa
 8002b18:	0098      	lsls	r0, r3, #2
 8002b1a:	f7fd faf5 	bl	8000108 <__udivsi3>
 8002b1e:	0003      	movs	r3, r0
 8002b20:	0019      	movs	r1, r3
 8002b22:	0020      	movs	r0, r4
 8002b24:	f7fd faf0 	bl	8000108 <__udivsi3>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f000 fc33 	bl	8003396 <HAL_SYSTICK_Config>
 8002b30:	1e03      	subs	r3, r0, #0
 8002b32:	d001      	beq.n	8002b38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e00f      	b.n	8002b58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d80b      	bhi.n	8002b56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	2301      	movs	r3, #1
 8002b42:	425b      	negs	r3, r3
 8002b44:	2200      	movs	r2, #0
 8002b46:	0018      	movs	r0, r3
 8002b48:	f000 fc00 	bl	800334c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <HAL_InitTick+0x64>)
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
 8002b54:	e000      	b.n	8002b58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
}
 8002b58:	0018      	movs	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b003      	add	sp, #12
 8002b5e:	bd90      	pop	{r4, r7, pc}
 8002b60:	2000000c 	.word	0x2000000c
 8002b64:	20000014 	.word	0x20000014
 8002b68:	20000010 	.word	0x20000010

08002b6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b70:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <HAL_IncTick+0x1c>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	001a      	movs	r2, r3
 8002b76:	4b05      	ldr	r3, [pc, #20]	; (8002b8c <HAL_IncTick+0x20>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	18d2      	adds	r2, r2, r3
 8002b7c:	4b03      	ldr	r3, [pc, #12]	; (8002b8c <HAL_IncTick+0x20>)
 8002b7e:	601a      	str	r2, [r3, #0]
}
 8002b80:	46c0      	nop			; (mov r8, r8)
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	46c0      	nop			; (mov r8, r8)
 8002b88:	20000014 	.word	0x20000014
 8002b8c:	200006b0 	.word	0x200006b0

08002b90 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  return uwTick;
 8002b94:	4b02      	ldr	r3, [pc, #8]	; (8002ba0 <HAL_GetTick+0x10>)
 8002b96:	681b      	ldr	r3, [r3, #0]
}
 8002b98:	0018      	movs	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			; (mov r8, r8)
 8002ba0:	200006b0 	.word	0x200006b0

08002ba4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bac:	f7ff fff0 	bl	8002b90 <HAL_GetTick>
 8002bb0:	0003      	movs	r3, r0
 8002bb2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	d005      	beq.n	8002bca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bbe:	4b09      	ldr	r3, [pc, #36]	; (8002be4 <HAL_Delay+0x40>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	001a      	movs	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	189b      	adds	r3, r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	f7ff ffe0 	bl	8002b90 <HAL_GetTick>
 8002bd0:	0002      	movs	r2, r0
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d8f7      	bhi.n	8002bcc <HAL_Delay+0x28>
  {
  }
}
 8002bdc:	46c0      	nop			; (mov r8, r8)
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b004      	add	sp, #16
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	20000014 	.word	0x20000014

08002be8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bf0:	230f      	movs	r3, #15
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e125      	b.n	8002e52 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10a      	bne.n	8002c24 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2234      	movs	r2, #52	; 0x34
 8002c18:	2100      	movs	r1, #0
 8002c1a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f7fd fc42 	bl	80004a8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c28:	2210      	movs	r2, #16
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	d000      	beq.n	8002c30 <HAL_ADC_Init+0x48>
 8002c2e:	e103      	b.n	8002e38 <HAL_ADC_Init+0x250>
 8002c30:	230f      	movs	r3, #15
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d000      	beq.n	8002c3c <HAL_ADC_Init+0x54>
 8002c3a:	e0fd      	b.n	8002e38 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	2204      	movs	r2, #4
 8002c44:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002c46:	d000      	beq.n	8002c4a <HAL_ADC_Init+0x62>
 8002c48:	e0f6      	b.n	8002e38 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4e:	4a83      	ldr	r2, [pc, #524]	; (8002e5c <HAL_ADC_Init+0x274>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	2202      	movs	r2, #2
 8002c54:	431a      	orrs	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2203      	movs	r2, #3
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d112      	bne.n	8002c8e <HAL_ADC_Init+0xa6>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	4013      	ands	r3, r2
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d009      	beq.n	8002c8a <HAL_ADC_Init+0xa2>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68da      	ldr	r2, [r3, #12]
 8002c7c:	2380      	movs	r3, #128	; 0x80
 8002c7e:	021b      	lsls	r3, r3, #8
 8002c80:	401a      	ands	r2, r3
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d101      	bne.n	8002c8e <HAL_ADC_Init+0xa6>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <HAL_ADC_Init+0xa8>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d116      	bne.n	8002cc2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	2218      	movs	r2, #24
 8002c9c:	4393      	bics	r3, r2
 8002c9e:	0019      	movs	r1, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	0899      	lsrs	r1, r3, #2
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4964      	ldr	r1, [pc, #400]	; (8002e60 <HAL_ADC_Init+0x278>)
 8002cce:	400a      	ands	r2, r1
 8002cd0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7e1b      	ldrb	r3, [r3, #24]
 8002cd6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	7e5b      	ldrb	r3, [r3, #25]
 8002cdc:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002cde:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	7e9b      	ldrb	r3, [r3, #26]
 8002ce4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002ce6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d002      	beq.n	8002cf6 <HAL_ADC_Init+0x10e>
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	015b      	lsls	r3, r3, #5
 8002cf4:	e000      	b.n	8002cf8 <HAL_ADC_Init+0x110>
 8002cf6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002cf8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002cfe:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d101      	bne.n	8002d0c <HAL_ADC_Init+0x124>
 8002d08:	2304      	movs	r3, #4
 8002d0a:	e000      	b.n	8002d0e <HAL_ADC_Init+0x126>
 8002d0c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002d0e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2124      	movs	r1, #36	; 0x24
 8002d14:	5c5b      	ldrb	r3, [r3, r1]
 8002d16:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d18:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d1a:	68ba      	ldr	r2, [r7, #8]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	7edb      	ldrb	r3, [r3, #27]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d115      	bne.n	8002d54 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	7e9b      	ldrb	r3, [r3, #26]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d105      	bne.n	8002d3c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	2280      	movs	r2, #128	; 0x80
 8002d34:	0252      	lsls	r2, r2, #9
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60bb      	str	r3, [r7, #8]
 8002d3a:	e00b      	b.n	8002d54 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d40:	2220      	movs	r2, #32
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	69da      	ldr	r2, [r3, #28]
 8002d58:	23c2      	movs	r3, #194	; 0xc2
 8002d5a:	33ff      	adds	r3, #255	; 0xff
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d007      	beq.n	8002d70 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68d9      	ldr	r1, [r3, #12]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d84:	2380      	movs	r3, #128	; 0x80
 8002d86:	055b      	lsls	r3, r3, #21
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d01b      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d017      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d013      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	d00f      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	2b04      	cmp	r3, #4
 8002daa:	d00b      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	2b05      	cmp	r3, #5
 8002db2:	d007      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	2b06      	cmp	r3, #6
 8002dba:	d003      	beq.n	8002dc4 <HAL_ADC_Init+0x1dc>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	2b07      	cmp	r3, #7
 8002dc2:	d112      	bne.n	8002dea <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695a      	ldr	r2, [r3, #20]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2107      	movs	r1, #7
 8002dd0:	438a      	bics	r2, r1
 8002dd2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6959      	ldr	r1, [r3, #20]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dde:	2207      	movs	r2, #7
 8002de0:	401a      	ands	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	4a1c      	ldr	r2, [pc, #112]	; (8002e64 <HAL_ADC_Init+0x27c>)
 8002df2:	4013      	ands	r3, r2
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d10b      	bne.n	8002e12 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e04:	2203      	movs	r2, #3
 8002e06:	4393      	bics	r3, r2
 8002e08:	2201      	movs	r2, #1
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e10:	e01c      	b.n	8002e4c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e16:	2212      	movs	r2, #18
 8002e18:	4393      	bics	r3, r2
 8002e1a:	2210      	movs	r2, #16
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e26:	2201      	movs	r2, #1
 8002e28:	431a      	orrs	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002e2e:	230f      	movs	r3, #15
 8002e30:	18fb      	adds	r3, r7, r3
 8002e32:	2201      	movs	r2, #1
 8002e34:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e36:	e009      	b.n	8002e4c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3c:	2210      	movs	r2, #16
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002e44:	230f      	movs	r3, #15
 8002e46:	18fb      	adds	r3, r7, r3
 8002e48:	2201      	movs	r2, #1
 8002e4a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e4c:	230f      	movs	r3, #15
 8002e4e:	18fb      	adds	r3, r7, r3
 8002e50:	781b      	ldrb	r3, [r3, #0]
}
 8002e52:	0018      	movs	r0, r3
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b004      	add	sp, #16
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	fffffefd 	.word	0xfffffefd
 8002e60:	fffe0219 	.word	0xfffe0219
 8002e64:	833fffe7 	.word	0x833fffe7

08002e68 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2204      	movs	r2, #4
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d106      	bne.n	8002e8c <HAL_ADC_IRQHandler+0x24>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	2204      	movs	r2, #4
 8002e86:	4013      	ands	r3, r2
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2208      	movs	r2, #8
 8002e94:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d14f      	bne.n	8002f3a <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2208      	movs	r2, #8
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d148      	bne.n	8002f3a <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eac:	2210      	movs	r2, #16
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d106      	bne.n	8002ec0 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb6:	2280      	movs	r2, #128	; 0x80
 8002eb8:	0092      	lsls	r2, r2, #2
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	23c0      	movs	r3, #192	; 0xc0
 8002ec8:	011b      	lsls	r3, r3, #4
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d12d      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d129      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2208      	movs	r2, #8
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b08      	cmp	r3, #8
 8002ee2:	d122      	bne.n	8002f2a <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2204      	movs	r2, #4
 8002eec:	4013      	ands	r3, r2
 8002eee:	d110      	bne.n	8002f12 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	210c      	movs	r1, #12
 8002efc:	438a      	bics	r2, r1
 8002efe:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f04:	4a33      	ldr	r2, [pc, #204]	; (8002fd4 <HAL_ADC_IRQHandler+0x16c>)
 8002f06:	4013      	ands	r3, r2
 8002f08:	2201      	movs	r2, #1
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	639a      	str	r2, [r3, #56]	; 0x38
 8002f10:	e00b      	b.n	8002f2a <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f16:	2220      	movs	r2, #32
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f22:	2201      	movs	r2, #1
 8002f24:	431a      	orrs	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	f000 f853 	bl	8002fd8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	220c      	movs	r2, #12
 8002f38:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2280      	movs	r2, #128	; 0x80
 8002f42:	4013      	ands	r3, r2
 8002f44:	2b80      	cmp	r3, #128	; 0x80
 8002f46:	d115      	bne.n	8002f74 <HAL_ADC_IRQHandler+0x10c>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2280      	movs	r2, #128	; 0x80
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b80      	cmp	r3, #128	; 0x80
 8002f54:	d10e      	bne.n	8002f74 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5a:	2280      	movs	r2, #128	; 0x80
 8002f5c:	0252      	lsls	r2, r2, #9
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	0018      	movs	r0, r3
 8002f68:	f000 f83e 	bl	8002fe8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2280      	movs	r2, #128	; 0x80
 8002f72:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2210      	movs	r2, #16
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b10      	cmp	r3, #16
 8002f80:	d123      	bne.n	8002fca <HAL_ADC_IRQHandler+0x162>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2210      	movs	r2, #16
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	2b10      	cmp	r3, #16
 8002f8e:	d11c      	bne.n	8002fca <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d006      	beq.n	8002fa6 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d10d      	bne.n	8002fc2 <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002faa:	2202      	movs	r2, #2
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2210      	movs	r2, #16
 8002fb8:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f000 f81b 	bl	8002ff8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2210      	movs	r2, #16
 8002fc8:	601a      	str	r2, [r3, #0]
  }

}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	b002      	add	sp, #8
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	fffffefe 	.word	0xfffffefe

08002fd8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002ff0:	46c0      	nop			; (mov r8, r8)
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	b002      	add	sp, #8
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003000:	46c0      	nop			; (mov r8, r8)
 8003002:	46bd      	mov	sp, r7
 8003004:	b002      	add	sp, #8
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003012:	230f      	movs	r3, #15
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	2200      	movs	r2, #0
 8003018:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800301a:	2300      	movs	r3, #0
 800301c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	055b      	lsls	r3, r3, #21
 8003026:	429a      	cmp	r2, r3
 8003028:	d011      	beq.n	800304e <HAL_ADC_ConfigChannel+0x46>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302e:	2b01      	cmp	r3, #1
 8003030:	d00d      	beq.n	800304e <HAL_ADC_ConfigChannel+0x46>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	2b02      	cmp	r3, #2
 8003038:	d009      	beq.n	800304e <HAL_ADC_ConfigChannel+0x46>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303e:	2b03      	cmp	r3, #3
 8003040:	d005      	beq.n	800304e <HAL_ADC_ConfigChannel+0x46>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003046:	2b04      	cmp	r3, #4
 8003048:	d001      	beq.n	800304e <HAL_ADC_ConfigChannel+0x46>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2234      	movs	r2, #52	; 0x34
 8003052:	5c9b      	ldrb	r3, [r3, r2]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d101      	bne.n	800305c <HAL_ADC_ConfigChannel+0x54>
 8003058:	2302      	movs	r3, #2
 800305a:	e0bb      	b.n	80031d4 <HAL_ADC_ConfigChannel+0x1cc>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2234      	movs	r2, #52	; 0x34
 8003060:	2101      	movs	r1, #1
 8003062:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	2204      	movs	r2, #4
 800306c:	4013      	ands	r3, r2
 800306e:	d000      	beq.n	8003072 <HAL_ADC_ConfigChannel+0x6a>
 8003070:	e09f      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	4a59      	ldr	r2, [pc, #356]	; (80031dc <HAL_ADC_ConfigChannel+0x1d4>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d100      	bne.n	800307e <HAL_ADC_ConfigChannel+0x76>
 800307c:	e077      	b.n	800316e <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2201      	movs	r2, #1
 800308a:	409a      	lsls	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	430a      	orrs	r2, r1
 8003092:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003098:	2380      	movs	r3, #128	; 0x80
 800309a:	055b      	lsls	r3, r3, #21
 800309c:	429a      	cmp	r2, r3
 800309e:	d037      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d033      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d02f      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d02b      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d027      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c4:	2b05      	cmp	r3, #5
 80030c6:	d023      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	2b06      	cmp	r3, #6
 80030ce:	d01f      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d4:	2b07      	cmp	r3, #7
 80030d6:	d01b      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	2107      	movs	r1, #7
 80030e4:	400b      	ands	r3, r1
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d012      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	695a      	ldr	r2, [r3, #20]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2107      	movs	r1, #7
 80030f6:	438a      	bics	r2, r1
 80030f8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6959      	ldr	r1, [r3, #20]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	2207      	movs	r2, #7
 8003106:	401a      	ands	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2b10      	cmp	r3, #16
 8003116:	d003      	beq.n	8003120 <HAL_ADC_ConfigChannel+0x118>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b11      	cmp	r3, #17
 800311e:	d152      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003120:	4b2f      	ldr	r3, [pc, #188]	; (80031e0 <HAL_ADC_ConfigChannel+0x1d8>)
 8003122:	6819      	ldr	r1, [r3, #0]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b10      	cmp	r3, #16
 800312a:	d102      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x12a>
 800312c:	2380      	movs	r3, #128	; 0x80
 800312e:	041b      	lsls	r3, r3, #16
 8003130:	e001      	b.n	8003136 <HAL_ADC_ConfigChannel+0x12e>
 8003132:	2380      	movs	r3, #128	; 0x80
 8003134:	03db      	lsls	r3, r3, #15
 8003136:	4a2a      	ldr	r2, [pc, #168]	; (80031e0 <HAL_ADC_ConfigChannel+0x1d8>)
 8003138:	430b      	orrs	r3, r1
 800313a:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b10      	cmp	r3, #16
 8003142:	d140      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003144:	4b27      	ldr	r3, [pc, #156]	; (80031e4 <HAL_ADC_ConfigChannel+0x1dc>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4927      	ldr	r1, [pc, #156]	; (80031e8 <HAL_ADC_ConfigChannel+0x1e0>)
 800314a:	0018      	movs	r0, r3
 800314c:	f7fc ffdc 	bl	8000108 <__udivsi3>
 8003150:	0003      	movs	r3, r0
 8003152:	001a      	movs	r2, r3
 8003154:	0013      	movs	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	189b      	adds	r3, r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800315e:	e002      	b.n	8003166 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	3b01      	subs	r3, #1
 8003164:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f9      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x158>
 800316c:	e02b      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2101      	movs	r1, #1
 800317a:	4099      	lsls	r1, r3
 800317c:	000b      	movs	r3, r1
 800317e:	43d9      	mvns	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	400a      	ands	r2, r1
 8003186:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b10      	cmp	r3, #16
 800318e:	d003      	beq.n	8003198 <HAL_ADC_ConfigChannel+0x190>
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2b11      	cmp	r3, #17
 8003196:	d116      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003198:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <HAL_ADC_ConfigChannel+0x1d8>)
 800319a:	6819      	ldr	r1, [r3, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b10      	cmp	r3, #16
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1a0>
 80031a4:	4a11      	ldr	r2, [pc, #68]	; (80031ec <HAL_ADC_ConfigChannel+0x1e4>)
 80031a6:	e000      	b.n	80031aa <HAL_ADC_ConfigChannel+0x1a2>
 80031a8:	4a11      	ldr	r2, [pc, #68]	; (80031f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80031aa:	4b0d      	ldr	r3, [pc, #52]	; (80031e0 <HAL_ADC_ConfigChannel+0x1d8>)
 80031ac:	400a      	ands	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	e009      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b6:	2220      	movs	r2, #32
 80031b8:	431a      	orrs	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80031be:	230f      	movs	r3, #15
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	2201      	movs	r2, #1
 80031c4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2234      	movs	r2, #52	; 0x34
 80031ca:	2100      	movs	r1, #0
 80031cc:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80031ce:	230f      	movs	r3, #15
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	781b      	ldrb	r3, [r3, #0]
}
 80031d4:	0018      	movs	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b004      	add	sp, #16
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	00001001 	.word	0x00001001
 80031e0:	40012708 	.word	0x40012708
 80031e4:	2000000c 	.word	0x2000000c
 80031e8:	000f4240 	.word	0x000f4240
 80031ec:	ff7fffff 	.word	0xff7fffff
 80031f0:	ffbfffff 	.word	0xffbfffff

080031f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	0002      	movs	r2, r0
 80031fc:	1dfb      	adds	r3, r7, #7
 80031fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003200:	1dfb      	adds	r3, r7, #7
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b7f      	cmp	r3, #127	; 0x7f
 8003206:	d809      	bhi.n	800321c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003208:	1dfb      	adds	r3, r7, #7
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	001a      	movs	r2, r3
 800320e:	231f      	movs	r3, #31
 8003210:	401a      	ands	r2, r3
 8003212:	4b04      	ldr	r3, [pc, #16]	; (8003224 <__NVIC_EnableIRQ+0x30>)
 8003214:	2101      	movs	r1, #1
 8003216:	4091      	lsls	r1, r2
 8003218:	000a      	movs	r2, r1
 800321a:	601a      	str	r2, [r3, #0]
  }
}
 800321c:	46c0      	nop			; (mov r8, r8)
 800321e:	46bd      	mov	sp, r7
 8003220:	b002      	add	sp, #8
 8003222:	bd80      	pop	{r7, pc}
 8003224:	e000e100 	.word	0xe000e100

08003228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	0002      	movs	r2, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	1dfb      	adds	r3, r7, #7
 8003234:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003236:	1dfb      	adds	r3, r7, #7
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b7f      	cmp	r3, #127	; 0x7f
 800323c:	d828      	bhi.n	8003290 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800323e:	4a2f      	ldr	r2, [pc, #188]	; (80032fc <__NVIC_SetPriority+0xd4>)
 8003240:	1dfb      	adds	r3, r7, #7
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	b25b      	sxtb	r3, r3
 8003246:	089b      	lsrs	r3, r3, #2
 8003248:	33c0      	adds	r3, #192	; 0xc0
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	589b      	ldr	r3, [r3, r2]
 800324e:	1dfa      	adds	r2, r7, #7
 8003250:	7812      	ldrb	r2, [r2, #0]
 8003252:	0011      	movs	r1, r2
 8003254:	2203      	movs	r2, #3
 8003256:	400a      	ands	r2, r1
 8003258:	00d2      	lsls	r2, r2, #3
 800325a:	21ff      	movs	r1, #255	; 0xff
 800325c:	4091      	lsls	r1, r2
 800325e:	000a      	movs	r2, r1
 8003260:	43d2      	mvns	r2, r2
 8003262:	401a      	ands	r2, r3
 8003264:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	019b      	lsls	r3, r3, #6
 800326a:	22ff      	movs	r2, #255	; 0xff
 800326c:	401a      	ands	r2, r3
 800326e:	1dfb      	adds	r3, r7, #7
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	0018      	movs	r0, r3
 8003274:	2303      	movs	r3, #3
 8003276:	4003      	ands	r3, r0
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800327c:	481f      	ldr	r0, [pc, #124]	; (80032fc <__NVIC_SetPriority+0xd4>)
 800327e:	1dfb      	adds	r3, r7, #7
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	b25b      	sxtb	r3, r3
 8003284:	089b      	lsrs	r3, r3, #2
 8003286:	430a      	orrs	r2, r1
 8003288:	33c0      	adds	r3, #192	; 0xc0
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800328e:	e031      	b.n	80032f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003290:	4a1b      	ldr	r2, [pc, #108]	; (8003300 <__NVIC_SetPriority+0xd8>)
 8003292:	1dfb      	adds	r3, r7, #7
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	0019      	movs	r1, r3
 8003298:	230f      	movs	r3, #15
 800329a:	400b      	ands	r3, r1
 800329c:	3b08      	subs	r3, #8
 800329e:	089b      	lsrs	r3, r3, #2
 80032a0:	3306      	adds	r3, #6
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	18d3      	adds	r3, r2, r3
 80032a6:	3304      	adds	r3, #4
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	1dfa      	adds	r2, r7, #7
 80032ac:	7812      	ldrb	r2, [r2, #0]
 80032ae:	0011      	movs	r1, r2
 80032b0:	2203      	movs	r2, #3
 80032b2:	400a      	ands	r2, r1
 80032b4:	00d2      	lsls	r2, r2, #3
 80032b6:	21ff      	movs	r1, #255	; 0xff
 80032b8:	4091      	lsls	r1, r2
 80032ba:	000a      	movs	r2, r1
 80032bc:	43d2      	mvns	r2, r2
 80032be:	401a      	ands	r2, r3
 80032c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	019b      	lsls	r3, r3, #6
 80032c6:	22ff      	movs	r2, #255	; 0xff
 80032c8:	401a      	ands	r2, r3
 80032ca:	1dfb      	adds	r3, r7, #7
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	0018      	movs	r0, r3
 80032d0:	2303      	movs	r3, #3
 80032d2:	4003      	ands	r3, r0
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032d8:	4809      	ldr	r0, [pc, #36]	; (8003300 <__NVIC_SetPriority+0xd8>)
 80032da:	1dfb      	adds	r3, r7, #7
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	001c      	movs	r4, r3
 80032e0:	230f      	movs	r3, #15
 80032e2:	4023      	ands	r3, r4
 80032e4:	3b08      	subs	r3, #8
 80032e6:	089b      	lsrs	r3, r3, #2
 80032e8:	430a      	orrs	r2, r1
 80032ea:	3306      	adds	r3, #6
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	18c3      	adds	r3, r0, r3
 80032f0:	3304      	adds	r3, #4
 80032f2:	601a      	str	r2, [r3, #0]
}
 80032f4:	46c0      	nop			; (mov r8, r8)
 80032f6:	46bd      	mov	sp, r7
 80032f8:	b003      	add	sp, #12
 80032fa:	bd90      	pop	{r4, r7, pc}
 80032fc:	e000e100 	.word	0xe000e100
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	4a0c      	ldr	r2, [pc, #48]	; (8003344 <SysTick_Config+0x40>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d901      	bls.n	800331a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003316:	2301      	movs	r3, #1
 8003318:	e010      	b.n	800333c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800331a:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <SysTick_Config+0x44>)
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	3a01      	subs	r2, #1
 8003320:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003322:	2301      	movs	r3, #1
 8003324:	425b      	negs	r3, r3
 8003326:	2103      	movs	r1, #3
 8003328:	0018      	movs	r0, r3
 800332a:	f7ff ff7d 	bl	8003228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <SysTick_Config+0x44>)
 8003330:	2200      	movs	r2, #0
 8003332:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003334:	4b04      	ldr	r3, [pc, #16]	; (8003348 <SysTick_Config+0x44>)
 8003336:	2207      	movs	r2, #7
 8003338:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800333a:	2300      	movs	r3, #0
}
 800333c:	0018      	movs	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	b002      	add	sp, #8
 8003342:	bd80      	pop	{r7, pc}
 8003344:	00ffffff 	.word	0x00ffffff
 8003348:	e000e010 	.word	0xe000e010

0800334c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	60b9      	str	r1, [r7, #8]
 8003354:	607a      	str	r2, [r7, #4]
 8003356:	210f      	movs	r1, #15
 8003358:	187b      	adds	r3, r7, r1
 800335a:	1c02      	adds	r2, r0, #0
 800335c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	187b      	adds	r3, r7, r1
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	b25b      	sxtb	r3, r3
 8003366:	0011      	movs	r1, r2
 8003368:	0018      	movs	r0, r3
 800336a:	f7ff ff5d 	bl	8003228 <__NVIC_SetPriority>
}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	46bd      	mov	sp, r7
 8003372:	b004      	add	sp, #16
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	0002      	movs	r2, r0
 800337e:	1dfb      	adds	r3, r7, #7
 8003380:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003382:	1dfb      	adds	r3, r7, #7
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	b25b      	sxtb	r3, r3
 8003388:	0018      	movs	r0, r3
 800338a:	f7ff ff33 	bl	80031f4 <__NVIC_EnableIRQ>
}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	46bd      	mov	sp, r7
 8003392:	b002      	add	sp, #8
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7ff ffaf 	bl	8003304 <SysTick_Config>
 80033a6:	0003      	movs	r3, r0
}
 80033a8:	0018      	movs	r0, r3
 80033aa:	46bd      	mov	sp, r7
 80033ac:	b002      	add	sp, #8
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033b8:	230f      	movs	r3, #15
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2221      	movs	r2, #33	; 0x21
 80033c4:	5c9b      	ldrb	r3, [r3, r2]
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d007      	beq.n	80033dc <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2204      	movs	r2, #4
 80033d0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80033d2:	230f      	movs	r3, #15
 80033d4:	18fb      	adds	r3, r7, r3
 80033d6:	2201      	movs	r2, #1
 80033d8:	701a      	strb	r2, [r3, #0]
 80033da:	e028      	b.n	800342e <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	210e      	movs	r1, #14
 80033e8:	438a      	bics	r2, r1
 80033ea:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2101      	movs	r1, #1
 80033f8:	438a      	bics	r2, r1
 80033fa:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003404:	2101      	movs	r1, #1
 8003406:	4091      	lsls	r1, r2
 8003408:	000a      	movs	r2, r1
 800340a:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2221      	movs	r2, #33	; 0x21
 8003410:	2101      	movs	r1, #1
 8003412:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2220      	movs	r2, #32
 8003418:	2100      	movs	r1, #0
 800341a:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003420:	2b00      	cmp	r3, #0
 8003422:	d004      	beq.n	800342e <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	0010      	movs	r0, r2
 800342c:	4798      	blx	r3
    } 
  }
  return status;
 800342e:	230f      	movs	r3, #15
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	781b      	ldrb	r3, [r3, #0]
}
 8003434:	0018      	movs	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	b004      	add	sp, #16
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800344a:	e14f      	b.n	80036ec <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2101      	movs	r1, #1
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	4091      	lsls	r1, r2
 8003456:	000a      	movs	r2, r1
 8003458:	4013      	ands	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d100      	bne.n	8003464 <HAL_GPIO_Init+0x28>
 8003462:	e140      	b.n	80036e6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	2b02      	cmp	r3, #2
 800346a:	d003      	beq.n	8003474 <HAL_GPIO_Init+0x38>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b12      	cmp	r3, #18
 8003472:	d123      	bne.n	80034bc <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	08da      	lsrs	r2, r3, #3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3208      	adds	r2, #8
 800347c:	0092      	lsls	r2, r2, #2
 800347e:	58d3      	ldr	r3, [r2, r3]
 8003480:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2207      	movs	r2, #7
 8003486:	4013      	ands	r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	220f      	movs	r2, #15
 800348c:	409a      	lsls	r2, r3
 800348e:	0013      	movs	r3, r2
 8003490:	43da      	mvns	r2, r3
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	4013      	ands	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	691a      	ldr	r2, [r3, #16]
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2107      	movs	r1, #7
 80034a0:	400b      	ands	r3, r1
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	409a      	lsls	r2, r3
 80034a6:	0013      	movs	r3, r2
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	08da      	lsrs	r2, r3, #3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	3208      	adds	r2, #8
 80034b6:	0092      	lsls	r2, r2, #2
 80034b8:	6939      	ldr	r1, [r7, #16]
 80034ba:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	2203      	movs	r2, #3
 80034c8:	409a      	lsls	r2, r3
 80034ca:	0013      	movs	r3, r2
 80034cc:	43da      	mvns	r2, r3
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4013      	ands	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2203      	movs	r2, #3
 80034da:	401a      	ands	r2, r3
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	409a      	lsls	r2, r3
 80034e2:	0013      	movs	r3, r2
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d00b      	beq.n	8003510 <HAL_GPIO_Init+0xd4>
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d007      	beq.n	8003510 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003504:	2b11      	cmp	r3, #17
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	2b12      	cmp	r3, #18
 800350e:	d130      	bne.n	8003572 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	2203      	movs	r2, #3
 800351c:	409a      	lsls	r2, r3
 800351e:	0013      	movs	r3, r2
 8003520:	43da      	mvns	r2, r3
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	4013      	ands	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	409a      	lsls	r2, r3
 8003532:	0013      	movs	r3, r2
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003546:	2201      	movs	r2, #1
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	409a      	lsls	r2, r3
 800354c:	0013      	movs	r3, r2
 800354e:	43da      	mvns	r2, r3
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	4013      	ands	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	091b      	lsrs	r3, r3, #4
 800355c:	2201      	movs	r2, #1
 800355e:	401a      	ands	r2, r3
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	409a      	lsls	r2, r3
 8003564:	0013      	movs	r3, r2
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	409a      	lsls	r2, r3
 8003580:	0013      	movs	r3, r2
 8003582:	43da      	mvns	r2, r3
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	4013      	ands	r3, r2
 8003588:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	409a      	lsls	r2, r3
 8003594:	0013      	movs	r3, r2
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4313      	orrs	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	055b      	lsls	r3, r3, #21
 80035aa:	4013      	ands	r3, r2
 80035ac:	d100      	bne.n	80035b0 <HAL_GPIO_Init+0x174>
 80035ae:	e09a      	b.n	80036e6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b0:	4b54      	ldr	r3, [pc, #336]	; (8003704 <HAL_GPIO_Init+0x2c8>)
 80035b2:	699a      	ldr	r2, [r3, #24]
 80035b4:	4b53      	ldr	r3, [pc, #332]	; (8003704 <HAL_GPIO_Init+0x2c8>)
 80035b6:	2101      	movs	r1, #1
 80035b8:	430a      	orrs	r2, r1
 80035ba:	619a      	str	r2, [r3, #24]
 80035bc:	4b51      	ldr	r3, [pc, #324]	; (8003704 <HAL_GPIO_Init+0x2c8>)
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	2201      	movs	r2, #1
 80035c2:	4013      	ands	r3, r2
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035c8:	4a4f      	ldr	r2, [pc, #316]	; (8003708 <HAL_GPIO_Init+0x2cc>)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	089b      	lsrs	r3, r3, #2
 80035ce:	3302      	adds	r3, #2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	589b      	ldr	r3, [r3, r2]
 80035d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2203      	movs	r2, #3
 80035da:	4013      	ands	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	220f      	movs	r2, #15
 80035e0:	409a      	lsls	r2, r3
 80035e2:	0013      	movs	r3, r2
 80035e4:	43da      	mvns	r2, r3
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	4013      	ands	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	2390      	movs	r3, #144	; 0x90
 80035f0:	05db      	lsls	r3, r3, #23
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d013      	beq.n	800361e <HAL_GPIO_Init+0x1e2>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a44      	ldr	r2, [pc, #272]	; (800370c <HAL_GPIO_Init+0x2d0>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d00d      	beq.n	800361a <HAL_GPIO_Init+0x1de>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a43      	ldr	r2, [pc, #268]	; (8003710 <HAL_GPIO_Init+0x2d4>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d007      	beq.n	8003616 <HAL_GPIO_Init+0x1da>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a42      	ldr	r2, [pc, #264]	; (8003714 <HAL_GPIO_Init+0x2d8>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d101      	bne.n	8003612 <HAL_GPIO_Init+0x1d6>
 800360e:	2303      	movs	r3, #3
 8003610:	e006      	b.n	8003620 <HAL_GPIO_Init+0x1e4>
 8003612:	2305      	movs	r3, #5
 8003614:	e004      	b.n	8003620 <HAL_GPIO_Init+0x1e4>
 8003616:	2302      	movs	r3, #2
 8003618:	e002      	b.n	8003620 <HAL_GPIO_Init+0x1e4>
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <HAL_GPIO_Init+0x1e4>
 800361e:	2300      	movs	r3, #0
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	2103      	movs	r1, #3
 8003624:	400a      	ands	r2, r1
 8003626:	0092      	lsls	r2, r2, #2
 8003628:	4093      	lsls	r3, r2
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003630:	4935      	ldr	r1, [pc, #212]	; (8003708 <HAL_GPIO_Init+0x2cc>)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	089b      	lsrs	r3, r3, #2
 8003636:	3302      	adds	r3, #2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800363e:	4b36      	ldr	r3, [pc, #216]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	43da      	mvns	r2, r3
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4013      	ands	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685a      	ldr	r2, [r3, #4]
 8003652:	2380      	movs	r3, #128	; 0x80
 8003654:	025b      	lsls	r3, r3, #9
 8003656:	4013      	ands	r3, r2
 8003658:	d003      	beq.n	8003662 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4313      	orrs	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003662:	4b2d      	ldr	r3, [pc, #180]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003668:	4b2b      	ldr	r3, [pc, #172]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	43da      	mvns	r2, r3
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	4013      	ands	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	2380      	movs	r3, #128	; 0x80
 800367e:	029b      	lsls	r3, r3, #10
 8003680:	4013      	ands	r3, r2
 8003682:	d003      	beq.n	800368c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4313      	orrs	r3, r2
 800368a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800368c:	4b22      	ldr	r3, [pc, #136]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003692:	4b21      	ldr	r3, [pc, #132]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	43da      	mvns	r2, r3
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	4013      	ands	r3, r2
 80036a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	2380      	movs	r3, #128	; 0x80
 80036a8:	035b      	lsls	r3, r3, #13
 80036aa:	4013      	ands	r3, r2
 80036ac:	d003      	beq.n	80036b6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80036b6:	4b18      	ldr	r3, [pc, #96]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80036bc:	4b16      	ldr	r3, [pc, #88]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	43da      	mvns	r2, r3
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	4013      	ands	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	039b      	lsls	r3, r3, #14
 80036d4:	4013      	ands	r3, r2
 80036d6:	d003      	beq.n	80036e0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	4313      	orrs	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80036e0:	4b0d      	ldr	r3, [pc, #52]	; (8003718 <HAL_GPIO_Init+0x2dc>)
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	3301      	adds	r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	40da      	lsrs	r2, r3
 80036f4:	1e13      	subs	r3, r2, #0
 80036f6:	d000      	beq.n	80036fa <HAL_GPIO_Init+0x2be>
 80036f8:	e6a8      	b.n	800344c <HAL_GPIO_Init+0x10>
  } 
}
 80036fa:	46c0      	nop			; (mov r8, r8)
 80036fc:	46bd      	mov	sp, r7
 80036fe:	b006      	add	sp, #24
 8003700:	bd80      	pop	{r7, pc}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	40021000 	.word	0x40021000
 8003708:	40010000 	.word	0x40010000
 800370c:	48000400 	.word	0x48000400
 8003710:	48000800 	.word	0x48000800
 8003714:	48000c00 	.word	0x48000c00
 8003718:	40010400 	.word	0x40010400

0800371c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	000a      	movs	r2, r1
 8003726:	1cbb      	adds	r3, r7, #2
 8003728:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	1cba      	adds	r2, r7, #2
 8003730:	8812      	ldrh	r2, [r2, #0]
 8003732:	4013      	ands	r3, r2
 8003734:	d004      	beq.n	8003740 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003736:	230f      	movs	r3, #15
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	2201      	movs	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
 800373e:	e003      	b.n	8003748 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003740:	230f      	movs	r3, #15
 8003742:	18fb      	adds	r3, r7, r3
 8003744:	2200      	movs	r2, #0
 8003746:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003748:	230f      	movs	r3, #15
 800374a:	18fb      	adds	r3, r7, r3
 800374c:	781b      	ldrb	r3, [r3, #0]
  }
 800374e:	0018      	movs	r0, r3
 8003750:	46bd      	mov	sp, r7
 8003752:	b004      	add	sp, #16
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b082      	sub	sp, #8
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
 800375e:	0008      	movs	r0, r1
 8003760:	0011      	movs	r1, r2
 8003762:	1cbb      	adds	r3, r7, #2
 8003764:	1c02      	adds	r2, r0, #0
 8003766:	801a      	strh	r2, [r3, #0]
 8003768:	1c7b      	adds	r3, r7, #1
 800376a:	1c0a      	adds	r2, r1, #0
 800376c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800376e:	1c7b      	adds	r3, r7, #1
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d004      	beq.n	8003780 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003776:	1cbb      	adds	r3, r7, #2
 8003778:	881a      	ldrh	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800377e:	e003      	b.n	8003788 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003780:	1cbb      	adds	r3, r7, #2
 8003782:	881a      	ldrh	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003788:	46c0      	nop			; (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	b002      	add	sp, #8
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e082      	b.n	80038a8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2241      	movs	r2, #65	; 0x41
 80037a6:	5c9b      	ldrb	r3, [r3, r2]
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d107      	bne.n	80037be <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2240      	movs	r2, #64	; 0x40
 80037b2:	2100      	movs	r1, #0
 80037b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	0018      	movs	r0, r3
 80037ba:	f7fd f869 	bl	8000890 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2241      	movs	r2, #65	; 0x41
 80037c2:	2124      	movs	r1, #36	; 0x24
 80037c4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2101      	movs	r1, #1
 80037d2:	438a      	bics	r2, r1
 80037d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4934      	ldr	r1, [pc, #208]	; (80038b0 <HAL_I2C_Init+0x120>)
 80037e0:	400a      	ands	r2, r1
 80037e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4931      	ldr	r1, [pc, #196]	; (80038b4 <HAL_I2C_Init+0x124>)
 80037f0:	400a      	ands	r2, r1
 80037f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d108      	bne.n	800380e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2180      	movs	r1, #128	; 0x80
 8003806:	0209      	lsls	r1, r1, #8
 8003808:	430a      	orrs	r2, r1
 800380a:	609a      	str	r2, [r3, #8]
 800380c:	e007      	b.n	800381e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689a      	ldr	r2, [r3, #8]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2184      	movs	r1, #132	; 0x84
 8003818:	0209      	lsls	r1, r1, #8
 800381a:	430a      	orrs	r2, r1
 800381c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d104      	bne.n	8003830 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2280      	movs	r2, #128	; 0x80
 800382c:	0112      	lsls	r2, r2, #4
 800382e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	491f      	ldr	r1, [pc, #124]	; (80038b8 <HAL_I2C_Init+0x128>)
 800383c:	430a      	orrs	r2, r1
 800383e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	491a      	ldr	r1, [pc, #104]	; (80038b4 <HAL_I2C_Init+0x124>)
 800384c:	400a      	ands	r2, r1
 800384e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	691a      	ldr	r2, [r3, #16]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	431a      	orrs	r2, r3
 800385a:	0011      	movs	r1, r2
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	021a      	lsls	r2, r3, #8
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69d9      	ldr	r1, [r3, #28]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a1a      	ldr	r2, [r3, #32]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2101      	movs	r1, #1
 8003886:	430a      	orrs	r2, r1
 8003888:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2241      	movs	r2, #65	; 0x41
 8003894:	2120      	movs	r1, #32
 8003896:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2242      	movs	r2, #66	; 0x42
 80038a2:	2100      	movs	r1, #0
 80038a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	0018      	movs	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b002      	add	sp, #8
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	f0ffffff 	.word	0xf0ffffff
 80038b4:	ffff7fff 	.word	0xffff7fff
 80038b8:	02008000 	.word	0x02008000

080038bc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	68f9      	ldr	r1, [r7, #12]
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	4798      	blx	r3
  }
}
 80038e8:	46c0      	nop			; (mov r8, r8)
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b004      	add	sp, #16
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	0a1b      	lsrs	r3, r3, #8
 800390c:	001a      	movs	r2, r3
 800390e:	2301      	movs	r3, #1
 8003910:	4013      	ands	r3, r2
 8003912:	d010      	beq.n	8003936 <HAL_I2C_ER_IRQHandler+0x46>
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	09db      	lsrs	r3, r3, #7
 8003918:	001a      	movs	r2, r3
 800391a:	2301      	movs	r3, #1
 800391c:	4013      	ands	r3, r2
 800391e:	d00a      	beq.n	8003936 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	2201      	movs	r2, #1
 8003926:	431a      	orrs	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2280      	movs	r2, #128	; 0x80
 8003932:	0052      	lsls	r2, r2, #1
 8003934:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	0a9b      	lsrs	r3, r3, #10
 800393a:	001a      	movs	r2, r3
 800393c:	2301      	movs	r3, #1
 800393e:	4013      	ands	r3, r2
 8003940:	d010      	beq.n	8003964 <HAL_I2C_ER_IRQHandler+0x74>
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	09db      	lsrs	r3, r3, #7
 8003946:	001a      	movs	r2, r3
 8003948:	2301      	movs	r3, #1
 800394a:	4013      	ands	r3, r2
 800394c:	d00a      	beq.n	8003964 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003952:	2208      	movs	r2, #8
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2280      	movs	r2, #128	; 0x80
 8003960:	00d2      	lsls	r2, r2, #3
 8003962:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	0a5b      	lsrs	r3, r3, #9
 8003968:	001a      	movs	r2, r3
 800396a:	2301      	movs	r3, #1
 800396c:	4013      	ands	r3, r2
 800396e:	d010      	beq.n	8003992 <HAL_I2C_ER_IRQHandler+0xa2>
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	09db      	lsrs	r3, r3, #7
 8003974:	001a      	movs	r2, r3
 8003976:	2301      	movs	r3, #1
 8003978:	4013      	ands	r3, r2
 800397a:	d00a      	beq.n	8003992 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003980:	2202      	movs	r2, #2
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2280      	movs	r2, #128	; 0x80
 800398e:	0092      	lsls	r2, r2, #2
 8003990:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	220b      	movs	r2, #11
 800399c:	4013      	ands	r3, r2
 800399e:	d005      	beq.n	80039ac <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	0011      	movs	r1, r2
 80039a6:	0018      	movs	r0, r3
 80039a8:	f000 fb6c 	bl	8004084 <I2C_ITError>
  }
}
 80039ac:	46c0      	nop			; (mov r8, r8)
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b006      	add	sp, #24
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80039bc:	46c0      	nop			; (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	b002      	add	sp, #8
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b002      	add	sp, #8
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	0008      	movs	r0, r1
 80039de:	0011      	movs	r1, r2
 80039e0:	1cfb      	adds	r3, r7, #3
 80039e2:	1c02      	adds	r2, r0, #0
 80039e4:	701a      	strb	r2, [r3, #0]
 80039e6:	003b      	movs	r3, r7
 80039e8:	1c0a      	adds	r2, r1, #0
 80039ea:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80039ec:	46c0      	nop			; (mov r8, r8)
 80039ee:	46bd      	mov	sp, r7
 80039f0:	b002      	add	sp, #8
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80039fc:	46c0      	nop			; (mov r8, r8)
 80039fe:	46bd      	mov	sp, r7
 8003a00:	b002      	add	sp, #8
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003a1c:	46c0      	nop			; (mov r8, r8)
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b002      	add	sp, #8
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2240      	movs	r2, #64	; 0x40
 8003a3e:	5c9b      	ldrb	r3, [r3, r2]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <I2C_Slave_ISR_IT+0x24>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e0fa      	b.n	8003c3e <I2C_Slave_ISR_IT+0x21a>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2240      	movs	r2, #64	; 0x40
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	001a      	movs	r2, r3
 8003a56:	2301      	movs	r3, #1
 8003a58:	4013      	ands	r3, r2
 8003a5a:	d00b      	beq.n	8003a74 <I2C_Slave_ISR_IT+0x50>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	001a      	movs	r2, r3
 8003a62:	2301      	movs	r3, #1
 8003a64:	4013      	ands	r3, r2
 8003a66:	d005      	beq.n	8003a74 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	0011      	movs	r1, r2
 8003a6e:	0018      	movs	r0, r3
 8003a70:	f000 f9d2 	bl	8003e18 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	091b      	lsrs	r3, r3, #4
 8003a78:	001a      	movs	r2, r3
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d054      	beq.n	8003b2a <I2C_Slave_ISR_IT+0x106>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	001a      	movs	r2, r3
 8003a86:	2301      	movs	r3, #1
 8003a88:	4013      	ands	r3, r2
 8003a8a:	d04e      	beq.n	8003b2a <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d12d      	bne.n	8003af2 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2241      	movs	r2, #65	; 0x41
 8003a9a:	5c9b      	ldrb	r3, [r3, r2]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b28      	cmp	r3, #40	; 0x28
 8003aa0:	d10b      	bne.n	8003aba <I2C_Slave_ISR_IT+0x96>
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	2380      	movs	r3, #128	; 0x80
 8003aa6:	049b      	lsls	r3, r3, #18
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d106      	bne.n	8003aba <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	0011      	movs	r1, r2
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f000 fa90 	bl	8003fd8 <I2C_ITListenCplt>
 8003ab8:	e036      	b.n	8003b28 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2241      	movs	r2, #65	; 0x41
 8003abe:	5c9b      	ldrb	r3, [r3, r2]
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b29      	cmp	r3, #41	; 0x29
 8003ac4:	d110      	bne.n	8003ae8 <I2C_Slave_ISR_IT+0xc4>
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	4a5f      	ldr	r2, [pc, #380]	; (8003c48 <I2C_Slave_ISR_IT+0x224>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00c      	beq.n	8003ae8 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2210      	movs	r2, #16
 8003ad4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f000 fba5 	bl	8004228 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f000 f958 	bl	8003d96 <I2C_ITSlaveSeqCplt>
 8003ae6:	e01f      	b.n	8003b28 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2210      	movs	r2, #16
 8003aee:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003af0:	e09d      	b.n	8003c2e <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2210      	movs	r2, #16
 8003af8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afe:	2204      	movs	r2, #4
 8003b00:	431a      	orrs	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d005      	beq.n	8003b18 <I2C_Slave_ISR_IT+0xf4>
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	2380      	movs	r3, #128	; 0x80
 8003b10:	045b      	lsls	r3, r3, #17
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d000      	beq.n	8003b18 <I2C_Slave_ISR_IT+0xf4>
 8003b16:	e08a      	b.n	8003c2e <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	0011      	movs	r1, r2
 8003b20:	0018      	movs	r0, r3
 8003b22:	f000 faaf 	bl	8004084 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003b26:	e082      	b.n	8003c2e <I2C_Slave_ISR_IT+0x20a>
 8003b28:	e081      	b.n	8003c2e <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	089b      	lsrs	r3, r3, #2
 8003b2e:	001a      	movs	r2, r3
 8003b30:	2301      	movs	r3, #1
 8003b32:	4013      	ands	r3, r2
 8003b34:	d031      	beq.n	8003b9a <I2C_Slave_ISR_IT+0x176>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	089b      	lsrs	r3, r3, #2
 8003b3a:	001a      	movs	r2, r3
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4013      	ands	r3, r2
 8003b40:	d02b      	beq.n	8003b9a <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d018      	beq.n	8003b7e <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d154      	bne.n	8003c32 <I2C_Slave_ISR_IT+0x20e>
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	4a2f      	ldr	r2, [pc, #188]	; (8003c48 <I2C_Slave_ISR_IT+0x224>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d050      	beq.n	8003c32 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	0018      	movs	r0, r3
 8003b94:	f000 f8ff 	bl	8003d96 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003b98:	e04b      	b.n	8003c32 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	001a      	movs	r2, r3
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d00c      	beq.n	8003bc0 <I2C_Slave_ISR_IT+0x19c>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	08db      	lsrs	r3, r3, #3
 8003baa:	001a      	movs	r2, r3
 8003bac:	2301      	movs	r3, #1
 8003bae:	4013      	ands	r3, r2
 8003bb0:	d006      	beq.n	8003bc0 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	0011      	movs	r1, r2
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f000 f847 	bl	8003c4c <I2C_ITAddrCplt>
 8003bbe:	e039      	b.n	8003c34 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	085b      	lsrs	r3, r3, #1
 8003bc4:	001a      	movs	r2, r3
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	4013      	ands	r3, r2
 8003bca:	d033      	beq.n	8003c34 <I2C_Slave_ISR_IT+0x210>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	085b      	lsrs	r3, r3, #1
 8003bd0:	001a      	movs	r2, r3
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	d02d      	beq.n	8003c34 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Datas have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d018      	beq.n	8003c14 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be6:	781a      	ldrb	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	1c5a      	adds	r2, r3, #1
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	851a      	strh	r2, [r3, #40]	; 0x28
 8003c12:	e00f      	b.n	8003c34 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	2380      	movs	r3, #128	; 0x80
 8003c18:	045b      	lsls	r3, r3, #17
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d002      	beq.n	8003c24 <I2C_Slave_ISR_IT+0x200>
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d107      	bne.n	8003c34 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	0018      	movs	r0, r3
 8003c28:	f000 f8b5 	bl	8003d96 <I2C_ITSlaveSeqCplt>
 8003c2c:	e002      	b.n	8003c34 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	e000      	b.n	8003c34 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8003c32:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2240      	movs	r2, #64	; 0x40
 8003c38:	2100      	movs	r1, #0
 8003c3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	0018      	movs	r0, r3
 8003c40:	46bd      	mov	sp, r7
 8003c42:	b006      	add	sp, #24
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	ffff0000 	.word	0xffff0000

08003c4c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003c4c:	b590      	push	{r4, r7, lr}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2241      	movs	r2, #65	; 0x41
 8003c5a:	5c9b      	ldrb	r3, [r3, r2]
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	001a      	movs	r2, r3
 8003c60:	2328      	movs	r3, #40	; 0x28
 8003c62:	4013      	ands	r3, r2
 8003c64:	2b28      	cmp	r3, #40	; 0x28
 8003c66:	d000      	beq.n	8003c6a <I2C_ITAddrCplt+0x1e>
 8003c68:	e089      	b.n	8003d7e <I2C_ITAddrCplt+0x132>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	0c1b      	lsrs	r3, r3, #16
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	230f      	movs	r3, #15
 8003c76:	18fb      	adds	r3, r7, r3
 8003c78:	2101      	movs	r1, #1
 8003c7a:	400a      	ands	r2, r1
 8003c7c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	0c1b      	lsrs	r3, r3, #16
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	230c      	movs	r3, #12
 8003c8a:	18fb      	adds	r3, r7, r3
 8003c8c:	21fe      	movs	r1, #254	; 0xfe
 8003c8e:	400a      	ands	r2, r1
 8003c90:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	230a      	movs	r3, #10
 8003c9c:	18fb      	adds	r3, r7, r3
 8003c9e:	0592      	lsls	r2, r2, #22
 8003ca0:	0d92      	lsrs	r2, r2, #22
 8003ca2:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	2308      	movs	r3, #8
 8003cae:	18fb      	adds	r3, r7, r3
 8003cb0:	21fe      	movs	r1, #254	; 0xfe
 8003cb2:	400a      	ands	r2, r1
 8003cb4:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d14b      	bne.n	8003d56 <I2C_ITAddrCplt+0x10a>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8003cbe:	230a      	movs	r3, #10
 8003cc0:	18fb      	adds	r3, r7, r3
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	09db      	lsrs	r3, r3, #7
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	230c      	movs	r3, #12
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	881b      	ldrh	r3, [r3, #0]
 8003cce:	4053      	eors	r3, r2
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	001a      	movs	r2, r3
 8003cd4:	2306      	movs	r3, #6
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d124      	bne.n	8003d24 <I2C_ITAddrCplt+0xd8>
      {
        slaveaddrcode = ownadd1code;
 8003cda:	230c      	movs	r3, #12
 8003cdc:	18fb      	adds	r3, r7, r3
 8003cde:	220a      	movs	r2, #10
 8003ce0:	18ba      	adds	r2, r7, r2
 8003ce2:	8812      	ldrh	r2, [r2, #0]
 8003ce4:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d14a      	bne.n	8003d8e <I2C_ITAddrCplt+0x142>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2208      	movs	r2, #8
 8003d04:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2240      	movs	r2, #64	; 0x40
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003d0e:	230c      	movs	r3, #12
 8003d10:	18fb      	adds	r3, r7, r3
 8003d12:	881a      	ldrh	r2, [r3, #0]
 8003d14:	230f      	movs	r3, #15
 8003d16:	18fb      	adds	r3, r7, r3
 8003d18:	7819      	ldrb	r1, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f7ff fe59 	bl	80039d4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003d22:	e034      	b.n	8003d8e <I2C_ITAddrCplt+0x142>
        slaveaddrcode = ownadd2code;
 8003d24:	240c      	movs	r4, #12
 8003d26:	193b      	adds	r3, r7, r4
 8003d28:	2208      	movs	r2, #8
 8003d2a:	18ba      	adds	r2, r7, r2
 8003d2c:	8812      	ldrh	r2, [r2, #0]
 8003d2e:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2104      	movs	r1, #4
 8003d34:	0018      	movs	r0, r3
 8003d36:	f000 fabf 	bl	80042b8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2240      	movs	r2, #64	; 0x40
 8003d3e:	2100      	movs	r1, #0
 8003d40:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003d42:	193b      	adds	r3, r7, r4
 8003d44:	881a      	ldrh	r2, [r3, #0]
 8003d46:	230f      	movs	r3, #15
 8003d48:	18fb      	adds	r3, r7, r3
 8003d4a:	7819      	ldrb	r1, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f7ff fe40 	bl	80039d4 <HAL_I2C_AddrCallback>
}
 8003d54:	e01b      	b.n	8003d8e <I2C_ITAddrCplt+0x142>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2104      	movs	r1, #4
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	f000 faac 	bl	80042b8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2240      	movs	r2, #64	; 0x40
 8003d64:	2100      	movs	r1, #0
 8003d66:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003d68:	230c      	movs	r3, #12
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	881a      	ldrh	r2, [r3, #0]
 8003d6e:	230f      	movs	r3, #15
 8003d70:	18fb      	adds	r3, r7, r3
 8003d72:	7819      	ldrb	r1, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	0018      	movs	r0, r3
 8003d78:	f7ff fe2c 	bl	80039d4 <HAL_I2C_AddrCallback>
}
 8003d7c:	e007      	b.n	8003d8e <I2C_ITAddrCplt+0x142>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2208      	movs	r2, #8
 8003d84:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2240      	movs	r2, #64	; 0x40
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	5499      	strb	r1, [r3, r2]
}
 8003d8e:	46c0      	nop			; (mov r8, r8)
 8003d90:	46bd      	mov	sp, r7
 8003d92:	b005      	add	sp, #20
 8003d94:	bd90      	pop	{r4, r7, pc}

08003d96 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b082      	sub	sp, #8
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2242      	movs	r2, #66	; 0x42
 8003da2:	2100      	movs	r1, #0
 8003da4:	5499      	strb	r1, [r3, r2]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2241      	movs	r2, #65	; 0x41
 8003daa:	5c9b      	ldrb	r3, [r3, r2]
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b29      	cmp	r3, #41	; 0x29
 8003db0:	d114      	bne.n	8003ddc <I2C_ITSlaveSeqCplt+0x46>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2241      	movs	r2, #65	; 0x41
 8003db6:	2128      	movs	r1, #40	; 0x28
 8003db8:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2221      	movs	r2, #33	; 0x21
 8003dbe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	f000 fa77 	bl	80042b8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2240      	movs	r2, #64	; 0x40
 8003dce:	2100      	movs	r1, #0
 8003dd0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	f7ff fded 	bl	80039b4 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003dda:	e019      	b.n	8003e10 <I2C_ITSlaveSeqCplt+0x7a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2241      	movs	r2, #65	; 0x41
 8003de0:	5c9b      	ldrb	r3, [r3, r2]
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b2a      	cmp	r3, #42	; 0x2a
 8003de6:	d113      	bne.n	8003e10 <I2C_ITSlaveSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2241      	movs	r2, #65	; 0x41
 8003dec:	2128      	movs	r1, #40	; 0x28
 8003dee:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2222      	movs	r2, #34	; 0x22
 8003df4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2102      	movs	r1, #2
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	f000 fa5c 	bl	80042b8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2240      	movs	r2, #64	; 0x40
 8003e04:	2100      	movs	r1, #0
 8003e06:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f7ff fdda 	bl	80039c4 <HAL_I2C_SlaveRxCpltCallback>
}
 8003e10:	46c0      	nop			; (mov r8, r8)
 8003e12:	46bd      	mov	sp, r7
 8003e14:	b002      	add	sp, #8
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60bb      	str	r3, [r7, #8]
  uint32_t tmpITFlags = ITFlags;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	60fb      	str	r3, [r7, #12]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2220      	movs	r2, #32
 8003e34:	61da      	str	r2, [r3, #28]

  /* Disable all interrupts */
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2107      	movs	r1, #7
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f000 fa3c 	bl	80042b8 <I2C_Disable_IRQ>

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2180      	movs	r1, #128	; 0x80
 8003e4c:	0209      	lsls	r1, r1, #8
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	495c      	ldr	r1, [pc, #368]	; (8003fd0 <I2C_ITSlaveCplt+0x1b8>)
 8003e5e:	400a      	ands	r2, r1
 8003e60:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	0018      	movs	r0, r3
 8003e66:	f000 f9df 	bl	8004228 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	0b9b      	lsrs	r3, r3, #14
 8003e6e:	001a      	movs	r2, r3
 8003e70:	2301      	movs	r3, #1
 8003e72:	4013      	ands	r3, r2
 8003e74:	d00b      	beq.n	8003e8e <I2C_ITSlaveCplt+0x76>
  {
    if (hi2c->hdmatx != NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d018      	beq.n	8003eb0 <I2C_ITSlaveCplt+0x98>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e8c:	e010      	b.n	8003eb0 <I2C_ITSlaveCplt+0x98>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	0bdb      	lsrs	r3, r3, #15
 8003e92:	001a      	movs	r2, r3
 8003e94:	2301      	movs	r3, #1
 8003e96:	4013      	ands	r3, r2
 8003e98:	d00a      	beq.n	8003eb0 <I2C_ITSlaveCplt+0x98>
  {
    if (hi2c->hdmarx != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d006      	beq.n	8003eb0 <I2C_ITSlaveCplt+0x98>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	089b      	lsrs	r3, r3, #2
 8003eb4:	001a      	movs	r2, r3
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	4013      	ands	r3, r2
 8003eba:	d020      	beq.n	8003efe <I2C_ITSlaveCplt+0xe6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2204      	movs	r2, #4
 8003ec0:	4393      	bics	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	1c5a      	adds	r2, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00c      	beq.n	8003efe <I2C_ITSlaveCplt+0xe6>
    {
      hi2c->XferSize--;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	b29a      	uxth	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d005      	beq.n	8003f14 <I2C_ITSlaveCplt+0xfc>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0c:	2204      	movs	r2, #4
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->PreviousState = I2C_STATE_NONE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2242      	movs	r2, #66	; 0x42
 8003f1e:	2100      	movs	r1, #0
 8003f20:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d013      	beq.n	8003f58 <I2C_ITSlaveCplt+0x140>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	0011      	movs	r1, r2
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f000 f8a3 	bl	8004084 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2241      	movs	r2, #65	; 0x41
 8003f42:	5c9b      	ldrb	r3, [r3, r2]
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b28      	cmp	r3, #40	; 0x28
 8003f48:	d13e      	bne.n	8003fc8 <I2C_ITSlaveCplt+0x1b0>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	0011      	movs	r1, r2
 8003f50:	0018      	movs	r0, r3
 8003f52:	f000 f841 	bl	8003fd8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f56:	e037      	b.n	8003fc8 <I2C_ITSlaveCplt+0x1b0>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	4a1d      	ldr	r2, [pc, #116]	; (8003fd4 <I2C_ITSlaveCplt+0x1bc>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d013      	beq.n	8003f8a <I2C_ITSlaveCplt+0x172>
    I2C_ITSlaveSeqCplt(hi2c);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	0018      	movs	r0, r3
 8003f66:	f7ff ff16 	bl	8003d96 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a19      	ldr	r2, [pc, #100]	; (8003fd4 <I2C_ITSlaveCplt+0x1bc>)
 8003f6e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2241      	movs	r2, #65	; 0x41
 8003f74:	2120      	movs	r1, #32
 8003f76:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2240      	movs	r2, #64	; 0x40
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	0018      	movs	r0, r3
 8003f84:	f7ff fd36 	bl	80039f4 <HAL_I2C_ListenCpltCallback>
}
 8003f88:	e01e      	b.n	8003fc8 <I2C_ITSlaveCplt+0x1b0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2241      	movs	r2, #65	; 0x41
 8003f8e:	5c9b      	ldrb	r3, [r3, r2]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b22      	cmp	r3, #34	; 0x22
 8003f94:	d10c      	bne.n	8003fb0 <I2C_ITSlaveCplt+0x198>
    hi2c->State = HAL_I2C_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2241      	movs	r2, #65	; 0x41
 8003f9a:	2120      	movs	r1, #32
 8003f9c:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2240      	movs	r2, #64	; 0x40
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f7ff fd0b 	bl	80039c4 <HAL_I2C_SlaveRxCpltCallback>
}
 8003fae:	e00b      	b.n	8003fc8 <I2C_ITSlaveCplt+0x1b0>
    hi2c->State = HAL_I2C_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2241      	movs	r2, #65	; 0x41
 8003fb4:	2120      	movs	r1, #32
 8003fb6:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2240      	movs	r2, #64	; 0x40
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f7ff fcf6 	bl	80039b4 <HAL_I2C_SlaveTxCpltCallback>
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b004      	add	sp, #16
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	fe00e800 	.word	0xfe00e800
 8003fd4:	ffff0000 	.word	0xffff0000

08003fd8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a26      	ldr	r2, [pc, #152]	; (8004080 <I2C_ITListenCplt+0xa8>)
 8003fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2241      	movs	r2, #65	; 0x41
 8003ff2:	2120      	movs	r1, #32
 8003ff4:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2242      	movs	r2, #66	; 0x42
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	089b      	lsrs	r3, r3, #2
 8004008:	001a      	movs	r2, r3
 800400a:	2301      	movs	r3, #1
 800400c:	4013      	ands	r3, r2
 800400e:	d022      	beq.n	8004056 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	1c5a      	adds	r2, r3, #1
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800402c:	2b00      	cmp	r3, #0
 800402e:	d012      	beq.n	8004056 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004040:	b29b      	uxth	r3, r3
 8004042:	3b01      	subs	r3, #1
 8004044:	b29a      	uxth	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404e:	2204      	movs	r2, #4
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2107      	movs	r1, #7
 800405a:	0018      	movs	r0, r3
 800405c:	f000 f92c 	bl	80042b8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2210      	movs	r2, #16
 8004066:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2240      	movs	r2, #64	; 0x40
 800406c:	2100      	movs	r1, #0
 800406e:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	0018      	movs	r0, r3
 8004074:	f7ff fcbe 	bl	80039f4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004078:	46c0      	nop			; (mov r8, r8)
 800407a:	46bd      	mov	sp, r7
 800407c:	b002      	add	sp, #8
 800407e:	bd80      	pop	{r7, pc}
 8004080:	ffff0000 	.word	0xffff0000

08004084 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800408e:	200f      	movs	r0, #15
 8004090:	183b      	adds	r3, r7, r0
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	2141      	movs	r1, #65	; 0x41
 8004096:	5c52      	ldrb	r2, [r2, r1]
 8004098:	701a      	strb	r2, [r3, #0]

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2242      	movs	r2, #66	; 0x42
 800409e:	2100      	movs	r1, #0
 80040a0:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a5b      	ldr	r2, [pc, #364]	; (8004214 <I2C_ITError+0x190>)
 80040a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	431a      	orrs	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80040ba:	183b      	adds	r3, r7, r0
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	2b28      	cmp	r3, #40	; 0x28
 80040c0:	d009      	beq.n	80040d6 <I2C_ITError+0x52>
 80040c2:	230f      	movs	r3, #15
 80040c4:	18fb      	adds	r3, r7, r3
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	2b29      	cmp	r3, #41	; 0x29
 80040ca:	d004      	beq.n	80040d6 <I2C_ITError+0x52>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80040cc:	230f      	movs	r3, #15
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	2b2a      	cmp	r3, #42	; 0x2a
 80040d4:	d10f      	bne.n	80040f6 <I2C_ITError+0x72>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2103      	movs	r1, #3
 80040da:	0018      	movs	r0, r3
 80040dc:	f000 f8ec 	bl	80042b8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2241      	movs	r2, #65	; 0x41
 80040e4:	2128      	movs	r1, #40	; 0x28
 80040e6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a49      	ldr	r2, [pc, #292]	; (8004218 <I2C_ITError+0x194>)
 80040f2:	635a      	str	r2, [r3, #52]	; 0x34
 80040f4:	e014      	b.n	8004120 <I2C_ITError+0x9c>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2107      	movs	r1, #7
 80040fa:	0018      	movs	r0, r3
 80040fc:	f000 f8dc 	bl	80042b8 <I2C_Disable_IRQ>

    /* If state is an abort treatment on goind, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2241      	movs	r2, #65	; 0x41
 8004104:	5c9b      	ldrb	r3, [r3, r2]
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b60      	cmp	r3, #96	; 0x60
 800410a:	d003      	beq.n	8004114 <I2C_ITError+0x90>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2241      	movs	r2, #65	; 0x41
 8004110:	2120      	movs	r1, #32
 8004112:	5499      	strb	r1, [r3, r2]
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	2380      	movs	r3, #128	; 0x80
 8004128:	01db      	lsls	r3, r3, #7
 800412a:	401a      	ands	r2, r3
 800412c:	2380      	movs	r3, #128	; 0x80
 800412e:	01db      	lsls	r3, r3, #7
 8004130:	429a      	cmp	r2, r3
 8004132:	d122      	bne.n	800417a <I2C_ITError+0xf6>
  {
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4937      	ldr	r1, [pc, #220]	; (800421c <I2C_ITError+0x198>)
 8004140:	400a      	ands	r2, r1
 8004142:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004148:	2b00      	cmp	r3, #0
 800414a:	d05e      	beq.n	800420a <I2C_ITError+0x186>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004150:	4a33      	ldr	r2, [pc, #204]	; (8004220 <I2C_ITError+0x19c>)
 8004152:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2240      	movs	r2, #64	; 0x40
 8004158:	2100      	movs	r1, #0
 800415a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004160:	0018      	movs	r0, r3
 8004162:	f7ff f925 	bl	80033b0 <HAL_DMA_Abort_IT>
 8004166:	1e03      	subs	r3, r0, #0
 8004168:	d04f      	beq.n	800420a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004174:	0018      	movs	r0, r3
 8004176:	4790      	blx	r2
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004178:	e047      	b.n	800420a <I2C_ITError+0x186>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	2380      	movs	r3, #128	; 0x80
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	401a      	ands	r2, r3
 8004186:	2380      	movs	r3, #128	; 0x80
 8004188:	021b      	lsls	r3, r3, #8
 800418a:	429a      	cmp	r2, r3
 800418c:	d122      	bne.n	80041d4 <I2C_ITError+0x150>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4922      	ldr	r1, [pc, #136]	; (8004224 <I2C_ITError+0x1a0>)
 800419a:	400a      	ands	r2, r1
 800419c:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d031      	beq.n	800420a <I2C_ITError+0x186>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041aa:	4a1d      	ldr	r2, [pc, #116]	; (8004220 <I2C_ITError+0x19c>)
 80041ac:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2240      	movs	r2, #64	; 0x40
 80041b2:	2100      	movs	r1, #0
 80041b4:	5499      	strb	r1, [r3, r2]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ba:	0018      	movs	r0, r3
 80041bc:	f7ff f8f8 	bl	80033b0 <HAL_DMA_Abort_IT>
 80041c0:	1e03      	subs	r3, r0, #0
 80041c2:	d022      	beq.n	800420a <I2C_ITError+0x186>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ce:	0018      	movs	r0, r3
 80041d0:	4790      	blx	r2
}
 80041d2:	e01a      	b.n	800420a <I2C_ITError+0x186>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2241      	movs	r2, #65	; 0x41
 80041d8:	5c9b      	ldrb	r3, [r3, r2]
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b60      	cmp	r3, #96	; 0x60
 80041de:	d10c      	bne.n	80041fa <I2C_ITError+0x176>
    hi2c->State = HAL_I2C_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2241      	movs	r2, #65	; 0x41
 80041e4:	2120      	movs	r1, #32
 80041e6:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(hi2c);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2240      	movs	r2, #64	; 0x40
 80041ec:	2100      	movs	r1, #0
 80041ee:	5499      	strb	r1, [r3, r2]
    HAL_I2C_AbortCpltCallback(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	0018      	movs	r0, r3
 80041f4:	f7ff fc0e 	bl	8003a14 <HAL_I2C_AbortCpltCallback>
}
 80041f8:	e007      	b.n	800420a <I2C_ITError+0x186>
    __HAL_UNLOCK(hi2c);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2240      	movs	r2, #64	; 0x40
 80041fe:	2100      	movs	r1, #0
 8004200:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	0018      	movs	r0, r3
 8004206:	f7ff fbfd 	bl	8003a04 <HAL_I2C_ErrorCallback>
}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	46bd      	mov	sp, r7
 800420e:	b004      	add	sp, #16
 8004210:	bd80      	pop	{r7, pc}
 8004212:	46c0      	nop			; (mov r8, r8)
 8004214:	ffff0000 	.word	0xffff0000
 8004218:	08003a25 	.word	0x08003a25
 800421c:	ffffbfff 	.word	0xffffbfff
 8004220:	0800426d 	.word	0x0800426d
 8004224:	ffff7fff 	.word	0xffff7fff

08004228 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	2202      	movs	r2, #2
 8004238:	4013      	ands	r3, r2
 800423a:	2b02      	cmp	r3, #2
 800423c:	d103      	bne.n	8004246 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2200      	movs	r2, #0
 8004244:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2201      	movs	r2, #1
 800424e:	4013      	ands	r3, r2
 8004250:	2b01      	cmp	r3, #1
 8004252:	d007      	beq.n	8004264 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2101      	movs	r1, #1
 8004260:	430a      	orrs	r2, r1
 8004262:	619a      	str	r2, [r3, #24]
  }
}
 8004264:	46c0      	nop			; (mov r8, r8)
 8004266:	46bd      	mov	sp, r7
 8004268:	b002      	add	sp, #8
 800426a:	bd80      	pop	{r7, pc}

0800426c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427e:	2200      	movs	r2, #0
 8004280:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004286:	2200      	movs	r2, #0
 8004288:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2241      	movs	r2, #65	; 0x41
 800428e:	5c9b      	ldrb	r3, [r3, r2]
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b60      	cmp	r3, #96	; 0x60
 8004294:	d108      	bne.n	80042a8 <I2C_DMAAbort+0x3c>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2241      	movs	r2, #65	; 0x41
 800429a:	2120      	movs	r1, #32
 800429c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	0018      	movs	r0, r3
 80042a2:	f7ff fbb7 	bl	8003a14 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80042a6:	e003      	b.n	80042b0 <I2C_DMAAbort+0x44>
    HAL_I2C_ErrorCallback(hi2c);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	0018      	movs	r0, r3
 80042ac:	f7ff fbaa 	bl	8003a04 <HAL_I2C_ErrorCallback>
}
 80042b0:	46c0      	nop			; (mov r8, r8)
 80042b2:	46bd      	mov	sp, r7
 80042b4:	b004      	add	sp, #16
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	000a      	movs	r2, r1
 80042c2:	1cbb      	adds	r3, r7, #2
 80042c4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80042ca:	1cbb      	adds	r3, r7, #2
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	2201      	movs	r2, #1
 80042d0:	4013      	ands	r3, r2
 80042d2:	d010      	beq.n	80042f6 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2242      	movs	r2, #66	; 0x42
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2241      	movs	r2, #65	; 0x41
 80042e0:	5c9b      	ldrb	r3, [r3, r2]
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	001a      	movs	r2, r3
 80042e6:	2328      	movs	r3, #40	; 0x28
 80042e8:	4013      	ands	r3, r2
 80042ea:	2b28      	cmp	r3, #40	; 0x28
 80042ec:	d003      	beq.n	80042f6 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	22b0      	movs	r2, #176	; 0xb0
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80042f6:	1cbb      	adds	r3, r7, #2
 80042f8:	881b      	ldrh	r3, [r3, #0]
 80042fa:	2202      	movs	r2, #2
 80042fc:	4013      	ands	r3, r2
 80042fe:	d010      	beq.n	8004322 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2244      	movs	r2, #68	; 0x44
 8004304:	4313      	orrs	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2241      	movs	r2, #65	; 0x41
 800430c:	5c9b      	ldrb	r3, [r3, r2]
 800430e:	b2db      	uxtb	r3, r3
 8004310:	001a      	movs	r2, r3
 8004312:	2328      	movs	r3, #40	; 0x28
 8004314:	4013      	ands	r3, r2
 8004316:	2b28      	cmp	r3, #40	; 0x28
 8004318:	d003      	beq.n	8004322 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	22b0      	movs	r2, #176	; 0xb0
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004322:	1cbb      	adds	r3, r7, #2
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	2204      	movs	r2, #4
 8004328:	4013      	ands	r3, r2
 800432a:	d003      	beq.n	8004334 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	22b8      	movs	r2, #184	; 0xb8
 8004330:	4313      	orrs	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8004334:	1cbb      	adds	r3, r7, #2
 8004336:	881b      	ldrh	r3, [r3, #0]
 8004338:	2211      	movs	r2, #17
 800433a:	4013      	ands	r3, r2
 800433c:	2b11      	cmp	r3, #17
 800433e:	d103      	bne.n	8004348 <I2C_Disable_IRQ+0x90>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2290      	movs	r2, #144	; 0x90
 8004344:	4313      	orrs	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8004348:	1cbb      	adds	r3, r7, #2
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	2212      	movs	r2, #18
 800434e:	4013      	ands	r3, r2
 8004350:	2b12      	cmp	r3, #18
 8004352:	d103      	bne.n	800435c <I2C_Disable_IRQ+0xa4>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	4313      	orrs	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800435c:	1cbb      	adds	r3, r7, #2
 800435e:	881b      	ldrh	r3, [r3, #0]
 8004360:	2212      	movs	r2, #18
 8004362:	4013      	ands	r3, r2
 8004364:	2b12      	cmp	r3, #18
 8004366:	d103      	bne.n	8004370 <I2C_Disable_IRQ+0xb8>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2240      	movs	r2, #64	; 0x40
 800436c:	4313      	orrs	r3, r2
 800436e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	43d9      	mvns	r1, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	400a      	ands	r2, r1
 8004380:	601a      	str	r2, [r3, #0]
}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	46bd      	mov	sp, r7
 8004386:	b004      	add	sp, #16
 8004388:	bd80      	pop	{r7, pc}
	...

0800438c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2241      	movs	r2, #65	; 0x41
 800439a:	5c9b      	ldrb	r3, [r3, r2]
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b20      	cmp	r3, #32
 80043a0:	d138      	bne.n	8004414 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2240      	movs	r2, #64	; 0x40
 80043a6:	5c9b      	ldrb	r3, [r3, r2]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d101      	bne.n	80043b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80043ac:	2302      	movs	r3, #2
 80043ae:	e032      	b.n	8004416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2240      	movs	r2, #64	; 0x40
 80043b4:	2101      	movs	r1, #1
 80043b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2241      	movs	r2, #65	; 0x41
 80043bc:	2124      	movs	r1, #36	; 0x24
 80043be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2101      	movs	r1, #1
 80043cc:	438a      	bics	r2, r1
 80043ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4911      	ldr	r1, [pc, #68]	; (8004420 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80043dc:	400a      	ands	r2, r1
 80043de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	6819      	ldr	r1, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2101      	movs	r1, #1
 80043fc:	430a      	orrs	r2, r1
 80043fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2241      	movs	r2, #65	; 0x41
 8004404:	2120      	movs	r1, #32
 8004406:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2240      	movs	r2, #64	; 0x40
 800440c:	2100      	movs	r1, #0
 800440e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	e000      	b.n	8004416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004414:	2302      	movs	r3, #2
  }
}
 8004416:	0018      	movs	r0, r3
 8004418:	46bd      	mov	sp, r7
 800441a:	b002      	add	sp, #8
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	ffffefff 	.word	0xffffefff

08004424 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2241      	movs	r2, #65	; 0x41
 8004432:	5c9b      	ldrb	r3, [r3, r2]
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b20      	cmp	r3, #32
 8004438:	d139      	bne.n	80044ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2240      	movs	r2, #64	; 0x40
 800443e:	5c9b      	ldrb	r3, [r3, r2]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004444:	2302      	movs	r3, #2
 8004446:	e033      	b.n	80044b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2240      	movs	r2, #64	; 0x40
 800444c:	2101      	movs	r1, #1
 800444e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2241      	movs	r2, #65	; 0x41
 8004454:	2124      	movs	r1, #36	; 0x24
 8004456:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2101      	movs	r1, #1
 8004464:	438a      	bics	r2, r1
 8004466:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4a11      	ldr	r2, [pc, #68]	; (80044b8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004474:	4013      	ands	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	4313      	orrs	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2101      	movs	r1, #1
 8004496:	430a      	orrs	r2, r1
 8004498:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2241      	movs	r2, #65	; 0x41
 800449e:	2120      	movs	r1, #32
 80044a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2240      	movs	r2, #64	; 0x40
 80044a6:	2100      	movs	r1, #0
 80044a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80044aa:	2300      	movs	r3, #0
 80044ac:	e000      	b.n	80044b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80044ae:	2302      	movs	r3, #2
  }
}
 80044b0:	0018      	movs	r0, r3
 80044b2:	46bd      	mov	sp, r7
 80044b4:	b004      	add	sp, #16
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	fffff0ff 	.word	0xfffff0ff

080044bc <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  PWR->CR |= (uint32_t)PWR_CR_DBP;
 80044c0:	4b04      	ldr	r3, [pc, #16]	; (80044d4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	4b03      	ldr	r3, [pc, #12]	; (80044d4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80044c6:	2180      	movs	r1, #128	; 0x80
 80044c8:	0049      	lsls	r1, r1, #1
 80044ca:	430a      	orrs	r2, r1
 80044cc:	601a      	str	r2, [r3, #0]
}
 80044ce:	46c0      	nop			; (mov r8, r8)
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40007000 	.word	0x40007000

080044d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b088      	sub	sp, #32
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e303      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2201      	movs	r2, #1
 80044f0:	4013      	ands	r3, r2
 80044f2:	d100      	bne.n	80044f6 <HAL_RCC_OscConfig+0x1e>
 80044f4:	e08d      	b.n	8004612 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80044f6:	4bc4      	ldr	r3, [pc, #784]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	220c      	movs	r2, #12
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d00e      	beq.n	8004520 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004502:	4bc1      	ldr	r3, [pc, #772]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	220c      	movs	r2, #12
 8004508:	4013      	ands	r3, r2
 800450a:	2b08      	cmp	r3, #8
 800450c:	d116      	bne.n	800453c <HAL_RCC_OscConfig+0x64>
 800450e:	4bbe      	ldr	r3, [pc, #760]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	2380      	movs	r3, #128	; 0x80
 8004514:	025b      	lsls	r3, r3, #9
 8004516:	401a      	ands	r2, r3
 8004518:	2380      	movs	r3, #128	; 0x80
 800451a:	025b      	lsls	r3, r3, #9
 800451c:	429a      	cmp	r2, r3
 800451e:	d10d      	bne.n	800453c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004520:	4bb9      	ldr	r3, [pc, #740]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	2380      	movs	r3, #128	; 0x80
 8004526:	029b      	lsls	r3, r3, #10
 8004528:	4013      	ands	r3, r2
 800452a:	d100      	bne.n	800452e <HAL_RCC_OscConfig+0x56>
 800452c:	e070      	b.n	8004610 <HAL_RCC_OscConfig+0x138>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d000      	beq.n	8004538 <HAL_RCC_OscConfig+0x60>
 8004536:	e06b      	b.n	8004610 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e2da      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d107      	bne.n	8004554 <HAL_RCC_OscConfig+0x7c>
 8004544:	4bb0      	ldr	r3, [pc, #704]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	4baf      	ldr	r3, [pc, #700]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800454a:	2180      	movs	r1, #128	; 0x80
 800454c:	0249      	lsls	r1, r1, #9
 800454e:	430a      	orrs	r2, r1
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	e02f      	b.n	80045b4 <HAL_RCC_OscConfig+0xdc>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10c      	bne.n	8004576 <HAL_RCC_OscConfig+0x9e>
 800455c:	4baa      	ldr	r3, [pc, #680]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4ba9      	ldr	r3, [pc, #676]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004562:	49aa      	ldr	r1, [pc, #680]	; (800480c <HAL_RCC_OscConfig+0x334>)
 8004564:	400a      	ands	r2, r1
 8004566:	601a      	str	r2, [r3, #0]
 8004568:	4ba7      	ldr	r3, [pc, #668]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	4ba6      	ldr	r3, [pc, #664]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800456e:	49a8      	ldr	r1, [pc, #672]	; (8004810 <HAL_RCC_OscConfig+0x338>)
 8004570:	400a      	ands	r2, r1
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e01e      	b.n	80045b4 <HAL_RCC_OscConfig+0xdc>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	2b05      	cmp	r3, #5
 800457c:	d10e      	bne.n	800459c <HAL_RCC_OscConfig+0xc4>
 800457e:	4ba2      	ldr	r3, [pc, #648]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	4ba1      	ldr	r3, [pc, #644]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004584:	2180      	movs	r1, #128	; 0x80
 8004586:	02c9      	lsls	r1, r1, #11
 8004588:	430a      	orrs	r2, r1
 800458a:	601a      	str	r2, [r3, #0]
 800458c:	4b9e      	ldr	r3, [pc, #632]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	4b9d      	ldr	r3, [pc, #628]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004592:	2180      	movs	r1, #128	; 0x80
 8004594:	0249      	lsls	r1, r1, #9
 8004596:	430a      	orrs	r2, r1
 8004598:	601a      	str	r2, [r3, #0]
 800459a:	e00b      	b.n	80045b4 <HAL_RCC_OscConfig+0xdc>
 800459c:	4b9a      	ldr	r3, [pc, #616]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	4b99      	ldr	r3, [pc, #612]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80045a2:	499a      	ldr	r1, [pc, #616]	; (800480c <HAL_RCC_OscConfig+0x334>)
 80045a4:	400a      	ands	r2, r1
 80045a6:	601a      	str	r2, [r3, #0]
 80045a8:	4b97      	ldr	r3, [pc, #604]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	4b96      	ldr	r3, [pc, #600]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80045ae:	4998      	ldr	r1, [pc, #608]	; (8004810 <HAL_RCC_OscConfig+0x338>)
 80045b0:	400a      	ands	r2, r1
 80045b2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d014      	beq.n	80045e6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045bc:	f7fe fae8 	bl	8002b90 <HAL_GetTick>
 80045c0:	0003      	movs	r3, r0
 80045c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045c6:	f7fe fae3 	bl	8002b90 <HAL_GetTick>
 80045ca:	0002      	movs	r2, r0
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b64      	cmp	r3, #100	; 0x64
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e28c      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045d8:	4b8b      	ldr	r3, [pc, #556]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	2380      	movs	r3, #128	; 0x80
 80045de:	029b      	lsls	r3, r3, #10
 80045e0:	4013      	ands	r3, r2
 80045e2:	d0f0      	beq.n	80045c6 <HAL_RCC_OscConfig+0xee>
 80045e4:	e015      	b.n	8004612 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e6:	f7fe fad3 	bl	8002b90 <HAL_GetTick>
 80045ea:	0003      	movs	r3, r0
 80045ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ee:	e008      	b.n	8004602 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045f0:	f7fe face 	bl	8002b90 <HAL_GetTick>
 80045f4:	0002      	movs	r2, r0
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b64      	cmp	r3, #100	; 0x64
 80045fc:	d901      	bls.n	8004602 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e277      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004602:	4b81      	ldr	r3, [pc, #516]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	2380      	movs	r3, #128	; 0x80
 8004608:	029b      	lsls	r3, r3, #10
 800460a:	4013      	ands	r3, r2
 800460c:	d1f0      	bne.n	80045f0 <HAL_RCC_OscConfig+0x118>
 800460e:	e000      	b.n	8004612 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004610:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2202      	movs	r2, #2
 8004618:	4013      	ands	r3, r2
 800461a:	d100      	bne.n	800461e <HAL_RCC_OscConfig+0x146>
 800461c:	e069      	b.n	80046f2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800461e:	4b7a      	ldr	r3, [pc, #488]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	220c      	movs	r2, #12
 8004624:	4013      	ands	r3, r2
 8004626:	d00b      	beq.n	8004640 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004628:	4b77      	ldr	r3, [pc, #476]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	220c      	movs	r2, #12
 800462e:	4013      	ands	r3, r2
 8004630:	2b08      	cmp	r3, #8
 8004632:	d11c      	bne.n	800466e <HAL_RCC_OscConfig+0x196>
 8004634:	4b74      	ldr	r3, [pc, #464]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004636:	685a      	ldr	r2, [r3, #4]
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	025b      	lsls	r3, r3, #9
 800463c:	4013      	ands	r3, r2
 800463e:	d116      	bne.n	800466e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004640:	4b71      	ldr	r3, [pc, #452]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2202      	movs	r2, #2
 8004646:	4013      	ands	r3, r2
 8004648:	d005      	beq.n	8004656 <HAL_RCC_OscConfig+0x17e>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d001      	beq.n	8004656 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e24d      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004656:	4b6c      	ldr	r3, [pc, #432]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	22f8      	movs	r2, #248	; 0xf8
 800465c:	4393      	bics	r3, r2
 800465e:	0019      	movs	r1, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	00da      	lsls	r2, r3, #3
 8004666:	4b68      	ldr	r3, [pc, #416]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004668:	430a      	orrs	r2, r1
 800466a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800466c:	e041      	b.n	80046f2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d024      	beq.n	80046c0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004676:	4b64      	ldr	r3, [pc, #400]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	4b63      	ldr	r3, [pc, #396]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800467c:	2101      	movs	r1, #1
 800467e:	430a      	orrs	r2, r1
 8004680:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004682:	f7fe fa85 	bl	8002b90 <HAL_GetTick>
 8004686:	0003      	movs	r3, r0
 8004688:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800468c:	f7fe fa80 	bl	8002b90 <HAL_GetTick>
 8004690:	0002      	movs	r2, r0
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e229      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469e:	4b5a      	ldr	r3, [pc, #360]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2202      	movs	r2, #2
 80046a4:	4013      	ands	r3, r2
 80046a6:	d0f1      	beq.n	800468c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a8:	4b57      	ldr	r3, [pc, #348]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	22f8      	movs	r2, #248	; 0xf8
 80046ae:	4393      	bics	r3, r2
 80046b0:	0019      	movs	r1, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	00da      	lsls	r2, r3, #3
 80046b8:	4b53      	ldr	r3, [pc, #332]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80046ba:	430a      	orrs	r2, r1
 80046bc:	601a      	str	r2, [r3, #0]
 80046be:	e018      	b.n	80046f2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046c0:	4b51      	ldr	r3, [pc, #324]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	4b50      	ldr	r3, [pc, #320]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80046c6:	2101      	movs	r1, #1
 80046c8:	438a      	bics	r2, r1
 80046ca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046cc:	f7fe fa60 	bl	8002b90 <HAL_GetTick>
 80046d0:	0003      	movs	r3, r0
 80046d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046d6:	f7fe fa5b 	bl	8002b90 <HAL_GetTick>
 80046da:	0002      	movs	r2, r0
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e204      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e8:	4b47      	ldr	r3, [pc, #284]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2202      	movs	r2, #2
 80046ee:	4013      	ands	r3, r2
 80046f0:	d1f1      	bne.n	80046d6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2208      	movs	r2, #8
 80046f8:	4013      	ands	r3, r2
 80046fa:	d036      	beq.n	800476a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d019      	beq.n	8004738 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004704:	4b40      	ldr	r3, [pc, #256]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004706:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004708:	4b3f      	ldr	r3, [pc, #252]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800470a:	2101      	movs	r1, #1
 800470c:	430a      	orrs	r2, r1
 800470e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004710:	f7fe fa3e 	bl	8002b90 <HAL_GetTick>
 8004714:	0003      	movs	r3, r0
 8004716:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004718:	e008      	b.n	800472c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800471a:	f7fe fa39 	bl	8002b90 <HAL_GetTick>
 800471e:	0002      	movs	r2, r0
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d901      	bls.n	800472c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e1e2      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800472c:	4b36      	ldr	r3, [pc, #216]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	2202      	movs	r2, #2
 8004732:	4013      	ands	r3, r2
 8004734:	d0f1      	beq.n	800471a <HAL_RCC_OscConfig+0x242>
 8004736:	e018      	b.n	800476a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004738:	4b33      	ldr	r3, [pc, #204]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800473a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800473c:	4b32      	ldr	r3, [pc, #200]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800473e:	2101      	movs	r1, #1
 8004740:	438a      	bics	r2, r1
 8004742:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004744:	f7fe fa24 	bl	8002b90 <HAL_GetTick>
 8004748:	0003      	movs	r3, r0
 800474a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800474e:	f7fe fa1f 	bl	8002b90 <HAL_GetTick>
 8004752:	0002      	movs	r2, r0
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e1c8      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004760:	4b29      	ldr	r3, [pc, #164]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004764:	2202      	movs	r2, #2
 8004766:	4013      	ands	r3, r2
 8004768:	d1f1      	bne.n	800474e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2204      	movs	r2, #4
 8004770:	4013      	ands	r3, r2
 8004772:	d100      	bne.n	8004776 <HAL_RCC_OscConfig+0x29e>
 8004774:	e0b6      	b.n	80048e4 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004776:	231f      	movs	r3, #31
 8004778:	18fb      	adds	r3, r7, r3
 800477a:	2200      	movs	r2, #0
 800477c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800477e:	4b22      	ldr	r3, [pc, #136]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004780:	69da      	ldr	r2, [r3, #28]
 8004782:	2380      	movs	r3, #128	; 0x80
 8004784:	055b      	lsls	r3, r3, #21
 8004786:	4013      	ands	r3, r2
 8004788:	d111      	bne.n	80047ae <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800478a:	4b1f      	ldr	r3, [pc, #124]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800478c:	69da      	ldr	r2, [r3, #28]
 800478e:	4b1e      	ldr	r3, [pc, #120]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 8004790:	2180      	movs	r1, #128	; 0x80
 8004792:	0549      	lsls	r1, r1, #21
 8004794:	430a      	orrs	r2, r1
 8004796:	61da      	str	r2, [r3, #28]
 8004798:	4b1b      	ldr	r3, [pc, #108]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 800479a:	69da      	ldr	r2, [r3, #28]
 800479c:	2380      	movs	r3, #128	; 0x80
 800479e:	055b      	lsls	r3, r3, #21
 80047a0:	4013      	ands	r3, r2
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80047a6:	231f      	movs	r3, #31
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	2201      	movs	r2, #1
 80047ac:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ae:	4b19      	ldr	r3, [pc, #100]	; (8004814 <HAL_RCC_OscConfig+0x33c>)
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	2380      	movs	r3, #128	; 0x80
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	4013      	ands	r3, r2
 80047b8:	d11a      	bne.n	80047f0 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ba:	4b16      	ldr	r3, [pc, #88]	; (8004814 <HAL_RCC_OscConfig+0x33c>)
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	4b15      	ldr	r3, [pc, #84]	; (8004814 <HAL_RCC_OscConfig+0x33c>)
 80047c0:	2180      	movs	r1, #128	; 0x80
 80047c2:	0049      	lsls	r1, r1, #1
 80047c4:	430a      	orrs	r2, r1
 80047c6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047c8:	f7fe f9e2 	bl	8002b90 <HAL_GetTick>
 80047cc:	0003      	movs	r3, r0
 80047ce:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d0:	e008      	b.n	80047e4 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d2:	f7fe f9dd 	bl	8002b90 <HAL_GetTick>
 80047d6:	0002      	movs	r2, r0
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b64      	cmp	r3, #100	; 0x64
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e186      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e4:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <HAL_RCC_OscConfig+0x33c>)
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	2380      	movs	r3, #128	; 0x80
 80047ea:	005b      	lsls	r3, r3, #1
 80047ec:	4013      	ands	r3, r2
 80047ee:	d0f0      	beq.n	80047d2 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d10f      	bne.n	8004818 <HAL_RCC_OscConfig+0x340>
 80047f8:	4b03      	ldr	r3, [pc, #12]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80047fa:	6a1a      	ldr	r2, [r3, #32]
 80047fc:	4b02      	ldr	r3, [pc, #8]	; (8004808 <HAL_RCC_OscConfig+0x330>)
 80047fe:	2101      	movs	r1, #1
 8004800:	430a      	orrs	r2, r1
 8004802:	621a      	str	r2, [r3, #32]
 8004804:	e036      	b.n	8004874 <HAL_RCC_OscConfig+0x39c>
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	40021000 	.word	0x40021000
 800480c:	fffeffff 	.word	0xfffeffff
 8004810:	fffbffff 	.word	0xfffbffff
 8004814:	40007000 	.word	0x40007000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10c      	bne.n	800483a <HAL_RCC_OscConfig+0x362>
 8004820:	4bb6      	ldr	r3, [pc, #728]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004822:	6a1a      	ldr	r2, [r3, #32]
 8004824:	4bb5      	ldr	r3, [pc, #724]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004826:	2101      	movs	r1, #1
 8004828:	438a      	bics	r2, r1
 800482a:	621a      	str	r2, [r3, #32]
 800482c:	4bb3      	ldr	r3, [pc, #716]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800482e:	6a1a      	ldr	r2, [r3, #32]
 8004830:	4bb2      	ldr	r3, [pc, #712]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004832:	2104      	movs	r1, #4
 8004834:	438a      	bics	r2, r1
 8004836:	621a      	str	r2, [r3, #32]
 8004838:	e01c      	b.n	8004874 <HAL_RCC_OscConfig+0x39c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	2b05      	cmp	r3, #5
 8004840:	d10c      	bne.n	800485c <HAL_RCC_OscConfig+0x384>
 8004842:	4bae      	ldr	r3, [pc, #696]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004844:	6a1a      	ldr	r2, [r3, #32]
 8004846:	4bad      	ldr	r3, [pc, #692]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004848:	2104      	movs	r1, #4
 800484a:	430a      	orrs	r2, r1
 800484c:	621a      	str	r2, [r3, #32]
 800484e:	4bab      	ldr	r3, [pc, #684]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004850:	6a1a      	ldr	r2, [r3, #32]
 8004852:	4baa      	ldr	r3, [pc, #680]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004854:	2101      	movs	r1, #1
 8004856:	430a      	orrs	r2, r1
 8004858:	621a      	str	r2, [r3, #32]
 800485a:	e00b      	b.n	8004874 <HAL_RCC_OscConfig+0x39c>
 800485c:	4ba7      	ldr	r3, [pc, #668]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800485e:	6a1a      	ldr	r2, [r3, #32]
 8004860:	4ba6      	ldr	r3, [pc, #664]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004862:	2101      	movs	r1, #1
 8004864:	438a      	bics	r2, r1
 8004866:	621a      	str	r2, [r3, #32]
 8004868:	4ba4      	ldr	r3, [pc, #656]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800486a:	6a1a      	ldr	r2, [r3, #32]
 800486c:	4ba3      	ldr	r3, [pc, #652]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800486e:	2104      	movs	r1, #4
 8004870:	438a      	bics	r2, r1
 8004872:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d014      	beq.n	80048a6 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800487c:	f7fe f988 	bl	8002b90 <HAL_GetTick>
 8004880:	0003      	movs	r3, r0
 8004882:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004884:	e009      	b.n	800489a <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004886:	f7fe f983 	bl	8002b90 <HAL_GetTick>
 800488a:	0002      	movs	r2, r0
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	4a9b      	ldr	r2, [pc, #620]	; (8004b00 <HAL_RCC_OscConfig+0x628>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e12b      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800489a:	4b98      	ldr	r3, [pc, #608]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	2202      	movs	r2, #2
 80048a0:	4013      	ands	r3, r2
 80048a2:	d0f0      	beq.n	8004886 <HAL_RCC_OscConfig+0x3ae>
 80048a4:	e013      	b.n	80048ce <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048a6:	f7fe f973 	bl	8002b90 <HAL_GetTick>
 80048aa:	0003      	movs	r3, r0
 80048ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ae:	e009      	b.n	80048c4 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048b0:	f7fe f96e 	bl	8002b90 <HAL_GetTick>
 80048b4:	0002      	movs	r2, r0
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	4a91      	ldr	r2, [pc, #580]	; (8004b00 <HAL_RCC_OscConfig+0x628>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d901      	bls.n	80048c4 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e116      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048c4:	4b8d      	ldr	r3, [pc, #564]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	2202      	movs	r2, #2
 80048ca:	4013      	ands	r3, r2
 80048cc:	d1f0      	bne.n	80048b0 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80048ce:	231f      	movs	r3, #31
 80048d0:	18fb      	adds	r3, r7, r3
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d105      	bne.n	80048e4 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048d8:	4b88      	ldr	r3, [pc, #544]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80048da:	69da      	ldr	r2, [r3, #28]
 80048dc:	4b87      	ldr	r3, [pc, #540]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80048de:	4989      	ldr	r1, [pc, #548]	; (8004b04 <HAL_RCC_OscConfig+0x62c>)
 80048e0:	400a      	ands	r2, r1
 80048e2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2210      	movs	r2, #16
 80048ea:	4013      	ands	r3, r2
 80048ec:	d063      	beq.n	80049b6 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d12a      	bne.n	800494c <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80048f6:	4b81      	ldr	r3, [pc, #516]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80048f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048fa:	4b80      	ldr	r3, [pc, #512]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80048fc:	2104      	movs	r1, #4
 80048fe:	430a      	orrs	r2, r1
 8004900:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004902:	4b7e      	ldr	r3, [pc, #504]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004904:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004906:	4b7d      	ldr	r3, [pc, #500]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004908:	2101      	movs	r1, #1
 800490a:	430a      	orrs	r2, r1
 800490c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800490e:	f7fe f93f 	bl	8002b90 <HAL_GetTick>
 8004912:	0003      	movs	r3, r0
 8004914:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004918:	f7fe f93a 	bl	8002b90 <HAL_GetTick>
 800491c:	0002      	movs	r2, r0
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e0e3      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800492a:	4b74      	ldr	r3, [pc, #464]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800492c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800492e:	2202      	movs	r2, #2
 8004930:	4013      	ands	r3, r2
 8004932:	d0f1      	beq.n	8004918 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004934:	4b71      	ldr	r3, [pc, #452]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004938:	22f8      	movs	r2, #248	; 0xf8
 800493a:	4393      	bics	r3, r2
 800493c:	0019      	movs	r1, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	00da      	lsls	r2, r3, #3
 8004944:	4b6d      	ldr	r3, [pc, #436]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004946:	430a      	orrs	r2, r1
 8004948:	635a      	str	r2, [r3, #52]	; 0x34
 800494a:	e034      	b.n	80049b6 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	3305      	adds	r3, #5
 8004952:	d111      	bne.n	8004978 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004954:	4b69      	ldr	r3, [pc, #420]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004956:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004958:	4b68      	ldr	r3, [pc, #416]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800495a:	2104      	movs	r1, #4
 800495c:	438a      	bics	r2, r1
 800495e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004960:	4b66      	ldr	r3, [pc, #408]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004964:	22f8      	movs	r2, #248	; 0xf8
 8004966:	4393      	bics	r3, r2
 8004968:	0019      	movs	r1, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	00da      	lsls	r2, r3, #3
 8004970:	4b62      	ldr	r3, [pc, #392]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004972:	430a      	orrs	r2, r1
 8004974:	635a      	str	r2, [r3, #52]	; 0x34
 8004976:	e01e      	b.n	80049b6 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004978:	4b60      	ldr	r3, [pc, #384]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800497a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800497c:	4b5f      	ldr	r3, [pc, #380]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800497e:	2104      	movs	r1, #4
 8004980:	430a      	orrs	r2, r1
 8004982:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004984:	4b5d      	ldr	r3, [pc, #372]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004988:	4b5c      	ldr	r3, [pc, #368]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 800498a:	2101      	movs	r1, #1
 800498c:	438a      	bics	r2, r1
 800498e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004990:	f7fe f8fe 	bl	8002b90 <HAL_GetTick>
 8004994:	0003      	movs	r3, r0
 8004996:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800499a:	f7fe f8f9 	bl	8002b90 <HAL_GetTick>
 800499e:	0002      	movs	r2, r0
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e0a2      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80049ac:	4b53      	ldr	r3, [pc, #332]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80049ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b0:	2202      	movs	r2, #2
 80049b2:	4013      	ands	r3, r2
 80049b4:	d1f1      	bne.n	800499a <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d100      	bne.n	80049c0 <HAL_RCC_OscConfig+0x4e8>
 80049be:	e097      	b.n	8004af0 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049c0:	4b4e      	ldr	r3, [pc, #312]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	220c      	movs	r2, #12
 80049c6:	4013      	ands	r3, r2
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d100      	bne.n	80049ce <HAL_RCC_OscConfig+0x4f6>
 80049cc:	e06b      	b.n	8004aa6 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d14c      	bne.n	8004a70 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d6:	4b49      	ldr	r3, [pc, #292]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	4b48      	ldr	r3, [pc, #288]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 80049dc:	494a      	ldr	r1, [pc, #296]	; (8004b08 <HAL_RCC_OscConfig+0x630>)
 80049de:	400a      	ands	r2, r1
 80049e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e2:	f7fe f8d5 	bl	8002b90 <HAL_GetTick>
 80049e6:	0003      	movs	r3, r0
 80049e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ea:	e008      	b.n	80049fe <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ec:	f7fe f8d0 	bl	8002b90 <HAL_GetTick>
 80049f0:	0002      	movs	r2, r0
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e079      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049fe:	4b3f      	ldr	r3, [pc, #252]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	2380      	movs	r3, #128	; 0x80
 8004a04:	049b      	lsls	r3, r3, #18
 8004a06:	4013      	ands	r3, r2
 8004a08:	d1f0      	bne.n	80049ec <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a0a:	4b3c      	ldr	r3, [pc, #240]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0e:	220f      	movs	r2, #15
 8004a10:	4393      	bics	r3, r2
 8004a12:	0019      	movs	r1, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a18:	4b38      	ldr	r3, [pc, #224]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a1e:	4b37      	ldr	r3, [pc, #220]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	4a3a      	ldr	r2, [pc, #232]	; (8004b0c <HAL_RCC_OscConfig+0x634>)
 8004a24:	4013      	ands	r3, r2
 8004a26:	0019      	movs	r1, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a30:	431a      	orrs	r2, r3
 8004a32:	4b32      	ldr	r3, [pc, #200]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a34:	430a      	orrs	r2, r1
 8004a36:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a38:	4b30      	ldr	r3, [pc, #192]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	4b2f      	ldr	r3, [pc, #188]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a3e:	2180      	movs	r1, #128	; 0x80
 8004a40:	0449      	lsls	r1, r1, #17
 8004a42:	430a      	orrs	r2, r1
 8004a44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a46:	f7fe f8a3 	bl	8002b90 <HAL_GetTick>
 8004a4a:	0003      	movs	r3, r0
 8004a4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a50:	f7fe f89e 	bl	8002b90 <HAL_GetTick>
 8004a54:	0002      	movs	r2, r0
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e047      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a62:	4b26      	ldr	r3, [pc, #152]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	2380      	movs	r3, #128	; 0x80
 8004a68:	049b      	lsls	r3, r3, #18
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d0f0      	beq.n	8004a50 <HAL_RCC_OscConfig+0x578>
 8004a6e:	e03f      	b.n	8004af0 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a70:	4b22      	ldr	r3, [pc, #136]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	4b21      	ldr	r3, [pc, #132]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a76:	4924      	ldr	r1, [pc, #144]	; (8004b08 <HAL_RCC_OscConfig+0x630>)
 8004a78:	400a      	ands	r2, r1
 8004a7a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7c:	f7fe f888 	bl	8002b90 <HAL_GetTick>
 8004a80:	0003      	movs	r3, r0
 8004a82:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a84:	e008      	b.n	8004a98 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a86:	f7fe f883 	bl	8002b90 <HAL_GetTick>
 8004a8a:	0002      	movs	r2, r0
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e02c      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a98:	4b18      	ldr	r3, [pc, #96]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	2380      	movs	r3, #128	; 0x80
 8004a9e:	049b      	lsls	r3, r3, #18
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	d1f0      	bne.n	8004a86 <HAL_RCC_OscConfig+0x5ae>
 8004aa4:	e024      	b.n	8004af0 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d101      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e01f      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004ab2:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004ab8:	4b10      	ldr	r3, [pc, #64]	; (8004afc <HAL_RCC_OscConfig+0x624>)
 8004aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	2380      	movs	r3, #128	; 0x80
 8004ac2:	025b      	lsls	r3, r3, #9
 8004ac4:	401a      	ands	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d10e      	bne.n	8004aec <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	220f      	movs	r2, #15
 8004ad2:	401a      	ands	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d107      	bne.n	8004aec <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	23f0      	movs	r3, #240	; 0xf0
 8004ae0:	039b      	lsls	r3, r3, #14
 8004ae2:	401a      	ands	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d001      	beq.n	8004af0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e000      	b.n	8004af2 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	0018      	movs	r0, r3
 8004af4:	46bd      	mov	sp, r7
 8004af6:	b008      	add	sp, #32
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	46c0      	nop			; (mov r8, r8)
 8004afc:	40021000 	.word	0x40021000
 8004b00:	00001388 	.word	0x00001388
 8004b04:	efffffff 	.word	0xefffffff
 8004b08:	feffffff 	.word	0xfeffffff
 8004b0c:	ffc2ffff 	.word	0xffc2ffff

08004b10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e0b3      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b24:	4b5b      	ldr	r3, [pc, #364]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d911      	bls.n	8004b56 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b32:	4b58      	ldr	r3, [pc, #352]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2201      	movs	r2, #1
 8004b38:	4393      	bics	r3, r2
 8004b3a:	0019      	movs	r1, r3
 8004b3c:	4b55      	ldr	r3, [pc, #340]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b44:	4b53      	ldr	r3, [pc, #332]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d001      	beq.n	8004b56 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e09a      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	d015      	beq.n	8004b8c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2204      	movs	r2, #4
 8004b66:	4013      	ands	r3, r2
 8004b68:	d006      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004b6a:	4b4b      	ldr	r3, [pc, #300]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	4b4a      	ldr	r3, [pc, #296]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004b70:	21e0      	movs	r1, #224	; 0xe0
 8004b72:	00c9      	lsls	r1, r1, #3
 8004b74:	430a      	orrs	r2, r1
 8004b76:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b78:	4b47      	ldr	r3, [pc, #284]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	22f0      	movs	r2, #240	; 0xf0
 8004b7e:	4393      	bics	r3, r2
 8004b80:	0019      	movs	r1, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	4b44      	ldr	r3, [pc, #272]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2201      	movs	r2, #1
 8004b92:	4013      	ands	r3, r2
 8004b94:	d040      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d107      	bne.n	8004bae <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b9e:	4b3e      	ldr	r3, [pc, #248]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	2380      	movs	r3, #128	; 0x80
 8004ba4:	029b      	lsls	r3, r3, #10
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d114      	bne.n	8004bd4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e06e      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d107      	bne.n	8004bc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bb6:	4b38      	ldr	r3, [pc, #224]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	2380      	movs	r3, #128	; 0x80
 8004bbc:	049b      	lsls	r3, r3, #18
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	d108      	bne.n	8004bd4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e062      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc6:	4b34      	ldr	r3, [pc, #208]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	4013      	ands	r3, r2
 8004bce:	d101      	bne.n	8004bd4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e05b      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bd4:	4b30      	ldr	r3, [pc, #192]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	2203      	movs	r2, #3
 8004bda:	4393      	bics	r3, r2
 8004bdc:	0019      	movs	r1, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	4b2d      	ldr	r3, [pc, #180]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004be4:	430a      	orrs	r2, r1
 8004be6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004be8:	f7fd ffd2 	bl	8002b90 <HAL_GetTick>
 8004bec:	0003      	movs	r3, r0
 8004bee:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf0:	e009      	b.n	8004c06 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bf2:	f7fd ffcd 	bl	8002b90 <HAL_GetTick>
 8004bf6:	0002      	movs	r2, r0
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	4a27      	ldr	r2, [pc, #156]	; (8004c9c <HAL_RCC_ClockConfig+0x18c>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e042      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c06:	4b24      	ldr	r3, [pc, #144]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	220c      	movs	r2, #12
 8004c0c:	401a      	ands	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d1ec      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c18:	4b1e      	ldr	r3, [pc, #120]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4013      	ands	r3, r2
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d211      	bcs.n	8004c4a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c26:	4b1b      	ldr	r3, [pc, #108]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	4393      	bics	r3, r2
 8004c2e:	0019      	movs	r1, r3
 8004c30:	4b18      	ldr	r3, [pc, #96]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c38:	4b16      	ldr	r3, [pc, #88]	; (8004c94 <HAL_RCC_ClockConfig+0x184>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	4013      	ands	r3, r2
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d001      	beq.n	8004c4a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e020      	b.n	8004c8c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2204      	movs	r2, #4
 8004c50:	4013      	ands	r3, r2
 8004c52:	d009      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004c54:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	4a11      	ldr	r2, [pc, #68]	; (8004ca0 <HAL_RCC_ClockConfig+0x190>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	0019      	movs	r1, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	4b0d      	ldr	r3, [pc, #52]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004c64:	430a      	orrs	r2, r1
 8004c66:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004c68:	f000 f820 	bl	8004cac <HAL_RCC_GetSysClockFreq>
 8004c6c:	0001      	movs	r1, r0
 8004c6e:	4b0a      	ldr	r3, [pc, #40]	; (8004c98 <HAL_RCC_ClockConfig+0x188>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	091b      	lsrs	r3, r3, #4
 8004c74:	220f      	movs	r2, #15
 8004c76:	4013      	ands	r3, r2
 8004c78:	4a0a      	ldr	r2, [pc, #40]	; (8004ca4 <HAL_RCC_ClockConfig+0x194>)
 8004c7a:	5cd3      	ldrb	r3, [r2, r3]
 8004c7c:	000a      	movs	r2, r1
 8004c7e:	40da      	lsrs	r2, r3
 8004c80:	4b09      	ldr	r3, [pc, #36]	; (8004ca8 <HAL_RCC_ClockConfig+0x198>)
 8004c82:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004c84:	2000      	movs	r0, #0
 8004c86:	f7fd ff3d 	bl	8002b04 <HAL_InitTick>
  
  return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	b004      	add	sp, #16
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40022000 	.word	0x40022000
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	00001388 	.word	0x00001388
 8004ca0:	fffff8ff 	.word	0xfffff8ff
 8004ca4:	0800b8dc 	.word	0x0800b8dc
 8004ca8:	2000000c 	.word	0x2000000c

08004cac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cac:	b590      	push	{r4, r7, lr}
 8004cae:	b08f      	sub	sp, #60	; 0x3c
 8004cb0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004cb2:	2314      	movs	r3, #20
 8004cb4:	18fb      	adds	r3, r7, r3
 8004cb6:	4a2b      	ldr	r2, [pc, #172]	; (8004d64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cb8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004cba:	c313      	stmia	r3!, {r0, r1, r4}
 8004cbc:	6812      	ldr	r2, [r2, #0]
 8004cbe:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004cc0:	1d3b      	adds	r3, r7, #4
 8004cc2:	4a29      	ldr	r2, [pc, #164]	; (8004d68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004cc4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004cc6:	c313      	stmia	r3!, {r0, r1, r4}
 8004cc8:	6812      	ldr	r2, [r2, #0]
 8004cca:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	637b      	str	r3, [r7, #52]	; 0x34
 8004cd8:	2300      	movs	r3, #0
 8004cda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004ce0:	4b22      	ldr	r3, [pc, #136]	; (8004d6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce8:	220c      	movs	r2, #12
 8004cea:	4013      	ands	r3, r2
 8004cec:	2b04      	cmp	r3, #4
 8004cee:	d002      	beq.n	8004cf6 <HAL_RCC_GetSysClockFreq+0x4a>
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d003      	beq.n	8004cfc <HAL_RCC_GetSysClockFreq+0x50>
 8004cf4:	e02d      	b.n	8004d52 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cf6:	4b1e      	ldr	r3, [pc, #120]	; (8004d70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004cf8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004cfa:	e02d      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cfe:	0c9b      	lsrs	r3, r3, #18
 8004d00:	220f      	movs	r2, #15
 8004d02:	4013      	ands	r3, r2
 8004d04:	2214      	movs	r2, #20
 8004d06:	18ba      	adds	r2, r7, r2
 8004d08:	5cd3      	ldrb	r3, [r2, r3]
 8004d0a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004d0c:	4b17      	ldr	r3, [pc, #92]	; (8004d6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d10:	220f      	movs	r2, #15
 8004d12:	4013      	ands	r3, r2
 8004d14:	1d3a      	adds	r2, r7, #4
 8004d16:	5cd3      	ldrb	r3, [r2, r3]
 8004d18:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004d1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d1c:	2380      	movs	r3, #128	; 0x80
 8004d1e:	025b      	lsls	r3, r3, #9
 8004d20:	4013      	ands	r3, r2
 8004d22:	d009      	beq.n	8004d38 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004d24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d26:	4812      	ldr	r0, [pc, #72]	; (8004d70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004d28:	f7fb f9ee 	bl	8000108 <__udivsi3>
 8004d2c:	0003      	movs	r3, r0
 8004d2e:	001a      	movs	r2, r3
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	4353      	muls	r3, r2
 8004d34:	637b      	str	r3, [r7, #52]	; 0x34
 8004d36:	e009      	b.n	8004d4c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004d38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d3a:	000a      	movs	r2, r1
 8004d3c:	0152      	lsls	r2, r2, #5
 8004d3e:	1a52      	subs	r2, r2, r1
 8004d40:	0193      	lsls	r3, r2, #6
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	00db      	lsls	r3, r3, #3
 8004d46:	185b      	adds	r3, r3, r1
 8004d48:	021b      	lsls	r3, r3, #8
 8004d4a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d50:	e002      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d52:	4b07      	ldr	r3, [pc, #28]	; (8004d70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004d54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d56:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	b00f      	add	sp, #60	; 0x3c
 8004d60:	bd90      	pop	{r4, r7, pc}
 8004d62:	46c0      	nop			; (mov r8, r8)
 8004d64:	08006adc 	.word	0x08006adc
 8004d68:	08006aec 	.word	0x08006aec
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	007a1200 	.word	0x007a1200

08004d74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d78:	4b02      	ldr	r3, [pc, #8]	; (8004d84 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
}
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	46c0      	nop			; (mov r8, r8)
 8004d84:	2000000c 	.word	0x2000000c

08004d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004d8c:	f7ff fff2 	bl	8004d74 <HAL_RCC_GetHCLKFreq>
 8004d90:	0001      	movs	r1, r0
 8004d92:	4b06      	ldr	r3, [pc, #24]	; (8004dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	0a1b      	lsrs	r3, r3, #8
 8004d98:	2207      	movs	r2, #7
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	4a04      	ldr	r2, [pc, #16]	; (8004db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d9e:	5cd3      	ldrb	r3, [r2, r3]
 8004da0:	40d9      	lsrs	r1, r3
 8004da2:	000b      	movs	r3, r1
}    
 8004da4:	0018      	movs	r0, r3
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	46c0      	nop			; (mov r8, r8)
 8004dac:	40021000 	.word	0x40021000
 8004db0:	0800b8ec 	.word	0x0800b8ec

08004db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	2380      	movs	r3, #128	; 0x80
 8004dca:	025b      	lsls	r3, r3, #9
 8004dcc:	4013      	ands	r3, r2
 8004dce:	d100      	bne.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004dd0:	e08f      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004dd2:	2317      	movs	r3, #23
 8004dd4:	18fb      	adds	r3, r7, r3
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dda:	4b57      	ldr	r3, [pc, #348]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ddc:	69da      	ldr	r2, [r3, #28]
 8004dde:	2380      	movs	r3, #128	; 0x80
 8004de0:	055b      	lsls	r3, r3, #21
 8004de2:	4013      	ands	r3, r2
 8004de4:	d111      	bne.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004de6:	4b54      	ldr	r3, [pc, #336]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004de8:	69da      	ldr	r2, [r3, #28]
 8004dea:	4b53      	ldr	r3, [pc, #332]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004dec:	2180      	movs	r1, #128	; 0x80
 8004dee:	0549      	lsls	r1, r1, #21
 8004df0:	430a      	orrs	r2, r1
 8004df2:	61da      	str	r2, [r3, #28]
 8004df4:	4b50      	ldr	r3, [pc, #320]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004df6:	69da      	ldr	r2, [r3, #28]
 8004df8:	2380      	movs	r3, #128	; 0x80
 8004dfa:	055b      	lsls	r3, r3, #21
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	60bb      	str	r3, [r7, #8]
 8004e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e02:	2317      	movs	r3, #23
 8004e04:	18fb      	adds	r3, r7, r3
 8004e06:	2201      	movs	r2, #1
 8004e08:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e0a:	4b4c      	ldr	r3, [pc, #304]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	2380      	movs	r3, #128	; 0x80
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	4013      	ands	r3, r2
 8004e14:	d11a      	bne.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e16:	4b49      	ldr	r3, [pc, #292]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	4b48      	ldr	r3, [pc, #288]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004e1c:	2180      	movs	r1, #128	; 0x80
 8004e1e:	0049      	lsls	r1, r1, #1
 8004e20:	430a      	orrs	r2, r1
 8004e22:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e24:	f7fd feb4 	bl	8002b90 <HAL_GetTick>
 8004e28:	0003      	movs	r3, r0
 8004e2a:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e2c:	e008      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e2e:	f7fd feaf 	bl	8002b90 <HAL_GetTick>
 8004e32:	0002      	movs	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b64      	cmp	r3, #100	; 0x64
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e077      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e40:	4b3e      	ldr	r3, [pc, #248]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	2380      	movs	r3, #128	; 0x80
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	4013      	ands	r3, r2
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e4c:	4b3a      	ldr	r3, [pc, #232]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e4e:	6a1a      	ldr	r2, [r3, #32]
 8004e50:	23c0      	movs	r3, #192	; 0xc0
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4013      	ands	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d034      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	23c0      	movs	r3, #192	; 0xc0
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4013      	ands	r3, r2
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d02c      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e6e:	4b32      	ldr	r3, [pc, #200]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	4a33      	ldr	r2, [pc, #204]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e78:	4b2f      	ldr	r3, [pc, #188]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e7a:	6a1a      	ldr	r2, [r3, #32]
 8004e7c:	4b2e      	ldr	r3, [pc, #184]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e7e:	2180      	movs	r1, #128	; 0x80
 8004e80:	0249      	lsls	r1, r1, #9
 8004e82:	430a      	orrs	r2, r1
 8004e84:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e86:	4b2c      	ldr	r3, [pc, #176]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e88:	6a1a      	ldr	r2, [r3, #32]
 8004e8a:	4b2b      	ldr	r3, [pc, #172]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e8c:	492d      	ldr	r1, [pc, #180]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004e8e:	400a      	ands	r2, r1
 8004e90:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e92:	4b29      	ldr	r3, [pc, #164]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	d013      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea0:	f7fd fe76 	bl	8002b90 <HAL_GetTick>
 8004ea4:	0003      	movs	r3, r0
 8004ea6:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea8:	e009      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eaa:	f7fd fe71 	bl	8002b90 <HAL_GetTick>
 8004eae:	0002      	movs	r2, r0
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	4a24      	ldr	r2, [pc, #144]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e038      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ebe:	4b1e      	ldr	r3, [pc, #120]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	d0f0      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec8:	4b1b      	ldr	r3, [pc, #108]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	4a1c      	ldr	r2, [pc, #112]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	0019      	movs	r1, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685a      	ldr	r2, [r3, #4]
 8004ed6:	4b18      	ldr	r3, [pc, #96]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004edc:	2317      	movs	r3, #23
 8004ede:	18fb      	adds	r3, r7, r3
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d105      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ee6:	4b14      	ldr	r3, [pc, #80]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ee8:	69da      	ldr	r2, [r3, #28]
 8004eea:	4b13      	ldr	r3, [pc, #76]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004eec:	4917      	ldr	r1, [pc, #92]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004eee:	400a      	ands	r2, r1
 8004ef0:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	4013      	ands	r3, r2
 8004efa:	d009      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004efc:	4b0e      	ldr	r3, [pc, #56]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f00:	2203      	movs	r2, #3
 8004f02:	4393      	bics	r3, r2
 8004f04:	0019      	movs	r1, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689a      	ldr	r2, [r3, #8]
 8004f0a:	4b0b      	ldr	r3, [pc, #44]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2220      	movs	r2, #32
 8004f16:	4013      	ands	r3, r2
 8004f18:	d009      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f1a:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1e:	2210      	movs	r2, #16
 8004f20:	4393      	bics	r3, r2
 8004f22:	0019      	movs	r1, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	4b03      	ldr	r3, [pc, #12]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	0018      	movs	r0, r3
 8004f32:	46bd      	mov	sp, r7
 8004f34:	b006      	add	sp, #24
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	40021000 	.word	0x40021000
 8004f3c:	40007000 	.word	0x40007000
 8004f40:	fffffcff 	.word	0xfffffcff
 8004f44:	fffeffff 	.word	0xfffeffff
 8004f48:	00001388 	.word	0x00001388
 8004f4c:	efffffff 	.word	0xefffffff

08004f50 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e081      	b.n	8005066 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	7f5b      	ldrb	r3, [r3, #29]
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d106      	bne.n	8004f7a <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	0018      	movs	r0, r3
 8004f76:	f7fc fd87 	bl	8001a88 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	22ca      	movs	r2, #202	; 0xca
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2253      	movs	r2, #83	; 0x53
 8004f8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	0018      	movs	r0, r3
 8004f94:	f000 f9fb 	bl	800538e <RTC_EnterInitMode>
 8004f98:	1e03      	subs	r3, r0, #0
 8004f9a:	d008      	beq.n	8004fae <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	22ff      	movs	r2, #255	; 0xff
 8004fa2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2204      	movs	r2, #4
 8004fa8:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e05b      	b.n	8005066 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	492d      	ldr	r1, [pc, #180]	; (8005070 <HAL_RTC_Init+0x120>)
 8004fba:	400a      	ands	r2, r1
 8004fbc:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6899      	ldr	r1, [r3, #8]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	68d2      	ldr	r2, [r2, #12]
 8004fe4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6919      	ldr	r1, [r3, #16]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	041a      	lsls	r2, r3, #16
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68da      	ldr	r2, [r3, #12]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2180      	movs	r1, #128	; 0x80
 8005006:	438a      	bics	r2, r1
 8005008:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	2220      	movs	r2, #32
 8005012:	4013      	ands	r3, r2
 8005014:	d10e      	bne.n	8005034 <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	0018      	movs	r0, r3
 800501a:	f000 f98f 	bl	800533c <HAL_RTC_WaitForSynchro>
 800501e:	1e03      	subs	r3, r0, #0
 8005020:	d008      	beq.n	8005034 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	22ff      	movs	r2, #255	; 0xff
 8005028:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2204      	movs	r2, #4
 800502e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e018      	b.n	8005066 <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	490d      	ldr	r1, [pc, #52]	; (8005074 <HAL_RTC_Init+0x124>)
 8005040:	400a      	ands	r2, r1
 8005042:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699a      	ldr	r2, [r3, #24]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	22ff      	movs	r2, #255	; 0xff
 800505c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005064:	2300      	movs	r3, #0
  }
}
 8005066:	0018      	movs	r0, r3
 8005068:	46bd      	mov	sp, r7
 800506a:	b002      	add	sp, #8
 800506c:	bd80      	pop	{r7, pc}
 800506e:	46c0      	nop			; (mov r8, r8)
 8005070:	ff8fffbf 	.word	0xff8fffbf
 8005074:	fffbffff 	.word	0xfffbffff

08005078 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005078:	b590      	push	{r4, r7, lr}
 800507a:	b087      	sub	sp, #28
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005084:	2300      	movs	r3, #0
 8005086:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	7f1b      	ldrb	r3, [r3, #28]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_RTC_SetTime+0x1c>
 8005090:	2302      	movs	r3, #2
 8005092:	e0a5      	b.n	80051e0 <HAL_RTC_SetTime+0x168>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2201      	movs	r2, #1
 8005098:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2202      	movs	r2, #2
 800509e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d125      	bne.n	80050f2 <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	2240      	movs	r2, #64	; 0x40
 80050ae:	4013      	ands	r3, r2
 80050b0:	d102      	bne.n	80050b8 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2200      	movs	r2, #0
 80050b6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	0018      	movs	r0, r3
 80050be:	f000 f992 	bl	80053e6 <RTC_ByteToBcd2>
 80050c2:	0003      	movs	r3, r0
 80050c4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	785b      	ldrb	r3, [r3, #1]
 80050ca:	0018      	movs	r0, r3
 80050cc:	f000 f98b 	bl	80053e6 <RTC_ByteToBcd2>
 80050d0:	0003      	movs	r3, r0
 80050d2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80050d4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	789b      	ldrb	r3, [r3, #2]
 80050da:	0018      	movs	r0, r3
 80050dc:	f000 f983 	bl	80053e6 <RTC_ByteToBcd2>
 80050e0:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80050e2:	0022      	movs	r2, r4
 80050e4:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	78db      	ldrb	r3, [r3, #3]
 80050ea:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80050ec:	4313      	orrs	r3, r2
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	e017      	b.n	8005122 <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	2240      	movs	r2, #64	; 0x40
 80050fa:	4013      	ands	r3, r2
 80050fc:	d102      	bne.n	8005104 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	2200      	movs	r2, #0
 8005102:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	785b      	ldrb	r3, [r3, #1]
 800510e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005110:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005116:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	78db      	ldrb	r3, [r3, #3]
 800511c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800511e:	4313      	orrs	r3, r2
 8005120:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	22ca      	movs	r2, #202	; 0xca
 8005128:	625a      	str	r2, [r3, #36]	; 0x24
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2253      	movs	r2, #83	; 0x53
 8005130:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	0018      	movs	r0, r3
 8005136:	f000 f92a 	bl	800538e <RTC_EnterInitMode>
 800513a:	1e03      	subs	r3, r0, #0
 800513c:	d00b      	beq.n	8005156 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	22ff      	movs	r2, #255	; 0xff
 8005144:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2204      	movs	r2, #4
 800514a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e044      	b.n	80051e0 <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	4922      	ldr	r1, [pc, #136]	; (80051e8 <HAL_RTC_SetTime+0x170>)
 800515e:	400a      	ands	r2, r1
 8005160:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	491f      	ldr	r1, [pc, #124]	; (80051ec <HAL_RTC_SetTime+0x174>)
 800516e:	400a      	ands	r2, r1
 8005170:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	6899      	ldr	r1, [r3, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	431a      	orrs	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68da      	ldr	r2, [r3, #12]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2180      	movs	r1, #128	; 0x80
 8005196:	438a      	bics	r2, r1
 8005198:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	2220      	movs	r2, #32
 80051a2:	4013      	ands	r3, r2
 80051a4:	d111      	bne.n	80051ca <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	0018      	movs	r0, r3
 80051aa:	f000 f8c7 	bl	800533c <HAL_RTC_WaitForSynchro>
 80051ae:	1e03      	subs	r3, r0, #0
 80051b0:	d00b      	beq.n	80051ca <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	22ff      	movs	r2, #255	; 0xff
 80051b8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2204      	movs	r2, #4
 80051be:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e00a      	b.n	80051e0 <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	22ff      	movs	r2, #255	; 0xff
 80051d0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2201      	movs	r2, #1
 80051d6:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80051de:	2300      	movs	r3, #0
  }
}
 80051e0:	0018      	movs	r0, r3
 80051e2:	46bd      	mov	sp, r7
 80051e4:	b007      	add	sp, #28
 80051e6:	bd90      	pop	{r4, r7, pc}
 80051e8:	007f7f7f 	.word	0x007f7f7f
 80051ec:	fffbffff 	.word	0xfffbffff

080051f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80051f0:	b590      	push	{r4, r7, lr}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	7f1b      	ldrb	r3, [r3, #28]
 8005204:	2b01      	cmp	r3, #1
 8005206:	d101      	bne.n	800520c <HAL_RTC_SetDate+0x1c>
 8005208:	2302      	movs	r3, #2
 800520a:	e091      	b.n	8005330 <HAL_RTC_SetDate+0x140>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2201      	movs	r2, #1
 8005210:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2202      	movs	r2, #2
 8005216:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10e      	bne.n	800523c <HAL_RTC_SetDate+0x4c>
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	785b      	ldrb	r3, [r3, #1]
 8005222:	001a      	movs	r2, r3
 8005224:	2310      	movs	r3, #16
 8005226:	4013      	ands	r3, r2
 8005228:	d008      	beq.n	800523c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	785b      	ldrb	r3, [r3, #1]
 800522e:	2210      	movs	r2, #16
 8005230:	4393      	bics	r3, r2
 8005232:	b2db      	uxtb	r3, r3
 8005234:	330a      	adds	r3, #10
 8005236:	b2da      	uxtb	r2, r3
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d11c      	bne.n	800527c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	78db      	ldrb	r3, [r3, #3]
 8005246:	0018      	movs	r0, r3
 8005248:	f000 f8cd 	bl	80053e6 <RTC_ByteToBcd2>
 800524c:	0003      	movs	r3, r0
 800524e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	785b      	ldrb	r3, [r3, #1]
 8005254:	0018      	movs	r0, r3
 8005256:	f000 f8c6 	bl	80053e6 <RTC_ByteToBcd2>
 800525a:	0003      	movs	r3, r0
 800525c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800525e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	789b      	ldrb	r3, [r3, #2]
 8005264:	0018      	movs	r0, r3
 8005266:	f000 f8be 	bl	80053e6 <RTC_ByteToBcd2>
 800526a:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800526c:	0022      	movs	r2, r4
 800526e:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005276:	4313      	orrs	r3, r2
 8005278:	617b      	str	r3, [r7, #20]
 800527a:	e00e      	b.n	800529a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	78db      	ldrb	r3, [r3, #3]
 8005280:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	785b      	ldrb	r3, [r3, #1]
 8005286:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005288:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800528a:	68ba      	ldr	r2, [r7, #8]
 800528c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800528e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005296:	4313      	orrs	r3, r2
 8005298:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	22ca      	movs	r2, #202	; 0xca
 80052a0:	625a      	str	r2, [r3, #36]	; 0x24
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2253      	movs	r2, #83	; 0x53
 80052a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	0018      	movs	r0, r3
 80052ae:	f000 f86e 	bl	800538e <RTC_EnterInitMode>
 80052b2:	1e03      	subs	r3, r0, #0
 80052b4:	d00b      	beq.n	80052ce <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	22ff      	movs	r2, #255	; 0xff
 80052bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2204      	movs	r2, #4
 80052c2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e030      	b.n	8005330 <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4918      	ldr	r1, [pc, #96]	; (8005338 <HAL_RTC_SetDate+0x148>)
 80052d6:	400a      	ands	r2, r1
 80052d8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68da      	ldr	r2, [r3, #12]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2180      	movs	r1, #128	; 0x80
 80052e6:	438a      	bics	r2, r1
 80052e8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	2220      	movs	r2, #32
 80052f2:	4013      	ands	r3, r2
 80052f4:	d111      	bne.n	800531a <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	0018      	movs	r0, r3
 80052fa:	f000 f81f 	bl	800533c <HAL_RTC_WaitForSynchro>
 80052fe:	1e03      	subs	r3, r0, #0
 8005300:	d00b      	beq.n	800531a <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	22ff      	movs	r2, #255	; 0xff
 8005308:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2204      	movs	r2, #4
 800530e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e00a      	b.n	8005330 <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	22ff      	movs	r2, #255	; 0xff
 8005320:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2201      	movs	r2, #1
 8005326:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800532e:	2300      	movs	r3, #0
  }
}
 8005330:	0018      	movs	r0, r3
 8005332:	46bd      	mov	sp, r7
 8005334:	b007      	add	sp, #28
 8005336:	bd90      	pop	{r4, r7, pc}
 8005338:	00ffff3f 	.word	0x00ffff3f

0800533c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68da      	ldr	r2, [r3, #12]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	21a0      	movs	r1, #160	; 0xa0
 8005354:	438a      	bics	r2, r1
 8005356:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005358:	f7fd fc1a 	bl	8002b90 <HAL_GetTick>
 800535c:	0003      	movs	r3, r0
 800535e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005360:	e00a      	b.n	8005378 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005362:	f7fd fc15 	bl	8002b90 <HAL_GetTick>
 8005366:	0002      	movs	r2, r0
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	1ad2      	subs	r2, r2, r3
 800536c:	23fa      	movs	r3, #250	; 0xfa
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	429a      	cmp	r2, r3
 8005372:	d901      	bls.n	8005378 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e006      	b.n	8005386 <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	2220      	movs	r2, #32
 8005380:	4013      	ands	r3, r2
 8005382:	d0ee      	beq.n	8005362 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	0018      	movs	r0, r3
 8005388:	46bd      	mov	sp, r7
 800538a:	b004      	add	sp, #16
 800538c:	bd80      	pop	{r7, pc}

0800538e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b084      	sub	sp, #16
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005396:	2300      	movs	r3, #0
 8005398:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	2240      	movs	r2, #64	; 0x40
 80053a2:	4013      	ands	r3, r2
 80053a4:	d11a      	bne.n	80053dc <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2201      	movs	r2, #1
 80053ac:	4252      	negs	r2, r2
 80053ae:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80053b0:	f7fd fbee 	bl	8002b90 <HAL_GetTick>
 80053b4:	0003      	movs	r3, r0
 80053b6:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80053b8:	e00a      	b.n	80053d0 <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80053ba:	f7fd fbe9 	bl	8002b90 <HAL_GetTick>
 80053be:	0002      	movs	r2, r0
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	1ad2      	subs	r2, r2, r3
 80053c4:	23fa      	movs	r3, #250	; 0xfa
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d901      	bls.n	80053d0 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e006      	b.n	80053de <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	2240      	movs	r2, #64	; 0x40
 80053d8:	4013      	ands	r3, r2
 80053da:	d0ee      	beq.n	80053ba <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	0018      	movs	r0, r3
 80053e0:	46bd      	mov	sp, r7
 80053e2:	b004      	add	sp, #16
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b084      	sub	sp, #16
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	0002      	movs	r2, r0
 80053ee:	1dfb      	adds	r3, r7, #7
 80053f0:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80053f6:	e007      	b.n	8005408 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	3301      	adds	r3, #1
 80053fc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80053fe:	1dfb      	adds	r3, r7, #7
 8005400:	1dfa      	adds	r2, r7, #7
 8005402:	7812      	ldrb	r2, [r2, #0]
 8005404:	3a0a      	subs	r2, #10
 8005406:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 8005408:	1dfb      	adds	r3, r7, #7
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	2b09      	cmp	r3, #9
 800540e:	d8f3      	bhi.n	80053f8 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	b2db      	uxtb	r3, r3
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	b2da      	uxtb	r2, r3
 8005418:	1dfb      	adds	r3, r7, #7
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	4313      	orrs	r3, r2
 800541e:	b2db      	uxtb	r3, r3
}
 8005420:	0018      	movs	r0, r3
 8005422:	46bd      	mov	sp, r7
 8005424:	b004      	add	sp, #16
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e01e      	b.n	8005478 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	223d      	movs	r2, #61	; 0x3d
 800543e:	5c9b      	ldrb	r3, [r3, r2]
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d107      	bne.n	8005456 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	223c      	movs	r2, #60	; 0x3c
 800544a:	2100      	movs	r1, #0
 800544c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	0018      	movs	r0, r3
 8005452:	f7fd f9f3 	bl	800283c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	223d      	movs	r2, #61	; 0x3d
 800545a:	2102      	movs	r1, #2
 800545c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	3304      	adds	r3, #4
 8005466:	0019      	movs	r1, r3
 8005468:	0010      	movs	r0, r2
 800546a:	f000 fb3d 	bl	8005ae8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	223d      	movs	r2, #61	; 0x3d
 8005472:	2101      	movs	r1, #1
 8005474:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	0018      	movs	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	b002      	add	sp, #8
 800547e:	bd80      	pop	{r7, pc}

08005480 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e01e      	b.n	80054d0 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	223d      	movs	r2, #61	; 0x3d
 8005496:	5c9b      	ldrb	r3, [r3, r2]
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d107      	bne.n	80054ae <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	223c      	movs	r2, #60	; 0x3c
 80054a2:	2100      	movs	r1, #0
 80054a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	0018      	movs	r0, r3
 80054aa:	f000 f815 	bl	80054d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	223d      	movs	r2, #61	; 0x3d
 80054b2:	2102      	movs	r1, #2
 80054b4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	3304      	adds	r3, #4
 80054be:	0019      	movs	r1, r3
 80054c0:	0010      	movs	r0, r2
 80054c2:	f000 fb11 	bl	8005ae8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	223d      	movs	r2, #61	; 0x3d
 80054ca:	2101      	movs	r1, #1
 80054cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	0018      	movs	r0, r3
 80054d2:	46bd      	mov	sp, r7
 80054d4:	b002      	add	sp, #8
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80054e0:	46c0      	nop			; (mov r8, r8)
 80054e2:	46bd      	mov	sp, r7
 80054e4:	b002      	add	sp, #8
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6839      	ldr	r1, [r7, #0]
 80054f8:	2201      	movs	r2, #1
 80054fa:	0018      	movs	r0, r3
 80054fc:	f000 fe00 	bl	8006100 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <HAL_TIM_PWM_Start+0x88>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00e      	beq.n	8005528 <HAL_TIM_PWM_Start+0x40>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a19      	ldr	r2, [pc, #100]	; (8005574 <HAL_TIM_PWM_Start+0x8c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d009      	beq.n	8005528 <HAL_TIM_PWM_Start+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a17      	ldr	r2, [pc, #92]	; (8005578 <HAL_TIM_PWM_Start+0x90>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d004      	beq.n	8005528 <HAL_TIM_PWM_Start+0x40>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a16      	ldr	r2, [pc, #88]	; (800557c <HAL_TIM_PWM_Start+0x94>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d101      	bne.n	800552c <HAL_TIM_PWM_Start+0x44>
 8005528:	2301      	movs	r3, #1
 800552a:	e000      	b.n	800552e <HAL_TIM_PWM_Start+0x46>
 800552c:	2300      	movs	r3, #0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d008      	beq.n	8005544 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2180      	movs	r1, #128	; 0x80
 800553e:	0209      	lsls	r1, r1, #8
 8005540:	430a      	orrs	r2, r1
 8005542:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	2207      	movs	r2, #7
 800554c:	4013      	ands	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2b06      	cmp	r3, #6
 8005554:	d007      	beq.n	8005566 <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2101      	movs	r1, #1
 8005562:	430a      	orrs	r2, r1
 8005564:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	0018      	movs	r0, r3
 800556a:	46bd      	mov	sp, r7
 800556c:	b004      	add	sp, #16
 800556e:	bd80      	pop	{r7, pc}
 8005570:	40012c00 	.word	0x40012c00
 8005574:	40014000 	.word	0x40014000
 8005578:	40014400 	.word	0x40014400
 800557c:	40014800 	.word	0x40014800

08005580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	2202      	movs	r2, #2
 8005590:	4013      	ands	r3, r2
 8005592:	2b02      	cmp	r3, #2
 8005594:	d124      	bne.n	80055e0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	2202      	movs	r2, #2
 800559e:	4013      	ands	r3, r2
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d11d      	bne.n	80055e0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2203      	movs	r2, #3
 80055aa:	4252      	negs	r2, r2
 80055ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	2203      	movs	r2, #3
 80055bc:	4013      	ands	r3, r2
 80055be:	d004      	beq.n	80055ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	0018      	movs	r0, r3
 80055c4:	f000 fa78 	bl	8005ab8 <HAL_TIM_IC_CaptureCallback>
 80055c8:	e007      	b.n	80055da <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	0018      	movs	r0, r3
 80055ce:	f000 fa6b 	bl	8005aa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	0018      	movs	r0, r3
 80055d6:	f000 fa77 	bl	8005ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	2204      	movs	r2, #4
 80055e8:	4013      	ands	r3, r2
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d125      	bne.n	800563a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	2204      	movs	r2, #4
 80055f6:	4013      	ands	r3, r2
 80055f8:	2b04      	cmp	r3, #4
 80055fa:	d11e      	bne.n	800563a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2205      	movs	r2, #5
 8005602:	4252      	negs	r2, r2
 8005604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699a      	ldr	r2, [r3, #24]
 8005612:	23c0      	movs	r3, #192	; 0xc0
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4013      	ands	r3, r2
 8005618:	d004      	beq.n	8005624 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	0018      	movs	r0, r3
 800561e:	f000 fa4b 	bl	8005ab8 <HAL_TIM_IC_CaptureCallback>
 8005622:	e007      	b.n	8005634 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	0018      	movs	r0, r3
 8005628:	f000 fa3e 	bl	8005aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	0018      	movs	r0, r3
 8005630:	f000 fa4a 	bl	8005ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2208      	movs	r2, #8
 8005642:	4013      	ands	r3, r2
 8005644:	2b08      	cmp	r3, #8
 8005646:	d124      	bne.n	8005692 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	2208      	movs	r2, #8
 8005650:	4013      	ands	r3, r2
 8005652:	2b08      	cmp	r3, #8
 8005654:	d11d      	bne.n	8005692 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2209      	movs	r2, #9
 800565c:	4252      	negs	r2, r2
 800565e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2204      	movs	r2, #4
 8005664:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	69db      	ldr	r3, [r3, #28]
 800566c:	2203      	movs	r2, #3
 800566e:	4013      	ands	r3, r2
 8005670:	d004      	beq.n	800567c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	0018      	movs	r0, r3
 8005676:	f000 fa1f 	bl	8005ab8 <HAL_TIM_IC_CaptureCallback>
 800567a:	e007      	b.n	800568c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	0018      	movs	r0, r3
 8005680:	f000 fa12 	bl	8005aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	0018      	movs	r0, r3
 8005688:	f000 fa1e 	bl	8005ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	2210      	movs	r2, #16
 800569a:	4013      	ands	r3, r2
 800569c:	2b10      	cmp	r3, #16
 800569e:	d125      	bne.n	80056ec <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	2210      	movs	r2, #16
 80056a8:	4013      	ands	r3, r2
 80056aa:	2b10      	cmp	r3, #16
 80056ac:	d11e      	bne.n	80056ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2211      	movs	r2, #17
 80056b4:	4252      	negs	r2, r2
 80056b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2208      	movs	r2, #8
 80056bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	23c0      	movs	r3, #192	; 0xc0
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4013      	ands	r3, r2
 80056ca:	d004      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f000 f9f2 	bl	8005ab8 <HAL_TIM_IC_CaptureCallback>
 80056d4:	e007      	b.n	80056e6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	0018      	movs	r0, r3
 80056da:	f000 f9e5 	bl	8005aa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	0018      	movs	r0, r3
 80056e2:	f000 f9f1 	bl	8005ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4013      	ands	r3, r2
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d10f      	bne.n	800571a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	2201      	movs	r2, #1
 8005702:	4013      	ands	r3, r2
 8005704:	2b01      	cmp	r3, #1
 8005706:	d108      	bne.n	800571a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2202      	movs	r2, #2
 800570e:	4252      	negs	r2, r2
 8005710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	0018      	movs	r0, r3
 8005716:	f000 f9bf 	bl	8005a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	2280      	movs	r2, #128	; 0x80
 8005722:	4013      	ands	r3, r2
 8005724:	2b80      	cmp	r3, #128	; 0x80
 8005726:	d10f      	bne.n	8005748 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	2280      	movs	r2, #128	; 0x80
 8005730:	4013      	ands	r3, r2
 8005732:	2b80      	cmp	r3, #128	; 0x80
 8005734:	d108      	bne.n	8005748 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2281      	movs	r2, #129	; 0x81
 800573c:	4252      	negs	r2, r2
 800573e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	0018      	movs	r0, r3
 8005744:	f000 fdbe 	bl	80062c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	2240      	movs	r2, #64	; 0x40
 8005750:	4013      	ands	r3, r2
 8005752:	2b40      	cmp	r3, #64	; 0x40
 8005754:	d10f      	bne.n	8005776 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	2240      	movs	r2, #64	; 0x40
 800575e:	4013      	ands	r3, r2
 8005760:	2b40      	cmp	r3, #64	; 0x40
 8005762:	d108      	bne.n	8005776 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2241      	movs	r2, #65	; 0x41
 800576a:	4252      	negs	r2, r2
 800576c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	0018      	movs	r0, r3
 8005772:	f000 f9b1 	bl	8005ad8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2220      	movs	r2, #32
 800577e:	4013      	ands	r3, r2
 8005780:	2b20      	cmp	r3, #32
 8005782:	d10f      	bne.n	80057a4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	2220      	movs	r2, #32
 800578c:	4013      	ands	r3, r2
 800578e:	2b20      	cmp	r3, #32
 8005790:	d108      	bne.n	80057a4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2221      	movs	r2, #33	; 0x21
 8005798:	4252      	negs	r2, r2
 800579a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	0018      	movs	r0, r3
 80057a0:	f000 fd88 	bl	80062b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057a4:	46c0      	nop			; (mov r8, r8)
 80057a6:	46bd      	mov	sp, r7
 80057a8:	b002      	add	sp, #8
 80057aa:	bd80      	pop	{r7, pc}

080057ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	223c      	movs	r2, #60	; 0x3c
 80057bc:	5c9b      	ldrb	r3, [r3, r2]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d101      	bne.n	80057c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e0a4      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x164>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	223c      	movs	r2, #60	; 0x3c
 80057ca:	2101      	movs	r1, #1
 80057cc:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	223d      	movs	r2, #61	; 0x3d
 80057d2:	2102      	movs	r1, #2
 80057d4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d029      	beq.n	8005830 <HAL_TIM_PWM_ConfigChannel+0x84>
 80057dc:	d802      	bhi.n	80057e4 <HAL_TIM_PWM_ConfigChannel+0x38>
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d005      	beq.n	80057ee <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 80057e2:	e08c      	b.n	80058fe <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 80057e4:	2b08      	cmp	r3, #8
 80057e6:	d046      	beq.n	8005876 <HAL_TIM_PWM_ConfigChannel+0xca>
 80057e8:	2b0c      	cmp	r3, #12
 80057ea:	d065      	beq.n	80058b8 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 80057ec:	e087      	b.n	80058fe <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	0011      	movs	r1, r2
 80057f6:	0018      	movs	r0, r3
 80057f8:	f000 f9ec 	bl	8005bd4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2108      	movs	r1, #8
 8005808:	430a      	orrs	r2, r1
 800580a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	699a      	ldr	r2, [r3, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2104      	movs	r1, #4
 8005818:	438a      	bics	r2, r1
 800581a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6999      	ldr	r1, [r3, #24]
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	691a      	ldr	r2, [r3, #16]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	619a      	str	r2, [r3, #24]
      break;
 800582e:	e066      	b.n	80058fe <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	0011      	movs	r1, r2
 8005838:	0018      	movs	r0, r3
 800583a:	f000 fa53 	bl	8005ce4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	699a      	ldr	r2, [r3, #24]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2180      	movs	r1, #128	; 0x80
 800584a:	0109      	lsls	r1, r1, #4
 800584c:	430a      	orrs	r2, r1
 800584e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699a      	ldr	r2, [r3, #24]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	492f      	ldr	r1, [pc, #188]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800585c:	400a      	ands	r2, r1
 800585e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6999      	ldr	r1, [r3, #24]
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	021a      	lsls	r2, r3, #8
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	619a      	str	r2, [r3, #24]
      break;
 8005874:	e043      	b.n	80058fe <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	0011      	movs	r1, r2
 800587e:	0018      	movs	r0, r3
 8005880:	f000 fab4 	bl	8005dec <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	69da      	ldr	r2, [r3, #28]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2108      	movs	r1, #8
 8005890:	430a      	orrs	r2, r1
 8005892:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	69da      	ldr	r2, [r3, #28]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2104      	movs	r1, #4
 80058a0:	438a      	bics	r2, r1
 80058a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	69d9      	ldr	r1, [r3, #28]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	691a      	ldr	r2, [r3, #16]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	61da      	str	r2, [r3, #28]
      break;
 80058b6:	e022      	b.n	80058fe <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	0011      	movs	r1, r2
 80058c0:	0018      	movs	r0, r3
 80058c2:	f000 fb19 	bl	8005ef8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69da      	ldr	r2, [r3, #28]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2180      	movs	r1, #128	; 0x80
 80058d2:	0109      	lsls	r1, r1, #4
 80058d4:	430a      	orrs	r2, r1
 80058d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	69da      	ldr	r2, [r3, #28]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	490d      	ldr	r1, [pc, #52]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80058e4:	400a      	ands	r2, r1
 80058e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	69d9      	ldr	r1, [r3, #28]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	021a      	lsls	r2, r3, #8
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	430a      	orrs	r2, r1
 80058fa:	61da      	str	r2, [r3, #28]
      break;
 80058fc:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	223d      	movs	r2, #61	; 0x3d
 8005902:	2101      	movs	r1, #1
 8005904:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	223c      	movs	r2, #60	; 0x3c
 800590a:	2100      	movs	r1, #0
 800590c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	0018      	movs	r0, r3
 8005912:	46bd      	mov	sp, r7
 8005914:	b004      	add	sp, #16
 8005916:	bd80      	pop	{r7, pc}
 8005918:	fffffbff 	.word	0xfffffbff

0800591c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	223c      	movs	r2, #60	; 0x3c
 800592a:	5c9b      	ldrb	r3, [r3, r2]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d101      	bne.n	8005934 <HAL_TIM_ConfigClockSource+0x18>
 8005930:	2302      	movs	r3, #2
 8005932:	e0ab      	b.n	8005a8c <HAL_TIM_ConfigClockSource+0x170>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	223c      	movs	r2, #60	; 0x3c
 8005938:	2101      	movs	r1, #1
 800593a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	223d      	movs	r2, #61	; 0x3d
 8005940:	2102      	movs	r1, #2
 8005942:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2277      	movs	r2, #119	; 0x77
 8005950:	4393      	bics	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	4a4f      	ldr	r2, [pc, #316]	; (8005a94 <HAL_TIM_ConfigClockSource+0x178>)
 8005958:	4013      	ands	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b40      	cmp	r3, #64	; 0x40
 800596a:	d100      	bne.n	800596e <HAL_TIM_ConfigClockSource+0x52>
 800596c:	e06b      	b.n	8005a46 <HAL_TIM_ConfigClockSource+0x12a>
 800596e:	d80e      	bhi.n	800598e <HAL_TIM_ConfigClockSource+0x72>
 8005970:	2b10      	cmp	r3, #16
 8005972:	d100      	bne.n	8005976 <HAL_TIM_ConfigClockSource+0x5a>
 8005974:	e077      	b.n	8005a66 <HAL_TIM_ConfigClockSource+0x14a>
 8005976:	d803      	bhi.n	8005980 <HAL_TIM_ConfigClockSource+0x64>
 8005978:	2b00      	cmp	r3, #0
 800597a:	d100      	bne.n	800597e <HAL_TIM_ConfigClockSource+0x62>
 800597c:	e073      	b.n	8005a66 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800597e:	e07c      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005980:	2b20      	cmp	r3, #32
 8005982:	d100      	bne.n	8005986 <HAL_TIM_ConfigClockSource+0x6a>
 8005984:	e06f      	b.n	8005a66 <HAL_TIM_ConfigClockSource+0x14a>
 8005986:	2b30      	cmp	r3, #48	; 0x30
 8005988:	d100      	bne.n	800598c <HAL_TIM_ConfigClockSource+0x70>
 800598a:	e06c      	b.n	8005a66 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800598c:	e075      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800598e:	2b70      	cmp	r3, #112	; 0x70
 8005990:	d00e      	beq.n	80059b0 <HAL_TIM_ConfigClockSource+0x94>
 8005992:	d804      	bhi.n	800599e <HAL_TIM_ConfigClockSource+0x82>
 8005994:	2b50      	cmp	r3, #80	; 0x50
 8005996:	d036      	beq.n	8005a06 <HAL_TIM_ConfigClockSource+0xea>
 8005998:	2b60      	cmp	r3, #96	; 0x60
 800599a:	d044      	beq.n	8005a26 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800599c:	e06d      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800599e:	2280      	movs	r2, #128	; 0x80
 80059a0:	0152      	lsls	r2, r2, #5
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d068      	beq.n	8005a78 <HAL_TIM_ConfigClockSource+0x15c>
 80059a6:	2280      	movs	r2, #128	; 0x80
 80059a8:	0192      	lsls	r2, r2, #6
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d017      	beq.n	80059de <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80059ae:	e064      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	6899      	ldr	r1, [r3, #8]
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f000 fb7e 	bl	80060c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2277      	movs	r2, #119	; 0x77
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	609a      	str	r2, [r3, #8]
      break;
 80059dc:	e04d      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6818      	ldr	r0, [r3, #0]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	6899      	ldr	r1, [r3, #8]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	f000 fb67 	bl	80060c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2180      	movs	r1, #128	; 0x80
 80059fe:	01c9      	lsls	r1, r1, #7
 8005a00:	430a      	orrs	r2, r1
 8005a02:	609a      	str	r2, [r3, #8]
      break;
 8005a04:	e039      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6818      	ldr	r0, [r3, #0]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	6859      	ldr	r1, [r3, #4]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	001a      	movs	r2, r3
 8005a14:	f000 fada 	bl	8005fcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2150      	movs	r1, #80	; 0x50
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f000 fb34 	bl	800608c <TIM_ITRx_SetConfig>
      break;
 8005a24:	e029      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	6859      	ldr	r1, [r3, #4]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	001a      	movs	r2, r3
 8005a34:	f000 faf8 	bl	8006028 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2160      	movs	r1, #96	; 0x60
 8005a3e:	0018      	movs	r0, r3
 8005a40:	f000 fb24 	bl	800608c <TIM_ITRx_SetConfig>
      break;
 8005a44:	e019      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6818      	ldr	r0, [r3, #0]
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	6859      	ldr	r1, [r3, #4]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	001a      	movs	r2, r3
 8005a54:	f000 faba 	bl	8005fcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2140      	movs	r1, #64	; 0x40
 8005a5e:	0018      	movs	r0, r3
 8005a60:	f000 fb14 	bl	800608c <TIM_ITRx_SetConfig>
      break;
 8005a64:	e009      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	0019      	movs	r1, r3
 8005a70:	0010      	movs	r0, r2
 8005a72:	f000 fb0b 	bl	800608c <TIM_ITRx_SetConfig>
      break;
 8005a76:	e000      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005a78:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	223d      	movs	r2, #61	; 0x3d
 8005a7e:	2101      	movs	r1, #1
 8005a80:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	223c      	movs	r2, #60	; 0x3c
 8005a86:	2100      	movs	r1, #0
 8005a88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	b004      	add	sp, #16
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	ffff00ff 	.word	0xffff00ff

08005a98 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b002      	add	sp, #8
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ab0:	46c0      	nop			; (mov r8, r8)
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	b002      	add	sp, #8
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ac0:	46c0      	nop			; (mov r8, r8)
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	b002      	add	sp, #8
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ad0:	46c0      	nop			; (mov r8, r8)
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	b002      	add	sp, #8
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ae0:	46c0      	nop			; (mov r8, r8)
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	b002      	add	sp, #8
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a2f      	ldr	r2, [pc, #188]	; (8005bb8 <TIM_Base_SetConfig+0xd0>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d003      	beq.n	8005b08 <TIM_Base_SetConfig+0x20>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a2e      	ldr	r2, [pc, #184]	; (8005bbc <TIM_Base_SetConfig+0xd4>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d108      	bne.n	8005b1a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2270      	movs	r2, #112	; 0x70
 8005b0c:	4393      	bics	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a26      	ldr	r2, [pc, #152]	; (8005bb8 <TIM_Base_SetConfig+0xd0>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d013      	beq.n	8005b4a <TIM_Base_SetConfig+0x62>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a25      	ldr	r2, [pc, #148]	; (8005bbc <TIM_Base_SetConfig+0xd4>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d00f      	beq.n	8005b4a <TIM_Base_SetConfig+0x62>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a24      	ldr	r2, [pc, #144]	; (8005bc0 <TIM_Base_SetConfig+0xd8>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00b      	beq.n	8005b4a <TIM_Base_SetConfig+0x62>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a23      	ldr	r2, [pc, #140]	; (8005bc4 <TIM_Base_SetConfig+0xdc>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d007      	beq.n	8005b4a <TIM_Base_SetConfig+0x62>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a22      	ldr	r2, [pc, #136]	; (8005bc8 <TIM_Base_SetConfig+0xe0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d003      	beq.n	8005b4a <TIM_Base_SetConfig+0x62>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a21      	ldr	r2, [pc, #132]	; (8005bcc <TIM_Base_SetConfig+0xe4>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d108      	bne.n	8005b5c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	4a20      	ldr	r2, [pc, #128]	; (8005bd0 <TIM_Base_SetConfig+0xe8>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2280      	movs	r2, #128	; 0x80
 8005b60:	4393      	bics	r3, r2
 8005b62:	001a      	movs	r2, r3
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a0c      	ldr	r2, [pc, #48]	; (8005bb8 <TIM_Base_SetConfig+0xd0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d00b      	beq.n	8005ba2 <TIM_Base_SetConfig+0xba>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a0d      	ldr	r2, [pc, #52]	; (8005bc4 <TIM_Base_SetConfig+0xdc>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d007      	beq.n	8005ba2 <TIM_Base_SetConfig+0xba>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a0c      	ldr	r2, [pc, #48]	; (8005bc8 <TIM_Base_SetConfig+0xe0>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d003      	beq.n	8005ba2 <TIM_Base_SetConfig+0xba>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a0b      	ldr	r2, [pc, #44]	; (8005bcc <TIM_Base_SetConfig+0xe4>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d103      	bne.n	8005baa <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	691a      	ldr	r2, [r3, #16]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	615a      	str	r2, [r3, #20]
}
 8005bb0:	46c0      	nop			; (mov r8, r8)
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b004      	add	sp, #16
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40012c00 	.word	0x40012c00
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40002000 	.word	0x40002000
 8005bc4:	40014000 	.word	0x40014000
 8005bc8:	40014400 	.word	0x40014400
 8005bcc:	40014800 	.word	0x40014800
 8005bd0:	fffffcff 	.word	0xfffffcff

08005bd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	2201      	movs	r2, #1
 8005be4:	4393      	bics	r3, r2
 8005be6:	001a      	movs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a1b      	ldr	r3, [r3, #32]
 8005bf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2270      	movs	r2, #112	; 0x70
 8005c02:	4393      	bics	r3, r2
 8005c04:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2203      	movs	r2, #3
 8005c0a:	4393      	bics	r3, r2
 8005c0c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	4393      	bics	r3, r2
 8005c1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a27      	ldr	r2, [pc, #156]	; (8005ccc <TIM_OC1_SetConfig+0xf8>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00b      	beq.n	8005c4a <TIM_OC1_SetConfig+0x76>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a26      	ldr	r2, [pc, #152]	; (8005cd0 <TIM_OC1_SetConfig+0xfc>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d007      	beq.n	8005c4a <TIM_OC1_SetConfig+0x76>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a25      	ldr	r2, [pc, #148]	; (8005cd4 <TIM_OC1_SetConfig+0x100>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d003      	beq.n	8005c4a <TIM_OC1_SetConfig+0x76>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a24      	ldr	r2, [pc, #144]	; (8005cd8 <TIM_OC1_SetConfig+0x104>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d10c      	bne.n	8005c64 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2208      	movs	r2, #8
 8005c4e:	4393      	bics	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	2204      	movs	r2, #4
 8005c60:	4393      	bics	r3, r2
 8005c62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a19      	ldr	r2, [pc, #100]	; (8005ccc <TIM_OC1_SetConfig+0xf8>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d00b      	beq.n	8005c84 <TIM_OC1_SetConfig+0xb0>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a18      	ldr	r2, [pc, #96]	; (8005cd0 <TIM_OC1_SetConfig+0xfc>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d007      	beq.n	8005c84 <TIM_OC1_SetConfig+0xb0>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a17      	ldr	r2, [pc, #92]	; (8005cd4 <TIM_OC1_SetConfig+0x100>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d003      	beq.n	8005c84 <TIM_OC1_SetConfig+0xb0>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a16      	ldr	r2, [pc, #88]	; (8005cd8 <TIM_OC1_SetConfig+0x104>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d111      	bne.n	8005ca8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	4a15      	ldr	r2, [pc, #84]	; (8005cdc <TIM_OC1_SetConfig+0x108>)
 8005c88:	4013      	ands	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	4a14      	ldr	r2, [pc, #80]	; (8005ce0 <TIM_OC1_SetConfig+0x10c>)
 8005c90:	4013      	ands	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	621a      	str	r2, [r3, #32]
}
 8005cc2:	46c0      	nop			; (mov r8, r8)
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	b006      	add	sp, #24
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40014000 	.word	0x40014000
 8005cd4:	40014400 	.word	0x40014400
 8005cd8:	40014800 	.word	0x40014800
 8005cdc:	fffffeff 	.word	0xfffffeff
 8005ce0:	fffffdff 	.word	0xfffffdff

08005ce4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	2210      	movs	r2, #16
 8005cf4:	4393      	bics	r3, r2
 8005cf6:	001a      	movs	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	4a2e      	ldr	r2, [pc, #184]	; (8005dcc <TIM_OC2_SetConfig+0xe8>)
 8005d12:	4013      	ands	r3, r2
 8005d14:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	4a2d      	ldr	r2, [pc, #180]	; (8005dd0 <TIM_OC2_SetConfig+0xec>)
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	021b      	lsls	r3, r3, #8
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	4393      	bics	r3, r2
 8005d30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	011b      	lsls	r3, r3, #4
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a24      	ldr	r2, [pc, #144]	; (8005dd4 <TIM_OC2_SetConfig+0xf0>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d10d      	bne.n	8005d62 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2280      	movs	r2, #128	; 0x80
 8005d4a:	4393      	bics	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	2240      	movs	r2, #64	; 0x40
 8005d5e:	4393      	bics	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a1b      	ldr	r2, [pc, #108]	; (8005dd4 <TIM_OC2_SetConfig+0xf0>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d00b      	beq.n	8005d82 <TIM_OC2_SetConfig+0x9e>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a1a      	ldr	r2, [pc, #104]	; (8005dd8 <TIM_OC2_SetConfig+0xf4>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d007      	beq.n	8005d82 <TIM_OC2_SetConfig+0x9e>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a19      	ldr	r2, [pc, #100]	; (8005ddc <TIM_OC2_SetConfig+0xf8>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d003      	beq.n	8005d82 <TIM_OC2_SetConfig+0x9e>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a18      	ldr	r2, [pc, #96]	; (8005de0 <TIM_OC2_SetConfig+0xfc>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d113      	bne.n	8005daa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	4a17      	ldr	r2, [pc, #92]	; (8005de4 <TIM_OC2_SetConfig+0x100>)
 8005d86:	4013      	ands	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	4a16      	ldr	r2, [pc, #88]	; (8005de8 <TIM_OC2_SetConfig+0x104>)
 8005d8e:	4013      	ands	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	695b      	ldr	r3, [r3, #20]
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	621a      	str	r2, [r3, #32]
}
 8005dc4:	46c0      	nop			; (mov r8, r8)
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	b006      	add	sp, #24
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	ffff8fff 	.word	0xffff8fff
 8005dd0:	fffffcff 	.word	0xfffffcff
 8005dd4:	40012c00 	.word	0x40012c00
 8005dd8:	40014000 	.word	0x40014000
 8005ddc:	40014400 	.word	0x40014400
 8005de0:	40014800 	.word	0x40014800
 8005de4:	fffffbff 	.word	0xfffffbff
 8005de8:	fffff7ff 	.word	0xfffff7ff

08005dec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	4a35      	ldr	r2, [pc, #212]	; (8005ed0 <TIM_OC3_SetConfig+0xe4>)
 8005dfc:	401a      	ands	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2270      	movs	r2, #112	; 0x70
 8005e18:	4393      	bics	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2203      	movs	r2, #3
 8005e20:	4393      	bics	r3, r2
 8005e22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	4a28      	ldr	r2, [pc, #160]	; (8005ed4 <TIM_OC3_SetConfig+0xe8>)
 8005e32:	4013      	ands	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	021b      	lsls	r3, r3, #8
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a24      	ldr	r2, [pc, #144]	; (8005ed8 <TIM_OC3_SetConfig+0xec>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d10d      	bne.n	8005e66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	4a23      	ldr	r2, [pc, #140]	; (8005edc <TIM_OC3_SetConfig+0xf0>)
 8005e4e:	4013      	ands	r3, r2
 8005e50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	021b      	lsls	r3, r3, #8
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	4a1f      	ldr	r2, [pc, #124]	; (8005ee0 <TIM_OC3_SetConfig+0xf4>)
 8005e62:	4013      	ands	r3, r2
 8005e64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a1b      	ldr	r2, [pc, #108]	; (8005ed8 <TIM_OC3_SetConfig+0xec>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d00b      	beq.n	8005e86 <TIM_OC3_SetConfig+0x9a>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a1c      	ldr	r2, [pc, #112]	; (8005ee4 <TIM_OC3_SetConfig+0xf8>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d007      	beq.n	8005e86 <TIM_OC3_SetConfig+0x9a>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a1b      	ldr	r2, [pc, #108]	; (8005ee8 <TIM_OC3_SetConfig+0xfc>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d003      	beq.n	8005e86 <TIM_OC3_SetConfig+0x9a>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a1a      	ldr	r2, [pc, #104]	; (8005eec <TIM_OC3_SetConfig+0x100>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d113      	bne.n	8005eae <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	4a19      	ldr	r2, [pc, #100]	; (8005ef0 <TIM_OC3_SetConfig+0x104>)
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	4a18      	ldr	r2, [pc, #96]	; (8005ef4 <TIM_OC3_SetConfig+0x108>)
 8005e92:	4013      	ands	r3, r2
 8005e94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	699b      	ldr	r3, [r3, #24]
 8005ea6:	011b      	lsls	r3, r3, #4
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	621a      	str	r2, [r3, #32]
}
 8005ec8:	46c0      	nop			; (mov r8, r8)
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	b006      	add	sp, #24
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	fffffeff 	.word	0xfffffeff
 8005ed4:	fffffdff 	.word	0xfffffdff
 8005ed8:	40012c00 	.word	0x40012c00
 8005edc:	fffff7ff 	.word	0xfffff7ff
 8005ee0:	fffffbff 	.word	0xfffffbff
 8005ee4:	40014000 	.word	0x40014000
 8005ee8:	40014400 	.word	0x40014400
 8005eec:	40014800 	.word	0x40014800
 8005ef0:	ffffefff 	.word	0xffffefff
 8005ef4:	ffffdfff 	.word	0xffffdfff

08005ef8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b086      	sub	sp, #24
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	4a28      	ldr	r2, [pc, #160]	; (8005fa8 <TIM_OC4_SetConfig+0xb0>)
 8005f08:	401a      	ands	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	69db      	ldr	r3, [r3, #28]
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	4a22      	ldr	r2, [pc, #136]	; (8005fac <TIM_OC4_SetConfig+0xb4>)
 8005f24:	4013      	ands	r3, r2
 8005f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4a21      	ldr	r2, [pc, #132]	; (8005fb0 <TIM_OC4_SetConfig+0xb8>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	021b      	lsls	r3, r3, #8
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	4a1d      	ldr	r2, [pc, #116]	; (8005fb4 <TIM_OC4_SetConfig+0xbc>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	031b      	lsls	r3, r3, #12
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a19      	ldr	r2, [pc, #100]	; (8005fb8 <TIM_OC4_SetConfig+0xc0>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d00b      	beq.n	8005f70 <TIM_OC4_SetConfig+0x78>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a18      	ldr	r2, [pc, #96]	; (8005fbc <TIM_OC4_SetConfig+0xc4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d007      	beq.n	8005f70 <TIM_OC4_SetConfig+0x78>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a17      	ldr	r2, [pc, #92]	; (8005fc0 <TIM_OC4_SetConfig+0xc8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d003      	beq.n	8005f70 <TIM_OC4_SetConfig+0x78>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a16      	ldr	r2, [pc, #88]	; (8005fc4 <TIM_OC4_SetConfig+0xcc>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d109      	bne.n	8005f84 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	4a15      	ldr	r2, [pc, #84]	; (8005fc8 <TIM_OC4_SetConfig+0xd0>)
 8005f74:	4013      	ands	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	019b      	lsls	r3, r3, #6
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	697a      	ldr	r2, [r7, #20]
 8005f88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	621a      	str	r2, [r3, #32]
}
 8005f9e:	46c0      	nop			; (mov r8, r8)
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	b006      	add	sp, #24
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	ffffefff 	.word	0xffffefff
 8005fac:	ffff8fff 	.word	0xffff8fff
 8005fb0:	fffffcff 	.word	0xfffffcff
 8005fb4:	ffffdfff 	.word	0xffffdfff
 8005fb8:	40012c00 	.word	0x40012c00
 8005fbc:	40014000 	.word	0x40014000
 8005fc0:	40014400 	.word	0x40014400
 8005fc4:	40014800 	.word	0x40014800
 8005fc8:	ffffbfff 	.word	0xffffbfff

08005fcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b086      	sub	sp, #24
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6a1b      	ldr	r3, [r3, #32]
 8005fdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	4393      	bics	r3, r2
 8005fe6:	001a      	movs	r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	699b      	ldr	r3, [r3, #24]
 8005ff0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	22f0      	movs	r2, #240	; 0xf0
 8005ff6:	4393      	bics	r3, r2
 8005ff8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	011b      	lsls	r3, r3, #4
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	4313      	orrs	r3, r2
 8006002:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	220a      	movs	r2, #10
 8006008:	4393      	bics	r3, r2
 800600a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	4313      	orrs	r3, r2
 8006012:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	621a      	str	r2, [r3, #32]
}
 8006020:	46c0      	nop			; (mov r8, r8)
 8006022:	46bd      	mov	sp, r7
 8006024:	b006      	add	sp, #24
 8006026:	bd80      	pop	{r7, pc}

08006028 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	2210      	movs	r2, #16
 800603a:	4393      	bics	r3, r2
 800603c:	001a      	movs	r2, r3
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	699b      	ldr	r3, [r3, #24]
 8006046:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	4a0d      	ldr	r2, [pc, #52]	; (8006088 <TIM_TI2_ConfigInputStage+0x60>)
 8006052:	4013      	ands	r3, r2
 8006054:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	031b      	lsls	r3, r3, #12
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	4313      	orrs	r3, r2
 800605e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	22a0      	movs	r2, #160	; 0xa0
 8006064:	4393      	bics	r3, r2
 8006066:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	011b      	lsls	r3, r3, #4
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	621a      	str	r2, [r3, #32]
}
 800607e:	46c0      	nop			; (mov r8, r8)
 8006080:	46bd      	mov	sp, r7
 8006082:	b006      	add	sp, #24
 8006084:	bd80      	pop	{r7, pc}
 8006086:	46c0      	nop			; (mov r8, r8)
 8006088:	ffff0fff 	.word	0xffff0fff

0800608c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2270      	movs	r2, #112	; 0x70
 80060a0:	4393      	bics	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	2207      	movs	r2, #7
 80060ac:	4313      	orrs	r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	609a      	str	r2, [r3, #8]
}
 80060b6:	46c0      	nop			; (mov r8, r8)
 80060b8:	46bd      	mov	sp, r7
 80060ba:	b004      	add	sp, #16
 80060bc:	bd80      	pop	{r7, pc}
	...

080060c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b086      	sub	sp, #24
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]
 80060cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	4a09      	ldr	r2, [pc, #36]	; (80060fc <TIM_ETR_SetConfig+0x3c>)
 80060d8:	4013      	ands	r3, r2
 80060da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	021a      	lsls	r2, r3, #8
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	431a      	orrs	r2, r3
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	609a      	str	r2, [r3, #8]
}
 80060f4:	46c0      	nop			; (mov r8, r8)
 80060f6:	46bd      	mov	sp, r7
 80060f8:	b006      	add	sp, #24
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	ffff00ff 	.word	0xffff00ff

08006100 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	221f      	movs	r2, #31
 8006110:	4013      	ands	r3, r2
 8006112:	2201      	movs	r2, #1
 8006114:	409a      	lsls	r2, r3
 8006116:	0013      	movs	r3, r2
 8006118:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	43d2      	mvns	r2, r2
 8006122:	401a      	ands	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6a1a      	ldr	r2, [r3, #32]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	211f      	movs	r1, #31
 8006130:	400b      	ands	r3, r1
 8006132:	6879      	ldr	r1, [r7, #4]
 8006134:	4099      	lsls	r1, r3
 8006136:	000b      	movs	r3, r1
 8006138:	431a      	orrs	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	621a      	str	r2, [r3, #32]
}
 800613e:	46c0      	nop			; (mov r8, r8)
 8006140:	46bd      	mov	sp, r7
 8006142:	b006      	add	sp, #24
 8006144:	bd80      	pop	{r7, pc}
	...

08006148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	223c      	movs	r2, #60	; 0x3c
 8006156:	5c9b      	ldrb	r3, [r3, r2]
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800615c:	2302      	movs	r3, #2
 800615e:	e041      	b.n	80061e4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	223c      	movs	r2, #60	; 0x3c
 8006164:	2101      	movs	r1, #1
 8006166:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	223d      	movs	r2, #61	; 0x3d
 800616c:	2102      	movs	r1, #2
 800616e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2270      	movs	r2, #112	; 0x70
 8006184:	4393      	bics	r3, r2
 8006186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68fa      	ldr	r2, [r7, #12]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a13      	ldr	r2, [pc, #76]	; (80061ec <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d009      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a11      	ldr	r2, [pc, #68]	; (80061f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d004      	beq.n	80061b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a10      	ldr	r2, [pc, #64]	; (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d10c      	bne.n	80061d2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	2280      	movs	r2, #128	; 0x80
 80061bc:	4393      	bics	r3, r2
 80061be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	223d      	movs	r2, #61	; 0x3d
 80061d6:	2101      	movs	r1, #1
 80061d8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	223c      	movs	r2, #60	; 0x3c
 80061de:	2100      	movs	r1, #0
 80061e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	0018      	movs	r0, r3
 80061e6:	46bd      	mov	sp, r7
 80061e8:	b004      	add	sp, #16
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	40012c00 	.word	0x40012c00
 80061f0:	40000400 	.word	0x40000400
 80061f4:	40014000 	.word	0x40014000

080061f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006202:	2300      	movs	r3, #0
 8006204:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	223c      	movs	r2, #60	; 0x3c
 800620a:	5c9b      	ldrb	r3, [r3, r2]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006210:	2302      	movs	r3, #2
 8006212:	e03e      	b.n	8006292 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	223c      	movs	r2, #60	; 0x3c
 8006218:	2101      	movs	r1, #1
 800621a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	22ff      	movs	r2, #255	; 0xff
 8006220:	4393      	bics	r3, r2
 8006222:	001a      	movs	r2, r3
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	4313      	orrs	r3, r2
 800622a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4a1b      	ldr	r2, [pc, #108]	; (800629c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8006230:	401a      	ands	r2, r3
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	4313      	orrs	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4a18      	ldr	r2, [pc, #96]	; (80062a0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800623e:	401a      	ands	r2, r3
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	4313      	orrs	r3, r2
 8006246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	4a16      	ldr	r2, [pc, #88]	; (80062a4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 800624c:	401a      	ands	r2, r3
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	4a13      	ldr	r2, [pc, #76]	; (80062a8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800625a:	401a      	ands	r2, r3
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	4313      	orrs	r3, r2
 8006262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4a11      	ldr	r2, [pc, #68]	; (80062ac <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8006268:	401a      	ands	r2, r3
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	4a0e      	ldr	r2, [pc, #56]	; (80062b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8006276:	401a      	ands	r2, r3
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	4313      	orrs	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	223c      	movs	r2, #60	; 0x3c
 800628c:	2100      	movs	r1, #0
 800628e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	0018      	movs	r0, r3
 8006294:	46bd      	mov	sp, r7
 8006296:	b004      	add	sp, #16
 8006298:	bd80      	pop	{r7, pc}
 800629a:	46c0      	nop			; (mov r8, r8)
 800629c:	fffffcff 	.word	0xfffffcff
 80062a0:	fffffbff 	.word	0xfffffbff
 80062a4:	fffff7ff 	.word	0xfffff7ff
 80062a8:	ffffefff 	.word	0xffffefff
 80062ac:	ffffdfff 	.word	0xffffdfff
 80062b0:	ffffbfff 	.word	0xffffbfff

080062b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062bc:	46c0      	nop			; (mov r8, r8)
 80062be:	46bd      	mov	sp, r7
 80062c0:	b002      	add	sp, #8
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062cc:	46c0      	nop			; (mov r8, r8)
 80062ce:	46bd      	mov	sp, r7
 80062d0:	b002      	add	sp, #8
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e044      	b.n	8006370 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d107      	bne.n	80062fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2270      	movs	r2, #112	; 0x70
 80062f2:	2100      	movs	r1, #0
 80062f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	0018      	movs	r0, r3
 80062fa:	f7fc fb9b 	bl	8002a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2224      	movs	r2, #36	; 0x24
 8006302:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2101      	movs	r1, #1
 8006310:	438a      	bics	r2, r1
 8006312:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	0018      	movs	r0, r3
 8006318:	f000 f830 	bl	800637c <UART_SetConfig>
 800631c:	0003      	movs	r3, r0
 800631e:	2b01      	cmp	r3, #1
 8006320:	d101      	bne.n	8006326 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e024      	b.n	8006370 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	0018      	movs	r0, r3
 8006332:	f000 f9a9 	bl	8006688 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	685a      	ldr	r2, [r3, #4]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	490d      	ldr	r1, [pc, #52]	; (8006378 <HAL_UART_Init+0xa4>)
 8006342:	400a      	ands	r2, r1
 8006344:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2108      	movs	r1, #8
 8006352:	438a      	bics	r2, r1
 8006354:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2101      	movs	r1, #1
 8006362:	430a      	orrs	r2, r1
 8006364:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	0018      	movs	r0, r3
 800636a:	f000 fa41 	bl	80067f0 <UART_CheckIdleState>
 800636e:	0003      	movs	r3, r0
}
 8006370:	0018      	movs	r0, r3
 8006372:	46bd      	mov	sp, r7
 8006374:	b002      	add	sp, #8
 8006376:	bd80      	pop	{r7, pc}
 8006378:	fffff7ff 	.word	0xfffff7ff

0800637c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006384:	2300      	movs	r3, #0
 8006386:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006388:	2317      	movs	r3, #23
 800638a:	18fb      	adds	r3, r7, r3
 800638c:	2200      	movs	r2, #0
 800638e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689a      	ldr	r2, [r3, #8]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	431a      	orrs	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	431a      	orrs	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4aad      	ldr	r2, [pc, #692]	; (8006664 <UART_SetConfig+0x2e8>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	0019      	movs	r1, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	4aa8      	ldr	r2, [pc, #672]	; (8006668 <UART_SetConfig+0x2ec>)
 80063c6:	4013      	ands	r3, r2
 80063c8:	0019      	movs	r1, r3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	4a9f      	ldr	r2, [pc, #636]	; (800666c <UART_SetConfig+0x2f0>)
 80063ee:	4013      	ands	r3, r2
 80063f0:	0019      	movs	r1, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	430a      	orrs	r2, r1
 80063fa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a9b      	ldr	r2, [pc, #620]	; (8006670 <UART_SetConfig+0x2f4>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d125      	bne.n	8006452 <UART_SetConfig+0xd6>
 8006406:	4b9b      	ldr	r3, [pc, #620]	; (8006674 <UART_SetConfig+0x2f8>)
 8006408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640a:	2203      	movs	r2, #3
 800640c:	4013      	ands	r3, r2
 800640e:	2b01      	cmp	r3, #1
 8006410:	d00f      	beq.n	8006432 <UART_SetConfig+0xb6>
 8006412:	d304      	bcc.n	800641e <UART_SetConfig+0xa2>
 8006414:	2b02      	cmp	r3, #2
 8006416:	d011      	beq.n	800643c <UART_SetConfig+0xc0>
 8006418:	2b03      	cmp	r3, #3
 800641a:	d005      	beq.n	8006428 <UART_SetConfig+0xac>
 800641c:	e013      	b.n	8006446 <UART_SetConfig+0xca>
 800641e:	231f      	movs	r3, #31
 8006420:	18fb      	adds	r3, r7, r3
 8006422:	2200      	movs	r2, #0
 8006424:	701a      	strb	r2, [r3, #0]
 8006426:	e022      	b.n	800646e <UART_SetConfig+0xf2>
 8006428:	231f      	movs	r3, #31
 800642a:	18fb      	adds	r3, r7, r3
 800642c:	2202      	movs	r2, #2
 800642e:	701a      	strb	r2, [r3, #0]
 8006430:	e01d      	b.n	800646e <UART_SetConfig+0xf2>
 8006432:	231f      	movs	r3, #31
 8006434:	18fb      	adds	r3, r7, r3
 8006436:	2204      	movs	r2, #4
 8006438:	701a      	strb	r2, [r3, #0]
 800643a:	e018      	b.n	800646e <UART_SetConfig+0xf2>
 800643c:	231f      	movs	r3, #31
 800643e:	18fb      	adds	r3, r7, r3
 8006440:	2208      	movs	r2, #8
 8006442:	701a      	strb	r2, [r3, #0]
 8006444:	e013      	b.n	800646e <UART_SetConfig+0xf2>
 8006446:	231f      	movs	r3, #31
 8006448:	18fb      	adds	r3, r7, r3
 800644a:	2210      	movs	r2, #16
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	46c0      	nop			; (mov r8, r8)
 8006450:	e00d      	b.n	800646e <UART_SetConfig+0xf2>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a88      	ldr	r2, [pc, #544]	; (8006678 <UART_SetConfig+0x2fc>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d104      	bne.n	8006466 <UART_SetConfig+0xea>
 800645c:	231f      	movs	r3, #31
 800645e:	18fb      	adds	r3, r7, r3
 8006460:	2200      	movs	r2, #0
 8006462:	701a      	strb	r2, [r3, #0]
 8006464:	e003      	b.n	800646e <UART_SetConfig+0xf2>
 8006466:	231f      	movs	r3, #31
 8006468:	18fb      	adds	r3, r7, r3
 800646a:	2210      	movs	r2, #16
 800646c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	69da      	ldr	r2, [r3, #28]
 8006472:	2380      	movs	r3, #128	; 0x80
 8006474:	021b      	lsls	r3, r3, #8
 8006476:	429a      	cmp	r2, r3
 8006478:	d000      	beq.n	800647c <UART_SetConfig+0x100>
 800647a:	e07d      	b.n	8006578 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 800647c:	231f      	movs	r3, #31
 800647e:	18fb      	adds	r3, r7, r3
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	2b02      	cmp	r3, #2
 8006484:	d01c      	beq.n	80064c0 <UART_SetConfig+0x144>
 8006486:	dc02      	bgt.n	800648e <UART_SetConfig+0x112>
 8006488:	2b00      	cmp	r3, #0
 800648a:	d005      	beq.n	8006498 <UART_SetConfig+0x11c>
 800648c:	e04b      	b.n	8006526 <UART_SetConfig+0x1aa>
 800648e:	2b04      	cmp	r3, #4
 8006490:	d025      	beq.n	80064de <UART_SetConfig+0x162>
 8006492:	2b08      	cmp	r3, #8
 8006494:	d037      	beq.n	8006506 <UART_SetConfig+0x18a>
 8006496:	e046      	b.n	8006526 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006498:	f7fe fc76 	bl	8004d88 <HAL_RCC_GetPCLK1Freq>
 800649c:	0003      	movs	r3, r0
 800649e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	005a      	lsls	r2, r3, #1
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	085b      	lsrs	r3, r3, #1
 80064aa:	18d2      	adds	r2, r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	0019      	movs	r1, r3
 80064b2:	0010      	movs	r0, r2
 80064b4:	f7f9 fe28 	bl	8000108 <__udivsi3>
 80064b8:	0003      	movs	r3, r0
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	61bb      	str	r3, [r7, #24]
        break;
 80064be:	e037      	b.n	8006530 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	085b      	lsrs	r3, r3, #1
 80064c6:	4a6d      	ldr	r2, [pc, #436]	; (800667c <UART_SetConfig+0x300>)
 80064c8:	189a      	adds	r2, r3, r2
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	0019      	movs	r1, r3
 80064d0:	0010      	movs	r0, r2
 80064d2:	f7f9 fe19 	bl	8000108 <__udivsi3>
 80064d6:	0003      	movs	r3, r0
 80064d8:	b29b      	uxth	r3, r3
 80064da:	61bb      	str	r3, [r7, #24]
        break;
 80064dc:	e028      	b.n	8006530 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064de:	f7fe fbe5 	bl	8004cac <HAL_RCC_GetSysClockFreq>
 80064e2:	0003      	movs	r3, r0
 80064e4:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	005a      	lsls	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	085b      	lsrs	r3, r3, #1
 80064f0:	18d2      	adds	r2, r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	0019      	movs	r1, r3
 80064f8:	0010      	movs	r0, r2
 80064fa:	f7f9 fe05 	bl	8000108 <__udivsi3>
 80064fe:	0003      	movs	r3, r0
 8006500:	b29b      	uxth	r3, r3
 8006502:	61bb      	str	r3, [r7, #24]
        break;
 8006504:	e014      	b.n	8006530 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	085b      	lsrs	r3, r3, #1
 800650c:	2280      	movs	r2, #128	; 0x80
 800650e:	0252      	lsls	r2, r2, #9
 8006510:	189a      	adds	r2, r3, r2
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	0019      	movs	r1, r3
 8006518:	0010      	movs	r0, r2
 800651a:	f7f9 fdf5 	bl	8000108 <__udivsi3>
 800651e:	0003      	movs	r3, r0
 8006520:	b29b      	uxth	r3, r3
 8006522:	61bb      	str	r3, [r7, #24]
        break;
 8006524:	e004      	b.n	8006530 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8006526:	2317      	movs	r3, #23
 8006528:	18fb      	adds	r3, r7, r3
 800652a:	2201      	movs	r2, #1
 800652c:	701a      	strb	r2, [r3, #0]
        break;
 800652e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	2b0f      	cmp	r3, #15
 8006534:	d91b      	bls.n	800656e <UART_SetConfig+0x1f2>
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	4a51      	ldr	r2, [pc, #324]	; (8006680 <UART_SetConfig+0x304>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d817      	bhi.n	800656e <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	b29a      	uxth	r2, r3
 8006542:	200a      	movs	r0, #10
 8006544:	183b      	adds	r3, r7, r0
 8006546:	210f      	movs	r1, #15
 8006548:	438a      	bics	r2, r1
 800654a:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	085b      	lsrs	r3, r3, #1
 8006550:	b29b      	uxth	r3, r3
 8006552:	2207      	movs	r2, #7
 8006554:	4013      	ands	r3, r2
 8006556:	b299      	uxth	r1, r3
 8006558:	183b      	adds	r3, r7, r0
 800655a:	183a      	adds	r2, r7, r0
 800655c:	8812      	ldrh	r2, [r2, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	183a      	adds	r2, r7, r0
 8006568:	8812      	ldrh	r2, [r2, #0]
 800656a:	60da      	str	r2, [r3, #12]
 800656c:	e06c      	b.n	8006648 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800656e:	2317      	movs	r3, #23
 8006570:	18fb      	adds	r3, r7, r3
 8006572:	2201      	movs	r2, #1
 8006574:	701a      	strb	r2, [r3, #0]
 8006576:	e067      	b.n	8006648 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8006578:	231f      	movs	r3, #31
 800657a:	18fb      	adds	r3, r7, r3
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	2b02      	cmp	r3, #2
 8006580:	d01b      	beq.n	80065ba <UART_SetConfig+0x23e>
 8006582:	dc02      	bgt.n	800658a <UART_SetConfig+0x20e>
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <UART_SetConfig+0x218>
 8006588:	e049      	b.n	800661e <UART_SetConfig+0x2a2>
 800658a:	2b04      	cmp	r3, #4
 800658c:	d024      	beq.n	80065d8 <UART_SetConfig+0x25c>
 800658e:	2b08      	cmp	r3, #8
 8006590:	d035      	beq.n	80065fe <UART_SetConfig+0x282>
 8006592:	e044      	b.n	800661e <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006594:	f7fe fbf8 	bl	8004d88 <HAL_RCC_GetPCLK1Freq>
 8006598:	0003      	movs	r3, r0
 800659a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	085a      	lsrs	r2, r3, #1
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	18d2      	adds	r2, r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	0019      	movs	r1, r3
 80065ac:	0010      	movs	r0, r2
 80065ae:	f7f9 fdab 	bl	8000108 <__udivsi3>
 80065b2:	0003      	movs	r3, r0
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	61bb      	str	r3, [r7, #24]
        break;
 80065b8:	e036      	b.n	8006628 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	085b      	lsrs	r3, r3, #1
 80065c0:	4a30      	ldr	r2, [pc, #192]	; (8006684 <UART_SetConfig+0x308>)
 80065c2:	189a      	adds	r2, r3, r2
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	0019      	movs	r1, r3
 80065ca:	0010      	movs	r0, r2
 80065cc:	f7f9 fd9c 	bl	8000108 <__udivsi3>
 80065d0:	0003      	movs	r3, r0
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	61bb      	str	r3, [r7, #24]
        break;
 80065d6:	e027      	b.n	8006628 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065d8:	f7fe fb68 	bl	8004cac <HAL_RCC_GetSysClockFreq>
 80065dc:	0003      	movs	r3, r0
 80065de:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	085a      	lsrs	r2, r3, #1
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	18d2      	adds	r2, r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	0019      	movs	r1, r3
 80065f0:	0010      	movs	r0, r2
 80065f2:	f7f9 fd89 	bl	8000108 <__udivsi3>
 80065f6:	0003      	movs	r3, r0
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	61bb      	str	r3, [r7, #24]
        break;
 80065fc:	e014      	b.n	8006628 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	085b      	lsrs	r3, r3, #1
 8006604:	2280      	movs	r2, #128	; 0x80
 8006606:	0212      	lsls	r2, r2, #8
 8006608:	189a      	adds	r2, r3, r2
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	0019      	movs	r1, r3
 8006610:	0010      	movs	r0, r2
 8006612:	f7f9 fd79 	bl	8000108 <__udivsi3>
 8006616:	0003      	movs	r3, r0
 8006618:	b29b      	uxth	r3, r3
 800661a:	61bb      	str	r3, [r7, #24]
        break;
 800661c:	e004      	b.n	8006628 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 800661e:	2317      	movs	r3, #23
 8006620:	18fb      	adds	r3, r7, r3
 8006622:	2201      	movs	r2, #1
 8006624:	701a      	strb	r2, [r3, #0]
        break;
 8006626:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	2b0f      	cmp	r3, #15
 800662c:	d908      	bls.n	8006640 <UART_SetConfig+0x2c4>
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	4a13      	ldr	r2, [pc, #76]	; (8006680 <UART_SetConfig+0x304>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d804      	bhi.n	8006640 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69ba      	ldr	r2, [r7, #24]
 800663c:	60da      	str	r2, [r3, #12]
 800663e:	e003      	b.n	8006648 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8006640:	2317      	movs	r3, #23
 8006642:	18fb      	adds	r3, r7, r3
 8006644:	2201      	movs	r2, #1
 8006646:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006654:	2317      	movs	r3, #23
 8006656:	18fb      	adds	r3, r7, r3
 8006658:	781b      	ldrb	r3, [r3, #0]
}
 800665a:	0018      	movs	r0, r3
 800665c:	46bd      	mov	sp, r7
 800665e:	b008      	add	sp, #32
 8006660:	bd80      	pop	{r7, pc}
 8006662:	46c0      	nop			; (mov r8, r8)
 8006664:	ffff69f3 	.word	0xffff69f3
 8006668:	ffffcfff 	.word	0xffffcfff
 800666c:	fffff4ff 	.word	0xfffff4ff
 8006670:	40013800 	.word	0x40013800
 8006674:	40021000 	.word	0x40021000
 8006678:	40004400 	.word	0x40004400
 800667c:	00f42400 	.word	0x00f42400
 8006680:	0000ffff 	.word	0x0000ffff
 8006684:	007a1200 	.word	0x007a1200

08006688 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006694:	2201      	movs	r2, #1
 8006696:	4013      	ands	r3, r2
 8006698:	d00b      	beq.n	80066b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	4a4a      	ldr	r2, [pc, #296]	; (80067cc <UART_AdvFeatureConfig+0x144>)
 80066a2:	4013      	ands	r3, r2
 80066a4:	0019      	movs	r1, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b6:	2202      	movs	r2, #2
 80066b8:	4013      	ands	r3, r2
 80066ba:	d00b      	beq.n	80066d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	4a43      	ldr	r2, [pc, #268]	; (80067d0 <UART_AdvFeatureConfig+0x148>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	0019      	movs	r1, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	2204      	movs	r2, #4
 80066da:	4013      	ands	r3, r2
 80066dc:	d00b      	beq.n	80066f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	4a3b      	ldr	r2, [pc, #236]	; (80067d4 <UART_AdvFeatureConfig+0x14c>)
 80066e6:	4013      	ands	r3, r2
 80066e8:	0019      	movs	r1, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	2208      	movs	r2, #8
 80066fc:	4013      	ands	r3, r2
 80066fe:	d00b      	beq.n	8006718 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	4a34      	ldr	r2, [pc, #208]	; (80067d8 <UART_AdvFeatureConfig+0x150>)
 8006708:	4013      	ands	r3, r2
 800670a:	0019      	movs	r1, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671c:	2210      	movs	r2, #16
 800671e:	4013      	ands	r3, r2
 8006720:	d00b      	beq.n	800673a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	4a2c      	ldr	r2, [pc, #176]	; (80067dc <UART_AdvFeatureConfig+0x154>)
 800672a:	4013      	ands	r3, r2
 800672c:	0019      	movs	r1, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	430a      	orrs	r2, r1
 8006738:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673e:	2220      	movs	r2, #32
 8006740:	4013      	ands	r3, r2
 8006742:	d00b      	beq.n	800675c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	4a25      	ldr	r2, [pc, #148]	; (80067e0 <UART_AdvFeatureConfig+0x158>)
 800674c:	4013      	ands	r3, r2
 800674e:	0019      	movs	r1, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006760:	2240      	movs	r2, #64	; 0x40
 8006762:	4013      	ands	r3, r2
 8006764:	d01d      	beq.n	80067a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	4a1d      	ldr	r2, [pc, #116]	; (80067e4 <UART_AdvFeatureConfig+0x15c>)
 800676e:	4013      	ands	r3, r2
 8006770:	0019      	movs	r1, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	430a      	orrs	r2, r1
 800677c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006782:	2380      	movs	r3, #128	; 0x80
 8006784:	035b      	lsls	r3, r3, #13
 8006786:	429a      	cmp	r2, r3
 8006788:	d10b      	bne.n	80067a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	4a15      	ldr	r2, [pc, #84]	; (80067e8 <UART_AdvFeatureConfig+0x160>)
 8006792:	4013      	ands	r3, r2
 8006794:	0019      	movs	r1, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	430a      	orrs	r2, r1
 80067a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	2280      	movs	r2, #128	; 0x80
 80067a8:	4013      	ands	r3, r2
 80067aa:	d00b      	beq.n	80067c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	4a0e      	ldr	r2, [pc, #56]	; (80067ec <UART_AdvFeatureConfig+0x164>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	0019      	movs	r1, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	430a      	orrs	r2, r1
 80067c2:	605a      	str	r2, [r3, #4]
  }
}
 80067c4:	46c0      	nop			; (mov r8, r8)
 80067c6:	46bd      	mov	sp, r7
 80067c8:	b002      	add	sp, #8
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	fffdffff 	.word	0xfffdffff
 80067d0:	fffeffff 	.word	0xfffeffff
 80067d4:	fffbffff 	.word	0xfffbffff
 80067d8:	ffff7fff 	.word	0xffff7fff
 80067dc:	ffffefff 	.word	0xffffefff
 80067e0:	ffffdfff 	.word	0xffffdfff
 80067e4:	ffefffff 	.word	0xffefffff
 80067e8:	ff9fffff 	.word	0xff9fffff
 80067ec:	fff7ffff 	.word	0xfff7ffff

080067f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af02      	add	r7, sp, #8
 80067f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80067fe:	f7fc f9c7 	bl	8002b90 <HAL_GetTick>
 8006802:	0003      	movs	r3, r0
 8006804:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2208      	movs	r2, #8
 800680e:	4013      	ands	r3, r2
 8006810:	2b08      	cmp	r3, #8
 8006812:	d10d      	bne.n	8006830 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	2380      	movs	r3, #128	; 0x80
 8006818:	0399      	lsls	r1, r3, #14
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	4b16      	ldr	r3, [pc, #88]	; (8006878 <UART_CheckIdleState+0x88>)
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	0013      	movs	r3, r2
 8006822:	2200      	movs	r2, #0
 8006824:	f000 f82a 	bl	800687c <UART_WaitOnFlagUntilTimeout>
 8006828:	1e03      	subs	r3, r0, #0
 800682a:	d001      	beq.n	8006830 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e01f      	b.n	8006870 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2204      	movs	r2, #4
 8006838:	4013      	ands	r3, r2
 800683a:	2b04      	cmp	r3, #4
 800683c:	d10d      	bne.n	800685a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	2380      	movs	r3, #128	; 0x80
 8006842:	03d9      	lsls	r1, r3, #15
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	4b0c      	ldr	r3, [pc, #48]	; (8006878 <UART_CheckIdleState+0x88>)
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	0013      	movs	r3, r2
 800684c:	2200      	movs	r2, #0
 800684e:	f000 f815 	bl	800687c <UART_WaitOnFlagUntilTimeout>
 8006852:	1e03      	subs	r3, r0, #0
 8006854:	d001      	beq.n	800685a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e00a      	b.n	8006870 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2220      	movs	r2, #32
 800685e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2270      	movs	r2, #112	; 0x70
 800686a:	2100      	movs	r1, #0
 800686c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	0018      	movs	r0, r3
 8006872:	46bd      	mov	sp, r7
 8006874:	b004      	add	sp, #16
 8006876:	bd80      	pop	{r7, pc}
 8006878:	01ffffff 	.word	0x01ffffff

0800687c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	603b      	str	r3, [r7, #0]
 8006888:	1dfb      	adds	r3, r7, #7
 800688a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800688c:	e05d      	b.n	800694a <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	3301      	adds	r3, #1
 8006892:	d05a      	beq.n	800694a <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006894:	f7fc f97c 	bl	8002b90 <HAL_GetTick>
 8006898:	0002      	movs	r2, r0
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d302      	bcc.n	80068aa <UART_WaitOnFlagUntilTimeout+0x2e>
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d11b      	bne.n	80068e2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	492f      	ldr	r1, [pc, #188]	; (8006974 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80068b6:	400a      	ands	r2, r1
 80068b8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2101      	movs	r1, #1
 80068c6:	438a      	bics	r2, r1
 80068c8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2220      	movs	r2, #32
 80068ce:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2220      	movs	r2, #32
 80068d4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2270      	movs	r2, #112	; 0x70
 80068da:	2100      	movs	r1, #0
 80068dc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e043      	b.n	800696a <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2204      	movs	r2, #4
 80068ea:	4013      	ands	r3, r2
 80068ec:	d02d      	beq.n	800694a <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69da      	ldr	r2, [r3, #28]
 80068f4:	2380      	movs	r3, #128	; 0x80
 80068f6:	011b      	lsls	r3, r3, #4
 80068f8:	401a      	ands	r2, r3
 80068fa:	2380      	movs	r3, #128	; 0x80
 80068fc:	011b      	lsls	r3, r3, #4
 80068fe:	429a      	cmp	r2, r3
 8006900:	d123      	bne.n	800694a <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2280      	movs	r2, #128	; 0x80
 8006908:	0112      	lsls	r2, r2, #4
 800690a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4917      	ldr	r1, [pc, #92]	; (8006974 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8006918:	400a      	ands	r2, r1
 800691a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2101      	movs	r1, #1
 8006928:	438a      	bics	r2, r1
 800692a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2220      	movs	r2, #32
 8006930:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2220      	movs	r2, #32
 800693c:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2270      	movs	r2, #112	; 0x70
 8006942:	2100      	movs	r1, #0
 8006944:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e00f      	b.n	800696a <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	68ba      	ldr	r2, [r7, #8]
 8006952:	4013      	ands	r3, r2
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	425a      	negs	r2, r3
 800695a:	4153      	adcs	r3, r2
 800695c:	b2db      	uxtb	r3, r3
 800695e:	001a      	movs	r2, r3
 8006960:	1dfb      	adds	r3, r7, #7
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	429a      	cmp	r2, r3
 8006966:	d092      	beq.n	800688e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	0018      	movs	r0, r3
 800696c:	46bd      	mov	sp, r7
 800696e:	b004      	add	sp, #16
 8006970:	bd80      	pop	{r7, pc}
 8006972:	46c0      	nop			; (mov r8, r8)
 8006974:	fffffe5f 	.word	0xfffffe5f

08006978 <__libc_init_array>:
 8006978:	b570      	push	{r4, r5, r6, lr}
 800697a:	2600      	movs	r6, #0
 800697c:	4d0c      	ldr	r5, [pc, #48]	; (80069b0 <__libc_init_array+0x38>)
 800697e:	4c0d      	ldr	r4, [pc, #52]	; (80069b4 <__libc_init_array+0x3c>)
 8006980:	1b64      	subs	r4, r4, r5
 8006982:	10a4      	asrs	r4, r4, #2
 8006984:	42a6      	cmp	r6, r4
 8006986:	d109      	bne.n	800699c <__libc_init_array+0x24>
 8006988:	2600      	movs	r6, #0
 800698a:	f000 f821 	bl	80069d0 <_init>
 800698e:	4d0a      	ldr	r5, [pc, #40]	; (80069b8 <__libc_init_array+0x40>)
 8006990:	4c0a      	ldr	r4, [pc, #40]	; (80069bc <__libc_init_array+0x44>)
 8006992:	1b64      	subs	r4, r4, r5
 8006994:	10a4      	asrs	r4, r4, #2
 8006996:	42a6      	cmp	r6, r4
 8006998:	d105      	bne.n	80069a6 <__libc_init_array+0x2e>
 800699a:	bd70      	pop	{r4, r5, r6, pc}
 800699c:	00b3      	lsls	r3, r6, #2
 800699e:	58eb      	ldr	r3, [r5, r3]
 80069a0:	4798      	blx	r3
 80069a2:	3601      	adds	r6, #1
 80069a4:	e7ee      	b.n	8006984 <__libc_init_array+0xc>
 80069a6:	00b3      	lsls	r3, r6, #2
 80069a8:	58eb      	ldr	r3, [r5, r3]
 80069aa:	4798      	blx	r3
 80069ac:	3601      	adds	r6, #1
 80069ae:	e7f2      	b.n	8006996 <__libc_init_array+0x1e>
 80069b0:	0800b8f4 	.word	0x0800b8f4
 80069b4:	0800b8f4 	.word	0x0800b8f4
 80069b8:	0800b8f4 	.word	0x0800b8f4
 80069bc:	0800b8f8 	.word	0x0800b8f8

080069c0 <memset>:
 80069c0:	0003      	movs	r3, r0
 80069c2:	1812      	adds	r2, r2, r0
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d100      	bne.n	80069ca <memset+0xa>
 80069c8:	4770      	bx	lr
 80069ca:	7019      	strb	r1, [r3, #0]
 80069cc:	3301      	adds	r3, #1
 80069ce:	e7f9      	b.n	80069c4 <memset+0x4>

080069d0 <_init>:
 80069d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d2:	46c0      	nop			; (mov r8, r8)
 80069d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069d6:	bc08      	pop	{r3}
 80069d8:	469e      	mov	lr, r3
 80069da:	4770      	bx	lr

080069dc <_fini>:
 80069dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069de:	46c0      	nop			; (mov r8, r8)
 80069e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069e2:	bc08      	pop	{r3}
 80069e4:	469e      	mov	lr, r3
 80069e6:	4770      	bx	lr
