# MIPS_Processor_Pipelined
A full verilog design of a Pipelined MIPS Processor with hazard detection unit and data forwarding unit
