sim_seconds                                  0.035406                       # Number of seconds simulated
sim_ticks                                 35405549000                       # Number of ticks simulated
final_tick                               3886527374500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11234946                       # Simulator instruction rate (inst/s)
host_op_rate                                 11845137                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              852111850                       # Simulator tick rate (ticks/s)
host_mem_usage                                1592984                       # Number of bytes of host memory used
host_seconds                                    41.55                       # Real time elapsed on the host
sim_insts                                   466815783                       # Number of instructions simulated
sim_ops                                     492169523                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      1204224                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1194240                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      1198080                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         6912                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1207040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4846336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       118528                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        118528                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         4704                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         4665                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         4680                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker           27                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         4715                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             18931                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          463                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              463                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        86766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       397678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     34012296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        65075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       180763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     33730306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        65075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     33838764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker       195224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        79536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     34091831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        57844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           136880691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       397678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       180763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        79536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        57844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         788125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3347724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3347724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3347724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        86766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       397678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     34012296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        65075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       180763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     33730306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        65075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     33838764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker       195224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        79536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     34091831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        57844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          140228414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     18931                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      463                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  151448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   3704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4838688                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  7648                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                118272                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4846336                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             118528                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           10802                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           11128                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           10337                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8241                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            9728                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9224                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            8992                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            9728                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            8528                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            8825                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           8232                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           9264                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           9064                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9578                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           9016                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15          10522                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             184                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             200                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             168                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             368                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            200                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            176                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            208                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            215                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            232                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            265                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 35537668000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              151448                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               3704                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 18471                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 18493                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 18517                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 18532                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 18559                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 18580                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 18603                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 18626                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   429                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   398                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  375                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  361                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  334                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  313                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  291                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  269                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  152                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  156                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  155                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        19560                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.423313                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   250.570759                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    22.196045                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          171      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           13      0.07%      0.94% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           14      0.07%      1.01% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           14      0.07%      1.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           13      0.07%      1.15% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          162      0.83%      1.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        19173     98.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        19560                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   972.651613                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   566.031198                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   905.943890                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-127           25     16.13%     16.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-255           16     10.32%     26.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-383            9      5.81%     32.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-511            7      4.52%     36.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-639            7      4.52%     41.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-767           11      7.10%     48.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-895            7      4.52%     52.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-1023           14      9.03%     61.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1151            8      5.16%     67.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1279           10      6.45%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1407            4      2.58%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1535            7      4.52%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1663            4      2.58%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1791            5      3.23%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1919            1      0.65%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-2047            4      2.58%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2175            2      1.29%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2176-2303            4      2.58%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2431            1      0.65%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2432-2559            2      1.29%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-2687            1      0.65%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3328-3455            1      0.65%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3456-3583            1      0.65%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3712-3839            1      0.65%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3840-3967            1      0.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4352-4479            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4992-5119            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          155                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.845161                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.794304                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.433105                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              4      2.58%      2.58% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            150     96.77%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          155                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3974985850                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6537978400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                483868800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26288.02                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43238.02                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     136.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  136.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.40                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.16                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.64                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 132259                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3086                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  1832405.28                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  32983572150                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1653086250                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          9131270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          8304508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          7885382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          8235561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          7870262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          7749302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6               8176896                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          8609932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               6159984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               5602248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5319504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5555736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               5309304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               5227704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               5516160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               5808288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         51875865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             46590336                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         43823270.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         46265356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         43700467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         43102924.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6             45579456                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         47684083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5145845.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5049630.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5052948.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        4913602.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5076172.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5414999.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1286200987.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1283683265.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1287016041.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1287974571.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1291655750.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1289277509.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1292211760.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1311323705.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       55572559632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       55574768160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       55571844672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       55571003856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       55567774752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       55569860928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6      55567287024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       55550522160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        60958334913.599998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        60951179851.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        60947964268.799995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        60951014265.599998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        60948293037.120003                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        60947061524.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        60950777021.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        60956292720.959999                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.505257                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.497686                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.494283                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.497511                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.494631                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.493328                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.497260                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.503096                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      1167872                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      1148160                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      1126656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1157376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4637184                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       130560                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        130560                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         4562                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         4485                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         4401                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         4521                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             18114                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          510                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              510                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       339834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     32985564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       289220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     32428815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       130149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     31821453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       144610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     32689113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        93997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           130973368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       339834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       289220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       130149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       144610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        93997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         997810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3687558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3687558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3687558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       339834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     32985564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       289220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     32428815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       130149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     31821453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       144610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     32689113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        93997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          134660926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     18114                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      510                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  144912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   4080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4631936                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  5248                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                130304                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4637184                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             130560                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            7848                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            9616                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9986                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8424                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           10568                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8977                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            7112                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9608                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9105                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            7896                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           9536                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           8088                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           8792                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           9008                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9624                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15          10560                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             336                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             192                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             192                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            241                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            152                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            303                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 35541074000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              144912                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               4080                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 17697                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 17718                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 17742                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17762                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17773                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17794                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17816                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17832                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   390                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   365                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  341                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  321                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  310                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  290                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  269                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  253                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  172                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  170                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18801                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   253.297165                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   250.277542                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    22.778411                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          174      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           19      0.10%      1.03% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            6      0.03%      1.06% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            6      0.03%      1.09% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           19      0.10%      1.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          170      0.90%      2.10% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        18407     97.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18801                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          171                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   844.842105                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   538.535571                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   722.676637                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-127           22     12.87%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-255           21     12.28%     25.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-383           13      7.60%     32.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-511           10      5.85%     38.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-639           14      8.19%     46.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-767           11      6.43%     53.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-895           12      7.02%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-1023           11      6.43%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1151           14      8.19%     74.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1279            7      4.09%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1407            5      2.92%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1535            5      2.92%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1663            6      3.51%     88.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1791            4      2.34%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1919            4      2.34%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-2047            2      1.17%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2175            2      1.17%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2431            1      0.58%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2559            1      0.58%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2688-2815            2      1.17%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-2943            2      1.17%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3456-3583            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-4223            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          171                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          171                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.812865                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.763622                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.418391                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              3      1.75%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.58%      2.34% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.58%      2.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.58%      3.51% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      1.17%      4.68% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            161     94.15%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.58%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          171                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3818800500                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6272279100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                463193600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26382.41                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43332.41                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     130.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  130.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.35                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 126616                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3403                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  1908348.05                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  33002020050                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1634638350                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               7934976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1               8669808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          8707305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               7711200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          7698499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          8003923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6               8013600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          8759318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5352960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               5848680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               5873976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               5202000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4          5193432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5          5399472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               5406000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               5909064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         44305497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             47396544                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         48977011.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         42989107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         42735014.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5             44106816                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6             44900544                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         49140249.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5149163.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6307476.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5318369.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        4946780.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        4996546.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5258649.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        4860933.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5192294.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1278690721.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1298480702.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2        1290271608                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1284247702.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1288456764.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1300049579.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1288553728.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1305731430.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      55579147584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       55561787952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       55568988912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       55574273040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       55570580880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5      55560411744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6      55570495824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7      55555427664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        60947510455.680008                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        60955420715.520004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        60955066734.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        60946299382.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        60946590689.280006                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        60950159736.960007                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        60949160182.080009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        60957089573.760010                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.493803                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.502174                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.501799                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.492522                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.492830                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.496607                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.495549                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.503940                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      1174528                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      1187584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      1191680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1174272                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4768768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        40192                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       129024                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        129024                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         4588                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         4639                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         4655                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         4587                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             18628                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          504                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              504                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       412139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     33173557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       267529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     33542313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       187993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     33658001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       216915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     33166327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           134689848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       412139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       267529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       187993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       216915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        50614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total        1135189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3644175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3644175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3644175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       412139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     33173557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       267529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     33542313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       187993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     33658001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       216915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     33166327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          138334022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     18628                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      504                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  149024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4761088                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  7680                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                129280                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4768768                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             129024                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            8729                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           10618                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           10040                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            9296                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            8657                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            9264                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            8336                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            8704                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8834                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9           10945                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           9129                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           9968                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           8864                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13          11040                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8312                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8048                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             271                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             289                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             184                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             440                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            176                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            224                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 35570830000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              149024                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4032                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 18195                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 18216                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 18244                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 18263                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 18285                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 18300                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 18322                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 18343                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   398                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   369                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  341                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  322                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  300                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  285                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  263                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  242                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  164                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  165                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  169                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        19314                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   253.203272                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   250.159620                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    23.040706                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          175      0.91%      0.91% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           26      0.13%      1.04% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           11      0.06%      1.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           12      0.06%      1.16% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           25      0.13%      1.29% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          166      0.86%      2.15% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        18899     97.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        19314                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   878.870588                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   539.729409                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   724.459036                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63            7      4.12%      4.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           17     10.00%     14.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           15      8.82%     22.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            8      4.71%     27.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            5      2.94%     30.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            5      2.94%     33.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            7      4.12%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            1      0.59%     38.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            4      2.35%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            4      2.35%     42.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            9      5.29%     48.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            7      4.12%     52.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            5      2.94%     55.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            4      2.35%     57.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      2.94%     60.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            6      3.53%     64.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            4      2.35%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            4      2.35%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            4      2.35%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            3      1.76%     72.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            4      2.35%     75.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            5      2.94%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      1.18%     79.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            5      2.94%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            6      3.53%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            3      1.76%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            3      1.76%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            1      0.59%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            3      1.76%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            3      1.76%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            1      0.59%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            1      0.59%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2367            1      0.59%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2368-2431            1      0.59%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2432-2495            2      1.18%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.59%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2752-2815            1      0.59%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-2879            2      1.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3072-3135            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          170                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.764706                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.718009                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.324749                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              4      2.35%      2.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.59%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.59%      3.53% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            164     96.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          170                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3909301150                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6431189950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                476108800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26275.01                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43225.01                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     134.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  134.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.38                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 130140                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3370                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  1859232.18                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  32959844950                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1676813450                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          8486553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          8577273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2               7925904                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          8442403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          8719401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          8302089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          8755084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7               7384608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5725056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               5786256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5346840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          5695272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               5882136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               5600616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               5906208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               4981680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         47871283.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         48748377.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             44064384                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         46715635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         49047897.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         46562380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         48593625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         40418726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5285191.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5052948.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5232522.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5188976.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        4979957.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5514117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7             4976640                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1283272482.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1283326983.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1286086403.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1295929765.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1299157260.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5        1290675168                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1306079778.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1290982475.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       55575128496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       55575080688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      55572660144.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       55564025616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       55561194480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       55568634912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       55555122096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7      55568365344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        60952698615.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        60953502079.680000                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        60948245750.400002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        60953338623.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        60956119704.960007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        60951684676.800003                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        60956900462.400002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        60944039026.560005                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.499293                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.500143                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.494581                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.499970                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.502913                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.498220                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.503740                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.490130                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      1168640                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1142016                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      1185024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1201664                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4733696                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       132096                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        132096                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         4565                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         4461                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         4629                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         4694                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             18491                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          516                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              516                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       419369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     33007255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       245837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     32255283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       122919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     33470008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       130149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     33939991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        36153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           133699268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       419369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       245837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       122919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       130149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         990579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3730941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3730941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3730941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       419369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     33007255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       245837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     32255283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       122919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     33470008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       130149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     33939991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        36153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          137430209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     18491                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      516                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  147928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4727936                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5760                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                131584                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4733696                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             132096                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            9297                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            8888                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            9201                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            8545                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            8681                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           10306                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            9640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8           11883                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            7744                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           9760                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           9656                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           9312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           8896                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           8635                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           9304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             208                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             248                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             208                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             368                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             305                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             303                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            168                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 35560544000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              147928                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4128                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 18107                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 18120                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 18143                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 18166                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 18180                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 18203                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 18238                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 18260                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   367                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   344                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  321                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  298                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  284                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  261                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  227                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  205                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        19196                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   253.152740                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   249.975545                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    23.395384                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          188      0.98%      0.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           15      0.08%      1.06% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           11      0.06%      1.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            4      0.02%      1.14% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           10      0.05%      1.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           15      0.08%      1.27% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          171      0.89%      2.16% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        18782     97.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        19196                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean          857                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   524.983644                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   790.447005                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-127           22     12.79%     12.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-255           24     13.95%     26.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-383           14      8.14%     34.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-511           13      7.56%     42.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-639           13      7.56%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-767           14      8.14%     58.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-895            9      5.23%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-1023            6      3.49%     66.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1151            7      4.07%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1279            8      4.65%     75.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1407            6      3.49%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1535            8      4.65%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1663            9      5.23%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1791            2      1.16%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1919            1      0.58%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-2047            2      1.16%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2175            1      0.58%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2303            2      1.16%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2559            1      0.58%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2687            2      1.16%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2815            2      1.16%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2943            1      0.58%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2944-3071            1      0.58%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3199            2      1.16%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3200-3327            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4224-4351            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          172                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.906977                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.892436                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.751263                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.58%      0.58% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.58%      1.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.58%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            169     98.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          172                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3876607600                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6380936200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                472793600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26237.97                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43187.97                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     133.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  133.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.37                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 129235                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3429                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.07                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  1870918.29                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  32917993650                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1718664750                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          8064403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          7833974.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          7703337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          8830684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          8785324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          8521027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          8290598.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          8193225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          5440272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               5284824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               5196696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5957208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               5926608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5          5748312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               5592864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               5527176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             45467136                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         43086451.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         42625689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         49247577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         49559577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         48155827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6             46323264                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         45753177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5003596.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5444444.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5265285.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5511214.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5119303.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        4986593.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5093176.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5016453.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1278559339.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1284133829.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1278559941.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1302587602.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1300509282.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1290618861.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1296528402.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1294512900.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       55579262832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       55574372928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      55579262304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       55558185408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       55560008496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5      55568684304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       55563500496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       55565268480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        60948727131.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        60947086004.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        60945542806.080009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        60957249247.680000                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        60956838144.959999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        60953644477.440010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        60952258353.599998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        60951200965.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.495091                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.493354                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.491721                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.504109                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.503674                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.500294                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.498827                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.497708                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      1132544                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1146112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      1138432                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1140480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4592384                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       125440                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        125440                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         4424                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         4477                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         4447                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         4455                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17939                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          490                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              490                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker        28922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       383217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     31987754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       159071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     32370971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        28922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     32154056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        36153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       137380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     32211900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       108458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           129708030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       383217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       159071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       137380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       108458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         860430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       3542947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            3542947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       3542947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker        28922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       383217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     31987754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       159071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     32370971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        28922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     32154056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        36153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       137380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     32211900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       108458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          133250977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17939                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      490                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  143512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   3920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4585184                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7200                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                125664                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4592384                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             125440                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            7432                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            9273                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8008                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            9985                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            9321                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            9296                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8352                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8001                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            9080                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9           10217                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10          10544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           8193                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           8616                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           9064                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           8096                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           9809                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             176                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             336                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             239                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             312                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             176                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            256                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            192                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            184                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            208                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 35566745000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              143512                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               3920                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17543                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17561                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17586                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17604                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17631                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17651                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17679                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17693                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   362                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   337                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  312                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  294                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  267                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  247                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  222                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  208                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  158                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  161                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18613                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   253.094504                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   249.889241                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    23.540910                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          183      0.98%      0.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           15      0.08%      1.06% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           14      0.08%      1.14% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            1      0.01%      1.14% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           13      0.07%      1.21% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           15      0.08%      1.29% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          176      0.95%      2.24% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        18196     97.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18613                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          166                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   859.704819                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   525.477738                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   723.476257                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63            8      4.82%      4.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           22     13.25%     18.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            9      5.42%     23.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            5      3.01%     26.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            3      1.81%     28.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            7      4.22%     32.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            3      1.81%     34.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            5      3.01%     37.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            3      1.81%     39.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            6      3.61%     42.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            8      4.82%     47.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            5      3.01%     50.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            7      4.22%     54.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            6      3.61%     58.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            5      3.01%     61.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            9      5.42%     66.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            6      3.61%     70.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            6      3.61%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.81%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            1      0.60%     76.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      2.41%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            5      3.01%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            1      0.60%     82.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      1.20%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            3      1.81%     85.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            2      1.20%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            3      1.81%     88.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      1.20%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            4      2.41%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            2      1.20%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            3      1.81%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.60%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.60%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            1      0.60%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2623            2      1.20%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3008-3071            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3456-3519            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3520-3583            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          166                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          166                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.656627                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.592224                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.559774                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      3.01%      3.01% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              2      1.20%      4.22% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              3      1.81%      6.02% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            156     93.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          166                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3761527950                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6190242600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                458518400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26251.70                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43201.70                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     129.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       3.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  129.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    3.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.33                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 125329                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3272                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  1929933.53                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  33007900050                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1628758350                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          7318684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          8395833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2               8309952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          7579353.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          8459337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          7615036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          8120044.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          8075894.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               4937208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               5663856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               5605920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5113056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               5706696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               5137128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               5477808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               5448024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         40604428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         46536921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         46265356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         41302809.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         47257766.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         42357619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         44969932.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         44592038.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        4930191.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5331640.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        4827755.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5169070.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5245378.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1274601058.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1287965980.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1292617344.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1287052922.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1294496101.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1286326788.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1298251535.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1297860068.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       55582735008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       55571011392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       55566931248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       55571812320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       55565283216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       55572449280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       55561988976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       55562332368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        60942056132.159996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        60952253214.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        60951991014.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        60945091795.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        60953421179.520004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        60945643160.640007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        60950906919.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        60950483324.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.488031                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.498822                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.498544                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.491244                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.500058                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.491827                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.497397                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.496949                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      1193984                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      1187840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      1195264                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      1223168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4835328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       133376                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        133376                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         4664                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         4640                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         4669                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         4778                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             18888                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          521                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              521                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       339834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     33723075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       260298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     33549543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       130149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     33759228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       159071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     34547353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        36153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        57844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           136569779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       339834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       260298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       130149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       159071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        36153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         925505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3767093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3767093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3767093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       339834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     33723075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       260298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     33549543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       130149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     33759228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       159071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     34547353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        36153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        57844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          140336872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     18888                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      521                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  151104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   4168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4830368                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  4960                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                132864                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4835328                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             133376                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            9064                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8776                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            9329                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            8738                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8368                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8560                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            9080                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           10392                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            9568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            9496                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          10568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11          10353                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           9456                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9713                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8672                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15          10816                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             416                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             152                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             177                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            184                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            376                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            239                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 35556918000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              151104                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               4168                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 18451                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 18474                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 18498                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 18516                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 18534                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 18553                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 18575                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 18601                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   411                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   383                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  360                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  343                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  325                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  306                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  285                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  259                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  169                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  175                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        19606                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   253.148628                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   249.998921                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    23.339676                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          186      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           28      0.14%      1.09% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            5      0.03%      1.12% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191            5      0.03%      1.14% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           28      0.14%      1.29% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          181      0.92%      2.21% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        19173     97.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        19606                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   859.822857                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   568.993793                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   652.871533                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63            9      5.14%      5.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           10      5.71%     10.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           13      7.43%     18.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            6      3.43%     21.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            5      2.86%     24.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           11      6.29%     30.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            6      3.43%     34.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      4.57%     38.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            2      1.14%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            6      3.43%     43.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            6      3.43%     46.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            4      2.29%     49.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            6      3.43%     52.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            8      4.57%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      3.43%     60.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            3      1.71%     62.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            8      4.57%     66.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            8      4.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            3      1.71%     73.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            1      0.57%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            7      4.00%     77.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            4      2.29%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            4      2.29%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            5      2.86%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            4      2.29%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            2      1.14%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            3      1.71%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            4      2.29%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            2      1.14%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.57%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.57%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            1      0.57%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            2      1.14%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2368-2431            1      0.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2623            2      1.14%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2752-2815            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2816-2879            2      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.725714                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.670877                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.436059                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              5      2.86%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.57%      3.43% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              2      1.14%      4.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            166     94.86%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3970761650                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6529347200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                483036800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26305.32                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43255.32                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     136.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  136.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       1.40                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.36                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 132026                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  3469                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  1831980.94                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  32911278050                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1725380350                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          8112787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          7836998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               8198064                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          8915961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          8345635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          8826451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          8245843.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7               8273664                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          5472912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5286864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5530440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               6014736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4          5629992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5          5954352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6          5562672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               5581440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0             45409728                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         43711449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         45410726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         50198054.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         46583846.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         50081241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         45858508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         45889459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5182341.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5185658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5437808.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5424537.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5162849.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5149163.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5129256.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5132574.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1282403692.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1277371313.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1291531098.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1294676130.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1297736072.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1290744115.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1301316566.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1302825798.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       55575890592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       55580304960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       55567884096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       55565125296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       55562441136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       55568574432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       55559300352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7      55557976464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        60949401605.760002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        60946626796.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        60950921785.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        60957284268.479996                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        60952829084.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        60956259308.159996                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6         60952342752                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        60952608953.280006                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.495804                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.492868                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.497413                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.504146                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.499431                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.503061                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.498917                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.499198                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      1128960                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1129728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      1129216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1138176                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4561920                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       124672                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        124672                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         4410                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         4413                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         4411                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         4446                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17820                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          487                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              487                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       383217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     31886527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       180763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     31908219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       144610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     31893758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       159071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     32146825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        79536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        65075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           128847600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       383217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       180763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       144610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       159071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        79536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         947196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3521256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3521256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3521256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       383217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     31886527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       180763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     31908219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       144610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     31893758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       159071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     32146825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        79536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        65075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          132368856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17820                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      487                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  142560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   3896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4556544                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                124672                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4561920                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             124672                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            9272                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            8577                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8608                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           10000                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            8793                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            9737                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            8969                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            9384                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8296                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           8929                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8304                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8040                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           7656                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           9315                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8944                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             329                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             152                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             208                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             176                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            200                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            183                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            200                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 35564222000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              142560                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               3896                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17449                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17466                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17473                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17499                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17516                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17526                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17552                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17570                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   347                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   322                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  316                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  290                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  273                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  263                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  237                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  219                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  157                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  157                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  158                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  158                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  163                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  163                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18485                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   253.244036                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   250.177602                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    22.971111                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          176      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           10      0.05%      1.01% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           11      0.06%      1.07% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            6      0.03%      1.10% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           11      0.06%      1.16% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           10      0.05%      1.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          168      0.91%      2.12% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        18093     97.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18485                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   852.266667                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   513.909812                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   736.272469                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63            8      4.85%      4.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           17     10.30%     15.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            7      4.24%     19.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            9      5.45%     24.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           13      7.88%     32.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            4      2.42%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            4      2.42%     37.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            7      4.24%     41.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            6      3.64%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            7      4.24%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            6      3.64%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            8      4.85%     58.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            3      1.82%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            3      1.82%     61.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            5      3.03%     64.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            3      1.82%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            4      2.42%     69.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.82%     70.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      2.42%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            3      1.82%     75.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      1.21%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            2      1.21%     77.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            1      0.61%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            2      1.21%     79.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.61%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            3      1.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            5      3.03%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            3      1.82%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      1.21%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.61%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            3      1.82%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            1      0.61%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      1.21%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            2      1.21%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            3      1.82%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            2      1.21%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            2      1.21%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2624-2687            2      1.21%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-2879            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-3135            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          165                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.612121                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.547805                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.571809                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              4      2.42%      2.42% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              2      1.21%      3.64% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.61%      4.24% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.61%      4.85% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.61%      5.45% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.61%      6.06% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              2      1.21%      7.27% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            153     92.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          165                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3731134900                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6144679300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                455654400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26203.26                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43153.26                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     128.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  128.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.32                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.50                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 124550                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3253                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  1942657.02                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  32997158650                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1639906750                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          8263987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               8077104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          8366198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          8015414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4               7913808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          7810387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          7627132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          8235561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          5574912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5448840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5643864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5407224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               5338680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5          5268912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               5145288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               5555736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             46233408                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         44876582.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         46788518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         44859110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4             43894656                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5             43140864                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         42023155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         45806092.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5325419.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5039677.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5086126.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5099397.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5062901.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5052948.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1289161339.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1280005369.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1288010194.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1286724985.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1288568557.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1289698470.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1288399746.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1301790496.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       55569962832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      55577994384.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       55570972608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      55572099984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       55570482816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5      55569491664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       55570630896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7      55558884624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        60951437764.799995                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        60948792865.920006                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        60952036355.519997                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        60949075948.800003                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        60948214196.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        60947439247.680008                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        60945818672.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        60952255011.840012                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.497959                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.495160                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.498592                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.495460                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.494548                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.493728                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.492013                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.498824                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      1143552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1181696                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      1197056                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1177344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4736256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       123904                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        123904                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         4467                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         4616                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         4676                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         4599                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             18501                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          484                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              484                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       397678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     32298666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       202454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     33376011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        93997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     33809842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker       101227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     33253093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       108458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           133771573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       397678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       202454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        50614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        50614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       108458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         809817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       3499564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            3499564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       3499564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       397678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     32298666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       202454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     33376011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        93997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     33809842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker       101227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     33253093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       108458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          137271138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     18501                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      484                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  148008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   3872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4731008                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5248                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                123904                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4736256                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             123904                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            8760                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            9336                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           10617                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            9832                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            8961                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           10520                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8232                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            9336                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            9448                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8504                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           8848                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7952                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7936                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14          10016                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15          10562                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             185                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             360                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             192                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            319                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            184                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 35584009000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              148008                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               3872                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 18079                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 18100                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 18116                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 18131                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 18156                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 18175                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 18206                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 18236                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   396                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   371                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  355                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  340                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  316                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  297                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  267                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  237                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  157                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  158                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  158                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  163                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  163                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  163                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  165                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  163                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        19164                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   253.335003                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   250.358373                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    22.610388                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          176      0.92%      0.92% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           15      0.08%      1.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            8      0.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      1.05% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            8      0.04%      1.09% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           15      0.08%      1.17% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          172      0.90%      2.07% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        18768     97.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        19164                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   901.570552                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   536.876311                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   861.605170                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-127           22     13.50%     13.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-255           22     13.50%     26.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-383           10      6.13%     33.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-511            9      5.52%     38.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-639           21     12.88%     51.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-767           12      7.36%     58.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-895            4      2.45%     61.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-1023            9      5.52%     66.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1151            3      1.84%     68.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1279            5      3.07%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1407            6      3.68%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1535           11      6.75%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1663            4      2.45%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1791            2      1.23%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1919            2      1.23%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-2047            2      1.23%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2175            6      3.68%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2303            2      1.23%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2431            1      0.61%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2559            3      1.84%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2815            1      0.61%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2816-2943            2      1.23%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3200-3327            1      0.61%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3456-3583            1      0.61%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3712-3839            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5120-5247            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          163                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.754601                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.679150                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.778097                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              5      3.07%      3.07% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.61%      3.68% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.61%      4.29% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.61%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.61%      5.52% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            152     93.25%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              2      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          163                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3873067100                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6379022900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                473100800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26196.99                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43146.99                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     133.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       3.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  133.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    3.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       1.37                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.28                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 129319                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3233                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  1874322.31                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  32990140600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1647280800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          7949491.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          9255254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          8059564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               8476272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          8075289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          7787404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          7400937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7               8911728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          5362752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               6243624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               5437008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5718120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               5447616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               5253408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               4992696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               6011880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         44368396.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         52224806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         45039820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         47172902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         45327859.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         42851827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         40085260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         50136153.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5222568.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5633556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5082808.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5504163.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        4970004.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5162434.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5275238.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5159116.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1281712962.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1298436598.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1286600060.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1296921237.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1287138067.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1293278417.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1293232999.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1304896950.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       55576496496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       55561826640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       55572209568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      55563155904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       55571737632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       55566351360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       55566391200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7      55556159664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        60948042219.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1         60960550032                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        60949358382.720001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        60953878152.000008                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        60949626021.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        60947614404.479996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        60944307885.120003                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        60958205045.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.494366                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.507601                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.495759                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.500541                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.496042                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.493913                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.490414                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.505120                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      1242112                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      1197568                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      1225728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      1228544                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4949504                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       118272                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        118272                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         4852                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         4678                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         4788                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         4799                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             19334                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          462                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              462                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        86766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       520596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     35082410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        57844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       339834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     33824303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker        93997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       202454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     34619658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       180763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     34699194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        21692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           139794584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       520596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       339834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       202454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       180763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        50614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1294260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       3340493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            3340493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       3340493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        86766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       520596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     35082410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        57844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       339834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     33824303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker        93997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       202454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     34619658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       180763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     34699194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        21692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          143135077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     19334                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      462                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  154672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   3696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4942816                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  6688                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                118016                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4949504                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             118272                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            8616                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            8488                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            9480                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           11000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            8345                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8858                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8112                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           12392                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8           11449                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            9816                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           8000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           9384                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12          10976                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9697                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           9394                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15          10456                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             215                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             192                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             176                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             192                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             265                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             184                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            144                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            312                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            184                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            184                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 35577999000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              154672                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               3696                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 18858                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 18872                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 18893                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 18923                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 18944                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 18969                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 18998                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 19019                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   452                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   431                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  410                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  380                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  359                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  334                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  305                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  284                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  150                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  150                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  150                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  151                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  151                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  151                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  152                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  152                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  156                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  156                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  157                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  156                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  156                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  155                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  154                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  154                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  154                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  153                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  153                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        19964                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   253.497896                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   250.726651                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    21.882299                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          168      0.84%      0.84% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           18      0.09%      0.93% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           10      0.05%      0.98% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           11      0.06%      1.04% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           17      0.09%      1.12% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          160      0.80%      1.92% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        19580     98.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        19964                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   992.045161                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   626.754704                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   831.990286                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-127           19     12.26%     12.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-255           16     10.32%     22.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-383            9      5.81%     28.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-511            7      4.52%     32.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-639            9      5.81%     38.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-767            9      5.81%     44.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-895            3      1.94%     46.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-1023           14      9.03%     55.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1151           12      7.74%     63.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1279            8      5.16%     68.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1407            8      5.16%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1535            8      5.16%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1663           10      6.45%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1791            5      3.23%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1919            4      2.58%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-2047            3      1.94%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2175            2      1.29%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2303            2      1.29%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2687            1      0.65%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2688-2815            2      1.29%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-2943            1      0.65%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2944-3071            1      0.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4992-5119            2      1.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          155                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.793548                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.742723                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.449123                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              3      1.94%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.65%      2.58% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.65%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.65%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.65%      4.52% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            147     94.84%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          155                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4044139550                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6662287400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                494281600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26181.93                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43131.93                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     139.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       3.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  139.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    3.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       1.43                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.16                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 135112                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3075                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  1797231.71                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  32926573650                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1710084750                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          7881148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          8840361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          7922275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3               9032688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          9208684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5               7632576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          9168163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          8589369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5316648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5963736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2          5344392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               6093480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               6212208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               5148960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6          6184872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               5794416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         44207155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         49984396.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             43657536                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         51166502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         52524825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         42528345.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         51670694.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         47647142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5056266.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5427855.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5232522.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5019770.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        4780892.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5361500.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5454397.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1274291398.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1289408564.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1289142789.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1296599374.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1300524986.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1284866858.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1301119355.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1306057507.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       55583006640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       55569745968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      55569979104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       55563438240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       55559994720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       55573729920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6      55559473344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       55555141632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        60946688808.959999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        60956184312.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        60948403504.320007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        60958492359.360001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        60960414748.799995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        60945617105.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        60959907481.920006                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        60955614017.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.492934                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.502982                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.494748                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.505424                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.507458                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.491800                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.506922                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.502378                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      1109760                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1113088                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      1096192                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1118208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4471808                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        33792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       118784                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        118784                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         4335                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         4348                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         4282                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         4368                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17468                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          464                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              464                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       397678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     31344239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       180763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     31438236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       108458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     30961023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       173532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     31582846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        93997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        21692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           126302462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       397678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       180763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       108458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       173532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        93997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         954427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       3354954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            3354954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       3354954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       397678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     31344239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       180763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     31438236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       108458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     30961023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       173532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     31582846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        93997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        21692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          129657416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17468                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      464                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  139744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4464704                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7104                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                118784                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4471808                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             118784                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            9184                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            8192                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8689                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            7928                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8465                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           10267                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8192                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            7369                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            9096                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           9752                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8464                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12          10520                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           7817                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9474                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           8065                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             192                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             192                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             184                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             207                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            168                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            193                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 35569333000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              139744                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3712                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17054                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17066                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17087                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17109                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17124                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17147                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17176                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17200                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   391                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   370                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  349                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  327                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  312                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  289                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  261                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  239                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  156                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  155                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18099                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   253.245373                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   250.180500                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    22.985763                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          170      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           16      0.09%      1.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           10      0.06%      1.08% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           10      0.06%      1.14% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           17      0.09%      1.23% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          158      0.87%      2.11% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17718     97.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18099                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   893.551282                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   544.641454                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   768.145494                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-127           25     16.03%     16.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-255           17     10.90%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-383            7      4.49%     31.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-511           11      7.05%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-639           12      7.69%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-767           11      7.05%     53.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-895           10      6.41%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-1023            6      3.85%     63.46% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1151            7      4.49%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1279            7      4.49%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1407            8      5.13%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1535            3      1.92%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1663            7      4.49%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1791            6      3.85%     87.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1919            3      1.92%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-2047            1      0.64%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2175            2      1.28%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2303            6      3.85%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2559            1      0.64%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2687            2      1.28%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2815            1      0.64%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2943            1      0.64%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3199            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-4223            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          156                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.794872                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.762297                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.122888                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      1.28%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.64%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.64%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.64%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.64%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            150     96.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          156                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3657988600                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6022886500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                446470400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26218.01                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43168.01                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     126.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       3.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  126.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    3.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.29                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.94                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 122042                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3093                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  1983567.53                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  33050236450                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1586421950                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          7775913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               8264592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          7675516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          8270035.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          7651929.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          7927718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          7945257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7               7928928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               5245656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5575320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5177928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          5578992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               5162016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               5348064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               5359896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               5348880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         43396953.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         46321766.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             42596736                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         46019750.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         42295219.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         44160230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         44287027.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         43466841.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5106032.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5179023.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5069537.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5334958.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5072855.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        4953415.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        4937241.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5325004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1278412087.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1289181585.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1284692685.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1291307129.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1286265392.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1287372214.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1289341860.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1296681125.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       55579392000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       55569945072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      55573882704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       55568080560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       55572503136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       55571532240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       55569804480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       55563366528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        60946258196.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1         60951396912                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        60946024659.840012                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        60951520977.599998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        60945880101.120003                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        60948223435.200005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        60948605315.520004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        60949046860.800003                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.492478                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.497916                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.492231                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.498047                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.492078                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.494558                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.494962                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.495429                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      1181952                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1202688                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      1207808                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1168128                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4790784                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        29696                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       118784                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        118784                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         4617                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         4698                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         4718                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         4563                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             18714                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          464                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              464                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       477213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     33383242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       137380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     33968913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        65075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     34113523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     32992794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        86766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           135311671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       477213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       137380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        65075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        86766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         838739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       3354954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            3354954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       3354954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       477213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     33383242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       137380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     33968913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        65075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     34113523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     32992794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        86766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          138666625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     18714                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      464                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  149712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4785120                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  5664                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                118784                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4790784                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             118784                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8977                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9896                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            9064                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8953                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            9459                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            9200                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8352                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9400                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            8904                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            9936                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           9224                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11          10785                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12          10744                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           9249                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           9600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           7792                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             200                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             176                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             224                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             305                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             224                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            176                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            168                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            247                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            192                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 35576579000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              149712                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3712                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 18280                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 18305                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 18335                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 18366                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 18385                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 18406                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 18435                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 18452                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   413                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   381                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  352                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  322                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  303                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  283                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  254                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  237                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        19356                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   253.353172                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   250.442071                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    22.471482                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          169      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           24      0.12%      1.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            8      0.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            8      0.04%      1.08% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           25      0.13%      1.21% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          160      0.83%      2.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        18962     97.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        19356                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   960.403846                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   585.268929                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   794.706866                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63            7      4.49%      4.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           19     12.18%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            5      3.21%     19.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            7      4.49%     24.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            6      3.85%     28.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            5      3.21%     31.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            2      1.28%     32.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            8      5.13%     37.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            4      2.56%     40.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            8      5.13%     45.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            3      1.92%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            6      3.85%     51.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            2      1.28%     52.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            2      1.28%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            5      3.21%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            4      2.56%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            6      3.85%     63.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            3      1.92%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            3      1.92%     67.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            2      1.28%     68.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            4      2.56%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            6      3.85%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      1.28%     76.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            4      2.56%     78.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            2      1.28%     80.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.64%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            3      1.92%     82.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            2      1.28%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            3      1.92%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            3      1.92%     87.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            2      1.28%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            2      1.28%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            4      2.56%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.64%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            2      1.28%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            1      0.64%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2623            1      0.64%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            1      0.64%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            1      0.64%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2752-2815            1      0.64%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2880-2943            1      0.64%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3072-3135            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3264-3327            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          156                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.794872                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.756461                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.205995                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.92%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.64%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.64%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            151     96.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          156                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3913138050                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6447756300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                478512000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26168.71                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43118.71                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     135.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       3.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  135.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    3.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.39                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.68                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 130794                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3097                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  1855072.43                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  32966329350                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1670329050                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          8355916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          8265801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               7826112                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3               8207136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4               8373456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5               8588160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6               8403696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          7910179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               5636928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5576136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5279520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               5536560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               5648760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               5793600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               5669160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7          5336232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0             46702656                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         46184486.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             43567680                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         45718732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         46808985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         48361996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         47010662.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         43899148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5258649.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5086540.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5222154.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5295144.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5072855.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5069537.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        4989911.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1284873206.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1288077664.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1281571182.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1293464027.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1289209383.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1295361826.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1297918892.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1291057770.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       55573724352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      55570913424.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      55576620864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      55566188544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       55569920688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       55564523808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       55562280768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       55568299296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        60951597383.040001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        60951205714.560005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        60946881452.160011                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        60951266707.200005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        60952185970.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        60954631799.040001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        60953282268.480003                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        60948422089.919998                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.498128                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.497713                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.493138                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.497778                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.498751                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.501339                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.499911                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.494768                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           28                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           28                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        18176                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      1135360                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      1135360                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      1168896                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1116928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4601600                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       134656                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        134656                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         4435                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         4435                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         4566                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         4363                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17975                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          526                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              526                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       513366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     32067290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       303681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     32067290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       180763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     33014486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       224146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     31546693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        43383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           129968328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       513366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       303681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       180763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       224146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        43383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1265338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       3803246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            3803246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       3803246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       513366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     32067290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       303681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     32067290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       180763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     33014486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       224146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     31546693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        43383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          133771573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17975                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      526                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  143800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4596864                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  4736                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                134176                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4601600                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             134656                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           10721                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8664                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            7752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           10673                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            9136                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            8552                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            7985                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            9288                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            9129                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            9336                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8448                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           8696                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           8152                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13          10232                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8904                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           7984                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             216                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             431                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             304                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             216                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             320                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            216                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            152                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            241                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            225                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 35559312000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              143800                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4208                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17543                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17568                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17592                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17609                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17631                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17653                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17680                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17702                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   407                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   378                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  356                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  339                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  317                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  295                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  268                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  246                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18694                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   253.077993                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   249.847944                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    23.620753                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          184      0.98%      0.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           21      0.11%      1.10% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            9      0.05%      1.14% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            9      0.05%      1.19% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           21      0.11%      1.31% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          179      0.96%      2.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        18271     97.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18694                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   814.560000                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   517.484038                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   667.223003                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63            6      3.43%      3.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           20     11.43%     14.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           13      7.43%     22.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            7      4.00%     26.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            3      1.71%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            5      2.86%     30.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           10      5.71%     36.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511            6      3.43%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575            6      3.43%     43.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           10      5.71%     49.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            2      1.14%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            6      3.43%     53.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            4      2.29%     56.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            5      2.86%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            8      4.57%     63.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            5      2.86%     66.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            8      4.57%     70.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            5      2.86%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      2.29%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            6      3.43%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      1.14%     80.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            3      1.71%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      1.14%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            6      3.43%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            2      1.14%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            3      1.71%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.57%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            2      1.14%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            2      1.14%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.57%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            2      1.14%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.57%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.57%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2240-2303            1      0.57%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2368-2431            1      0.57%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            2      1.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2624-2687            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2688-2751            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2752-2815            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3264-3327            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.960000                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.949568                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.628445                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.57%      0.57% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              2      1.14%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            169     96.57%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              3      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3771799750                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6206701150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                459686400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26256.51                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43206.51                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     129.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       3.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  129.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    3.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.34                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 125650                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3501                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  1922021.08                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  33017001650                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1619656750                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          8192620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          8715772.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          7854537.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          8027510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4               7889616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          7654953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6               8648640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7               7690032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               5526768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               5879688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5298696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               5415384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               5322360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               5164056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               5834400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               5187720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         45852019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         49185676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         43637068.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         44836646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         43798809.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         42155942.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         48131865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7             42541824                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5242060.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5371453.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5252014.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5096079.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        4996546.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5106032.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5431587.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        4877521.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1284089014.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1287968005.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1279952072.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1284622151.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1292079173.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1287434759.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1297198558.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1292045247.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       55574412240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       55571009616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       55578041136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       55573944576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       55567403328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       55571477376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       55562912640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       55567433088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        60950244275.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        60955059765.120003                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        60946965077.760002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        60948871899.840004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        60948419386.560005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        60945922672.320000                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        60955087244.160004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        60946704985.919998                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.496696                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.501792                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.493226                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.495244                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.494765                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.492123                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.501821                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.492951                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      1172224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1196288                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      1208832                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1181440                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4798208                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       153600                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        153600                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         4579                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         4673                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         4722                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         4615                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             18743                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          600                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              600                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       296451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     33108483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       173532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     33788150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        43383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       202454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     34142445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        57844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       173532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     33368781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        79536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           135521356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       296451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       173532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       202454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       173532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        79536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         925505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       4338303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            4338303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       4338303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       296451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     33108483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       173532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     33788150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        43383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       202454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     34142445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        57844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       173532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     33368781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        79536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          139859659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     18743                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      600                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  149944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   4800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4785696                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 12512                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                153600                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4798208                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             153600                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  391                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8760                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            9611                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           10105                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           10273                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           10073                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            8992                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9768                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            8584                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            8505                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            8986                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           8827                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           9465                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           8377                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13          10080                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          10179                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             271                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             360                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             320                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             448                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             424                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             305                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            176                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            192                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            184                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            488                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 35589644000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              149944                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               4800                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 18282                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 18297                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 18319                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 18339                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 18359                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 18384                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 18415                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 18436                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   409                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   377                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  356                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  338                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  318                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  293                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  262                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  243                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  195                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  195                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  195                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  195                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  195                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  197                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  197                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19546                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.701115                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   249.018512                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    25.169127                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          224      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           16      0.08%      1.23% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           12      0.06%      1.29% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            4      0.02%      1.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           13      0.07%      1.38% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           15      0.08%      1.45% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          206      1.05%      2.51% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        19056     97.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19546                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   742.420792                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   458.452054                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   625.128497                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           14      6.93%      6.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           23     11.39%     18.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           10      4.95%     23.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255            6      2.97%     26.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           12      5.94%     32.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383            6      2.97%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           11      5.45%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511            8      3.96%     44.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            8      3.96%     48.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           13      6.44%     54.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            5      2.48%     57.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767            7      3.47%     60.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      3.47%     64.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            4      1.98%     66.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            5      2.48%     68.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            5      2.48%     71.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            5      2.48%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            1      0.50%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            9      4.46%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            2      0.99%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            5      2.48%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      1.49%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.99%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            4      1.98%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            5      2.48%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.50%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            2      0.99%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            1      0.50%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            2      0.99%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            3      1.49%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            4      1.98%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            2      0.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.50%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2239            1      0.50%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2240-2303            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2495            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2624-2687            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2880-2943            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.762376                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.720801                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.258986                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      1.98%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.50%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.50%      2.97% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.50%      3.47% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.50%      3.96% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            194     96.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3945893450                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6480816800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                478569600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26384.58                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43334.58                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     135.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       4.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  135.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    4.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.40                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 130807                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4000                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  1839923.69                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  32867849600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1769392800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          8456313.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          8960716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2               8261568                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          8485948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          8103110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          8368617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          7830345.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          9154252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               5704656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               6044928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5573280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5724648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               5466384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               5645496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               5282376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               6175488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         47325158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         50750668.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         45949363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         46836441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         44538124.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         46234406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         43496294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         50354803.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5431173.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5378088.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5458129.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        4916920.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6094725.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1285846018.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1293929475.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1288604070.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1292612857.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4        1298464560                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1299851438.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1292734172.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1316791437.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       55572871008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       55565780256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      55570451664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      55566935184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       55561802112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       55560585552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       55566828768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7      55545725904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        60952563880.320000                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        60957684107.519997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        60951147587.520012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        60953367208.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        60950761973.760002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        60953092684.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        60948018429.120003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        60961226162.880013                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.499151                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.504569                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.497652                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.500001                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.497244                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.499710                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.494341                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.508317                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      1195008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      1197824                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      1180160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1165824                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4787200                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       123648                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        123648                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         4668                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         4679                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         4610                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         4554                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             18700                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          483                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              483                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       455522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     33751997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       303681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     33831533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        14461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       253068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     33332628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       267529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     32927720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        50614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         7231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           135210444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       455522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       303681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       253068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       267529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        50614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        1330413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       3492334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            3492334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       3492334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       455522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     33751997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       303681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     33831533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        14461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       253068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     33332628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       267529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     32927720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        50614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         7231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          138702778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     18700                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      483                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  149600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   3864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4779648                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7552                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                123904                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4787200                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             123648                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            8658                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           11088                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            9688                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            9592                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            8233                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8681                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            8753                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            8760                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            9008                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            8928                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           8985                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11          10016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           8192                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           9442                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14          10594                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15          10746                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             224                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            223                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            192                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            184                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            177                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 35561512000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              149600                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               3864                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 18216                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 18228                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 18257                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 18289                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 18305                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 18318                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 18348                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 18370                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   462                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   438                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  409                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  377                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  361                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  348                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  318                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  297                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  158                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        19374                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   253.099618                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   249.943577                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    23.482960                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          180      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           34      0.18%      1.10% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            6      0.03%      1.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            3      0.02%      1.15% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            6      0.03%      1.18% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           32      0.17%      1.35% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          168      0.87%      2.21% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        18945     97.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        19374                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   916.631902                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   567.890010                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   806.068840                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63            4      2.45%      2.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           17     10.43%     12.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           14      8.59%     21.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      3.07%     24.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            4      2.45%     26.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            6      3.68%     30.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            5      3.07%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            5      3.07%     36.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            4      2.45%     39.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            7      4.29%     43.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           10      6.13%     49.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            3      1.84%     51.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            9      5.52%     57.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            6      3.68%     60.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            3      1.84%     62.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            4      2.45%     65.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            5      3.07%     68.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            2      1.23%     69.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            3      1.84%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            1      0.61%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            5      3.07%     74.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            6      3.68%     78.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            4      2.45%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.84%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            1      0.61%     83.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            3      1.84%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.61%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.61%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            4      2.45%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            3      1.84%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            2      1.23%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            1      0.61%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            2      1.23%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.61%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.61%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2752-2815            2      1.23%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2816-2879            1      0.61%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3392-3455            3      1.84%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3520-3583            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3584-3647            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          163                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.754601                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.726011                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.077789                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.61%      0.61% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              3      1.84%      2.45% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      1.23%      3.68% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              3      1.84%      5.52% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            154     94.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          163                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3935434550                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6467154350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                477964800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26347.95                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43297.95                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     135.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       3.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  135.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       1.38                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.16                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 130634                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3228                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.54                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  1853803.47                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  32960992100                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1675666300                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0               8394624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          8640777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          7824297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          7765027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          8066217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          8369827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          8299065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7               9041760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5663040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5829096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5278296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          5238312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               5441496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5          5646312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               5598576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               6099600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         47368089.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         48810278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         43191782.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3             43375488                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         44748787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         46676697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         45909926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7             50863488                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5149163.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5232107.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5261967.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        4960051.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5235425.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5225886.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5398410.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5212200.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1283000469.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1288872964.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1290098747.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1283269089.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1291947189.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1295397832.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1294233937.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1304543733.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      55575367104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       55570215792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      55569140544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       55575131472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4      55567519104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5      55564492224.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6      55565513184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7      55556469504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        60951872042.880013                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        60954530568.960007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        60947725187.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        60946668992.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        60949887771.840012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        60952738332.480011                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        60951882652.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        60959159838.720009                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.498419                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.501232                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.494030                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.492913                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.496319                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.499335                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.498430                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.506130                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      1165312                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1168128                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      1164032                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      1196032                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4718848                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       123392                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        123392                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         4552                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         4563                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         4547                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         4672                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             18433                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          482                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              482                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       361525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     32913259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       108458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     32992794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     32877106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     33780919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        72305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        28922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           133279899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       361525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       108458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        72305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         686898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       3485103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            3485103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       3485103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       361525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     32913259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       108458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     32992794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     32877106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     33780919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        72305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        28922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          136765003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     18433                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      482                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  147464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4711264                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7584                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                123136                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4718848                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             123392                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            6872                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            9776                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8802                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           10584                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            8576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           10280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            8401                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8082                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            9466                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            9666                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10          10224                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           9008                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           9072                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           9530                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           8888                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15          10000                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             152                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             367                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             312                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             224                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             192                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             208                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            185                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            200                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            168                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 35583343000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              147464                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3856                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 18014                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 18034                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 18057                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 18078                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 18094                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 18125                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 18158                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 18180                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   392                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   361                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  339                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  318                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  303                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  272                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  239                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  217                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  157                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  159                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  159                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        19093                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   253.202744                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   250.120996                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    23.104872                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          179      0.94%      0.94% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           18      0.09%      1.03% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           12      0.06%      1.09% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            2      0.01%      1.11% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           12      0.06%      1.17% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           18      0.09%      1.26% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          168      0.88%      2.14% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        18684     97.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        19093                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   919.771605                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   573.611217                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   754.054888                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63            8      4.94%      4.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           16      9.88%     14.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            7      4.32%     19.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            2      1.23%     20.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319           10      6.17%     26.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            5      3.09%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            3      1.85%     31.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            5      3.09%     34.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            6      3.70%     38.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            3      1.85%     40.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            7      4.32%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            8      4.94%     49.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            3      1.85%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            9      5.56%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            5      3.09%     59.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            3      1.85%     61.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087           10      6.17%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            5      3.09%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            5      3.09%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            3      1.85%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            1      0.62%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            2      1.23%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            5      3.09%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      1.23%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            5      3.09%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            1      0.62%     85.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            4      2.47%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            2      1.23%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.62%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            2      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            1      0.62%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            2      1.23%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.62%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2495            2      1.23%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            2      1.23%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2624-2687            1      0.62%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2752-2815            2      1.23%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3072-3135            1      0.62%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3136-3199            2      1.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          162                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.753086                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.704624                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.431941                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              2      1.23%      2.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.62%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              2      1.23%      4.32% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.62%      4.94% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              2      1.23%      6.17% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.62%      6.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            149     91.98%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.62%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          162                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3852995350                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6348493000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                471126400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26170.44                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43120.44                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     133.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       3.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  133.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.37                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.30                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 128771                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3211                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  1881223.53                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  32963063400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1673595000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0               7938000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               8772624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          8523446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          7910179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4               8170848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          8311766.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          8414582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          8179315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5355000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               5918040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5749944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          5336232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               5512080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               5607144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               5676504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7          5517792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         43943577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         48950054.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         47936179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         44032435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         45553996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         46533926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         47023142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         45863500.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5643509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5185658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5062901.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5132574.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5033456.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5212200.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        4933509.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1286710102.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1        1292851656                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1291711291.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1284559168.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1295470555.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1294128164.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1294735939.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1291448416.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       55572113040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       55566725712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       55567726032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      55573999824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       55564428432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       55565605968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       55565072832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7      55567956624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        60948277781.760002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        60955791148.800003                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        60953762104.320000                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        60947830293.120010                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        60951198039.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        60952149978.240005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        60953064753.599998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        60950828710.080009                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.494615                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.502566                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.500419                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.494142                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.497705                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.498713                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.499681                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.497314                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      1177856                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1126400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      1148160                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1172480                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4663040                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        37376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       126464                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        126464                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         4601                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         4400                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         4485                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         4580                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             18215                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          494                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              494                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       462752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     33267554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       224146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     31814222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       187993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     32428815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       122919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     33115713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        57844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        21692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           131703649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       462752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       224146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       187993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       122919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        57844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1055654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3571869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3571869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3571869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       462752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     33267554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       224146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     31814222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       187993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     32428815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       122919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     33115713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        57844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        21692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          135275519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     18215                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      494                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  145720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4655584                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7456                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                126496                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4663040                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             126464                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            8272                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            9441                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8704                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            8056                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            8696                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           11752                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            8096                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           10153                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9808                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            8977                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           9416                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           8273                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           9481                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           9464                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8480                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           8418                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             199                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             233                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             216                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            144                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            224                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            128                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            192                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            353                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 35565865000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              145720                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3952                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17805                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17825                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17835                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17853                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17874                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 17892                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 17916                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 17934                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   383                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   356                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  346                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  328                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  308                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  290                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  267                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  250                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  163                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  166                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18894                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   253.100455                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   249.985209                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    23.372520                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          175      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           23      0.12%      1.05% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           15      0.08%      1.13% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            4      0.02%      1.15% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           15      0.08%      1.23% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           22      0.12%      1.34% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          169      0.89%      2.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        18471     97.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18894                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          166                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   869.969880                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   573.952834                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   685.059515                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63            4      2.41%      2.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           16      9.64%     12.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           14      8.43%     20.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            4      2.41%     22.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            6      3.61%     26.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            4      2.41%     28.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            3      1.81%     30.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            6      3.61%     34.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            5      3.01%     37.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            5      3.01%     40.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            6      3.61%     43.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            8      4.82%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            3      1.81%     50.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            5      3.01%     53.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959           15      9.04%     62.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            5      3.01%     65.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            8      4.82%     70.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            4      2.41%     72.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            3      1.81%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            3      1.81%     76.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      1.20%     77.71% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            4      2.41%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.81%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            6      3.61%     85.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            3      1.81%     87.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            2      1.20%     88.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      1.20%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            2      1.20%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            1      0.60%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      1.20%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            2      1.20%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            2      1.20%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            2      1.20%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.60%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2752-2815            2      1.20%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2880-2943            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3072-3135            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3584-3647            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          166                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          166                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.813253                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.774591                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.209084                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              3      1.81%      1.81% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.60%      2.41% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              3      1.81%      4.22% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            156     93.98%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              3      1.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          166                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3814029700                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6280034350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                465558400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26215.60                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43165.60                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     131.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  131.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.35                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.15                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.56                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 127249                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3297                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  1901002.99                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  32955485400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF     769521600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1681173000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          7964611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          7752931.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2               8660736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          8450265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4               8322048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          7798291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          8321443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          7954329.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          5372952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          5230152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               5842560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5700576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               5614080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5          5260752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6          5613672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               5366016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             44601024                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         42813388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             48824256                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         47260761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         46546905.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         42819379.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         46335244.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         43885670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5152481.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5348643.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5238743.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5172387.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5188976.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5109350.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5106447.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      4026929552.640000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1277640645.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1279072065.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1289450479.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1290530543.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1292734062.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5        1298482344                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1299716991.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1300482633.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      55580068704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       55578813072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       55569709200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       55568761776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4      55566828864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       55561786512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       55560703488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       55560031872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        60947729970.240013                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        60945959806.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        60954655527.360001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        60952998292.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        60952147900.800011                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        60948265807.680000                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        60952729742.400002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        60949756521.599998                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.494035                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.492162                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.501364                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.499610                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.498710                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.494602                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.499326                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.496180                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              293895                       # Transaction distribution
system.membus.trans_dist::ReadResp             293895                       # Transaction distribution
system.membus.trans_dist::WriteReq                 26                       # Transaction distribution
system.membus.trans_dist::WriteResp                26                       # Transaction distribution
system.membus.trans_dist::Writeback              7950                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              495                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            471                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              69                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1057                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1053                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       598779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       598937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 598937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     77528065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77528381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77528381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    146947500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4848430500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        26000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        13000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    131175000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       247999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       235999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        34500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       528999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     17374500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         2876                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        31011                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            9                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          118                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           38                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          106                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      6559981                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    241718992                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        16000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        18472                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp        46000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        54499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       828500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          3042                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        31125                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             6632952                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          242609492                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              901                       # Total snoops (count)
system.membus.snoop_fanout::samples            303814                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  303814    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              303814                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               52000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                  79                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           278657500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              302914                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4865852500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.succeeded             295043                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             293841                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            293841                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             7950                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              53                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            16                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             69                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1053                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1053                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9237                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8723                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         9191                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         9103                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         9287                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         9561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         9189                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9042                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         9450                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         9340                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         9572                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        10100                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         9276                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9225                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         9746                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         9474                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       149517                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9553                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8901                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8920                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         9371                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         9402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         9566                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         9193                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         9038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         9486                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         9201                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         9613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         9641                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9571                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9118                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         9268                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         9642                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       149484                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9538                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8881                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         9127                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         9493                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         9169                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         9230                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         9701                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         9139                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         9093                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         9271                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         9570                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         9656                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         9732                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8926                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         9460                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         9420                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       149407                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9770                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8899                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         9130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         9385                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         9074                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         9543                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         9421                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8924                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         9475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         8936                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         9542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         9745                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         9340                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9209                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         9288                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         9789                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       149470                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                597878                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1199872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1132032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1190656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1181184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1205760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1238272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1192192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1170688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1223936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1209344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1240576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1306624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1201152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1197824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1264384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1227264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     19381761                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1241856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1151744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1158400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1213184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1219072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1238528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1193728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1172224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1229312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1195008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1247232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1247488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1239040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1184000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1202176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1249024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     19382016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1239808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1153536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1184768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1232128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1189376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1196544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1256448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1185024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1179136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1203712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1243392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1251328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1260800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1159168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1225984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1220608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     19381760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1270272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1153280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1184000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1215744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1175296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1236224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1223424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1158656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1227776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1237504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1262336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1209856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1195264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1205248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1267968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     19382528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               77528065                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    411256200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2905877100                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     74726800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        74200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        22400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp        96531                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1463400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10384650                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          303                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           27                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       260200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        20800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          338                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             284200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           31875400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              19349                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28815200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17934                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29711800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18429                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30332200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              18917                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30142600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              18713                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           30562000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              19182                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30737200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              19010                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29526600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18315                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           30455200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              18994                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           30149800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              18629                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          31328200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             19409                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31410400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             19802                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30736600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             19201                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          30102400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18502                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          30807400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             19133                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30850000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             19394                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         729537982                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             2.1                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             73788                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         729246583                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             2.1                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             73756                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         728478532                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             2.1                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             73679                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         729096684                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             2.1                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             73741                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       293841                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       293841                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         7950                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           53                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           16                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           69                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1053                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1053                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       149517                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       149484                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       149407                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       149470                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       597878                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     19381761                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     19382016                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     19381760                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     19382528                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     77528065                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    235072800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1175364000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     31800000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        42400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        12800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        55200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       842400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4212000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         7130                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           24                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     20436500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         2400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        68500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  7155                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     20507400                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     66791300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        75729                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     66892800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        75728                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     67142400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        75728                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     66944800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        75729                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1179632000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          3.3                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       294964                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2403833                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2403833                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                26                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               26                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            60675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             511                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           570                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       398673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       801047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       400787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       800463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       401260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       802742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       402980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       804867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4833938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       650752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     51552592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1602020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       708864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     51928664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1600860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       574464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     51932476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1605420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       567552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     52194868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1609656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       114688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        62245                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216706093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1204331037                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26249438533                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        26000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        13000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1971950973                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       255999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       285499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        92000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1386484                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     86715987                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       106393                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        26443                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq            8                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         3798                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           31                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           33                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          210                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           43                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1355410225                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    130556301                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        26500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     32218496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       452500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       683000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       156000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2753000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       157500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       110553                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       26497                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1391543721                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         130869801                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           42133                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2468293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2468293    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2468293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3178243492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2468373                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          82682244                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2542                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        6400875478                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            197227                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         401685620                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            400542                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          90097639                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2769                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6422774458                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            18.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            197883                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.occupancy             10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.succeeded                10                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         401378625                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            400248                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         73025188                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2244                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       6437709920                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           18.2                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           198335                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        402506153                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           401387                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         72156178                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2217                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       6460974432                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           18.2                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           199046                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        403620560                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           402453                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           130000                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           130999                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           130000                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         14561996                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              448                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          7958498                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              293                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         3540    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         3540                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         3540    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         3540                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         3540                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         3540    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         3540                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         3540                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         3540    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         3540                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         3540                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             3540    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         3540                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         3540                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            3540    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         3540                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    295019                       # number of replacements
system.l2.tags.tagsinuse                  8188.399046                       # Cycle average of tags in use
system.l2.tags.total_refs                      678605                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.300208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      288.383642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.872828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    23.309973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1976.774135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.459730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    13.054518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  2006.775197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.030202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     6.806341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1900.529499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.279411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     7.468995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1911.825451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.479325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    14.859499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    29.490301                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.035203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.241305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.244968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.231998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.233377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.003600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001587                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.993530                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19707204                       # Number of tag accesses
system.l2.tags.data_accesses                 19707204                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       400451                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1510                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data       113257                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       400178                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.itb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2085                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data       113999                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       401295                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1763                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data       114097                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       402352                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1696                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       114600                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          290                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          100                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2067725                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            60675                       # number of Writeback hits
system.l2.Writeback_hits::total                 60675                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   36                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 99                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1595                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       400451                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1510                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data        113526                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       400178                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.itb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2085                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data        114511                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       401295                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1763                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data        114403                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       402352                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1696                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        115096                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           290                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           112                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2069320                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       400451                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1510                       # number of overall hits
system.l2.overall_hits::system.cpu0.data       113526                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       400178                       # number of overall hits
system.l2.overall_hits::system.cpu1.itb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2085                       # number of overall hits
system.l2.overall_hits::system.cpu1.data       114511                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       401295                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1763                       # number of overall hits
system.l2.overall_hits::system.cpu2.data       114403                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       402352                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1696                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       115096                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          290                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          112                       # number of overall hits
system.l2.overall_hits::total                 2069320                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1032                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        72851                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          684                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        72652                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           60                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          481                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        73122                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          521                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        73141                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          158                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           51                       # number of ReadReq misses
system.l2.ReadReq_misses::total                294908                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 33                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1073                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1032                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        73107                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          684                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        72953                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           60                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          481                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        73375                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          521                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        73401                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          158                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::total                 295981                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           54                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1032                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        73107                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          684                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        72953                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           60                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          481                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        73375                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           62                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          521                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        73401                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          158                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           54                       # number of overall misses
system.l2.overall_misses::total                295981                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      6764000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    128585000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   9226550452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      4606500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     82740500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   9205988457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      7286000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     58553500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   9260518965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      7785500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     64006000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   9264882452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       257000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     20077500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      6736999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     37345338825                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       261500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       196000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       326500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     31892500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     37809499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     32193999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     32552000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       373000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     134820998                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      6764000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    128585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   9258442952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      4606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     82740500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   9243797956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      7286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     58553500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   9292712964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      7785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     64006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   9297434452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     20077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      7109999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37480159823                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      6764000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    128585000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   9258442952                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      4606500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     82740500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   9243797956                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      7286000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     58553500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   9292712964                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      7785500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     64006000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   9297434452                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       257000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     20077500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      7109999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37480159823                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       400505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       186108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       400215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       186651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       401355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       187219                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       402414                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       187741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2362633                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        60675                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             60675                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2668                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       400505                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2542                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       186633                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       400215                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2769                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       187464                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       401355                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2244                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       187778                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       402414                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2217                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       188497                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          448                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2365301                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       400505                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2542                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       186633                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       400215                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2769                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       187464                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       401355                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2244                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       187778                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       402414                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2217                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       188497                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          448                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2365301                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.405980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.391445                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.247021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.389240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.214349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.390569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.235002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.389585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.352679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.337748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124822                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.136364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.478261                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.111111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.037037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.040000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.139130                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.487619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.370234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.452594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.343915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.402174                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000135                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.405980                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.391715                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000092                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.247021                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.389157                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000149                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.214349                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.390754                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000154                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.235002                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.389401                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.352679                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.325301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125135                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000135                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.405980                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.391715                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000092                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.247021                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.389157                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000149                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.214349                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.390754                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000154                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.235002                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.389401                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.352679                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.325301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125135                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 125259.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124597.868217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126649.606073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 120965.643275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 126713.489746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 121433.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 121732.848233                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126644.771273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 125572.580645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 122852.207294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126671.531043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       128500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 127072.784810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 132098.019608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126633.861492                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 21833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data        26200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data         8125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7924.242424                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        43500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        19600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 20406.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 124580.078125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 125612.953488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 127249.007905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data       125200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 124333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125648.646785                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 125259.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124597.868217                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126642.359172                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 120965.643275                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126708.948995                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 121433.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 121732.848233                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 126646.854705                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 125572.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 122852.207294                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 126666.318606                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       128500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 127072.784810                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 131666.648148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126630.289860                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 125259.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124597.868217                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126642.359172                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 120965.643275                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126708.948995                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 121433.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 121732.848233                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 126646.854705                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 125572.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 122852.207294                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 126666.318606                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       128500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 127072.784810                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 131666.648148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126630.289860                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7950                       # number of writebacks
system.l2.writebacks::total                      7950                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          125                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          192                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          179                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          194                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           86                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1067                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1067                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1067                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          907                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        72774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        72574                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          302                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        73035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           57                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        73055                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          158                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           293841                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            33                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          301                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1073                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        73030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        72875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        73288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        73315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            294914                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        73030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        72875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        73288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        73315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           294914                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      4308000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst    105331000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   8417898952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2603500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     57128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   8399306957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      5219500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     35150500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   8447890965                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      6616500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     38203500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   8451838952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       235000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     18339500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      6175999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  33996246825                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       162500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       271000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       444500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       217000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       738000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1833000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       551000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       877000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     29076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     34498499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     29410999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     29692000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    123017998                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      4308000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst    105331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   8446975452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     57128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   8433805456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      5219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     35150500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   8477301964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      6616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     38203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   8481530952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     18339500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      6515999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34119264823                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      4308000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst    105331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   8446975452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     57128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   8433805456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      5219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     35150500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   8477301964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      6616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     38203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   8481530952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     18339500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      6515999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34119264823                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       288000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       294500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       226000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       210500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       135500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1154500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       134000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        92000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       546000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       422000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       454500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       306000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       290500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       227500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      1700500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.356806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.391031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.177681                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.388822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.134581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.390105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.147497                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.389127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.400000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.352679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.337748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124370                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.136364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.478261                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.111111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.037037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.040000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.139130                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.487619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.370234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.452594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.343915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.402174                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.356806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.391303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.177681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.388741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.134581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.390291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.147497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.388945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.400000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.352679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.325301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.356806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.391303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.177681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.388741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.134581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.390291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.147497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.388945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.400000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.352679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.325301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124683                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 113368.421053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 116131.201764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115671.791464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 118340.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 116113.821138                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115734.380866                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 111053.191489                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 116392.384106                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115669.075991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 116078.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 116830.275229                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115691.450989                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       117500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 116072.784810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 121098.019608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115696.062922                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55562.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 56769.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55545.454545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        55100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 113580.078125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 114612.953488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 116249.007905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data       114200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 113333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114648.646785                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 113368.421053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 116131.201764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115664.459154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 118340.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 116113.821138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115729.748967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 111053.191489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 116392.384106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115671.077994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 116078.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 116830.275229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115686.161795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       117500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 116072.784810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 120666.648148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115692.252057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 113368.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 116131.201764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115664.459154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 118340.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 116113.821138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115729.748967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 111053.191489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 116392.384106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115671.077994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 116078.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 116830.275229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115686.161795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       117500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 116072.784810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 120666.648148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115692.252057                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       3042                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              13                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        73770                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        73770    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         73770                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         1941                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.868624                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.269686                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     5.787985                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         1940     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         1941                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     533463502.824859                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    527946804.173347                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    72736361.920672                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            2      0.06%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08            2      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.03%      0.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08            3      0.08%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            4      0.11%      0.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           50      1.41%      1.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08          619     17.49%     19.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          951     26.86%     46.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08         1360     38.42%     84.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08          470     13.28%     97.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08           51      1.44%     99.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08           20      0.56%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.08%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            3      0.08%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        533394355.783044      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  18885120                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    14029378.531073                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   25359566.845332                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         2238     63.22%     63.22% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07          945     26.69%     89.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     89.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          238      6.72%     96.64% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           59      1.67%     98.31% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.31% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           18      0.51%     98.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           13      0.37%     99.18% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.18% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           10      0.28%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           13      0.37%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       14027207.994995      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 496641                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           73770                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96196.015996                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95808.921515                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      10470.184839                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151           79      0.11%      0.11% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            1      0.00%      0.11% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919           30      0.04%      0.15% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        70813     95.99%     96.14% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687         1079      1.46%     97.60% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          575      0.78%     98.38% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          342      0.46%     98.85% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          320      0.43%     99.28% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          298      0.40%     99.68% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607           53      0.07%     99.76% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            9      0.01%     99.77% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          145      0.20%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759           13      0.02%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143           10      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             73770                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               73770                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           482044.462519                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          652655.485205                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             73761     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             47000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         159416000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 73770                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              1941                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         18402675.425039                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        24644789.561229                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            1941    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       326425000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                1941                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 75711                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             469743.485095                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            641528.602205                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 6      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               75687     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               47000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           159416000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   75711                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         3540                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.204802                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.403614                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             2815     79.52%     79.52% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              725     20.48%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         3540                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         3540                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            3540    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         3540                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              3540                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            20.838701                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           20.627276                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.835058                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                     2      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                     2      0.06%      0.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                     1      0.03%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                     3      0.08%      0.23% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   0      0.00%      0.23% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   6      0.17%      0.40% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  51      1.44%      1.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 287      8.11%      9.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 771     21.78%     31.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                1013     28.62%     60.34% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                 857     24.21%     84.55% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                 395     11.16%     95.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                 105      2.97%     98.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                  26      0.73%     99.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                  14      0.40%     99.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   3      0.08%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   1      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                3540                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             3540                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.548023                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.990608                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   2238     63.22%     63.22% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                    945     26.69%     89.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    238      6.72%     96.64% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     59      1.67%     98.31% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     18      0.51%     98.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     13      0.37%     99.18% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     10      0.28%     99.46% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     13      0.37%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      3      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               3540                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        73739                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        73739    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         73739                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         1972                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         1972    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         1972                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     533239322.033898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    528010285.464402                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    71208941.782360                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            2      0.06%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08            2      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08            2      0.06%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08            2      0.06%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08            3      0.08%      0.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           51      1.44%      1.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08          583     16.47%     18.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08         1006     28.42%     46.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08         1358     38.36%     85.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08          457     12.91%     97.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08           53      1.50%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08           13      0.37%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            5      0.14%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        533170210.127232      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  18877184                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    14260790.960452                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   26060525.752226                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         2223     62.80%     62.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07          968     27.34%     90.14% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     90.14% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          229      6.47%     96.61% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           55      1.55%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           13      0.37%     98.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           17      0.48%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           18      0.51%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.20%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            5      0.14%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.08%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            2      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       14258555.911674      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 504832                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           73739                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96229.895984                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95829.929840                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      10635.362119                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151           85      0.12%      0.12% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            1      0.00%      0.12% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919           27      0.04%      0.15% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        70739     95.93%     96.08% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687         1097      1.49%     97.57% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          547      0.74%     98.31% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          360      0.49%     98.80% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          346      0.47%     99.27% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          306      0.41%     99.69% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607           43      0.06%     99.75% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            8      0.01%     99.76% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          151      0.20%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759           17      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            8      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             73739                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               73739                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           482289.317729                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          649997.737805                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             73734     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             59000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         158823000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 73739                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              1972                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         17989468.052738                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        22991398.720650                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            1971     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           94000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       223382000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                1972                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 75711                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             469727.410812                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            638911.876762                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 8      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                6      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               75689     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               29000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           158823000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   75711                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         3540                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.195763                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.396843                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             2847     80.42%     80.42% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              693     19.58%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         3540                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         3540                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            3540    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         3540                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              3540                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            20.829661                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           20.624324                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.788397                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                     2      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                     2      0.06%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                     2      0.06%      0.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                     2      0.06%      0.23% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   0      0.00%      0.23% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   5      0.14%      0.37% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  48      1.36%      1.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 287      8.11%      9.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 762     21.53%     31.36% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                1056     29.83%     61.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                 826     23.33%     84.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                 403     11.38%     95.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                 108      3.05%     98.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                  24      0.68%     99.63% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   6      0.17%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   2      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   2      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   1      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                3540                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             3540                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.557062                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.017989                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   2223     62.80%     62.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                    968     27.34%     90.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    229      6.47%     96.61% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     55      1.55%     98.16% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     13      0.37%     98.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     17      0.48%     99.01% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     18      0.51%     99.52% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      7      0.20%     99.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      5      0.14%     99.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      3      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               3540                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        73660                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        73660    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         73660                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2050                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2050    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2050                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     532668022.598870                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    527268922.281934                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    72872485.370619                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            1      0.03%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08            3      0.08%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08            3      0.08%      0.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08            1      0.03%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08            5      0.14%      0.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           55      1.55%      1.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08          590     16.67%     18.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08         1004     28.36%     46.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08         1318     37.23%     84.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08          472     13.33%     97.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08           60      1.69%     99.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08           20      0.56%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.11%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        532599000.230162      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  18856960                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    14824858.757062                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   26676360.388341                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         2175     61.44%     61.44% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1003     28.33%     89.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     89.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          231      6.53%     96.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           66      1.86%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           16      0.45%     98.62% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           16      0.45%     99.07% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.07% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           11      0.31%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           10      0.28%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.66% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       14822535.303718      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 524800                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           73660                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96244.455607                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95847.492421                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10561.418452                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           84      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        70626     95.88%     96.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         1696      2.30%     98.30% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          714      0.97%     99.27% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          371      0.50%     99.77% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          145      0.20%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           21      0.03%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             73660                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               73660                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           482977.464024                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          693767.298587                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               5      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              5      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             73642     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             37000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         171799000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 73660                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2050                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         17236572.682927                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        21151275.525373                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2050    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       150042000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2050                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 75710                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             467642.306168                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            277475.226352                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 7      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 7      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                14      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               75673     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               37000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value             9236000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   75710                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         3540                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.202260                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.401742                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             2824     79.77%     79.77% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              716     20.23%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         3540                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         3540                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            3540    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         3540                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              3540                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            20.807345                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           20.596885                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.838928                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     2      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     5      0.14%      0.20% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                    1      0.03%      0.23% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                  67      1.89%      2.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                1056     29.83%     31.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                1863     52.63%     84.58% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                 501     14.15%     98.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                  37      1.05%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   4      0.11%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   3      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                3540                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             3540                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.579096                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.042045                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2175     61.44%     61.44% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1003     28.33%     89.77% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    231      6.53%     96.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     66      1.86%     98.16% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     16      0.45%     98.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     16      0.45%     99.07% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     11      0.31%     99.38% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     10      0.28%     99.66% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      6      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      2      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     3      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               3540                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        73725                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        73725    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         73725                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         1988                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         1988    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         1988                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     533138079.096045                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    527646576.904161                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    72253430.832086                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            2      0.06%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            3      0.08%      0.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08            1      0.03%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08            2      0.06%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            3      0.08%      0.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           63      1.78%      2.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08          575     16.24%     18.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          988     27.91%     46.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08         1374     38.81%     85.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08          447     12.63%     97.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08           56      1.58%     99.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08           18      0.51%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            5      0.14%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            2      0.06%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        533068983.056865      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  18873600                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    14376497.175141                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   26138933.493610                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         2215     62.57%     62.57% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07          954     26.95%     89.52% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     89.52% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          256      7.23%     96.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           53      1.50%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           18      0.51%     98.76% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.54%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            4      0.11%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            8      0.23%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            7      0.20%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           3540                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       14374243.992093      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 508928                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           73725                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96258.172940                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95866.179921                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10589.845263                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151           62      0.08%      0.08% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.08% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919           39      0.05%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        70683     95.87%     96.01% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687         1134      1.54%     97.55% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          557      0.76%     98.30% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          355      0.48%     98.79% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          354      0.48%     99.27% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          312      0.42%     99.69% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           35      0.05%     99.74% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991           10      0.01%     99.75% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          158      0.21%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759           17      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            9      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             73725                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               73725                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           482536.358087                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          689720.470191                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             73718     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             35000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         170528000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 73725                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              1988                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         17916255.030181                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        23581771.733981                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            1986     99.90%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           87000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       293022000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                1988                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 75713                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             469866.376976                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            678066.724634                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 8      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               75693     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               35000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           170528000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   75713                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         3540                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.202542                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.401951                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             2823     79.75%     79.75% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              717     20.25%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         3540                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         3540                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            3540    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         3540                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              3540                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            20.825706                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           20.610908                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.824901                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     2      0.06%      0.06% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     4      0.11%      0.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                    2      0.06%      0.23% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                  59      1.67%      1.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                1034     29.21%     31.10% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                1900     53.67%     84.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                 491     13.87%     98.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                  40      1.13%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   5      0.14%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                3540                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             3540                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.561582                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.021052                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   2215     62.57%     62.57% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                    954     26.95%     89.52% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    256      7.23%     96.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     53      1.50%     98.25% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     18      0.51%     98.76% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     19      0.54%     99.29% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      4      0.11%     99.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      8      0.23%     99.63% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      7      0.20%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      2      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               3540                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       294898                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       294898    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         294898                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         7951                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.967929                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.821523                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.859758                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         7950     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          7951                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      2132508926.553672                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     2112381824.376573                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     278536641.017575                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            2      0.06%      0.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            2      0.06%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08            2      0.06%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09            2      0.06%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09            2      0.06%      0.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           53      1.50%      1.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09          513     14.49%     16.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09         1269     35.85%     52.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09         1232     34.80%     86.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09          368     10.40%     97.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09           74      2.09%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09           13      0.37%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            5      0.14%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             3540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         2132232549.197302      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   75492864                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          3540                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     57491525.423729                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    81182947.572012                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         2529     71.44%     71.44% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          822     23.22%     94.66% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           80      2.26%     96.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           27      0.76%     97.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           14      0.40%     98.08% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            9      0.25%     98.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           20      0.56%     98.90% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            7      0.20%     99.10% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           13      0.37%     99.46% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            8      0.23%     99.69% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            4      0.11%     99.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            5      0.14%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            2      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            3540                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        57482543.202479      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2035201                       # Number of bytes written
system.Hmon.readLatencyHist::samples           294894                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105673.379248                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       105246.252798                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       11290.398839                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          308      0.10%      0.10% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          130      0.04%      0.15% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       288272     97.75%     97.90% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         3069      1.04%     98.94% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         2154      0.73%     99.67% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          279      0.09%     99.77% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          640      0.22%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           38      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             294894                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20000                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20000.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-1023                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::1024-2047             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-3071             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::3072-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-5119             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::5120-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-7167             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::7168-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-9215             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::11264-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-13311            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::13312-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-15359            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::15360-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-17407            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::17408-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-19455            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::19456-20479            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               294898                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            120597.248879                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           315616.680466                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  8545      2.90%      2.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              8194      2.78%      5.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             9064      3.07%      8.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            11385      3.86%     12.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            10159      3.44%     16.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             9419      3.19%     19.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             7599      2.58%     21.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             7069      2.40%     24.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             6860      2.33%     26.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             6805      2.31%     28.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             6639      2.25%     31.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             6736      2.28%     33.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             7227      2.45%     35.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             6747      2.29%     38.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             6469      2.19%     40.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             6419      2.18%     42.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6086      2.06%     44.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5911      2.00%     46.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5791      1.96%     48.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5490      1.86%     50.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             146284     49.60%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value          158725500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 294898                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               7951                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          4452967.991448                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         5680054.091149                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             81      1.02%      1.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             16      0.20%      1.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             23      0.29%      1.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             17      0.21%      1.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             15      0.19%      1.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              8      0.10%      2.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             20      0.25%      2.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             14      0.18%      2.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             13      0.16%      2.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             25      0.31%      2.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             12      0.15%      3.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             12      0.15%      3.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             17      0.21%      3.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             13      0.16%      3.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             19      0.24%      3.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             15      0.19%      4.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            10      0.13%      4.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             7621     95.85%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         74027000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 7951                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 302849                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              116908.256260                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             118047.866938                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    8830      2.92%      2.92% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                8433      2.78%      5.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               9292      3.07%      8.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              12601      4.16%     12.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              10595      3.50%     16.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               9948      3.28%     19.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               7973      2.63%     22.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               7451      2.46%     24.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               7274      2.40%     27.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               7176      2.37%     29.58% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               7040      2.32%     31.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               7187      2.37%     34.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               7589      2.51%     36.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               7148      2.36%     39.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               6819      2.25%     41.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               7148      2.36%     43.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6286      2.08%     45.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               6217      2.05%     47.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6977      2.30%     50.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5607      1.85%     52.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               145258     47.96%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              4957500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   302849                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         3540                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.886158                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.838654                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              1312     37.06%     37.06% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1463     41.33%     78.39% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               634     17.91%     96.30% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               118      3.33%     99.63% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                13      0.37%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          3540                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         3540                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3540    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         3540                       # Outstanding write transactions
system.Hmon.readTransHist::samples               3540                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             83.302542                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            82.516604                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            10.888074                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      0      0.00%      0.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                     2      0.06%      0.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                    2      0.06%      0.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                    2      0.06%      0.17% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    2      0.06%      0.23% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    0      0.00%      0.23% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    5      0.14%      0.37% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   63      1.78%      2.15% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                  345      9.75%     11.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  863     24.38%     36.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                 1070     30.23%     66.50% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                  777     21.95%     88.45% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                 303      8.56%     97.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                 76      2.15%     99.15% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                 15      0.42%     99.58% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  8      0.23%     99.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  4      0.11%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  1      0.03%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  2      0.06%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 3540                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              3540                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.245763                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.171209                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  1658     46.84%     46.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1373     38.79%     85.62% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   320      9.04%     94.66% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    80      2.26%     96.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    22      0.62%     97.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  10      0.28%     97.82% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                   9      0.25%     98.08% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   9      0.25%     98.33% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  16      0.45%     98.79% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   7      0.20%     98.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   9      0.25%     99.24% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   8      0.23%     99.46% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   6      0.17%     99.63% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   3      0.08%     99.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   4      0.11%     99.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   4      0.11%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                3540                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     4352645                       # DTB read hits
system.cpu0.dtb.read_misses                    200289                       # DTB read misses
system.cpu0.dtb.write_hits                    1704957                       # DTB write hits
system.cpu0.dtb.write_misses                       44                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 4552934                       # DTB read accesses
system.cpu0.dtb.write_accesses                1705001                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          6057602                       # DTB hits
system.cpu0.dtb.misses                         200333                       # DTB misses
system.cpu0.dtb.accesses                      6257935                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    12022822                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                12022822                       # ITB inst accesses
system.cpu0.itb.hits                         12022822                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     12022822                       # DTB accesses
system.cpu0.numCycles                        70584227                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   11987597                       # Number of instructions committed
system.cpu0.committedOps                     12050042                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              9906340                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      29679                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1003374                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     9906340                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           17765428                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           6441551                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            48664420                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            6182109                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      6058784                       # number of memory refs
system.cpu0.num_load_insts                    4353030                       # Number of load instructions
system.cpu0.num_store_insts                   1705754                       # Number of store instructions
system.cpu0.num_idle_cycles              226145.134936                       # Number of idle cycles
system.cpu0.num_busy_cycles              70358081.865064                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.996796                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.003204                       # Percentage of idle cycles
system.cpu0.Branches                          1607949                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  5992287     49.72%     49.72% # Class of executed instruction
system.cpu0.op_class::IntMult                     340      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.73% # Class of executed instruction
system.cpu0.op_class::MemRead                 4353030     36.12%     85.85% # Class of executed instruction
system.cpu0.op_class::MemWrite                1705754     14.15%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  12051431                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2542                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12261964                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4823.746656                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24048186                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24048186                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     12020280                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12020280                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     12020280                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12020280                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     12020280                       # number of overall hits
system.cpu0.icache.overall_hits::total       12020280                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2542                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2542                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2542                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2542                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2542                       # number of overall misses
system.cpu0.icache.overall_misses::total         2542                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    154947744                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    154947744                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    154947744                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    154947744                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    154947744                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    154947744                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     12022822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12022822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     12022822                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12022822                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     12022822                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12022822                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000211                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000211                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 60955.052714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60955.052714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 60955.052714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60955.052714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 60955.052714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60955.052714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2542                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2542                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2542                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    149729256                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    149729256                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    149729256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    149729256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    149729256                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    149729256                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 58902.146341                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58902.146341                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 58902.146341                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58902.146341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 58902.146341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58902.146341                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               227                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           196626                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.764999                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3961335                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           196626                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.146547                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.764999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.999082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12312095                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12312095                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      4153784                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4153784                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1701621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1701621                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          128                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          128                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         2291                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2291                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         2509                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2509                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      5855405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5855405                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      5855533                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5855533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       196021                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       196021                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          683                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          683                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           42                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          365                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          365                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       196704                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        196704                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       196746                       # number of overall misses
system.cpu0.dcache.overall_misses::total       196746                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  11099535957                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11099535957                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     38891994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     38891994                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      9018996                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9018996                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      2327000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2327000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  11138427951                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11138427951                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  11138427951                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11138427951                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      4349805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4349805                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1702304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1702304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          170                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          170                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         2656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         2647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2647                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      6052109                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6052109                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      6052279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6052279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.045064                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045064                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000401                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.247059                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.247059                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.137425                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.137425                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.052134                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052134                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.032502                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032502                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.032508                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032508                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 56624.218614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56624.218614                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 56942.890190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56942.890190                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 24709.578082                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24709.578082                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 16862.318841                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16862.318841                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 56625.325113                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56625.325113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 56613.237123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56613.237123                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14744                       # number of writebacks
system.cpu0.dcache.writebacks::total            14744                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           42                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       196021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       196021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          683                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          683                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           42                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          323                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          323                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       196704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       196704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       196746                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       196746                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  10706573989                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10706573989                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     37523998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     37523998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      3859500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3859500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      4512502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4512502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      2051000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2051000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  10744097987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10744097987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  10747957487                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10747957487                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       549994                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       549994                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       209000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       209000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       758994                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       758994                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.045064                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045064                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.247059                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.247059                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.121611                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.121611                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.052134                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052134                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.032502                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032502                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.032508                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032508                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 54619.525403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54619.525403                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 54939.967789                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54939.967789                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 91892.857143                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 91892.857143                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 13970.594427                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13970.594427                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 14862.318841                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14862.318841                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 54620.638050                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54620.638050                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 54628.594670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54628.594670                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              9220                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     4387726                       # DTB read hits
system.cpu1.dtb.read_misses                    200149                       # DTB read misses
system.cpu1.dtb.write_hits                    1726402                       # DTB write hits
system.cpu1.dtb.write_misses                       54                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 4587875                       # DTB read accesses
system.cpu1.dtb.write_accesses                1726456                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          6114128                       # DTB hits
system.cpu1.dtb.misses                         200203                       # DTB misses
system.cpu1.dtb.accesses                      6314331                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    12124115                       # ITB inst hits
system.cpu1.itb.inst_misses                         5                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                12124120                       # ITB inst accesses
system.cpu1.itb.hits                         12124115                       # DTB hits
system.cpu1.itb.misses                              5                       # DTB misses
system.cpu1.itb.accesses                     12124120                       # DTB accesses
system.cpu1.numCycles                        70811066                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   12087211                       # Number of instructions committed
system.cpu1.committedOps                     12158156                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             10000713                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      30643                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1012174                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    10000713                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           17946136                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           6501581                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            49095993                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            6232115                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      6116743                       # number of memory refs
system.cpu1.num_load_insts                    4388238                       # Number of load instructions
system.cpu1.num_store_insts                   1728505                       # Number of store instructions
system.cpu1.num_idle_cycles               1533.009307                       # Number of idle cycles
system.cpu1.num_busy_cycles              70809532.990693                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999978                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000022                       # Percentage of idle cycles
system.cpu1.Branches                          1621202                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  6043913     49.70%     49.70% # Class of executed instruction
system.cpu1.op_class::IntMult                     351      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.70% # Class of executed instruction
system.cpu1.op_class::MemRead                 4388238     36.08%     85.79% # Class of executed instruction
system.cpu1.op_class::MemWrite                1728505     14.21%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  12161007                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2769                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12355070                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2769                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4461.924883                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24250999                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24250999                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     12121346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12121346                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     12121346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12121346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     12121346                       # number of overall hits
system.cpu1.icache.overall_hits::total       12121346                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2769                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2769                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2769                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2769                       # number of overall misses
system.cpu1.icache.overall_misses::total         2769                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    116152139                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    116152139                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    116152139                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    116152139                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    116152139                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    116152139                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     12124115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12124115                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     12124115                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12124115                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     12124115                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12124115                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000228                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000228                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 41947.323583                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41947.323583                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 41947.323583                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41947.323583                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 41947.323583                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41947.323583                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2769                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2769                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2769                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2769                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    110403861                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    110403861                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    110403861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    110403861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    110403861                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    110403861                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 39871.383532                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39871.383532                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 39871.383532                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39871.383532                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 39871.383532                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39871.383532                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               239                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           197305                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.835283                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6172662                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           197305                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            31.284874                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.835283                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.999357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12425813                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12425813                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      4188212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4188212                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1722582                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1722582                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          197                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          197                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         2506                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2506                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         2714                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2714                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      5910794                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5910794                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      5910991                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5910991                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       196395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       196395                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          949                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          949                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           42                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          360                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          360                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          147                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       197344                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        197344                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       197386                       # number of overall misses
system.cpu1.dcache.overall_misses::total       197386                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  11088812459                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11088812459                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     47911990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47911990                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      7121495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7121495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2436000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2436000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  11136724449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11136724449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  11136724449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11136724449                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      4384607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4384607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1723531                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1723531                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          239                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          239                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         2866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         2861                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2861                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      6108138                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6108138                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      6108377                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6108377                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.044792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044792                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000551                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000551                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.175732                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.175732                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.125611                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125611                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.051381                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051381                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.032308                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032308                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.032314                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032314                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 56461.785987                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56461.785987                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 50486.817703                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50486.817703                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 19781.930556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19781.930556                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 16571.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16571.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 56433.053191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56433.053191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 56421.045307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56421.045307                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15382                       # number of writebacks
system.cpu1.dcache.writebacks::total            15382                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       196395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       196395                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          949                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          949                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           42                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          328                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       197344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       197344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       197386                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       197386                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  10695096529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10695096529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     46010998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46010998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2978000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2978000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      4612001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4612001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      2142000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2142000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  10741107527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10741107527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  10744085527                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10744085527                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       486993                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       486993                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       255000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       255000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       741993                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       741993                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.044792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044792                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000551                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000551                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.175732                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.175732                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.114445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.114445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.051381                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.051381                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.032308                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032308                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.032314                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032314                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 54457.071356                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54457.071356                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 48483.664910                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48483.664910                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 70904.761905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 70904.761905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 14060.978659                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14060.978659                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 14571.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14571.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 54428.346071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54428.346071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 54431.851940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54431.851940                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              9205                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     4371625                       # DTB read hits
system.cpu2.dtb.read_misses                    200720                       # DTB read misses
system.cpu2.dtb.write_hits                    1713415                       # DTB write hits
system.cpu2.dtb.write_misses                       40                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 4572345                       # DTB read accesses
system.cpu2.dtb.write_accesses                1713455                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          6085040                       # DTB hits
system.cpu2.dtb.misses                         200760                       # DTB misses
system.cpu2.dtb.accesses                      6285800                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    12073985                       # ITB inst hits
system.cpu2.itb.inst_misses                        10                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                12073995                       # ITB inst accesses
system.cpu2.itb.hits                         12073985                       # DTB hits
system.cpu2.itb.misses                             10                       # DTB misses
system.cpu2.itb.accesses                     12073995                       # DTB accesses
system.cpu2.numCycles                        70711994                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   12038416                       # Number of instructions committed
system.cpu2.committedOps                     12100453                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              9947216                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      29291                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1007841                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     9947216                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           17842821                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           6466226                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            48871235                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            6207179                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      6086281                       # number of memory refs
system.cpu2.num_load_insts                    4371886                       # Number of load instructions
system.cpu2.num_store_insts                   1714395                       # Number of store instructions
system.cpu2.num_idle_cycles              99100.119581                       # Number of idle cycles
system.cpu2.num_busy_cycles              70612893.880419                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.998599                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.001401                       # Percentage of idle cycles
system.cpu2.Branches                          1615267                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  6015262     49.71%     49.71% # Class of executed instruction
system.cpu2.op_class::IntMult                     301      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.71% # Class of executed instruction
system.cpu2.op_class::MemRead                 4371886     36.13%     85.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                1714395     14.17%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  12101847                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2244                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12241379                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2244                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5455.159982                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         24150214                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        24150214                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     12071741                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12071741                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     12071741                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12071741                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     12071741                       # number of overall hits
system.cpu2.icache.overall_hits::total       12071741                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2244                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2244                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2244                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2244                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2244                       # number of overall misses
system.cpu2.icache.overall_misses::total         2244                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     86419188                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     86419188                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     86419188                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     86419188                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     86419188                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     86419188                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     12073985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12073985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     12073985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12073985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     12073985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12073985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000186                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000186                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 38511.224599                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38511.224599                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 38511.224599                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38511.224599                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 38511.224599                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38511.224599                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2244                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2244                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2244                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2244                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2244                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2244                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     81740812                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     81740812                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     81740812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     81740812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     81740812                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     81740812                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 36426.386809                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36426.386809                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 36426.386809                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36426.386809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 36426.386809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36426.386809                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               206                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           197743                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.789245                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5241843                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           197743                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            26.508362                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.789245                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.999177                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999177                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         12368112                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        12368112                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      4171725                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4171725                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1710073                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1710073                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           98                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           98                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         2288                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2288                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         2493                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2493                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      5881798                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5881798                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      5881896                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5881896                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       197118                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       197118                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          700                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          700                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           33                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          352                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          352                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          144                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       197818                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        197818                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       197851                       # number of overall misses
system.cpu2.dcache.overall_misses::total       197851                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  11150579437                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11150579437                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     39887493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     39887493                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      6595498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6595498                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      2890000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2890000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  11190466930                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11190466930                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  11190466930                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11190466930                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      4368843                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4368843                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1710773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1710773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         2640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         2637                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2637                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      6079616                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6079616                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      6079747                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6079747                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.045119                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045119                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000409                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.251908                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.251908                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.054608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.054608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.032538                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032538                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.032543                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032543                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 56568.042680                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56568.042680                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 56982.132857                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56982.132857                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 18737.210227                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18737.210227                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 20069.444444                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20069.444444                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 56569.507982                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56569.507982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 56560.072630                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56560.072630                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15083                       # number of writebacks
system.cpu2.dcache.writebacks::total            15083                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       197118                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       197118                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          700                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          700                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          325                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          325                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          144                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       197818                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       197818                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       197851                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       197851                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  10755371585                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10755371585                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     38483501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     38483501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1706501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1706501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      4412001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4412001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      2602000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2602000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  10793855086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10793855086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  10795561587                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10795561587                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       386998                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       386998                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       127000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       127000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       513998                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       513998                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.045119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000409                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.251908                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.251908                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.123106                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.123106                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.054608                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.054608                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.032538                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032538                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.032543                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032543                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 54563.112374                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 54563.112374                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 54976.430000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54976.430000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 51712.151515                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 51712.151515                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 13575.387692                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13575.387692                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 18069.444444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18069.444444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 54564.574943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54564.574943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 54564.099181                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 54564.099181                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              9333                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     4362553                       # DTB read hits
system.cpu3.dtb.read_misses                    201246                       # DTB read misses
system.cpu3.dtb.write_hits                    1708678                       # DTB write hits
system.cpu3.dtb.write_misses                       43                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 4563799                       # DTB read accesses
system.cpu3.dtb.write_accesses                1708721                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          6071231                       # DTB hits
system.cpu3.dtb.misses                         201289                       # DTB misses
system.cpu3.dtb.accesses                      6272520                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    12048007                       # ITB inst hits
system.cpu3.itb.inst_misses                         9                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                12048016                       # ITB inst accesses
system.cpu3.itb.hits                         12048007                       # DTB hits
system.cpu3.itb.misses                              9                       # DTB misses
system.cpu3.itb.accesses                     12048016                       # DTB accesses
system.cpu3.numCycles                        70728153                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   12012346                       # Number of instructions committed
system.cpu3.committedOps                     12073946                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              9927857                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      29453                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1005220                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     9927857                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           17804668                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6456869                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            48765459                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            6197140                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      6072430                       # number of memory refs
system.cpu3.num_load_insts                    4362781                       # Number of load instructions
system.cpu3.num_store_insts                   1709649                       # Number of store instructions
system.cpu3.num_idle_cycles              97220.011210                       # Number of idle cycles
system.cpu3.num_busy_cycles              70630932.988790                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.998625                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.001375                       # Percentage of idle cycles
system.cpu3.Branches                          1610145                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  6002532     49.71%     49.71% # Class of executed instruction
system.cpu3.op_class::IntMult                     322      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.71% # Class of executed instruction
system.cpu3.op_class::MemRead                 4362781     36.13%     85.84% # Class of executed instruction
system.cpu3.op_class::MemWrite                1709649     14.16%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  12075286                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2217                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12173282                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2217                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5490.880469                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24098231                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24098231                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     12045790                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12045790                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     12045790                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12045790                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     12045790                       # number of overall hits
system.cpu3.icache.overall_hits::total       12045790                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2217                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2217                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2217                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2217                       # number of overall misses
system.cpu3.icache.overall_misses::total         2217                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     90327678                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     90327678                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     90327678                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     90327678                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     90327678                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     90327678                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     12048007                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12048007                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     12048007                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12048007                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     12048007                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12048007                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000184                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000184                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 40743.201624                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40743.201624                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 40743.201624                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40743.201624                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 40743.201624                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40743.201624                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2217                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2217                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2217                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2217                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2217                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2217                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     85686322                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     85686322                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     85686322                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     85686322                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     85686322                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     85686322                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 38649.671628                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38649.671628                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 38649.671628                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38649.671628                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 38649.671628                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38649.671628                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               166                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           198440                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          255.798510                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5939827                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           198440                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.932609                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   255.798510                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.999213                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999213                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12341214                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12341214                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      4162192                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4162192                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1705200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1705200                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           82                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           82                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         2224                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2224                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         2456                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2456                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      5867392                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5867392                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      5867474                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5867474                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       197635                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       197635                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          887                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           32                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          379                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          379                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          130                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       198522                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        198522                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       198554                       # number of overall misses
system.cpu3.dcache.overall_misses::total       198554                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  11166812330                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11166812330                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     41811493                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41811493                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      6660495                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6660495                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      2339000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2339000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  11208623823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11208623823                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  11208623823                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11208623823                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      4359827                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4359827                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1706087                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1706087                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         2603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         2586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      6065914                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6065914                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      6066028                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6066028                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.045331                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.045331                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000520                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000520                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.280702                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.280702                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.145601                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.145601                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.050271                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.050271                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.032727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.032732                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032732                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 56502.200167                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56502.200167                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 47138.098083                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47138.098083                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 17573.865435                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17573.865435                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 17992.307692                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17992.307692                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 56460.361184                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56460.361184                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 56451.261737                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56451.261737                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        15389                       # number of writebacks
system.cpu3.dcache.writebacks::total            15389                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       197635                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       197635                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          887                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          887                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           32                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          349                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          349                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          130                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          130                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       198522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       198522                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       198554                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       198554                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  10770574452                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10770574452                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     40033501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     40033501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1701502                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1701502                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      4268997                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4268997                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      2079000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2079000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  10810607953                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10810607953                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  10812309455                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10812309455                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       321999                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       321999                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       142500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       142500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       464499                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       464499                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.045331                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.045331                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000520                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.280702                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.280702                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.134076                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.134076                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.050271                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.050271                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.032727                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032727                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.032732                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032732                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 54497.302866                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54497.302866                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 45133.597520                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45133.597520                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 53171.937500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 53171.937500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 12232.083095                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12232.083095                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 15992.307692                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15992.307692                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 54455.465656                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54455.465656                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 54455.258796                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54455.258796                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              9399                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                          65                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                         63                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                      65                       # DTB read accesses
system.cpu4.dtb.write_accesses                     63                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              128                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          128                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         287                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu4.itb.hits                              287                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          287                       # DTB accesses
system.cpu4.numCycles                      1459992973                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        281                       # Number of instructions committed
system.cpu4.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         32                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         342                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          134                       # number of memory refs
system.cpu4.num_load_insts                         68                       # Number of load instructions
system.cpu4.num_store_insts                        66                       # Number of store instructions
system.cpu4.num_idle_cycles              1459973756.895615                       # Number of idle cycles
system.cpu4.num_busy_cycles              19216.104385                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000013                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999987                       # Percentage of idle cycles
system.cpu4.Branches                               58                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       379                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          287                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          287                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          287                       # number of overall hits
system.cpu4.icache.overall_hits::total            287                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          287                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          287                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          176.489576                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   176.489576                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.689412                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.689412                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data           58                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data           60                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            2                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          118                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          120                       # number of overall hits
system.cpu4.dcache.overall_hits::total            120                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            3                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            4                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            4                       # number of overall misses
system.cpu4.dcache.overall_misses::total            4                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        33500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        33500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        37500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        37500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        37500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        37500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          122                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          124                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 11166.666667                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 11166.666667                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data         9375                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total         9375                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data         9375                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total         9375                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            3                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            4                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            4                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        27500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        27500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        29500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        29500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        29500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        29500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data  9166.666667                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  9166.666667                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data         7375                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total         7375                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data         7375                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total         7375                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                          65                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                         63                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                      65                       # DTB read accesses
system.cpu5.dtb.write_accesses                     63                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              128                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          128                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         287                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu5.itb.hits                              287                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          287                       # DTB accesses
system.cpu5.numCycles                      1459993044                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        281                       # Number of instructions committed
system.cpu5.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         32                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         342                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          134                       # number of memory refs
system.cpu5.num_load_insts                         68                       # Number of load instructions
system.cpu5.num_store_insts                        66                       # Number of store instructions
system.cpu5.num_idle_cycles              1459971869.171499                       # Number of idle cycles
system.cpu5.num_busy_cycles              21174.828501                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000015                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999985                       # Percentage of idle cycles
system.cpu5.Branches                               58                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       379                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          287                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          287                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          287                       # number of overall hits
system.cpu5.icache.overall_hits::total            287                       # number of overall hits
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          287                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          287                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          172.489551                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   172.489551                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.673787                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.673787                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          172                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data           57                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total             57                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data           60                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            2                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          117                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             117                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          119                       # number of overall hits
system.cpu5.dcache.overall_hits::total            119                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            4                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            1                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            5                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            5                       # number of overall misses
system.cpu5.dcache.overall_misses::total            5                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        81999                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        81999                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data       103499                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total       103499                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data       103499                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total       103499                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          122                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          124                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.065574                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.040984                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.040323                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.040323                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 20499.750000                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 20499.750000                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 20699.800000                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 20699.800000                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 20699.800000                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 20699.800000                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            4                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            5                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            5                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        73001                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        73001                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data        92501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total        92501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data        92501                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total        92501                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.040984                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.040984                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.040323                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.040323                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 18250.250000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 18250.250000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 18500.200000                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18500.200000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 18500.200000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18500.200000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                      1459992918                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              1459974217.349763                       # Number of idle cycles
system.cpu6.num_busy_cycles              18700.650237                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000013                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999987                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          169.495220                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   169.495220                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.662091                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.662091                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           58                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          118                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          120                       # number of overall hits
system.cpu6.dcache.overall_hits::total            120                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            3                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            4                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            4                       # number of overall misses
system.cpu6.dcache.overall_misses::total            4                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        21000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        21000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        25000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        25000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        25000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        25000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         7000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         7000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         6250                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         6250                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         6250                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         6250                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            4                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        15000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        15000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        17000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        17000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        17000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        17000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         5000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         5000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         4250                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         4250                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         4250                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         4250                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4378                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       3843                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4381                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3843                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8221                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         8224                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       19529                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   19529                       # ITB inst accesses
system.cpu7.itb.hits                            19529                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        19529                       # DTB accesses
system.cpu7.numCycles                        70811172                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      19160                       # Number of instructions committed
system.cpu7.committedOps                        23080                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                21356                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1389                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2151                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       21356                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              38408                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             14723                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               84968                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               7918                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8921                       # number of memory refs
system.cpu7.num_load_insts                       4528                       # Number of load instructions
system.cpu7.num_store_insts                      4393                       # Number of store instructions
system.cpu7.num_idle_cycles              70653730.505473                       # Number of idle cycles
system.cpu7.num_busy_cycles              157441.494527                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.002223                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.997777                       # Percentage of idle cycles
system.cpu7.Branches                             3607                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    14858     62.27%     62.27% # Class of executed instruction
system.cpu7.op_class::IntMult                      71      0.30%     62.57% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.04%     62.61% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.61% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.61% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.61% # Class of executed instruction
system.cpu7.op_class::MemRead                    4528     18.98%     81.59% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4393     18.41%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     23860                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              448                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             148906                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              448                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           332.379464                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            39506                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           39506                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        19081                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          19081                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        19081                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           19081                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        19081                       # number of overall hits
system.cpu7.icache.overall_hits::total          19081                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          448                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          448                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          448                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           448                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          448                       # number of overall misses
system.cpu7.icache.overall_misses::total          448                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     25575996                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     25575996                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     25575996                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     25575996                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     25575996                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     25575996                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        19529                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        19529                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        19529                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        19529                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        19529                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        19529                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022940                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022940                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022940                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022940                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022940                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022940                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 57089.276786                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 57089.276786                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 57089.276786                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 57089.276786                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 57089.276786                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 57089.276786                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          448                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          448                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          448                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     24676004                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24676004                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     24676004                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24676004                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     24676004                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24676004                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022940                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022940                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022940                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022940                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022940                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022940                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 55080.366071                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 55080.366071                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 55080.366071                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 55080.366071                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 55080.366071                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 55080.366071                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                59                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              172                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          223.910884                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5421                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              172                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            31.517442                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   223.910884                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.874652                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.874652                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            16666                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           16666                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4003                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4003                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3697                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3697                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           53                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           53                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           76                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           84                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7700                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7700                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7753                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7753                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          204                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           47                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           15                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           21                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           11                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          251                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           251                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          266                       # number of overall misses
system.cpu7.dcache.overall_misses::total          266                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      8997498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      8997498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1673500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1673500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       802500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       802500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       282000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       282000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     10670998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     10670998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     10670998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     10670998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4207                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4207                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3744                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3744                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7951                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7951                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         8019                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         8019                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.048491                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.048491                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012553                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012553                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.220588                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.220588                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.216495                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.216495                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.115789                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.115789                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.031568                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.031568                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.033171                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033171                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 44105.382353                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 44105.382353                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 35606.382979                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35606.382979                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 38214.285714                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 38214.285714                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 25636.363636                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 25636.363636                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 42513.936255                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 42513.936255                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 40116.533835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 40116.533835                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu7.dcache.writebacks::total               77                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           15                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          204                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          204                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           47                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           15                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           11                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          251                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          266                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      8587502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      8587502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1579500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1579500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       626500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       626500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       260000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       260000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     10167002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     10167002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     10793502                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     10793502                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       213000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       213000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       138000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       138000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       351000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       351000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.048491                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.048491                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012553                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012553                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.220588                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.220588                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.061856                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.061856                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.115789                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.115789                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.031568                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.031568                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.033171                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.033171                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 42095.598039                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 42095.598039                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 33606.382979                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 33606.382979                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 41766.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 41766.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        27500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 23636.363636                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 23636.363636                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 40505.984064                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 40505.984064                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 40577.075188                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 40577.075188                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                51                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.offload_task 35405549000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -867998678.400000
system.mem_ctrls.total_actEnergy                       1052919907.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -585554664.000000
system.mem_ctrls.total_preEnergy                       710303112.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4694966016.000001
system.mem_ctrls.total_readEnergy                       5870951424.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -641580549.120000
system.mem_ctrls.total_writeEnergy                       667933931.520000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -496135077396.478699
system.mem_ctrls.total_refreshEnergy                       515446982737.921326
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -158057411371.200043
system.mem_ctrls.total_actBackEnergy                       165269810246.400024
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -6847136867856.000000
system.mem_ctrls.total_preBackEnergy                       7112729664576.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.035406
system.cpu.totalNumCycles                       4733625547.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       4450997572.197384
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       39804508.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       128.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       6458344.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       17480667.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6862894.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       48145573.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       71399183.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       25881694.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       128.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       120551.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       39804508.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       128.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       48289343.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       24.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       48289319.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       10220.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       17467472.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6846622.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       25139194.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       802588.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       787383.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       3269.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       3377194
system.mem_ctrls.total_reads                       294894.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       7950.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       305759.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       2060533.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       53017.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       293841.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
