# openmips
my trivial CPU

- **chap4:** pipeline supports inst ORI;
- **chap5:** support data hazard ,more insts;