Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Mar 24 22:04:28 2024
| Host             : Yeshvanth-Workstation running 64-bit major release  (build 9200)
| Command          : report_power -file ARM_MCU_wrapper_power_routed.rpt -pb ARM_MCU_wrapper_power_summary_routed.pb -rpx ARM_MCU_wrapper_power_routed.rpx
| Design           : ARM_MCU_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.256        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.158        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |        9 |       --- |             --- |
| Slice Logic             |     0.012 |    16010 |       --- |             --- |
|   LUT as Logic          |     0.012 |    10321 |     63400 |           16.28 |
|   CARRY4                |    <0.001 |      176 |     15850 |            1.11 |
|   Register              |    <0.001 |     3709 |    126800 |            2.93 |
|   F7/F8 Muxes           |    <0.001 |      142 |     63400 |            0.22 |
|   LUT as Shift Register |    <0.001 |       32 |     19000 |            0.17 |
|   Others                |     0.000 |      227 |       --- |             --- |
| Signals                 |     0.020 |    13740 |       --- |             --- |
| Block RAM               |     0.009 |       18 |       135 |           13.33 |
| MMCM                    |     0.106 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        3 |       240 |            1.25 |
| I/O                     |    <0.001 |        9 |       210 |            4.29 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.256 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.067 |       0.052 |      0.016 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+------------------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                                 | Constraint (ns) |
+--------------------------------+------------------------------------------------------------------------+-----------------+
| SWCLKTCK                       | TCK                                                                    |            50.0 |
| clk_out1_ARM_MCU_clk_wiz_0_0   | ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0 |            20.0 |
| clk_out1_ARM_MCU_clk_wiz_0_0_1 | ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0 |            20.0 |
| clkfbout_ARM_MCU_clk_wiz_0_0   | ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkfbout_ARM_MCU_clk_wiz_0_0 |            10.0 |
| clkfbout_ARM_MCU_clk_wiz_0_0_1 | ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkfbout_ARM_MCU_clk_wiz_0_0 |            10.0 |
| sys_clk_pin                    | sys_clock                                                              |            10.0 |
| sys_clock                      | sys_clock                                                              |            10.0 |
+--------------------------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| ARM_MCU_wrapper                                                             |     0.158 |
|   ARM_MCU_i                                                                 |     0.158 |
|     CORTEXM3_AXI_0                                                          |     0.048 |
|       inst                                                                  |     0.048 |
|         u_CORTEXM3INTEGRATION                                               |     0.038 |
|           uCORTEXM3                                                         |     0.037 |
|             u_cm3_bus_matrix                                                |     0.004 |
|               u_cm3_mtx_bit_master                                          |     0.004 |
|               u_cm3_mtx_decode_dap                                          |    <0.001 |
|               u_cm3_mtx_decode_dcore                                        |    <0.001 |
|               u_cm3_mtx_decode_icore                                        |    <0.001 |
|               u_cm3_mtx_input_stage_dap                                     |    <0.001 |
|               u_cm3_mtx_input_stage_dcore                                   |    <0.001 |
|               u_cm3_mtx_input_stage_icore                                   |    <0.001 |
|               u_cm3_mtx_output_stage_dcode                                  |    <0.001 |
|               u_cm3_mtx_output_stage_ppb                                    |    <0.001 |
|               u_cm3_mtx_output_stage_sys                                    |    <0.001 |
|             u_cm3_dap_ahb_ap                                                |    <0.001 |
|               u_cm3_dap_ahb_ap_mst                                          |    <0.001 |
|               u_cm3_dap_ahb_ap_slv                                          |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_end_trans                               |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_habort                                  |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_htrans                                  |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_idle                                    |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_tra                                     |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_trans_rtn                               |    <0.001 |
|             u_cm3_dpu                                                       |     0.029 |
|               u_cm3_dpu_alu                                                 |     0.005 |
|                 u_cm3_dpu_alu_ctl                                           |     0.002 |
|                 u_cm3_dpu_alu_dp                                            |     0.003 |
|               u_cm3_dpu_dec                                                 |    <0.001 |
|                 u_cm3_dpu_br_dec                                            |    <0.001 |
|               u_cm3_dpu_etmintf                                             |    <0.001 |
|               u_cm3_dpu_exec                                                |    <0.001 |
|               u_cm3_dpu_fetch                                               |     0.006 |
|                 u_cm3_dpu_fetch_ahbintf                                     |     0.004 |
|                 u_cm3_dpu_fetch_ctl                                         |     0.002 |
|               u_cm3_dpu_lsu                                                 |     0.011 |
|                 u_cm3_dpu_lsu_ahbintf                                       |     0.003 |
|                 u_cm3_dpu_lsu_ctl                                           |     0.008 |
|               u_cm3_dpu_regbank                                             |     0.004 |
|                 u_cm3_dpu_regfile                                           |     0.003 |
|               u_cm3_dpu_status                                              |     0.001 |
|             u_cm3_dwt                                                       |    <0.001 |
|               u_cm3_dwt_comp0                                               |    <0.001 |
|               u_dwt_apb_if                                                  |    <0.001 |
|             u_cm3_fpb                                                       |    <0.001 |
|             u_cm3_mpu                                                       |    <0.001 |
|               u_cm3_mpu_default                                             |    <0.001 |
|             u_cm3_nvic                                                      |     0.003 |
|               u_cm3_nvic_main                                               |     0.001 |
|                 u_cm3_nvic_int_state                                        |    <0.001 |
|               u_cm3_nvic_ppb_intf                                           |    <0.001 |
|               u_cm3_nvic_reg                                                |     0.001 |
|             u_cm3_ppb_ahb_to_apb                                            |    <0.001 |
|             u_cm3_ppb_decoder                                               |    <0.001 |
|             u_cm3_sync_dbg_en                                               |    <0.001 |
|           uDAPSWJDP                                                         |     0.001 |
|             uDAPDpApbIf                                                     |    <0.001 |
|             uDAPDpApbSync                                                   |    <0.001 |
|               uSyncBusAbort                                                 |    <0.001 |
|               uSyncBusReq                                                   |    <0.001 |
|             uDAPDpIMux                                                      |    <0.001 |
|             uDAPJtagDpProtocol                                              |    <0.001 |
|             uDAPSwDpProtocol                                                |    <0.001 |
|             uDAPSwDpSync                                                    |    <0.001 |
|               uCDBGPWRUPACK                                                 |    <0.001 |
|               uCSYSPWRUPACK                                                 |    <0.001 |
|               uSyncBusAck                                                   |    <0.001 |
|             uDAPSwjWatcher                                                  |    <0.001 |
|           u_cm3_rom_table                                                   |    <0.001 |
|           u_cm3_sync_dappwrup                                               |    <0.001 |
|         u_c_AhbSToAxi                                                       |    <0.001 |
|           uA11AhbLiteMToAxi                                                 |    <0.001 |
|           uHtransSquelch                                                    |    <0.001 |
|         u_cm3_code_mux                                                      |    <0.001 |
|         u_cmsdk_ahb_to_dtcm                                                 |    <0.001 |
|         u_cmsdk_ahb_to_itcm                                                 |    <0.001 |
|         u_s_AhbSToAxi                                                       |    <0.001 |
|           uA11AhbLiteMToAxi                                                 |    <0.001 |
|         u_x_dtcm                                                            |     0.008 |
|         u_x_itcm                                                            |    <0.001 |
|     Reset_and_Clocks                                                        |     0.106 |
|       External_Reset                                                        |    <0.001 |
|         U0                                                                  |    <0.001 |
|           EXT_LPF                                                           |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                       |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|           SEQ                                                               |    <0.001 |
|             SEQ_COUNTER                                                     |    <0.001 |
|       Interconnect_Reset_AND                                                |    <0.001 |
|       Peripheral_Reset_AND                                                  |    <0.001 |
|       System_Reset                                                          |    <0.001 |
|         U0                                                                  |    <0.001 |
|           EXT_LPF                                                           |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                       |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|           SEQ                                                               |    <0.001 |
|             SEQ_COUNTER                                                     |    <0.001 |
|       clk_wiz_0                                                             |     0.106 |
|         inst                                                                |     0.106 |
|       util_vector_logic_0                                                   |     0.000 |
|       util_vector_logic_1                                                   |     0.000 |
|       util_vector_logic_2                                                   |    <0.001 |
|       util_vector_logic_3                                                   |     0.000 |
|     axi_bram_ctrl_0                                                         |    <0.001 |
|       U0                                                                    |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                          |    <0.001 |
|           GEN_AXI4.I_FULL_AXI                                               |    <0.001 |
|             GEN_ARB.I_SNG_PORT                                              |    <0.001 |
|             I_RD_CHNL                                                       |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                     |    <0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|             I_WR_CHNL                                                       |    <0.001 |
|               BID_FIFO                                                      |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                     |    <0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|     axi_bram_ctrl_0_bram                                                    |    <0.001 |
|       U0                                                                    |    <0.001 |
|         inst_blk_mem_gen                                                    |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |    <0.001 |
|             valid.cstr                                                      |    <0.001 |
|               ramloop[0].ram.r                                              |    <0.001 |
|                 prim_noinit.ram                                             |    <0.001 |
|               ramloop[1].ram.r                                              |    <0.001 |
|                 prim_noinit.ram                                             |    <0.001 |
|     axi_interconnect_0                                                      |     0.002 |
|       m01_couplers                                                          |    <0.001 |
|         auto_pc                                                             |    <0.001 |
|           inst                                                              |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |    <0.001 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |     0.000 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       s00_couplers                                                          |     0.000 |
|         auto_pc                                                             |     0.000 |
|           inst                                                              |     0.000 |
|       s01_couplers                                                          |     0.000 |
|         auto_pc                                                             |     0.000 |
|           inst                                                              |     0.000 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_samd.crossbar_samd                                            |    <0.001 |
|             addr_arbiter_ar                                                 |    <0.001 |
|             addr_arbiter_aw                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                 |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|             splitter_aw_mi                                                  |    <0.001 |
|     axi_uartlite_0                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|     tri_io_buf_0                                                            |    <0.001 |
|       inst                                                                  |    <0.001 |
|         genblk1[0].IOBUF_inst                                               |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


