#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Chen Liang
    tagline: 
    avatar: profile.jpg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: liangchen01xz@foxmail.com
    phone: 15155916117
    website: liangchen01xz.github.io #do not add http://
    github: liangchen01xz

    languages:
      - idiom: English
        level: CET-6 510 scores

career-profile:
    title: Career Profile
    summary: |
      - Familiar with Verilog HDL digital IC design language
      - Familiar with EDA tools such as Questasim, Vcs+Verdi, Design Compiler, Innovus, etc.
      - Familiar with SPI and APB2.0 protocol
      - Have strong self-learning ability and be curious about the unknown

education:
    - degree: MEc in Software Engineering
      university: Xidian University
      time: 2019.09 - 2022.07
    - degree: BEc in Electronic Science and Technology 
      university: Xi'an University of Technology
      time: 2015.09 - 2019.07

experiences:
    - role: Visiting Student
      time: 2020.07 - Present
      company: SIAT(Shenzhen Institute of Advanced Technology,Chinese Academy of Sciences)
      details: |
          - Completed the construction of NN_ASIC(Neural Network Accelerator ASIC) VCS+VERDI simulation environment and script writing
          - Completed the design of SPI2APB module
          - Being processed that LSTM (Long and Short Term Memory Network) module design, and integration with NN_ASIC chip
          - Being processed that the physical design of NN_ASIC chip backend based on SMIC 40nm LL process, iterated once
          - Being processed that optimize the computing structure of chip core to achieve the purpose of reducing the area 
          - Participating in chip DC synthesis work

projects:
    title: Projects
    assignments:
      - title: Vcs+Verdi Simulation Script
        link: "https://liangchen01xz.github.io/2021/01/18/vcs-sim-scr/"
        #tagline: ""

      - title: EDA Course Practice
        link: "https://liangchen01xz.github.io/2021/02/01/EDA-course-design/"
        #tagline: ""

      - title: Verilog Coruse Design
        link: "https://liangchen01xz.github.io/2021/02/02/verilog-course-design/"
        #tagline: ""

      - title: Display pictures on TFT screen by FPGA
        link: "https://liangchen01xz.github.io/2020/03/18/FPGA-TFT-img-prj/"
        #tagline: ""

      - title: Crawl web pages via Python
        link: "https://liangchen01xz.github.io/2020/03/11/Python-Spider-prj/"
        #tagline: ""

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Verilog
        level: 98%

      - name: Vim
        level: 98%

      - name: Git
        level: 85%

      - name: Python
        level: 60%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
