// Seed: 4135269152
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    output wand id_5,
    output wire id_6
);
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6
);
  reg  id_8;
  wor  id_9;
  wire id_10;
  reg  id_11 = 1;
  reg  id_12;
  always id_8 <= id_12;
  module_0(
      id_9, id_3, id_9, id_4, id_9, id_4, id_4
  );
  always id_8 <= id_11;
  assign id_9 = id_6;
endmodule
