 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 04:41:02 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           8.62
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.16
  Critical Path Slack:           6.50
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:         10.91
  Critical Path Slack:           0.03
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.09
  Critical Path Slack:           8.21
  Critical Path Clk Period:     24.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4690
  Leaf Cell Count:              26389
  Buf/Inv Cell Count:            2711
  Buf Cell Count:                  20
  Inv Cell Count:                2691
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21176
  Sequential Cell Count:         5213
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52338.354163
  Noncombinational Area: 36650.997673
  Buf/Inv Area:           1876.675405
  Total Buffer Area:            31.33
  Total Inverter Area:        1845.34
  Macro/Black Box Area:      0.000000
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             88989.351836
  Design Area:           88989.595426


  Design Rules
  -----------------------------------
  Total Number of Nets:         30360
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.28
  Logic Optimization:                  1.26
  Mapping Optimization:               16.12
  -----------------------------------------
  Overall Compile Time:               75.36
  Overall Compile Wall Clock Time:    75.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
