TimeQuest Timing Analyzer report for MIPS_System
Sun Jul 28 15:04:33 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'
 13. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 17. Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'
 18. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 19. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'clk_sys'
 21. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 22. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 23. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 24. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'
 35. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 36. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 37. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 38. Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'
 39. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 40. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 41. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 42. Fast Model Minimum Pulse Width: 'clk_sys'
 43. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 44. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 45. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 46. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; MIPS_System                                                        ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; MIPS_System.sdc ; OK     ; Sun Jul 28 15:04:31 2024 ;
+-----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { altera_reserved_tck }              ;
; clk_sys                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { CLOCK_50 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
; pll0|altpll_component|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 28.76 MHz  ; 28.76 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
; 343.17 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[2] ; 2.082  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 19.460 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 29.683 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.646 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 95.856 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 1.562 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 10.000 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 22.898     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
; 2.082 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 22.914     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 19.460 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 5.558      ;
; 19.751 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 5.264      ;
; 19.935 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.035      ; 5.065      ;
; 20.222 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.018      ; 4.761      ;
; 20.566 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.027      ; 4.426      ;
; 20.642 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.038      ; 4.361      ;
; 20.880 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 4.131      ;
; 20.972 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 4.040      ;
; 21.029 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.029      ; 3.965      ;
; 21.044 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.038      ; 3.959      ;
; 21.055 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.035      ; 3.945      ;
; 21.064 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 3.947      ;
; 21.098 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.939      ;
; 21.099 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 3.947      ;
; 21.113 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.927      ;
; 21.115 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.928      ;
; 21.118 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.903      ;
; 21.124 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 3.905      ;
; 21.125 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.910      ;
; 21.145 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 3.867      ;
; 21.163 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.029      ; 3.831      ;
; 21.202 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 3.804      ;
; 21.208 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.035      ; 3.792      ;
; 21.211 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.815      ;
; 21.214 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 3.835      ;
; 21.214 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.837      ;
; 21.224 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 3.823      ;
; 21.227 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.027      ; 3.765      ;
; 21.228 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.816      ;
; 21.230 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.811      ;
; 21.235 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 3.790      ;
; 21.235 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 3.820      ;
; 21.252 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.038      ; 3.751      ;
; 21.252 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.774      ;
; 21.285 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.736      ;
; 21.358 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 3.654      ;
; 21.389 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 3.633      ;
; 21.406 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 3.608      ;
; 21.409 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.614      ;
; 21.419 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.612      ;
; 21.429 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 3.620      ;
; 21.443 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.580      ;
; 21.450 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 3.582      ;
; 21.470 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.570      ;
; 21.488 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.543      ;
; 21.503 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.018      ; 3.480      ;
; 21.517 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.518      ;
; 21.517 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 3.505      ;
; 21.519 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 3.510      ;
; 21.530 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 3.504      ;
; 21.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 3.479      ;
; 21.542 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 3.490      ;
; 21.544 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 3.498      ;
; 21.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.476      ;
; 21.552 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.471      ;
; 21.574 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 3.479      ;
; 21.578 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.473      ;
; 21.601 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.443      ;
; 21.610 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.430      ;
; 21.740 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.301      ;
; 21.755 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 3.279      ;
; 21.771 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 3.243      ;
; 21.794 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 3.248      ;
; 21.805 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 3.250      ;
; 21.808 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 3.243      ;
; 21.819 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 3.234      ;
; 21.834 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.189      ;
; 21.850 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 3.182      ;
; 21.862 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.169      ;
; 21.866 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.155      ;
; 21.866 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.171      ;
; 21.866 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.177      ;
; 21.885 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 3.172      ;
; 21.888 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 3.141      ;
; 21.900 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.141      ;
; 21.905 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.130      ;
; 21.908 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 3.121      ;
; 21.922 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.113      ;
; 21.961 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.085      ; 3.089      ;
; 22.001 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.025      ;
; 22.033 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.989      ;
; 22.048 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 2.963      ;
; 22.066 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 2.946      ;
; 22.100 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 2.918      ;
; 22.111 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 2.946      ;
; 22.158 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 2.856      ;
; 22.169 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.854      ;
; 22.177 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.848      ;
; 22.181 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 2.844      ;
; 22.186 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 2.865      ;
; 22.188 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 2.833      ;
; 22.204 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 2.817      ;
; 22.204 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 2.851      ;
; 22.208 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.826      ;
; 22.211 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 2.801      ;
; 22.216 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.807      ;
; 22.230 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 2.814      ;
; 22.232 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 2.800      ;
; 22.237 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 2.818      ;
; 22.243 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.057      ; 2.779      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.245     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.685 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.108     ; 20.243     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.746 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.181     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.751 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.109     ; 20.176     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.891 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.057     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.897 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 20.051     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.914 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.038     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 29.915 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 20.037     ;
; 30.208 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.093     ; 19.735     ;
; 30.208 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.093     ; 19.735     ;
; 30.208 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.093     ; 19.735     ;
; 30.208 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.093     ; 19.735     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[9]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[14]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[10]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[12]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[6]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[16]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[17]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[4]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|KEY_StatusR[2]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[2]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[1]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|KEY_StatusR[1]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[0]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[15]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[3]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|KEY_StatusR[3]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[5]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[8]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[7]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[11]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]                                                                                                                                                                                                                                                                                                                ; TimerCounter:Timer|StatusR[0]                                                                                                                                                                                                                                                                                                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[13]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][103]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][135]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                                                                                                                                                                                                                                                                                       ; GPIO:uGPIO|key_detect:sw16|c_state.S12                                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:key1|c_state.S2                                                                                                                                                                                                                                                                                                        ; GPIO:uGPIO|key_detect:key1|c_state.S3                                                                                                                                                                                                                                                                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                                                                                                                                                                                                                                                                                        ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                                                                                                                                                                                                                                                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|regoutff ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][86]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][86]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][145]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][205]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 76.173 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.464      ;
; 76.181 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.472      ;
; 76.192 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.483      ;
; 76.205 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.525      ;
; 76.228 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.517      ;
; 76.241 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.531      ;
; 76.245 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.534      ;
; 76.257 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.546      ;
; 76.273 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.563      ;
; 76.277 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 1.564      ;
; 76.280 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.569      ;
; 76.292 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.050      ; 1.576      ;
; 76.494 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.784      ;
; 76.500 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.822      ;
; 76.505 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.826      ;
; 76.507 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.827      ;
; 76.513 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 1.823      ;
; 76.531 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.812      ;
; 76.539 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.859      ;
; 76.541 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.861      ;
; 76.548 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.866      ;
; 76.591 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.913      ;
; 76.640 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 1.956      ;
; 76.672 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.953      ;
; 76.738 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.056      ;
; 76.741 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 2.036      ;
; 76.742 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 2.031      ;
; 76.807 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 2.128      ;
; 76.814 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.132      ;
; 76.824 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.041      ; 2.099      ;
; 76.845 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.165      ;
; 76.864 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.182      ;
; 76.865 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.027      ; 2.126      ;
; 76.872 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.050      ; 2.156      ;
; 76.877 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.195      ;
; 76.886 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 2.173      ;
; 76.894 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 2.183      ;
; 76.943 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.261      ;
; 76.970 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.041      ; 2.245      ;
; 76.971 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.291      ;
; 76.983 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.301      ;
; 76.992 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 2.311      ;
; 77.039 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 2.330      ;
; 77.042 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.362      ;
; 77.070 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 2.392      ;
; 77.079 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 2.400      ;
; 77.080 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.046      ; 2.360      ;
; 77.096 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.038      ; 2.368      ;
; 77.116 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 2.434      ;
; 77.126 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 2.445      ;
; 77.151 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.018      ; 2.403      ;
; 77.158 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.478      ;
; 77.164 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 2.479      ;
; 77.170 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.482      ;
; 77.176 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.029      ; 2.439      ;
; 77.187 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 2.509      ;
; 77.200 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 2.506      ;
; 77.204 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 2.515      ;
; 77.212 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.041      ; 2.487      ;
; 77.290 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 2.579      ;
; 77.332 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 2.621      ;
; 77.352 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.050      ; 2.636      ;
; 77.375 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 2.695      ;
; 77.397 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 2.712      ;
; 77.403 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 2.712      ;
; 77.409 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.029      ; 2.672      ;
; 77.419 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 2.738      ;
; 77.426 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.018      ; 2.678      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 52.654 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~920                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 2.958      ;
; 52.689 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~241                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 2.999      ;
; 52.913 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~235                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 3.240      ;
; 52.986 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~913                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.290      ;
; 53.064 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~927                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 3.361      ;
; 53.093 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~945                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 3.383      ;
; 53.161 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~919                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.474      ;
; 53.191 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~253                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.050      ; 3.475      ;
; 53.195 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1023                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.496      ;
; 53.237 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~953                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 3.535      ;
; 53.268 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~664                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.572      ;
; 53.270 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~374                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.105      ; 3.609      ;
; 53.270 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~488                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.583      ;
; 53.361 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~543                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 3.658      ;
; 53.383 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~799                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 3.680      ;
; 53.388 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~792                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.692      ;
; 53.390 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~364                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.104      ; 3.728      ;
; 53.397 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~563                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.704      ;
; 53.440 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1017                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 3.764      ;
; 53.443 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~915                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.750      ;
; 53.448 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~502                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.752      ;
; 53.456 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~918                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.763      ;
; 53.463 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1020                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.058      ; 3.755      ;
; 53.464 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~536                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.768      ;
; 53.486 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~984                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.795      ;
; 53.490 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~986                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 3.780      ;
; 53.496 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~360                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.100      ; 3.830      ;
; 53.502 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1000                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.817      ;
; 53.505 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~908                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.102      ; 3.841      ;
; 53.516 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~104                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.823      ;
; 53.518 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~107                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 3.855      ;
; 53.521 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~203                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 3.849      ;
; 53.545 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~497                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 3.842      ;
; 53.572 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~598                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 3.871      ;
; 53.581 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~139                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 3.908      ;
; 53.588 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~982                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 3.887      ;
; 53.619 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1015                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.933      ;
; 53.620 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~115                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 3.957      ;
; 53.624 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~726                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 3.924      ;
; 53.633 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~787                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.942      ;
; 53.692 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1001                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 4.007      ;
; 53.695 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~689                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 3.985      ;
; 53.696 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~944                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 3.986      ;
; 53.697 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~952                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.998      ;
; 53.707 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1018                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 4.008      ;
; 53.711 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~972                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 4.028      ;
; 53.728 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1008                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 4.032      ;
; 53.734 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~990                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.038      ; 4.006      ;
; 53.734 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~968                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 4.047      ;
; 53.746 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~506                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 4.031      ;
; 53.751 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~491                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 4.051      ;
; 53.754 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~438                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 4.056      ;
; 53.760 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~761                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.092      ; 4.086      ;
; 53.765 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1014                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 4.073      ;
; 53.767 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~677                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 4.082      ;
; 53.774 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1016                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 4.088      ;
; 53.781 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~947                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 4.094      ;
; 53.789 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~382                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 4.104      ;
; 53.794 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~209                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 4.098      ;
; 53.796 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~926                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 4.101      ;
; 53.798 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~499                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 4.110      ;
; 53.798 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1022                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.058      ; 4.090      ;
; 53.801 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~561                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.056      ; 4.091      ;
; 53.801 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1011                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 4.117      ;
; 53.803 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~922                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 4.088      ;
; 53.810 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~363                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 4.133      ;
; 53.818 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~936                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 4.124      ;
; 53.831 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~233                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.104      ; 4.169      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 95.856 ; reset_ff  ; PWM:uPWm|flop:f|q                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.064     ; 4.116      ;
; 96.134 ; reset_ff  ; PWM:uPWm|pwm_register[6]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.015     ; 3.887      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[4]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[2]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[1]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[0]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[3]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[5]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 96.628 ; reset_ff  ; PWM:uPWm|pwm_register[7]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 3.383      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.257      ;
; 97.915 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.027     ; 2.094      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.925 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.025     ; 2.086      ;
; 97.956 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.029     ; 2.051      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 97.990 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 2.050      ;
; 98.208 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.002      ; 1.830      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.562 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.830      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.780 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.050      ;
; 1.814 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 2.051      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.845 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 2.086      ;
; 1.855 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.094      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 2.018 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 2.257      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[4]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[2]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[1]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[0]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[3]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[5]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.142 ; reset_ff  ; PWM:uPWm|pwm_register[7]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.383      ;
; 3.636 ; reset_ff  ; PWM:uPWm|pwm_register[6]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.887      ;
; 3.914 ; reset_ff  ; PWM:uPWm|flop:f|q                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.064     ; 4.116      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sys'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_sys ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg0 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg0 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg1 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg1 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg2 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg2 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg3 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg3 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg4 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg4 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg5 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg5 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg6 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg6 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg7 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg7 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg8 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg8 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg9 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg9 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_memory_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_memory_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_we_reg       ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_we_reg       ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a241~portb_memory_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a241~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg9 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg9 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 7.326 ; 7.326 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.035 ; 7.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 6.627 ; 6.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.725 ; 6.725 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 7.326 ; 7.326 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 7.047 ; 7.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 2.288 ; 2.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 2.789 ; 2.789 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.376 ; 2.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.327 ; 2.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.744 ; 2.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 2.942 ; 2.942 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 2.702 ; 2.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.715 ; 2.715 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.883 ; 2.883 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.982 ; 2.982 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.843 ; 6.843 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.773 ; 6.773 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.740 ; 6.740 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.935 ; 6.935 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 7.047 ; 7.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -6.224 ; -6.224 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -6.224 ; -6.224 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -6.374 ; -6.374 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -6.373 ; -6.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -6.940 ; -6.940 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.938 ; -1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -2.275 ; -2.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -2.042 ; -2.042 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -2.410 ; -2.410 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -2.124 ; -2.124 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.938 ; -1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -2.351 ; -2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -2.262 ; -2.262 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -2.430 ; -2.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.969 ; -1.969 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -2.293 ; -2.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -2.299 ; -2.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -2.340 ; -2.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -2.743 ; -2.743 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -6.585 ; -6.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -6.251 ; -6.251 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -6.474 ; -6.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -6.669 ; -6.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -6.782 ; -6.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.630 ; 4.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.630 ; 4.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.586 ; 4.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 4.590 ; 4.590 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.383 ; 4.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.355 ; 4.355 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.347 ; 4.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.750 ; 5.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.807 ; 5.807 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.585 ; 5.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 6.115 ; 6.115 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.296 ; 5.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.234 ; 6.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 7.707 ; 7.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 7.707 ; 7.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 6.195 ; 6.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.176 ; 5.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 5.832 ; 5.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.907 ; 5.907 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 6.827 ; 6.827 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 6.834 ; 6.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.314 ; 5.314 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 6.161 ; 6.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.027 ; 5.027 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 5.376 ; 5.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 6.035 ; 6.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 6.014 ; 6.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 6.834 ; 6.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.196 ; 4.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 3.889 ; 3.889 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 3.895 ; 3.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 3.900 ; 3.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 4.158 ; 4.158 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.191 ; 4.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 4.172 ; 4.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.196 ; 4.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.250 ; 4.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.203 ; 4.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.161 ; 4.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.209 ; 4.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.173 ; 4.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 4.191 ; 4.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 4.250 ; 4.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.964 ; 4.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 4.481 ; 4.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 4.471 ; 4.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 4.428 ; 4.428 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.934 ; 4.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.964 ; 4.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.913 ; 4.913 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 6.781 ; 6.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.389 ; 6.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.998 ; 5.998 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.752 ; 5.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 6.781 ; 6.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 6.674 ; 6.674 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.914 ; 5.914 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 5.834 ; 5.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.029 ; 6.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.242 ; 6.242 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.268 ; 6.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.650 ; 5.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.044 ; 6.044 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.018 ; 6.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 6.508 ; 6.508 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.508 ; 6.508 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 5.751 ; 5.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.436 ; 6.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.415 ; 6.415 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 6.381 ; 6.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.204 ; 6.204 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.479 ; 6.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 4.786 ; 4.786 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 4.810 ; 4.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 4.810 ; 4.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 4.818 ; 4.818 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.816 ; 4.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.607 ; 4.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.370 ; 4.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.381 ; 4.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.347 ; 4.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.630 ; 4.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.586 ; 4.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 4.590 ; 4.590 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.383 ; 4.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.355 ; 4.355 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.347 ; 4.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 5.296 ; 5.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.750 ; 5.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.807 ; 5.807 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.585 ; 5.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 6.115 ; 6.115 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.296 ; 5.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.234 ; 6.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 5.176 ; 5.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 7.707 ; 7.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 6.195 ; 6.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.176 ; 5.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 5.832 ; 5.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.907 ; 5.907 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 6.827 ; 6.827 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 5.027 ; 5.027 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.314 ; 5.314 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 6.161 ; 6.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.027 ; 5.027 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 5.376 ; 5.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 6.035 ; 6.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 6.014 ; 6.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 6.834 ; 6.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 3.889 ; 3.889 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 3.889 ; 3.889 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 3.895 ; 3.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 3.900 ; 3.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 4.158 ; 4.158 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.191 ; 4.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 4.172 ; 4.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.196 ; 4.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.203 ; 4.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.161 ; 4.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.209 ; 4.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.173 ; 4.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 4.191 ; 4.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 4.250 ; 4.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.428 ; 4.428 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 4.481 ; 4.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 4.471 ; 4.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 4.428 ; 4.428 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.934 ; 4.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.964 ; 4.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.913 ; 4.913 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.389 ; 6.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.998 ; 5.998 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.752 ; 5.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 6.781 ; 6.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 6.674 ; 6.674 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.914 ; 5.914 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 5.834 ; 5.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.029 ; 6.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.242 ; 6.242 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.268 ; 6.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.650 ; 5.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.044 ; 6.044 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.018 ; 6.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.508 ; 6.508 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 5.751 ; 5.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.436 ; 6.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.415 ; 6.415 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 6.381 ; 6.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.204 ; 6.204 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.479 ; 6.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 4.786 ; 4.786 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 4.810 ; 4.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 4.810 ; 4.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 4.818 ; 4.818 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.816 ; 4.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.607 ; 4.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.370 ; 4.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.381 ; 4.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[2] ; 13.865 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 22.361 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 40.027 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.318 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.321 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 97.908 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.839 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 10.000 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 11.137     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
; 13.865 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.005      ; 11.139     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 22.361 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 2.696      ;
; 22.487 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 2.568      ;
; 22.494 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 2.546      ;
; 22.621 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.025      ; 2.403      ;
; 22.870 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 2.163      ;
; 22.916 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.044      ; 2.127      ;
; 23.002 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.035      ; 2.032      ;
; 23.016 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.044      ; 2.027      ;
; 23.025 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.025      ;
; 23.034 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 2.016      ;
; 23.071 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 1.962      ;
; 23.084 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.967      ;
; 23.098 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.967      ;
; 23.119 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 1.938      ;
; 23.122 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.942      ;
; 23.123 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.947      ;
; 23.134 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.914      ;
; 23.135 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 1.905      ;
; 23.144 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 1.939      ;
; 23.150 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.035      ; 1.884      ;
; 23.151 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.930      ;
; 23.155 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.924      ;
; 23.159 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.916      ;
; 23.162 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.919      ;
; 23.164 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.908      ;
; 23.166 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.908      ;
; 23.173 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.904      ;
; 23.182 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 1.875      ;
; 23.189 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.872      ;
; 23.193 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 1.853      ;
; 23.195 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.870      ;
; 23.196 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 1.889      ;
; 23.198 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 1.842      ;
; 23.203 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 1.886      ;
; 23.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.812      ;
; 23.259 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.044      ; 1.784      ;
; 23.263 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.785      ;
; 23.275 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.783      ;
; 23.285 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.782      ;
; 23.286 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.784      ;
; 23.287 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.777      ;
; 23.301 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.747      ;
; 23.304 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.770      ;
; 23.305 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 1.745      ;
; 23.306 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 1.753      ;
; 23.312 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.754      ;
; 23.313 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.084      ; 1.770      ;
; 23.326 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.025      ; 1.698      ;
; 23.340 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.721      ;
; 23.341 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.726      ;
; 23.345 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.713      ;
; 23.346 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.728      ;
; 23.366 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.700      ;
; 23.375 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 1.710      ;
; 23.387 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.682      ;
; 23.395 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.684      ;
; 23.399 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.677      ;
; 23.405 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 1.654      ;
; 23.428 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 1.659      ;
; 23.442 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.616      ;
; 23.457 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.610      ;
; 23.463 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 1.626      ;
; 23.467 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 1.618      ;
; 23.468 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.607      ;
; 23.485 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.584      ;
; 23.487 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 1.563      ;
; 23.499 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 1.558      ;
; 23.505 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.561      ;
; 23.506 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.566      ;
; 23.506 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.571      ;
; 23.513 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.563      ;
; 23.518 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.546      ;
; 23.528 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.547      ;
; 23.533 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.537      ;
; 23.538 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.088      ; 1.549      ;
; 23.539 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.525      ;
; 23.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.523      ;
; 23.557 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.085      ; 1.527      ;
; 23.571 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 1.520      ;
; 23.604 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.461      ;
; 23.611 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.450      ;
; 23.619 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 1.431      ;
; 23.622 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.086      ; 1.463      ;
; 23.636 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.090      ; 1.453      ;
; 23.637 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 1.413      ;
; 23.645 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 1.414      ;
; 23.649 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.402      ;
; 23.659 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.401      ;
; 23.670 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.092      ; 1.421      ;
; 23.672 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 1.385      ;
; 23.674 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 1.366      ;
; 23.675 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.373      ;
; 23.677 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.034      ; 1.356      ;
; 23.677 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 1.380      ;
; 23.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.025      ; 1.346      ;
; 23.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.375      ;
; 23.686 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.383      ;
; 23.697 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.035      ; 1.337      ;
; 23.697 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.382      ;
; 23.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.381      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~257 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~353 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.088     ; 9.917      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.037 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~321 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.906      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.039 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~289 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.089     ; 9.904      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.121 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~737 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.842      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.128 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~865 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.069     ; 9.835      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~993 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~609 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.065     ; 9.832      ;
; 40.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.074     ; 9.690      ;
; 40.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.074     ; 9.690      ;
; 40.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.074     ; 9.690      ;
; 40.268 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.074     ; 9.690      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[9]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[14]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[10]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[12]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[6]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[16]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[17]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[4]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|KEY_StatusR[2]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[2]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[1]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|KEY_StatusR[1]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[0]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[15]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[3]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|KEY_StatusR[3]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[5]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[8]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]                                                                                                                                                                                                                                                                                                                     ; GPIO:uGPIO|SW_StatusR[7]                                                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[11]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]                                                                                                                                                                                                                                                                                                                ; TimerCounter:Timer|StatusR[0]                                                                                                                                                                                                                                                                                                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]                                                                                                                                                                                                                                                                                                                    ; GPIO:uGPIO|SW_StatusR[13]                                                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                                                                                                                                                                                                                                                                                       ; GPIO:uGPIO|key_detect:sw16|c_state.S12                                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; GPIO:uGPIO|key_detect:key1|c_state.S2                                                                                                                                                                                                                                                                                                        ; GPIO:uGPIO|key_detect:key1|c_state.S3                                                                                                                                                                                                                                                                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                                                                                                                                                                                                                                                                                        ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                                                                                                                                                                                                                                                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|regoutff ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][103]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|holdff   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][135]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225]                                                                                                                                                                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                                                                                                                                                                                                                                                                                        ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                                                                                                                                                                                                                                                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                                                                                                                                                                                                                                                                                       ; GPIO:uGPIO|key_detect:sw11|c_state.S11                                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 51.163 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~920                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.365      ;
; 51.167 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~241                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.375      ;
; 51.254 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~235                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.478      ;
; 51.292 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~913                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.494      ;
; 51.301 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~927                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.057      ; 1.496      ;
; 51.354 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~919                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.564      ;
; 51.376 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~945                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 1.565      ;
; 51.389 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~488                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.600      ;
; 51.402 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~664                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.604      ;
; 51.407 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1023                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.607      ;
; 51.413 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~374                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.097      ; 1.648      ;
; 51.422 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~953                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.619      ;
; 51.448 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~792                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.650      ;
; 51.450 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~253                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.044      ; 1.632      ;
; 51.450 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~915                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.654      ;
; 51.454 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~543                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.057      ; 1.649      ;
; 51.462 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~799                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.057      ; 1.657      ;
; 51.467 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~107                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.095      ; 1.700      ;
; 51.474 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~536                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.676      ;
; 51.478 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~364                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.097      ; 1.713      ;
; 51.478 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~563                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.682      ;
; 51.493 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~918                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.697      ;
; 51.494 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~104                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.699      ;
; 51.496 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~203                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.087      ; 1.721      ;
; 51.522 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~502                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.725      ;
; 51.522 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1017                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 1.744      ;
; 51.526 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1020                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.053      ; 1.717      ;
; 51.526 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~984                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.733      ;
; 51.531 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1000                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.744      ;
; 51.532 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~908                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.095      ; 1.765      ;
; 51.537 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~139                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.761      ;
; 51.539 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~787                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.745      ;
; 51.542 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~360                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 1.773      ;
; 51.548 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~982                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.745      ;
; 51.561 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~726                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.760      ;
; 51.562 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~598                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.759      ;
; 51.563 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~986                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 1.752      ;
; 51.575 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~497                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.058      ; 1.771      ;
; 51.583 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~115                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.095      ; 1.816      ;
; 51.584 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1015                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.796      ;
; 51.612 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~689                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 1.801      ;
; 51.619 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~926                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.821      ;
; 51.624 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~438                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.826      ;
; 51.625 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~944                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 1.814      ;
; 51.625 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~491                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.822      ;
; 51.625 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~922                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.046      ; 1.809      ;
; 51.628 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1001                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.841      ;
; 51.628 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~209                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.829      ;
; 51.632 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~952                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.831      ;
; 51.633 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~761                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 1.856      ;
; 51.635 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~947                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.846      ;
; 51.641 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~535                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.851      ;
; 51.642 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1018                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.842      ;
; 51.644 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~342                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.098      ; 1.880      ;
; 51.645 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~936                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.849      ;
; 51.647 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~363                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 1.867      ;
; 51.648 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~453                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.855      ;
; 51.650 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~968                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.862      ;
; 51.651 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1014                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.857      ;
; 51.651 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1008                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 1.854      ;
; 51.657 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~666                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.046      ; 1.841      ;
; 51.661 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~485                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.868      ;
; 51.663 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~424                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.879      ;
; 51.663 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~506                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.048      ; 1.849      ;
; 51.668 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~677                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.868      ;
; 51.669 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~972                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.885      ;
; 51.671 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~785                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 1.864      ;
; 51.674 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~561                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.051      ; 1.863      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 75.512 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.712      ;
; 75.519 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.719      ;
; 75.524 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 0.724      ;
; 75.532 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 0.756      ;
; 75.534 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.732      ;
; 75.543 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 0.742      ;
; 75.549 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 0.747      ;
; 75.552 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 0.749      ;
; 75.558 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 0.757      ;
; 75.568 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 0.764      ;
; 75.569 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 0.766      ;
; 75.583 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 0.777      ;
; 75.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 0.886      ;
; 75.661 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 0.860      ;
; 75.668 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 0.891      ;
; 75.673 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 0.898      ;
; 75.676 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 0.890      ;
; 75.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 0.921      ;
; 75.698 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 0.920      ;
; 75.699 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 0.889      ;
; 75.700 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 0.923      ;
; 75.721 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 0.947      ;
; 75.766 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 0.986      ;
; 75.777 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 0.998      ;
; 75.779 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 0.976      ;
; 75.789 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 0.979      ;
; 75.800 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.025      ;
; 75.829 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.014      ;
; 75.829 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 1.050      ;
; 75.833 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 1.037      ;
; 75.838 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.062      ;
; 75.851 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.073      ;
; 75.853 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.047      ;
; 75.862 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.034      ; 1.034      ;
; 75.865 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.061      ;
; 75.865 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.087      ;
; 75.872 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.070      ;
; 75.896 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.118      ;
; 75.915 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.100      ;
; 75.918 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.142      ;
; 75.918 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.142      ;
; 75.936 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 1.157      ;
; 75.936 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.162      ;
; 75.937 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.160      ;
; 75.943 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.087      ; 1.168      ;
; 75.962 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 1.183      ;
; 75.963 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.163      ;
; 75.963 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.186      ;
; 75.990 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 1.210      ;
; 75.991 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.215      ;
; 75.996 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.025      ; 1.159      ;
; 75.999 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 1.215      ;
; 76.003 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.051      ; 1.192      ;
; 76.010 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.035      ; 1.183      ;
; 76.018 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.044      ; 1.200      ;
; 76.019 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.230      ;
; 76.019 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.088      ; 1.245      ;
; 76.030 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 1.245      ;
; 76.031 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.047      ; 1.216      ;
; 76.032 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 1.229      ;
; 76.046 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 1.244      ;
; 76.064 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.258      ;
; 76.076 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.086      ; 1.300      ;
; 76.096 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 1.316      ;
; 76.097 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.320      ;
; 76.114 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 1.327      ;
; 76.125 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.347      ;
; 76.133 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 1.353      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 97.908 ; reset_ff  ; PWM:uPWm|flop:f|q                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.057     ; 2.067      ;
; 98.073 ; reset_ff  ; PWM:uPWm|pwm_register[6]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.014     ; 1.945      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[4]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[2]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[1]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[0]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[3]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[5]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.290 ; reset_ff  ; PWM:uPWm|pwm_register[7]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.023     ; 1.719      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.809 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.201      ;
; 98.891 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.022     ; 1.119      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.902 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.020     ; 1.110      ;
; 98.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.024     ; 1.082      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 98.946 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.004      ; 1.090      ;
; 99.041 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.002      ; 0.993      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.839 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.993      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.934 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.090      ;
; 0.954 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.082      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.978 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.110      ;
; 0.989 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.119      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.071 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.201      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[4]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[2]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[1]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[0]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[3]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[5]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.590 ; reset_ff  ; PWM:uPWm|pwm_register[7]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.719      ;
; 1.807 ; reset_ff  ; PWM:uPWm|pwm_register[6]                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.945      ;
; 1.972 ; reset_ff  ; PWM:uPWm|flop:f|q                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 2.067      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sys'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; CLOCK_50|combout                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_sys ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_sys ; Rise       ; CLOCK_50                           ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg0 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg0 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg1 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg1 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg2 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg2 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg3 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg3 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg4 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg4 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg5 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg5 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg6 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg6 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg7 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg7 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg8 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg8 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg9 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_address_reg9 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_datain_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_memory_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_memory_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_we_reg       ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a240~portb_we_reg       ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a241~portb_memory_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a241~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg6 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg7 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg8 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg9 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_address_reg9 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a100~portb_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_iv14:auto_generated|altsyncram_qjq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 4.308 ; 4.308 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 4.121 ; 4.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 3.925 ; 3.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 3.988 ; 3.988 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 4.308 ; 4.308 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 1.540 ; 1.540 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 1.275 ; 1.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 1.534 ; 1.534 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 1.376 ; 1.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 1.300 ; 1.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 1.533 ; 1.533 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 1.406 ; 1.406 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 1.648 ; 1.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 1.329 ; 1.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 1.540 ; 1.540 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 1.486 ; 1.486 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 1.583 ; 1.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 1.618 ; 1.618 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 4.028 ; 4.028 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 3.998 ; 3.998 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 3.965 ; 3.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 4.095 ; 4.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -3.710 ; -3.710 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -3.710 ; -3.710 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -3.780 ; -3.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.776 ; -3.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -4.088 ; -4.088 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.107 ; -1.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.277 ; -1.277 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.142 ; -1.142 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.357 ; -1.357 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.237 ; -1.237 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.107 ; -1.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.339 ; -1.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.274 ; -1.274 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.400 ; -1.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.147 ; -1.147 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.349 ; -1.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.282 ; -1.282 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.320 ; -1.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.491 ; -1.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.900 ; -3.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.732 ; -3.732 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.837 ; -3.837 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.966 ; -3.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.989 ; -3.989 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.330 ; 2.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.242 ; 2.242 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.236 ; 2.236 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.226 ; 2.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.225 ; 2.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 3.462 ; 3.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.937 ; 2.937 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.746 ; 2.746 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 3.462 ; 3.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.999 ; 2.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.622 ; 2.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.018 ; 3.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 3.694 ; 3.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 3.694 ; 3.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 3.092 ; 3.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 2.875 ; 2.875 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.931 ; 2.931 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.966 ; 2.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 3.340 ; 3.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 3.350 ; 3.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.658 ; 2.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.973 ; 2.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.535 ; 2.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.681 ; 2.681 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.974 ; 2.974 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.929 ; 2.929 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 3.350 ; 3.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 1.954 ; 1.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 1.958 ; 1.958 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.088 ; 2.088 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.078 ; 2.078 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.125 ; 2.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.101 ; 2.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.059 ; 2.059 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.105 ; 2.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.072 ; 2.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.085 ; 2.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.125 ; 2.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.492 ; 2.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 2.232 ; 2.232 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.227 ; 2.227 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.492 ; 2.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 3.444 ; 3.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.146 ; 3.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 3.017 ; 3.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.869 ; 2.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 3.444 ; 3.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 3.305 ; 3.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.967 ; 2.967 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 3.315 ; 3.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 2.955 ; 2.955 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.107 ; 3.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.073 ; 3.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.090 ; 3.090 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.315 ; 3.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.001 ; 3.001 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.967 ; 2.967 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 3.330 ; 3.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.223 ; 3.223 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 2.908 ; 2.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.165 ; 3.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.153 ; 3.153 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.149 ; 3.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.066 ; 3.066 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.330 ; 3.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.412 ; 2.412 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.429 ; 2.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.427 ; 2.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.430 ; 2.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.435 ; 2.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.239 ; 2.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.240 ; 2.240 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.241 ; 2.241 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.225 ; 2.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.330 ; 2.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.242 ; 2.242 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.236 ; 2.236 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.226 ; 2.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.225 ; 2.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.622 ; 2.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.937 ; 2.937 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.746 ; 2.746 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 3.462 ; 3.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.999 ; 2.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.622 ; 2.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.018 ; 3.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 3.694 ; 3.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 3.092 ; 3.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 2.875 ; 2.875 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.931 ; 2.931 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.966 ; 2.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 3.340 ; 3.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.535 ; 2.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.658 ; 2.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.973 ; 2.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.535 ; 2.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.681 ; 2.681 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.974 ; 2.974 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.929 ; 2.929 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 3.350 ; 3.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 1.954 ; 1.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 1.958 ; 1.958 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.088 ; 2.088 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.078 ; 2.078 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.059 ; 2.059 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.101 ; 2.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.059 ; 2.059 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.105 ; 2.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.072 ; 2.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.085 ; 2.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.125 ; 2.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 2.232 ; 2.232 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.227 ; 2.227 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.492 ; 2.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.146 ; 3.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 3.017 ; 3.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.869 ; 2.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 3.444 ; 3.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 3.305 ; 3.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.967 ; 2.967 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 2.955 ; 2.955 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.107 ; 3.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.073 ; 3.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.090 ; 3.090 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.315 ; 3.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.001 ; 3.001 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.967 ; 2.967 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.239 ; 2.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.223 ; 3.223 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 2.908 ; 2.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.165 ; 3.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.153 ; 3.153 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.149 ; 3.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.066 ; 3.066 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.330 ; 3.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.412 ; 2.412 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.429 ; 2.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.427 ; 2.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.430 ; 2.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.435 ; 2.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.239 ; 2.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.240 ; 2.240 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.241 ; 2.241 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 2.082  ; 0.215 ; 95.856   ; 0.839   ; 10.000              ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clk_sys                          ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  pll0|altpll_component|pll|clk[0] ; 29.683 ; 0.215 ; 95.856   ; 0.839   ; 47.223              ;
;  pll0|altpll_component|pll|clk[1] ; 19.460 ; 2.321 ; N/A      ; N/A     ; 47.223              ;
;  pll0|altpll_component|pll|clk[2] ; 2.082  ; 2.318 ; N/A      ; N/A     ; 47.223              ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 7.326 ; 7.326 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.035 ; 7.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 6.627 ; 6.627 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.725 ; 6.725 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 7.326 ; 7.326 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 7.047 ; 7.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 2.288 ; 2.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 2.789 ; 2.789 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.376 ; 2.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.327 ; 2.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.744 ; 2.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.527 ; 2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 2.942 ; 2.942 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 2.351 ; 2.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 2.702 ; 2.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.715 ; 2.715 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.883 ; 2.883 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.982 ; 2.982 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.843 ; 6.843 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.773 ; 6.773 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.740 ; 6.740 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.935 ; 6.935 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 7.047 ; 7.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -3.710 ; -3.710 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -3.710 ; -3.710 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -3.780 ; -3.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.776 ; -3.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -4.088 ; -4.088 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.107 ; -1.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.277 ; -1.277 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.142 ; -1.142 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.357 ; -1.357 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.237 ; -1.237 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.107 ; -1.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.339 ; -1.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.274 ; -1.274 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.400 ; -1.400 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.147 ; -1.147 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.349 ; -1.349 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.282 ; -1.282 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.320 ; -1.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.491 ; -1.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.900 ; -3.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.732 ; -3.732 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.837 ; -3.837 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.966 ; -3.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.989 ; -3.989 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 4.630 ; 4.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 4.630 ; 4.630 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 4.586 ; 4.586 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 4.590 ; 4.590 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 4.383 ; 4.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 4.355 ; 4.355 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 4.347 ; 4.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 5.750 ; 5.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.807 ; 5.807 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.585 ; 5.585 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 6.115 ; 6.115 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.296 ; 5.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 6.234 ; 6.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 7.707 ; 7.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 7.707 ; 7.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 6.195 ; 6.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.176 ; 5.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 5.832 ; 5.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 6.043 ; 6.043 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 5.907 ; 5.907 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 6.827 ; 6.827 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 6.834 ; 6.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.314 ; 5.314 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 6.161 ; 6.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.027 ; 5.027 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 5.376 ; 5.376 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 6.035 ; 6.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 6.014 ; 6.014 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 6.834 ; 6.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.196 ; 4.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 3.889 ; 3.889 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 3.895 ; 3.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 3.900 ; 3.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 4.158 ; 4.158 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.191 ; 4.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 4.172 ; 4.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.196 ; 4.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.250 ; 4.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.203 ; 4.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.161 ; 4.161 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.209 ; 4.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.173 ; 4.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 4.191 ; 4.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 4.250 ; 4.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 4.964 ; 4.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 4.481 ; 4.481 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 4.471 ; 4.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 4.428 ; 4.428 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 4.934 ; 4.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 4.964 ; 4.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 4.913 ; 4.913 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 6.781 ; 6.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.389 ; 6.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 5.998 ; 5.998 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.752 ; 5.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 6.781 ; 6.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 6.674 ; 6.674 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.914 ; 5.914 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 5.834 ; 5.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 6.029 ; 6.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 6.242 ; 6.242 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.268 ; 6.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.650 ; 5.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.044 ; 6.044 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 6.018 ; 6.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 6.508 ; 6.508 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 6.508 ; 6.508 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 5.751 ; 5.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.436 ; 6.436 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.415 ; 6.415 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 5.559 ; 5.559 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 6.381 ; 6.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 6.204 ; 6.204 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 6.479 ; 6.479 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 4.786 ; 4.786 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 4.810 ; 4.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 4.810 ; 4.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 4.813 ; 4.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 4.818 ; 4.818 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 4.816 ; 4.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 4.607 ; 4.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 4.367 ; 4.367 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 4.370 ; 4.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 4.381 ; 4.381 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.225 ; 2.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.330 ; 2.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.336 ; 2.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.242 ; 2.242 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.236 ; 2.236 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.226 ; 2.226 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.225 ; 2.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.622 ; 2.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.937 ; 2.937 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.746 ; 2.746 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 3.462 ; 3.462 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.999 ; 2.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.622 ; 2.622 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 3.018 ; 3.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 3.694 ; 3.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 3.092 ; 3.092 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.599 ; 2.599 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 2.875 ; 2.875 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.931 ; 2.931 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 2.966 ; 2.966 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 3.340 ; 3.340 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.535 ; 2.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.658 ; 2.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 2.973 ; 2.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.535 ; 2.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.681 ; 2.681 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.974 ; 2.974 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 2.929 ; 2.929 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 3.350 ; 3.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 1.945 ; 1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 1.954 ; 1.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 1.958 ; 1.958 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.088 ; 2.088 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.078 ; 2.078 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.059 ; 2.059 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.101 ; 2.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.059 ; 2.059 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.105 ; 2.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.072 ; 2.072 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.085 ; 2.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.125 ; 2.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 2.232 ; 2.232 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.227 ; 2.227 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 2.200 ; 2.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.476 ; 2.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.492 ; 2.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.460 ; 2.460 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.146 ; 3.146 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 3.017 ; 3.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.869 ; 2.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 2.675 ; 2.675 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 3.444 ; 3.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 3.305 ; 3.305 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.967 ; 2.967 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 2.955 ; 2.955 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 3.107 ; 3.107 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 3.073 ; 3.073 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.090 ; 3.090 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 3.315 ; 3.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.001 ; 3.001 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.967 ; 2.967 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.239 ; 2.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.223 ; 3.223 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 2.908 ; 2.908 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.165 ; 3.165 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.153 ; 3.153 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.149 ; 3.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.066 ; 3.066 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.330 ; 3.330 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 2.412 ; 2.412 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.429 ; 2.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 2.427 ; 2.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 2.430 ; 2.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.435 ; 2.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 2.239 ; 2.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 2.240 ; 2.240 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.241 ; 2.241 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 385701821    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 21888        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6923264      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 147947712    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 385701821    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 21888        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6923264      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 147947712    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 39       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 39       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 318   ; 318  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jul 28 15:04:30 2024
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPS_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[2]} {pll0|altpll_component|pll|clk[2]}
Warning (332060): Node: mips:mips_cpu|datapath:dp|regfile:rf|rf~0 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.082         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    19.460         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    29.683         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.645         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):     2.646         0.000 pll0|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 95.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    95.856         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.562
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.562         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: mips:mips_cpu|datapath:dp|regfile:rf|rf~0 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 13.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.865         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    22.361         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    40.027         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):     2.321         0.000 pll0|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 97.908
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    97.908         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.839         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4677 megabytes
    Info: Processing ended: Sun Jul 28 15:04:33 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


