$date
	Sat Oct 22 21:52:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#511642
b1 &
b1 %
1$
b1 !
1"
#511643
0"
#511646
1#
#511650
b0 &
b0 %
0#
0$
#1530798
b101 &
b101 %
1$
b101 !
1"
#1530799
0"
#1530802
b10000 &
b10000 %
#1530806
b1000 &
b1000 %
#1530810
b100 &
b100 %
#1530814
b10 &
b10 %
#1530818
b1 &
b1 %
1#
#1530822
b0 &
0#
b0 %
0$
#2456776
b111 !
1"
#2456778
b111 &
b111 %
1$
#2456779
0"
#2456782
b10110 &
b10110 %
#2456786
b1011 &
b1011 %
#2456790
b100010 &
b100010 %
#2456794
b10001 &
b10001 %
#2456798
b110100 &
b110100 %
#2456802
b11010 &
b11010 %
#2456806
b1101 &
b1101 %
#2456810
b101000 &
b101000 %
#2456814
b10100 &
b10100 %
#2456818
b1010 &
b1010 %
#2456822
b101 &
b101 %
#2456826
b10000 &
b10000 %
#2456830
b1000 &
b1000 %
#2456834
b100 &
b100 %
#2456838
b10 &
b10 %
#2456842
b1 &
b1 %
1#
#2456846
b0 &
0#
b0 %
0$
#4500012
