Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Youssef/GraduationProject/Xilinix/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9c695bf64364463da57055b55c983732 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top1_behav xil_defaultlib.top1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module MaxComp does not have a parameter named Input_size [E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/top1.v:69]
WARNING: [VRFC 10-278] actual bit length 6144 differs from formal bit length 4096 for port INBUS [E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/top1.v:48]
WARNING: [VRFC 10-597] element index 4191 into INBUS is out of bounds [E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_emb
Compiling module xil_defaultlib.EMB_Layer(size=9)
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Ram2
Compiling module xil_defaultlib.RAMD
Compiling module xil_defaultlib.Convolution(n_inputs=16)
Compiling module xil_defaultlib.Conv_Layer(n_inputs=16,windows=8...
Compiling module xil_defaultlib.MaxPoolUnit(In_size=32)
Compiling module xil_defaultlib.MaxPoolLayer(n_outputs=512,cs=8)
Compiling module xil_defaultlib.Transpose(N=512,size=32,GS=4)
Compiling module xil_defaultlib.Convolution(n_inputs=256)
Compiling module xil_defaultlib.Conv_Layer(n_inputs=256,windows=...
Compiling module xil_defaultlib.MaxPoolLayer(n_outputs=64)
Compiling module xil_defaultlib.Convolution(n_inputs=64)
Compiling module xil_defaultlib.DenseRelu_default
Compiling module xil_defaultlib.Convolution(n_inputs=128)
Compiling module xil_defaultlib.DenseRelu(n_outputs=64,n_inputs=...
Compiling module xil_defaultlib.Convolution(n_inputs=64,SL=2)
Compiling module xil_defaultlib.DenseRelu(n_outputs=5,SL=2)
Compiling module xil_defaultlib.MaxComp
Compiling module xil_defaultlib.top1
Compiling module xil_defaultlib.glbl
Built simulation snapshot top1_behav
