;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.11.12, sbtVersion: 1.3.10
circuit myc01_wrapper : 
  module if_stage : 
    input clock : Clock
    input reset : Reset
    output io : {pc : UInt<64>, inst_o : UInt<32>, BTB_hit_o : UInt<2>, BTB_false_o : UInt<1>, flip jump_addr : UInt<64>, flip jump_flag : UInt<1>, flip jump_inst : UInt<1>, flip id_pc : UInt<64>, flip id_BTB_hit : UInt<2>, inst_req : UInt<1>, iaddr : UInt<64>, flip inst_rdata : UInt<64>, flip inst_data_ok : UInt<1>, icache_invalid : UInt<1>, flip stall : UInt<5>, flip flush : UInt<1>, flip excaddr : UInt<64>}
    
    reg ice_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[if_stage.scala 40:24]
    ice_reg <= UInt<1>("h01") @[if_stage.scala 41:11]
    reg pc_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[if_stage.scala 44:23]
    node _T = bits(io.stall, 1, 1) @[if_stage.scala 49:31]
    node _T_1 = eq(_T, UInt<1>("h01")) @[if_stage.scala 49:35]
    node _T_2 = eq(io.flush, UInt<1>("h01")) @[if_stage.scala 49:55]
    node _T_3 = or(_T_1, _T_2) @[if_stage.scala 49:43]
    node _T_4 = mux(_T_3, UInt<1>("h00"), ice_reg) @[if_stage.scala 49:21]
    io.inst_req <= _T_4 @[if_stage.scala 49:15]
    io.iaddr <= pc_reg @[if_stage.scala 51:12]
    node _T_5 = eq(io.inst_req, UInt<1>("h01")) @[if_stage.scala 53:31]
    node _T_6 = eq(io.inst_data_ok, UInt<1>("h01")) @[if_stage.scala 53:58]
    node _T_7 = and(_T_5, _T_6) @[if_stage.scala 53:39]
    node _T_8 = eq(io.BTB_false_o, UInt<1>("h00")) @[if_stage.scala 53:84]
    node _T_9 = and(_T_7, _T_8) @[if_stage.scala 53:66]
    node _T_10 = eq(io.flush, UInt<1>("h00")) @[if_stage.scala 53:122]
    node ready_go = and(_T_9, _T_10) @[if_stage.scala 53:92]
    node pc_stall = eq(ready_go, UInt<1>("h00")) @[if_stage.scala 54:27]
    node _T_11 = eq(ready_go, UInt<1>("h01")) @[if_stage.scala 56:24]
    node _T_12 = mux(_T_11, pc_reg, UInt<1>("h00")) @[if_stage.scala 56:15]
    io.pc <= _T_12 @[if_stage.scala 56:9]
    node _T_13 = eq(ready_go, UInt<1>("h01")) @[if_stage.scala 59:26]
    node _T_14 = bits(io.iaddr, 2, 0) @[if_stage.scala 59:45]
    node _T_15 = eq(_T_14, UInt<1>("h00")) @[if_stage.scala 59:51]
    node _T_16 = and(_T_13, _T_15) @[if_stage.scala 59:34]
    node _T_17 = bits(io.inst_rdata, 39, 32) @[if_stage.scala 59:85]
    node _T_18 = bits(io.inst_rdata, 47, 40) @[if_stage.scala 59:106]
    node _T_19 = bits(io.inst_rdata, 55, 48) @[if_stage.scala 59:127]
    node _T_20 = bits(io.inst_rdata, 63, 56) @[if_stage.scala 59:148]
    node _T_21 = cat(_T_19, _T_20) @[Cat.scala 30:58]
    node _T_22 = cat(_T_17, _T_18) @[Cat.scala 30:58]
    node _T_23 = cat(_T_22, _T_21) @[Cat.scala 30:58]
    node _T_24 = eq(ready_go, UInt<1>("h01")) @[if_stage.scala 60:34]
    node _T_25 = bits(io.iaddr, 2, 0) @[if_stage.scala 60:53]
    node _T_26 = eq(_T_25, UInt<3>("h04")) @[if_stage.scala 60:59]
    node _T_27 = and(_T_24, _T_26) @[if_stage.scala 60:42]
    node _T_28 = bits(io.inst_rdata, 7, 0) @[if_stage.scala 60:93]
    node _T_29 = bits(io.inst_rdata, 15, 8) @[if_stage.scala 60:114]
    node _T_30 = bits(io.inst_rdata, 23, 16) @[if_stage.scala 60:135]
    node _T_31 = bits(io.inst_rdata, 31, 24) @[if_stage.scala 60:156]
    node _T_32 = cat(_T_30, _T_31) @[Cat.scala 30:58]
    node _T_33 = cat(_T_28, _T_29) @[Cat.scala 30:58]
    node _T_34 = cat(_T_33, _T_32) @[Cat.scala 30:58]
    node _T_35 = mux(_T_27, _T_34, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_36 = mux(_T_16, _T_23, _T_35) @[Mux.scala 98:16]
    io.inst_o <= _T_36 @[if_stage.scala 58:13]
    reg flush_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[if_stage.scala 63:26]
    node _T_37 = eq(io.flush, UInt<1>("h01")) @[if_stage.scala 64:17]
    when _T_37 : @[if_stage.scala 64:25]
      flush_reg <= UInt<1>("h01") @[if_stage.scala 65:19]
      skip @[if_stage.scala 64:25]
    else : @[if_stage.scala 66:82]
      node _T_38 = eq(flush_reg, UInt<1>("h01")) @[if_stage.scala 66:24]
      node _T_39 = eq(io.inst_req, UInt<1>("h01")) @[if_stage.scala 66:47]
      node _T_40 = and(_T_38, _T_39) @[if_stage.scala 66:32]
      node _T_41 = eq(io.inst_data_ok, UInt<1>("h01")) @[if_stage.scala 66:74]
      node _T_42 = and(_T_40, _T_41) @[if_stage.scala 66:55]
      when _T_42 : @[if_stage.scala 66:82]
        flush_reg <= UInt<1>("h00") @[if_stage.scala 67:15]
        skip @[if_stage.scala 66:82]
    wire _T_43 : UInt<1>[32] @[if_stage.scala 72:33]
    _T_43[0] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[1] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[2] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[3] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[4] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[5] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[6] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[7] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[8] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[9] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[10] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[11] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[12] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[13] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[14] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[15] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[16] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[17] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[18] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[19] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[20] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[21] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[22] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[23] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[24] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[25] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[26] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[27] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[28] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[29] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[30] <= UInt<1>("h00") @[if_stage.scala 72:33]
    _T_43[31] <= UInt<1>("h00") @[if_stage.scala 72:33]
    reg V_reg : UInt<1>[32], clock with : (reset => (reset, _T_43)) @[if_stage.scala 72:25]
    wire _T_44 : UInt<8>[32] @[if_stage.scala 73:33]
    _T_44[0] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[1] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[2] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[3] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[4] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[5] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[6] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[7] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[8] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[9] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[10] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[11] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[12] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[13] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[14] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[15] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[16] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[17] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[18] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[19] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[20] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[21] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[22] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[23] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[24] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[25] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[26] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[27] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[28] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[29] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[30] <= UInt<8>("h00") @[if_stage.scala 73:33]
    _T_44[31] <= UInt<8>("h00") @[if_stage.scala 73:33]
    reg Tag_reg : UInt<8>[32], clock with : (reset => (reset, _T_44)) @[if_stage.scala 73:25]
    wire _T_45 : UInt<62>[32] @[if_stage.scala 74:33]
    _T_45[0] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[1] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[2] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[3] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[4] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[5] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[6] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[7] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[8] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[9] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[10] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[11] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[12] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[13] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[14] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[15] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[16] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[17] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[18] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[19] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[20] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[21] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[22] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[23] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[24] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[25] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[26] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[27] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[28] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[29] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[30] <= UInt<62>("h00") @[if_stage.scala 74:33]
    _T_45[31] <= UInt<62>("h00") @[if_stage.scala 74:33]
    reg BTA_reg : UInt<62>[32], clock with : (reset => (reset, _T_45)) @[if_stage.scala 74:25]
    wire _T_46 : UInt<2>[32] @[if_stage.scala 75:33]
    _T_46[0] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[1] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[2] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[3] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[4] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[5] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[6] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[7] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[8] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[9] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[10] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[11] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[12] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[13] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[14] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[15] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[16] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[17] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[18] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[19] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[20] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[21] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[22] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[23] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[24] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[25] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[26] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[27] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[28] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[29] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[30] <= UInt<2>("h00") @[if_stage.scala 75:33]
    _T_46[31] <= UInt<2>("h00") @[if_stage.scala 75:33]
    reg BHT_reg : UInt<2>[32], clock with : (reset => (reset, _T_46)) @[if_stage.scala 75:25]
    reg BTB_false_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[if_stage.scala 77:31]
    reg correct_pc_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[if_stage.scala 78:32]
    wire predicted_pc : UInt
    predicted_pc <= UInt<1>("h00")
    wire correct_pc : UInt
    correct_pc <= UInt<1>("h00")
    wire BTB_hit : UInt
    BTB_hit <= UInt<1>("h00")
    wire BTA : UInt
    BTA <= UInt<1>("h00")
    wire BTB_false : UInt
    BTB_false <= UInt<1>("h00")
    node _T_47 = bits(pc_reg, 6, 2) @[if_stage.scala 87:23]
    node _T_48 = bits(pc_reg, 14, 7) @[if_stage.scala 87:40]
    node _T_49 = eq(Tag_reg[_T_47], _T_48) @[if_stage.scala 87:30]
    node _T_50 = bits(pc_reg, 6, 2) @[if_stage.scala 87:62]
    node _T_51 = eq(V_reg[_T_50], UInt<1>("h01")) @[if_stage.scala 87:69]
    node _T_52 = and(_T_49, _T_51) @[if_stage.scala 87:47]
    when _T_52 : @[if_stage.scala 88:4]
      node _T_53 = bits(pc_reg, 6, 2) @[if_stage.scala 89:32]
      node _T_54 = dshl(BTA_reg[_T_53], UInt<2>("h02")) @[if_stage.scala 89:39]
      BTA <= _T_54 @[if_stage.scala 89:15]
      node _T_55 = bits(pc_reg, 6, 2) @[if_stage.scala 90:30]
      node _T_56 = bits(BHT_reg[_T_55], 1, 1) @[if_stage.scala 90:36]
      node _T_57 = eq(_T_56, UInt<1>("h01")) @[if_stage.scala 90:40]
      when _T_57 : @[if_stage.scala 90:48]
        predicted_pc <= BTA @[if_stage.scala 91:30]
        BTB_hit <= UInt<2>("h03") @[if_stage.scala 92:25]
        skip @[if_stage.scala 90:48]
      else : @[if_stage.scala 93:54]
        node _T_58 = bits(pc_reg, 6, 2) @[if_stage.scala 93:36]
        node _T_59 = bits(BHT_reg[_T_58], 1, 1) @[if_stage.scala 93:42]
        node _T_60 = eq(_T_59, UInt<1>("h00")) @[if_stage.scala 93:46]
        when _T_60 : @[if_stage.scala 93:54]
          node _T_61 = add(pc_reg, UInt<3>("h04")) @[if_stage.scala 94:40]
          node _T_62 = tail(_T_61, 1) @[if_stage.scala 94:40]
          predicted_pc <= _T_62 @[if_stage.scala 94:30]
          BTB_hit <= UInt<1>("h01") @[if_stage.scala 95:25]
          skip @[if_stage.scala 93:54]
      skip @[if_stage.scala 88:4]
    else : @[if_stage.scala 97:15]
      node _T_63 = add(pc_reg, UInt<3>("h04")) @[if_stage.scala 98:30]
      node _T_64 = tail(_T_63, 1) @[if_stage.scala 98:30]
      predicted_pc <= _T_64 @[if_stage.scala 98:20]
      BTB_hit <= UInt<1>("h00") @[if_stage.scala 99:15]
      BTA <= UInt<1>("h00") @[if_stage.scala 100:15]
      skip @[if_stage.scala 97:15]
    io.BTB_hit_o <= BTB_hit @[if_stage.scala 102:17]
    node _T_65 = eq(io.id_BTB_hit, UInt<2>("h03")) @[if_stage.scala 105:23]
    node _T_66 = eq(io.jump_flag, UInt<1>("h01")) @[if_stage.scala 105:51]
    node _T_67 = and(_T_65, _T_66) @[if_stage.scala 105:35]
    node _T_68 = bits(io.stall, 1, 1) @[if_stage.scala 105:72]
    node _T_69 = bits(io.stall, 0, 0) @[if_stage.scala 105:84]
    node _T_70 = or(_T_68, _T_69) @[if_stage.scala 105:75]
    node _T_71 = eq(_T_70, UInt<1>("h00")) @[if_stage.scala 105:89]
    node _T_72 = and(_T_67, _T_71) @[if_stage.scala 105:59]
    node _T_73 = or(io.flush, flush_reg) @[if_stage.scala 105:111]
    node _T_74 = eq(_T_73, UInt<1>("h00")) @[if_stage.scala 105:124]
    node _T_75 = and(_T_72, _T_74) @[if_stage.scala 105:98]
    when _T_75 : @[if_stage.scala 105:132]
      BTB_false <= UInt<1>("h00") @[if_stage.scala 107:22]
      correct_pc <= UInt<1>("h00") @[if_stage.scala 108:22]
      node _T_76 = bits(io.id_pc, 6, 2) @[if_stage.scala 109:27]
      node _T_77 = bits(io.id_pc, 6, 2) @[if_stage.scala 110:32]
      node _T_78 = eq(BHT_reg[_T_77], UInt<2>("h03")) @[if_stage.scala 110:39]
      node _T_79 = bits(io.id_pc, 6, 2) @[if_stage.scala 111:36]
      node _T_80 = eq(BHT_reg[_T_79], UInt<2>("h02")) @[if_stage.scala 111:43]
      node _T_81 = mux(_T_80, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_82 = mux(_T_78, UInt<2>("h03"), _T_81) @[Mux.scala 98:16]
      BHT_reg[_T_76] <= _T_82 @[if_stage.scala 109:34]
      skip @[if_stage.scala 105:132]
    else : @[if_stage.scala 113:138]
      node _T_83 = eq(io.id_BTB_hit, UInt<2>("h03")) @[if_stage.scala 113:29]
      node _T_84 = eq(io.jump_flag, UInt<1>("h00")) @[if_stage.scala 113:57]
      node _T_85 = and(_T_83, _T_84) @[if_stage.scala 113:41]
      node _T_86 = bits(io.stall, 1, 1) @[if_stage.scala 113:78]
      node _T_87 = bits(io.stall, 0, 0) @[if_stage.scala 113:90]
      node _T_88 = or(_T_86, _T_87) @[if_stage.scala 113:81]
      node _T_89 = eq(_T_88, UInt<1>("h00")) @[if_stage.scala 113:95]
      node _T_90 = and(_T_85, _T_89) @[if_stage.scala 113:65]
      node _T_91 = or(io.flush, flush_reg) @[if_stage.scala 113:117]
      node _T_92 = eq(_T_91, UInt<1>("h00")) @[if_stage.scala 113:130]
      node _T_93 = and(_T_90, _T_92) @[if_stage.scala 113:104]
      when _T_93 : @[if_stage.scala 113:138]
        BTB_false <= UInt<1>("h01") @[if_stage.scala 115:21]
        node _T_94 = add(io.id_pc, UInt<3>("h04")) @[if_stage.scala 116:34]
        node _T_95 = tail(_T_94, 1) @[if_stage.scala 116:34]
        correct_pc <= _T_95 @[if_stage.scala 116:22]
        node _T_96 = bits(io.id_pc, 6, 2) @[if_stage.scala 117:27]
        node _T_97 = bits(io.id_pc, 6, 2) @[if_stage.scala 118:32]
        node _T_98 = eq(BHT_reg[_T_97], UInt<2>("h03")) @[if_stage.scala 118:39]
        node _T_99 = bits(io.id_pc, 6, 2) @[if_stage.scala 119:36]
        node _T_100 = eq(BHT_reg[_T_99], UInt<2>("h02")) @[if_stage.scala 119:43]
        node _T_101 = mux(_T_100, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
        node _T_102 = mux(_T_98, UInt<2>("h02"), _T_101) @[Mux.scala 98:16]
        BHT_reg[_T_96] <= _T_102 @[if_stage.scala 117:34]
        skip @[if_stage.scala 113:138]
      else : @[if_stage.scala 121:138]
        node _T_103 = eq(io.id_BTB_hit, UInt<1>("h01")) @[if_stage.scala 121:29]
        node _T_104 = eq(io.jump_flag, UInt<1>("h00")) @[if_stage.scala 121:57]
        node _T_105 = and(_T_103, _T_104) @[if_stage.scala 121:41]
        node _T_106 = bits(io.stall, 1, 1) @[if_stage.scala 121:78]
        node _T_107 = bits(io.stall, 0, 0) @[if_stage.scala 121:90]
        node _T_108 = or(_T_106, _T_107) @[if_stage.scala 121:81]
        node _T_109 = eq(_T_108, UInt<1>("h00")) @[if_stage.scala 121:95]
        node _T_110 = and(_T_105, _T_109) @[if_stage.scala 121:65]
        node _T_111 = or(io.flush, flush_reg) @[if_stage.scala 121:117]
        node _T_112 = eq(_T_111, UInt<1>("h00")) @[if_stage.scala 121:130]
        node _T_113 = and(_T_110, _T_112) @[if_stage.scala 121:104]
        when _T_113 : @[if_stage.scala 121:138]
          BTB_false <= UInt<1>("h00") @[if_stage.scala 123:22]
          correct_pc <= UInt<1>("h00") @[if_stage.scala 124:22]
          node _T_114 = bits(io.id_pc, 6, 2) @[if_stage.scala 125:27]
          node _T_115 = bits(io.id_pc, 6, 2) @[if_stage.scala 126:32]
          node _T_116 = eq(BHT_reg[_T_115], UInt<1>("h01")) @[if_stage.scala 126:39]
          node _T_117 = bits(io.id_pc, 6, 2) @[if_stage.scala 127:36]
          node _T_118 = eq(BHT_reg[_T_117], UInt<1>("h00")) @[if_stage.scala 127:43]
          node _T_119 = mux(_T_118, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 98:16]
          node _T_120 = mux(_T_116, UInt<1>("h00"), _T_119) @[Mux.scala 98:16]
          BHT_reg[_T_114] <= _T_120 @[if_stage.scala 125:34]
          skip @[if_stage.scala 121:138]
        else : @[if_stage.scala 129:138]
          node _T_121 = eq(io.id_BTB_hit, UInt<1>("h01")) @[if_stage.scala 129:29]
          node _T_122 = eq(io.jump_flag, UInt<1>("h01")) @[if_stage.scala 129:57]
          node _T_123 = and(_T_121, _T_122) @[if_stage.scala 129:41]
          node _T_124 = bits(io.stall, 1, 1) @[if_stage.scala 129:78]
          node _T_125 = bits(io.stall, 0, 0) @[if_stage.scala 129:90]
          node _T_126 = or(_T_124, _T_125) @[if_stage.scala 129:81]
          node _T_127 = eq(_T_126, UInt<1>("h00")) @[if_stage.scala 129:95]
          node _T_128 = and(_T_123, _T_127) @[if_stage.scala 129:65]
          node _T_129 = or(io.flush, flush_reg) @[if_stage.scala 129:117]
          node _T_130 = eq(_T_129, UInt<1>("h00")) @[if_stage.scala 129:130]
          node _T_131 = and(_T_128, _T_130) @[if_stage.scala 129:104]
          when _T_131 : @[if_stage.scala 129:138]
            BTB_false <= UInt<1>("h01") @[if_stage.scala 131:21]
            correct_pc <= io.jump_addr @[if_stage.scala 132:22]
            node _T_132 = bits(io.id_pc, 6, 2) @[if_stage.scala 133:27]
            node _T_133 = bits(io.id_pc, 6, 2) @[if_stage.scala 134:32]
            node _T_134 = eq(BHT_reg[_T_133], UInt<1>("h01")) @[if_stage.scala 134:39]
            node _T_135 = bits(io.id_pc, 6, 2) @[if_stage.scala 135:36]
            node _T_136 = eq(BHT_reg[_T_135], UInt<1>("h00")) @[if_stage.scala 135:43]
            node _T_137 = mux(_T_136, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
            node _T_138 = mux(_T_134, UInt<2>("h02"), _T_137) @[Mux.scala 98:16]
            BHT_reg[_T_132] <= _T_138 @[if_stage.scala 133:34]
            skip @[if_stage.scala 129:138]
          else : @[if_stage.scala 137:138]
            node _T_139 = eq(io.id_BTB_hit, UInt<1>("h00")) @[if_stage.scala 137:29]
            node _T_140 = eq(io.jump_inst, UInt<1>("h01")) @[if_stage.scala 137:57]
            node _T_141 = and(_T_139, _T_140) @[if_stage.scala 137:41]
            node _T_142 = bits(io.stall, 1, 1) @[if_stage.scala 137:78]
            node _T_143 = bits(io.stall, 0, 0) @[if_stage.scala 137:90]
            node _T_144 = or(_T_142, _T_143) @[if_stage.scala 137:81]
            node _T_145 = eq(_T_144, UInt<1>("h00")) @[if_stage.scala 137:95]
            node _T_146 = and(_T_141, _T_145) @[if_stage.scala 137:65]
            node _T_147 = or(io.flush, flush_reg) @[if_stage.scala 137:117]
            node _T_148 = eq(_T_147, UInt<1>("h00")) @[if_stage.scala 137:130]
            node _T_149 = and(_T_146, _T_148) @[if_stage.scala 137:104]
            when _T_149 : @[if_stage.scala 137:138]
              node _T_150 = bits(io.id_pc, 6, 2) @[if_stage.scala 140:25]
              V_reg[_T_150] <= UInt<1>("h01") @[if_stage.scala 140:32]
              node _T_151 = bits(io.id_pc, 6, 2) @[if_stage.scala 141:27]
              node _T_152 = bits(io.id_pc, 14, 7) @[if_stage.scala 141:45]
              Tag_reg[_T_151] <= _T_152 @[if_stage.scala 141:34]
              node _T_153 = bits(io.id_pc, 6, 2) @[if_stage.scala 142:27]
              node _T_154 = bits(io.jump_addr, 63, 2) @[if_stage.scala 142:49]
              BTA_reg[_T_153] <= _T_154 @[if_stage.scala 142:34]
              node _T_155 = bits(io.id_pc, 6, 2) @[if_stage.scala 143:27]
              BHT_reg[_T_155] <= UInt<1>("h01") @[if_stage.scala 143:34]
              node _T_156 = eq(io.jump_flag, UInt<1>("h01")) @[if_stage.scala 144:29]
              when _T_156 : @[if_stage.scala 144:37]
                BTB_false <= UInt<1>("h01") @[if_stage.scala 145:23]
                correct_pc <= io.jump_addr @[if_stage.scala 146:24]
                skip @[if_stage.scala 144:37]
              skip @[if_stage.scala 137:138]
    node _T_157 = eq(BTB_false_reg, UInt<1>("h01")) @[if_stage.scala 149:35]
    node _T_158 = eq(BTB_false, UInt<1>("h01")) @[if_stage.scala 149:56]
    node _T_159 = or(_T_157, _T_158) @[if_stage.scala 149:43]
    io.BTB_false_o <= _T_159 @[if_stage.scala 149:18]
    node _T_160 = eq(BTB_false, UInt<1>("h01")) @[if_stage.scala 151:18]
    when _T_160 : @[if_stage.scala 151:26]
      BTB_false_reg <= UInt<1>("h01") @[if_stage.scala 152:23]
      skip @[if_stage.scala 151:26]
    else : @[if_stage.scala 153:107]
      node _T_161 = eq(BTB_false_reg, UInt<1>("h01")) @[if_stage.scala 153:29]
      node _T_162 = eq(io.inst_req, UInt<1>("h01")) @[if_stage.scala 153:52]
      node _T_163 = and(_T_161, _T_162) @[if_stage.scala 153:37]
      node _T_164 = eq(io.inst_data_ok, UInt<1>("h01")) @[if_stage.scala 153:79]
      node _T_165 = and(_T_163, _T_164) @[if_stage.scala 153:60]
      node _T_166 = eq(io.flush, UInt<1>("h01")) @[if_stage.scala 153:99]
      node _T_167 = or(_T_165, _T_166) @[if_stage.scala 153:87]
      when _T_167 : @[if_stage.scala 153:107]
        BTB_false_reg <= UInt<1>("h00") @[if_stage.scala 154:19]
        skip @[if_stage.scala 153:107]
    node _T_168 = eq(BTB_false_reg, UInt<1>("h01")) @[if_stage.scala 157:22]
    when _T_168 : @[if_stage.scala 157:31]
      correct_pc_reg <= correct_pc_reg @[if_stage.scala 158:20]
      skip @[if_stage.scala 157:31]
    else : @[if_stage.scala 159:14]
      correct_pc_reg <= correct_pc @[if_stage.scala 160:24]
      skip @[if_stage.scala 159:14]
    node _T_169 = eq(BTB_false, UInt<1>("h01")) @[if_stage.scala 165:34]
    node _T_170 = eq(BTB_false_reg, UInt<1>("h01")) @[if_stage.scala 166:38]
    node _T_171 = mux(_T_170, correct_pc_reg, predicted_pc) @[Mux.scala 98:16]
    node pc_next = mux(_T_169, correct_pc, _T_171) @[Mux.scala 98:16]
    node _T_172 = eq(ice_reg, UInt<1>("h00")) @[if_stage.scala 175:16]
    when _T_172 : @[if_stage.scala 175:24]
      pc_reg <= UInt<1>("h00") @[if_stage.scala 176:13]
      skip @[if_stage.scala 175:24]
    else : @[if_stage.scala 177:31]
      node _T_173 = eq(io.flush, UInt<1>("h01")) @[if_stage.scala 177:23]
      when _T_173 : @[if_stage.scala 177:31]
        pc_reg <= io.excaddr @[if_stage.scala 178:17]
        skip @[if_stage.scala 177:31]
      else : @[if_stage.scala 179:99]
        node _T_174 = bits(io.stall, 0, 0) @[if_stage.scala 179:22]
        node _T_175 = eq(_T_174, UInt<1>("h01")) @[if_stage.scala 179:26]
        node _T_176 = eq(pc_stall, UInt<1>("h01")) @[if_stage.scala 179:47]
        node _T_177 = eq(io.BTB_false_o, UInt<1>("h00")) @[if_stage.scala 179:90]
        node _T_178 = and(_T_176, _T_177) @[if_stage.scala 179:55]
        node _T_179 = or(_T_175, _T_178) @[if_stage.scala 179:34]
        when _T_179 : @[if_stage.scala 179:99]
          pc_reg <= pc_reg @[if_stage.scala 180:13]
          skip @[if_stage.scala 179:99]
        else : @[if_stage.scala 181:14]
          pc_reg <= pc_next @[if_stage.scala 182:13]
          skip @[if_stage.scala 181:14]
    node _T_180 = bits(io.inst_o, 6, 0) @[if_stage.scala 188:31]
    node _T_181 = eq(_T_180, UInt<4>("h0f")) @[if_stage.scala 188:37]
    node _T_182 = bits(io.inst_o, 14, 12) @[if_stage.scala 188:68]
    node _T_183 = eq(_T_182, UInt<1>("h01")) @[if_stage.scala 188:76]
    node _T_184 = and(_T_181, _T_183) @[if_stage.scala 188:55]
    node _T_185 = bits(io.inst_o, 31, 25) @[if_stage.scala 188:103]
    node _T_186 = eq(_T_185, UInt<1>("h00")) @[if_stage.scala 188:111]
    node inst_fencei = and(_T_184, _T_186) @[if_stage.scala 188:90]
    io.icache_invalid <= inst_fencei @[if_stage.scala 189:21]
    
  module ifid_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip if_pc : UInt<64>, flip if_BTB_false : UInt<1>, flip if_BTB_hit : UInt<2>, flip if_inst : UInt<32>, id_pc : UInt<64>, id_inst : UInt<32>, id_BTB_false : UInt<1>, id_BTB_hit : UInt<2>, flip stall : UInt<5>, flip flush : UInt<1>}
    
    reg pc_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[ifid_reg.scala 30:30]
    reg inst_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ifid_reg.scala 31:30]
    reg BTB_hit_reg : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ifid_reg.scala 32:30]
    reg BTB_false_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ifid_reg.scala 33:30]
    node _T = eq(io.flush, UInt<1>("h01")) @[ifid_reg.scala 35:17]
    when _T : @[ifid_reg.scala 35:25]
      pc_reg <= UInt<1>("h00") @[ifid_reg.scala 36:21]
      BTB_hit_reg <= UInt<1>("h00") @[ifid_reg.scala 37:25]
      BTB_false_reg <= UInt<1>("h00") @[ifid_reg.scala 38:25]
      inst_reg <= UInt<1>("h00") @[ifid_reg.scala 39:25]
      skip @[ifid_reg.scala 35:25]
    else : @[ifid_reg.scala 40:57]
      node _T_1 = bits(io.stall, 1, 1) @[ifid_reg.scala 40:22]
      node _T_2 = eq(_T_1, UInt<1>("h01")) @[ifid_reg.scala 40:26]
      node _T_3 = bits(io.stall, 2, 2) @[ifid_reg.scala 40:45]
      node _T_4 = eq(_T_3, UInt<1>("h00")) @[ifid_reg.scala 40:49]
      node _T_5 = and(_T_2, _T_4) @[ifid_reg.scala 40:34]
      when _T_5 : @[ifid_reg.scala 40:57]
        pc_reg <= UInt<1>("h00") @[ifid_reg.scala 41:21]
        BTB_hit_reg <= UInt<1>("h00") @[ifid_reg.scala 42:25]
        BTB_false_reg <= UInt<1>("h00") @[ifid_reg.scala 43:25]
        inst_reg <= UInt<1>("h00") @[ifid_reg.scala 44:25]
        skip @[ifid_reg.scala 40:57]
      else : @[ifid_reg.scala 45:34]
        node _T_6 = bits(io.stall, 1, 1) @[ifid_reg.scala 45:22]
        node _T_7 = eq(_T_6, UInt<1>("h00")) @[ifid_reg.scala 45:26]
        when _T_7 : @[ifid_reg.scala 45:34]
          pc_reg <= io.if_pc @[ifid_reg.scala 46:21]
          BTB_hit_reg <= io.if_BTB_hit @[ifid_reg.scala 47:21]
          BTB_false_reg <= io.if_BTB_false @[ifid_reg.scala 48:21]
          inst_reg <= io.if_inst @[ifid_reg.scala 49:25]
          skip @[ifid_reg.scala 45:34]
        else : @[ifid_reg.scala 50:14]
          pc_reg <= pc_reg @[ifid_reg.scala 51:21]
          BTB_hit_reg <= BTB_hit_reg @[ifid_reg.scala 52:25]
          BTB_false_reg <= BTB_false_reg @[ifid_reg.scala 53:25]
          inst_reg <= inst_reg @[ifid_reg.scala 54:25]
          skip @[ifid_reg.scala 50:14]
    io.id_pc <= pc_reg @[ifid_reg.scala 56:19]
    io.id_BTB_hit <= BTB_hit_reg @[ifid_reg.scala 57:19]
    io.id_BTB_false <= BTB_false_reg @[ifid_reg.scala 58:19]
    io.id_inst <= inst_reg @[ifid_reg.scala 59:19]
    
  module id_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_pc_i : UInt<64>, flip BTB_false_i : UInt<1>, flip id_inst_i : UInt<32>, rreg1 : UInt<1>, ra1 : UInt<5>, rreg2 : UInt<1>, ra2 : UInt<5>, flip rd1 : UInt<64>, flip rd2 : UInt<64>, id_pc_o : UInt<64>, id_alutype_o : UInt<3>, id_aluop_o : UInt<8>, id_wa_o : UInt<5>, id_wreg_o : UInt<1>, id_mreg_o : UInt<1>, id_din_o : UInt<64>, id_src1_o : UInt<64>, id_src2_o : UInt<64>, flip exe2id_wreg : UInt<1>, flip exe2id_wa : UInt<5>, flip exe2id_wd : UInt<64>, flip mem2id_wreg : UInt<1>, flip mem2id_wa : UInt<5>, flip mem2id_wd : UInt<64>, flip exe2id_mreg : UInt<1>, flip mem2id_mreg : UInt<1>, jump_addr : UInt<64>, jump_flag : UInt<1>, jump_inst : UInt<1>, stallreq_id : UInt<1>, flip BTB_hit_i : UInt<2>, BTB_hit_o : UInt<2>, csr_addr_o : UInt<12>, id_exccode_o : UInt<5>, flip flush : UInt<1>}
    
    node _T = eq(io.BTB_false_i, UInt<1>("h01")) @[id_stage.scala 73:40]
    node _T_1 = mux(_T, UInt<1>("h00"), io.id_pc_i) @[id_stage.scala 73:24]
    io.id_pc_o <= _T_1 @[id_stage.scala 73:18]
    node _T_2 = neq(io.id_inst_i, UInt<1>("h00")) @[id_stage.scala 74:42]
    node _T_3 = mux(_T_2, io.BTB_hit_i, UInt<2>("h02")) @[id_stage.scala 74:28]
    io.BTB_hit_o <= _T_3 @[id_stage.scala 74:22]
    node _T_4 = eq(io.BTB_false_i, UInt<1>("h01")) @[id_stage.scala 77:38]
    node _T_5 = eq(io.flush, UInt<1>("h01")) @[id_stage.scala 77:55]
    node _T_6 = or(_T_4, _T_5) @[id_stage.scala 77:45]
    node id_inst = mux(_T_6, UInt<5>("h013"), io.id_inst_i) @[id_stage.scala 77:22]
    node opcode = bits(id_inst, 6, 0) @[id_stage.scala 80:29]
    node rd = bits(id_inst, 11, 7) @[id_stage.scala 81:29]
    node func3 = bits(id_inst, 14, 12) @[id_stage.scala 82:25]
    node rs1 = bits(id_inst, 19, 15) @[id_stage.scala 83:25]
    node rs2 = bits(id_inst, 24, 20) @[id_stage.scala 84:29]
    node func7 = bits(id_inst, 31, 25) @[id_stage.scala 85:29]
    node imm_I = bits(id_inst, 31, 20) @[id_stage.scala 86:25]
    node shamt = bits(id_inst, 25, 20) @[id_stage.scala 87:29]
    node _T_7 = bits(id_inst, 31, 25) @[id_stage.scala 88:33]
    node _T_8 = bits(id_inst, 11, 7) @[id_stage.scala 88:48]
    node imm_S = cat(_T_7, _T_8) @[Cat.scala 30:58]
    node imm_U = bits(id_inst, 31, 12) @[id_stage.scala 89:29]
    node _T_9 = bits(id_inst, 31, 31) @[id_stage.scala 90:33]
    node _T_10 = bits(id_inst, 19, 12) @[id_stage.scala 90:45]
    node _T_11 = bits(id_inst, 20, 20) @[id_stage.scala 90:60]
    node _T_12 = bits(id_inst, 30, 21) @[id_stage.scala 90:72]
    node _T_13 = cat(_T_12, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_14 = cat(_T_9, _T_10) @[Cat.scala 30:58]
    node _T_15 = cat(_T_14, _T_11) @[Cat.scala 30:58]
    node imm_J = cat(_T_15, _T_13) @[Cat.scala 30:58]
    node _T_16 = bits(id_inst, 31, 31) @[id_stage.scala 91:33]
    node _T_17 = bits(id_inst, 7, 7) @[id_stage.scala 91:45]
    node _T_18 = bits(id_inst, 30, 25) @[id_stage.scala 91:56]
    node _T_19 = bits(id_inst, 11, 8) @[id_stage.scala 91:71]
    node _T_20 = cat(_T_19, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_21 = cat(_T_16, _T_17) @[Cat.scala 30:58]
    node _T_22 = cat(_T_21, _T_18) @[Cat.scala 30:58]
    node imm_B = cat(_T_22, _T_20) @[Cat.scala 30:58]
    node csr = bits(id_inst, 31, 20) @[id_stage.scala 92:29]
    node zimm = bits(id_inst, 19, 15) @[id_stage.scala 93:29]
    node _T_23 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 98:30]
    node _T_24 = eq(func3, UInt<1>("h00")) @[id_stage.scala 98:58]
    node _T_25 = and(_T_23, _T_24) @[id_stage.scala 98:48]
    node _T_26 = eq(func7, UInt<1>("h00")) @[id_stage.scala 98:82]
    node inst_add = and(_T_25, _T_26) @[id_stage.scala 98:72]
    node _T_27 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 99:30]
    node _T_28 = eq(func3, UInt<1>("h00")) @[id_stage.scala 99:58]
    node _T_29 = and(_T_27, _T_28) @[id_stage.scala 99:48]
    node _T_30 = eq(func7, UInt<6>("h020")) @[id_stage.scala 99:82]
    node inst_sub = and(_T_29, _T_30) @[id_stage.scala 99:72]
    node _T_31 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 100:34]
    node _T_32 = eq(func3, UInt<1>("h01")) @[id_stage.scala 100:62]
    node _T_33 = and(_T_31, _T_32) @[id_stage.scala 100:52]
    node _T_34 = eq(func7, UInt<1>("h00")) @[id_stage.scala 100:86]
    node inst_sll = and(_T_33, _T_34) @[id_stage.scala 100:76]
    node _T_35 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 101:34]
    node _T_36 = eq(func3, UInt<2>("h02")) @[id_stage.scala 101:62]
    node _T_37 = and(_T_35, _T_36) @[id_stage.scala 101:52]
    node _T_38 = eq(func7, UInt<1>("h00")) @[id_stage.scala 101:86]
    node inst_slt = and(_T_37, _T_38) @[id_stage.scala 101:76]
    node _T_39 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 102:34]
    node _T_40 = eq(func3, UInt<2>("h03")) @[id_stage.scala 102:62]
    node _T_41 = and(_T_39, _T_40) @[id_stage.scala 102:52]
    node _T_42 = eq(func7, UInt<1>("h00")) @[id_stage.scala 102:86]
    node inst_sltu = and(_T_41, _T_42) @[id_stage.scala 102:76]
    node _T_43 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 103:34]
    node _T_44 = eq(func3, UInt<3>("h04")) @[id_stage.scala 103:62]
    node _T_45 = and(_T_43, _T_44) @[id_stage.scala 103:52]
    node _T_46 = eq(func7, UInt<1>("h00")) @[id_stage.scala 103:86]
    node inst_xor = and(_T_45, _T_46) @[id_stage.scala 103:76]
    node _T_47 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 104:34]
    node _T_48 = eq(func3, UInt<3>("h05")) @[id_stage.scala 104:62]
    node _T_49 = and(_T_47, _T_48) @[id_stage.scala 104:52]
    node _T_50 = eq(func7, UInt<1>("h00")) @[id_stage.scala 104:86]
    node inst_srl = and(_T_49, _T_50) @[id_stage.scala 104:76]
    node _T_51 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 105:34]
    node _T_52 = eq(func3, UInt<3>("h05")) @[id_stage.scala 105:62]
    node _T_53 = and(_T_51, _T_52) @[id_stage.scala 105:52]
    node _T_54 = eq(func7, UInt<6>("h020")) @[id_stage.scala 105:86]
    node inst_sra = and(_T_53, _T_54) @[id_stage.scala 105:76]
    node _T_55 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 106:34]
    node _T_56 = eq(func3, UInt<3>("h06")) @[id_stage.scala 106:62]
    node _T_57 = and(_T_55, _T_56) @[id_stage.scala 106:52]
    node _T_58 = eq(func7, UInt<1>("h00")) @[id_stage.scala 106:86]
    node inst_or = and(_T_57, _T_58) @[id_stage.scala 106:76]
    node _T_59 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 107:34]
    node _T_60 = eq(func3, UInt<3>("h07")) @[id_stage.scala 107:62]
    node _T_61 = and(_T_59, _T_60) @[id_stage.scala 107:52]
    node _T_62 = eq(func7, UInt<1>("h00")) @[id_stage.scala 107:86]
    node inst_and = and(_T_61, _T_62) @[id_stage.scala 107:76]
    node _T_63 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 110:30]
    node _T_64 = eq(func3, UInt<1>("h00")) @[id_stage.scala 110:58]
    node inst_addi = and(_T_63, _T_64) @[id_stage.scala 110:48]
    node _T_65 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 111:34]
    node _T_66 = eq(func3, UInt<2>("h02")) @[id_stage.scala 111:62]
    node inst_slti = and(_T_65, _T_66) @[id_stage.scala 111:52]
    node _T_67 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 112:34]
    node _T_68 = eq(func3, UInt<2>("h03")) @[id_stage.scala 112:62]
    node inst_sltiu = and(_T_67, _T_68) @[id_stage.scala 112:52]
    node _T_69 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 113:34]
    node _T_70 = eq(func3, UInt<3>("h04")) @[id_stage.scala 113:62]
    node inst_xori = and(_T_69, _T_70) @[id_stage.scala 113:52]
    node _T_71 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 114:34]
    node _T_72 = eq(func3, UInt<3>("h06")) @[id_stage.scala 114:62]
    node inst_ori = and(_T_71, _T_72) @[id_stage.scala 114:52]
    node _T_73 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 115:34]
    node _T_74 = eq(func3, UInt<3>("h07")) @[id_stage.scala 115:62]
    node inst_andi = and(_T_73, _T_74) @[id_stage.scala 115:52]
    node _T_75 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 116:34]
    node _T_76 = eq(func3, UInt<1>("h01")) @[id_stage.scala 116:62]
    node _T_77 = and(_T_75, _T_76) @[id_stage.scala 116:52]
    node _T_78 = bits(func7, 6, 1) @[id_stage.scala 116:85]
    node _T_79 = eq(_T_78, UInt<1>("h00")) @[id_stage.scala 116:91]
    node inst_slli = and(_T_77, _T_79) @[id_stage.scala 116:76]
    node _T_80 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 117:34]
    node _T_81 = eq(func3, UInt<3>("h05")) @[id_stage.scala 117:62]
    node _T_82 = and(_T_80, _T_81) @[id_stage.scala 117:52]
    node _T_83 = bits(func7, 6, 1) @[id_stage.scala 117:85]
    node _T_84 = eq(_T_83, UInt<1>("h00")) @[id_stage.scala 117:91]
    node inst_srli = and(_T_82, _T_84) @[id_stage.scala 117:76]
    node _T_85 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 118:34]
    node _T_86 = eq(func3, UInt<3>("h05")) @[id_stage.scala 118:62]
    node _T_87 = and(_T_85, _T_86) @[id_stage.scala 118:52]
    node _T_88 = bits(func7, 6, 1) @[id_stage.scala 118:85]
    node _T_89 = eq(_T_88, UInt<5>("h010")) @[id_stage.scala 118:91]
    node inst_srai = and(_T_87, _T_89) @[id_stage.scala 118:76]
    node _T_90 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 119:34]
    node _T_91 = eq(func3, UInt<1>("h00")) @[id_stage.scala 119:62]
    node inst_lb = and(_T_90, _T_91) @[id_stage.scala 119:52]
    node _T_92 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 120:34]
    node _T_93 = eq(func3, UInt<1>("h01")) @[id_stage.scala 120:62]
    node inst_lh = and(_T_92, _T_93) @[id_stage.scala 120:52]
    node _T_94 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 121:34]
    node _T_95 = eq(func3, UInt<2>("h02")) @[id_stage.scala 121:62]
    node inst_lw = and(_T_94, _T_95) @[id_stage.scala 121:52]
    node _T_96 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 122:34]
    node _T_97 = eq(func3, UInt<3>("h04")) @[id_stage.scala 122:62]
    node inst_lbu = and(_T_96, _T_97) @[id_stage.scala 122:52]
    node _T_98 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 123:34]
    node _T_99 = eq(func3, UInt<3>("h05")) @[id_stage.scala 123:62]
    node inst_lhu = and(_T_98, _T_99) @[id_stage.scala 123:52]
    node _T_100 = eq(opcode, UInt<7>("h067")) @[id_stage.scala 124:34]
    node _T_101 = eq(func3, UInt<1>("h00")) @[id_stage.scala 124:62]
    node inst_jalr = and(_T_100, _T_101) @[id_stage.scala 124:52]
    node _T_102 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 127:34]
    node _T_103 = eq(func3, UInt<1>("h00")) @[id_stage.scala 127:62]
    node inst_sb = and(_T_102, _T_103) @[id_stage.scala 127:52]
    node _T_104 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 128:34]
    node _T_105 = eq(func3, UInt<1>("h01")) @[id_stage.scala 128:62]
    node inst_sh = and(_T_104, _T_105) @[id_stage.scala 128:52]
    node _T_106 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 129:34]
    node _T_107 = eq(func3, UInt<2>("h02")) @[id_stage.scala 129:62]
    node inst_sw = and(_T_106, _T_107) @[id_stage.scala 129:52]
    node inst_lui = eq(opcode, UInt<6>("h037")) @[id_stage.scala 132:34]
    node inst_auipc = eq(opcode, UInt<5>("h017")) @[id_stage.scala 133:34]
    node imm_Jtype = eq(opcode, UInt<7>("h06f")) @[id_stage.scala 136:34]
    node _T_108 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 139:30]
    node _T_109 = eq(func3, UInt<1>("h00")) @[id_stage.scala 139:58]
    node inst_beq = and(_T_108, _T_109) @[id_stage.scala 139:48]
    node _T_110 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 140:30]
    node _T_111 = eq(func3, UInt<1>("h01")) @[id_stage.scala 140:58]
    node inst_bne = and(_T_110, _T_111) @[id_stage.scala 140:48]
    node _T_112 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 141:30]
    node _T_113 = eq(func3, UInt<3>("h04")) @[id_stage.scala 141:58]
    node inst_blt = and(_T_112, _T_113) @[id_stage.scala 141:48]
    node _T_114 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 142:30]
    node _T_115 = eq(func3, UInt<3>("h05")) @[id_stage.scala 142:58]
    node inst_bge = and(_T_114, _T_115) @[id_stage.scala 142:48]
    node _T_116 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 143:30]
    node _T_117 = eq(func3, UInt<3>("h06")) @[id_stage.scala 143:58]
    node inst_bltu = and(_T_116, _T_117) @[id_stage.scala 143:48]
    node _T_118 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 144:30]
    node _T_119 = eq(func3, UInt<3>("h07")) @[id_stage.scala 144:58]
    node inst_bgeu = and(_T_118, _T_119) @[id_stage.scala 144:48]
    node _T_120 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 147:35]
    node _T_121 = eq(func3, UInt<1>("h01")) @[id_stage.scala 147:63]
    node inst_csrrw = and(_T_120, _T_121) @[id_stage.scala 147:53]
    node _T_122 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 148:35]
    node _T_123 = eq(func3, UInt<2>("h02")) @[id_stage.scala 148:63]
    node inst_csrrs = and(_T_122, _T_123) @[id_stage.scala 148:53]
    node _T_124 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 149:35]
    node _T_125 = eq(func3, UInt<2>("h03")) @[id_stage.scala 149:63]
    node inst_csrrc = and(_T_124, _T_125) @[id_stage.scala 149:53]
    node _T_126 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 150:35]
    node _T_127 = eq(func3, UInt<3>("h05")) @[id_stage.scala 150:63]
    node inst_csrrwi = and(_T_126, _T_127) @[id_stage.scala 150:53]
    node _T_128 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 151:35]
    node _T_129 = eq(func3, UInt<3>("h06")) @[id_stage.scala 151:63]
    node inst_csrrsi = and(_T_128, _T_129) @[id_stage.scala 151:53]
    node _T_130 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 152:35]
    node _T_131 = eq(func3, UInt<3>("h07")) @[id_stage.scala 152:63]
    node inst_csrrci = and(_T_130, _T_131) @[id_stage.scala 152:53]
    node _T_132 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 155:35]
    node _T_133 = eq(func3, UInt<1>("h00")) @[id_stage.scala 155:63]
    node _T_134 = and(_T_132, _T_133) @[id_stage.scala 155:53]
    node _T_135 = eq(csr, UInt<1>("h00")) @[id_stage.scala 155:85]
    node inst_ecall = and(_T_134, _T_135) @[id_stage.scala 155:77]
    node _T_136 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 156:35]
    node _T_137 = eq(func3, UInt<1>("h00")) @[id_stage.scala 156:63]
    node _T_138 = and(_T_136, _T_137) @[id_stage.scala 156:53]
    node _T_139 = eq(csr, UInt<1>("h01")) @[id_stage.scala 156:85]
    node inst_ebreak = and(_T_138, _T_139) @[id_stage.scala 156:77]
    node _T_140 = eq(opcode, UInt<7>("h073")) @[id_stage.scala 157:35]
    node _T_141 = eq(func3, UInt<1>("h00")) @[id_stage.scala 157:63]
    node _T_142 = and(_T_140, _T_141) @[id_stage.scala 157:53]
    node _T_143 = eq(csr, UInt<10>("h0302")) @[id_stage.scala 157:85]
    node inst_mret = and(_T_142, _T_143) @[id_stage.scala 157:77]
    node _T_144 = eq(opcode, UInt<4>("h0f")) @[id_stage.scala 160:35]
    node _T_145 = eq(func3, UInt<1>("h01")) @[id_stage.scala 160:63]
    node _T_146 = and(_T_144, _T_145) @[id_stage.scala 160:53]
    node _T_147 = eq(func7, UInt<1>("h00")) @[id_stage.scala 160:87]
    node inst_fencei = and(_T_146, _T_147) @[id_stage.scala 160:77]
    node _T_148 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 164:35]
    node _T_149 = eq(func3, UInt<1>("h00")) @[id_stage.scala 164:63]
    node _T_150 = and(_T_148, _T_149) @[id_stage.scala 164:53]
    node _T_151 = eq(func7, UInt<1>("h01")) @[id_stage.scala 164:87]
    node inst_mul = and(_T_150, _T_151) @[id_stage.scala 164:77]
    node _T_152 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 165:35]
    node _T_153 = eq(func3, UInt<1>("h01")) @[id_stage.scala 165:63]
    node _T_154 = and(_T_152, _T_153) @[id_stage.scala 165:53]
    node _T_155 = eq(func7, UInt<1>("h01")) @[id_stage.scala 165:87]
    node inst_mulh = and(_T_154, _T_155) @[id_stage.scala 165:77]
    node _T_156 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 166:35]
    node _T_157 = eq(func3, UInt<2>("h02")) @[id_stage.scala 166:63]
    node _T_158 = and(_T_156, _T_157) @[id_stage.scala 166:53]
    node _T_159 = eq(func7, UInt<1>("h01")) @[id_stage.scala 166:87]
    node inst_mulhsu = and(_T_158, _T_159) @[id_stage.scala 166:77]
    node _T_160 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 167:35]
    node _T_161 = eq(func3, UInt<2>("h03")) @[id_stage.scala 167:63]
    node _T_162 = and(_T_160, _T_161) @[id_stage.scala 167:53]
    node _T_163 = eq(func7, UInt<1>("h01")) @[id_stage.scala 167:87]
    node inst_mulhu = and(_T_162, _T_163) @[id_stage.scala 167:77]
    node _T_164 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 170:34]
    node _T_165 = eq(func3, UInt<3>("h04")) @[id_stage.scala 170:62]
    node _T_166 = and(_T_164, _T_165) @[id_stage.scala 170:52]
    node _T_167 = eq(func7, UInt<1>("h01")) @[id_stage.scala 170:86]
    node inst_div = and(_T_166, _T_167) @[id_stage.scala 170:76]
    node _T_168 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 171:34]
    node _T_169 = eq(func3, UInt<3>("h05")) @[id_stage.scala 171:62]
    node _T_170 = and(_T_168, _T_169) @[id_stage.scala 171:52]
    node _T_171 = eq(func7, UInt<1>("h01")) @[id_stage.scala 171:86]
    node inst_divu = and(_T_170, _T_171) @[id_stage.scala 171:76]
    node _T_172 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 172:34]
    node _T_173 = eq(func3, UInt<3>("h06")) @[id_stage.scala 172:62]
    node _T_174 = and(_T_172, _T_173) @[id_stage.scala 172:52]
    node _T_175 = eq(func7, UInt<1>("h01")) @[id_stage.scala 172:86]
    node inst_rem = and(_T_174, _T_175) @[id_stage.scala 172:76]
    node _T_176 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 173:34]
    node _T_177 = eq(func3, UInt<3>("h07")) @[id_stage.scala 173:62]
    node _T_178 = and(_T_176, _T_177) @[id_stage.scala 173:52]
    node _T_179 = eq(func7, UInt<1>("h01")) @[id_stage.scala 173:86]
    node inst_remu = and(_T_178, _T_179) @[id_stage.scala 173:76]
    node _T_180 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 176:30]
    node _T_181 = eq(func3, UInt<3>("h06")) @[id_stage.scala 176:58]
    node inst_lwu = and(_T_180, _T_181) @[id_stage.scala 176:48]
    node _T_182 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 177:34]
    node _T_183 = eq(func3, UInt<2>("h03")) @[id_stage.scala 177:62]
    node inst_ld = and(_T_182, _T_183) @[id_stage.scala 177:52]
    node _T_184 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 178:34]
    node _T_185 = eq(func3, UInt<2>("h03")) @[id_stage.scala 178:62]
    node inst_sd = and(_T_184, _T_185) @[id_stage.scala 178:52]
    node _T_186 = eq(opcode, UInt<5>("h01b")) @[id_stage.scala 180:34]
    node _T_187 = eq(func3, UInt<1>("h00")) @[id_stage.scala 180:62]
    node inst_addiw = and(_T_186, _T_187) @[id_stage.scala 180:52]
    node _T_188 = eq(opcode, UInt<5>("h01b")) @[id_stage.scala 181:34]
    node _T_189 = eq(func3, UInt<1>("h01")) @[id_stage.scala 181:62]
    node _T_190 = and(_T_188, _T_189) @[id_stage.scala 181:52]
    node _T_191 = eq(func7, UInt<1>("h00")) @[id_stage.scala 181:86]
    node inst_slliw = and(_T_190, _T_191) @[id_stage.scala 181:76]
    node _T_192 = eq(opcode, UInt<5>("h01b")) @[id_stage.scala 182:34]
    node _T_193 = eq(func3, UInt<3>("h05")) @[id_stage.scala 182:62]
    node _T_194 = and(_T_192, _T_193) @[id_stage.scala 182:52]
    node _T_195 = eq(func7, UInt<1>("h00")) @[id_stage.scala 182:86]
    node inst_srliw = and(_T_194, _T_195) @[id_stage.scala 182:76]
    node _T_196 = eq(opcode, UInt<5>("h01b")) @[id_stage.scala 183:34]
    node _T_197 = eq(func3, UInt<3>("h05")) @[id_stage.scala 183:62]
    node _T_198 = and(_T_196, _T_197) @[id_stage.scala 183:52]
    node _T_199 = eq(func7, UInt<6>("h020")) @[id_stage.scala 183:86]
    node inst_sraiw = and(_T_198, _T_199) @[id_stage.scala 183:76]
    node _T_200 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 184:34]
    node _T_201 = eq(func3, UInt<1>("h00")) @[id_stage.scala 184:62]
    node _T_202 = and(_T_200, _T_201) @[id_stage.scala 184:52]
    node _T_203 = eq(func7, UInt<1>("h00")) @[id_stage.scala 184:86]
    node inst_addw = and(_T_202, _T_203) @[id_stage.scala 184:76]
    node _T_204 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 185:34]
    node _T_205 = eq(func3, UInt<1>("h00")) @[id_stage.scala 185:62]
    node _T_206 = and(_T_204, _T_205) @[id_stage.scala 185:52]
    node _T_207 = eq(func7, UInt<6>("h020")) @[id_stage.scala 185:86]
    node inst_subw = and(_T_206, _T_207) @[id_stage.scala 185:76]
    node _T_208 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 186:34]
    node _T_209 = eq(func3, UInt<1>("h01")) @[id_stage.scala 186:62]
    node _T_210 = and(_T_208, _T_209) @[id_stage.scala 186:52]
    node _T_211 = eq(func7, UInt<1>("h00")) @[id_stage.scala 186:86]
    node inst_sllw = and(_T_210, _T_211) @[id_stage.scala 186:76]
    node _T_212 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 187:34]
    node _T_213 = eq(func3, UInt<3>("h05")) @[id_stage.scala 187:62]
    node _T_214 = and(_T_212, _T_213) @[id_stage.scala 187:52]
    node _T_215 = eq(func7, UInt<1>("h00")) @[id_stage.scala 187:86]
    node inst_srlw = and(_T_214, _T_215) @[id_stage.scala 187:76]
    node _T_216 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 188:34]
    node _T_217 = eq(func3, UInt<3>("h05")) @[id_stage.scala 188:62]
    node _T_218 = and(_T_216, _T_217) @[id_stage.scala 188:52]
    node _T_219 = eq(func7, UInt<6>("h020")) @[id_stage.scala 188:86]
    node inst_sraw = and(_T_218, _T_219) @[id_stage.scala 188:76]
    node _T_220 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 190:34]
    node _T_221 = eq(func3, UInt<1>("h00")) @[id_stage.scala 190:62]
    node _T_222 = and(_T_220, _T_221) @[id_stage.scala 190:52]
    node _T_223 = eq(func7, UInt<1>("h01")) @[id_stage.scala 190:86]
    node inst_mulw = and(_T_222, _T_223) @[id_stage.scala 190:76]
    node _T_224 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 191:34]
    node _T_225 = eq(func3, UInt<3>("h04")) @[id_stage.scala 191:62]
    node _T_226 = and(_T_224, _T_225) @[id_stage.scala 191:52]
    node _T_227 = eq(func7, UInt<1>("h01")) @[id_stage.scala 191:86]
    node inst_divw = and(_T_226, _T_227) @[id_stage.scala 191:76]
    node _T_228 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 192:34]
    node _T_229 = eq(func3, UInt<3>("h05")) @[id_stage.scala 192:62]
    node _T_230 = and(_T_228, _T_229) @[id_stage.scala 192:52]
    node _T_231 = eq(func7, UInt<1>("h01")) @[id_stage.scala 192:86]
    node inst_divuw = and(_T_230, _T_231) @[id_stage.scala 192:76]
    node _T_232 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 193:34]
    node _T_233 = eq(func3, UInt<3>("h06")) @[id_stage.scala 193:62]
    node _T_234 = and(_T_232, _T_233) @[id_stage.scala 193:52]
    node _T_235 = eq(func7, UInt<1>("h01")) @[id_stage.scala 193:86]
    node inst_remw = and(_T_234, _T_235) @[id_stage.scala 193:76]
    node _T_236 = eq(opcode, UInt<6>("h03b")) @[id_stage.scala 194:34]
    node _T_237 = eq(func3, UInt<3>("h07")) @[id_stage.scala 194:62]
    node _T_238 = and(_T_236, _T_237) @[id_stage.scala 194:52]
    node _T_239 = eq(func7, UInt<1>("h01")) @[id_stage.scala 194:86]
    node inst_remuw = and(_T_238, _T_239) @[id_stage.scala 194:76]
    wire id_alutype_temp : UInt<1>[3] @[id_stage.scala 206:35]
    node _T_240 = or(inst_sll, inst_srl) @[id_stage.scala 208:43]
    node _T_241 = or(_T_240, inst_sra) @[id_stage.scala 208:56]
    node _T_242 = or(_T_241, inst_slli) @[id_stage.scala 208:67]
    node _T_243 = or(_T_242, inst_srli) @[id_stage.scala 209:63]
    node _T_244 = or(_T_243, inst_srai) @[id_stage.scala 209:76]
    node _T_245 = or(_T_244, imm_Jtype) @[id_stage.scala 209:87]
    node _T_246 = or(_T_245, inst_jalr) @[id_stage.scala 210:63]
    node _T_247 = or(_T_246, inst_csrrw) @[id_stage.scala 210:76]
    node _T_248 = or(_T_247, inst_csrrs) @[id_stage.scala 211:63]
    node _T_249 = or(_T_248, inst_csrrc) @[id_stage.scala 211:76]
    node _T_250 = or(_T_249, inst_csrrwi) @[id_stage.scala 211:89]
    node _T_251 = or(_T_250, inst_csrrsi) @[id_stage.scala 211:103]
    node _T_252 = or(_T_251, inst_csrrci) @[id_stage.scala 211:117]
    node _T_253 = or(_T_252, inst_sllw) @[id_stage.scala 211:131]
    node _T_254 = or(_T_253, inst_srlw) @[id_stage.scala 212:63]
    node _T_255 = or(_T_254, inst_sraw) @[id_stage.scala 212:76]
    node _T_256 = or(_T_255, inst_slliw) @[id_stage.scala 212:89]
    node _T_257 = or(_T_256, inst_srliw) @[id_stage.scala 212:103]
    node _T_258 = or(_T_257, inst_sraiw) @[id_stage.scala 212:117]
    id_alutype_temp[2] <= _T_258 @[id_stage.scala 208:28]
    node _T_259 = or(inst_and, inst_or) @[id_stage.scala 214:43]
    node _T_260 = or(_T_259, inst_xor) @[id_stage.scala 214:56]
    node _T_261 = or(_T_260, inst_andi) @[id_stage.scala 214:69]
    node _T_262 = or(_T_261, inst_ori) @[id_stage.scala 215:43]
    node _T_263 = or(_T_262, inst_xori) @[id_stage.scala 215:56]
    node _T_264 = or(_T_263, inst_csrrw) @[id_stage.scala 215:69]
    node _T_265 = or(_T_264, inst_csrrs) @[id_stage.scala 216:63]
    node _T_266 = or(_T_265, inst_csrrc) @[id_stage.scala 216:76]
    node _T_267 = or(_T_266, inst_csrrwi) @[id_stage.scala 216:89]
    node _T_268 = or(_T_267, inst_csrrsi) @[id_stage.scala 216:103]
    node _T_269 = or(_T_268, inst_csrrci) @[id_stage.scala 216:117]
    id_alutype_temp[1] <= _T_269 @[id_stage.scala 214:28]
    node _T_270 = or(inst_add, inst_sub) @[id_stage.scala 218:43]
    node _T_271 = or(_T_270, inst_slt) @[id_stage.scala 218:56]
    node _T_272 = or(_T_271, inst_sltu) @[id_stage.scala 218:69]
    node _T_273 = or(_T_272, inst_addi) @[id_stage.scala 218:81]
    node _T_274 = or(_T_273, inst_slti) @[id_stage.scala 219:43]
    node _T_275 = or(_T_274, inst_sltiu) @[id_stage.scala 219:56]
    node _T_276 = or(_T_275, inst_lb) @[id_stage.scala 219:69]
    node _T_277 = or(_T_276, inst_lh) @[id_stage.scala 220:63]
    node _T_278 = or(_T_277, inst_lw) @[id_stage.scala 220:76]
    node _T_279 = or(_T_278, inst_lbu) @[id_stage.scala 220:89]
    node _T_280 = or(_T_279, inst_lhu) @[id_stage.scala 220:101]
    node _T_281 = or(_T_280, inst_lwu) @[id_stage.scala 220:112]
    node _T_282 = or(_T_281, inst_ld) @[id_stage.scala 220:123]
    node _T_283 = or(_T_282, inst_sb) @[id_stage.scala 220:133]
    node _T_284 = or(_T_283, inst_sh) @[id_stage.scala 221:43]
    node _T_285 = or(_T_284, inst_sw) @[id_stage.scala 221:56]
    node _T_286 = or(_T_285, inst_sd) @[id_stage.scala 221:69]
    node _T_287 = or(_T_286, inst_lui) @[id_stage.scala 221:81]
    node _T_288 = or(_T_287, inst_auipc) @[id_stage.scala 222:43]
    node _T_289 = or(_T_288, imm_Jtype) @[id_stage.scala 222:56]
    node _T_290 = or(_T_289, inst_jalr) @[id_stage.scala 223:43]
    node _T_291 = or(_T_290, inst_mul) @[id_stage.scala 223:56]
    node _T_292 = or(_T_291, inst_mulh) @[id_stage.scala 224:63]
    node _T_293 = or(_T_292, inst_mulhsu) @[id_stage.scala 224:76]
    node _T_294 = or(_T_293, inst_mulhu) @[id_stage.scala 224:90]
    node _T_295 = or(_T_294, inst_mulw) @[id_stage.scala 224:103]
    node _T_296 = or(_T_295, inst_div) @[id_stage.scala 224:115]
    node _T_297 = or(_T_296, inst_divu) @[id_stage.scala 225:59]
    node _T_298 = or(_T_297, inst_rem) @[id_stage.scala 225:72]
    node _T_299 = or(_T_298, inst_remu) @[id_stage.scala 225:86]
    node _T_300 = or(_T_299, inst_divw) @[id_stage.scala 225:99]
    node _T_301 = or(_T_300, inst_divuw) @[id_stage.scala 226:63]
    node _T_302 = or(_T_301, inst_remw) @[id_stage.scala 226:76]
    node _T_303 = or(_T_302, inst_remuw) @[id_stage.scala 226:90]
    node _T_304 = or(_T_303, inst_addiw) @[id_stage.scala 226:103]
    node _T_305 = or(_T_304, inst_addw) @[id_stage.scala 226:116]
    node _T_306 = or(_T_305, inst_subw) @[id_stage.scala 226:129]
    id_alutype_temp[0] <= _T_306 @[id_stage.scala 218:28]
    node _T_307 = cat(id_alutype_temp[2], id_alutype_temp[1]) @[id_stage.scala 228:50]
    node _T_308 = cat(_T_307, id_alutype_temp[0]) @[id_stage.scala 228:50]
    io.id_alutype_o <= _T_308 @[id_stage.scala 228:25]
    node _T_309 = neq(id_inst, UInt<1>("h00")) @[id_stage.scala 231:44]
    node _T_310 = eq(io.id_aluop_o, UInt<1>("h00")) @[id_stage.scala 231:71]
    node _T_311 = and(_T_309, _T_310) @[id_stage.scala 231:53]
    node _T_312 = eq(io.jump_inst, UInt<1>("h00")) @[id_stage.scala 232:49]
    node _T_313 = and(_T_311, _T_312) @[id_stage.scala 231:80]
    node _T_314 = or(inst_ecall, inst_ebreak) @[id_stage.scala 232:73]
    node _T_315 = or(_T_314, inst_mret) @[id_stage.scala 232:85]
    node _T_316 = eq(_T_315, UInt<1>("h00")) @[id_stage.scala 232:97]
    node illegal_instruction = and(_T_313, _T_316) @[id_stage.scala 232:58]
    node _T_317 = eq(inst_add, UInt<1>("h01")) @[id_stage.scala 236:20]
    node _T_318 = eq(inst_sub, UInt<1>("h01")) @[id_stage.scala 237:20]
    node _T_319 = eq(inst_sll, UInt<1>("h01")) @[id_stage.scala 238:24]
    node _T_320 = eq(inst_slt, UInt<1>("h01")) @[id_stage.scala 239:24]
    node _T_321 = eq(inst_sltu, UInt<1>("h01")) @[id_stage.scala 240:24]
    node _T_322 = eq(inst_xor, UInt<1>("h01")) @[id_stage.scala 241:24]
    node _T_323 = eq(inst_srl, UInt<1>("h01")) @[id_stage.scala 242:24]
    node _T_324 = eq(inst_sra, UInt<1>("h01")) @[id_stage.scala 243:24]
    node _T_325 = eq(inst_or, UInt<1>("h01")) @[id_stage.scala 244:24]
    node _T_326 = eq(inst_and, UInt<1>("h01")) @[id_stage.scala 245:24]
    node _T_327 = eq(inst_addi, UInt<1>("h01")) @[id_stage.scala 246:24]
    node _T_328 = eq(inst_slti, UInt<1>("h01")) @[id_stage.scala 247:20]
    node _T_329 = eq(inst_sltiu, UInt<1>("h01")) @[id_stage.scala 248:24]
    node _T_330 = eq(inst_xori, UInt<1>("h01")) @[id_stage.scala 249:24]
    node _T_331 = eq(inst_ori, UInt<1>("h01")) @[id_stage.scala 250:24]
    node _T_332 = eq(inst_andi, UInt<1>("h01")) @[id_stage.scala 251:24]
    node _T_333 = eq(inst_slli, UInt<1>("h01")) @[id_stage.scala 252:24]
    node _T_334 = eq(inst_srli, UInt<1>("h01")) @[id_stage.scala 253:24]
    node _T_335 = eq(inst_srai, UInt<1>("h01")) @[id_stage.scala 254:24]
    node _T_336 = eq(inst_lb, UInt<1>("h01")) @[id_stage.scala 255:24]
    node _T_337 = eq(inst_lh, UInt<1>("h01")) @[id_stage.scala 256:24]
    node _T_338 = eq(inst_lw, UInt<1>("h01")) @[id_stage.scala 257:24]
    node _T_339 = eq(inst_lbu, UInt<1>("h01")) @[id_stage.scala 258:24]
    node _T_340 = eq(inst_lhu, UInt<1>("h01")) @[id_stage.scala 259:24]
    node _T_341 = eq(inst_sb, UInt<1>("h01")) @[id_stage.scala 260:24]
    node _T_342 = eq(inst_sh, UInt<1>("h01")) @[id_stage.scala 261:24]
    node _T_343 = eq(inst_sw, UInt<1>("h01")) @[id_stage.scala 262:24]
    node _T_344 = eq(inst_lui, UInt<1>("h01")) @[id_stage.scala 263:24]
    node _T_345 = eq(inst_auipc, UInt<1>("h01")) @[id_stage.scala 264:24]
    node _T_346 = eq(imm_Jtype, UInt<1>("h01")) @[id_stage.scala 265:24]
    node _T_347 = eq(inst_jalr, UInt<1>("h01")) @[id_stage.scala 266:24]
    node _T_348 = eq(inst_beq, UInt<1>("h01")) @[id_stage.scala 267:24]
    node _T_349 = eq(inst_bne, UInt<1>("h01")) @[id_stage.scala 268:24]
    node _T_350 = eq(inst_blt, UInt<1>("h01")) @[id_stage.scala 269:24]
    node _T_351 = eq(inst_bge, UInt<1>("h01")) @[id_stage.scala 270:24]
    node _T_352 = eq(inst_bltu, UInt<1>("h01")) @[id_stage.scala 271:24]
    node _T_353 = eq(inst_bgeu, UInt<1>("h01")) @[id_stage.scala 272:24]
    node _T_354 = eq(inst_mul, UInt<1>("h01")) @[id_stage.scala 273:24]
    node _T_355 = eq(inst_mulh, UInt<1>("h01")) @[id_stage.scala 274:24]
    node _T_356 = eq(inst_mulhsu, UInt<1>("h01")) @[id_stage.scala 275:24]
    node _T_357 = eq(inst_mulhu, UInt<1>("h01")) @[id_stage.scala 276:24]
    node _T_358 = eq(inst_div, UInt<1>("h01")) @[id_stage.scala 277:24]
    node _T_359 = eq(inst_divu, UInt<1>("h01")) @[id_stage.scala 278:24]
    node _T_360 = eq(inst_rem, UInt<1>("h01")) @[id_stage.scala 279:24]
    node _T_361 = eq(inst_remu, UInt<1>("h01")) @[id_stage.scala 280:24]
    node _T_362 = eq(inst_csrrw, UInt<1>("h01")) @[id_stage.scala 281:24]
    node _T_363 = eq(inst_csrrs, UInt<1>("h01")) @[id_stage.scala 282:24]
    node _T_364 = eq(inst_csrrc, UInt<1>("h01")) @[id_stage.scala 283:24]
    node _T_365 = eq(inst_csrrwi, UInt<1>("h01")) @[id_stage.scala 284:24]
    node _T_366 = eq(inst_csrrsi, UInt<1>("h01")) @[id_stage.scala 285:24]
    node _T_367 = eq(inst_csrrci, UInt<1>("h01")) @[id_stage.scala 286:24]
    node _T_368 = eq(inst_lwu, UInt<1>("h01")) @[id_stage.scala 287:24]
    node _T_369 = eq(inst_ld, UInt<1>("h01")) @[id_stage.scala 288:24]
    node _T_370 = eq(inst_sd, UInt<1>("h01")) @[id_stage.scala 289:24]
    node _T_371 = eq(inst_addiw, UInt<1>("h01")) @[id_stage.scala 290:20]
    node _T_372 = eq(inst_addw, UInt<1>("h01")) @[id_stage.scala 291:24]
    node _T_373 = eq(inst_subw, UInt<1>("h01")) @[id_stage.scala 292:24]
    node _T_374 = eq(inst_sllw, UInt<1>("h01")) @[id_stage.scala 293:24]
    node _T_375 = eq(inst_srlw, UInt<1>("h01")) @[id_stage.scala 294:24]
    node _T_376 = eq(inst_sraw, UInt<1>("h01")) @[id_stage.scala 295:24]
    node _T_377 = eq(inst_slliw, UInt<1>("h01")) @[id_stage.scala 296:20]
    node _T_378 = eq(inst_srliw, UInt<1>("h01")) @[id_stage.scala 297:24]
    node _T_379 = eq(inst_sraiw, UInt<1>("h01")) @[id_stage.scala 298:24]
    node _T_380 = eq(inst_mulw, UInt<1>("h01")) @[id_stage.scala 299:24]
    node _T_381 = eq(inst_divw, UInt<1>("h01")) @[id_stage.scala 300:24]
    node _T_382 = eq(inst_divuw, UInt<1>("h01")) @[id_stage.scala 301:24]
    node _T_383 = eq(inst_remw, UInt<1>("h01")) @[id_stage.scala 302:24]
    node _T_384 = eq(inst_remuw, UInt<1>("h01")) @[id_stage.scala 303:24]
    node _T_385 = mux(_T_384, UInt<7>("h047"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_386 = mux(_T_383, UInt<7>("h046"), _T_385) @[Mux.scala 98:16]
    node _T_387 = mux(_T_382, UInt<7>("h045"), _T_386) @[Mux.scala 98:16]
    node _T_388 = mux(_T_381, UInt<7>("h044"), _T_387) @[Mux.scala 98:16]
    node _T_389 = mux(_T_380, UInt<7>("h043"), _T_388) @[Mux.scala 98:16]
    node _T_390 = mux(_T_379, UInt<6>("h03d"), _T_389) @[Mux.scala 98:16]
    node _T_391 = mux(_T_378, UInt<6>("h03c"), _T_390) @[Mux.scala 98:16]
    node _T_392 = mux(_T_377, UInt<6>("h03b"), _T_391) @[Mux.scala 98:16]
    node _T_393 = mux(_T_376, UInt<7>("h042"), _T_392) @[Mux.scala 98:16]
    node _T_394 = mux(_T_375, UInt<7>("h041"), _T_393) @[Mux.scala 98:16]
    node _T_395 = mux(_T_374, UInt<7>("h040"), _T_394) @[Mux.scala 98:16]
    node _T_396 = mux(_T_373, UInt<6>("h03f"), _T_395) @[Mux.scala 98:16]
    node _T_397 = mux(_T_372, UInt<6>("h03e"), _T_396) @[Mux.scala 98:16]
    node _T_398 = mux(_T_371, UInt<6>("h03a"), _T_397) @[Mux.scala 98:16]
    node _T_399 = mux(_T_370, UInt<6>("h039"), _T_398) @[Mux.scala 98:16]
    node _T_400 = mux(_T_369, UInt<6>("h038"), _T_399) @[Mux.scala 98:16]
    node _T_401 = mux(_T_368, UInt<6>("h037"), _T_400) @[Mux.scala 98:16]
    node _T_402 = mux(_T_367, UInt<6>("h033"), _T_401) @[Mux.scala 98:16]
    node _T_403 = mux(_T_366, UInt<6>("h032"), _T_402) @[Mux.scala 98:16]
    node _T_404 = mux(_T_365, UInt<6>("h031"), _T_403) @[Mux.scala 98:16]
    node _T_405 = mux(_T_364, UInt<6>("h030"), _T_404) @[Mux.scala 98:16]
    node _T_406 = mux(_T_363, UInt<6>("h02f"), _T_405) @[Mux.scala 98:16]
    node _T_407 = mux(_T_362, UInt<6>("h02e"), _T_406) @[Mux.scala 98:16]
    node _T_408 = mux(_T_361, UInt<6>("h02d"), _T_407) @[Mux.scala 98:16]
    node _T_409 = mux(_T_360, UInt<6>("h02c"), _T_408) @[Mux.scala 98:16]
    node _T_410 = mux(_T_359, UInt<6>("h02b"), _T_409) @[Mux.scala 98:16]
    node _T_411 = mux(_T_358, UInt<6>("h02a"), _T_410) @[Mux.scala 98:16]
    node _T_412 = mux(_T_357, UInt<6>("h029"), _T_411) @[Mux.scala 98:16]
    node _T_413 = mux(_T_356, UInt<6>("h028"), _T_412) @[Mux.scala 98:16]
    node _T_414 = mux(_T_355, UInt<6>("h027"), _T_413) @[Mux.scala 98:16]
    node _T_415 = mux(_T_354, UInt<6>("h026"), _T_414) @[Mux.scala 98:16]
    node _T_416 = mux(_T_353, UInt<6>("h024"), _T_415) @[Mux.scala 98:16]
    node _T_417 = mux(_T_352, UInt<6>("h023"), _T_416) @[Mux.scala 98:16]
    node _T_418 = mux(_T_351, UInt<6>("h022"), _T_417) @[Mux.scala 98:16]
    node _T_419 = mux(_T_350, UInt<6>("h021"), _T_418) @[Mux.scala 98:16]
    node _T_420 = mux(_T_349, UInt<6>("h020"), _T_419) @[Mux.scala 98:16]
    node _T_421 = mux(_T_348, UInt<5>("h01f"), _T_420) @[Mux.scala 98:16]
    node _T_422 = mux(_T_347, UInt<6>("h025"), _T_421) @[Mux.scala 98:16]
    node _T_423 = mux(_T_346, UInt<5>("h01e"), _T_422) @[Mux.scala 98:16]
    node _T_424 = mux(_T_345, UInt<5>("h01d"), _T_423) @[Mux.scala 98:16]
    node _T_425 = mux(_T_344, UInt<5>("h01c"), _T_424) @[Mux.scala 98:16]
    node _T_426 = mux(_T_343, UInt<5>("h01b"), _T_425) @[Mux.scala 98:16]
    node _T_427 = mux(_T_342, UInt<5>("h01a"), _T_426) @[Mux.scala 98:16]
    node _T_428 = mux(_T_341, UInt<5>("h019"), _T_427) @[Mux.scala 98:16]
    node _T_429 = mux(_T_340, UInt<5>("h018"), _T_428) @[Mux.scala 98:16]
    node _T_430 = mux(_T_339, UInt<5>("h017"), _T_429) @[Mux.scala 98:16]
    node _T_431 = mux(_T_338, UInt<5>("h016"), _T_430) @[Mux.scala 98:16]
    node _T_432 = mux(_T_337, UInt<5>("h015"), _T_431) @[Mux.scala 98:16]
    node _T_433 = mux(_T_336, UInt<5>("h014"), _T_432) @[Mux.scala 98:16]
    node _T_434 = mux(_T_335, UInt<5>("h013"), _T_433) @[Mux.scala 98:16]
    node _T_435 = mux(_T_334, UInt<5>("h012"), _T_434) @[Mux.scala 98:16]
    node _T_436 = mux(_T_333, UInt<5>("h011"), _T_435) @[Mux.scala 98:16]
    node _T_437 = mux(_T_332, UInt<5>("h010"), _T_436) @[Mux.scala 98:16]
    node _T_438 = mux(_T_331, UInt<4>("h0f"), _T_437) @[Mux.scala 98:16]
    node _T_439 = mux(_T_330, UInt<4>("h0e"), _T_438) @[Mux.scala 98:16]
    node _T_440 = mux(_T_329, UInt<4>("h0d"), _T_439) @[Mux.scala 98:16]
    node _T_441 = mux(_T_328, UInt<4>("h0c"), _T_440) @[Mux.scala 98:16]
    node _T_442 = mux(_T_327, UInt<4>("h0b"), _T_441) @[Mux.scala 98:16]
    node _T_443 = mux(_T_326, UInt<4>("h0a"), _T_442) @[Mux.scala 98:16]
    node _T_444 = mux(_T_325, UInt<4>("h09"), _T_443) @[Mux.scala 98:16]
    node _T_445 = mux(_T_324, UInt<4>("h08"), _T_444) @[Mux.scala 98:16]
    node _T_446 = mux(_T_323, UInt<3>("h07"), _T_445) @[Mux.scala 98:16]
    node _T_447 = mux(_T_322, UInt<3>("h06"), _T_446) @[Mux.scala 98:16]
    node _T_448 = mux(_T_321, UInt<3>("h05"), _T_447) @[Mux.scala 98:16]
    node _T_449 = mux(_T_320, UInt<3>("h04"), _T_448) @[Mux.scala 98:16]
    node _T_450 = mux(_T_319, UInt<2>("h03"), _T_449) @[Mux.scala 98:16]
    node _T_451 = mux(_T_318, UInt<2>("h02"), _T_450) @[Mux.scala 98:16]
    node _T_452 = mux(_T_317, UInt<1>("h01"), _T_451) @[Mux.scala 98:16]
    io.id_aluop_o <= _T_452 @[id_stage.scala 235:23]
    node _T_453 = or(inst_addi, inst_slti) @[id_stage.scala 308:37]
    node _T_454 = or(_T_453, inst_sltiu) @[id_stage.scala 308:49]
    node _T_455 = or(_T_454, inst_andi) @[id_stage.scala 308:62]
    node _T_456 = or(_T_455, inst_ori) @[id_stage.scala 308:74]
    node _T_457 = or(_T_456, inst_xori) @[id_stage.scala 308:86]
    node _T_458 = or(_T_457, inst_lb) @[id_stage.scala 308:99]
    node _T_459 = or(_T_458, inst_lh) @[id_stage.scala 309:49]
    node _T_460 = or(_T_459, inst_lw) @[id_stage.scala 309:61]
    node _T_461 = or(_T_460, inst_lbu) @[id_stage.scala 309:74]
    node _T_462 = or(_T_461, inst_lhu) @[id_stage.scala 309:86]
    node _T_463 = or(_T_462, inst_lwu) @[id_stage.scala 309:97]
    node _T_464 = or(_T_463, inst_ld) @[id_stage.scala 309:109]
    node _T_465 = or(_T_464, inst_jalr) @[id_stage.scala 309:119]
    node imm_Itype = or(_T_465, inst_addiw) @[id_stage.scala 310:33]
    node _T_466 = or(inst_slli, inst_srli) @[id_stage.scala 313:37]
    node _T_467 = or(_T_466, inst_srai) @[id_stage.scala 313:49]
    node _T_468 = or(_T_467, inst_slliw) @[id_stage.scala 313:61]
    node _T_469 = or(_T_468, inst_srliw) @[id_stage.scala 313:74]
    node imm_shamt = or(_T_469, inst_sraiw) @[id_stage.scala 313:87]
    node _T_470 = or(inst_sb, inst_sh) @[id_stage.scala 316:37]
    node _T_471 = or(_T_470, inst_sw) @[id_stage.scala 316:49]
    node imm_Stype = or(_T_471, inst_sd) @[id_stage.scala 316:60]
    node imm_Utype = or(inst_lui, inst_auipc) @[id_stage.scala 319:41]
    node _T_472 = or(inst_beq, inst_bne) @[id_stage.scala 325:36]
    node _T_473 = or(_T_472, inst_blt) @[id_stage.scala 325:47]
    node _T_474 = or(_T_473, inst_bge) @[id_stage.scala 325:58]
    node _T_475 = or(_T_474, inst_bltu) @[id_stage.scala 325:69]
    node imm_Btype = or(_T_475, inst_bgeu) @[id_stage.scala 325:81]
    wire _T_476 : SInt<64>
    _T_476 <= asSInt(UInt<64>("h00"))
    node _T_477 = eq(imm_Itype, UInt<1>("h01")) @[id_stage.scala 331:38]
    node _T_478 = asSInt(imm_I) @[id_stage.scala 331:62]
    node _T_479 = eq(imm_Stype, UInt<1>("h01")) @[id_stage.scala 332:46]
    node _T_480 = asSInt(imm_S) @[id_stage.scala 332:70]
    node _T_481 = eq(imm_shamt, UInt<1>("h01")) @[id_stage.scala 333:46]
    node _T_482 = cat(UInt<58>("h00"), shamt) @[Cat.scala 30:58]
    node _T_483 = asSInt(_T_482) @[id_stage.scala 333:86]
    node _T_484 = eq(imm_Utype, UInt<1>("h01")) @[id_stage.scala 334:30]
    node _T_485 = asSInt(imm_U) @[id_stage.scala 334:54]
    node _T_486 = eq(imm_Jtype, UInt<1>("h01")) @[id_stage.scala 335:46]
    node _T_487 = asSInt(imm_J) @[id_stage.scala 335:70]
    node _T_488 = eq(imm_Btype, UInt<1>("h01")) @[id_stage.scala 336:46]
    node _T_489 = asSInt(imm_B) @[id_stage.scala 336:70]
    node _T_490 = mux(_T_488, _T_489, asSInt(UInt<1>("h00"))) @[Mux.scala 98:16]
    node _T_491 = mux(_T_486, _T_487, _T_490) @[Mux.scala 98:16]
    node _T_492 = mux(_T_484, _T_485, _T_491) @[Mux.scala 98:16]
    node _T_493 = mux(_T_481, _T_483, _T_492) @[Mux.scala 98:16]
    node _T_494 = mux(_T_479, _T_480, _T_493) @[Mux.scala 98:16]
    node _T_495 = mux(_T_477, _T_478, _T_494) @[Mux.scala 98:16]
    _T_476 <= _T_495 @[id_stage.scala 330:24]
    node imm_ext = asUInt(_T_476) @[id_stage.scala 338:30]
    node _T_496 = or(inst_add, inst_sub) @[id_stage.scala 342:36]
    node _T_497 = or(_T_496, inst_slt) @[id_stage.scala 342:50]
    node _T_498 = or(_T_497, inst_sltu) @[id_stage.scala 342:64]
    node _T_499 = or(_T_498, inst_and) @[id_stage.scala 342:76]
    node _T_500 = or(_T_499, inst_or) @[id_stage.scala 343:40]
    node _T_501 = or(_T_500, inst_xor) @[id_stage.scala 343:54]
    node _T_502 = or(_T_501, inst_sll) @[id_stage.scala 343:68]
    node _T_503 = or(_T_502, inst_srl) @[id_stage.scala 344:56]
    node _T_504 = or(_T_503, inst_sra) @[id_stage.scala 344:70]
    node _T_505 = or(_T_504, inst_addi) @[id_stage.scala 344:84]
    node _T_506 = or(_T_505, inst_slti) @[id_stage.scala 345:56]
    node _T_507 = or(_T_506, inst_sltiu) @[id_stage.scala 345:70]
    node _T_508 = or(_T_507, inst_andi) @[id_stage.scala 345:84]
    node _T_509 = or(_T_508, inst_ori) @[id_stage.scala 346:56]
    node _T_510 = or(_T_509, inst_xori) @[id_stage.scala 346:70]
    node _T_511 = or(_T_510, inst_slli) @[id_stage.scala 346:84]
    node _T_512 = or(_T_511, inst_srli) @[id_stage.scala 347:36]
    node _T_513 = or(_T_512, inst_srai) @[id_stage.scala 347:50]
    node _T_514 = or(_T_513, inst_lb) @[id_stage.scala 347:64]
    node _T_515 = or(_T_514, inst_lh) @[id_stage.scala 348:56]
    node _T_516 = or(_T_515, inst_lw) @[id_stage.scala 348:70]
    node _T_517 = or(_T_516, inst_lbu) @[id_stage.scala 348:84]
    node _T_518 = or(_T_517, inst_lhu) @[id_stage.scala 348:97]
    node _T_519 = or(_T_518, inst_lwu) @[id_stage.scala 348:108]
    node _T_520 = or(_T_519, inst_ld) @[id_stage.scala 348:119]
    node _T_521 = or(_T_520, inst_lui) @[id_stage.scala 348:129]
    node _T_522 = or(_T_521, inst_auipc) @[id_stage.scala 349:60]
    node _T_523 = or(_T_522, imm_Jtype) @[id_stage.scala 349:74]
    node _T_524 = or(_T_523, inst_jalr) @[id_stage.scala 350:56]
    node _T_525 = or(_T_524, inst_mul) @[id_stage.scala 350:70]
    node _T_526 = or(_T_525, inst_mulh) @[id_stage.scala 351:56]
    node _T_527 = or(_T_526, inst_mulhsu) @[id_stage.scala 351:70]
    node _T_528 = or(_T_527, inst_mulhu) @[id_stage.scala 351:84]
    node _T_529 = or(_T_528, inst_mulw) @[id_stage.scala 351:97]
    node _T_530 = or(_T_529, inst_div) @[id_stage.scala 351:108]
    node _T_531 = or(_T_530, inst_divu) @[id_stage.scala 352:56]
    node _T_532 = or(_T_531, inst_rem) @[id_stage.scala 352:70]
    node _T_533 = or(_T_532, inst_remu) @[id_stage.scala 352:84]
    node _T_534 = or(_T_533, inst_divw) @[id_stage.scala 352:97]
    node _T_535 = or(_T_534, inst_divuw) @[id_stage.scala 353:56]
    node _T_536 = or(_T_535, inst_remw) @[id_stage.scala 353:70]
    node _T_537 = or(_T_536, inst_remuw) @[id_stage.scala 353:84]
    node _T_538 = or(_T_537, inst_csrrw) @[id_stage.scala 353:97]
    node _T_539 = or(_T_538, inst_csrrs) @[id_stage.scala 354:56]
    node _T_540 = or(_T_539, inst_csrrc) @[id_stage.scala 354:70]
    node _T_541 = or(_T_540, inst_csrrwi) @[id_stage.scala 354:84]
    node _T_542 = or(_T_541, inst_csrrsi) @[id_stage.scala 355:56]
    node _T_543 = or(_T_542, inst_csrrci) @[id_stage.scala 355:70]
    node _T_544 = or(_T_543, inst_addiw) @[id_stage.scala 355:84]
    node _T_545 = or(_T_544, inst_addw) @[id_stage.scala 356:55]
    node _T_546 = or(_T_545, inst_subw) @[id_stage.scala 356:67]
    node _T_547 = or(_T_546, inst_sllw) @[id_stage.scala 356:79]
    node _T_548 = or(_T_547, inst_srlw) @[id_stage.scala 356:91]
    node _T_549 = or(_T_548, inst_sraw) @[id_stage.scala 356:103]
    node _T_550 = or(_T_549, inst_slliw) @[id_stage.scala 356:114]
    node _T_551 = or(_T_550, inst_srliw) @[id_stage.scala 356:127]
    node _T_552 = or(_T_551, inst_sraiw) @[id_stage.scala 356:140]
    node _T_553 = neq(io.id_wa_o, UInt<1>("h00")) @[id_stage.scala 357:61]
    node _T_554 = and(_T_552, _T_553) @[id_stage.scala 357:46]
    io.id_wreg_o <= _T_554 @[id_stage.scala 342:19]
    node _T_555 = or(inst_lb, inst_lh) @[id_stage.scala 360:30]
    node _T_556 = or(_T_555, inst_lw) @[id_stage.scala 360:41]
    node _T_557 = or(_T_556, inst_lbu) @[id_stage.scala 360:52]
    node _T_558 = or(_T_557, inst_lhu) @[id_stage.scala 360:64]
    node _T_559 = or(_T_558, inst_lwu) @[id_stage.scala 360:75]
    node _T_560 = or(_T_559, inst_ld) @[id_stage.scala 360:86]
    io.id_mreg_o <= _T_560 @[id_stage.scala 360:18]
    node _T_561 = or(inst_add, inst_sub) @[id_stage.scala 363:30]
    node _T_562 = or(_T_561, inst_slt) @[id_stage.scala 363:43]
    node _T_563 = or(_T_562, inst_sltu) @[id_stage.scala 363:57]
    node _T_564 = or(_T_563, inst_and) @[id_stage.scala 363:69]
    node _T_565 = or(_T_564, inst_or) @[id_stage.scala 364:34]
    node _T_566 = or(_T_565, inst_xor) @[id_stage.scala 364:47]
    node _T_567 = or(_T_566, inst_sll) @[id_stage.scala 364:61]
    node _T_568 = or(_T_567, inst_srl) @[id_stage.scala 365:46]
    node _T_569 = or(_T_568, inst_sra) @[id_stage.scala 365:59]
    node _T_570 = or(_T_569, inst_addi) @[id_stage.scala 365:73]
    node _T_571 = or(_T_570, inst_slti) @[id_stage.scala 366:46]
    node _T_572 = or(_T_571, inst_sltiu) @[id_stage.scala 366:59]
    node _T_573 = or(_T_572, inst_andi) @[id_stage.scala 366:73]
    node _T_574 = or(_T_573, inst_ori) @[id_stage.scala 367:46]
    node _T_575 = or(_T_574, inst_xori) @[id_stage.scala 367:59]
    node _T_576 = or(_T_575, inst_slli) @[id_stage.scala 367:73]
    node _T_577 = or(_T_576, inst_srli) @[id_stage.scala 368:30]
    node _T_578 = or(_T_577, inst_srai) @[id_stage.scala 368:43]
    node _T_579 = or(_T_578, inst_lb) @[id_stage.scala 368:57]
    node _T_580 = or(_T_579, inst_lh) @[id_stage.scala 369:30]
    node _T_581 = or(_T_580, inst_lw) @[id_stage.scala 369:43]
    node _T_582 = or(_T_581, inst_lbu) @[id_stage.scala 369:57]
    node _T_583 = or(_T_582, inst_lhu) @[id_stage.scala 369:69]
    node _T_584 = or(_T_583, inst_lwu) @[id_stage.scala 369:81]
    node _T_585 = or(_T_584, inst_ld) @[id_stage.scala 369:92]
    node _T_586 = or(_T_585, inst_sb) @[id_stage.scala 369:102]
    node _T_587 = or(_T_586, inst_sh) @[id_stage.scala 370:34]
    node _T_588 = or(_T_587, inst_sw) @[id_stage.scala 370:47]
    node _T_589 = or(_T_588, inst_sd) @[id_stage.scala 370:61]
    node _T_590 = or(_T_589, inst_beq) @[id_stage.scala 370:73]
    node _T_591 = or(_T_590, inst_bne) @[id_stage.scala 371:30]
    node _T_592 = or(_T_591, inst_blt) @[id_stage.scala 371:43]
    node _T_593 = or(_T_592, inst_bge) @[id_stage.scala 371:57]
    node _T_594 = or(_T_593, inst_bltu) @[id_stage.scala 371:69]
    node _T_595 = or(_T_594, inst_bgeu) @[id_stage.scala 371:81]
    node _T_596 = or(_T_595, inst_jalr) @[id_stage.scala 371:93]
    node _T_597 = or(_T_596, inst_mul) @[id_stage.scala 372:30]
    node _T_598 = or(_T_597, inst_mulh) @[id_stage.scala 373:30]
    node _T_599 = or(_T_598, inst_mulhsu) @[id_stage.scala 373:43]
    node _T_600 = or(_T_599, inst_mulhu) @[id_stage.scala 373:57]
    node _T_601 = or(_T_600, inst_mulw) @[id_stage.scala 373:70]
    node _T_602 = or(_T_601, inst_div) @[id_stage.scala 373:82]
    node _T_603 = or(_T_602, inst_divu) @[id_stage.scala 374:30]
    node _T_604 = or(_T_603, inst_rem) @[id_stage.scala 374:43]
    node _T_605 = or(_T_604, inst_remu) @[id_stage.scala 374:57]
    node _T_606 = or(_T_605, inst_divw) @[id_stage.scala 374:70]
    node _T_607 = or(_T_606, inst_divuw) @[id_stage.scala 375:46]
    node _T_608 = or(_T_607, inst_remw) @[id_stage.scala 375:59]
    node _T_609 = or(_T_608, inst_remuw) @[id_stage.scala 375:73]
    node _T_610 = or(_T_609, inst_csrrw) @[id_stage.scala 375:86]
    node _T_611 = or(_T_610, inst_csrrs) @[id_stage.scala 376:30]
    node _T_612 = or(_T_611, inst_csrrc) @[id_stage.scala 376:43]
    node _T_613 = or(_T_612, inst_addiw) @[id_stage.scala 376:57]
    node _T_614 = or(_T_613, inst_addw) @[id_stage.scala 377:30]
    node _T_615 = or(_T_614, inst_subw) @[id_stage.scala 377:43]
    node _T_616 = or(_T_615, inst_sllw) @[id_stage.scala 377:57]
    node _T_617 = or(_T_616, inst_srlw) @[id_stage.scala 377:69]
    node _T_618 = or(_T_617, inst_sraw) @[id_stage.scala 377:81]
    node _T_619 = or(_T_618, inst_slliw) @[id_stage.scala 377:92]
    node _T_620 = or(_T_619, inst_srliw) @[id_stage.scala 377:105]
    node _T_621 = or(_T_620, inst_sraiw) @[id_stage.scala 377:118]
    io.rreg1 <= _T_621 @[id_stage.scala 363:15]
    node _T_622 = or(inst_add, inst_sub) @[id_stage.scala 381:29]
    node _T_623 = or(_T_622, inst_slt) @[id_stage.scala 381:41]
    node _T_624 = or(_T_623, inst_sltu) @[id_stage.scala 381:53]
    node _T_625 = or(_T_624, inst_and) @[id_stage.scala 381:65]
    node _T_626 = or(_T_625, inst_or) @[id_stage.scala 382:33]
    node _T_627 = or(_T_626, inst_xor) @[id_stage.scala 382:45]
    node _T_628 = or(_T_627, inst_sll) @[id_stage.scala 382:57]
    node _T_629 = or(_T_628, inst_srl) @[id_stage.scala 383:33]
    node _T_630 = or(_T_629, inst_sra) @[id_stage.scala 383:45]
    node _T_631 = or(_T_630, inst_sb) @[id_stage.scala 383:57]
    node _T_632 = or(_T_631, inst_sh) @[id_stage.scala 384:45]
    node _T_633 = or(_T_632, inst_sw) @[id_stage.scala 384:57]
    node _T_634 = or(_T_633, inst_sd) @[id_stage.scala 384:69]
    node _T_635 = or(_T_634, inst_beq) @[id_stage.scala 384:79]
    node _T_636 = or(_T_635, inst_bne) @[id_stage.scala 385:45]
    node _T_637 = or(_T_636, inst_blt) @[id_stage.scala 385:57]
    node _T_638 = or(_T_637, inst_bge) @[id_stage.scala 385:69]
    node _T_639 = or(_T_638, inst_bltu) @[id_stage.scala 385:81]
    node _T_640 = or(_T_639, inst_bgeu) @[id_stage.scala 385:93]
    node _T_641 = or(_T_640, inst_mul) @[id_stage.scala 385:105]
    node _T_642 = or(_T_641, inst_mulh) @[id_stage.scala 386:45]
    node _T_643 = or(_T_642, inst_mulhsu) @[id_stage.scala 386:57]
    node _T_644 = or(_T_643, inst_mulhu) @[id_stage.scala 386:71]
    node _T_645 = or(_T_644, inst_mulw) @[id_stage.scala 386:84]
    node _T_646 = or(_T_645, inst_div) @[id_stage.scala 386:96]
    node _T_647 = or(_T_646, inst_divu) @[id_stage.scala 387:45]
    node _T_648 = or(_T_647, inst_rem) @[id_stage.scala 387:57]
    node _T_649 = or(_T_648, inst_remu) @[id_stage.scala 387:71]
    node _T_650 = or(_T_649, inst_divw) @[id_stage.scala 387:83]
    node _T_651 = or(_T_650, inst_divuw) @[id_stage.scala 388:45]
    node _T_652 = or(_T_651, inst_remw) @[id_stage.scala 388:58]
    node _T_653 = or(_T_652, inst_remuw) @[id_stage.scala 388:70]
    node _T_654 = or(_T_653, inst_addw) @[id_stage.scala 388:83]
    node _T_655 = or(_T_654, inst_subw) @[id_stage.scala 389:45]
    node _T_656 = or(_T_655, inst_sllw) @[id_stage.scala 389:57]
    node _T_657 = or(_T_656, inst_srlw) @[id_stage.scala 389:69]
    node _T_658 = or(_T_657, inst_sraw) @[id_stage.scala 389:81]
    io.rreg2 <= _T_658 @[id_stage.scala 381:15]
    node _T_659 = eq(io.exe2id_wreg, UInt<1>("h01")) @[id_stage.scala 394:37]
    node _T_660 = eq(io.exe2id_wa, io.ra1) @[id_stage.scala 394:61]
    node _T_661 = and(_T_659, _T_660) @[id_stage.scala 394:45]
    node _T_662 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 394:84]
    node _T_663 = and(_T_661, _T_662) @[id_stage.scala 394:72]
    node _T_664 = eq(io.mem2id_wreg, UInt<1>("h01")) @[id_stage.scala 395:49]
    node _T_665 = eq(io.mem2id_wa, io.ra1) @[id_stage.scala 395:73]
    node _T_666 = and(_T_664, _T_665) @[id_stage.scala 395:57]
    node _T_667 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 395:96]
    node _T_668 = and(_T_666, _T_667) @[id_stage.scala 395:84]
    node _T_669 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 396:43]
    node _T_670 = mux(_T_669, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_671 = mux(_T_668, UInt<2>("h02"), _T_670) @[Mux.scala 98:16]
    node fwrd_reg1 = mux(_T_663, UInt<1>("h01"), _T_671) @[Mux.scala 98:16]
    node _T_672 = eq(io.exe2id_wreg, UInt<1>("h01")) @[id_stage.scala 400:37]
    node _T_673 = eq(io.exe2id_wa, io.ra2) @[id_stage.scala 400:61]
    node _T_674 = and(_T_672, _T_673) @[id_stage.scala 400:45]
    node _T_675 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 400:84]
    node _T_676 = and(_T_674, _T_675) @[id_stage.scala 400:72]
    node _T_677 = eq(io.mem2id_wreg, UInt<1>("h01")) @[id_stage.scala 401:49]
    node _T_678 = eq(io.mem2id_wa, io.ra2) @[id_stage.scala 401:73]
    node _T_679 = and(_T_677, _T_678) @[id_stage.scala 401:57]
    node _T_680 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 401:96]
    node _T_681 = and(_T_679, _T_680) @[id_stage.scala 401:84]
    node _T_682 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 402:43]
    node _T_683 = mux(_T_682, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_684 = mux(_T_681, UInt<2>("h02"), _T_683) @[Mux.scala 98:16]
    node fwrd_reg2 = mux(_T_676, UInt<1>("h01"), _T_684) @[Mux.scala 98:16]
    io.ra1 <= rs1 @[id_stage.scala 406:16]
    io.ra2 <= rs2 @[id_stage.scala 407:16]
    io.id_wa_o <= rd @[id_stage.scala 410:20]
    node _T_685 = eq(fwrd_reg2, UInt<1>("h01")) @[id_stage.scala 414:32]
    node _T_686 = eq(fwrd_reg2, UInt<2>("h02")) @[id_stage.scala 415:44]
    node _T_687 = eq(fwrd_reg2, UInt<2>("h03")) @[id_stage.scala 416:40]
    node _T_688 = mux(_T_687, io.rd2, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_689 = mux(_T_686, io.mem2id_wd, _T_688) @[Mux.scala 98:16]
    node _T_690 = mux(_T_685, io.exe2id_wd, _T_689) @[Mux.scala 98:16]
    io.id_din_o <= _T_690 @[id_stage.scala 413:21]
    node _T_691 = or(inst_csrrwi, inst_csrrsi) @[id_stage.scala 421:34]
    node _T_692 = eq(inst_csrrci, UInt<1>("h01")) @[id_stage.scala 421:62]
    node _T_693 = or(_T_691, _T_692) @[id_stage.scala 421:48]
    node _T_694 = cat(UInt<27>("h00"), zimm) @[Cat.scala 30:58]
    node _T_695 = eq(fwrd_reg1, UInt<1>("h01")) @[id_stage.scala 422:28]
    node _T_696 = eq(fwrd_reg1, UInt<2>("h02")) @[id_stage.scala 423:44]
    node _T_697 = eq(fwrd_reg1, UInt<2>("h03")) @[id_stage.scala 424:36]
    node _T_698 = mux(_T_697, io.rd1, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_699 = mux(_T_696, io.mem2id_wd, _T_698) @[Mux.scala 98:16]
    node _T_700 = mux(_T_695, io.exe2id_wd, _T_699) @[Mux.scala 98:16]
    node _T_701 = mux(_T_693, _T_694, _T_700) @[Mux.scala 98:16]
    io.id_src1_o <= _T_701 @[id_stage.scala 420:22]
    node _T_702 = eq(imm_Itype, UInt<1>("h01")) @[id_stage.scala 428:32]
    node _T_703 = eq(imm_shamt, UInt<1>("h01")) @[id_stage.scala 428:53]
    node _T_704 = or(_T_702, _T_703) @[id_stage.scala 428:40]
    node _T_705 = eq(imm_Stype, UInt<1>("h01")) @[id_stage.scala 428:74]
    node _T_706 = or(_T_704, _T_705) @[id_stage.scala 428:61]
    node _T_707 = eq(imm_Utype, UInt<1>("h01")) @[id_stage.scala 428:95]
    node _T_708 = or(_T_706, _T_707) @[id_stage.scala 428:82]
    node _T_709 = eq(fwrd_reg2, UInt<1>("h01")) @[id_stage.scala 429:32]
    node _T_710 = eq(fwrd_reg2, UInt<2>("h02")) @[id_stage.scala 430:44]
    node _T_711 = eq(fwrd_reg2, UInt<2>("h03")) @[id_stage.scala 431:28]
    node _T_712 = mux(_T_711, io.rd2, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_713 = mux(_T_710, io.mem2id_wd, _T_712) @[Mux.scala 98:16]
    node _T_714 = mux(_T_709, io.exe2id_wd, _T_713) @[Mux.scala 98:16]
    node _T_715 = mux(_T_708, imm_ext, _T_714) @[Mux.scala 98:16]
    io.id_src2_o <= _T_715 @[id_stage.scala 427:22]
    node _T_716 = or(inst_csrrw, inst_csrrs) @[id_stage.scala 436:35]
    node _T_717 = or(_T_716, inst_csrrc) @[id_stage.scala 436:48]
    node _T_718 = or(_T_717, inst_csrrwi) @[id_stage.scala 436:61]
    node _T_719 = or(_T_718, inst_csrrsi) @[id_stage.scala 436:75]
    node csr_init = or(_T_719, inst_csrrci) @[id_stage.scala 436:89]
    node _T_720 = eq(csr_init, UInt<1>("h01")) @[id_stage.scala 437:39]
    node _T_721 = mux(_T_720, csr, UInt<1>("h00")) @[id_stage.scala 437:29]
    io.csr_addr_o <= _T_721 @[id_stage.scala 437:23]
    node _T_722 = or(imm_Jtype, inst_jalr) @[id_stage.scala 440:30]
    node _T_723 = or(_T_722, inst_beq) @[id_stage.scala 440:42]
    node _T_724 = or(_T_723, inst_bne) @[id_stage.scala 440:54]
    node _T_725 = or(_T_724, inst_blt) @[id_stage.scala 440:66]
    node _T_726 = or(_T_725, inst_bge) @[id_stage.scala 440:78]
    node _T_727 = or(_T_726, inst_bltu) @[id_stage.scala 440:90]
    node _T_728 = or(_T_727, inst_bgeu) @[id_stage.scala 440:102]
    io.jump_inst <= _T_728 @[id_stage.scala 440:18]
    node _T_729 = eq(inst_jalr, UInt<1>("h01")) @[id_stage.scala 442:39]
    node _T_730 = add(io.id_src1_o, imm_ext) @[id_stage.scala 442:62]
    node _T_731 = tail(_T_730, 1) @[id_stage.scala 442:62]
    node _T_732 = and(_T_731, UInt<64>("h0fffffffffffffffe")) @[id_stage.scala 442:72]
    node _T_733 = add(io.id_pc_i, imm_ext) @[id_stage.scala 442:107]
    node _T_734 = tail(_T_733, 1) @[id_stage.scala 442:107]
    node _T_735 = mux(_T_729, _T_732, _T_734) @[id_stage.scala 442:28]
    io.jump_addr <= _T_735 @[id_stage.scala 442:22]
    node _T_736 = eq(imm_Jtype, UInt<1>("h01")) @[id_stage.scala 445:24]
    node _T_737 = eq(inst_jalr, UInt<1>("h01")) @[id_stage.scala 446:28]
    node _T_738 = eq(inst_beq, UInt<1>("h01")) @[id_stage.scala 447:28]
    node _T_739 = eq(io.id_src1_o, io.id_src2_o) @[id_stage.scala 447:58]
    node _T_740 = mux(_T_739, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 447:43]
    node _T_741 = eq(inst_bne, UInt<1>("h01")) @[id_stage.scala 448:24]
    node _T_742 = neq(io.id_src1_o, io.id_src2_o) @[id_stage.scala 448:54]
    node _T_743 = mux(_T_742, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 448:39]
    node _T_744 = eq(inst_blt, UInt<1>("h01")) @[id_stage.scala 449:24]
    node _T_745 = asSInt(io.id_src1_o) @[id_stage.scala 449:60]
    node _T_746 = asSInt(io.id_src2_o) @[id_stage.scala 449:85]
    node _T_747 = lt(_T_745, _T_746) @[id_stage.scala 449:63]
    node _T_748 = mux(_T_747, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 449:39]
    node _T_749 = eq(inst_bltu, UInt<1>("h01")) @[id_stage.scala 450:24]
    node _T_750 = lt(io.id_src1_o, io.id_src2_o) @[id_stage.scala 450:63]
    node _T_751 = mux(_T_750, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 450:39]
    node _T_752 = eq(inst_bge, UInt<1>("h01")) @[id_stage.scala 451:24]
    node _T_753 = asSInt(io.id_src1_o) @[id_stage.scala 451:60]
    node _T_754 = asSInt(io.id_src2_o) @[id_stage.scala 451:85]
    node _T_755 = geq(_T_753, _T_754) @[id_stage.scala 451:63]
    node _T_756 = mux(_T_755, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 451:39]
    node _T_757 = eq(inst_bgeu, UInt<1>("h01")) @[id_stage.scala 452:24]
    node _T_758 = geq(io.id_src1_o, io.id_src2_o) @[id_stage.scala 452:63]
    node _T_759 = mux(_T_758, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 452:39]
    node _T_760 = mux(_T_757, _T_759, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_761 = mux(_T_752, _T_756, _T_760) @[Mux.scala 98:16]
    node _T_762 = mux(_T_749, _T_751, _T_761) @[Mux.scala 98:16]
    node _T_763 = mux(_T_744, _T_748, _T_762) @[Mux.scala 98:16]
    node _T_764 = mux(_T_741, _T_743, _T_763) @[Mux.scala 98:16]
    node _T_765 = mux(_T_738, _T_740, _T_764) @[Mux.scala 98:16]
    node _T_766 = mux(_T_737, UInt<1>("h01"), _T_765) @[Mux.scala 98:16]
    node _T_767 = mux(_T_736, UInt<1>("h01"), _T_766) @[Mux.scala 98:16]
    node _T_768 = add(io.id_pc_i, UInt<3>("h04")) @[id_stage.scala 453:41]
    node _T_769 = tail(_T_768, 1) @[id_stage.scala 453:41]
    node _T_770 = neq(io.jump_addr, _T_769) @[id_stage.scala 453:26]
    node _T_771 = and(_T_767, _T_770) @[id_stage.scala 453:11]
    io.jump_flag <= _T_771 @[id_stage.scala 444:22]
    node _T_772 = eq(io.exe2id_wreg, UInt<1>("h01")) @[id_stage.scala 457:33]
    node _T_773 = eq(io.exe2id_wa, io.ra1) @[id_stage.scala 457:59]
    node _T_774 = and(_T_772, _T_773) @[id_stage.scala 457:42]
    node _T_775 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 457:84]
    node _T_776 = and(_T_774, _T_775) @[id_stage.scala 457:71]
    node _T_777 = eq(io.exe2id_wreg, UInt<1>("h01")) @[id_stage.scala 458:37]
    node _T_778 = eq(io.exe2id_wa, io.ra2) @[id_stage.scala 458:63]
    node _T_779 = and(_T_777, _T_778) @[id_stage.scala 458:46]
    node _T_780 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 458:88]
    node _T_781 = and(_T_779, _T_780) @[id_stage.scala 458:75]
    node _T_782 = or(_T_776, _T_781) @[id_stage.scala 457:93]
    node _T_783 = eq(io.exe2id_mreg, UInt<1>("h01")) @[id_stage.scala 459:39]
    node _T_784 = and(_T_782, _T_783) @[id_stage.scala 459:20]
    node _T_785 = eq(io.mem2id_wreg, UInt<1>("h01")) @[id_stage.scala 460:37]
    node _T_786 = eq(io.mem2id_wa, io.ra1) @[id_stage.scala 460:63]
    node _T_787 = and(_T_785, _T_786) @[id_stage.scala 460:46]
    node _T_788 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 460:88]
    node _T_789 = and(_T_787, _T_788) @[id_stage.scala 460:75]
    node _T_790 = eq(io.mem2id_wreg, UInt<1>("h01")) @[id_stage.scala 461:37]
    node _T_791 = eq(io.mem2id_wa, io.ra2) @[id_stage.scala 461:63]
    node _T_792 = and(_T_790, _T_791) @[id_stage.scala 461:46]
    node _T_793 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 461:88]
    node _T_794 = and(_T_792, _T_793) @[id_stage.scala 461:75]
    node _T_795 = or(_T_789, _T_794) @[id_stage.scala 460:97]
    node _T_796 = eq(io.mem2id_mreg, UInt<1>("h01")) @[id_stage.scala 462:39]
    node _T_797 = and(_T_795, _T_796) @[id_stage.scala 462:20]
    node _T_798 = mux(_T_797, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_799 = mux(_T_784, UInt<1>("h01"), _T_798) @[Mux.scala 98:16]
    io.stallreq_id <= _T_799 @[id_stage.scala 456:24]
    node _T_800 = eq(illegal_instruction, UInt<1>("h01")) @[id_stage.scala 466:70]
    node _T_801 = eq(inst_ecall, UInt<1>("h01")) @[id_stage.scala 467:62]
    node _T_802 = eq(inst_ebreak, UInt<1>("h01")) @[id_stage.scala 468:62]
    node _T_803 = eq(inst_mret, UInt<1>("h01")) @[id_stage.scala 469:62]
    node _T_804 = mux(_T_803, UInt<5>("h01e"), UInt<5>("h01f")) @[Mux.scala 98:16]
    node _T_805 = mux(_T_802, UInt<2>("h03"), _T_804) @[Mux.scala 98:16]
    node _T_806 = mux(_T_801, UInt<4>("h0b"), _T_805) @[Mux.scala 98:16]
    node _T_807 = mux(_T_800, UInt<2>("h02"), _T_806) @[Mux.scala 98:16]
    io.id_exccode_o <= _T_807 @[id_stage.scala 465:25]
    
  module idexe_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_pc : UInt<64>, flip id_alutype : UInt<3>, flip id_aluop : UInt<8>, flip id_src1 : UInt<64>, flip id_src2 : UInt<64>, flip id_wa : UInt<5>, flip id_wreg : UInt<1>, flip id_mreg : UInt<1>, flip id_din : UInt<64>, flip id_csr_addr : UInt<12>, flip id_exccode : UInt<5>, flip id_jump_addr : UInt<64>, exe_pc : UInt<64>, exe_alutype : UInt<3>, exe_aluop : UInt<8>, exe_src1 : UInt<64>, exe_src2 : UInt<64>, exe_wa : UInt<5>, exe_wreg : UInt<1>, exe_mreg : UInt<1>, exe_din : UInt<64>, exe_csr_addr : UInt<12>, exe_exccode : UInt<5>, exe_jump_addr : UInt<64>, flip stall : UInt<5>, flip flush : UInt<1>}
    
    reg pc_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[idexe_reg.scala 48:35]
    reg alutype_reg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[idexe_reg.scala 49:35]
    reg aluop_reg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[idexe_reg.scala 50:35]
    reg src1_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[idexe_reg.scala 51:35]
    reg src2_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[idexe_reg.scala 52:35]
    reg wa_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[idexe_reg.scala 53:35]
    reg wreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[idexe_reg.scala 54:35]
    reg mreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[idexe_reg.scala 55:35]
    reg din_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[idexe_reg.scala 56:35]
    reg csr_addr_reg : UInt<12>, clock with : (reset => (reset, UInt<12>("h00"))) @[idexe_reg.scala 57:35]
    reg exccode_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h01f"))) @[idexe_reg.scala 58:35]
    reg jump_addr_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[idexe_reg.scala 59:36]
    node _T = eq(io.flush, UInt<1>("h01")) @[idexe_reg.scala 61:23]
    when _T : @[idexe_reg.scala 61:31]
      pc_reg <= UInt<1>("h00") @[idexe_reg.scala 62:31]
      alutype_reg <= UInt<1>("h00") @[idexe_reg.scala 63:31]
      aluop_reg <= UInt<2>("h03") @[idexe_reg.scala 64:35]
      src1_reg <= UInt<1>("h00") @[idexe_reg.scala 65:35]
      src2_reg <= UInt<1>("h00") @[idexe_reg.scala 66:35]
      wa_reg <= UInt<1>("h00") @[idexe_reg.scala 67:35]
      wreg_reg <= UInt<1>("h00") @[idexe_reg.scala 68:35]
      mreg_reg <= UInt<1>("h00") @[idexe_reg.scala 69:35]
      din_reg <= UInt<1>("h00") @[idexe_reg.scala 70:35]
      csr_addr_reg <= UInt<1>("h00") @[idexe_reg.scala 71:31]
      exccode_reg <= UInt<5>("h01f") @[idexe_reg.scala 72:31]
      jump_addr_reg <= UInt<1>("h00") @[idexe_reg.scala 73:31]
      skip @[idexe_reg.scala 61:31]
    else : @[idexe_reg.scala 74:63]
      node _T_1 = bits(io.stall, 2, 2) @[idexe_reg.scala 74:28]
      node _T_2 = eq(_T_1, UInt<1>("h01")) @[idexe_reg.scala 74:32]
      node _T_3 = bits(io.stall, 3, 3) @[idexe_reg.scala 74:51]
      node _T_4 = eq(_T_3, UInt<1>("h00")) @[idexe_reg.scala 74:55]
      node _T_5 = and(_T_2, _T_4) @[idexe_reg.scala 74:40]
      when _T_5 : @[idexe_reg.scala 74:63]
        pc_reg <= UInt<1>("h00") @[idexe_reg.scala 75:31]
        alutype_reg <= UInt<1>("h00") @[idexe_reg.scala 76:31]
        aluop_reg <= UInt<2>("h03") @[idexe_reg.scala 77:35]
        src1_reg <= UInt<1>("h00") @[idexe_reg.scala 78:35]
        src2_reg <= UInt<1>("h00") @[idexe_reg.scala 79:35]
        wa_reg <= UInt<1>("h00") @[idexe_reg.scala 80:35]
        wreg_reg <= UInt<1>("h00") @[idexe_reg.scala 81:35]
        mreg_reg <= UInt<1>("h00") @[idexe_reg.scala 82:35]
        din_reg <= UInt<1>("h00") @[idexe_reg.scala 83:35]
        csr_addr_reg <= UInt<1>("h00") @[idexe_reg.scala 84:31]
        exccode_reg <= UInt<5>("h01f") @[idexe_reg.scala 85:31]
        jump_addr_reg <= UInt<1>("h00") @[idexe_reg.scala 86:31]
        skip @[idexe_reg.scala 74:63]
      else : @[idexe_reg.scala 87:36]
        node _T_6 = bits(io.stall, 2, 2) @[idexe_reg.scala 87:24]
        node _T_7 = eq(_T_6, UInt<1>("h00")) @[idexe_reg.scala 87:28]
        when _T_7 : @[idexe_reg.scala 87:36]
          pc_reg <= io.id_pc @[idexe_reg.scala 88:31]
          alutype_reg <= io.id_alutype @[idexe_reg.scala 89:23]
          aluop_reg <= io.id_aluop @[idexe_reg.scala 90:23]
          src1_reg <= io.id_src1 @[idexe_reg.scala 91:23]
          src2_reg <= io.id_src2 @[idexe_reg.scala 92:23]
          wa_reg <= io.id_wa @[idexe_reg.scala 93:23]
          wreg_reg <= io.id_wreg @[idexe_reg.scala 94:23]
          mreg_reg <= io.id_mreg @[idexe_reg.scala 95:23]
          din_reg <= io.id_din @[idexe_reg.scala 96:23]
          csr_addr_reg <= io.id_csr_addr @[idexe_reg.scala 97:31]
          exccode_reg <= io.id_exccode @[idexe_reg.scala 98:31]
          jump_addr_reg <= io.id_jump_addr @[idexe_reg.scala 99:31]
          skip @[idexe_reg.scala 87:36]
        else : @[idexe_reg.scala 100:16]
          pc_reg <= pc_reg @[idexe_reg.scala 101:24]
          alutype_reg <= alutype_reg @[idexe_reg.scala 102:31]
          aluop_reg <= aluop_reg @[idexe_reg.scala 103:31]
          src1_reg <= src1_reg @[idexe_reg.scala 104:31]
          src2_reg <= src2_reg @[idexe_reg.scala 105:31]
          wa_reg <= wa_reg @[idexe_reg.scala 106:31]
          wreg_reg <= wreg_reg @[idexe_reg.scala 107:31]
          mreg_reg <= mreg_reg @[idexe_reg.scala 108:31]
          din_reg <= din_reg @[idexe_reg.scala 109:31]
          csr_addr_reg <= csr_addr_reg @[idexe_reg.scala 110:23]
          exccode_reg <= exccode_reg @[idexe_reg.scala 111:31]
          jump_addr_reg <= jump_addr_reg @[idexe_reg.scala 112:31]
          skip @[idexe_reg.scala 100:16]
    io.exe_pc <= pc_reg @[idexe_reg.scala 115:22]
    io.exe_alutype <= alutype_reg @[idexe_reg.scala 116:22]
    io.exe_aluop <= aluop_reg @[idexe_reg.scala 117:26]
    io.exe_src1 <= src1_reg @[idexe_reg.scala 118:22]
    io.exe_src2 <= src2_reg @[idexe_reg.scala 119:22]
    io.exe_wa <= wa_reg @[idexe_reg.scala 120:26]
    io.exe_wreg <= wreg_reg @[idexe_reg.scala 121:26]
    io.exe_mreg <= mreg_reg @[idexe_reg.scala 122:26]
    io.exe_din <= din_reg @[idexe_reg.scala 123:26]
    io.exe_csr_addr <= csr_addr_reg @[idexe_reg.scala 124:26]
    io.exe_exccode <= exccode_reg @[idexe_reg.scala 125:26]
    io.exe_jump_addr <= jump_addr_reg @[idexe_reg.scala 126:26]
    
  module exe_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip exe_pc_i : UInt<64>, flip exe_alutype_i : UInt<3>, flip exe_aluop_i : UInt<8>, flip exe_src1_i : UInt<64>, flip exe_src2_i : UInt<64>, flip exe_wa_i : UInt<5>, flip exe_wreg_i : UInt<1>, flip exe_mreg_i : UInt<1>, flip exe_din_i : UInt<64>, flip csr_addr_i : UInt<12>, flip csr_rd_i : UInt<64>, flip exe_exccode_i : UInt<5>, flip exe_jump_addr_i : UInt<64>, exe_pc_o : UInt<64>, exe_aluop_o : UInt<8>, exe_wa_o : UInt<5>, exe_wreg_o : UInt<1>, exe_wd_o : UInt<64>, exe_mreg_o : UInt<1>, exe_din_o : UInt<64>, csr_wa_o : UInt<12>, csr_wd_o : UInt<64>, csr_we_o : UInt<1>, exe_exccode_o : UInt<5>, exe_jump_addr_o : UInt<64>, stallreq_exe : UInt<1>, csr_ra_o : UInt<12>, csr_re_o : UInt<1>, flip mem2exe_csr_we : UInt<1>, flip mem2exe_csr_wa : UInt<12>, flip mem2exe_csr_wd : UInt<64>, flip wb2exe_csr_we : UInt<1>, flip wb2exe_csr_wa : UInt<12>, flip wb2exe_csr_wd : UInt<64>}
    
    io.exe_pc_o <= io.exe_pc_i @[exe_stage.scala 59:22]
    io.exe_aluop_o <= io.exe_aluop_i @[exe_stage.scala 60:22]
    io.exe_mreg_o <= io.exe_mreg_i @[exe_stage.scala 61:22]
    io.exe_din_o <= io.exe_din_i @[exe_stage.scala 62:22]
    io.exe_wa_o <= io.exe_wa_i @[exe_stage.scala 63:22]
    io.exe_wreg_o <= io.exe_wreg_i @[exe_stage.scala 64:22]
    io.exe_exccode_o <= io.exe_exccode_i @[exe_stage.scala 65:22]
    io.exe_jump_addr_o <= io.exe_jump_addr_i @[exe_stage.scala 66:22]
    node andAns = and(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 70:32]
    node orAns = or(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 71:32]
    node xorAns = xor(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 72:32]
    node _T = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 73:32]
    node addAns = tail(_T, 1) @[exe_stage.scala 73:32]
    node _T_1 = sub(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 74:32]
    node subAns = tail(_T_1, 1) @[exe_stage.scala 74:32]
    node _T_2 = asSInt(io.exe_src1_i) @[exe_stage.scala 75:43]
    node _T_3 = asSInt(io.exe_src2_i) @[exe_stage.scala 75:68]
    node _T_4 = lt(_T_2, _T_3) @[exe_stage.scala 75:46]
    node sltAns = mux(_T_4, UInt<64>("h01"), UInt<64>("h00")) @[exe_stage.scala 75:21]
    node _T_5 = lt(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 76:46]
    node sltuAns = mux(_T_5, UInt<64>("h01"), UInt<64>("h00")) @[exe_stage.scala 76:21]
    node _T_6 = bits(io.exe_src2_i, 5, 0) @[exe_stage.scala 77:49]
    node _T_7 = dshl(io.exe_src1_i, _T_6) @[exe_stage.scala 77:33]
    node sllAns = bits(_T_7, 63, 0) @[exe_stage.scala 77:55]
    node _T_8 = bits(io.exe_src2_i, 5, 0) @[exe_stage.scala 78:58]
    node srlAns = dshr(io.exe_src1_i, _T_8) @[exe_stage.scala 78:42]
    node _T_9 = asSInt(io.exe_src1_i) @[exe_stage.scala 79:39]
    node _T_10 = bits(io.exe_src2_i, 5, 0) @[exe_stage.scala 79:58]
    node _T_11 = dshr(_T_9, _T_10) @[exe_stage.scala 79:42]
    node sraAns = asUInt(_T_11) @[exe_stage.scala 79:71]
    node _T_12 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 82:32]
    node addiAns = tail(_T_12, 1) @[exe_stage.scala 82:32]
    node _T_13 = asSInt(io.exe_src1_i) @[exe_stage.scala 83:43]
    node _T_14 = asSInt(io.exe_src2_i) @[exe_stage.scala 83:68]
    node _T_15 = lt(_T_13, _T_14) @[exe_stage.scala 83:46]
    node sltiAns = mux(_T_15, UInt<64>("h01"), UInt<64>("h00")) @[exe_stage.scala 83:21]
    node _T_16 = lt(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 84:46]
    node sltiuAns = mux(_T_16, UInt<64>("h01"), UInt<64>("h00")) @[exe_stage.scala 84:21]
    node xoriAns = xor(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 85:32]
    node oriAns = or(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 86:32]
    node andiAns = and(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 87:32]
    node _T_17 = bits(io.exe_src2_i, 5, 0) @[exe_stage.scala 88:49]
    node _T_18 = dshl(io.exe_src1_i, _T_17) @[exe_stage.scala 88:33]
    node slliAns = bits(_T_18, 63, 0) @[exe_stage.scala 88:55]
    node _T_19 = bits(io.exe_src2_i, 5, 0) @[exe_stage.scala 89:58]
    node srliAns = dshr(io.exe_src1_i, _T_19) @[exe_stage.scala 89:42]
    node _T_20 = asSInt(io.exe_src1_i) @[exe_stage.scala 90:39]
    node _T_21 = bits(io.exe_src2_i, 5, 0) @[exe_stage.scala 90:58]
    node _T_22 = dshr(_T_20, _T_21) @[exe_stage.scala 90:42]
    node sraiAns = asUInt(_T_22) @[exe_stage.scala 90:71]
    node _T_23 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 91:32]
    node lbAns = tail(_T_23, 1) @[exe_stage.scala 91:32]
    node _T_24 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 92:32]
    node lhAns = tail(_T_24, 1) @[exe_stage.scala 92:32]
    node _T_25 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 93:32]
    node lwAns = tail(_T_25, 1) @[exe_stage.scala 93:32]
    node _T_26 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 94:32]
    node lbuAns = tail(_T_26, 1) @[exe_stage.scala 94:32]
    node _T_27 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 95:32]
    node lhuAns = tail(_T_27, 1) @[exe_stage.scala 95:32]
    node _T_28 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 96:32]
    node lwuAns = tail(_T_28, 1) @[exe_stage.scala 96:32]
    node _T_29 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 97:32]
    node ldAns = tail(_T_29, 1) @[exe_stage.scala 97:32]
    node _T_30 = add(io.exe_pc_i, UInt<3>("h04")) @[exe_stage.scala 98:32]
    node jalrAns = tail(_T_30, 1) @[exe_stage.scala 98:32]
    node _T_31 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 101:32]
    node sbAns = tail(_T_31, 1) @[exe_stage.scala 101:32]
    node _T_32 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 102:32]
    node shAns = tail(_T_32, 1) @[exe_stage.scala 102:32]
    node _T_33 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 103:32]
    node swAns = tail(_T_33, 1) @[exe_stage.scala 103:32]
    node _T_34 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 104:32]
    node sdAns = tail(_T_34, 1) @[exe_stage.scala 104:32]
    node _T_35 = dshl(io.exe_src2_i, UInt<4>("h0c")) @[exe_stage.scala 107:33]
    node luiAns = bits(_T_35, 63, 0) @[exe_stage.scala 107:41]
    node _T_36 = dshl(io.exe_src2_i, UInt<4>("h0c")) @[exe_stage.scala 108:34]
    node _T_37 = add(_T_36, io.exe_pc_i) @[exe_stage.scala 108:43]
    node _T_38 = tail(_T_37, 1) @[exe_stage.scala 108:43]
    node auipcAns = bits(_T_38, 63, 0) @[exe_stage.scala 108:57]
    node _T_39 = add(io.exe_pc_i, UInt<3>("h04")) @[exe_stage.scala 111:30]
    node jalAns = tail(_T_39, 1) @[exe_stage.scala 111:30]
    node _T_40 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 127:45]
    node _T_41 = tail(_T_40, 1) @[exe_stage.scala 127:45]
    node _T_42 = bits(_T_41, 31, 0) @[exe_stage.scala 127:61]
    wire _T_43 : SInt<64>
    _T_43 <= asSInt(UInt<64>("h00"))
    node _T_44 = asSInt(_T_42) @[exe_stage.scala 118:21]
    _T_43 <= _T_44 @[exe_stage.scala 118:16]
    node addiwAns = asUInt(_T_43) @[exe_stage.scala 119:22]
    node _T_45 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 128:45]
    node _T_46 = tail(_T_45, 1) @[exe_stage.scala 128:45]
    node _T_47 = bits(_T_46, 31, 0) @[exe_stage.scala 128:61]
    wire _T_48 : SInt<64>
    _T_48 <= asSInt(UInt<64>("h00"))
    node _T_49 = asSInt(_T_47) @[exe_stage.scala 118:21]
    _T_48 <= _T_49 @[exe_stage.scala 118:16]
    node addwAns = asUInt(_T_48) @[exe_stage.scala 119:22]
    node _T_50 = sub(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 129:45]
    node _T_51 = tail(_T_50, 1) @[exe_stage.scala 129:45]
    node _T_52 = bits(_T_51, 31, 0) @[exe_stage.scala 129:61]
    wire _T_53 : SInt<64>
    _T_53 <= asSInt(UInt<64>("h00"))
    node _T_54 = asSInt(_T_52) @[exe_stage.scala 118:21]
    _T_53 <= _T_54 @[exe_stage.scala 118:16]
    node subwAns = asUInt(_T_53) @[exe_stage.scala 119:22]
    node _T_55 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 130:44]
    node _T_56 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 130:67]
    node _T_57 = dshl(_T_55, _T_56) @[exe_stage.scala 130:51]
    node _T_58 = bits(_T_57, 31, 0) @[exe_stage.scala 130:73]
    wire _T_59 : SInt<64>
    _T_59 <= asSInt(UInt<64>("h00"))
    node _T_60 = asSInt(_T_58) @[exe_stage.scala 118:21]
    _T_59 <= _T_60 @[exe_stage.scala 118:16]
    node sllwAns = asUInt(_T_59) @[exe_stage.scala 119:22]
    node _T_61 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 131:44]
    node _T_62 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 131:67]
    node _T_63 = dshl(_T_61, _T_62) @[exe_stage.scala 131:51]
    node _T_64 = bits(_T_63, 31, 0) @[exe_stage.scala 131:73]
    wire _T_65 : SInt<64>
    _T_65 <= asSInt(UInt<64>("h00"))
    node _T_66 = asSInt(_T_64) @[exe_stage.scala 118:21]
    _T_65 <= _T_66 @[exe_stage.scala 118:16]
    node slliwAns = asUInt(_T_65) @[exe_stage.scala 119:22]
    node _T_67 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 132:44]
    node _T_68 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 132:76]
    node _T_69 = dshr(_T_67, _T_68) @[exe_stage.scala 132:60]
    wire _T_70 : SInt<64>
    _T_70 <= asSInt(UInt<64>("h00"))
    node _T_71 = asSInt(_T_69) @[exe_stage.scala 118:21]
    _T_70 <= _T_71 @[exe_stage.scala 118:16]
    node srlwAns = asUInt(_T_70) @[exe_stage.scala 119:22]
    node _T_72 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 133:44]
    node _T_73 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 133:76]
    node _T_74 = dshr(_T_72, _T_73) @[exe_stage.scala 133:60]
    wire _T_75 : SInt<64>
    _T_75 <= asSInt(UInt<64>("h00"))
    node _T_76 = asSInt(_T_74) @[exe_stage.scala 118:21]
    _T_75 <= _T_76 @[exe_stage.scala 118:16]
    node srliwAns = asUInt(_T_75) @[exe_stage.scala 119:22]
    node _T_77 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 134:42]
    node _T_78 = asSInt(_T_77) @[exe_stage.scala 134:55]
    node _T_79 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 134:74]
    node _T_80 = dshr(_T_78, _T_79) @[exe_stage.scala 134:58]
    wire _T_81 : SInt<64>
    _T_81 <= asSInt(UInt<64>("h00"))
    _T_81 <= _T_80 @[exe_stage.scala 123:16]
    node srawAns = asUInt(_T_81) @[exe_stage.scala 124:22]
    node _T_82 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 135:42]
    node _T_83 = asSInt(_T_82) @[exe_stage.scala 135:55]
    node _T_84 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 135:74]
    node _T_85 = dshr(_T_83, _T_84) @[exe_stage.scala 135:58]
    wire _T_86 : SInt<64>
    _T_86 <= asSInt(UInt<64>("h00"))
    _T_86 <= _T_85 @[exe_stage.scala 123:16]
    node sraiwAns = asUInt(_T_86) @[exe_stage.scala 124:22]
    node _T_87 = eq(io.exe_aluop_i, UInt<6>("h026")) @[exe_stage.scala 148:34]
    node _T_88 = eq(io.exe_aluop_i, UInt<6>("h027")) @[exe_stage.scala 148:70]
    node _T_89 = or(_T_87, _T_88) @[exe_stage.scala 148:52]
    node _T_90 = eq(io.exe_aluop_i, UInt<6>("h028")) @[exe_stage.scala 149:34]
    node _T_91 = or(_T_89, _T_90) @[exe_stage.scala 148:87]
    node _T_92 = eq(io.exe_aluop_i, UInt<6>("h029")) @[exe_stage.scala 149:70]
    node _T_93 = or(_T_91, _T_92) @[exe_stage.scala 149:52]
    node _T_94 = eq(io.exe_aluop_i, UInt<7>("h043")) @[exe_stage.scala 150:50]
    node mul_inst = or(_T_93, _T_94) @[exe_stage.scala 149:87]
    node _T_95 = eq(io.exe_aluop_i, UInt<6>("h026")) @[exe_stage.scala 152:39]
    node _T_96 = eq(io.exe_aluop_i, UInt<6>("h027")) @[exe_stage.scala 152:75]
    node _T_97 = or(_T_95, _T_96) @[exe_stage.scala 152:57]
    node _T_98 = eq(io.exe_aluop_i, UInt<6>("h028")) @[exe_stage.scala 153:39]
    node _T_99 = or(_T_97, _T_98) @[exe_stage.scala 152:92]
    node _T_100 = eq(io.exe_aluop_i, UInt<7>("h043")) @[exe_stage.scala 153:75]
    node signed_mulop1 = or(_T_99, _T_100) @[exe_stage.scala 153:57]
    node _T_101 = eq(io.exe_aluop_i, UInt<6>("h026")) @[exe_stage.scala 155:39]
    node _T_102 = eq(io.exe_aluop_i, UInt<6>("h027")) @[exe_stage.scala 155:75]
    node _T_103 = or(_T_101, _T_102) @[exe_stage.scala 155:57]
    node _T_104 = eq(io.exe_aluop_i, UInt<7>("h043")) @[exe_stage.scala 156:39]
    node signed_mulop2 = or(_T_103, _T_104) @[exe_stage.scala 155:92]
    reg mulres : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[exe_stage.scala 158:25]
    reg mul_done : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exe_stage.scala 159:25]
    node _T_105 = eq(mul_inst, UInt<1>("h01")) @[exe_stage.scala 166:33]
    node _T_106 = eq(mul_done, UInt<1>("h00")) @[exe_stage.scala 166:53]
    node _T_107 = and(_T_105, _T_106) @[exe_stage.scala 166:41]
    node mul_start = mux(_T_107, UInt<1>("h01"), UInt<1>("h00")) @[exe_stage.scala 166:22]
    reg mul_cnt : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[exe_stage.scala 169:32]
    reg multemp : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[exe_stage.scala 170:28]
    reg mul_temp_op1 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exe_stage.scala 171:32]
    reg mul_temp_op2 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exe_stage.scala 172:32]
    reg mul_temp1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[exe_stage.scala 174:28]
    reg mul_temp2 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[exe_stage.scala 175:28]
    reg mul_temp3 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[exe_stage.scala 176:28]
    reg mul_temp4 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[exe_stage.scala 177:28]
    wire temp_sum1 : UInt<48>
    temp_sum1 <= UInt<48>("h00")
    wire temp_sum2 : UInt<48>
    temp_sum2 <= UInt<48>("h00")
    wire temp_result : UInt<80>
    temp_result <= UInt<80>("h00")
    reg mul_state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[exe_stage.scala 184:26]
    node _T_108 = eq(UInt<2>("h00"), mul_state) @[Conditional.scala 37:30]
    when _T_108 : @[Conditional.scala 40:58]
      node _T_109 = eq(mul_start, UInt<1>("h01")) @[exe_stage.scala 190:32]
      when _T_109 : @[exe_stage.scala 190:40]
        node _T_110 = eq(io.exe_src1_i, UInt<1>("h00")) @[exe_stage.scala 191:32]
        node _T_111 = eq(io.exe_src2_i, UInt<1>("h00")) @[exe_stage.scala 191:51]
        node _T_112 = or(_T_110, _T_111) @[exe_stage.scala 191:40]
        when _T_112 : @[exe_stage.scala 191:59]
          mul_state <= UInt<2>("h01") @[exe_stage.scala 192:32]
          skip @[exe_stage.scala 191:59]
        else : @[exe_stage.scala 193:30]
          mul_state <= UInt<2>("h02") @[exe_stage.scala 194:32]
          multemp <= UInt<1>("h00") @[exe_stage.scala 195:34]
          mul_cnt <= UInt<1>("h00") @[exe_stage.scala 196:34]
          node _T_113 = eq(signed_mulop1, UInt<1>("h01")) @[exe_stage.scala 198:60]
          node _T_114 = bits(io.exe_src1_i, 63, 63) @[exe_stage.scala 198:78]
          node _T_115 = eq(_T_114, UInt<1>("h01")) @[exe_stage.scala 198:83]
          node _T_116 = and(_T_113, _T_115) @[exe_stage.scala 198:68]
          node _T_117 = not(io.exe_src1_i) @[exe_stage.scala 198:91]
          node _T_118 = add(_T_117, UInt<1>("h01")) @[exe_stage.scala 198:100]
          node _T_119 = tail(_T_118, 1) @[exe_stage.scala 198:100]
          node _T_120 = mux(_T_116, _T_119, io.exe_src1_i) @[exe_stage.scala 198:45]
          mul_temp_op1 <= _T_120 @[exe_stage.scala 198:39]
          node _T_121 = eq(signed_mulop2, UInt<1>("h01")) @[exe_stage.scala 199:60]
          node _T_122 = bits(io.exe_src2_i, 63, 63) @[exe_stage.scala 199:78]
          node _T_123 = eq(_T_122, UInt<1>("h01")) @[exe_stage.scala 199:83]
          node _T_124 = and(_T_121, _T_123) @[exe_stage.scala 199:68]
          node _T_125 = not(io.exe_src2_i) @[exe_stage.scala 199:91]
          node _T_126 = add(_T_125, UInt<1>("h01")) @[exe_stage.scala 199:100]
          node _T_127 = tail(_T_126, 1) @[exe_stage.scala 199:100]
          node _T_128 = mux(_T_124, _T_127, io.exe_src2_i) @[exe_stage.scala 199:45]
          mul_temp_op2 <= _T_128 @[exe_stage.scala 199:39]
          skip @[exe_stage.scala 193:30]
        skip @[exe_stage.scala 190:40]
      else : @[exe_stage.scala 201:28]
        mul_done <= UInt<1>("h00") @[exe_stage.scala 202:34]
        mulres <= UInt<1>("h00") @[exe_stage.scala 203:32]
        skip @[exe_stage.scala 201:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_129 = eq(UInt<2>("h01"), mul_state) @[Conditional.scala 37:30]
      when _T_129 : @[Conditional.scala 39:67]
        multemp <= UInt<1>("h00") @[exe_stage.scala 209:26]
        mul_state <= UInt<2>("h03") @[exe_stage.scala 210:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_130 = eq(UInt<2>("h02"), mul_state) @[Conditional.scala 37:30]
        when _T_130 : @[Conditional.scala 39:67]
          node _T_131 = neq(mul_cnt, UInt<4>("h08")) @[exe_stage.scala 215:23]
          when _T_131 : @[exe_stage.scala 215:37]
            node _T_132 = eq(mul_cnt, UInt<1>("h00")) @[exe_stage.scala 219:40]
            node _T_133 = eq(mul_cnt, UInt<1>("h01")) @[exe_stage.scala 219:59]
            node _T_134 = or(_T_132, _T_133) @[exe_stage.scala 219:48]
            node _T_135 = bits(mul_temp_op1, 15, 0) @[exe_stage.scala 219:83]
            node _T_136 = eq(mul_cnt, UInt<2>("h02")) @[exe_stage.scala 220:44]
            node _T_137 = eq(mul_cnt, UInt<2>("h03")) @[exe_stage.scala 220:63]
            node _T_138 = or(_T_136, _T_137) @[exe_stage.scala 220:52]
            node _T_139 = bits(mul_temp_op1, 31, 16) @[exe_stage.scala 220:87]
            node _T_140 = eq(mul_cnt, UInt<3>("h04")) @[exe_stage.scala 221:44]
            node _T_141 = eq(mul_cnt, UInt<3>("h05")) @[exe_stage.scala 221:63]
            node _T_142 = or(_T_140, _T_141) @[exe_stage.scala 221:52]
            node _T_143 = bits(mul_temp_op1, 47, 32) @[exe_stage.scala 221:87]
            node _T_144 = eq(mul_cnt, UInt<3>("h06")) @[exe_stage.scala 222:44]
            node _T_145 = eq(mul_cnt, UInt<3>("h07")) @[exe_stage.scala 222:63]
            node _T_146 = or(_T_144, _T_145) @[exe_stage.scala 222:52]
            node _T_147 = bits(mul_temp_op1, 63, 48) @[exe_stage.scala 222:87]
            node _T_148 = mux(_T_146, _T_147, UInt<1>("h00")) @[Mux.scala 98:16]
            node _T_149 = mux(_T_142, _T_143, _T_148) @[Mux.scala 98:16]
            node _T_150 = mux(_T_138, _T_139, _T_149) @[Mux.scala 98:16]
            node _T_151 = mux(_T_134, _T_135, _T_150) @[Mux.scala 98:16]
            node _T_152 = bits(mul_temp_op2, 15, 0) @[exe_stage.scala 226:35]
            node _T_153 = mul(_T_151, _T_152) @[exe_stage.scala 226:33]
            mul_temp1 <= _T_153 @[exe_stage.scala 226:29]
            node _T_154 = bits(mul_temp_op2, 31, 16) @[exe_stage.scala 227:27]
            node _T_155 = mul(_T_151, _T_154) @[exe_stage.scala 227:25]
            mul_temp2 <= _T_155 @[exe_stage.scala 227:21]
            node _T_156 = bits(mul_temp_op2, 47, 32) @[exe_stage.scala 228:27]
            node _T_157 = mul(_T_151, _T_156) @[exe_stage.scala 228:25]
            mul_temp3 <= _T_157 @[exe_stage.scala 228:21]
            node _T_158 = bits(mul_temp_op2, 63, 48) @[exe_stage.scala 229:27]
            node _T_159 = mul(_T_151, _T_158) @[exe_stage.scala 229:25]
            mul_temp4 <= _T_159 @[exe_stage.scala 229:21]
            node _T_160 = cat(UInt<16>("h00"), mul_temp1) @[Cat.scala 30:58]
            node _T_161 = cat(mul_temp2, UInt<16>("h00")) @[Cat.scala 30:58]
            node _T_162 = add(_T_160, _T_161) @[exe_stage.scala 230:49]
            node _T_163 = tail(_T_162, 1) @[exe_stage.scala 230:49]
            temp_sum1 <= _T_163 @[exe_stage.scala 230:21]
            node _T_164 = cat(UInt<16>("h00"), mul_temp3) @[Cat.scala 30:58]
            node _T_165 = cat(mul_temp4, UInt<16>("h00")) @[Cat.scala 30:58]
            node _T_166 = add(_T_164, _T_165) @[exe_stage.scala 231:49]
            node _T_167 = tail(_T_166, 1) @[exe_stage.scala 231:49]
            temp_sum2 <= _T_167 @[exe_stage.scala 231:21]
            node _T_168 = cat(UInt<32>("h00"), temp_sum1) @[Cat.scala 30:58]
            node _T_169 = cat(temp_sum2, UInt<32>("h00")) @[Cat.scala 30:58]
            node _T_170 = add(_T_168, _T_169) @[exe_stage.scala 232:51]
            node _T_171 = tail(_T_170, 1) @[exe_stage.scala 232:51]
            temp_result <= _T_171 @[exe_stage.scala 232:23]
            node _T_172 = eq(mul_cnt, UInt<1>("h01")) @[exe_stage.scala 236:39]
            node _T_173 = eq(mul_cnt, UInt<2>("h03")) @[exe_stage.scala 237:51]
            node _T_174 = cat(temp_result, UInt<16>("h00")) @[Cat.scala 30:58]
            node _T_175 = add(multemp, _T_174) @[exe_stage.scala 237:72]
            node _T_176 = tail(_T_175, 1) @[exe_stage.scala 237:72]
            node _T_177 = eq(mul_cnt, UInt<3>("h05")) @[exe_stage.scala 238:51]
            node _T_178 = cat(temp_result, UInt<32>("h00")) @[Cat.scala 30:58]
            node _T_179 = add(multemp, _T_178) @[exe_stage.scala 238:72]
            node _T_180 = tail(_T_179, 1) @[exe_stage.scala 238:72]
            node _T_181 = eq(mul_cnt, UInt<3>("h07")) @[exe_stage.scala 239:51]
            node _T_182 = cat(temp_result, UInt<48>("h00")) @[Cat.scala 30:58]
            node _T_183 = add(multemp, _T_182) @[exe_stage.scala 239:72]
            node _T_184 = tail(_T_183, 1) @[exe_stage.scala 239:72]
            node _T_185 = mux(_T_181, _T_184, multemp) @[Mux.scala 98:16]
            node _T_186 = mux(_T_177, _T_180, _T_185) @[Mux.scala 98:16]
            node _T_187 = mux(_T_173, _T_176, _T_186) @[Mux.scala 98:16]
            node _T_188 = mux(_T_172, temp_result, _T_187) @[Mux.scala 98:16]
            multemp <= _T_188 @[exe_stage.scala 235:27]
            node _T_189 = add(mul_cnt, UInt<1>("h01")) @[exe_stage.scala 240:38]
            node _T_190 = tail(_T_189, 1) @[exe_stage.scala 240:38]
            mul_cnt <= _T_190 @[exe_stage.scala 240:27]
            skip @[exe_stage.scala 215:37]
          else : @[exe_stage.scala 242:29]
            node _T_191 = eq(signed_mulop1, UInt<1>("h00")) @[exe_stage.scala 243:32]
            node _T_192 = eq(signed_mulop2, UInt<1>("h00")) @[exe_stage.scala 243:57]
            node _T_193 = and(_T_191, _T_192) @[exe_stage.scala 243:40]
            when _T_193 : @[exe_stage.scala 243:65]
              multemp <= multemp @[exe_stage.scala 244:36]
              skip @[exe_stage.scala 243:65]
            else : @[exe_stage.scala 245:83]
              node _T_194 = eq(signed_mulop1, UInt<1>("h01")) @[exe_stage.scala 245:50]
              node _T_195 = eq(signed_mulop2, UInt<1>("h00")) @[exe_stage.scala 245:75]
              node _T_196 = and(_T_194, _T_195) @[exe_stage.scala 245:58]
              when _T_196 : @[exe_stage.scala 245:83]
                node _T_197 = bits(io.exe_src1_i, 63, 63) @[exe_stage.scala 246:50]
                node _T_198 = eq(_T_197, UInt<1>("h01")) @[exe_stage.scala 246:55]
                node _T_199 = not(multemp) @[exe_stage.scala 246:63]
                node _T_200 = add(_T_199, UInt<1>("h01")) @[exe_stage.scala 246:72]
                node _T_201 = tail(_T_200, 1) @[exe_stage.scala 246:72]
                node _T_202 = mux(_T_198, _T_201, multemp) @[exe_stage.scala 246:42]
                multemp <= _T_202 @[exe_stage.scala 246:36]
                skip @[exe_stage.scala 245:83]
              else : @[exe_stage.scala 247:36]
                node _T_203 = bits(io.exe_src1_i, 63, 63) @[exe_stage.scala 248:50]
                node _T_204 = bits(io.exe_src2_i, 63, 63) @[exe_stage.scala 248:62]
                node _T_205 = eq(_T_204, UInt<1>("h01")) @[exe_stage.scala 248:67]
                node _T_206 = xor(_T_203, _T_205) @[exe_stage.scala 248:54]
                node _T_207 = not(multemp) @[exe_stage.scala 248:75]
                node _T_208 = add(_T_207, UInt<1>("h01")) @[exe_stage.scala 248:84]
                node _T_209 = tail(_T_208, 1) @[exe_stage.scala 248:84]
                node _T_210 = mux(_T_206, _T_209, multemp) @[exe_stage.scala 248:42]
                multemp <= _T_210 @[exe_stage.scala 248:36]
                skip @[exe_stage.scala 247:36]
            mul_state <= UInt<2>("h03") @[exe_stage.scala 250:35]
            mul_cnt <= UInt<1>("h00") @[exe_stage.scala 251:33]
            skip @[exe_stage.scala 242:29]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_211 = eq(UInt<2>("h03"), mul_state) @[Conditional.scala 37:30]
          when _T_211 : @[Conditional.scala 39:67]
            mulres <= multemp @[exe_stage.scala 257:25]
            mul_done <= UInt<1>("h01") @[exe_stage.scala 258:27]
            node _T_212 = eq(mul_start, UInt<1>("h00")) @[exe_stage.scala 259:33]
            when _T_212 : @[exe_stage.scala 259:41]
              mul_state <= UInt<2>("h00") @[exe_stage.scala 260:35]
              mul_done <= UInt<1>("h00") @[exe_stage.scala 261:34]
              mulres <= UInt<1>("h00") @[exe_stage.scala 262:32]
              skip @[exe_stage.scala 259:41]
            skip @[Conditional.scala 39:67]
    node mulAns = bits(mulres, 63, 0) @[exe_stage.scala 268:26]
    node mulhAns = bits(mulres, 127, 64) @[exe_stage.scala 269:26]
    node mulhsuAns = bits(mulres, 127, 64) @[exe_stage.scala 270:26]
    node mulhuAns = bits(mulres, 127, 64) @[exe_stage.scala 271:26]
    node _T_213 = bits(mulres, 31, 0) @[exe_stage.scala 272:38]
    wire _T_214 : SInt<64>
    _T_214 <= asSInt(UInt<64>("h00"))
    node _T_215 = asSInt(_T_213) @[exe_stage.scala 118:21]
    _T_214 <= _T_215 @[exe_stage.scala 118:16]
    node mulwAns = asUInt(_T_214) @[exe_stage.scala 119:22]
    node _T_216 = eq(io.exe_aluop_i, UInt<6>("h02a")) @[exe_stage.scala 279:37]
    node _T_217 = eq(io.exe_aluop_i, UInt<6>("h02b")) @[exe_stage.scala 279:69]
    node _T_218 = or(_T_216, _T_217) @[exe_stage.scala 279:52]
    node _T_219 = eq(io.exe_aluop_i, UInt<6>("h02c")) @[exe_stage.scala 280:37]
    node _T_220 = or(_T_218, _T_219) @[exe_stage.scala 279:85]
    node _T_221 = eq(io.exe_aluop_i, UInt<6>("h02d")) @[exe_stage.scala 280:69]
    node div_inst_64 = or(_T_220, _T_221) @[exe_stage.scala 280:52]
    node _T_222 = eq(io.exe_aluop_i, UInt<7>("h044")) @[exe_stage.scala 282:37]
    node _T_223 = eq(io.exe_aluop_i, UInt<7>("h045")) @[exe_stage.scala 282:69]
    node _T_224 = or(_T_222, _T_223) @[exe_stage.scala 282:52]
    node _T_225 = eq(io.exe_aluop_i, UInt<7>("h046")) @[exe_stage.scala 283:37]
    node _T_226 = or(_T_224, _T_225) @[exe_stage.scala 282:85]
    node _T_227 = eq(io.exe_aluop_i, UInt<7>("h047")) @[exe_stage.scala 283:69]
    node div_inst_32 = or(_T_226, _T_227) @[exe_stage.scala 283:52]
    node _T_228 = eq(io.exe_aluop_i, UInt<6>("h02a")) @[exe_stage.scala 285:36]
    node _T_229 = eq(io.exe_aluop_i, UInt<6>("h02c")) @[exe_stage.scala 285:68]
    node _T_230 = or(_T_228, _T_229) @[exe_stage.scala 285:51]
    node _T_231 = eq(io.exe_aluop_i, UInt<7>("h044")) @[exe_stage.scala 286:36]
    node _T_232 = or(_T_230, _T_231) @[exe_stage.scala 285:83]
    node _T_233 = eq(io.exe_aluop_i, UInt<7>("h046")) @[exe_stage.scala 286:68]
    node signed_div = or(_T_232, _T_233) @[exe_stage.scala 286:51]
    reg divres : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[exe_stage.scala 288:23]
    reg div_done : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exe_stage.scala 289:25]
    node _T_234 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 290:40]
    node _T_235 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 290:63]
    node _T_236 = or(_T_234, _T_235) @[exe_stage.scala 290:48]
    node _T_237 = eq(div_done, UInt<1>("h00")) @[exe_stage.scala 290:84]
    node _T_238 = and(_T_236, _T_237) @[exe_stage.scala 290:72]
    node _T_239 = eq(mul_inst, UInt<1>("h01")) @[exe_stage.scala 290:104]
    node _T_240 = eq(mul_done, UInt<1>("h00")) @[exe_stage.scala 290:124]
    node _T_241 = and(_T_239, _T_240) @[exe_stage.scala 290:112]
    node _T_242 = or(_T_238, _T_241) @[exe_stage.scala 290:92]
    node _T_243 = mux(_T_242, UInt<1>("h01"), UInt<1>("h00")) @[exe_stage.scala 290:25]
    io.stallreq_exe <= _T_243 @[exe_stage.scala 290:19]
    reg div_group_reg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[exe_stage.scala 293:30]
    node _T_244 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 295:41]
    node _T_245 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 295:63]
    node _T_246 = and(_T_244, _T_245) @[exe_stage.scala 295:49]
    node _T_247 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 296:57]
    node _T_248 = eq(signed_div, UInt<1>("h00")) @[exe_stage.scala 296:79]
    node _T_249 = and(_T_247, _T_248) @[exe_stage.scala 296:65]
    node _T_250 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 297:57]
    node _T_251 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 297:79]
    node _T_252 = and(_T_250, _T_251) @[exe_stage.scala 297:65]
    node _T_253 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 298:57]
    node _T_254 = eq(signed_div, UInt<1>("h00")) @[exe_stage.scala 298:79]
    node _T_255 = and(_T_253, _T_254) @[exe_stage.scala 298:65]
    node _T_256 = mux(_T_255, UInt<3>("h04"), div_group_reg) @[Mux.scala 98:16]
    node _T_257 = mux(_T_252, UInt<2>("h03"), _T_256) @[Mux.scala 98:16]
    node _T_258 = mux(_T_249, UInt<2>("h02"), _T_257) @[Mux.scala 98:16]
    node _T_259 = mux(_T_246, UInt<1>("h01"), _T_258) @[Mux.scala 98:16]
    div_group_reg <= _T_259 @[exe_stage.scala 294:21]
    node _T_260 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 301:41]
    node _T_261 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 301:63]
    node _T_262 = and(_T_260, _T_261) @[exe_stage.scala 301:49]
    node _T_263 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 302:57]
    node _T_264 = eq(signed_div, UInt<1>("h00")) @[exe_stage.scala 302:79]
    node _T_265 = and(_T_263, _T_264) @[exe_stage.scala 302:65]
    node _T_266 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 303:57]
    node _T_267 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 303:79]
    node _T_268 = and(_T_266, _T_267) @[exe_stage.scala 303:65]
    node _T_269 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 304:57]
    node _T_270 = eq(signed_div, UInt<1>("h00")) @[exe_stage.scala 304:79]
    node _T_271 = and(_T_269, _T_270) @[exe_stage.scala 304:65]
    node _T_272 = mux(_T_271, UInt<3>("h04"), UInt<3>("h07")) @[Mux.scala 98:16]
    node _T_273 = mux(_T_268, UInt<2>("h03"), _T_272) @[Mux.scala 98:16]
    node _T_274 = mux(_T_265, UInt<2>("h02"), _T_273) @[Mux.scala 98:16]
    node div_group = mux(_T_262, UInt<1>("h01"), _T_274) @[Mux.scala 98:16]
    node _T_275 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 308:30]
    node _T_276 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 309:46]
    node _T_277 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 309:86]
    node _T_278 = cat(UInt<32>("h00"), _T_277) @[Cat.scala 30:58]
    node _T_279 = mux(_T_276, _T_278, UInt<1>("h00")) @[Mux.scala 98:16]
    node div_op1 = mux(_T_275, io.exe_src1_i, _T_279) @[Mux.scala 98:16]
    node _T_280 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 312:46]
    node _T_281 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 313:46]
    node _T_282 = bits(io.exe_src2_i, 31, 0) @[exe_stage.scala 313:86]
    node _T_283 = cat(UInt<32>("h00"), _T_282) @[Cat.scala 30:58]
    node _T_284 = mux(_T_281, _T_283, UInt<1>("h00")) @[Mux.scala 98:16]
    node div_op2 = mux(_T_280, io.exe_src2_i, _T_284) @[Mux.scala 98:16]
    node _T_285 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 316:37]
    node _T_286 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 316:60]
    node _T_287 = or(_T_285, _T_286) @[exe_stage.scala 316:45]
    node _T_288 = eq(div_done, UInt<1>("h00")) @[exe_stage.scala 316:81]
    node _T_289 = and(_T_287, _T_288) @[exe_stage.scala 316:69]
    node div_start = mux(_T_289, UInt<1>("h01"), UInt<1>("h00")) @[exe_stage.scala 316:22]
    node _T_290 = eq(div_group, div_group_reg) @[exe_stage.scala 320:33]
    node _T_291 = eq(div_op1, io.exe_src1_i) @[exe_stage.scala 320:64]
    node _T_292 = and(_T_290, _T_291) @[exe_stage.scala 320:52]
    node _T_293 = eq(div_op2, io.exe_src2_i) @[exe_stage.scala 320:95]
    node _T_294 = and(_T_292, _T_293) @[exe_stage.scala 320:83]
    node _T_295 = eq(div_group, div_group_reg) @[exe_stage.scala 321:53]
    node _T_296 = eq(div_op1, io.exe_src1_i) @[exe_stage.scala 321:84]
    node _T_297 = and(_T_295, _T_296) @[exe_stage.scala 321:72]
    node _T_298 = eq(div_op2, io.exe_src2_i) @[exe_stage.scala 321:115]
    node _T_299 = and(_T_297, _T_298) @[exe_stage.scala 321:103]
    node _T_300 = eq(div_group, div_group_reg) @[exe_stage.scala 322:53]
    node _T_301 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 322:116]
    node _T_302 = cat(UInt<32>("h00"), _T_301) @[Cat.scala 30:58]
    node _T_303 = eq(div_op1, _T_302) @[exe_stage.scala 322:84]
    node _T_304 = and(_T_300, _T_303) @[exe_stage.scala 322:72]
    node _T_305 = bits(io.exe_src2_i, 31, 0) @[exe_stage.scala 322:169]
    node _T_306 = cat(UInt<32>("h00"), _T_305) @[Cat.scala 30:58]
    node _T_307 = eq(div_op2, _T_306) @[exe_stage.scala 322:137]
    node _T_308 = and(_T_304, _T_307) @[exe_stage.scala 322:125]
    node _T_309 = eq(div_group, div_group_reg) @[exe_stage.scala 323:53]
    node _T_310 = bits(io.exe_src1_i, 31, 0) @[exe_stage.scala 323:116]
    node _T_311 = cat(UInt<32>("h00"), _T_310) @[Cat.scala 30:58]
    node _T_312 = eq(div_op1, _T_311) @[exe_stage.scala 323:84]
    node _T_313 = and(_T_309, _T_312) @[exe_stage.scala 323:72]
    node _T_314 = bits(io.exe_src2_i, 31, 0) @[exe_stage.scala 323:169]
    node _T_315 = cat(UInt<32>("h00"), _T_314) @[Cat.scala 30:58]
    node _T_316 = eq(div_op2, _T_315) @[exe_stage.scala 323:137]
    node _T_317 = and(_T_313, _T_316) @[exe_stage.scala 323:125]
    node _T_318 = mux(_T_317, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_319 = mux(_T_308, UInt<1>("h01"), _T_318) @[Mux.scala 98:16]
    node _T_320 = mux(_T_299, UInt<1>("h01"), _T_319) @[Mux.scala 98:16]
    node div_haddone = mux(_T_294, UInt<1>("h01"), _T_320) @[Mux.scala 98:16]
    reg cnt : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[exe_stage.scala 326:25]
    reg dividend : UInt<130>, clock with : (reset => (reset, UInt<130>("h00"))) @[exe_stage.scala 327:25]
    reg divisor : UInt<66>, clock with : (reset => (reset, UInt<66>("h00"))) @[exe_stage.scala 328:25]
    reg temp_op1 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exe_stage.scala 329:25]
    reg divisor_mul1 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exe_stage.scala 330:25]
    wire dividend_low : UInt
    dividend_low <= UInt<1>("h00")
    wire dividend_high : UInt
    dividend_high <= UInt<1>("h00")
    node divisor_mul2 = shl(divisor_mul1, 1) @[exe_stage.scala 336:35]
    node _T_321 = add(divisor_mul2, divisor) @[exe_stage.scala 337:35]
    node divisor_mul3 = tail(_T_321, 1) @[exe_stage.scala 337:35]
    node _T_322 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 340:35]
    node _T_323 = bits(dividend, 127, 64) @[exe_stage.scala 341:44]
    node _T_324 = cat(UInt<3>("h00"), _T_323) @[Cat.scala 30:58]
    node _T_325 = cat(UInt<1>("h00"), divisor) @[Cat.scala 30:58]
    node _T_326 = sub(_T_324, _T_325) @[exe_stage.scala 341:54]
    node _T_327 = tail(_T_326, 1) @[exe_stage.scala 341:54]
    node _T_328 = bits(dividend, 63, 32) @[exe_stage.scala 342:60]
    node _T_329 = cat(UInt<3>("h00"), _T_328) @[Cat.scala 30:58]
    node _T_330 = cat(UInt<1>("h00"), divisor) @[Cat.scala 30:58]
    node _T_331 = sub(_T_329, _T_330) @[exe_stage.scala 342:70]
    node _T_332 = tail(_T_331, 1) @[exe_stage.scala 342:70]
    node div_temp1 = mux(_T_322, _T_327, _T_332) @[exe_stage.scala 340:22]
    node _T_333 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 343:35]
    node _T_334 = bits(dividend, 127, 64) @[exe_stage.scala 344:44]
    node _T_335 = cat(UInt<3>("h00"), _T_334) @[Cat.scala 30:58]
    node _T_336 = cat(UInt<1>("h00"), divisor_mul2) @[Cat.scala 30:58]
    node _T_337 = sub(_T_335, _T_336) @[exe_stage.scala 344:54]
    node _T_338 = tail(_T_337, 1) @[exe_stage.scala 344:54]
    node _T_339 = bits(dividend, 63, 32) @[exe_stage.scala 345:44]
    node _T_340 = cat(UInt<3>("h00"), _T_339) @[Cat.scala 30:58]
    node _T_341 = cat(UInt<1>("h00"), divisor_mul2) @[Cat.scala 30:58]
    node _T_342 = sub(_T_340, _T_341) @[exe_stage.scala 345:54]
    node _T_343 = tail(_T_342, 1) @[exe_stage.scala 345:54]
    node div_temp2 = mux(_T_333, _T_338, _T_343) @[exe_stage.scala 343:22]
    node _T_344 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 346:35]
    node _T_345 = bits(dividend, 127, 64) @[exe_stage.scala 347:44]
    node _T_346 = cat(UInt<3>("h00"), _T_345) @[Cat.scala 30:58]
    node _T_347 = cat(UInt<1>("h00"), divisor_mul3) @[Cat.scala 30:58]
    node _T_348 = sub(_T_346, _T_347) @[exe_stage.scala 347:54]
    node _T_349 = tail(_T_348, 1) @[exe_stage.scala 347:54]
    node _T_350 = bits(dividend, 63, 32) @[exe_stage.scala 348:64]
    node _T_351 = cat(UInt<3>("h00"), _T_350) @[Cat.scala 30:58]
    node _T_352 = cat(UInt<1>("h00"), divisor_mul3) @[Cat.scala 30:58]
    node _T_353 = sub(_T_351, _T_352) @[exe_stage.scala 348:74]
    node _T_354 = tail(_T_353, 1) @[exe_stage.scala 348:74]
    node div_temp3 = mux(_T_344, _T_349, _T_354) @[exe_stage.scala 346:22]
    node _T_355 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 351:33]
    node _T_356 = bits(div_temp3, 66, 66) @[exe_stage.scala 351:53]
    node _T_357 = eq(_T_356, UInt<1>("h00")) @[exe_stage.scala 351:58]
    node _T_358 = and(_T_355, _T_357) @[exe_stage.scala 351:41]
    node _T_359 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 352:49]
    node _T_360 = bits(div_temp2, 66, 66) @[exe_stage.scala 352:69]
    node _T_361 = eq(_T_360, UInt<1>("h00")) @[exe_stage.scala 352:74]
    node _T_362 = and(_T_359, _T_361) @[exe_stage.scala 352:57]
    node _T_363 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 353:49]
    node _T_364 = bits(div_temp3, 34, 34) @[exe_stage.scala 353:69]
    node _T_365 = eq(_T_364, UInt<1>("h00")) @[exe_stage.scala 353:74]
    node _T_366 = and(_T_363, _T_365) @[exe_stage.scala 353:57]
    node _T_367 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 354:49]
    node _T_368 = bits(div_temp2, 34, 34) @[exe_stage.scala 354:69]
    node _T_369 = eq(_T_368, UInt<1>("h00")) @[exe_stage.scala 354:74]
    node _T_370 = and(_T_367, _T_369) @[exe_stage.scala 354:57]
    node _T_371 = mux(_T_370, div_temp2, div_temp1) @[Mux.scala 98:16]
    node _T_372 = mux(_T_366, div_temp3, _T_371) @[Mux.scala 98:16]
    node _T_373 = mux(_T_362, div_temp2, _T_372) @[Mux.scala 98:16]
    node div_temp = mux(_T_358, div_temp3, _T_373) @[Mux.scala 98:16]
    node _T_374 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 357:33]
    node _T_375 = bits(div_temp3, 66, 66) @[exe_stage.scala 357:53]
    node _T_376 = eq(_T_375, UInt<1>("h00")) @[exe_stage.scala 357:58]
    node _T_377 = and(_T_374, _T_376) @[exe_stage.scala 357:41]
    node _T_378 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 358:49]
    node _T_379 = bits(div_temp2, 66, 66) @[exe_stage.scala 358:69]
    node _T_380 = eq(_T_379, UInt<1>("h00")) @[exe_stage.scala 358:74]
    node _T_381 = and(_T_378, _T_380) @[exe_stage.scala 358:57]
    node _T_382 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 359:49]
    node _T_383 = bits(div_temp3, 34, 34) @[exe_stage.scala 359:69]
    node _T_384 = eq(_T_383, UInt<1>("h00")) @[exe_stage.scala 359:74]
    node _T_385 = and(_T_382, _T_384) @[exe_stage.scala 359:57]
    node _T_386 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 360:49]
    node _T_387 = bits(div_temp2, 34, 34) @[exe_stage.scala 360:69]
    node _T_388 = eq(_T_387, UInt<1>("h00")) @[exe_stage.scala 360:74]
    node _T_389 = and(_T_386, _T_388) @[exe_stage.scala 360:57]
    node _T_390 = mux(_T_389, UInt<2>("h02"), UInt<1>("h01")) @[Mux.scala 98:16]
    node _T_391 = mux(_T_385, UInt<2>("h03"), _T_390) @[Mux.scala 98:16]
    node _T_392 = mux(_T_381, UInt<2>("h02"), _T_391) @[Mux.scala 98:16]
    node div_cnt = mux(_T_377, UInt<2>("h03"), _T_392) @[Mux.scala 98:16]
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[exe_stage.scala 364:22]
    node _T_393 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_393 : @[Conditional.scala 40:58]
      node _T_394 = eq(div_start, UInt<1>("h01")) @[exe_stage.scala 370:32]
      when _T_394 : @[exe_stage.scala 370:40]
        node _T_395 = eq(div_haddone, UInt<1>("h01")) @[exe_stage.scala 371:36]
        when _T_395 : @[exe_stage.scala 371:44]
          state <= UInt<2>("h03") @[exe_stage.scala 372:28]
          skip @[exe_stage.scala 371:44]
        else : @[exe_stage.scala 373:46]
          node _T_396 = eq(div_op2, UInt<1>("h00")) @[exe_stage.scala 373:38]
          when _T_396 : @[exe_stage.scala 373:46]
            state <= UInt<2>("h01") @[exe_stage.scala 374:28]
            skip @[exe_stage.scala 373:46]
          else : @[exe_stage.scala 375:50]
            node _T_397 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 375:42]
            when _T_397 : @[exe_stage.scala 375:50]
              state <= UInt<2>("h02") @[exe_stage.scala 376:28]
              cnt <= UInt<1>("h00") @[exe_stage.scala 377:30]
              node _T_398 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 378:42]
              node _T_399 = bits(div_op1, 63, 63) @[exe_stage.scala 378:60]
              node _T_400 = eq(_T_399, UInt<1>("h01")) @[exe_stage.scala 378:65]
              node _T_401 = and(_T_398, _T_400) @[exe_stage.scala 378:50]
              when _T_401 : @[exe_stage.scala 378:73]
                node _T_402 = not(div_op1) @[exe_stage.scala 379:40]
                node _T_403 = add(_T_402, UInt<1>("h01")) @[exe_stage.scala 379:49]
                node _T_404 = tail(_T_403, 1) @[exe_stage.scala 379:49]
                temp_op1 <= _T_404 @[exe_stage.scala 379:37]
                node _T_405 = not(div_op1) @[exe_stage.scala 380:54]
                node _T_406 = add(_T_405, UInt<1>("h01")) @[exe_stage.scala 380:63]
                node _T_407 = tail(_T_406, 1) @[exe_stage.scala 380:63]
                node _T_408 = cat(UInt<66>("h00"), _T_407) @[Cat.scala 30:58]
                dividend <= _T_408 @[exe_stage.scala 380:37]
                skip @[exe_stage.scala 378:73]
              else : @[exe_stage.scala 381:37]
                temp_op1 <= div_op1 @[exe_stage.scala 382:37]
                node _T_409 = cat(UInt<66>("h00"), div_op1) @[Cat.scala 30:58]
                dividend <= _T_409 @[exe_stage.scala 383:37]
                skip @[exe_stage.scala 381:37]
              node _T_410 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 385:42]
              node _T_411 = bits(div_op2, 63, 63) @[exe_stage.scala 385:60]
              node _T_412 = eq(_T_411, UInt<1>("h01")) @[exe_stage.scala 385:65]
              node _T_413 = and(_T_410, _T_412) @[exe_stage.scala 385:50]
              when _T_413 : @[exe_stage.scala 385:73]
                node _T_414 = not(div_op2) @[exe_stage.scala 386:40]
                node _T_415 = add(_T_414, UInt<1>("h01")) @[exe_stage.scala 386:49]
                node _T_416 = tail(_T_415, 1) @[exe_stage.scala 386:49]
                divisor_mul1 <= _T_416 @[exe_stage.scala 386:37]
                node _T_417 = not(div_op2) @[exe_stage.scala 387:40]
                node _T_418 = add(_T_417, UInt<1>("h01")) @[exe_stage.scala 387:49]
                node _T_419 = tail(_T_418, 1) @[exe_stage.scala 387:49]
                divisor <= _T_419 @[exe_stage.scala 387:37]
                skip @[exe_stage.scala 385:73]
              else : @[exe_stage.scala 388:37]
                divisor_mul1 <= div_op2 @[exe_stage.scala 389:37]
                divisor <= div_op2 @[exe_stage.scala 390:37]
                skip @[exe_stage.scala 388:37]
              skip @[exe_stage.scala 375:50]
            else : @[exe_stage.scala 392:29]
              state <= UInt<2>("h02") @[exe_stage.scala 393:28]
              cnt <= UInt<1>("h00") @[exe_stage.scala 394:30]
              node _T_420 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 395:42]
              node _T_421 = bits(div_op1, 31, 31) @[exe_stage.scala 395:60]
              node _T_422 = eq(_T_421, UInt<1>("h01")) @[exe_stage.scala 395:65]
              node _T_423 = and(_T_420, _T_422) @[exe_stage.scala 395:50]
              when _T_423 : @[exe_stage.scala 395:73]
                node _T_424 = bits(div_op1, 31, 0) @[exe_stage.scala 396:62]
                node _T_425 = not(_T_424) @[exe_stage.scala 396:54]
                node _T_426 = add(_T_425, UInt<1>("h01")) @[exe_stage.scala 396:69]
                node _T_427 = tail(_T_426, 1) @[exe_stage.scala 396:69]
                node _T_428 = cat(UInt<32>("h00"), _T_427) @[Cat.scala 30:58]
                temp_op1 <= _T_428 @[exe_stage.scala 396:37]
                node _T_429 = bits(div_op1, 31, 0) @[exe_stage.scala 397:62]
                node _T_430 = not(_T_429) @[exe_stage.scala 397:54]
                node _T_431 = add(_T_430, UInt<1>("h01")) @[exe_stage.scala 397:69]
                node _T_432 = tail(_T_431, 1) @[exe_stage.scala 397:69]
                node _T_433 = cat(UInt<34>("h00"), _T_432) @[Cat.scala 30:58]
                dividend <= _T_433 @[exe_stage.scala 397:37]
                skip @[exe_stage.scala 395:73]
              else : @[exe_stage.scala 398:37]
                node _T_434 = bits(div_op1, 31, 0) @[exe_stage.scala 399:61]
                node _T_435 = cat(UInt<32>("h00"), _T_434) @[Cat.scala 30:58]
                temp_op1 <= _T_435 @[exe_stage.scala 399:37]
                node _T_436 = cat(UInt<34>("h00"), div_op1) @[Cat.scala 30:58]
                dividend <= _T_436 @[exe_stage.scala 400:37]
                skip @[exe_stage.scala 398:37]
              node _T_437 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 402:42]
              node _T_438 = bits(div_op2, 31, 31) @[exe_stage.scala 402:60]
              node _T_439 = eq(_T_438, UInt<1>("h01")) @[exe_stage.scala 402:65]
              node _T_440 = and(_T_437, _T_439) @[exe_stage.scala 402:50]
              when _T_440 : @[exe_stage.scala 402:73]
                node _T_441 = bits(div_op2, 31, 0) @[exe_stage.scala 403:63]
                node _T_442 = not(_T_441) @[exe_stage.scala 403:55]
                node _T_443 = add(_T_442, UInt<1>("h01")) @[exe_stage.scala 403:70]
                node _T_444 = tail(_T_443, 1) @[exe_stage.scala 403:70]
                node _T_445 = cat(UInt<32>("h00"), _T_444) @[Cat.scala 30:58]
                divisor_mul1 <= _T_445 @[exe_stage.scala 403:37]
                node _T_446 = bits(div_op2, 31, 0) @[exe_stage.scala 404:63]
                node _T_447 = not(_T_446) @[exe_stage.scala 404:55]
                node _T_448 = add(_T_447, UInt<1>("h01")) @[exe_stage.scala 404:70]
                node _T_449 = tail(_T_448, 1) @[exe_stage.scala 404:70]
                node _T_450 = cat(UInt<32>("h00"), _T_449) @[Cat.scala 30:58]
                divisor <= _T_450 @[exe_stage.scala 404:37]
                skip @[exe_stage.scala 402:73]
              else : @[exe_stage.scala 405:37]
                node _T_451 = bits(div_op2, 31, 0) @[exe_stage.scala 406:62]
                node _T_452 = cat(UInt<32>("h00"), _T_451) @[Cat.scala 30:58]
                divisor_mul1 <= _T_452 @[exe_stage.scala 406:37]
                node _T_453 = bits(div_op2, 31, 0) @[exe_stage.scala 407:62]
                node _T_454 = cat(UInt<32>("h00"), _T_453) @[Cat.scala 30:58]
                divisor <= _T_454 @[exe_stage.scala 407:37]
                skip @[exe_stage.scala 405:37]
              skip @[exe_stage.scala 392:29]
        skip @[exe_stage.scala 370:40]
      else : @[exe_stage.scala 410:28]
        div_done <= UInt<1>("h00") @[exe_stage.scala 411:34]
        node _T_455 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
        divres <= _T_455 @[exe_stage.scala 412:32]
        skip @[exe_stage.scala 410:28]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_456 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_456 : @[Conditional.scala 39:67]
        node _T_457 = eq(signed_div, UInt<1>("h01")) @[exe_stage.scala 419:37]
        node _T_458 = cat(div_op1, UInt<2>("h00")) @[Cat.scala 30:58]
        node _T_459 = cat(_T_458, UInt<64>("h0ffffffffffffffff")) @[Cat.scala 30:58]
        node _T_460 = cat(div_op1, UInt<2>("h00")) @[Cat.scala 30:58]
        node _T_461 = cat(_T_460, UInt<64>("h0ffffffffffffffff")) @[Cat.scala 30:58]
        node _T_462 = mux(_T_457, _T_459, _T_461) @[exe_stage.scala 419:25]
        dividend <= _T_462 @[exe_stage.scala 419:19]
        state <= UInt<2>("h03") @[exe_stage.scala 422:24]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_463 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_463 : @[Conditional.scala 39:67]
          node _T_464 = eq(div_inst_64, UInt<1>("h01")) @[exe_stage.scala 427:30]
          when _T_464 : @[exe_stage.scala 427:38]
            node _T_465 = neq(cnt, UInt<7>("h042")) @[exe_stage.scala 428:20]
            when _T_465 : @[exe_stage.scala 428:37]
              node _T_466 = bits(div_temp, 66, 66) @[exe_stage.scala 429:34]
              node _T_467 = eq(_T_466, UInt<1>("h01")) @[exe_stage.scala 429:39]
              when _T_467 : @[exe_stage.scala 429:47]
                node _T_468 = bits(dividend, 127, 0) @[exe_stage.scala 430:53]
                node _T_469 = cat(_T_468, UInt<2>("h00")) @[Cat.scala 30:58]
                dividend <= _T_469 @[exe_stage.scala 430:38]
                skip @[exe_stage.scala 429:47]
              else : @[exe_stage.scala 431:36]
                node _T_470 = bits(div_temp, 63, 0) @[exe_stage.scala 432:57]
                node _T_471 = bits(dividend, 63, 0) @[exe_stage.scala 432:73]
                node _T_472 = cat(_T_470, _T_471) @[Cat.scala 30:58]
                node _T_473 = cat(_T_472, div_cnt) @[Cat.scala 30:58]
                dividend <= _T_473 @[exe_stage.scala 432:42]
                skip @[exe_stage.scala 431:36]
              node _T_474 = add(cnt, UInt<2>("h02")) @[exe_stage.scala 434:36]
              node _T_475 = tail(_T_474, 1) @[exe_stage.scala 434:36]
              cnt <= _T_475 @[exe_stage.scala 434:29]
              skip @[exe_stage.scala 428:37]
            else : @[exe_stage.scala 435:30]
              node _T_476 = eq(signed_div, UInt<1>("h00")) @[exe_stage.scala 436:41]
              when _T_476 : @[exe_stage.scala 436:49]
                dividend <= dividend @[exe_stage.scala 437:38]
                skip @[exe_stage.scala 436:49]
              else : @[exe_stage.scala 438:36]
                node _T_477 = bits(div_op1, 63, 63) @[exe_stage.scala 439:41]
                node _T_478 = bits(div_op2, 63, 63) @[exe_stage.scala 439:55]
                node _T_479 = eq(_T_478, UInt<1>("h01")) @[exe_stage.scala 439:60]
                node _T_480 = xor(_T_477, _T_479) @[exe_stage.scala 439:46]
                when _T_480 : @[exe_stage.scala 439:68]
                  node _T_481 = bits(dividend, 63, 0) @[exe_stage.scala 440:66]
                  node _T_482 = not(_T_481) @[exe_stage.scala 440:57]
                  node _T_483 = add(_T_482, UInt<1>("h01")) @[exe_stage.scala 440:73]
                  node _T_484 = tail(_T_483, 1) @[exe_stage.scala 440:73]
                  dividend_low <= _T_484 @[exe_stage.scala 440:54]
                  skip @[exe_stage.scala 439:68]
                else : @[exe_stage.scala 441:44]
                  node _T_485 = bits(dividend, 63, 0) @[exe_stage.scala 442:65]
                  dividend_low <= _T_485 @[exe_stage.scala 442:54]
                  skip @[exe_stage.scala 441:44]
                node _T_486 = bits(div_op1, 63, 63) @[exe_stage.scala 444:45]
                node _T_487 = bits(dividend, 129, 129) @[exe_stage.scala 444:60]
                node _T_488 = eq(_T_487, UInt<1>("h01")) @[exe_stage.scala 444:66]
                node _T_489 = xor(_T_486, _T_488) @[exe_stage.scala 444:50]
                when _T_489 : @[exe_stage.scala 444:74]
                  node _T_490 = bits(dividend, 129, 66) @[exe_stage.scala 445:67]
                  node _T_491 = not(_T_490) @[exe_stage.scala 445:58]
                  node _T_492 = add(_T_491, UInt<1>("h01")) @[exe_stage.scala 445:76]
                  node _T_493 = tail(_T_492, 1) @[exe_stage.scala 445:76]
                  dividend_high <= _T_493 @[exe_stage.scala 445:55]
                  skip @[exe_stage.scala 444:74]
                else : @[exe_stage.scala 446:44]
                  node _T_494 = bits(dividend, 129, 66) @[exe_stage.scala 447:66]
                  dividend_high <= _T_494 @[exe_stage.scala 447:55]
                  skip @[exe_stage.scala 446:44]
                node _T_495 = cat(dividend_high, UInt<2>("h00")) @[Cat.scala 30:58]
                node _T_496 = cat(_T_495, dividend_low) @[Cat.scala 30:58]
                dividend <= _T_496 @[exe_stage.scala 449:42]
                skip @[exe_stage.scala 438:36]
              state <= UInt<2>("h03") @[exe_stage.scala 451:31]
              cnt <= UInt<1>("h00") @[exe_stage.scala 452:29]
              skip @[exe_stage.scala 435:30]
            skip @[exe_stage.scala 427:38]
          else : @[exe_stage.scala 454:44]
            node _T_497 = eq(div_inst_32, UInt<1>("h01")) @[exe_stage.scala 454:36]
            when _T_497 : @[exe_stage.scala 454:44]
              node _T_498 = neq(cnt, UInt<6>("h022")) @[exe_stage.scala 455:28]
              when _T_498 : @[exe_stage.scala 455:44]
                node _T_499 = bits(div_temp, 34, 34) @[exe_stage.scala 456:34]
                node _T_500 = eq(_T_499, UInt<1>("h01")) @[exe_stage.scala 456:39]
                when _T_500 : @[exe_stage.scala 456:47]
                  node _T_501 = bits(dividend, 127, 0) @[exe_stage.scala 457:53]
                  node _T_502 = cat(_T_501, UInt<2>("h00")) @[Cat.scala 30:58]
                  dividend <= _T_502 @[exe_stage.scala 457:38]
                  skip @[exe_stage.scala 456:47]
                else : @[exe_stage.scala 458:36]
                  node _T_503 = bits(div_temp, 31, 0) @[exe_stage.scala 459:68]
                  node _T_504 = bits(dividend, 31, 0) @[exe_stage.scala 459:84]
                  node _T_505 = cat(_T_504, div_cnt) @[Cat.scala 30:58]
                  node _T_506 = cat(UInt<64>("h00"), _T_503) @[Cat.scala 30:58]
                  node _T_507 = cat(_T_506, _T_505) @[Cat.scala 30:58]
                  dividend <= _T_507 @[exe_stage.scala 459:42]
                  skip @[exe_stage.scala 458:36]
                node _T_508 = add(cnt, UInt<2>("h02")) @[exe_stage.scala 461:36]
                node _T_509 = tail(_T_508, 1) @[exe_stage.scala 461:36]
                cnt <= _T_509 @[exe_stage.scala 461:29]
                skip @[exe_stage.scala 455:44]
              else : @[exe_stage.scala 462:30]
                node _T_510 = eq(signed_div, UInt<1>("h00")) @[exe_stage.scala 463:41]
                when _T_510 : @[exe_stage.scala 463:49]
                  node _T_511 = bits(dividend, 65, 34) @[exe_stage.scala 464:63]
                  node _T_512 = bits(dividend, 31, 0) @[exe_stage.scala 464:98]
                  node _T_513 = cat(UInt<32>("h00"), _T_512) @[Cat.scala 30:58]
                  node _T_514 = cat(UInt<32>("h00"), _T_511) @[Cat.scala 30:58]
                  node _T_515 = cat(_T_514, UInt<2>("h00")) @[Cat.scala 30:58]
                  node _T_516 = cat(_T_515, _T_513) @[Cat.scala 30:58]
                  dividend <= _T_516 @[exe_stage.scala 464:38]
                  skip @[exe_stage.scala 463:49]
                else : @[exe_stage.scala 465:36]
                  node _T_517 = bits(div_op1, 31, 31) @[exe_stage.scala 466:41]
                  node _T_518 = bits(div_op2, 31, 31) @[exe_stage.scala 466:55]
                  node _T_519 = eq(_T_518, UInt<1>("h01")) @[exe_stage.scala 466:60]
                  node _T_520 = xor(_T_517, _T_519) @[exe_stage.scala 466:46]
                  when _T_520 : @[exe_stage.scala 466:68]
                    node _T_521 = bits(dividend, 31, 0) @[exe_stage.scala 467:81]
                    node _T_522 = not(_T_521) @[exe_stage.scala 467:72]
                    node _T_523 = add(_T_522, UInt<1>("h01")) @[exe_stage.scala 467:88]
                    node _T_524 = tail(_T_523, 1) @[exe_stage.scala 467:88]
                    node _T_525 = cat(UInt<32>("h00"), _T_524) @[Cat.scala 30:58]
                    dividend_low <= _T_525 @[exe_stage.scala 467:54]
                    skip @[exe_stage.scala 466:68]
                  else : @[exe_stage.scala 468:44]
                    node _T_526 = bits(dividend, 31, 0) @[exe_stage.scala 469:80]
                    node _T_527 = cat(UInt<32>("h00"), _T_526) @[Cat.scala 30:58]
                    dividend_low <= _T_527 @[exe_stage.scala 469:54]
                    skip @[exe_stage.scala 468:44]
                  node _T_528 = bits(div_op1, 31, 31) @[exe_stage.scala 471:45]
                  node _T_529 = bits(dividend, 65, 65) @[exe_stage.scala 471:60]
                  node _T_530 = eq(_T_529, UInt<1>("h01")) @[exe_stage.scala 471:65]
                  node _T_531 = xor(_T_528, _T_530) @[exe_stage.scala 471:50]
                  when _T_531 : @[exe_stage.scala 471:73]
                    node _T_532 = bits(dividend, 65, 34) @[exe_stage.scala 472:82]
                    node _T_533 = not(_T_532) @[exe_stage.scala 472:73]
                    node _T_534 = add(_T_533, UInt<1>("h01")) @[exe_stage.scala 472:90]
                    node _T_535 = tail(_T_534, 1) @[exe_stage.scala 472:90]
                    node _T_536 = cat(UInt<32>("h00"), _T_535) @[Cat.scala 30:58]
                    dividend_high <= _T_536 @[exe_stage.scala 472:55]
                    skip @[exe_stage.scala 471:73]
                  else : @[exe_stage.scala 473:44]
                    node _T_537 = bits(dividend, 65, 34) @[exe_stage.scala 474:81]
                    node _T_538 = cat(UInt<32>("h00"), _T_537) @[Cat.scala 30:58]
                    dividend_high <= _T_538 @[exe_stage.scala 474:55]
                    skip @[exe_stage.scala 473:44]
                  node _T_539 = cat(dividend_high, UInt<2>("h00")) @[Cat.scala 30:58]
                  node _T_540 = cat(_T_539, dividend_low) @[Cat.scala 30:58]
                  dividend <= _T_540 @[exe_stage.scala 476:42]
                  skip @[exe_stage.scala 465:36]
                state <= UInt<2>("h03") @[exe_stage.scala 478:31]
                cnt <= UInt<1>("h00") @[exe_stage.scala 479:29]
                skip @[exe_stage.scala 462:30]
              skip @[exe_stage.scala 454:44]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_541 = eq(UInt<2>("h03"), state) @[Conditional.scala 37:30]
          when _T_541 : @[Conditional.scala 39:67]
            node _T_542 = bits(dividend, 129, 66) @[exe_stage.scala 486:40]
            node _T_543 = bits(dividend, 63, 0) @[exe_stage.scala 486:58]
            node _T_544 = cat(_T_542, _T_543) @[Cat.scala 30:58]
            divres <= _T_544 @[exe_stage.scala 486:25]
            div_done <= UInt<1>("h01") @[exe_stage.scala 487:27]
            node _T_545 = eq(div_start, UInt<1>("h00")) @[exe_stage.scala 488:33]
            when _T_545 : @[exe_stage.scala 488:41]
              state <= UInt<2>("h00") @[exe_stage.scala 489:31]
              div_done <= UInt<1>("h00") @[exe_stage.scala 490:34]
              node _T_546 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
              divres <= _T_546 @[exe_stage.scala 491:32]
              skip @[exe_stage.scala 488:41]
            skip @[Conditional.scala 39:67]
    node divAns = bits(divres, 63, 0) @[exe_stage.scala 496:25]
    node divuAns = bits(divres, 63, 0) @[exe_stage.scala 497:25]
    node remAns = bits(divres, 127, 64) @[exe_stage.scala 498:25]
    node remuAns = bits(divres, 127, 64) @[exe_stage.scala 499:25]
    wire _T_547 : SInt<64>
    _T_547 <= asSInt(UInt<64>("h00"))
    node _T_548 = bits(divres, 31, 0) @[exe_stage.scala 502:37]
    node _T_549 = asSInt(_T_548) @[exe_stage.scala 502:44]
    _T_547 <= _T_549 @[exe_stage.scala 502:28]
    node divwAns = asUInt(_T_547) @[exe_stage.scala 503:50]
    wire _T_550 : SInt<64>
    _T_550 <= asSInt(UInt<64>("h00"))
    node _T_551 = bits(divres, 31, 0) @[exe_stage.scala 505:37]
    node _T_552 = asSInt(_T_551) @[exe_stage.scala 505:44]
    _T_550 <= _T_552 @[exe_stage.scala 505:28]
    node divuwAns = asUInt(_T_550) @[exe_stage.scala 506:50]
    wire _T_553 : SInt<64>
    _T_553 <= asSInt(UInt<64>("h00"))
    node _T_554 = bits(divres, 95, 64) @[exe_stage.scala 508:37]
    node _T_555 = asSInt(_T_554) @[exe_stage.scala 508:45]
    _T_553 <= _T_555 @[exe_stage.scala 508:28]
    node remwAns = asUInt(_T_553) @[exe_stage.scala 509:50]
    wire _T_556 : SInt<64>
    _T_556 <= asSInt(UInt<64>("h00"))
    node _T_557 = bits(divres, 95, 64) @[exe_stage.scala 511:37]
    node _T_558 = asSInt(_T_557) @[exe_stage.scala 511:45]
    _T_556 <= _T_558 @[exe_stage.scala 511:28]
    node remuwAns = asUInt(_T_556) @[exe_stage.scala 512:50]
    node _T_559 = eq(io.mem2exe_csr_we, UInt<1>("h01")) @[exe_stage.scala 517:60]
    node _T_560 = eq(io.mem2exe_csr_wa, io.csr_ra_o) @[exe_stage.scala 517:89]
    node _T_561 = and(_T_559, _T_560) @[exe_stage.scala 517:68]
    node _T_562 = eq(io.csr_re_o, UInt<1>("h01")) @[exe_stage.scala 517:120]
    node _T_563 = and(_T_561, _T_562) @[exe_stage.scala 517:105]
    node _T_564 = eq(io.wb2exe_csr_we, UInt<1>("h01")) @[exe_stage.scala 518:59]
    node _T_565 = eq(io.wb2exe_csr_wa, io.csr_ra_o) @[exe_stage.scala 518:88]
    node _T_566 = and(_T_564, _T_565) @[exe_stage.scala 518:68]
    node _T_567 = eq(io.csr_re_o, UInt<1>("h01")) @[exe_stage.scala 518:120]
    node _T_568 = and(_T_566, _T_567) @[exe_stage.scala 518:105]
    node _T_569 = mux(_T_568, io.wb2exe_csr_wd, io.csr_rd_i) @[Mux.scala 98:16]
    node csr_data = mux(_T_563, io.mem2exe_csr_wd, _T_569) @[Mux.scala 98:16]
    node _T_570 = eq(io.exe_aluop_i, UInt<4>("h0a")) @[exe_stage.scala 524:24]
    node _T_571 = eq(io.exe_aluop_i, UInt<4>("h09")) @[exe_stage.scala 525:28]
    node _T_572 = eq(io.exe_aluop_i, UInt<3>("h06")) @[exe_stage.scala 526:28]
    node _T_573 = eq(io.exe_aluop_i, UInt<5>("h010")) @[exe_stage.scala 527:28]
    node _T_574 = eq(io.exe_aluop_i, UInt<4>("h0f")) @[exe_stage.scala 528:28]
    node _T_575 = eq(io.exe_aluop_i, UInt<4>("h0e")) @[exe_stage.scala 529:28]
    node _T_576 = mux(_T_575, xoriAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_577 = mux(_T_574, oriAns, _T_576) @[Mux.scala 98:16]
    node _T_578 = mux(_T_573, andiAns, _T_577) @[Mux.scala 98:16]
    node _T_579 = mux(_T_572, xorAns, _T_578) @[Mux.scala 98:16]
    node _T_580 = mux(_T_571, orAns, _T_579) @[Mux.scala 98:16]
    node logicres = mux(_T_570, andAns, _T_580) @[Mux.scala 98:16]
    node _T_581 = eq(io.exe_aluop_i, UInt<2>("h03")) @[exe_stage.scala 533:24]
    node _T_582 = eq(io.exe_aluop_i, UInt<3>("h07")) @[exe_stage.scala 534:28]
    node _T_583 = eq(io.exe_aluop_i, UInt<4>("h08")) @[exe_stage.scala 535:28]
    node _T_584 = eq(io.exe_aluop_i, UInt<5>("h011")) @[exe_stage.scala 536:28]
    node _T_585 = eq(io.exe_aluop_i, UInt<5>("h012")) @[exe_stage.scala 537:28]
    node _T_586 = eq(io.exe_aluop_i, UInt<5>("h013")) @[exe_stage.scala 538:28]
    node _T_587 = eq(io.exe_aluop_i, UInt<7>("h040")) @[exe_stage.scala 539:28]
    node _T_588 = eq(io.exe_aluop_i, UInt<7>("h041")) @[exe_stage.scala 540:28]
    node _T_589 = eq(io.exe_aluop_i, UInt<7>("h042")) @[exe_stage.scala 541:28]
    node _T_590 = eq(io.exe_aluop_i, UInt<6>("h03b")) @[exe_stage.scala 542:28]
    node _T_591 = eq(io.exe_aluop_i, UInt<6>("h03c")) @[exe_stage.scala 543:28]
    node _T_592 = eq(io.exe_aluop_i, UInt<6>("h03d")) @[exe_stage.scala 544:28]
    node _T_593 = mux(_T_592, sraiwAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_594 = mux(_T_591, srliwAns, _T_593) @[Mux.scala 98:16]
    node _T_595 = mux(_T_590, slliwAns, _T_594) @[Mux.scala 98:16]
    node _T_596 = mux(_T_589, srawAns, _T_595) @[Mux.scala 98:16]
    node _T_597 = mux(_T_588, srlwAns, _T_596) @[Mux.scala 98:16]
    node _T_598 = mux(_T_587, sllwAns, _T_597) @[Mux.scala 98:16]
    node _T_599 = mux(_T_586, sraiAns, _T_598) @[Mux.scala 98:16]
    node _T_600 = mux(_T_585, srliAns, _T_599) @[Mux.scala 98:16]
    node _T_601 = mux(_T_584, slliAns, _T_600) @[Mux.scala 98:16]
    node _T_602 = mux(_T_583, sraAns, _T_601) @[Mux.scala 98:16]
    node _T_603 = mux(_T_582, srlAns, _T_602) @[Mux.scala 98:16]
    node shiftres = mux(_T_581, sllAns, _T_603) @[Mux.scala 98:16]
    node _T_604 = eq(io.exe_aluop_i, UInt<1>("h01")) @[exe_stage.scala 548:24]
    node _T_605 = eq(io.exe_aluop_i, UInt<2>("h02")) @[exe_stage.scala 549:28]
    node _T_606 = eq(io.exe_aluop_i, UInt<3>("h04")) @[exe_stage.scala 550:28]
    node _T_607 = eq(io.exe_aluop_i, UInt<3>("h05")) @[exe_stage.scala 551:28]
    node _T_608 = eq(io.exe_aluop_i, UInt<4>("h0b")) @[exe_stage.scala 552:28]
    node _T_609 = eq(io.exe_aluop_i, UInt<4>("h0c")) @[exe_stage.scala 553:28]
    node _T_610 = eq(io.exe_aluop_i, UInt<4>("h0d")) @[exe_stage.scala 554:28]
    node _T_611 = eq(io.exe_aluop_i, UInt<5>("h014")) @[exe_stage.scala 555:28]
    node _T_612 = eq(io.exe_aluop_i, UInt<5>("h015")) @[exe_stage.scala 556:28]
    node _T_613 = eq(io.exe_aluop_i, UInt<5>("h016")) @[exe_stage.scala 557:28]
    node _T_614 = eq(io.exe_aluop_i, UInt<5>("h017")) @[exe_stage.scala 558:28]
    node _T_615 = eq(io.exe_aluop_i, UInt<5>("h018")) @[exe_stage.scala 559:28]
    node _T_616 = eq(io.exe_aluop_i, UInt<5>("h019")) @[exe_stage.scala 560:28]
    node _T_617 = eq(io.exe_aluop_i, UInt<5>("h01a")) @[exe_stage.scala 561:28]
    node _T_618 = eq(io.exe_aluop_i, UInt<5>("h01b")) @[exe_stage.scala 562:28]
    node _T_619 = eq(io.exe_aluop_i, UInt<5>("h01c")) @[exe_stage.scala 563:24]
    node _T_620 = eq(io.exe_aluop_i, UInt<5>("h01d")) @[exe_stage.scala 564:24]
    node _T_621 = eq(io.exe_aluop_i, UInt<6>("h026")) @[exe_stage.scala 565:28]
    node _T_622 = eq(io.exe_aluop_i, UInt<6>("h027")) @[exe_stage.scala 566:28]
    node _T_623 = eq(io.exe_aluop_i, UInt<6>("h028")) @[exe_stage.scala 567:28]
    node _T_624 = eq(io.exe_aluop_i, UInt<6>("h029")) @[exe_stage.scala 568:28]
    node _T_625 = eq(io.exe_aluop_i, UInt<6>("h02a")) @[exe_stage.scala 569:28]
    node _T_626 = eq(io.exe_aluop_i, UInt<6>("h02b")) @[exe_stage.scala 570:28]
    node _T_627 = eq(io.exe_aluop_i, UInt<6>("h02c")) @[exe_stage.scala 571:28]
    node _T_628 = eq(io.exe_aluop_i, UInt<6>("h02d")) @[exe_stage.scala 572:28]
    node _T_629 = eq(io.exe_aluop_i, UInt<6>("h037")) @[exe_stage.scala 573:28]
    node _T_630 = eq(io.exe_aluop_i, UInt<6>("h038")) @[exe_stage.scala 574:28]
    node _T_631 = eq(io.exe_aluop_i, UInt<6>("h039")) @[exe_stage.scala 575:28]
    node _T_632 = eq(io.exe_aluop_i, UInt<6>("h03a")) @[exe_stage.scala 576:28]
    node _T_633 = eq(io.exe_aluop_i, UInt<6>("h03e")) @[exe_stage.scala 577:28]
    node _T_634 = eq(io.exe_aluop_i, UInt<6>("h03f")) @[exe_stage.scala 578:28]
    node _T_635 = eq(io.exe_aluop_i, UInt<7>("h043")) @[exe_stage.scala 579:28]
    node _T_636 = eq(io.exe_aluop_i, UInt<7>("h044")) @[exe_stage.scala 580:28]
    node _T_637 = eq(io.exe_aluop_i, UInt<7>("h045")) @[exe_stage.scala 581:28]
    node _T_638 = eq(io.exe_aluop_i, UInt<7>("h046")) @[exe_stage.scala 582:28]
    node _T_639 = eq(io.exe_aluop_i, UInt<7>("h047")) @[exe_stage.scala 583:28]
    node _T_640 = mux(_T_639, remuwAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_641 = mux(_T_638, remwAns, _T_640) @[Mux.scala 98:16]
    node _T_642 = mux(_T_637, divuwAns, _T_641) @[Mux.scala 98:16]
    node _T_643 = mux(_T_636, divwAns, _T_642) @[Mux.scala 98:16]
    node _T_644 = mux(_T_635, mulwAns, _T_643) @[Mux.scala 98:16]
    node _T_645 = mux(_T_634, subwAns, _T_644) @[Mux.scala 98:16]
    node _T_646 = mux(_T_633, addwAns, _T_645) @[Mux.scala 98:16]
    node _T_647 = mux(_T_632, addiwAns, _T_646) @[Mux.scala 98:16]
    node _T_648 = mux(_T_631, sdAns, _T_647) @[Mux.scala 98:16]
    node _T_649 = mux(_T_630, ldAns, _T_648) @[Mux.scala 98:16]
    node _T_650 = mux(_T_629, lwuAns, _T_649) @[Mux.scala 98:16]
    node _T_651 = mux(_T_628, remuAns, _T_650) @[Mux.scala 98:16]
    node _T_652 = mux(_T_627, remAns, _T_651) @[Mux.scala 98:16]
    node _T_653 = mux(_T_626, divuAns, _T_652) @[Mux.scala 98:16]
    node _T_654 = mux(_T_625, divAns, _T_653) @[Mux.scala 98:16]
    node _T_655 = mux(_T_624, mulhuAns, _T_654) @[Mux.scala 98:16]
    node _T_656 = mux(_T_623, mulhsuAns, _T_655) @[Mux.scala 98:16]
    node _T_657 = mux(_T_622, mulhAns, _T_656) @[Mux.scala 98:16]
    node _T_658 = mux(_T_621, mulAns, _T_657) @[Mux.scala 98:16]
    node _T_659 = mux(_T_620, auipcAns, _T_658) @[Mux.scala 98:16]
    node _T_660 = mux(_T_619, luiAns, _T_659) @[Mux.scala 98:16]
    node _T_661 = mux(_T_618, swAns, _T_660) @[Mux.scala 98:16]
    node _T_662 = mux(_T_617, shAns, _T_661) @[Mux.scala 98:16]
    node _T_663 = mux(_T_616, sbAns, _T_662) @[Mux.scala 98:16]
    node _T_664 = mux(_T_615, lhuAns, _T_663) @[Mux.scala 98:16]
    node _T_665 = mux(_T_614, lbuAns, _T_664) @[Mux.scala 98:16]
    node _T_666 = mux(_T_613, lwAns, _T_665) @[Mux.scala 98:16]
    node _T_667 = mux(_T_612, lhAns, _T_666) @[Mux.scala 98:16]
    node _T_668 = mux(_T_611, lbAns, _T_667) @[Mux.scala 98:16]
    node _T_669 = mux(_T_610, sltiuAns, _T_668) @[Mux.scala 98:16]
    node _T_670 = mux(_T_609, sltiAns, _T_669) @[Mux.scala 98:16]
    node _T_671 = mux(_T_608, addiAns, _T_670) @[Mux.scala 98:16]
    node _T_672 = mux(_T_607, sltuAns, _T_671) @[Mux.scala 98:16]
    node _T_673 = mux(_T_606, sltAns, _T_672) @[Mux.scala 98:16]
    node _T_674 = mux(_T_605, subAns, _T_673) @[Mux.scala 98:16]
    node arithres = mux(_T_604, addAns, _T_674) @[Mux.scala 98:16]
    node _T_675 = eq(io.exe_aluop_i, UInt<6>("h02e")) @[exe_stage.scala 587:28]
    node _T_676 = eq(io.exe_aluop_i, UInt<6>("h02f")) @[exe_stage.scala 588:28]
    node _T_677 = eq(io.exe_aluop_i, UInt<6>("h030")) @[exe_stage.scala 589:28]
    node _T_678 = eq(io.exe_aluop_i, UInt<6>("h031")) @[exe_stage.scala 590:28]
    node _T_679 = eq(io.exe_aluop_i, UInt<6>("h032")) @[exe_stage.scala 591:28]
    node _T_680 = eq(io.exe_aluop_i, UInt<6>("h033")) @[exe_stage.scala 592:28]
    node _T_681 = mux(_T_680, csr_data, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_682 = mux(_T_679, csr_data, _T_681) @[Mux.scala 98:16]
    node _T_683 = mux(_T_678, csr_data, _T_682) @[Mux.scala 98:16]
    node _T_684 = mux(_T_677, csr_data, _T_683) @[Mux.scala 98:16]
    node _T_685 = mux(_T_676, csr_data, _T_684) @[Mux.scala 98:16]
    node csrres = mux(_T_675, csr_data, _T_685) @[Mux.scala 98:16]
    node _T_686 = eq(io.exe_aluop_i, UInt<5>("h01e")) @[exe_stage.scala 596:28]
    node _T_687 = eq(io.exe_aluop_i, UInt<6>("h025")) @[exe_stage.scala 597:28]
    node _T_688 = mux(_T_687, jalrAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node ret_addr = mux(_T_686, jalAns, _T_688) @[Mux.scala 98:16]
    node _T_689 = eq(io.exe_alutype_i, UInt<1>("h00")) @[exe_stage.scala 602:24]
    node _T_690 = eq(io.exe_alutype_i, UInt<1>("h01")) @[exe_stage.scala 603:28]
    node _T_691 = eq(io.exe_alutype_i, UInt<2>("h02")) @[exe_stage.scala 604:28]
    node _T_692 = eq(io.exe_alutype_i, UInt<3>("h04")) @[exe_stage.scala 605:24]
    node _T_693 = eq(io.exe_alutype_i, UInt<3>("h05")) @[exe_stage.scala 606:28]
    node _T_694 = eq(io.exe_alutype_i, UInt<3>("h06")) @[exe_stage.scala 607:28]
    node _T_695 = mux(_T_694, csrres, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_696 = mux(_T_693, ret_addr, _T_695) @[Mux.scala 98:16]
    node _T_697 = mux(_T_692, shiftres, _T_696) @[Mux.scala 98:16]
    node _T_698 = mux(_T_691, logicres, _T_697) @[Mux.scala 98:16]
    node _T_699 = mux(_T_690, arithres, _T_698) @[Mux.scala 98:16]
    node _T_700 = mux(_T_689, UInt<1>("h00"), _T_699) @[Mux.scala 98:16]
    io.exe_wd_o <= _T_700 @[exe_stage.scala 601:15]
    node _T_701 = eq(io.exe_alutype_i, UInt<3>("h06")) @[exe_stage.scala 611:25]
    when _T_701 : @[exe_stage.scala 611:34]
      io.csr_ra_o <= io.csr_addr_i @[exe_stage.scala 612:21]
      io.csr_re_o <= UInt<1>("h01") @[exe_stage.scala 613:21]
      io.csr_we_o <= UInt<1>("h01") @[exe_stage.scala 614:21]
      io.csr_wa_o <= io.csr_addr_i @[exe_stage.scala 615:21]
      node _T_702 = eq(io.exe_aluop_i, UInt<6>("h02e")) @[exe_stage.scala 617:33]
      node _T_703 = eq(io.exe_aluop_i, UInt<6>("h02f")) @[exe_stage.scala 618:29]
      node _T_704 = or(csr_data, io.exe_src1_i) @[exe_stage.scala 618:60]
      node _T_705 = eq(io.exe_aluop_i, UInt<6>("h030")) @[exe_stage.scala 619:29]
      node _T_706 = not(io.exe_src1_i) @[exe_stage.scala 619:63]
      node _T_707 = and(csr_data, _T_706) @[exe_stage.scala 619:60]
      node _T_708 = eq(io.exe_aluop_i, UInt<6>("h031")) @[exe_stage.scala 620:29]
      node _T_709 = eq(io.exe_aluop_i, UInt<6>("h032")) @[exe_stage.scala 621:29]
      node _T_710 = or(csr_data, io.exe_src1_i) @[exe_stage.scala 621:60]
      node _T_711 = eq(io.exe_aluop_i, UInt<6>("h033")) @[exe_stage.scala 622:29]
      node _T_712 = not(io.exe_src1_i) @[exe_stage.scala 622:63]
      node _T_713 = and(csr_data, _T_712) @[exe_stage.scala 622:60]
      node _T_714 = mux(_T_711, _T_713, UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_715 = mux(_T_709, _T_710, _T_714) @[Mux.scala 98:16]
      node _T_716 = mux(_T_708, io.exe_src1_i, _T_715) @[Mux.scala 98:16]
      node _T_717 = mux(_T_705, _T_707, _T_716) @[Mux.scala 98:16]
      node _T_718 = mux(_T_703, _T_704, _T_717) @[Mux.scala 98:16]
      node _T_719 = mux(_T_702, io.exe_src1_i, _T_718) @[Mux.scala 98:16]
      io.csr_wd_o <= _T_719 @[exe_stage.scala 616:21]
      skip @[exe_stage.scala 611:34]
    else : @[exe_stage.scala 623:14]
      io.csr_ra_o <= UInt<1>("h00") @[exe_stage.scala 624:17]
      io.csr_re_o <= UInt<1>("h00") @[exe_stage.scala 625:21]
      io.csr_we_o <= UInt<1>("h00") @[exe_stage.scala 626:21]
      io.csr_wa_o <= UInt<1>("h00") @[exe_stage.scala 627:21]
      io.csr_wd_o <= UInt<1>("h00") @[exe_stage.scala 628:21]
      skip @[exe_stage.scala 623:14]
    
  module exemem_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip exe_pc : UInt<64>, flip exe_aluop : UInt<8>, flip exe_wa : UInt<5>, flip exe_wreg : UInt<1>, flip exe_wd : UInt<64>, flip exe_mreg : UInt<1>, flip exe_din : UInt<64>, flip exe_csr_we : UInt<1>, flip exe_csr_wa : UInt<12>, flip exe_csr_wd : UInt<64>, flip exe_exccode : UInt<5>, flip exe_jump_addr : UInt<64>, mem_pc : UInt<64>, mem_aluop : UInt<8>, mem_wa : UInt<5>, mem_wreg : UInt<1>, mem_wd : UInt<64>, mem_mreg : UInt<1>, mem_din : UInt<64>, mem_csr_we : UInt<1>, mem_csr_wa : UInt<12>, mem_csr_wd : UInt<64>, mem_exccode : UInt<5>, mem_jump_addr : UInt<64>, flip stall : UInt<5>, flip flush : UInt<1>}
    
    reg pc_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exemem_reg.scala 48:36]
    reg aluop_reg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[exemem_reg.scala 49:32]
    reg wa_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[exemem_reg.scala 50:36]
    reg wreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exemem_reg.scala 51:36]
    reg wd_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exemem_reg.scala 52:36]
    reg mreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exemem_reg.scala 53:36]
    reg din_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exemem_reg.scala 54:36]
    reg csr_we_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exemem_reg.scala 55:36]
    reg csr_wa_reg : UInt<12>, clock with : (reset => (reset, UInt<12>("h00"))) @[exemem_reg.scala 56:36]
    reg csr_wd_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exemem_reg.scala 57:36]
    reg exccode_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h01f"))) @[exemem_reg.scala 58:36]
    reg jump_addr_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[exemem_reg.scala 59:36]
    node _T = eq(io.flush, UInt<1>("h01")) @[exemem_reg.scala 61:23]
    when _T : @[exemem_reg.scala 61:31]
      pc_reg <= UInt<1>("h00") @[exemem_reg.scala 62:31]
      aluop_reg <= UInt<2>("h03") @[exemem_reg.scala 63:31]
      wa_reg <= UInt<1>("h00") @[exemem_reg.scala 64:31]
      wreg_reg <= UInt<1>("h00") @[exemem_reg.scala 65:31]
      wd_reg <= UInt<1>("h00") @[exemem_reg.scala 66:31]
      mreg_reg <= UInt<1>("h00") @[exemem_reg.scala 67:31]
      din_reg <= UInt<1>("h00") @[exemem_reg.scala 68:31]
      csr_we_reg <= UInt<1>("h00") @[exemem_reg.scala 69:31]
      csr_wa_reg <= UInt<1>("h00") @[exemem_reg.scala 70:31]
      csr_wd_reg <= UInt<1>("h00") @[exemem_reg.scala 71:31]
      exccode_reg <= UInt<5>("h01f") @[exemem_reg.scala 72:31]
      jump_addr_reg <= UInt<1>("h00") @[exemem_reg.scala 73:31]
      skip @[exemem_reg.scala 61:31]
    else : @[exemem_reg.scala 74:63]
      node _T_1 = bits(io.stall, 3, 3) @[exemem_reg.scala 74:28]
      node _T_2 = eq(_T_1, UInt<1>("h01")) @[exemem_reg.scala 74:32]
      node _T_3 = bits(io.stall, 4, 4) @[exemem_reg.scala 74:51]
      node _T_4 = eq(_T_3, UInt<1>("h00")) @[exemem_reg.scala 74:55]
      node _T_5 = and(_T_2, _T_4) @[exemem_reg.scala 74:40]
      when _T_5 : @[exemem_reg.scala 74:63]
        pc_reg <= UInt<1>("h00") @[exemem_reg.scala 75:31]
        aluop_reg <= UInt<2>("h03") @[exemem_reg.scala 76:31]
        wa_reg <= UInt<1>("h00") @[exemem_reg.scala 77:31]
        wreg_reg <= UInt<1>("h00") @[exemem_reg.scala 78:31]
        wd_reg <= UInt<1>("h00") @[exemem_reg.scala 79:31]
        mreg_reg <= UInt<1>("h00") @[exemem_reg.scala 80:31]
        din_reg <= UInt<1>("h00") @[exemem_reg.scala 81:31]
        csr_we_reg <= UInt<1>("h00") @[exemem_reg.scala 82:31]
        csr_wa_reg <= UInt<1>("h00") @[exemem_reg.scala 83:31]
        csr_wd_reg <= UInt<1>("h00") @[exemem_reg.scala 84:31]
        exccode_reg <= UInt<5>("h01f") @[exemem_reg.scala 85:31]
        jump_addr_reg <= UInt<1>("h00") @[exemem_reg.scala 86:31]
        skip @[exemem_reg.scala 74:63]
      else : @[exemem_reg.scala 87:40]
        node _T_6 = bits(io.stall, 3, 3) @[exemem_reg.scala 87:28]
        node _T_7 = eq(_T_6, UInt<1>("h00")) @[exemem_reg.scala 87:32]
        when _T_7 : @[exemem_reg.scala 87:40]
          pc_reg <= io.exe_pc @[exemem_reg.scala 88:31]
          aluop_reg <= io.exe_aluop @[exemem_reg.scala 89:31]
          wa_reg <= io.exe_wa @[exemem_reg.scala 90:23]
          wreg_reg <= io.exe_wreg @[exemem_reg.scala 91:23]
          wd_reg <= io.exe_wd @[exemem_reg.scala 92:23]
          mreg_reg <= io.exe_mreg @[exemem_reg.scala 93:23]
          din_reg <= io.exe_din @[exemem_reg.scala 94:23]
          csr_we_reg <= io.exe_csr_we @[exemem_reg.scala 95:31]
          csr_wa_reg <= io.exe_csr_wa @[exemem_reg.scala 96:31]
          csr_wd_reg <= io.exe_csr_wd @[exemem_reg.scala 97:31]
          exccode_reg <= io.exe_exccode @[exemem_reg.scala 98:31]
          jump_addr_reg <= io.exe_jump_addr @[exemem_reg.scala 99:31]
          skip @[exemem_reg.scala 87:40]
        else : @[exemem_reg.scala 100:20]
          pc_reg <= pc_reg @[exemem_reg.scala 101:31]
          aluop_reg <= aluop_reg @[exemem_reg.scala 102:27]
          wa_reg <= wa_reg @[exemem_reg.scala 103:31]
          wreg_reg <= wreg_reg @[exemem_reg.scala 104:31]
          wd_reg <= wd_reg @[exemem_reg.scala 105:31]
          mreg_reg <= mreg_reg @[exemem_reg.scala 106:31]
          din_reg <= din_reg @[exemem_reg.scala 107:31]
          csr_we_reg <= csr_we_reg @[exemem_reg.scala 108:31]
          csr_wa_reg <= csr_wa_reg @[exemem_reg.scala 109:31]
          csr_wd_reg <= csr_wd_reg @[exemem_reg.scala 110:31]
          exccode_reg <= exccode_reg @[exemem_reg.scala 111:31]
          jump_addr_reg <= jump_addr_reg @[exemem_reg.scala 112:31]
          skip @[exemem_reg.scala 100:20]
    io.mem_pc <= pc_reg @[exemem_reg.scala 115:26]
    io.mem_aluop <= aluop_reg @[exemem_reg.scala 116:22]
    io.mem_wa <= wa_reg @[exemem_reg.scala 117:22]
    io.mem_wreg <= wreg_reg @[exemem_reg.scala 118:22]
    io.mem_wd <= wd_reg @[exemem_reg.scala 119:22]
    io.mem_mreg <= mreg_reg @[exemem_reg.scala 120:22]
    io.mem_din <= din_reg @[exemem_reg.scala 121:22]
    io.mem_csr_we <= csr_we_reg @[exemem_reg.scala 122:26]
    io.mem_csr_wa <= csr_wa_reg @[exemem_reg.scala 123:26]
    io.mem_csr_wd <= csr_wd_reg @[exemem_reg.scala 124:26]
    io.mem_exccode <= exccode_reg @[exemem_reg.scala 125:26]
    io.mem_jump_addr <= jump_addr_reg @[exemem_reg.scala 126:26]
    
  module mem_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_pc_i : UInt<64>, flip mem_aluop_i : UInt<8>, flip mem_wa_i : UInt<5>, flip mem_wreg_i : UInt<1>, flip mem_wd_i : UInt<64>, flip mem_mreg_i : UInt<1>, flip mem_din_i : UInt<64>, flip csr_we_i : UInt<1>, flip csr_wa_i : UInt<12>, flip csr_wd_i : UInt<64>, flip mem_exccode_i : UInt<5>, flip jump_addr_i : UInt<64>, mem_wa_o : UInt<5>, mem_wreg_o : UInt<1>, mem_dreg_o : UInt<64>, mem_mreg_o : UInt<1>, dre : UInt<8>, load_unsign : UInt<1>, csr_we_o : UInt<1>, csr_wa_o : UInt<12>, csr_wd_o : UInt<64>, mem_dm : UInt<64>, mem_big_endian : UInt<1>, data_req : UInt<1>, daddr : UInt<64>, data_we : UInt<1>, dwstrb : UInt<8>, din : UInt<64>, flip data_rdata : UInt<64>, flip data_data_ok : UInt<1>, exccode_o : UInt<5>, pc_o : UInt<64>, jump_addr_o : UInt<64>, stallreq_mem : UInt<1>, flip data_plic : UInt<64>, dce : UInt<1>}
    
    node _T = eq(io.mem_aluop_i, UInt<5>("h01f")) @[mem_stage.scala 62:37]
    node _T_1 = eq(io.mem_aluop_i, UInt<6>("h020")) @[mem_stage.scala 62:70]
    node _T_2 = or(_T, _T_1) @[mem_stage.scala 62:52]
    node _T_3 = eq(io.mem_aluop_i, UInt<6>("h021")) @[mem_stage.scala 63:37]
    node _T_4 = or(_T_2, _T_3) @[mem_stage.scala 62:85]
    node _T_5 = eq(io.mem_aluop_i, UInt<6>("h022")) @[mem_stage.scala 63:70]
    node _T_6 = or(_T_4, _T_5) @[mem_stage.scala 63:52]
    node _T_7 = eq(io.mem_aluop_i, UInt<6>("h023")) @[mem_stage.scala 64:37]
    node _T_8 = or(_T_6, _T_7) @[mem_stage.scala 63:85]
    node _T_9 = eq(io.mem_aluop_i, UInt<6>("h024")) @[mem_stage.scala 64:70]
    node btype_inst = or(_T_8, _T_9) @[mem_stage.scala 64:52]
    node _T_10 = eq(io.mem_aluop_i, UInt<5>("h01e")) @[mem_stage.scala 65:41]
    node _T_11 = eq(io.mem_aluop_i, UInt<6>("h025")) @[mem_stage.scala 65:74]
    node jtype_inst = or(_T_10, _T_11) @[mem_stage.scala 65:56]
    node _T_12 = eq(io.dce, UInt<1>("h01")) @[mem_stage.scala 69:31]
    node _T_13 = neq(io.daddr, UInt<26>("h02000000")) @[mem_stage.scala 70:33]
    node _T_14 = and(_T_12, _T_13) @[mem_stage.scala 69:39]
    node _T_15 = neq(io.daddr, UInt<26>("h02004000")) @[mem_stage.scala 70:59]
    node _T_16 = and(_T_14, _T_15) @[mem_stage.scala 70:47]
    node _T_17 = neq(io.daddr, UInt<26>("h0200bff8")) @[mem_stage.scala 70:89]
    node _T_18 = and(_T_16, _T_17) @[mem_stage.scala 70:77]
    node _T_19 = neq(io.daddr, UInt<28>("h0c200004")) @[mem_stage.scala 71:29]
    node _T_20 = and(_T_18, _T_19) @[mem_stage.scala 70:105]
    io.data_req <= _T_20 @[mem_stage.scala 69:21]
    node _T_21 = eq(io.data_req, UInt<1>("h01")) @[mem_stage.scala 72:36]
    node _T_22 = eq(io.data_data_ok, UInt<1>("h01")) @[mem_stage.scala 72:63]
    node ready_go = and(_T_21, _T_22) @[mem_stage.scala 72:44]
    node _T_23 = eq(io.data_req, UInt<1>("h01")) @[mem_stage.scala 73:40]
    node _T_24 = eq(ready_go, UInt<1>("h00")) @[mem_stage.scala 73:60]
    node _T_25 = and(_T_23, _T_24) @[mem_stage.scala 73:48]
    io.stallreq_mem <= _T_25 @[mem_stage.scala 73:25]
    node _T_26 = eq(ready_go, UInt<1>("h01")) @[mem_stage.scala 75:32]
    node _T_27 = eq(io.dce, UInt<1>("h01")) @[mem_stage.scala 76:42]
    node _T_28 = eq(io.daddr, UInt<28>("h0c200004")) @[mem_stage.scala 76:62]
    node _T_29 = and(_T_27, _T_28) @[mem_stage.scala 76:50]
    node _T_30 = mux(_T_29, io.data_plic, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_31 = mux(_T_26, io.data_rdata, _T_30) @[Mux.scala 98:16]
    io.mem_dm <= _T_31 @[mem_stage.scala 74:15]
    node _T_32 = neq(io.dwstrb, UInt<1>("h00")) @[mem_stage.scala 78:29]
    io.data_we <= _T_32 @[mem_stage.scala 78:16]
    io.mem_wa_o <= io.mem_wa_i @[mem_stage.scala 82:20]
    io.mem_wreg_o <= io.mem_wreg_i @[mem_stage.scala 83:24]
    io.mem_dreg_o <= io.mem_wd_i @[mem_stage.scala 84:24]
    io.mem_mreg_o <= io.mem_mreg_i @[mem_stage.scala 85:24]
    io.csr_we_o <= io.csr_we_i @[mem_stage.scala 86:24]
    io.csr_wa_o <= io.csr_wa_i @[mem_stage.scala 87:24]
    io.csr_wd_o <= io.csr_wd_i @[mem_stage.scala 88:24]
    node _T_33 = eq(btype_inst, UInt<1>("h01")) @[mem_stage.scala 89:42]
    node _T_34 = eq(io.dce, UInt<1>("h01")) @[mem_stage.scala 89:60]
    node _T_35 = or(_T_33, _T_34) @[mem_stage.scala 89:50]
    node _T_36 = mux(_T_35, UInt<1>("h00"), io.mem_pc_i) @[mem_stage.scala 89:30]
    io.pc_o <= _T_36 @[mem_stage.scala 89:24]
    node _T_37 = eq(jtype_inst, UInt<1>("h01")) @[mem_stage.scala 90:43]
    node _T_38 = mux(_T_37, io.jump_addr_i, UInt<1>("h00")) @[mem_stage.scala 90:31]
    io.jump_addr_o <= _T_38 @[mem_stage.scala 90:25]
    node inst_lb = eq(io.mem_aluop_i, UInt<5>("h014")) @[mem_stage.scala 95:39]
    node inst_lh = eq(io.mem_aluop_i, UInt<5>("h015")) @[mem_stage.scala 96:39]
    node inst_lw = eq(io.mem_aluop_i, UInt<5>("h016")) @[mem_stage.scala 97:39]
    node inst_lbu = eq(io.mem_aluop_i, UInt<5>("h017")) @[mem_stage.scala 98:39]
    node inst_lhu = eq(io.mem_aluop_i, UInt<5>("h018")) @[mem_stage.scala 99:39]
    node inst_lwu = eq(io.mem_aluop_i, UInt<6>("h037")) @[mem_stage.scala 100:39]
    node inst_ld = eq(io.mem_aluop_i, UInt<6>("h038")) @[mem_stage.scala 101:39]
    node inst_sb = eq(io.mem_aluop_i, UInt<5>("h019")) @[mem_stage.scala 102:39]
    node inst_sh = eq(io.mem_aluop_i, UInt<5>("h01a")) @[mem_stage.scala 103:39]
    node inst_sw = eq(io.mem_aluop_i, UInt<5>("h01b")) @[mem_stage.scala 104:39]
    node inst_sd = eq(io.mem_aluop_i, UInt<6>("h039")) @[mem_stage.scala 105:39]
    node _T_39 = eq(inst_lhu, UInt<1>("h01")) @[mem_stage.scala 109:86]
    node _T_40 = or(inst_lh, _T_39) @[mem_stage.scala 109:76]
    node _T_41 = bits(io.mem_wd_i, 0, 0) @[mem_stage.scala 109:109]
    node _T_42 = neq(_T_41, UInt<1>("h00")) @[mem_stage.scala 109:113]
    node _T_43 = and(_T_40, _T_42) @[mem_stage.scala 109:95]
    node _T_44 = eq(inst_lwu, UInt<1>("h01")) @[mem_stage.scala 110:86]
    node _T_45 = or(inst_lw, _T_44) @[mem_stage.scala 110:76]
    node _T_46 = bits(io.mem_wd_i, 1, 0) @[mem_stage.scala 110:109]
    node _T_47 = neq(_T_46, UInt<1>("h00")) @[mem_stage.scala 110:115]
    node _T_48 = and(_T_45, _T_47) @[mem_stage.scala 110:95]
    node _T_49 = eq(inst_ld, UInt<1>("h01")) @[mem_stage.scala 111:76]
    node _T_50 = bits(io.mem_wd_i, 2, 0) @[mem_stage.scala 111:98]
    node _T_51 = neq(_T_50, UInt<1>("h00")) @[mem_stage.scala 111:104]
    node _T_52 = and(_T_49, _T_51) @[mem_stage.scala 111:84]
    node _T_53 = eq(inst_sh, UInt<1>("h01")) @[mem_stage.scala 112:76]
    node _T_54 = bits(io.mem_wd_i, 0, 0) @[mem_stage.scala 112:98]
    node _T_55 = neq(_T_54, UInt<1>("h00")) @[mem_stage.scala 112:102]
    node _T_56 = and(_T_53, _T_55) @[mem_stage.scala 112:84]
    node _T_57 = eq(inst_sw, UInt<1>("h01")) @[mem_stage.scala 113:76]
    node _T_58 = bits(io.mem_wd_i, 1, 0) @[mem_stage.scala 113:98]
    node _T_59 = neq(_T_58, UInt<1>("h00")) @[mem_stage.scala 113:104]
    node _T_60 = and(_T_57, _T_59) @[mem_stage.scala 113:84]
    node _T_61 = eq(inst_sd, UInt<1>("h01")) @[mem_stage.scala 114:76]
    node _T_62 = bits(io.mem_wa_i, 2, 0) @[mem_stage.scala 114:98]
    node _T_63 = neq(_T_62, UInt<1>("h00")) @[mem_stage.scala 114:104]
    node _T_64 = and(_T_61, _T_63) @[mem_stage.scala 114:84]
    node _T_65 = mux(_T_64, UInt<3>("h06"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_66 = mux(_T_60, UInt<3>("h06"), _T_65) @[Mux.scala 98:16]
    node _T_67 = mux(_T_56, UInt<3>("h06"), _T_66) @[Mux.scala 98:16]
    node _T_68 = mux(_T_52, UInt<3>("h04"), _T_67) @[Mux.scala 98:16]
    node _T_69 = mux(_T_48, UInt<3>("h04"), _T_68) @[Mux.scala 98:16]
    node address_misaligned = mux(_T_43, UInt<3>("h04"), _T_69) @[Mux.scala 98:16]
    node _T_70 = eq(address_misaligned, UInt<1>("h00")) @[mem_stage.scala 117:40]
    node _T_71 = mux(_T_70, io.mem_wd_i, UInt<1>("h00")) @[mem_stage.scala 117:20]
    io.daddr <= _T_71 @[mem_stage.scala 117:14]
    node _T_72 = or(inst_lb, inst_lh) @[mem_stage.scala 120:29]
    node _T_73 = or(_T_72, inst_lw) @[mem_stage.scala 120:41]
    node _T_74 = or(_T_73, inst_lbu) @[mem_stage.scala 120:53]
    node _T_75 = or(_T_74, inst_lhu) @[mem_stage.scala 121:29]
    node _T_76 = or(_T_75, inst_lwu) @[mem_stage.scala 121:41]
    node _T_77 = or(_T_76, inst_ld) @[mem_stage.scala 121:53]
    node _T_78 = or(_T_77, inst_sb) @[mem_stage.scala 121:63]
    node _T_79 = or(_T_78, inst_sh) @[mem_stage.scala 122:29]
    node _T_80 = or(_T_79, inst_sw) @[mem_stage.scala 122:41]
    node _T_81 = or(_T_80, inst_sd) @[mem_stage.scala 122:53]
    node _T_82 = eq(address_misaligned, UInt<1>("h00")) @[mem_stage.scala 122:87]
    node _T_83 = and(_T_81, _T_82) @[mem_stage.scala 122:64]
    io.dce <= _T_83 @[mem_stage.scala 120:16]
    node _T_84 = eq(io.dce, UInt<1>("h01")) @[mem_stage.scala 125:32]
    node _T_85 = bits(io.daddr, 63, 12) @[mem_stage.scala 125:51]
    node _T_86 = eq(_T_85, UInt<52>("h08000000010012")) @[mem_stage.scala 125:59]
    node gpio_addr_en = and(_T_84, _T_86) @[mem_stage.scala 125:40]
    node _T_87 = eq(io.dce, UInt<1>("h01")) @[mem_stage.scala 126:32]
    node _T_88 = bits(io.daddr, 63, 12) @[mem_stage.scala 126:51]
    node _T_89 = eq(_T_88, UInt<52>("h08000000010013")) @[mem_stage.scala 126:59]
    node uart_addr_en = and(_T_87, _T_89) @[mem_stage.scala 126:40]
    node _T_90 = eq(io.dce, UInt<1>("h01")) @[mem_stage.scala 127:32]
    node _T_91 = eq(io.daddr, UInt<28>("h0c200004")) @[mem_stage.scala 127:52]
    node plic_addr_en = and(_T_90, _T_91) @[mem_stage.scala 127:40]
    node _T_92 = eq(gpio_addr_en, UInt<1>("h01")) @[mem_stage.scala 128:43]
    node _T_93 = eq(uart_addr_en, UInt<1>("h01")) @[mem_stage.scala 128:67]
    node _T_94 = or(_T_92, _T_93) @[mem_stage.scala 128:51]
    node _T_95 = eq(plic_addr_en, UInt<1>("h01")) @[mem_stage.scala 128:91]
    node _T_96 = or(_T_94, _T_95) @[mem_stage.scala 128:75]
    io.mem_big_endian <= _T_96 @[mem_stage.scala 128:27]
    wire dre_temp : UInt<1>[8] @[mem_stage.scala 131:28]
    node _T_97 = or(inst_lb, inst_lbu) @[mem_stage.scala 132:34]
    node _T_98 = bits(io.daddr, 2, 0) @[mem_stage.scala 132:57]
    node _T_99 = eq(_T_98, UInt<1>("h00")) @[mem_stage.scala 132:63]
    node _T_100 = and(_T_97, _T_99) @[mem_stage.scala 132:46]
    node _T_101 = or(inst_lh, inst_lhu) @[mem_stage.scala 132:90]
    node _T_102 = bits(io.daddr, 2, 0) @[mem_stage.scala 132:113]
    node _T_103 = eq(_T_102, UInt<1>("h00")) @[mem_stage.scala 132:119]
    node _T_104 = and(_T_101, _T_103) @[mem_stage.scala 132:102]
    node _T_105 = or(_T_100, _T_104) @[mem_stage.scala 132:78]
    node _T_106 = or(inst_lw, inst_lwu) @[mem_stage.scala 133:46]
    node _T_107 = bits(io.daddr, 2, 0) @[mem_stage.scala 133:69]
    node _T_108 = eq(_T_107, UInt<1>("h00")) @[mem_stage.scala 133:75]
    node _T_109 = and(_T_106, _T_108) @[mem_stage.scala 133:58]
    node _T_110 = or(_T_105, _T_109) @[mem_stage.scala 132:134]
    node _T_111 = or(_T_110, inst_ld) @[mem_stage.scala 133:90]
    dre_temp[7] <= _T_111 @[mem_stage.scala 132:21]
    node _T_112 = or(inst_lb, inst_lbu) @[mem_stage.scala 134:30]
    node _T_113 = bits(io.daddr, 2, 0) @[mem_stage.scala 134:53]
    node _T_114 = eq(_T_113, UInt<1>("h01")) @[mem_stage.scala 134:59]
    node _T_115 = and(_T_112, _T_114) @[mem_stage.scala 134:42]
    node _T_116 = or(inst_lh, inst_lhu) @[mem_stage.scala 134:86]
    node _T_117 = bits(io.daddr, 2, 0) @[mem_stage.scala 134:109]
    node _T_118 = eq(_T_117, UInt<1>("h00")) @[mem_stage.scala 134:115]
    node _T_119 = and(_T_116, _T_118) @[mem_stage.scala 134:98]
    node _T_120 = or(_T_115, _T_119) @[mem_stage.scala 134:74]
    node _T_121 = or(inst_lw, inst_lwu) @[mem_stage.scala 135:34]
    node _T_122 = bits(io.daddr, 2, 0) @[mem_stage.scala 135:57]
    node _T_123 = eq(_T_122, UInt<1>("h00")) @[mem_stage.scala 135:63]
    node _T_124 = and(_T_121, _T_123) @[mem_stage.scala 135:46]
    node _T_125 = or(_T_120, _T_124) @[mem_stage.scala 134:130]
    node _T_126 = or(_T_125, inst_ld) @[mem_stage.scala 135:78]
    dre_temp[6] <= _T_126 @[mem_stage.scala 134:17]
    node _T_127 = or(inst_lb, inst_lbu) @[mem_stage.scala 136:34]
    node _T_128 = bits(io.daddr, 2, 0) @[mem_stage.scala 136:57]
    node _T_129 = eq(_T_128, UInt<2>("h02")) @[mem_stage.scala 136:63]
    node _T_130 = and(_T_127, _T_129) @[mem_stage.scala 136:46]
    node _T_131 = or(inst_lh, inst_lhu) @[mem_stage.scala 136:90]
    node _T_132 = bits(io.daddr, 2, 0) @[mem_stage.scala 136:113]
    node _T_133 = eq(_T_132, UInt<2>("h02")) @[mem_stage.scala 136:119]
    node _T_134 = and(_T_131, _T_133) @[mem_stage.scala 136:102]
    node _T_135 = or(_T_130, _T_134) @[mem_stage.scala 136:78]
    node _T_136 = or(inst_lw, inst_lwu) @[mem_stage.scala 137:34]
    node _T_137 = bits(io.daddr, 2, 0) @[mem_stage.scala 137:57]
    node _T_138 = eq(_T_137, UInt<1>("h00")) @[mem_stage.scala 137:63]
    node _T_139 = and(_T_136, _T_138) @[mem_stage.scala 137:46]
    node _T_140 = or(_T_135, _T_139) @[mem_stage.scala 136:134]
    node _T_141 = or(_T_140, inst_ld) @[mem_stage.scala 137:78]
    dre_temp[5] <= _T_141 @[mem_stage.scala 136:21]
    node _T_142 = or(inst_lb, inst_lbu) @[mem_stage.scala 138:34]
    node _T_143 = bits(io.daddr, 2, 0) @[mem_stage.scala 138:57]
    node _T_144 = eq(_T_143, UInt<2>("h03")) @[mem_stage.scala 138:63]
    node _T_145 = and(_T_142, _T_144) @[mem_stage.scala 138:46]
    node _T_146 = or(inst_lh, inst_lhu) @[mem_stage.scala 138:90]
    node _T_147 = bits(io.daddr, 2, 0) @[mem_stage.scala 138:113]
    node _T_148 = eq(_T_147, UInt<2>("h02")) @[mem_stage.scala 138:119]
    node _T_149 = and(_T_146, _T_148) @[mem_stage.scala 138:102]
    node _T_150 = or(_T_145, _T_149) @[mem_stage.scala 138:78]
    node _T_151 = or(inst_lw, inst_lwu) @[mem_stage.scala 139:34]
    node _T_152 = bits(io.daddr, 2, 0) @[mem_stage.scala 139:57]
    node _T_153 = eq(_T_152, UInt<1>("h00")) @[mem_stage.scala 139:63]
    node _T_154 = and(_T_151, _T_153) @[mem_stage.scala 139:46]
    node _T_155 = or(_T_150, _T_154) @[mem_stage.scala 138:134]
    node _T_156 = or(_T_155, inst_ld) @[mem_stage.scala 139:78]
    dre_temp[4] <= _T_156 @[mem_stage.scala 138:21]
    node _T_157 = or(inst_lb, inst_lbu) @[mem_stage.scala 140:34]
    node _T_158 = bits(io.daddr, 2, 0) @[mem_stage.scala 140:57]
    node _T_159 = eq(_T_158, UInt<3>("h04")) @[mem_stage.scala 140:63]
    node _T_160 = and(_T_157, _T_159) @[mem_stage.scala 140:46]
    node _T_161 = or(inst_lh, inst_lhu) @[mem_stage.scala 140:90]
    node _T_162 = bits(io.daddr, 2, 0) @[mem_stage.scala 140:113]
    node _T_163 = eq(_T_162, UInt<3>("h04")) @[mem_stage.scala 140:119]
    node _T_164 = and(_T_161, _T_163) @[mem_stage.scala 140:102]
    node _T_165 = or(_T_160, _T_164) @[mem_stage.scala 140:78]
    node _T_166 = or(inst_lw, inst_lwu) @[mem_stage.scala 141:46]
    node _T_167 = bits(io.daddr, 2, 0) @[mem_stage.scala 141:69]
    node _T_168 = eq(_T_167, UInt<3>("h04")) @[mem_stage.scala 141:75]
    node _T_169 = and(_T_166, _T_168) @[mem_stage.scala 141:58]
    node _T_170 = or(_T_165, _T_169) @[mem_stage.scala 140:134]
    node _T_171 = or(_T_170, inst_ld) @[mem_stage.scala 141:90]
    dre_temp[3] <= _T_171 @[mem_stage.scala 140:21]
    node _T_172 = or(inst_lb, inst_lbu) @[mem_stage.scala 142:30]
    node _T_173 = bits(io.daddr, 2, 0) @[mem_stage.scala 142:53]
    node _T_174 = eq(_T_173, UInt<3>("h05")) @[mem_stage.scala 142:59]
    node _T_175 = and(_T_172, _T_174) @[mem_stage.scala 142:42]
    node _T_176 = or(inst_lh, inst_lhu) @[mem_stage.scala 142:86]
    node _T_177 = bits(io.daddr, 2, 0) @[mem_stage.scala 142:109]
    node _T_178 = eq(_T_177, UInt<3>("h04")) @[mem_stage.scala 142:115]
    node _T_179 = and(_T_176, _T_178) @[mem_stage.scala 142:98]
    node _T_180 = or(_T_175, _T_179) @[mem_stage.scala 142:74]
    node _T_181 = or(inst_lw, inst_lwu) @[mem_stage.scala 143:34]
    node _T_182 = bits(io.daddr, 2, 0) @[mem_stage.scala 143:57]
    node _T_183 = eq(_T_182, UInt<3>("h04")) @[mem_stage.scala 143:63]
    node _T_184 = and(_T_181, _T_183) @[mem_stage.scala 143:46]
    node _T_185 = or(_T_180, _T_184) @[mem_stage.scala 142:130]
    node _T_186 = or(_T_185, inst_ld) @[mem_stage.scala 143:78]
    dre_temp[2] <= _T_186 @[mem_stage.scala 142:17]
    node _T_187 = or(inst_lb, inst_lbu) @[mem_stage.scala 144:34]
    node _T_188 = bits(io.daddr, 2, 0) @[mem_stage.scala 144:57]
    node _T_189 = eq(_T_188, UInt<3>("h06")) @[mem_stage.scala 144:63]
    node _T_190 = and(_T_187, _T_189) @[mem_stage.scala 144:46]
    node _T_191 = or(inst_lh, inst_lhu) @[mem_stage.scala 144:90]
    node _T_192 = bits(io.daddr, 2, 0) @[mem_stage.scala 144:113]
    node _T_193 = eq(_T_192, UInt<3>("h06")) @[mem_stage.scala 144:119]
    node _T_194 = and(_T_191, _T_193) @[mem_stage.scala 144:102]
    node _T_195 = or(_T_190, _T_194) @[mem_stage.scala 144:78]
    node _T_196 = or(inst_lw, inst_lwu) @[mem_stage.scala 145:34]
    node _T_197 = bits(io.daddr, 2, 0) @[mem_stage.scala 145:57]
    node _T_198 = eq(_T_197, UInt<3>("h04")) @[mem_stage.scala 145:63]
    node _T_199 = and(_T_196, _T_198) @[mem_stage.scala 145:46]
    node _T_200 = or(_T_195, _T_199) @[mem_stage.scala 144:134]
    node _T_201 = or(_T_200, inst_ld) @[mem_stage.scala 145:78]
    dre_temp[1] <= _T_201 @[mem_stage.scala 144:21]
    node _T_202 = or(inst_lb, inst_lbu) @[mem_stage.scala 146:34]
    node _T_203 = bits(io.daddr, 2, 0) @[mem_stage.scala 146:57]
    node _T_204 = eq(_T_203, UInt<3>("h07")) @[mem_stage.scala 146:63]
    node _T_205 = and(_T_202, _T_204) @[mem_stage.scala 146:46]
    node _T_206 = or(inst_lh, inst_lhu) @[mem_stage.scala 146:90]
    node _T_207 = bits(io.daddr, 2, 0) @[mem_stage.scala 146:113]
    node _T_208 = eq(_T_207, UInt<3>("h06")) @[mem_stage.scala 146:119]
    node _T_209 = and(_T_206, _T_208) @[mem_stage.scala 146:102]
    node _T_210 = or(_T_205, _T_209) @[mem_stage.scala 146:78]
    node _T_211 = or(inst_lw, inst_lwu) @[mem_stage.scala 147:34]
    node _T_212 = bits(io.daddr, 2, 0) @[mem_stage.scala 147:57]
    node _T_213 = eq(_T_212, UInt<3>("h04")) @[mem_stage.scala 147:63]
    node _T_214 = and(_T_211, _T_213) @[mem_stage.scala 147:46]
    node _T_215 = or(_T_210, _T_214) @[mem_stage.scala 146:134]
    node _T_216 = or(_T_215, inst_ld) @[mem_stage.scala 147:78]
    dre_temp[0] <= _T_216 @[mem_stage.scala 146:21]
    node _T_217 = cat(dre_temp[1], dre_temp[0]) @[mem_stage.scala 148:28]
    node _T_218 = cat(dre_temp[3], dre_temp[2]) @[mem_stage.scala 148:28]
    node _T_219 = cat(_T_218, _T_217) @[mem_stage.scala 148:28]
    node _T_220 = cat(dre_temp[5], dre_temp[4]) @[mem_stage.scala 148:28]
    node _T_221 = cat(dre_temp[7], dre_temp[6]) @[mem_stage.scala 148:28]
    node _T_222 = cat(_T_221, _T_220) @[mem_stage.scala 148:28]
    node _T_223 = cat(_T_222, _T_219) @[mem_stage.scala 148:28]
    io.dre <= _T_223 @[mem_stage.scala 148:16]
    node _T_224 = or(inst_lbu, inst_lhu) @[mem_stage.scala 151:36]
    node _T_225 = or(_T_224, inst_lwu) @[mem_stage.scala 151:47]
    io.load_unsign <= _T_225 @[mem_stage.scala 151:24]
    wire dwstrb_temp : UInt<1>[8] @[mem_stage.scala 154:31]
    node _T_226 = bits(io.daddr, 2, 0) @[mem_stage.scala 155:47]
    node _T_227 = eq(_T_226, UInt<1>("h00")) @[mem_stage.scala 155:53]
    node _T_228 = and(inst_sb, _T_227) @[mem_stage.scala 155:36]
    node _T_229 = bits(io.daddr, 2, 0) @[mem_stage.scala 155:90]
    node _T_230 = eq(_T_229, UInt<1>("h00")) @[mem_stage.scala 155:96]
    node _T_231 = and(inst_sh, _T_230) @[mem_stage.scala 155:79]
    node _T_232 = or(_T_228, _T_231) @[mem_stage.scala 155:68]
    node _T_233 = bits(io.daddr, 2, 0) @[mem_stage.scala 156:56]
    node _T_234 = eq(_T_233, UInt<1>("h00")) @[mem_stage.scala 156:62]
    node _T_235 = and(inst_sw, _T_234) @[mem_stage.scala 156:45]
    node _T_236 = or(_T_232, _T_235) @[mem_stage.scala 155:111]
    node _T_237 = or(_T_236, inst_sd) @[mem_stage.scala 156:77]
    dwstrb_temp[7] <= _T_237 @[mem_stage.scala 155:24]
    node _T_238 = bits(io.daddr, 2, 0) @[mem_stage.scala 157:43]
    node _T_239 = eq(_T_238, UInt<1>("h01")) @[mem_stage.scala 157:49]
    node _T_240 = and(inst_sb, _T_239) @[mem_stage.scala 157:32]
    node _T_241 = bits(io.daddr, 2, 0) @[mem_stage.scala 157:86]
    node _T_242 = eq(_T_241, UInt<1>("h00")) @[mem_stage.scala 157:92]
    node _T_243 = and(inst_sh, _T_242) @[mem_stage.scala 157:75]
    node _T_244 = or(_T_240, _T_243) @[mem_stage.scala 157:64]
    node _T_245 = bits(io.daddr, 2, 0) @[mem_stage.scala 158:44]
    node _T_246 = eq(_T_245, UInt<1>("h00")) @[mem_stage.scala 158:50]
    node _T_247 = and(inst_sw, _T_246) @[mem_stage.scala 158:33]
    node _T_248 = or(_T_244, _T_247) @[mem_stage.scala 157:107]
    node _T_249 = or(_T_248, inst_sd) @[mem_stage.scala 158:65]
    dwstrb_temp[6] <= _T_249 @[mem_stage.scala 157:20]
    node _T_250 = bits(io.daddr, 2, 0) @[mem_stage.scala 159:47]
    node _T_251 = eq(_T_250, UInt<2>("h02")) @[mem_stage.scala 159:53]
    node _T_252 = and(inst_sb, _T_251) @[mem_stage.scala 159:36]
    node _T_253 = bits(io.daddr, 2, 0) @[mem_stage.scala 159:90]
    node _T_254 = eq(_T_253, UInt<2>("h02")) @[mem_stage.scala 159:96]
    node _T_255 = and(inst_sh, _T_254) @[mem_stage.scala 159:79]
    node _T_256 = or(_T_252, _T_255) @[mem_stage.scala 159:68]
    node _T_257 = bits(io.daddr, 2, 0) @[mem_stage.scala 160:44]
    node _T_258 = eq(_T_257, UInt<1>("h00")) @[mem_stage.scala 160:50]
    node _T_259 = and(inst_sw, _T_258) @[mem_stage.scala 160:33]
    node _T_260 = or(_T_256, _T_259) @[mem_stage.scala 159:111]
    node _T_261 = or(_T_260, inst_sd) @[mem_stage.scala 160:65]
    dwstrb_temp[5] <= _T_261 @[mem_stage.scala 159:24]
    node _T_262 = bits(io.daddr, 2, 0) @[mem_stage.scala 161:47]
    node _T_263 = eq(_T_262, UInt<2>("h03")) @[mem_stage.scala 161:53]
    node _T_264 = and(inst_sb, _T_263) @[mem_stage.scala 161:36]
    node _T_265 = bits(io.daddr, 2, 0) @[mem_stage.scala 161:90]
    node _T_266 = eq(_T_265, UInt<2>("h02")) @[mem_stage.scala 161:96]
    node _T_267 = and(inst_sh, _T_266) @[mem_stage.scala 161:79]
    node _T_268 = or(_T_264, _T_267) @[mem_stage.scala 161:68]
    node _T_269 = bits(io.daddr, 2, 0) @[mem_stage.scala 162:44]
    node _T_270 = eq(_T_269, UInt<1>("h00")) @[mem_stage.scala 162:50]
    node _T_271 = and(inst_sw, _T_270) @[mem_stage.scala 162:33]
    node _T_272 = or(_T_268, _T_271) @[mem_stage.scala 161:111]
    node _T_273 = or(_T_272, inst_sd) @[mem_stage.scala 162:65]
    dwstrb_temp[4] <= _T_273 @[mem_stage.scala 161:24]
    node _T_274 = bits(io.daddr, 2, 0) @[mem_stage.scala 163:47]
    node _T_275 = eq(_T_274, UInt<3>("h04")) @[mem_stage.scala 163:53]
    node _T_276 = and(inst_sb, _T_275) @[mem_stage.scala 163:36]
    node _T_277 = bits(io.daddr, 2, 0) @[mem_stage.scala 163:90]
    node _T_278 = eq(_T_277, UInt<3>("h04")) @[mem_stage.scala 163:96]
    node _T_279 = and(inst_sh, _T_278) @[mem_stage.scala 163:79]
    node _T_280 = or(_T_276, _T_279) @[mem_stage.scala 163:68]
    node _T_281 = bits(io.daddr, 2, 0) @[mem_stage.scala 164:56]
    node _T_282 = eq(_T_281, UInt<3>("h04")) @[mem_stage.scala 164:62]
    node _T_283 = and(inst_sw, _T_282) @[mem_stage.scala 164:45]
    node _T_284 = or(_T_280, _T_283) @[mem_stage.scala 163:111]
    node _T_285 = or(_T_284, inst_sd) @[mem_stage.scala 164:77]
    dwstrb_temp[3] <= _T_285 @[mem_stage.scala 163:24]
    node _T_286 = bits(io.daddr, 2, 0) @[mem_stage.scala 165:43]
    node _T_287 = eq(_T_286, UInt<3>("h05")) @[mem_stage.scala 165:49]
    node _T_288 = and(inst_sb, _T_287) @[mem_stage.scala 165:32]
    node _T_289 = bits(io.daddr, 2, 0) @[mem_stage.scala 165:86]
    node _T_290 = eq(_T_289, UInt<3>("h04")) @[mem_stage.scala 165:92]
    node _T_291 = and(inst_sh, _T_290) @[mem_stage.scala 165:75]
    node _T_292 = or(_T_288, _T_291) @[mem_stage.scala 165:64]
    node _T_293 = bits(io.daddr, 2, 0) @[mem_stage.scala 166:44]
    node _T_294 = eq(_T_293, UInt<3>("h04")) @[mem_stage.scala 166:50]
    node _T_295 = and(inst_sw, _T_294) @[mem_stage.scala 166:33]
    node _T_296 = or(_T_292, _T_295) @[mem_stage.scala 165:107]
    node _T_297 = or(_T_296, inst_sd) @[mem_stage.scala 166:65]
    dwstrb_temp[2] <= _T_297 @[mem_stage.scala 165:20]
    node _T_298 = bits(io.daddr, 2, 0) @[mem_stage.scala 167:47]
    node _T_299 = eq(_T_298, UInt<3>("h06")) @[mem_stage.scala 167:53]
    node _T_300 = and(inst_sb, _T_299) @[mem_stage.scala 167:36]
    node _T_301 = bits(io.daddr, 2, 0) @[mem_stage.scala 167:90]
    node _T_302 = eq(_T_301, UInt<3>("h06")) @[mem_stage.scala 167:96]
    node _T_303 = and(inst_sh, _T_302) @[mem_stage.scala 167:79]
    node _T_304 = or(_T_300, _T_303) @[mem_stage.scala 167:68]
    node _T_305 = bits(io.daddr, 2, 0) @[mem_stage.scala 168:44]
    node _T_306 = eq(_T_305, UInt<3>("h04")) @[mem_stage.scala 168:50]
    node _T_307 = and(inst_sw, _T_306) @[mem_stage.scala 168:33]
    node _T_308 = or(_T_304, _T_307) @[mem_stage.scala 167:111]
    node _T_309 = or(_T_308, inst_sd) @[mem_stage.scala 168:65]
    dwstrb_temp[1] <= _T_309 @[mem_stage.scala 167:24]
    node _T_310 = bits(io.daddr, 2, 0) @[mem_stage.scala 169:47]
    node _T_311 = eq(_T_310, UInt<3>("h07")) @[mem_stage.scala 169:53]
    node _T_312 = and(inst_sb, _T_311) @[mem_stage.scala 169:36]
    node _T_313 = bits(io.daddr, 2, 0) @[mem_stage.scala 169:90]
    node _T_314 = eq(_T_313, UInt<3>("h06")) @[mem_stage.scala 169:96]
    node _T_315 = and(inst_sh, _T_314) @[mem_stage.scala 169:79]
    node _T_316 = or(_T_312, _T_315) @[mem_stage.scala 169:68]
    node _T_317 = bits(io.daddr, 2, 0) @[mem_stage.scala 170:44]
    node _T_318 = eq(_T_317, UInt<3>("h04")) @[mem_stage.scala 170:50]
    node _T_319 = and(inst_sw, _T_318) @[mem_stage.scala 170:33]
    node _T_320 = or(_T_316, _T_319) @[mem_stage.scala 169:111]
    node _T_321 = or(_T_320, inst_sd) @[mem_stage.scala 170:65]
    dwstrb_temp[0] <= _T_321 @[mem_stage.scala 169:24]
    node _T_322 = eq(address_misaligned, UInt<1>("h00")) @[mem_stage.scala 171:45]
    node _T_323 = cat(dwstrb_temp[1], dwstrb_temp[0]) @[mem_stage.scala 171:66]
    node _T_324 = cat(dwstrb_temp[3], dwstrb_temp[2]) @[mem_stage.scala 171:66]
    node _T_325 = cat(_T_324, _T_323) @[mem_stage.scala 171:66]
    node _T_326 = cat(dwstrb_temp[5], dwstrb_temp[4]) @[mem_stage.scala 171:66]
    node _T_327 = cat(dwstrb_temp[7], dwstrb_temp[6]) @[mem_stage.scala 171:66]
    node _T_328 = cat(_T_327, _T_326) @[mem_stage.scala 171:66]
    node _T_329 = cat(_T_328, _T_325) @[mem_stage.scala 171:66]
    node _T_330 = mux(_T_322, _T_329, UInt<1>("h00")) @[mem_stage.scala 171:25]
    io.dwstrb <= _T_330 @[mem_stage.scala 171:19]
    node _T_331 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 174:38]
    node _T_332 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 174:57]
    node _T_333 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 174:76]
    node _T_334 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 174:95]
    node _T_335 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 175:38]
    node _T_336 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 175:57]
    node _T_337 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 175:76]
    node _T_338 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 175:95]
    node _T_339 = cat(_T_337, _T_338) @[Cat.scala 30:58]
    node _T_340 = cat(_T_335, _T_336) @[Cat.scala 30:58]
    node _T_341 = cat(_T_340, _T_339) @[Cat.scala 30:58]
    node _T_342 = cat(_T_333, _T_334) @[Cat.scala 30:58]
    node _T_343 = cat(_T_331, _T_332) @[Cat.scala 30:58]
    node _T_344 = cat(_T_343, _T_342) @[Cat.scala 30:58]
    node din_sb = cat(_T_344, _T_341) @[Cat.scala 30:58]
    node _T_345 = eq(gpio_addr_en, UInt<1>("h01")) @[mem_stage.scala 176:39]
    node _T_346 = eq(uart_addr_en, UInt<1>("h01")) @[mem_stage.scala 176:63]
    node _T_347 = or(_T_345, _T_346) @[mem_stage.scala 176:47]
    node _T_348 = eq(plic_addr_en, UInt<1>("h01")) @[mem_stage.scala 176:87]
    node _T_349 = or(_T_347, _T_348) @[mem_stage.scala 176:71]
    node _T_350 = bits(io.mem_din_i, 15, 0) @[mem_stage.scala 177:44]
    node _T_351 = bits(io.mem_din_i, 15, 0) @[mem_stage.scala 177:64]
    node _T_352 = bits(io.mem_din_i, 15, 0) @[mem_stage.scala 177:84]
    node _T_353 = bits(io.mem_din_i, 15, 0) @[mem_stage.scala 177:104]
    node _T_354 = cat(_T_352, _T_353) @[Cat.scala 30:58]
    node _T_355 = cat(_T_350, _T_351) @[Cat.scala 30:58]
    node _T_356 = cat(_T_355, _T_354) @[Cat.scala 30:58]
    node _T_357 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 178:44]
    node _T_358 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 178:63]
    node _T_359 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 178:83]
    node _T_360 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 178:102]
    node _T_361 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 179:60]
    node _T_362 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 179:79]
    node _T_363 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 179:99]
    node _T_364 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 179:117]
    node _T_365 = cat(_T_363, _T_364) @[Cat.scala 30:58]
    node _T_366 = cat(_T_361, _T_362) @[Cat.scala 30:58]
    node _T_367 = cat(_T_366, _T_365) @[Cat.scala 30:58]
    node _T_368 = cat(_T_359, _T_360) @[Cat.scala 30:58]
    node _T_369 = cat(_T_357, _T_358) @[Cat.scala 30:58]
    node _T_370 = cat(_T_369, _T_368) @[Cat.scala 30:58]
    node _T_371 = cat(_T_370, _T_367) @[Cat.scala 30:58]
    node din_sh = mux(_T_349, _T_356, _T_371) @[mem_stage.scala 176:25]
    node _T_372 = eq(gpio_addr_en, UInt<1>("h01")) @[mem_stage.scala 180:39]
    node _T_373 = eq(uart_addr_en, UInt<1>("h01")) @[mem_stage.scala 180:63]
    node _T_374 = or(_T_372, _T_373) @[mem_stage.scala 180:47]
    node _T_375 = eq(plic_addr_en, UInt<1>("h01")) @[mem_stage.scala 180:87]
    node _T_376 = or(_T_374, _T_375) @[mem_stage.scala 180:71]
    node _T_377 = bits(io.mem_din_i, 31, 0) @[mem_stage.scala 181:44]
    node _T_378 = bits(io.mem_din_i, 31, 0) @[mem_stage.scala 181:64]
    node _T_379 = cat(_T_377, _T_378) @[Cat.scala 30:58]
    node _T_380 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 182:60]
    node _T_381 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 182:79]
    node _T_382 = bits(io.mem_din_i, 23, 16) @[mem_stage.scala 182:98]
    node _T_383 = bits(io.mem_din_i, 31, 24) @[mem_stage.scala 182:118]
    node _T_384 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 183:60]
    node _T_385 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 183:79]
    node _T_386 = bits(io.mem_din_i, 23, 16) @[mem_stage.scala 183:98]
    node _T_387 = bits(io.mem_din_i, 31, 24) @[mem_stage.scala 183:118]
    node _T_388 = cat(_T_386, _T_387) @[Cat.scala 30:58]
    node _T_389 = cat(_T_384, _T_385) @[Cat.scala 30:58]
    node _T_390 = cat(_T_389, _T_388) @[Cat.scala 30:58]
    node _T_391 = cat(_T_382, _T_383) @[Cat.scala 30:58]
    node _T_392 = cat(_T_380, _T_381) @[Cat.scala 30:58]
    node _T_393 = cat(_T_392, _T_391) @[Cat.scala 30:58]
    node _T_394 = cat(_T_393, _T_390) @[Cat.scala 30:58]
    node din_sw = mux(_T_376, _T_379, _T_394) @[mem_stage.scala 180:25]
    node _T_395 = eq(gpio_addr_en, UInt<1>("h01")) @[mem_stage.scala 184:39]
    node _T_396 = eq(uart_addr_en, UInt<1>("h01")) @[mem_stage.scala 184:63]
    node _T_397 = or(_T_395, _T_396) @[mem_stage.scala 184:47]
    node _T_398 = eq(plic_addr_en, UInt<1>("h01")) @[mem_stage.scala 184:87]
    node _T_399 = or(_T_397, _T_398) @[mem_stage.scala 184:71]
    node _T_400 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 186:60]
    node _T_401 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 186:79]
    node _T_402 = bits(io.mem_din_i, 23, 16) @[mem_stage.scala 186:98]
    node _T_403 = bits(io.mem_din_i, 31, 24) @[mem_stage.scala 186:118]
    node _T_404 = bits(io.mem_din_i, 39, 32) @[mem_stage.scala 187:60]
    node _T_405 = bits(io.mem_din_i, 47, 40) @[mem_stage.scala 187:81]
    node _T_406 = bits(io.mem_din_i, 55, 48) @[mem_stage.scala 187:101]
    node _T_407 = bits(io.mem_din_i, 63, 56) @[mem_stage.scala 187:121]
    node _T_408 = cat(_T_406, _T_407) @[Cat.scala 30:58]
    node _T_409 = cat(_T_404, _T_405) @[Cat.scala 30:58]
    node _T_410 = cat(_T_409, _T_408) @[Cat.scala 30:58]
    node _T_411 = cat(_T_402, _T_403) @[Cat.scala 30:58]
    node _T_412 = cat(_T_400, _T_401) @[Cat.scala 30:58]
    node _T_413 = cat(_T_412, _T_411) @[Cat.scala 30:58]
    node _T_414 = cat(_T_413, _T_410) @[Cat.scala 30:58]
    node din_sd = mux(_T_399, io.mem_din_i, _T_414) @[mem_stage.scala 184:25]
    node _T_415 = eq(io.dwstrb, UInt<8>("h080")) @[mem_stage.scala 190:28]
    node _T_416 = eq(io.dwstrb, UInt<7>("h040")) @[mem_stage.scala 191:28]
    node _T_417 = eq(io.dwstrb, UInt<6>("h020")) @[mem_stage.scala 192:28]
    node _T_418 = eq(io.dwstrb, UInt<5>("h010")) @[mem_stage.scala 193:28]
    node _T_419 = eq(io.dwstrb, UInt<4>("h08")) @[mem_stage.scala 194:28]
    node _T_420 = eq(io.dwstrb, UInt<3>("h04")) @[mem_stage.scala 195:28]
    node _T_421 = eq(io.dwstrb, UInt<2>("h02")) @[mem_stage.scala 196:28]
    node _T_422 = eq(io.dwstrb, UInt<1>("h01")) @[mem_stage.scala 197:28]
    node _T_423 = eq(io.dwstrb, UInt<8>("h0c0")) @[mem_stage.scala 198:28]
    node _T_424 = eq(io.dwstrb, UInt<6>("h030")) @[mem_stage.scala 199:28]
    node _T_425 = eq(io.dwstrb, UInt<4>("h0c")) @[mem_stage.scala 200:28]
    node _T_426 = eq(io.dwstrb, UInt<2>("h03")) @[mem_stage.scala 201:28]
    node _T_427 = eq(io.dwstrb, UInt<8>("h0f0")) @[mem_stage.scala 202:24]
    node _T_428 = eq(io.dwstrb, UInt<4>("h0f")) @[mem_stage.scala 203:28]
    node _T_429 = eq(io.dwstrb, UInt<8>("h0ff")) @[mem_stage.scala 204:28]
    node _T_430 = mux(_T_429, din_sd, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_431 = mux(_T_428, din_sw, _T_430) @[Mux.scala 98:16]
    node _T_432 = mux(_T_427, din_sw, _T_431) @[Mux.scala 98:16]
    node _T_433 = mux(_T_426, din_sh, _T_432) @[Mux.scala 98:16]
    node _T_434 = mux(_T_425, din_sh, _T_433) @[Mux.scala 98:16]
    node _T_435 = mux(_T_424, din_sh, _T_434) @[Mux.scala 98:16]
    node _T_436 = mux(_T_423, din_sh, _T_435) @[Mux.scala 98:16]
    node _T_437 = mux(_T_422, din_sb, _T_436) @[Mux.scala 98:16]
    node _T_438 = mux(_T_421, din_sb, _T_437) @[Mux.scala 98:16]
    node _T_439 = mux(_T_420, din_sb, _T_438) @[Mux.scala 98:16]
    node _T_440 = mux(_T_419, din_sb, _T_439) @[Mux.scala 98:16]
    node _T_441 = mux(_T_418, din_sb, _T_440) @[Mux.scala 98:16]
    node _T_442 = mux(_T_417, din_sb, _T_441) @[Mux.scala 98:16]
    node _T_443 = mux(_T_416, din_sb, _T_442) @[Mux.scala 98:16]
    node _T_444 = mux(_T_415, din_sb, _T_443) @[Mux.scala 98:16]
    io.din <= _T_444 @[mem_stage.scala 189:16]
    node _T_445 = eq(address_misaligned, UInt<3>("h04")) @[mem_stage.scala 208:77]
    node _T_446 = eq(address_misaligned, UInt<3>("h06")) @[mem_stage.scala 209:77]
    node _T_447 = mux(_T_446, UInt<3>("h06"), io.mem_exccode_i) @[Mux.scala 98:16]
    node _T_448 = mux(_T_445, UInt<3>("h04"), _T_447) @[Mux.scala 98:16]
    io.exccode_o <= _T_448 @[mem_stage.scala 207:22]
    
  module memwb_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_wa : UInt<5>, flip mem_wreg : UInt<1>, flip mem_dreg : UInt<64>, flip mem_mreg : UInt<1>, flip mem_dre : UInt<8>, flip mem_load_unsign : UInt<1>, flip mem_csr_we : UInt<1>, flip mem_csr_wa : UInt<12>, flip mem_csr_wd : UInt<64>, flip mem_dm : UInt<64>, flip mem_big_endian : UInt<1>, flip flush : UInt<1>, flip stall : UInt<5>, wb_wa : UInt<5>, wb_wreg : UInt<1>, wb_dreg : UInt<64>, wb_mreg : UInt<1>, wb_dre : UInt<8>, wb_load_unsign : UInt<1>, wb_csr_we : UInt<1>, wb_csr_wa : UInt<12>, wb_csr_wd : UInt<64>, wb_dm : UInt<64>, wb_big_endian : UInt<1>}
    
    reg wa_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[memwb_reg.scala 44:37]
    reg wreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 45:37]
    reg dreg_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[memwb_reg.scala 46:37]
    reg mreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 47:37]
    reg dre_reg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[memwb_reg.scala 48:33]
    reg unsign_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 49:33]
    reg csr_we_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 50:37]
    reg csr_wa_reg : UInt<12>, clock with : (reset => (reset, UInt<12>("h00"))) @[memwb_reg.scala 51:37]
    reg csr_wd_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[memwb_reg.scala 52:37]
    reg data_reg : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[memwb_reg.scala 53:37]
    reg big_endian_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 54:33]
    node _T = eq(io.flush, UInt<1>("h01")) @[memwb_reg.scala 56:23]
    when _T : @[memwb_reg.scala 56:31]
      wa_reg <= UInt<1>("h00") @[memwb_reg.scala 57:32]
      wreg_reg <= UInt<1>("h00") @[memwb_reg.scala 58:32]
      dreg_reg <= UInt<1>("h00") @[memwb_reg.scala 59:32]
      mreg_reg <= UInt<1>("h00") @[memwb_reg.scala 60:32]
      dre_reg <= UInt<1>("h00") @[memwb_reg.scala 61:32]
      unsign_reg <= UInt<1>("h00") @[memwb_reg.scala 62:32]
      csr_we_reg <= UInt<1>("h00") @[memwb_reg.scala 63:32]
      csr_wa_reg <= UInt<1>("h00") @[memwb_reg.scala 64:32]
      csr_wd_reg <= UInt<1>("h00") @[memwb_reg.scala 65:32]
      data_reg <= UInt<1>("h00") @[memwb_reg.scala 66:32]
      big_endian_reg <= UInt<1>("h00") @[memwb_reg.scala 67:32]
      skip @[memwb_reg.scala 56:31]
    else : @[memwb_reg.scala 68:40]
      node _T_1 = bits(io.stall, 4, 4) @[memwb_reg.scala 68:28]
      node _T_2 = eq(_T_1, UInt<1>("h00")) @[memwb_reg.scala 68:32]
      when _T_2 : @[memwb_reg.scala 68:40]
        wa_reg <= io.mem_wa @[memwb_reg.scala 69:32]
        wreg_reg <= io.mem_wreg @[memwb_reg.scala 70:32]
        dreg_reg <= io.mem_dreg @[memwb_reg.scala 71:32]
        mreg_reg <= io.mem_mreg @[memwb_reg.scala 72:32]
        dre_reg <= io.mem_dre @[memwb_reg.scala 73:32]
        unsign_reg <= io.mem_load_unsign @[memwb_reg.scala 74:32]
        csr_we_reg <= io.mem_csr_we @[memwb_reg.scala 75:32]
        csr_wa_reg <= io.mem_csr_wa @[memwb_reg.scala 76:32]
        csr_wd_reg <= io.mem_csr_wd @[memwb_reg.scala 77:32]
        data_reg <= io.mem_dm @[memwb_reg.scala 78:32]
        big_endian_reg <= io.mem_big_endian @[memwb_reg.scala 79:32]
        skip @[memwb_reg.scala 68:40]
      else : @[memwb_reg.scala 80:20]
        wa_reg <= wa_reg @[memwb_reg.scala 81:32]
        wreg_reg <= wreg_reg @[memwb_reg.scala 82:32]
        dreg_reg <= dreg_reg @[memwb_reg.scala 83:32]
        mreg_reg <= mreg_reg @[memwb_reg.scala 84:32]
        dre_reg <= dre_reg @[memwb_reg.scala 85:32]
        unsign_reg <= unsign_reg @[memwb_reg.scala 86:32]
        csr_we_reg <= csr_we_reg @[memwb_reg.scala 87:32]
        csr_wa_reg <= csr_wa_reg @[memwb_reg.scala 88:32]
        csr_wd_reg <= csr_wd_reg @[memwb_reg.scala 89:32]
        data_reg <= data_reg @[memwb_reg.scala 90:32]
        big_endian_reg <= big_endian_reg @[memwb_reg.scala 91:32]
        skip @[memwb_reg.scala 80:20]
    io.wb_wa <= wa_reg @[memwb_reg.scala 94:23]
    io.wb_wreg <= wreg_reg @[memwb_reg.scala 95:23]
    io.wb_dreg <= dreg_reg @[memwb_reg.scala 96:23]
    io.wb_mreg <= mreg_reg @[memwb_reg.scala 97:23]
    io.wb_dre <= dre_reg @[memwb_reg.scala 98:23]
    io.wb_load_unsign <= unsign_reg @[memwb_reg.scala 99:23]
    io.wb_csr_we <= csr_we_reg @[memwb_reg.scala 100:27]
    io.wb_csr_wa <= csr_wa_reg @[memwb_reg.scala 101:27]
    io.wb_csr_wd <= csr_wd_reg @[memwb_reg.scala 102:27]
    io.wb_dm <= data_reg @[memwb_reg.scala 103:27]
    io.wb_big_endian <= big_endian_reg @[memwb_reg.scala 104:27]
    
  module wb_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip wb_wa_i : UInt<5>, flip wb_wreg_i : UInt<1>, flip wb_dreg_i : UInt<64>, flip wb_mreg_i : UInt<1>, flip wb_dre_i : UInt<8>, flip wb_load_unsign : UInt<1>, flip csr_we_i : UInt<1>, flip csr_wa_i : UInt<12>, flip csr_wd_i : UInt<64>, flip wb_big_endian : UInt<1>, flip dm : UInt<64>, wb_wa_o : UInt<5>, wb_wreg_o : UInt<1>, wb_wd_o : UInt<64>, csr_we_o : UInt<1>, csr_wa_o : UInt<12>, csr_wd_o : UInt<64>}
    
    io.csr_we_o <= io.csr_we_i @[wb_stage.scala 39:21]
    io.csr_wa_o <= io.csr_wa_i @[wb_stage.scala 40:21]
    io.csr_wd_o <= io.csr_wd_i @[wb_stage.scala 41:17]
    io.wb_wa_o <= io.wb_wa_i @[wb_stage.scala 44:23]
    io.wb_wreg_o <= io.wb_wreg_i @[wb_stage.scala 45:23]
    wire data : UInt<64>
    data <= UInt<64>("h00")
    node _T = eq(io.wb_load_unsign, UInt<1>("h01")) @[wb_stage.scala 49:32]
    when _T : @[wb_stage.scala 49:40]
      wire _T_1 : UInt<64>
      _T_1 <= UInt<64>("h00")
      node _T_2 = neq(io.wb_dre_i, UInt<1>("h00")) @[wb_stage.scala 53:34]
      node _T_3 = eq(io.wb_big_endian, UInt<1>("h01")) @[wb_stage.scala 53:62]
      node _T_4 = and(_T_2, _T_3) @[wb_stage.scala 53:42]
      node _T_5 = bits(io.dm, 7, 0) @[wb_stage.scala 53:79]
      node _T_6 = eq(io.wb_dre_i, UInt<8>("h080")) @[wb_stage.scala 55:34]
      node _T_7 = bits(io.dm, 63, 56) @[wb_stage.scala 55:61]
      node _T_8 = eq(io.wb_dre_i, UInt<7>("h040")) @[wb_stage.scala 56:38]
      node _T_9 = bits(io.dm, 55, 48) @[wb_stage.scala 56:65]
      node _T_10 = eq(io.wb_dre_i, UInt<6>("h020")) @[wb_stage.scala 57:38]
      node _T_11 = bits(io.dm, 47, 40) @[wb_stage.scala 57:65]
      node _T_12 = eq(io.wb_dre_i, UInt<5>("h010")) @[wb_stage.scala 58:38]
      node _T_13 = bits(io.dm, 39, 32) @[wb_stage.scala 58:65]
      node _T_14 = eq(io.wb_dre_i, UInt<4>("h08")) @[wb_stage.scala 59:38]
      node _T_15 = bits(io.dm, 31, 24) @[wb_stage.scala 59:65]
      node _T_16 = eq(io.wb_dre_i, UInt<3>("h04")) @[wb_stage.scala 60:38]
      node _T_17 = bits(io.dm, 23, 16) @[wb_stage.scala 60:65]
      node _T_18 = eq(io.wb_dre_i, UInt<2>("h02")) @[wb_stage.scala 61:38]
      node _T_19 = bits(io.dm, 15, 8) @[wb_stage.scala 61:65]
      node _T_20 = eq(io.wb_dre_i, UInt<1>("h01")) @[wb_stage.scala 62:38]
      node _T_21 = bits(io.dm, 7, 0) @[wb_stage.scala 62:65]
      node _T_22 = eq(io.wb_dre_i, UInt<8>("h0c0")) @[wb_stage.scala 64:38]
      node _T_23 = bits(io.dm, 55, 48) @[wb_stage.scala 64:69]
      node _T_24 = bits(io.dm, 63, 56) @[wb_stage.scala 64:82]
      node _T_25 = cat(_T_23, _T_24) @[Cat.scala 30:58]
      node _T_26 = eq(io.wb_dre_i, UInt<6>("h030")) @[wb_stage.scala 65:38]
      node _T_27 = bits(io.dm, 39, 32) @[wb_stage.scala 65:69]
      node _T_28 = bits(io.dm, 47, 40) @[wb_stage.scala 65:82]
      node _T_29 = cat(_T_27, _T_28) @[Cat.scala 30:58]
      node _T_30 = eq(io.wb_dre_i, UInt<4>("h0c")) @[wb_stage.scala 66:38]
      node _T_31 = bits(io.dm, 23, 16) @[wb_stage.scala 66:69]
      node _T_32 = bits(io.dm, 31, 24) @[wb_stage.scala 66:82]
      node _T_33 = cat(_T_31, _T_32) @[Cat.scala 30:58]
      node _T_34 = eq(io.wb_dre_i, UInt<2>("h03")) @[wb_stage.scala 67:38]
      node _T_35 = bits(io.dm, 7, 0) @[wb_stage.scala 67:69]
      node _T_36 = bits(io.dm, 15, 8) @[wb_stage.scala 67:80]
      node _T_37 = cat(_T_35, _T_36) @[Cat.scala 30:58]
      node _T_38 = eq(io.wb_dre_i, UInt<8>("h0f0")) @[wb_stage.scala 69:38]
      node _T_39 = bits(io.dm, 39, 32) @[wb_stage.scala 69:69]
      node _T_40 = bits(io.dm, 47, 40) @[wb_stage.scala 69:82]
      node _T_41 = bits(io.dm, 55, 48) @[wb_stage.scala 69:95]
      node _T_42 = bits(io.dm, 63, 56) @[wb_stage.scala 69:108]
      node _T_43 = cat(_T_41, _T_42) @[Cat.scala 30:58]
      node _T_44 = cat(_T_39, _T_40) @[Cat.scala 30:58]
      node _T_45 = cat(_T_44, _T_43) @[Cat.scala 30:58]
      node _T_46 = eq(io.wb_dre_i, UInt<4>("h0f")) @[wb_stage.scala 70:38]
      node _T_47 = bits(io.dm, 7, 0) @[wb_stage.scala 70:69]
      node _T_48 = bits(io.dm, 15, 8) @[wb_stage.scala 70:80]
      node _T_49 = bits(io.dm, 23, 16) @[wb_stage.scala 70:92]
      node _T_50 = bits(io.dm, 31, 24) @[wb_stage.scala 70:105]
      node _T_51 = cat(_T_49, _T_50) @[Cat.scala 30:58]
      node _T_52 = cat(_T_47, _T_48) @[Cat.scala 30:58]
      node _T_53 = cat(_T_52, _T_51) @[Cat.scala 30:58]
      node _T_54 = mux(_T_46, _T_53, UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_55 = mux(_T_38, _T_45, _T_54) @[Mux.scala 98:16]
      node _T_56 = mux(_T_34, _T_37, _T_55) @[Mux.scala 98:16]
      node _T_57 = mux(_T_30, _T_33, _T_56) @[Mux.scala 98:16]
      node _T_58 = mux(_T_26, _T_29, _T_57) @[Mux.scala 98:16]
      node _T_59 = mux(_T_22, _T_25, _T_58) @[Mux.scala 98:16]
      node _T_60 = mux(_T_20, _T_21, _T_59) @[Mux.scala 98:16]
      node _T_61 = mux(_T_18, _T_19, _T_60) @[Mux.scala 98:16]
      node _T_62 = mux(_T_16, _T_17, _T_61) @[Mux.scala 98:16]
      node _T_63 = mux(_T_14, _T_15, _T_62) @[Mux.scala 98:16]
      node _T_64 = mux(_T_12, _T_13, _T_63) @[Mux.scala 98:16]
      node _T_65 = mux(_T_10, _T_11, _T_64) @[Mux.scala 98:16]
      node _T_66 = mux(_T_8, _T_9, _T_65) @[Mux.scala 98:16]
      node _T_67 = mux(_T_6, _T_7, _T_66) @[Mux.scala 98:16]
      node _T_68 = mux(_T_4, _T_5, _T_67) @[Mux.scala 98:16]
      _T_1 <= _T_68 @[wb_stage.scala 52:32]
      data <= _T_1 @[wb_stage.scala 72:22]
      skip @[wb_stage.scala 49:40]
    else : @[wb_stage.scala 73:20]
      wire _T_69 : SInt<64>
      _T_69 <= asSInt(UInt<64>("h00"))
      node _T_70 = neq(io.wb_dre_i, UInt<1>("h00")) @[wb_stage.scala 77:26]
      node _T_71 = eq(io.wb_big_endian, UInt<1>("h01")) @[wb_stage.scala 77:54]
      node _T_72 = and(_T_70, _T_71) @[wb_stage.scala 77:34]
      node _T_73 = bits(io.dm, 7, 0) @[wb_stage.scala 77:71]
      node _T_74 = asSInt(_T_73) @[wb_stage.scala 77:83]
      node _T_75 = eq(io.wb_dre_i, UInt<8>("h080")) @[wb_stage.scala 79:38]
      node _T_76 = bits(io.dm, 63, 56) @[wb_stage.scala 79:65]
      node _T_77 = asSInt(_T_76) @[wb_stage.scala 79:79]
      node _T_78 = eq(io.wb_dre_i, UInt<7>("h040")) @[wb_stage.scala 80:38]
      node _T_79 = bits(io.dm, 55, 48) @[wb_stage.scala 80:65]
      node _T_80 = asSInt(_T_79) @[wb_stage.scala 80:79]
      node _T_81 = eq(io.wb_dre_i, UInt<6>("h020")) @[wb_stage.scala 81:38]
      node _T_82 = bits(io.dm, 47, 40) @[wb_stage.scala 81:65]
      node _T_83 = asSInt(_T_82) @[wb_stage.scala 81:79]
      node _T_84 = eq(io.wb_dre_i, UInt<5>("h010")) @[wb_stage.scala 82:38]
      node _T_85 = bits(io.dm, 39, 32) @[wb_stage.scala 82:65]
      node _T_86 = asSInt(_T_85) @[wb_stage.scala 82:79]
      node _T_87 = eq(io.wb_dre_i, UInt<4>("h08")) @[wb_stage.scala 83:38]
      node _T_88 = bits(io.dm, 31, 24) @[wb_stage.scala 83:65]
      node _T_89 = asSInt(_T_88) @[wb_stage.scala 83:79]
      node _T_90 = eq(io.wb_dre_i, UInt<3>("h04")) @[wb_stage.scala 84:38]
      node _T_91 = bits(io.dm, 23, 16) @[wb_stage.scala 84:65]
      node _T_92 = asSInt(_T_91) @[wb_stage.scala 84:79]
      node _T_93 = eq(io.wb_dre_i, UInt<2>("h02")) @[wb_stage.scala 85:38]
      node _T_94 = bits(io.dm, 15, 8) @[wb_stage.scala 85:65]
      node _T_95 = asSInt(_T_94) @[wb_stage.scala 85:79]
      node _T_96 = eq(io.wb_dre_i, UInt<1>("h01")) @[wb_stage.scala 86:38]
      node _T_97 = bits(io.dm, 7, 0) @[wb_stage.scala 86:65]
      node _T_98 = asSInt(_T_97) @[wb_stage.scala 86:79]
      node _T_99 = eq(io.wb_dre_i, UInt<8>("h0c0")) @[wb_stage.scala 88:38]
      node _T_100 = bits(io.dm, 55, 48) @[wb_stage.scala 88:69]
      node _T_101 = bits(io.dm, 63, 56) @[wb_stage.scala 88:82]
      node _T_102 = cat(_T_100, _T_101) @[Cat.scala 30:58]
      node _T_103 = asSInt(_T_102) @[wb_stage.scala 88:97]
      node _T_104 = eq(io.wb_dre_i, UInt<6>("h030")) @[wb_stage.scala 89:38]
      node _T_105 = bits(io.dm, 39, 32) @[wb_stage.scala 89:69]
      node _T_106 = bits(io.dm, 47, 40) @[wb_stage.scala 89:82]
      node _T_107 = cat(_T_105, _T_106) @[Cat.scala 30:58]
      node _T_108 = asSInt(_T_107) @[wb_stage.scala 89:97]
      node _T_109 = eq(io.wb_dre_i, UInt<4>("h0c")) @[wb_stage.scala 90:38]
      node _T_110 = bits(io.dm, 23, 16) @[wb_stage.scala 90:69]
      node _T_111 = bits(io.dm, 31, 24) @[wb_stage.scala 90:82]
      node _T_112 = cat(_T_110, _T_111) @[Cat.scala 30:58]
      node _T_113 = asSInt(_T_112) @[wb_stage.scala 90:97]
      node _T_114 = eq(io.wb_dre_i, UInt<2>("h03")) @[wb_stage.scala 91:38]
      node _T_115 = bits(io.dm, 7, 0) @[wb_stage.scala 91:69]
      node _T_116 = bits(io.dm, 15, 8) @[wb_stage.scala 91:80]
      node _T_117 = cat(_T_115, _T_116) @[Cat.scala 30:58]
      node _T_118 = asSInt(_T_117) @[wb_stage.scala 91:94]
      node _T_119 = eq(io.wb_dre_i, UInt<8>("h0f0")) @[wb_stage.scala 93:38]
      node _T_120 = bits(io.dm, 39, 32) @[wb_stage.scala 93:69]
      node _T_121 = bits(io.dm, 47, 40) @[wb_stage.scala 93:82]
      node _T_122 = bits(io.dm, 55, 48) @[wb_stage.scala 93:95]
      node _T_123 = bits(io.dm, 63, 56) @[wb_stage.scala 93:108]
      node _T_124 = cat(_T_122, _T_123) @[Cat.scala 30:58]
      node _T_125 = cat(_T_120, _T_121) @[Cat.scala 30:58]
      node _T_126 = cat(_T_125, _T_124) @[Cat.scala 30:58]
      node _T_127 = asSInt(_T_126) @[wb_stage.scala 93:123]
      node _T_128 = eq(io.wb_dre_i, UInt<4>("h0f")) @[wb_stage.scala 94:38]
      node _T_129 = bits(io.dm, 7, 0) @[wb_stage.scala 94:69]
      node _T_130 = bits(io.dm, 15, 8) @[wb_stage.scala 94:80]
      node _T_131 = bits(io.dm, 23, 16) @[wb_stage.scala 94:92]
      node _T_132 = bits(io.dm, 31, 24) @[wb_stage.scala 94:105]
      node _T_133 = cat(_T_131, _T_132) @[Cat.scala 30:58]
      node _T_134 = cat(_T_129, _T_130) @[Cat.scala 30:58]
      node _T_135 = cat(_T_134, _T_133) @[Cat.scala 30:58]
      node _T_136 = asSInt(_T_135) @[wb_stage.scala 94:120]
      node _T_137 = eq(io.wb_dre_i, UInt<8>("h0ff")) @[wb_stage.scala 96:38]
      node _T_138 = bits(io.dm, 7, 0) @[wb_stage.scala 96:69]
      node _T_139 = bits(io.dm, 15, 8) @[wb_stage.scala 96:80]
      node _T_140 = bits(io.dm, 23, 16) @[wb_stage.scala 96:92]
      node _T_141 = bits(io.dm, 31, 24) @[wb_stage.scala 96:105]
      node _T_142 = bits(io.dm, 39, 32) @[wb_stage.scala 97:69]
      node _T_143 = bits(io.dm, 47, 40) @[wb_stage.scala 97:82]
      node _T_144 = bits(io.dm, 55, 48) @[wb_stage.scala 97:95]
      node _T_145 = bits(io.dm, 63, 56) @[wb_stage.scala 97:108]
      node _T_146 = cat(_T_144, _T_145) @[Cat.scala 30:58]
      node _T_147 = cat(_T_142, _T_143) @[Cat.scala 30:58]
      node _T_148 = cat(_T_147, _T_146) @[Cat.scala 30:58]
      node _T_149 = cat(_T_140, _T_141) @[Cat.scala 30:58]
      node _T_150 = cat(_T_138, _T_139) @[Cat.scala 30:58]
      node _T_151 = cat(_T_150, _T_149) @[Cat.scala 30:58]
      node _T_152 = cat(_T_151, _T_148) @[Cat.scala 30:58]
      node _T_153 = asSInt(_T_152) @[wb_stage.scala 97:123]
      node _T_154 = mux(_T_137, _T_153, asSInt(UInt<1>("h00"))) @[Mux.scala 98:16]
      node _T_155 = mux(_T_128, _T_136, _T_154) @[Mux.scala 98:16]
      node _T_156 = mux(_T_119, _T_127, _T_155) @[Mux.scala 98:16]
      node _T_157 = mux(_T_114, _T_118, _T_156) @[Mux.scala 98:16]
      node _T_158 = mux(_T_109, _T_113, _T_157) @[Mux.scala 98:16]
      node _T_159 = mux(_T_104, _T_108, _T_158) @[Mux.scala 98:16]
      node _T_160 = mux(_T_99, _T_103, _T_159) @[Mux.scala 98:16]
      node _T_161 = mux(_T_96, _T_98, _T_160) @[Mux.scala 98:16]
      node _T_162 = mux(_T_93, _T_95, _T_161) @[Mux.scala 98:16]
      node _T_163 = mux(_T_90, _T_92, _T_162) @[Mux.scala 98:16]
      node _T_164 = mux(_T_87, _T_89, _T_163) @[Mux.scala 98:16]
      node _T_165 = mux(_T_84, _T_86, _T_164) @[Mux.scala 98:16]
      node _T_166 = mux(_T_81, _T_83, _T_165) @[Mux.scala 98:16]
      node _T_167 = mux(_T_78, _T_80, _T_166) @[Mux.scala 98:16]
      node _T_168 = mux(_T_75, _T_77, _T_167) @[Mux.scala 98:16]
      node _T_169 = mux(_T_72, _T_74, _T_168) @[Mux.scala 98:16]
      _T_69 <= _T_169 @[wb_stage.scala 76:30]
      node _T_170 = asUInt(_T_69) @[wb_stage.scala 99:44]
      data <= _T_170 @[wb_stage.scala 99:22]
      skip @[wb_stage.scala 73:20]
    node _T_171 = eq(io.wb_mreg_i, UInt<1>("h01")) @[wb_stage.scala 102:41]
    node _T_172 = mux(_T_171, data, io.wb_dreg_i) @[wb_stage.scala 102:26]
    io.wb_wd_o <= _T_172 @[wb_stage.scala 102:20]
    
  module regfile : 
    input clock : Clock
    input reset : Reset
    output io : {flip wa : UInt<5>, flip wd : UInt<64>, flip we : UInt<1>, flip ra1 : UInt<5>, flip ra2 : UInt<5>, flip re1 : UInt<1>, flip re2 : UInt<1>, rd1 : UInt<64>, rd2 : UInt<64>}
    
    wire _T : UInt<64>[32] @[regfile.scala 31:29]
    _T[0] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[1] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[2] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[3] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[4] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[5] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[6] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[7] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[8] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[9] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[10] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[11] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[12] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[13] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[14] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[15] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[16] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[17] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[18] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[19] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[20] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[21] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[22] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[23] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[24] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[25] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[26] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[27] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[28] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[29] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[30] <= UInt<64>("h00") @[regfile.scala 31:29]
    _T[31] <= UInt<64>("h00") @[regfile.scala 31:29]
    reg regs : UInt<64>[32], clock with : (reset => (reset, _T)) @[regfile.scala 31:21]
    node _T_1 = eq(io.ra1, UInt<1>("h00")) @[regfile.scala 34:15]
    when _T_1 : @[regfile.scala 34:28]
      io.rd1 <= UInt<1>("h00") @[regfile.scala 35:12]
      skip @[regfile.scala 34:28]
    else : @[regfile.scala 36:72]
      node _T_2 = eq(io.re1, UInt<1>("h01")) @[regfile.scala 36:22]
      node _T_3 = eq(io.ra1, io.wa) @[regfile.scala 36:42]
      node _T_4 = and(_T_2, _T_3) @[regfile.scala 36:31]
      node _T_5 = eq(io.we, UInt<1>("h01")) @[regfile.scala 36:63]
      node _T_6 = and(_T_4, _T_5) @[regfile.scala 36:53]
      when _T_6 : @[regfile.scala 36:72]
        io.rd1 <= io.wd @[regfile.scala 37:12]
        skip @[regfile.scala 36:72]
      else : @[regfile.scala 38:15]
        node _T_7 = eq(io.re1, UInt<1>("h01")) @[regfile.scala 39:27]
        node _T_8 = mux(_T_7, regs[io.ra1], UInt<1>("h00")) @[regfile.scala 39:18]
        io.rd1 <= _T_8 @[regfile.scala 39:12]
        skip @[regfile.scala 38:15]
    node _T_9 = eq(io.ra2, UInt<1>("h00")) @[regfile.scala 43:15]
    when _T_9 : @[regfile.scala 43:28]
      io.rd2 <= UInt<1>("h00") @[regfile.scala 44:12]
      skip @[regfile.scala 43:28]
    else : @[regfile.scala 45:72]
      node _T_10 = eq(io.re2, UInt<1>("h01")) @[regfile.scala 45:22]
      node _T_11 = eq(io.ra2, io.wa) @[regfile.scala 45:42]
      node _T_12 = and(_T_10, _T_11) @[regfile.scala 45:31]
      node _T_13 = eq(io.we, UInt<1>("h01")) @[regfile.scala 45:63]
      node _T_14 = and(_T_12, _T_13) @[regfile.scala 45:53]
      when _T_14 : @[regfile.scala 45:72]
        io.rd2 <= io.wd @[regfile.scala 46:12]
        skip @[regfile.scala 45:72]
      else : @[regfile.scala 47:15]
        node _T_15 = eq(io.re2, UInt<1>("h01")) @[regfile.scala 48:27]
        node _T_16 = mux(_T_15, regs[io.ra2], UInt<1>("h00")) @[regfile.scala 48:18]
        io.rd2 <= _T_16 @[regfile.scala 48:12]
        skip @[regfile.scala 47:15]
    node _T_17 = eq(io.we, UInt<1>("h01")) @[regfile.scala 52:16]
    node _T_18 = neq(io.wa, UInt<1>("h00")) @[regfile.scala 52:35]
    node _T_19 = and(_T_17, _T_18) @[regfile.scala 52:25]
    when _T_19 : @[regfile.scala 52:50]
      regs[io.wa] <= io.wd @[regfile.scala 53:17]
      skip @[regfile.scala 52:50]
    
  module stall_ctrl : 
    input clock : Clock
    input reset : Reset
    output io : {flip stallreq_id : UInt<1>, flip stallreq_exe : UInt<1>, flip stallreq_mem : UInt<1>, stall : UInt<5>}
    
    node _T = eq(io.stallreq_mem, UInt<1>("h01")) @[stall_ctrl.scala 20:24]
    node _T_1 = eq(io.stallreq_id, UInt<1>("h01")) @[stall_ctrl.scala 21:24]
    node _T_2 = eq(io.stallreq_exe, UInt<1>("h01")) @[stall_ctrl.scala 22:24]
    node _T_3 = mux(_T_2, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_4 = mux(_T_1, UInt<3>("h07"), _T_3) @[Mux.scala 98:16]
    node _T_5 = mux(_T, UInt<5>("h01f"), _T_4) @[Mux.scala 98:16]
    io.stall <= _T_5 @[stall_ctrl.scala 19:12]
    
  module excp : 
    input clock : Clock
    input reset : Reset
    output io : {flip we_i : UInt<1>, flip wa_i : UInt<12>, flip wd_i : UInt<64>, flip re_i : UInt<1>, flip ra_i : UInt<12>, rd_o : UInt<64>, flip exccode_i : UInt<5>, flip pc_i : UInt<64>, flip jump_addr_i : UInt<64>, flush : UInt<1>, excaddr : UInt<64>, flip mtime_int_i : UInt<1>, flip msoft_int_i : UInt<1>, flip mext_int_i : UInt<1>}
    
    reg mtvec : UInt<64>, clock with : (reset => (reset, UInt<64>("h0f0"))) @[excp.scala 35:25]
    reg mcause : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[excp.scala 36:25]
    reg mepc : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[excp.scala 37:25]
    reg mstatus : UInt<64>, clock with : (reset => (reset, UInt<64>("h08"))) @[excp.scala 38:25]
    reg mscratch : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[excp.scala 39:25]
    reg MEIP : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[excp.scala 42:21]
    reg MTIP : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[excp.scala 45:21]
    reg MSIP : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[excp.scala 48:21]
    reg MEIE : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[excp.scala 51:21]
    reg MTIE : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[excp.scala 54:21]
    reg MSIE : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[excp.scala 57:21]
    node _T = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_1 = cat(_T, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_2 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_3 = cat(_T_2, MSIE) @[Cat.scala 30:58]
    node _T_4 = cat(_T_3, _T_1) @[Cat.scala 30:58]
    node _T_5 = cat(UInt<1>("h00"), MTIE) @[Cat.scala 30:58]
    node _T_6 = cat(_T_5, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_7 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_8 = cat(UInt<52>("h00"), MEIE) @[Cat.scala 30:58]
    node _T_9 = cat(_T_8, _T_7) @[Cat.scala 30:58]
    node _T_10 = cat(_T_9, _T_6) @[Cat.scala 30:58]
    node mie = cat(_T_10, _T_4) @[Cat.scala 30:58]
    node _T_11 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_12 = cat(_T_11, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_13 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_14 = cat(_T_13, MSIP) @[Cat.scala 30:58]
    node _T_15 = cat(_T_14, _T_12) @[Cat.scala 30:58]
    node _T_16 = cat(UInt<1>("h00"), MTIP) @[Cat.scala 30:58]
    node _T_17 = cat(_T_16, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_18 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_19 = cat(UInt<52>("h00"), MEIP) @[Cat.scala 30:58]
    node _T_20 = cat(_T_19, _T_18) @[Cat.scala 30:58]
    node _T_21 = cat(_T_20, _T_17) @[Cat.scala 30:58]
    node mip = cat(_T_21, _T_15) @[Cat.scala 30:58]
    node _T_22 = eq(io.msoft_int_i, UInt<1>("h01")) @[excp.scala 63:23]
    node _T_23 = eq(MSIP, UInt<1>("h00")) @[excp.scala 63:39]
    node _T_24 = and(_T_22, _T_23) @[excp.scala 63:31]
    when _T_24 : @[excp.scala 63:47]
      MSIP <= UInt<1>("h01") @[excp.scala 64:22]
      skip @[excp.scala 63:47]
    else : @[excp.scala 65:53]
      node _T_25 = eq(io.msoft_int_i, UInt<1>("h00")) @[excp.scala 65:29]
      node _T_26 = eq(MSIP, UInt<1>("h01")) @[excp.scala 65:45]
      node _T_27 = and(_T_25, _T_26) @[excp.scala 65:37]
      when _T_27 : @[excp.scala 65:53]
        MSIP <= UInt<1>("h00") @[excp.scala 66:22]
        skip @[excp.scala 65:53]
    node _T_28 = eq(io.mtime_int_i, UInt<1>("h01")) @[excp.scala 69:23]
    node _T_29 = eq(MTIP, UInt<1>("h00")) @[excp.scala 69:39]
    node _T_30 = and(_T_28, _T_29) @[excp.scala 69:31]
    when _T_30 : @[excp.scala 69:47]
      MTIP <= UInt<1>("h01") @[excp.scala 70:22]
      skip @[excp.scala 69:47]
    else : @[excp.scala 71:53]
      node _T_31 = eq(io.mtime_int_i, UInt<1>("h00")) @[excp.scala 71:29]
      node _T_32 = eq(MTIP, UInt<1>("h01")) @[excp.scala 71:45]
      node _T_33 = and(_T_31, _T_32) @[excp.scala 71:37]
      when _T_33 : @[excp.scala 71:53]
        MTIP <= UInt<1>("h00") @[excp.scala 72:22]
        skip @[excp.scala 71:53]
    node _T_34 = eq(io.mext_int_i, UInt<1>("h01")) @[excp.scala 75:22]
    node _T_35 = eq(MEIP, UInt<1>("h00")) @[excp.scala 75:38]
    node _T_36 = and(_T_34, _T_35) @[excp.scala 75:30]
    when _T_36 : @[excp.scala 75:46]
      MEIP <= UInt<1>("h01") @[excp.scala 76:22]
      skip @[excp.scala 75:46]
    else : @[excp.scala 77:52]
      node _T_37 = eq(io.mext_int_i, UInt<1>("h00")) @[excp.scala 77:28]
      node _T_38 = eq(MEIP, UInt<1>("h01")) @[excp.scala 77:44]
      node _T_39 = and(_T_37, _T_38) @[excp.scala 77:36]
      when _T_39 : @[excp.scala 77:52]
        MEIP <= UInt<1>("h00") @[excp.scala 78:22]
        skip @[excp.scala 77:52]
    node _T_40 = bits(mstatus, 3, 3) @[excp.scala 81:34]
    node _T_41 = eq(_T_40, UInt<1>("h01")) @[excp.scala 81:38]
    node global_int_en = mux(_T_41, UInt<1>("h01"), UInt<1>("h00")) @[excp.scala 81:26]
    node _T_42 = eq(io.re_i, UInt<1>("h01")) @[excp.scala 86:16]
    when _T_42 : @[excp.scala 86:24]
      node _T_43 = eq(io.ra_i, UInt<10>("h0305")) @[excp.scala 88:26]
      node _T_44 = eq(io.ra_i, UInt<10>("h0342")) @[excp.scala 89:26]
      node _T_45 = eq(io.ra_i, UInt<10>("h0341")) @[excp.scala 90:26]
      node _T_46 = eq(io.ra_i, UInt<10>("h0300")) @[excp.scala 91:26]
      node _T_47 = eq(io.ra_i, UInt<10>("h0340")) @[excp.scala 92:26]
      node _T_48 = eq(io.ra_i, UInt<10>("h0304")) @[excp.scala 93:26]
      node _T_49 = eq(io.ra_i, UInt<10>("h0344")) @[excp.scala 94:26]
      node _T_50 = mux(_T_49, mip, UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_51 = mux(_T_48, mie, _T_50) @[Mux.scala 98:16]
      node _T_52 = mux(_T_47, mscratch, _T_51) @[Mux.scala 98:16]
      node _T_53 = mux(_T_46, mstatus, _T_52) @[Mux.scala 98:16]
      node _T_54 = mux(_T_45, mepc, _T_53) @[Mux.scala 98:16]
      node _T_55 = mux(_T_44, mcause, _T_54) @[Mux.scala 98:16]
      node _T_56 = mux(_T_43, mtvec, _T_55) @[Mux.scala 98:16]
      io.rd_o <= _T_56 @[excp.scala 87:13]
      skip @[excp.scala 86:24]
    else : @[excp.scala 95:14]
      io.rd_o <= UInt<1>("h00") @[excp.scala 96:17]
      skip @[excp.scala 95:14]
    node _T_57 = eq(io.we_i, UInt<1>("h01")) @[excp.scala 100:16]
    when _T_57 : @[excp.scala 100:24]
      node _T_58 = bits(io.wa_i, 11, 0) @[excp.scala 101:39]
      node _T_59 = eq(UInt<10>("h0305"), _T_58) @[Conditional.scala 37:30]
      when _T_59 : @[Conditional.scala 40:58]
        mtvec <= io.wd_i @[excp.scala 102:60]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_60 = eq(UInt<10>("h0342"), _T_58) @[Conditional.scala 37:30]
        when _T_60 : @[Conditional.scala 39:67]
          mcause <= io.wd_i @[excp.scala 103:60]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_61 = eq(UInt<10>("h0341"), _T_58) @[Conditional.scala 37:30]
          when _T_61 : @[Conditional.scala 39:67]
            mepc <= io.wd_i @[excp.scala 104:60]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_62 = eq(UInt<10>("h0300"), _T_58) @[Conditional.scala 37:30]
            when _T_62 : @[Conditional.scala 39:67]
              mstatus <= io.wd_i @[excp.scala 105:60]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_63 = eq(UInt<10>("h0340"), _T_58) @[Conditional.scala 37:30]
              when _T_63 : @[Conditional.scala 39:67]
                mscratch <= io.wd_i @[excp.scala 106:60]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_64 = eq(UInt<10>("h0304"), _T_58) @[Conditional.scala 37:30]
                when _T_64 : @[Conditional.scala 39:67]
                  node _T_65 = bits(io.wd_i, 7, 7) @[excp.scala 107:61]
                  MTIE <= _T_65 @[excp.scala 107:51]
                  node _T_66 = bits(io.wd_i, 3, 3) @[excp.scala 108:45]
                  MSIE <= _T_66 @[excp.scala 108:35]
                  node _T_67 = bits(io.wd_i, 11, 11) @[excp.scala 109:45]
                  MEIE <= _T_67 @[excp.scala 109:35]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_68 = eq(UInt<10>("h0344"), _T_58) @[Conditional.scala 37:30]
                  when _T_68 : @[Conditional.scala 39:67]
                    node _T_69 = bits(io.wd_i, 7, 7) @[excp.scala 110:61]
                    MTIP <= _T_69 @[excp.scala 110:51]
                    node _T_70 = bits(io.wd_i, 3, 3) @[excp.scala 111:45]
                    MSIP <= _T_70 @[excp.scala 111:35]
                    node _T_71 = bits(io.wd_i, 11, 11) @[excp.scala 112:45]
                    MEIP <= _T_71 @[excp.scala 112:35]
                    skip @[Conditional.scala 39:67]
      skip @[excp.scala 100:24]
    node _T_72 = neq(io.exccode_i, UInt<5>("h01f")) @[excp.scala 121:48]
    node _T_73 = eq(global_int_en, UInt<1>("h01")) @[excp.scala 122:49]
    node _T_74 = eq(MSIE, UInt<1>("h01")) @[excp.scala 122:65]
    node _T_75 = and(_T_73, _T_74) @[excp.scala 122:57]
    node _T_76 = eq(MSIP, UInt<1>("h01")) @[excp.scala 122:81]
    node _T_77 = and(_T_75, _T_76) @[excp.scala 122:73]
    node _T_78 = neq(io.pc_i, UInt<1>("h00")) @[excp.scala 122:100]
    node _T_79 = and(_T_77, _T_78) @[excp.scala 122:89]
    node _T_80 = eq(global_int_en, UInt<1>("h01")) @[excp.scala 123:49]
    node _T_81 = eq(MTIE, UInt<1>("h01")) @[excp.scala 123:65]
    node _T_82 = and(_T_80, _T_81) @[excp.scala 123:57]
    node _T_83 = eq(MTIP, UInt<1>("h01")) @[excp.scala 123:81]
    node _T_84 = and(_T_82, _T_83) @[excp.scala 123:73]
    node _T_85 = neq(io.pc_i, UInt<1>("h00")) @[excp.scala 123:100]
    node _T_86 = and(_T_84, _T_85) @[excp.scala 123:89]
    node _T_87 = eq(global_int_en, UInt<1>("h01")) @[excp.scala 124:49]
    node _T_88 = eq(MEIE, UInt<1>("h01")) @[excp.scala 124:65]
    node _T_89 = and(_T_87, _T_88) @[excp.scala 124:57]
    node _T_90 = eq(MEIP, UInt<1>("h01")) @[excp.scala 124:81]
    node _T_91 = and(_T_89, _T_90) @[excp.scala 124:73]
    node _T_92 = neq(io.pc_i, UInt<1>("h00")) @[excp.scala 124:100]
    node _T_93 = and(_T_91, _T_92) @[excp.scala 124:89]
    node _T_94 = mux(_T_93, UInt<5>("h01b"), UInt<5>("h01f")) @[Mux.scala 98:16]
    node _T_95 = mux(_T_86, UInt<5>("h017"), _T_94) @[Mux.scala 98:16]
    node _T_96 = mux(_T_79, UInt<5>("h013"), _T_95) @[Mux.scala 98:16]
    node exccode = mux(_T_72, io.exccode_i, _T_96) @[Mux.scala 98:16]
    node _T_97 = neq(exccode, UInt<5>("h01f")) @[excp.scala 127:27]
    node _T_98 = mux(_T_97, UInt<1>("h01"), UInt<1>("h00")) @[excp.scala 127:18]
    io.flush <= _T_98 @[excp.scala 127:12]
    node _T_99 = eq(exccode, UInt<5>("h01f")) @[excp.scala 130:16]
    when _T_99 : @[excp.scala 130:29]
      io.excaddr <= UInt<1>("h00") @[excp.scala 131:28]
      skip @[excp.scala 130:29]
    else : @[excp.scala 133:36]
      node _T_100 = eq(exccode, UInt<5>("h01e")) @[excp.scala 133:22]
      when _T_100 : @[excp.scala 133:36]
        node _T_101 = eq(io.we_i, UInt<1>("h01")) @[excp.scala 135:43]
        node _T_102 = bits(io.wa_i, 11, 0) @[excp.scala 135:61]
        node _T_103 = eq(_T_102, UInt<10>("h0341")) @[excp.scala 135:68]
        node _T_104 = and(_T_101, _T_103) @[excp.scala 135:51]
        node _T_105 = mux(_T_104, io.wd_i, mepc) @[excp.scala 135:34]
        io.excaddr <= _T_105 @[excp.scala 135:28]
        node _T_106 = bits(mstatus, 7, 7) @[excp.scala 138:85]
        node _T_107 = cat(UInt<3>("h00"), _T_106) @[Cat.scala 30:58]
        node _T_108 = cat(_T_107, UInt<3>("h00")) @[Cat.scala 30:58]
        node _T_109 = cat(UInt<3>("h00"), UInt<1>("h01")) @[Cat.scala 30:58]
        node _T_110 = cat(UInt<51>("h00"), UInt<2>("h03")) @[Cat.scala 30:58]
        node _T_111 = cat(_T_110, _T_109) @[Cat.scala 30:58]
        node _T_112 = cat(_T_111, _T_108) @[Cat.scala 30:58]
        mstatus <= _T_112 @[excp.scala 138:25]
        skip @[excp.scala 133:36]
      else : @[excp.scala 140:39]
        node _T_113 = eq(exccode, UInt<5>("h017")) @[excp.scala 140:22]
        when _T_113 : @[excp.scala 140:39]
          node _T_114 = bits(mtvec, 1, 0) @[excp.scala 142:63]
          node _T_115 = eq(_T_114, UInt<1>("h00")) @[excp.scala 142:69]
          node _T_116 = bits(mtvec, 63, 2) @[excp.scala 142:90]
          node _T_117 = cat(_T_116, UInt<2>("h00")) @[Cat.scala 30:58]
          node _T_118 = bits(mtvec, 1, 0) @[excp.scala 143:63]
          node _T_119 = eq(_T_118, UInt<1>("h01")) @[excp.scala 143:69]
          node _T_120 = bits(mtvec, 63, 2) @[excp.scala 143:90]
          node _T_121 = cat(_T_120, UInt<2>("h00")) @[Cat.scala 30:58]
          node _T_122 = mux(_T_119, _T_121, UInt<1>("h00")) @[Mux.scala 98:16]
          node _T_123 = mux(_T_115, _T_117, _T_122) @[Mux.scala 98:16]
          io.excaddr <= _T_123 @[excp.scala 141:28]
          node _T_124 = cat(UInt<1>("h01"), UInt<63>("h07")) @[Cat.scala 30:58]
          mcause <= _T_124 @[excp.scala 145:24]
          node _T_125 = neq(io.jump_addr_i, UInt<1>("h00")) @[excp.scala 147:46]
          node _T_126 = add(io.pc_i, UInt<3>("h04")) @[excp.scala 147:78]
          node _T_127 = tail(_T_126, 1) @[excp.scala 147:78]
          node _T_128 = mux(_T_125, io.jump_addr_i, _T_127) @[excp.scala 147:30]
          mepc <= _T_128 @[excp.scala 147:24]
          node _T_129 = bits(mstatus, 3, 3) @[excp.scala 149:67]
          node _T_130 = cat(UInt<3>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_131 = cat(_T_130, UInt<3>("h00")) @[Cat.scala 30:58]
          node _T_132 = cat(UInt<3>("h00"), _T_129) @[Cat.scala 30:58]
          node _T_133 = cat(UInt<51>("h00"), UInt<2>("h03")) @[Cat.scala 30:58]
          node _T_134 = cat(_T_133, _T_132) @[Cat.scala 30:58]
          node _T_135 = cat(_T_134, _T_131) @[Cat.scala 30:58]
          mstatus <= _T_135 @[excp.scala 149:25]
          skip @[excp.scala 140:39]
        else : @[excp.scala 151:36]
          node _T_136 = eq(exccode, UInt<5>("h013")) @[excp.scala 151:22]
          when _T_136 : @[excp.scala 151:36]
            node _T_137 = bits(mtvec, 1, 0) @[excp.scala 153:63]
            node _T_138 = eq(_T_137, UInt<1>("h00")) @[excp.scala 153:69]
            node _T_139 = bits(mtvec, 63, 2) @[excp.scala 153:90]
            node _T_140 = cat(_T_139, UInt<2>("h00")) @[Cat.scala 30:58]
            node _T_141 = bits(mtvec, 1, 0) @[excp.scala 154:63]
            node _T_142 = eq(_T_141, UInt<1>("h01")) @[excp.scala 154:69]
            node _T_143 = bits(mtvec, 63, 2) @[excp.scala 154:90]
            node _T_144 = cat(_T_143, UInt<2>("h00")) @[Cat.scala 30:58]
            node _T_145 = mux(_T_142, _T_144, UInt<1>("h00")) @[Mux.scala 98:16]
            node _T_146 = mux(_T_138, _T_140, _T_145) @[Mux.scala 98:16]
            io.excaddr <= _T_146 @[excp.scala 152:28]
            node _T_147 = cat(UInt<1>("h01"), UInt<63>("h03")) @[Cat.scala 30:58]
            mcause <= _T_147 @[excp.scala 156:24]
            node _T_148 = neq(io.jump_addr_i, UInt<1>("h00")) @[excp.scala 158:46]
            node _T_149 = add(io.pc_i, UInt<3>("h04")) @[excp.scala 158:78]
            node _T_150 = tail(_T_149, 1) @[excp.scala 158:78]
            node _T_151 = mux(_T_148, io.jump_addr_i, _T_150) @[excp.scala 158:30]
            mepc <= _T_151 @[excp.scala 158:24]
            node _T_152 = bits(mstatus, 3, 3) @[excp.scala 160:67]
            node _T_153 = cat(UInt<3>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
            node _T_154 = cat(_T_153, UInt<3>("h00")) @[Cat.scala 30:58]
            node _T_155 = cat(UInt<3>("h00"), _T_152) @[Cat.scala 30:58]
            node _T_156 = cat(UInt<51>("h00"), UInt<2>("h03")) @[Cat.scala 30:58]
            node _T_157 = cat(_T_156, _T_155) @[Cat.scala 30:58]
            node _T_158 = cat(_T_157, _T_154) @[Cat.scala 30:58]
            mstatus <= _T_158 @[excp.scala 160:25]
            skip @[excp.scala 151:36]
          else : @[excp.scala 162:38]
            node _T_159 = eq(exccode, UInt<5>("h01b")) @[excp.scala 162:22]
            when _T_159 : @[excp.scala 162:38]
              node _T_160 = bits(mtvec, 1, 0) @[excp.scala 164:63]
              node _T_161 = eq(_T_160, UInt<1>("h00")) @[excp.scala 164:69]
              node _T_162 = bits(mtvec, 63, 2) @[excp.scala 164:90]
              node _T_163 = cat(_T_162, UInt<2>("h00")) @[Cat.scala 30:58]
              node _T_164 = bits(mtvec, 1, 0) @[excp.scala 165:63]
              node _T_165 = eq(_T_164, UInt<1>("h01")) @[excp.scala 165:69]
              node _T_166 = bits(mtvec, 63, 2) @[excp.scala 165:90]
              node _T_167 = cat(_T_166, UInt<2>("h00")) @[Cat.scala 30:58]
              node _T_168 = mux(_T_165, _T_167, UInt<1>("h00")) @[Mux.scala 98:16]
              node _T_169 = mux(_T_161, _T_163, _T_168) @[Mux.scala 98:16]
              io.excaddr <= _T_169 @[excp.scala 163:28]
              node _T_170 = cat(UInt<1>("h01"), UInt<63>("h03")) @[Cat.scala 30:58]
              mcause <= _T_170 @[excp.scala 167:24]
              node _T_171 = neq(io.jump_addr_i, UInt<1>("h00")) @[excp.scala 169:46]
              node _T_172 = add(io.pc_i, UInt<3>("h04")) @[excp.scala 169:78]
              node _T_173 = tail(_T_172, 1) @[excp.scala 169:78]
              node _T_174 = mux(_T_171, io.jump_addr_i, _T_173) @[excp.scala 169:30]
              mepc <= _T_174 @[excp.scala 169:24]
              node _T_175 = bits(mstatus, 3, 3) @[excp.scala 171:67]
              node _T_176 = cat(UInt<3>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
              node _T_177 = cat(_T_176, UInt<3>("h00")) @[Cat.scala 30:58]
              node _T_178 = cat(UInt<3>("h00"), _T_175) @[Cat.scala 30:58]
              node _T_179 = cat(UInt<51>("h00"), UInt<2>("h03")) @[Cat.scala 30:58]
              node _T_180 = cat(_T_179, _T_178) @[Cat.scala 30:58]
              node _T_181 = cat(_T_180, _T_177) @[Cat.scala 30:58]
              mstatus <= _T_181 @[excp.scala 171:25]
              skip @[excp.scala 162:38]
            else : @[excp.scala 173:14]
              node _T_182 = bits(mtvec, 1, 0) @[excp.scala 175:63]
              node _T_183 = eq(_T_182, UInt<1>("h00")) @[excp.scala 175:69]
              node _T_184 = bits(mtvec, 63, 2) @[excp.scala 175:90]
              node _T_185 = cat(_T_184, UInt<2>("h00")) @[Cat.scala 30:58]
              node _T_186 = bits(mtvec, 1, 0) @[excp.scala 176:63]
              node _T_187 = eq(_T_186, UInt<1>("h01")) @[excp.scala 176:69]
              node _T_188 = bits(mtvec, 63, 2) @[excp.scala 176:90]
              node _T_189 = cat(_T_188, UInt<2>("h00")) @[Cat.scala 30:58]
              node _T_190 = mux(_T_187, _T_189, UInt<1>("h00")) @[Mux.scala 98:16]
              node _T_191 = mux(_T_183, _T_185, _T_190) @[Mux.scala 98:16]
              io.excaddr <= _T_191 @[excp.scala 174:28]
              node _T_192 = bits(io.exccode_i, 3, 0) @[excp.scala 178:53]
              node _T_193 = cat(UInt<60>("h00"), _T_192) @[Cat.scala 30:58]
              mcause <= _T_193 @[excp.scala 178:24]
              mepc <= io.pc_i @[excp.scala 179:24]
              node _T_194 = bits(mstatus, 3, 3) @[excp.scala 181:67]
              node _T_195 = cat(UInt<3>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
              node _T_196 = cat(_T_195, UInt<3>("h00")) @[Cat.scala 30:58]
              node _T_197 = cat(UInt<3>("h00"), _T_194) @[Cat.scala 30:58]
              node _T_198 = cat(UInt<51>("h00"), UInt<2>("h03")) @[Cat.scala 30:58]
              node _T_199 = cat(_T_198, _T_197) @[Cat.scala 30:58]
              node _T_200 = cat(_T_199, _T_196) @[Cat.scala 30:58]
              mstatus <= _T_200 @[excp.scala 181:25]
              skip @[excp.scala 173:14]
    
  module clint : 
    input clock : Clock
    input reset : Reset
    output io : {flip we : UInt<1>, flip addr : UInt<64>, flip wd : UInt<64>, software_int : UInt<1>, timer_int : UInt<1>}
    
    node _T = bits(io.wd, 7, 0) @[clint.scala 28:23]
    node _T_1 = bits(io.wd, 15, 8) @[clint.scala 28:34]
    node _T_2 = bits(io.wd, 23, 16) @[clint.scala 28:46]
    node _T_3 = bits(io.wd, 31, 24) @[clint.scala 28:59]
    node _T_4 = bits(io.wd, 39, 32) @[clint.scala 28:72]
    node _T_5 = bits(io.wd, 47, 40) @[clint.scala 28:85]
    node _T_6 = bits(io.wd, 55, 48) @[clint.scala 28:98]
    node _T_7 = bits(io.wd, 63, 56) @[clint.scala 28:111]
    node _T_8 = cat(_T_6, _T_7) @[Cat.scala 30:58]
    node _T_9 = cat(_T_4, _T_5) @[Cat.scala 30:58]
    node _T_10 = cat(_T_9, _T_8) @[Cat.scala 30:58]
    node _T_11 = cat(_T_2, _T_3) @[Cat.scala 30:58]
    node _T_12 = cat(_T, _T_1) @[Cat.scala 30:58]
    node _T_13 = cat(_T_12, _T_11) @[Cat.scala 30:58]
    node data = cat(_T_13, _T_10) @[Cat.scala 30:58]
    reg mtime : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[clint.scala 30:25]
    reg mtimecmp : UInt<64>, clock with : (reset => (reset, UInt<64>("h0ffffffffffffffff"))) @[clint.scala 31:25]
    reg msip : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[clint.scala 32:25]
    node _T_14 = eq(io.we, UInt<1>("h01")) @[clint.scala 35:25]
    node _T_15 = eq(io.addr, UInt<26>("h0200bff8")) @[clint.scala 35:44]
    node _T_16 = and(_T_14, _T_15) @[clint.scala 35:33]
    node _T_17 = add(mtime, UInt<1>("h01")) @[clint.scala 35:72]
    node _T_18 = tail(_T_17, 1) @[clint.scala 35:72]
    node _T_19 = mux(_T_16, data, _T_18) @[clint.scala 35:18]
    mtime <= _T_19 @[clint.scala 35:12]
    node _T_20 = eq(io.we, UInt<1>("h01")) @[clint.scala 36:25]
    node _T_21 = eq(io.addr, UInt<26>("h02004000")) @[clint.scala 36:44]
    node _T_22 = and(_T_20, _T_21) @[clint.scala 36:33]
    node _T_23 = mux(_T_22, data, mtimecmp) @[clint.scala 36:18]
    mtimecmp <= _T_23 @[clint.scala 36:12]
    node _T_24 = eq(io.we, UInt<1>("h01")) @[clint.scala 37:25]
    node _T_25 = eq(io.addr, UInt<26>("h02000000")) @[clint.scala 37:44]
    node _T_26 = and(_T_24, _T_25) @[clint.scala 37:33]
    node _T_27 = mux(_T_26, data, msip) @[clint.scala 37:18]
    msip <= _T_27 @[clint.scala 37:12]
    node _T_28 = gt(mtime, mtimecmp) @[clint.scala 41:29]
    node _T_29 = mux(_T_28, UInt<1>("h01"), UInt<1>("h00")) @[clint.scala 41:22]
    io.timer_int <= _T_29 @[clint.scala 41:16]
    node _T_30 = neq(msip, UInt<1>("h00")) @[clint.scala 44:31]
    node _T_31 = mux(_T_30, UInt<1>("h01"), UInt<1>("h00")) @[clint.scala 44:25]
    io.software_int <= _T_31 @[clint.scala 44:19]
    
  module plic : 
    input clock : Clock
    input reset : Reset
    output io : {flip int_i_1 : UInt<1>, flip int_i_2 : UInt<1>, flip int_i_3 : UInt<1>, flip int_i_4 : UInt<1>, flip int_i_5 : UInt<1>, flip int_i_6 : UInt<1>, excint : UInt<1>, flip re : UInt<1>, rdata : UInt<64>, flip we : UInt<1>, flip wdata : UInt<3>, flip addr : UInt<64>}
    
    wire _T : UInt<1>[7] @[plic.scala 31:34]
    _T[0] <= UInt<1>("h00") @[plic.scala 31:34]
    _T[1] <= UInt<1>("h00") @[plic.scala 31:34]
    _T[2] <= UInt<1>("h00") @[plic.scala 31:34]
    _T[3] <= UInt<1>("h00") @[plic.scala 31:34]
    _T[4] <= UInt<1>("h00") @[plic.scala 31:34]
    _T[5] <= UInt<1>("h00") @[plic.scala 31:34]
    _T[6] <= UInt<1>("h00") @[plic.scala 31:34]
    reg pending : UInt<1>[7], clock with : (reset => (reset, _T)) @[plic.scala 31:26]
    wire _T_1 : UInt<1>[7] @[plic.scala 32:34]
    _T_1[0] <= UInt<1>("h01") @[plic.scala 32:34]
    _T_1[1] <= UInt<1>("h01") @[plic.scala 32:34]
    _T_1[2] <= UInt<1>("h01") @[plic.scala 32:34]
    _T_1[3] <= UInt<1>("h01") @[plic.scala 32:34]
    _T_1[4] <= UInt<1>("h01") @[plic.scala 32:34]
    _T_1[5] <= UInt<1>("h01") @[plic.scala 32:34]
    _T_1[6] <= UInt<1>("h01") @[plic.scala 32:34]
    reg enable : UInt<1>[7], clock with : (reset => (reset, _T_1)) @[plic.scala 32:26]
    wire _T_2 : UInt<3>[7] @[plic.scala 33:34]
    _T_2[0] <= UInt<3>("h00") @[plic.scala 33:34]
    _T_2[1] <= UInt<3>("h00") @[plic.scala 33:34]
    _T_2[2] <= UInt<3>("h00") @[plic.scala 33:34]
    _T_2[3] <= UInt<3>("h00") @[plic.scala 33:34]
    _T_2[4] <= UInt<3>("h00") @[plic.scala 33:34]
    _T_2[5] <= UInt<3>("h00") @[plic.scala 33:34]
    _T_2[6] <= UInt<3>("h00") @[plic.scala 33:34]
    reg threshold : UInt<3>[7], clock with : (reset => (reset, _T_2)) @[plic.scala 33:26]
    wire _T_3 : UInt<1>[7] @[plic.scala 34:34]
    _T_3[0] <= UInt<1>("h01") @[plic.scala 34:34]
    _T_3[1] <= UInt<1>("h01") @[plic.scala 34:34]
    _T_3[2] <= UInt<1>("h01") @[plic.scala 34:34]
    _T_3[3] <= UInt<1>("h01") @[plic.scala 34:34]
    _T_3[4] <= UInt<1>("h01") @[plic.scala 34:34]
    _T_3[5] <= UInt<1>("h01") @[plic.scala 34:34]
    _T_3[6] <= UInt<1>("h01") @[plic.scala 34:34]
    reg gate : UInt<1>[7], clock with : (reset => (reset, _T_3)) @[plic.scala 34:26]
    wire _T_4 : UInt<3>[7] @[plic.scala 35:34]
    _T_4[0] <= UInt<3>("h07") @[plic.scala 35:34]
    _T_4[1] <= UInt<3>("h07") @[plic.scala 35:34]
    _T_4[2] <= UInt<3>("h07") @[plic.scala 35:34]
    _T_4[3] <= UInt<3>("h07") @[plic.scala 35:34]
    _T_4[4] <= UInt<3>("h07") @[plic.scala 35:34]
    _T_4[5] <= UInt<3>("h07") @[plic.scala 35:34]
    _T_4[6] <= UInt<3>("h07") @[plic.scala 35:34]
    reg priority : UInt<3>[7], clock with : (reset => (reset, _T_4)) @[plic.scala 35:26]
    reg Max_pri : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[plic.scala 36:26]
    reg Max_id : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[plic.scala 37:26]
    reg claim : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[plic.scala 38:26]
    node _T_5 = eq(io.int_i_1, UInt<1>("h01")) @[plic.scala 41:19]
    node _T_6 = eq(gate[1], UInt<1>("h01")) @[plic.scala 41:38]
    node _T_7 = and(_T_5, _T_6) @[plic.scala 41:27]
    when _T_7 : @[plic.scala 41:46]
      gate[1] <= UInt<1>("h00") @[plic.scala 42:18]
      pending[1] <= UInt<1>("h01") @[plic.scala 43:21]
      skip @[plic.scala 41:46]
    node _T_8 = eq(io.int_i_2, UInt<1>("h01")) @[plic.scala 45:19]
    node _T_9 = eq(gate[2], UInt<1>("h01")) @[plic.scala 45:38]
    node _T_10 = and(_T_8, _T_9) @[plic.scala 45:27]
    when _T_10 : @[plic.scala 45:46]
      gate[2] <= UInt<1>("h00") @[plic.scala 46:18]
      pending[2] <= UInt<1>("h01") @[plic.scala 47:21]
      skip @[plic.scala 45:46]
    node _T_11 = eq(io.int_i_3, UInt<1>("h01")) @[plic.scala 49:19]
    node _T_12 = eq(gate[3], UInt<1>("h01")) @[plic.scala 49:38]
    node _T_13 = and(_T_11, _T_12) @[plic.scala 49:27]
    when _T_13 : @[plic.scala 49:46]
      gate[3] <= UInt<1>("h00") @[plic.scala 50:18]
      pending[3] <= UInt<1>("h01") @[plic.scala 51:21]
      skip @[plic.scala 49:46]
    node _T_14 = eq(io.int_i_4, UInt<1>("h01")) @[plic.scala 53:19]
    node _T_15 = eq(gate[4], UInt<1>("h01")) @[plic.scala 53:38]
    node _T_16 = and(_T_14, _T_15) @[plic.scala 53:27]
    when _T_16 : @[plic.scala 53:46]
      gate[4] <= UInt<1>("h00") @[plic.scala 54:18]
      pending[4] <= UInt<1>("h01") @[plic.scala 55:21]
      skip @[plic.scala 53:46]
    node _T_17 = eq(io.int_i_5, UInt<1>("h01")) @[plic.scala 57:19]
    node _T_18 = eq(gate[5], UInt<1>("h01")) @[plic.scala 57:38]
    node _T_19 = and(_T_17, _T_18) @[plic.scala 57:27]
    when _T_19 : @[plic.scala 57:46]
      gate[5] <= UInt<1>("h00") @[plic.scala 58:18]
      pending[5] <= UInt<1>("h01") @[plic.scala 59:21]
      skip @[plic.scala 57:46]
    node _T_20 = eq(io.int_i_6, UInt<1>("h01")) @[plic.scala 61:19]
    node _T_21 = eq(gate[6], UInt<1>("h01")) @[plic.scala 61:38]
    node _T_22 = and(_T_20, _T_21) @[plic.scala 61:27]
    when _T_22 : @[plic.scala 61:46]
      gate[6] <= UInt<1>("h00") @[plic.scala 62:18]
      pending[6] <= UInt<1>("h01") @[plic.scala 63:21]
      skip @[plic.scala 61:46]
    node _T_23 = eq(pending[1], UInt<1>("h01")) @[plic.scala 67:42]
    node _T_24 = eq(enable[1], UInt<1>("h01")) @[plic.scala 67:63]
    node _T_25 = and(_T_23, _T_24) @[plic.scala 67:50]
    node _T_26 = mux(_T_25, priority[1], UInt<3>("h00")) @[plic.scala 67:30]
    node pri1 = cat(UInt<3>("h01"), _T_26) @[Cat.scala 30:58]
    node _T_27 = eq(pending[2], UInt<1>("h01")) @[plic.scala 68:42]
    node _T_28 = eq(enable[2], UInt<1>("h01")) @[plic.scala 68:63]
    node _T_29 = and(_T_27, _T_28) @[plic.scala 68:50]
    node _T_30 = mux(_T_29, priority[2], UInt<3>("h00")) @[plic.scala 68:30]
    node pri2 = cat(UInt<3>("h02"), _T_30) @[Cat.scala 30:58]
    node _T_31 = eq(pending[3], UInt<1>("h01")) @[plic.scala 69:42]
    node _T_32 = eq(enable[3], UInt<1>("h01")) @[plic.scala 69:63]
    node _T_33 = and(_T_31, _T_32) @[plic.scala 69:50]
    node _T_34 = mux(_T_33, priority[3], UInt<3>("h00")) @[plic.scala 69:30]
    node pri3 = cat(UInt<3>("h03"), _T_34) @[Cat.scala 30:58]
    node _T_35 = eq(pending[4], UInt<1>("h01")) @[plic.scala 70:42]
    node _T_36 = eq(enable[4], UInt<1>("h01")) @[plic.scala 70:63]
    node _T_37 = and(_T_35, _T_36) @[plic.scala 70:50]
    node _T_38 = mux(_T_37, priority[4], UInt<3>("h00")) @[plic.scala 70:30]
    node pri4 = cat(UInt<3>("h04"), _T_38) @[Cat.scala 30:58]
    node _T_39 = eq(pending[5], UInt<1>("h01")) @[plic.scala 71:42]
    node _T_40 = eq(enable[5], UInt<1>("h01")) @[plic.scala 71:63]
    node _T_41 = and(_T_39, _T_40) @[plic.scala 71:50]
    node _T_42 = mux(_T_41, priority[5], UInt<3>("h00")) @[plic.scala 71:30]
    node pri5 = cat(UInt<3>("h05"), _T_42) @[Cat.scala 30:58]
    node _T_43 = eq(pending[6], UInt<1>("h01")) @[plic.scala 72:42]
    node _T_44 = eq(enable[6], UInt<1>("h01")) @[plic.scala 72:63]
    node _T_45 = and(_T_43, _T_44) @[plic.scala 72:50]
    node _T_46 = mux(_T_45, priority[6], UInt<3>("h00")) @[plic.scala 72:30]
    node pri6 = cat(UInt<3>("h06"), _T_46) @[Cat.scala 30:58]
    node _T_47 = bits(pri1, 2, 0) @[plic.scala 76:27]
    node _T_48 = bits(pri2, 2, 0) @[plic.scala 76:41]
    node _T_49 = gt(_T_47, _T_48) @[plic.scala 76:34]
    node _T_50 = bits(pri1, 2, 0) @[plic.scala 77:47]
    node _T_51 = bits(pri2, 2, 0) @[plic.scala 77:61]
    node _T_52 = lt(_T_50, _T_51) @[plic.scala 77:54]
    node _T_53 = bits(pri1, 2, 0) @[plic.scala 78:27]
    node _T_54 = bits(pri2, 2, 0) @[plic.scala 78:41]
    node _T_55 = eq(_T_53, _T_54) @[plic.scala 78:33]
    node _T_56 = mux(_T_55, pri1, pri1) @[Mux.scala 98:16]
    node _T_57 = mux(_T_52, pri2, _T_56) @[Mux.scala 98:16]
    node pri_temp12 = mux(_T_49, pri1, _T_57) @[Mux.scala 98:16]
    node _T_58 = bits(pri3, 2, 0) @[plic.scala 80:27]
    node _T_59 = bits(pri4, 2, 0) @[plic.scala 80:41]
    node _T_60 = gt(_T_58, _T_59) @[plic.scala 80:34]
    node _T_61 = bits(pri3, 2, 0) @[plic.scala 81:47]
    node _T_62 = bits(pri4, 2, 0) @[plic.scala 81:61]
    node _T_63 = lt(_T_61, _T_62) @[plic.scala 81:54]
    node _T_64 = bits(pri3, 2, 0) @[plic.scala 82:27]
    node _T_65 = bits(pri4, 2, 0) @[plic.scala 82:41]
    node _T_66 = eq(_T_64, _T_65) @[plic.scala 82:33]
    node _T_67 = mux(_T_66, pri3, pri3) @[Mux.scala 98:16]
    node _T_68 = mux(_T_63, pri4, _T_67) @[Mux.scala 98:16]
    node pri_temp34 = mux(_T_60, pri3, _T_68) @[Mux.scala 98:16]
    node _T_69 = bits(pri5, 2, 0) @[plic.scala 84:27]
    node _T_70 = bits(pri6, 2, 0) @[plic.scala 84:41]
    node _T_71 = gt(_T_69, _T_70) @[plic.scala 84:34]
    node _T_72 = bits(pri5, 2, 0) @[plic.scala 85:47]
    node _T_73 = bits(pri6, 2, 0) @[plic.scala 85:61]
    node _T_74 = lt(_T_72, _T_73) @[plic.scala 85:54]
    node _T_75 = bits(pri5, 2, 0) @[plic.scala 86:27]
    node _T_76 = bits(pri6, 2, 0) @[plic.scala 86:41]
    node _T_77 = eq(_T_75, _T_76) @[plic.scala 86:33]
    node _T_78 = mux(_T_77, pri5, pri5) @[Mux.scala 98:16]
    node _T_79 = mux(_T_74, pri6, _T_78) @[Mux.scala 98:16]
    node pri_temp56 = mux(_T_71, pri5, _T_79) @[Mux.scala 98:16]
    node _T_80 = bits(pri_temp12, 2, 0) @[plic.scala 88:33]
    node _T_81 = bits(pri_temp34, 2, 0) @[plic.scala 88:53]
    node _T_82 = gt(_T_80, _T_81) @[plic.scala 88:40]
    node _T_83 = bits(pri_temp12, 2, 0) @[plic.scala 89:33]
    node _T_84 = bits(pri_temp34, 2, 0) @[plic.scala 89:53]
    node _T_85 = lt(_T_83, _T_84) @[plic.scala 89:40]
    node _T_86 = bits(pri_temp12, 2, 0) @[plic.scala 90:33]
    node _T_87 = bits(pri_temp34, 2, 0) @[plic.scala 90:53]
    node _T_88 = eq(_T_86, _T_87) @[plic.scala 90:39]
    node _T_89 = mux(_T_88, pri_temp12, pri_temp12) @[Mux.scala 98:16]
    node _T_90 = mux(_T_85, pri_temp34, _T_89) @[Mux.scala 98:16]
    node pri_temp = mux(_T_82, pri_temp12, _T_90) @[Mux.scala 98:16]
    node _T_91 = bits(pri_temp, 2, 0) @[plic.scala 92:31]
    node _T_92 = bits(pri_temp56, 2, 0) @[plic.scala 92:51]
    node _T_93 = gt(_T_91, _T_92) @[plic.scala 92:38]
    node _T_94 = bits(pri_temp, 2, 0) @[plic.scala 93:31]
    node _T_95 = bits(pri_temp56, 2, 0) @[plic.scala 93:51]
    node _T_96 = lt(_T_94, _T_95) @[plic.scala 93:38]
    node _T_97 = bits(pri_temp, 2, 0) @[plic.scala 94:31]
    node _T_98 = bits(pri_temp56, 2, 0) @[plic.scala 94:51]
    node _T_99 = eq(_T_97, _T_98) @[plic.scala 94:37]
    node _T_100 = mux(_T_99, pri_temp, pri_temp) @[Mux.scala 98:16]
    node _T_101 = mux(_T_96, pri_temp56, _T_100) @[Mux.scala 98:16]
    node pri_max = mux(_T_93, pri_temp, _T_101) @[Mux.scala 98:16]
    node _T_102 = bits(pri_max, 2, 0) @[plic.scala 97:21]
    Max_pri <= _T_102 @[plic.scala 97:11]
    node _T_103 = bits(pri_max, 5, 3) @[plic.scala 98:21]
    Max_id <= _T_103 @[plic.scala 98:11]
    node _T_104 = gt(Max_pri, threshold[Max_id]) @[plic.scala 101:31]
    node _T_105 = mux(_T_104, UInt<1>("h01"), UInt<1>("h00")) @[plic.scala 101:22]
    io.excint <= _T_105 @[plic.scala 101:16]
    node _T_106 = eq(io.re, UInt<1>("h01")) @[plic.scala 106:14]
    node _T_107 = eq(io.addr, UInt<28>("h0c200004")) @[plic.scala 106:33]
    node _T_108 = and(_T_106, _T_107) @[plic.scala 106:22]
    when _T_108 : @[plic.scala 106:57]
      io.rdata <= Max_id @[plic.scala 107:18]
      pending[Max_id] <= UInt<1>("h00") @[plic.scala 108:25]
      skip @[plic.scala 106:57]
    else : @[plic.scala 109:14]
      io.rdata <= UInt<1>("h00") @[plic.scala 110:18]
      skip @[plic.scala 109:14]
    node _T_109 = eq(io.we, UInt<1>("h01")) @[plic.scala 113:14]
    node _T_110 = eq(io.addr, UInt<28>("h0c200004")) @[plic.scala 113:33]
    node _T_111 = and(_T_109, _T_110) @[plic.scala 113:22]
    when _T_111 : @[plic.scala 113:57]
      gate[io.wdata] <= UInt<1>("h01") @[plic.scala 114:24]
      skip @[plic.scala 113:57]
    
  module myc01_core : 
    input clock : Clock
    input reset : Reset
    output io : {inst_req : UInt<1>, inst_addr : UInt<64>, flip inst_rdata : UInt<64>, flip inst_data_ok : UInt<1>, inst_we : UInt<1>, inst_wstrb : UInt<8>, inst_wdata : UInt<64>, icache_invalid : UInt<1>, data_req : UInt<1>, data_we : UInt<1>, data_wstrb : UInt<8>, data_addr : UInt<64>, data_wdata : UInt<64>, flip data_rdata : UInt<64>, flip data_data_ok : UInt<1>, dcache_invalid : UInt<1>, flip int_i_1 : UInt<1>, flip int_i_2 : UInt<1>, flip int_i_3 : UInt<1>, flip int_i_4 : UInt<1>, flip int_i_5 : UInt<1>, flip int_i_6 : UInt<1>, pc : UInt<64>}
    
    inst if_stage of if_stage @[myc01_core.scala 48:32]
    if_stage.clock <= clock
    if_stage.reset <= reset
    inst ifid_reg of ifid_reg @[myc01_core.scala 49:32]
    ifid_reg.clock <= clock
    ifid_reg.reset <= reset
    inst id_stage of id_stage @[myc01_core.scala 50:32]
    id_stage.clock <= clock
    id_stage.reset <= reset
    inst idexe_reg of idexe_reg @[myc01_core.scala 51:32]
    idexe_reg.clock <= clock
    idexe_reg.reset <= reset
    inst exe_stage of exe_stage @[myc01_core.scala 52:32]
    exe_stage.clock <= clock
    exe_stage.reset <= reset
    inst exemem_reg of exemem_reg @[myc01_core.scala 53:32]
    exemem_reg.clock <= clock
    exemem_reg.reset <= reset
    inst mem_stage of mem_stage @[myc01_core.scala 54:32]
    mem_stage.clock <= clock
    mem_stage.reset <= reset
    inst memwb_reg of memwb_reg @[myc01_core.scala 55:32]
    memwb_reg.clock <= clock
    memwb_reg.reset <= reset
    inst wb_stage of wb_stage @[myc01_core.scala 56:32]
    wb_stage.clock <= clock
    wb_stage.reset <= reset
    inst regfile of regfile @[myc01_core.scala 57:32]
    regfile.clock <= clock
    regfile.reset <= reset
    inst stall_ctrl of stall_ctrl @[myc01_core.scala 58:32]
    stall_ctrl.clock <= clock
    stall_ctrl.reset <= reset
    inst excp of excp @[myc01_core.scala 59:32]
    excp.clock <= clock
    excp.reset <= reset
    inst clint of clint @[myc01_core.scala 60:28]
    clint.clock <= clock
    clint.reset <= reset
    inst plic of plic @[myc01_core.scala 61:32]
    plic.clock <= clock
    plic.reset <= reset
    ifid_reg.io.if_pc <= if_stage.io.pc @[myc01_core.scala 64:34]
    ifid_reg.io.if_BTB_hit <= if_stage.io.BTB_hit_o @[myc01_core.scala 65:34]
    ifid_reg.io.if_BTB_false <= if_stage.io.BTB_false_o @[myc01_core.scala 66:34]
    ifid_reg.io.if_inst <= if_stage.io.inst_o @[myc01_core.scala 67:34]
    id_stage.io.id_pc_i <= ifid_reg.io.id_pc @[myc01_core.scala 70:29]
    id_stage.io.id_inst_i <= ifid_reg.io.id_inst @[myc01_core.scala 71:33]
    id_stage.io.BTB_false_i <= ifid_reg.io.id_BTB_false @[myc01_core.scala 72:33]
    id_stage.io.BTB_hit_i <= ifid_reg.io.id_BTB_hit @[myc01_core.scala 73:29]
    id_stage.io.exe2id_wreg <= exe_stage.io.exe_wreg_o @[myc01_core.scala 76:30]
    id_stage.io.exe2id_wa <= exe_stage.io.exe_wa_o @[myc01_core.scala 77:34]
    id_stage.io.exe2id_wd <= exe_stage.io.exe_wd_o @[myc01_core.scala 78:34]
    id_stage.io.mem2id_wreg <= mem_stage.io.mem_wreg_o @[myc01_core.scala 79:34]
    id_stage.io.mem2id_wa <= mem_stage.io.mem_wa_o @[myc01_core.scala 80:34]
    id_stage.io.mem2id_wd <= mem_stage.io.mem_dreg_o @[myc01_core.scala 81:34]
    if_stage.io.id_pc <= id_stage.io.id_pc_o @[myc01_core.scala 84:29]
    if_stage.io.id_BTB_hit <= id_stage.io.BTB_hit_o @[myc01_core.scala 85:33]
    if_stage.io.jump_addr <= id_stage.io.jump_addr @[myc01_core.scala 86:29]
    if_stage.io.jump_flag <= id_stage.io.jump_flag @[myc01_core.scala 87:33]
    if_stage.io.jump_inst <= id_stage.io.jump_inst @[myc01_core.scala 88:33]
    idexe_reg.io.id_pc <= id_stage.io.id_pc_o @[myc01_core.scala 91:33]
    idexe_reg.io.id_alutype <= id_stage.io.id_alutype_o @[myc01_core.scala 92:33]
    idexe_reg.io.id_aluop <= id_stage.io.id_aluop_o @[myc01_core.scala 93:33]
    idexe_reg.io.id_src1 <= id_stage.io.id_src1_o @[myc01_core.scala 94:33]
    idexe_reg.io.id_src2 <= id_stage.io.id_src2_o @[myc01_core.scala 95:33]
    idexe_reg.io.id_wa <= id_stage.io.id_wa_o @[myc01_core.scala 96:33]
    idexe_reg.io.id_wreg <= id_stage.io.id_wreg_o @[myc01_core.scala 97:33]
    idexe_reg.io.id_mreg <= id_stage.io.id_mreg_o @[myc01_core.scala 98:37]
    idexe_reg.io.id_din <= id_stage.io.id_din_o @[myc01_core.scala 99:37]
    idexe_reg.io.id_jump_addr <= id_stage.io.jump_addr @[myc01_core.scala 100:37]
    idexe_reg.io.id_csr_addr <= id_stage.io.csr_addr_o @[myc01_core.scala 101:37]
    idexe_reg.io.id_exccode <= id_stage.io.id_exccode_o @[myc01_core.scala 102:37]
    regfile.io.ra1 <= id_stage.io.ra1 @[myc01_core.scala 105:25]
    regfile.io.ra2 <= id_stage.io.ra2 @[myc01_core.scala 106:25]
    regfile.io.re1 <= id_stage.io.rreg1 @[myc01_core.scala 107:25]
    regfile.io.re2 <= id_stage.io.rreg2 @[myc01_core.scala 108:25]
    id_stage.io.rd1 <= regfile.io.rd1 @[myc01_core.scala 109:25]
    id_stage.io.rd2 <= regfile.io.rd2 @[myc01_core.scala 110:25]
    exe_stage.io.exe_pc_i <= idexe_reg.io.exe_pc @[myc01_core.scala 113:34]
    exe_stage.io.exe_alutype_i <= idexe_reg.io.exe_alutype @[myc01_core.scala 114:34]
    exe_stage.io.exe_aluop_i <= idexe_reg.io.exe_aluop @[myc01_core.scala 115:34]
    exe_stage.io.exe_src1_i <= idexe_reg.io.exe_src1 @[myc01_core.scala 116:34]
    exe_stage.io.exe_src2_i <= idexe_reg.io.exe_src2 @[myc01_core.scala 117:34]
    exe_stage.io.exe_wa_i <= idexe_reg.io.exe_wa @[myc01_core.scala 118:34]
    exe_stage.io.exe_wreg_i <= idexe_reg.io.exe_wreg @[myc01_core.scala 119:34]
    exe_stage.io.exe_mreg_i <= idexe_reg.io.exe_mreg @[myc01_core.scala 120:38]
    exe_stage.io.exe_din_i <= idexe_reg.io.exe_din @[myc01_core.scala 121:38]
    exe_stage.io.csr_addr_i <= idexe_reg.io.exe_csr_addr @[myc01_core.scala 122:38]
    exe_stage.io.exe_exccode_i <= idexe_reg.io.exe_exccode @[myc01_core.scala 123:38]
    exe_stage.io.exe_jump_addr_i <= idexe_reg.io.exe_jump_addr @[myc01_core.scala 124:38]
    excp.io.re_i <= exe_stage.io.csr_re_o @[myc01_core.scala 127:23]
    excp.io.ra_i <= exe_stage.io.csr_ra_o @[myc01_core.scala 128:23]
    exe_stage.io.csr_rd_i <= excp.io.rd_o @[myc01_core.scala 129:23]
    exe_stage.io.mem2exe_csr_we <= mem_stage.io.csr_we_o @[myc01_core.scala 132:37]
    exe_stage.io.mem2exe_csr_wa <= mem_stage.io.csr_wa_o @[myc01_core.scala 133:37]
    exe_stage.io.mem2exe_csr_wd <= mem_stage.io.csr_wd_o @[myc01_core.scala 134:37]
    exe_stage.io.wb2exe_csr_we <= wb_stage.io.csr_we_o @[myc01_core.scala 135:37]
    exe_stage.io.wb2exe_csr_wa <= wb_stage.io.csr_wa_o @[myc01_core.scala 136:37]
    exe_stage.io.wb2exe_csr_wd <= wb_stage.io.csr_wd_o @[myc01_core.scala 137:37]
    exemem_reg.io.exe_pc <= exe_stage.io.exe_pc_o @[myc01_core.scala 140:36]
    exemem_reg.io.exe_aluop <= exe_stage.io.exe_aluop_o @[myc01_core.scala 141:32]
    exemem_reg.io.exe_wa <= exe_stage.io.exe_wa_o @[myc01_core.scala 142:36]
    exemem_reg.io.exe_wreg <= exe_stage.io.exe_wreg_o @[myc01_core.scala 143:32]
    exemem_reg.io.exe_wd <= exe_stage.io.exe_wd_o @[myc01_core.scala 144:32]
    exemem_reg.io.exe_mreg <= exe_stage.io.exe_mreg_o @[myc01_core.scala 145:32]
    exemem_reg.io.exe_din <= exe_stage.io.exe_din_o @[myc01_core.scala 146:36]
    exemem_reg.io.exe_csr_wa <= exe_stage.io.csr_wa_o @[myc01_core.scala 147:36]
    exemem_reg.io.exe_csr_wd <= exe_stage.io.csr_wd_o @[myc01_core.scala 148:36]
    exemem_reg.io.exe_csr_we <= exe_stage.io.csr_we_o @[myc01_core.scala 149:36]
    exemem_reg.io.exe_exccode <= exe_stage.io.exe_exccode_o @[myc01_core.scala 150:36]
    exemem_reg.io.exe_jump_addr <= exe_stage.io.exe_jump_addr_o @[myc01_core.scala 151:36]
    mem_stage.io.mem_pc_i <= exemem_reg.io.mem_pc @[myc01_core.scala 154:36]
    mem_stage.io.mem_aluop_i <= exemem_reg.io.mem_aluop @[myc01_core.scala 155:36]
    mem_stage.io.mem_wa_i <= exemem_reg.io.mem_wa @[myc01_core.scala 156:36]
    mem_stage.io.mem_wreg_i <= exemem_reg.io.mem_wreg @[myc01_core.scala 157:36]
    mem_stage.io.mem_wd_i <= exemem_reg.io.mem_wd @[myc01_core.scala 158:36]
    mem_stage.io.mem_mreg_i <= exemem_reg.io.mem_mreg @[myc01_core.scala 159:36]
    mem_stage.io.mem_din_i <= exemem_reg.io.mem_din @[myc01_core.scala 160:36]
    mem_stage.io.csr_we_i <= exemem_reg.io.mem_csr_we @[myc01_core.scala 161:36]
    mem_stage.io.csr_wa_i <= exemem_reg.io.mem_csr_wa @[myc01_core.scala 162:36]
    mem_stage.io.csr_wd_i <= exemem_reg.io.mem_csr_wd @[myc01_core.scala 163:36]
    mem_stage.io.mem_exccode_i <= exemem_reg.io.mem_exccode @[myc01_core.scala 164:36]
    mem_stage.io.jump_addr_i <= exemem_reg.io.mem_jump_addr @[myc01_core.scala 165:36]
    memwb_reg.io.mem_wa <= mem_stage.io.mem_wa_o @[myc01_core.scala 168:34]
    memwb_reg.io.mem_wreg <= mem_stage.io.mem_wreg_o @[myc01_core.scala 169:38]
    memwb_reg.io.mem_dreg <= mem_stage.io.mem_dreg_o @[myc01_core.scala 170:38]
    memwb_reg.io.mem_mreg <= mem_stage.io.mem_mreg_o @[myc01_core.scala 171:38]
    memwb_reg.io.mem_dre <= mem_stage.io.dre @[myc01_core.scala 172:38]
    memwb_reg.io.mem_load_unsign <= mem_stage.io.load_unsign @[myc01_core.scala 173:38]
    memwb_reg.io.mem_csr_we <= mem_stage.io.csr_we_o @[myc01_core.scala 174:38]
    memwb_reg.io.mem_csr_wa <= mem_stage.io.csr_wa_o @[myc01_core.scala 175:38]
    memwb_reg.io.mem_csr_wd <= mem_stage.io.csr_wd_o @[myc01_core.scala 176:38]
    memwb_reg.io.mem_dm <= mem_stage.io.mem_dm @[myc01_core.scala 177:38]
    memwb_reg.io.mem_big_endian <= mem_stage.io.mem_big_endian @[myc01_core.scala 178:38]
    wb_stage.io.wb_wa_i <= memwb_reg.io.wb_wa @[myc01_core.scala 181:36]
    wb_stage.io.wb_wreg_i <= memwb_reg.io.wb_wreg @[myc01_core.scala 182:36]
    wb_stage.io.wb_dreg_i <= memwb_reg.io.wb_dreg @[myc01_core.scala 183:32]
    wb_stage.io.wb_mreg_i <= memwb_reg.io.wb_mreg @[myc01_core.scala 184:36]
    wb_stage.io.wb_dre_i <= memwb_reg.io.wb_dre @[myc01_core.scala 185:36]
    wb_stage.io.wb_load_unsign <= memwb_reg.io.wb_load_unsign @[myc01_core.scala 186:36]
    wb_stage.io.csr_we_i <= memwb_reg.io.wb_csr_we @[myc01_core.scala 187:36]
    wb_stage.io.csr_wa_i <= memwb_reg.io.wb_csr_wa @[myc01_core.scala 188:36]
    wb_stage.io.csr_wd_i <= memwb_reg.io.wb_csr_wd @[myc01_core.scala 189:36]
    wb_stage.io.dm <= memwb_reg.io.wb_dm @[myc01_core.scala 190:36]
    wb_stage.io.wb_big_endian <= memwb_reg.io.wb_big_endian @[myc01_core.scala 191:36]
    regfile.io.wa <= wb_stage.io.wb_wa_o @[myc01_core.scala 194:23]
    regfile.io.wd <= wb_stage.io.wb_wd_o @[myc01_core.scala 195:23]
    regfile.io.we <= wb_stage.io.wb_wreg_o @[myc01_core.scala 196:23]
    excp.io.we_i <= wb_stage.io.csr_we_o @[myc01_core.scala 199:23]
    excp.io.wa_i <= wb_stage.io.csr_wa_o @[myc01_core.scala 200:23]
    excp.io.wd_i <= wb_stage.io.csr_wd_o @[myc01_core.scala 201:23]
    stall_ctrl.io.stallreq_id <= id_stage.io.stallreq_id @[myc01_core.scala 204:36]
    stall_ctrl.io.stallreq_exe <= exe_stage.io.stallreq_exe @[myc01_core.scala 205:36]
    stall_ctrl.io.stallreq_mem <= mem_stage.io.stallreq_mem @[myc01_core.scala 206:36]
    id_stage.io.exe2id_mreg <= exe_stage.io.exe_mreg_o @[myc01_core.scala 207:36]
    id_stage.io.mem2id_mreg <= mem_stage.io.mem_mreg_o @[myc01_core.scala 208:36]
    if_stage.io.stall <= stall_ctrl.io.stall @[myc01_core.scala 209:36]
    ifid_reg.io.stall <= stall_ctrl.io.stall @[myc01_core.scala 210:36]
    idexe_reg.io.stall <= stall_ctrl.io.stall @[myc01_core.scala 211:36]
    exemem_reg.io.stall <= stall_ctrl.io.stall @[myc01_core.scala 212:36]
    memwb_reg.io.stall <= stall_ctrl.io.stall @[myc01_core.scala 213:36]
    excp.io.exccode_i <= mem_stage.io.exccode_o @[myc01_core.scala 216:29]
    excp.io.pc_i <= mem_stage.io.pc_o @[myc01_core.scala 217:29]
    excp.io.jump_addr_i <= mem_stage.io.jump_addr_o @[myc01_core.scala 218:29]
    if_stage.io.excaddr <= excp.io.excaddr @[myc01_core.scala 219:29]
    if_stage.io.flush <= excp.io.flush @[myc01_core.scala 220:29]
    ifid_reg.io.flush <= excp.io.flush @[myc01_core.scala 221:29]
    id_stage.io.flush <= excp.io.flush @[myc01_core.scala 222:29]
    idexe_reg.io.flush <= excp.io.flush @[myc01_core.scala 223:29]
    exemem_reg.io.flush <= excp.io.flush @[myc01_core.scala 224:29]
    memwb_reg.io.flush <= excp.io.flush @[myc01_core.scala 225:29]
    excp.io.mtime_int_i <= clint.io.timer_int @[myc01_core.scala 226:29]
    excp.io.msoft_int_i <= clint.io.software_int @[myc01_core.scala 227:29]
    excp.io.mext_int_i <= plic.io.excint @[myc01_core.scala 228:29]
    clint.io.addr <= mem_stage.io.daddr @[myc01_core.scala 231:24]
    clint.io.we <= mem_stage.io.data_we @[myc01_core.scala 232:24]
    clint.io.wd <= mem_stage.io.din @[myc01_core.scala 233:24]
    plic.io.re <= mem_stage.io.dce @[myc01_core.scala 236:23]
    mem_stage.io.data_plic <= plic.io.rdata @[myc01_core.scala 237:23]
    plic.io.addr <= mem_stage.io.daddr @[myc01_core.scala 238:23]
    plic.io.we <= mem_stage.io.data_we @[myc01_core.scala 239:23]
    plic.io.wdata <= mem_stage.io.din @[myc01_core.scala 240:23]
    io.inst_req <= if_stage.io.inst_req @[myc01_core.scala 245:27]
    io.inst_addr <= if_stage.io.iaddr @[myc01_core.scala 246:27]
    if_stage.io.inst_rdata <= io.inst_rdata @[myc01_core.scala 247:27]
    if_stage.io.inst_data_ok <= io.inst_data_ok @[myc01_core.scala 248:27]
    io.inst_we <= UInt<1>("h00") @[myc01_core.scala 249:27]
    io.inst_wstrb <= UInt<1>("h00") @[myc01_core.scala 250:27]
    io.inst_wdata <= UInt<1>("h00") @[myc01_core.scala 251:27]
    io.icache_invalid <= if_stage.io.icache_invalid @[myc01_core.scala 252:27]
    io.data_req <= mem_stage.io.data_req @[myc01_core.scala 255:27]
    io.data_we <= mem_stage.io.data_we @[myc01_core.scala 256:27]
    io.data_wstrb <= mem_stage.io.dwstrb @[myc01_core.scala 257:27]
    io.data_addr <= mem_stage.io.daddr @[myc01_core.scala 258:27]
    io.data_wdata <= mem_stage.io.din @[myc01_core.scala 259:27]
    mem_stage.io.data_rdata <= io.data_rdata @[myc01_core.scala 260:27]
    mem_stage.io.data_data_ok <= io.data_data_ok @[myc01_core.scala 261:27]
    io.dcache_invalid <= UInt<1>("h00") @[myc01_core.scala 262:27]
    plic.io.int_i_1 <= io.int_i_1 @[myc01_core.scala 265:20]
    plic.io.int_i_2 <= io.int_i_2 @[myc01_core.scala 266:20]
    plic.io.int_i_3 <= io.int_i_3 @[myc01_core.scala 267:20]
    plic.io.int_i_4 <= io.int_i_4 @[myc01_core.scala 268:20]
    plic.io.int_i_5 <= io.int_i_5 @[myc01_core.scala 269:20]
    plic.io.int_i_6 <= io.int_i_6 @[myc01_core.scala 270:20]
    io.pc <= if_stage.io.pc @[myc01_core.scala 273:15]
    
  module axi_interface : 
    input clock : Clock
    input reset : Reset
    output io : {flip inst_req : UInt<1>, flip inst_we : UInt<1>, flip inst_wstrb : UInt<8>, flip inst_addr : UInt<64>, flip inst_wdata : UInt<64>, inst_rdata : UInt<64>, inst_beat_ok : UInt<1>, inst_data_ok : UInt<1>, flip inst_uncached : UInt<1>, flip data_req : UInt<1>, flip data_we : UInt<1>, flip data_wstrb : UInt<8>, flip data_addr : UInt<64>, flip data_wdata : UInt<64>, data_rdata : UInt<64>, data_beat_ok : UInt<1>, data_data_ok : UInt<1>, flip data_uncached : UInt<1>, arid : UInt<4>, araddr : UInt<64>, arlen : UInt<8>, arsize : UInt<3>, arburst : UInt<2>, arlock : UInt<2>, arcache : UInt<4>, arprot : UInt<3>, arvalid : UInt<1>, flip arready : UInt<1>, flip rid : UInt<4>, flip rdata : UInt<64>, flip rresp : UInt<2>, flip rlast : UInt<1>, flip rvalid : UInt<1>, rready : UInt<1>, awid : UInt<4>, awaddr : UInt<64>, awlen : UInt<8>, awsize : UInt<3>, awburst : UInt<2>, awlock : UInt<2>, awcache : UInt<4>, awprot : UInt<3>, awvalid : UInt<1>, flip awready : UInt<1>, wid : UInt<4>, wdata : UInt<64>, wstrb : UInt<8>, wlast : UInt<1>, wvalid : UInt<1>, flip wready : UInt<1>, flip bid : UInt<4>, flip bresp : UInt<2>, flip bvalid : UInt<1>, bready : UInt<1>}
    
    node _T = eq(io.data_req, UInt<1>("h01")) @[axi_interface.scala 87:34]
    node _T_1 = eq(io.data_we, UInt<1>("h00")) @[axi_interface.scala 87:58]
    node data_rreq = and(_T, _T_1) @[axi_interface.scala 87:43]
    node _T_2 = eq(io.data_req, UInt<1>("h01")) @[axi_interface.scala 88:34]
    node _T_3 = eq(io.data_we, UInt<1>("h01")) @[axi_interface.scala 88:58]
    node data_wreq = and(_T_2, _T_3) @[axi_interface.scala 88:43]
    node _T_4 = eq(io.inst_req, UInt<1>("h01")) @[axi_interface.scala 89:34]
    node _T_5 = eq(io.inst_we, UInt<1>("h00")) @[axi_interface.scala 89:58]
    node _T_6 = and(_T_4, _T_5) @[axi_interface.scala 89:43]
    node _T_7 = eq(data_rreq, UInt<1>("h00")) @[axi_interface.scala 89:81]
    node inst_rreq = and(_T_6, _T_7) @[axi_interface.scala 89:67]
    node _T_8 = eq(io.arready, UInt<1>("h01")) @[axi_interface.scala 91:29]
    node _T_9 = eq(io.arvalid, UInt<1>("h01")) @[axi_interface.scala 91:51]
    node ar_hs = and(_T_8, _T_9) @[axi_interface.scala 91:37]
    node _T_10 = eq(io.rready, UInt<1>("h01")) @[axi_interface.scala 92:29]
    node _T_11 = eq(io.rvalid, UInt<1>("h01")) @[axi_interface.scala 92:51]
    node r_hs = and(_T_10, _T_11) @[axi_interface.scala 92:37]
    node _T_12 = eq(io.awready, UInt<1>("h01")) @[axi_interface.scala 93:29]
    node _T_13 = eq(io.awvalid, UInt<1>("h01")) @[axi_interface.scala 93:51]
    node aw_hs = and(_T_12, _T_13) @[axi_interface.scala 93:37]
    node _T_14 = eq(io.wready, UInt<1>("h01")) @[axi_interface.scala 94:29]
    node _T_15 = eq(io.wvalid, UInt<1>("h01")) @[axi_interface.scala 94:51]
    node w_hs = and(_T_14, _T_15) @[axi_interface.scala 94:37]
    node _T_16 = eq(io.bready, UInt<1>("h01")) @[axi_interface.scala 95:29]
    node _T_17 = eq(io.bvalid, UInt<1>("h01")) @[axi_interface.scala 95:51]
    node b_hs = and(_T_16, _T_17) @[axi_interface.scala 95:37]
    reg read_buffer_addr : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[axi_interface.scala 97:45]
    reg read_buffer_dataORinst : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[axi_interface.scala 98:41]
    reg read_buffer_size : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[axi_interface.scala 99:41]
    reg read_buffer_burst : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[axi_interface.scala 100:45]
    reg read_buffer_len : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[axi_interface.scala 101:45]
    reg write_buffer_addr : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[axi_interface.scala 103:45]
    reg write_buffer_data : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[axi_interface.scala 104:41]
    reg write_buffer_size : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[axi_interface.scala 105:41]
    reg write_buffer_wstrb : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[axi_interface.scala 106:41]
    reg read_state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[axi_interface.scala 111:34]
    reg write_state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[axi_interface.scala 112:34]
    node _T_18 = eq(read_state, UInt<2>("h00")) @[axi_interface.scala 114:40]
    node _T_19 = eq(read_state, UInt<2>("h02")) @[axi_interface.scala 114:78]
    node _T_20 = eq(r_hs, UInt<1>("h01")) @[axi_interface.scala 114:107]
    node _T_21 = and(_T_19, _T_20) @[axi_interface.scala 114:99]
    node _T_22 = eq(io.rlast, UInt<1>("h01")) @[axi_interface.scala 114:127]
    node _T_23 = and(_T_21, _T_22) @[axi_interface.scala 114:115]
    node allow_new_read = or(_T_18, _T_23) @[axi_interface.scala 114:62]
    node _T_24 = eq(write_state, UInt<2>("h00")) @[axi_interface.scala 115:40]
    node _T_25 = eq(write_state, UInt<2>("h02")) @[axi_interface.scala 115:78]
    node _T_26 = eq(io.bvalid, UInt<1>("h01")) @[axi_interface.scala 115:113]
    node _T_27 = and(_T_25, _T_26) @[axi_interface.scala 115:100]
    node allow_new_write = or(_T_24, _T_27) @[axi_interface.scala 115:62]
    node _T_28 = neq(read_state, UInt<2>("h00")) @[axi_interface.scala 118:43]
    node _T_29 = eq(io.data_addr, read_buffer_addr) @[axi_interface.scala 118:81]
    node _T_30 = and(_T_28, _T_29) @[axi_interface.scala 118:64]
    node _T_31 = eq(io.data_we, UInt<1>("h01")) @[axi_interface.scala 118:118]
    node read_write_conflict = and(_T_30, _T_31) @[axi_interface.scala 118:103]
    node _T_32 = eq(UInt<2>("h00"), read_state) @[Conditional.scala 37:30]
    when _T_32 : @[Conditional.scala 40:58]
      node _T_33 = eq(inst_rreq, UInt<1>("h01")) @[axi_interface.scala 123:64]
      node _T_34 = eq(data_rreq, UInt<1>("h01")) @[axi_interface.scala 123:108]
      node _T_35 = or(_T_33, _T_34) @[axi_interface.scala 123:95]
      node _T_36 = mux(_T_35, UInt<2>("h01"), UInt<2>("h00")) @[axi_interface.scala 123:52]
      read_state <= _T_36 @[axi_interface.scala 123:46]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_37 = eq(UInt<2>("h01"), read_state) @[Conditional.scala 37:30]
      when _T_37 : @[Conditional.scala 39:67]
        node _T_38 = eq(io.arready, UInt<1>("h01")) @[axi_interface.scala 125:64]
        node _T_39 = mux(_T_38, UInt<2>("h02"), UInt<2>("h01")) @[axi_interface.scala 125:52]
        read_state <= _T_39 @[axi_interface.scala 125:46]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_40 = eq(UInt<2>("h02"), read_state) @[Conditional.scala 37:30]
        when _T_40 : @[Conditional.scala 39:67]
          node _T_41 = eq(io.rlast, UInt<1>("h01")) @[axi_interface.scala 127:62]
          node _T_42 = mux(_T_41, UInt<2>("h00"), UInt<2>("h02")) @[axi_interface.scala 127:52]
          read_state <= _T_42 @[axi_interface.scala 127:46]
          skip @[Conditional.scala 39:67]
    node _T_43 = eq(UInt<2>("h00"), write_state) @[Conditional.scala 37:30]
    when _T_43 : @[Conditional.scala 40:58]
      node _T_44 = eq(data_wreq, UInt<1>("h01")) @[axi_interface.scala 132:66]
      node _T_45 = eq(read_write_conflict, UInt<1>("h00")) @[axi_interface.scala 132:97]
      node _T_46 = and(_T_44, _T_45) @[axi_interface.scala 132:74]
      node _T_47 = mux(_T_46, UInt<2>("h01"), UInt<2>("h00")) @[axi_interface.scala 132:54]
      write_state <= _T_47 @[axi_interface.scala 132:48]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_48 = eq(UInt<2>("h01"), write_state) @[Conditional.scala 37:30]
      when _T_48 : @[Conditional.scala 39:67]
        node _T_49 = eq(io.awready, UInt<1>("h01")) @[axi_interface.scala 134:62]
        node _T_50 = mux(_T_49, UInt<2>("h02"), UInt<2>("h01")) @[axi_interface.scala 134:50]
        write_state <= _T_50 @[axi_interface.scala 134:44]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_51 = eq(UInt<2>("h02"), write_state) @[Conditional.scala 37:30]
        when _T_51 : @[Conditional.scala 39:67]
          node _T_52 = eq(io.bvalid, UInt<1>("h01")) @[axi_interface.scala 136:65]
          node _T_53 = mux(_T_52, UInt<2>("h00"), UInt<2>("h02")) @[axi_interface.scala 136:54]
          write_state <= _T_53 @[axi_interface.scala 136:48]
          skip @[Conditional.scala 39:67]
    node _T_54 = eq(allow_new_read, UInt<1>("h01")) @[axi_interface.scala 139:25]
    when _T_54 : @[axi_interface.scala 139:33]
      node _T_55 = eq(data_rreq, UInt<1>("h01")) @[axi_interface.scala 140:49]
      node _T_56 = mux(_T_55, io.data_addr, io.inst_addr) @[axi_interface.scala 140:38]
      read_buffer_addr <= _T_56 @[axi_interface.scala 140:32]
      node _T_57 = eq(data_rreq, UInt<1>("h01")) @[axi_interface.scala 141:49]
      node _T_58 = mux(_T_57, UInt<1>("h01"), UInt<1>("h00")) @[axi_interface.scala 141:38]
      read_buffer_dataORinst <= _T_58 @[axi_interface.scala 141:32]
      read_buffer_size <= UInt<2>("h03") @[axi_interface.scala 142:32]
      node _T_59 = eq(data_rreq, UInt<1>("h01")) @[axi_interface.scala 144:52]
      node _T_60 = eq(io.data_uncached, UInt<1>("h00")) @[axi_interface.scala 144:80]
      node _T_61 = and(_T_59, _T_60) @[axi_interface.scala 144:60]
      node _T_62 = eq(inst_rreq, UInt<1>("h01")) @[axi_interface.scala 145:76]
      node _T_63 = eq(io.inst_uncached, UInt<1>("h00")) @[axi_interface.scala 145:104]
      node _T_64 = and(_T_62, _T_63) @[axi_interface.scala 145:84]
      node _T_65 = mux(_T_64, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_66 = mux(_T_61, UInt<1>("h01"), _T_65) @[Mux.scala 98:16]
      read_buffer_burst <= _T_66 @[axi_interface.scala 143:40]
      node _T_67 = eq(data_rreq, UInt<1>("h01")) @[axi_interface.scala 147:52]
      node _T_68 = eq(io.data_uncached, UInt<1>("h00")) @[axi_interface.scala 147:80]
      node _T_69 = and(_T_67, _T_68) @[axi_interface.scala 147:60]
      node _T_70 = eq(inst_rreq, UInt<1>("h01")) @[axi_interface.scala 148:76]
      node _T_71 = eq(io.inst_uncached, UInt<1>("h00")) @[axi_interface.scala 148:104]
      node _T_72 = and(_T_70, _T_71) @[axi_interface.scala 148:84]
      node _T_73 = mux(_T_72, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_74 = mux(_T_69, UInt<1>("h01"), _T_73) @[Mux.scala 98:16]
      read_buffer_len <= _T_74 @[axi_interface.scala 146:40]
      skip @[axi_interface.scala 139:33]
    node _T_75 = eq(allow_new_write, UInt<1>("h01")) @[axi_interface.scala 151:26]
    when _T_75 : @[axi_interface.scala 151:34]
      write_buffer_addr <= io.data_addr @[axi_interface.scala 152:29]
      write_buffer_data <= io.data_wdata @[axi_interface.scala 153:29]
      write_buffer_size <= UInt<2>("h03") @[axi_interface.scala 154:29]
      write_buffer_wstrb <= io.data_wstrb @[axi_interface.scala 155:29]
      skip @[axi_interface.scala 151:34]
    node _T_76 = eq(read_state, UInt<2>("h02")) @[axi_interface.scala 158:37]
    node _T_77 = eq(r_hs, UInt<1>("h01")) @[axi_interface.scala 158:65]
    node data_beat_back = and(_T_76, _T_77) @[axi_interface.scala 158:57]
    node _T_78 = eq(write_state, UInt<2>("h02")) @[axi_interface.scala 159:34]
    node _T_79 = eq(b_hs, UInt<1>("h01")) @[axi_interface.scala 159:64]
    node write_back = and(_T_78, _T_79) @[axi_interface.scala 159:56]
    io.inst_rdata <= io.rdata @[axi_interface.scala 166:21]
    node _T_80 = eq(read_buffer_dataORinst, UInt<1>("h00")) @[axi_interface.scala 167:51]
    node _T_81 = eq(data_beat_back, UInt<1>("h01")) @[axi_interface.scala 167:77]
    node _T_82 = and(_T_80, _T_81) @[axi_interface.scala 167:59]
    io.inst_beat_ok <= _T_82 @[axi_interface.scala 167:25]
    node _T_83 = eq(read_buffer_dataORinst, UInt<1>("h00")) @[axi_interface.scala 168:51]
    node _T_84 = eq(data_beat_back, UInt<1>("h01")) @[axi_interface.scala 168:77]
    node _T_85 = and(_T_83, _T_84) @[axi_interface.scala 168:59]
    node _T_86 = eq(io.rlast, UInt<1>("h01")) @[axi_interface.scala 168:96]
    node _T_87 = and(_T_85, _T_86) @[axi_interface.scala 168:85]
    io.inst_data_ok <= _T_87 @[axi_interface.scala 168:25]
    io.data_rdata <= io.rdata @[axi_interface.scala 169:21]
    node _T_88 = eq(read_buffer_dataORinst, UInt<1>("h01")) @[axi_interface.scala 170:52]
    node _T_89 = eq(data_beat_back, UInt<1>("h01")) @[axi_interface.scala 170:78]
    node _T_90 = and(_T_88, _T_89) @[axi_interface.scala 170:60]
    node _T_91 = eq(write_back, UInt<1>("h01")) @[axi_interface.scala 170:101]
    node _T_92 = or(_T_90, _T_91) @[axi_interface.scala 170:87]
    io.data_beat_ok <= _T_92 @[axi_interface.scala 170:25]
    node _T_93 = eq(read_buffer_dataORinst, UInt<1>("h01")) @[axi_interface.scala 171:48]
    node _T_94 = eq(data_beat_back, UInt<1>("h01")) @[axi_interface.scala 171:74]
    node _T_95 = and(_T_93, _T_94) @[axi_interface.scala 171:56]
    node _T_96 = eq(io.rlast, UInt<1>("h01")) @[axi_interface.scala 171:93]
    node _T_97 = and(_T_95, _T_96) @[axi_interface.scala 171:82]
    node _T_98 = eq(write_back, UInt<1>("h01")) @[axi_interface.scala 171:115]
    node _T_99 = or(_T_97, _T_98) @[axi_interface.scala 171:101]
    io.data_data_ok <= _T_99 @[axi_interface.scala 171:21]
    io.arid <= UInt<1>("h00") @[axi_interface.scala 175:16]
    io.araddr <= read_buffer_addr @[axi_interface.scala 176:16]
    io.arlen <= read_buffer_len @[axi_interface.scala 177:16]
    io.arsize <= read_buffer_size @[axi_interface.scala 178:20]
    io.arburst <= read_buffer_burst @[axi_interface.scala 179:16]
    io.arlock <= UInt<1>("h00") @[axi_interface.scala 180:16]
    io.arcache <= UInt<1>("h00") @[axi_interface.scala 181:16]
    io.arprot <= UInt<1>("h00") @[axi_interface.scala 182:16]
    node _T_100 = eq(read_state, UInt<2>("h01")) @[axi_interface.scala 183:30]
    io.arvalid <= _T_100 @[axi_interface.scala 183:16]
    io.rready <= UInt<1>("h01") @[axi_interface.scala 185:16]
    io.awid <= UInt<1>("h00") @[axi_interface.scala 187:16]
    io.awaddr <= write_buffer_addr @[axi_interface.scala 188:16]
    io.awlen <= UInt<1>("h00") @[axi_interface.scala 189:16]
    io.awsize <= write_buffer_size @[axi_interface.scala 190:20]
    io.awburst <= UInt<1>("h00") @[axi_interface.scala 191:16]
    io.awlock <= UInt<1>("h00") @[axi_interface.scala 192:16]
    io.awcache <= UInt<1>("h00") @[axi_interface.scala 193:16]
    io.awprot <= UInt<1>("h00") @[axi_interface.scala 194:16]
    node _T_101 = eq(write_state, UInt<2>("h01")) @[axi_interface.scala 195:31]
    io.awvalid <= _T_101 @[axi_interface.scala 195:16]
    io.wid <= UInt<1>("h00") @[axi_interface.scala 197:15]
    io.wdata <= write_buffer_data @[axi_interface.scala 198:15]
    io.wstrb <= write_buffer_wstrb @[axi_interface.scala 199:15]
    io.wlast <= UInt<1>("h01") @[axi_interface.scala 200:15]
    node _T_102 = eq(write_state, UInt<2>("h02")) @[axi_interface.scala 201:30]
    io.wvalid <= _T_102 @[axi_interface.scala 201:15]
    io.bready <= UInt<1>("h01") @[axi_interface.scala 203:15]
    
  module cache : 
    input clock : Clock
    input reset : Reset
    output io : {flip cpu_req : UInt<1>, flip cpu_addr : UInt<64>, flip cpu_wr : UInt<1>, flip cpu_wstrb : UInt<8>, flip cpu_wdata : UInt<64>, cpu_rdata : UInt<64>, operation_ok : UInt<64>, flip cache_invalid : UInt<1>, ram_req : UInt<1>, ram_wr : UInt<1>, ram_wstrb : UInt<8>, ram_addr : UInt<64>, ram_wdata : UInt<64>, flip ram_rdata : UInt<64>, flip ram_beat_ok : UInt<1>, flip ram_data_ok : UInt<1>, uncached : UInt<1>}
    
    node addr_tag = bits(io.cpu_addr, 63, 9) @[cache.scala 35:34]
    node addr_index = bits(io.cpu_addr, 8, 4) @[cache.scala 36:38]
    node addr_offset = bits(io.cpu_addr, 3, 0) @[cache.scala 37:38]
    wire _T : UInt<1>[32] @[cache.scala 40:41]
    _T[0] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[1] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[2] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[3] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[4] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[5] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[6] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[7] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[8] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[9] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[10] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[11] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[12] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[13] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[14] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[15] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[16] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[17] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[18] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[19] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[20] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[21] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[22] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[23] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[24] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[25] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[26] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[27] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[28] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[29] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[30] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[31] <= UInt<1>("h00") @[cache.scala 40:41]
    reg V : UInt<1>[32], clock with : (reset => (reset, _T)) @[cache.scala 40:33]
    wire _T_1 : UInt<55>[32] @[cache.scala 41:37]
    _T_1[0] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[1] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[2] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[3] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[4] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[5] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[6] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[7] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[8] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[9] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[10] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[11] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[12] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[13] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[14] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[15] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[16] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[17] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[18] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[19] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[20] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[21] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[22] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[23] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[24] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[25] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[26] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[27] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[28] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[29] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[30] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[31] <= UInt<55>("h00") @[cache.scala 41:37]
    reg Tag : UInt<55>[32], clock with : (reset => (reset, _T_1)) @[cache.scala 41:29]
    wire _T_2 : UInt<128>[32] @[cache.scala 42:37]
    _T_2[0] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[1] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[2] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[3] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[4] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[5] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[6] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[7] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[8] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[9] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[10] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[11] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[12] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[13] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[14] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[15] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[16] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[17] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[18] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[19] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[20] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[21] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[22] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[23] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[24] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[25] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[26] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[27] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[28] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[29] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[30] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[31] <= UInt<128>("h00") @[cache.scala 42:37]
    reg Cache_line : UInt<128>[32], clock with : (reset => (reset, _T_2)) @[cache.scala 42:29]
    reg req : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cache.scala 45:20]
    node _T_3 = eq(io.operation_ok, UInt<1>("h01")) @[cache.scala 47:27]
    node _T_4 = eq(io.cpu_req, UInt<1>("h01")) @[cache.scala 48:22]
    node _T_5 = eq(req, UInt<1>("h00")) @[cache.scala 48:37]
    node _T_6 = and(_T_4, _T_5) @[cache.scala 48:30]
    node _T_7 = mux(_T_6, UInt<1>("h01"), req) @[Mux.scala 98:16]
    node _T_8 = mux(_T_3, UInt<1>("h00"), _T_7) @[Mux.scala 98:16]
    req <= _T_8 @[cache.scala 46:7]
    node _T_9 = eq(Tag[addr_index], addr_tag) @[cache.scala 51:34]
    node _T_10 = eq(V[addr_index], UInt<1>("h01")) @[cache.scala 51:64]
    node _T_11 = and(_T_9, _T_10) @[cache.scala 51:47]
    node _T_12 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 51:88]
    node _T_13 = and(_T_11, _T_12) @[cache.scala 51:73]
    node hit = mux(_T_13, UInt<1>("h01"), UInt<1>("h00")) @[cache.scala 51:16]
    node _T_14 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 55:17]
    node _T_15 = eq(hit, UInt<1>("h01")) @[cache.scala 55:32]
    node _T_16 = and(_T_14, _T_15) @[cache.scala 55:25]
    node _T_17 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 55:55]
    node _T_18 = and(_T_16, _T_17) @[cache.scala 55:40]
    node _T_19 = bits(addr_offset, 3, 3) @[cache.scala 56:28]
    node _T_20 = eq(_T_19, UInt<1>("h01")) @[cache.scala 56:32]
    node _T_21 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 56:62]
    node _T_22 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 56:91]
    node _T_23 = mux(_T_20, _T_21, _T_22) @[cache.scala 56:16]
    node _T_24 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 57:23]
    node _T_25 = eq(io.ram_data_ok, UInt<1>("h01")) @[cache.scala 57:49]
    node _T_26 = and(_T_24, _T_25) @[cache.scala 57:31]
    node _T_27 = mux(_T_26, io.ram_rdata, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_28 = mux(_T_18, _T_23, _T_27) @[Mux.scala 98:16]
    io.cpu_rdata <= _T_28 @[cache.scala 54:16]
    node _T_29 = eq(req, UInt<1>("h01")) @[cache.scala 62:23]
    node _T_30 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 62:44]
    node _T_31 = and(_T_29, _T_30) @[cache.scala 62:31]
    node _T_32 = eq(hit, UInt<1>("h00")) @[cache.scala 62:59]
    node _T_33 = and(_T_31, _T_32) @[cache.scala 62:52]
    node _T_34 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 62:82]
    node read_miss = and(_T_33, _T_34) @[cache.scala 62:67]
    node _T_35 = eq(read_miss, UInt<1>("h01")) @[cache.scala 65:32]
    node _T_36 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 65:58]
    node _T_37 = and(_T_35, _T_36) @[cache.scala 65:40]
    node _T_38 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 66:54]
    node _T_39 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 66:80]
    node _T_40 = and(_T_38, _T_39) @[cache.scala 66:62]
    node _T_41 = eq(req, UInt<1>("h01")) @[cache.scala 67:46]
    node _T_42 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 67:67]
    node _T_43 = and(_T_41, _T_42) @[cache.scala 67:54]
    node _T_44 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 67:93]
    node _T_45 = and(_T_43, _T_44) @[cache.scala 67:75]
    node _T_46 = mux(_T_45, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_47 = mux(_T_40, UInt<1>("h01"), _T_46) @[Mux.scala 98:16]
    node _T_48 = mux(_T_37, UInt<1>("h01"), _T_47) @[Mux.scala 98:16]
    io.ram_req <= _T_48 @[cache.scala 64:14]
    node _T_49 = eq(req, UInt<1>("h01")) @[cache.scala 70:26]
    node _T_50 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 70:47]
    node _T_51 = and(_T_49, _T_50) @[cache.scala 70:34]
    node _T_52 = bits(io.cpu_addr, 63, 63) @[cache.scala 70:69]
    node _T_53 = eq(_T_52, UInt<1>("h01")) @[cache.scala 70:74]
    node _T_54 = and(_T_51, _T_53) @[cache.scala 70:55]
    node _T_55 = mux(_T_54, UInt<1>("h01"), UInt<1>("h00")) @[cache.scala 70:21]
    io.uncached <= _T_55 @[cache.scala 70:15]
    node _T_56 = eq(req, UInt<1>("h01")) @[cache.scala 72:27]
    node _T_57 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 72:48]
    node _T_58 = and(_T_56, _T_57) @[cache.scala 72:35]
    node _T_59 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 72:71]
    node _T_60 = and(_T_58, _T_59) @[cache.scala 72:56]
    node _T_61 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 72:93]
    node _T_62 = or(_T_60, _T_61) @[cache.scala 72:79]
    node _T_63 = eq(req, UInt<1>("h01")) @[cache.scala 73:46]
    node _T_64 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 73:67]
    node _T_65 = and(_T_63, _T_64) @[cache.scala 73:54]
    node _T_66 = mux(_T_65, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_67 = mux(_T_62, UInt<1>("h00"), _T_66) @[Mux.scala 98:16]
    io.ram_wr <= _T_67 @[cache.scala 71:15]
    node _T_68 = eq(read_miss, UInt<1>("h01")) @[cache.scala 76:32]
    node _T_69 = bits(io.cpu_addr, 63, 4) @[cache.scala 76:59]
    node _T_70 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
    node _T_71 = cat(_T_69, _T_70) @[Cat.scala 30:58]
    node _T_72 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 77:34]
    node _T_73 = eq(req, UInt<1>("h01")) @[cache.scala 78:46]
    node _T_74 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 78:67]
    node _T_75 = and(_T_73, _T_74) @[cache.scala 78:54]
    node _T_76 = mux(_T_75, io.cpu_addr, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_77 = mux(_T_72, io.cpu_addr, _T_76) @[Mux.scala 98:16]
    node _T_78 = mux(_T_68, _T_71, _T_77) @[Mux.scala 98:16]
    io.ram_addr <= _T_78 @[cache.scala 75:15]
    node _T_79 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 80:32]
    node _T_80 = eq(hit, UInt<1>("h01")) @[cache.scala 80:47]
    node _T_81 = and(_T_79, _T_80) @[cache.scala 80:40]
    node _T_82 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 81:54]
    node _T_83 = eq(io.ram_data_ok, UInt<1>("h01")) @[cache.scala 81:80]
    node _T_84 = and(_T_82, _T_83) @[cache.scala 81:62]
    node _T_85 = eq(req, UInt<1>("h01")) @[cache.scala 82:46]
    node _T_86 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 82:67]
    node _T_87 = and(_T_85, _T_86) @[cache.scala 82:54]
    node _T_88 = eq(io.ram_data_ok, UInt<1>("h01")) @[cache.scala 82:93]
    node _T_89 = and(_T_87, _T_88) @[cache.scala 82:75]
    node _T_90 = mux(_T_89, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_91 = mux(_T_84, UInt<1>("h01"), _T_90) @[Mux.scala 98:16]
    node _T_92 = mux(_T_81, UInt<1>("h01"), _T_91) @[Mux.scala 98:16]
    io.operation_ok <= _T_92 @[cache.scala 79:19]
    node _T_93 = eq(req, UInt<1>("h01")) @[cache.scala 84:28]
    node _T_94 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 84:49]
    node _T_95 = and(_T_93, _T_94) @[cache.scala 84:36]
    node _T_96 = mux(_T_95, io.cpu_wstrb, UInt<1>("h00")) @[cache.scala 84:22]
    io.ram_wstrb <= _T_96 @[cache.scala 84:16]
    node _T_97 = eq(req, UInt<1>("h01")) @[cache.scala 85:28]
    node _T_98 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 85:49]
    node _T_99 = and(_T_97, _T_98) @[cache.scala 85:36]
    node _T_100 = mux(_T_99, io.cpu_wdata, UInt<1>("h00")) @[cache.scala 85:22]
    io.ram_wdata <= _T_100 @[cache.scala 85:16]
    reg cnt : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[cache.scala 88:20]
    reg addr_index_temp : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[cache.scala 91:32]
    node _T_101 = eq(read_miss, UInt<1>("h01")) @[cache.scala 92:36]
    node _T_102 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 92:62]
    node _T_103 = and(_T_101, _T_102) @[cache.scala 92:44]
    node _T_104 = mux(_T_103, addr_index_temp, addr_index) @[cache.scala 92:25]
    addr_index_temp <= _T_104 @[cache.scala 92:19]
    node _T_105 = eq(io.cache_invalid, UInt<1>("h01")) @[cache.scala 95:25]
    when _T_105 : @[cache.scala 95:33]
      wire _T_106 : UInt<1>[32] @[cache.scala 96:19]
      _T_106[0] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[1] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[2] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[3] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[4] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[5] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[6] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[7] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[8] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[9] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[10] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[11] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[12] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[13] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[14] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[15] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[16] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[17] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[18] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[19] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[20] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[21] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[22] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[23] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[24] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[25] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[26] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[27] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[28] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[29] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[30] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[31] <= UInt<1>("h00") @[cache.scala 96:19]
      V[0] <= _T_106[0] @[cache.scala 96:9]
      V[1] <= _T_106[1] @[cache.scala 96:9]
      V[2] <= _T_106[2] @[cache.scala 96:9]
      V[3] <= _T_106[3] @[cache.scala 96:9]
      V[4] <= _T_106[4] @[cache.scala 96:9]
      V[5] <= _T_106[5] @[cache.scala 96:9]
      V[6] <= _T_106[6] @[cache.scala 96:9]
      V[7] <= _T_106[7] @[cache.scala 96:9]
      V[8] <= _T_106[8] @[cache.scala 96:9]
      V[9] <= _T_106[9] @[cache.scala 96:9]
      V[10] <= _T_106[10] @[cache.scala 96:9]
      V[11] <= _T_106[11] @[cache.scala 96:9]
      V[12] <= _T_106[12] @[cache.scala 96:9]
      V[13] <= _T_106[13] @[cache.scala 96:9]
      V[14] <= _T_106[14] @[cache.scala 96:9]
      V[15] <= _T_106[15] @[cache.scala 96:9]
      V[16] <= _T_106[16] @[cache.scala 96:9]
      V[17] <= _T_106[17] @[cache.scala 96:9]
      V[18] <= _T_106[18] @[cache.scala 96:9]
      V[19] <= _T_106[19] @[cache.scala 96:9]
      V[20] <= _T_106[20] @[cache.scala 96:9]
      V[21] <= _T_106[21] @[cache.scala 96:9]
      V[22] <= _T_106[22] @[cache.scala 96:9]
      V[23] <= _T_106[23] @[cache.scala 96:9]
      V[24] <= _T_106[24] @[cache.scala 96:9]
      V[25] <= _T_106[25] @[cache.scala 96:9]
      V[26] <= _T_106[26] @[cache.scala 96:9]
      V[27] <= _T_106[27] @[cache.scala 96:9]
      V[28] <= _T_106[28] @[cache.scala 96:9]
      V[29] <= _T_106[29] @[cache.scala 96:9]
      V[30] <= _T_106[30] @[cache.scala 96:9]
      V[31] <= _T_106[31] @[cache.scala 96:9]
      skip @[cache.scala 95:33]
    else : @[cache.scala 97:58]
      node _T_107 = eq(read_miss, UInt<1>("h01")) @[cache.scala 97:24]
      node _T_108 = eq(io.ram_beat_ok, UInt<1>("h01")) @[cache.scala 97:50]
      node _T_109 = and(_T_107, _T_108) @[cache.scala 97:32]
      when _T_109 : @[cache.scala 97:58]
        node _T_110 = eq(cnt, UInt<1>("h01")) @[cache.scala 98:16]
        when _T_110 : @[cache.scala 98:24]
          node _T_111 = bits(Cache_line[addr_index_temp], 127, 64) @[cache.scala 99:74]
          node _T_112 = cat(_T_111, io.ram_rdata) @[Cat.scala 30:58]
          Cache_line[addr_index_temp] <= _T_112 @[cache.scala 99:40]
          Tag[addr_index_temp] <= addr_tag @[cache.scala 100:34]
          V[addr_index_temp] <= UInt<1>("h01") @[cache.scala 101:32]
          cnt <= UInt<1>("h00") @[cache.scala 102:17]
          skip @[cache.scala 98:24]
        else : @[cache.scala 103:22]
          node _T_113 = bits(Cache_line[addr_index_temp], 63, 0) @[cache.scala 104:86]
          node _T_114 = cat(io.ram_rdata, _T_113) @[Cat.scala 30:58]
          Cache_line[addr_index_temp] <= _T_114 @[cache.scala 104:39]
          cnt <= UInt<1>("h01") @[cache.scala 105:17]
          skip @[cache.scala 103:22]
        skip @[cache.scala 97:58]
      else : @[cache.scala 108:88]
        node _T_115 = eq(req, UInt<1>("h01")) @[cache.scala 108:18]
        node _T_116 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 108:39]
        node _T_117 = and(_T_115, _T_116) @[cache.scala 108:26]
        node _T_118 = eq(hit, UInt<1>("h01")) @[cache.scala 108:54]
        node _T_119 = and(_T_117, _T_118) @[cache.scala 108:47]
        node _T_120 = bits(addr_offset, 3, 3) @[cache.scala 108:76]
        node _T_121 = eq(_T_120, UInt<1>("h01")) @[cache.scala 108:80]
        node _T_122 = and(_T_119, _T_121) @[cache.scala 108:62]
        when _T_122 : @[cache.scala 108:88]
          node _T_123 = eq(io.cpu_wstrb, UInt<8>("h080")) @[cache.scala 110:26]
          node _T_124 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 110:62]
          node _T_125 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 110:83]
          node _T_126 = and(_T_125, UInt<56>("h0ffffffffffffff")) @[cache.scala 110:89]
          node _T_127 = and(io.cpu_wdata, UInt<64>("h0ff00000000000000")) @[cache.scala 110:127]
          node _T_128 = or(_T_126, _T_127) @[cache.scala 110:113]
          node _T_129 = cat(_T_124, _T_128) @[Cat.scala 30:58]
          node _T_130 = eq(io.cpu_wstrb, UInt<7>("h040")) @[cache.scala 111:26]
          node _T_131 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 111:62]
          node _T_132 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 111:83]
          node _T_133 = and(_T_132, UInt<64>("h0ff00ffffffffffff")) @[cache.scala 111:89]
          node _T_134 = and(io.cpu_wdata, UInt<56>("h0ff000000000000")) @[cache.scala 111:127]
          node _T_135 = or(_T_133, _T_134) @[cache.scala 111:113]
          node _T_136 = cat(_T_131, _T_135) @[Cat.scala 30:58]
          node _T_137 = eq(io.cpu_wstrb, UInt<6>("h020")) @[cache.scala 112:26]
          node _T_138 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 112:62]
          node _T_139 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 112:83]
          node _T_140 = and(_T_139, UInt<64>("h0ffff00ffffffffff")) @[cache.scala 112:89]
          node _T_141 = and(io.cpu_wdata, UInt<48>("h0ff0000000000")) @[cache.scala 112:127]
          node _T_142 = or(_T_140, _T_141) @[cache.scala 112:113]
          node _T_143 = cat(_T_138, _T_142) @[Cat.scala 30:58]
          node _T_144 = eq(io.cpu_wstrb, UInt<5>("h010")) @[cache.scala 113:26]
          node _T_145 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 113:62]
          node _T_146 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 113:83]
          node _T_147 = and(_T_146, UInt<64>("h0ffffff00ffffffff")) @[cache.scala 113:89]
          node _T_148 = and(io.cpu_wdata, UInt<40>("h0ff00000000")) @[cache.scala 113:127]
          node _T_149 = or(_T_147, _T_148) @[cache.scala 113:113]
          node _T_150 = cat(_T_145, _T_149) @[Cat.scala 30:58]
          node _T_151 = eq(io.cpu_wstrb, UInt<4>("h08")) @[cache.scala 114:26]
          node _T_152 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 114:62]
          node _T_153 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 114:83]
          node _T_154 = and(_T_153, UInt<64>("h0ffffffff00ffffff")) @[cache.scala 114:89]
          node _T_155 = and(io.cpu_wdata, UInt<32>("h0ff000000")) @[cache.scala 114:127]
          node _T_156 = or(_T_154, _T_155) @[cache.scala 114:113]
          node _T_157 = cat(_T_152, _T_156) @[Cat.scala 30:58]
          node _T_158 = eq(io.cpu_wstrb, UInt<3>("h04")) @[cache.scala 115:26]
          node _T_159 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 115:62]
          node _T_160 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 115:83]
          node _T_161 = and(_T_160, UInt<64>("h0ffffffffff00ffff")) @[cache.scala 115:89]
          node _T_162 = and(io.cpu_wdata, UInt<24>("h0ff0000")) @[cache.scala 115:127]
          node _T_163 = or(_T_161, _T_162) @[cache.scala 115:113]
          node _T_164 = cat(_T_159, _T_163) @[Cat.scala 30:58]
          node _T_165 = eq(io.cpu_wstrb, UInt<2>("h02")) @[cache.scala 116:26]
          node _T_166 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 116:62]
          node _T_167 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 116:83]
          node _T_168 = and(_T_167, UInt<64>("h0ffffffffffff00ff")) @[cache.scala 116:89]
          node _T_169 = and(io.cpu_wdata, UInt<16>("h0ff00")) @[cache.scala 116:127]
          node _T_170 = or(_T_168, _T_169) @[cache.scala 116:113]
          node _T_171 = cat(_T_166, _T_170) @[Cat.scala 30:58]
          node _T_172 = eq(io.cpu_wstrb, UInt<1>("h01")) @[cache.scala 117:26]
          node _T_173 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 117:62]
          node _T_174 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 117:83]
          node _T_175 = and(_T_174, UInt<64>("h0ffffffffffffff00")) @[cache.scala 117:89]
          node _T_176 = and(io.cpu_wdata, UInt<8>("h0ff")) @[cache.scala 117:127]
          node _T_177 = or(_T_175, _T_176) @[cache.scala 117:113]
          node _T_178 = cat(_T_173, _T_177) @[Cat.scala 30:58]
          node _T_179 = eq(io.cpu_wstrb, UInt<8>("h0c0")) @[cache.scala 118:26]
          node _T_180 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 118:62]
          node _T_181 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 118:83]
          node _T_182 = and(_T_181, UInt<48>("h0ffffffffffff")) @[cache.scala 118:89]
          node _T_183 = and(io.cpu_wdata, UInt<64>("h0ffff000000000000")) @[cache.scala 118:127]
          node _T_184 = or(_T_182, _T_183) @[cache.scala 118:113]
          node _T_185 = cat(_T_180, _T_184) @[Cat.scala 30:58]
          node _T_186 = eq(io.cpu_wstrb, UInt<6>("h030")) @[cache.scala 119:26]
          node _T_187 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 119:62]
          node _T_188 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 119:83]
          node _T_189 = and(_T_188, UInt<64>("h0ffff0000ffffffff")) @[cache.scala 119:89]
          node _T_190 = and(io.cpu_wdata, UInt<48>("h0ffff00000000")) @[cache.scala 119:127]
          node _T_191 = or(_T_189, _T_190) @[cache.scala 119:113]
          node _T_192 = cat(_T_187, _T_191) @[Cat.scala 30:58]
          node _T_193 = eq(io.cpu_wstrb, UInt<4>("h0c")) @[cache.scala 120:26]
          node _T_194 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 120:62]
          node _T_195 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 120:83]
          node _T_196 = and(_T_195, UInt<64>("h0ffffffff0000ffff")) @[cache.scala 120:89]
          node _T_197 = and(io.cpu_wdata, UInt<32>("h0ffff0000")) @[cache.scala 120:127]
          node _T_198 = or(_T_196, _T_197) @[cache.scala 120:113]
          node _T_199 = cat(_T_194, _T_198) @[Cat.scala 30:58]
          node _T_200 = eq(io.cpu_wstrb, UInt<2>("h03")) @[cache.scala 121:26]
          node _T_201 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 121:62]
          node _T_202 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 121:83]
          node _T_203 = and(_T_202, UInt<64>("h0ffffffffffff0000")) @[cache.scala 121:89]
          node _T_204 = and(io.cpu_wdata, UInt<16>("h0ffff")) @[cache.scala 121:127]
          node _T_205 = or(_T_203, _T_204) @[cache.scala 121:113]
          node _T_206 = cat(_T_201, _T_205) @[Cat.scala 30:58]
          node _T_207 = eq(io.cpu_wstrb, UInt<8>("h0f0")) @[cache.scala 122:26]
          node _T_208 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 122:62]
          node _T_209 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 122:83]
          node _T_210 = and(_T_209, UInt<32>("h0ffffffff")) @[cache.scala 122:89]
          node _T_211 = and(io.cpu_wdata, UInt<64>("h0ffffffff00000000")) @[cache.scala 122:127]
          node _T_212 = or(_T_210, _T_211) @[cache.scala 122:113]
          node _T_213 = cat(_T_208, _T_212) @[Cat.scala 30:58]
          node _T_214 = eq(io.cpu_wstrb, UInt<4>("h0f")) @[cache.scala 123:26]
          node _T_215 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 123:62]
          node _T_216 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 123:83]
          node _T_217 = and(_T_216, UInt<64>("h0ffffffff00000000")) @[cache.scala 123:89]
          node _T_218 = and(io.cpu_wdata, UInt<32>("h0ffffffff")) @[cache.scala 123:127]
          node _T_219 = or(_T_217, _T_218) @[cache.scala 123:113]
          node _T_220 = cat(_T_215, _T_219) @[Cat.scala 30:58]
          node _T_221 = eq(io.cpu_wstrb, UInt<8>("h0ff")) @[cache.scala 124:26]
          node _T_222 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 124:62]
          node _T_223 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 124:83]
          node _T_224 = and(_T_223, UInt<1>("h00")) @[cache.scala 124:89]
          node _T_225 = and(io.cpu_wdata, UInt<64>("h0ffffffffffffffff")) @[cache.scala 124:127]
          node _T_226 = or(_T_224, _T_225) @[cache.scala 124:113]
          node _T_227 = cat(_T_222, _T_226) @[Cat.scala 30:58]
          node _T_228 = mux(_T_221, _T_227, UInt<1>("h00")) @[Mux.scala 98:16]
          node _T_229 = mux(_T_214, _T_220, _T_228) @[Mux.scala 98:16]
          node _T_230 = mux(_T_207, _T_213, _T_229) @[Mux.scala 98:16]
          node _T_231 = mux(_T_200, _T_206, _T_230) @[Mux.scala 98:16]
          node _T_232 = mux(_T_193, _T_199, _T_231) @[Mux.scala 98:16]
          node _T_233 = mux(_T_186, _T_192, _T_232) @[Mux.scala 98:16]
          node _T_234 = mux(_T_179, _T_185, _T_233) @[Mux.scala 98:16]
          node _T_235 = mux(_T_172, _T_178, _T_234) @[Mux.scala 98:16]
          node _T_236 = mux(_T_165, _T_171, _T_235) @[Mux.scala 98:16]
          node _T_237 = mux(_T_158, _T_164, _T_236) @[Mux.scala 98:16]
          node _T_238 = mux(_T_151, _T_157, _T_237) @[Mux.scala 98:16]
          node _T_239 = mux(_T_144, _T_150, _T_238) @[Mux.scala 98:16]
          node _T_240 = mux(_T_137, _T_143, _T_239) @[Mux.scala 98:16]
          node _T_241 = mux(_T_130, _T_136, _T_240) @[Mux.scala 98:16]
          node _T_242 = mux(_T_123, _T_129, _T_241) @[Mux.scala 98:16]
          Cache_line[addr_index] <= _T_242 @[cache.scala 109:29]
          skip @[cache.scala 108:88]
        else : @[cache.scala 125:88]
          node _T_243 = eq(req, UInt<1>("h01")) @[cache.scala 125:18]
          node _T_244 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 125:39]
          node _T_245 = and(_T_243, _T_244) @[cache.scala 125:26]
          node _T_246 = eq(hit, UInt<1>("h01")) @[cache.scala 125:54]
          node _T_247 = and(_T_245, _T_246) @[cache.scala 125:47]
          node _T_248 = bits(addr_offset, 3, 3) @[cache.scala 125:76]
          node _T_249 = eq(_T_248, UInt<1>("h00")) @[cache.scala 125:80]
          node _T_250 = and(_T_247, _T_249) @[cache.scala 125:62]
          when _T_250 : @[cache.scala 125:88]
            node _T_251 = eq(io.cpu_wstrb, UInt<8>("h080")) @[cache.scala 127:26]
            node _T_252 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 127:64]
            node _T_253 = and(_T_252, UInt<56>("h0ffffffffffffff")) @[cache.scala 127:72]
            node _T_254 = and(io.cpu_wdata, UInt<64>("h0ff00000000000000")) @[cache.scala 127:110]
            node _T_255 = or(_T_253, _T_254) @[cache.scala 127:96]
            node _T_256 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 127:146]
            node _T_257 = cat(_T_255, _T_256) @[Cat.scala 30:58]
            node _T_258 = eq(io.cpu_wstrb, UInt<7>("h040")) @[cache.scala 128:26]
            node _T_259 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 128:64]
            node _T_260 = and(_T_259, UInt<64>("h0ff00ffffffffffff")) @[cache.scala 128:72]
            node _T_261 = and(io.cpu_wdata, UInt<56>("h0ff000000000000")) @[cache.scala 128:110]
            node _T_262 = or(_T_260, _T_261) @[cache.scala 128:96]
            node _T_263 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 128:146]
            node _T_264 = cat(_T_262, _T_263) @[Cat.scala 30:58]
            node _T_265 = eq(io.cpu_wstrb, UInt<6>("h020")) @[cache.scala 129:26]
            node _T_266 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 129:64]
            node _T_267 = and(_T_266, UInt<64>("h0ffff00ffffffffff")) @[cache.scala 129:72]
            node _T_268 = and(io.cpu_wdata, UInt<48>("h0ff0000000000")) @[cache.scala 129:110]
            node _T_269 = or(_T_267, _T_268) @[cache.scala 129:96]
            node _T_270 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 129:146]
            node _T_271 = cat(_T_269, _T_270) @[Cat.scala 30:58]
            node _T_272 = eq(io.cpu_wstrb, UInt<5>("h010")) @[cache.scala 130:26]
            node _T_273 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 130:64]
            node _T_274 = and(_T_273, UInt<64>("h0ffffff00ffffffff")) @[cache.scala 130:72]
            node _T_275 = and(io.cpu_wdata, UInt<40>("h0ff00000000")) @[cache.scala 130:110]
            node _T_276 = or(_T_274, _T_275) @[cache.scala 130:96]
            node _T_277 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 130:146]
            node _T_278 = cat(_T_276, _T_277) @[Cat.scala 30:58]
            node _T_279 = eq(io.cpu_wstrb, UInt<4>("h08")) @[cache.scala 131:26]
            node _T_280 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 131:64]
            node _T_281 = and(_T_280, UInt<64>("h0ffffffff00ffffff")) @[cache.scala 131:72]
            node _T_282 = and(io.cpu_wdata, UInt<32>("h0ff000000")) @[cache.scala 131:110]
            node _T_283 = or(_T_281, _T_282) @[cache.scala 131:96]
            node _T_284 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 131:146]
            node _T_285 = cat(_T_283, _T_284) @[Cat.scala 30:58]
            node _T_286 = eq(io.cpu_wstrb, UInt<3>("h04")) @[cache.scala 132:26]
            node _T_287 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 132:64]
            node _T_288 = and(_T_287, UInt<64>("h0ffffffffff00ffff")) @[cache.scala 132:72]
            node _T_289 = and(io.cpu_wdata, UInt<24>("h0ff0000")) @[cache.scala 132:110]
            node _T_290 = or(_T_288, _T_289) @[cache.scala 132:96]
            node _T_291 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 132:146]
            node _T_292 = cat(_T_290, _T_291) @[Cat.scala 30:58]
            node _T_293 = eq(io.cpu_wstrb, UInt<2>("h02")) @[cache.scala 133:26]
            node _T_294 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 133:64]
            node _T_295 = and(_T_294, UInt<64>("h0ffffffffffff00ff")) @[cache.scala 133:72]
            node _T_296 = and(io.cpu_wdata, UInt<16>("h0ff00")) @[cache.scala 133:110]
            node _T_297 = or(_T_295, _T_296) @[cache.scala 133:96]
            node _T_298 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 133:146]
            node _T_299 = cat(_T_297, _T_298) @[Cat.scala 30:58]
            node _T_300 = eq(io.cpu_wstrb, UInt<1>("h01")) @[cache.scala 134:26]
            node _T_301 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 134:64]
            node _T_302 = and(_T_301, UInt<64>("h0ffffffffffffff00")) @[cache.scala 134:72]
            node _T_303 = and(io.cpu_wdata, UInt<8>("h0ff")) @[cache.scala 134:110]
            node _T_304 = or(_T_302, _T_303) @[cache.scala 134:96]
            node _T_305 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 134:146]
            node _T_306 = cat(_T_304, _T_305) @[Cat.scala 30:58]
            node _T_307 = eq(io.cpu_wstrb, UInt<8>("h0c0")) @[cache.scala 135:26]
            node _T_308 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 135:64]
            node _T_309 = and(_T_308, UInt<48>("h0ffffffffffff")) @[cache.scala 135:72]
            node _T_310 = and(io.cpu_wdata, UInt<64>("h0ffff000000000000")) @[cache.scala 135:110]
            node _T_311 = or(_T_309, _T_310) @[cache.scala 135:96]
            node _T_312 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 135:146]
            node _T_313 = cat(_T_311, _T_312) @[Cat.scala 30:58]
            node _T_314 = eq(io.cpu_wstrb, UInt<6>("h030")) @[cache.scala 136:26]
            node _T_315 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 136:64]
            node _T_316 = and(_T_315, UInt<64>("h0ffff0000ffffffff")) @[cache.scala 136:72]
            node _T_317 = and(io.cpu_wdata, UInt<48>("h0ffff00000000")) @[cache.scala 136:110]
            node _T_318 = or(_T_316, _T_317) @[cache.scala 136:96]
            node _T_319 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 136:146]
            node _T_320 = cat(_T_318, _T_319) @[Cat.scala 30:58]
            node _T_321 = eq(io.cpu_wstrb, UInt<4>("h0c")) @[cache.scala 137:26]
            node _T_322 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 137:64]
            node _T_323 = and(_T_322, UInt<64>("h0ffffffff0000ffff")) @[cache.scala 137:72]
            node _T_324 = and(io.cpu_wdata, UInt<32>("h0ffff0000")) @[cache.scala 137:110]
            node _T_325 = or(_T_323, _T_324) @[cache.scala 137:96]
            node _T_326 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 137:146]
            node _T_327 = cat(_T_325, _T_326) @[Cat.scala 30:58]
            node _T_328 = eq(io.cpu_wstrb, UInt<2>("h03")) @[cache.scala 138:26]
            node _T_329 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 138:64]
            node _T_330 = and(_T_329, UInt<64>("h0ffffffffffff0000")) @[cache.scala 138:72]
            node _T_331 = and(io.cpu_wdata, UInt<16>("h0ffff")) @[cache.scala 138:110]
            node _T_332 = or(_T_330, _T_331) @[cache.scala 138:96]
            node _T_333 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 138:146]
            node _T_334 = cat(_T_332, _T_333) @[Cat.scala 30:58]
            node _T_335 = eq(io.cpu_wstrb, UInt<8>("h0f0")) @[cache.scala 139:26]
            node _T_336 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 139:64]
            node _T_337 = and(_T_336, UInt<32>("h0ffffffff")) @[cache.scala 139:72]
            node _T_338 = and(io.cpu_wdata, UInt<64>("h0ffffffff00000000")) @[cache.scala 139:110]
            node _T_339 = or(_T_337, _T_338) @[cache.scala 139:96]
            node _T_340 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 139:146]
            node _T_341 = cat(_T_339, _T_340) @[Cat.scala 30:58]
            node _T_342 = eq(io.cpu_wstrb, UInt<4>("h0f")) @[cache.scala 140:26]
            node _T_343 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 140:64]
            node _T_344 = and(_T_343, UInt<64>("h0ffffffff00000000")) @[cache.scala 140:72]
            node _T_345 = and(io.cpu_wdata, UInt<32>("h0ffffffff")) @[cache.scala 140:110]
            node _T_346 = or(_T_344, _T_345) @[cache.scala 140:96]
            node _T_347 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 140:146]
            node _T_348 = cat(_T_346, _T_347) @[Cat.scala 30:58]
            node _T_349 = eq(io.cpu_wstrb, UInt<8>("h0ff")) @[cache.scala 141:26]
            node _T_350 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 141:64]
            node _T_351 = and(_T_350, UInt<1>("h00")) @[cache.scala 141:72]
            node _T_352 = and(io.cpu_wdata, UInt<64>("h0ffffffffffffffff")) @[cache.scala 141:110]
            node _T_353 = or(_T_351, _T_352) @[cache.scala 141:96]
            node _T_354 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 141:146]
            node _T_355 = cat(_T_353, _T_354) @[Cat.scala 30:58]
            node _T_356 = mux(_T_349, _T_355, UInt<1>("h00")) @[Mux.scala 98:16]
            node _T_357 = mux(_T_342, _T_348, _T_356) @[Mux.scala 98:16]
            node _T_358 = mux(_T_335, _T_341, _T_357) @[Mux.scala 98:16]
            node _T_359 = mux(_T_328, _T_334, _T_358) @[Mux.scala 98:16]
            node _T_360 = mux(_T_321, _T_327, _T_359) @[Mux.scala 98:16]
            node _T_361 = mux(_T_314, _T_320, _T_360) @[Mux.scala 98:16]
            node _T_362 = mux(_T_307, _T_313, _T_361) @[Mux.scala 98:16]
            node _T_363 = mux(_T_300, _T_306, _T_362) @[Mux.scala 98:16]
            node _T_364 = mux(_T_293, _T_299, _T_363) @[Mux.scala 98:16]
            node _T_365 = mux(_T_286, _T_292, _T_364) @[Mux.scala 98:16]
            node _T_366 = mux(_T_279, _T_285, _T_365) @[Mux.scala 98:16]
            node _T_367 = mux(_T_272, _T_278, _T_366) @[Mux.scala 98:16]
            node _T_368 = mux(_T_265, _T_271, _T_367) @[Mux.scala 98:16]
            node _T_369 = mux(_T_258, _T_264, _T_368) @[Mux.scala 98:16]
            node _T_370 = mux(_T_251, _T_257, _T_369) @[Mux.scala 98:16]
            Cache_line[addr_index] <= _T_370 @[cache.scala 126:33]
            skip @[cache.scala 125:88]
    
  module cache_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip cpu_req : UInt<1>, flip cpu_addr : UInt<64>, flip cpu_wr : UInt<1>, flip cpu_wstrb : UInt<8>, flip cpu_wdata : UInt<64>, cpu_rdata : UInt<64>, operation_ok : UInt<64>, flip cache_invalid : UInt<1>, ram_req : UInt<1>, ram_wr : UInt<1>, ram_wstrb : UInt<8>, ram_addr : UInt<64>, ram_wdata : UInt<64>, flip ram_rdata : UInt<64>, flip ram_beat_ok : UInt<1>, flip ram_data_ok : UInt<1>, uncached : UInt<1>}
    
    node addr_tag = bits(io.cpu_addr, 63, 9) @[cache.scala 35:34]
    node addr_index = bits(io.cpu_addr, 8, 4) @[cache.scala 36:38]
    node addr_offset = bits(io.cpu_addr, 3, 0) @[cache.scala 37:38]
    wire _T : UInt<1>[32] @[cache.scala 40:41]
    _T[0] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[1] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[2] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[3] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[4] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[5] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[6] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[7] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[8] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[9] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[10] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[11] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[12] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[13] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[14] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[15] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[16] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[17] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[18] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[19] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[20] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[21] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[22] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[23] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[24] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[25] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[26] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[27] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[28] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[29] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[30] <= UInt<1>("h00") @[cache.scala 40:41]
    _T[31] <= UInt<1>("h00") @[cache.scala 40:41]
    reg V : UInt<1>[32], clock with : (reset => (reset, _T)) @[cache.scala 40:33]
    wire _T_1 : UInt<55>[32] @[cache.scala 41:37]
    _T_1[0] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[1] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[2] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[3] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[4] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[5] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[6] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[7] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[8] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[9] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[10] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[11] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[12] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[13] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[14] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[15] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[16] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[17] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[18] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[19] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[20] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[21] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[22] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[23] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[24] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[25] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[26] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[27] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[28] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[29] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[30] <= UInt<55>("h00") @[cache.scala 41:37]
    _T_1[31] <= UInt<55>("h00") @[cache.scala 41:37]
    reg Tag : UInt<55>[32], clock with : (reset => (reset, _T_1)) @[cache.scala 41:29]
    wire _T_2 : UInt<128>[32] @[cache.scala 42:37]
    _T_2[0] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[1] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[2] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[3] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[4] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[5] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[6] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[7] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[8] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[9] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[10] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[11] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[12] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[13] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[14] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[15] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[16] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[17] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[18] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[19] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[20] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[21] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[22] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[23] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[24] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[25] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[26] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[27] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[28] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[29] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[30] <= UInt<128>("h00") @[cache.scala 42:37]
    _T_2[31] <= UInt<128>("h00") @[cache.scala 42:37]
    reg Cache_line : UInt<128>[32], clock with : (reset => (reset, _T_2)) @[cache.scala 42:29]
    reg req : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[cache.scala 45:20]
    node _T_3 = eq(io.operation_ok, UInt<1>("h01")) @[cache.scala 47:27]
    node _T_4 = eq(io.cpu_req, UInt<1>("h01")) @[cache.scala 48:22]
    node _T_5 = eq(req, UInt<1>("h00")) @[cache.scala 48:37]
    node _T_6 = and(_T_4, _T_5) @[cache.scala 48:30]
    node _T_7 = mux(_T_6, UInt<1>("h01"), req) @[Mux.scala 98:16]
    node _T_8 = mux(_T_3, UInt<1>("h00"), _T_7) @[Mux.scala 98:16]
    req <= _T_8 @[cache.scala 46:7]
    node _T_9 = eq(Tag[addr_index], addr_tag) @[cache.scala 51:34]
    node _T_10 = eq(V[addr_index], UInt<1>("h01")) @[cache.scala 51:64]
    node _T_11 = and(_T_9, _T_10) @[cache.scala 51:47]
    node _T_12 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 51:88]
    node _T_13 = and(_T_11, _T_12) @[cache.scala 51:73]
    node hit = mux(_T_13, UInt<1>("h01"), UInt<1>("h00")) @[cache.scala 51:16]
    node _T_14 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 55:17]
    node _T_15 = eq(hit, UInt<1>("h01")) @[cache.scala 55:32]
    node _T_16 = and(_T_14, _T_15) @[cache.scala 55:25]
    node _T_17 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 55:55]
    node _T_18 = and(_T_16, _T_17) @[cache.scala 55:40]
    node _T_19 = bits(addr_offset, 3, 3) @[cache.scala 56:28]
    node _T_20 = eq(_T_19, UInt<1>("h01")) @[cache.scala 56:32]
    node _T_21 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 56:62]
    node _T_22 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 56:91]
    node _T_23 = mux(_T_20, _T_21, _T_22) @[cache.scala 56:16]
    node _T_24 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 57:23]
    node _T_25 = eq(io.ram_data_ok, UInt<1>("h01")) @[cache.scala 57:49]
    node _T_26 = and(_T_24, _T_25) @[cache.scala 57:31]
    node _T_27 = mux(_T_26, io.ram_rdata, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_28 = mux(_T_18, _T_23, _T_27) @[Mux.scala 98:16]
    io.cpu_rdata <= _T_28 @[cache.scala 54:16]
    node _T_29 = eq(req, UInt<1>("h01")) @[cache.scala 62:23]
    node _T_30 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 62:44]
    node _T_31 = and(_T_29, _T_30) @[cache.scala 62:31]
    node _T_32 = eq(hit, UInt<1>("h00")) @[cache.scala 62:59]
    node _T_33 = and(_T_31, _T_32) @[cache.scala 62:52]
    node _T_34 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 62:82]
    node read_miss = and(_T_33, _T_34) @[cache.scala 62:67]
    node _T_35 = eq(read_miss, UInt<1>("h01")) @[cache.scala 65:32]
    node _T_36 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 65:58]
    node _T_37 = and(_T_35, _T_36) @[cache.scala 65:40]
    node _T_38 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 66:54]
    node _T_39 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 66:80]
    node _T_40 = and(_T_38, _T_39) @[cache.scala 66:62]
    node _T_41 = eq(req, UInt<1>("h01")) @[cache.scala 67:46]
    node _T_42 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 67:67]
    node _T_43 = and(_T_41, _T_42) @[cache.scala 67:54]
    node _T_44 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 67:93]
    node _T_45 = and(_T_43, _T_44) @[cache.scala 67:75]
    node _T_46 = mux(_T_45, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_47 = mux(_T_40, UInt<1>("h01"), _T_46) @[Mux.scala 98:16]
    node _T_48 = mux(_T_37, UInt<1>("h01"), _T_47) @[Mux.scala 98:16]
    io.ram_req <= _T_48 @[cache.scala 64:14]
    node _T_49 = eq(req, UInt<1>("h01")) @[cache.scala 70:26]
    node _T_50 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 70:47]
    node _T_51 = and(_T_49, _T_50) @[cache.scala 70:34]
    node _T_52 = bits(io.cpu_addr, 63, 63) @[cache.scala 70:69]
    node _T_53 = eq(_T_52, UInt<1>("h01")) @[cache.scala 70:74]
    node _T_54 = and(_T_51, _T_53) @[cache.scala 70:55]
    node _T_55 = mux(_T_54, UInt<1>("h01"), UInt<1>("h00")) @[cache.scala 70:21]
    io.uncached <= _T_55 @[cache.scala 70:15]
    node _T_56 = eq(req, UInt<1>("h01")) @[cache.scala 72:27]
    node _T_57 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 72:48]
    node _T_58 = and(_T_56, _T_57) @[cache.scala 72:35]
    node _T_59 = eq(io.uncached, UInt<1>("h00")) @[cache.scala 72:71]
    node _T_60 = and(_T_58, _T_59) @[cache.scala 72:56]
    node _T_61 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 72:93]
    node _T_62 = or(_T_60, _T_61) @[cache.scala 72:79]
    node _T_63 = eq(req, UInt<1>("h01")) @[cache.scala 73:46]
    node _T_64 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 73:67]
    node _T_65 = and(_T_63, _T_64) @[cache.scala 73:54]
    node _T_66 = mux(_T_65, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_67 = mux(_T_62, UInt<1>("h00"), _T_66) @[Mux.scala 98:16]
    io.ram_wr <= _T_67 @[cache.scala 71:15]
    node _T_68 = eq(read_miss, UInt<1>("h01")) @[cache.scala 76:32]
    node _T_69 = bits(io.cpu_addr, 63, 4) @[cache.scala 76:59]
    node _T_70 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
    node _T_71 = cat(_T_69, _T_70) @[Cat.scala 30:58]
    node _T_72 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 77:34]
    node _T_73 = eq(req, UInt<1>("h01")) @[cache.scala 78:46]
    node _T_74 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 78:67]
    node _T_75 = and(_T_73, _T_74) @[cache.scala 78:54]
    node _T_76 = mux(_T_75, io.cpu_addr, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_77 = mux(_T_72, io.cpu_addr, _T_76) @[Mux.scala 98:16]
    node _T_78 = mux(_T_68, _T_71, _T_77) @[Mux.scala 98:16]
    io.ram_addr <= _T_78 @[cache.scala 75:15]
    node _T_79 = eq(io.cpu_wr, UInt<1>("h00")) @[cache.scala 80:32]
    node _T_80 = eq(hit, UInt<1>("h01")) @[cache.scala 80:47]
    node _T_81 = and(_T_79, _T_80) @[cache.scala 80:40]
    node _T_82 = eq(io.uncached, UInt<1>("h01")) @[cache.scala 81:54]
    node _T_83 = eq(io.ram_data_ok, UInt<1>("h01")) @[cache.scala 81:80]
    node _T_84 = and(_T_82, _T_83) @[cache.scala 81:62]
    node _T_85 = eq(req, UInt<1>("h01")) @[cache.scala 82:46]
    node _T_86 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 82:67]
    node _T_87 = and(_T_85, _T_86) @[cache.scala 82:54]
    node _T_88 = eq(io.ram_data_ok, UInt<1>("h01")) @[cache.scala 82:93]
    node _T_89 = and(_T_87, _T_88) @[cache.scala 82:75]
    node _T_90 = mux(_T_89, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_91 = mux(_T_84, UInt<1>("h01"), _T_90) @[Mux.scala 98:16]
    node _T_92 = mux(_T_81, UInt<1>("h01"), _T_91) @[Mux.scala 98:16]
    io.operation_ok <= _T_92 @[cache.scala 79:19]
    node _T_93 = eq(req, UInt<1>("h01")) @[cache.scala 84:28]
    node _T_94 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 84:49]
    node _T_95 = and(_T_93, _T_94) @[cache.scala 84:36]
    node _T_96 = mux(_T_95, io.cpu_wstrb, UInt<1>("h00")) @[cache.scala 84:22]
    io.ram_wstrb <= _T_96 @[cache.scala 84:16]
    node _T_97 = eq(req, UInt<1>("h01")) @[cache.scala 85:28]
    node _T_98 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 85:49]
    node _T_99 = and(_T_97, _T_98) @[cache.scala 85:36]
    node _T_100 = mux(_T_99, io.cpu_wdata, UInt<1>("h00")) @[cache.scala 85:22]
    io.ram_wdata <= _T_100 @[cache.scala 85:16]
    reg cnt : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[cache.scala 88:20]
    reg addr_index_temp : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[cache.scala 91:32]
    node _T_101 = eq(read_miss, UInt<1>("h01")) @[cache.scala 92:36]
    node _T_102 = eq(io.ram_data_ok, UInt<1>("h00")) @[cache.scala 92:62]
    node _T_103 = and(_T_101, _T_102) @[cache.scala 92:44]
    node _T_104 = mux(_T_103, addr_index_temp, addr_index) @[cache.scala 92:25]
    addr_index_temp <= _T_104 @[cache.scala 92:19]
    node _T_105 = eq(io.cache_invalid, UInt<1>("h01")) @[cache.scala 95:25]
    when _T_105 : @[cache.scala 95:33]
      wire _T_106 : UInt<1>[32] @[cache.scala 96:19]
      _T_106[0] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[1] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[2] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[3] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[4] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[5] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[6] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[7] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[8] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[9] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[10] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[11] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[12] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[13] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[14] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[15] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[16] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[17] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[18] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[19] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[20] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[21] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[22] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[23] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[24] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[25] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[26] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[27] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[28] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[29] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[30] <= UInt<1>("h00") @[cache.scala 96:19]
      _T_106[31] <= UInt<1>("h00") @[cache.scala 96:19]
      V[0] <= _T_106[0] @[cache.scala 96:9]
      V[1] <= _T_106[1] @[cache.scala 96:9]
      V[2] <= _T_106[2] @[cache.scala 96:9]
      V[3] <= _T_106[3] @[cache.scala 96:9]
      V[4] <= _T_106[4] @[cache.scala 96:9]
      V[5] <= _T_106[5] @[cache.scala 96:9]
      V[6] <= _T_106[6] @[cache.scala 96:9]
      V[7] <= _T_106[7] @[cache.scala 96:9]
      V[8] <= _T_106[8] @[cache.scala 96:9]
      V[9] <= _T_106[9] @[cache.scala 96:9]
      V[10] <= _T_106[10] @[cache.scala 96:9]
      V[11] <= _T_106[11] @[cache.scala 96:9]
      V[12] <= _T_106[12] @[cache.scala 96:9]
      V[13] <= _T_106[13] @[cache.scala 96:9]
      V[14] <= _T_106[14] @[cache.scala 96:9]
      V[15] <= _T_106[15] @[cache.scala 96:9]
      V[16] <= _T_106[16] @[cache.scala 96:9]
      V[17] <= _T_106[17] @[cache.scala 96:9]
      V[18] <= _T_106[18] @[cache.scala 96:9]
      V[19] <= _T_106[19] @[cache.scala 96:9]
      V[20] <= _T_106[20] @[cache.scala 96:9]
      V[21] <= _T_106[21] @[cache.scala 96:9]
      V[22] <= _T_106[22] @[cache.scala 96:9]
      V[23] <= _T_106[23] @[cache.scala 96:9]
      V[24] <= _T_106[24] @[cache.scala 96:9]
      V[25] <= _T_106[25] @[cache.scala 96:9]
      V[26] <= _T_106[26] @[cache.scala 96:9]
      V[27] <= _T_106[27] @[cache.scala 96:9]
      V[28] <= _T_106[28] @[cache.scala 96:9]
      V[29] <= _T_106[29] @[cache.scala 96:9]
      V[30] <= _T_106[30] @[cache.scala 96:9]
      V[31] <= _T_106[31] @[cache.scala 96:9]
      skip @[cache.scala 95:33]
    else : @[cache.scala 97:58]
      node _T_107 = eq(read_miss, UInt<1>("h01")) @[cache.scala 97:24]
      node _T_108 = eq(io.ram_beat_ok, UInt<1>("h01")) @[cache.scala 97:50]
      node _T_109 = and(_T_107, _T_108) @[cache.scala 97:32]
      when _T_109 : @[cache.scala 97:58]
        node _T_110 = eq(cnt, UInt<1>("h01")) @[cache.scala 98:16]
        when _T_110 : @[cache.scala 98:24]
          node _T_111 = bits(Cache_line[addr_index_temp], 127, 64) @[cache.scala 99:74]
          node _T_112 = cat(_T_111, io.ram_rdata) @[Cat.scala 30:58]
          Cache_line[addr_index_temp] <= _T_112 @[cache.scala 99:40]
          Tag[addr_index_temp] <= addr_tag @[cache.scala 100:34]
          V[addr_index_temp] <= UInt<1>("h01") @[cache.scala 101:32]
          cnt <= UInt<1>("h00") @[cache.scala 102:17]
          skip @[cache.scala 98:24]
        else : @[cache.scala 103:22]
          node _T_113 = bits(Cache_line[addr_index_temp], 63, 0) @[cache.scala 104:86]
          node _T_114 = cat(io.ram_rdata, _T_113) @[Cat.scala 30:58]
          Cache_line[addr_index_temp] <= _T_114 @[cache.scala 104:39]
          cnt <= UInt<1>("h01") @[cache.scala 105:17]
          skip @[cache.scala 103:22]
        skip @[cache.scala 97:58]
      else : @[cache.scala 108:88]
        node _T_115 = eq(req, UInt<1>("h01")) @[cache.scala 108:18]
        node _T_116 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 108:39]
        node _T_117 = and(_T_115, _T_116) @[cache.scala 108:26]
        node _T_118 = eq(hit, UInt<1>("h01")) @[cache.scala 108:54]
        node _T_119 = and(_T_117, _T_118) @[cache.scala 108:47]
        node _T_120 = bits(addr_offset, 3, 3) @[cache.scala 108:76]
        node _T_121 = eq(_T_120, UInt<1>("h01")) @[cache.scala 108:80]
        node _T_122 = and(_T_119, _T_121) @[cache.scala 108:62]
        when _T_122 : @[cache.scala 108:88]
          node _T_123 = eq(io.cpu_wstrb, UInt<8>("h080")) @[cache.scala 110:26]
          node _T_124 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 110:62]
          node _T_125 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 110:83]
          node _T_126 = and(_T_125, UInt<56>("h0ffffffffffffff")) @[cache.scala 110:89]
          node _T_127 = and(io.cpu_wdata, UInt<64>("h0ff00000000000000")) @[cache.scala 110:127]
          node _T_128 = or(_T_126, _T_127) @[cache.scala 110:113]
          node _T_129 = cat(_T_124, _T_128) @[Cat.scala 30:58]
          node _T_130 = eq(io.cpu_wstrb, UInt<7>("h040")) @[cache.scala 111:26]
          node _T_131 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 111:62]
          node _T_132 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 111:83]
          node _T_133 = and(_T_132, UInt<64>("h0ff00ffffffffffff")) @[cache.scala 111:89]
          node _T_134 = and(io.cpu_wdata, UInt<56>("h0ff000000000000")) @[cache.scala 111:127]
          node _T_135 = or(_T_133, _T_134) @[cache.scala 111:113]
          node _T_136 = cat(_T_131, _T_135) @[Cat.scala 30:58]
          node _T_137 = eq(io.cpu_wstrb, UInt<6>("h020")) @[cache.scala 112:26]
          node _T_138 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 112:62]
          node _T_139 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 112:83]
          node _T_140 = and(_T_139, UInt<64>("h0ffff00ffffffffff")) @[cache.scala 112:89]
          node _T_141 = and(io.cpu_wdata, UInt<48>("h0ff0000000000")) @[cache.scala 112:127]
          node _T_142 = or(_T_140, _T_141) @[cache.scala 112:113]
          node _T_143 = cat(_T_138, _T_142) @[Cat.scala 30:58]
          node _T_144 = eq(io.cpu_wstrb, UInt<5>("h010")) @[cache.scala 113:26]
          node _T_145 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 113:62]
          node _T_146 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 113:83]
          node _T_147 = and(_T_146, UInt<64>("h0ffffff00ffffffff")) @[cache.scala 113:89]
          node _T_148 = and(io.cpu_wdata, UInt<40>("h0ff00000000")) @[cache.scala 113:127]
          node _T_149 = or(_T_147, _T_148) @[cache.scala 113:113]
          node _T_150 = cat(_T_145, _T_149) @[Cat.scala 30:58]
          node _T_151 = eq(io.cpu_wstrb, UInt<4>("h08")) @[cache.scala 114:26]
          node _T_152 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 114:62]
          node _T_153 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 114:83]
          node _T_154 = and(_T_153, UInt<64>("h0ffffffff00ffffff")) @[cache.scala 114:89]
          node _T_155 = and(io.cpu_wdata, UInt<32>("h0ff000000")) @[cache.scala 114:127]
          node _T_156 = or(_T_154, _T_155) @[cache.scala 114:113]
          node _T_157 = cat(_T_152, _T_156) @[Cat.scala 30:58]
          node _T_158 = eq(io.cpu_wstrb, UInt<3>("h04")) @[cache.scala 115:26]
          node _T_159 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 115:62]
          node _T_160 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 115:83]
          node _T_161 = and(_T_160, UInt<64>("h0ffffffffff00ffff")) @[cache.scala 115:89]
          node _T_162 = and(io.cpu_wdata, UInt<24>("h0ff0000")) @[cache.scala 115:127]
          node _T_163 = or(_T_161, _T_162) @[cache.scala 115:113]
          node _T_164 = cat(_T_159, _T_163) @[Cat.scala 30:58]
          node _T_165 = eq(io.cpu_wstrb, UInt<2>("h02")) @[cache.scala 116:26]
          node _T_166 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 116:62]
          node _T_167 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 116:83]
          node _T_168 = and(_T_167, UInt<64>("h0ffffffffffff00ff")) @[cache.scala 116:89]
          node _T_169 = and(io.cpu_wdata, UInt<16>("h0ff00")) @[cache.scala 116:127]
          node _T_170 = or(_T_168, _T_169) @[cache.scala 116:113]
          node _T_171 = cat(_T_166, _T_170) @[Cat.scala 30:58]
          node _T_172 = eq(io.cpu_wstrb, UInt<1>("h01")) @[cache.scala 117:26]
          node _T_173 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 117:62]
          node _T_174 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 117:83]
          node _T_175 = and(_T_174, UInt<64>("h0ffffffffffffff00")) @[cache.scala 117:89]
          node _T_176 = and(io.cpu_wdata, UInt<8>("h0ff")) @[cache.scala 117:127]
          node _T_177 = or(_T_175, _T_176) @[cache.scala 117:113]
          node _T_178 = cat(_T_173, _T_177) @[Cat.scala 30:58]
          node _T_179 = eq(io.cpu_wstrb, UInt<8>("h0c0")) @[cache.scala 118:26]
          node _T_180 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 118:62]
          node _T_181 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 118:83]
          node _T_182 = and(_T_181, UInt<48>("h0ffffffffffff")) @[cache.scala 118:89]
          node _T_183 = and(io.cpu_wdata, UInt<64>("h0ffff000000000000")) @[cache.scala 118:127]
          node _T_184 = or(_T_182, _T_183) @[cache.scala 118:113]
          node _T_185 = cat(_T_180, _T_184) @[Cat.scala 30:58]
          node _T_186 = eq(io.cpu_wstrb, UInt<6>("h030")) @[cache.scala 119:26]
          node _T_187 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 119:62]
          node _T_188 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 119:83]
          node _T_189 = and(_T_188, UInt<64>("h0ffff0000ffffffff")) @[cache.scala 119:89]
          node _T_190 = and(io.cpu_wdata, UInt<48>("h0ffff00000000")) @[cache.scala 119:127]
          node _T_191 = or(_T_189, _T_190) @[cache.scala 119:113]
          node _T_192 = cat(_T_187, _T_191) @[Cat.scala 30:58]
          node _T_193 = eq(io.cpu_wstrb, UInt<4>("h0c")) @[cache.scala 120:26]
          node _T_194 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 120:62]
          node _T_195 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 120:83]
          node _T_196 = and(_T_195, UInt<64>("h0ffffffff0000ffff")) @[cache.scala 120:89]
          node _T_197 = and(io.cpu_wdata, UInt<32>("h0ffff0000")) @[cache.scala 120:127]
          node _T_198 = or(_T_196, _T_197) @[cache.scala 120:113]
          node _T_199 = cat(_T_194, _T_198) @[Cat.scala 30:58]
          node _T_200 = eq(io.cpu_wstrb, UInt<2>("h03")) @[cache.scala 121:26]
          node _T_201 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 121:62]
          node _T_202 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 121:83]
          node _T_203 = and(_T_202, UInt<64>("h0ffffffffffff0000")) @[cache.scala 121:89]
          node _T_204 = and(io.cpu_wdata, UInt<16>("h0ffff")) @[cache.scala 121:127]
          node _T_205 = or(_T_203, _T_204) @[cache.scala 121:113]
          node _T_206 = cat(_T_201, _T_205) @[Cat.scala 30:58]
          node _T_207 = eq(io.cpu_wstrb, UInt<8>("h0f0")) @[cache.scala 122:26]
          node _T_208 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 122:62]
          node _T_209 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 122:83]
          node _T_210 = and(_T_209, UInt<32>("h0ffffffff")) @[cache.scala 122:89]
          node _T_211 = and(io.cpu_wdata, UInt<64>("h0ffffffff00000000")) @[cache.scala 122:127]
          node _T_212 = or(_T_210, _T_211) @[cache.scala 122:113]
          node _T_213 = cat(_T_208, _T_212) @[Cat.scala 30:58]
          node _T_214 = eq(io.cpu_wstrb, UInt<4>("h0f")) @[cache.scala 123:26]
          node _T_215 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 123:62]
          node _T_216 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 123:83]
          node _T_217 = and(_T_216, UInt<64>("h0ffffffff00000000")) @[cache.scala 123:89]
          node _T_218 = and(io.cpu_wdata, UInt<32>("h0ffffffff")) @[cache.scala 123:127]
          node _T_219 = or(_T_217, _T_218) @[cache.scala 123:113]
          node _T_220 = cat(_T_215, _T_219) @[Cat.scala 30:58]
          node _T_221 = eq(io.cpu_wstrb, UInt<8>("h0ff")) @[cache.scala 124:26]
          node _T_222 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 124:62]
          node _T_223 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 124:83]
          node _T_224 = and(_T_223, UInt<1>("h00")) @[cache.scala 124:89]
          node _T_225 = and(io.cpu_wdata, UInt<64>("h0ffffffffffffffff")) @[cache.scala 124:127]
          node _T_226 = or(_T_224, _T_225) @[cache.scala 124:113]
          node _T_227 = cat(_T_222, _T_226) @[Cat.scala 30:58]
          node _T_228 = mux(_T_221, _T_227, UInt<1>("h00")) @[Mux.scala 98:16]
          node _T_229 = mux(_T_214, _T_220, _T_228) @[Mux.scala 98:16]
          node _T_230 = mux(_T_207, _T_213, _T_229) @[Mux.scala 98:16]
          node _T_231 = mux(_T_200, _T_206, _T_230) @[Mux.scala 98:16]
          node _T_232 = mux(_T_193, _T_199, _T_231) @[Mux.scala 98:16]
          node _T_233 = mux(_T_186, _T_192, _T_232) @[Mux.scala 98:16]
          node _T_234 = mux(_T_179, _T_185, _T_233) @[Mux.scala 98:16]
          node _T_235 = mux(_T_172, _T_178, _T_234) @[Mux.scala 98:16]
          node _T_236 = mux(_T_165, _T_171, _T_235) @[Mux.scala 98:16]
          node _T_237 = mux(_T_158, _T_164, _T_236) @[Mux.scala 98:16]
          node _T_238 = mux(_T_151, _T_157, _T_237) @[Mux.scala 98:16]
          node _T_239 = mux(_T_144, _T_150, _T_238) @[Mux.scala 98:16]
          node _T_240 = mux(_T_137, _T_143, _T_239) @[Mux.scala 98:16]
          node _T_241 = mux(_T_130, _T_136, _T_240) @[Mux.scala 98:16]
          node _T_242 = mux(_T_123, _T_129, _T_241) @[Mux.scala 98:16]
          Cache_line[addr_index] <= _T_242 @[cache.scala 109:29]
          skip @[cache.scala 108:88]
        else : @[cache.scala 125:88]
          node _T_243 = eq(req, UInt<1>("h01")) @[cache.scala 125:18]
          node _T_244 = eq(io.cpu_wr, UInt<1>("h01")) @[cache.scala 125:39]
          node _T_245 = and(_T_243, _T_244) @[cache.scala 125:26]
          node _T_246 = eq(hit, UInt<1>("h01")) @[cache.scala 125:54]
          node _T_247 = and(_T_245, _T_246) @[cache.scala 125:47]
          node _T_248 = bits(addr_offset, 3, 3) @[cache.scala 125:76]
          node _T_249 = eq(_T_248, UInt<1>("h00")) @[cache.scala 125:80]
          node _T_250 = and(_T_247, _T_249) @[cache.scala 125:62]
          when _T_250 : @[cache.scala 125:88]
            node _T_251 = eq(io.cpu_wstrb, UInt<8>("h080")) @[cache.scala 127:26]
            node _T_252 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 127:64]
            node _T_253 = and(_T_252, UInt<56>("h0ffffffffffffff")) @[cache.scala 127:72]
            node _T_254 = and(io.cpu_wdata, UInt<64>("h0ff00000000000000")) @[cache.scala 127:110]
            node _T_255 = or(_T_253, _T_254) @[cache.scala 127:96]
            node _T_256 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 127:146]
            node _T_257 = cat(_T_255, _T_256) @[Cat.scala 30:58]
            node _T_258 = eq(io.cpu_wstrb, UInt<7>("h040")) @[cache.scala 128:26]
            node _T_259 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 128:64]
            node _T_260 = and(_T_259, UInt<64>("h0ff00ffffffffffff")) @[cache.scala 128:72]
            node _T_261 = and(io.cpu_wdata, UInt<56>("h0ff000000000000")) @[cache.scala 128:110]
            node _T_262 = or(_T_260, _T_261) @[cache.scala 128:96]
            node _T_263 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 128:146]
            node _T_264 = cat(_T_262, _T_263) @[Cat.scala 30:58]
            node _T_265 = eq(io.cpu_wstrb, UInt<6>("h020")) @[cache.scala 129:26]
            node _T_266 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 129:64]
            node _T_267 = and(_T_266, UInt<64>("h0ffff00ffffffffff")) @[cache.scala 129:72]
            node _T_268 = and(io.cpu_wdata, UInt<48>("h0ff0000000000")) @[cache.scala 129:110]
            node _T_269 = or(_T_267, _T_268) @[cache.scala 129:96]
            node _T_270 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 129:146]
            node _T_271 = cat(_T_269, _T_270) @[Cat.scala 30:58]
            node _T_272 = eq(io.cpu_wstrb, UInt<5>("h010")) @[cache.scala 130:26]
            node _T_273 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 130:64]
            node _T_274 = and(_T_273, UInt<64>("h0ffffff00ffffffff")) @[cache.scala 130:72]
            node _T_275 = and(io.cpu_wdata, UInt<40>("h0ff00000000")) @[cache.scala 130:110]
            node _T_276 = or(_T_274, _T_275) @[cache.scala 130:96]
            node _T_277 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 130:146]
            node _T_278 = cat(_T_276, _T_277) @[Cat.scala 30:58]
            node _T_279 = eq(io.cpu_wstrb, UInt<4>("h08")) @[cache.scala 131:26]
            node _T_280 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 131:64]
            node _T_281 = and(_T_280, UInt<64>("h0ffffffff00ffffff")) @[cache.scala 131:72]
            node _T_282 = and(io.cpu_wdata, UInt<32>("h0ff000000")) @[cache.scala 131:110]
            node _T_283 = or(_T_281, _T_282) @[cache.scala 131:96]
            node _T_284 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 131:146]
            node _T_285 = cat(_T_283, _T_284) @[Cat.scala 30:58]
            node _T_286 = eq(io.cpu_wstrb, UInt<3>("h04")) @[cache.scala 132:26]
            node _T_287 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 132:64]
            node _T_288 = and(_T_287, UInt<64>("h0ffffffffff00ffff")) @[cache.scala 132:72]
            node _T_289 = and(io.cpu_wdata, UInt<24>("h0ff0000")) @[cache.scala 132:110]
            node _T_290 = or(_T_288, _T_289) @[cache.scala 132:96]
            node _T_291 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 132:146]
            node _T_292 = cat(_T_290, _T_291) @[Cat.scala 30:58]
            node _T_293 = eq(io.cpu_wstrb, UInt<2>("h02")) @[cache.scala 133:26]
            node _T_294 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 133:64]
            node _T_295 = and(_T_294, UInt<64>("h0ffffffffffff00ff")) @[cache.scala 133:72]
            node _T_296 = and(io.cpu_wdata, UInt<16>("h0ff00")) @[cache.scala 133:110]
            node _T_297 = or(_T_295, _T_296) @[cache.scala 133:96]
            node _T_298 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 133:146]
            node _T_299 = cat(_T_297, _T_298) @[Cat.scala 30:58]
            node _T_300 = eq(io.cpu_wstrb, UInt<1>("h01")) @[cache.scala 134:26]
            node _T_301 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 134:64]
            node _T_302 = and(_T_301, UInt<64>("h0ffffffffffffff00")) @[cache.scala 134:72]
            node _T_303 = and(io.cpu_wdata, UInt<8>("h0ff")) @[cache.scala 134:110]
            node _T_304 = or(_T_302, _T_303) @[cache.scala 134:96]
            node _T_305 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 134:146]
            node _T_306 = cat(_T_304, _T_305) @[Cat.scala 30:58]
            node _T_307 = eq(io.cpu_wstrb, UInt<8>("h0c0")) @[cache.scala 135:26]
            node _T_308 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 135:64]
            node _T_309 = and(_T_308, UInt<48>("h0ffffffffffff")) @[cache.scala 135:72]
            node _T_310 = and(io.cpu_wdata, UInt<64>("h0ffff000000000000")) @[cache.scala 135:110]
            node _T_311 = or(_T_309, _T_310) @[cache.scala 135:96]
            node _T_312 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 135:146]
            node _T_313 = cat(_T_311, _T_312) @[Cat.scala 30:58]
            node _T_314 = eq(io.cpu_wstrb, UInt<6>("h030")) @[cache.scala 136:26]
            node _T_315 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 136:64]
            node _T_316 = and(_T_315, UInt<64>("h0ffff0000ffffffff")) @[cache.scala 136:72]
            node _T_317 = and(io.cpu_wdata, UInt<48>("h0ffff00000000")) @[cache.scala 136:110]
            node _T_318 = or(_T_316, _T_317) @[cache.scala 136:96]
            node _T_319 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 136:146]
            node _T_320 = cat(_T_318, _T_319) @[Cat.scala 30:58]
            node _T_321 = eq(io.cpu_wstrb, UInt<4>("h0c")) @[cache.scala 137:26]
            node _T_322 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 137:64]
            node _T_323 = and(_T_322, UInt<64>("h0ffffffff0000ffff")) @[cache.scala 137:72]
            node _T_324 = and(io.cpu_wdata, UInt<32>("h0ffff0000")) @[cache.scala 137:110]
            node _T_325 = or(_T_323, _T_324) @[cache.scala 137:96]
            node _T_326 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 137:146]
            node _T_327 = cat(_T_325, _T_326) @[Cat.scala 30:58]
            node _T_328 = eq(io.cpu_wstrb, UInt<2>("h03")) @[cache.scala 138:26]
            node _T_329 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 138:64]
            node _T_330 = and(_T_329, UInt<64>("h0ffffffffffff0000")) @[cache.scala 138:72]
            node _T_331 = and(io.cpu_wdata, UInt<16>("h0ffff")) @[cache.scala 138:110]
            node _T_332 = or(_T_330, _T_331) @[cache.scala 138:96]
            node _T_333 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 138:146]
            node _T_334 = cat(_T_332, _T_333) @[Cat.scala 30:58]
            node _T_335 = eq(io.cpu_wstrb, UInt<8>("h0f0")) @[cache.scala 139:26]
            node _T_336 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 139:64]
            node _T_337 = and(_T_336, UInt<32>("h0ffffffff")) @[cache.scala 139:72]
            node _T_338 = and(io.cpu_wdata, UInt<64>("h0ffffffff00000000")) @[cache.scala 139:110]
            node _T_339 = or(_T_337, _T_338) @[cache.scala 139:96]
            node _T_340 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 139:146]
            node _T_341 = cat(_T_339, _T_340) @[Cat.scala 30:58]
            node _T_342 = eq(io.cpu_wstrb, UInt<4>("h0f")) @[cache.scala 140:26]
            node _T_343 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 140:64]
            node _T_344 = and(_T_343, UInt<64>("h0ffffffff00000000")) @[cache.scala 140:72]
            node _T_345 = and(io.cpu_wdata, UInt<32>("h0ffffffff")) @[cache.scala 140:110]
            node _T_346 = or(_T_344, _T_345) @[cache.scala 140:96]
            node _T_347 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 140:146]
            node _T_348 = cat(_T_346, _T_347) @[Cat.scala 30:58]
            node _T_349 = eq(io.cpu_wstrb, UInt<8>("h0ff")) @[cache.scala 141:26]
            node _T_350 = bits(Cache_line[addr_index], 127, 64) @[cache.scala 141:64]
            node _T_351 = and(_T_350, UInt<1>("h00")) @[cache.scala 141:72]
            node _T_352 = and(io.cpu_wdata, UInt<64>("h0ffffffffffffffff")) @[cache.scala 141:110]
            node _T_353 = or(_T_351, _T_352) @[cache.scala 141:96]
            node _T_354 = bits(Cache_line[addr_index], 63, 0) @[cache.scala 141:146]
            node _T_355 = cat(_T_353, _T_354) @[Cat.scala 30:58]
            node _T_356 = mux(_T_349, _T_355, UInt<1>("h00")) @[Mux.scala 98:16]
            node _T_357 = mux(_T_342, _T_348, _T_356) @[Mux.scala 98:16]
            node _T_358 = mux(_T_335, _T_341, _T_357) @[Mux.scala 98:16]
            node _T_359 = mux(_T_328, _T_334, _T_358) @[Mux.scala 98:16]
            node _T_360 = mux(_T_321, _T_327, _T_359) @[Mux.scala 98:16]
            node _T_361 = mux(_T_314, _T_320, _T_360) @[Mux.scala 98:16]
            node _T_362 = mux(_T_307, _T_313, _T_361) @[Mux.scala 98:16]
            node _T_363 = mux(_T_300, _T_306, _T_362) @[Mux.scala 98:16]
            node _T_364 = mux(_T_293, _T_299, _T_363) @[Mux.scala 98:16]
            node _T_365 = mux(_T_286, _T_292, _T_364) @[Mux.scala 98:16]
            node _T_366 = mux(_T_279, _T_285, _T_365) @[Mux.scala 98:16]
            node _T_367 = mux(_T_272, _T_278, _T_366) @[Mux.scala 98:16]
            node _T_368 = mux(_T_265, _T_271, _T_367) @[Mux.scala 98:16]
            node _T_369 = mux(_T_258, _T_264, _T_368) @[Mux.scala 98:16]
            node _T_370 = mux(_T_251, _T_257, _T_369) @[Mux.scala 98:16]
            Cache_line[addr_index] <= _T_370 @[cache.scala 126:33]
            skip @[cache.scala 125:88]
    
  module myc01_wrapper : 
    input clock : Clock
    input reset : UInt<1>
    output io : {arid : UInt<4>, araddr : UInt<64>, arlen : UInt<8>, arsize : UInt<3>, arburst : UInt<2>, arlock : UInt<2>, arcache : UInt<4>, arprot : UInt<3>, arvalid : UInt<1>, flip arready : UInt<1>, flip rid : UInt<4>, flip rdata : UInt<64>, flip rresp : UInt<2>, flip rlast : UInt<1>, flip rvalid : UInt<1>, rready : UInt<1>, awid : UInt<4>, awaddr : UInt<64>, awlen : UInt<8>, awsize : UInt<3>, awburst : UInt<2>, awlock : UInt<2>, awcache : UInt<4>, awprot : UInt<3>, awvalid : UInt<1>, flip awready : UInt<1>, wid : UInt<4>, wdata : UInt<64>, wstrb : UInt<8>, wlast : UInt<1>, wvalid : UInt<1>, flip wready : UInt<1>, flip bid : UInt<4>, flip bresp : UInt<2>, flip bvalid : UInt<1>, bready : UInt<1>, flip int_i_1 : UInt<1>, flip int_i_2 : UInt<1>, flip int_i_3 : UInt<1>, flip int_i_4 : UInt<1>, flip int_i_5 : UInt<1>, flip int_i_6 : UInt<1>}
    
    inst myc01_core of myc01_core @[myc01_wrapper.scala 72:28]
    myc01_core.clock <= clock
    myc01_core.reset <= reset
    inst axi_interface of axi_interface @[myc01_wrapper.scala 73:31]
    axi_interface.clock <= clock
    axi_interface.reset <= reset
    inst icache of cache @[myc01_wrapper.scala 74:25]
    icache.clock <= clock
    icache.reset <= reset
    inst dcache of cache_1 @[myc01_wrapper.scala 75:25]
    dcache.clock <= clock
    dcache.reset <= reset
    icache.io.cpu_req <= myc01_core.io.inst_req @[myc01_wrapper.scala 78:36]
    icache.io.cpu_addr <= myc01_core.io.inst_addr @[myc01_wrapper.scala 79:36]
    icache.io.cpu_wr <= myc01_core.io.inst_we @[myc01_wrapper.scala 80:36]
    icache.io.cpu_wstrb <= myc01_core.io.inst_wstrb @[myc01_wrapper.scala 81:36]
    icache.io.cpu_wdata <= myc01_core.io.inst_wdata @[myc01_wrapper.scala 82:36]
    myc01_core.io.inst_rdata <= icache.io.cpu_rdata @[myc01_wrapper.scala 83:36]
    myc01_core.io.inst_data_ok <= icache.io.operation_ok @[myc01_wrapper.scala 84:36]
    icache.io.cache_invalid <= myc01_core.io.icache_invalid @[myc01_wrapper.scala 85:38]
    dcache.io.cpu_req <= myc01_core.io.data_req @[myc01_wrapper.scala 87:36]
    dcache.io.cpu_addr <= myc01_core.io.data_addr @[myc01_wrapper.scala 88:36]
    dcache.io.cpu_wr <= myc01_core.io.data_we @[myc01_wrapper.scala 89:36]
    dcache.io.cpu_wstrb <= myc01_core.io.data_wstrb @[myc01_wrapper.scala 90:36]
    dcache.io.cpu_wdata <= myc01_core.io.data_wdata @[myc01_wrapper.scala 91:36]
    myc01_core.io.data_rdata <= dcache.io.cpu_rdata @[myc01_wrapper.scala 92:36]
    myc01_core.io.data_data_ok <= dcache.io.operation_ok @[myc01_wrapper.scala 93:36]
    dcache.io.cache_invalid <= myc01_core.io.dcache_invalid @[myc01_wrapper.scala 94:34]
    axi_interface.io.inst_req <= icache.io.ram_req @[myc01_wrapper.scala 97:33]
    axi_interface.io.inst_we <= icache.io.ram_wr @[myc01_wrapper.scala 98:33]
    axi_interface.io.inst_wstrb <= icache.io.ram_wstrb @[myc01_wrapper.scala 99:33]
    axi_interface.io.inst_addr <= icache.io.ram_addr @[myc01_wrapper.scala 100:33]
    axi_interface.io.inst_wdata <= icache.io.ram_wdata @[myc01_wrapper.scala 101:33]
    icache.io.ram_rdata <= axi_interface.io.inst_rdata @[myc01_wrapper.scala 102:33]
    icache.io.ram_beat_ok <= axi_interface.io.inst_beat_ok @[myc01_wrapper.scala 103:33]
    icache.io.ram_data_ok <= axi_interface.io.inst_data_ok @[myc01_wrapper.scala 104:33]
    axi_interface.io.inst_uncached <= icache.io.uncached @[myc01_wrapper.scala 105:33]
    axi_interface.io.data_req <= dcache.io.ram_req @[myc01_wrapper.scala 107:33]
    axi_interface.io.data_we <= dcache.io.ram_wr @[myc01_wrapper.scala 108:33]
    axi_interface.io.data_wstrb <= dcache.io.ram_wstrb @[myc01_wrapper.scala 109:33]
    axi_interface.io.data_addr <= dcache.io.ram_addr @[myc01_wrapper.scala 110:33]
    axi_interface.io.data_wdata <= dcache.io.ram_wdata @[myc01_wrapper.scala 111:33]
    dcache.io.ram_rdata <= axi_interface.io.data_rdata @[myc01_wrapper.scala 112:33]
    dcache.io.ram_beat_ok <= axi_interface.io.data_beat_ok @[myc01_wrapper.scala 113:33]
    dcache.io.ram_data_ok <= axi_interface.io.data_data_ok @[myc01_wrapper.scala 114:33]
    axi_interface.io.data_uncached <= dcache.io.uncached @[myc01_wrapper.scala 115:33]
    io.arid <= axi_interface.io.arid @[myc01_wrapper.scala 118:31]
    io.araddr <= axi_interface.io.araddr @[myc01_wrapper.scala 119:31]
    io.arlen <= axi_interface.io.arlen @[myc01_wrapper.scala 120:31]
    io.arsize <= axi_interface.io.arsize @[myc01_wrapper.scala 121:31]
    io.arburst <= axi_interface.io.arburst @[myc01_wrapper.scala 122:31]
    io.arlock <= axi_interface.io.arlock @[myc01_wrapper.scala 123:31]
    io.arcache <= axi_interface.io.arcache @[myc01_wrapper.scala 124:31]
    io.arprot <= axi_interface.io.arprot @[myc01_wrapper.scala 125:31]
    io.arvalid <= axi_interface.io.arvalid @[myc01_wrapper.scala 126:31]
    axi_interface.io.arready <= io.arready @[myc01_wrapper.scala 127:31]
    axi_interface.io.rid <= io.rid @[myc01_wrapper.scala 129:31]
    axi_interface.io.rdata <= io.rdata @[myc01_wrapper.scala 130:31]
    axi_interface.io.rresp <= io.rresp @[myc01_wrapper.scala 131:31]
    axi_interface.io.rlast <= io.rlast @[myc01_wrapper.scala 132:31]
    axi_interface.io.rvalid <= io.rvalid @[myc01_wrapper.scala 133:31]
    io.rready <= axi_interface.io.rready @[myc01_wrapper.scala 134:31]
    io.awid <= axi_interface.io.awid @[myc01_wrapper.scala 136:31]
    io.awaddr <= axi_interface.io.awaddr @[myc01_wrapper.scala 137:31]
    io.awlen <= axi_interface.io.awlen @[myc01_wrapper.scala 138:31]
    io.awsize <= axi_interface.io.awsize @[myc01_wrapper.scala 139:31]
    io.awburst <= axi_interface.io.awburst @[myc01_wrapper.scala 140:31]
    io.awlock <= axi_interface.io.awlock @[myc01_wrapper.scala 141:31]
    io.awcache <= axi_interface.io.awcache @[myc01_wrapper.scala 142:31]
    io.awprot <= axi_interface.io.awprot @[myc01_wrapper.scala 143:31]
    io.awvalid <= axi_interface.io.awvalid @[myc01_wrapper.scala 144:31]
    axi_interface.io.awready <= io.awready @[myc01_wrapper.scala 145:31]
    io.wid <= axi_interface.io.wid @[myc01_wrapper.scala 147:31]
    io.wdata <= axi_interface.io.wdata @[myc01_wrapper.scala 148:31]
    io.wstrb <= axi_interface.io.wstrb @[myc01_wrapper.scala 149:31]
    io.wlast <= axi_interface.io.wlast @[myc01_wrapper.scala 150:31]
    io.wvalid <= axi_interface.io.wvalid @[myc01_wrapper.scala 151:31]
    axi_interface.io.wready <= io.wready @[myc01_wrapper.scala 152:31]
    axi_interface.io.bid <= io.bid @[myc01_wrapper.scala 154:31]
    axi_interface.io.bresp <= io.bresp @[myc01_wrapper.scala 155:31]
    axi_interface.io.bvalid <= io.bvalid @[myc01_wrapper.scala 156:31]
    io.bready <= axi_interface.io.bready @[myc01_wrapper.scala 157:31]
    myc01_core.io.int_i_1 <= io.int_i_1 @[myc01_wrapper.scala 159:17]
    myc01_core.io.int_i_2 <= io.int_i_2 @[myc01_wrapper.scala 160:17]
    myc01_core.io.int_i_3 <= io.int_i_3 @[myc01_wrapper.scala 161:17]
    myc01_core.io.int_i_4 <= io.int_i_4 @[myc01_wrapper.scala 162:17]
    myc01_core.io.int_i_5 <= io.int_i_5 @[myc01_wrapper.scala 163:17]
    myc01_core.io.int_i_6 <= io.int_i_6 @[myc01_wrapper.scala 164:17]
    
