#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar  1 03:35:05 2024
# Process ID: 43360
# Current directory: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1
# Command line: vivado -log finn_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
# Log file: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper.vdi
# Journal file: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/vivado.jou
# Running On: artti-desktop, OS: Linux, CPU Frequency: 4000.000 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.766 ; gain = 0.023 ; free physical = 1388 ; free virtual = 7666
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0__4zh_l2k/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_0_67kvum50/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1__5kud3bo/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_y8e9p8bj/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_2__utui9ov/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0_7jlsbrs7/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_3_7ld679uy/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_0vm64gti/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_1_pqw_ruey/project_Thresholding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_2_6vq4feh_/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_6_m2t8wwiz/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_1_70n3qvut/project_FMPadding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_7_iu3sxmag/project_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_1_5v75f3x2/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_8__8v1bg9w/project_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_w0mv_wzk/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_3_7ypbgh70/project_Thresholding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_4_vg83ee_x/project_Thresholding_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_2_mzgwzo4y/project_FMPadding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_12_f2zdnjow/project_StreamingFIFO_12/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_2_ruue1qfd/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_13_m9zk1oq0/project_StreamingFIFO_13/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_bqkc6j7o/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_5_t7_9f8lu/project_Thresholding_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_6_oycw_ll6/project_Thresholding_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_3_mkrl0729/project_FMPadding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_17_4xdwllc6/project_StreamingFIFO_17/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_3_2b_1or5q/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_18_97swl15m/project_StreamingFIFO_18/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_3_ijcbbx8h/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_7_901tt180/project_Thresholding_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_4_vcfod7w4/project_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Pool_Batch_0_a3up63aq/project_Pool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top finn_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_0_0/finn_design_ConvolutionInputGenerator_0_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_1_0/finn_design_ConvolutionInputGenerator_1_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_1'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_2_0/finn_design_ConvolutionInputGenerator_2_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_2'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_3_0/finn_design_ConvolutionInputGenerator_3_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_3'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_4_0/finn_design_ConvolutionInputGenerator_4_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_4'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_Batch_0_0/finn_design_FMPadding_Batch_0_0.dcp' for cell 'finn_design_i/FMPadding_Batch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_Batch_1_0/finn_design_FMPadding_Batch_1_0.dcp' for cell 'finn_design_i/FMPadding_Batch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_Batch_2_0/finn_design_FMPadding_Batch_2_0.dcp' for cell 'finn_design_i/FMPadding_Batch_2'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_Batch_3_0/finn_design_FMPadding_Batch_3_0.dcp' for cell 'finn_design_i/FMPadding_Batch_3'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Pool_Batch_0_0/finn_design_Pool_Batch_0_0.dcp' for cell 'finn_design_i/Pool_Batch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0.dcp' for cell 'finn_design_i/StreamingFIFO_0'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_12_0/finn_design_StreamingFIFO_12_0.dcp' for cell 'finn_design_i/StreamingFIFO_12'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_17_0/finn_design_StreamingFIFO_17_0.dcp' for cell 'finn_design_i/StreamingFIFO_17'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_6_0/finn_design_StreamingFIFO_6_0.dcp' for cell 'finn_design_i/StreamingFIFO_6'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/finn_design_Thresholding_Batch_0_0.dcp' for cell 'finn_design_i/Thresholding_Batch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_1_0/finn_design_Thresholding_Batch_1_0.dcp' for cell 'finn_design_i/Thresholding_Batch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_2_0/finn_design_Thresholding_Batch_2_0.dcp' for cell 'finn_design_i/Thresholding_Batch_2'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_3_0/finn_design_Thresholding_Batch_3_0.dcp' for cell 'finn_design_i/Thresholding_Batch_3'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_4_0/finn_design_Thresholding_Batch_4_0.dcp' for cell 'finn_design_i/Thresholding_Batch_4'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_5_0/finn_design_Thresholding_Batch_5_0.dcp' for cell 'finn_design_i/Thresholding_Batch_5'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_6_0/finn_design_Thresholding_Batch_6_0.dcp' for cell 'finn_design_i/Thresholding_Batch_6'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_7_0/finn_design_Thresholding_Batch_7_0.dcp' for cell 'finn_design_i/Thresholding_Batch_7'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_wstrm_0/finn_design_MatrixVectorActivation_0_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_wstrm_0/finn_design_MatrixVectorActivation_1_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/finn_design_MatrixVectorActivation_2_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_3_0/finn_design_MatrixVectorActivation_3_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_3_wstrm_0/finn_design_MatrixVectorActivation_3_wstrm_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.dcp' for cell 'finn_design_i/StreamingFIFO_1/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/finn_design_fifo_5.dcp' for cell 'finn_design_i/StreamingFIFO_13/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/finn_design_fifo_6.dcp' for cell 'finn_design_i/StreamingFIFO_18/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/finn_design_fifo_1.dcp' for cell 'finn_design_i/StreamingFIFO_2/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/finn_design_fifo_2.dcp' for cell 'finn_design_i/StreamingFIFO_3/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/finn_design_fifo_3.dcp' for cell 'finn_design_i/StreamingFIFO_7/fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/finn_design_fifo_4.dcp' for cell 'finn_design_i/StreamingFIFO_8/fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1792.047 ; gain = 2.000 ; free physical = 930 ; free virtual = 7211
INFO: [Netlist 29-17] Analyzing 5831 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.srcs/constrs_1/new/essential_bits.xdc]
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.srcs/constrs_1/new/essential_bits.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.918 ; gain = 0.000 ; free physical = 332 ; free virtual = 6613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 180 instances

81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2589.953 ; gain = 1259.188 ; free physical = 332 ; free virtual = 6613
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2637.941 ; gain = 47.988 ; free physical = 322 ; free virtual = 6603

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13efce634

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2637.941 ; gain = 0.000 ; free physical = 299 ; free virtual = 6580

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13efce634

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 227 ; free virtual = 6258

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13efce634

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 227 ; free virtual = 6258
Phase 1 Initialization | Checksum: 13efce634

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 227 ; free virtual = 6258

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13efce634

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 217 ; free virtual = 6248

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13efce634

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 214 ; free virtual = 6245
Phase 2 Timer Update And Timing Data Collection | Checksum: 13efce634

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 214 ; free virtual = 6245

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 123 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 13d749b2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 208 ; free virtual = 6240
Retarget | Checksum: 13d749b2d
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 41 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1704ad49f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 208 ; free virtual = 6240
Constant propagation | Checksum: 1704ad49f
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 479 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1db901a80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 208 ; free virtual = 6240
Sweep | Checksum: 1db901a80
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 172 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ap_clk_IBUF_BUFG_inst to drive 20425 load(s) on clock net ap_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 14eaa266a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6239
BUFG optimization | Checksum: 14eaa266a
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][7]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][6]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][5]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][4]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][3]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][0]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][1]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][2]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][5]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][6]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][6]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][6]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][5]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][5]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][0]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][0]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][0]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][1]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][1]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][1]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][2]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][2]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][2]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][3]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][3]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][3]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][4]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][4]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][4]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_12/inst/StreamingFIFO_12_StreamingFIFO_12/srl_reg[126][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][6]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][6]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][6]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][5]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][5]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][5]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][0]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][0]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][0]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][1]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][1]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][1]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][2]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][2]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][2]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][3]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][3]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][3]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][4]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][4]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_17/inst/StreamingFIFO_17_StreamingFIFO_17/srl_reg[108][4]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][6]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][5]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][4]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][3]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][2]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][1]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_6/inst/StreamingFIFO_6_StreamingFIFO_6/srl_reg[30][0]_srl31 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14eaa266a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238
Shift Register Optimization | Checksum: 14eaa266a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14eaa266a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238
Post Processing Netlist | Checksum: 14eaa266a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15cb51a0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15cb51a0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238
Phase 9 Finalization | Checksum: 15cb51a0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              41  |                                              0  |
|  Constant propagation         |              29  |             479  |                                              0  |
|  Sweep                        |               0  |             172  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15cb51a0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.832 ; gain = 0.000 ; free physical = 206 ; free virtual = 6238

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 15cb51a0f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 241 ; free virtual = 5952
Ending Power Optimization Task | Checksum: 15cb51a0f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3308.832 ; gain = 423.000 ; free physical = 241 ; free virtual = 5952

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15cb51a0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 241 ; free virtual = 5952

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 241 ; free virtual = 5952
Ending Netlist Obfuscation Task | Checksum: 15cb51a0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 241 ; free virtual = 5952
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3308.832 ; gain = 718.879 ; free physical = 241 ; free virtual = 5952
INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 214 ; free virtual = 5948
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 339 ; free virtual = 5904
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fcbf9882

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 339 ; free virtual = 5904
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 339 ; free virtual = 5904

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128afbd00

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 336 ; free virtual = 5902

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 14b532098

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 329 ; free virtual = 5896

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14b532098

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 329 ; free virtual = 5896
Phase 1 Placer Initialization | Checksum: 14b532098

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 329 ; free virtual = 5896

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14b532098

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 329 ; free virtual = 5896

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14b532098

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 329 ; free virtual = 5896

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14b532098

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 329 ; free virtual = 5896

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 18bd017dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 315 ; free virtual = 5883
Phase 2 Global Placement | Checksum: 18bd017dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 315 ; free virtual = 5883

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18bd017dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 315 ; free virtual = 5883

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1882bdf0d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 315 ; free virtual = 5883

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac4f2da7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 314 ; free virtual = 5882

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac4f2da7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 316 ; free virtual = 5883

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18c31006b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 313 ; free virtual = 5881

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13cf67b45

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 303 ; free virtual = 5870

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13cf67b45

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 303 ; free virtual = 5870
Phase 3 Detail Placement | Checksum: 13cf67b45

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 303 ; free virtual = 5870

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13cf67b45

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13cf67b45

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13cf67b45

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870
Phase 4.3 Placer Reporting | Checksum: 13cf67b45

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8015d00

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870
Ending Placer Task | Checksum: 154971648

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870
124 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 302 ; free virtual = 5870
INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 287 ; free virtual = 5854
INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 278 ; free virtual = 5846
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 271 ; free virtual = 5860
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 244 ; free virtual = 5875
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 244 ; free virtual = 5874
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 243 ; free virtual = 5873
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 237 ; free virtual = 5873
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 237 ; free virtual = 5874
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 237 ; free virtual = 5874
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.852 ; gain = 5.020 ; free physical = 290 ; free virtual = 5874
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 290 ; free virtual = 5874
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 261 ; free virtual = 5871
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 216 ; free virtual = 5869
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 216 ; free virtual = 5869
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 215 ; free virtual = 5868
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 210 ; free virtual = 5868
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 209 ; free virtual = 5868
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 209 ; free virtual = 5868
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 67ed012c ConstDB: 0 ShapeSum: ecaa151c RouteDB: 0
Post Restoration Checksum: NetGraph: 530866d6 | NumContArr: 43e56e36 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21c3fca46

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 215 ; free virtual = 5822

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21c3fca46

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 215 ; free virtual = 5822

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21c3fca46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3313.852 ; gain = 0.000 ; free physical = 215 ; free virtual = 5822
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3271aa597

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 163 ; free virtual = 5769

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33572
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33572
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3271aa597

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 163 ; free virtual = 5770

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 3271aa597

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 163 ; free virtual = 5770

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 300e6e278

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 269 ; free virtual = 5783
Phase 3 Initial Routing | Checksum: 300e6e278

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 269 ; free virtual = 5783

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 300e6e278

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 259 ; free virtual = 5772
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 300e6e278

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 259 ; free virtual = 5772

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1184
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 2f1966707

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771
Phase 4 Rip-up And Reroute | Checksum: 2f1966707

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2f1966707

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f1966707

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771
Phase 5 Delay and Skew Optimization | Checksum: 2f1966707

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f1966707

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771
Phase 6.1 Hold Fix Iter | Checksum: 2f1966707

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771
Phase 6 Post Hold Fix | Checksum: 2f1966707

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.69939 %
  Global Horizontal Routing Utilization  = 7.31939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2f1966707

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2f1966707

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 257 ; free virtual = 5771

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d5df8fdb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 256 ; free virtual = 5770

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 2d5df8fdb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 256 ; free virtual = 5770
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1fc45949b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 256 ; free virtual = 5770
Ending Routing Task | Checksum: 1fc45949b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 256 ; free virtual = 5769

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 3323.828 ; gain = 9.977 ; free physical = 256 ; free virtual = 5769
INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3462.301 ; gain = 0.000 ; free physical = 201 ; free virtual = 5717
INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
153 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3468.113 ; gain = 5.812 ; free physical = 245 ; free virtual = 5676
INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 195 ; free virtual = 5671
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 263 ; free virtual = 5683
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 263 ; free virtual = 5683
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 255 ; free virtual = 5682
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 249 ; free virtual = 5682
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 248 ; free virtual = 5681
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3468.113 ; gain = 0.000 ; free physical = 248 ; free virtual = 5682
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_8/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_7/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_3/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_2/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_18/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_18/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_13/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <finn_design_i/StreamingFIFO_1/fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force finn_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 22 out of 22 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: m_axis_0_tdata[7:0], m_axis_0_tready, m_axis_0_tvalid, ap_rst_n, ap_clk, s_axis_0_tdata[7:0], s_axis_0_tready, and s_axis_0_tvalid.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 22 out of 22 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: m_axis_0_tdata[7:0], m_axis_0_tready, m_axis_0_tvalid, ap_rst_n, ap_clk, s_axis_0_tdata[7:0], s_axis_0_tready, and s_axis_0_tvalid.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3752.566 ; gain = 0.000 ; free physical = 225 ; free virtual = 5602
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 03:37:34 2024...
