

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:41:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      167|  1.670 us|  1.670 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_545  |neural_network_Pipeline_VITIS_LOOP_56_1  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607  |neural_network_Pipeline_VITIS_LOOP_68_3  |       28|       28|   0.280 us|   0.280 us|   28|   28|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_676  |neural_network_Pipeline_VITIS_LOOP_22_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_683  |neural_network_Pipeline_VITIS_LOOP_28_2  |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_698  |neural_network_Pipeline_VITIS_LOOP_35_3  |       39|       39|   0.390 us|   0.390 us|   39|   39|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       40|  41|   3563|   2477|    -|
|Memory           |        0|   -|     46|      7|    0|
|Multiplexer      |        -|   -|      -|    493|    -|
|Register         |        -|   -|    649|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       40|  41|   4258|   2977|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       40|  45|     10|     14|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                     |CONTROL_s_axi                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                       |INPUT_s_axi                              |        0|   0|   110|   115|    0|
    |OUTPUT_s_axi_U                                      |OUTPUT_s_axi                             |        0|   0|   110|   112|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_676  |neural_network_Pipeline_VITIS_LOOP_22_1  |        0|   0|    22|   108|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_683  |neural_network_Pipeline_VITIS_LOOP_28_2  |        0|   3|   675|   602|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_698  |neural_network_Pipeline_VITIS_LOOP_35_3  |        0|   0|  1553|  1194|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_545  |neural_network_Pipeline_VITIS_LOOP_56_1  |       19|  18|   606|   185|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607  |neural_network_Pipeline_VITIS_LOOP_68_3  |       21|  20|   451|   121|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       40|  41|  3563|  2477|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer1_output_U  |layer1_output_RAM_AUTO_1R1W  |        0|  30|   5|    0|    20|   15|     1|          300|
    |layer2_output_U  |layer2_output_RAM_AUTO_1R1W  |        0|  16|   2|    0|     5|   16|     1|           80|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        0|  46|   7|    0|    25|   31|     2|          380|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  181|         41|    1|         41|
    |input_r_address0        |   93|         19|    5|         95|
    |layer1_output_address0  |   49|         12|    5|         60|
    |layer1_output_address1  |   45|         11|    5|         55|
    |layer1_output_ce0       |   13|          3|    1|          3|
    |layer1_output_we0       |    9|          2|    1|          2|
    |layer2_output_address0  |   21|          5|    3|         15|
    |layer2_output_ce0       |   21|          5|    1|          5|
    |layer2_output_we0       |    9|          2|    1|          2|
    |output_r_address0       |   13|          3|    3|          9|
    |output_r_ce0            |   13|          3|    1|          3|
    |output_r_d0             |   13|          3|   16|         48|
    |output_r_we0            |   13|          3|    1|          3|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  493|        112|   44|        341|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  40|   0|   40|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_676_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_683_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_698_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_545_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607_ap_start_reg  |   1|   0|    1|          0|
    |input_r_load_10_reg_830                                          |  16|   0|   16|          0|
    |input_r_load_11_reg_840                                          |  16|   0|   16|          0|
    |input_r_load_12_reg_850                                          |  16|   0|   16|          0|
    |input_r_load_13_reg_860                                          |  16|   0|   16|          0|
    |input_r_load_14_reg_870                                          |  16|   0|   16|          0|
    |input_r_load_15_reg_880                                          |  16|   0|   16|          0|
    |input_r_load_16_reg_890                                          |  16|   0|   16|          0|
    |input_r_load_17_reg_900                                          |  16|   0|   16|          0|
    |input_r_load_1_reg_740                                           |  16|   0|   16|          0|
    |input_r_load_2_reg_750                                           |  16|   0|   16|          0|
    |input_r_load_3_reg_760                                           |  16|   0|   16|          0|
    |input_r_load_4_reg_770                                           |  16|   0|   16|          0|
    |input_r_load_5_reg_780                                           |  16|   0|   16|          0|
    |input_r_load_6_reg_790                                           |  16|   0|   16|          0|
    |input_r_load_7_reg_800                                           |  16|   0|   16|          0|
    |input_r_load_8_reg_810                                           |  16|   0|   16|          0|
    |input_r_load_9_reg_820                                           |  16|   0|   16|          0|
    |input_r_load_reg_730                                             |  16|   0|   16|          0|
    |layer1_output_load_10_reg_1015                                   |  15|   0|   15|          0|
    |layer1_output_load_11_reg_1020                                   |  15|   0|   15|          0|
    |layer1_output_load_12_reg_1035                                   |  15|   0|   15|          0|
    |layer1_output_load_13_reg_1040                                   |  15|   0|   15|          0|
    |layer1_output_load_14_reg_1055                                   |  15|   0|   15|          0|
    |layer1_output_load_15_reg_1060                                   |  15|   0|   15|          0|
    |layer1_output_load_16_reg_1075                                   |  15|   0|   15|          0|
    |layer1_output_load_17_reg_1080                                   |  15|   0|   15|          0|
    |layer1_output_load_18_reg_1095                                   |  15|   0|   15|          0|
    |layer1_output_load_19_reg_1100                                   |  15|   0|   15|          0|
    |layer1_output_load_1_reg_920                                     |  15|   0|   15|          0|
    |layer1_output_load_2_reg_935                                     |  15|   0|   15|          0|
    |layer1_output_load_3_reg_940                                     |  15|   0|   15|          0|
    |layer1_output_load_4_reg_955                                     |  15|   0|   15|          0|
    |layer1_output_load_5_reg_960                                     |  15|   0|   15|          0|
    |layer1_output_load_6_reg_975                                     |  15|   0|   15|          0|
    |layer1_output_load_7_reg_980                                     |  15|   0|   15|          0|
    |layer1_output_load_8_reg_995                                     |  15|   0|   15|          0|
    |layer1_output_load_9_reg_1000                                    |  15|   0|   15|          0|
    |layer1_output_load_reg_915                                       |  15|   0|   15|          0|
    |max_val_reg_1110                                                 |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 649|   0|  649|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_AWADDR     |   in|    7|       s_axi|           INPUT|         array|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|         array|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_ARADDR     |   in|    7|       s_axi|           INPUT|         array|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|         array|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|         array|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|         array|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|         array|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_AWADDR    |   in|    5|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_ARADDR    |   in|    5|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|         array|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 41 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%max_val_1_loc = alloca i64 1"   --->   Operation 42 'alloca' 'max_val_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.15ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:52]   --->   Operation 43 'alloca' 'layer1_output' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (2.15ns)   --->   "%layer2_output = alloca i64 1" [nn.cpp:53]   --->   Operation 44 'alloca' 'layer2_output' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 0"   --->   Operation 45 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.15ns)   --->   "%input_r_load = load i5 %input_r_addr"   --->   Operation 46 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 47 [1/2] (2.15ns)   --->   "%input_r_load = load i5 %input_r_addr"   --->   Operation 47 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 1"   --->   Operation 48 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.15ns)   --->   "%input_r_load_1 = load i5 %input_r_addr_1"   --->   Operation 49 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 50 [1/2] (2.15ns)   --->   "%input_r_load_1 = load i5 %input_r_addr_1"   --->   Operation 50 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 2"   --->   Operation 51 'getelementptr' 'input_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.15ns)   --->   "%input_r_load_2 = load i5 %input_r_addr_2"   --->   Operation 52 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 53 [1/2] (2.15ns)   --->   "%input_r_load_2 = load i5 %input_r_addr_2"   --->   Operation 53 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 3"   --->   Operation 54 'getelementptr' 'input_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.15ns)   --->   "%input_r_load_3 = load i5 %input_r_addr_3"   --->   Operation 55 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 56 [1/2] (2.15ns)   --->   "%input_r_load_3 = load i5 %input_r_addr_3"   --->   Operation 56 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 4"   --->   Operation 57 'getelementptr' 'input_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (2.15ns)   --->   "%input_r_load_4 = load i5 %input_r_addr_4"   --->   Operation 58 'load' 'input_r_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 59 [1/2] (2.15ns)   --->   "%input_r_load_4 = load i5 %input_r_addr_4"   --->   Operation 59 'load' 'input_r_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 5"   --->   Operation 60 'getelementptr' 'input_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.15ns)   --->   "%input_r_load_5 = load i5 %input_r_addr_5"   --->   Operation 61 'load' 'input_r_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 62 [1/2] (2.15ns)   --->   "%input_r_load_5 = load i5 %input_r_addr_5"   --->   Operation 62 'load' 'input_r_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 6"   --->   Operation 63 'getelementptr' 'input_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (2.15ns)   --->   "%input_r_load_6 = load i5 %input_r_addr_6"   --->   Operation 64 'load' 'input_r_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 65 [1/2] (2.15ns)   --->   "%input_r_load_6 = load i5 %input_r_addr_6"   --->   Operation 65 'load' 'input_r_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 7"   --->   Operation 66 'getelementptr' 'input_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (2.15ns)   --->   "%input_r_load_7 = load i5 %input_r_addr_7"   --->   Operation 67 'load' 'input_r_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 68 [1/2] (2.15ns)   --->   "%input_r_load_7 = load i5 %input_r_addr_7"   --->   Operation 68 'load' 'input_r_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 8"   --->   Operation 69 'getelementptr' 'input_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.15ns)   --->   "%input_r_load_8 = load i5 %input_r_addr_8"   --->   Operation 70 'load' 'input_r_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 71 [1/2] (2.15ns)   --->   "%input_r_load_8 = load i5 %input_r_addr_8"   --->   Operation 71 'load' 'input_r_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 9"   --->   Operation 72 'getelementptr' 'input_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (2.15ns)   --->   "%input_r_load_9 = load i5 %input_r_addr_9"   --->   Operation 73 'load' 'input_r_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 74 [1/2] (2.15ns)   --->   "%input_r_load_9 = load i5 %input_r_addr_9"   --->   Operation 74 'load' 'input_r_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 10"   --->   Operation 75 'getelementptr' 'input_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (2.15ns)   --->   "%input_r_load_10 = load i5 %input_r_addr_10"   --->   Operation 76 'load' 'input_r_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 77 [1/2] (2.15ns)   --->   "%input_r_load_10 = load i5 %input_r_addr_10"   --->   Operation 77 'load' 'input_r_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 11"   --->   Operation 78 'getelementptr' 'input_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [2/2] (2.15ns)   --->   "%input_r_load_11 = load i5 %input_r_addr_11"   --->   Operation 79 'load' 'input_r_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 80 [1/2] (2.15ns)   --->   "%input_r_load_11 = load i5 %input_r_addr_11"   --->   Operation 80 'load' 'input_r_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 12"   --->   Operation 81 'getelementptr' 'input_r_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [2/2] (2.15ns)   --->   "%input_r_load_12 = load i5 %input_r_addr_12"   --->   Operation 82 'load' 'input_r_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 83 [1/2] (2.15ns)   --->   "%input_r_load_12 = load i5 %input_r_addr_12"   --->   Operation 83 'load' 'input_r_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 13"   --->   Operation 84 'getelementptr' 'input_r_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [2/2] (2.15ns)   --->   "%input_r_load_13 = load i5 %input_r_addr_13"   --->   Operation 85 'load' 'input_r_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 86 [1/2] (2.15ns)   --->   "%input_r_load_13 = load i5 %input_r_addr_13"   --->   Operation 86 'load' 'input_r_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 14"   --->   Operation 87 'getelementptr' 'input_r_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (2.15ns)   --->   "%input_r_load_14 = load i5 %input_r_addr_14"   --->   Operation 88 'load' 'input_r_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 89 [1/2] (2.15ns)   --->   "%input_r_load_14 = load i5 %input_r_addr_14"   --->   Operation 89 'load' 'input_r_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 15"   --->   Operation 90 'getelementptr' 'input_r_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [2/2] (2.15ns)   --->   "%input_r_load_15 = load i5 %input_r_addr_15"   --->   Operation 91 'load' 'input_r_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 92 [1/2] (2.15ns)   --->   "%input_r_load_15 = load i5 %input_r_addr_15"   --->   Operation 92 'load' 'input_r_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%input_r_addr_16 = getelementptr i16 %input_r, i64 0, i64 16"   --->   Operation 93 'getelementptr' 'input_r_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [2/2] (2.15ns)   --->   "%input_r_load_16 = load i5 %input_r_addr_16"   --->   Operation 94 'load' 'input_r_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 95 [1/2] (2.15ns)   --->   "%input_r_load_16 = load i5 %input_r_addr_16"   --->   Operation 95 'load' 'input_r_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%input_r_addr_17 = getelementptr i16 %input_r, i64 0, i64 17"   --->   Operation 96 'getelementptr' 'input_r_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [2/2] (2.15ns)   --->   "%input_r_load_17 = load i5 %input_r_addr_17"   --->   Operation 97 'load' 'input_r_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 98 [1/2] (2.15ns)   --->   "%input_r_load_17 = load i5 %input_r_addr_17"   --->   Operation 98 'load' 'input_r_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 18> <RAM>
ST_19 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_56_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i15 %layer1_output, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_56_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i15 %layer1_output, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.15>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 0"   --->   Operation 101 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [2/2] (2.15ns)   --->   "%layer1_output_load = load i5 %layer1_output_addr"   --->   Operation 102 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%layer1_output_addr_1 = getelementptr i15 %layer1_output, i64 0, i64 1"   --->   Operation 103 'getelementptr' 'layer1_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 104 [2/2] (2.15ns)   --->   "%layer1_output_load_1 = load i5 %layer1_output_addr_1"   --->   Operation 104 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 105 [1/2] (2.15ns)   --->   "%layer1_output_load = load i5 %layer1_output_addr"   --->   Operation 105 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_22 : Operation 106 [1/2] (2.15ns)   --->   "%layer1_output_load_1 = load i5 %layer1_output_addr_1"   --->   Operation 106 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_output_addr_2 = getelementptr i15 %layer1_output, i64 0, i64 2"   --->   Operation 107 'getelementptr' 'layer1_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [2/2] (2.15ns)   --->   "%layer1_output_load_2 = load i5 %layer1_output_addr_2"   --->   Operation 108 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%layer1_output_addr_3 = getelementptr i15 %layer1_output, i64 0, i64 3"   --->   Operation 109 'getelementptr' 'layer1_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [2/2] (2.15ns)   --->   "%layer1_output_load_3 = load i5 %layer1_output_addr_3"   --->   Operation 110 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 23 <SV = 22> <Delay = 2.15>
ST_23 : Operation 111 [1/2] (2.15ns)   --->   "%layer1_output_load_2 = load i5 %layer1_output_addr_2"   --->   Operation 111 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_23 : Operation 112 [1/2] (2.15ns)   --->   "%layer1_output_load_3 = load i5 %layer1_output_addr_3"   --->   Operation 112 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%layer1_output_addr_4 = getelementptr i15 %layer1_output, i64 0, i64 4"   --->   Operation 113 'getelementptr' 'layer1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [2/2] (2.15ns)   --->   "%layer1_output_load_4 = load i5 %layer1_output_addr_4"   --->   Operation 114 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%layer1_output_addr_5 = getelementptr i15 %layer1_output, i64 0, i64 5"   --->   Operation 115 'getelementptr' 'layer1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [2/2] (2.15ns)   --->   "%layer1_output_load_5 = load i5 %layer1_output_addr_5"   --->   Operation 116 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 117 [1/2] (2.15ns)   --->   "%layer1_output_load_4 = load i5 %layer1_output_addr_4"   --->   Operation 117 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_24 : Operation 118 [1/2] (2.15ns)   --->   "%layer1_output_load_5 = load i5 %layer1_output_addr_5"   --->   Operation 118 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%layer1_output_addr_6 = getelementptr i15 %layer1_output, i64 0, i64 6"   --->   Operation 119 'getelementptr' 'layer1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [2/2] (2.15ns)   --->   "%layer1_output_load_6 = load i5 %layer1_output_addr_6"   --->   Operation 120 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%layer1_output_addr_7 = getelementptr i15 %layer1_output, i64 0, i64 7"   --->   Operation 121 'getelementptr' 'layer1_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [2/2] (2.15ns)   --->   "%layer1_output_load_7 = load i5 %layer1_output_addr_7"   --->   Operation 122 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 25 <SV = 24> <Delay = 2.15>
ST_25 : Operation 123 [1/2] (2.15ns)   --->   "%layer1_output_load_6 = load i5 %layer1_output_addr_6"   --->   Operation 123 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_25 : Operation 124 [1/2] (2.15ns)   --->   "%layer1_output_load_7 = load i5 %layer1_output_addr_7"   --->   Operation 124 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%layer1_output_addr_8 = getelementptr i15 %layer1_output, i64 0, i64 8"   --->   Operation 125 'getelementptr' 'layer1_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [2/2] (2.15ns)   --->   "%layer1_output_load_8 = load i5 %layer1_output_addr_8"   --->   Operation 126 'load' 'layer1_output_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%layer1_output_addr_9 = getelementptr i15 %layer1_output, i64 0, i64 9"   --->   Operation 127 'getelementptr' 'layer1_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [2/2] (2.15ns)   --->   "%layer1_output_load_9 = load i5 %layer1_output_addr_9"   --->   Operation 128 'load' 'layer1_output_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 129 [1/2] (2.15ns)   --->   "%layer1_output_load_8 = load i5 %layer1_output_addr_8"   --->   Operation 129 'load' 'layer1_output_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_26 : Operation 130 [1/2] (2.15ns)   --->   "%layer1_output_load_9 = load i5 %layer1_output_addr_9"   --->   Operation 130 'load' 'layer1_output_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%layer1_output_addr_10 = getelementptr i15 %layer1_output, i64 0, i64 10"   --->   Operation 131 'getelementptr' 'layer1_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 132 [2/2] (2.15ns)   --->   "%layer1_output_load_10 = load i5 %layer1_output_addr_10"   --->   Operation 132 'load' 'layer1_output_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%layer1_output_addr_11 = getelementptr i15 %layer1_output, i64 0, i64 11"   --->   Operation 133 'getelementptr' 'layer1_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [2/2] (2.15ns)   --->   "%layer1_output_load_11 = load i5 %layer1_output_addr_11"   --->   Operation 134 'load' 'layer1_output_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 135 [1/2] (2.15ns)   --->   "%layer1_output_load_10 = load i5 %layer1_output_addr_10"   --->   Operation 135 'load' 'layer1_output_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_27 : Operation 136 [1/2] (2.15ns)   --->   "%layer1_output_load_11 = load i5 %layer1_output_addr_11"   --->   Operation 136 'load' 'layer1_output_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%layer1_output_addr_12 = getelementptr i15 %layer1_output, i64 0, i64 12"   --->   Operation 137 'getelementptr' 'layer1_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 138 [2/2] (2.15ns)   --->   "%layer1_output_load_12 = load i5 %layer1_output_addr_12"   --->   Operation 138 'load' 'layer1_output_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%layer1_output_addr_13 = getelementptr i15 %layer1_output, i64 0, i64 13"   --->   Operation 139 'getelementptr' 'layer1_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [2/2] (2.15ns)   --->   "%layer1_output_load_13 = load i5 %layer1_output_addr_13"   --->   Operation 140 'load' 'layer1_output_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 28 <SV = 27> <Delay = 2.15>
ST_28 : Operation 141 [1/2] (2.15ns)   --->   "%layer1_output_load_12 = load i5 %layer1_output_addr_12"   --->   Operation 141 'load' 'layer1_output_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_28 : Operation 142 [1/2] (2.15ns)   --->   "%layer1_output_load_13 = load i5 %layer1_output_addr_13"   --->   Operation 142 'load' 'layer1_output_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%layer1_output_addr_14 = getelementptr i15 %layer1_output, i64 0, i64 14"   --->   Operation 143 'getelementptr' 'layer1_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [2/2] (2.15ns)   --->   "%layer1_output_load_14 = load i5 %layer1_output_addr_14"   --->   Operation 144 'load' 'layer1_output_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%layer1_output_addr_15 = getelementptr i15 %layer1_output, i64 0, i64 15"   --->   Operation 145 'getelementptr' 'layer1_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 146 [2/2] (2.15ns)   --->   "%layer1_output_load_15 = load i5 %layer1_output_addr_15"   --->   Operation 146 'load' 'layer1_output_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 29 <SV = 28> <Delay = 2.15>
ST_29 : Operation 147 [1/2] (2.15ns)   --->   "%layer1_output_load_14 = load i5 %layer1_output_addr_14"   --->   Operation 147 'load' 'layer1_output_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_29 : Operation 148 [1/2] (2.15ns)   --->   "%layer1_output_load_15 = load i5 %layer1_output_addr_15"   --->   Operation 148 'load' 'layer1_output_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%layer1_output_addr_16 = getelementptr i15 %layer1_output, i64 0, i64 16"   --->   Operation 149 'getelementptr' 'layer1_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 150 [2/2] (2.15ns)   --->   "%layer1_output_load_16 = load i5 %layer1_output_addr_16"   --->   Operation 150 'load' 'layer1_output_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%layer1_output_addr_17 = getelementptr i15 %layer1_output, i64 0, i64 17"   --->   Operation 151 'getelementptr' 'layer1_output_addr_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 152 [2/2] (2.15ns)   --->   "%layer1_output_load_17 = load i5 %layer1_output_addr_17"   --->   Operation 152 'load' 'layer1_output_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 30 <SV = 29> <Delay = 2.15>
ST_30 : Operation 153 [1/2] (2.15ns)   --->   "%layer1_output_load_16 = load i5 %layer1_output_addr_16"   --->   Operation 153 'load' 'layer1_output_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_30 : Operation 154 [1/2] (2.15ns)   --->   "%layer1_output_load_17 = load i5 %layer1_output_addr_17"   --->   Operation 154 'load' 'layer1_output_load_17' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%layer1_output_addr_18 = getelementptr i15 %layer1_output, i64 0, i64 18"   --->   Operation 155 'getelementptr' 'layer1_output_addr_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 156 [2/2] (2.15ns)   --->   "%layer1_output_load_18 = load i5 %layer1_output_addr_18"   --->   Operation 156 'load' 'layer1_output_load_18' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_30 : Operation 157 [1/1] (0.00ns)   --->   "%layer1_output_addr_19 = getelementptr i15 %layer1_output, i64 0, i64 19"   --->   Operation 157 'getelementptr' 'layer1_output_addr_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 158 [2/2] (2.15ns)   --->   "%layer1_output_load_19 = load i5 %layer1_output_addr_19"   --->   Operation 158 'load' 'layer1_output_load_19' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>

State 31 <SV = 30> <Delay = 2.15>
ST_31 : Operation 159 [1/2] (2.15ns)   --->   "%layer1_output_load_18 = load i5 %layer1_output_addr_18"   --->   Operation 159 'load' 'layer1_output_load_18' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_31 : Operation 160 [1/2] (2.15ns)   --->   "%layer1_output_load_19 = load i5 %layer1_output_addr_19"   --->   Operation 160 'load' 'layer1_output_load_19' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 20> <RAM>
ST_31 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_68_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i16 %layer2_output, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_68_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i16 %layer2_output, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias"   --->   Operation 162 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.15>
ST_33 : Operation 163 [1/1] (0.00ns)   --->   "%input = getelementptr i16 %layer2_output, i64 0, i64 0" [nn.cpp:80]   --->   Operation 163 'getelementptr' 'input' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 164 [2/2] (2.15ns)   --->   "%max_val = load i3 %input" [nn.cpp:18->nn.cpp:80]   --->   Operation 164 'load' 'max_val' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 34 <SV = 33> <Delay = 2.15>
ST_34 : Operation 165 [1/2] (2.15ns)   --->   "%max_val = load i3 %input" [nn.cpp:18->nn.cpp:80]   --->   Operation 165 'load' 'max_val' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 35 <SV = 34> <Delay = 1.61>
ST_35 : Operation 166 [2/2] (1.61ns)   --->   "%call_ln18 = call void @neural_network_Pipeline_VITIS_LOOP_22_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc" [nn.cpp:18->nn.cpp:80]   --->   Operation 166 'call' 'call_ln18' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 3.29>
ST_36 : Operation 167 [1/2] (3.29ns)   --->   "%call_ln18 = call void @neural_network_Pipeline_VITIS_LOOP_22_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc" [nn.cpp:18->nn.cpp:80]   --->   Operation 167 'call' 'call_ln18' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (0.00ns)   --->   "%max_val_1_loc_load = load i16 %max_val_1_loc"   --->   Operation 168 'load' 'max_val_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 170 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i16 %sum_4_loc"   --->   Operation 171 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_35_3, i16 %output_r, i16 %sum_4_loc_load"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 173 [1/1] (0.00ns)   --->   "%spectopmodule_ln41 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [nn.cpp:41]   --->   Operation 173 'spectopmodule' 'spectopmodule_ln41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, void @empty_9, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_5, i32 0, i32 0, void @empty_11, i32 1, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_7, void @empty_1, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_5, i32 0, i32 0, void @empty_11, i32 1, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_17, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 183 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_16, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 184 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_15, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 185 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_14, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 186 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_13, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 187 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_12, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 188 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_11, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 189 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_10, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 190 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_9, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 191 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_8, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 192 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_7, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 193 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_6, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 194 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_5, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 195 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_4, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 196 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_3, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 197 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_2, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 198 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_1, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 199 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_0, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 200 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_19, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 201 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_18, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 202 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 203 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_17, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 203 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_16, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 204 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_15, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 205 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_14, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 206 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_13, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 207 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer2_weights_12, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 208 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_11, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 209 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_10, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 210 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_9, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 211 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_8, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 212 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 213 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 214 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 215 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 216 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 217 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 218 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 219 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 220 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln49 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_bias, i64 666, i64 18, i64 18446744073709551615" [nn.cpp:49]   --->   Operation 221 'specmemcore' 'specmemcore_ln49' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_bias, i64 666, i64 18, i64 18446744073709551615" [nn.cpp:50]   --->   Operation 222 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_35_3, i16 %output_r, i16 %sum_4_loc_load"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [nn.cpp:81]   --->   Operation 224 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_4_loc             (alloca       ) [ 00111111111111111111111111111111111111110]
max_val_1_loc         (alloca       ) [ 00111111111111111111111111111111111111000]
layer1_output         (alloca       ) [ 00111111111111111111111111111110000000000]
layer2_output         (alloca       ) [ 00111111111111111111111111111111111111100]
input_r_addr          (getelementptr) [ 00100000000000000000000000000000000000000]
input_r_load          (load         ) [ 00011111111111111111100000000000000000000]
input_r_addr_1        (getelementptr) [ 00010000000000000000000000000000000000000]
input_r_load_1        (load         ) [ 00001111111111111111100000000000000000000]
input_r_addr_2        (getelementptr) [ 00001000000000000000000000000000000000000]
input_r_load_2        (load         ) [ 00000111111111111111100000000000000000000]
input_r_addr_3        (getelementptr) [ 00000100000000000000000000000000000000000]
input_r_load_3        (load         ) [ 00000011111111111111100000000000000000000]
input_r_addr_4        (getelementptr) [ 00000010000000000000000000000000000000000]
input_r_load_4        (load         ) [ 00000001111111111111100000000000000000000]
input_r_addr_5        (getelementptr) [ 00000001000000000000000000000000000000000]
input_r_load_5        (load         ) [ 00000000111111111111100000000000000000000]
input_r_addr_6        (getelementptr) [ 00000000100000000000000000000000000000000]
input_r_load_6        (load         ) [ 00000000011111111111100000000000000000000]
input_r_addr_7        (getelementptr) [ 00000000010000000000000000000000000000000]
input_r_load_7        (load         ) [ 00000000001111111111100000000000000000000]
input_r_addr_8        (getelementptr) [ 00000000001000000000000000000000000000000]
input_r_load_8        (load         ) [ 00000000000111111111100000000000000000000]
input_r_addr_9        (getelementptr) [ 00000000000100000000000000000000000000000]
input_r_load_9        (load         ) [ 00000000000011111111100000000000000000000]
input_r_addr_10       (getelementptr) [ 00000000000010000000000000000000000000000]
input_r_load_10       (load         ) [ 00000000000001111111100000000000000000000]
input_r_addr_11       (getelementptr) [ 00000000000001000000000000000000000000000]
input_r_load_11       (load         ) [ 00000000000000111111100000000000000000000]
input_r_addr_12       (getelementptr) [ 00000000000000100000000000000000000000000]
input_r_load_12       (load         ) [ 00000000000000011111100000000000000000000]
input_r_addr_13       (getelementptr) [ 00000000000000010000000000000000000000000]
input_r_load_13       (load         ) [ 00000000000000001111100000000000000000000]
input_r_addr_14       (getelementptr) [ 00000000000000001000000000000000000000000]
input_r_load_14       (load         ) [ 00000000000000000111100000000000000000000]
input_r_addr_15       (getelementptr) [ 00000000000000000100000000000000000000000]
input_r_load_15       (load         ) [ 00000000000000000011100000000000000000000]
input_r_addr_16       (getelementptr) [ 00000000000000000010000000000000000000000]
input_r_load_16       (load         ) [ 00000000000000000001100000000000000000000]
input_r_addr_17       (getelementptr) [ 00000000000000000001000000000000000000000]
input_r_load_17       (load         ) [ 00000000000000000000100000000000000000000]
call_ln0              (call         ) [ 00000000000000000000000000000000000000000]
layer1_output_addr    (getelementptr) [ 00000000000000000000001000000000000000000]
layer1_output_addr_1  (getelementptr) [ 00000000000000000000001000000000000000000]
layer1_output_load    (load         ) [ 00000000000000000000000111111111100000000]
layer1_output_load_1  (load         ) [ 00000000000000000000000111111111100000000]
layer1_output_addr_2  (getelementptr) [ 00000000000000000000000100000000000000000]
layer1_output_addr_3  (getelementptr) [ 00000000000000000000000100000000000000000]
layer1_output_load_2  (load         ) [ 00000000000000000000000011111111100000000]
layer1_output_load_3  (load         ) [ 00000000000000000000000011111111100000000]
layer1_output_addr_4  (getelementptr) [ 00000000000000000000000010000000000000000]
layer1_output_addr_5  (getelementptr) [ 00000000000000000000000010000000000000000]
layer1_output_load_4  (load         ) [ 00000000000000000000000001111111100000000]
layer1_output_load_5  (load         ) [ 00000000000000000000000001111111100000000]
layer1_output_addr_6  (getelementptr) [ 00000000000000000000000001000000000000000]
layer1_output_addr_7  (getelementptr) [ 00000000000000000000000001000000000000000]
layer1_output_load_6  (load         ) [ 00000000000000000000000000111111100000000]
layer1_output_load_7  (load         ) [ 00000000000000000000000000111111100000000]
layer1_output_addr_8  (getelementptr) [ 00000000000000000000000000100000000000000]
layer1_output_addr_9  (getelementptr) [ 00000000000000000000000000100000000000000]
layer1_output_load_8  (load         ) [ 00000000000000000000000000011111100000000]
layer1_output_load_9  (load         ) [ 00000000000000000000000000011111100000000]
layer1_output_addr_10 (getelementptr) [ 00000000000000000000000000010000000000000]
layer1_output_addr_11 (getelementptr) [ 00000000000000000000000000010000000000000]
layer1_output_load_10 (load         ) [ 00000000000000000000000000001111100000000]
layer1_output_load_11 (load         ) [ 00000000000000000000000000001111100000000]
layer1_output_addr_12 (getelementptr) [ 00000000000000000000000000001000000000000]
layer1_output_addr_13 (getelementptr) [ 00000000000000000000000000001000000000000]
layer1_output_load_12 (load         ) [ 00000000000000000000000000000111100000000]
layer1_output_load_13 (load         ) [ 00000000000000000000000000000111100000000]
layer1_output_addr_14 (getelementptr) [ 00000000000000000000000000000100000000000]
layer1_output_addr_15 (getelementptr) [ 00000000000000000000000000000100000000000]
layer1_output_load_14 (load         ) [ 00000000000000000000000000000011100000000]
layer1_output_load_15 (load         ) [ 00000000000000000000000000000011100000000]
layer1_output_addr_16 (getelementptr) [ 00000000000000000000000000000010000000000]
layer1_output_addr_17 (getelementptr) [ 00000000000000000000000000000010000000000]
layer1_output_load_16 (load         ) [ 00000000000000000000000000000001100000000]
layer1_output_load_17 (load         ) [ 00000000000000000000000000000001100000000]
layer1_output_addr_18 (getelementptr) [ 00000000000000000000000000000001000000000]
layer1_output_addr_19 (getelementptr) [ 00000000000000000000000000000001000000000]
layer1_output_load_18 (load         ) [ 00000000000000000000000000000000100000000]
layer1_output_load_19 (load         ) [ 00000000000000000000000000000000100000000]
call_ln0              (call         ) [ 00000000000000000000000000000000000000000]
input                 (getelementptr) [ 00000000000000000000000000000000001000000]
max_val               (load         ) [ 00000000000000000000000000000000000110000]
call_ln18             (call         ) [ 00000000000000000000000000000000000000000]
max_val_1_loc_load    (load         ) [ 00000000000000000000000000000000000000100]
call_ln0              (call         ) [ 00000000000000000000000000000000000000000]
sum_4_loc_load        (load         ) [ 00000000000000000000000000000000000000001]
spectopmodule_ln41    (spectopmodule) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specmemcore_ln0       (specmemcore  ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specmemcore_ln0       (specmemcore  ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln47      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln48      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln49      (specmemcore  ) [ 00000000000000000000000000000000000000000]
specmemcore_ln50      (specmemcore  ) [ 00000000000000000000000000000000000000000]
call_ln0              (call         ) [ 00000000000000000000000000000000000000000]
ret_ln81              (ret          ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer1_weights_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_weights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer1_weights_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer1_weights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer1_weights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer1_weights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer1_weights_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer1_weights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer1_weights_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer1_weights_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer1_bias">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer2_weights_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer2_weights_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer2_weights_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer2_weights_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer2_weights_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer2_weights_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer2_weights_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer2_weights_7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer2_weights_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer2_weights_9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer2_weights_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer2_weights_11">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer2_weights_12">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer2_weights_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer2_weights_14">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer2_weights_15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer2_weights_16">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer2_weights_17">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer2_weights_18">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer2_weights_19">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer2_bias">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_56_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_68_3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_35_3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="sum_4_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="max_val_1_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="34"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer1_output_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer2_output_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_r_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 input_r_load_1/2 input_r_load_2/3 input_r_load_3/4 input_r_load_4/5 input_r_load_5/6 input_r_load_6/7 input_r_load_7/8 input_r_load_8/9 input_r_load_9/10 input_r_load_10/11 input_r_load_11/12 input_r_load_12/13 input_r_load_13/14 input_r_load_14/15 input_r_load_15/16 input_r_load_16/17 input_r_load_17/18 "/>
</bind>
</comp>

<comp id="210" class="1004" name="input_r_addr_1_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="input_r_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_r_addr_3_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="input_r_addr_4_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_4/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_r_addr_5_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_5/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="input_r_addr_6_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_6/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="input_r_addr_7_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_7/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="input_r_addr_8_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_8/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="input_r_addr_9_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_9/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="input_r_addr_10_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_10/11 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_r_addr_11_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_11/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="input_r_addr_12_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_12/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_r_addr_13_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_13/14 "/>
</bind>
</comp>

<comp id="327" class="1004" name="input_r_addr_14_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_14/15 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_r_addr_15_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_15/16 "/>
</bind>
</comp>

<comp id="345" class="1004" name="input_r_addr_16_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_16/17 "/>
</bind>
</comp>

<comp id="354" class="1004" name="input_r_addr_17_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_17/18 "/>
</bind>
</comp>

<comp id="363" class="1004" name="layer1_output_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/21 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="0"/>
<pin id="375" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="376" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="15" slack="0"/>
<pin id="378" dir="1" index="7" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_load/21 layer1_output_load_1/21 layer1_output_load_2/22 layer1_output_load_3/22 layer1_output_load_4/23 layer1_output_load_5/23 layer1_output_load_6/24 layer1_output_load_7/24 layer1_output_load_8/25 layer1_output_load_9/25 layer1_output_load_10/26 layer1_output_load_11/26 layer1_output_load_12/27 layer1_output_load_13/27 layer1_output_load_14/28 layer1_output_load_15/28 layer1_output_load_16/29 layer1_output_load_17/29 layer1_output_load_18/30 layer1_output_load_19/30 "/>
</bind>
</comp>

<comp id="380" class="1004" name="layer1_output_addr_1_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_1/21 "/>
</bind>
</comp>

<comp id="388" class="1004" name="layer1_output_addr_2_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_2/22 "/>
</bind>
</comp>

<comp id="396" class="1004" name="layer1_output_addr_3_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_3/22 "/>
</bind>
</comp>

<comp id="404" class="1004" name="layer1_output_addr_4_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_4/23 "/>
</bind>
</comp>

<comp id="412" class="1004" name="layer1_output_addr_5_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_5/23 "/>
</bind>
</comp>

<comp id="420" class="1004" name="layer1_output_addr_6_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_6/24 "/>
</bind>
</comp>

<comp id="428" class="1004" name="layer1_output_addr_7_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_7/24 "/>
</bind>
</comp>

<comp id="436" class="1004" name="layer1_output_addr_8_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_8/25 "/>
</bind>
</comp>

<comp id="444" class="1004" name="layer1_output_addr_9_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_9/25 "/>
</bind>
</comp>

<comp id="452" class="1004" name="layer1_output_addr_10_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_10/26 "/>
</bind>
</comp>

<comp id="460" class="1004" name="layer1_output_addr_11_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_11/26 "/>
</bind>
</comp>

<comp id="468" class="1004" name="layer1_output_addr_12_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_12/27 "/>
</bind>
</comp>

<comp id="476" class="1004" name="layer1_output_addr_13_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_13/27 "/>
</bind>
</comp>

<comp id="484" class="1004" name="layer1_output_addr_14_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_14/28 "/>
</bind>
</comp>

<comp id="492" class="1004" name="layer1_output_addr_15_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_15/28 "/>
</bind>
</comp>

<comp id="500" class="1004" name="layer1_output_addr_16_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_16/29 "/>
</bind>
</comp>

<comp id="508" class="1004" name="layer1_output_addr_17_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_17/29 "/>
</bind>
</comp>

<comp id="516" class="1004" name="layer1_output_addr_18_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_18/30 "/>
</bind>
</comp>

<comp id="524" class="1004" name="layer1_output_addr_19_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr_19/30 "/>
</bind>
</comp>

<comp id="532" class="1004" name="input_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input/33 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/33 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="0" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="17"/>
<pin id="548" dir="0" index="2" bw="16" slack="16"/>
<pin id="549" dir="0" index="3" bw="16" slack="15"/>
<pin id="550" dir="0" index="4" bw="16" slack="14"/>
<pin id="551" dir="0" index="5" bw="16" slack="13"/>
<pin id="552" dir="0" index="6" bw="16" slack="12"/>
<pin id="553" dir="0" index="7" bw="16" slack="11"/>
<pin id="554" dir="0" index="8" bw="16" slack="10"/>
<pin id="555" dir="0" index="9" bw="16" slack="9"/>
<pin id="556" dir="0" index="10" bw="16" slack="8"/>
<pin id="557" dir="0" index="11" bw="16" slack="7"/>
<pin id="558" dir="0" index="12" bw="16" slack="6"/>
<pin id="559" dir="0" index="13" bw="16" slack="5"/>
<pin id="560" dir="0" index="14" bw="16" slack="4"/>
<pin id="561" dir="0" index="15" bw="16" slack="3"/>
<pin id="562" dir="0" index="16" bw="16" slack="2"/>
<pin id="563" dir="0" index="17" bw="16" slack="1"/>
<pin id="564" dir="0" index="18" bw="16" slack="0"/>
<pin id="565" dir="0" index="19" bw="15" slack="2147483647"/>
<pin id="566" dir="0" index="20" bw="10" slack="0"/>
<pin id="567" dir="0" index="21" bw="9" slack="0"/>
<pin id="568" dir="0" index="22" bw="10" slack="0"/>
<pin id="569" dir="0" index="23" bw="9" slack="0"/>
<pin id="570" dir="0" index="24" bw="10" slack="0"/>
<pin id="571" dir="0" index="25" bw="9" slack="0"/>
<pin id="572" dir="0" index="26" bw="10" slack="0"/>
<pin id="573" dir="0" index="27" bw="11" slack="0"/>
<pin id="574" dir="0" index="28" bw="10" slack="0"/>
<pin id="575" dir="0" index="29" bw="9" slack="0"/>
<pin id="576" dir="0" index="30" bw="11" slack="0"/>
<pin id="577" dir="0" index="31" bw="11" slack="0"/>
<pin id="578" dir="0" index="32" bw="11" slack="0"/>
<pin id="579" dir="0" index="33" bw="12" slack="0"/>
<pin id="580" dir="0" index="34" bw="11" slack="0"/>
<pin id="581" dir="0" index="35" bw="10" slack="0"/>
<pin id="582" dir="0" index="36" bw="10" slack="0"/>
<pin id="583" dir="0" index="37" bw="10" slack="0"/>
<pin id="584" dir="0" index="38" bw="10" slack="0"/>
<pin id="585" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="0" slack="0"/>
<pin id="609" dir="0" index="1" bw="15" slack="9"/>
<pin id="610" dir="0" index="2" bw="15" slack="9"/>
<pin id="611" dir="0" index="3" bw="15" slack="8"/>
<pin id="612" dir="0" index="4" bw="15" slack="8"/>
<pin id="613" dir="0" index="5" bw="15" slack="7"/>
<pin id="614" dir="0" index="6" bw="15" slack="7"/>
<pin id="615" dir="0" index="7" bw="15" slack="6"/>
<pin id="616" dir="0" index="8" bw="15" slack="6"/>
<pin id="617" dir="0" index="9" bw="15" slack="5"/>
<pin id="618" dir="0" index="10" bw="15" slack="5"/>
<pin id="619" dir="0" index="11" bw="15" slack="4"/>
<pin id="620" dir="0" index="12" bw="15" slack="4"/>
<pin id="621" dir="0" index="13" bw="15" slack="3"/>
<pin id="622" dir="0" index="14" bw="15" slack="3"/>
<pin id="623" dir="0" index="15" bw="15" slack="2"/>
<pin id="624" dir="0" index="16" bw="15" slack="2"/>
<pin id="625" dir="0" index="17" bw="15" slack="1"/>
<pin id="626" dir="0" index="18" bw="15" slack="1"/>
<pin id="627" dir="0" index="19" bw="15" slack="0"/>
<pin id="628" dir="0" index="20" bw="15" slack="0"/>
<pin id="629" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="630" dir="0" index="22" bw="11" slack="0"/>
<pin id="631" dir="0" index="23" bw="11" slack="0"/>
<pin id="632" dir="0" index="24" bw="11" slack="0"/>
<pin id="633" dir="0" index="25" bw="11" slack="0"/>
<pin id="634" dir="0" index="26" bw="10" slack="0"/>
<pin id="635" dir="0" index="27" bw="10" slack="0"/>
<pin id="636" dir="0" index="28" bw="10" slack="0"/>
<pin id="637" dir="0" index="29" bw="10" slack="0"/>
<pin id="638" dir="0" index="30" bw="11" slack="0"/>
<pin id="639" dir="0" index="31" bw="11" slack="0"/>
<pin id="640" dir="0" index="32" bw="11" slack="0"/>
<pin id="641" dir="0" index="33" bw="10" slack="0"/>
<pin id="642" dir="0" index="34" bw="12" slack="0"/>
<pin id="643" dir="0" index="35" bw="11" slack="0"/>
<pin id="644" dir="0" index="36" bw="11" slack="0"/>
<pin id="645" dir="0" index="37" bw="10" slack="0"/>
<pin id="646" dir="0" index="38" bw="11" slack="0"/>
<pin id="647" dir="0" index="39" bw="11" slack="0"/>
<pin id="648" dir="0" index="40" bw="11" slack="0"/>
<pin id="649" dir="0" index="41" bw="11" slack="0"/>
<pin id="650" dir="0" index="42" bw="9" slack="0"/>
<pin id="651" dir="1" index="43" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/31 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="0" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="1"/>
<pin id="679" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="680" dir="0" index="3" bw="16" slack="34"/>
<pin id="681" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/35 "/>
</bind>
</comp>

<comp id="683" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="0" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="16" slack="0"/>
<pin id="687" dir="0" index="3" bw="16" slack="0"/>
<pin id="688" dir="0" index="4" bw="16" slack="36"/>
<pin id="689" dir="0" index="5" bw="11" slack="0"/>
<pin id="690" dir="0" index="6" bw="25" slack="0"/>
<pin id="691" dir="0" index="7" bw="25" slack="0"/>
<pin id="692" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/37 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="0" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="0" index="2" bw="16" slack="0"/>
<pin id="702" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/39 "/>
</bind>
</comp>

<comp id="705" class="1004" name="max_val_1_loc_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="36"/>
<pin id="707" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_loc_load/37 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sum_4_loc_load_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="38"/>
<pin id="711" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_loc_load/39 "/>
</bind>
</comp>

<comp id="713" class="1005" name="sum_4_loc_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="36"/>
<pin id="715" dir="1" index="1" bw="16" slack="36"/>
</pin_list>
<bind>
<opset="sum_4_loc "/>
</bind>
</comp>

<comp id="719" class="1005" name="max_val_1_loc_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="34"/>
<pin id="721" dir="1" index="1" bw="16" slack="34"/>
</pin_list>
<bind>
<opset="max_val_1_loc "/>
</bind>
</comp>

<comp id="725" class="1005" name="input_r_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="1"/>
<pin id="727" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="input_r_load_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="17"/>
<pin id="732" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="735" class="1005" name="input_r_addr_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="1"/>
<pin id="737" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="input_r_load_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="16"/>
<pin id="742" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="input_r_load_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="input_r_addr_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="5" slack="1"/>
<pin id="747" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="input_r_load_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="15"/>
<pin id="752" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="input_r_load_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="input_r_addr_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="1"/>
<pin id="757" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="input_r_load_3_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="14"/>
<pin id="762" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="input_r_load_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="input_r_addr_4_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="1"/>
<pin id="767" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_4 "/>
</bind>
</comp>

<comp id="770" class="1005" name="input_r_load_4_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="13"/>
<pin id="772" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="input_r_load_4 "/>
</bind>
</comp>

<comp id="775" class="1005" name="input_r_addr_5_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="1"/>
<pin id="777" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_5 "/>
</bind>
</comp>

<comp id="780" class="1005" name="input_r_load_5_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="12"/>
<pin id="782" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="input_r_load_5 "/>
</bind>
</comp>

<comp id="785" class="1005" name="input_r_addr_6_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="1"/>
<pin id="787" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_6 "/>
</bind>
</comp>

<comp id="790" class="1005" name="input_r_load_6_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="11"/>
<pin id="792" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="input_r_load_6 "/>
</bind>
</comp>

<comp id="795" class="1005" name="input_r_addr_7_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="1"/>
<pin id="797" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_7 "/>
</bind>
</comp>

<comp id="800" class="1005" name="input_r_load_7_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="10"/>
<pin id="802" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="input_r_load_7 "/>
</bind>
</comp>

<comp id="805" class="1005" name="input_r_addr_8_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="1"/>
<pin id="807" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_8 "/>
</bind>
</comp>

<comp id="810" class="1005" name="input_r_load_8_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="9"/>
<pin id="812" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="input_r_load_8 "/>
</bind>
</comp>

<comp id="815" class="1005" name="input_r_addr_9_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="1"/>
<pin id="817" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_9 "/>
</bind>
</comp>

<comp id="820" class="1005" name="input_r_load_9_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="8"/>
<pin id="822" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="input_r_load_9 "/>
</bind>
</comp>

<comp id="825" class="1005" name="input_r_addr_10_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="1"/>
<pin id="827" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_10 "/>
</bind>
</comp>

<comp id="830" class="1005" name="input_r_load_10_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="7"/>
<pin id="832" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="input_r_load_10 "/>
</bind>
</comp>

<comp id="835" class="1005" name="input_r_addr_11_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="1"/>
<pin id="837" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_11 "/>
</bind>
</comp>

<comp id="840" class="1005" name="input_r_load_11_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="6"/>
<pin id="842" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="input_r_load_11 "/>
</bind>
</comp>

<comp id="845" class="1005" name="input_r_addr_12_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="1"/>
<pin id="847" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_12 "/>
</bind>
</comp>

<comp id="850" class="1005" name="input_r_load_12_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="5"/>
<pin id="852" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_r_load_12 "/>
</bind>
</comp>

<comp id="855" class="1005" name="input_r_addr_13_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="1"/>
<pin id="857" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_13 "/>
</bind>
</comp>

<comp id="860" class="1005" name="input_r_load_13_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="4"/>
<pin id="862" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_r_load_13 "/>
</bind>
</comp>

<comp id="865" class="1005" name="input_r_addr_14_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="5" slack="1"/>
<pin id="867" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_14 "/>
</bind>
</comp>

<comp id="870" class="1005" name="input_r_load_14_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="3"/>
<pin id="872" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_r_load_14 "/>
</bind>
</comp>

<comp id="875" class="1005" name="input_r_addr_15_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="1"/>
<pin id="877" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_15 "/>
</bind>
</comp>

<comp id="880" class="1005" name="input_r_load_15_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="2"/>
<pin id="882" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_15 "/>
</bind>
</comp>

<comp id="885" class="1005" name="input_r_addr_16_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="1"/>
<pin id="887" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_16 "/>
</bind>
</comp>

<comp id="890" class="1005" name="input_r_load_16_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_16 "/>
</bind>
</comp>

<comp id="895" class="1005" name="input_r_addr_17_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="1"/>
<pin id="897" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_17 "/>
</bind>
</comp>

<comp id="900" class="1005" name="input_r_load_17_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="1"/>
<pin id="902" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_17 "/>
</bind>
</comp>

<comp id="905" class="1005" name="layer1_output_addr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="1"/>
<pin id="907" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

<comp id="910" class="1005" name="layer1_output_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="1"/>
<pin id="912" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="layer1_output_load_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="15" slack="9"/>
<pin id="917" dir="1" index="1" bw="15" slack="9"/>
</pin_list>
<bind>
<opset="layer1_output_load "/>
</bind>
</comp>

<comp id="920" class="1005" name="layer1_output_load_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="15" slack="9"/>
<pin id="922" dir="1" index="1" bw="15" slack="9"/>
</pin_list>
<bind>
<opset="layer1_output_load_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="layer1_output_addr_2_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_2 "/>
</bind>
</comp>

<comp id="930" class="1005" name="layer1_output_addr_3_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="1"/>
<pin id="932" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_3 "/>
</bind>
</comp>

<comp id="935" class="1005" name="layer1_output_load_2_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="15" slack="8"/>
<pin id="937" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="layer1_output_load_2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="layer1_output_load_3_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="15" slack="8"/>
<pin id="942" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="layer1_output_load_3 "/>
</bind>
</comp>

<comp id="945" class="1005" name="layer1_output_addr_4_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="1"/>
<pin id="947" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_4 "/>
</bind>
</comp>

<comp id="950" class="1005" name="layer1_output_addr_5_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="1"/>
<pin id="952" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="layer1_output_load_4_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="15" slack="7"/>
<pin id="957" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="layer1_output_load_4 "/>
</bind>
</comp>

<comp id="960" class="1005" name="layer1_output_load_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="15" slack="7"/>
<pin id="962" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="layer1_output_load_5 "/>
</bind>
</comp>

<comp id="965" class="1005" name="layer1_output_addr_6_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="1"/>
<pin id="967" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_6 "/>
</bind>
</comp>

<comp id="970" class="1005" name="layer1_output_addr_7_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="1"/>
<pin id="972" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_7 "/>
</bind>
</comp>

<comp id="975" class="1005" name="layer1_output_load_6_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="15" slack="6"/>
<pin id="977" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="layer1_output_load_6 "/>
</bind>
</comp>

<comp id="980" class="1005" name="layer1_output_load_7_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="15" slack="6"/>
<pin id="982" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="layer1_output_load_7 "/>
</bind>
</comp>

<comp id="985" class="1005" name="layer1_output_addr_8_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="5" slack="1"/>
<pin id="987" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_8 "/>
</bind>
</comp>

<comp id="990" class="1005" name="layer1_output_addr_9_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="1"/>
<pin id="992" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_9 "/>
</bind>
</comp>

<comp id="995" class="1005" name="layer1_output_load_8_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="15" slack="5"/>
<pin id="997" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="layer1_output_load_8 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="layer1_output_load_9_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="15" slack="5"/>
<pin id="1002" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="layer1_output_load_9 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="layer1_output_addr_10_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="1"/>
<pin id="1007" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_10 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="layer1_output_addr_11_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="1"/>
<pin id="1012" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_11 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="layer1_output_load_10_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="15" slack="4"/>
<pin id="1017" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="layer1_output_load_10 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="layer1_output_load_11_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="15" slack="4"/>
<pin id="1022" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="layer1_output_load_11 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="layer1_output_addr_12_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="1"/>
<pin id="1027" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_12 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="layer1_output_addr_13_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="1"/>
<pin id="1032" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_13 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="layer1_output_load_12_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="15" slack="3"/>
<pin id="1037" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_load_12 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="layer1_output_load_13_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="15" slack="3"/>
<pin id="1042" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="layer1_output_load_13 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="layer1_output_addr_14_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_14 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="layer1_output_addr_15_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="1"/>
<pin id="1052" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_15 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="layer1_output_load_14_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="15" slack="2"/>
<pin id="1057" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_load_14 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="layer1_output_load_15_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="15" slack="2"/>
<pin id="1062" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="layer1_output_load_15 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="layer1_output_addr_16_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="5" slack="1"/>
<pin id="1067" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_16 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="layer1_output_addr_17_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="5" slack="1"/>
<pin id="1072" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_17 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="layer1_output_load_16_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="15" slack="1"/>
<pin id="1077" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_16 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="layer1_output_load_17_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="15" slack="1"/>
<pin id="1082" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_17 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="layer1_output_addr_18_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="5" slack="1"/>
<pin id="1087" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_18 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="layer1_output_addr_19_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="1"/>
<pin id="1092" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr_19 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="layer1_output_load_18_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="15" slack="1"/>
<pin id="1097" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_18 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="layer1_output_load_19_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="15" slack="1"/>
<pin id="1102" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_load_19 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="input_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="3" slack="1"/>
<pin id="1107" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input "/>
</bind>
</comp>

<comp id="1110" class="1005" name="max_val_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="90" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="90" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="92" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="92" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="92" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="94" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="92" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="92" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="98" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="92" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="100" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="92" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="102" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="92" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="104" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="92" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="106" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="92" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="108" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="110" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="300" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="92" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="114" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="323"><net_src comp="0" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="92" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="116" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="318" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="92" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="118" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="120" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="336" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="350"><net_src comp="0" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="122" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="345" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="92" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="124" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="354" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="368"><net_src comp="92" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="92" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="379"><net_src comp="363" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="385"><net_src comp="92" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="90" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="94" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="96" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="409"><net_src comp="92" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="98" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="411"><net_src comp="404" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="100" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="425"><net_src comp="92" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="102" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="433"><net_src comp="92" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="106" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="443"><net_src comp="436" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="449"><net_src comp="92" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="108" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="444" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="457"><net_src comp="92" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="110" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="459"><net_src comp="452" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="465"><net_src comp="92" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="112" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="467"><net_src comp="460" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="473"><net_src comp="92" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="114" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="475"><net_src comp="468" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="481"><net_src comp="92" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="116" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="483"><net_src comp="476" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="489"><net_src comp="92" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="118" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="491"><net_src comp="484" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="120" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="505"><net_src comp="92" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="122" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="507"><net_src comp="500" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="513"><net_src comp="92" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="124" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="515"><net_src comp="508" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="521"><net_src comp="92" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="128" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="529"><net_src comp="92" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="130" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="92" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="586"><net_src comp="126" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="587"><net_src comp="204" pin="3"/><net_sink comp="545" pin=18"/></net>

<net id="588"><net_src comp="4" pin="0"/><net_sink comp="545" pin=20"/></net>

<net id="589"><net_src comp="6" pin="0"/><net_sink comp="545" pin=21"/></net>

<net id="590"><net_src comp="8" pin="0"/><net_sink comp="545" pin=22"/></net>

<net id="591"><net_src comp="10" pin="0"/><net_sink comp="545" pin=23"/></net>

<net id="592"><net_src comp="12" pin="0"/><net_sink comp="545" pin=24"/></net>

<net id="593"><net_src comp="14" pin="0"/><net_sink comp="545" pin=25"/></net>

<net id="594"><net_src comp="16" pin="0"/><net_sink comp="545" pin=26"/></net>

<net id="595"><net_src comp="18" pin="0"/><net_sink comp="545" pin=27"/></net>

<net id="596"><net_src comp="20" pin="0"/><net_sink comp="545" pin=28"/></net>

<net id="597"><net_src comp="22" pin="0"/><net_sink comp="545" pin=29"/></net>

<net id="598"><net_src comp="24" pin="0"/><net_sink comp="545" pin=30"/></net>

<net id="599"><net_src comp="26" pin="0"/><net_sink comp="545" pin=31"/></net>

<net id="600"><net_src comp="28" pin="0"/><net_sink comp="545" pin=32"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="545" pin=33"/></net>

<net id="602"><net_src comp="32" pin="0"/><net_sink comp="545" pin=34"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="545" pin=35"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="545" pin=36"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="545" pin=37"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="545" pin=38"/></net>

<net id="652"><net_src comp="132" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="653"><net_src comp="370" pin="7"/><net_sink comp="607" pin=19"/></net>

<net id="654"><net_src comp="370" pin="3"/><net_sink comp="607" pin=20"/></net>

<net id="655"><net_src comp="42" pin="0"/><net_sink comp="607" pin=22"/></net>

<net id="656"><net_src comp="44" pin="0"/><net_sink comp="607" pin=23"/></net>

<net id="657"><net_src comp="46" pin="0"/><net_sink comp="607" pin=24"/></net>

<net id="658"><net_src comp="48" pin="0"/><net_sink comp="607" pin=25"/></net>

<net id="659"><net_src comp="50" pin="0"/><net_sink comp="607" pin=26"/></net>

<net id="660"><net_src comp="52" pin="0"/><net_sink comp="607" pin=27"/></net>

<net id="661"><net_src comp="54" pin="0"/><net_sink comp="607" pin=28"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="607" pin=29"/></net>

<net id="663"><net_src comp="58" pin="0"/><net_sink comp="607" pin=30"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="607" pin=31"/></net>

<net id="665"><net_src comp="62" pin="0"/><net_sink comp="607" pin=32"/></net>

<net id="666"><net_src comp="64" pin="0"/><net_sink comp="607" pin=33"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="607" pin=34"/></net>

<net id="668"><net_src comp="68" pin="0"/><net_sink comp="607" pin=35"/></net>

<net id="669"><net_src comp="70" pin="0"/><net_sink comp="607" pin=36"/></net>

<net id="670"><net_src comp="72" pin="0"/><net_sink comp="607" pin=37"/></net>

<net id="671"><net_src comp="74" pin="0"/><net_sink comp="607" pin=38"/></net>

<net id="672"><net_src comp="76" pin="0"/><net_sink comp="607" pin=39"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="607" pin=40"/></net>

<net id="674"><net_src comp="80" pin="0"/><net_sink comp="607" pin=41"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="607" pin=42"/></net>

<net id="682"><net_src comp="134" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="693"><net_src comp="136" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="694"><net_src comp="2" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="695"><net_src comp="84" pin="0"/><net_sink comp="683" pin=5"/></net>

<net id="696"><net_src comp="86" pin="0"/><net_sink comp="683" pin=6"/></net>

<net id="697"><net_src comp="88" pin="0"/><net_sink comp="683" pin=7"/></net>

<net id="703"><net_src comp="138" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="2" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="716"><net_src comp="180" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="683" pin=4"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="722"><net_src comp="184" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="676" pin=3"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="728"><net_src comp="196" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="733"><net_src comp="204" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="738"><net_src comp="210" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="743"><net_src comp="204" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="748"><net_src comp="219" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="753"><net_src comp="204" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="545" pin=3"/></net>

<net id="758"><net_src comp="228" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="763"><net_src comp="204" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="545" pin=4"/></net>

<net id="768"><net_src comp="237" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="773"><net_src comp="204" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="545" pin=5"/></net>

<net id="778"><net_src comp="246" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="783"><net_src comp="204" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="545" pin=6"/></net>

<net id="788"><net_src comp="255" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="793"><net_src comp="204" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="545" pin=7"/></net>

<net id="798"><net_src comp="264" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="803"><net_src comp="204" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="545" pin=8"/></net>

<net id="808"><net_src comp="273" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="813"><net_src comp="204" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="545" pin=9"/></net>

<net id="818"><net_src comp="282" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="823"><net_src comp="204" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="545" pin=10"/></net>

<net id="828"><net_src comp="291" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="833"><net_src comp="204" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="545" pin=11"/></net>

<net id="838"><net_src comp="300" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="843"><net_src comp="204" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="545" pin=12"/></net>

<net id="848"><net_src comp="309" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="853"><net_src comp="204" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="545" pin=13"/></net>

<net id="858"><net_src comp="318" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="863"><net_src comp="204" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="545" pin=14"/></net>

<net id="868"><net_src comp="327" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="873"><net_src comp="204" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="545" pin=15"/></net>

<net id="878"><net_src comp="336" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="883"><net_src comp="204" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="545" pin=16"/></net>

<net id="888"><net_src comp="345" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="893"><net_src comp="204" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="545" pin=17"/></net>

<net id="898"><net_src comp="354" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="903"><net_src comp="204" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="545" pin=18"/></net>

<net id="908"><net_src comp="363" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="913"><net_src comp="380" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="918"><net_src comp="370" pin="7"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="923"><net_src comp="370" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="928"><net_src comp="388" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="933"><net_src comp="396" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="938"><net_src comp="370" pin="7"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="607" pin=3"/></net>

<net id="943"><net_src comp="370" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="607" pin=4"/></net>

<net id="948"><net_src comp="404" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="953"><net_src comp="412" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="958"><net_src comp="370" pin="7"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="607" pin=5"/></net>

<net id="963"><net_src comp="370" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="607" pin=6"/></net>

<net id="968"><net_src comp="420" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="973"><net_src comp="428" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="978"><net_src comp="370" pin="7"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="607" pin=7"/></net>

<net id="983"><net_src comp="370" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="607" pin=8"/></net>

<net id="988"><net_src comp="436" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="993"><net_src comp="444" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="998"><net_src comp="370" pin="7"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="607" pin=9"/></net>

<net id="1003"><net_src comp="370" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="607" pin=10"/></net>

<net id="1008"><net_src comp="452" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1013"><net_src comp="460" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1018"><net_src comp="370" pin="7"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="607" pin=11"/></net>

<net id="1023"><net_src comp="370" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="607" pin=12"/></net>

<net id="1028"><net_src comp="468" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1033"><net_src comp="476" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1038"><net_src comp="370" pin="7"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="607" pin=13"/></net>

<net id="1043"><net_src comp="370" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="607" pin=14"/></net>

<net id="1048"><net_src comp="484" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1053"><net_src comp="492" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1058"><net_src comp="370" pin="7"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="607" pin=15"/></net>

<net id="1063"><net_src comp="370" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="607" pin=16"/></net>

<net id="1068"><net_src comp="500" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1073"><net_src comp="508" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1078"><net_src comp="370" pin="7"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="607" pin=17"/></net>

<net id="1083"><net_src comp="370" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="607" pin=18"/></net>

<net id="1088"><net_src comp="516" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1093"><net_src comp="524" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1098"><net_src comp="370" pin="7"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="607" pin=19"/></net>

<net id="1103"><net_src comp="370" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="607" pin=20"/></net>

<net id="1108"><net_src comp="532" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1113"><net_src comp="539" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="676" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {37 38 39 40 }
 - Input state : 
	Port: neural_network : input_r | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: neural_network : output_r | {39 40 }
	Port: neural_network : layer1_weights_0 | {19 20 }
	Port: neural_network : layer1_weights_1 | {19 20 }
	Port: neural_network : layer1_weights_2 | {19 20 }
	Port: neural_network : layer1_weights_3 | {19 20 }
	Port: neural_network : layer1_weights_4 | {19 20 }
	Port: neural_network : layer1_weights_5 | {19 20 }
	Port: neural_network : layer1_weights_6 | {19 20 }
	Port: neural_network : layer1_weights_7 | {19 20 }
	Port: neural_network : layer1_weights_8 | {19 20 }
	Port: neural_network : layer1_weights_9 | {19 20 }
	Port: neural_network : layer1_weights_10 | {19 20 }
	Port: neural_network : layer1_weights_11 | {19 20 }
	Port: neural_network : layer1_weights_12 | {19 20 }
	Port: neural_network : layer1_weights_13 | {19 20 }
	Port: neural_network : layer1_weights_14 | {19 20 }
	Port: neural_network : layer1_weights_15 | {19 20 }
	Port: neural_network : layer1_weights_16 | {19 20 }
	Port: neural_network : layer1_weights_17 | {19 20 }
	Port: neural_network : layer1_bias | {19 20 }
	Port: neural_network : layer2_weights_0 | {31 32 }
	Port: neural_network : layer2_weights_1 | {31 32 }
	Port: neural_network : layer2_weights_2 | {31 32 }
	Port: neural_network : layer2_weights_3 | {31 32 }
	Port: neural_network : layer2_weights_4 | {31 32 }
	Port: neural_network : layer2_weights_5 | {31 32 }
	Port: neural_network : layer2_weights_6 | {31 32 }
	Port: neural_network : layer2_weights_7 | {31 32 }
	Port: neural_network : layer2_weights_8 | {31 32 }
	Port: neural_network : layer2_weights_9 | {31 32 }
	Port: neural_network : layer2_weights_10 | {31 32 }
	Port: neural_network : layer2_weights_11 | {31 32 }
	Port: neural_network : layer2_weights_12 | {31 32 }
	Port: neural_network : layer2_weights_13 | {31 32 }
	Port: neural_network : layer2_weights_14 | {31 32 }
	Port: neural_network : layer2_weights_15 | {31 32 }
	Port: neural_network : layer2_weights_16 | {31 32 }
	Port: neural_network : layer2_weights_17 | {31 32 }
	Port: neural_network : layer2_weights_18 | {31 32 }
	Port: neural_network : layer2_weights_19 | {31 32 }
	Port: neural_network : layer2_bias | {31 32 }
	Port: neural_network : f_x_lsb_table | {37 38 }
	Port: neural_network : exp_x_msb_2_m_1_table | {37 38 }
	Port: neural_network : exp_x_msb_1_table | {37 38 }
  - Chain level:
	State 1
		input_r_load : 1
	State 2
		input_r_load_1 : 1
	State 3
		input_r_load_2 : 1
	State 4
		input_r_load_3 : 1
	State 5
		input_r_load_4 : 1
	State 6
		input_r_load_5 : 1
	State 7
		input_r_load_6 : 1
	State 8
		input_r_load_7 : 1
	State 9
		input_r_load_8 : 1
	State 10
		input_r_load_9 : 1
	State 11
		input_r_load_10 : 1
	State 12
		input_r_load_11 : 1
	State 13
		input_r_load_12 : 1
	State 14
		input_r_load_13 : 1
	State 15
		input_r_load_14 : 1
	State 16
		input_r_load_15 : 1
	State 17
		input_r_load_16 : 1
	State 18
		input_r_load_17 : 1
	State 19
		call_ln0 : 1
	State 20
	State 21
		layer1_output_load : 1
		layer1_output_load_1 : 1
	State 22
		layer1_output_load_2 : 1
		layer1_output_load_3 : 1
	State 23
		layer1_output_load_4 : 1
		layer1_output_load_5 : 1
	State 24
		layer1_output_load_6 : 1
		layer1_output_load_7 : 1
	State 25
		layer1_output_load_8 : 1
		layer1_output_load_9 : 1
	State 26
		layer1_output_load_10 : 1
		layer1_output_load_11 : 1
	State 27
		layer1_output_load_12 : 1
		layer1_output_load_13 : 1
	State 28
		layer1_output_load_14 : 1
		layer1_output_load_15 : 1
	State 29
		layer1_output_load_16 : 1
		layer1_output_load_17 : 1
	State 30
		layer1_output_load_18 : 1
		layer1_output_load_19 : 1
	State 31
		call_ln0 : 1
	State 32
	State 33
		max_val : 1
	State 34
	State 35
	State 36
	State 37
		call_ln0 : 1
	State 38
	State 39
		call_ln0 : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          | grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_545 |    18   | 58.5113 |   1470  |   507   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607 |    20   | 65.0161 |   1559  |   487   |
|   call   | grp_neural_network_Pipeline_VITIS_LOOP_22_1_fu_676 |    0    |   1.61  |    22   |    70   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_28_2_fu_683 |    3    |   6.44  |   293   |   417   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_35_3_fu_698 |    0    |   3.22  |   1482  |   1107  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    41   | 134.797 |   4826  |   2588  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  exp_x_msb_1_table  |    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_table|    0   |   25   |   13   |    -   |
|    f_x_lsb_table    |    0   |   11   |    6   |    -   |
|     layer1_bias     |    1   |    0   |    0   |    -   |
|    layer1_output    |    0   |   30   |    5   |    0   |
|   layer1_weights_0  |    1   |    0   |    0   |    -   |
|   layer1_weights_1  |    1   |    0   |    0   |    -   |
|  layer1_weights_10  |    1   |    0   |    0   |    -   |
|  layer1_weights_11  |    1   |    0   |    0   |    -   |
|  layer1_weights_12  |    1   |    0   |    0   |    -   |
|  layer1_weights_13  |    1   |    0   |    0   |    -   |
|  layer1_weights_14  |    1   |    0   |    0   |    -   |
|  layer1_weights_15  |    1   |    0   |    0   |    -   |
|  layer1_weights_16  |    1   |    0   |    0   |    -   |
|  layer1_weights_17  |    1   |    0   |    0   |    -   |
|   layer1_weights_2  |    1   |    0   |    0   |    -   |
|   layer1_weights_3  |    1   |    0   |    0   |    -   |
|   layer1_weights_4  |    1   |    0   |    0   |    -   |
|   layer1_weights_5  |    1   |    0   |    0   |    -   |
|   layer1_weights_6  |    1   |    0   |    0   |    -   |
|   layer1_weights_7  |    1   |    0   |    0   |    -   |
|   layer1_weights_8  |    1   |    0   |    0   |    -   |
|   layer1_weights_9  |    1   |    0   |    0   |    -   |
|     layer2_bias     |    1   |    0   |    0   |    -   |
|    layer2_output    |    0   |   16   |    2   |    0   |
|   layer2_weights_0  |    1   |    0   |    0   |    -   |
|   layer2_weights_1  |    1   |    0   |    0   |    -   |
|  layer2_weights_10  |    1   |    0   |    0   |    -   |
|  layer2_weights_11  |    1   |    0   |    0   |    -   |
|  layer2_weights_12  |    1   |    0   |    0   |    -   |
|  layer2_weights_13  |    1   |    0   |    0   |    -   |
|  layer2_weights_14  |    1   |    0   |    0   |    -   |
|  layer2_weights_15  |    1   |    0   |    0   |    -   |
|  layer2_weights_16  |    1   |    0   |    0   |    -   |
|  layer2_weights_17  |    1   |    0   |    0   |    -   |
|  layer2_weights_18  |    1   |    0   |    0   |    -   |
|  layer2_weights_19  |    1   |    0   |    0   |    -   |
|   layer2_weights_2  |    1   |    0   |    0   |    -   |
|   layer2_weights_3  |    1   |    0   |    0   |    -   |
|   layer2_weights_4  |    1   |    0   |    0   |    -   |
|   layer2_weights_5  |    1   |    0   |    0   |    -   |
|   layer2_weights_6  |    1   |    0   |    0   |    -   |
|   layer2_weights_7  |    1   |    0   |    0   |    -   |
|   layer2_weights_8  |    1   |    0   |    0   |    -   |
|   layer2_weights_9  |    1   |    0   |    0   |    -   |
+---------------------+--------+--------+--------+--------+
|        Total        |   40   |   107  |   39   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    input_r_addr_10_reg_825   |    5   |
|    input_r_addr_11_reg_835   |    5   |
|    input_r_addr_12_reg_845   |    5   |
|    input_r_addr_13_reg_855   |    5   |
|    input_r_addr_14_reg_865   |    5   |
|    input_r_addr_15_reg_875   |    5   |
|    input_r_addr_16_reg_885   |    5   |
|    input_r_addr_17_reg_895   |    5   |
|    input_r_addr_1_reg_735    |    5   |
|    input_r_addr_2_reg_745    |    5   |
|    input_r_addr_3_reg_755    |    5   |
|    input_r_addr_4_reg_765    |    5   |
|    input_r_addr_5_reg_775    |    5   |
|    input_r_addr_6_reg_785    |    5   |
|    input_r_addr_7_reg_795    |    5   |
|    input_r_addr_8_reg_805    |    5   |
|    input_r_addr_9_reg_815    |    5   |
|     input_r_addr_reg_725     |    5   |
|    input_r_load_10_reg_830   |   16   |
|    input_r_load_11_reg_840   |   16   |
|    input_r_load_12_reg_850   |   16   |
|    input_r_load_13_reg_860   |   16   |
|    input_r_load_14_reg_870   |   16   |
|    input_r_load_15_reg_880   |   16   |
|    input_r_load_16_reg_890   |   16   |
|    input_r_load_17_reg_900   |   16   |
|    input_r_load_1_reg_740    |   16   |
|    input_r_load_2_reg_750    |   16   |
|    input_r_load_3_reg_760    |   16   |
|    input_r_load_4_reg_770    |   16   |
|    input_r_load_5_reg_780    |   16   |
|    input_r_load_6_reg_790    |   16   |
|    input_r_load_7_reg_800    |   16   |
|    input_r_load_8_reg_810    |   16   |
|    input_r_load_9_reg_820    |   16   |
|     input_r_load_reg_730     |   16   |
|        input_reg_1105        |    3   |
|layer1_output_addr_10_reg_1005|    5   |
|layer1_output_addr_11_reg_1010|    5   |
|layer1_output_addr_12_reg_1025|    5   |
|layer1_output_addr_13_reg_1030|    5   |
|layer1_output_addr_14_reg_1045|    5   |
|layer1_output_addr_15_reg_1050|    5   |
|layer1_output_addr_16_reg_1065|    5   |
|layer1_output_addr_17_reg_1070|    5   |
|layer1_output_addr_18_reg_1085|    5   |
|layer1_output_addr_19_reg_1090|    5   |
| layer1_output_addr_1_reg_910 |    5   |
| layer1_output_addr_2_reg_925 |    5   |
| layer1_output_addr_3_reg_930 |    5   |
| layer1_output_addr_4_reg_945 |    5   |
| layer1_output_addr_5_reg_950 |    5   |
| layer1_output_addr_6_reg_965 |    5   |
| layer1_output_addr_7_reg_970 |    5   |
| layer1_output_addr_8_reg_985 |    5   |
| layer1_output_addr_9_reg_990 |    5   |
|  layer1_output_addr_reg_905  |    5   |
|layer1_output_load_10_reg_1015|   15   |
|layer1_output_load_11_reg_1020|   15   |
|layer1_output_load_12_reg_1035|   15   |
|layer1_output_load_13_reg_1040|   15   |
|layer1_output_load_14_reg_1055|   15   |
|layer1_output_load_15_reg_1060|   15   |
|layer1_output_load_16_reg_1075|   15   |
|layer1_output_load_17_reg_1080|   15   |
|layer1_output_load_18_reg_1095|   15   |
|layer1_output_load_19_reg_1100|   15   |
| layer1_output_load_1_reg_920 |   15   |
| layer1_output_load_2_reg_935 |   15   |
| layer1_output_load_3_reg_940 |   15   |
| layer1_output_load_4_reg_955 |   15   |
| layer1_output_load_5_reg_960 |   15   |
| layer1_output_load_6_reg_975 |   15   |
| layer1_output_load_7_reg_980 |   15   |
| layer1_output_load_8_reg_995 |   15   |
| layer1_output_load_9_reg_1000|   15   |
|  layer1_output_load_reg_915  |   15   |
|     max_val_1_loc_reg_719    |   16   |
|       max_val_reg_1110       |   16   |
|       sum_4_loc_reg_713      |   16   |
+------------------------------+--------+
|             Total            |   829  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_204                 |  p0  |  36  |   5  |   180  ||   162   |
|                  grp_access_fu_370                 |  p0  |  20  |   5  |   100  ||   100   |
|                  grp_access_fu_370                 |  p2  |  20  |   0  |    0   ||   100   |
|                  grp_access_fu_539                 |  p0  |   2  |   3  |    6   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_56_1_fu_545 |  p18 |   2  |  16  |   32   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607 |  p19 |   2  |  15  |   30   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_68_3_fu_607 |  p20 |   2  |  15  |   30   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   378  || 15.3114 ||   398   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |   134  |  4826  |  2588  |    -   |
|   Memory  |   40   |    -   |    -   |   107  |   39   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   398  |    -   |
|  Register |    -   |    -   |    -   |   829  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   40   |   41   |   150  |  5762  |  3025  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
