{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464903965023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464903965024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:46:04 2016 " "Processing started: Thu Jun 02 17:46:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464903965024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464903965024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464903965024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464903965366 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/reg.vhd " "Can't analyze file -- file ../VHDL/reg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1464903965415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdi_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdi_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdi_shifter-FSMD2 " "Found design unit 1: tdi_shifter-FSMD2" {  } { { "../VHDL/tdi_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdi_shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965937 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdi_shifter " "Found entity 1: tdi_shifter" {  } { { "../VHDL/tdi_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdi_shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_map-BHV " "Found design unit 1: memory_map-BHV" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965941 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_map " "Found entity 1: memory_map" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_wrapper-bhvr " "Found design unit 1: jtag_wrapper-bhvr" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965945 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_wrapper " "Found entity 1: jtag_wrapper" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965948 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965952 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965956 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 application_test-bhvr " "Found design unit 1: application_test-bhvr" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965963 ""} { "Info" "ISGN_ENTITY_NAME" "1 application_test " "Found entity 1: application_test" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_application_test-str " "Found design unit 1: top_level_application_test-str" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965967 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_application_test " "Found entity 1: top_level_application_test" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464903965967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464903965967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_application_test " "Elaborating entity \"top_level_application_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464903966061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "design_output top_level_application_test.vhd(27) " "Verilog HDL or VHDL warning at top_level_application_test.vhd(27): object \"design_output\" assigned a value but never read" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464903966064 "|top_level_application_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_wrapper jtag_wrapper:U_jtag_wrapper " "Elaborating entity \"jtag_wrapper\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_jtag_wrapper" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr jtag_wrapper.vhd(28) " "Verilog HDL or VHDL warning at jtag_wrapper.vhd(28): object \"cdr\" assigned a value but never read" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464903966102 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG " "Elaborating entity \"vJTAG\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_vJTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "sld_virtual_jtag_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464903966139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action ((1,1,1,1),(1,2,0000000C,20),(1,1,0,1),(1,1,1,1),(1,2,0000000C,20),(1,1,0,1)) " "Parameter \"sld_sim_action\" = \"((1,1,1,1),(1,2,0000000C,20),(1,1,0,1),(1,1,1,1),(1,2,0000000C,20),(1,1,0,1))\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 6 " "Parameter \"sld_sim_n_scan\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 68 " "Parameter \"sld_sim_total_length\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966140 ""}  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464903966140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdi_shifter jtag_wrapper:U_jtag_wrapper\|tdi_shifter:U_TDI_SHIFTER " "Elaborating entity \"tdi_shifter\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|tdi_shifter:U_TDI_SHIFTER\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_TDI_SHIFTER" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdo_shifter jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_TDO_SHIFTER " "Elaborating entity \"tdo_shifter\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_TDO_SHIFTER\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_TDO_SHIFTER" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_map memory_map:U_MEMORY_MAP " "Elaborating entity \"memory_map\" for hierarchy \"memory_map:U_MEMORY_MAP\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_MEMORY_MAP" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966221 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_n memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"reg_n\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_data memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"rd_data\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966222 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[8\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[8\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[9\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[9\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[10\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[10\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[11\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[11\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[12\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[12\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[13\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[13\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[14\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[14\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[15\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[15\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[16\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[16\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[17\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[17\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[18\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[18\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[19\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[19\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[20\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[20\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[21\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[21\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966223 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[22\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[22\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[23\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[23\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[24\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[24\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[25\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[25\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[26\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[26\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[27\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[27\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[28\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[28\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[29\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[29\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[30\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[30\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[31\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[31\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[0\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[1\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[2\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[3\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[4\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[5\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966224 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[6\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[7\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[8\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[8\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[9\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[9\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[10\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[10\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[11\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[11\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[12\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[12\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[13\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[13\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[14\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[14\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[15\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[15\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[16\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[16\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[17\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[17\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[18\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[18\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[19\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[19\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966225 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[20\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[20\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[21\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[21\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[22\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[22\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[23\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[23\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[24\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[24\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[25\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[25\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[26\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[26\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[27\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[27\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[28\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[28\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[29\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[29\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[30\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[30\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[31\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[31\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464903966226 "|top_level_application_test|memory_map:U_MEMORY_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED_HI_a " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED_HI_a\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_LED_HI_a" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464903966229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464903968446 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1464903968641 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1464903968641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464903968696 "|top_level_application_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464903968696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464903968828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464903969462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464903969462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464903969561 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464903969561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "267 " "Implemented 267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464903969561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464903969561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464903969643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:46:09 2016 " "Processing ended: Thu Jun 02 17:46:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464903969643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464903969643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464903969643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464903969643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464903970737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464903970738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:46:10 2016 " "Processing started: Thu Jun 02 17:46:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464903970738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464903970738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464903970738 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464903970852 ""}
{ "Info" "0" "" "Project  = vJTAG_ALU" {  } {  } 0 0 "Project  = vJTAG_ALU" 0 0 "Fitter" 0 0 1464903970852 ""}
{ "Info" "0" "" "Revision = vJTAG_ALU" {  } {  } 0 0 "Revision = vJTAG_ALU" 0 0 "Fitter" 0 0 1464903970853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1464903970918 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vJTAG_ALU EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vJTAG_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464903970933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464903971015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464903971015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464903971114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464903971125 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464903971373 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464903971373 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464903971373 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464903971373 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464903971376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464903971376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464903971376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464903971376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464903971376 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464903971376 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1464903971378 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464903972577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464903972577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464903972577 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1464903972577 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vJTAG_ALU.sdc " "Synopsys Design Constraints File file not found: 'vJTAG_ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464903972580 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903972586 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903972586 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1464903972586 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464903972587 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464903972587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464903972587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464903972587 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464903972587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464903972621 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464903972621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464903972851 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464903972852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464903972852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464903972853 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464903972854 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464903972855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464903972855 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464903972856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464903972858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464903972858 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464903972858 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[0\] " "Node \"alu_sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[1\] " "Node \"alu_sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[2\] " "Node \"alu_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "alu_sel\[3\] " "Node \"alu_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alu_sel\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[0\] " "Node \"output\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[1\] " "Node \"output\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[2\] " "Node \"output\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[3\] " "Node \"output\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[4\] " "Node \"output\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[5\] " "Node \"output\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[6\] " "Node \"output\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[7\] " "Node \"output\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ov_flag " "Node \"ov_flag\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov_flag" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1464903972899 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1464903972899 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464903972900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464903974037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464903974168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464903974177 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464903974389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464903974389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464903974668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464903975447 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464903975447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464903975579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464903975582 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1464903975582 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464903975582 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464903975598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464903975642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464903975992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464903976029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464903976428 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464903976897 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464903977852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/output_files/vJTAG_ALU.fit.smsg " "Generated suppressed messages file C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/output_files/vJTAG_ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464903977956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464903978443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:46:18 2016 " "Processing ended: Thu Jun 02 17:46:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464903978443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464903978443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464903978443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464903978443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1464903979410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464903979410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:46:19 2016 " "Processing started: Thu Jun 02 17:46:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464903979410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1464903979410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1464903979411 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1464903980304 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1464903980333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464903980711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:46:20 2016 " "Processing ended: Thu Jun 02 17:46:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464903980711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464903980711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464903980711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1464903980711 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1464903981470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1464903981967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464903981968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:46:21 2016 " "Processing started: Thu Jun 02 17:46:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464903981968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464903981968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vJTAG_ALU -c vJTAG_ALU " "Command: quartus_sta vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464903981968 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1464903982071 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464903982228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464903982302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464903982302 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982541 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982541 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464903982541 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1464903982541 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vJTAG_ALU.sdc " "Synopsys Design Constraints File file not found: 'vJTAG_ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1464903982543 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903982677 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903982677 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464903982677 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1464903982678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1464903982688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.391 " "Worst-case setup slack is 47.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.391         0.000 altera_reserved_tck  " "   47.391         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903982714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 altera_reserved_tck  " "    0.359         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903982721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.960 " "Worst-case recovery slack is 47.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.960         0.000 altera_reserved_tck  " "   47.960         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903982727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.303 " "Worst-case removal slack is 1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303         0.000 altera_reserved_tck  " "    1.303         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903982733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.627 " "Worst-case minimum pulse width slack is 49.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627         0.000 altera_reserved_tck  " "   49.627         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903982814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903982814 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464903982917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1464903982942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1464903983384 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903983449 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903983449 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464903983449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.738 " "Worst-case setup slack is 47.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.738         0.000 altera_reserved_tck  " "   47.738         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903983466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903983475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.255 " "Worst-case recovery slack is 48.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.255         0.000 altera_reserved_tck  " "   48.255         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903983482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.186 " "Worst-case removal slack is 1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186         0.000 altera_reserved_tck  " "    1.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903983489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576         0.000 altera_reserved_tck  " "   49.576         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903983784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903983784 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464903983904 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903984014 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464903984014 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464903984014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.745 " "Worst-case setup slack is 48.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.745         0.000 altera_reserved_tck  " "   48.745         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903984047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903984058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.025 " "Worst-case recovery slack is 49.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.025         0.000 altera_reserved_tck  " "   49.025         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903984067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.709 " "Worst-case removal slack is 0.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709         0.000 altera_reserved_tck  " "    0.709         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903984078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.480 " "Worst-case minimum pulse width slack is 49.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.480         0.000 altera_reserved_tck  " "   49.480         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464903984089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464903984089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464903984425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464903984425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464903984578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:46:24 2016 " "Processing ended: Thu Jun 02 17:46:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464903984578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464903984578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464903984578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464903984578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464903985576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464903985577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 17:46:25 2016 " "Processing started: Thu Jun 02 17:46:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464903985577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464903985577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464903985577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_85c_slow.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_85c_slow.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_0c_slow.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_0c_slow.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_min_1200mv_0c_fast.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_min_1200mv_0c_fast.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU.vho C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU.vho in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_85c_vhd_slow.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_6_1200mv_0c_vhd_slow.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_min_1200mv_0c_vhd_fast.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vJTAG_ALU_vhd.sdo C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/ simulation " "Generated file vJTAG_ALU_vhd.sdo in folder \"C:/Users/j_salkey/Documents/GitHub/DE0 UI/vJTAG_ALU_Generic_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464903986560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464903986683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 17:46:26 2016 " "Processing ended: Thu Jun 02 17:46:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464903986683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464903986683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464903986683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464903986683 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464903987316 ""}
