{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598391201082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598391201083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 17:33:20 2020 " "Processing started: Tue Aug 25 17:33:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598391201083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391201083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off bridge_top -c bridge_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391201083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598391204125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598391204126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/tb/fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/tb/fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "../TB/fsm_tb.v" "" { Text "D:/VLSI_Project/TB/fsm_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598391229653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391229653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/tb/ahb_slave_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/tb/ahb_slave_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave_tb " "Found entity 1: ahb_slave_tb" {  } { { "../TB/ahb_slave_tb.v" "" { Text "D:/VLSI_Project/TB/ahb_slave_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598391229659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391229659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598391229718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391229718 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahb_slave.v(50) " "Verilog HDL information at ahb_slave.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598391229741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/ahb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/ahb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave " "Found entity 1: ahb_slave" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598391229743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391229743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_top " "Found entity 1: bridge_top" {  } { { "../RTL/bridge_top.v" "" { Text "D:/VLSI_Project/RTL/bridge_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598391229750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391229750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Hrdata fsm_tb.v(12) " "Verilog HDL Implicit Net warning at fsm_tb.v(12): created implicit net for \"Hrdata\"" {  } { { "../TB/fsm_tb.v" "" { Text "D:/VLSI_Project/TB/fsm_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598391229766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bridge_top " "Elaborating entity \"bridge_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598391229992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_slave ahb_slave:a_s " "Elaborating entity \"ahb_slave\" for hierarchy \"ahb_slave:a_s\"" {  } { { "../RTL/bridge_top.v" "a_s" { Text "D:/VLSI_Project/RTL/bridge_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598391230058 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Valid ahb_slave.v(101) " "Verilog HDL Always Construct warning at ahb_slave.v(101): inferring latch(es) for variable \"Valid\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598391230141 "|bridge_top|ahb_slave:a_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valid ahb_slave.v(101) " "Inferred latch for \"Valid\" at ahb_slave.v(101)" {  } { { "../RTL/ahb_slave.v" "" { Text "D:/VLSI_Project/RTL/ahb_slave.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230142 "|bridge_top|ahb_slave:a_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_blk " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_blk\"" {  } { { "../RTL/bridge_top.v" "fsm_blk" { Text "D:/VLSI_Project/RTL/bridge_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598391230170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr fsm.v(18) " "Verilog HDL or VHDL warning at fsm.v(18): object \"addr\" assigned a value but never read" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598391230236 "|bridge_top|fsm:fsm_blk"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata_temp fsm.v(83) " "Verilog HDL Always Construct warning at fsm.v(83): inferring latch(es) for variable \"pwdata_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598391230236 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[0\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[0\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230236 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[1\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[1\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[2\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[2\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[3\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[3\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[4\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[4\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[5\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[5\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[6\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[6\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[7\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[7\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[8\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[8\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[9\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[9\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[10\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[10\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[11\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[11\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[12\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[12\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[13\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[13\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[14\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[14\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[15\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[15\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230237 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[16\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[16\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[17\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[17\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[18\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[18\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[19\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[19\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[20\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[20\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[21\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[21\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[22\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[22\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[23\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[23\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[24\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[24\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230238 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[25\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[25\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230239 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[26\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[26\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230239 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[27\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[27\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230239 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[28\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[28\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230239 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[29\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[29\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230239 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[30\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[30\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230239 "|bridge_top|fsm:fsm_blk"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[31\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[31\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391230240 "|bridge_top|fsm:fsm_blk"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598391233320 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598391234034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VLSI_Project/Syn/output_files/bridge_top.map.smsg " "Generated suppressed messages file D:/VLSI_Project/Syn/output_files/bridge_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391234446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598391235046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598391235046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "484 " "Implemented 484 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598391235813 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598391235813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598391235813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598391235813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598391235851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 17:33:55 2020 " "Processing ended: Tue Aug 25 17:33:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598391235851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598391235851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598391235851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598391235851 ""}
