$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Mon Oct 02 18:55:51 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_confirmation_input $end
$var reg 1 " button_count_input $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out_7seg [7] $end
$var wire 1 3 out_7seg [6] $end
$var wire 1 4 out_7seg [5] $end
$var wire 1 5 out_7seg [4] $end
$var wire 1 6 out_7seg [3] $end
$var wire 1 7 out_7seg [2] $end
$var wire 1 8 out_7seg [1] $end
$var wire 1 9 out_7seg [0] $end
$var wire 1 : out_7seg_ac [3] $end
$var wire 1 ; out_7seg_ac [2] $end
$var wire 1 < out_7seg_ac [1] $end
$var wire 1 = out_7seg_ac [0] $end
$var wire 1 > rgb_output [1] $end
$var wire 1 ? rgb_output [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F deboucing_1_count|ff_2|nq~regout $end
$var wire 1 G clk~combout $end
$var wire 1 H div_1|ff_1|q~regout $end
$var wire 1 I count_2_bits_1|ff_1|q~regout $end
$var wire 1 J count_2_bits_1|ff_2|q~regout $end
$var wire 1 K div_1|ff_2|q~regout $end
$var wire 1 L div_1|ff_3|q~regout $end
$var wire 1 M div_1|ff_4|q~regout $end
$var wire 1 N div_1|ff_5|q~regout $end
$var wire 1 O div_1|ff_6|q~regout $end
$var wire 1 P div_1|ff_7|q~regout $end
$var wire 1 Q div_1|ff_8|q~regout $end
$var wire 1 R div_1|ff_9|q~regout $end
$var wire 1 S div_1|ff_10|q~regout $end
$var wire 1 T div_1|ff_11|q~regout $end
$var wire 1 U div_1|ff_12|q~regout $end
$var wire 1 V div_1|ff_13|q~regout $end
$var wire 1 W div_1|ff_14|q~regout $end
$var wire 1 X div_1|ff_15|q~regout $end
$var wire 1 Y div_1|ff_16|q~regout $end
$var wire 1 Z button_count_input~combout $end
$var wire 1 [ deboucing_1_count|ff_1|q~regout $end
$var wire 1 \ deboucing_1_count|gate_1|S $end
$var wire 1 ] count_2_bits_1|ff_2|q~0_combout $end
$var wire 1 ^ button_confirmation_input~combout $end
$var wire 1 _ deboucing_1_confirmation|ff_1|q~regout $end
$var wire 1 ` demux_button_confirmation|gate_3|WideAnd0~0 $end
$var wire 1 a count_6_bits_1|ff_1|q~regout $end
$var wire 1 b count_6_bits_1|ff_2|q~regout $end
$var wire 1 c count_6_bits_1|ff_3|q~regout $end
$var wire 1 d mux_1|gate_5|WideOr0~1_combout $end
$var wire 1 e count_6_bits_1|ff_6|q~0_combout $end
$var wire 1 f count_6_bits_1|ff_4|q~regout $end
$var wire 1 g count_6_bits_1|ff_5|q~regout $end
$var wire 1 h count_6_bits_1|ff_6|q~regout $end
$var wire 1 i mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 j mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 k mux_2|gate_5|WideOr0~2_combout $end
$var wire 1 l mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 m mux_1|gate_5|WideOr0~2_combout $end
$var wire 1 n mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 o mux_4|gate_5|WideOr0~2_combout $end
$var wire 1 p mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 q mux_4|gate_5|WideOr0~3_combout $end
$var wire 1 r mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 s mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 t mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 u decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 v decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 w decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 x decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 y decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 z decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 { decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 | decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 } count_3_bits_1|ff_3|q~regout $end
$var wire 1 ~ count_3_bits_1|ff_1|q~regout $end
$var wire 1 !! count_3_bits_1|ff_2|q~regout $end
$var wire 1 "! mux_18|gate_1|WideAnd0~0_combout $end
$var wire 1 #! mux_18|gate_1|WideAnd0~1_combout $end
$var wire 1 $! mux_18|gate_1|WideAnd0~2_combout $end
$var wire 1 %! mux_18|gate_1|WideAnd0~3_combout $end
$var wire 1 &! mux_18|gate_1|WideAnd0~4_combout $end
$var wire 1 '! mux_35|gate_5|WideOr0~4_combout $end
$var wire 1 (! deboucing_1_confirmation|ff_2|nq~regout $end
$var wire 1 )! demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 *! demux_button_confirmation|gate_4|WideAnd0~0_combout $end
$var wire 1 +! reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 ,! reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 -! reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 .! mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 /! mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 0! mux_35|gate_5|WideOr0~3_combout $end
$var wire 1 1! mux_33|gate_5|WideOr0~0_combout $end
$var wire 1 2! mux_35|gate_5|WideOr0~0_combout $end
$var wire 1 3! mux_35|gate_5|WideOr0~5_combout $end
$var wire 1 4! reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 5! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 6! reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 7! mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 8! mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 9! mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 :! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 ;! mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 <! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 =! mux_33|gate_5|WideOr0~3_combout $end
$var wire 1 >! mux_33|gate_5|WideOr0~4_combout $end
$var wire 1 ?! mux_33|gate_5|WideOr0~1_combout $end
$var wire 1 @! mux_33|gate_5|WideOr0~5_combout $end
$var wire 1 A! reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 B! mux_32|gate_5|WideOr0~0_combout $end
$var wire 1 C! mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 D! mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 E! reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 F! mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 G! mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 H! mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 I! mux_31|gate_5|WideOr0~3_combout $end
$var wire 1 J! mux_30|gate_5|WideOr0~0_combout $end
$var wire 1 K! mux_30|gate_5|WideOr0~1_combout $end
$var wire 1 L! mux_30|gate_5|WideOr0~2_combout $end
$var wire 1 M! mux_29|gate_5|WideOr0~0_combout $end
$var wire 1 N! mux_29|gate_5|WideOr0~1_combout $end
$var wire 1 O! mux_29|gate_5|WideOr0~2_combout $end
$var wire 1 P! hh1~combout [1] $end
$var wire 1 Q! hh1~combout [0] $end
$var wire 1 R! hh2~combout [1] $end
$var wire 1 S! hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
b10 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
19
08
07
06
15
04
03
02
1=
0<
0;
0:
0?
0>
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
1^
0_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
1j
0k
0l
1m
0n
1o
0p
0q
0r
1s
1t
0u
0v
0w
0x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
11!
12!
13!
04!
05!
06!
17!
18!
19!
0:!
0;!
0<!
1=!
1>!
1?!
1@!
0A!
1B!
1C!
1D!
0E!
1F!
1G!
0H!
1I!
1J!
1K!
1L!
1M!
0N!
1O!
0Q!
1P!
0S!
0R!
$end
#10000
1#
1G
#20000
0!
0#
0^
0G
1H
#30000
1#
1G
#40000
1!
0#
1^
0G
0H
1~
1K
1I
01!
0&!
1%!
0s
0m
0?!
0t
1z
0y
1v
0&
1'
0z
0v
1u
14
05
17
04
07
18
#50000
1#
1G
#60000
0#
0G
1H
#70000
0!
1#
0^
1G
#80000
0#
0G
0H
1!!
0~
0K
1J
0I
0%!
1$!
1r
0o
0'
1(
1L
#90000
1#
1G
#100000
0#
0G
1H
#110000
1#
1G
#120000
0#
0G
0H
1~
1K
0J
0=!
1;!
0$!
1#!
1s
0r
1o
1m
1t
0u
0(
1)
1y
08
15
#130000
1#
1G
#140000
b0 $
0#
0P!
0G
0j
0]
0s
1k
1;
1<
0t
1|
1{
1z
1v
1u
0{
0z
0y
0u
12
13
14
17
18
03
04
05
08
1H
#150000
1#
1G
#160000
0#
0G
0H
0!!
0~
1}
0K
1=!
0;!
11!
0#!
1"!
0K!
0C!
0>!
08!
1K!
1C!
1?!
18!
0)
1*
0L
1M
#170000
1#
1G
#180000
0#
0G
1H
#190000
1#
1G
#200000
0#
0G
0H
0}
1K
1>!
1&!
0"!
1&
0*
#210000
1#
1G
#220000
0#
0G
1H
#230000
1#
1G
#240000
0#
0G
0H
1~
0K
01!
0&!
1%!
0?!
0&
1'
1L
#250000
1#
1G
#260000
0#
0G
1H
#270000
1#
1G
#280000
0#
0G
0H
1!!
0~
1K
0%!
1$!
0'
1(
#290000
1#
1G
#300000
0#
0G
1H
#310000
1#
1G
#320000
0#
0G
0H
1~
0K
0=!
1;!
0$!
1#!
0(
1)
0L
0M
1N
#330000
1#
1G
#340000
0#
0G
1H
#350000
1#
1G
#360000
0#
0G
0H
0!!
0~
1}
1K
1=!
0;!
11!
0#!
1"!
0K!
0C!
0>!
08!
1K!
1C!
1?!
18!
0)
1*
#370000
1#
1G
#380000
0#
0G
1H
#390000
1#
1G
#400000
0#
0G
0H
0}
0K
1>!
1&!
0"!
1&
0*
1L
#410000
1#
1G
#420000
0#
0G
1H
#430000
1#
1G
#440000
0#
0G
0H
1~
1K
01!
0&!
1%!
0?!
0&
1'
#450000
1#
1G
#460000
0#
0G
1H
#470000
1#
1G
#480000
0#
0G
0H
1!!
0~
0K
0%!
1$!
0'
1(
0L
1M
#490000
1#
1G
#500000
0#
0G
1H
#510000
1#
1G
#520000
0#
0G
0H
1~
1K
0=!
1;!
0$!
1#!
0(
1)
#530000
1#
1G
#540000
0#
0G
1H
#550000
1#
1G
#560000
0#
0G
0H
0!!
0~
1}
0K
1=!
0;!
11!
0#!
1"!
0K!
0C!
0>!
08!
1K!
1C!
1?!
18!
0)
1*
1L
#570000
1#
1G
#580000
0#
0G
1H
#590000
1#
1G
#600000
0#
0G
0H
0}
1K
1>!
1&!
0"!
1&
0*
#610000
1#
1G
#620000
0#
0G
1H
#630000
1#
1G
#640000
0#
0G
0H
1~
0K
01!
0&!
1%!
0?!
0&
1'
0L
0M
0N
1O
#650000
1#
1G
#660000
0#
0G
1H
#670000
1#
1G
#680000
0#
0G
0H
1!!
0~
1K
0%!
1$!
0'
1(
#690000
1#
1G
#700000
0#
0G
1H
#710000
1#
1G
#720000
0#
0G
0H
1~
0K
0=!
1;!
0$!
1#!
0(
1)
1L
#730000
1#
1G
#740000
0#
0G
1H
#750000
1#
1G
#760000
0#
0G
0H
0!!
0~
1}
1K
1=!
0;!
11!
0#!
1"!
0K!
0C!
0>!
08!
1K!
1C!
1?!
18!
0)
1*
#770000
1#
1G
#780000
0#
0G
1H
#790000
1#
1G
#800000
0#
0G
0H
0}
0K
1>!
1&!
0"!
1&
0*
0L
1M
#810000
1#
1G
#820000
0#
0G
1H
#830000
1#
1G
#840000
0#
0G
0H
1~
1K
01!
0&!
1%!
0?!
0&
1'
#850000
1#
1G
#860000
0#
0G
1H
#870000
1#
1G
#880000
0#
0G
0H
1!!
0~
0K
0%!
1$!
0'
1(
1L
#890000
1#
1G
#900000
0#
0G
1H
#910000
1#
1G
#920000
0#
0G
0H
1~
1K
0=!
1;!
0$!
1#!
0(
1)
#930000
1#
1G
#940000
0#
0G
1H
#950000
1#
1G
#960000
0#
0G
0H
0!!
0~
1}
0K
1=!
0;!
11!
0#!
1"!
0K!
0C!
0>!
08!
1K!
1C!
1?!
18!
0)
1*
0L
0M
1N
#970000
1#
1G
#980000
0#
0G
1H
#990000
1#
1G
#1000000
