#ifndef RISCV_OPC_SFPU_INSNS_H
#define RISCV_OPC_SFPU_INSNS_H

#define XTTWH  0, INSN_CLASS_XTTTENSIXWH
#define XTTBH  0, INSN_CLASS_XTTTENSIXBH
#define XTTQSR 0, INSN_CLASS_XTTTENSIXQSR
#define SUFFIX MASK_SFPU, sfp_match_opcode, INSN_SFPU
{"sfpload",	  XTTWH,   "J20R8,J0s14,J16mf7ff,J14u2",MATCH_SFPLOAD,	SUFFIX},
{"sfpload",       XTTBH,   "J20R8,J0s13,J16mf7cf,J13u3",MATCH_SFPLOAD,	SUFFIX},
{"sfpload",       XTTQSR,  "J20R8,J0u10,J16mf7cf,J13u3,J10u1,J11u1",	MATCH_SFPLOAD,	0x1000|SUFFIX},
{"sfploadi",      XTTWH,   "J20R8,J0s16,J16m71f",	MATCH_SFPLOADI,	SUFFIX},
{"sfploadi",      XTTBH,   "J20R8,J0s16,J16m71f",	MATCH_SFPLOADI,	SUFFIX},
{"sfploadi",      XTTQSR,  "J20R8,J0s16,J16m71f",	MATCH_SFPLOADI,	SUFFIX},
{"sfpstore",      XTTWH,   "J20R,J0s14,J16mf7ff,J14u2",	MATCH_SFPSTORE,	SUFFIX},
{"sfpstore",      XTTBH,   "J20R,J0s13,J16mc7ff,J13u3",	MATCH_SFPSTORE,	SUFFIX},
{"sfpstore",      XTTQSR,  "J20R,J0u10,J16mc7ff,J13u3,J10u1,J11u1",	MATCH_SFPSTORE,	0x1000|SUFFIX},
{"sfplut",        XTTWH,   "J20R8,J16m1111",		MATCH_SFPLUT,	0xffff|SUFFIX},
{"sfplut",        XTTBH,   "J20R8,J16m1111",		MATCH_SFPLUT,	0xffff|SUFFIX},
{"sfplut",        XTTQSR,  "J20R8,J16m1111",		MATCH_SFPLUT,	0xffff|SUFFIX},
{"sfpmuli",       XTTWH,   "J4R8,J8u16,J0m1111",	MATCH_SFPMULI,	SUFFIX},
{"sfpmuli",       XTTBH,   "J4R8,J8u16,J0m1111",	MATCH_SFPMULI,	SUFFIX},
{"sfpmuli",       XTTQSR,  "J4R8,J8u16,J0m1111",	MATCH_SFPMULI,	SUFFIX},
{"sfpaddi",       XTTWH,   "J4R8,J8u16,J0m1111",	MATCH_SFPADDI,	SUFFIX},
{"sfpaddi",       XTTBH,   "J4R8,J8u16,J0m1111",	MATCH_SFPADDI,	SUFFIX},
{"sfpaddi",       XTTQSR,  "J4R8,J8u16,J0m1111",	MATCH_SFPADDI,	SUFFIX},
{"sfpdivp2",      XTTWH,   "J4R8,J8R,J12d12,J0m0-3",	MATCH_SFPDIVP2,	SUFFIX},
{"sfpdivp2",      XTTBH,   "J4R8,J8R,J12d12,J0m0-3",	MATCH_SFPDIVP2,	SUFFIX},
{"sfpdivp2",      XTTQSR,  "J4R8,J8R,J12d12,J0m0-3",	MATCH_SFPDIVP2,	SUFFIX},
{"sfpexexp",      XTTWH,   "J4R8,J8R,J0mf0f",		MATCH_SFPEXEXP,	0xfff000|SUFFIX},
{"sfpexexp",      XTTBH,   "J4R8,J8R,J0mf0f",		MATCH_SFPEXEXP,	0xfff000|SUFFIX},
{"sfpexexp",      XTTQSR,  "J4R8,J8R,J0mf0f",		MATCH_SFPEXEXP,	0xfff000|SUFFIX},
{"sfpexman",      XTTWH,   "J4R8,J8R,J0m3",		MATCH_SFPEXMAN,	0xfff000|SUFFIX},
{"sfpexman",      XTTBH,   "J4R8,J8R,J0m3",		MATCH_SFPEXMAN,	0xfff000|SUFFIX},
{"sfpexman",      XTTQSR,  "J4R8,J8R,J0m3",		MATCH_SFPEXMAN,	0xfff000|SUFFIX},
{"sfpiadd",       XTTWH,   "J4R8,J8R,J12d12,J0m5555-2222",	MATCH_SFPIADD,	SUFFIX},
{"sfpiadd",       XTTBH,   "J4R8,J8R,J12d12,J0m5555-2222",	MATCH_SFPIADD,	SUFFIX},
{"sfpiadd",       XTTQSR,  "J4R8,J8R,J12d12,J0m5555-2222",	MATCH_SFPIADD,	SUFFIX},
{"sfpshft",       XTTWH,   "J4R8,J8R,J12d12,J0m1-2",	MATCH_SFPSHFT,	SUFFIX},
{"sfpshft",       XTTBH,   "J4R8,J8R,J12d12,J0md-a2",	MATCH_SFPSHFT,	SUFFIX},
{"sfpshft",       XTTQSR,  "J4R8,J8R,J12d12,J0md-a2",	MATCH_SFPSHFT,	SUFFIX},
{"sfpabs",        XTTWH,   "J4R8,J8R,J0m3",		MATCH_SFPABS,	0xfff000|SUFFIX},
{"sfpabs",        XTTBH,   "J4R8,J8R,J0m3",		MATCH_SFPABS,	0xfff000|SUFFIX},
{"sfpabs",        XTTQSR,  "J4R8,J8R,J0m3",		MATCH_SFPABS,	0xfff000|SUFFIX},
{"sfpand",        XTTWH,   "J4R8,J8R",			MATCH_SFPAND,	0xfff00f|SUFFIX},
{"sfpand",        XTTBH,   "J4R8,J8R",			MATCH_SFPAND,	0xfff00f|SUFFIX},
{"sfpand",        XTTQSR,  "J4R8,J8R",			MATCH_SFPAND,	0xfff00f|SUFFIX},
{"sfpor",         XTTWH,   "J4R8,J8R",			MATCH_SFPOR,	0xfff00f|SUFFIX},
{"sfpor",         XTTBH,   "J4R8,J8R",			MATCH_SFPOR,	0xfff00f|SUFFIX},
{"sfpor",         XTTQSR,  "J4R8,J8R",			MATCH_SFPOR,	0xfff00f|SUFFIX},
{"sfpnot",        XTTWH,   "J4R8,J8R",			MATCH_SFPNOT,	0xfff00f|SUFFIX},
{"sfpnot",        XTTBH,   "J4R8,J8R",			MATCH_SFPNOT,	0xfff00f|SUFFIX},
{"sfpnot",        XTTQSR,  "J4R8,J8R",			MATCH_SFPNOT,	0xfff00f|SUFFIX},
{"sfplz",         XTTWH,   "J4R8,J8R,J0m5555",		MATCH_SFPLZ,	0xfff000|SUFFIX},
{"sfplz",         XTTBH,   "J4R8,J8R,J0m5555",		MATCH_SFPLZ,	0xfff000|SUFFIX},
{"sfplz",         XTTQSR,  "J4R8,J8R,J0m5555",		MATCH_SFPLZ,	0xfff000|SUFFIX},
{"sfpsetexp",     XTTWH,   "J4R8,J8R,J12d12,J0m5+2",	MATCH_SFPSETEXP,	SUFFIX},
{"sfpsetexp",     XTTBH,   "J4R8,J8R,J12d12,J0m5+2",	MATCH_SFPSETEXP,	SUFFIX},
{"sfpsetexp",     XTTQSR,  "J4R8,J8R,J12d12,J0m5+2",	MATCH_SFPSETEXP,	SUFFIX},
{"sfpsetman",     XTTWH,   "J4R8,J8R,J12d12,J0m1+2",	MATCH_SFPSETMAN,	SUFFIX},
{"sfpsetman",     XTTBH,   "J4R8,J8R,J12d12,J0m1+2",	MATCH_SFPSETMAN,	SUFFIX},
{"sfpsetman",     XTTQSR,  "J4R8,J8R,J12d12,J0m1+2",	MATCH_SFPSETMAN,	SUFFIX},
{"sfpsetsgn",     XTTWH,   "J4R8,J8R,J12d12,J0m1+2",	MATCH_SFPSETSGN,	SUFFIX},
{"sfpsetsgn",     XTTBH,   "J4R8,J8R,J12d12,J0m1+2",	MATCH_SFPSETSGN,	SUFFIX},
{"sfpsetsgn",     XTTQSR,  "J4R8,J8R,J12d12,J0m1+2",	MATCH_SFPSETSGN,	SUFFIX},
{"sfpmad",        XTTWH,   "J4R8,J16R,J12R,J8R,J0m1",	MATCH_SFPMAD,	0xf00000|SUFFIX},
{"sfpmad",        XTTBH,   "J4R8,J16R,J12R,J8R,J0mf",	MATCH_SFPMAD,	0xf00000|SUFFIX},
{"sfpmad",        XTTQSR,  "J4R8,J16R,J12R,J8R,J0mf",	MATCH_SFPMAD,	0xf00000|SUFFIX},
{"sfpadd",        XTTWH,   "J4R8,J16R,J12R,J8R,J0m1",	MATCH_SFPADD,	0xf00000|SUFFIX},
{"sfpadd",        XTTBH,   "J4R8,J16R,J12R,J8R,J0mf",	MATCH_SFPADD,	0xf00000|SUFFIX},
{"sfpadd",        XTTQSR,  "J4R8,J16R,J12R,J8R,J0mf",	MATCH_SFPADD,	0xf00000|SUFFIX},
{"sfpmul",        XTTWH,   "J4R8,J16R,J12R,J8R,J0m1",	MATCH_SFPMUL,	0xf00000|SUFFIX},
{"sfpmul",        XTTBH,   "J4R8,J16R,J12R,J8R,J0mf",	MATCH_SFPMUL,	0xf00000|SUFFIX},
{"sfpmul",        XTTQSR,  "J4R8,J16R,J12R,J8R,J0mf",	MATCH_SFPMUL,	0xf00000|SUFFIX},
{"sfpencc",       XTTWH,   "J12d12,J0m3+704",		MATCH_SFPENCC,	0xff0|SUFFIX},
{"sfpencc",       XTTBH,   "J12d12,J0m3+704",		MATCH_SFPENCC,	0xff0|SUFFIX},
{"sfpencc",       XTTQSR,  "J12d12,J0m3+704",		MATCH_SFPENCC,	0xff0|SUFFIX},
{"sfpcompc",      XTTWH,   "",				MATCH_SFPCOMPC,	0xffffff|SUFFIX},
{"sfpcompc",      XTTBH,   "",				MATCH_SFPCOMPC,	0xffffff|SUFFIX},
{"sfpcompc",      XTTQSR,  "",				MATCH_SFPCOMPC,	0xffffff|SUFFIX},
{"sfppushc",      XTTWH,   "J0mffff",			MATCH_SFPPUSHC,	0xfffff0|SUFFIX},
{"sfppushc",      XTTBH,   "J0mffff",			MATCH_SFPPUSHC,	0xfffff0|SUFFIX},
{"sfppushc",      XTTQSR,  "J0mffff",			MATCH_SFPPUSHC,	0xfffff0|SUFFIX},
{"sfppopc",       XTTWH,   "J0mffff",			MATCH_SFPPOPC,	0xfffff0|SUFFIX},
{"sfppopc",       XTTBH,   "J0mffff",			MATCH_SFPPOPC,	0xfffff0|SUFFIX},
{"sfppopc",       XTTQSR,  "J0mffff",			MATCH_SFPPOPC,	0xfffff0|SUFFIX},
{"sfpsetcc",      XTTWH,   "J8R,J12d12,J0mfffd+2",	MATCH_SFPSETCC,	0xf0|SUFFIX},
{"sfpsetcc",      XTTBH,   "J8R,J12d12,J0mfffd+2",	MATCH_SFPSETCC,	0xf0|SUFFIX},
{"sfpsetcc",      XTTQSR,  "J8R,J12d12,J0mfffd+2",	MATCH_SFPSETCC,	0xf0|SUFFIX},
{"sfpmov",        XTTWH,   "J4R8,J8R,J0m107",		MATCH_SFPMOV,	0xfff000|SUFFIX},
{"sfpmov",        XTTBH,   "J4R8,J8R,J0m107",		MATCH_SFPMOV,	0xfff000|SUFFIX},
{"sfpmov",        XTTQSR,  "J4R8,J8R,J0m107",		MATCH_SFPMOV,	0xfff000|SUFFIX},
{"ttnop",         XTTWH,   "",				MATCH_SFPNOP,	0xffffff|SUFFIX},
{"ttnop",         XTTBH,   "",				MATCH_SFPNOP,	0xffffff|SUFFIX},
{"ttnop",         XTTQSR,  "",				MATCH_SFPNOP,	0xffffff|SUFFIX},
{"sfpnop",        XTTWH,   "",				MATCH_SFPWNOP,	0xffffff|SUFFIX},
{"sfpnop",        XTTBH,   "",				MATCH_SFPWNOP,	0xffffff|SUFFIX},
{"sfpnop",        XTTQSR,  "",				MATCH_SFPWNOP,	0xffffff|SUFFIX|INSN_ALIAS},
// A nop that does something?  'tis a silly name
{"sfpbankdone",   XTTQSR,  "J2u1,J1u1,J0u1",		MATCH_SFPWNOP,	0xfffff8|SUFFIX},
{"ttincrwc",      XTTWH,   "J18s6,J14s4,J10s4,J6s4",	MATCH_SFPINCRWC,	0x3f|SUFFIX},
{"ttincrwc",      XTTBH,   "J18s6,J14s4,J10s4,J6s4",	MATCH_SFPINCRWC,	0x3f|SUFFIX},
{"ttincrwc",      XTTQSR,  "J18s6,J13s5,J8s5,J0s8",	MATCH_SFPINCRWC,	SUFFIX},
{"ttreplay",      XTTWH,   "J14u10,J4u10,J1u3,J0u1",	MATCH_SFPREPLAY,	SUFFIX},
{"ttreplay",      XTTBH,   "J14u10,J4u10,J1u3,J0u1",	MATCH_SFPREPLAY,	SUFFIX},
{"ttreplay",      XTTQSR,  "J14u10,J4u10,J3u1,J2u1,J1u1,J0u1",	MATCH_SFPREPLAY,	SUFFIX},
{"sfpxor",        XTTWH,   "J4R8,J8R",			MATCH_SFPXOR,	0xfff00f|SUFFIX},
{"sfpxor",        XTTBH,   "J4R8,J8R",			MATCH_SFPXOR,	0xfff00f|SUFFIX},
{"sfpxor",        XTTQSR,  "J4R8,J8R",			MATCH_SFPXOR,	0xfff00f|SUFFIX},
{"sfpcast",       XTTWH,   "J4R8,J8R,J0m3",		MATCH_SFPCAST,	0xfff000|SUFFIX},
{"sfpcast",       XTTBH,   "J4R8,J8R,J0mf",		MATCH_SFPCAST,	0xfff000|SUFFIX},
{"sfpcast",       XTTQSR,  "J4R8,J8R,J0mf",		MATCH_SFPCAST,	0xfff000|SUFFIX},
{"sfpshft2",      XTTWH,   "J4R8,J8R,J12d12,J0m7f",	MATCH_SFPSHFT2,	SUFFIX},
{"sfpshft2",      XTTBH,   "J4R8,J8R,J12d12,J0m7f",	MATCH_SFPSHFT2,	SUFFIX},
{"sfpshft2",      XTTQSR,  "J4R8,J8R,J12d12,J0m7f",	MATCH_SFPSHFT2,	SUFFIX},
{"sfpconfig",     XTTWH,   "J4mf9ff,J8u16,J0md7ff",	MATCH_SFPCONFIG,	SUFFIX},
{"sfpconfig",     XTTBH,   "J4mf9ff,J8u16,J0md7ff",	MATCH_SFPCONFIG,	SUFFIX},
{"sfpconfig",     XTTQSR,  "J4mf9ff,J8u16,J0md7ff",	MATCH_SFPCONFIG,	SUFFIX},
{"sfpswap",       XTTWH,   "J4R8,J8R,J0m1ff",		MATCH_SFPSWAP,	0xfff000|SUFFIX},
{"sfpswap",       XTTBH,   "J4R8,J8R,J0m1ff",		MATCH_SFPSWAP,	0xfff000|SUFFIX},
{"sfpswap",       XTTQSR,  "J4R8,J8R,J0m1ff",		MATCH_SFPSWAP,	0xfff000|SUFFIX},
{"sfplutfp32",    XTTWH,   "J4R8,J0m44dd",		MATCH_SFPLUTFP32,	0xffff00|SUFFIX},
{"sfplutfp32",    XTTBH,   "J4R8,J0m44dd",		MATCH_SFPLUTFP32,	0xffff00|SUFFIX},
{"sfplutfp32",    XTTQSR,  "J4R8,J0m44dd",		MATCH_SFPLUTFP32,	0xffff00|SUFFIX},
{"sfptransp",     XTTWH,   "",				MATCH_SFPTRANSP,	0xffffff|SUFFIX},
{"sfptransp",     XTTBH,   "",				MATCH_SFPTRANSP,	0xffffff|SUFFIX},
{"sfptransp",     XTTQSR,  "",				MATCH_SFPTRANSP,	0xffffff|SUFFIX},
{"sfploadmacro",  XTTWH,   "J22u2,J20S8,J0o10,J16mf3ff,J14u2",MATCH_SFPLDMACRO,	0x3c00|SUFFIX},
{"sfploadmacro",  XTTBH,   "J22u2,J20S8,J0o10,J16mf3ff,J13u3",MATCH_SFPLDMACRO,	0x1c00|SUFFIX},
{"sfploadmacro",  XTTQSR,  "J22u2,J20S8,J1u10,J16mf3ff,J13u3,J11u1",	MATCH_SFPLDMACRO,	0x1000|SUFFIX},
{"sfpstochrnd",   XTTWH,   "J4R8,J12R,J8R,J0mffff,J21u1,J16s5",	MATCH_SFPSTOCH_RND,	0xc00000|SUFFIX},
{"sfpstochrnd",   XTTBH,   "J4R8,J12R,J8R,J0mffff,J21u1,J16s5",	MATCH_SFPSTOCH_RND,	0xc00000|SUFFIX},
{"sfpstochrnd",   XTTQSR,  "J4R8,J12R,J8R,J0mffff,J21u1,J16s5",	MATCH_SFPSTOCH_RND,	0xc00000|SUFFIX},
{"sfpnonlinear",  XTTQSR,  "J4R8,J8R,J0m3f",		MATCH_SFPNONLINEAR,	0xfff000|SUFFIX},
{"sfparecip",     XTTBH,   "J4R8,J8R,J0m7",		MATCH_SFPARECIP,	0xfff000|SUFFIX},
{"sfparecip",     XTTQSR,   "J4R8,J8R,J0m7",		MATCH_SFPARECIP,	0xfff000|SUFFIX|INSN_ALIAS},
{"sfpgt",         XTTBH,   "J4R8,J8R,J12d12,J0mffff",	MATCH_SFPGT,	SUFFIX},
{"sfpgt",         XTTQSR,  "J4R8,J8R,J12d12,J0mffff",	MATCH_SFPGT,	SUFFIX},
/* Erratum, sfpmul24 pays attention to the op_c operand, so provide a
   zero there.  */
{"sfpmul24",      XTTBH,   "J4R8,J16R,J12R,J0m3333",	MATCH_SFPMUL24|0x900,	0xf00f00|SUFFIX},
{"sfpmul24",      XTTQSR,  "J4R8,J16R,J12R,J0m3333",	MATCH_SFPMUL24|0x900,	0xf00f00|SUFFIX},
{"sfple",         XTTBH,   "J4R8,J8R,J12d12,J0mffff",	MATCH_SFPLE,	SUFFIX},
{"sfple",         XTTQSR,  "J4R8,J8R,J12d12,J0mffff",	MATCH_SFPLE,	SUFFIX},

/* DMA Reg Instructions */
{"ttadddmareg",   XTTWH,  "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPADDDMAREG,	0x7c0000|SUFFIX},
{"ttadddmareg",   XTTBH,  "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPADDDMAREG,	0x7c0000|SUFFIX},
{"ttadddmareg",   XTTQSR, "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPADDDMAREG,	0x7c0000|SUFFIX},
{"ttsubdmareg",   XTTWH,  "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPSUB_DMAREG,	0x7c0000|SUFFIX},
{"ttsubdmareg",   XTTBH,  "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPSUB_DMAREG,	0x7c0000|SUFFIX},
{"ttsubdmareg",   XTTQSR, "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPSUB_DMAREG,	0x7c0000|SUFFIX},
{"ttmuldmareg",   XTTWH,  "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPMUL_DMAREG,	0x7c0000|SUFFIX},
{"ttmuldmareg",   XTTBH,  "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPMUL_DMAREG,	0x7c0000|SUFFIX},
{"ttmuldmareg",   XTTQSR, "J23u1,J12u6,J6u6,J0u6",	MATCH_SFPMUL_DMAREG,	0x7c0000|SUFFIX},
{"ttsetdmareg",   XTTWH,  "J22u2,J8u14,J7u1,J0u7",	MATCH_SFPSET_DMAREG,	SUFFIX},
{"ttsetdmareg",   XTTBH,  "J22u2,J8u14,J7u1,J0u7",	MATCH_SFPSET_DMAREG,	SUFFIX},
{"ttsetdmareg",   XTTQSR, "J22u2,J8u14,J7u1,J0u7",	MATCH_SFPSET_DMAREG,	SUFFIX},
{"ttshiftdmareg", XTTWH, "J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPSHIFT_DMAREG,	SUFFIX},
{"ttshiftdmareg", XTTBH, "J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPSHIFT_DMAREG,	SUFFIX},
{"ttshiftdmareg", XTTQSR,"J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPSHIFT_DMAREG,	SUFFIX},
{"ttcmpdmareg",   XTTWH, "J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPCMP_DMAREG,	SUFFIX},
{"ttcmpdmareg",   XTTBH, "J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPCMP_DMAREG,	SUFFIX},
{"ttcmpdmareg",   XTTQSR,"J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPCMP_DMAREG,	SUFFIX},
{"ttbitwopdmareg",XTTWH, "J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPBITWOP_DMAREG,	SUFFIX},
{"ttbitwopdmareg",XTTBH, "J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPBITWOP_DMAREG,	SUFFIX},
{"ttbitwopdmareg",XTTQSR,"J23u1,J18u5,J12u6,J6u6,J0u6",	MATCH_SFPBITWOP_DMAREG,	SUFFIX},
{"ttaddrcrxy",    XTTWH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPADDRCRXY,	SUFFIX},
{"ttaddrcrxy",    XTTBH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPADDRCRXY,	SUFFIX},
{"ttaddrcrxy",    XTTQSR,"J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPADDRCRXY,	SUFFIX},
{"ttaddrcrzw",    XTTWH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPADDRCRZW,	SUFFIX},
{"ttaddrcrzw",    XTTBH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPADDRCRZW,	SUFFIX},
{"ttaddrcrzw",    XTTQSR,"J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPADDRCRZW,	SUFFIX},
{"ttapool3s1",    XTTWH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPAPOOL3S1,	SUFFIX},
{"ttapool3s1",    XTTBH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPAPOOL3S1,	SUFFIX},
{"ttapool3s2",    XTTWH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPAPOOL3S2,	SUFFIX},
{"ttapool3s2",    XTTBH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPAPOOL3S2,	SUFFIX},
{"ttatcas",       XTTWH, "J23u1,J18u4,J14u4,J12u2,J6u6,J0u6",	MATCH_SFPATCAS,	0x400000|SUFFIX},
{"ttatcas",       XTTBH, "J23u1,J18u4,J14u4,J12u2,J6u6,J0u6",	MATCH_SFPATCAS,	0x400000|SUFFIX},
{"ttatcas",       XTTQSR,"J18u4,J14u4,J12u2,J0u6",	MATCH_SFPATCAS,	0xc00fc0|SUFFIX},
{"ttatgetm",      XTTWH, "J0u24",			MATCH_SFPATGETM,	SUFFIX},
{"ttatgetm",      XTTBH, "J0u24",			MATCH_SFPATGETM,	SUFFIX},
{"ttatgetm",      XTTQSR,"J0u16",			MATCH_SFPATGETM,	0xff0000|SUFFIX},
{"ttatincget",    XTTWH, "J23u1,J14u9,J12u2,J6u6,J0u6",	MATCH_SFPATINCGET,	SUFFIX},
{"ttatincget",    XTTBH, "J23u1,J14u9,J12u2,J6u6,J0u6",	MATCH_SFPATINCGET,	SUFFIX},
{"ttatincget",    XTTQSR,"J14u9,J12u2,J6u6,J0u6",	MATCH_SFPATINCGET,	0x800000|SUFFIX},
{"ttatincgetptr", XTTWH, "J23u1,J22u1,J18u4,J14u4,J12u2,J6u6,J0u6",	MATCH_SFPATINCGETPTR,	SUFFIX},
{"ttatincgetptr", XTTBH, "J23u1,J22u1,J18u4,J14u4,J12u2,J6u6,J0u6",	MATCH_SFPATINCGETPTR,	SUFFIX},
{"ttatincgetptr", XTTQSR,"J22u1,J18u4,J14u4,J12u2,J6u6,J0u6",	MATCH_SFPATINCGETPTR,	0x800000|SUFFIX},
{"ttatrelm",      XTTWH, "J0u24",			MATCH_SFPATRELM,	SUFFIX},
{"ttatrelm",      XTTBH, "J0u24",			MATCH_SFPATRELM,	SUFFIX},
{"ttatrelm",      XTTQSR,"J0u16",			MATCH_SFPATRELM,	0xff0000|SUFFIX},
{"ttatswap",      XTTWH, "J23u1,J14u9,J6u6,J0u6",	MATCH_SFPATSWAP,	0x3000|SUFFIX},
{"ttatswap",      XTTBH, "J23u1,J14u9,J6u8,J0u6",	MATCH_SFPATSWAP,	SUFFIX},
{"ttatswap",      XTTQSR,"J14u9,J6u8,J0u6",		MATCH_SFPATSWAP,	0x800000|SUFFIX},
{"ttcfgshiftmask",XTTBH, "J23u1,J20u3,J15u5,J10u5,J8u2,J0u8",	MATCH_SFPCFGSHIFTMASK,	SUFFIX},
{"ttcfgshiftmask",XTTQSR,"J16u8,J15u1,J12u3,J7u5,J2u5,J0u2",	MATCH_SFPCFGSHIFTMASK,	SUFFIX},
{"ttcleardvalid", XTTWH, "J22u2,J0u22",			MATCH_SFPCLEARDVALID,	SUFFIX},
{"ttcleardvalid", XTTBH, "J22u2,J0u22",			MATCH_SFPCLEARDVALID,	SUFFIX},
{"ttcleardvalid", XTTQSR,"J22u2,J20u2,J10u4,J6u4,J2u4,J0u2",	MATCH_SFPCLEARDVALID,	0xfc000|SUFFIX},
{"ttclrexphist",  XTTWH, "",				MATCH_SFPCLREXPHIST,	0xffffff|SUFFIX},
{"ttclrexphist",  XTTBH, "",				MATCH_SFPCLREXPHIST,	0xffffff|SUFFIX},
{"ttclrexphist",  XTTQSR,"",				MATCH_SFPCLREXPHIST,	0xffffff|SUFFIX},
{"ttconv3s1",     XTTWH, "J22u2,J17u5,J15u2,J0u15",	MATCH_SFPCONV3S1,	SUFFIX},
{"ttconv3s1",     XTTBH, "J22u2,J17u5,J14u3,J0u14",	MATCH_SFPCONV3S1,	SUFFIX},
{"ttconv3s1",     XTTQSR,"J22u2,J17u5,J14u3,J0u14",	MATCH_SFPCONV3S1,	SUFFIX},
{"ttconv3s2",     XTTWH, "J22u2,J17u5,J15u2,J0u15",	MATCH_SFPCONV3S2,	SUFFIX},
{"ttconv3s2",     XTTBH, "J22u2,J17u5,J14u3,J0u14",	MATCH_SFPCONV3S2,	SUFFIX},
{"ttconv3s2",     XTTQSR,"J22u2,J17u5,J14u3,J0u14",	MATCH_SFPCONV3S2,	SUFFIX},
{"ttdmanop",      XTTWH, "",				MATCH_SFPDMANOP,	0xffffff|SUFFIX},
{"ttdmanop",      XTTBH, "",				MATCH_SFPDMANOP,	0xffffff|SUFFIX},
{"ttdmanop",      XTTQSR,"",				MATCH_SFPDMANOP,	0xffffff|SUFFIX},
{"ttdotpv",       XTTWH, "J22u2,J21u1,J19u2,J15u4,J0u15",	MATCH_SFPDOTPV,	SUFFIX},
{"ttdotpv",       XTTBH, "J22u2,J21u1,J19u2,J14u5,J0u14",	MATCH_SFPDOTPV,	SUFFIX},
{"ttdotpv",       XTTQSR,"J22u2,J21u1,J19u2,J14u5,J0u14",	MATCH_SFPDOTPV,	SUFFIX},
{"ttelwadd",      XTTWH, "J22u2,J21u1,J19u2,J15u4,J0u15",	MATCH_SFPELWADD,	SUFFIX},
{"ttelwadd",      XTTBH, "J22u2,J21u1,J19u2,J14u5,J0u14",	MATCH_SFPELWADD,	SUFFIX},
{"ttelwadd",      XTTQSR,"J22u2,J21u1,J19u2,J14u3,J0u11",	MATCH_SFPELWADD,	0x63800|SUFFIX},
{"ttelwadddi",    XTTQSR,"J22u2,J19u3,J15u4,J11u4,J8u3,J0u8",	MATCH_SFPELWADDDI,	SUFFIX},
{"ttelwmul",      XTTWH, "J22u2,J21u1,J19u2,J15u4,J0u15",	MATCH_SFPELWMUL,	SUFFIX},
{"ttelwmul",      XTTBH, "J22u2,J21u1,J19u2,J14u5,J0u14",	MATCH_SFPELWMUL,	SUFFIX},
{"ttelwmul",      XTTQSR,"J22u2,J21u1,J19u2,J14u3,J0u11",	MATCH_SFPELWMUL,	0x63800|SUFFIX},
{"ttelwmuldi",    XTTQSR,"J22u2,J19u3,J15u4,J11u4,J8u3,J0u8",	MATCH_SFPELWMULDI,	SUFFIX},
{"ttelwsub",      XTTWH, "J22u2,J21u1,J19u2,J15u4,J0u15",	MATCH_SFPELWSUB,	SUFFIX},
{"ttelwsub",      XTTBH, "J22u2,J21u1,J19u2,J14u5,J0u14",	MATCH_SFPELWSUB,	SUFFIX},
{"ttelwsub",      XTTQSR,"J22u2,J21u1,J19u2,J14u3,J0u11",	MATCH_SFPELWSUB,	0x63800|SUFFIX},
{"ttelwsubdi",    XTTQSR,"J22u2,J19u3,J15u4,J11u4,J8u3,J0u8",	MATCH_SFPELWSUBDI,	SUFFIX},
{"ttflushdma",    XTTWH, "J0u24",			MATCH_SFPFLUSHDMA,	SUFFIX},
{"ttflushdma",    XTTBH, "J0u24",			MATCH_SFPFLUSHDMA,	SUFFIX},
{"ttflushdma",    XTTQSR,"J0u24",			MATCH_SFPFLUSHDMA,	SUFFIX},
{"ttgapool",      XTTWH, "J22u2,J19u3,J15u4,J14u1,J0u14",	MATCH_SFPGAPOOL,	SUFFIX},
{"ttgapool",      XTTBH, "J22u2,J19u3,J15u4,J14u1,J0u14",	MATCH_SFPGAPOOL,	SUFFIX},
{"ttgapool",      XTTQSR,"J22u2,J19u3,J15u3,J14u1,J0u11",	MATCH_SFPGAPOOL,	0x43800|SUFFIX},
{"ttgatesrcrst",  XTTWH, "J1u23,J0u1",			MATCH_SFPGATESRCRST,	SUFFIX},
{"ttgatesrcrst",  XTTBH, "J1u23,J0u1",			MATCH_SFPGATESRCRST,	SUFFIX},
{"ttgatesrcrst",  XTTQSR,"J1u23,J0u1",			MATCH_SFPGATESRCRST,	SUFFIX},
{"ttgmpool",      XTTWH, "J22u2,J19u3,J15u4,J14u1,J0u14",	MATCH_SFPGMPOOL,	SUFFIX},
{"ttgmpool",      XTTBH, "J22u2,J19u3,J15u4,J14u1,J0u14",	MATCH_SFPGMPOOL,	SUFFIX},
{"ttgmpool",      XTTQSR,"J22u2,J19u3,J15u3,J14u1,J0u11",	MATCH_SFPGMPOOL,	0x43800|SUFFIX},
{"ttincadcxy",    XTTWH, "J21u3,J15u6,J12u3,J9u3,J6u3",	MATCH_SFPINCADCXY,	0x3f|SUFFIX},
{"ttincadcxy",    XTTBH, "J21u3,J15u6,J12u3,J9u3,J6u3",	MATCH_SFPINCADCXY,	0x3f|SUFFIX},
{"ttincadcxy",    XTTQSR,"J21u3,J15u6,J12u3,J9u3,J6u3",	MATCH_SFPINCADCXY,	0x3f|SUFFIX},
{"ttincadczw",    XTTWH, "J21u3,J15u6,J12u3,J9u3,J6u3",	MATCH_SFPINCADCZW,	0x3f|SUFFIX},
{"ttincadczw",    XTTBH, "J21u3,J15u6,J12u3,J9u3,J6u3",	MATCH_SFPINCADCZW,	0x3f|SUFFIX},
{"ttincadczw",    XTTQSR,"J21u3,J15u6,J12u3,J9u3,J6u3",	MATCH_SFPINCADCZW,	0x3f|SUFFIX},
{"ttloadind",     XTTWH, "J22u2,J14u8,J12u2,J6u6,J0u6",	MATCH_SFPLOADIND,	SUFFIX},
{"ttloadind",     XTTBH, "J22u2,J14u8,J12u2,J6u6,J0u6",	MATCH_SFPLOADIND,	SUFFIX},
{"ttloadind",     XTTQSR,"J22u2,J14u8,J12u2,J6u6,J0u6",	MATCH_SFPLOADIND,	SUFFIX},
{"ttloadreg",     XTTWH, "J18u6,J0u18",			MATCH_SFPLOADREG,	SUFFIX},
{"ttloadreg",     XTTBH, "J18u6,J0u18",			MATCH_SFPLOADREG,	SUFFIX},
{"ttloadreg",     XTTQSR,"J18u6,J0u18",			MATCH_SFPLOADREG,	SUFFIX},
{"ttmfconv3s1",   XTTWH, "J22u2,J17u5,J15u2,J0u15",	MATCH_SFPMFCONV3S1,	SUFFIX},
{"ttmfconv3s1",   XTTBH, "J22u2,J17u5,J14u3,J0u14",	MATCH_SFPMFCONV3S1,	SUFFIX},
{"ttmfconv3s1",   XTTQSR,"J22u2,J17u5,J14u3,J0u14",	MATCH_SFPMFCONV3S1,	SUFFIX},
{"ttmop",         XTTWH, "J23u1,J16u7,J0u16",		MATCH_SFPMOP,	SUFFIX},
{"ttmop",         XTTBH, "J23u1,J16u7,J0u16",		MATCH_SFPMOP,	SUFFIX},
{"ttmop",         XTTQSR,"J23u1,J22u1,J15u7,J0u15",	MATCH_SFPMOP,	SUFFIX},
{"ttmopcfg",      XTTWH, "J0u24",			MATCH_SFPMOP_CFG,	SUFFIX},
{"ttmopcfg",      XTTBH, "J0u24",			MATCH_SFPMOP_CFG,	SUFFIX},
{"ttmopcfg",      XTTQSR,"J0u24",			MATCH_SFPMOP_CFG,	SUFFIX},
{"ttmova2d",      XTTWH, "J23u1,J17u6,J15u2,J12u2,J0u12",	MATCH_SFPMOVA2D,	0x4000|SUFFIX},
{"ttmova2d",      XTTBH, "J23u1,J17u6,J14u3,J12u2,J0u12",	MATCH_SFPMOVA2D,	SUFFIX},
{"ttmova2d",      XTTQSR,"J23u1,J17u6,J14u3,J12u2,J0u11",	MATCH_SFPMOVA2D,	0x800|SUFFIX},
{"ttmovb2a",      XTTWH, "J17u7,J15u2,J12u2,J0u12",	MATCH_SFPMOVB2A,	0x4000|SUFFIX},
{"ttmovb2a",      XTTBH, "J17u7,J14u3,J12u2,J0u12",	MATCH_SFPMOVB2A,	SUFFIX},
{"ttmovb2a",      XTTQSR,"J17u7,J14u3,J12u2,J0u12",	MATCH_SFPMOVB2A,	SUFFIX},
{"ttmovb2d",      XTTWH, "J23u1,J17u6,J15u2,J12u3,J0u12",	MATCH_SFPMOVB2D,	SUFFIX},
{"ttmovb2d",      XTTBH, "J23u1,J17u6,J14u3,J11u3,J0u11",	MATCH_SFPMOVB2D,	SUFFIX},
{"ttmovb2d",      XTTQSR,"J23u1,J17u6,J14u3,J12u2,J11u1,J0u11",	MATCH_SFPMOVB2D,	SUFFIX},
{"ttmovd2a",      XTTWH, "J23u1,J17u6,J15u2,J12u2,J0u12",	MATCH_SFPMOVD2A,	0x4000|SUFFIX},
{"ttmovd2a",      XTTBH, "J23u1,J17u6,J14u3,J12u2,J0u12",	MATCH_SFPMOVD2A,	SUFFIX},
{"ttmovd2a",      XTTQSR,"J23u1,J17u6,J14u3,J12u2,J0u11",	MATCH_SFPMOVD2A,	0x800|SUFFIX},
{"ttmovd2b",      XTTWH, "J23u1,J17u6,J15u2,J12u2,J0u12",	MATCH_SFPMOVD2B,	0x4000|SUFFIX},
{"ttmovd2b",      XTTBH, "J23u1,J17u6,J14u3,J12u2,J0u12",	MATCH_SFPMOVD2B,	SUFFIX},
{"ttmovd2b",      XTTQSR,"J23u1,J17u6,J14u3,J12u2,J11u1,J0u11",	MATCH_SFPMOVD2B,	SUFFIX},
{"ttmovdbga2d",   XTTWH, "J23u1,J17u6,J15u2,J12u3,J0u12",	MATCH_SFPMOVDBGA2D,	SUFFIX},
{"ttmovdbga2d",   XTTBH, "J23u1,J17u6,J14u3,J12u2,J0u12",	MATCH_SFPMOVDBGA2D,	SUFFIX},
{"ttmovdbga2d",   XTTQSR,"J23u1,J17u6,J14u3,J12u2,J0u11",	MATCH_SFPMOVDBGA2D,	0x800|SUFFIX},
{"ttmovdbgb2d",   XTTBH, "J23u1,J17u6,J14u3,J11u3,J0u11",	MATCH_SFPMOVDBGB2D,	SUFFIX},
{"ttmovdbgb2d",   XTTQSR,"J23u1,J17u6,J14u3,J12u2,J11u1,J0u11",	MATCH_SFPMOVDBGB2D,	SUFFIX},
{"ttmpool3s1",    XTTWH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPMPOOL3S1,	SUFFIX},
{"ttmpool3s1",    XTTBH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPMPOOL3S1,	SUFFIX},
{"ttmpool3s1",    XTTQSR,"J22u2,J15u7,J14u1,J0u14",	MATCH_SFPMPOOL3S1,	SUFFIX},
{"ttmpool3s2",    XTTWH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPMPOOL3S2,	SUFFIX},
{"ttmpool3s2",    XTTBH, "J22u2,J15u7,J14u1,J0u14",	MATCH_SFPMPOOL3S2,	SUFFIX},
{"ttmpool3s2",    XTTQSR,"J22u2,J15u7,J14u1,J0u14",	MATCH_SFPMPOOL3S2,	SUFFIX},
{"ttmvmul",       XTTWH, "J22u2,J19u3,J15u4,J0u15",	MATCH_SFPMVMUL,	SUFFIX},
{"ttmvmul",       XTTBH, "J22u2,J19u3,J14u5,J0u14",	MATCH_SFPMVMUL,	SUFFIX},
{"ttmvmul",       XTTQSR,"J22u2,J19u3,J14u3,J0u11",	MATCH_SFPMVMUL,	0x63800|SUFFIX},
{"ttmvmuldi",     XTTQSR,"J22u2,J19u3,J15u4,J11u4,J8u3,J0u8",	MATCH_SFPMVMULDI,	SUFFIX},
{"ttpacr",        XTTWH, "J15u9,J12u3,J8u4,J7u1,J4u3,J1u3,J0u1",	MATCH_SFPPACR,	SUFFIX},
{"ttpacr",        XTTBH, "J21u3,J18u3,J17u1,J15u2,J13u2,J12u1,J8u4,J7u1,J4u3,J2u2,J1u1,J0u1",	MATCH_SFPPACR,	SUFFIX},
{"ttpacr",        XTTQSR,"J21u3,J18u3,J17u1,J15u2,J13u2,J12u1,J8u4,J7u1,J4u3,J2u2,J1u1,J0u1",	MATCH_SFPPACR,	SUFFIX},
{"ttpacrsetreg",  XTTWH, "J23u1,J22u1,J12u10,J8u4,J2u6,J1u1,J0u1",	MATCH_SFPPACR_SETREG,	SUFFIX},
{"ttpacrsetreg",  XTTBH, "J23u1,J22u1,J12u10,J10u2,J8u2,J2u6,J1u1,J0u1",	MATCH_SFPPACR_SETREG,	SUFFIX},
{"ttpacrsetreg",  XTTQSR,"J23u1,J22u1,J12u10,J10u2,J8u2,J2u6,J1u1,J0u1",	MATCH_SFPPACR_SETREG,	SUFFIX},
{"ttrareb",       XTTWH, "",				MATCH_SFPRAREB,	0xffffff|SUFFIX},
{"ttrareb",       XTTBH, "",				MATCH_SFPRAREB,	0xffffff|SUFFIX},
{"ttrareb",       XTTQSR,"",				MATCH_SFPRAREB,	0xffffff|SUFFIX},
{"ttrdcfg",       XTTWH, "J16u8,J0u16",			MATCH_SFPRDCFG,	SUFFIX},
{"ttrdcfg",       XTTBH, "J16u8,J0u16",			MATCH_SFPRDCFG,	SUFFIX},
{"ttrdcfg",       XTTQSR,"J16u8,J0u16",			MATCH_SFPRDCFG,	SUFFIX},
{"ttreg2flop",    XTTWH, "J22u2,J20u2,J18u2,J16u2,J6u10,J0u6",	MATCH_SFPREG2FLOP,	SUFFIX},
{"ttreg2flop",    XTTBH, "J22u2,J20u2,J18u2,J16u2,J6u10,J0u6",	MATCH_SFPREG2FLOP,	SUFFIX},
{"ttreg2flop",    XTTQSR,"J22u2,J20u2,J18u2,J16u2,J6u10,J0u6",	MATCH_SFPREG2FLOP,	SUFFIX},
{"ttresourcedecl",XTTBH, "J13u11,J4u9,J0u4",		MATCH_SFPRESOURCEDECL,	SUFFIX},
{"ttresourcedecl",XTTQSR,"J15u4,J5u10,J0u5",		MATCH_SFPRESOURCEDECL,	0xf80000|SUFFIX},
{"ttrmwcib0",     XTTWH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB0,	SUFFIX},
{"ttrmwcib0",     XTTBH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB0,	SUFFIX},
{"ttrmwcib0",     XTTQSR,"J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB0,	SUFFIX},
{"ttrmwcib1",     XTTWH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB1,	SUFFIX},
{"ttrmwcib1",     XTTBH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB1,	SUFFIX},
{"ttrmwcib1",     XTTQSR,"J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB1,	SUFFIX},
{"ttrmwcib2",     XTTWH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB2,	SUFFIX},
{"ttrmwcib2",     XTTBH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB2,	SUFFIX},
{"ttrmwcib2",     XTTQSR,"J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB2,	SUFFIX},
{"ttrmwcib3",     XTTWH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB3,	SUFFIX},
{"ttrmwcib3",     XTTBH, "J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB3,	SUFFIX},
{"ttrmwcib3",     XTTQSR,"J16u8,J8u8,J0u8",		MATCH_SFPRMWCIB3,	SUFFIX},
{"ttrstdma",      XTTWH, "",				MATCH_SFPRSTDMA,	0xffffff|SUFFIX},
{"ttrstdma",      XTTBH, "",				MATCH_SFPRSTDMA,	0xffffff|SUFFIX},
{"ttrstdma",      XTTQSR,"",				MATCH_SFPRSTDMA,	0xffffff|SUFFIX},
{"ttsemget",      XTTWH, "J2u22",			MATCH_SFPSEMGET,	0x3|SUFFIX},
{"ttsemget",      XTTBH, "J2u22",			MATCH_SFPSEMGET,	0x3|SUFFIX},
{"ttsemget",      XTTQSR,"J8u5,J0u8",			MATCH_SFPSEMGET,	0xffe000|SUFFIX},
{"ttseminit",     XTTWH, "J20u4,J16u4,J2u14",		MATCH_SFPSEMINIT,	0x3|SUFFIX},
{"ttseminit",     XTTBH, "J20u4,J16u4,J2u14",		MATCH_SFPSEMINIT,	0x3|SUFFIX},
{"ttseminit",     XTTQSR,"J20u4,J16u4,J8u5,J0u8",	MATCH_SFPSEMINIT,	0xe000|SUFFIX},
{"ttsempost",     XTTWH, "J2u22",			MATCH_SFPSEMPOST,	0x3|SUFFIX},
{"ttsempost",     XTTBH, "J2u22",			MATCH_SFPSEMPOST,	0x3|SUFFIX},
{"ttsempost",     XTTQSR,"J8u5,J0u8",			MATCH_SFPSEMPOST,	0xffe000|SUFFIX},
{"ttsemwait",     XTTWH, "J15u9,J2u13,J0u2",		MATCH_SFPSEMWAIT,	SUFFIX},
{"ttsemwait",     XTTBH, "J15u9,J2u13,J0u2",		MATCH_SFPSEMWAIT,	SUFFIX},
{"ttsemwait",     XTTQSR,"J15u9,J13u2,J8u5,J0u8",	MATCH_SFPSEMWAIT,	SUFFIX},
{"ttsetadc",      XTTWH, "J21u3,J20u1,J18u2,J0u18",	MATCH_SFPSETADC,	SUFFIX},
{"ttsetadc",      XTTBH, "J21u3,J20u1,J18u2,J0u18",	MATCH_SFPSETADC,	SUFFIX},
{"ttsetadc",      XTTQSR,"J21u3,J20u1,J18u2,J0u18",	MATCH_SFPSETADC,	SUFFIX},
{"ttsetadcxx",    XTTWH, "J21u3,J10u11,J0u10",		MATCH_SFPSETADCXX,	SUFFIX},
{"ttsetadcxx",    XTTBH, "J21u3,J10u11,J0u10",		MATCH_SFPSETADCXX,	SUFFIX},
{"ttsetadcxx",    XTTQSR,"J21u3,J10u11,J0u10",		MATCH_SFPSETADCXX,	SUFFIX},
{"ttsetadcxy",    XTTWH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPSETADCXY,	SUFFIX},
{"ttsetadcxy",    XTTBH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPSETADCXY,	SUFFIX},
{"ttsetadcxy",    XTTQSR,"J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPSETADCXY,	SUFFIX},
{"ttsetadczw",    XTTWH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPSETADCZW,	SUFFIX},
{"ttsetadczw",    XTTBH, "J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPSETADCZW,	SUFFIX},
{"ttsetadczw",    XTTQSR,"J21u3,J15u6,J12u3,J9u3,J6u3,J0u6",	MATCH_SFPSETADCZW,	SUFFIX},
{"ttsetashrmh",   XTTWH, "J1u23,J0u1",			MATCH_SFPSETASHRMH,	SUFFIX},
{"ttsetashrmh",   XTTBH, "J1u23,J0u1",			MATCH_SFPSETASHRMH,	SUFFIX},
{"ttsetashrmh",   XTTQSR,"J1u23,J0u1",			MATCH_SFPSETASHRMH,	SUFFIX},
{"ttsetashrmh0",  XTTWH, "J1u23,J0u1",			MATCH_SFPSETASHRMH0,	SUFFIX},
{"ttsetashrmh0",  XTTBH, "J1u23,J0u1",			MATCH_SFPSETASHRMH0,	SUFFIX},
{"ttsetashrmh0",  XTTQSR,"J1u23,J0u1",			MATCH_SFPSETASHRMH0,	SUFFIX},
{"ttsetashrmh1",  XTTWH, "J1u23,J0u1",			MATCH_SFPSETASHRMH1,	SUFFIX},
{"ttsetashrmh1",  XTTBH, "J1u23,J0u1",			MATCH_SFPSETASHRMH1,	SUFFIX},
{"ttsetashrmh1",  XTTQSR,"J1u23,J0u1",			MATCH_SFPSETASHRMH1,	SUFFIX},
{"ttsetashrmv",   XTTWH, "J0u24",			MATCH_SFPSETASHRMV,	SUFFIX},
{"ttsetashrmv",   XTTBH, "J0u24",			MATCH_SFPSETASHRMV,	SUFFIX},
{"ttsetashrmv",   XTTQSR,"J0u24",			MATCH_SFPSETASHRMV,	SUFFIX},
{"ttsetc16",      XTTWH, "J16u8,J0u16",			MATCH_SFPSETC16,	SUFFIX},
{"ttsetc16",      XTTBH, "J16u8,J0u16",			MATCH_SFPSETC16,	SUFFIX},
{"ttsetc16",      XTTQSR,"J16u8,J0u16",			MATCH_SFPSETC16,	SUFFIX},
{"ttsetdvalid",   XTTWH, "J0u16",			MATCH_SFPSETDVALID,	0xff0000|SUFFIX},
{"ttsetdvalid",   XTTBH, "J0u16",			MATCH_SFPSETDVALID,	0xff0000|SUFFIX},
{"ttsetdvalid",   XTTQSR,"J0u5",			MATCH_SFPSETDVALID,	0xffffe0|SUFFIX},
{"ttsetibrwc",    XTTWH, "J18u4,J6u12,J0u6",		MATCH_SFPSETIBRWC,	0xc00000|SUFFIX},
{"ttsetibrwc",    XTTBH, "J18u4,J6u12,J0u6",		MATCH_SFPSETIBRWC,	0xc00000|SUFFIX},
{"ttsetibrwc",    XTTQSR,"J18u4,J6u12,J0u6",		MATCH_SFPSETIBRWC,	0xc00000|SUFFIX},
{"ttsetpkedgof",  XTTWH, "J12u12,J8u4,J4u4,J0u4",	MATCH_SFPSETPKEDGOF,	SUFFIX},
{"ttsetpkedgof",  XTTBH, "J12u12,J8u4,J4u4,J0u4",	MATCH_SFPSETPKEDGOF,	SUFFIX},
{"ttsetpkedgof",  XTTQSR,"J12u12,J8u4,J4u4,J0u4",	MATCH_SFPSETPKEDGOF,	SUFFIX},
{"ttsetrwc",      XTTWH, "J22u2,J18u4,J14u4,J10u4,J6u4,J0u6",	MATCH_SFPSETRWC,	SUFFIX},
{"ttsetrwc",      XTTBH, "J22u2,J18u4,J14u4,J10u4,J6u4,J0u6",	MATCH_SFPSETRWC,	SUFFIX},
{"ttsetrwc",      XTTQSR,"J22u2,J18u4,J6u12,J0u6",	MATCH_SFPSETRWC,	SUFFIX},
{"ttshiftxa",     XTTWH, "J2u18,J0u2",			MATCH_SFPSHIFTXA,	0xf00000|SUFFIX},
{"ttshiftxa",     XTTBH, "J2u18,J0u2",			MATCH_SFPSHIFTXA,	0xf00000|SUFFIX},
{"ttshiftxa",     XTTQSR,"J2u18,J0u2",			MATCH_SFPSHIFTXA,	0xf00000|SUFFIX},
{"ttshiftxb",     XTTWH, "J15u9,J10u5,J0u10",		MATCH_SFPSHIFTXB,	SUFFIX},
{"ttshiftxb",     XTTBH, "J14u10,J10u4,J0u10",		MATCH_SFPSHIFTXB,	SUFFIX},
{"ttshiftxb",     XTTQSR,"J14u10,J10u4,J0u10",		MATCH_SFPSHIFTXB,	SUFFIX},
{"ttstallwait",   XTTWH, "J15u9,J0u15",			MATCH_SFPSTALLWAIT,	SUFFIX},
{"ttstallwait",   XTTBH, "J15u9,J0u15",			MATCH_SFPSTALLWAIT,	SUFFIX},
{"ttstallwait",   XTTQSR,"J15u9,J10u5,J5u5,J0u5",	MATCH_SFPSTALLWAIT,	SUFFIX},
{"ttstoreind",    XTTWH, "J23u1,J22u1,J21u1,J14u7,J12u2,J6u6,J0u6",	MATCH_SFPSTOREIND,	SUFFIX},
{"ttstoreind",    XTTBH, "J23u1,J22u1,J21u1,J14u7,J12u2,J6u6,J0u6",	MATCH_SFPSTOREIND,	SUFFIX},
{"ttstoreind",    XTTQSR,"J22u2,J21u1,J14u7,J12u2,J6u6,J0u6",	MATCH_SFPSTOREIND,	SUFFIX},
{"ttstorereg",    XTTWH, "J18u6,J0u18",			MATCH_SFPSTOREREG,	SUFFIX},
{"ttstorereg",    XTTBH, "J18u6,J0u18",			MATCH_SFPSTOREREG,	SUFFIX},
{"ttstorereg",    XTTQSR,"J18u6,J0u18",			MATCH_SFPSTOREREG,	SUFFIX},
{"ttstreamwait",  XTTBH, "J15u9,J4u11,J3u1,J0u3",	MATCH_SFPSTREAMWAIT,	SUFFIX},
{"ttstreamwait",  XTTQSR,"J15u9,J4u11,J3u1,J0u3",	MATCH_SFPSTREAMWAIT,	SUFFIX},
{"ttstreamwrcfg", XTTBH, "J21u3,J11u10,J0u11",		MATCH_SFPSTREAMWRCFG,	SUFFIX},
{"ttstreamwrcfg", XTTQSR,"J21u3,J11u10,J0u11",		MATCH_SFPSTREAMWRCFG,	SUFFIX},
{"tttbufcmd",     XTTWH, "",				MATCH_SFPTBUFCMD,	0xffffff|SUFFIX},
{"tttbufcmd",     XTTBH, "",				MATCH_SFPTBUFCMD,	0xffffff|SUFFIX},
{"tttbufcmd",     XTTQSR,"",				MATCH_SFPTBUFCMD,	0xffffff|SUFFIX},
{"tttrnspsrca",   XTTWH, "",				MATCH_SFPTRNSPSRCA,	0xffffff|SUFFIX},
{"tttrnspsrcb",   XTTWH, "",				MATCH_SFPTRNSPSRCB,	0xffffff|SUFFIX},
{"tttrnspsrcb",   XTTBH, "",				MATCH_SFPTRNSPSRCB,	0xffffff|SUFFIX},
{"tttrnspsrcb",   XTTQSR,"",				MATCH_SFPTRNSPSRCB,	0xffffff|SUFFIX},
{"ttunpacr",      XTTWH, "J23u1,J15u8,J12u2,J10u3,J8u3,J7u1,J6u1,J5u1,J4u1,J3u1,J2u1,J1u1,J0u1",	MATCH_SFPUNPACR,	0x4000|SUFFIX},
{"ttunpacr",      XTTBH, "J23u1,J15u8,J13u2,J10u3,J8u2,J7u1,J6u1,J5u1,J4u1,J3u1,J2u1,J1u1,J0u1",	MATCH_SFPUNPACR,	SUFFIX},
{"ttunpacr",      XTTQSR,"J23u1,J15u8,J13u2,J10u3,J8u2,J7u1,J6u1,J5u1,J4u1,J3u1,J2u1,J1u1,J0u1",	MATCH_SFPUNPACR,	SUFFIX},
{"ttunpacrnop",   XTTWH, "J23u1,J0u23",			MATCH_SFPUNPACR_NOP,	SUFFIX},
{"ttunpacrnop",   XTTBH, "J23u1,J16u7,J12u4,J8u4,J6u2,J5u1,J4u1,J2u2,J0u2",	MATCH_SFPUNPACR_NOP,	SUFFIX},
{"ttunpacrnop",   XTTQSR,"J8u2,J7u1,J5u1,J4u1,J2u2,J0u2",	MATCH_SFPUNPACR_NOP,	0xfffc40|SUFFIX},
{"ttwrcfg",       XTTWH, "J16u8,J15u1,J0u15",		MATCH_SFPWRCFG,	SUFFIX},
{"ttwrcfg",       XTTBH, "J16u8,J15u1,J0u15",		MATCH_SFPWRCFG,	SUFFIX},
{"ttwrcfg",       XTTQSR,"J16u8,J15u1,J0u15",		MATCH_SFPWRCFG,	SUFFIX},
{"ttxmov",        XTTWH, "J23u1,J0u23",			MATCH_SFPXMOV,	SUFFIX},
{"ttxmov",        XTTBH, "J23u1,J0u23",			MATCH_SFPXMOV,	SUFFIX},
{"ttxmov",        XTTQSR,"J23u1,J0u23",			MATCH_SFPXMOV,	SUFFIX},
{"ttzeroacc",     XTTWH, "J19u5,J15u4,J0u15",		MATCH_SFPZEROACC,	SUFFIX},
{"ttzeroacc",     XTTBH, "J19u5,J18u1,J17u1,J14u3,J0u14",	MATCH_SFPZEROACC,	SUFFIX},
{"ttzeroacc",     XTTQSR,"J19u5,J18u1,J17u1,J14u3,J0u14",	MATCH_SFPZEROACC,	SUFFIX},
{"ttzerosrc",     XTTWH, "J4u20,J3u1,J2u1,J0u2",	MATCH_SFPZEROSRC,	SUFFIX},
{"ttzerosrc",     XTTBH, "J4u20,J3u1,J2u1,J0u2",	MATCH_SFPZEROSRC,	SUFFIX},
{"ttzerosrc",     XTTQSR,"J7u1,J6u1,J5u1,J4u1,J3u1,J2u1,J0u2",	MATCH_SFPZEROSRC,	0xffff00|SUFFIX},

#undef XTTWH
#undef XTTBH
#undef XTTQSR
#undef SUFFIX

#endif  // RISCV_OPC_SFPU_INSNS_H
