{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648439398121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648439398122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 01:19:57 2022 " "Processing started: Mon Mar 28 01:19:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648439398122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439398122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439398122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648439398796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648439398796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter26Bit-design " "Found design unit 1: Counter26Bit-design" {  } { { "Counter26Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter26Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter26Bit " "Found entity 1: Counter26Bit" {  } { { "Counter26Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter26Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bit-count_arch " "Found design unit 1: Counter4Bit-count_arch" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bit " "Found entity 1: Counter4Bit" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevsegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevSegDecoder-LogicFunction " "Found design unit 1: SevSegDecoder-LogicFunction" {  } { { "SevSegDecoder.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/SevSegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413092 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevSegDecoder " "Found entity 1: SevSegDecoder" {  } { { "SevSegDecoder.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/SevSegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-design " "Found design unit 1: Clock-design" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare-design " "Found design unit 1: Compare-design" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file indicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Indicator-design " "Found design unit 1: Indicator-design" {  } { { "Indicator.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Indicator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Indicator " "Found entity 1: Indicator" {  } { { "Indicator.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Indicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648439413110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648439413188 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CoutHr1 Clock.vhd(131) " "VHDL Process Statement warning at Clock.vhd(131): signal \"CoutHr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648439413206 "|Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter26Bit Counter26Bit:COUNTER_26BIT " "Elaborating entity \"Counter26Bit\" for hierarchy \"Counter26Bit:COUNTER_26BIT\"" {  } { { "Clock.vhd" "COUNTER_26BIT" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648439413207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4Bit Counter4Bit:COUNTER1Sec " "Elaborating entity \"Counter4Bit\" for hierarchy \"Counter4Bit:COUNTER1Sec\"" {  } { { "Clock.vhd" "COUNTER1Sec" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648439413221 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin Counter4Bit.vhd(26) " "VHDL Process Statement warning at Counter4Bit.vhd(26): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648439413234 "|Clock|Counter4Bit:COUNTER1Sec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bound Counter4Bit.vhd(26) " "VHDL Process Statement warning at Counter4Bit.vhd(26): signal \"bound\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648439413234 "|Clock|Counter4Bit:COUNTER1Sec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin Counter4Bit.vhd(27) " "VHDL Process Statement warning at Counter4Bit.vhd(27): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648439413234 "|Clock|Counter4Bit:COUNTER1Sec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter4Bit.vhd(28) " "VHDL Process Statement warning at Counter4Bit.vhd(28): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648439413234 "|Clock|Counter4Bit:COUNTER1Sec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bound Counter4Bit.vhd(28) " "VHDL Process Statement warning at Counter4Bit.vhd(28): signal \"bound\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648439413234 "|Clock|Counter4Bit:COUNTER1Sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare Compare:COMPARE1Hr " "Elaborating entity \"Compare\" for hierarchy \"Compare:COMPARE1Hr\"" {  } { { "Clock.vhd" "COMPARE1Hr" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648439413237 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ValOut Compare.vhd(16) " "VHDL Process Statement warning at Compare.vhd(16): inferring latch(es) for signal or variable \"ValOut\", which holds its previous value in one or more paths through the process" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648439413266 "|Clock|Compare:COMPARE1Hr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ValOut\[0\] Compare.vhd(16) " "Inferred latch for \"ValOut\[0\]\" at Compare.vhd(16)" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413266 "|Clock|Compare:COMPARE1Hr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ValOut\[1\] Compare.vhd(16) " "Inferred latch for \"ValOut\[1\]\" at Compare.vhd(16)" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413266 "|Clock|Compare:COMPARE1Hr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ValOut\[2\] Compare.vhd(16) " "Inferred latch for \"ValOut\[2\]\" at Compare.vhd(16)" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413266 "|Clock|Compare:COMPARE1Hr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ValOut\[3\] Compare.vhd(16) " "Inferred latch for \"ValOut\[3\]\" at Compare.vhd(16)" {  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439413266 "|Clock|Compare:COMPARE1Hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Indicator Indicator:Indicator8 " "Elaborating entity \"Indicator\" for hierarchy \"Indicator:Indicator8\"" {  } { { "Clock.vhd" "Indicator8" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648439413268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSegDecoder SevSegDecoder:S0_DISPLAY " "Elaborating entity \"SevSegDecoder\" for hierarchy \"SevSegDecoder:S0_DISPLAY\"" {  } { { "Clock.vhd" "S0_DISPLAY" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648439413285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Compare:COMPARE1Hr\|ValOut\[3\] " "Latch Compare:COMPARE1Hr\|ValOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648439414018 ""}  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648439414018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Compare:COMPARE1Hr\|ValOut\[2\] " "Latch Compare:COMPARE1Hr\|ValOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648439414018 ""}  } { { "Compare.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Compare.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648439414018 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Min\|count\[0\] Counter4Bit:COUNTER1Min\|count\[0\]~_emulated Counter4Bit:COUNTER1Min\|count\[0\]~1 " "Register \"Counter4Bit:COUNTER1Min\|count\[0\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Min\|count\[0\]~_emulated\" and latch \"Counter4Bit:COUNTER1Min\|count\[0\]~1\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Min|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Min\|count\[1\] Counter4Bit:COUNTER1Min\|count\[1\]~_emulated Counter4Bit:COUNTER1Min\|count\[1\]~5 " "Register \"Counter4Bit:COUNTER1Min\|count\[1\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Min\|count\[1\]~_emulated\" and latch \"Counter4Bit:COUNTER1Min\|count\[1\]~5\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Min|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Min\|count\[2\] Counter4Bit:COUNTER1Min\|count\[2\]~_emulated Counter4Bit:COUNTER1Min\|count\[2\]~9 " "Register \"Counter4Bit:COUNTER1Min\|count\[2\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Min\|count\[2\]~_emulated\" and latch \"Counter4Bit:COUNTER1Min\|count\[2\]~9\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Min|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Min\|count\[3\] Counter4Bit:COUNTER1Min\|count\[3\]~_emulated Counter4Bit:COUNTER1Min\|count\[3\]~13 " "Register \"Counter4Bit:COUNTER1Min\|count\[3\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Min\|count\[3\]~_emulated\" and latch \"Counter4Bit:COUNTER1Min\|count\[3\]~13\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Min|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER60Min\|count\[0\] Counter4Bit:COUNTER60Min\|count\[0\]~_emulated Counter4Bit:COUNTER60Min\|count\[0\]~1 " "Register \"Counter4Bit:COUNTER60Min\|count\[0\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER60Min\|count\[0\]~_emulated\" and latch \"Counter4Bit:COUNTER60Min\|count\[0\]~1\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER60Min|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER60Min\|count\[1\] Counter4Bit:COUNTER60Min\|count\[1\]~_emulated Counter4Bit:COUNTER60Min\|count\[1\]~5 " "Register \"Counter4Bit:COUNTER60Min\|count\[1\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER60Min\|count\[1\]~_emulated\" and latch \"Counter4Bit:COUNTER60Min\|count\[1\]~5\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER60Min|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER60Min\|count\[2\] Counter4Bit:COUNTER60Min\|count\[2\]~_emulated Counter4Bit:COUNTER60Min\|count\[2\]~9 " "Register \"Counter4Bit:COUNTER60Min\|count\[2\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER60Min\|count\[2\]~_emulated\" and latch \"Counter4Bit:COUNTER60Min\|count\[2\]~9\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER60Min|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Hr\|count\[0\] Counter4Bit:COUNTER1Hr\|count\[0\]~_emulated Counter4Bit:COUNTER1Hr\|count\[0\]~1 " "Register \"Counter4Bit:COUNTER1Hr\|count\[0\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Hr\|count\[0\]~_emulated\" and latch \"Counter4Bit:COUNTER1Hr\|count\[0\]~1\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Hr|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Hr\|count\[1\] Counter4Bit:COUNTER1Hr\|count\[1\]~_emulated Counter4Bit:COUNTER1Hr\|count\[1\]~5 " "Register \"Counter4Bit:COUNTER1Hr\|count\[1\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Hr\|count\[1\]~_emulated\" and latch \"Counter4Bit:COUNTER1Hr\|count\[1\]~5\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Hr|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Hr\|count\[2\] Counter4Bit:COUNTER1Hr\|count\[2\]~_emulated Counter4Bit:COUNTER1Hr\|count\[2\]~9 " "Register \"Counter4Bit:COUNTER1Hr\|count\[2\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Hr\|count\[2\]~_emulated\" and latch \"Counter4Bit:COUNTER1Hr\|count\[2\]~9\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Hr|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER1Hr\|count\[3\] Counter4Bit:COUNTER1Hr\|count\[3\]~_emulated Counter4Bit:COUNTER1Hr\|count\[3\]~13 " "Register \"Counter4Bit:COUNTER1Hr\|count\[3\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER1Hr\|count\[3\]~_emulated\" and latch \"Counter4Bit:COUNTER1Hr\|count\[3\]~13\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER1Hr|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER24Hr\|count\[0\] Counter4Bit:COUNTER24Hr\|count\[0\]~_emulated Counter4Bit:COUNTER24Hr\|count\[0\]~1 " "Register \"Counter4Bit:COUNTER24Hr\|count\[0\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER24Hr\|count\[0\]~_emulated\" and latch \"Counter4Bit:COUNTER24Hr\|count\[0\]~1\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER24Hr|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4Bit:COUNTER24Hr\|count\[1\] Counter4Bit:COUNTER24Hr\|count\[1\]~_emulated Counter4Bit:COUNTER24Hr\|count\[1\]~5 " "Register \"Counter4Bit:COUNTER24Hr\|count\[1\]\" is converted into an equivalent circuit using register \"Counter4Bit:COUNTER24Hr\|count\[1\]~_emulated\" and latch \"Counter4Bit:COUNTER24Hr\|count\[1\]~5\"" {  } { { "Counter4Bit.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Counter4Bit.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648439414021 "|Clock|Counter4Bit:COUNTER24Hr|count[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1648439414021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648439414064 "|Clock|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648439414064 "|Clock|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648439414064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648439414251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648439414928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648439414928 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/David Mitchell/Desktop/MUN/7 Winter 2022 - AT5/ECE 5500 Digital Systems/Labs/Lab6/Code/Clock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648439415009 "|Clock|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648439415009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648439415012 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648439415012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648439415012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648439415012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648439415071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 01:20:15 2022 " "Processing ended: Mon Mar 28 01:20:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648439415071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648439415071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648439415071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648439415071 ""}
