jk_trigger.v,verilog,xil_defaultlib,../../../../mod_12_counter.gen/sources_1/ip/jk_trigger_0/sources_1/new/jk_trigger.v,
jk_trigger_0.v,verilog,xil_defaultlib,../../../../mod_12_counter.gen/sources_1/ip/jk_trigger_0/sim/jk_trigger_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
