#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Dec  3 15:11:52 2015
# Process ID: 26045
# Current directory: /home/kugel/temp/hdmi/zybo/ip
# Command line: vivado
# Log file: /home/kugel/temp/hdmi/zybo/ip/vivado.log
# Journal file: /home/kugel/temp/hdmi/zybo/ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kugel/temp/hdmi/zybo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2015.4/data/ip'.
open_bd_design {/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- user.org:user:hdmi_rx:1.0 - hdmi_rx_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:tbuf:1.0 - tbuf_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file </home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 top/axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( btns_4bits ) " }  [get_bd_intf_pins top/axi_gpio_0/GPIO]
INFO: [board_rule:/top/axi_gpio_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /top/axi_gpio_0]
INFO: [board_rule:/top/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /top/axi_gpio_0]
INFO: [board_rule:/top/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule:/top/axi_gpio_0-100] connect_bd_intf_net /btns_4bits /top/axi_gpio_0/GPIO
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( btns_4bits ) " }  [get_bd_intf_pins top/axi_gpio_0/GPIO]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 top/axi_gpio_0'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 top/axi_gpio_0'
INFO: [Common 17-16] redo 'endgroup'
set_property location {3 681 192} [get_bd_cells top/axi_gpio_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_CLK0_PORT {1}] [get_bd_cells top/processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/top/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins top/axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</top/axi_gpio_0/S_AXI/Reg> is being mapped into </top/processing_system7_0/Data> at <0x41200000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells top/axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells top/axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins top/axi_gpio_0/gpio_io_i] [get_bd_pins top/xlconcat_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /top/axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
save_bd_design
Wrote  : </home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
save_bd_design
Wrote  : </home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/hdmi_rx_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_1'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_1: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/tbuf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_200M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_200M_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_200M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_200M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_200M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_200M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block top/processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Thu Dec  3 15:15:20 2015] Launched synth_1...
Run output will be captured here: /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/synth_1/runme.log
[Thu Dec  3 15:15:20 2015] Launched impl_1...
Run output will be captured here: /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6225.086 ; gain = 154.824 ; free physical = 5752 ; free virtual = 20140
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:16:45 2015] Launched synth_1...
Run output will be captured here: /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/synth_1/runme.log
[Thu Dec  3 15:16:45 2015] Launched impl_1...
Run output will be captured here: /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kugel/temp/hdmi/zybo/ip/.Xil/Vivado-26045-pcakulap/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/ip/.Xil/Vivado-26045-pcakulap/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/kugel/temp/hdmi/zybo/ip/.Xil/Vivado-26045-pcakulap/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/impl_1/.Xil/Vivado-28584-pcakulap/dbg_hub_CV.0/out/xsdbm.xdc:11]
INFO: [Timing 38-2] Deriving generated clocks [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/impl_1/.Xil/Vivado-28584-pcakulap/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6797.785 ; gain = 483.523 ; free physical = 5290 ; free virtual = 19706
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/ip/.Xil/Vivado-26045-pcakulap/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 6801.785 ; gain = 3.000 ; free physical = 5287 ; free virtual = 19702
Restored from archive | CPU: 0.320000 secs | Memory: 4.276604 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 6801.785 ; gain = 3.000 ; free physical = 5287 ; free virtual = 19702
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 28 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 6940.070 ; gain = 711.805 ; free physical = 5169 ; free virtual = 19576
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/top/processing_system7_0/inst'
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/top/processing_system7_0/inst'
Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/top/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/top/axi_gpio_0/U0'
Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/top/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/top/axi_gpio_0/U0'
Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_200M_0/design_1_rst_processing_system7_0_200M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_200M'
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_200M_0/design_1_rst_processing_system7_0_200M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_200M'
Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_200M_0/design_1_rst_processing_system7_0_200M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_200M'
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_200M_0/design_1_rst_processing_system7_0_200M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_200M'
Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/constrs_1/new/videoPins.xdc]
Finished Parsing XDC File [/home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.srcs/constrs_1/new/videoPins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 30 instances

delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6944.930 ; gain = 0.000 ; free physical = 5080 ; free virtual = 19479
[Thu Dec  3 15:24:49 2015] Launched impl_1...
Run output will be captured here: /home/kugel/temp/hdmi/zybo/hdmiPasThrough/hdmiPasThrough.runs/impl_1/runme.log
