# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:33 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs_valid index[0] index[1] \
 index_valid

.latch        n50 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n55 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n60 tehb.dataReg[0]  0
.latch        n65 tehb.dataReg[1]  0
.latch        n70 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n41
01 1
.names tehb.control.fullReg new_n41 ins_ready[1]
01 1
.names ins_valid[0] new_n41 new_n43
00 1
.names ins_valid[2] new_n43 new_n44
11 1
.names tehb.control.fullReg new_n44 ins_ready[2]
01 1
.names ins_valid[3] new_n43 new_n46
11 1
.names new_n44 new_n46 new_n47
01 1
.names tehb.control.fullReg new_n47 ins_ready[3]
01 1
.names new_n44 new_n47 new_n49
00 1
.names new_n43 new_n49 new_n50_1
11 1
.names ins_valid[4] new_n50_1 new_n51
11 1
.names tehb.control.fullReg new_n51 ins_ready[4]
01 1
.names new_n50_1 new_n51 new_n53
10 1
.names ins_valid[5] new_n53 new_n54
11 1
.names tehb.control.fullReg new_n54 ins_ready[5]
01 1
.names new_n53 new_n54 new_n56
10 1
.names ins_valid[6] new_n56 new_n57
11 1
.names tehb.control.fullReg new_n57 ins_ready[6]
01 1
.names new_n56 new_n57 new_n59
10 1
.names ins_valid[7] new_n59 new_n60_1
11 1
.names tehb.control.fullReg new_n60_1 ins_ready[7]
01 1
.names new_n59 new_n60_1 new_n62
10 1
.names tehb.control.fullReg new_n62 new_n63
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n63 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n65_1
11 1
.names new_n41 new_n47 new_n66
00 1
.names new_n51 new_n66 new_n67
00 1
.names new_n54 new_n67 new_n68
00 1
.names new_n57 new_n68 new_n69
00 1
.names new_n60_1 new_n69 new_n70_1
00 1
.names tehb.control.fullReg new_n70_1 new_n71
00 1
.names new_n65_1 new_n71 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n73
11 1
.names new_n49 new_n57 new_n74
10 1
.names new_n60_1 new_n74 new_n75
01 1
.names tehb.control.fullReg new_n75 new_n76
00 1
.names new_n73 new_n76 index[1]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n63 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n79
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n80
01 1
.names new_n79 new_n80 new_n81
00 1
.names rst new_n81 new_n82
00 1
.names new_n63 new_n82 n70
01 1
.names new_n79 n70 n50
01 0
.names new_n80 n70 n55
01 0
.names tehb.control.fullReg new_n81 new_n86
00 1
.names new_n62 new_n86 new_n87
01 1
.names tehb.dataReg[0] new_n87 new_n88
10 1
.names new_n70_1 new_n87 new_n89
01 1
.names new_n88 new_n89 new_n90
00 1
.names rst new_n90 n60
00 1
.names tehb.dataReg[1] new_n87 new_n92
10 1
.names new_n75 new_n87 new_n93
01 1
.names new_n92 new_n93 new_n94
00 1
.names rst new_n94 n65
00 1
.end
