$date
	Tue Apr 19 19:21:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder $end
$var wire 33 ! c [32:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module dut $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 33 & c [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 &
b11 %
b10 $
b11 #
b10 "
b101 !
$end
#10
b100011 #
b100011 %
b110111 !
b110111 &
b10100 "
b10100 $
#20
