{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1576224846987 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1576224846987 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TM1640_cfg:TM1640_1_cfg\|TM1640_driver:TM1640_drive_i\|mem " "RAM logic \"TM1640_cfg:TM1640_1_cfg\|TM1640_driver:TM1640_drive_i\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/TM1640/TM1640_driver.v" "mem" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1576224847557 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TM1640_driver:TM1640_PART1_i\|mem " "RAM logic \"TM1640_driver:TM1640_PART1_i\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/TM1640/TM1640_driver.v" "mem" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1576224847557 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 0 1576224847557 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1576224848441 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C1_SDA " "bidirectional pin \"FPGA_I2C1_SDA\" has no driver" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1576224848498 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1576224848498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESIN GND " "Pin \"RESIN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|RESIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_STBY GND " "Pin \"POWER_STBY\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|POWER_STBY"} { "Warning" "WMLS_MLS_STUCK_PIN" "TQ_POWER_EN GND " "Pin \"TQ_POWER_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|TQ_POWER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO2_15 GND " "Pin \"GPIO2_15\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|GPIO2_15"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_IQR4 GND " "Pin \"FPGA_IQR4\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|FPGA_IQR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC1V8_EN GND " "Pin \"VCC1V8_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|VCC1V8_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3V3_OTHER_EN VCC " "Pin \"VCC3V3_OTHER_EN\" is stuck at VCC" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|VCC3V3_OTHER_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "VCC3V3_FPGA_EN GND " "Pin \"VCC3V3_FPGA_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|VCC3V3_FPGA_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPU_3V3_TRST GND " "Pin \"CPU_3V3_TRST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|CPU_3V3_TRST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC3_PHY_RST GND " "Pin \"EC3_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|EC3_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC2_PHY_RST GND " "Pin \"EC2_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|EC2_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "EC1_PHY_RST GND " "Pin \"EC1_PHY_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|EC1_PHY_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "STKT_RST GND " "Pin \"STKT_RST\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|STKT_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RST_USBHUB GND " "Pin \"FPGA_RST_USBHUB\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|FPGA_RST_USBHUB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXEN_MII VCC " "Pin \"ECAT_TXEN_MII\" is stuck at VCC" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|ECAT_TXEN_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXD3_MII GND " "Pin \"ECAT_TXD3_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|ECAT_TXD3_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_TXD1_MII GND " "Pin \"ECAT_TXD1_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|ECAT_TXD1_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_COL_MII GND " "Pin \"ECAT_COL_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|ECAT_COL_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "ECAT_CRS_MII GND " "Pin \"ECAT_CRS_MII\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|ECAT_CRS_MII"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUTPUT_EN GND " "Pin \"FPGA_OUTPUT_EN\" is stuck at GND" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1576224848919 "|prj_q5|FPGA_OUTPUT_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1576224848919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1576224849052 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_0_ IFC_DATA\[0\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_0_\" driven by bidirectional pin \"IFC_DATA\[0\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_0_ IFC_DATA\[0\] " "Output pin \"pre_syn.bp.usb_master_i_data_0_\" driven by bidirectional pin \"IFC_DATA\[0\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_1_ IFC_DATA\[1\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_1_\" driven by bidirectional pin \"IFC_DATA\[1\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_1_ IFC_DATA\[1\] " "Output pin \"pre_syn.bp.usb_master_i_data_1_\" driven by bidirectional pin \"IFC_DATA\[1\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_2_ IFC_DATA\[2\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_2_\" driven by bidirectional pin \"IFC_DATA\[2\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_2_ IFC_DATA\[2\] " "Output pin \"pre_syn.bp.usb_master_i_data_2_\" driven by bidirectional pin \"IFC_DATA\[2\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_3_ IFC_DATA\[3\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_3_\" driven by bidirectional pin \"IFC_DATA\[3\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_3_ IFC_DATA\[3\] " "Output pin \"pre_syn.bp.usb_master_i_data_3_\" driven by bidirectional pin \"IFC_DATA\[3\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_4_ IFC_DATA\[4\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_4_\" driven by bidirectional pin \"IFC_DATA\[4\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_4_ IFC_DATA\[4\] " "Output pin \"pre_syn.bp.usb_master_i_data_4_\" driven by bidirectional pin \"IFC_DATA\[4\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_5_ IFC_DATA\[5\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_5_\" driven by bidirectional pin \"IFC_DATA\[5\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_5_ IFC_DATA\[5\] " "Output pin \"pre_syn.bp.usb_master_i_data_5_\" driven by bidirectional pin \"IFC_DATA\[5\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_6_ IFC_DATA\[6\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_6_\" driven by bidirectional pin \"IFC_DATA\[6\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_6_ IFC_DATA\[6\] " "Output pin \"pre_syn.bp.usb_master_i_data_6_\" driven by bidirectional pin \"IFC_DATA\[6\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_7_ IFC_DATA\[7\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_7_\" driven by bidirectional pin \"IFC_DATA\[7\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_7_ IFC_DATA\[7\] " "Output pin \"pre_syn.bp.usb_master_i_data_7_\" driven by bidirectional pin \"IFC_DATA\[7\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_8_ IFC_DATA\[8\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_8_\" driven by bidirectional pin \"IFC_DATA\[8\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849184 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_8_ IFC_DATA\[8\] " "Output pin \"pre_syn.bp.usb_master_i_data_8_\" driven by bidirectional pin \"IFC_DATA\[8\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_9_ IFC_DATA\[9\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_9_\" driven by bidirectional pin \"IFC_DATA\[9\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_9_ IFC_DATA\[9\] " "Output pin \"pre_syn.bp.usb_master_i_data_9_\" driven by bidirectional pin \"IFC_DATA\[9\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_10_ IFC_DATA\[10\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_10_\" driven by bidirectional pin \"IFC_DATA\[10\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_10_ IFC_DATA\[10\] " "Output pin \"pre_syn.bp.usb_master_i_data_10_\" driven by bidirectional pin \"IFC_DATA\[10\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_11_ IFC_DATA\[11\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_11_\" driven by bidirectional pin \"IFC_DATA\[11\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_11_ IFC_DATA\[11\] " "Output pin \"pre_syn.bp.usb_master_i_data_11_\" driven by bidirectional pin \"IFC_DATA\[11\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_12_ IFC_DATA\[12\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_12_\" driven by bidirectional pin \"IFC_DATA\[12\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_12_ IFC_DATA\[12\] " "Output pin \"pre_syn.bp.usb_master_i_data_12_\" driven by bidirectional pin \"IFC_DATA\[12\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_13_ IFC_DATA\[13\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_13_\" driven by bidirectional pin \"IFC_DATA\[13\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_13_ IFC_DATA\[13\] " "Output pin \"pre_syn.bp.usb_master_i_data_13_\" driven by bidirectional pin \"IFC_DATA\[13\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_14_ IFC_DATA\[14\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_14_\" driven by bidirectional pin \"IFC_DATA\[14\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_14_ IFC_DATA\[14\] " "Output pin \"pre_syn.bp.usb_master_i_data_14_\" driven by bidirectional pin \"IFC_DATA\[14\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_DATA_15_ IFC_DATA\[15\] " "Output pin \"pre_syn.bp.usb_master_i_DATA_15_\" driven by bidirectional pin \"IFC_DATA\[15\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.usb_master_i_data_15_ IFC_DATA\[15\] " "Output pin \"pre_syn.bp.usb_master_i_data_15_\" driven by bidirectional pin \"IFC_DATA\[15\]\" cannot be tri-stated" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 0 1576224849185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1576224850411 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mdio_revData.0000000000000000 " "Logic cell \"mdio_revData.0000000000000000\"" {  } { { "src/prj_q5.v" "mdio_revData.0000000000000000" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 229 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1576224850423 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1576224850423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2062 " "Implemented 2062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1576224850430 ""} { "Info" "ICUT_CUT_TM_OPINS" "190 " "Implemented 190 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1576224850430 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1576224850430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1790 " "Implemented 1790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1576224850430 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1576224850430 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1576224850430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1576224850430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1576224850537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 16:14:10 2019 " "Processing ended: Fri Dec 13 16:14:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1576224850537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1576224850537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1576224850537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1576224850537 ""}
