#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr  1 20:28:12 2022
# Process ID: 27260
# Current directory: C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 998.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (1#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_4' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (5#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_9' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/seven_seg_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_9' (6#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/seven_seg_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_10' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/decoder_10.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_10' (7#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/decoder_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_4' (8#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_5' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/multi_dec_ctr_5.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_11' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/decimal_counter_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_11' (9#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/decimal_counter_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_5' (10#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/multi_dec_ctr_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'betacpu_6' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/betacpu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_12' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_19' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/adder_19.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_19' (11#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_20' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_20' (12#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (13#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_22' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/shifter_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_22' (14#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/shifter_22.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/alu_12.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_12' (15#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/alu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b0111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (16#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (17#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 25'b0111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (18#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'controlunit_16' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/controlunit_16.v:7]
	Parameter GAME_START_gameFSM bound to: 6'b000000 
	Parameter WAIT_DIFFICULTY_gameFSM bound to: 6'b000001 
	Parameter DIFFICULTY_EASY_gameFSM bound to: 6'b000010 
	Parameter DIFFICULTY_NORMAL_gameFSM bound to: 6'b000011 
	Parameter DIFFICULTY_HARD_gameFSM bound to: 6'b000100 
	Parameter SET_COUNT_gameFSM bound to: 6'b000101 
	Parameter INC_COUNT_gameFSM bound to: 6'b000110 
	Parameter GAME_IDLE_gameFSM bound to: 6'b000111 
	Parameter SHL_COL0_gameFSM bound to: 6'b001000 
	Parameter SHL_COL1_gameFSM bound to: 6'b001001 
	Parameter SHL_COL2_gameFSM bound to: 6'b001010 
	Parameter SHL_COL3_gameFSM bound to: 6'b001011 
	Parameter MISS_1_gameFSM bound to: 6'b001100 
	Parameter MISS_2_gameFSM bound to: 6'b001101 
	Parameter MISS_3_gameFSM bound to: 6'b001110 
	Parameter MISS_MASK_gameFSM bound to: 6'b001111 
	Parameter CHECK_MISS_gameFSM bound to: 6'b010000 
	Parameter BRANCH_CHECK_MISS_gameFSM bound to: 6'b010001 
	Parameter BREAK_COMBO_gameFSM bound to: 6'b010010 
	Parameter CHECK_COUNT_gameFSM bound to: 6'b010011 
	Parameter BRANCH_COUNT_gameFSM bound to: 6'b010100 
	Parameter STORE_RAND_gameFSM bound to: 6'b010101 
	Parameter ADD_NOTE_gameFSM bound to: 6'b010110 
	Parameter CLEAR_1_gameFSM bound to: 6'b010111 
	Parameter CLEAR_2_gameFSM bound to: 6'b011000 
	Parameter CLEAR_3_gameFSM bound to: 6'b011001 
	Parameter CHECK_CLEAR_gameFSM bound to: 6'b011010 
	Parameter BRANCH_CLEAR_gameFSM bound to: 6'b011011 
	Parameter DISPLAY_SCORE_gameFSM bound to: 6'b011100 
	Parameter GAME_OVER_gameFSM bound to: 6'b011101 
	Parameter PUSH_COL0_gameFSM bound to: 6'b011110 
	Parameter PUSH_COL1_gameFSM bound to: 6'b011111 
	Parameter PUSH_COL2_gameFSM bound to: 6'b100000 
	Parameter PUSH_COL3_gameFSM bound to: 6'b100001 
	Parameter STORE_COL0_gameFSM bound to: 6'b100010 
	Parameter STORE_COL1_gameFSM bound to: 6'b100011 
	Parameter STORE_COL2_gameFSM bound to: 6'b100100 
	Parameter STORE_COL3_gameFSM bound to: 6'b100101 
	Parameter BRANCH_CHECK_INPUT_gameFSM bound to: 6'b100110 
	Parameter COMBO_PERFECT_gameFSM bound to: 6'b100111 
	Parameter BRANCH_SCORE_PERFECT_gameFSM bound to: 6'b101000 
	Parameter MULTIPLIER_1_PERFECT_gameFSM bound to: 6'b101001 
	Parameter MULTIPLIER_2_PERFECT_gameFSM bound to: 6'b101010 
	Parameter MULTIPLIER_4_PERFECT_gameFSM bound to: 6'b101011 
	Parameter ADD_PERFECT_gameFSM bound to: 6'b101100 
	Parameter RECORD_PERFECT_gameFSM bound to: 6'b101101 
	Parameter CLEAR_PERFECT_gameFSM bound to: 6'b101110 
	Parameter COMBO_GOOD_gameFSM bound to: 6'b101111 
	Parameter BRANCH_SCORE_GOOD_gameFSM bound to: 6'b110000 
	Parameter MULTIPLIER_1_GOOD_gameFSM bound to: 6'b110001 
	Parameter MULTIPLIER_2_GOOD_gameFSM bound to: 6'b110010 
	Parameter MULTIPLIER_4_GOOD_gameFSM bound to: 6'b110011 
	Parameter ADD_GOOD_gameFSM bound to: 6'b110100 
	Parameter RECORD_GOOD_gameFSM bound to: 6'b110101 
	Parameter CLEAR_GOOD_gameFSM bound to: 6'b110110 
	Parameter COMBO_MISS_gameFSM bound to: 6'b110111 
	Parameter CLEAR_MISS_gameFSM bound to: 6'b111000 
	Parameter BRANCH_UPDATE_COLUMN_gameFSM bound to: 6'b111001 
	Parameter UPDATE_COL0_gameFSM bound to: 6'b111010 
	Parameter UPDATE_COL1_gameFSM bound to: 6'b111011 
	Parameter UPDATE_COL2_gameFSM bound to: 6'b111100 
	Parameter UPDATE_COL3_gameFSM bound to: 6'b111101 
	Parameter ADD bound to: 6'b000000 
	Parameter MUL bound to: 6'b000010 
	Parameter AND bound to: 6'b011000 
	Parameter OR bound to: 6'b011110 
	Parameter ALDR bound to: 6'b011010 
	Parameter SHL bound to: 6'b100000 
	Parameter CMPEQ bound to: 6'b110011 
	Parameter CMPLE bound to: 6'b110111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/controlunit_16.v:129]
INFO: [Synth 8-6155] done synthesizing module 'controlunit_16' (19#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/controlunit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_17' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/regfile_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/regfile_17.v:110]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/regfile_17.v:164]
INFO: [Synth 8-6155] done synthesizing module 'regfile_17' (20#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/regfile_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'random_row_18' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/random_row_18.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_23' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_23' (21#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/edge_detector_23.v:12]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_24' [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/pn_gen_24.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_24' (22#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/pn_gen_24.v:11]
INFO: [Synth 8-6155] done synthesizing module 'random_row_18' (23#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/random_row_18.v:11]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/betacpu_6.v:176]
INFO: [Synth 8-6155] done synthesizing module 'betacpu_6' (24#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/betacpu_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (25#1) [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 998.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 998.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 998.910 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 998.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/royde/AlchitryProjects/1D Tap Diz/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/royde/AlchitryProjects/1D Tap Diz/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/royde/AlchitryProjects/1D Tap Diz/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/royde/AlchitryProjects/1D Tap Diz/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1002.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.738 ; gain = 3.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.738 ; gain = 3.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.738 ; gain = 3.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_gameFSM_q_reg' in module 'controlunit_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      GAME_START_gameFSM |                           000000 |                           000000
 WAIT_DIFFICULTY_gameFSM |                           000001 |                           000001
 DIFFICULTY_EASY_gameFSM |                           000010 |                           000010
DIFFICULTY_NORMAL_gameFSM |                           000011 |                           000011
 DIFFICULTY_HARD_gameFSM |                           000100 |                           000100
       SET_COUNT_gameFSM |                           000101 |                           000101
       INC_COUNT_gameFSM |                           000110 |                           000110
       GAME_IDLE_gameFSM |                           000111 |                           000111
        SHL_COL0_gameFSM |                           001000 |                           001000
        SHL_COL1_gameFSM |                           001001 |                           001001
        SHL_COL2_gameFSM |                           001010 |                           001010
        SHL_COL3_gameFSM |                           001011 |                           001011
          MISS_1_gameFSM |                           001100 |                           001100
          MISS_2_gameFSM |                           001101 |                           001101
          MISS_3_gameFSM |                           001110 |                           001110
       MISS_MASK_gameFSM |                           001111 |                           001111
      CHECK_MISS_gameFSM |                           010000 |                           010000
BRANCH_CHECK_MISS_gameFSM |                           010001 |                           010001
     BREAK_COMBO_gameFSM |                           010010 |                           010010
     CHECK_COUNT_gameFSM |                           010011 |                           010011
    BRANCH_COUNT_gameFSM |                           010100 |                           010100
      STORE_RAND_gameFSM |                           010101 |                           010101
        ADD_NOTE_gameFSM |                           010110 |                           010110
         CLEAR_1_gameFSM |                           010111 |                           010111
         CLEAR_2_gameFSM |                           011000 |                           011000
         CLEAR_3_gameFSM |                           011001 |                           011001
     CHECK_CLEAR_gameFSM |                           011010 |                           011010
    BRANCH_CLEAR_gameFSM |                           011011 |                           011011
   DISPLAY_SCORE_gameFSM |                           011100 |                           011100
       GAME_OVER_gameFSM |                           011101 |                           011101
       PUSH_COL3_gameFSM |                           011110 |                           100001
      STORE_COL3_gameFSM |                           011111 |                           100101
       PUSH_COL2_gameFSM |                           100000 |                           100000
      STORE_COL2_gameFSM |                           100001 |                           100100
       PUSH_COL1_gameFSM |                           100010 |                           011111
      STORE_COL1_gameFSM |                           100011 |                           100011
       PUSH_COL0_gameFSM |                           100100 |                           011110
      STORE_COL0_gameFSM |                           100101 |                           100010
BRANCH_CHECK_INPUT_gameFSM |                           100110 |                           100110
   COMBO_PERFECT_gameFSM |                           100111 |                           100111
BRANCH_SCORE_PERFECT_gameFSM |                           101000 |                           101000
MULTIPLIER_1_PERFECT_gameFSM |                           101001 |                           101001
MULTIPLIER_2_PERFECT_gameFSM |                           101010 |                           101010
MULTIPLIER_4_PERFECT_gameFSM |                           101011 |                           101011
     ADD_PERFECT_gameFSM |                           101100 |                           101100
  RECORD_PERFECT_gameFSM |                           101101 |                           101101
   CLEAR_PERFECT_gameFSM |                           101110 |                           101110
      COMBO_GOOD_gameFSM |                           101111 |                           101111
BRANCH_SCORE_GOOD_gameFSM |                           110000 |                           110000
MULTIPLIER_1_GOOD_gameFSM |                           110001 |                           110001
MULTIPLIER_2_GOOD_gameFSM |                           110010 |                           110010
MULTIPLIER_4_GOOD_gameFSM |                           110011 |                           110011
        ADD_GOOD_gameFSM |                           110100 |                           110100
     RECORD_GOOD_gameFSM |                           110101 |                           110101
      CLEAR_GOOD_gameFSM |                           110110 |                           110110
      COMBO_MISS_gameFSM |                           110111 |                           110111
      CLEAR_MISS_gameFSM |                           111000 |                           111000
BRANCH_UPDATE_COLUMN_gameFSM |                           111001 |                           111001
     UPDATE_COL3_gameFSM |                           111010 |                           111101
     UPDATE_COL2_gameFSM |                           111011 |                           111100
     UPDATE_COL1_gameFSM |                           111100 |                           111011
     UPDATE_COL0_gameFSM |                           111101 |                           111010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_gameFSM_q_reg' using encoding 'sequential' in module 'controlunit_16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.738 ; gain = 3.828
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'game_beta/randgen/edge_detector_rng' (edge_detector_23) to 'game_beta/randgen/edge_detector_seed'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 48    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 13    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	  16 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 5     
	  62 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	  62 Input    6 Bit        Muxes := 1     
	  85 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 24    
	   7 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 8     
	   6 Input    4 Bit        Muxes := 8     
	  62 Input    4 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 8     
	  62 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	  62 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	  62 Input    1 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP c0, operation Mode is: A*B.
DSP Report: operator c0 is absorbed into DSP c0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1002.738 ; gain = 3.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_12      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1003.582 ; gain = 4.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 1180.168 ; gain = 181.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    62|
|3     |DSP48E1 |     1|
|4     |LUT1    |    27|
|5     |LUT2    |   101|
|6     |LUT3    |    86|
|7     |LUT4    |    97|
|8     |LUT5    |   149|
|9     |LUT6    |   348|
|10    |MUXF7   |     2|
|11    |FDRE    |   565|
|12    |FDSE    |    55|
|13    |IBUF    |     7|
|14    |OBUF    |    59|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:06 . Memory (MB): peak = 1190.297 ; gain = 191.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:03 . Memory (MB): peak = 1190.297 ; gain = 187.559
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1190.297 ; gain = 191.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1190.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1190.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 1190.297 ; gain = 191.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/royde/AlchitryProjects/1D Tap Diz/work/vivado/1D Tap Diz/1D Tap Diz.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 20:30:35 2022...
