{
    "code": "module TopModule (\n    input logic clk,        // Clock signal, positive edge-triggered\n    input logic areset,     // Asynchronous reset signal, active high\n    input logic load,       // Synchronous load signal, active high\n    input logic ena,        // Synchronous enable signal, active high\n    input logic [3:0] data, // 4-bit data input for loading into the shift register\n    output logic [3:0] q    // 4-bit output representing the current state of the shift register\n);\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 4'b0000; // Asynchronous reset to zero\n        end else if (load) begin\n            q <= data; // Load data into the shift register\n        end else if (ena) begin\n            q <= {1'b0, q[3:1]}; // Shift right with MSB set to 0\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}