// Seed: 3613826987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  for (id_6 = 1'd0; id_3; id_5 = 1'b0) begin : LABEL_0
    if (1) begin : LABEL_0
      wire id_7;
      assign id_5 = id_3 ? 1 : 1;
    end else begin : LABEL_0
      wire id_8;
    end
  end
  integer module_0;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output wire id_2,
    input wor id_3,
    inout supply0 id_4,
    output supply1 id_5,
    output logic id_6
);
  id_8(
      .id_0(1),
      .id_1(1),
      .id_2(id_6),
      .id_3(~id_5),
      .id_4(id_0),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_0),
      .id_8(1),
      .id_9(1),
      .id_10(id_6),
      .id_11(),
      .id_12(1),
      .id_13(1'd0),
      .id_14(1),
      .id_15(id_1),
      .id_16(1)
  );
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
  always @(id_3) id_6 <= id_1;
endmodule
