// Seed: 4238986416
module module_0 ();
  assign id_1 = 1;
  assign module_2.type_7 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign id_2 = "";
  wire id_4;
  assign id_3 = 1;
  uwire id_6 = 1;
  module_0 modCall_1 ();
  assign id_1[1'd0] = id_4;
endmodule
module module_2;
  tri0 id_1 = id_1;
  initial begin : LABEL_0
    id_1 = !1;
  end
  wire id_2;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
  wire id_6;
  pmos #(id_1, id_2) (id_3, 1'b0);
endmodule
