Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 15 17:02:28 2024
| Host         : LAPTOP-3HRAKL57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.866        0.000                      0                  216        0.037        0.000                      0                  216        3.750        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.866        0.000                      0                  216        0.037        0.000                      0                  216        3.750        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.339ns (42.218%)  route 3.201ns (57.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.473    10.699    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WE
    SLICE_X2Y8           RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y8           RAMS32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y8           RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.339ns (43.311%)  route 3.061ns (56.688%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.333    10.559    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X2Y7           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y7           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 BUTTON_DEBOUNCER/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.339ns (43.311%)  route 3.061ns (56.688%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.637     5.158    BUTTON_DEBOUNCER/clk_100MHz_IBUF_BUFG
    SLICE_X1Y7           FDCE                                         r  BUTTON_DEBOUNCER/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  BUTTON_DEBOUNCER/q_reg_reg[0]/Q
                         net (fo=3, routed)           0.798     6.413    BUTTON_DEBOUNCER/q_reg_reg[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.537 r  BUTTON_DEBOUNCER/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.537    BUTTON_DEBOUNCER/q_next1_carry_i_4_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.069 r  BUTTON_DEBOUNCER/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    BUTTON_DEBOUNCER/q_next1_carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  BUTTON_DEBOUNCER/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    BUTTON_DEBOUNCER/q_next1_carry__0_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  BUTTON_DEBOUNCER/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    BUTTON_DEBOUNCER/q_next1_carry__1_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  BUTTON_DEBOUNCER/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    BUTTON_DEBOUNCER/q_next1_carry__2_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 f  BUTTON_DEBOUNCER/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.584     8.328    BUTTON_DEBOUNCER/q_next0[17]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.303     8.631 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_6/O
                         net (fo=2, routed)           0.842     9.474    BUTTON_DEBOUNCER/current_read_addr[1]_i_6_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.598 f  BUTTON_DEBOUNCER/current_read_addr[1]_i_3/O
                         net (fo=13, routed)          0.504    10.102    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]_0
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.124    10.226 r  BUTTON_DEBOUNCER/memory_reg_0_3_0_5_i_1/O
                         net (fo=16, routed)          0.333    10.559    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WE
    SLICE_X2Y7           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.518    14.859    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y7           RAMD32                                       r  UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.565    UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  4.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.595     1.478    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  UART_UNIT/UART_RX_UNIT/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.675    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/DIA0
    SLICE_X2Y5           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y5           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.638    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMS32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMS32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    UART_UNIT/FIFO_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  UART_UNIT/FIFO_RX_UNIT/current_write_addr_reg[0]/Q
                         net (fo=20, routed)          0.297     1.915    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/ADDRD0
    SLICE_X2Y4           RAMS32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/WCLK
    SLICE_X2Y4           RAMS32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y4           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.825    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_UNIT/UART_RX_UNIT/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.595     1.478    UART_UNIT/UART_RX_UNIT/clk_100MHz_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  UART_UNIT/UART_RX_UNIT/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  UART_UNIT/UART_RX_UNIT/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     1.681    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/DIC0
    SLICE_X2Y5           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/WCLK
    SLICE_X2Y5           RAMD32                                       r  UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.581    UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y10    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y10    BUTTON_DEBOUNCER/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y7     BUTTON_DEBOUNCER/q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y10    BUTTON_DEBOUNCER/q_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y10    BUTTON_DEBOUNCER/q_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y10    BUTTON_DEBOUNCER/q_reg_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y11    BUTTON_DEBOUNCER/q_reg_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y11    BUTTON_DEBOUNCER/q_reg_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y11    BUTTON_DEBOUNCER/q_reg_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y8     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y7     UART_UNIT/FIFO_TX_UNIT/memory_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y4     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y4     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y4     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y4     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y4     UART_UNIT/FIFO_RX_UNIT/memory_reg_0_3_6_7/RAMD/CLK



