Qflow static timing analysis logfile created on Tuesday 16 April 2024 03:10:25 PM IST
Running vesta static timing analysis
vesta --long fifo.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "fifo"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 827 lines.
Number of paths analyzed:  164

Top 20 maximum delay paths:
Path DFFSR_17/CLK to DFFPOSX1_70/D delay 2518.66 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   2109.7 ps         _457_:  NOR2X1_66/Y ->   NOR2X1_72/B
   2252.6 ps         _468_:  NOR2X1_72/Y ->  AOI21X1_97/C
   2321.0 ps          _73_: AOI21X1_97/Y -> DFFPOSX1_70/D

   clock skew at destination = 7.52938
   setup at destination = 190.156

Path DFFSR_17/CLK to DFFPOSX1_45/D delay 2500.24 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   2109.7 ps         _510_:  NOR2X1_12/Y ->   NOR2X1_17/B
   2252.6 ps         _515_:  NOR2X1_17/Y ->  AOI21X1_14/C
   2321.0 ps         _128_: AOI21X1_14/Y -> DFFPOSX1_45/D

   clock skew at destination = -10.2154
   setup at destination = 189.484

Path DFFSR_17/CLK to DFFPOSX1_46/D delay 2500.24 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   2109.7 ps         _510_:  NOR2X1_12/Y ->   NOR2X1_18/B
   2252.6 ps         _516_:  NOR2X1_18/Y ->  AOI21X1_15/C
   2321.0 ps         _129_: AOI21X1_15/Y -> DFFPOSX1_46/D

   clock skew at destination = -10.2154
   setup at destination = 189.484

Path DFFSR_17/CLK to DFFPOSX1_69/D delay 2474.13 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   2109.7 ps         _457_:  NOR2X1_66/Y ->   NOR2X1_71/B
   2252.6 ps         _466_:  NOR2X1_71/Y ->  AOI21X1_96/C
   2321.0 ps          _72_: AOI21X1_96/Y -> DFFPOSX1_69/D

   clock skew at destination = -35.372
   setup at destination = 188.531

Path DFFSR_17/CLK to DFFPOSX1_77/D delay 2474.13 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->    NOR2X1_8/B
   2252.6 ps         _505_:   NOR2X1_8/Y ->   AOI21X1_6/C
   2321.0 ps         _120_:  AOI21X1_6/Y -> DFFPOSX1_77/D

   clock skew at destination = -35.372
   setup at destination = 188.531

Path DFFSR_17/CLK to DFFPOSX1_78/D delay 2474.13 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->    NOR2X1_9/B
   2252.6 ps         _506_:   NOR2X1_9/Y ->   AOI21X1_7/C
   2321.0 ps         _121_:  AOI21X1_7/Y -> DFFPOSX1_78/D

   clock skew at destination = -35.372
   setup at destination = 188.531

Path DFFSR_17/CLK to DFFPOSX1_18/D delay 2472.71 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_58/B
   2085.0 ps         _447_:  NOR2X1_58/Y ->   NOR2X1_60/B
   2225.8 ps         _449_:  NOR2X1_60/Y ->  AOI21X1_86/C
   2293.8 ps          _61_: AOI21X1_86/Y -> DFFPOSX1_18/D

   clock skew at destination = -10.2154
   setup at destination = 189.107

Path DFFSR_17/CLK to DFFPOSX1_22/D delay 2465.27 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_58/B
   2085.0 ps         _447_:  NOR2X1_58/Y ->   NOR2X1_63/B
   2225.8 ps         _452_:  NOR2X1_63/Y ->  AOI21X1_89/C
   2293.8 ps          _65_: AOI21X1_89/Y -> DFFPOSX1_22/D

   clock skew at destination = -17.3656
   setup at destination = 188.824

Path DFFSR_17/CLK to DFFPOSX1_41/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   2109.7 ps         _510_:  NOR2X1_12/Y ->   NOR2X1_13/B
   2252.6 ps         _511_:  NOR2X1_13/Y ->  AOI21X1_10/C
   2321.0 ps         _124_: AOI21X1_10/Y -> DFFPOSX1_41/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_43/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   2109.7 ps         _510_:  NOR2X1_12/Y ->   NOR2X1_15/B
   2252.6 ps         _513_:  NOR2X1_15/Y ->  AOI21X1_12/C
   2321.0 ps         _126_: AOI21X1_12/Y -> DFFPOSX1_43/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_47/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   2109.7 ps         _510_:  NOR2X1_12/Y ->   NOR2X1_19/B
   2252.6 ps         _517_:  NOR2X1_19/Y ->  AOI21X1_16/C
   2321.0 ps         _130_: AOI21X1_16/Y -> DFFPOSX1_47/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_48/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   2109.7 ps         _510_:  NOR2X1_12/Y ->   NOR2X1_20/B
   2252.6 ps         _518_:  NOR2X1_20/Y ->  AOI21X1_17/C
   2321.0 ps         _131_: AOI21X1_17/Y -> DFFPOSX1_48/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_65/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   2109.7 ps         _457_:  NOR2X1_66/Y ->   NOR2X1_67/B
   2252.6 ps         _458_:  NOR2X1_67/Y ->  AOI21X1_92/C
   2321.0 ps          _68_: AOI21X1_92/Y -> DFFPOSX1_65/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_66/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   2109.7 ps         _457_:  NOR2X1_66/Y ->   NOR2X1_68/B
   2252.6 ps         _460_:  NOR2X1_68/Y ->  AOI21X1_93/C
   2321.0 ps          _69_: AOI21X1_93/Y -> DFFPOSX1_66/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_67/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   2109.7 ps         _457_:  NOR2X1_66/Y ->   NOR2X1_69/B
   2252.6 ps         _462_:  NOR2X1_69/Y ->  AOI21X1_94/C
   2321.0 ps          _70_: AOI21X1_94/Y -> DFFPOSX1_67/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_73/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->    NOR2X1_4/B
   2252.6 ps         _501_:   NOR2X1_4/Y ->   AOI21X1_2/C
   2321.0 ps         _116_:  AOI21X1_2/Y -> DFFPOSX1_73/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_74/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->    NOR2X1_5/B
   2252.6 ps         _502_:   NOR2X1_5/Y ->   AOI21X1_3/C
   2321.0 ps         _117_:  AOI21X1_3/Y -> DFFPOSX1_74/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_75/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->    NOR2X1_6/B
   2252.6 ps         _503_:   NOR2X1_6/Y ->   AOI21X1_4/C
   2321.0 ps         _118_:  AOI21X1_4/Y -> DFFPOSX1_75/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_79/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->   NOR2X1_10/B
   2252.6 ps         _507_:  NOR2X1_10/Y ->   AOI21X1_8/C
   2321.0 ps         _122_:  AOI21X1_8/Y -> DFFPOSX1_79/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Path DFFSR_17/CLK to DFFPOSX1_80/D delay 2463.14 ps
      0.0 ps  clk_bF_buf10:  CLKBUF1_2/Y ->    DFFSR_17/CLK
    440.8 ps      _570__0_:   DFFSR_17/Q ->   NOR2X1_26/B
    710.7 ps         _133_:  NOR2X1_26/Y ->  NAND2X1_53/A
    909.2 ps         _148_: NAND2X1_53/Y ->  OAI21X1_49/A
   1418.0 ps         _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   2109.7 ps         _500_:   NOR2X1_3/Y ->   NOR2X1_11/B
   2252.6 ps         _508_:  NOR2X1_11/Y ->   AOI21X1_9/C
   2321.0 ps         _123_:  AOI21X1_9/Y -> DFFPOSX1_80/D

   clock skew at destination = -45.9665
   setup at destination = 188.129

Computed maximum clock frequency (zero margin) = 397.036 MHz
-----------------------------------------

Number of paths analyzed:  164

Top 20 minimum delay paths:
Path DFFPOSX1_99/CLK to DFFPOSX1_99/D delay 230.435 ps
      0.0 ps   clk_bF_buf0:  CLKBUF1_12/Y -> DFFPOSX1_99/CLK
     86.9 ps  memory_5__2_: DFFPOSX1_99/Q ->    INVX1_24/A
    170.8 ps         _262_:    INVX1_24/Y ->   MUX2X1_24/B
    233.8 ps          _94_:   MUX2X1_24/Y -> DFFPOSX1_99/D

   clock skew at destination = 0
   hold at destination = -3.34598

Path DFFPOSX1_19/CLK to DFFPOSX1_19/D delay 230.435 ps
      0.0 ps   clk_bF_buf3:   CLKBUF1_9/Y -> DFFPOSX1_19/CLK
     86.9 ps  memory_1__2_: DFFPOSX1_19/Q ->    INVX1_25/A
    170.8 ps         _268_:    INVX1_25/Y ->   MUX2X1_14/B
    233.8 ps          _62_:   MUX2X1_14/Y -> DFFPOSX1_19/D

   clock skew at destination = 0
   hold at destination = -3.34598

Path DFFPOSX1_81/CLK to DFFPOSX1_81/D delay 231.132 ps
      0.0 ps   clk_bF_buf10:   CLKBUF1_2/Y -> DFFPOSX1_81/CLK
    128.2 ps  memory_15__0_: DFFPOSX1_81/Q ->  NAND2X1_44/A
    193.0 ps          _561_:  NAND2X1_44/Y ->  OAI21X1_41/C
    235.7 ps           _52_:  OAI21X1_41/Y -> DFFPOSX1_81/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_96/CLK to DFFPOSX1_96/D delay 231.132 ps
      0.0 ps    clk_bF_buf4:   CLKBUF1_8/Y -> DFFPOSX1_96/CLK
    128.2 ps  memory_14__7_: DFFPOSX1_96/Q ->  NAND2X1_43/A
    193.0 ps          _560_:  NAND2X1_43/Y ->  OAI21X1_40/C
    235.7 ps           _51_:  OAI21X1_40/Y -> DFFPOSX1_96/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_94/CLK to DFFPOSX1_94/D delay 231.132 ps
      0.0 ps    clk_bF_buf8:   CLKBUF1_4/Y -> DFFPOSX1_94/CLK
    128.2 ps  memory_14__5_: DFFPOSX1_94/Q ->  NAND2X1_41/A
    193.0 ps          _558_:  NAND2X1_41/Y ->  OAI21X1_38/C
    235.7 ps           _49_:  OAI21X1_38/Y -> DFFPOSX1_94/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_90/CLK to DFFPOSX1_90/D delay 231.132 ps
      0.0 ps    clk_bF_buf6:   CLKBUF1_6/Y -> DFFPOSX1_90/CLK
    128.2 ps  memory_14__1_: DFFPOSX1_90/Q ->  NAND2X1_37/A
    193.0 ps          _554_:  NAND2X1_37/Y ->  OAI21X1_34/C
    235.7 ps           _45_:  OAI21X1_34/Y -> DFFPOSX1_90/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_89/CLK to DFFPOSX1_89/D delay 231.132 ps
      0.0 ps    clk_bF_buf1:  CLKBUF1_11/Y -> DFFPOSX1_89/CLK
    128.2 ps  memory_14__0_: DFFPOSX1_89/Q ->  NAND2X1_36/A
    193.0 ps          _553_:  NAND2X1_36/Y ->  OAI21X1_33/C
    235.7 ps           _44_:  OAI21X1_33/Y -> DFFPOSX1_89/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_107/CLK to DFFPOSX1_107/D delay 231.132 ps
      0.0 ps    clk_bF_buf3:    CLKBUF1_9/Y -> DFFPOSX1_107/CLK
    128.2 ps  memory_13__2_: DFFPOSX1_107/Q ->   NAND2X1_30/A
    193.0 ps          _546_:   NAND2X1_30/Y ->   OAI21X1_27/C
    235.7 ps           _38_:   OAI21X1_27/Y -> DFFPOSX1_107/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_40/CLK to DFFPOSX1_40/D delay 231.132 ps
      0.0 ps   clk_bF_buf8:   CLKBUF1_4/Y -> DFFPOSX1_40/CLK
    128.2 ps  memory_7__7_: DFFPOSX1_40/Q ->   NAND2X1_8/A
    193.0 ps         _497_:   NAND2X1_8/Y ->   OAI21X1_8/C
    235.7 ps         _115_:   OAI21X1_8/Y -> DFFPOSX1_40/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_39/CLK to DFFPOSX1_39/D delay 231.132 ps
      0.0 ps   clk_bF_buf9:   CLKBUF1_3/Y -> DFFPOSX1_39/CLK
    128.2 ps  memory_7__6_: DFFPOSX1_39/Q ->   NAND2X1_7/A
    193.0 ps         _496_:   NAND2X1_7/Y ->   OAI21X1_7/C
    235.7 ps         _114_:   OAI21X1_7/Y -> DFFPOSX1_39/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_37/CLK to DFFPOSX1_37/D delay 231.132 ps
      0.0 ps   clk_bF_buf7:   CLKBUF1_5/Y -> DFFPOSX1_37/CLK
    128.2 ps  memory_7__4_: DFFPOSX1_37/Q ->   NAND2X1_5/A
    193.0 ps         _494_:   NAND2X1_5/Y ->   OAI21X1_5/C
    235.7 ps         _112_:   OAI21X1_5/Y -> DFFPOSX1_37/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_38/CLK to DFFPOSX1_38/D delay 231.132 ps
      0.0 ps   clk_bF_buf6:   CLKBUF1_6/Y -> DFFPOSX1_38/CLK
    128.2 ps  memory_7__5_: DFFPOSX1_38/Q ->   NAND2X1_6/A
    193.0 ps         _495_:   NAND2X1_6/Y ->   OAI21X1_6/C
    235.7 ps         _113_:   OAI21X1_6/Y -> DFFPOSX1_38/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_34/CLK to DFFPOSX1_34/D delay 231.132 ps
      0.0 ps   clk_bF_buf9:   CLKBUF1_3/Y -> DFFPOSX1_34/CLK
    128.2 ps  memory_7__1_: DFFPOSX1_34/Q ->   NAND2X1_2/A
    193.0 ps         _491_:   NAND2X1_2/Y ->   OAI21X1_2/C
    235.7 ps         _109_:   OAI21X1_2/Y -> DFFPOSX1_34/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_36/CLK to DFFPOSX1_36/D delay 231.132 ps
      0.0 ps   clk_bF_buf8:   CLKBUF1_4/Y -> DFFPOSX1_36/CLK
    128.2 ps  memory_7__3_: DFFPOSX1_36/Q ->   NAND2X1_4/A
    193.0 ps         _493_:   NAND2X1_4/Y ->   OAI21X1_4/C
    235.7 ps         _111_:   OAI21X1_4/Y -> DFFPOSX1_36/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 231.132 ps
      0.0 ps   clk_bF_buf4:   CLKBUF1_8/Y -> DFFPOSX1_33/CLK
    128.2 ps  memory_7__0_: DFFPOSX1_33/Q ->   NAND2X1_1/A
    193.0 ps         _490_:   NAND2X1_1/Y ->   OAI21X1_1/C
    235.7 ps         _108_:   OAI21X1_1/Y -> DFFPOSX1_33/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_88/CLK to DFFPOSX1_88/D delay 231.132 ps
      0.0 ps    clk_bF_buf3:   CLKBUF1_9/Y -> DFFPOSX1_88/CLK
    128.2 ps  memory_15__7_: DFFPOSX1_88/Q ->  NAND2X1_52/A
    193.0 ps          _147_:  NAND2X1_52/Y ->  OAI21X1_48/C
    235.7 ps           _59_:  OAI21X1_48/Y -> DFFPOSX1_88/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_86/CLK to DFFPOSX1_86/D delay 231.132 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_7/Y -> DFFPOSX1_86/CLK
    128.2 ps  memory_15__5_: DFFPOSX1_86/Q ->  NAND2X1_49/A
    193.0 ps          _566_:  NAND2X1_49/Y ->  OAI21X1_46/C
    235.7 ps           _57_:  OAI21X1_46/Y -> DFFPOSX1_86/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_82/CLK to DFFPOSX1_82/D delay 231.132 ps
      0.0 ps    clk_bF_buf8:   CLKBUF1_4/Y -> DFFPOSX1_82/CLK
    128.2 ps  memory_15__1_: DFFPOSX1_82/Q ->  NAND2X1_45/A
    193.0 ps          _562_:  NAND2X1_45/Y ->  OAI21X1_42/C
    235.7 ps           _53_:  OAI21X1_42/Y -> DFFPOSX1_82/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_127/CLK to DFFPOSX1_127/D delay 231.132 ps
      0.0 ps    clk_bF_buf1:   CLKBUF1_11/Y -> DFFPOSX1_127/CLK
    128.2 ps  memory_11__6_: DFFPOSX1_127/Q ->   NAND2X1_18/A
    193.0 ps          _532_:   NAND2X1_18/Y ->   OAI21X1_15/C
    235.7 ps           _26_:   OAI21X1_15/Y -> DFFPOSX1_127/D

   clock skew at destination = 0
   hold at destination = -4.53062

Path DFFPOSX1_125/CLK to DFFPOSX1_125/D delay 231.132 ps
      0.0 ps    clk_bF_buf8:    CLKBUF1_4/Y -> DFFPOSX1_125/CLK
    128.2 ps  memory_11__4_: DFFPOSX1_125/Q ->   NAND2X1_16/A
    193.0 ps          _530_:   NAND2X1_16/Y ->   OAI21X1_13/C
    235.7 ps           _24_:   OAI21X1_13/Y -> DFFPOSX1_125/D

   clock skew at destination = 0
   hold at destination = -4.53062

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  311

Top 20 maximum delay paths:
Path input pin wr_en to DFFPOSX1_73/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->    NOR2X1_4/B
   1290.8 ps  _501_:   NOR2X1_4/Y ->   AOI21X1_2/C
   1359.3 ps  _116_:  AOI21X1_2/Y -> DFFPOSX1_73/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_74/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->    NOR2X1_5/B
   1290.8 ps  _502_:   NOR2X1_5/Y ->   AOI21X1_3/C
   1359.3 ps  _117_:  AOI21X1_3/Y -> DFFPOSX1_74/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_75/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->    NOR2X1_6/B
   1290.8 ps  _503_:   NOR2X1_6/Y ->   AOI21X1_4/C
   1359.3 ps  _118_:  AOI21X1_4/Y -> DFFPOSX1_75/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_76/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->    NOR2X1_7/B
   1290.8 ps  _504_:   NOR2X1_7/Y ->   AOI21X1_5/C
   1359.3 ps  _119_:  AOI21X1_5/Y -> DFFPOSX1_76/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_77/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->    NOR2X1_8/B
   1290.8 ps  _505_:   NOR2X1_8/Y ->   AOI21X1_6/C
   1359.3 ps  _120_:  AOI21X1_6/Y -> DFFPOSX1_77/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_78/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->    NOR2X1_9/B
   1290.8 ps  _506_:   NOR2X1_9/Y ->   AOI21X1_7/C
   1359.3 ps  _121_:  AOI21X1_7/Y -> DFFPOSX1_78/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_79/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->   NOR2X1_10/B
   1290.8 ps  _507_:  NOR2X1_10/Y ->   AOI21X1_8/C
   1359.3 ps  _122_:  AOI21X1_8/Y -> DFFPOSX1_79/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_80/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->    NOR2X1_3/B
   1147.9 ps  _500_:   NOR2X1_3/Y ->   NOR2X1_11/B
   1290.8 ps  _508_:  NOR2X1_11/Y ->   AOI21X1_9/C
   1359.3 ps  _123_:  AOI21X1_9/Y -> DFFPOSX1_80/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_41/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_13/B
   1290.8 ps  _511_:  NOR2X1_13/Y ->  AOI21X1_10/C
   1359.3 ps  _124_: AOI21X1_10/Y -> DFFPOSX1_41/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_42/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_14/B
   1290.8 ps  _512_:  NOR2X1_14/Y ->  AOI21X1_11/C
   1359.3 ps  _125_: AOI21X1_11/Y -> DFFPOSX1_42/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_43/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_15/B
   1290.8 ps  _513_:  NOR2X1_15/Y ->  AOI21X1_12/C
   1359.3 ps  _126_: AOI21X1_12/Y -> DFFPOSX1_43/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_44/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_16/B
   1290.8 ps  _514_:  NOR2X1_16/Y ->  AOI21X1_13/C
   1359.3 ps  _127_: AOI21X1_13/Y -> DFFPOSX1_44/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_45/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_17/B
   1290.8 ps  _515_:  NOR2X1_17/Y ->  AOI21X1_14/C
   1359.3 ps  _128_: AOI21X1_14/Y -> DFFPOSX1_45/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_46/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_18/B
   1290.8 ps  _516_:  NOR2X1_18/Y ->  AOI21X1_15/C
   1359.3 ps  _129_: AOI21X1_15/Y -> DFFPOSX1_46/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_47/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_19/B
   1290.8 ps  _517_:  NOR2X1_19/Y ->  AOI21X1_16/C
   1359.3 ps  _130_: AOI21X1_16/Y -> DFFPOSX1_47/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_48/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_12/B
   1147.9 ps  _510_:  NOR2X1_12/Y ->   NOR2X1_20/B
   1290.8 ps  _518_:  NOR2X1_20/Y ->  AOI21X1_17/C
   1359.3 ps  _131_: AOI21X1_17/Y -> DFFPOSX1_48/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_65/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   1147.9 ps  _457_:  NOR2X1_66/Y ->   NOR2X1_67/B
   1290.8 ps  _458_:  NOR2X1_67/Y ->  AOI21X1_92/C
   1359.3 ps   _68_: AOI21X1_92/Y -> DFFPOSX1_65/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_66/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   1147.9 ps  _457_:  NOR2X1_66/Y ->   NOR2X1_68/B
   1290.8 ps  _460_:  NOR2X1_68/Y ->  AOI21X1_93/C
   1359.3 ps   _69_: AOI21X1_93/Y -> DFFPOSX1_66/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_67/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   1147.9 ps  _457_:  NOR2X1_66/Y ->   NOR2X1_69/B
   1290.8 ps  _462_:  NOR2X1_69/Y ->  AOI21X1_94/C
   1359.3 ps   _70_: AOI21X1_94/Y -> DFFPOSX1_67/D

   setup at destination = 193.574

Path input pin wr_en to DFFPOSX1_68/D delay 1552.85 ps
      0.0 ps  wr_en:              ->  OAI21X1_49/C
    454.5 ps  _149_: OAI21X1_49/Y ->   NOR2X1_66/B
   1147.9 ps  _457_:  NOR2X1_66/Y ->   NOR2X1_70/B
   1290.8 ps  _464_:  NOR2X1_70/Y ->  AOI21X1_95/C
   1359.3 ps   _71_: AOI21X1_95/Y -> DFFPOSX1_68/D

   setup at destination = 193.574

-----------------------------------------

Number of paths analyzed:  311

Top 20 minimum delay paths:
Path input pin d_in[2] to DFFPOSX1_51/D delay 99.7346 ps
      0.0 ps  d_in[2]:             ->     INVX4_3/A
     51.1 ps    _461_:   INVX4_3/Y ->   AOI21X1_1/A
    104.0 ps    _102_: AOI21X1_1/Y -> DFFPOSX1_51/D

   hold at destination = -4.2717

Path input pin d_in[2] to DFFPOSX1_11/D delay 99.7346 ps
      0.0 ps  d_in[2]:               ->     INVX4_3/A
     51.1 ps    _461_:     INVX4_3/Y -> AOI21X1_100/A
    104.0 ps     _86_: AOI21X1_100/Y -> DFFPOSX1_11/D

   hold at destination = -4.2717

Path input pin d_in[2] to DFFPOSX1_67/D delay 99.7346 ps
      0.0 ps  d_in[2]:              ->     INVX4_3/A
     51.1 ps    _461_:    INVX4_3/Y ->  AOI21X1_94/A
    104.0 ps     _70_: AOI21X1_94/Y -> DFFPOSX1_67/D

   hold at destination = -4.2717

Path input pin d_in[2] to DFFPOSX1_27/D delay 99.7346 ps
      0.0 ps  d_in[2]:              ->     INVX4_3/A
     51.1 ps    _461_:    INVX4_3/Y ->  AOI21X1_19/A
    104.0 ps     _14_: AOI21X1_19/Y -> DFFPOSX1_27/D

   hold at destination = -4.2717

Path input pin d_in[2] to DFFPOSX1_75/D delay 99.7346 ps
      0.0 ps  d_in[2]:             ->     INVX4_3/A
     51.1 ps    _461_:   INVX4_3/Y ->   AOI21X1_4/A
    104.0 ps    _118_: AOI21X1_4/Y -> DFFPOSX1_75/D

   hold at destination = -4.2717

Path input pin d_in[7] to DFFPOSX1_72/D delay 99.7599 ps
      0.0 ps  d_in[7]:              ->     INVX4_8/A
     51.1 ps    _471_:    INVX4_8/Y ->  AOI21X1_99/A
    104.0 ps     _75_: AOI21X1_99/Y -> DFFPOSX1_72/D

   hold at destination = -4.27125

Path input pin d_in[5] to DFFPOSX1_70/D delay 99.7599 ps
      0.0 ps  d_in[5]:              ->     INVX4_6/A
     51.1 ps    _467_:    INVX4_6/Y ->  AOI21X1_97/A
    104.0 ps     _73_: AOI21X1_97/Y -> DFFPOSX1_70/D

   hold at destination = -4.27125

Path input pin d_in[1] to DFFPOSX1_66/D delay 99.7599 ps
      0.0 ps  d_in[1]:              ->     INVX4_2/A
     51.1 ps    _459_:    INVX4_2/Y ->  AOI21X1_93/A
    104.0 ps     _69_: AOI21X1_93/Y -> DFFPOSX1_66/D

   hold at destination = -4.27125

Path input pin d_in[7] to DFFPOSX1_32/D delay 99.7599 ps
      0.0 ps  d_in[7]:              ->     INVX4_8/A
     51.1 ps    _471_:    INVX4_8/Y ->  AOI21X1_21/A
    104.0 ps     _19_: AOI21X1_21/Y -> DFFPOSX1_32/D

   hold at destination = -4.27125

Path input pin d_in[5] to DFFPOSX1_30/D delay 99.7599 ps
      0.0 ps  d_in[5]:              ->     INVX4_6/A
     51.1 ps    _467_:    INVX4_6/Y ->  AOI21X1_20/A
    104.0 ps     _17_: AOI21X1_20/Y -> DFFPOSX1_30/D

   hold at destination = -4.27125

Path input pin d_in[1] to DFFPOSX1_26/D delay 99.7599 ps
      0.0 ps  d_in[1]:              ->     INVX4_2/A
     51.1 ps    _459_:    INVX4_2/Y ->  AOI21X1_18/A
    104.0 ps     _13_: AOI21X1_18/Y -> DFFPOSX1_26/D

   hold at destination = -4.27125

Path input pin d_in[7] to DFFPOSX1_80/D delay 99.7599 ps
      0.0 ps  d_in[7]:             ->     INVX4_8/A
     51.1 ps    _471_:   INVX4_8/Y ->   AOI21X1_9/A
    104.0 ps    _123_: AOI21X1_9/Y -> DFFPOSX1_80/D

   hold at destination = -4.27125

Path input pin d_in[5] to DFFPOSX1_78/D delay 99.7599 ps
      0.0 ps  d_in[5]:             ->     INVX4_6/A
     51.1 ps    _467_:   INVX4_6/Y ->   AOI21X1_7/A
    104.0 ps    _121_: AOI21X1_7/Y -> DFFPOSX1_78/D

   hold at destination = -4.27125

Path input pin d_in[1] to DFFPOSX1_74/D delay 99.7599 ps
      0.0 ps  d_in[1]:             ->     INVX4_2/A
     51.1 ps    _459_:   INVX4_2/Y ->   AOI21X1_3/A
    104.0 ps    _117_: AOI21X1_3/Y -> DFFPOSX1_74/D

   hold at destination = -4.27125

Path input pin d_in[6] to DFFPOSX1_71/D delay 99.7726 ps
      0.0 ps  d_in[6]:              ->     INVX4_7/A
     51.1 ps    _469_:    INVX4_7/Y ->  AOI21X1_98/A
    104.0 ps     _74_: AOI21X1_98/Y -> DFFPOSX1_71/D

   hold at destination = -4.27102

Path input pin d_in[4] to DFFPOSX1_69/D delay 99.7726 ps
      0.0 ps  d_in[4]:              ->     INVX4_5/A
     51.1 ps    _465_:    INVX4_5/Y ->  AOI21X1_96/A
    104.0 ps     _72_: AOI21X1_96/Y -> DFFPOSX1_69/D

   hold at destination = -4.27102

Path input pin d_in[3] to DFFPOSX1_68/D delay 99.7726 ps
      0.0 ps  d_in[3]:              ->     INVX4_4/A
     51.1 ps    _463_:    INVX4_4/Y ->  AOI21X1_95/A
    104.0 ps     _71_: AOI21X1_95/Y -> DFFPOSX1_68/D

   hold at destination = -4.27102

Path input pin d_in[0] to DFFPOSX1_65/D delay 99.7726 ps
      0.0 ps  d_in[0]:              ->     INVX4_1/A
     51.1 ps    _455_:    INVX4_1/Y ->  AOI21X1_92/A
    104.0 ps     _68_: AOI21X1_92/Y -> DFFPOSX1_65/D

   hold at destination = -4.27102

Path input pin d_in[6] to DFFPOSX1_79/D delay 99.7726 ps
      0.0 ps  d_in[6]:             ->     INVX4_7/A
     51.1 ps    _469_:   INVX4_7/Y ->   AOI21X1_8/A
    104.0 ps    _122_: AOI21X1_8/Y -> DFFPOSX1_79/D

   hold at destination = -4.27102

Path input pin d_in[4] to DFFPOSX1_77/D delay 99.7726 ps
      0.0 ps  d_in[4]:             ->     INVX4_5/A
     51.1 ps    _465_:   INVX4_5/Y ->   AOI21X1_6/A
    104.0 ps    _120_: AOI21X1_6/Y -> DFFPOSX1_77/D

   hold at destination = -4.27102

-----------------------------------------

