

================================================================
== Vitis HLS Report for 'Layer_norm0_1'
================================================================
* Date:           Sun Sep 17 03:10:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.406 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12494|    12494|  41.605 us|  41.605 us|  12494|  12494|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Layer_norm0_1_Pipeline_1_fu_540               |Layer_norm0_1_Pipeline_1               |       18|       18|  59.940 ns|  59.940 ns|    18|    18|       no|
        |grp_Layer_norm0_1_Pipeline_2_fu_546               |Layer_norm0_1_Pipeline_2               |       18|       18|  59.940 ns|  59.940 ns|    18|    18|       no|
        |grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_552  |Layer_norm0_1_Pipeline_l_mean_var_j14  |     6162|     6162|  20.519 us|  20.519 us|  6162|  6162|       no|
        |grp_Layer_norm0_1_Pipeline_l_mean_var_i15_fu_642  |Layer_norm0_1_Pipeline_l_mean_var_i15  |       42|       42|   0.140 us|   0.140 us|    42|    42|       no|
        |grp_Layer_norm0_1_Pipeline_l_j16_fu_648           |Layer_norm0_1_Pipeline_l_j16           |     6202|     6202|  20.653 us|  20.653 us|  6202|  6202|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|    62|    18847|    13417|    -|
|Memory               |       32|     -|       64|       66|    0|
|Multiplexer          |        -|     -|        -|     2018|    -|
|Register             |        -|     -|     4173|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       36|    62|    23084|    15505|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_Layer_norm0_1_Pipeline_1_fu_540               |Layer_norm0_1_Pipeline_1               |        0|   0|     7|    49|    0|
    |grp_Layer_norm0_1_Pipeline_2_fu_546               |Layer_norm0_1_Pipeline_2               |        0|   0|     7|    49|    0|
    |grp_Layer_norm0_1_Pipeline_l_j16_fu_648           |Layer_norm0_1_Pipeline_l_j16           |        4|   0|  3718|  1047|    0|
    |grp_Layer_norm0_1_Pipeline_l_mean_var_i15_fu_642  |Layer_norm0_1_Pipeline_l_mean_var_i15  |        0|   0|   384|   124|    0|
    |grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_552  |Layer_norm0_1_Pipeline_l_mean_var_j14  |        0|   0|  2213|  1040|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15620             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15621             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15622             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15623             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15624             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15625             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15626             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15627             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15628             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15629             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15630             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15631             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15632             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15633             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15634             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U15635             |dadd_64ns_64ns_64_8_full_dsp_1         |        0|   3|   685|   635|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15636             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15637             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15638             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15639             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15640             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15641             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15642             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15643             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15644             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15645             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15646             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15647             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15648             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15649             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15650             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U15651             |dsqrt_64ns_64ns_64_30_no_dsp_1         |        0|   0|     0|     0|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U15652         |faddfsub_32ns_32ns_32_7_full_dsp_1     |        0|   2|   318|   198|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U15653         |faddfsub_32ns_32ns_32_7_full_dsp_1     |        0|   2|   318|   198|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U15654         |faddfsub_32ns_32ns_32_7_full_dsp_1     |        0|   2|   318|   198|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U15655         |faddfsub_32ns_32ns_32_7_full_dsp_1     |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15656              |fmul_32ns_32ns_32_4_max_dsp_1          |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15657              |fmul_32ns_32ns_32_4_max_dsp_1          |        0|   3|   143|    78|    0|
    |fpext_32ns_64_2_no_dsp_1_U15604                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15605                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15606                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15607                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15608                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15609                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15610                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15611                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15612                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15613                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15614                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15615                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15616                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15617                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15618                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U15619                   |fpext_32ns_64_2_no_dsp_1               |        0|   0|     0|     0|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        4|  62| 18847| 13417|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_0_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_1_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_2_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_3_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_4_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_5_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_6_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_7_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_8_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_9_U   |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_10_U  |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_11_U  |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_12_U  |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_13_U  |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_14_U  |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |buf_data_15_U  |Layer_norm0_1_buf_data_0_RAM_AUTO_1R1W  |        2|   0|   0|    0|   768|   32|     1|        24576|
    |mean_U         |Layer_norm0_1_mean_RAM_AUTO_1R1W        |        0|  32|  33|    0|    16|   32|     1|          512|
    |var_U          |Layer_norm0_1_mean_RAM_AUTO_1R1W        |        0|  32|  33|    0|    16|   32|     1|          512|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |       32|  64|  66|    0| 12320|  576|    18|       394240|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  325|         72|    1|         72|
    |ap_done               |    9|          2|    1|          2|
    |buf_data_0_address0   |   14|          3|   10|         30|
    |buf_data_0_ce0        |   14|          3|    1|          3|
    |buf_data_0_we0        |    9|          2|    1|          2|
    |buf_data_10_address0  |   14|          3|   10|         30|
    |buf_data_10_ce0       |   14|          3|    1|          3|
    |buf_data_10_we0       |    9|          2|    1|          2|
    |buf_data_11_address0  |   14|          3|   10|         30|
    |buf_data_11_ce0       |   14|          3|    1|          3|
    |buf_data_11_we0       |    9|          2|    1|          2|
    |buf_data_12_address0  |   14|          3|   10|         30|
    |buf_data_12_ce0       |   14|          3|    1|          3|
    |buf_data_12_we0       |    9|          2|    1|          2|
    |buf_data_13_address0  |   14|          3|   10|         30|
    |buf_data_13_ce0       |   14|          3|    1|          3|
    |buf_data_13_we0       |    9|          2|    1|          2|
    |buf_data_14_address0  |   14|          3|   10|         30|
    |buf_data_14_ce0       |   14|          3|    1|          3|
    |buf_data_14_we0       |    9|          2|    1|          2|
    |buf_data_15_address0  |   14|          3|   10|         30|
    |buf_data_15_ce0       |   14|          3|    1|          3|
    |buf_data_15_we0       |    9|          2|    1|          2|
    |buf_data_1_address0   |   14|          3|   10|         30|
    |buf_data_1_ce0        |   14|          3|    1|          3|
    |buf_data_1_we0        |    9|          2|    1|          2|
    |buf_data_2_address0   |   14|          3|   10|         30|
    |buf_data_2_ce0        |   14|          3|    1|          3|
    |buf_data_2_we0        |    9|          2|    1|          2|
    |buf_data_3_address0   |   14|          3|   10|         30|
    |buf_data_3_ce0        |   14|          3|    1|          3|
    |buf_data_3_we0        |    9|          2|    1|          2|
    |buf_data_4_address0   |   14|          3|   10|         30|
    |buf_data_4_ce0        |   14|          3|    1|          3|
    |buf_data_4_we0        |    9|          2|    1|          2|
    |buf_data_5_address0   |   14|          3|   10|         30|
    |buf_data_5_ce0        |   14|          3|    1|          3|
    |buf_data_5_we0        |    9|          2|    1|          2|
    |buf_data_6_address0   |   14|          3|   10|         30|
    |buf_data_6_ce0        |   14|          3|    1|          3|
    |buf_data_6_we0        |    9|          2|    1|          2|
    |buf_data_7_address0   |   14|          3|   10|         30|
    |buf_data_7_ce0        |   14|          3|    1|          3|
    |buf_data_7_we0        |    9|          2|    1|          2|
    |buf_data_8_address0   |   14|          3|   10|         30|
    |buf_data_8_ce0        |   14|          3|    1|          3|
    |buf_data_8_we0        |    9|          2|    1|          2|
    |buf_data_9_address0   |   14|          3|   10|         30|
    |buf_data_9_ce0        |   14|          3|    1|          3|
    |buf_data_9_we0        |    9|          2|    1|          2|
    |grp_fu_1846_ce        |   20|          4|    1|          4|
    |grp_fu_1846_opcode    |   20|          4|    2|          8|
    |grp_fu_1846_p0        |   20|          4|   32|        128|
    |grp_fu_1846_p1        |   20|          4|   32|        128|
    |grp_fu_1850_ce        |   14|          3|    1|          3|
    |grp_fu_1850_opcode    |   14|          3|    2|          6|
    |grp_fu_1850_p0        |   14|          3|   32|         96|
    |grp_fu_1850_p1        |   14|          3|   32|         96|
    |grp_fu_1854_ce        |   14|          3|    1|          3|
    |grp_fu_1854_opcode    |   14|          3|    2|          6|
    |grp_fu_1854_p0        |   14|          3|   32|         96|
    |grp_fu_1854_p1        |   14|          3|   32|         96|
    |grp_fu_1858_ce        |   14|          3|    1|          3|
    |grp_fu_1858_opcode    |   14|          3|    2|          6|
    |grp_fu_1858_p0        |   14|          3|   32|         96|
    |grp_fu_1858_p1        |   14|          3|   32|         96|
    |grp_fu_1862_ce        |   20|          4|    1|          4|
    |grp_fu_1862_p0        |   20|          4|   32|        128|
    |grp_fu_1862_p1        |   20|          4|   32|        128|
    |grp_fu_1866_ce        |   14|          3|    1|          3|
    |grp_fu_1866_p0        |   14|          3|   32|         96|
    |grp_fu_1866_p1        |   14|          3|   32|         96|
    |grp_fu_708_ce         |    9|          2|    1|          2|
    |grp_fu_708_p0         |   14|          3|   32|         96|
    |grp_fu_711_ce         |    9|          2|    1|          2|
    |grp_fu_711_p0         |   14|          3|   32|         96|
    |mean_address0         |   91|         19|    4|         76|
    |mean_address1         |   86|         18|    4|         72|
    |mean_ce0              |   20|          4|    1|          4|
    |mean_ce1              |   14|          3|    1|          3|
    |mean_d0               |   59|         11|   32|        352|
    |mean_d1               |   49|          9|   32|        288|
    |mean_we0              |   20|          4|    1|          4|
    |outp_ln0_write        |    9|          2|    1|          2|
    |outp_res0_read        |    9|          2|    1|          2|
    |var_address0          |   91|         19|    4|         76|
    |var_address1          |   86|         18|    4|         72|
    |var_ce0               |   20|          4|    1|          4|
    |var_ce1               |   14|          3|    1|          3|
    |var_d0                |   59|         11|   32|        352|
    |var_d1                |   49|          9|   32|        288|
    |var_we0               |   20|          4|    1|          4|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 2018|        425|  810|       3758|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |add56_10_reg_1736                                              |  64|   0|   64|          0|
    |add56_11_reg_1741                                              |  64|   0|   64|          0|
    |add56_12_reg_1746                                              |  64|   0|   64|          0|
    |add56_13_reg_1751                                              |  64|   0|   64|          0|
    |add56_14_reg_1756                                              |  64|   0|   64|          0|
    |add56_1_reg_1691                                               |  64|   0|   64|          0|
    |add56_2_reg_1696                                               |  64|   0|   64|          0|
    |add56_3_reg_1701                                               |  64|   0|   64|          0|
    |add56_4_reg_1706                                               |  64|   0|   64|          0|
    |add56_5_reg_1711                                               |  64|   0|   64|          0|
    |add56_6_reg_1716                                               |  64|   0|   64|          0|
    |add56_7_reg_1721                                               |  64|   0|   64|          0|
    |add56_8_reg_1726                                               |  64|   0|   64|          0|
    |add56_9_reg_1731                                               |  64|   0|   64|          0|
    |add56_s_reg_1761                                               |  64|   0|   64|          0|
    |add5_reg_1686                                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                                      |  71|   0|   71|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |conv3_reg_1606                                                 |  64|   0|   64|          0|
    |conv55_10_reg_1656                                             |  64|   0|   64|          0|
    |conv55_11_reg_1661                                             |  64|   0|   64|          0|
    |conv55_12_reg_1666                                             |  64|   0|   64|          0|
    |conv55_13_reg_1671                                             |  64|   0|   64|          0|
    |conv55_14_reg_1676                                             |  64|   0|   64|          0|
    |conv55_1_reg_1611                                              |  64|   0|   64|          0|
    |conv55_2_reg_1616                                              |  64|   0|   64|          0|
    |conv55_3_reg_1621                                              |  64|   0|   64|          0|
    |conv55_4_reg_1626                                              |  64|   0|   64|          0|
    |conv55_5_reg_1631                                              |  64|   0|   64|          0|
    |conv55_6_reg_1636                                              |  64|   0|   64|          0|
    |conv55_7_reg_1641                                              |  64|   0|   64|          0|
    |conv55_8_reg_1646                                              |  64|   0|   64|          0|
    |conv55_9_reg_1651                                              |  64|   0|   64|          0|
    |conv55_s_reg_1681                                              |  64|   0|   64|          0|
    |grp_Layer_norm0_1_Pipeline_1_fu_540_ap_start_reg               |   1|   0|    1|          0|
    |grp_Layer_norm0_1_Pipeline_2_fu_546_ap_start_reg               |   1|   0|    1|          0|
    |grp_Layer_norm0_1_Pipeline_l_j16_fu_648_ap_start_reg           |   1|   0|    1|          0|
    |grp_Layer_norm0_1_Pipeline_l_mean_var_i15_fu_642_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_552_ap_start_reg  |   1|   0|    1|          0|
    |reg_1000                                                       |  32|   0|   32|          0|
    |reg_1006                                                       |  32|   0|   32|          0|
    |reg_1012                                                       |  32|   0|   32|          0|
    |reg_1018                                                       |  32|   0|   32|          0|
    |reg_1024                                                       |  32|   0|   32|          0|
    |reg_1030                                                       |  32|   0|   32|          0|
    |reg_1036                                                       |  32|   0|   32|          0|
    |reg_1042                                                       |  32|   0|   32|          0|
    |reg_1048                                                       |  32|   0|   32|          0|
    |reg_1054                                                       |  32|   0|   32|          0|
    |reg_1060                                                       |  32|   0|   32|          0|
    |reg_1066                                                       |  32|   0|   32|          0|
    |reg_1072                                                       |  32|   0|   32|          0|
    |reg_1078                                                       |  32|   0|   32|          0|
    |reg_1084                                                       |  32|   0|   32|          0|
    |reg_1090                                                       |  32|   0|   32|          0|
    |reg_1096                                                       |  32|   0|   32|          0|
    |reg_1102                                                       |  32|   0|   32|          0|
    |reg_1108                                                       |  32|   0|   32|          0|
    |reg_1114                                                       |  32|   0|   32|          0|
    |reg_1120                                                       |  32|   0|   32|          0|
    |reg_934                                                        |  32|   0|   32|          0|
    |reg_940                                                        |  32|   0|   32|          0|
    |reg_946                                                        |  32|   0|   32|          0|
    |reg_952                                                        |  32|   0|   32|          0|
    |reg_958                                                        |  32|   0|   32|          0|
    |reg_964                                                        |  32|   0|   32|          0|
    |reg_970                                                        |  32|   0|   32|          0|
    |reg_976                                                        |  32|   0|   32|          0|
    |reg_982                                                        |  32|   0|   32|          0|
    |reg_988                                                        |  32|   0|   32|          0|
    |reg_994                                                        |  32|   0|   32|          0|
    |tmp_1167_reg_1771                                              |  64|   0|   64|          0|
    |tmp_1168_reg_1776                                              |  64|   0|   64|          0|
    |tmp_1169_reg_1781                                              |  64|   0|   64|          0|
    |tmp_1170_reg_1786                                              |  64|   0|   64|          0|
    |tmp_1171_reg_1791                                              |  64|   0|   64|          0|
    |tmp_1172_reg_1796                                              |  64|   0|   64|          0|
    |tmp_1173_reg_1801                                              |  64|   0|   64|          0|
    |tmp_1174_reg_1806                                              |  64|   0|   64|          0|
    |tmp_1175_reg_1811                                              |  64|   0|   64|          0|
    |tmp_1176_reg_1816                                              |  64|   0|   64|          0|
    |tmp_1177_reg_1821                                              |  64|   0|   64|          0|
    |tmp_1178_reg_1826                                              |  64|   0|   64|          0|
    |tmp_1179_reg_1831                                              |  64|   0|   64|          0|
    |tmp_1180_reg_1836                                              |  64|   0|   64|          0|
    |tmp_1181_reg_1841                                              |  64|   0|   64|          0|
    |tmp_s_reg_1766                                                 |  64|   0|   64|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |4173|   0| 4173|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Layer_norm0.1|  return value|
|outp_res0_dout            |   in|  512|     ap_fifo|      outp_res0|       pointer|
|outp_res0_num_data_valid  |   in|    3|     ap_fifo|      outp_res0|       pointer|
|outp_res0_fifo_cap        |   in|    3|     ap_fifo|      outp_res0|       pointer|
|outp_res0_empty_n         |   in|    1|     ap_fifo|      outp_res0|       pointer|
|outp_res0_read            |  out|    1|     ap_fifo|      outp_res0|       pointer|
|outp_ln0_din              |  out|  512|     ap_fifo|       outp_ln0|       pointer|
|outp_ln0_num_data_valid   |   in|    3|     ap_fifo|       outp_ln0|       pointer|
|outp_ln0_fifo_cap         |   in|    3|     ap_fifo|       outp_ln0|       pointer|
|outp_ln0_full_n           |   in|    1|     ap_fifo|       outp_ln0|       pointer|
|outp_ln0_write            |  out|    1|     ap_fifo|       outp_ln0|       pointer|
+--------------------------+-----+-----+------------+---------------+--------------+

