;redcode
;assert 1
	SPL 0, <-622
	CMP -279, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	JMN @12, #200
	SUB 12, @10
	SUB @121, 100
	JMZ 12, #10
	SLT 121, 0
	SLT 121, 130
	SUB <-1, <-1
	SLT 121, 130
	SUB @0, @2
	SUB @121, 106
	SUB 100, 230
	SUB <-1, <-1
	SUB #332, @200
	SUB @121, 106
	SLT 23, 12
	SLT 121, 130
	ADD 210, 70
	SUB #332, @200
	ADD #233, <1
	SUB <0, @2
	JMP <121, 106
	SUB 100, 230
	SLT 23, 12
	MOV -4, <-20
	SLT 121, 130
	SUB <-1, <-1
	ADD #233, <1
	SLT 23, 12
	ADD #102, 200
	SLT 23, 12
	SUB <-1, <-1
	ADD @0, <0
	SLT 23, 12
	DJN -1, @-20
	JMP @12, #200
	MOV 701, -20
	MOV 701, -20
	ADD @0, <0
	SLT 23, 12
	MOV 701, -20
	SUB 2, -50
	JMP @12, #200
	DJN -1, @-20
	ADD 210, 60
	JMN @12, #200
