<div id="pfe6" class="pf w0 h0" data-page-no="e6"><div class="pc pce6 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bge6.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">13.4.3.1<span class="_ _b"> </span>RUN mode</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This is the normal operating mode for the device.</div><div class="t m0 x9 hf y798 ff3 fs5 fc0 sc0 ls0 ws0">This mode is selected after any reset. When the ARM processor exits reset, it sets up the</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">stack, program counter (PC), and link register (LR):</div><div class="t m0 x33 hf y68f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The processor reads the start SP (SP_main) from vector-table offset 0x000</div><div class="t m0 x33 hf y690 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The processor reads the start PC from vector-table offset 0x004</div><div class="t m0 x33 hf y691 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>LR is set to 0xFFFF_FFFF.</div><div class="t m0 x9 hf y1497 ff3 fs5 fc0 sc0 ls0 ws0">To reduce power in this mode, disable the clocks to unused modules using their</div><div class="t m0 x9 hf y1498 ff3 fs5 fc0 sc0 ls0 ws0">corresponding clock gating control bits in the SIM&apos;s registers.</div><div class="t m0 x9 h1b y1499 ff1 fsc fc0 sc0 ls0 ws0">13.4.3.2<span class="_ _b"> </span>Very-Low Power Run (VLPR) mode</div><div class="t m0 x9 hf y149a ff3 fs5 fc0 sc0 ls0 ws0">In VLPR mode, the on-chip voltage regulator is put into a stop mode regulation state. In</div><div class="t m0 x9 hf y149b ff3 fs5 fc0 sc0 ls0 ws0">this state, the regulator is designed to supply enough current to the MCU over a reduced</div><div class="t m0 x9 hf y149c ff3 fs5 fc0 sc0 ls0 ws0">frequency. To further reduce power in this mode, disable the clocks to unused modules</div><div class="t m0 x9 hf y149d ff3 fs5 fc0 sc0 ls0 ws0">using their corresponding clock gating control bits in the SIM&apos;s registers.</div><div class="t m0 x9 hf y149e ff3 fs5 fc0 sc0 ls0 ws0">Before entering this mode, the following conditions must be met:</div><div class="t m0 x33 hf y149f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The MCG must be configured in a mode which is supported during VLPR. See the</div><div class="t m0 x34 hf y14a0 ff3 fs5 fc0 sc0 ls0 ws0">Power Management details for information about these MCG modes.</div><div class="t m0 x33 hf y14a1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>All clock monitors in the MCG must be disabled.</div><div class="t m0 x33 hf y143 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The maximum frequencies of the system, bus, flash, and core are restricted. See the</div><div class="t m0 x34 hf y144 ff3 fs5 fc0 sc0 ls0 ws0">Power Management details about which frequencies are supported.</div><div class="t m0 x33 hf y145 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Mode protection must be set to allow VLP modes, that is, PMPROT[AVLP] is 1.</div><div class="t m0 x33 hf y146 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>PMCTRL[RUNM] is set to 10b to enter VLPR.</div><div class="t m0 x33 hf y147 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Flash programming/erasing is not allowed.</div><div class="t m0 x10e h8 y14a2 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y14a3 ff3 fs5 fc0 sc0 ls0 ws0">Do not change the clock frequency while in VLPR mode,</div><div class="t m0 x3e hf y14a4 ff3 fs5 fc0 sc0 ls0 ws0">because the regulator is slow responding and cannot manage</div><div class="t m0 x3e hf y14a5 ff3 fs5 fc0 sc0 ls0 ws0">fast load transitions. In addition, do not modify the clock source</div><div class="t m0 x3e hf y14c ff3 fs5 fc0 sc0 ls0 ws0">in the MCG module, the module clock enables in the SIM, or</div><div class="t m0 x3e hf y14d ff3 fs5 fc0 sc0 ls0 ws0">any clock divider registers.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">230<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
