property a1;
@(posedge clk) (TakeSample == 1) |=> (LoadRxStatus == 1);
endproperty
assert_a1: assert property(a1);

property a0;
@(posedge clk) (TakeSample == 0) |=> (LoadRxStatus == 0);
endproperty
assert_a0: assert property(a0);

