\hypertarget{structGpbr}{}\section{Gpbr Struct Reference}
\label{structGpbr}\index{Gpbr@{Gpbr}}


\mbox{\hyperlink{structGpbr}{Gpbr}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+gpbr.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structGpbr_aa01a5319f53bc5a7f7c04c04ce9678b5}\label{structGpbr_aa01a5319f53bc5a7f7c04c04ce9678b5}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structGpbr_aa01a5319f53bc5a7f7c04c04ce9678b5}{S\+Y\+S\+\_\+\+G\+P\+BR}} \mbox{[}8\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structGpbr}{Gpbr}} Offset\+: 0x0) General Purpose Backup Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structGpbr}{Gpbr}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+gpbr.\+h\end{DoxyCompactItemize}
