


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
#!/bin/tcsh -f
# =============================================================================
# System Top with RISC-V CPUs RTL Analysis and Synthesis Script for 45nm CMOS
# =============================================================================
# Description: This script performs RTL analysis, synthesis, and power 
#              analysis for the complete System Top design with integrated
#              RV32IMF RISC-V processors (2x2 Mesh NoC with CPUs and Neuron Banks)
#              using 45nm CMOS technology
# Author: Neuromorphic Accelerator Team
# Technology: 45nm CMOS Process
# =============================================================================
# Load shared configuration
source config.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251109_192017
Configuration loaded successfully
  Design: system_top_with_cpu
  Technology: 45nm CMOS
  Cores: 8
  Results directory: temp_results_20251109_192017
# -----------------------------------------------------------------------------
# Configuration and Setup
# -----------------------------------------------------------------------------
puts "========== Starting RTL Analysis and Synthesis =========="
========== Starting RTL Analysis and Synthesis ==========
puts "Technology: 45nm CMOS"
Technology: 45nm CMOS
puts "Design: System Top with RISC-V CPUs - 2x2 Mesh NoC (4× RV32IMF + Neuron Banks)"
Design: System Top with RISC-V CPUs - 2x2 Mesh NoC (4× RV32IMF + Neuron Banks)
# Configure mismatch handling
set_current_mismatch_config auto_fix
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
# Set host options for parallel processing
set_host_options -max_cores $CORES
1
puts "Using $CORES cores for parallel processing"
Using 8 cores for parallel processing
# Application options
set_app_options -list {plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
# -----------------------------------------------------------------------------
# Library Setup
# -----------------------------------------------------------------------------
puts "========== Setting up 45nm CMOS Libraries =========="
========== Setting up 45nm CMOS Libraries ==========
# Search paths for libraries and source files
set search_path $SEARCH_PATHS
* ./ /tech/45nm/libs/NangateOpenCellLibrary.ndm
# Create design library with 45nm CMOS reference libraries
create_lib $LIB_NAME \
    -ref_libs "$REF_LIBS" \
    -technology $TECH_TF
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Information: Loading technology file '/tech/45nm/cltrls/saed32nm_1p9m_mw.tf' (FILE-007)
Information: The fusion_lib NangateOpenCellLibrary needs a refresh. 8 file(s) have modified timestamps. (FLIB-11)
{LIB}
puts "45nm CMOS libraries loaded successfully"
45nm CMOS libraries loaded successfully
# -----------------------------------------------------------------------------
# Design Analysis and Elaboration
# -----------------------------------------------------------------------------
puts "========== Analyzing and Elaborating Design =========="
========== Analyzing and Elaborating Design ==========
# Analyze RTL source files
analyze -f sv -vcs "-f $FILELIST"
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f system_top_with_cpu_src.f
Compiling source file ../cpu/system_top_with_cpu.v
Opening include file ../cpu/support_modules/mux_2to1_32bit.v
Opening include file ../cpu/support_modules/mux_2to1_3bit.v
Opening include file ../cpu/support_modules/mux_4to1_32bit.v
Opening include file ../cpu/support_modules/plus_4_adder.v
Warning:  ../cpu/support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../cpu/fpu/Priority Encoder.v
Opening include file ../cpu/fpu/Addition-Subtraction_no_includes.v
Warning:  ../cpu/fpu/Addition-Subtraction_no_includes.v:45: the undeclared symbol 'exp_a' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../cpu/fpu/Addition-Subtraction_no_includes.v:46: the undeclared symbol 'exp_b' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../cpu/fpu/Addition-Subtraction_no_includes.v:69: the undeclared symbol 'perform' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../cpu/fpu/Multiplication_no_includes.v
Opening include file ../cpu/fpu/Division_no_includes.v
Opening include file ../cpu/fpu/Iteration.v
Opening include file ../cpu/fpu/Comparison.v
Opening include file ../cpu/fpu/Converter.v
Opening include file ../cpu/fpu/fpu_no_includes.v
Opening include file ../cpu/f_alu/f_alu.v
Opening include file ../cpu/alu/alu.v
Warning:  ../cpu/alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../cpu/reg_file/reg_file.v
Warning:  ../cpu/alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Warning:  ../cpu/reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../cpu/f_reg_file/f_reg_file.v
Warning:  ../cpu/reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../cpu/immediate_generation_unit/immediate_generation_unit.v
Warning:  ../cpu/f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../cpu/immediate_select_unit/immediate_select_unit.v
Opening include file ../cpu/control_unit/control_unit_no_includes.v
Warning:  ../cpu/control_unit/control_unit_no_includes.v:57: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:73: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:78: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:105: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:120: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:137: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:148: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:157: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:158: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:162: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:171: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:172: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:184: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:201: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:208: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:224: delays for continuous assignment are ignored. (VER-173)
Warning:  ../cpu/control_unit/control_unit_no_includes.v:238: delays for continuous assignment are ignored. (VER-173)
Opening include file ../cpu/branch_control_unit/branch_control_unit.v
Opening include file ../cpu/forwarding_units/ex_forward_unit.v
Warning:  ../cpu/branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Opening include file ../cpu/forwarding_units/mem_forward_unit.v
Opening include file ../cpu/hazard_detection_unit/hazard_detection_unit.v
Opening include file ../cpu/pipeline_flush_unit/pipeline_flush_unit.v
Opening include file ../cpu/pipeline_registers/pr_if_id.v
Opening include file ../cpu/pipeline_registers/pr_id_ex.v
Warning:  ../cpu/pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../cpu/pipeline_registers/pr_ex_mem.v
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../cpu/pipeline_registers/pr_mem_wb.v
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../cpu/cpu/cpu_no_includes.v
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../cpu/cpu/cpu_no_includes.v:217: the undeclared symbol 'MEM_WRITE_DATA_SEL' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../cpu/noc/async_fifo.v
Opening include file ../cpu/noc/input_router.v
Opening include file ../cpu/noc/rr_arbiter.v
Opening include file ../cpu/noc/virtual_channel.v
Opening include file ../cpu/noc/input_module_no_includes.v
Opening include file ../cpu/noc/output_module_no_includes.v
Opening include file ../cpu/noc/router_no_includes.v
Opening include file ../cpu/noc/network_interface_no_includes.v
Opening include file ../cpu/neuron_bank/rng.v
Opening include file ../cpu/neuron_bank/neuron_core.v
Opening include file ../cpu/fpu/Addition-Subtraction.v
Opening include file ../cpu/fpu/Multiplication.v
Opening include file ../cpu/neuron_bank/neuron_bank_no_includes.v
Presto compilation completed successfully.
Elapsed = 00:00:00.09, CPU = 00:00:00.08
1
# Elaborate the design
elaborate $DESIGN_NAME
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[0][0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:190: Net ns_valid[0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:222: Net ew_valid[0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:189: Net ns_packet[1][0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:190: Net ns_valid[1][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:221: Net ew_packet[0][1][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../cpu/system_top_with_cpu.v:222: Net ew_valid[0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
  state register: gen_y[0].gen_x[0].spike_status
  state register: gen_y[0].gen_x[1].spike_status
  state register: gen_y[1].gen_x[0].spike_status
  state register: gen_y[1].gen_x[1].spike_status

Inferred memory devices in process
	in routine system_top_with_cpu line 412 in file
		'../cpu/system_top_with_cpu.v'.
============================================================================================
|          Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================
| gen_y[0].gen_x[0].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
| gen_y[0].gen_x[1].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
| gen_y[1].gen_x[0].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
| gen_y[1].gen_x[1].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
============================================================================================

Inferred memory devices in process
	in routine system_top_with_cpu line 460 in file
		'../cpu/system_top_with_cpu.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| gen_y[0].gen_x[0].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_y[0].gen_x[1].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[0].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[1].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine system_top_with_cpu line 514 in file
		'../cpu/system_top_with_cpu.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
| gen_y[0].gen_x[0].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| gen_y[0].gen_x[1].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[0].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[1].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (system_top_with_cpu)
Module: system_top_with_cpu, Elapsed Time: 00:00:12, CPU Time: 00:00:12, Total Mem: 993.05 MB, Mem: 597.88 MB, Time: Sun Nov  9 19:20:47 2025
Information: Elaborating HDL template WORK:router instantiated from 'system_top_with_cpu' with the parameters {ROUTER_ADDR_WIDTH=4,ROUTING_ALGORITHM=0,VC_DEPTH=4}. (ELAB-193)
Presto compilation completed successfully. (router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4)
Information: Elaborating HDL template WORK:network_interface instantiated from 'system_top_with_cpu' with the parameters {ROUTER_ADDR_WIDTH=4,NEURON_ADDR_WIDTH=12,FIFO_DEPTH=4}. (ELAB-193)

Statistics for case statements in always block at line 111 in file
	'../cpu/noc/network_interface_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 169 in file
	'../cpu/noc/network_interface_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           177            |    auto/auto     |
===============================================
  state register: wr_state

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 111 in file
		'../cpu/noc/network_interface_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    axi_bresp_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    wr_state_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   axi_awready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_wready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_bvalid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 169 in file
		'../cpu/noc/network_interface_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    axi_rresp_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    rd_state_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   axi_arready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_rvalid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    axi_rdata_reg    | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 227 in file
		'../cpu/noc/network_interface_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cpu_interrupt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4)
Information: Elaborating HDL template WORK:cpu instantiated from 'system_top_with_cpu'. (ELAB-193)

Inferred memory devices in process
	in routine cpu line 254 in file
		'../cpu/cpu/cpu_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cpu)
Information: Elaborating HDL template WORK:neuron_bank instantiated from 'system_top_with_cpu' with the parameters {NUM_NEURONS=4,ADDR_WIDTH=8}. (ELAB-193)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:146: unsigned to signed assignment occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:147: unsigned to signed assignment occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:150: signed to unsigned conversion occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:199: unsigned to signed assignment occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:210: unsigned to signed assignment occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:211: unsigned to signed assignment occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:214: signed to unsigned conversion occurs. (VER-318)
Warning:  ../cpu/neuron_bank/neuron_bank_no_includes.v:229: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 117 in file
	'../cpu/neuron_bank/neuron_bank_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           150            |    auto/auto     |
|           214            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine neuron_bank_NUM_NEURONS4_ADDR_WIDTH8 line 117 in file
		'../cpu/neuron_bank/neuron_bank_no_includes.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|       neuron_c_reg        | Flip-flop |  20   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_c_reg        | Flip-flop |  108  |  Y  | Y  | Y  | N  | N  | N  | N  |
|         ready_reg         |   Latch   |   1   |  N  | N  | N  | Y  | -  | -  | -  |
|       read_data_reg       | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_d_reg        | Flip-flop |  124  |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_d_reg        | Flip-flop |   4   |  Y  | Y  | N  | Y  | N  | N  | N  |
| neuron_config_enable_reg  | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  neuron_config_data_reg   | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|  neuron_config_addr_reg   | Flip-flop |  12   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     neuron_start_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| neuron_spike_resolved_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     neuron_input_reg      | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    neuron_type_reg_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      neuron_v_th_reg      | Flip-flop |  116  |  Y  | Y  | Y  | N  | N  | N  | N  |
|      neuron_v_th_reg      | Flip-flop |  12   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_a_reg        | Flip-flop |  64   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_a_reg        | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_b_reg        | Flip-flop |  116  |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_b_reg        | Flip-flop |  12   |  Y  | Y  | N  | Y  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (neuron_bank_NUM_NEURONS4_ADDR_WIDTH8)
Information: Elaborating HDL template WORK:input_module instantiated from 'router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {ROUTER_ADDR_WIDTH=4,ROUTING_ALGORITHM=0,VC_DEPTH=4}. (ELAB-193)
Presto compilation completed successfully. (input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4)
Information: Elaborating HDL template WORK:output_module instantiated from 'router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {VC_DEPTH=4}. (ELAB-193)

Inferred memory devices in process
	in routine output_module_VC_DEPTH4 line 187 in file
		'../cpu/noc/output_module_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   out_packet_reg    | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (output_module_VC_DEPTH4)
Information: Elaborating HDL template WORK:async_fifo instantiated from 'network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4' with the parameters {DATA_WIDTH=32,ADDR_WIDTH=4}. (ELAB-193)

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 65 in file
		'../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wr_ptr_gray_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   wr_ptr_bin_reg    | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 76 in file
		'../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 83 in file
		'../cpu/noc/async_fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| rd_ptr_gray_sync2_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
| rd_ptr_gray_sync1_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 101 in file
		'../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_ptr_gray_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   rd_ptr_bin_reg    | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 115 in file
		'../cpu/noc/async_fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| wr_ptr_gray_sync2_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
| wr_ptr_gray_sync1_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (async_fifo_DATA_WIDTH32_ADDR_WIDTH4)
Information: Elaborating HDL template WORK:plus_4_adder instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (plus_4_adder)
Information: Elaborating HDL template WORK:mux_2to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_32bit)
Information: Elaborating HDL template WORK:pr_if_id instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_if_id line 13 in file
		'../cpu/pipeline_registers/pr_if_id.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ID_INSTRUCTION_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      ID_PC_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pr_if_id)
Information: Elaborating HDL template WORK:control_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (control_unit)
Information: Elaborating HDL template WORK:reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine reg_file line 19 in file
		'../cpu/reg_file/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_file)
Information: Elaborating HDL template WORK:f_reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine f_reg_file line 20 in file
		'../cpu/f_reg_file/f_reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (f_reg_file)
Information: Elaborating HDL template WORK:immediate_generation_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 18 in file
	'../cpu/immediate_generation_unit/immediate_generation_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (immediate_generation_unit)
Information: Elaborating HDL template WORK:hazard_detection_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine hazard_detection_unit line 22 in file
		'../cpu/hazard_detection_unit/hazard_detection_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   LU_HAZ_SIG_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (hazard_detection_unit)
Information: Elaborating HDL template WORK:pipeline_flush_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (pipeline_flush_unit)
Information: Elaborating HDL template WORK:pr_id_ex instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_id_ex line 45 in file
		'../cpu/pipeline_registers/pr_id_ex.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|      EX_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             EX_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA1_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA1_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA3_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_IMMEDIATE_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR1_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR3_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_ALU_SELECT_reg         | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      EX_OPERAND1_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      EX_OPERAND2_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_FPU_SELECT_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          EX_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_BRANCH_CTRL_reg         | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
=============================================================================================
Presto compilation completed successfully. (pr_id_ex)
Information: Elaborating HDL template WORK:mux_4to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_4to1_32bit)
Information: Elaborating HDL template WORK:alu instantiated from 'cpu'. (ELAB-193)
Warning:  ../cpu/alu/alu.v:58: signed to unsigned assignment occurs. (VER-318)
Warning:  ../cpu/alu/alu.v:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ../cpu/alu/alu.v:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../cpu/alu/alu.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../cpu/alu/alu.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ../cpu/alu/alu.v:98: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'../cpu/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
	'../cpu/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Elaborating HDL template WORK:fpu instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 102 in file
	'../cpu/fpu/fpu_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fpu)
Information: Elaborating HDL template WORK:branch_control_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 20 in file
	'../cpu/branch_control_unit/branch_control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch_control_unit)
Information: Elaborating HDL template WORK:ex_forward_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (ex_forward_unit)
Information: Elaborating HDL template WORK:pr_ex_mem instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_ex_mem line 37 in file
		'../cpu/pipeline_registers/pr_ex_mem.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|      MEM_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             MEM_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_ALU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_FPU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        MEM_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (pr_ex_mem)
Information: Elaborating HDL template WORK:mem_forward_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine mem_forward_unit line 17 in file
		'../cpu/forwarding_units/mem_forward_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   MEM_FWD_SEL_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_forward_unit)
Information: Elaborating HDL template WORK:pr_mem_wb instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_mem_wb line 31 in file
		'../cpu/pipeline_registers/pr_mem_wb.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  WB_WB_VALUE_SELECT_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|         WB_PC_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_ALU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| WB_DATA_MEM_READ_DATA_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_FPU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|   WB_REG_WRITE_ADDR_reg   | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    WB_REG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_FREG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_DATA_MEM_READ_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (pr_mem_wb)
Information: Elaborating HDL template WORK:rng instantiated from 'neuron_bank_NUM_NEURONS4_ADDR_WIDTH8'. (ELAB-193)

Inferred memory devices in process
	in routine rng line 25 in file
		'../cpu/neuron_bank/rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      lfsr_reg       | Flip-flop |  16   |  Y  | Y  | N  | Y  | N  | N  | N  |
|      lfsr_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
Information: Elaborating HDL template WORK:neuron_core instantiated from 'neuron_bank_NUM_NEURONS4_ADDR_WIDTH8'. (ELAB-193)

Statistics for case statements in always block at line 60 in file
	'../cpu/neuron_bank/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |     no/auto      |
===============================================

Statistics for case statements in always block at line 81 in file
	'../cpu/neuron_bank/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            93            |    auto/auto     |
|           109            |     no/auto      |
|           185            |    auto/auto     |
===============================================
Warning:  ../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
  state register: state

Inferred memory devices in process
	in routine neuron_core line 60 in file
		'../cpu/neuron_bank/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        d_reg        | Flip-flop |  31   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        d_reg        | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|   neuron_type_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      v_th_reg       | Flip-flop |  29   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      v_th_reg       | Flip-flop |   3   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        a_reg        | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |  16   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        b_reg        | Flip-flop |  29   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        b_reg        | Flip-flop |   3   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        c_reg        | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        c_reg        | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine neuron_core line 81 in file
		'../cpu/neuron_bank/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp2_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        v_reg        | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        v_reg        | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        u_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        I_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
| spike_detected_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cycle_count_reg   | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      v_out_reg      | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|      v_out_reg      | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      u_out_reg      | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      temp1_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_core)
Information: Elaborating HDL template WORK:input_router instantiated from 'input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {ROUTER_ADDR_WIDTH=4,ROUTING_ALGORITHM=0}. (ELAB-193)
Warning:  ../cpu/noc/input_router.v:59: Statement unreachable (Prior branch conditions are always met). (VER-61)
Presto compilation completed successfully. (input_router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0)
Information: Elaborating HDL template WORK:virtual_channel instantiated from 'input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {DATA_WIDTH=32,DEPTH=4}. (ELAB-193)

Statistics for case statements in always block at line 61 in file
	'../cpu/noc/virtual_channel.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 42 in file
		'../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 52 in file
		'../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 61 in file
		'../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pkt_count_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (virtual_channel_DATA_WIDTH32_DEPTH4)
Information: Elaborating HDL template WORK:rr_arbiter instantiated from 'input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {NUM_PORTS=4}. (ELAB-193)
Warning:  ../cpu/noc/rr_arbiter.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../cpu/noc/rr_arbiter.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arbiter_NUM_PORTS4 line 44 in file
		'../cpu/noc/rr_arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  priority_ptr_reg   | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rr_arbiter_NUM_PORTS4)
Information: Elaborating HDL template WORK:rr_arbiter instantiated from 'output_module_VC_DEPTH4' with the parameters {NUM_PORTS=5}. (ELAB-193)
Warning:  ../cpu/noc/rr_arbiter.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../cpu/noc/rr_arbiter.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arbiter_NUM_PORTS5 line 44 in file
		'../cpu/noc/rr_arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  priority_ptr_reg   | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rr_arbiter_NUM_PORTS5)
Information: Elaborating HDL template WORK:mux_2to1_3bit instantiated from 'control_unit'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_3bit)
Information: Elaborating HDL template WORK:Addition_Subtraction instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Addition_Subtraction)
Information: Elaborating HDL template WORK:Multiplication instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Multiplication)
Information: Elaborating HDL template WORK:Division instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Division)
Information: Elaborating HDL template WORK:Comparison instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Comparison line 17 in file
		'../cpu/fpu/Comparison.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     result_reg      | Latch |   1   |  N  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Comparison)
Information: Elaborating HDL template WORK:Floating_Point_to_Integer instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Floating_Point_to_Integer line 19 in file
		'../cpu/fpu/Converter.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  Integer_Value_reg  | Latch |  23   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Floating_Point_to_Integer)
Information: Elaborating HDL template WORK:priority_encoder instantiated from 'Addition_Subtraction'. (ELAB-193)

Statistics for case statements in always block at line 22 in file
	'../cpu/fpu/Priority Encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully. (priority_encoder)
Information: Elaborating HDL template WORK:Iteration instantiated from 'Division'. (ELAB-193)
Presto compilation completed successfully. (Iteration)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 40
Top level ports:        224
Total in all modules
  Ports:                4939
  Nets:                 145980
  Instances:            71181
Design summary end. (FLW-8551)
Elapsed = 00:00:17.08, CPU = 00:00:16.71
1
set_top_module $TOP_MODULE
Information: User units loaded from library 'NangateOpenCellLibrary' (LNK-040)
Information: Added key list 'DesignWare' to design 'system_top_with_cpu'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:LIB:system_top_with_cpu.design 
Elapsed = 00:00:20.41, CPU = 00:00:20.24
1
puts "Design elaboration completed"
Design elaboration completed
# -----------------------------------------------------------------------------
# Technology Setup and Constraints
# -----------------------------------------------------------------------------
puts "========== Loading Technology Setup =========="
========== Loading Technology Setup ==========
source tz_setup.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251109_192017
Configuration loaded successfully
  Design: system_top_with_cpu
  Technology: 45nm CMOS
  Cores: 8
  Results directory: temp_results_20251109_192017
========== 45nm CMOS Technology Setup ==========
Configuring synthesis flow options...
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 1
Maximum fanout: Unlimited
Loading 45nm CMOS parasitic technology files...
45nm CMOS parasitic models loaded
Setting up clock gating options for 45nm CMOS...
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 8
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Clock gating configured for 45nm CMOS
Setting optimization controls...
Creating operating scenarios...
Information: The command 'create_mode' cleared the undo history. (UNDO-016)
Created scenario func@Cmax for mode func and corner Cmax
All analysis types are activated.
Created scenario func@Cmin for mode func and corner Cmin
All analysis types are activated.
Scenario func@Cmax (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func@Cmin (mode func corner Cmin) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Operating scenarios created and set
Loading design constraints...
Information: Timer using 8 threads
Clock constraints loaded from ./sdc/clocks_with_cpu.sdc
========== Setup Status Report ==========
****************************************
Report : scenario
Design : system_top_with_cpu
Version: V-2023.12-SP5-3
Date   : Sun Nov  9 19:21:16 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@Cmax *     func            Cmax            true    true   false true     true     true      true     true     false false
func@Cmin *     func            Cmin            true    true   false true     true     true      true     true     false false

========== 45nm CMOS Technology Setup Complete ==========
# Force timing update after loading constraints
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-11-09 19:21:16 / Session:  00:00:49 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1638 MB (FLW-8100)
Information: Corner Cmax: no PVT mismatches. (PVT-032)
Information: Corner Cmin: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Warning: No physical information exists for design 'system_top_with_cpu'. Zero interconnect delay is used in timing analysis. (TIM-101)
Warning: The extractor can not be initialized for design 'system_top_with_cpu'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "system_top_with_cpu"
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 780438, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 53181. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-11-09 19:21:56 / Session:  00:01:30 / Command:  00:00:40 / CPU:  00:02:26 / Memory: 2801 MB (FLW-8100)
1
# Verify clock constraints were loaded
puts "========== Verifying Clock Constraints =========="
========== Verifying Clock Constraints ==========
set all_clocks [get_clocks -quiet *]
{cpu_clk net_clk}
if {[llength $all_clocks] == 0} {
    puts "ERROR: No clocks found after loading constraints!"
    puts "Checking for clock ports in design..."
    set clk_ports [get_ports -quiet *CLK*]
    if {[llength $clk_ports] > 0} {
        puts "Found clock port(s): [get_object_name $clk_ports]"
        puts "Attempting to create clock manually..."
        # Try to create clock on CLK port with default period
        create_clock -name CLK -period 10.0 [get_ports CLK]
        set all_clocks [get_clocks -quiet *]
    }
    if {[llength $all_clocks] == 0} {
        puts "FATAL: Unable to create or find clocks. Exiting."
        exit 1
    }
}
puts "Clocks found in design:"
Clocks found in design:
foreach clk $all_clocks {
    set clk_name [get_object_name $clk]
    set clk_period [get_attribute $clk period]
    puts "  - $clk_name (period: $clk_period ns)"
}
  - cpu_clk net_clk (period: 20.000000 10.000000 ns)
puts "=============================================="
==============================================
# -----------------------------------------------------------------------------
# RTL Optimization
# -----------------------------------------------------------------------------
puts "========== Starting RTL Optimization =========="
========== Starting RTL Optimization ==========
rtl_opt -initial_map_only
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt -from conditioning -to conditioning' (FLW-8000)
Information: Time: 2025-11-09 19:22:00 / Session:  00:01:33 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2914 MB (FLW-8100)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Sun Nov  9 19:22:00 2025
****************************************
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-11-09 19:22:23 / Session:  00:01:56 / Command:  00:00:22 / CPU:  00:00:22 / Memory: 2934 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-11-09 19:22:23 / Session:  00:01:56 / Command:  00:00:23 / CPU:  00:00:23 / Memory: 2934 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-11-09 19:22:26 / Session:  00:02:00 / Command:  00:00:26 / CPU:  00:00:26 / Memory: 2934 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / MV Cell Insertion (FLW-8000)
Information: Time: 2025-11-09 19:22:26 / Session:  00:02:00 / Command:  00:00:26 / CPU:  00:00:26 / Memory: 2934 MB (FLW-8100)
MV related app options set by user:
Information: Ending   rtl_opt / conditioning / MV Cell Insertion (FLW-8001)
Information: Time: 2025-11-09 19:22:26 / Session:  00:02:00 / Command:  00:00:26 / CPU:  00:00:26 / Memory: 2934 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-11-09 19:22:26 / Session:  00:02:00 / Command:  00:00:26 / CPU:  00:00:26 / Memory: 2934 MB (FLW-8100)
Information: The register gen_y[0].gen_x[0].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[1].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[0].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[1].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[0].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[1].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[0].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[1].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[0].ni_inst/rd_state_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[1].ni_inst/rd_state_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[1].spike_status_reg[2] is removed because it is merged to register gen_y[0].gen_x[1].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[1].spike_status_reg[1] is removed because it is merged to register gen_y[0].gen_x[1].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[1].spike_status_reg[0] is removed because it is merged to register gen_y[0].gen_x[1].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].spike_status_reg[2] is removed because it is merged to register gen_y[0].gen_x[0].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].spike_status_reg[1] is removed because it is merged to register gen_y[0].gen_x[0].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].spike_status_reg[0] is removed because it is merged to register gen_y[0].gen_x[0].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].ni_inst/write_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[0].gen_x[0].ni_inst/write_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: The register gen_y[1].gen_x[1].ni_inst/read_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[1].gen_x[1].ni_inst/read_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: The register gen_y[1].gen_x[1].ni_inst/write_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[1].gen_x[1].ni_inst/write_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: The register gen_y[1].gen_x[0].ni_inst/read_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[1].gen_x[0].ni_inst/read_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: 148 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: 22854 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 87312, After Sharing = 87284, Savings = 28 (SQM-2000)
Information: 28 registers were merged. Use report_transformed_registers for a list. (SQM-4106)
Information: 138 out of 148 SQM-4100 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:104) (MSG-3913)
Information: 18 out of 28 SQM-4102 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:104) (MSG-3913)
Information: Ending   rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-11-09 19:24:20 / Session:  00:03:53 / Command:  00:02:19 / CPU:  00:02:27 / Memory: 2934 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Merging (FLW-8000)
Information: Time: 2025-11-09 19:24:20 / Session:  00:03:53 / Command:  00:02:19 / CPU:  00:02:27 / Memory: 2934 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Register Merging (FLW-8001)
Information: Time: 2025-11-09 19:24:20 / Session:  00:03:53 / Command:  00:02:19 / CPU:  00:02:27 / Memory: 2934 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-11-09 19:24:20 / Session:  00:03:53 / Command:  00:02:19 / CPU:  00:02:27 / Memory: 2934 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-11-09 19:24:23 / Session:  00:03:57 / Command:  00:02:23 / CPU:  00:02:38 / Memory: 2934 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2025-11-09 19:24:30 / Session:  00:04:04 / Command:  00:02:30 / CPU:  00:02:45 / Memory: 2934 MB (FLW-8100)
Information: For the module "system_top_with_cpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 237368 mux gate(s) with total area 415742.47. (MUX-1021)
Information: For the module "f_reg_file", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 3073 mux gate(s) with total area 5465.54. (MUX-1021)
Information: For the module "reg_file", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 2147 mux gate(s) with total area 3815.79. (MUX-1021)
Information: For the module "neuron_bank_NUM_NEURONS4_ADDR_WIDTH8", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1329 mux gate(s) with total area 2322.40. (MUX-1021)
Information: For the module "neuron_core", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1745 mux gate(s) with total area 3037.07. (MUX-1021)
Information: For the module "async_fifo_DATA_WIDTH32_ADDR_WIDTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 498 mux gate(s) with total area 884.67. (MUX-1021)
Information: For the module "pr_id_ex", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 298 mux gate(s) with total area 500.92. (MUX-1021)
Information: For the module "alu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 776 mux gate(s) with total area 1375.43. (MUX-1021)
Information: For the module "pr_ex_mem", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 198 mux gate(s) with total area 334.45. (MUX-1021)
Information: For the module "pr_mem_wb", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 147 mux gate(s) with total area 250.08. (MUX-1021)
Information: For the module "virtual_channel_DATA_WIDTH32_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 110 mux gate(s) with total area 194.42. (MUX-1021)
Information: For the module "Floating_Point_to_Integer", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 145 mux gate(s) with total area 245.25. (MUX-1021)
Information: For the module "control_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 31 mux gate(s) with total area 50.07. (MUX-1021)
Information: For the module "fpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1231 mux gate(s) with total area 2181.09. (MUX-1021)
Information: For the module "Addition_Subtraction", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 239 mux gate(s) with total area 422.64. (MUX-1021)
Information: For the module "pr_if_id", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 68 mux gate(s) with total area 117.16. (MUX-1021)
Information: For the module "cpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 37 mux gate(s) with total area 62.01. (MUX-1021)
Information: For the module "rr_arbiter_NUM_PORTS5", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 207 mux gate(s) with total area 339.03. (MUX-1021)
Information: For the module "network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 63 mux gate(s) with total area 99.37. (MUX-1021)
Information: For the module "output_module_VC_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 132 mux gate(s) with total area 234.83. (MUX-1021)
Information: For the module "rng", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 33 mux gate(s) with total area 58.71. (MUX-1021)
Information: For the module "Multiplication", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 166.97. (MUX-1021)
Information: For the module "rr_arbiter_NUM_PORTS4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 156.81. (MUX-1021)
Information: For the module "branch_control_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 8 mux gate(s) with total area 12.96. (MUX-1021)
Information: For the module "Comparison", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 29 mux gate(s) with total area 38.88. (MUX-1021)
Information: For the module "immediate_generation_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 98 mux gate(s) with total area 170.53. (MUX-1021)
Information: For the module "input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 11 mux gate(s) with total area 15.76. (MUX-1021)
Information: For the module "mux_4to1_32bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 170.78. (MUX-1021)
Information: For the module "hazard_detection_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 10 mux gate(s) with total area 15.25. (MUX-1021)
Information: For the module "ex_forward_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 16 mux gate(s) with total area 24.65. (MUX-1021)
Information: For the module "input_router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 15 mux gate(s) with total area 21.60. (MUX-1021)
Information: For the module "mux_2to1_32bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 32 mux gate(s) with total area 56.93. (MUX-1021)
Information: For the module "mem_forward_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "mux_2to1_3bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 3 mux gate(s) with total area 5.34. (MUX-1021)
Information: Timer using 8 threads
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2025-11-09 19:32:57 / Session:  00:12:30 / Command:  00:10:57 / CPU:  00:11:58 / Memory: 3475 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2025-11-09 19:32:57 / Session:  00:12:30 / Command:  00:10:57 / CPU:  00:11:58 / Memory: 3475 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'system_top_with_cpu'. (DWS-0216)
Information: 3 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: 5378 out of 5379 SQM-1040 messages were not printed due to limit 1  (MSG-3913)
Information: 5378 out of 5379 SQM-1074 messages were not printed due to limit 1  (MSG-3913)
Information: 8 out of 9 SQM-2014 messages were not printed due to limit 1  (MSG-3913)
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2025-11-09 19:34:36 / Session:  00:14:09 / Command:  00:12:36 / CPU:  00:16:07 / Memory: 6112 MB (FLW-8100)
Information: RTL multibit banking summary. (SQM-2008)
	Total candidates in design:87280
	Total candidates ignored:  87132
	Total candidates banked:   0
	Banking Ratio of this pass:0.00%
	Banking ratio             :0.00% (Before banking 0.00%)
	Use report_multibit for details.
Information: Starting rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-11-09 19:34:36 / Session:  00:14:09 / Command:  00:12:36 / CPU:  00:16:07 / Memory: 6112 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-11-09 19:34:36 / Session:  00:14:09 / Command:  00:12:36 / CPU:  00:16:07 / Memory: 6112 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-11-09 19:34:51 / Session:  00:14:24 / Command:  00:12:51 / CPU:  00:16:22 / Memory: 6112 MB (FLW-8100)
Information: 6088 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 87280, After Sharing = 87280, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-11-09 19:35:02 / Session:  00:14:35 / Command:  00:13:01 / CPU:  00:16:33 / Memory: 6112 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-11-09 19:35:12 / Session:  00:14:45 / Command:  00:13:12 / CPU:  00:17:01 / Memory: 6112 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-11-09 19:35:12 / Session:  00:14:45 / Command:  00:13:12 / CPU:  00:17:01 / Memory: 6112 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |        6280 |          84456 |      84456 |    96.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |  2628 |     2628
 Minimum Bitwidth Not Met.                                 |   100 |      100
 Not Processed.                                            |    96 |       96
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1331864.00           -      647417              0.25      6111
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-11-09 19:35:22 / Session:  00:14:55 / Command:  00:13:21 / CPU:  00:17:12 / Memory: 6112 MB (FLW-8100)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 7 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 2 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    30    30  0 NEX-001   WARNING   Warning: Technology layer 'MRDL' setting 'routing-direction'... (MSG-3032)
Information:    31    31  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 31 error&warning MSGs observed during fast (MSG-3103)
Info: FAST compile completed.
Information: Ending   'rtl_opt -from conditioning -to conditioning' (FLW-8001)
Information: Time: 2025-11-09 19:35:28 / Session:  00:15:01 / Command:  00:13:28 / CPU:  00:17:18 / Memory: 6112 MB (FLW-8100)
1
puts "RTL optimization completed"
RTL optimization completed
# Save the optimized design
save_block
Information: Saving block 'LIB:system_top_with_cpu.design'
1
save_lib
Saving library 'LIB'
1
puts "Design saved successfully"
Design saved successfully
# -----------------------------------------------------------------------------
# Power Analysis Setup
# -----------------------------------------------------------------------------
puts "========== Setting up Power Analysis =========="
========== Setting up Power Analysis ==========
# Create temp results directory if it doesn't exist
file mkdir $TEMP_RESULTS_DIR
# Configure RTL power analysis
set_rtl_power_analysis_options \
    -scenario $SCENARIO_NAME \
    -design $DESIGN_NAME \
    -strip_path $STRIP_PATH \
    -fsdb $FSDB_FILE \
    -output_dir $OUTPUT_DIR
Error: Cannot find scenario 'func@cworst'. Please specify valid scenario name.
0
export_power_data
Information: exporting data
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-11-09 19:35:51 / Session:  00:15:24 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6112 MB (FLW-8100)
Information: Corner Cmax: no PVT mismatches. (PVT-032)
Information: Corner Cmin: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Warning: No physical information exists for design 'system_top_with_cpu'. Zero interconnect delay is used in timing analysis. (TIM-101)
Warning: The extractor can not be initialized for design 'system_top_with_cpu'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "system_top_with_cpu"
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 662845, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   estimated
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-11-09 19:36:39 / Session:  00:16:13 / Command:  00:00:48 / CPU:  00:03:56 / Memory: 6112 MB (FLW-8100)
Information: Exporting non-essential name map file
NEX:ERROR write_parasitics command failed, core area is not valid
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
Information: RTL Architect run completed
Information: Gathering logical hierarchical data
1
puts "Power analysis data exported"
Power analysis data exported
# -----------------------------------------------------------------------------
# Maximum Frequency Characterization
# -----------------------------------------------------------------------------
puts "========== Characterizing Maximum Operating Frequency =========="
========== Characterizing Maximum Operating Frequency ==========
# Update timing for accurate analysis
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-11-09 19:39:32 / Session:  00:19:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6112 MB (FLW-8100)
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-11-09 19:39:32 / Session:  00:19:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6112 MB (FLW-8100)
1
# Find all clocks in the design
set all_clocks [get_clocks *]
{cpu_clk net_clk}
if {[llength $all_clocks] == 0} {
    puts "ERROR: No clocks found in design. Please check your constraints."
    puts "Available ports: [get_object_name [get_ports *clk*]]"
    exit 1
}
# Get the first clock (or find specific clock pattern)
set current_clk [lindex $all_clocks 0]
_sel175495
set clock_name [get_object_name $current_clk]
cpu_clk net_clk
puts "Found clock: $clock_name"
Found clock: cpu_clk net_clk
# If there are multiple clocks, list them
if {[llength $all_clocks] > 1} {
    puts "Multiple clocks found in design:"
    foreach clk $all_clocks {
        puts "  - [get_object_name $clk]"
    }
    puts "Using first clock: $clock_name for analysis"
}
set current_period [get_attribute $current_clk period]
20.000000 10.000000
puts "Current clock period: $current_period ns"
Current clock period: 20.000000 10.000000 ns
# Get worst negative slack (WNS) and critical path information
set critical_paths [get_timing_paths -delay_type max -max_paths 1]
{{path_to_gen_y[1].gen_x[1].imem_array_reg[8][0]/D_slack_-1115.83}}
if {[llength $critical_paths] == 0} {
    puts "WARNING: No timing paths found"
    set slack 0.0
    set data_arrival 0.0
} else {
    set slack [get_attribute $critical_paths slack]
    set data_arrival [get_attribute $critical_paths arrival]
}
1010.000000
# Validate and convert slack to numeric value
if {$slack == "" || ![string is double -strict $slack]} {
    puts "WARNING: Invalid slack value retrieved: '$slack', defaulting to 0.0"
    set slack 0.0
}
if {$data_arrival == "" || ![string is double -strict $data_arrival]} {
    puts "WARNING: Invalid data_arrival value retrieved: '$data_arrival', defaulting to current_period"
    set data_arrival $current_period
}
puts "Current WNS (Worst Negative Slack): $slack ns"
Current WNS (Worst Negative Slack): -1115.827515 ns
puts "Data Arrival Time: $data_arrival ns"
Data Arrival Time: 1010.000000 ns
# Calculate minimum period and maximum frequency
# Validate that we have the necessary data
if {$current_period == "" || $current_period == 0} {
    puts "ERROR: Invalid clock period retrieved"
    exit 1
}
# Tmin = Current_Period - Slack (if slack is negative, this adds the violation)
# If slack is positive, Tmin = Data_Arrival_Time (critical path delay)
if {$slack >= 0} {
    # Timing is met - use actual critical path delay
    set Tmin $data_arrival
    set timing_status "MET"
} else {
    # Timing violated - need to increase period
    set Tmin [expr {$current_period - $slack}]
    set timing_status "VIOLATED"
}
Error: can't use non-numeric string as operand of "-"
      	Use error_info for more info. (CMD-013)
Information: script '/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/rtla.tcl'
            	stopped at line 203 due to error. (CMD-081)
Extended error info:
can't use non-numeric string as operand of "-"
    while executing
"expr {$current_period - $slack}"
    (file "/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/rtla.tcl" line 203)
 -- End Extended Error Info
rtl_shell> exit
Maximum memory usage for this session: 6111.63 MB
CPU usage for this session:   1651 seconds (  0.46 hours)
Elapsed time for this session:   1366 seconds (  0.38 hours)
Thank you for using RTL Architect.
