[2025-09-17 23:25:48] START suite=cs trace=classification_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3920369 heartbeat IPC: 2.551 cumulative IPC: 2.551 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6052169 cumulative IPC: 3.305 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6052169 cumulative IPC: 3.305 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 6052170 heartbeat IPC: 4.691 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 19046594 heartbeat IPC: 0.7696 cumulative IPC: 0.7696 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 30264480 heartbeat IPC: 0.8914 cumulative IPC: 0.826 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 50000017 cycles: 41321587 heartbeat IPC: 0.9044 cumulative IPC: 0.8506 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 52868942 heartbeat IPC: 0.866 cumulative IPC: 0.8544 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 65418515 heartbeat IPC: 0.7968 cumulative IPC: 0.8422 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 78309975 heartbeat IPC: 0.7757 cumulative IPC: 0.8304 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 90000025 cycles: 91705080 heartbeat IPC: 0.7465 cumulative IPC: 0.8173 (Simulation time: 00 hr 10 min 01 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000026 cycles: 105397561 heartbeat IPC: 0.7303 cumulative IPC: 0.8053 (Simulation time: 00 hr 11 min 20 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 122566932 heartbeat IPC: 0.5824 cumulative IPC: 0.7724 (Simulation time: 00 hr 12 min 55 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 133753497 cumulative IPC: 0.7476 (Simulation time: 00 hr 14 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 133753497 cumulative IPC: 0.7476 (Simulation time: 00 hr 14 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7476 instructions: 100000000 cycles: 133753497
CPU 0 Branch Prediction Accuracy: 99.83% MPKI: 0.00471 Average ROB Occupancy at Mispredict: 3.787e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00184
BRANCH_INDIRECT: 0.00248
BRANCH_CONDITIONAL: 0.00039
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 452486
LQ_STALL: 5424
SQ_STALL: 95965


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 258.3499
REPLAY_LOAD: 117.42431
NON_REPLAY_LOAD: 14.859391

== Total ==
ADDR_TRANS: 140284
REPLAY_LOAD: 110144
NON_REPLAY_LOAD: 202058

== Counts ==
ADDR_TRANS: 543
REPLAY_LOAD: 938
NON_REPLAY_LOAD: 13598

cpu0->cpu0_STLB TOTAL        ACCESS:     644669 HIT:     462416 MISS:     182253 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     644669 HIT:     462416 MISS:     182253 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 175.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1404710 HIT:     461501 MISS:     943209 MSHR_MERGE:      19731
cpu0->cpu0_L2C LOAD         ACCESS:     693418 HIT:     191609 MISS:     501809 MSHR_MERGE:        477
cpu0->cpu0_L2C RFO          ACCESS:      56032 HIT:      35844 MISS:      20188 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     183123 HIT:      83944 MISS:      99179 MSHR_MERGE:      19254
cpu0->cpu0_L2C WRITE        ACCESS:      71597 HIT:      71344 MISS:        253 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     400540 HIT:      78760 MISS:     321780 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     136865 ISSUED:     136865 USEFUL:      36703 USELESS:      18509
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 70.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6364369 HIT:    6349683 MISS:      14686 MSHR_MERGE:       4944
cpu0->cpu0_L1I LOAD         ACCESS:    6364369 HIT:    6349683 MISS:      14686 MSHR_MERGE:       4944
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 103.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11485840 HIT:    9999748 MISS:    1486092 MSHR_MERGE:     299586
cpu0->cpu0_L1D LOAD         ACCESS:    9264459 HIT:    8428921 MISS:     835538 MSHR_MERGE:     151862
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     193606 HIT:     135311 MISS:      58295 MSHR_MERGE:      12037
cpu0->cpu0_L1D WRITE        ACCESS:    1605051 HIT:    1413718 MISS:     191333 MSHR_MERGE:     135301
cpu0->cpu0_L1D TRANSLATION  ACCESS:     422724 HIT:      21798 MISS:     400926 MSHR_MERGE:        386
cpu0->cpu0_L1D PREFETCH REQUESTED:     199386 ISSUED:     193606 USEFUL:      27451 USELESS:      18278
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 61.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5104653 HIT:    5100901 MISS:       3752 MSHR_MERGE:       2235
cpu0->cpu0_ITLB LOAD         ACCESS:    5104653 HIT:    5100901 MISS:       3752 MSHR_MERGE:       2235
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 230.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10813645 HIT:    9967682 MISS:     845963 MSHR_MERGE:     202811
cpu0->cpu0_DTLB LOAD         ACCESS:   10813645 HIT:    9967682 MISS:     845963 MSHR_MERGE:     202811
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 53.31 cycles
cpu0->LLC TOTAL        ACCESS:     951023 HIT:     494820 MISS:     456203 MSHR_MERGE:         30
cpu0->LLC LOAD         ACCESS:     501332 HIT:     254141 MISS:     247191 MSHR_MERGE:          2
cpu0->LLC RFO          ACCESS:      20188 HIT:        337 MISS:      19851 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      79925 HIT:      39105 MISS:      40820 MSHR_MERGE:         28
cpu0->LLC WRITE        ACCESS:      27798 HIT:      27686 MISS:        112 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     321780 HIT:     173551 MISS:     148229 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13787
  ROW_BUFFER_MISS:     442271
  AVG DBUS CONGESTED CYCLE: 6.231
Channel 0 WQ ROW_BUFFER_HIT:       5166
  ROW_BUFFER_MISS:      21976
  FULL:          0
Channel 0 REFRESHES ISSUED:      11146

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       437474        44480        69170        44701
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          917         6557        18818        21954
  STLB miss resolved @ L2C                0         2028        20786        52280        56242
  STLB miss resolved @ LLC                0         2390        20352       117387        75578
  STLB miss resolved @ MEM                0          805         9959        72451       110407

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1280           61          361           85          510
---------------------------------------------------------------
  STLB miss resolved @ L1D               20            1            2           48          229
  STLB miss resolved @ L2C                0            0            4            8           34
  STLB miss resolved @ LLC              102            2            1          144          200
  STLB miss resolved @ MEM              116           18           16          246         1228
[2025-09-17 23:40:20] END   suite=cs trace=classification_phase5_core2 (rc=0)
