[2025-09-17 07:04:08] START suite=qualcomm_srv trace=srv589_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv589_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2799852 heartbeat IPC: 3.572 cumulative IPC: 3.572 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5369818 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5369818 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5369819 heartbeat IPC: 3.891 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14542304 heartbeat IPC: 1.09 cumulative IPC: 1.09 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23654200 heartbeat IPC: 1.097 cumulative IPC: 1.094 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32891248 heartbeat IPC: 1.083 cumulative IPC: 1.09 (Simulation time: 00 hr 04 min 41 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv589_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000014 cycles: 42090611 heartbeat IPC: 1.087 cumulative IPC: 1.089 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 51227352 heartbeat IPC: 1.094 cumulative IPC: 1.09 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 60245536 heartbeat IPC: 1.109 cumulative IPC: 1.093 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 69210969 heartbeat IPC: 1.115 cumulative IPC: 1.096 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 78169249 heartbeat IPC: 1.116 cumulative IPC: 1.099 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 87280897 heartbeat IPC: 1.097 cumulative IPC: 1.099 (Simulation time: 00 hr 11 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv589_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 90986455 cumulative IPC: 1.099 (Simulation time: 00 hr 12 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90986455 cumulative IPC: 1.099 (Simulation time: 00 hr 12 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv589_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.099 instructions: 100000001 cycles: 90986455
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.62 Average ROB Occupancy at Mispredict: 29.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06979
BRANCH_INDIRECT: 0.3345
BRANCH_CONDITIONAL: 11.96
BRANCH_DIRECT_CALL: 0.398
BRANCH_INDIRECT_CALL: 0.4747
BRANCH_RETURN: 0.3771


====Backend Stall Breakdown====
ROB_STALL: 157661
LQ_STALL: 0
SQ_STALL: 769846


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 107.17903
REPLAY_LOAD: 61.33486
NON_REPLAY_LOAD: 21.310032

== Total ==
ADDR_TRANS: 41907
REPLAY_LOAD: 26742
NON_REPLAY_LOAD: 89012

== Counts ==
ADDR_TRANS: 391
REPLAY_LOAD: 436
NON_REPLAY_LOAD: 4177

cpu0->cpu0_STLB TOTAL        ACCESS:    2064359 HIT:    2037599 MISS:      26760 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2064359 HIT:    2037599 MISS:      26760 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9425124 HIT:    8449786 MISS:     975338 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7640196 HIT:    6799298 MISS:     840898 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     592973 HIT:     522553 MISS:      70420 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1130649 HIT:    1115302 MISS:      15347 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61306 HIT:      12633 MISS:      48673 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14992868 HIT:    7561605 MISS:    7431263 MSHR_MERGE:    1811489
cpu0->cpu0_L1I LOAD         ACCESS:   14992868 HIT:    7561605 MISS:    7431263 MSHR_MERGE:    1811489
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29673860 HIT:   25258876 MISS:    4414984 MSHR_MERGE:    1740280
cpu0->cpu0_L1D LOAD         ACCESS:   16446660 HIT:   13886850 MISS:    2559810 MSHR_MERGE:     539386
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13161171 HIT:   11367457 MISS:    1793714 MSHR_MERGE:    1200740
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66029 HIT:       4569 MISS:      61460 MSHR_MERGE:        154
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.98 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12326125 HIT:   10247544 MISS:    2078581 MSHR_MERGE:    1046952
cpu0->cpu0_ITLB LOAD         ACCESS:   12326125 HIT:   10247544 MISS:    2078581 MSHR_MERGE:    1046952
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.28 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28187660 HIT:   26775234 MISS:    1412426 MSHR_MERGE:     379697
cpu0->cpu0_DTLB LOAD         ACCESS:   28187660 HIT:   26775234 MISS:    1412426 MSHR_MERGE:     379697
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.545 cycles
cpu0->LLC TOTAL        ACCESS:    1097455 HIT:    1014298 MISS:      83157 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     840898 HIT:     782563 MISS:      58335 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      70419 HIT:      62342 MISS:       8077 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     137465 HIT:     137062 MISS:        403 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48673 HIT:      32331 MISS:      16342 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1823
  ROW_BUFFER_MISS:      80930
  AVG DBUS CONGESTED CYCLE: 4.659
Channel 0 WQ ROW_BUFFER_HIT:       1068
  ROW_BUFFER_MISS:       8508
  FULL:          0
Channel 0 REFRESHES ISSUED:       7582

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       489909       574725        71961         9497
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2         1287         3323         1712
  STLB miss resolved @ L2C                1          488         3149         6439         4466
  STLB miss resolved @ LLC                1           92         5692        16942        11482
  STLB miss resolved @ MEM                0            0         2259         9143        12592

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188049        50755      1389496       129574          383
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2          894          756           30
  STLB miss resolved @ L2C                1          238         1955          957           26
  STLB miss resolved @ LLC                1           86         2232         2784          159
  STLB miss resolved @ MEM                0            0          439          589           92
[2025-09-17 07:16:55] END   suite=qualcomm_srv trace=srv589_ap (rc=0)
