# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../signed_5b_adder.srcs/sources_1/imports/Downloads/mux_2t1_nb_v1_04.v" \
"../../../../signed_5b_adder.srcs/sources_1/imports/Downloads/rc_sign_changer_v1_01.v" \
"../../../../signed_5b_adder.srcs/sources_1/imports/Downloads/rc_valid_chk_v1_00.v" \
"../../../../signed_5b_adder.srcs/sources_1/imports/Downloads/rca_nb_v1_04.v" \
"../../../../signed_5b_adder.srcs/sources_1/new/signed_5b_adder.v" \
"../../../../signed_5b_adder.srcs/sim_1/new/test_signed_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
