<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
	<name>EOS-S3</name>
	<version>0.1</version>
	<description>EOS-S3</description>
	<!-- details about the cpu embedded in the device -->
	<cpu>
		<name>CM4</name>
		<revision>r0p1</revision>
		<endian>selectable</endian>
		<mpuPresent>true</mpuPresent>
		<fpuPresent>true</fpuPresent>
		<nvicPrioBits>3</nvicPrioBits>
		<vendorSystickConfig>false</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>32</size>
	<access>read-write</access>
	<resetValue>0x00000000</resetValue>
	<resetMask>0xFFFFFFFF</resetMask>
	<peripherals>
		<peripheral>
			<name>A1_Regs</name>
			<description>Selects source APB Master to SPI Master between M4/AP and Fabric</description>
			<groupName>A1_Regs</groupName>
			<baseAddress>0x40006000</baseAddress>
			<addressBlock>
				<offset>0</offset>
				<size>4</size>
				<usage>registers</usage>
			</addressBlock>
		</peripheral>
		<peripheral>
			<name>IOMUX</name>
			<description>IO Multiplexing Control</description>
			<groupName>IOMUX</groupName>
			<baseAddress>0x40004C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x15</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<dim>35</dim>
					<dimIncrement>4</dimIncrement>
					<dimIndex>0-34</dimIndex>
					<name>PAD_%s_CTRL</name>
					<description>PAD_%s control register</description>
					<addressOffset>0x0</addressOffset>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>FUNC_SEL</name>
							<description>Functional selection for IO output. Refer to IO Mux</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CTRL_SEL</name>
							<description>Control selection for IO Output. 0x0 = A0 registers, 0x1 = Others, 0x2 = Fabric</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OEN</name>
							<description>Active low output enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>P</name>
							<description>Driver state control</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>E</name>
							<description>Driver Strenght</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SR</name>
							<description>Slew Rate</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REN</name>
							<description>Receive Enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMT</name>
							<description>Schmitt Trigger</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<dim>11</dim>
					<dimIncrement>4</dimIncrement>
					<dimIndex>35-45</dimIndex>
					<name>PAD_%s_CTRL_FFE</name>
					<description>PAD_%s control register(ffe exclusive)</description>
					<addressOffset>0x08C</addressOffset>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>FUNC_SEL</name>
							<description>Functional selection for IO output. Refer to IO Mux</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CTRL_SEL</name>
							<description>Control selection for IO Output. 0x0 = A0 registers, 0x1 = Others, 0x2 = Fabric. * Exception - when FUNC_SEL=2, the control is from FFE</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>OEN</name>
							<description>Active low output enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>P</name>
							<description>Driver state control</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>E</name>
							<description>Driver Strenght</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SR</name>
							<description>Slew Rate</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REN</name>
							<description>Receive Enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMT</name>
							<description>Schmitt Trigger</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>