// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _inference_sm_HH_
#define _inference_sm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "inference_mult_1_84_84_10_s.h"
#include "inference_add_1_10_s.h"
#include "inference_softmax_1_10_s.h"
#include "inference_sm_T_0_0.h"
#include "inference_sm_T_2_0.h"

namespace ap_rtl {

struct inference_sm : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > X_0_0_address0;
    sc_out< sc_logic > X_0_0_ce0;
    sc_in< sc_lv<32> > X_0_0_q0;
    sc_out< sc_lv<5> > X_0_0_address1;
    sc_out< sc_logic > X_0_0_ce1;
    sc_in< sc_lv<32> > X_0_0_q1;
    sc_out< sc_lv<5> > X_1_0_address0;
    sc_out< sc_logic > X_1_0_ce0;
    sc_in< sc_lv<32> > X_1_0_q0;
    sc_out< sc_lv<5> > X_1_0_address1;
    sc_out< sc_logic > X_1_0_ce1;
    sc_in< sc_lv<32> > X_1_0_q1;
    sc_out< sc_lv<5> > X_2_0_address0;
    sc_out< sc_logic > X_2_0_ce0;
    sc_in< sc_lv<32> > X_2_0_q0;
    sc_out< sc_lv<5> > X_2_0_address1;
    sc_out< sc_logic > X_2_0_ce1;
    sc_in< sc_lv<32> > X_2_0_q1;
    sc_out< sc_lv<5> > X_3_0_address0;
    sc_out< sc_logic > X_3_0_ce0;
    sc_in< sc_lv<32> > X_3_0_q0;
    sc_out< sc_lv<5> > X_3_0_address1;
    sc_out< sc_logic > X_3_0_ce1;
    sc_in< sc_lv<32> > X_3_0_q1;
    sc_out< sc_lv<32> > argmax_TDATA;
    sc_out< sc_logic > argmax_TVALID;
    sc_in< sc_logic > argmax_TREADY;


    // Module declarations
    inference_sm(sc_module_name name);
    SC_HAS_PROCESS(inference_sm);

    ~inference_sm();

    sc_trace_file* mVcdFile;

    inference_sm_T_0_0* T_0_0_U;
    inference_sm_T_0_0* T_1_0_U;
    inference_sm_T_2_0* T_2_0_U;
    inference_sm_T_2_0* T_3_0_U;
    inference_sm_T_0_0* S_0_0_U;
    inference_sm_T_0_0* S_1_0_U;
    inference_sm_T_2_0* S_2_0_U;
    inference_sm_T_2_0* S_3_0_U;
    inference_mult_1_84_84_10_s* grp_inference_mult_1_84_84_10_s_fu_228;
    inference_add_1_10_s* grp_inference_add_1_10_s_fu_416;
    inference_softmax_1_10_s* grp_inference_softmax_1_10_s_fu_430;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_25;
    sc_signal< sc_lv<2> > T_0_0_address0;
    sc_signal< sc_logic > T_0_0_ce0;
    sc_signal< sc_logic > T_0_0_we0;
    sc_signal< sc_lv<32> > T_0_0_d0;
    sc_signal< sc_lv<32> > T_0_0_q0;
    sc_signal< sc_lv<2> > T_1_0_address0;
    sc_signal< sc_logic > T_1_0_ce0;
    sc_signal< sc_logic > T_1_0_we0;
    sc_signal< sc_lv<32> > T_1_0_d0;
    sc_signal< sc_lv<32> > T_1_0_q0;
    sc_signal< sc_lv<1> > T_2_0_address0;
    sc_signal< sc_logic > T_2_0_ce0;
    sc_signal< sc_logic > T_2_0_we0;
    sc_signal< sc_lv<32> > T_2_0_d0;
    sc_signal< sc_lv<32> > T_2_0_q0;
    sc_signal< sc_lv<1> > T_3_0_address0;
    sc_signal< sc_logic > T_3_0_ce0;
    sc_signal< sc_logic > T_3_0_we0;
    sc_signal< sc_lv<32> > T_3_0_d0;
    sc_signal< sc_lv<32> > T_3_0_q0;
    sc_signal< sc_lv<2> > S_0_0_address0;
    sc_signal< sc_logic > S_0_0_ce0;
    sc_signal< sc_logic > S_0_0_we0;
    sc_signal< sc_lv<32> > S_0_0_d0;
    sc_signal< sc_lv<32> > S_0_0_q0;
    sc_signal< sc_lv<2> > S_1_0_address0;
    sc_signal< sc_logic > S_1_0_ce0;
    sc_signal< sc_logic > S_1_0_we0;
    sc_signal< sc_lv<32> > S_1_0_d0;
    sc_signal< sc_lv<32> > S_1_0_q0;
    sc_signal< sc_lv<1> > S_2_0_address0;
    sc_signal< sc_logic > S_2_0_ce0;
    sc_signal< sc_logic > S_2_0_we0;
    sc_signal< sc_lv<32> > S_2_0_d0;
    sc_signal< sc_lv<32> > S_2_0_q0;
    sc_signal< sc_lv<1> > S_3_0_address0;
    sc_signal< sc_logic > S_3_0_ce0;
    sc_signal< sc_logic > S_3_0_we0;
    sc_signal< sc_lv<32> > S_3_0_d0;
    sc_signal< sc_lv<32> > S_3_0_q0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_ap_start;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_ap_done;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_ap_idle;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_ap_ready;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_q0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_address1;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_ce1;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_q1;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_q0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_address1;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_ce1;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_q1;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_q0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_address1;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_ce1;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_q1;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_q0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_address1;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_ce1;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_q1;
    sc_signal< sc_lv<2> > grp_inference_mult_1_84_84_10_s_fu_228_C_0_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_0_0_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_0_0_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_C_0_0_d0;
    sc_signal< sc_lv<2> > grp_inference_mult_1_84_84_10_s_fu_228_C_1_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_1_0_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_1_0_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_C_1_0_d0;
    sc_signal< sc_lv<1> > grp_inference_mult_1_84_84_10_s_fu_228_C_2_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_2_0_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_2_0_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_C_2_0_d0;
    sc_signal< sc_lv<1> > grp_inference_mult_1_84_84_10_s_fu_228_C_3_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_3_0_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_C_3_0_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_84_84_10_s_fu_228_C_3_0_d0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_ap_start;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_ap_done;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_ap_idle;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_ap_ready;
    sc_signal< sc_lv<2> > grp_inference_add_1_10_s_fu_416_A_0_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_A_0_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_A_0_0_q0;
    sc_signal< sc_lv<2> > grp_inference_add_1_10_s_fu_416_A_1_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_A_1_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_A_1_0_q0;
    sc_signal< sc_lv<1> > grp_inference_add_1_10_s_fu_416_A_2_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_A_2_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_A_2_0_q0;
    sc_signal< sc_lv<1> > grp_inference_add_1_10_s_fu_416_A_3_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_A_3_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_A_3_0_q0;
    sc_signal< sc_lv<2> > grp_inference_add_1_10_s_fu_416_C_0_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_0_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_0_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_C_0_0_d0;
    sc_signal< sc_lv<2> > grp_inference_add_1_10_s_fu_416_C_1_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_1_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_1_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_C_1_0_d0;
    sc_signal< sc_lv<1> > grp_inference_add_1_10_s_fu_416_C_2_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_2_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_2_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_C_2_0_d0;
    sc_signal< sc_lv<1> > grp_inference_add_1_10_s_fu_416_C_3_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_3_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_C_3_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_10_s_fu_416_C_3_0_d0;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_ap_start;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_ap_done;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_ap_idle;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_ap_ready;
    sc_signal< sc_lv<2> > grp_inference_softmax_1_10_s_fu_430_A_0_0_address0;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_A_0_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_softmax_1_10_s_fu_430_A_0_0_q0;
    sc_signal< sc_lv<2> > grp_inference_softmax_1_10_s_fu_430_A_1_0_address0;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_A_1_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_softmax_1_10_s_fu_430_A_1_0_q0;
    sc_signal< sc_lv<1> > grp_inference_softmax_1_10_s_fu_430_A_2_0_address0;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_A_2_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_softmax_1_10_s_fu_430_A_2_0_q0;
    sc_signal< sc_lv<1> > grp_inference_softmax_1_10_s_fu_430_A_3_0_address0;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_A_3_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_softmax_1_10_s_fu_430_A_3_0_q0;
    sc_signal< sc_lv<32> > grp_inference_softmax_1_10_s_fu_430_argmax_TDATA;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_argmax_TVALID;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_argmax_TREADY;
    sc_signal< sc_logic > grp_inference_mult_1_84_84_10_s_fu_228_ap_start_ap_start_reg;
    sc_signal< bool > ap_sig_bdd_251;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_259;
    sc_signal< sc_logic > grp_inference_add_1_10_s_fu_416_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_940;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_947;
    sc_signal< sc_logic > grp_inference_softmax_1_10_s_fu_430_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_bdd_964;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_bdd_971;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_st5_fsm_4;
    static const sc_lv<6> ap_ST_st6_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_S_0_0_address0();
    void thread_S_0_0_ce0();
    void thread_S_0_0_d0();
    void thread_S_0_0_we0();
    void thread_S_1_0_address0();
    void thread_S_1_0_ce0();
    void thread_S_1_0_d0();
    void thread_S_1_0_we0();
    void thread_S_2_0_address0();
    void thread_S_2_0_ce0();
    void thread_S_2_0_d0();
    void thread_S_2_0_we0();
    void thread_S_3_0_address0();
    void thread_S_3_0_ce0();
    void thread_S_3_0_d0();
    void thread_S_3_0_we0();
    void thread_T_0_0_address0();
    void thread_T_0_0_ce0();
    void thread_T_0_0_d0();
    void thread_T_0_0_we0();
    void thread_T_1_0_address0();
    void thread_T_1_0_ce0();
    void thread_T_1_0_d0();
    void thread_T_1_0_we0();
    void thread_T_2_0_address0();
    void thread_T_2_0_ce0();
    void thread_T_2_0_d0();
    void thread_T_2_0_we0();
    void thread_T_3_0_address0();
    void thread_T_3_0_ce0();
    void thread_T_3_0_d0();
    void thread_T_3_0_we0();
    void thread_X_0_0_address0();
    void thread_X_0_0_address1();
    void thread_X_0_0_ce0();
    void thread_X_0_0_ce1();
    void thread_X_1_0_address0();
    void thread_X_1_0_address1();
    void thread_X_1_0_ce0();
    void thread_X_1_0_ce1();
    void thread_X_2_0_address0();
    void thread_X_2_0_address1();
    void thread_X_2_0_ce0();
    void thread_X_2_0_ce1();
    void thread_X_3_0_address0();
    void thread_X_3_0_address1();
    void thread_X_3_0_ce0();
    void thread_X_3_0_ce1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_25();
    void thread_ap_sig_bdd_251();
    void thread_ap_sig_bdd_259();
    void thread_ap_sig_bdd_940();
    void thread_ap_sig_bdd_947();
    void thread_ap_sig_bdd_964();
    void thread_ap_sig_bdd_971();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_argmax_TDATA();
    void thread_argmax_TVALID();
    void thread_grp_inference_add_1_10_s_fu_416_A_0_0_q0();
    void thread_grp_inference_add_1_10_s_fu_416_A_1_0_q0();
    void thread_grp_inference_add_1_10_s_fu_416_A_2_0_q0();
    void thread_grp_inference_add_1_10_s_fu_416_A_3_0_q0();
    void thread_grp_inference_add_1_10_s_fu_416_ap_start();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_q0();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_0_0_q1();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_q0();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_1_0_q1();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_q0();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_2_0_q1();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_q0();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_A_3_0_q1();
    void thread_grp_inference_mult_1_84_84_10_s_fu_228_ap_start();
    void thread_grp_inference_softmax_1_10_s_fu_430_A_0_0_q0();
    void thread_grp_inference_softmax_1_10_s_fu_430_A_1_0_q0();
    void thread_grp_inference_softmax_1_10_s_fu_430_A_2_0_q0();
    void thread_grp_inference_softmax_1_10_s_fu_430_A_3_0_q0();
    void thread_grp_inference_softmax_1_10_s_fu_430_ap_start();
    void thread_grp_inference_softmax_1_10_s_fu_430_argmax_TREADY();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
