Search.setIndex({docnames:["Altera","DT5495","FIFO","FSM","HLS","ISE","Install","LUPO","MZTIO","README","TimingConstraints","VHDL","Vivado","counter","exp","index","tempverilog","tempvhdl","verilog"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.todo":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["Altera.rst","DT5495.rst","FIFO.rst","FSM.rst","HLS.rst","ISE.rst","Install.rst","LUPO.rst","MZTIO.rst","README.rst","TimingConstraints.rst","VHDL.rst","Vivado.rst","counter.rst","exp.rst","index.rst","tempverilog.rst","tempvhdl.rst","verilog.rst"],objects:{},objnames:{},objtypes:{},terms:{"00":11,"0002":6,"0003":6,"001":6,"002":6,"003":6,"004":6,"01":11,"013":6,"0184":6,"046d":6,"06":5,"09fb":6,"0bda":6,"0e38":11,"10":10,"100":16,"1001":11,"10n":4,"11":11,"12":[4,6],"14":6,"15":5,"16":16,"19":6,"1d6b":6,"20":11,"2001":16,"209053":6,"2107":6,"23":16,"254":16,"255":16,"256":16,"30":11,"31":[4,11,17],"313183_36284":5,"32":[4,11,16],"3_1207_2324":6,"413c":6,"57":6,"59":16,"60":16,"6001":6,"64":11,"666":6,"667":10,"7_1015_1":6,"8000":6,"8008":6,"8087":6,"89":6,"90401400":16,"98":16,"99":16,"boolean":[11,13],"byte":11,"case":[3,11,16],"default":3,"export":4,"for":[4,11,13,15,17],"function":[11,16],"if":[3,4,11,13,16,17],"in":[4,6,11,16,17],"int":[4,16],"new":5,"null":11,"return":16,"static":4,"true":11,"void":4,"with":11,_module_nam:6,a0:17,a1:17,abs:11,acc:4,acc_t:4,add:[4,5,10,13],add_:13,add_cnt:13,address:16,all:[5,11],altera:[9,10],altrea:9,alwai:[3,13,16],and:[13,17],ani:5,ap_clk:4,ap_don:4,ap_idl:4,ap_non:4,ap_readi:4,ap_reset:4,ap_rst:4,ap_start:4,architectur:11,arrai:11,array_nam:16,arrays:16,arria10:6,articl:16,assign:16,b0:3,b1:3,be:16,becaus:16,begin:[3,11,13,16,17],bin:6,bit:[5,11,16],bit_vector:11,block:[11,16],blog:[5,16],brows:4,bus:6,c077:6,c_address0:4,c_ce0:4,c_q0:4,caen:9,card:6,cd:6,ce:4,cento:6,chipscop:15,chmod:6,cin:16,ckp1:10,clk100:17,clk1:10,clk2:10,clk:[3,13],clk_200:10,clk_200_p:10,clkin:10,clkout:10,clock:[5,11,15],code:[3,6],coef_t:4,com:5,combin:16,comput:6,concurr:11,condit:13,configur:11,conflict:6,consol:12,constant:11,content:15,contin:16,continu:6,corp:6,cosimul:4,cout:16,creat:15,create_clock:10,create_generated_clock:10,csdn:16,cyclone10gx:6,dat:4,data:[4,11],data_in:16,data_out:16,data_out_it_0:16,data_t:4,dcp:12,ddrsdram:0,delai:15,dell:6,derive_pll_clock:10,design:6,detail:16,dettriga:17,dev:6,devdata:6,devic:[5,6],din:11,divide_bi:10,don:16,dout0:13,dout1:13,dout:[11,13],dout_tmp:13,downto:[4,11],dt5495:[9,15],edit:6,eefocu:5,els:[3,4,11,13,16,17],elsif:[11,13],emerg:16,empti:2,end:[3,4,11,13,16,17],end_:13,end_cnt:13,endcas:3,endgener:16,endmodul:[4,16],entiti:[4,11],enumer:11,error:[6,16],event:[11,13,17],except:15,fadd:16,falling_edg:11,fals:11,fifo:[0,5,9],file:[4,5,6],file_nam:16,finish:4,fir:4,fir_test:4,flag_add:14,flag_sel:14,for_loop:11,foundat:6,fpga:[4,9],freetyp:6,freetype_curpath:6,freetype_level:6,freetype_majlevel:6,funcsim:12,gcc:6,gener:[5,11,15,17],genreat:16,genvar:16,get_pin:10,get_port:10,gfor:16,gold:4,gui:4,guoke1993102:5,gz:6,hdl:4,here:3,hl:6,hls:[4,15],home:6,html:5,http:[5,16],hub:6,id:6,idl:3,idle2read_start:3,idle2s1_start:3,idle2write_start:3,if_elsif_end:11,if_then_els:11,ii:6,iic:9,impl:4,inc:6,info:6,initi:16,input:[4,15,16],integ:[11,13],intel:[6,9],ip:[2,4,6,9,10],is:[4,11,16],is_module_rm:6,ise:9,isim:15,jtag:6,last:13,ld_library_path:6,led:9,lib:6,librari:11,library_path:6,lic:6,licens:6,list:16,load:6,localhost:6,log:6,logitech:6,loop:[11,17],loop_exit:11,lsusb:6,lupo:[9,15],m105:6,master_clock:10,max:[13,16],mem_arrai:16,memori:16,min:16,mmcm0:10,mod:11,mode:[6,12],modelsim:[6,15],modelsim_as:6,modelsimprosetup:6,modul:[4,5,6,16,18],modulefil:6,mous:6,ms:11,msc:5,my_clk_nam:10,my_memori:16,mztio:[9,15],n_histogram_bit:17,n_histogram_reg:17,name:[6,10],nand:11,natur:11,negedg:[3,13],net:16,next:[4,6],nios2:6,no:5,node:11,nor:11,normal:2,nornal:2,not:11,number:13,object:11,of:[11,16],ok:[4,5],open_checkpoint:12,opt:6,optic:6,or:[3,11,13],os:6,other:[5,11],out1:3,out:[4,16],output:[4,15,16],packag:11,part2:6,path:6,pcie:9,period:10,pll:0,port:[4,11],posedg:[3,13],prepend:6,primit:16,procedur:11,process:[11,13,17],program:5,qdz:6,qsy:6,quartu:[6,9,15],quartusprosetup:6,r_shift1:11,r_signed_l:11,r_signed_r:11,r_unsigned_l:11,r_unsigned_r:11,ram:[4,11],ramrom:0,rand:16,random:15,rang:[11,13],rdreq:2,read:3,reader:6,readm:15,readmemb:16,readmemh:16,real:11,realtek:6,reg:[13,16],rega:10,releas:6,rem:11,remov:6,replac:16,rerun:5,rising_edg:11,rom:[5,11],root:6,rst_n:[3,13],rtl:4,rts5182:6,run:[4,6],s12s2_start:3,s1:3,s22idl:3,s22idl_start:3,s2:3,scaler:9,select:11,semiconductor:6,server:6,set:[6,15],shift_accum_loop:4,shift_reg:4,signal:[11,13,16],signaltapii:15,simul:16,solution1:4,sourc:[5,10],spi:9,start:11,start_addr:16,state:11,state_typ:11,statement:11,statu:6,std_logic:[4,11],std_logic_1164:11,std_logic_arith:11,std_logic_sign:11,std_logic_unsign:11,std_logic_vector:[4,17],step1:11,step2:11,stop:11,stop_addr:16,stratix10:6,sum:16,synopsi:11,sys:6,sysclk:10,syscon:6,sysnam:6,system:16,tar:6,task:16,tcl:[10,12],tco:10,tdata:10,temp:15,that:16,the:16,then:[11,13,17],thi:16,time:[11,15],tmin:10,tmp_histogram:17,to:[11,13,17],to_integ:11,to_unsign:[11,17],top:5,top_modul:16,triggera:17,tus:10,txclk:10,txoutclk:10,type:11,u0:16,uart:9,ui:16,unam:6,unexpect:6,uninstal:6,until:11,us:11,use:11,valu:[13,16],variabl:[11,16],verilog:[3,4,9,13,15],vhd:12,vhdl:[3,4,9,13,15],view:6,vinado:6,vivado:[4,9],vivadolic:6,vsim:6,wait:11,waveform:10,weixin_38197667:16,when:11,when_cas:11,when_els:11,while_loop:11,wide:16,width:16,will:16,wire:13,with_select:11,won:16,word:11,wordsiz:16,write:3,write_verilog:12,write_vhdl:12,wuhongyi:6,www:5,xdc:10,xilinx:[6,9,10],xilinx_ise_ds_lin_14:6,xilinx_vivado_sdk_2018:6,xnor:11,xor:11,xsetup:6,xvf:6,xx:3,xxx:[5,12],xxxxx:3,y_ap_vld:4,zero:16,zheli:[5,10,12],zip:4,zxvf:6},titles:["Altera \u8f6f\u4ef6","DT5495","FIFO","\u72b6\u6001\u673a","\u9ad8\u5c42\u6b21\u7efc\u5408","ISE \u8f6f\u4ef6","\u8f6f\u4ef6\u5b89\u88c5","LUPO","MZTIO","README","\u65f6\u5e8f\u7ea6\u675f","VHDL","Vivado \u8f6f\u4ef6","\u8ba1\u6570\u5668","\u7ecf\u9a8c\u603b\u7ed3","Application of FPGA in medium and low energy experimental nuclear physics","verilog \u4e34\u65f6\u5b58\u653e","VHDL temp","verilog"],titleterms:{"10":13,"for":16,"in":15,ahead:2,altera:[0,6,15],and:[11,15],applic:15,assign:[3,13],blaster:6,chipscop:5,clk:10,clock:10,cnt:13,creat:10,delai:10,dt5495:1,energi:15,except:10,experiment:15,fifo:[2,14,15],fpga:15,gener:16,gt:10,ieee:11,input:10,ip:[0,5],ise:[5,6,15],isim:5,linux:6,low:15,lupo:7,medium:15,modelsim:0,mztio:8,nuclear:15,numeric_std:11,of:15,output:10,physic:15,pll:10,quartu:0,random:16,readm:9,set:10,shift_left:11,shift_right:11,show:2,sign:11,signaltapii:0,state_c:3,state_n:3,std_logic_vector:11,temp:17,time:10,unsign:11,usb:6,verilog:[16,18],vhdl:[11,17],vivado:[6,12,15],xx2xx_start:3}})