TimeQuest Timing Analyzer report for logic_analyzer
Sat Jan 25 03:58:05 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; logic_analyzer                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 100.09 MHz ; 100.09 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -8.991 ; -2484.765     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.064 ; -900.991           ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.991 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 10.029     ;
; -8.978 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.998      ;
; -8.972 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 10.006     ;
; -8.943 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.981      ;
; -8.942 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.980      ;
; -8.938 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.985      ;
; -8.930 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.950      ;
; -8.929 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.949      ;
; -8.926 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.973      ;
; -8.925 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.954      ;
; -8.924 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.958      ;
; -8.923 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.957      ;
; -8.919 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.962      ;
; -8.913 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.942      ;
; -8.907 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.954      ;
; -8.907 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.950      ;
; -8.894 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.923      ;
; -8.888 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.931      ;
; -8.801 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.839      ;
; -8.788 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.808      ;
; -8.782 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.816      ;
; -8.781 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.828      ;
; -8.769 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.816      ;
; -8.768 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.797      ;
; -8.762 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 9.795      ;
; -8.762 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.805      ;
; -8.756 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.785      ;
; -8.754 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.774      ;
; -8.750 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.793      ;
; -8.749 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.055      ; 9.764      ;
; -8.743 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.772      ;
; -8.737 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.766      ;
; -8.725 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.754      ;
; -8.723 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.751      ;
; -8.707 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.745      ;
; -8.706 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.735      ;
; -8.706 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.743      ;
; -8.694 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.731      ;
; -8.690 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.737      ;
; -8.680 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.718      ;
; -8.678 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.725      ;
; -8.675 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.712      ;
; -8.667 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.687      ;
; -8.661 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.695      ;
; -8.659 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.706      ;
; -8.650 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.688      ;
; -8.641 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.669      ;
; -8.640 ; vga_sync:vga_sync_unit|v_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.687      ;
; -8.637 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.657      ;
; -8.631 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.665      ;
; -8.627 ; vga_sync:vga_sync_unit|v_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.656      ;
; -8.621 ; vga_sync:vga_sync_unit|v_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.664      ;
; -8.593 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.621      ;
; -8.592 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.620      ;
; -8.590 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.610      ;
; -8.588 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.625      ;
; -8.580 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.609      ;
; -8.576 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.613      ;
; -8.568 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.597      ;
; -8.559 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.587      ;
; -8.557 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.594      ;
; -8.549 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.586      ;
; -8.543 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.581      ;
; -8.537 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.574      ;
; -8.533 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.580      ;
; -8.531 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.551      ;
; -8.521 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.568      ;
; -8.500 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.528      ;
; -8.497 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.535      ;
; -8.493 ; vga_sync:vga_sync_unit|h_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.531      ;
; -8.484 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.504      ;
; -8.484 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.522      ;
; -8.480 ; vga_sync:vga_sync_unit|h_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.500      ;
; -8.478 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[3] ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.512      ;
; -8.474 ; vga_sync:vga_sync_unit|h_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.508      ;
; -8.469 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.489      ;
; -8.464 ; vga_sync:vga_sync_unit|h_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.060      ; 9.484      ;
; -8.451 ; vga_sync:vga_sync_unit|h_count_reg[3]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.479      ;
; -8.439 ; vga_sync:vga_sync_unit|v_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.468      ;
; -8.438 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.466      ;
; -8.433 ; vga_sync:vga_sync_unit|h_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.461      ;
; -8.431 ; vga_sync:vga_sync_unit|v_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.468      ;
; -8.422 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.460      ;
; -8.419 ; vga_sync:vga_sync_unit|v_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.456      ;
; -8.417 ; vga_sync:vga_sync_unit|h_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 9.455      ;
; -8.412 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 9.435      ;
; -8.408 ; vga_sync:vga_sync_unit|v_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.445      ;
; -8.399 ; vga_sync:vga_sync_unit|h_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.069      ; 9.428      ;
; -8.392 ; vga_sync:vga_sync_unit|v_count_reg[6]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.439      ;
; -8.374 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.055      ; 9.389      ;
; -8.370 ; vga_sync:vga_sync_unit|h_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.074      ; 9.404      ;
; -8.368 ; vga_sync:vga_sync_unit|h_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.077      ; 9.405      ;
; -8.353 ; vga_sync:vga_sync_unit|v_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.396      ;
; -8.352 ; vga_sync:vga_sync_unit|h_count_reg[9]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.087      ; 9.399      ;
; -8.343 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.063      ; 9.366      ;
; -8.341 ; vga_sync:vga_sync_unit|v_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.384      ;
; -8.330 ; vga_sync:vga_sync_unit|h_count_reg[7]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.358      ;
; -8.327 ; vga_sync:vga_sync_unit|h_count_reg[5]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 9.360      ;
; -8.322 ; vga_sync:vga_sync_unit|v_count_reg[4]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.083      ; 9.365      ;
; -8.300 ; vga_sync:vga_sync_unit|h_count_reg[8]                                ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 9.328      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; debounce:debounce_unit|q_reg[18]                                                   ; debounce:debounce_unit|q_reg[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[19]                                                   ; debounce:debounce_unit|q_reg[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[17]                                                   ; debounce:debounce_unit|q_reg[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[16]                                                   ; debounce:debounce_unit|q_reg[16]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|state_reg.one                                               ; debounce:debounce_unit|state_reg.one                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|state_reg.zero                                              ; debounce:debounce_unit|state_reg.zero                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|state_reg.wait1                                             ; debounce:debounce_unit|state_reg.wait1                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[1]                                                    ; debounce:debounce_unit|q_reg[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[4]                                                    ; debounce:debounce_unit|q_reg[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[5]                                                    ; debounce:debounce_unit|q_reg[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[7]                                                    ; debounce:debounce_unit|q_reg[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[8]                                                    ; debounce:debounce_unit|q_reg[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|q_reg[9]                                                    ; debounce:debounce_unit|q_reg[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debounce:debounce_unit|state_reg.wait0                                             ; debounce:debounce_unit|state_reg.wait0                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2      ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_sync:vga_sync_unit|mod2_reg                                                    ; vga_sync:vga_sync_unit|mod2_reg                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[1]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[1]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[2]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10                 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg0                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg0                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg1                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg1                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg10                 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg10                 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg2                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg2                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg3                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg3                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg4                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg4                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg5                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg5                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6                  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7                  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 1.889  ; 1.889  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 1.883  ; 1.883  ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 1.889  ; 1.889  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 1.658  ; 1.658  ; Rise       ; CLOCK_50        ;
; KEY[*]     ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 1.590  ; 1.590  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 1.590  ; 1.590  ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 1.589  ; 1.589  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50        ;
; KEY[*]     ; CLOCK_50   ; -4.122 ; -4.122 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; -4.122 ; -4.122 ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 5.646 ; 5.646 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 5.629 ; 5.629 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 5.610 ; 5.610 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 5.630 ; 5.630 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 5.646 ; 5.646 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 5.624 ; 5.624 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 5.636 ; 5.636 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 5.636 ; 5.636 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 5.624 ; 5.624 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 5.600 ; 5.600 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 5.596 ; 5.596 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 6.196 ; 6.196 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 6.196 ; 6.196 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 6.182 ; 6.182 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 6.184 ; 6.184 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 6.197 ; 6.197 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 6.185 ; 6.185 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 6.162 ; 6.162 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 6.168 ; 6.168 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 6.185 ; 6.185 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 6.167 ; 6.167 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 5.596 ; 5.596 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 5.629 ; 5.629 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 5.610 ; 5.610 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 5.630 ; 5.630 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 5.646 ; 5.646 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 5.624 ; 5.624 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 5.636 ; 5.636 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 5.636 ; 5.636 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 5.624 ; 5.624 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 5.600 ; 5.600 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 5.596 ; 5.596 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 6.196 ; 6.196 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 6.182 ; 6.182 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 6.182 ; 6.182 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 6.184 ; 6.184 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 6.197 ; 6.197 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 6.162 ; 6.162 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 6.162 ; 6.162 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 6.168 ; 6.168 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 6.185 ; 6.185 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 6.167 ; 6.167 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -3.231 ; -680.010      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -750.604           ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.231 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.071      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.225 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[2]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 4.067      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.194 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[2]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.032      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.166 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.007      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg1  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg2  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg3  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg4  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg5  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg6  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg8  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg9  ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.149 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg10 ; rgb_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.994      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.137 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.987      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.133 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 3.971      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9  ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.127 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10 ; rgb_reg[1]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.968      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg1  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg2  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg3  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg4  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg5  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg6  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg7  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg8  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg9  ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.120 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg10 ; rgb_reg[0]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 3.974      ;
; -3.096 ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a5~porta_address_reg0  ; rgb_reg[2]~_Duplicate_2 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 3.940      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; debounce:debounce_unit|q_reg[18]                                                   ; debounce:debounce_unit|q_reg[18]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[19]                                                   ; debounce:debounce_unit|q_reg[19]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[17]                                                   ; debounce:debounce_unit|q_reg[17]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[16]                                                   ; debounce:debounce_unit|q_reg[16]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|state_reg.one                                               ; debounce:debounce_unit|state_reg.one                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|state_reg.zero                                              ; debounce:debounce_unit|state_reg.zero                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|state_reg.wait1                                             ; debounce:debounce_unit|state_reg.wait1                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[1]                                                    ; debounce:debounce_unit|q_reg[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[4]                                                    ; debounce:debounce_unit|q_reg[4]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[5]                                                    ; debounce:debounce_unit|q_reg[5]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[7]                                                    ; debounce:debounce_unit|q_reg[7]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[8]                                                    ; debounce:debounce_unit|q_reg[8]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|q_reg[9]                                                    ; debounce:debounce_unit|q_reg[9]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:debounce_unit|state_reg.wait0                                             ; debounce:debounce_unit|state_reg.wait0                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2      ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_sync:vga_sync_unit|mod2_reg                                                    ; vga_sync:vga_sync_unit|mod2_reg                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[1]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[1]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[2]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.idle  ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.idle  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.waite ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.waite ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[4]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[0]                  ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op              ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[0]                ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[0]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[1]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[3]               ; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg0                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg1                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg10                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg2                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg3                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg4                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg5                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg6                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg7                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg8                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a0~porta_address_reg9                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg0                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg0                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg1                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg1                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg10                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg10                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg2                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg2                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg3                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg3                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg4                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg4                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg5                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg5                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg6                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ram_block1a1~porta_address_reg7                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 0.222 ; 0.222 ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 0.153 ; 0.153 ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 0.222 ; 0.222 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 0.191 ; 0.191 ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 0.118 ; 0.118 ; Rise       ; CLOCK_50        ;
; KEY[*]     ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 1.129  ; 1.129  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 1.100  ; 1.100  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 1.100  ; 1.100  ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 1.099  ; 1.099  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 1.129  ; 1.129  ; Rise       ; CLOCK_50        ;
; KEY[*]     ; CLOCK_50   ; -1.898 ; -1.898 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; -1.898 ; -1.898 ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 3.259 ; 3.259 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 3.243 ; 3.243 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 3.225 ; 3.225 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 3.244 ; 3.244 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 3.259 ; 3.259 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 3.237 ; 3.237 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 3.237 ; 3.237 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 3.215 ; 3.215 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 3.520 ; 3.520 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 3.501 ; 3.501 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 3.520 ; 3.520 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 3.511 ; 3.511 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 3.489 ; 3.489 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 3.493 ; 3.493 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 3.511 ; 3.511 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 3.491 ; 3.491 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 3.243 ; 3.243 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 3.225 ; 3.225 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 3.244 ; 3.244 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 3.259 ; 3.259 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 3.237 ; 3.237 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 3.237 ; 3.237 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 3.215 ; 3.215 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 3.501 ; 3.501 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 3.501 ; 3.501 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 3.520 ; 3.520 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 3.489 ; 3.489 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 3.489 ; 3.489 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 3.493 ; 3.493 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 3.511 ; 3.511 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 3.491 ; 3.491 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.991    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50        ; -8.991    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -2484.765 ; 0.0   ; 0.0      ; 0.0     ; -900.991            ;
;  CLOCK_50        ; -2484.765 ; 0.000 ; N/A      ; N/A     ; -900.991            ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 1.889  ; 1.889  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 1.883  ; 1.883  ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 1.889  ; 1.889  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 1.658  ; 1.658  ; Rise       ; CLOCK_50        ;
; KEY[*]     ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; 12.014 ; 12.014 ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 1.590  ; 1.590  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 1.590  ; 1.590  ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 1.589  ; 1.589  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50        ;
; KEY[*]     ; CLOCK_50   ; -1.898 ; -1.898 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; -1.898 ; -1.898 ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 5.646 ; 5.646 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 5.629 ; 5.629 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 5.610 ; 5.610 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 5.630 ; 5.630 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 5.646 ; 5.646 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 5.624 ; 5.624 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 5.636 ; 5.636 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 5.636 ; 5.636 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 5.624 ; 5.624 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 5.600 ; 5.600 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 5.596 ; 5.596 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 6.196 ; 6.196 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 6.196 ; 6.196 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 6.182 ; 6.182 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 6.184 ; 6.184 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 6.187 ; 6.187 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 6.197 ; 6.197 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 6.185 ; 6.185 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 6.162 ; 6.162 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 6.168 ; 6.168 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 6.185 ; 6.185 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 6.167 ; 6.167 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 3.243 ; 3.243 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 3.225 ; 3.225 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 3.244 ; 3.244 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 3.259 ; 3.259 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 3.237 ; 3.237 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 3.249 ; 3.249 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 3.237 ; 3.237 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 3.215 ; 3.215 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 3.210 ; 3.210 ; Rise       ; CLOCK_50        ;
; VGA_B[*]  ; CLOCK_50   ; 3.501 ; 3.501 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 3.501 ; 3.501 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 3.520 ; 3.520 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 3.489 ; 3.489 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 3.489 ; 3.489 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 3.493 ; 3.493 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 3.511 ; 3.511 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 3.491 ; 3.491 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 82640    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 82640    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 607   ; 607  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 25 03:58:02 2020
Info: Command: quartus_sta logic_analyzer -c logic_analyzer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'logic_analyzer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.991     -2484.765 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -900.991 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.231
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.231      -680.010 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -750.604 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4557 megabytes
    Info: Processing ended: Sat Jan 25 03:58:05 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


