/**
 * \brief Instance header file for ATSAMD51P20A
 *
 * Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2021-04-16T09:24:38Z */
#ifndef _SAMD51_TCC0_INSTANCE_
#define _SAMD51_TCC0_INSTANCE_


/* ========== Instance Parameter definitions for TCC0 peripheral ========== */
#define TCC0_CC_NUM                              _UL_(6)    /* Number of Compare/Capture units */
#define TCC0_DITHERING                           _UL_(1)    /* Dithering feature implemented */
#define TCC0_DMAC_ID_OVF                         _UL_(22)   /* DMA overflow/underflow/retrigger trigger */
#define TCC0_DMAC_ID_MC0                         _UL_(23)   /* Indexes of DMA Match/Compare 0 trigger */
#define TCC0_DMAC_ID_MC1                         _UL_(24)   /* Indexes of DMA Match/Compare 1 trigger */
#define TCC0_DMAC_ID_MC2                         _UL_(25)   /* Indexes of DMA Match/Compare 2 trigger */
#define TCC0_DMAC_ID_MC3                         _UL_(26)   /* Indexes of DMA Match/Compare 3 trigger */
#define TCC0_DMAC_ID_MC4                         _UL_(27)   /* Indexes of DMA Match/Compare 4 trigger */
#define TCC0_DMAC_ID_MC5                         _UL_(28)   /* Indexes of DMA Match/Compare 5 trigger */
#define TCC0_DTI                                 _UL_(1)    /* Dead-Time-Insertion feature implemented */
#define TCC0_EXT                                 _UL_(31)   /* Coding of implemented extended features */
#define TCC0_GCLK_ID                             _UL_(25)   /* Index of Generic Clock */
#define TCC0_MASTER_SLAVE_MODE                   _UL_(1)    /* TCC type 0 : NA, 1 : Master, 2 : Slave */
#define TCC0_OTMX                                _UL_(1)    /* Output Matrix feature implemented */
#define TCC0_OW_NUM                              _UL_(8)    /* Number of Output Waveforms */
#define TCC0_PG                                  _UL_(1)    /* Pattern Generation feature implemented */
#define TCC0_SIZE                                _UL_(24)   
#define TCC0_SWAP                                _UL_(1)    /* DTI outputs swap feature implemented */
#define TCC0_INSTANCE_ID                         _UL_(43)   /* Instance index for TCC0 */

#endif /* _SAMD51_TCC0_INSTANCE_ */
