#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 12 19:40:59 2023
# Process ID: 3724
# Current directory: C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12204 C:\Users\sahil\Desktop\updated SDLX\Group_13_assignment_2 - chaalija\Group_13_assignment_2 - refactored\Group_13_assignment_2 - Copy\DLX processor\DLX Processor.xpr
# Log file: C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/vivado.log
# Journal file: C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor'
INFO: [Project 1-313] Project file moved from 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2 - refactored/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2 - refactored/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.566 ; gain = 366.488
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchForTopModule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchForTopModule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/ALU_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/comparingRS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparingRS1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/incrementPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/instructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/muxDinSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxDinSel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/muxNextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxNextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/muxOperand1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxOperand1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/muxOperand2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxOperand2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/muxRD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxRD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/pcRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/regFile32x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/signExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/suffix2zeros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suffix2zeros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sim_1/new/testBenchForTopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchForTopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xelab -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'storeAt31' [C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sources_1/new/instructionRegister.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparingRS1
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.muxRD
Compiling module xil_defaultlib.suffix2zeros
Compiling module xil_defaultlib.muxDinSel
Compiling module xil_defaultlib.regFile32x32
Compiling module xil_defaultlib.pcRegister
Compiling module xil_defaultlib.incrementPC
Compiling module xil_defaultlib.muxNextPC
Compiling module xil_defaultlib.muxOperand1
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.muxOperand2
Compiling module xil_defaultlib.ALU_Unit
Compiling module xil_defaultlib.instructionRegister
Compiling module xil_defaultlib.testBenchForTopModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBenchForTopModule_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBenchForTopModule_behav -key {Behavioral:sim_1:Functional:testBenchForTopModule} -tclbatch {testBenchForTopModule.tcl} -view {{C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/testBenchForTopModule_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/testBenchForTopModule_behav.wcfg}
source testBenchForTopModule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.srcs/sim_1/new/testBenchForTopModule.v" Line 154
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.660 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBenchForTopModule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 12 19:55:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sun Mar 12 19:55:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/sahil/Desktop/updated SDLX/Group_13_assignment_2 - chaalija/Group_13_assignment_2 - refactored/Group_13_assignment_2 - Copy/DLX processor/DLX Processor.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 12 20:07:50 2023...
