

================================================================
== Vitis HLS Report for 'calculateLayer4_Pipeline_calculateLayer4_loop'
================================================================
* Date:           Thu Jan 16 14:20:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.981 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2747|     2747|  54.940 us|  54.940 us|  2747|  2747|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer4_loop  |     2745|     2745|       172|         26|          1|   100|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 172


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 172
* Pipeline : 1
  Pipeline-0 : II = 26, D = 172, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.94>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 175 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [calculateLayer4.cpp:18]   --->   Operation 176 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer4_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Weights_CPU, i64 666, i64 207, i64 1"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer4_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 181 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_59"   --->   Operation 182 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_58"   --->   Operation 183 'read' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_57"   --->   Operation 184 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_56"   --->   Operation 185 'read' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_55"   --->   Operation 186 'read' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_54"   --->   Operation 187 'read' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_53"   --->   Operation 188 'read' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_52"   --->   Operation 189 'read' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_51"   --->   Operation 190 'read' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_50"   --->   Operation 191 'read' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_49"   --->   Operation 192 'read' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_48"   --->   Operation 193 'read' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_47"   --->   Operation 194 'read' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_46"   --->   Operation 195 'read' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_45"   --->   Operation 196 'read' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_44"   --->   Operation 197 'read' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_43"   --->   Operation 198 'read' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_42"   --->   Operation 199 'read' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_31 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_41"   --->   Operation 200 'read' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_40"   --->   Operation 201 'read' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_33 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_39"   --->   Operation 202 'read' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_34 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_38"   --->   Operation 203 'read' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_35 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_37"   --->   Operation 204 'read' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_36 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_36"   --->   Operation 205 'read' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 0, i7 %i" [calculateLayer4.cpp:18]   --->   Operation 206 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %col_loop"   --->   Operation 208 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [calculateLayer4.cpp:21]   --->   Operation 209 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.87ns)   --->   "%icmp_ln21 = icmp_eq  i7 %i_1, i7 100" [calculateLayer4.cpp:21]   --->   Operation 210 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %i_1, i7 1" [calculateLayer4.cpp:21]   --->   Operation 211 'add' 'add_ln21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %col_loop.split, void %for.end39.exitStub" [calculateLayer4.cpp:21]   --->   Operation 212 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%phi_mul_load = load i17 %phi_mul"   --->   Operation 213 'load' 'phi_mul_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul_load, i17 1251"   --->   Operation 214 'add' 'next_mul' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (2.10ns)   --->   "%add_ln30 = add i17 %phi_mul_load, i17 1226" [calculateLayer4.cpp:30]   --->   Operation 215 'add' 'add_ln30' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i17 %add_ln30" [calculateLayer4.cpp:30]   --->   Operation 216 'zext' 'zext_ln30' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_1 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30" [calculateLayer4.cpp:30]   --->   Operation 217 'getelementptr' 'Layer3_Weights_CPU_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1" [calculateLayer4.cpp:30]   --->   Operation 218 'load' 'Layer3_Weights_CPU_load_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_1 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln21, i7 %i" [calculateLayer4.cpp:18]   --->   Operation 219 'store' 'store_ln18' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %next_mul, i17 %phi_mul"   --->   Operation 220 'store' 'store_ln0' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%p_cast2 = zext i17 %phi_mul_load"   --->   Operation 221 'zext' 'p_cast2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %p_cast2"   --->   Operation 222 'getelementptr' 'Layer3_Weights_CPU_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 223 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr"   --->   Operation 223 'load' 'Layer3_Weights_CPU_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_2 : Operation 224 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_1 = load i17 %Layer3_Weights_CPU_addr_1" [calculateLayer4.cpp:30]   --->   Operation 224 'load' 'Layer3_Weights_CPU_load_1' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 225 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load = load i17 %Layer3_Weights_CPU_addr"   --->   Operation 225 'load' 'Layer3_Weights_CPU_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %Layer3_Weights_CPU_load_1" [calculateLayer4.cpp:30]   --->   Operation 226 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 227 [2/2] (12.3ns)   --->   "%mul24_le = fmul i32 %bitcast_ln30, i32 %tmp_36" [calculateLayer4.cpp:30]   --->   Operation 227 'fmul' 'mul24_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (2.10ns)   --->   "%add_ln30_1 = add i17 %phi_mul_load, i17 1227" [calculateLayer4.cpp:30]   --->   Operation 228 'add' 'add_ln30_1' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i17 %add_ln30_1" [calculateLayer4.cpp:30]   --->   Operation 229 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_2 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_1" [calculateLayer4.cpp:30]   --->   Operation 230 'getelementptr' 'Layer3_Weights_CPU_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 231 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2" [calculateLayer4.cpp:30]   --->   Operation 231 'load' 'Layer3_Weights_CPU_load_2' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 232 [1/2] (12.3ns)   --->   "%mul24_le = fmul i32 %bitcast_ln30, i32 %tmp_36" [calculateLayer4.cpp:30]   --->   Operation 232 'fmul' 'mul24_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_2 = load i17 %Layer3_Weights_CPU_addr_2" [calculateLayer4.cpp:30]   --->   Operation 233 'load' 'Layer3_Weights_CPU_load_2' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_4 : Operation 234 [1/1] (2.10ns)   --->   "%add_ln30_2 = add i17 %phi_mul_load, i17 1228" [calculateLayer4.cpp:30]   --->   Operation 234 'add' 'add_ln30_2' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i17 %add_ln30_2" [calculateLayer4.cpp:30]   --->   Operation 235 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_3 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_2" [calculateLayer4.cpp:30]   --->   Operation 236 'getelementptr' 'Layer3_Weights_CPU_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 237 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3" [calculateLayer4.cpp:30]   --->   Operation 237 'load' 'Layer3_Weights_CPU_load_3' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%empty_60 = bitcast i32 %Layer3_Weights_CPU_load"   --->   Operation 238 'bitcast' 'empty_60' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 239 [4/4] (10.5ns)   --->   "%add25_le = fadd i32 %empty_60, i32 %mul24_le" [calculateLayer4.cpp:30]   --->   Operation 239 'fadd' 'add25_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %Layer3_Weights_CPU_load_2" [calculateLayer4.cpp:30]   --->   Operation 240 'bitcast' 'bitcast_ln30_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 241 [2/2] (12.3ns)   --->   "%mul24_113_le = fmul i32 %bitcast_ln30_1, i32 %tmp_35" [calculateLayer4.cpp:30]   --->   Operation 241 'fmul' 'mul24_113_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_3 = load i17 %Layer3_Weights_CPU_addr_3" [calculateLayer4.cpp:30]   --->   Operation 242 'load' 'Layer3_Weights_CPU_load_3' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_5 : Operation 243 [1/1] (2.10ns)   --->   "%add_ln30_3 = add i17 %phi_mul_load, i17 1229" [calculateLayer4.cpp:30]   --->   Operation 243 'add' 'add_ln30_3' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i17 %add_ln30_3" [calculateLayer4.cpp:30]   --->   Operation 244 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_4 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_3" [calculateLayer4.cpp:30]   --->   Operation 245 'getelementptr' 'Layer3_Weights_CPU_addr_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 246 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4" [calculateLayer4.cpp:30]   --->   Operation 246 'load' 'Layer3_Weights_CPU_load_4' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 247 [3/4] (10.5ns)   --->   "%add25_le = fadd i32 %empty_60, i32 %mul24_le" [calculateLayer4.cpp:30]   --->   Operation 247 'fadd' 'add25_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/2] (12.3ns)   --->   "%mul24_113_le = fmul i32 %bitcast_ln30_1, i32 %tmp_35" [calculateLayer4.cpp:30]   --->   Operation 248 'fmul' 'mul24_113_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %Layer3_Weights_CPU_load_3" [calculateLayer4.cpp:30]   --->   Operation 249 'bitcast' 'bitcast_ln30_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 250 [2/2] (12.3ns)   --->   "%mul24_222_le = fmul i32 %bitcast_ln30_2, i32 %tmp_34" [calculateLayer4.cpp:30]   --->   Operation 250 'fmul' 'mul24_222_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_4 = load i17 %Layer3_Weights_CPU_addr_4" [calculateLayer4.cpp:30]   --->   Operation 251 'load' 'Layer3_Weights_CPU_load_4' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_6 : Operation 252 [1/1] (2.10ns)   --->   "%add_ln30_4 = add i17 %phi_mul_load, i17 1230" [calculateLayer4.cpp:30]   --->   Operation 252 'add' 'add_ln30_4' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i17 %add_ln30_4" [calculateLayer4.cpp:30]   --->   Operation 253 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_5 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_4" [calculateLayer4.cpp:30]   --->   Operation 254 'getelementptr' 'Layer3_Weights_CPU_addr_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_5 = load i17 %Layer3_Weights_CPU_addr_5" [calculateLayer4.cpp:30]   --->   Operation 255 'load' 'Layer3_Weights_CPU_load_5' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 256 [2/4] (10.5ns)   --->   "%add25_le = fadd i32 %empty_60, i32 %mul24_le" [calculateLayer4.cpp:30]   --->   Operation 256 'fadd' 'add25_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/2] (12.3ns)   --->   "%mul24_222_le = fmul i32 %bitcast_ln30_2, i32 %tmp_34" [calculateLayer4.cpp:30]   --->   Operation 257 'fmul' 'mul24_222_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i32 %Layer3_Weights_CPU_load_4" [calculateLayer4.cpp:30]   --->   Operation 258 'bitcast' 'bitcast_ln30_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 259 [2/2] (12.3ns)   --->   "%mul24_331_le = fmul i32 %bitcast_ln30_3, i32 %tmp_33" [calculateLayer4.cpp:30]   --->   Operation 259 'fmul' 'mul24_331_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_5 = load i17 %Layer3_Weights_CPU_addr_5" [calculateLayer4.cpp:30]   --->   Operation 260 'load' 'Layer3_Weights_CPU_load_5' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_7 : Operation 261 [1/1] (2.10ns)   --->   "%add_ln30_5 = add i17 %phi_mul_load, i17 1231" [calculateLayer4.cpp:30]   --->   Operation 261 'add' 'add_ln30_5' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i17 %add_ln30_5" [calculateLayer4.cpp:30]   --->   Operation 262 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_6 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_5" [calculateLayer4.cpp:30]   --->   Operation 263 'getelementptr' 'Layer3_Weights_CPU_addr_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 264 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_6 = load i17 %Layer3_Weights_CPU_addr_6" [calculateLayer4.cpp:30]   --->   Operation 264 'load' 'Layer3_Weights_CPU_load_6' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 265 [1/4] (10.5ns)   --->   "%add25_le = fadd i32 %empty_60, i32 %mul24_le" [calculateLayer4.cpp:30]   --->   Operation 265 'fadd' 'add25_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/2] (12.3ns)   --->   "%mul24_331_le = fmul i32 %bitcast_ln30_3, i32 %tmp_33" [calculateLayer4.cpp:30]   --->   Operation 266 'fmul' 'mul24_331_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln30_4 = bitcast i32 %Layer3_Weights_CPU_load_5" [calculateLayer4.cpp:30]   --->   Operation 267 'bitcast' 'bitcast_ln30_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 268 [2/2] (12.3ns)   --->   "%mul24_440_le = fmul i32 %bitcast_ln30_4, i32 %tmp_32" [calculateLayer4.cpp:30]   --->   Operation 268 'fmul' 'mul24_440_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_6 = load i17 %Layer3_Weights_CPU_addr_6" [calculateLayer4.cpp:30]   --->   Operation 269 'load' 'Layer3_Weights_CPU_load_6' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_8 : Operation 270 [1/1] (2.10ns)   --->   "%add_ln30_6 = add i17 %phi_mul_load, i17 1232" [calculateLayer4.cpp:30]   --->   Operation 270 'add' 'add_ln30_6' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i17 %add_ln30_6" [calculateLayer4.cpp:30]   --->   Operation 271 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_7 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_6" [calculateLayer4.cpp:30]   --->   Operation 272 'getelementptr' 'Layer3_Weights_CPU_addr_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 273 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_7 = load i17 %Layer3_Weights_CPU_addr_7" [calculateLayer4.cpp:30]   --->   Operation 273 'load' 'Layer3_Weights_CPU_load_7' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 274 [4/4] (10.5ns)   --->   "%add25_114_le = fadd i32 %add25_le, i32 %mul24_113_le" [calculateLayer4.cpp:30]   --->   Operation 274 'fadd' 'add25_114_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/2] (12.3ns)   --->   "%mul24_440_le = fmul i32 %bitcast_ln30_4, i32 %tmp_32" [calculateLayer4.cpp:30]   --->   Operation 275 'fmul' 'mul24_440_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln30_5 = bitcast i32 %Layer3_Weights_CPU_load_6" [calculateLayer4.cpp:30]   --->   Operation 276 'bitcast' 'bitcast_ln30_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 277 [2/2] (12.3ns)   --->   "%mul24_1_le = fmul i32 %bitcast_ln30_5, i32 %tmp_31" [calculateLayer4.cpp:30]   --->   Operation 277 'fmul' 'mul24_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_7 = load i17 %Layer3_Weights_CPU_addr_7" [calculateLayer4.cpp:30]   --->   Operation 278 'load' 'Layer3_Weights_CPU_load_7' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_9 : Operation 279 [1/1] (2.10ns)   --->   "%add_ln30_7 = add i17 %phi_mul_load, i17 1233" [calculateLayer4.cpp:30]   --->   Operation 279 'add' 'add_ln30_7' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i17 %add_ln30_7" [calculateLayer4.cpp:30]   --->   Operation 280 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_8 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_7" [calculateLayer4.cpp:30]   --->   Operation 281 'getelementptr' 'Layer3_Weights_CPU_addr_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 282 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_8 = load i17 %Layer3_Weights_CPU_addr_8" [calculateLayer4.cpp:30]   --->   Operation 282 'load' 'Layer3_Weights_CPU_load_8' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 283 [3/4] (10.5ns)   --->   "%add25_114_le = fadd i32 %add25_le, i32 %mul24_113_le" [calculateLayer4.cpp:30]   --->   Operation 283 'fadd' 'add25_114_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/2] (12.3ns)   --->   "%mul24_1_le = fmul i32 %bitcast_ln30_5, i32 %tmp_31" [calculateLayer4.cpp:30]   --->   Operation 284 'fmul' 'mul24_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln30_6 = bitcast i32 %Layer3_Weights_CPU_load_7" [calculateLayer4.cpp:30]   --->   Operation 285 'bitcast' 'bitcast_ln30_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 286 [2/2] (12.3ns)   --->   "%mul24_1_1_le = fmul i32 %bitcast_ln30_6, i32 %tmp_30" [calculateLayer4.cpp:30]   --->   Operation 286 'fmul' 'mul24_1_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_8 = load i17 %Layer3_Weights_CPU_addr_8" [calculateLayer4.cpp:30]   --->   Operation 287 'load' 'Layer3_Weights_CPU_load_8' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_10 : Operation 288 [1/1] (2.10ns)   --->   "%add_ln30_8 = add i17 %phi_mul_load, i17 1234" [calculateLayer4.cpp:30]   --->   Operation 288 'add' 'add_ln30_8' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i17 %add_ln30_8" [calculateLayer4.cpp:30]   --->   Operation 289 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_9 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_8" [calculateLayer4.cpp:30]   --->   Operation 290 'getelementptr' 'Layer3_Weights_CPU_addr_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 291 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_9 = load i17 %Layer3_Weights_CPU_addr_9" [calculateLayer4.cpp:30]   --->   Operation 291 'load' 'Layer3_Weights_CPU_load_9' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 292 [2/4] (10.5ns)   --->   "%add25_114_le = fadd i32 %add25_le, i32 %mul24_113_le" [calculateLayer4.cpp:30]   --->   Operation 292 'fadd' 'add25_114_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/2] (12.3ns)   --->   "%mul24_1_1_le = fmul i32 %bitcast_ln30_6, i32 %tmp_30" [calculateLayer4.cpp:30]   --->   Operation 293 'fmul' 'mul24_1_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln30_7 = bitcast i32 %Layer3_Weights_CPU_load_8" [calculateLayer4.cpp:30]   --->   Operation 294 'bitcast' 'bitcast_ln30_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 295 [2/2] (12.3ns)   --->   "%mul24_1_2_le = fmul i32 %bitcast_ln30_7, i32 %tmp_29" [calculateLayer4.cpp:30]   --->   Operation 295 'fmul' 'mul24_1_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_9 = load i17 %Layer3_Weights_CPU_addr_9" [calculateLayer4.cpp:30]   --->   Operation 296 'load' 'Layer3_Weights_CPU_load_9' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_11 : Operation 297 [1/1] (2.10ns)   --->   "%add_ln30_9 = add i17 %phi_mul_load, i17 1235" [calculateLayer4.cpp:30]   --->   Operation 297 'add' 'add_ln30_9' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i17 %add_ln30_9" [calculateLayer4.cpp:30]   --->   Operation 298 'zext' 'zext_ln30_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_10 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_9" [calculateLayer4.cpp:30]   --->   Operation 299 'getelementptr' 'Layer3_Weights_CPU_addr_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 300 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_10 = load i17 %Layer3_Weights_CPU_addr_10" [calculateLayer4.cpp:30]   --->   Operation 300 'load' 'Layer3_Weights_CPU_load_10' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 301 [1/4] (10.5ns)   --->   "%add25_114_le = fadd i32 %add25_le, i32 %mul24_113_le" [calculateLayer4.cpp:30]   --->   Operation 301 'fadd' 'add25_114_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/2] (12.3ns)   --->   "%mul24_1_2_le = fmul i32 %bitcast_ln30_7, i32 %tmp_29" [calculateLayer4.cpp:30]   --->   Operation 302 'fmul' 'mul24_1_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln30_8 = bitcast i32 %Layer3_Weights_CPU_load_9" [calculateLayer4.cpp:30]   --->   Operation 303 'bitcast' 'bitcast_ln30_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 304 [2/2] (12.3ns)   --->   "%mul24_1_3_le = fmul i32 %bitcast_ln30_8, i32 %tmp_28" [calculateLayer4.cpp:30]   --->   Operation 304 'fmul' 'mul24_1_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_10 = load i17 %Layer3_Weights_CPU_addr_10" [calculateLayer4.cpp:30]   --->   Operation 305 'load' 'Layer3_Weights_CPU_load_10' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_12 : Operation 306 [1/1] (2.10ns)   --->   "%add_ln30_10 = add i17 %phi_mul_load, i17 1236" [calculateLayer4.cpp:30]   --->   Operation 306 'add' 'add_ln30_10' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i17 %add_ln30_10" [calculateLayer4.cpp:30]   --->   Operation 307 'zext' 'zext_ln30_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_11 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_10" [calculateLayer4.cpp:30]   --->   Operation 308 'getelementptr' 'Layer3_Weights_CPU_addr_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 309 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_11 = load i17 %Layer3_Weights_CPU_addr_11" [calculateLayer4.cpp:30]   --->   Operation 309 'load' 'Layer3_Weights_CPU_load_11' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 310 [4/4] (10.5ns)   --->   "%add25_223_le = fadd i32 %add25_114_le, i32 %mul24_222_le" [calculateLayer4.cpp:30]   --->   Operation 310 'fadd' 'add25_223_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/2] (12.3ns)   --->   "%mul24_1_3_le = fmul i32 %bitcast_ln30_8, i32 %tmp_28" [calculateLayer4.cpp:30]   --->   Operation 311 'fmul' 'mul24_1_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln30_9 = bitcast i32 %Layer3_Weights_CPU_load_10" [calculateLayer4.cpp:30]   --->   Operation 312 'bitcast' 'bitcast_ln30_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 313 [2/2] (12.3ns)   --->   "%mul24_1_4_le = fmul i32 %bitcast_ln30_9, i32 %tmp_27" [calculateLayer4.cpp:30]   --->   Operation 313 'fmul' 'mul24_1_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_11 = load i17 %Layer3_Weights_CPU_addr_11" [calculateLayer4.cpp:30]   --->   Operation 314 'load' 'Layer3_Weights_CPU_load_11' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_13 : Operation 315 [1/1] (2.10ns)   --->   "%add_ln30_11 = add i17 %phi_mul_load, i17 1237" [calculateLayer4.cpp:30]   --->   Operation 315 'add' 'add_ln30_11' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i17 %add_ln30_11" [calculateLayer4.cpp:30]   --->   Operation 316 'zext' 'zext_ln30_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_12 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_11" [calculateLayer4.cpp:30]   --->   Operation 317 'getelementptr' 'Layer3_Weights_CPU_addr_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 318 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_12 = load i17 %Layer3_Weights_CPU_addr_12" [calculateLayer4.cpp:30]   --->   Operation 318 'load' 'Layer3_Weights_CPU_load_12' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 319 [3/4] (10.5ns)   --->   "%add25_223_le = fadd i32 %add25_114_le, i32 %mul24_222_le" [calculateLayer4.cpp:30]   --->   Operation 319 'fadd' 'add25_223_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/2] (12.3ns)   --->   "%mul24_1_4_le = fmul i32 %bitcast_ln30_9, i32 %tmp_27" [calculateLayer4.cpp:30]   --->   Operation 320 'fmul' 'mul24_1_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln30_10 = bitcast i32 %Layer3_Weights_CPU_load_11" [calculateLayer4.cpp:30]   --->   Operation 321 'bitcast' 'bitcast_ln30_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 322 [2/2] (12.3ns)   --->   "%mul24_2_le = fmul i32 %bitcast_ln30_10, i32 %tmp_26" [calculateLayer4.cpp:30]   --->   Operation 322 'fmul' 'mul24_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_12 = load i17 %Layer3_Weights_CPU_addr_12" [calculateLayer4.cpp:30]   --->   Operation 323 'load' 'Layer3_Weights_CPU_load_12' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_14 : Operation 324 [1/1] (2.10ns)   --->   "%add_ln30_12 = add i17 %phi_mul_load, i17 1238" [calculateLayer4.cpp:30]   --->   Operation 324 'add' 'add_ln30_12' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i17 %add_ln30_12" [calculateLayer4.cpp:30]   --->   Operation 325 'zext' 'zext_ln30_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_13 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_12" [calculateLayer4.cpp:30]   --->   Operation 326 'getelementptr' 'Layer3_Weights_CPU_addr_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 327 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_13 = load i17 %Layer3_Weights_CPU_addr_13" [calculateLayer4.cpp:30]   --->   Operation 327 'load' 'Layer3_Weights_CPU_load_13' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 328 [2/4] (10.5ns)   --->   "%add25_223_le = fadd i32 %add25_114_le, i32 %mul24_222_le" [calculateLayer4.cpp:30]   --->   Operation 328 'fadd' 'add25_223_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 329 [1/2] (12.3ns)   --->   "%mul24_2_le = fmul i32 %bitcast_ln30_10, i32 %tmp_26" [calculateLayer4.cpp:30]   --->   Operation 329 'fmul' 'mul24_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln30_11 = bitcast i32 %Layer3_Weights_CPU_load_12" [calculateLayer4.cpp:30]   --->   Operation 330 'bitcast' 'bitcast_ln30_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 331 [2/2] (12.3ns)   --->   "%mul24_2_1_le = fmul i32 %bitcast_ln30_11, i32 %tmp_25" [calculateLayer4.cpp:30]   --->   Operation 331 'fmul' 'mul24_2_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_13 = load i17 %Layer3_Weights_CPU_addr_13" [calculateLayer4.cpp:30]   --->   Operation 332 'load' 'Layer3_Weights_CPU_load_13' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_15 : Operation 333 [1/1] (2.10ns)   --->   "%add_ln30_13 = add i17 %phi_mul_load, i17 1239" [calculateLayer4.cpp:30]   --->   Operation 333 'add' 'add_ln30_13' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i17 %add_ln30_13" [calculateLayer4.cpp:30]   --->   Operation 334 'zext' 'zext_ln30_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_14 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_13" [calculateLayer4.cpp:30]   --->   Operation 335 'getelementptr' 'Layer3_Weights_CPU_addr_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 336 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_14 = load i17 %Layer3_Weights_CPU_addr_14" [calculateLayer4.cpp:30]   --->   Operation 336 'load' 'Layer3_Weights_CPU_load_14' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 337 [1/4] (10.5ns)   --->   "%add25_223_le = fadd i32 %add25_114_le, i32 %mul24_222_le" [calculateLayer4.cpp:30]   --->   Operation 337 'fadd' 'add25_223_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 338 [1/2] (12.3ns)   --->   "%mul24_2_1_le = fmul i32 %bitcast_ln30_11, i32 %tmp_25" [calculateLayer4.cpp:30]   --->   Operation 338 'fmul' 'mul24_2_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln30_12 = bitcast i32 %Layer3_Weights_CPU_load_13" [calculateLayer4.cpp:30]   --->   Operation 339 'bitcast' 'bitcast_ln30_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 340 [2/2] (12.3ns)   --->   "%mul24_2_2_le = fmul i32 %bitcast_ln30_12, i32 %tmp_24" [calculateLayer4.cpp:30]   --->   Operation 340 'fmul' 'mul24_2_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_14 = load i17 %Layer3_Weights_CPU_addr_14" [calculateLayer4.cpp:30]   --->   Operation 341 'load' 'Layer3_Weights_CPU_load_14' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_16 : Operation 342 [1/1] (2.10ns)   --->   "%add_ln30_14 = add i17 %phi_mul_load, i17 1240" [calculateLayer4.cpp:30]   --->   Operation 342 'add' 'add_ln30_14' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln30_14 = zext i17 %add_ln30_14" [calculateLayer4.cpp:30]   --->   Operation 343 'zext' 'zext_ln30_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_15 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_14" [calculateLayer4.cpp:30]   --->   Operation 344 'getelementptr' 'Layer3_Weights_CPU_addr_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 345 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_15 = load i17 %Layer3_Weights_CPU_addr_15" [calculateLayer4.cpp:30]   --->   Operation 345 'load' 'Layer3_Weights_CPU_load_15' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 346 [4/4] (10.5ns)   --->   "%add25_332_le = fadd i32 %add25_223_le, i32 %mul24_331_le" [calculateLayer4.cpp:30]   --->   Operation 346 'fadd' 'add25_332_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [1/2] (12.3ns)   --->   "%mul24_2_2_le = fmul i32 %bitcast_ln30_12, i32 %tmp_24" [calculateLayer4.cpp:30]   --->   Operation 347 'fmul' 'mul24_2_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%bitcast_ln30_13 = bitcast i32 %Layer3_Weights_CPU_load_14" [calculateLayer4.cpp:30]   --->   Operation 348 'bitcast' 'bitcast_ln30_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_17 : Operation 349 [2/2] (12.3ns)   --->   "%mul24_2_3_le = fmul i32 %bitcast_ln30_13, i32 %tmp_23" [calculateLayer4.cpp:30]   --->   Operation 349 'fmul' 'mul24_2_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_15 = load i17 %Layer3_Weights_CPU_addr_15" [calculateLayer4.cpp:30]   --->   Operation 350 'load' 'Layer3_Weights_CPU_load_15' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_17 : Operation 351 [1/1] (2.10ns)   --->   "%add_ln30_15 = add i17 %phi_mul_load, i17 1241" [calculateLayer4.cpp:30]   --->   Operation 351 'add' 'add_ln30_15' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i17 %add_ln30_15" [calculateLayer4.cpp:30]   --->   Operation 352 'zext' 'zext_ln30_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_16 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_15" [calculateLayer4.cpp:30]   --->   Operation 353 'getelementptr' 'Layer3_Weights_CPU_addr_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_17 : Operation 354 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_16 = load i17 %Layer3_Weights_CPU_addr_16" [calculateLayer4.cpp:30]   --->   Operation 354 'load' 'Layer3_Weights_CPU_load_16' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 355 [3/4] (10.5ns)   --->   "%add25_332_le = fadd i32 %add25_223_le, i32 %mul24_331_le" [calculateLayer4.cpp:30]   --->   Operation 355 'fadd' 'add25_332_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 356 [1/2] (12.3ns)   --->   "%mul24_2_3_le = fmul i32 %bitcast_ln30_13, i32 %tmp_23" [calculateLayer4.cpp:30]   --->   Operation 356 'fmul' 'mul24_2_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln30_14 = bitcast i32 %Layer3_Weights_CPU_load_15" [calculateLayer4.cpp:30]   --->   Operation 357 'bitcast' 'bitcast_ln30_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_18 : Operation 358 [2/2] (12.3ns)   --->   "%mul24_2_4_le = fmul i32 %bitcast_ln30_14, i32 %tmp_22" [calculateLayer4.cpp:30]   --->   Operation 358 'fmul' 'mul24_2_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_16 = load i17 %Layer3_Weights_CPU_addr_16" [calculateLayer4.cpp:30]   --->   Operation 359 'load' 'Layer3_Weights_CPU_load_16' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_18 : Operation 360 [1/1] (2.10ns)   --->   "%add_ln30_16 = add i17 %phi_mul_load, i17 1242" [calculateLayer4.cpp:30]   --->   Operation 360 'add' 'add_ln30_16' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln30_16 = zext i17 %add_ln30_16" [calculateLayer4.cpp:30]   --->   Operation 361 'zext' 'zext_ln30_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_17 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_16" [calculateLayer4.cpp:30]   --->   Operation 362 'getelementptr' 'Layer3_Weights_CPU_addr_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_18 : Operation 363 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_17 = load i17 %Layer3_Weights_CPU_addr_17" [calculateLayer4.cpp:30]   --->   Operation 363 'load' 'Layer3_Weights_CPU_load_17' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 364 [2/4] (10.5ns)   --->   "%add25_332_le = fadd i32 %add25_223_le, i32 %mul24_331_le" [calculateLayer4.cpp:30]   --->   Operation 364 'fadd' 'add25_332_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 365 [1/2] (12.3ns)   --->   "%mul24_2_4_le = fmul i32 %bitcast_ln30_14, i32 %tmp_22" [calculateLayer4.cpp:30]   --->   Operation 365 'fmul' 'mul24_2_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln30_15 = bitcast i32 %Layer3_Weights_CPU_load_16" [calculateLayer4.cpp:30]   --->   Operation 366 'bitcast' 'bitcast_ln30_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 367 [2/2] (12.3ns)   --->   "%mul24_3_le = fmul i32 %bitcast_ln30_15, i32 %tmp_21" [calculateLayer4.cpp:30]   --->   Operation 367 'fmul' 'mul24_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_17 = load i17 %Layer3_Weights_CPU_addr_17" [calculateLayer4.cpp:30]   --->   Operation 368 'load' 'Layer3_Weights_CPU_load_17' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_19 : Operation 369 [1/1] (2.10ns)   --->   "%add_ln30_17 = add i17 %phi_mul_load, i17 1243" [calculateLayer4.cpp:30]   --->   Operation 369 'add' 'add_ln30_17' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln30_17 = zext i17 %add_ln30_17" [calculateLayer4.cpp:30]   --->   Operation 370 'zext' 'zext_ln30_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_18 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_17" [calculateLayer4.cpp:30]   --->   Operation 371 'getelementptr' 'Layer3_Weights_CPU_addr_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 372 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_18 = load i17 %Layer3_Weights_CPU_addr_18" [calculateLayer4.cpp:30]   --->   Operation 372 'load' 'Layer3_Weights_CPU_load_18' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 373 [1/4] (10.5ns)   --->   "%add25_332_le = fadd i32 %add25_223_le, i32 %mul24_331_le" [calculateLayer4.cpp:30]   --->   Operation 373 'fadd' 'add25_332_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 374 [1/2] (12.3ns)   --->   "%mul24_3_le = fmul i32 %bitcast_ln30_15, i32 %tmp_21" [calculateLayer4.cpp:30]   --->   Operation 374 'fmul' 'mul24_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln30_16 = bitcast i32 %Layer3_Weights_CPU_load_17" [calculateLayer4.cpp:30]   --->   Operation 375 'bitcast' 'bitcast_ln30_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 376 [2/2] (12.3ns)   --->   "%mul24_3_1_le = fmul i32 %bitcast_ln30_16, i32 %tmp_20" [calculateLayer4.cpp:30]   --->   Operation 376 'fmul' 'mul24_3_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_18 = load i17 %Layer3_Weights_CPU_addr_18" [calculateLayer4.cpp:30]   --->   Operation 377 'load' 'Layer3_Weights_CPU_load_18' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_20 : Operation 378 [1/1] (2.10ns)   --->   "%add_ln30_18 = add i17 %phi_mul_load, i17 1244" [calculateLayer4.cpp:30]   --->   Operation 378 'add' 'add_ln30_18' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln30_18 = zext i17 %add_ln30_18" [calculateLayer4.cpp:30]   --->   Operation 379 'zext' 'zext_ln30_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_19 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_18" [calculateLayer4.cpp:30]   --->   Operation 380 'getelementptr' 'Layer3_Weights_CPU_addr_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 381 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_19 = load i17 %Layer3_Weights_CPU_addr_19" [calculateLayer4.cpp:30]   --->   Operation 381 'load' 'Layer3_Weights_CPU_load_19' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 382 [4/4] (10.5ns)   --->   "%add25_441_le = fadd i32 %add25_332_le, i32 %mul24_440_le" [calculateLayer4.cpp:30]   --->   Operation 382 'fadd' 'add25_441_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [1/2] (12.3ns)   --->   "%mul24_3_1_le = fmul i32 %bitcast_ln30_16, i32 %tmp_20" [calculateLayer4.cpp:30]   --->   Operation 383 'fmul' 'mul24_3_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln30_17 = bitcast i32 %Layer3_Weights_CPU_load_18" [calculateLayer4.cpp:30]   --->   Operation 384 'bitcast' 'bitcast_ln30_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_21 : Operation 385 [2/2] (12.3ns)   --->   "%mul24_3_2_le = fmul i32 %bitcast_ln30_17, i32 %tmp_19" [calculateLayer4.cpp:30]   --->   Operation 385 'fmul' 'mul24_3_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_19 = load i17 %Layer3_Weights_CPU_addr_19" [calculateLayer4.cpp:30]   --->   Operation 386 'load' 'Layer3_Weights_CPU_load_19' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_21 : Operation 387 [1/1] (2.10ns)   --->   "%add_ln30_19 = add i17 %phi_mul_load, i17 1245" [calculateLayer4.cpp:30]   --->   Operation 387 'add' 'add_ln30_19' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln30_19 = zext i17 %add_ln30_19" [calculateLayer4.cpp:30]   --->   Operation 388 'zext' 'zext_ln30_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_20 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_19" [calculateLayer4.cpp:30]   --->   Operation 389 'getelementptr' 'Layer3_Weights_CPU_addr_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_21 : Operation 390 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_20 = load i17 %Layer3_Weights_CPU_addr_20" [calculateLayer4.cpp:30]   --->   Operation 390 'load' 'Layer3_Weights_CPU_load_20' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 391 [3/4] (10.5ns)   --->   "%add25_441_le = fadd i32 %add25_332_le, i32 %mul24_440_le" [calculateLayer4.cpp:30]   --->   Operation 391 'fadd' 'add25_441_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/2] (12.3ns)   --->   "%mul24_3_2_le = fmul i32 %bitcast_ln30_17, i32 %tmp_19" [calculateLayer4.cpp:30]   --->   Operation 392 'fmul' 'mul24_3_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln30_18 = bitcast i32 %Layer3_Weights_CPU_load_19" [calculateLayer4.cpp:30]   --->   Operation 393 'bitcast' 'bitcast_ln30_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 394 [2/2] (12.3ns)   --->   "%mul24_3_3_le = fmul i32 %bitcast_ln30_18, i32 %tmp_18" [calculateLayer4.cpp:30]   --->   Operation 394 'fmul' 'mul24_3_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_20 = load i17 %Layer3_Weights_CPU_addr_20" [calculateLayer4.cpp:30]   --->   Operation 395 'load' 'Layer3_Weights_CPU_load_20' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_22 : Operation 396 [1/1] (2.10ns)   --->   "%add_ln30_20 = add i17 %phi_mul_load, i17 1246" [calculateLayer4.cpp:30]   --->   Operation 396 'add' 'add_ln30_20' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln30_20 = zext i17 %add_ln30_20" [calculateLayer4.cpp:30]   --->   Operation 397 'zext' 'zext_ln30_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_21 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_20" [calculateLayer4.cpp:30]   --->   Operation 398 'getelementptr' 'Layer3_Weights_CPU_addr_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_22 : Operation 399 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_21 = load i17 %Layer3_Weights_CPU_addr_21" [calculateLayer4.cpp:30]   --->   Operation 399 'load' 'Layer3_Weights_CPU_load_21' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 400 [2/4] (10.5ns)   --->   "%add25_441_le = fadd i32 %add25_332_le, i32 %mul24_440_le" [calculateLayer4.cpp:30]   --->   Operation 400 'fadd' 'add25_441_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [1/2] (12.3ns)   --->   "%mul24_3_3_le = fmul i32 %bitcast_ln30_18, i32 %tmp_18" [calculateLayer4.cpp:30]   --->   Operation 401 'fmul' 'mul24_3_3_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln30_19 = bitcast i32 %Layer3_Weights_CPU_load_20" [calculateLayer4.cpp:30]   --->   Operation 402 'bitcast' 'bitcast_ln30_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 403 [2/2] (12.3ns)   --->   "%mul24_3_4_le = fmul i32 %bitcast_ln30_19, i32 %tmp_17" [calculateLayer4.cpp:30]   --->   Operation 403 'fmul' 'mul24_3_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 404 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_21 = load i17 %Layer3_Weights_CPU_addr_21" [calculateLayer4.cpp:30]   --->   Operation 404 'load' 'Layer3_Weights_CPU_load_21' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_23 : Operation 405 [1/1] (2.10ns)   --->   "%add_ln30_21 = add i17 %phi_mul_load, i17 1247" [calculateLayer4.cpp:30]   --->   Operation 405 'add' 'add_ln30_21' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln30_21 = zext i17 %add_ln30_21" [calculateLayer4.cpp:30]   --->   Operation 406 'zext' 'zext_ln30_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_22 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_21" [calculateLayer4.cpp:30]   --->   Operation 407 'getelementptr' 'Layer3_Weights_CPU_addr_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 408 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_22 = load i17 %Layer3_Weights_CPU_addr_22" [calculateLayer4.cpp:30]   --->   Operation 408 'load' 'Layer3_Weights_CPU_load_22' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 409 [1/4] (10.5ns)   --->   "%add25_441_le = fadd i32 %add25_332_le, i32 %mul24_440_le" [calculateLayer4.cpp:30]   --->   Operation 409 'fadd' 'add25_441_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 410 [1/2] (12.3ns)   --->   "%mul24_3_4_le = fmul i32 %bitcast_ln30_19, i32 %tmp_17" [calculateLayer4.cpp:30]   --->   Operation 410 'fmul' 'mul24_3_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln30_20 = bitcast i32 %Layer3_Weights_CPU_load_21" [calculateLayer4.cpp:30]   --->   Operation 411 'bitcast' 'bitcast_ln30_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_24 : Operation 412 [2/2] (12.3ns)   --->   "%mul24_4_le = fmul i32 %bitcast_ln30_20, i32 %tmp_16" [calculateLayer4.cpp:30]   --->   Operation 412 'fmul' 'mul24_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 413 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_22 = load i17 %Layer3_Weights_CPU_addr_22" [calculateLayer4.cpp:30]   --->   Operation 413 'load' 'Layer3_Weights_CPU_load_22' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_24 : Operation 414 [1/1] (2.10ns)   --->   "%add_ln30_22 = add i17 %phi_mul_load, i17 1248" [calculateLayer4.cpp:30]   --->   Operation 414 'add' 'add_ln30_22' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln30_22 = zext i17 %add_ln30_22" [calculateLayer4.cpp:30]   --->   Operation 415 'zext' 'zext_ln30_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_23 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_22" [calculateLayer4.cpp:30]   --->   Operation 416 'getelementptr' 'Layer3_Weights_CPU_addr_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_24 : Operation 417 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_23 = load i17 %Layer3_Weights_CPU_addr_23" [calculateLayer4.cpp:30]   --->   Operation 417 'load' 'Layer3_Weights_CPU_load_23' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 418 [4/4] (10.5ns)   --->   "%add25_1_le = fadd i32 %add25_441_le, i32 %mul24_1_le" [calculateLayer4.cpp:30]   --->   Operation 418 'fadd' 'add25_1_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 419 [1/2] (12.3ns)   --->   "%mul24_4_le = fmul i32 %bitcast_ln30_20, i32 %tmp_16" [calculateLayer4.cpp:30]   --->   Operation 419 'fmul' 'mul24_4_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln30_21 = bitcast i32 %Layer3_Weights_CPU_load_22" [calculateLayer4.cpp:30]   --->   Operation 420 'bitcast' 'bitcast_ln30_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 421 [2/2] (12.3ns)   --->   "%mul24_4_1_le = fmul i32 %bitcast_ln30_21, i32 %tmp_15" [calculateLayer4.cpp:30]   --->   Operation 421 'fmul' 'mul24_4_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_23 = load i17 %Layer3_Weights_CPU_addr_23" [calculateLayer4.cpp:30]   --->   Operation 422 'load' 'Layer3_Weights_CPU_load_23' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_25 : Operation 423 [1/1] (2.10ns)   --->   "%add_ln30_23 = add i17 %phi_mul_load, i17 1249" [calculateLayer4.cpp:30]   --->   Operation 423 'add' 'add_ln30_23' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln30_23 = zext i17 %add_ln30_23" [calculateLayer4.cpp:30]   --->   Operation 424 'zext' 'zext_ln30_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_24 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_23" [calculateLayer4.cpp:30]   --->   Operation 425 'getelementptr' 'Layer3_Weights_CPU_addr_24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 426 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_24 = load i17 %Layer3_Weights_CPU_addr_24" [calculateLayer4.cpp:30]   --->   Operation 426 'load' 'Layer3_Weights_CPU_load_24' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 427 [3/4] (10.5ns)   --->   "%add25_1_le = fadd i32 %add25_441_le, i32 %mul24_1_le" [calculateLayer4.cpp:30]   --->   Operation 427 'fadd' 'add25_1_le' <Predicate = (!icmp_ln21)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 428 [1/2] (12.3ns)   --->   "%mul24_4_1_le = fmul i32 %bitcast_ln30_21, i32 %tmp_15" [calculateLayer4.cpp:30]   --->   Operation 428 'fmul' 'mul24_4_1_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln30_22 = bitcast i32 %Layer3_Weights_CPU_load_23" [calculateLayer4.cpp:30]   --->   Operation 429 'bitcast' 'bitcast_ln30_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_26 : Operation 430 [2/2] (12.3ns)   --->   "%mul24_4_2_le = fmul i32 %bitcast_ln30_22, i32 %tmp_14" [calculateLayer4.cpp:30]   --->   Operation 430 'fmul' 'mul24_4_2_le' <Predicate = (!icmp_ln21)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 431 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_24 = load i17 %Layer3_Weights_CPU_addr_24" [calculateLayer4.cpp:30]   --->   Operation 431 'load' 'Layer3_Weights_CPU_load_24' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>
ST_26 : Operation 432 [1/1] (2.10ns)   --->   "%add_ln30_24 = add i17 %phi_mul_load, i17 1250" [calculateLayer4.cpp:30]   --->   Operation 432 'add' 'add_ln30_24' <Predicate = (!icmp_ln21)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln30_24 = zext i17 %add_ln30_24" [calculateLayer4.cpp:30]   --->   Operation 433 'zext' 'zext_ln30_24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_26 : Operation 434 [1/1] (0.00ns)   --->   "%Layer3_Weights_CPU_addr_25 = getelementptr i32 %Layer3_Weights_CPU, i64 0, i64 %zext_ln30_24" [calculateLayer4.cpp:30]   --->   Operation 434 'getelementptr' 'Layer3_Weights_CPU_addr_25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_26 : Operation 435 [2/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_25 = load i17 %Layer3_Weights_CPU_addr_25" [calculateLayer4.cpp:30]   --->   Operation 435 'load' 'Layer3_Weights_CPU_load_25' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 436 [2/4] (10.5ns)   --->   "%add25_1_le = fadd i32 %add25_441_le, i32 %mul24_1_le" [calculateLayer4.cpp:30]   --->   Operation 436 'fadd' 'add25_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 437 [1/2] (12.3ns)   --->   "%mul24_4_2_le = fmul i32 %bitcast_ln30_22, i32 %tmp_14" [calculateLayer4.cpp:30]   --->   Operation 437 'fmul' 'mul24_4_2_le' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln30_23 = bitcast i32 %Layer3_Weights_CPU_load_24" [calculateLayer4.cpp:30]   --->   Operation 438 'bitcast' 'bitcast_ln30_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 439 [2/2] (12.3ns)   --->   "%mul24_4_3_le = fmul i32 %bitcast_ln30_23, i32 %tmp_13" [calculateLayer4.cpp:30]   --->   Operation 439 'fmul' 'mul24_4_3_le' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 440 [1/2] (3.25ns)   --->   "%Layer3_Weights_CPU_load_25 = load i17 %Layer3_Weights_CPU_addr_25" [calculateLayer4.cpp:30]   --->   Operation 440 'load' 'Layer3_Weights_CPU_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 125100> <RAM>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 441 [1/4] (10.5ns)   --->   "%add25_1_le = fadd i32 %add25_441_le, i32 %mul24_1_le" [calculateLayer4.cpp:30]   --->   Operation 441 'fadd' 'add25_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 442 [1/2] (12.3ns)   --->   "%mul24_4_3_le = fmul i32 %bitcast_ln30_23, i32 %tmp_13" [calculateLayer4.cpp:30]   --->   Operation 442 'fmul' 'mul24_4_3_le' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln30_24 = bitcast i32 %Layer3_Weights_CPU_load_25" [calculateLayer4.cpp:30]   --->   Operation 443 'bitcast' 'bitcast_ln30_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 444 [2/2] (12.3ns)   --->   "%mul24_4_4_le = fmul i32 %bitcast_ln30_24, i32 %tmp_12" [calculateLayer4.cpp:30]   --->   Operation 444 'fmul' 'mul24_4_4_le' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 445 [4/4] (10.5ns)   --->   "%add25_1_1_le = fadd i32 %add25_1_le, i32 %mul24_1_1_le" [calculateLayer4.cpp:30]   --->   Operation 445 'fadd' 'add25_1_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/2] (12.3ns)   --->   "%mul24_4_4_le = fmul i32 %bitcast_ln30_24, i32 %tmp_12" [calculateLayer4.cpp:30]   --->   Operation 446 'fmul' 'mul24_4_4_le' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 447 [3/4] (10.5ns)   --->   "%add25_1_1_le = fadd i32 %add25_1_le, i32 %mul24_1_1_le" [calculateLayer4.cpp:30]   --->   Operation 447 'fadd' 'add25_1_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 448 [2/4] (10.5ns)   --->   "%add25_1_1_le = fadd i32 %add25_1_le, i32 %mul24_1_1_le" [calculateLayer4.cpp:30]   --->   Operation 448 'fadd' 'add25_1_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 449 [1/4] (10.5ns)   --->   "%add25_1_1_le = fadd i32 %add25_1_le, i32 %mul24_1_1_le" [calculateLayer4.cpp:30]   --->   Operation 449 'fadd' 'add25_1_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 450 [4/4] (10.5ns)   --->   "%add25_1_2_le = fadd i32 %add25_1_1_le, i32 %mul24_1_2_le" [calculateLayer4.cpp:30]   --->   Operation 450 'fadd' 'add25_1_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 451 [3/4] (10.5ns)   --->   "%add25_1_2_le = fadd i32 %add25_1_1_le, i32 %mul24_1_2_le" [calculateLayer4.cpp:30]   --->   Operation 451 'fadd' 'add25_1_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 452 [2/4] (10.5ns)   --->   "%add25_1_2_le = fadd i32 %add25_1_1_le, i32 %mul24_1_2_le" [calculateLayer4.cpp:30]   --->   Operation 452 'fadd' 'add25_1_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 453 [1/4] (10.5ns)   --->   "%add25_1_2_le = fadd i32 %add25_1_1_le, i32 %mul24_1_2_le" [calculateLayer4.cpp:30]   --->   Operation 453 'fadd' 'add25_1_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 454 [4/4] (10.5ns)   --->   "%add25_1_3_le = fadd i32 %add25_1_2_le, i32 %mul24_1_3_le" [calculateLayer4.cpp:30]   --->   Operation 454 'fadd' 'add25_1_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 455 [3/4] (10.5ns)   --->   "%add25_1_3_le = fadd i32 %add25_1_2_le, i32 %mul24_1_3_le" [calculateLayer4.cpp:30]   --->   Operation 455 'fadd' 'add25_1_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 456 [2/4] (10.5ns)   --->   "%add25_1_3_le = fadd i32 %add25_1_2_le, i32 %mul24_1_3_le" [calculateLayer4.cpp:30]   --->   Operation 456 'fadd' 'add25_1_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 457 [1/4] (10.5ns)   --->   "%add25_1_3_le = fadd i32 %add25_1_2_le, i32 %mul24_1_3_le" [calculateLayer4.cpp:30]   --->   Operation 457 'fadd' 'add25_1_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 458 [4/4] (10.5ns)   --->   "%add25_1_4_le = fadd i32 %add25_1_3_le, i32 %mul24_1_4_le" [calculateLayer4.cpp:30]   --->   Operation 458 'fadd' 'add25_1_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 459 [3/4] (10.5ns)   --->   "%add25_1_4_le = fadd i32 %add25_1_3_le, i32 %mul24_1_4_le" [calculateLayer4.cpp:30]   --->   Operation 459 'fadd' 'add25_1_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 460 [2/4] (10.5ns)   --->   "%add25_1_4_le = fadd i32 %add25_1_3_le, i32 %mul24_1_4_le" [calculateLayer4.cpp:30]   --->   Operation 460 'fadd' 'add25_1_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 461 [1/4] (10.5ns)   --->   "%add25_1_4_le = fadd i32 %add25_1_3_le, i32 %mul24_1_4_le" [calculateLayer4.cpp:30]   --->   Operation 461 'fadd' 'add25_1_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 462 [4/4] (10.5ns)   --->   "%add25_2_le = fadd i32 %add25_1_4_le, i32 %mul24_2_le" [calculateLayer4.cpp:30]   --->   Operation 462 'fadd' 'add25_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 463 [3/4] (10.5ns)   --->   "%add25_2_le = fadd i32 %add25_1_4_le, i32 %mul24_2_le" [calculateLayer4.cpp:30]   --->   Operation 463 'fadd' 'add25_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 464 [2/4] (10.5ns)   --->   "%add25_2_le = fadd i32 %add25_1_4_le, i32 %mul24_2_le" [calculateLayer4.cpp:30]   --->   Operation 464 'fadd' 'add25_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 465 [1/4] (10.5ns)   --->   "%add25_2_le = fadd i32 %add25_1_4_le, i32 %mul24_2_le" [calculateLayer4.cpp:30]   --->   Operation 465 'fadd' 'add25_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 466 [4/4] (10.5ns)   --->   "%add25_2_1_le = fadd i32 %add25_2_le, i32 %mul24_2_1_le" [calculateLayer4.cpp:30]   --->   Operation 466 'fadd' 'add25_2_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 467 [3/4] (10.5ns)   --->   "%add25_2_1_le = fadd i32 %add25_2_le, i32 %mul24_2_1_le" [calculateLayer4.cpp:30]   --->   Operation 467 'fadd' 'add25_2_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 468 [2/4] (10.5ns)   --->   "%add25_2_1_le = fadd i32 %add25_2_le, i32 %mul24_2_1_le" [calculateLayer4.cpp:30]   --->   Operation 468 'fadd' 'add25_2_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 469 [1/4] (10.5ns)   --->   "%add25_2_1_le = fadd i32 %add25_2_le, i32 %mul24_2_1_le" [calculateLayer4.cpp:30]   --->   Operation 469 'fadd' 'add25_2_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 470 [4/4] (10.5ns)   --->   "%add25_2_2_le = fadd i32 %add25_2_1_le, i32 %mul24_2_2_le" [calculateLayer4.cpp:30]   --->   Operation 470 'fadd' 'add25_2_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 471 [3/4] (10.5ns)   --->   "%add25_2_2_le = fadd i32 %add25_2_1_le, i32 %mul24_2_2_le" [calculateLayer4.cpp:30]   --->   Operation 471 'fadd' 'add25_2_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 472 [2/4] (10.5ns)   --->   "%add25_2_2_le = fadd i32 %add25_2_1_le, i32 %mul24_2_2_le" [calculateLayer4.cpp:30]   --->   Operation 472 'fadd' 'add25_2_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 473 [1/4] (10.5ns)   --->   "%add25_2_2_le = fadd i32 %add25_2_1_le, i32 %mul24_2_2_le" [calculateLayer4.cpp:30]   --->   Operation 473 'fadd' 'add25_2_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 474 [4/4] (10.5ns)   --->   "%add25_2_3_le = fadd i32 %add25_2_2_le, i32 %mul24_2_3_le" [calculateLayer4.cpp:30]   --->   Operation 474 'fadd' 'add25_2_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 475 [3/4] (10.5ns)   --->   "%add25_2_3_le = fadd i32 %add25_2_2_le, i32 %mul24_2_3_le" [calculateLayer4.cpp:30]   --->   Operation 475 'fadd' 'add25_2_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 476 [2/4] (10.5ns)   --->   "%add25_2_3_le = fadd i32 %add25_2_2_le, i32 %mul24_2_3_le" [calculateLayer4.cpp:30]   --->   Operation 476 'fadd' 'add25_2_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 477 [1/4] (10.5ns)   --->   "%add25_2_3_le = fadd i32 %add25_2_2_le, i32 %mul24_2_3_le" [calculateLayer4.cpp:30]   --->   Operation 477 'fadd' 'add25_2_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 478 [4/4] (10.5ns)   --->   "%add25_2_4_le = fadd i32 %add25_2_3_le, i32 %mul24_2_4_le" [calculateLayer4.cpp:30]   --->   Operation 478 'fadd' 'add25_2_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 479 [3/4] (10.5ns)   --->   "%add25_2_4_le = fadd i32 %add25_2_3_le, i32 %mul24_2_4_le" [calculateLayer4.cpp:30]   --->   Operation 479 'fadd' 'add25_2_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 480 [2/4] (10.5ns)   --->   "%add25_2_4_le = fadd i32 %add25_2_3_le, i32 %mul24_2_4_le" [calculateLayer4.cpp:30]   --->   Operation 480 'fadd' 'add25_2_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 481 [1/4] (10.5ns)   --->   "%add25_2_4_le = fadd i32 %add25_2_3_le, i32 %mul24_2_4_le" [calculateLayer4.cpp:30]   --->   Operation 481 'fadd' 'add25_2_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 482 [4/4] (10.5ns)   --->   "%add25_3_le = fadd i32 %add25_2_4_le, i32 %mul24_3_le" [calculateLayer4.cpp:30]   --->   Operation 482 'fadd' 'add25_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 483 [3/4] (10.5ns)   --->   "%add25_3_le = fadd i32 %add25_2_4_le, i32 %mul24_3_le" [calculateLayer4.cpp:30]   --->   Operation 483 'fadd' 'add25_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 484 [2/4] (10.5ns)   --->   "%add25_3_le = fadd i32 %add25_2_4_le, i32 %mul24_3_le" [calculateLayer4.cpp:30]   --->   Operation 484 'fadd' 'add25_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 485 [1/4] (10.5ns)   --->   "%add25_3_le = fadd i32 %add25_2_4_le, i32 %mul24_3_le" [calculateLayer4.cpp:30]   --->   Operation 485 'fadd' 'add25_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 486 [4/4] (10.5ns)   --->   "%add25_3_1_le = fadd i32 %add25_3_le, i32 %mul24_3_1_le" [calculateLayer4.cpp:30]   --->   Operation 486 'fadd' 'add25_3_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 487 [3/4] (10.5ns)   --->   "%add25_3_1_le = fadd i32 %add25_3_le, i32 %mul24_3_1_le" [calculateLayer4.cpp:30]   --->   Operation 487 'fadd' 'add25_3_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 488 [2/4] (10.5ns)   --->   "%add25_3_1_le = fadd i32 %add25_3_le, i32 %mul24_3_1_le" [calculateLayer4.cpp:30]   --->   Operation 488 'fadd' 'add25_3_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 489 [1/4] (10.5ns)   --->   "%add25_3_1_le = fadd i32 %add25_3_le, i32 %mul24_3_1_le" [calculateLayer4.cpp:30]   --->   Operation 489 'fadd' 'add25_3_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 490 [4/4] (10.5ns)   --->   "%add25_3_2_le = fadd i32 %add25_3_1_le, i32 %mul24_3_2_le" [calculateLayer4.cpp:30]   --->   Operation 490 'fadd' 'add25_3_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 491 [3/4] (10.5ns)   --->   "%add25_3_2_le = fadd i32 %add25_3_1_le, i32 %mul24_3_2_le" [calculateLayer4.cpp:30]   --->   Operation 491 'fadd' 'add25_3_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 492 [2/4] (10.5ns)   --->   "%add25_3_2_le = fadd i32 %add25_3_1_le, i32 %mul24_3_2_le" [calculateLayer4.cpp:30]   --->   Operation 492 'fadd' 'add25_3_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 493 [1/4] (10.5ns)   --->   "%add25_3_2_le = fadd i32 %add25_3_1_le, i32 %mul24_3_2_le" [calculateLayer4.cpp:30]   --->   Operation 493 'fadd' 'add25_3_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 494 [4/4] (10.5ns)   --->   "%add25_3_3_le = fadd i32 %add25_3_2_le, i32 %mul24_3_3_le" [calculateLayer4.cpp:30]   --->   Operation 494 'fadd' 'add25_3_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 495 [3/4] (10.5ns)   --->   "%add25_3_3_le = fadd i32 %add25_3_2_le, i32 %mul24_3_3_le" [calculateLayer4.cpp:30]   --->   Operation 495 'fadd' 'add25_3_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 496 [2/4] (10.5ns)   --->   "%add25_3_3_le = fadd i32 %add25_3_2_le, i32 %mul24_3_3_le" [calculateLayer4.cpp:30]   --->   Operation 496 'fadd' 'add25_3_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 497 [1/4] (10.5ns)   --->   "%add25_3_3_le = fadd i32 %add25_3_2_le, i32 %mul24_3_3_le" [calculateLayer4.cpp:30]   --->   Operation 497 'fadd' 'add25_3_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 498 [4/4] (10.5ns)   --->   "%add25_3_4_le = fadd i32 %add25_3_3_le, i32 %mul24_3_4_le" [calculateLayer4.cpp:30]   --->   Operation 498 'fadd' 'add25_3_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 10.5>
ST_83 : Operation 499 [3/4] (10.5ns)   --->   "%add25_3_4_le = fadd i32 %add25_3_3_le, i32 %mul24_3_4_le" [calculateLayer4.cpp:30]   --->   Operation 499 'fadd' 'add25_3_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 10.5>
ST_84 : Operation 500 [2/4] (10.5ns)   --->   "%add25_3_4_le = fadd i32 %add25_3_3_le, i32 %mul24_3_4_le" [calculateLayer4.cpp:30]   --->   Operation 500 'fadd' 'add25_3_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 501 [1/4] (10.5ns)   --->   "%add25_3_4_le = fadd i32 %add25_3_3_le, i32 %mul24_3_4_le" [calculateLayer4.cpp:30]   --->   Operation 501 'fadd' 'add25_3_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 502 [4/4] (10.5ns)   --->   "%add25_4_le = fadd i32 %add25_3_4_le, i32 %mul24_4_le" [calculateLayer4.cpp:30]   --->   Operation 502 'fadd' 'add25_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 10.5>
ST_87 : Operation 503 [3/4] (10.5ns)   --->   "%add25_4_le = fadd i32 %add25_3_4_le, i32 %mul24_4_le" [calculateLayer4.cpp:30]   --->   Operation 503 'fadd' 'add25_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 10.5>
ST_88 : Operation 504 [2/4] (10.5ns)   --->   "%add25_4_le = fadd i32 %add25_3_4_le, i32 %mul24_4_le" [calculateLayer4.cpp:30]   --->   Operation 504 'fadd' 'add25_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 505 [1/4] (10.5ns)   --->   "%add25_4_le = fadd i32 %add25_3_4_le, i32 %mul24_4_le" [calculateLayer4.cpp:30]   --->   Operation 505 'fadd' 'add25_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 506 [4/4] (10.5ns)   --->   "%add25_4_1_le = fadd i32 %add25_4_le, i32 %mul24_4_1_le" [calculateLayer4.cpp:30]   --->   Operation 506 'fadd' 'add25_4_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 507 [3/4] (10.5ns)   --->   "%add25_4_1_le = fadd i32 %add25_4_le, i32 %mul24_4_1_le" [calculateLayer4.cpp:30]   --->   Operation 507 'fadd' 'add25_4_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 508 [2/4] (10.5ns)   --->   "%add25_4_1_le = fadd i32 %add25_4_le, i32 %mul24_4_1_le" [calculateLayer4.cpp:30]   --->   Operation 508 'fadd' 'add25_4_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 509 [1/4] (10.5ns)   --->   "%add25_4_1_le = fadd i32 %add25_4_le, i32 %mul24_4_1_le" [calculateLayer4.cpp:30]   --->   Operation 509 'fadd' 'add25_4_1_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 510 [4/4] (10.5ns)   --->   "%add25_4_2_le = fadd i32 %add25_4_1_le, i32 %mul24_4_2_le" [calculateLayer4.cpp:30]   --->   Operation 510 'fadd' 'add25_4_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 10.5>
ST_95 : Operation 511 [3/4] (10.5ns)   --->   "%add25_4_2_le = fadd i32 %add25_4_1_le, i32 %mul24_4_2_le" [calculateLayer4.cpp:30]   --->   Operation 511 'fadd' 'add25_4_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 10.5>
ST_96 : Operation 512 [2/4] (10.5ns)   --->   "%add25_4_2_le = fadd i32 %add25_4_1_le, i32 %mul24_4_2_le" [calculateLayer4.cpp:30]   --->   Operation 512 'fadd' 'add25_4_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 513 [1/4] (10.5ns)   --->   "%add25_4_2_le = fadd i32 %add25_4_1_le, i32 %mul24_4_2_le" [calculateLayer4.cpp:30]   --->   Operation 513 'fadd' 'add25_4_2_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 514 [4/4] (10.5ns)   --->   "%add25_4_3_le = fadd i32 %add25_4_2_le, i32 %mul24_4_3_le" [calculateLayer4.cpp:30]   --->   Operation 514 'fadd' 'add25_4_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 10.5>
ST_99 : Operation 515 [3/4] (10.5ns)   --->   "%add25_4_3_le = fadd i32 %add25_4_2_le, i32 %mul24_4_3_le" [calculateLayer4.cpp:30]   --->   Operation 515 'fadd' 'add25_4_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 10.5>
ST_100 : Operation 516 [2/4] (10.5ns)   --->   "%add25_4_3_le = fadd i32 %add25_4_2_le, i32 %mul24_4_3_le" [calculateLayer4.cpp:30]   --->   Operation 516 'fadd' 'add25_4_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 517 [1/4] (10.5ns)   --->   "%add25_4_3_le = fadd i32 %add25_4_2_le, i32 %mul24_4_3_le" [calculateLayer4.cpp:30]   --->   Operation 517 'fadd' 'add25_4_3_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 518 [4/4] (10.5ns)   --->   "%add25_4_4_le = fadd i32 %add25_4_3_le, i32 %mul24_4_4_le" [calculateLayer4.cpp:30]   --->   Operation 518 'fadd' 'add25_4_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 10.5>
ST_103 : Operation 519 [3/4] (10.5ns)   --->   "%add25_4_4_le = fadd i32 %add25_4_3_le, i32 %mul24_4_4_le" [calculateLayer4.cpp:30]   --->   Operation 519 'fadd' 'add25_4_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 10.5>
ST_104 : Operation 520 [2/4] (10.5ns)   --->   "%add25_4_4_le = fadd i32 %add25_4_3_le, i32 %mul24_4_4_le" [calculateLayer4.cpp:30]   --->   Operation 520 'fadd' 'add25_4_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 521 [1/4] (10.5ns)   --->   "%add25_4_4_le = fadd i32 %add25_4_3_le, i32 %mul24_4_4_le" [calculateLayer4.cpp:30]   --->   Operation 521 'fadd' 'add25_4_4_le' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.43>
ST_106 : Operation 522 [2/2] (4.43ns)   --->   "%conv_le = fpext i32 %add25_4_4_le" [calculateLayer4.cpp:31]   --->   Operation 522 'fpext' 'conv_le' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.43>
ST_107 : Operation 523 [1/2] (4.43ns)   --->   "%conv_le = fpext i32 %add25_4_4_le" [calculateLayer4.cpp:31]   --->   Operation 523 'fpext' 'conv_le' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 13.9>
ST_108 : Operation 524 [4/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv_le, i64 0.666667" [calculateLayer4.cpp:31]   --->   Operation 524 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 13.9>
ST_109 : Operation 525 [3/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv_le, i64 0.666667" [calculateLayer4.cpp:31]   --->   Operation 525 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 13.9>
ST_110 : Operation 526 [2/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv_le, i64 0.666667" [calculateLayer4.cpp:31]   --->   Operation 526 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 13.9>
ST_111 : Operation 527 [1/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv_le, i64 0.666667" [calculateLayer4.cpp:31]   --->   Operation 527 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 8.23>
ST_112 : Operation 528 [55/55] (8.23ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 528 'call' 'tmp' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 13.9>
ST_113 : Operation 529 [54/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 529 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 13.9>
ST_114 : Operation 530 [53/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 530 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 13.9>
ST_115 : Operation 531 [52/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 531 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 13.9>
ST_116 : Operation 532 [51/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 532 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 13.9>
ST_117 : Operation 533 [50/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 533 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 13.9>
ST_118 : Operation 534 [49/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 534 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 13.9>
ST_119 : Operation 535 [48/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 535 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 13.9>
ST_120 : Operation 536 [47/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 536 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 13.9>
ST_121 : Operation 537 [46/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 537 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 13.9>
ST_122 : Operation 538 [45/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 538 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 13.9>
ST_123 : Operation 539 [44/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 539 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 123> <Delay = 13.9>
ST_124 : Operation 540 [43/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 540 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 13.9>
ST_125 : Operation 541 [42/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 541 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 13.9>
ST_126 : Operation 542 [41/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 542 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 13.9>
ST_127 : Operation 543 [40/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 543 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 127> <Delay = 13.9>
ST_128 : Operation 544 [39/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 544 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 13.9>
ST_129 : Operation 545 [38/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 545 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 129> <Delay = 13.9>
ST_130 : Operation 546 [37/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 546 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 130> <Delay = 13.9>
ST_131 : Operation 547 [36/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 547 'call' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 13.9>
ST_132 : Operation 548 [35/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 548 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 132> <Delay = 13.9>
ST_133 : Operation 549 [34/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 549 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 133> <Delay = 13.9>
ST_134 : Operation 550 [33/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 550 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 134> <Delay = 13.9>
ST_135 : Operation 551 [32/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 551 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 135> <Delay = 13.9>
ST_136 : Operation 552 [31/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 552 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 136> <Delay = 13.9>
ST_137 : Operation 553 [30/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 553 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 137> <Delay = 13.9>
ST_138 : Operation 554 [29/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 554 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 138> <Delay = 13.9>
ST_139 : Operation 555 [28/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 555 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 139> <Delay = 13.9>
ST_140 : Operation 556 [27/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 556 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 140> <Delay = 13.9>
ST_141 : Operation 557 [26/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 557 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 13.9>
ST_142 : Operation 558 [25/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 558 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 142> <Delay = 13.9>
ST_143 : Operation 559 [24/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 559 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 143> <Delay = 13.9>
ST_144 : Operation 560 [23/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 560 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 144> <Delay = 13.9>
ST_145 : Operation 561 [22/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 561 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 145> <Delay = 13.9>
ST_146 : Operation 562 [21/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 562 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 597 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 597 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 147 <SV = 146> <Delay = 13.9>
ST_147 : Operation 563 [20/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 563 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 147> <Delay = 13.9>
ST_148 : Operation 564 [19/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 564 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 13.9>
ST_149 : Operation 565 [18/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 565 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 13.9>
ST_150 : Operation 566 [17/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 566 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 13.9>
ST_151 : Operation 567 [16/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 567 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 13.9>
ST_152 : Operation 568 [15/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 568 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 152> <Delay = 13.9>
ST_153 : Operation 569 [14/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 569 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 13.9>
ST_154 : Operation 570 [13/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 570 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 154> <Delay = 13.9>
ST_155 : Operation 571 [12/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 571 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 155> <Delay = 13.9>
ST_156 : Operation 572 [11/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 572 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 156> <Delay = 13.9>
ST_157 : Operation 573 [10/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 573 'call' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 157> <Delay = 13.9>
ST_158 : Operation 574 [9/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 574 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 158> <Delay = 13.9>
ST_159 : Operation 575 [8/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 575 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 159> <Delay = 13.9>
ST_160 : Operation 576 [7/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 576 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 160> <Delay = 13.9>
ST_161 : Operation 577 [6/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 577 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 161> <Delay = 13.9>
ST_162 : Operation 578 [5/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 578 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 162> <Delay = 13.9>
ST_163 : Operation 579 [4/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 579 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 163> <Delay = 13.9>
ST_164 : Operation 580 [3/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 580 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 164> <Delay = 13.9>
ST_165 : Operation 581 [2/55] (13.9ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 581 'call' 'tmp' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 165> <Delay = 11.6>
ST_166 : Operation 582 [1/55] (11.6ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31]   --->   Operation 582 'call' 'tmp' <Predicate = true> <Delay = 11.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 166> <Delay = 13.9>
ST_167 : Operation 583 [4/4] (13.9ns)   --->   "%mul30_le = dmul i64 %tmp, i64 1.7159" [calculateLayer4.cpp:31]   --->   Operation 583 'dmul' 'mul30_le' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 13.9>
ST_168 : Operation 584 [3/4] (13.9ns)   --->   "%mul30_le = dmul i64 %tmp, i64 1.7159" [calculateLayer4.cpp:31]   --->   Operation 584 'dmul' 'mul30_le' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 13.9>
ST_169 : Operation 585 [2/4] (13.9ns)   --->   "%mul30_le = dmul i64 %tmp, i64 1.7159" [calculateLayer4.cpp:31]   --->   Operation 585 'dmul' 'mul30_le' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 13.9>
ST_170 : Operation 586 [1/4] (13.9ns)   --->   "%mul30_le = dmul i64 %tmp, i64 1.7159" [calculateLayer4.cpp:31]   --->   Operation 586 'dmul' 'mul30_le' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.20>
ST_171 : Operation 587 [2/2] (5.20ns)   --->   "%conv31_le = fptrunc i64 %mul30_le" [calculateLayer4.cpp:31]   --->   Operation 587 'fptrunc' 'conv31_le' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 172 <SV = 171> <Delay = 8.45>
ST_172 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %i_1" [calculateLayer4.cpp:21]   --->   Operation 588 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 589 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [calculateLayer4.cpp:18]   --->   Operation 589 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 590 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [calculateLayer4.cpp:18]   --->   Operation 590 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 591 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [calculateLayer4.cpp:21]   --->   Operation 591 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 592 [1/2] (5.20ns)   --->   "%conv31_le = fptrunc i64 %mul30_le" [calculateLayer4.cpp:31]   --->   Operation 592 'fptrunc' 'conv31_le' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %conv31_le" [calculateLayer4.cpp:31]   --->   Operation 593 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 594 [1/1] (0.00ns)   --->   "%Layer4_Neurons_CPU_addr = getelementptr i32 %Layer4_Neurons_CPU, i64 0, i64 %zext_ln21" [calculateLayer4.cpp:31]   --->   Operation 594 'getelementptr' 'Layer4_Neurons_CPU_addr' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %bitcast_ln31, i7 %Layer4_Neurons_CPU_addr" [calculateLayer4.cpp:31]   --->   Operation 595 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 100> <RAM>
ST_172 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln21 = br void %col_loop" [calculateLayer4.cpp:21]   --->   Operation 596 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 6.949ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_mul' [63]  (1.588 ns)
	'load' operation 17 bit ('phi_mul_load') on local variable 'phi_mul' [71]  (0.000 ns)
	'add' operation 17 bit ('add_ln30', calculateLayer4.cpp:30) [81]  (2.107 ns)
	'getelementptr' operation 17 bit ('Layer3_Weights_CPU_addr_1', calculateLayer4.cpp:30) [83]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Weights_CPU_load_1', calculateLayer4.cpp:30) on array 'Layer3_Weights_CPU' [84]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 17 bit ('Layer3_Weights_CPU_addr') [78]  (0.000 ns)
	'load' operation 32 bit ('Layer3_Weights_CPU_load') on array 'Layer3_Weights_CPU' [79]  (3.254 ns)

 <State 3>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_le', calculateLayer4.cpp:30) [86]  (12.383 ns)

 <State 4>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_le', calculateLayer4.cpp:30) [86]  (12.383 ns)

 <State 5>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_113_le', calculateLayer4.cpp:30) [93]  (12.383 ns)

 <State 6>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_113_le', calculateLayer4.cpp:30) [93]  (12.383 ns)

 <State 7>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_222_le', calculateLayer4.cpp:30) [100]  (12.383 ns)

 <State 8>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_331_le', calculateLayer4.cpp:30) [107]  (12.383 ns)

 <State 9>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_440_le', calculateLayer4.cpp:30) [114]  (12.383 ns)

 <State 10>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_1_le', calculateLayer4.cpp:30) [121]  (12.383 ns)

 <State 11>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_1_1_le', calculateLayer4.cpp:30) [128]  (12.383 ns)

 <State 12>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_1_2_le', calculateLayer4.cpp:30) [135]  (12.383 ns)

 <State 13>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_1_3_le', calculateLayer4.cpp:30) [142]  (12.383 ns)

 <State 14>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_1_4_le', calculateLayer4.cpp:30) [149]  (12.383 ns)

 <State 15>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_2_le', calculateLayer4.cpp:30) [156]  (12.383 ns)

 <State 16>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_2_1_le', calculateLayer4.cpp:30) [163]  (12.383 ns)

 <State 17>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_2_2_le', calculateLayer4.cpp:30) [170]  (12.383 ns)

 <State 18>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_2_3_le', calculateLayer4.cpp:30) [177]  (12.383 ns)

 <State 19>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_2_4_le', calculateLayer4.cpp:30) [184]  (12.383 ns)

 <State 20>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_3_le', calculateLayer4.cpp:30) [191]  (12.383 ns)

 <State 21>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_3_1_le', calculateLayer4.cpp:30) [198]  (12.383 ns)

 <State 22>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_3_2_le', calculateLayer4.cpp:30) [205]  (12.383 ns)

 <State 23>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_3_3_le', calculateLayer4.cpp:30) [212]  (12.383 ns)

 <State 24>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_3_4_le', calculateLayer4.cpp:30) [219]  (12.383 ns)

 <State 25>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_4_le', calculateLayer4.cpp:30) [226]  (12.383 ns)

 <State 26>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_4_1_le', calculateLayer4.cpp:30) [233]  (12.383 ns)

 <State 27>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_4_2_le', calculateLayer4.cpp:30) [240]  (12.383 ns)

 <State 28>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_4_3_le', calculateLayer4.cpp:30) [247]  (12.383 ns)

 <State 29>: 12.383ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul24_4_4_le', calculateLayer4.cpp:30) [254]  (12.383 ns)

 <State 30>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_1_le', calculateLayer4.cpp:30) [129]  (10.533 ns)

 <State 31>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_1_le', calculateLayer4.cpp:30) [129]  (10.533 ns)

 <State 32>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_1_le', calculateLayer4.cpp:30) [129]  (10.533 ns)

 <State 33>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_2_le', calculateLayer4.cpp:30) [136]  (10.533 ns)

 <State 34>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_2_le', calculateLayer4.cpp:30) [136]  (10.533 ns)

 <State 35>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_2_le', calculateLayer4.cpp:30) [136]  (10.533 ns)

 <State 36>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_2_le', calculateLayer4.cpp:30) [136]  (10.533 ns)

 <State 37>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_3_le', calculateLayer4.cpp:30) [143]  (10.533 ns)

 <State 38>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_3_le', calculateLayer4.cpp:30) [143]  (10.533 ns)

 <State 39>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_3_le', calculateLayer4.cpp:30) [143]  (10.533 ns)

 <State 40>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_3_le', calculateLayer4.cpp:30) [143]  (10.533 ns)

 <State 41>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_4_le', calculateLayer4.cpp:30) [150]  (10.533 ns)

 <State 42>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_4_le', calculateLayer4.cpp:30) [150]  (10.533 ns)

 <State 43>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_4_le', calculateLayer4.cpp:30) [150]  (10.533 ns)

 <State 44>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_1_4_le', calculateLayer4.cpp:30) [150]  (10.533 ns)

 <State 45>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_le', calculateLayer4.cpp:30) [157]  (10.533 ns)

 <State 46>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_le', calculateLayer4.cpp:30) [157]  (10.533 ns)

 <State 47>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_le', calculateLayer4.cpp:30) [157]  (10.533 ns)

 <State 48>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_le', calculateLayer4.cpp:30) [157]  (10.533 ns)

 <State 49>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_1_le', calculateLayer4.cpp:30) [164]  (10.533 ns)

 <State 50>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_1_le', calculateLayer4.cpp:30) [164]  (10.533 ns)

 <State 51>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_1_le', calculateLayer4.cpp:30) [164]  (10.533 ns)

 <State 52>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_1_le', calculateLayer4.cpp:30) [164]  (10.533 ns)

 <State 53>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_2_le', calculateLayer4.cpp:30) [171]  (10.533 ns)

 <State 54>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_2_le', calculateLayer4.cpp:30) [171]  (10.533 ns)

 <State 55>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_2_le', calculateLayer4.cpp:30) [171]  (10.533 ns)

 <State 56>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_2_le', calculateLayer4.cpp:30) [171]  (10.533 ns)

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_3_le', calculateLayer4.cpp:30) [178]  (10.533 ns)

 <State 59>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_3_le', calculateLayer4.cpp:30) [178]  (10.533 ns)

 <State 60>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_3_le', calculateLayer4.cpp:30) [178]  (10.533 ns)

 <State 61>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_3_le', calculateLayer4.cpp:30) [178]  (10.533 ns)

 <State 62>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_4_le', calculateLayer4.cpp:30) [185]  (10.533 ns)

 <State 63>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_4_le', calculateLayer4.cpp:30) [185]  (10.533 ns)

 <State 64>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_4_le', calculateLayer4.cpp:30) [185]  (10.533 ns)

 <State 65>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_2_4_le', calculateLayer4.cpp:30) [185]  (10.533 ns)

 <State 66>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_le', calculateLayer4.cpp:30) [192]  (10.533 ns)

 <State 67>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_le', calculateLayer4.cpp:30) [192]  (10.533 ns)

 <State 68>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_le', calculateLayer4.cpp:30) [192]  (10.533 ns)

 <State 69>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_le', calculateLayer4.cpp:30) [192]  (10.533 ns)

 <State 70>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_1_le', calculateLayer4.cpp:30) [199]  (10.533 ns)

 <State 71>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_1_le', calculateLayer4.cpp:30) [199]  (10.533 ns)

 <State 72>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_1_le', calculateLayer4.cpp:30) [199]  (10.533 ns)

 <State 73>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_1_le', calculateLayer4.cpp:30) [199]  (10.533 ns)

 <State 74>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_2_le', calculateLayer4.cpp:30) [206]  (10.533 ns)

 <State 75>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_2_le', calculateLayer4.cpp:30) [206]  (10.533 ns)

 <State 76>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_2_le', calculateLayer4.cpp:30) [206]  (10.533 ns)

 <State 77>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_2_le', calculateLayer4.cpp:30) [206]  (10.533 ns)

 <State 78>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_3_le', calculateLayer4.cpp:30) [213]  (10.533 ns)

 <State 79>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_3_le', calculateLayer4.cpp:30) [213]  (10.533 ns)

 <State 80>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_3_le', calculateLayer4.cpp:30) [213]  (10.533 ns)

 <State 81>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_3_le', calculateLayer4.cpp:30) [213]  (10.533 ns)

 <State 82>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_4_le', calculateLayer4.cpp:30) [220]  (10.533 ns)

 <State 83>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_4_le', calculateLayer4.cpp:30) [220]  (10.533 ns)

 <State 84>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_4_le', calculateLayer4.cpp:30) [220]  (10.533 ns)

 <State 85>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_3_4_le', calculateLayer4.cpp:30) [220]  (10.533 ns)

 <State 86>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_le', calculateLayer4.cpp:30) [227]  (10.533 ns)

 <State 87>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_le', calculateLayer4.cpp:30) [227]  (10.533 ns)

 <State 88>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_le', calculateLayer4.cpp:30) [227]  (10.533 ns)

 <State 89>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_le', calculateLayer4.cpp:30) [227]  (10.533 ns)

 <State 90>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_1_le', calculateLayer4.cpp:30) [234]  (10.533 ns)

 <State 91>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_1_le', calculateLayer4.cpp:30) [234]  (10.533 ns)

 <State 92>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_1_le', calculateLayer4.cpp:30) [234]  (10.533 ns)

 <State 93>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_1_le', calculateLayer4.cpp:30) [234]  (10.533 ns)

 <State 94>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_2_le', calculateLayer4.cpp:30) [241]  (10.533 ns)

 <State 95>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_2_le', calculateLayer4.cpp:30) [241]  (10.533 ns)

 <State 96>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_2_le', calculateLayer4.cpp:30) [241]  (10.533 ns)

 <State 97>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_2_le', calculateLayer4.cpp:30) [241]  (10.533 ns)

 <State 98>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_3_le', calculateLayer4.cpp:30) [248]  (10.533 ns)

 <State 99>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_3_le', calculateLayer4.cpp:30) [248]  (10.533 ns)

 <State 100>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_3_le', calculateLayer4.cpp:30) [248]  (10.533 ns)

 <State 101>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_3_le', calculateLayer4.cpp:30) [248]  (10.533 ns)

 <State 102>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_4_le', calculateLayer4.cpp:30) [255]  (10.533 ns)

 <State 103>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_4_le', calculateLayer4.cpp:30) [255]  (10.533 ns)

 <State 104>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_4_le', calculateLayer4.cpp:30) [255]  (10.533 ns)

 <State 105>: 10.533ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add25_4_4_le', calculateLayer4.cpp:30) [255]  (10.533 ns)

 <State 106>: 4.436ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv_le', calculateLayer4.cpp:31) [256]  (4.436 ns)

 <State 107>: 4.436ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv_le', calculateLayer4.cpp:31) [256]  (4.436 ns)

 <State 108>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', calculateLayer4.cpp:31) [257]  (13.966 ns)

 <State 109>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', calculateLayer4.cpp:31) [257]  (13.966 ns)

 <State 110>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', calculateLayer4.cpp:31) [257]  (13.966 ns)

 <State 111>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('x', calculateLayer4.cpp:31) [257]  (13.966 ns)

 <State 112>: 8.232ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (8.232 ns)

 <State 113>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 114>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 115>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 116>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 117>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 118>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 119>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 120>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 121>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 122>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 123>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 124>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 125>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 126>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 127>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 128>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 129>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 130>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 131>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 132>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 133>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 134>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 135>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 136>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 137>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 138>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 139>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 140>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 141>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 142>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 143>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 144>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 145>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 146>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 147>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 148>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 149>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 150>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 151>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 152>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 153>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 154>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 155>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 156>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 157>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 158>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 159>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 160>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 161>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 162>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 163>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 164>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 165>: 13.981ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (13.981 ns)

 <State 166>: 11.659ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\tanhdouble.cpp:7->calculateLayer4.cpp:31) to 'generic_tanh<double>' [258]  (11.659 ns)

 <State 167>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul30_le', calculateLayer4.cpp:31) [259]  (13.966 ns)

 <State 168>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul30_le', calculateLayer4.cpp:31) [259]  (13.966 ns)

 <State 169>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul30_le', calculateLayer4.cpp:31) [259]  (13.966 ns)

 <State 170>: 13.966ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul30_le', calculateLayer4.cpp:31) [259]  (13.966 ns)

 <State 171>: 5.202ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('conv31_le', calculateLayer4.cpp:31) [260]  (5.202 ns)

 <State 172>: 8.456ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('conv31_le', calculateLayer4.cpp:31) [260]  (5.202 ns)
	'store' operation 0 bit ('store_ln31', calculateLayer4.cpp:31) of variable 'bitcast_ln31', calculateLayer4.cpp:31 on array 'Layer4_Neurons_CPU' [263]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
