`timescale 1ns / 1ps
`include "macro.v"
module M (
    input clk,
    input reset,
    //ä»å¤–ç½®DMä¸­è·å¾—çš„æ•°æ®
    input [31:0] temp_DMResult,
    //è¾“å…¥å›å†™æ§åˆ¶ä¿¡æ¯
    input [2:0] DMWDFMUXSrc,
    //Eçº§ä¿¡æ
    input [31:0] E_Instr,
    input [31:0] E_PC,
    input [31:0] E_RegData,
    input [31:0] ALUResult,
    input [31:0] E_RD2,
    input [4:0] E_RegAddr,
    input E_RegWrite,
    //Wçº§ä¿¡æ
    input [31:0] W_FRegData,
    //è¾“å‡ºè‡³å¤–ç½®DMä¿¡æ¯
    output [31:0] DMWD,/*ç»è¿‡è½¬å‘,DMå¾…å†™å…¥æ•°æ*/
    output [31:0] DMWA,//DMå¾…å†™åœ°å€
    output [3:0] DM_byteen,//å­—èŠ‚å†™ä½¿èƒ½ä¿¡å
    //æµæ°´ä¿¡æ¯
    output [31:0] M_Instr,
    output [31:0] M_PC,//æ—¢è¦è¾“å‡ºåˆ°DMä¹Ÿè¦è¿›è¡Œæµæ°´
    output [31:0] M_FRegData,
    output [31:0] M_RegData,
    output [4:0] M_RegAddr,
    output [4:0] M_rt,
    output M_RegWrite,
    output [2:0] M_Tnew);

   //å£°æ˜éƒ¨åˆ†
   wire [31:0] M_ALUResult, M_RD2, DMResult, temp_DMWD;
   //wire [4:0] M_rt;
   wire [3:0] M_RDMUXSrc;
   wire [2:0] BEop, DMEXTop;
   parameter [2:0] level = `M_level;

   //æ•°æ®é€šè·¯éƒ¨åˆ†
   M_register m_register(.clk(clk),
                       .reset(reset), 
                       .E_Instr(E_Instr), 
                       .E_PC(E_PC), 
                       .E_RegData(E_RegData), 
                       .ALUResult(ALUResult), 
                       .E_RD2(E_RD2), 
                       .E_RegAddr(E_RegAddr), 
                       .E_RegWrite(E_RegWrite), 
                       .M_Instr(M_Instr), 
                       .M_PC(M_PC), 
                       .M_FRegData(M_FRegData), 
                       .M_ALUResult(M_ALUResult), 
                       .M_RD2(M_RD2),
                       .M_RegAddr(M_RegAddr),
                       .M_RegWrite(M_RegWrite));

    
      assign DMWA = M_ALUResult;//è¾“å‡ºDMå¾…å†™åœ°å€
      
      BE be(.Addr(M_ALUResult[1:0]),
            .BEop(BEop),
				.temp_DMWD(temp_DMWD),
				.DMWD(DMWD),
            .DM_byteen(DM_byteen));//è¾“å‡ºå­—èŠ‚ä½¿èƒ½ä¿¡å·
    
    /*DM dm(.clk(clk),
          .WE(DM_byteen),
          .reset(reset),
          .PC(M_PC),
          .A(M_ALUResult),
          .WD(DMWD),
          .RD(DMResult));*/

    DMEXT dmext(.A(M_ALUResult[1:0]),
                .Din(temp_DMResult),
                .DMEXTop(DMEXTop),
                .Dout(DMResult));      

    FMUX DMWDFMUX(.Origin(M_RD2),
                  .W_FRegData(W_FRegData),
                  .FMUXSrc(DMWDFMUXSrc),
                  .RD(temp_DMWD));//åªéœ€è¦Wçº§çš„å›å†™+è¾“å‡ºç»è¿‡è½¬å‘åçš„å†™å…¥DMæ•°æ®
    
    RDMUX M_RDMUX(.Front_RegData(M_FRegData),
                  .DMResult(DMResult),
                  .RDMUXSrc(M_RDMUXSrc),
                  .RegData(M_RegData));                          

   //æ§åˆ¶ä¿¡å·éƒ¨åˆ†
   Control_Unit M_control_unit(.Instr(M_Instr),
                               .State(level),
                               .rt(M_rt),
                               .BEop(BEop),
                               .DMEXTop(DMEXTop),
                               .M_RDMUXSrc(M_RDMUXSrc),
                               .Tnew(M_Tnew));

    
endmodule