; BTOR description generated by Yosys 0.18+29 (git sha1 b2408df31, clang 10.0.0-4ubuntu1 -fPIC -Os) for module first_counter.
1 sort bitvec 1
2 input 1 enable ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:7.9-7.15
3 input 1 reset ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:6.9-6.14
4 input 1 clock ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:5.9-5.14
5 state 1
6 output 5 overflow ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:9.14-9.22
7 sort bitvec 4
8 state 7
9 output 8 count ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:8.20-8.25
10 state 1 $anyconst$14 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:25.52-25.61
11 next 1 10 10
12 uext 1 10 0 __synth_literal_6 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:25.7-25.24
13 state 7 $anyconst$13 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:24.58-24.67
14 next 7 13 13
15 uext 7 13 0 __synth_literal_5 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:24.13-24.30
16 state 7 $anyconst$12 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:23.58-23.67
17 next 7 16 16
18 uext 7 16 0 __synth_literal_4 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:23.13-23.30
19 state 1 $anyconst$11 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:22.52-22.61
20 next 1 19 19
21 uext 1 19 0 __synth_literal_3 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:22.7-22.24
22 state 7 $anyconst$10 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:21.58-21.67
23 next 7 22 22
24 uext 7 22 0 __synth_literal_2 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:21.13-21.30
25 state 1 $anyconst$9 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:20.52-20.61
26 next 1 25 25
27 uext 1 25 0 __synth_literal_1 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:20.7-20.24
28 state 1 $anyconst$8 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:19.52-19.61
29 next 1 28 28
30 uext 1 28 0 __synth_literal_0 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:19.7-19.24
31 state 1 $anyconst$7 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:18.66-18.75
32 next 1 31 31
33 uext 1 31 0 __synth_change_literal_6 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:18.7-18.31
34 state 1 $anyconst$6 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:17.66-17.75
35 next 1 34 34
36 uext 1 34 0 __synth_change_literal_5 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:17.7-17.31
37 state 1 $anyconst$5 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:16.66-16.75
38 next 1 37 37
39 uext 1 37 0 __synth_change_literal_4 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:16.7-16.31
40 state 1 $anyconst$4 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:15.66-15.75
41 next 1 40 40
42 uext 1 40 0 __synth_change_literal_3 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:15.7-15.31
43 state 1 $anyconst$3 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:14.66-14.75
44 next 1 43 43
45 uext 1 43 0 __synth_change_literal_2 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:14.7-14.31
46 state 1 $anyconst$2 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:13.66-13.75
47 next 1 46 46
48 uext 1 46 0 __synth_change_literal_1 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:13.7-13.31
49 state 1 $anyconst$1 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:12.66-12.75
50 next 1 49 49
51 uext 1 49 0 __synth_change_literal_0 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:12.7-12.31
52 const 1 0
53 ite 1 40 19 52 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:29$18 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:29.19-29.71
54 const 1 1
55 ite 1 49 28 54 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28$16 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28.18-28.70
56 eq 1 3 55 $eq$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28$17 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28.8-28.71
57 ite 1 56 53 5 $procmux$29 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28.8-28.71|/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28.5-33.8
58 ite 1 31 10 54 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:35$27 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:35.19-35.71
59 const 7 1111
60 ite 7 34 13 59 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:34$25 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:34.18-34.73
61 eq 1 8 60 $eq$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:34$26 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:34.8-34.74
62 ite 1 61 58 57 $procmux$31 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:34.8-34.74|/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:34.5-36.8
63 next 1 5 62 $procdff$39 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:27.3-37.6
64 sort bitvec 32
65 uext 64 8 28
66 const 64 00000000000000000000000000000001
67 uext 64 22 28
68 ite 64 43 67 66 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:32$23 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:32.25-32.74
69 add 64 65 68 $add$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:32$24 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:32.16-32.75
70 slice 7 69 3 0
71 ite 1 46 25 54 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:31$20 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:31.28-31.80
72 eq 1 2 71 $eq$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:31$21 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:31.17-31.81
73 ite 7 72 70 8 $procmux$33 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:31.17-31.81|/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:31.14-33.8
74 const 7 0000
75 ite 7 37 16 74 $ternary$/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:30$19 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:30.16-30.68
76 ite 7 56 75 73 $procmux$36 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28.8-28.71|/home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:28.5-33.8
77 next 7 8 76 $procdff$38 ; /home/kevin/d/rtl-repair/demo/project/repair/1_replace_literals/first_counter.instrumented.v:27.3-37.6
; end of yosys output
