#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 12 15:59:56 2017
# Process ID: 13152
# Current directory: C:/Projet/Vivado/Evo/Evo.runs/impl_1
# Command line: vivado.exe -log evo_v1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source evo_v1_wrapper.tcl -notrace
# Log file: C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper.vdi
# Journal file: C:/Projet/Vivado/Evo/Evo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source evo_v1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projet/Vivado/Custom_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_Encoder_1_1' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Encoder_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_Derivator_1_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Derivator_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_Subtractor_1_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Subtractor_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_processing_system7_0_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_processing_system7_0_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_xlconstant_0_1' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_xlconcat_0_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconcat_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_Quadramp_1_1' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Quadramp_1_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_xlconstant_0_2' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_xlconstant_0_3' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_tier2_xbar_0_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_tier2_xbar_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_tier2_xbar_1_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_tier2_xbar_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_tier2_xbar_2_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_tier2_xbar_2_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'evo_v1_auto_pc_0' generated file not found 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 400.438 ; gain = 116.852
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_ADC_IRQ_0_0/evo_v1_ADC_IRQ_0_0.dcp' for cell 'evo_v1_i/ADC_IRQ_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Derivator_0_0/evo_v1_Derivator_1_0.dcp' for cell 'evo_v1_i/Derivator_0'
WARNING: [filemgmt 56-12] File 'C:/Projet/Vivado/Evo/Evo.runs/impl_1/.Xil/Vivado-13152-LogOut-AsusPro/dcp19/evo_v1_Derivator_1_0.edf' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Derivator_1_0/evo_v1_Derivator_1_0.dcp' for cell 'evo_v1_i/Derivator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Encoder_0_0/evo_v1_Encoder_0_0.dcp' for cell 'evo_v1_i/Encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Encoder_1_1/evo_v1_Encoder_1_1.dcp' for cell 'evo_v1_i/Encoder_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Gpio_IRQ_0_1/evo_v1_Gpio_IRQ_0_1.dcp' for cell 'evo_v1_i/Gpio_IRQ_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Motor_0_0/evo_v1_Motor_0_0.dcp' for cell 'evo_v1_i/Motor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Motor_1_0/evo_v1_Motor_1_0.dcp' for cell 'evo_v1_i/Motor_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Odometer_0_0/evo_v1_Odometer_0_0.dcp' for cell 'evo_v1_i/Odometer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_PID_0_0/evo_v1_PID_0_0.dcp' for cell 'evo_v1_i/PID_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_PID_1_0/evo_v1_PID_1_0.dcp' for cell 'evo_v1_i/PID_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Quadramp_0_1/evo_v1_Quadramp_0_1.dcp' for cell 'evo_v1_i/Quadramp_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Quadramp_1_1/evo_v1_Quadramp_1_1.dcp' for cell 'evo_v1_i/Quadramp_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Stepper_0_0/evo_v1_Stepper_0_0.dcp' for cell 'evo_v1_i/Stepper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Subtractor_0_0/evo_v1_Subtractor_0_0.dcp' for cell 'evo_v1_i/Subtractor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_Subtractor_1_0/evo_v1_Subtractor_1_0.dcp' for cell 'evo_v1_i/Subtractor_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_0_0_2/evo_v1_axi_gpio_0_0.dcp' for cell 'evo_v1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_1_0_2/evo_v1_axi_gpio_1_0.dcp' for cell 'evo_v1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_processing_system7_0_0_2/evo_v1_processing_system7_0_0.dcp' for cell 'evo_v1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_rst_ps7_0_100M_0_2/evo_v1_rst_ps7_0_100M_0.dcp' for cell 'evo_v1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/evo_v1_system_ila_0_0.dcp' for cell 'evo_v1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xadc_wiz_0_0/evo_v1_xadc_wiz_0_0.dcp' for cell 'evo_v1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconcat_0_0/evo_v1_xlconcat_0_0.dcp' for cell 'evo_v1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_0/evo_v1_xlconstant_0_0.dcp' for cell 'evo_v1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_1/evo_v1_xlconstant_0_1.dcp' for cell 'evo_v1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_2/evo_v1_xlconstant_0_2.dcp' for cell 'evo_v1_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xlconstant_0_3/evo_v1_xlconstant_0_3.dcp' for cell 'evo_v1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_tier2_xbar_0_0/evo_v1_tier2_xbar_0_0.dcp' for cell 'evo_v1_i/ps7_0_axi_periph/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_tier2_xbar_1_0/evo_v1_tier2_xbar_1_0.dcp' for cell 'evo_v1_i/ps7_0_axi_periph/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_tier2_xbar_2_0/evo_v1_tier2_xbar_2_0.dcp' for cell 'evo_v1_i/ps7_0_axi_periph/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xbar_0/evo_v1_xbar_0.dcp' for cell 'evo_v1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_auto_pc_0/evo_v1_auto_pc_0.dcp' for cell 'evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_processing_system7_0_0_2/evo_v1_processing_system7_0_0.xdc] for cell 'evo_v1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_processing_system7_0_0_2/evo_v1_processing_system7_0_0.xdc] for cell 'evo_v1_i/processing_system7_0/inst'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_0_0_2/evo_v1_axi_gpio_0_0_board.xdc] for cell 'evo_v1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_0_0_2/evo_v1_axi_gpio_0_0_board.xdc] for cell 'evo_v1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_0_0_2/evo_v1_axi_gpio_0_0.xdc] for cell 'evo_v1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_0_0_2/evo_v1_axi_gpio_0_0.xdc] for cell 'evo_v1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_1_0_2/evo_v1_axi_gpio_1_0_board.xdc] for cell 'evo_v1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_1_0_2/evo_v1_axi_gpio_1_0_board.xdc] for cell 'evo_v1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_1_0_2/evo_v1_axi_gpio_1_0.xdc] for cell 'evo_v1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_axi_gpio_1_0_2/evo_v1_axi_gpio_1_0.xdc] for cell 'evo_v1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_rst_ps7_0_100M_0_2/evo_v1_rst_ps7_0_100M_0_board.xdc] for cell 'evo_v1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_rst_ps7_0_100M_0_2/evo_v1_rst_ps7_0_100M_0_board.xdc] for cell 'evo_v1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_rst_ps7_0_100M_0_2/evo_v1_rst_ps7_0_100M_0.xdc] for cell 'evo_v1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_rst_ps7_0_100M_0_2/evo_v1_rst_ps7_0_100M_0.xdc] for cell 'evo_v1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xadc_wiz_0_0/evo_v1_xadc_wiz_0_0.xdc] for cell 'evo_v1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_xadc_wiz_0_0/evo_v1_xadc_wiz_0_0.xdc] for cell 'evo_v1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'evo_v1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Evo/Evo.srcs/sources_1/bd/evo_v1/ip/evo_v1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'evo_v1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Reached'. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reached'. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ended'. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Ended'. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rising'. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rising'. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Projet/Vivado/Evo/Evo.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 745.816 ; gain = 345.379
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.800 . Memory (MB): peak = 754.457 ; gain = 8.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "7b29c67c0a29971e".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1275.746 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 25a70e234

Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1275.746 ; gain = 24.816

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17675dd29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1275.746 ; gain = 24.816
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 282 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 3 Constant propagation | Checksum: 1b9a5b64d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.746 ; gain = 24.816
INFO: [Opt 31-389] Phase Constant propagation created 158 cells and removed 326 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 106d900c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.746 ; gain = 24.816
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 359 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 106d900c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.746 ; gain = 24.816
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 106d900c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.746 ; gain = 24.816
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1275.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 106d900c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.746 ; gain = 24.816

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 22692c37f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1357.648 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22692c37f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1357.648 ; gain = 81.902
68 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 1357.648 ; gain = 611.832
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1357.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper_opt.dcp' has been generated.
Command: report_drc -file evo_v1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1357.648 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 182467232

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1357.648 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12e083dcc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1294597e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1294597e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.648 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1294597e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14e8c7d8d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14e8c7d8d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c960e765

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eb37bbde

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 182e6d004

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 9ce06bbf

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12067bf7c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d185591d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d185591d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1357.648 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d185591d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1592e4540

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net evo_v1_i/ADC_IRQ_0/U0/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1592e4540

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1357.648 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.723. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 197875bc5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 197875bc5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 197875bc5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 197875bc5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 162702986

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 162702986

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000
Ending Placer Task | Checksum: fc104d35

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1357.648 ; gain = 0.000
89 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 1357.648 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1357.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1357.648 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1357.648 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1357.648 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 594b6251 ConstDB: 0 ShapeSum: a2c4eae4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 93251df7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1404.668 ; gain = 47.020

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 93251df7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1404.668 ; gain = 47.020

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 93251df7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.668 ; gain = 47.020

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 93251df7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.668 ; gain = 47.020
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1636b724b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.441 ; gain = 69.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.786  | TNS=0.000  | WHS=-0.156 | THS=-114.519|

Phase 2 Router Initialization | Checksum: 18552429b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10401fb90

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1594
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9be29525

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fe5d0ee5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1457.594 ; gain = 99.945
Phase 4 Rip-up And Reroute | Checksum: fe5d0ee5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d3b02d80

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1457.594 ; gain = 99.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.153  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d3b02d80

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d3b02d80

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1457.594 ; gain = 99.945
Phase 5 Delay and Skew Optimization | Checksum: d3b02d80

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1608ae77b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.594 ; gain = 99.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.153  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b5fa3718

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.594 ; gain = 99.945
Phase 6 Post Hold Fix | Checksum: b5fa3718

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.20087 %
  Global Horizontal Routing Utilization  = 12.1512 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a129d4ef

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a129d4ef

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b77e364a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.594 ; gain = 99.945

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.153  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b77e364a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.594 ; gain = 99.945
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.594 ; gain = 99.945

Routing Is Done.
103 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1457.594 ; gain = 99.945
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1457.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper_routed.dcp' has been generated.
Command: report_drc -file evo_v1_wrapper_drc_routed.rpt -pb evo_v1_wrapper_drc_routed.pb -rpx evo_v1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file evo_v1_wrapper_methodology_drc_routed.rpt -rpx evo_v1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projet/Vivado/Evo/Evo.runs/impl_1/evo_v1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.598 ; gain = 51.004
Command: report_power -file evo_v1_wrapper_power_routed.rpt -pb evo_v1_wrapper_power_summary_routed.pb -rpx evo_v1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force evo_v1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2 input evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2 input evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPIR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0 output evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2 multiplier stage evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2 multiplier stage evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPOR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/addr_i_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/addr_i_reg[4]_i_1/O, cell evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/addr_i_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/value_i_reg[15]_i_1_n_0 is a gated clock net sourced by a combinational pin evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/value_i_reg[15]_i_1/O, cell evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/value_i_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, evo_v1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], evo_v1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], evo_v1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15]... and (the first 15 of 18 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 551 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./evo_v1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
122 Infos, 287 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1925.703 ; gain = 366.691
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 16:03:48 2017...
