\hypertarget{struct_c_o_m_p___type_def}{}\section{C\+O\+M\+P\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_o_m_p___type_def}\index{C\+O\+M\+P\+\_\+\+Type\+Def@{C\+O\+M\+P\+\_\+\+Type\+Def}}


Comparator.  




{\ttfamily \#include $<$stm32f051x8.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_c_o_m_p___type_def_ab5d0eeb11a728846c639375a18225d1f}{C\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Comparator. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_o_m_p___type_def_ab5d0eeb11a728846c639375a18225d1f}\label{struct_c_o_m_p___type_def_ab5d0eeb11a728846c639375a18225d1f}} 
\index{C\+O\+M\+P\+\_\+\+Type\+Def@{C\+O\+M\+P\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!C\+O\+M\+P\+\_\+\+Type\+Def@{C\+O\+M\+P\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+SR}

C\+O\+MP control and status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
