// Seed: 1990501082
module module_0;
  wire id_2;
  assign id_1 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5
);
  always do id_7 = id_4 == 1; while (id_2);
  assign id_8 = 1;
  always_latch id_7 = id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply0 id_6
);
  assign id_8[1'b0 :-1] = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
