{
  "Top": "Sobel",
  "RtlTop": "Sobel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-3"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "image_in": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "image_in_address0",
          "image_in_d0",
          "image_in_q0"
        ]
      }
    },
    "image_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "image_out_address0",
          "image_out_d0",
          "image_out_q0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "236",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Sobel",
    "Version": "1.0",
    "DisplayName": "Sobel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Array2Mat.vhd",
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/fifo_w5_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/Filter2D.vhd",
      "impl\/vhdl\/Filter2D_k_buf_0_bkb.vhd",
      "impl\/vhdl\/Mat2Array.vhd",
      "impl\/vhdl\/Sobel_mux_32_8_1_1.vhd",
      "impl\/vhdl\/start_for_Filter2eOg.vhd",
      "impl\/vhdl\/Sobel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Array2Mat.v",
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/fifo_w5_d2_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/Filter2D.v",
      "impl\/verilog\/Filter2D_k_buf_0_bkb.v",
      "impl\/verilog\/Mat2Array.v",
      "impl\/verilog\/Sobel_mux_32_8_1_1.v",
      "impl\/verilog\/start_for_Filter2eOg.v",
      "impl\/verilog\/Sobel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Drus\/Desktop\/parni\/Sobel\/Vivado_Sobel_v3\/solution1\/.autopilot\/db\/Sobel.design.xml",
    "DebugDir": "C:\/Users\/Drus\/Desktop\/parni\/Sobel\/Vivado_Sobel_v3\/solution1\/.debug",
    "ProtoInst": [
      "C:\/Users\/Drus\/Desktop\/parni\/Sobel\/Vivado_Sobel_v3\/solution1\/.debug\/conv.protoinst",
      "C:\/Users\/Drus\/Desktop\/parni\/Sobel\/Vivado_Sobel_v3\/solution1\/.debug\/Sobel.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "image_in_address0": {
      "type": "data",
      "dir": "out",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "5"
        }},
      "bundle_name": "image_in",
      "bundle_role": "address0"
    },
    "image_in_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "image_in",
      "bundle_role": "d0"
    },
    "image_in_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "image_in",
      "bundle_role": "q0"
    },
    "image_out_address0": {
      "type": "data",
      "dir": "out",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "5"
        }},
      "bundle_name": "image_out",
      "bundle_role": "address0"
    },
    "image_out_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "image_out",
      "bundle_role": "d0"
    },
    "image_out_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8",
          "Bits": "32"
        }},
      "bundle_name": "image_out",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "image_in_address0": {
      "dir": "out",
      "width": "5"
    },
    "image_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "image_in_d0": {
      "dir": "out",
      "width": "32"
    },
    "image_in_q0": {
      "dir": "in",
      "width": "32"
    },
    "image_in_we0": {
      "dir": "out",
      "width": "1"
    },
    "image_out_address0": {
      "dir": "out",
      "width": "5"
    },
    "image_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "image_out_d0": {
      "dir": "out",
      "width": "32"
    },
    "image_out_q0": {
      "dir": "in",
      "width": "32"
    },
    "image_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Sobel",
      "Instances": [
        {
          "ModuleName": "Filter2D",
          "InstanceName": "Filter2D_U0"
        },
        {
          "ModuleName": "Array2Mat",
          "InstanceName": "Array2Mat_U0"
        },
        {
          "ModuleName": "Mat2Array",
          "InstanceName": "Mat2Array_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Info": {
      "Block_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Array2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Filter2D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sobel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.070"
        },
        "Area": {
          "FF": "2",
          "LUT": "29",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Array2Mat": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "141",
          "PipelineIIMin": "1",
          "PipelineIIMax": "141",
          "PipelineII": "1 ~ 141",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.366"
        },
        "Loops": [{
            "Name": "loop_pixel",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "140",
            "Latency": "0 ~ 140",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "14",
            "PipelineDepth": "3 ~ 14",
            "Loops": [{
                "Name": "loop_pixel.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "11",
                "Latency": "0 ~ 11",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "194",
          "LUT": "621",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "127",
          "LatencyAvg": "",
          "LatencyWorst": "209",
          "PipelineIIMin": "127",
          "PipelineIIMax": "209",
          "PipelineII": "127 ~ 209",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.295"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "126",
            "LatencyMax": "208",
            "Latency": "126 ~ 208",
            "PipelineII": "",
            "PipelineDepthMin": "14",
            "PipelineDepthMax": "16",
            "PipelineDepth": "14 ~ 16",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "11",
                "LatencyMax": "13",
                "Latency": "11 ~ 13",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "486",
          "LUT": "1368",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "Mat2Array": {
        "Latency": {
          "LatencyBest": "231",
          "LatencyAvg": "231",
          "LatencyWorst": "231",
          "PipelineII": "231",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.348"
        },
        "Loops": [{
            "Name": "loop_pixel",
            "TripCount": "10",
            "Latency": "230",
            "PipelineII": "",
            "PipelineDepth": "23",
            "Loops": [{
                "Name": "loop_pixel.1",
                "TripCount": "10",
                "Latency": "20",
                "PipelineII": "2",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "71",
          "LUT": "711",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Sobel": {
        "Latency": {
          "LatencyBest": "236",
          "LatencyAvg": "",
          "LatencyWorst": "236",
          "PipelineII": "232",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.348"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "792",
          "LUT": "2931",
          "URAM": "0",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Sobel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-24 15:51:51 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
