# Yosys synthesis script to test the core without ZPEC\n\n# Read Verilog files\nread_verilog -I rtl/core rtl/core/riscv_defines.vh\nread_verilog -I rtl/core rtl/core/alu.v\nread_verilog -I rtl/core rtl/core/decoder.v\nread_verilog -I rtl/core rtl/core/regfile.v\nread_verilog -I rtl/core rtl/core/mdu.v\nread_verilog -I rtl/core rtl/core/csr_unit.v\nread_verilog -I rtl/core rtl/core/exception_unit.v\nread_verilog -I rtl/core rtl/core/custom_riscv_core.v\n\n# Set top module\nhierarchy -check -top custom_riscv_core\n\n# Basic synthesis\nproc\nopt\n\n# Check for any issues\ncheck\n\n# Report statistics\nstat\n