<stg><name>recv_data_burst</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %data_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data_in

]]></Node>
<StgValue><ssdm name="data_in_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %data_in_read, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="61">
<![CDATA[
entry:19 %sext_ln39 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %data_addr = getelementptr i64 %data, i64 %sext_ln39

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="18" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="19" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="20" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %data_addr, i32 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="21" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0">
<![CDATA[
entry:22 %call_ln39 = call void @recv_data_burst_Pipeline_VITIS_LOOP_39_1, i64 %data, i61 %trunc_ln, i16 %reg_file_0_1, i16 %reg_file_0_0, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_1_1, i16 %reg_file_1_0

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="22" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0">
<![CDATA[
entry:22 %call_ln39 = call void @recv_data_burst_Pipeline_VITIS_LOOP_39_1, i64 %data, i61 %trunc_ln, i16 %reg_file_0_1, i16 %reg_file_0_0, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i16 %reg_file_1_1, i16 %reg_file_1_0

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
entry:23 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="data" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="50" name="data_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in"/></StgValue>
</port>
<port id="51" name="reg_file_0_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="reg_file_0_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="reg_file_1_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="reg_file_1_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="reg_file_2_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="reg_file_2_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="reg_file_3_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="reg_file_3_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="reg_file_4_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="reg_file_4_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="reg_file_5_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="reg_file_5_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="reg_file_6_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="reg_file_6_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="reg_file_7_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="reg_file_7_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i64" to="data_in_read" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="data_in" to="data_in_read" fromId="50" toId="10">
</dataflow>
<dataflow id="71" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="data_in_read" to="trunc_ln" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="trunc_ln" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="trunc_ln" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="trunc_ln" to="sext_ln39" fromId="11" toId="12">
</dataflow>
<dataflow id="78" from="data" to="data_addr" fromId="49" toId="13">
</dataflow>
<dataflow id="79" from="sext_ln39" to="data_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="81" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="data_addr" to="empty" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="empty" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="15">
</dataflow>
<dataflow id="86" from="data_addr" to="empty" fromId="13" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_83" to="empty" fromId="83" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="89" from="data_addr" to="empty" fromId="13" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_83" to="empty" fromId="83" toId="16">
</dataflow>
<dataflow id="91" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="17">
</dataflow>
<dataflow id="92" from="data_addr" to="empty" fromId="13" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_83" to="empty" fromId="83" toId="17">
</dataflow>
<dataflow id="94" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="18">
</dataflow>
<dataflow id="95" from="data_addr" to="empty" fromId="13" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_83" to="empty" fromId="83" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="19">
</dataflow>
<dataflow id="98" from="data_addr" to="empty" fromId="13" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_83" to="empty" fromId="83" toId="19">
</dataflow>
<dataflow id="100" from="_ssdm_op_ReadReq.m_axi.p1i64" to="empty" fromId="80" toId="20">
</dataflow>
<dataflow id="101" from="data_addr" to="empty" fromId="13" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_83" to="empty" fromId="83" toId="20">
</dataflow>
<dataflow id="104" from="recv_data_burst_Pipeline_VITIS_LOOP_39_1" to="call_ln39" fromId="103" toId="21">
</dataflow>
<dataflow id="105" from="data" to="call_ln39" fromId="49" toId="21">
</dataflow>
<dataflow id="106" from="trunc_ln" to="call_ln39" fromId="11" toId="21">
</dataflow>
<dataflow id="107" from="reg_file_0_1" to="call_ln39" fromId="52" toId="21">
</dataflow>
<dataflow id="108" from="reg_file_0_0" to="call_ln39" fromId="51" toId="21">
</dataflow>
<dataflow id="109" from="reg_file_7_1" to="call_ln39" fromId="66" toId="21">
</dataflow>
<dataflow id="110" from="reg_file_7_0" to="call_ln39" fromId="65" toId="21">
</dataflow>
<dataflow id="111" from="reg_file_6_1" to="call_ln39" fromId="64" toId="21">
</dataflow>
<dataflow id="112" from="reg_file_6_0" to="call_ln39" fromId="63" toId="21">
</dataflow>
<dataflow id="113" from="reg_file_5_1" to="call_ln39" fromId="62" toId="21">
</dataflow>
<dataflow id="114" from="reg_file_5_0" to="call_ln39" fromId="61" toId="21">
</dataflow>
<dataflow id="115" from="reg_file_4_1" to="call_ln39" fromId="60" toId="21">
</dataflow>
<dataflow id="116" from="reg_file_4_0" to="call_ln39" fromId="59" toId="21">
</dataflow>
<dataflow id="117" from="reg_file_3_1" to="call_ln39" fromId="58" toId="21">
</dataflow>
<dataflow id="118" from="reg_file_3_0" to="call_ln39" fromId="57" toId="21">
</dataflow>
<dataflow id="119" from="reg_file_2_1" to="call_ln39" fromId="56" toId="21">
</dataflow>
<dataflow id="120" from="reg_file_2_0" to="call_ln39" fromId="55" toId="21">
</dataflow>
<dataflow id="121" from="reg_file_1_1" to="call_ln39" fromId="54" toId="21">
</dataflow>
<dataflow id="122" from="reg_file_1_0" to="call_ln39" fromId="53" toId="21">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="reg_file_0_0" to="specmemcore_ln0" fromId="51" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="23">
</dataflow>
<dataflow id="133" from="reg_file_0_1" to="specmemcore_ln0" fromId="52" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="23">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="138" from="reg_file_1_0" to="specmemcore_ln0" fromId="53" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="24">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="143" from="reg_file_1_1" to="specmemcore_ln0" fromId="54" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="25">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="148" from="reg_file_2_0" to="specmemcore_ln0" fromId="55" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="26">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="27">
</dataflow>
<dataflow id="153" from="reg_file_2_1" to="specmemcore_ln0" fromId="56" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="27">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="28">
</dataflow>
<dataflow id="158" from="reg_file_3_0" to="specmemcore_ln0" fromId="57" toId="28">
</dataflow>
<dataflow id="159" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="28">
</dataflow>
<dataflow id="160" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="28">
</dataflow>
<dataflow id="161" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="28">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="29">
</dataflow>
<dataflow id="163" from="reg_file_3_1" to="specmemcore_ln0" fromId="58" toId="29">
</dataflow>
<dataflow id="164" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="29">
</dataflow>
<dataflow id="165" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="29">
</dataflow>
<dataflow id="166" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="29">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="168" from="reg_file_4_0" to="specmemcore_ln0" fromId="59" toId="30">
</dataflow>
<dataflow id="169" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="30">
</dataflow>
<dataflow id="170" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="30">
</dataflow>
<dataflow id="171" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="173" from="reg_file_4_1" to="specmemcore_ln0" fromId="60" toId="31">
</dataflow>
<dataflow id="174" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="31">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="32">
</dataflow>
<dataflow id="178" from="reg_file_5_0" to="specmemcore_ln0" fromId="61" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="32">
</dataflow>
<dataflow id="180" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="32">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="33">
</dataflow>
<dataflow id="183" from="reg_file_5_1" to="specmemcore_ln0" fromId="62" toId="33">
</dataflow>
<dataflow id="184" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="33">
</dataflow>
<dataflow id="186" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="33">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="34">
</dataflow>
<dataflow id="188" from="reg_file_6_0" to="specmemcore_ln0" fromId="63" toId="34">
</dataflow>
<dataflow id="189" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="34">
</dataflow>
<dataflow id="190" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="34">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="35">
</dataflow>
<dataflow id="193" from="reg_file_6_1" to="specmemcore_ln0" fromId="64" toId="35">
</dataflow>
<dataflow id="194" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="35">
</dataflow>
<dataflow id="196" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="35">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="36">
</dataflow>
<dataflow id="198" from="reg_file_7_0" to="specmemcore_ln0" fromId="65" toId="36">
</dataflow>
<dataflow id="199" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="36">
</dataflow>
<dataflow id="200" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="36">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="37">
</dataflow>
<dataflow id="203" from="reg_file_7_1" to="specmemcore_ln0" fromId="66" toId="37">
</dataflow>
<dataflow id="204" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="37">
</dataflow>
<dataflow id="205" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="37">
</dataflow>
<dataflow id="206" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="37">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="207" toId="38">
</dataflow>
<dataflow id="209" from="data" to="specinterface_ln0" fromId="49" toId="38">
</dataflow>
<dataflow id="211" from="empty" to="specinterface_ln0" fromId="210" toId="38">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="38">
</dataflow>
<dataflow id="214" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="38">
</dataflow>
<dataflow id="216" from="empty_6" to="specinterface_ln0" fromId="215" toId="38">
</dataflow>
<dataflow id="217" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="38">
</dataflow>
<dataflow id="218" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="38">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="219" toId="38">
</dataflow>
<dataflow id="222" from="empty_1" to="specinterface_ln0" fromId="221" toId="38">
</dataflow>
<dataflow id="223" from="empty_6" to="specinterface_ln0" fromId="215" toId="38">
</dataflow>
<dataflow id="225" from="StgValue_224" to="specinterface_ln0" fromId="224" toId="38">
</dataflow>
<dataflow id="226" from="StgValue_224" to="specinterface_ln0" fromId="224" toId="38">
</dataflow>
<dataflow id="227" from="StgValue_224" to="specinterface_ln0" fromId="224" toId="38">
</dataflow>
<dataflow id="228" from="StgValue_224" to="specinterface_ln0" fromId="224" toId="38">
</dataflow>
<dataflow id="229" from="empty_6" to="specinterface_ln0" fromId="215" toId="38">
</dataflow>
<dataflow id="230" from="empty_6" to="specinterface_ln0" fromId="215" toId="38">
</dataflow>
<dataflow id="232" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="38">
</dataflow>
<dataflow id="233" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="38">
</dataflow>
<dataflow id="234" from="recv_data_burst_Pipeline_VITIS_LOOP_39_1" to="call_ln39" fromId="103" toId="39">
</dataflow>
<dataflow id="235" from="data" to="call_ln39" fromId="49" toId="39">
</dataflow>
<dataflow id="236" from="trunc_ln" to="call_ln39" fromId="11" toId="39">
</dataflow>
<dataflow id="237" from="reg_file_0_1" to="call_ln39" fromId="52" toId="39">
</dataflow>
<dataflow id="238" from="reg_file_0_0" to="call_ln39" fromId="51" toId="39">
</dataflow>
<dataflow id="239" from="reg_file_7_1" to="call_ln39" fromId="66" toId="39">
</dataflow>
<dataflow id="240" from="reg_file_7_0" to="call_ln39" fromId="65" toId="39">
</dataflow>
<dataflow id="241" from="reg_file_6_1" to="call_ln39" fromId="64" toId="39">
</dataflow>
<dataflow id="242" from="reg_file_6_0" to="call_ln39" fromId="63" toId="39">
</dataflow>
<dataflow id="243" from="reg_file_5_1" to="call_ln39" fromId="62" toId="39">
</dataflow>
<dataflow id="244" from="reg_file_5_0" to="call_ln39" fromId="61" toId="39">
</dataflow>
<dataflow id="245" from="reg_file_4_1" to="call_ln39" fromId="60" toId="39">
</dataflow>
<dataflow id="246" from="reg_file_4_0" to="call_ln39" fromId="59" toId="39">
</dataflow>
<dataflow id="247" from="reg_file_3_1" to="call_ln39" fromId="58" toId="39">
</dataflow>
<dataflow id="248" from="reg_file_3_0" to="call_ln39" fromId="57" toId="39">
</dataflow>
<dataflow id="249" from="reg_file_2_1" to="call_ln39" fromId="56" toId="39">
</dataflow>
<dataflow id="250" from="reg_file_2_0" to="call_ln39" fromId="55" toId="39">
</dataflow>
<dataflow id="251" from="reg_file_1_1" to="call_ln39" fromId="54" toId="39">
</dataflow>
<dataflow id="252" from="reg_file_1_0" to="call_ln39" fromId="53" toId="39">
</dataflow>
</dataflows>


</stg>
