
*** Running vivado
    with args -log PmodJSTK_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodJSTK_Demo.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PmodJSTK_Demo.tcl -notrace
Command: synth_design -top PmodJSTK_Demo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24829 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1417.047 ; gain = 86.840 ; free physical = 8396 ; free virtual = 27247
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodJSTK_Demo' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:53]
INFO: [Synth 8-3491] module 'PmodJSTK' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK.vhd:25' bound to instance 'PmodJSTK_Int' of component 'PmodJSTK' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:137]
INFO: [Synth 8-638] synthesizing module 'PmodJSTK' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK.vhd:37]
INFO: [Synth 8-3491] module 'spiCtrl' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK.vhd:115]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (1#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK.vhd:131]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiMode0.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (2#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/spiMode0.vhd:55]
INFO: [Synth 8-3491] module 'ClkDiv_66_67kHz' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ClkDiv_66_67kHz.vhd:24' bound to instance 'SerialClock' of component 'ClkDiv_66_67kHz' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_66_67kHz' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ClkDiv_66_67kHz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_66_67kHz' (3#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ClkDiv_66_67kHz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK' (4#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK.vhd:37]
INFO: [Synth 8-3491] module 'ssdCtrl' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:32' bound to instance 'DispCtrl' of component 'ssdCtrl' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:154]
INFO: [Synth 8-638] synthesizing module 'ssdCtrl' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:41]
INFO: [Synth 8-3491] module 'Binary_To_BCD' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/Binary_To_BCD.vhd:33' bound to instance 'BtoBCD1' of component 'Binary_To_BCD' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Binary_To_BCD' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/Binary_To_BCD.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Binary_To_BCD' (5#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/Binary_To_BCD.vhd:41]
INFO: [Synth 8-3491] module 'Binary_To_BCD' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/Binary_To_BCD.vhd:33' bound to instance 'BtoBCD2' of component 'Binary_To_BCD' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:96]
INFO: [Synth 8-226] default block is never used [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:112]
WARNING: [Synth 8-614] signal 'bcdDataY' is read in the process but is not in the sensitivity list [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:108]
INFO: [Synth 8-226] default block is never used [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'ssdCtrl' (6#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ssdCtrl.vhd:41]
INFO: [Synth 8-3491] module 'ClkDiv_5Hz' declared at '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ClkDiv_5Hz.vhd:24' bound to instance 'genSndRec' of component 'ClkDiv_5Hz' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_5Hz' [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_5Hz' (7#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/ClkDiv_5Hz.vhd:30]
WARNING: [Synth 8-614] signal 'offset' is read in the process but is not in the sensitivity list [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:180]
WARNING: [Synth 8-614] signal 'offset' is read in the process but is not in the sensitivity list [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK_Demo' (8#1) [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/PmodJSTK_Demo.vhd:53]
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.172 ; gain = 131.965 ; free physical = 8406 ; free virtual = 27257
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.172 ; gain = 131.965 ; free physical = 8405 ; free virtual = 27257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.172 ; gain = 131.965 ; free physical = 8405 ; free virtual = 27257
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.srcs/constrs_1/new/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodJSTK_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodJSTK_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.621 ; gain = 0.000 ; free physical = 8093 ; free virtual = 26944
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8215 ; free virtual = 27066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8215 ; free virtual = 27066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8217 ; free virtual = 27068
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiMode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Binary_To_BCD'
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                            00001 |                              000
                  stinit |                            00010 |                              001
                  stwait |                            00100 |                              010
                 stcheck |                            01000 |                              011
                  stdone |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    init |                               01 |                               01
                    rxtx |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    init |                              001 |                              001
                   shift |                              010 |                              010
                   check |                              011 |                              011
                    done |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Binary_To_BCD'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8208 ; free virtual = 27060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   5 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodJSTK_Demo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module spiMode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ClkDiv_66_67kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Binary_To_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module ssdCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module ClkDiv_5Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PmodJSTK_Demo has unconnected port SW[0]
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[2]' (FDCE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]' (FDCE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]' (FDCE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]' (FDCE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PmodJSTK_Int/SPI_Ctrl/sndData_reg[6] )
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[30]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[29]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[28]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[26]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[15]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[14]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[13]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[12]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[11]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[10]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[7]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[6]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[5]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[4]) is unused and will be removed from module PmodJSTK_Demo.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[3]) is unused and will be removed from module PmodJSTK_Demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8192 ; free virtual = 27045
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8070 ; free virtual = 26923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8056 ; free virtual = 26910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8054 ; free virtual = 26908
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     5|
|4     |LUT2   |    88|
|5     |LUT3   |    37|
|6     |LUT4   |    40|
|7     |LUT5   |    43|
|8     |LUT6   |    69|
|9     |FDCE   |   233|
|10    |FDC_1  |     6|
|11    |FDPE   |     8|
|12    |FDP_1  |     1|
|13    |FDRE   |    30|
|14    |IBUF   |     5|
|15    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |   598|
|2     |  DispCtrl      |ssdCtrl         |   264|
|3     |    BtoBCD1     |Binary_To_BCD   |    90|
|4     |    BtoBCD2     |Binary_To_BCD_0 |   118|
|5     |  PmodJSTK_Int  |PmodJSTK        |   239|
|6     |    SPI_Ctrl    |spiCtrl         |   170|
|7     |    SPI_Int     |spiMode0        |    43|
|8     |    SerialClock |ClkDiv_66_67kHz |    26|
|9     |  genSndRec     |ClkDiv_5Hz      |    64|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8055 ; free virtual = 26908
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1842.621 ; gain = 131.965 ; free physical = 8112 ; free virtual = 26965
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1842.621 ; gain = 512.414 ; free physical = 8122 ; free virtual = 26976
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 6 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 25 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1858.633 ; gain = 541.035 ; free physical = 8111 ; free virtual = 26964
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/net/e/dlehegarat/3A/pmodjstk_demo/PmodJSTK_Demo/UI/UI.runs/synth_1/PmodJSTK_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodJSTK_Demo_utilization_synth.rpt -pb PmodJSTK_Demo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1882.895 ; gain = 0.000 ; free physical = 8110 ; free virtual = 26963
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 12:20:51 2019...
