{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:23:31 2022 " "Info: Processing started: Tue Jun 07 17:23:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t01 -c t01 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t01 -c t01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t01-clock " "Info: Found design unit 1: t01-clock" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t01 " "Info: Found entity 1: t01" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "t01 " "Info: Elaborating entity \"t01\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "segwithdot.vhd 2 1 " "Warning: Using design file segwithdot.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegWithDot-BCD_seg " "Info: Found design unit 1: SegWithDot-BCD_seg" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SegWithDot " "Info: Found entity 1: SegWithDot" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegWithDot SegWithDot:segA " "Info: Elaborating entity \"SegWithDot\" for hierarchy \"SegWithDot:segA\"" {  } { { "t01.vhd" "segA" { Text "E:/QUARTUS_class/0607/t01.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[0\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[1\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[2\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[3\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[4\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[5\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[6\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] segwithdot.vhd(13) " "Info (10041): Inferred latch for \"seg\[7\]\" at segwithdot.vhd(13)" {  } { { "segwithdot.vhd" "" { Text "E:/QUARTUS_class/0607/segwithdot.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg.vhd 2 1 " "Warning: Using design file seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-BCD_seg " "Info: Found design unit 1: seg-BCD_seg" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:segB " "Info: Elaborating entity \"seg\" for hierarchy \"seg:segB\"" {  } { { "t01.vhd" "segB" { Text "E:/QUARTUS_class/0607/t01.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[0\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[1\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[2\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[3\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[4\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[5\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[6\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] seg.vhd(13) " "Info (10041): Inferred latch for \"seg\[7\]\" at seg.vhd(13)" {  } { { "seg.vhd" "" { Text "E:/QUARTUS_class/0607/seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 37 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg0\[7\] GND " "Warning (13410): Pin \"seg0\[7\]\" is stuck at GND" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[7\] VCC " "Warning (13410): Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[7\] GND " "Warning (13410): Pin \"seg2\[7\]\" is stuck at GND" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[7\] VCC " "Warning (13410): Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "t01.vhd" "" { Text "E:/QUARTUS_class/0607/t01.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Info: Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:23:32 2022 " "Info: Processing ended: Tue Jun 07 17:23:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
