// Seed: 3991365376
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output tri1 id_6,
    output wand id_7
);
  assign id_7 = -1 * -1 - id_1;
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29;
  logic id_30;
  ;
  assign id_10[1] = "";
  assign id_30 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  wire  id_4,
    input  wand  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
