verilog xil_defaultlib --include "../../../../dual_ov5640_lcd.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../dual_ov5640_lcd.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../dual_ov5640_lcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../dual_ov5640_lcd.srcs/sources_1/bd/system/ipshared/58e2/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ipshared/efa5/src/rgb2lcd.v" \
"../../../bd/system/ip/system_rgb2lcd_0_2/sim/system_rgb2lcd_0_2.v" \
"../../../../dual_ov5640_lcd.srcs/sources_1/bd/system/ipshared/ab26/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ipshared/6eb2/src/ov5640_capture_data.v" \
"../../../bd/system/ip/system_ov5640_capture_data_0_0/sim/system_ov5640_capture_data_0_0.v" \
"../../../bd/system/ip/system_ov5640_capture_data_1_0/sim/system_ov5640_capture_data_1_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_1_0/sim/system_v_vid_in_axi4s_1_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
