---
country: "india"
university: "ktu"
branch: "computer-science-and-design"
version: "2024"
semester: "4"
course_code: "PCCSL407"
course_title: "Digital Circuits and Logic Design Lab"
language: "english"
contributor: "your-github-username"
---

# PCCSL407: Digital Circuits and Logic Design Lab

## Course Objectives
* To develop hands-on skills in digital circuit design and verification.

## Course Outcomes
* **CO1:** Implement combinational and sequential logic circuits.
* **CO2:** Model circuits in Verilog HDL including FSM.

## Course Content

* Basic gate verification, Boolean law validation.
* Design & simulate adders, subtractors, MUX/DEMUX.
* Flip-flop, counters (up/down).
* Sequential circuits including Finite State Machines (FSM) using Verilog.

## References
- Brock LaMeres, Introduction to Logic Circuits & Logic Design with Verilog.
- Digital Design and Computer Architecture, Harris & Harris.
