#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 26 19:02:28 2024
# Process ID: 21860
# Current directory: C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.runs/design_2_delay_module_0_0_synth_1
# Command line: vivado.exe -log design_2_delay_module_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_delay_module_0_0.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.runs/design_2_delay_module_0_0_synth_1/design_2_delay_module_0_0.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.runs/design_2_delay_module_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_delay_module_0_0.tcl -notrace
Command: synth_design -top design_2_delay_module_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_delay_module_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21648 
WARNING: [Synth 8-2611] redeclaration of ansi port web is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:32]
WARNING: [Synth 8-976] web has already been declared [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:32]
WARNING: [Synth 8-2654] second declaration of web ignored [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:32]
INFO: [Synth 8-994] web is declared here [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port enb is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:33]
WARNING: [Synth 8-976] enb has already been declared [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:33]
WARNING: [Synth 8-2654] second declaration of enb ignored [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:33]
INFO: [Synth 8-994] enb is declared here [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port dataout is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:35]
WARNING: [Synth 8-1082] dataout was previously declared with a range [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:35]
WARNING: [Synth 8-976] dataout has already been declared [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:35]
WARNING: [Synth 8-2654] second declaration of dataout ignored [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:35]
INFO: [Synth 8-994] dataout is declared here [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 829.285 ; gain = 241.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_delay_module_0_0' [c:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/bd/design_2/ip/design_2_delay_module_0_0/synth/design_2_delay_module_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'delay_module' [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_module' (1#1) [C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/new/delay_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_delay_module_0_0' (2#1) [c:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.srcs/sources_1/bd/design_2/ip/design_2_delay_module_0_0/synth/design_2_delay_module_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 876.836 ; gain = 288.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 876.836 ; gain = 288.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 876.836 ; gain = 288.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 876.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 980.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 981.727 ; gain = 0.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/web_reg[0]' (FDS) to 'inst/web_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/web_reg[1]' (FDS) to 'inst/web_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/web_reg[2]' (FDS) to 'inst/web_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[0]' (FD) to 'inst/addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[1]' (FD) to 'inst/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[2]' (FD) to 'inst/addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[3]' (FD) to 'inst/addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[4]' (FD) to 'inst/addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[5]' (FD) to 'inst/addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[6]' (FD) to 'inst/addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[7]' (FD) to 'inst/addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[8]' (FD) to 'inst/addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[9]' (FD) to 'inst/addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[10]' (FD) to 'inst/addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[11]' (FD) to 'inst/addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[12]' (FD) to 'inst/addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[13]' (FD) to 'inst/addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[14]' (FD) to 'inst/addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[15]' (FD) to 'inst/addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[16]' (FD) to 'inst/addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[17]' (FD) to 'inst/addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[18]' (FD) to 'inst/addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[19]' (FD) to 'inst/addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[20]' (FD) to 'inst/addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[21]' (FD) to 'inst/addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[22]' (FD) to 'inst/addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[23]' (FD) to 'inst/addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[24]' (FD) to 'inst/addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[25]' (FD) to 'inst/addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[26]' (FD) to 'inst/addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[27]' (FD) to 'inst/addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[28]' (FD) to 'inst/addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[29]' (FD) to 'inst/addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/addr_reg[30]' (FD) to 'inst/addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[0]' (FDRE) to 'inst/dataout_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[1]' (FDRE) to 'inst/dataout_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[2]' (FDRE) to 'inst/dataout_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[3]' (FDRE) to 'inst/dataout_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[4]' (FDRE) to 'inst/dataout_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[5]' (FDRE) to 'inst/dataout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[6]' (FDRE) to 'inst/dataout_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[7]' (FDRE) to 'inst/dataout_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[8]' (FDRE) to 'inst/dataout_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[9]' (FDRE) to 'inst/dataout_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[10]' (FDRE) to 'inst/dataout_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[11]' (FDRE) to 'inst/dataout_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[12]' (FDRE) to 'inst/dataout_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[13]' (FDRE) to 'inst/dataout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[14]' (FDRE) to 'inst/dataout_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[15]' (FDRE) to 'inst/dataout_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[16]' (FDRE) to 'inst/dataout_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[17]' (FDRE) to 'inst/dataout_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[18]' (FDRE) to 'inst/dataout_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[19]' (FDRE) to 'inst/dataout_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[20]' (FDRE) to 'inst/dataout_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[21]' (FDRE) to 'inst/dataout_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[22]' (FDRE) to 'inst/dataout_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[23]' (FDRE) to 'inst/dataout_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[24]' (FDRE) to 'inst/dataout_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[25]' (FDRE) to 'inst/dataout_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[26]' (FDRE) to 'inst/dataout_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[27]' (FDRE) to 'inst/dataout_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[28]' (FDRE) to 'inst/dataout_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dataout_reg[29]' (FDRE) to 'inst/dataout_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dataout_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 981.727 ; gain = 393.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 985.480 ; gain = 397.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT6 |     6|
|4     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    12|
|2     |  inst   |delay_module |    12|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1001.324 ; gain = 413.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.324 ; gain = 308.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1001.324 ; gain = 413.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1014.031 ; gain = 709.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.runs/design_2_delay_module_0_0_synth_1/design_2_delay_module_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/8_20_PL_PS/8_20_PL_PS.runs/design_2_delay_module_0_0_synth_1/design_2_delay_module_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_delay_module_0_0_utilization_synth.rpt -pb design_2_delay_module_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 19:03:20 2024...
