# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/lab1_xx.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:39:36 on Sep 10,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/lab1_xx.sv 
# -- Compiling module lab1_ja
# 
# Top level modules:
# 	lab1_ja
# End time: 01:39:37 on Sep 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/led_control.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:39:37 on Sep 10,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/led_control.sv 
# -- Compiling module led_control
# 
# Top level modules:
# 	led_control
# End time: 01:39:37 on Sep 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/seven_seg.sv
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 01:39:37 on Sep 10,2024
# vlog -reportprogress 300 -work work C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 01:39:37 on Sep 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lab1_ja
# vsim work.lab1_ja 
# Start time: 01:39:46 on Sep 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: C:/Users/josep/Desktop/MicroPs/labs/lab1/lab1/source/impl_1/lab1_xx.sv(11): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'lab1_ja'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 01:39:49 on Sep 10,2024, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
