#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1072a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1072bd0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x107d860 .functor NOT 1, L_0x10a7f40, C4<0>, C4<0>, C4<0>;
L_0x10a7ca0 .functor XOR 1, L_0x10a7b40, L_0x10a7c00, C4<0>, C4<0>;
L_0x10a7e30 .functor XOR 1, L_0x10a7ca0, L_0x10a7d60, C4<0>, C4<0>;
v0x10a40f0_0 .net *"_ivl_10", 0 0, L_0x10a7d60;  1 drivers
v0x10a41f0_0 .net *"_ivl_12", 0 0, L_0x10a7e30;  1 drivers
v0x10a42d0_0 .net *"_ivl_2", 0 0, L_0x10a5f80;  1 drivers
v0x10a4390_0 .net *"_ivl_4", 0 0, L_0x10a7b40;  1 drivers
v0x10a4470_0 .net *"_ivl_6", 0 0, L_0x10a7c00;  1 drivers
v0x10a45a0_0 .net *"_ivl_8", 0 0, L_0x10a7ca0;  1 drivers
v0x10a4680_0 .net "a", 0 0, v0x10a1090_0;  1 drivers
v0x10a4720_0 .net "b", 0 0, v0x10a1130_0;  1 drivers
v0x10a47c0_0 .net "c", 0 0, v0x10a11d0_0;  1 drivers
v0x10a4860_0 .var "clk", 0 0;
v0x10a4900_0 .net "d", 0 0, v0x10a1310_0;  1 drivers
v0x10a49a0_0 .net "q_dut", 0 0, L_0x10a78b0;  1 drivers
v0x10a4a40_0 .net "q_ref", 0 0, L_0x107d8d0;  1 drivers
v0x10a4ae0_0 .var/2u "stats1", 159 0;
v0x10a4b80_0 .var/2u "strobe", 0 0;
v0x10a4c20_0 .net "tb_match", 0 0, L_0x10a7f40;  1 drivers
v0x10a4ce0_0 .net "tb_mismatch", 0 0, L_0x107d860;  1 drivers
v0x10a4da0_0 .net "wavedrom_enable", 0 0, v0x10a1400_0;  1 drivers
v0x10a4e40_0 .net "wavedrom_title", 511 0, v0x10a14a0_0;  1 drivers
L_0x10a5f80 .concat [ 1 0 0 0], L_0x107d8d0;
L_0x10a7b40 .concat [ 1 0 0 0], L_0x107d8d0;
L_0x10a7c00 .concat [ 1 0 0 0], L_0x10a78b0;
L_0x10a7d60 .concat [ 1 0 0 0], L_0x107d8d0;
L_0x10a7f40 .cmp/eeq 1, L_0x10a5f80, L_0x10a7e30;
S_0x1072d60 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1072bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x105eea0 .functor OR 1, v0x10a1090_0, v0x10a1130_0, C4<0>, C4<0>;
L_0x10734c0 .functor OR 1, v0x10a11d0_0, v0x10a1310_0, C4<0>, C4<0>;
L_0x107d8d0 .functor AND 1, L_0x105eea0, L_0x10734c0, C4<1>, C4<1>;
v0x107dad0_0 .net *"_ivl_0", 0 0, L_0x105eea0;  1 drivers
v0x107db70_0 .net *"_ivl_2", 0 0, L_0x10734c0;  1 drivers
v0x105eff0_0 .net "a", 0 0, v0x10a1090_0;  alias, 1 drivers
v0x105f090_0 .net "b", 0 0, v0x10a1130_0;  alias, 1 drivers
v0x10a0510_0 .net "c", 0 0, v0x10a11d0_0;  alias, 1 drivers
v0x10a0620_0 .net "d", 0 0, v0x10a1310_0;  alias, 1 drivers
v0x10a06e0_0 .net "q", 0 0, L_0x107d8d0;  alias, 1 drivers
S_0x10a0840 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1072bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x10a1090_0 .var "a", 0 0;
v0x10a1130_0 .var "b", 0 0;
v0x10a11d0_0 .var "c", 0 0;
v0x10a1270_0 .net "clk", 0 0, v0x10a4860_0;  1 drivers
v0x10a1310_0 .var "d", 0 0;
v0x10a1400_0 .var "wavedrom_enable", 0 0;
v0x10a14a0_0 .var "wavedrom_title", 511 0;
E_0x106d9e0/0 .event negedge, v0x10a1270_0;
E_0x106d9e0/1 .event posedge, v0x10a1270_0;
E_0x106d9e0 .event/or E_0x106d9e0/0, E_0x106d9e0/1;
E_0x106dc30 .event posedge, v0x10a1270_0;
E_0x10579f0 .event negedge, v0x10a1270_0;
S_0x10a0b90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x10a0840;
 .timescale -12 -12;
v0x10a0d90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10a0e90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x10a0840;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10a1600 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1072bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x10a5170 .functor NOT 1, v0x10a1090_0, C4<0>, C4<0>, C4<0>;
L_0x10a5200 .functor NOT 1, v0x10a1130_0, C4<0>, C4<0>, C4<0>;
L_0x10a5290 .functor AND 1, L_0x10a5170, L_0x10a5200, C4<1>, C4<1>;
L_0x10a5300 .functor NOT 1, v0x10a11d0_0, C4<0>, C4<0>, C4<0>;
L_0x10a53a0 .functor AND 1, L_0x10a5290, L_0x10a5300, C4<1>, C4<1>;
L_0x10a54b0 .functor AND 1, L_0x10a53a0, v0x10a1310_0, C4<1>, C4<1>;
L_0x10a55b0 .functor NOT 1, v0x10a1090_0, C4<0>, C4<0>, C4<0>;
L_0x10a5620 .functor NOT 1, v0x10a1130_0, C4<0>, C4<0>, C4<0>;
L_0x10a56e0 .functor AND 1, L_0x10a55b0, L_0x10a5620, C4<1>, C4<1>;
L_0x10a57f0 .functor AND 1, L_0x10a56e0, v0x10a11d0_0, C4<1>, C4<1>;
L_0x10a5910 .functor NOT 1, v0x10a1310_0, C4<0>, C4<0>, C4<0>;
L_0x10a5980 .functor AND 1, L_0x10a57f0, L_0x10a5910, C4<1>, C4<1>;
L_0x10a5ab0 .functor OR 1, L_0x10a54b0, L_0x10a5980, C4<0>, C4<0>;
L_0x10a5bc0 .functor NOT 1, v0x10a1090_0, C4<0>, C4<0>, C4<0>;
L_0x10a5a40 .functor AND 1, L_0x10a5bc0, v0x10a1130_0, C4<1>, C4<1>;
L_0x10a5d00 .functor NOT 1, v0x10a11d0_0, C4<0>, C4<0>, C4<0>;
L_0x10a5e00 .functor AND 1, L_0x10a5a40, L_0x10a5d00, C4<1>, C4<1>;
L_0x10a5f10 .functor NOT 1, v0x10a1310_0, C4<0>, C4<0>, C4<0>;
L_0x10a6020 .functor AND 1, L_0x10a5e00, L_0x10a5f10, C4<1>, C4<1>;
L_0x10a6130 .functor OR 1, L_0x10a5ab0, L_0x10a6020, C4<0>, C4<0>;
L_0x10a62f0 .functor NOT 1, v0x10a11d0_0, C4<0>, C4<0>, C4<0>;
L_0x10a6470 .functor AND 1, v0x10a1130_0, L_0x10a62f0, C4<1>, C4<1>;
L_0x10a6700 .functor AND 1, L_0x10a6470, v0x10a1310_0, C4<1>, C4<1>;
L_0x10a68d0 .functor OR 1, L_0x10a6130, L_0x10a6700, C4<0>, C4<0>;
L_0x10a6ab0 .functor AND 1, v0x10a1130_0, v0x10a11d0_0, C4<1>, C4<1>;
L_0x10a6b20 .functor NOT 1, v0x10a1310_0, C4<0>, C4<0>, C4<0>;
L_0x10a6c70 .functor AND 1, L_0x10a6ab0, L_0x10a6b20, C4<1>, C4<1>;
L_0x10a6d80 .functor OR 1, L_0x10a68d0, L_0x10a6c70, C4<0>, C4<0>;
L_0x10a6f80 .functor AND 1, v0x10a1130_0, v0x10a11d0_0, C4<1>, C4<1>;
L_0x10a6ff0 .functor AND 1, L_0x10a6f80, v0x10a1310_0, C4<1>, C4<1>;
L_0x10a71b0 .functor OR 1, L_0x10a6d80, L_0x10a6ff0, C4<0>, C4<0>;
L_0x10a72c0 .functor NOT 1, v0x10a1130_0, C4<0>, C4<0>, C4<0>;
L_0x10a7440 .functor AND 1, v0x10a1090_0, L_0x10a72c0, C4<1>, C4<1>;
L_0x10a7610 .functor AND 1, L_0x10a7440, v0x10a11d0_0, C4<1>, C4<1>;
L_0x10a77f0 .functor AND 1, L_0x10a7610, v0x10a1310_0, C4<1>, C4<1>;
L_0x10a78b0 .functor OR 1, L_0x10a71b0, L_0x10a77f0, C4<0>, C4<0>;
v0x10a18f0_0 .net *"_ivl_0", 0 0, L_0x10a5170;  1 drivers
v0x10a19d0_0 .net *"_ivl_10", 0 0, L_0x10a54b0;  1 drivers
v0x10a1ab0_0 .net *"_ivl_12", 0 0, L_0x10a55b0;  1 drivers
v0x10a1ba0_0 .net *"_ivl_14", 0 0, L_0x10a5620;  1 drivers
v0x10a1c80_0 .net *"_ivl_16", 0 0, L_0x10a56e0;  1 drivers
v0x10a1db0_0 .net *"_ivl_18", 0 0, L_0x10a57f0;  1 drivers
v0x10a1e90_0 .net *"_ivl_2", 0 0, L_0x10a5200;  1 drivers
v0x10a1f70_0 .net *"_ivl_20", 0 0, L_0x10a5910;  1 drivers
v0x10a2050_0 .net *"_ivl_22", 0 0, L_0x10a5980;  1 drivers
v0x10a2130_0 .net *"_ivl_24", 0 0, L_0x10a5ab0;  1 drivers
v0x10a2210_0 .net *"_ivl_26", 0 0, L_0x10a5bc0;  1 drivers
v0x10a22f0_0 .net *"_ivl_28", 0 0, L_0x10a5a40;  1 drivers
v0x10a23d0_0 .net *"_ivl_30", 0 0, L_0x10a5d00;  1 drivers
v0x10a24b0_0 .net *"_ivl_32", 0 0, L_0x10a5e00;  1 drivers
v0x10a2590_0 .net *"_ivl_34", 0 0, L_0x10a5f10;  1 drivers
v0x10a2670_0 .net *"_ivl_36", 0 0, L_0x10a6020;  1 drivers
v0x10a2750_0 .net *"_ivl_38", 0 0, L_0x10a6130;  1 drivers
v0x10a2830_0 .net *"_ivl_4", 0 0, L_0x10a5290;  1 drivers
v0x10a2910_0 .net *"_ivl_40", 0 0, L_0x10a62f0;  1 drivers
v0x10a29f0_0 .net *"_ivl_42", 0 0, L_0x10a6470;  1 drivers
v0x10a2ad0_0 .net *"_ivl_44", 0 0, L_0x10a6700;  1 drivers
v0x10a2bb0_0 .net *"_ivl_46", 0 0, L_0x10a68d0;  1 drivers
v0x10a2c90_0 .net *"_ivl_48", 0 0, L_0x10a6ab0;  1 drivers
v0x10a2d70_0 .net *"_ivl_50", 0 0, L_0x10a6b20;  1 drivers
v0x10a2e50_0 .net *"_ivl_52", 0 0, L_0x10a6c70;  1 drivers
v0x10a2f30_0 .net *"_ivl_54", 0 0, L_0x10a6d80;  1 drivers
v0x10a3010_0 .net *"_ivl_56", 0 0, L_0x10a6f80;  1 drivers
v0x10a30f0_0 .net *"_ivl_58", 0 0, L_0x10a6ff0;  1 drivers
v0x10a31d0_0 .net *"_ivl_6", 0 0, L_0x10a5300;  1 drivers
v0x10a32b0_0 .net *"_ivl_60", 0 0, L_0x10a71b0;  1 drivers
v0x10a3390_0 .net *"_ivl_62", 0 0, L_0x10a72c0;  1 drivers
v0x10a3470_0 .net *"_ivl_64", 0 0, L_0x10a7440;  1 drivers
v0x10a3550_0 .net *"_ivl_66", 0 0, L_0x10a7610;  1 drivers
v0x10a3840_0 .net *"_ivl_68", 0 0, L_0x10a77f0;  1 drivers
v0x10a3920_0 .net *"_ivl_8", 0 0, L_0x10a53a0;  1 drivers
v0x10a3a00_0 .net "a", 0 0, v0x10a1090_0;  alias, 1 drivers
v0x10a3aa0_0 .net "b", 0 0, v0x10a1130_0;  alias, 1 drivers
v0x10a3b90_0 .net "c", 0 0, v0x10a11d0_0;  alias, 1 drivers
v0x10a3c80_0 .net "d", 0 0, v0x10a1310_0;  alias, 1 drivers
v0x10a3d70_0 .net "q", 0 0, L_0x10a78b0;  alias, 1 drivers
S_0x10a3ed0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1072bd0;
 .timescale -12 -12;
E_0x106d780 .event anyedge, v0x10a4b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10a4b80_0;
    %nor/r;
    %assign/vec4 v0x10a4b80_0, 0;
    %wait E_0x106d780;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10a0840;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10a1310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a11d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a1130_0, 0;
    %assign/vec4 v0x10a1090_0, 0;
    %wait E_0x10579f0;
    %wait E_0x106dc30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10a1310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a11d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a1130_0, 0;
    %assign/vec4 v0x10a1090_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x106d9e0;
    %load/vec4 v0x10a1090_0;
    %load/vec4 v0x10a1130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x10a11d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x10a1310_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10a1310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a11d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a1130_0, 0;
    %assign/vec4 v0x10a1090_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x10a0e90;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x106d9e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x10a1310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a11d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10a1130_0, 0;
    %assign/vec4 v0x10a1090_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1072bd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10a4860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10a4b80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1072bd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x10a4860_0;
    %inv;
    %store/vec4 v0x10a4860_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1072bd0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10a1270_0, v0x10a4ce0_0, v0x10a4680_0, v0x10a4720_0, v0x10a47c0_0, v0x10a4900_0, v0x10a4a40_0, v0x10a49a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1072bd0;
T_7 ;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1072bd0;
T_8 ;
    %wait E_0x106d9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10a4ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a4ae0_0, 4, 32;
    %load/vec4 v0x10a4c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a4ae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10a4ae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a4ae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x10a4a40_0;
    %load/vec4 v0x10a4a40_0;
    %load/vec4 v0x10a49a0_0;
    %xor;
    %load/vec4 v0x10a4a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a4ae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x10a4ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10a4ae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter4/response4/top_module.sv";
