```
module async_reset_dff (
    input wire clk,
    input wire rst,
    input wire [7:0] d,
    output reg [7:0] q
);
    
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            q <= 8'b0; // Reset all DFFs to 0
        end else begin
            q <= d; // Transfer input to output on rising edge of clk
        end
    end

endmodule
```