# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../TP3.srcs/sources_1/ip/clk_wiz_0" \
"Testbench_time_synth.v" \
"../../../../../TP3.srcs/sources_1/new/Rx.v" \
"../../../../../TP3.srcs/sources_1/new/baud_rate_gen_2.v" \
"../../../../../TP3.srcs/sources_1/new/Testbench.v" \

# Do not sort compile order
nosort
