{"vcs1":{"timestamp_begin":1732314290.735011414, "rt":3.20, "ut":2.50, "st":0.56}}
{"vcselab":{"timestamp_begin":1732314294.113439457, "rt":1.34, "ut":0.77, "st":0.50}}
{"link":{"timestamp_begin":1732314295.601752211, "rt":1.09, "ut":0.20, "st":0.86}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732314289.710310116}
{"VCS_COMP_START_TIME": 1732314289.710310116}
{"VCS_COMP_END_TIME": 1732314298.371037384}
{"VCS_USER_OPTIONS": "-sverilog -R -top top_tb -debug_access+all TAP.v top_tb.v boundary_cell.v instruction_decode.v instruction_register.v library.v s9234_scan.v Top.v"}
{"vcs1": {"peak_mem": 3179297}}
{"stitch_vcselab": {"peak_mem": 3179477}}
