# system info sim_system_tb on 2025.01.08.12:21:08
system_info:
name,value
DEVICE,5SGSMD5K1F40C1
DEVICE_FAMILY,Stratix V
GENERATION_ID,1736360465
#
#
# Files generated for sim_system_tb on 2025.01.08.12:21:08
files:
filepath,kind,attributes,module,is_top
sim_system/testbench/sim_system_tb/simulation/sim_system_tb.v,VERILOG,,sim_system_tb,true
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system.v,VERILOG,,sim_system,false
sim_system/testbench/sim_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sim_system/testbench/sim_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_DRAM.hex,HEX,,sim_system_DRAM,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_DRAM.v,VERILOG,,sim_system_DRAM,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_ROM.v,VERILOG,,sim_system_ROM,false
sim_system/testbench/sim_system_tb/simulation/submodules/CoreWrapper.sv,SYSTEM_VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/LSIC.sv,SYSTEM_VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/BRAM1.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/BRAM1BE.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/FIFO1.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/FIFO2.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/RegFile.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/RevertReg.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/SizedFIFO.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/SyncFIFO.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/mkCache32.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/mkICache.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/mkVROOM.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/SimDebugSlave.v,VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/UART_rx.sv,SYSTEM_VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/UART_tx.sv,SYSTEM_VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/queue.sv,SYSTEM_VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/spart.sv,SYSTEM_VERILOG,,CoreWrapper,false
sim_system/testbench/sim_system_tb/simulation/submodules/interrupt_connections.v,VERILOG,,interrupt_connections,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0.v,VERILOG,,sim_system_mm_interconnect_0,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_router,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_router_001,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_cmd_demux,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_cmd_mux,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_cmd_mux,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_rsp_demux,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_rsp_mux,false
sim_system/testbench/sim_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_rsp_mux,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sim_system_mm_interconnect_0_avalon_st_adapter,false
sim_system/testbench/sim_system_tb/simulation/submodules/sim_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sim_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sim_system_tb.sim_system_inst,sim_system
sim_system_tb.sim_system_inst.DRAM,sim_system_DRAM
sim_system_tb.sim_system_inst.ROM,sim_system_ROM
sim_system_tb.sim_system_inst.VROOM_0,CoreWrapper
sim_system_tb.sim_system_inst.interrupt_connections_0,interrupt_connections
sim_system_tb.sim_system_inst.mm_interconnect_0,sim_system_mm_interconnect_0
sim_system_tb.sim_system_inst.mm_interconnect_0.VROOM_0_avalon_master_translator,altera_merlin_master_translator
sim_system_tb.sim_system_inst.mm_interconnect_0.DRAM_s1_translator,altera_merlin_slave_translator
sim_system_tb.sim_system_inst.mm_interconnect_0.ROM_s1_translator,altera_merlin_slave_translator
sim_system_tb.sim_system_inst.mm_interconnect_0.VROOM_0_avalon_master_agent,altera_merlin_master_agent
sim_system_tb.sim_system_inst.mm_interconnect_0.DRAM_s1_agent,altera_merlin_slave_agent
sim_system_tb.sim_system_inst.mm_interconnect_0.ROM_s1_agent,altera_merlin_slave_agent
sim_system_tb.sim_system_inst.mm_interconnect_0.DRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sim_system_tb.sim_system_inst.mm_interconnect_0.ROM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sim_system_tb.sim_system_inst.mm_interconnect_0.router,sim_system_mm_interconnect_0_router
sim_system_tb.sim_system_inst.mm_interconnect_0.router_001,sim_system_mm_interconnect_0_router_001
sim_system_tb.sim_system_inst.mm_interconnect_0.router_002,sim_system_mm_interconnect_0_router_001
sim_system_tb.sim_system_inst.mm_interconnect_0.VROOM_0_avalon_master_limiter,altera_merlin_traffic_limiter
sim_system_tb.sim_system_inst.mm_interconnect_0.DRAM_s1_burst_adapter,altera_merlin_burst_adapter
sim_system_tb.sim_system_inst.mm_interconnect_0.ROM_s1_burst_adapter,altera_merlin_burst_adapter
sim_system_tb.sim_system_inst.mm_interconnect_0.cmd_demux,sim_system_mm_interconnect_0_cmd_demux
sim_system_tb.sim_system_inst.mm_interconnect_0.cmd_mux,sim_system_mm_interconnect_0_cmd_mux
sim_system_tb.sim_system_inst.mm_interconnect_0.cmd_mux_001,sim_system_mm_interconnect_0_cmd_mux
sim_system_tb.sim_system_inst.mm_interconnect_0.rsp_demux,sim_system_mm_interconnect_0_rsp_demux
sim_system_tb.sim_system_inst.mm_interconnect_0.rsp_demux_001,sim_system_mm_interconnect_0_rsp_demux
sim_system_tb.sim_system_inst.mm_interconnect_0.rsp_mux,sim_system_mm_interconnect_0_rsp_mux
sim_system_tb.sim_system_inst.mm_interconnect_0.avalon_st_adapter,sim_system_mm_interconnect_0_avalon_st_adapter
sim_system_tb.sim_system_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sim_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sim_system_tb.sim_system_inst.mm_interconnect_0.avalon_st_adapter_001,sim_system_mm_interconnect_0_avalon_st_adapter
sim_system_tb.sim_system_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,sim_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sim_system_tb.sim_system_inst.rst_controller,altera_reset_controller
sim_system_tb.sim_system_inst_clk_bfm,altera_avalon_clock_source
sim_system_tb.sim_system_inst_reset_bfm,altera_avalon_reset_source
