// Seed: 3377991902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge $display) id_3 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    input tri1 id_7
);
  tri0 id_9 = 1;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
