# compile vhdl design source files
vhdl xil_defaultlib  "../../../Dig2_Pong_Joostens_Tomek.srcs/sources_1/new/count10.vhd"
vhdl xil_defaultlib  "../../../Dig2_Pong_Joostens_Tomek.srcs/sim_1/new/count10_TB.vhd"

# Do not sort compile order
nosort
