# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# 19 compiles, 0 failed with no errors.
vsim work.frontend_tb
# vsim work.frontend_tb 
# Start time: 12:39:42 on Nov 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/dispatch_unit/dispatch_unit.sv(348): (vopt-2241) Connection width does not match width of port 'SEL'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/common/mux_param.sv(21).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.mux_param(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'SEL'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/common/mux_param.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /frontend_tb/UUT/DPCH_UNIT/QUEUE_OP2_MUX File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/dispatch_unit/dispatch_unit.sv Line: 348
quit -sim
# End time: 12:40:07 on Nov 29,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 4
vsim work.frontend_tb -voptargs=+acc
# vsim work.frontend_tb -voptargs="+acc" 
# Start time: 12:40:41 on Nov 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "dispatch_staller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'SEL'. The port definition is at: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/common/mux_param.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /frontend_tb/UUT/DPCH_UNIT/QUEUE_OP2_MUX File: C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/src/dispatch_unit/dispatch_unit.sv Line: 348
add wave -position insertpoint  \
sim:/frontend_tb/clk \
sim:/frontend_tb/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: frfdm  Hostname: FAFILAPTOP  ProcessID: 1716
#           Attempting to use alternate WLF file "./wlftwzzvws".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwzzvws
add wave -position insertpoint sim:/frontend_tb/cdb/*
add wave -position insertpoint  \
sim:/frontend_tb/queue_op1_data \
sim:/frontend_tb/queue_op1_tag \
sim:/frontend_tb/queue_op1_data_valid \
sim:/frontend_tb/queue_op2_data \
sim:/frontend_tb/queue_op2_tag \
sim:/frontend_tb/queue_op2_data_valid \
sim:/frontend_tb/queue_rd_tag \
sim:/frontend_tb/queue_rd_tag_valid \
sim:/frontend_tb/queue_funct3 \
sim:/frontend_tb/queue_alu_en \
sim:/frontend_tb/queue_alu_ext \
sim:/frontend_tb/queue_agu_en \
sim:/frontend_tb/queue_agu_ls \
sim:/frontend_tb/queue_agu_imm \
sim:/frontend_tb/queue_mul_en \
sim:/frontend_tb/queue_div_en
add wave -position insertpoint  \
sim:/frontend_tb/UUT/DPCH_UNIT/REG_FILE/REG_OUT_ARRAY
add wave -position insertpoint  \
sim:/frontend_tb/UUT/IFQ/BUFF/BUFF_DAT
add wave -position insertpoint  \
sim:/frontend_tb/UUT/DPCH_UNIT/REG_ST_TBL/REGISTER_STATUS
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# 19 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
add wave -position insertpoint  \
sim:/frontend_tb/UUT/DPCH_UNIT/ctrl_reg_w
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# 19 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
add wave -position insertpoint  \
sim:/frontend_tb/UUT/DPCH_UNIT/ifq_pc
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
add wave -position insertpoint  \
sim:/frontend_tb/UUT/DPCH_UNIT/nstall
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
add wave -position insertpoint  \
sim:/frontend_tb/UUT/DPCH_UNIT/ifq_icode \
sim:/frontend_tb/UUT/DPCH_UNIT/ifq_empty \
sim:/frontend_tb/UUT/DPCH_UNIT/dpch_jmp_br_addr \
sim:/frontend_tb/UUT/DPCH_UNIT/dpch_rd \
sim:/frontend_tb/UUT/DPCH_UNIT/dpch_jmp
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# 19 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
add wave -position insertpoint  \
sim:/frontend_tb/i
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# 19 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
run
# Compile of adder_param.sv was successful.
# Compile of cdb_interface.sv was successful.
# Compile of mux_param.sv was successful.
# Compile of one_hot_param.sv was successful.
# Compile of reg_param.sv was successful.
# Compile of reg_param_sync_async.sv was successful.
# Compile of dispatch_ctrl.sv was successful.
# Compile of dispatch_staller.sv was successful.
# Compile of dispatch_unit.sv was successful.
# Compile of fifo_param.sv was successful.
# Compile of imm_gen.sv was successful.
# Compile of reg_stat_table.sv was successful.
# Compile of register_file.sv was successful.
# Compile of tag_fifo.sv was successful.
# Compile of circular_buff.sv was successful.
# Compile of ifq.sv was successful.
# Compile of front_end.sv was successful.
# Compile of frontend_tb.sv was successful.
# Compile of rom.sv was successful.
# 19 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.frontend_tb(fast)
# Loading work.cdb_if(fast__1)
# Loading work.rom(fast)
# Loading work.tomasulo_front_end_cluster(fast)
# Loading work.ifq(fast)
# Loading work.reg_param(fast)
# Loading work.adder_param(fast)
# Loading work.mux_param(fast)
# Loading work.circular_buff(fast)
# Loading work.mux_param(fast__1)
# Loading work.dispatch_unit(fast)
# Loading work.imm_gen(fast)
# Loading work.register_file(fast)
# Loading work.one_hot_param(fast)
# Loading work.reg_param(fast__1)
# Loading work.mux_param(fast__2)
# Loading work.tag_fifo(fast)
# Loading work.reg_stat_table(fast)
# Loading work.dispatch_staller(fast)
# Loading work.dispatch_ctrl(fast)
# Loading work.fifo_param(fast)
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/frfdm/Documents/MDI/Repositories/cpu_tomasulo/sim/do/front_end_sim.do
