Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:37:04 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UaRx_timing_summary_routed.rpt -pb UaRx_timing_summary_routed.pb -rpx UaRx_timing_summary_routed.rpx -warn_on_violation
| Design       : UaRx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.982        0.000                      0                   66        0.182        0.000                      0                   66        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.982        0.000                      0                   66        0.182        0.000                      0                   66        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 instUaRxBRG/auxCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instUaRxBRG/auxCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.771ns (47.845%)  route 1.931ns (52.155%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.225    instUaRxBRG/CLK
    SLICE_X35Y108        FDRE                                         r  instUaRxBRG/auxCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.419     5.644 f  instUaRxBRG/auxCount_reg[9]/Q
                         net (fo=3, routed)           0.832     6.476    instUaRxBRG/auxCount[9]
    SLICE_X34Y108        LUT1 (Prop_lut1_I0_O)        0.296     6.772 r  instUaRxBRG/auxCount0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.772    instUaRxBRG/auxCount0_carry__1_i_4_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.285 r  instUaRxBRG/auxCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.285    instUaRxBRG/auxCount0_carry__1_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.504 r  instUaRxBRG/auxCount0_carry__2/O[0]
                         net (fo=1, routed)           0.575     8.079    instUaRxBRG/data0[13]
    SLICE_X35Y108        LUT2 (Prop_lut2_I0_O)        0.324     8.403 r  instUaRxBRG/auxCount[13]_i_2/O
                         net (fo=1, routed)           0.524     8.927    instUaRxBRG/auxCount_0[13]
    SLICE_X34Y108        FDRE                                         r  instUaRxBRG/auxCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.924    instUaRxBRG/CLK
    SLICE_X34Y108        FDRE                                         r  instUaRxBRG/auxCount_reg[13]/C
                         clock pessimism              0.279    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X34Y108        FDRE (Setup_fdre_C_D)       -0.259    14.909    instUaRxBRG/auxCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 instUaRxBRG/auxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synlatch_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.828ns (23.397%)  route 2.711ns (76.603%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  instUaRxBRG/auxCount_reg[0]/Q
                         net (fo=3, routed)           1.150     6.832    instUaRxBRG/auxCount[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.956 r  instUaRxBRG/poUaRxC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     7.108    instUaRxBRG/poUaRxC_OBUF_inst_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  instUaRxBRG/poUaRxC_OBUF_inst_i_2/O
                         net (fo=26, routed)          0.819     8.051    instUaRxBRG/poUaRxC_OBUF_inst_i_2_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I3_O)        0.124     8.175 r  instUaRxBRG/synlatch[7]_i_1/O
                         net (fo=1, routed)           0.591     8.765    p_0_in[7]
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.923    piUaRxClk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X39Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.942    synlatch_reg[7]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 instUaRxBRG/auxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synlatch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.324%)  route 2.576ns (75.676%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  instUaRxBRG/auxCount_reg[0]/Q
                         net (fo=3, routed)           1.150     6.832    instUaRxBRG/auxCount[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.956 r  instUaRxBRG/poUaRxC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     7.108    instUaRxBRG/poUaRxC_OBUF_inst_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  instUaRxBRG/poUaRxC_OBUF_inst_i_2/O
                         net (fo=26, routed)          0.661     7.893    instUaRxBRG/poUaRxC_OBUF_inst_i_2_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.017 r  instUaRxBRG/synlatch[0]_i_1/O
                         net (fo=1, routed)           0.613     8.630    p_0_in[0]
    SLICE_X39Y107        FDRE                                         r  synlatch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.923    piUaRxClk_IBUF_BUFG
    SLICE_X39Y107        FDRE                                         r  synlatch_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X39Y107        FDRE (Setup_fdre_C_CE)      -0.205    14.942    synlatch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 instUaRxBRG/auxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synlatch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.828ns (25.229%)  route 2.454ns (74.771%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  instUaRxBRG/auxCount_reg[0]/Q
                         net (fo=3, routed)           1.150     6.832    instUaRxBRG/auxCount[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.956 r  instUaRxBRG/poUaRxC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     7.108    instUaRxBRG/poUaRxC_OBUF_inst_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  instUaRxBRG/poUaRxC_OBUF_inst_i_2/O
                         net (fo=26, routed)          0.557     7.788    instUaRxBRG/poUaRxC_OBUF_inst_i_2_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I3_O)        0.124     7.912 r  instUaRxBRG/synlatch[3]_i_1/O
                         net (fo=1, routed)           0.596     8.508    p_0_in[3]
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.923    piUaRxClk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X38Y108        FDRE (Setup_fdre_C_CE)      -0.169    14.978    synlatch_reg[3]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 instUaRxBRG/auxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synlatch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.530%)  route 2.415ns (74.470%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  instUaRxBRG/auxCount_reg[0]/Q
                         net (fo=3, routed)           1.150     6.832    instUaRxBRG/auxCount[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.956 r  instUaRxBRG/poUaRxC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     7.108    instUaRxBRG/poUaRxC_OBUF_inst_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  instUaRxBRG/poUaRxC_OBUF_inst_i_2/O
                         net (fo=26, routed)          0.651     7.883    instUaRxBRG/poUaRxC_OBUF_inst_i_2_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124     8.007 r  instUaRxBRG/synlatch[2]_i_1/O
                         net (fo=1, routed)           0.463     8.469    p_0_in[2]
    SLICE_X40Y108        FDRE                                         r  synlatch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.923    piUaRxClk_IBUF_BUFG
    SLICE_X40Y108        FDRE                                         r  synlatch_reg[2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X40Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.942    synlatch_reg[2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.022ns (31.037%)  route 2.271ns (68.963%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.478     5.702 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.859     6.562    instUaRxBRG/Q[5]
    SLICE_X38Y108        LUT5 (Prop_lut5_I4_O)        0.296     6.858 r  instUaRxBRG/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.403     7.261    instUaRxBRG/FSM_onehot_state[10]_i_3_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I4_O)        0.124     7.385 f  instUaRxBRG/FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.526     7.911    instUaRxBRG/FSM_onehot_state[10]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.035 r  instUaRxBRG/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.483     8.517    instUaRxBRG_n_10
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y109        FDSE (Setup_fdse_C_CE)      -0.169    14.994    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.022ns (31.037%)  route 2.271ns (68.963%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.478     5.702 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.859     6.562    instUaRxBRG/Q[5]
    SLICE_X38Y108        LUT5 (Prop_lut5_I4_O)        0.296     6.858 r  instUaRxBRG/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.403     7.261    instUaRxBRG/FSM_onehot_state[10]_i_3_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I4_O)        0.124     7.385 f  instUaRxBRG/FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.526     7.911    instUaRxBRG/FSM_onehot_state[10]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.035 r  instUaRxBRG/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.483     8.517    instUaRxBRG_n_10
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y109        FDRE (Setup_fdre_C_CE)      -0.169    14.994    FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.022ns (31.037%)  route 2.271ns (68.963%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.478     5.702 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.859     6.562    instUaRxBRG/Q[5]
    SLICE_X38Y108        LUT5 (Prop_lut5_I4_O)        0.296     6.858 r  instUaRxBRG/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.403     7.261    instUaRxBRG/FSM_onehot_state[10]_i_3_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I4_O)        0.124     7.385 f  instUaRxBRG/FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.526     7.911    instUaRxBRG/FSM_onehot_state[10]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.035 r  instUaRxBRG/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.483     8.517    instUaRxBRG_n_10
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y109        FDRE (Setup_fdre_C_CE)      -0.169    14.994    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.022ns (31.037%)  route 2.271ns (68.963%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.478     5.702 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.859     6.562    instUaRxBRG/Q[5]
    SLICE_X38Y108        LUT5 (Prop_lut5_I4_O)        0.296     6.858 r  instUaRxBRG/FSM_onehot_state[10]_i_3/O
                         net (fo=1, routed)           0.403     7.261    instUaRxBRG/FSM_onehot_state[10]_i_3_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I4_O)        0.124     7.385 f  instUaRxBRG/FSM_onehot_state[10]_i_2/O
                         net (fo=1, routed)           0.526     7.911    instUaRxBRG/FSM_onehot_state[10]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.035 r  instUaRxBRG/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.483     8.517    instUaRxBRG_n_10
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.500    14.922    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y109        FDRE (Setup_fdre_C_CE)      -0.169    14.994    FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 instUaRxBRG/auxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synlatch_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.828ns (25.835%)  route 2.377ns (74.165%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  instUaRxBRG/auxCount_reg[0]/Q
                         net (fo=3, routed)           1.150     6.832    instUaRxBRG/auxCount[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.956 r  instUaRxBRG/poUaRxC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     7.108    instUaRxBRG/poUaRxC_OBUF_inst_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  instUaRxBRG/poUaRxC_OBUF_inst_i_2/O
                         net (fo=26, routed)          0.535     7.767    instUaRxBRG/poUaRxC_OBUF_inst_i_2_n_0
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124     7.891 r  instUaRxBRG/synlatch[6]_i_1/O
                         net (fo=1, routed)           0.540     8.431    p_0_in[6]
    SLICE_X39Y106        FDRE                                         r  synlatch_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000    10.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.924    piUaRxClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  synlatch_reg[6]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X39Y106        FDRE (Setup_fdre_C_CE)      -0.205    14.943    synlatch_reg[6]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.078     1.723    FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.060     1.540    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDSE (Prop_fdse_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[0]/Q
                         net (fo=15, routed)          0.122     1.767    FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.063     1.543    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.124     1.769    FSM_onehot_state_reg_n_0_[9]
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.052     1.532    FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.364%)  route 0.175ns (45.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.175     1.820    instUaRxBRG/Q[7]
    SLICE_X38Y107        LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  instUaRxBRG/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.865    instUaRxBRG_n_8
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.121     1.601    FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.148     1.628 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.129     1.757    FSM_onehot_state_reg_n_0_[5]
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.010     1.490    FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.581%)  route 0.221ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.221     1.866    FSM_onehot_state_reg_n_0_[8]
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.063     1.559    FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.245     1.890    instUaRxBRG/Q[7]
    SLICE_X38Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.935 r  instUaRxBRG/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.935    instUaRxBRG_n_9
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.121     1.601    FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.414%)  route 0.209ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.148     1.628 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.209     1.838    FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.000     1.480    FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synlatch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.290%)  route 0.285ns (57.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDSE (Prop_fdse_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[0]/Q
                         net (fo=15, routed)          0.285     1.930    FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y108        LUT3 (Prop_lut3_I1_O)        0.045     1.975 r  synlatch[6]_i_2/O
                         net (fo=7, routed)           0.000     1.975    synlatch[6]_i_2_n_0
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.120     1.616    synlatch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.589%)  route 0.226ns (60.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDRE (Prop_fdre_C_Q)         0.148     1.628 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.226     1.854    FSM_onehot_state_reg_n_0_[4]
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.010     1.490    FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { piUaRxClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  piUaRxClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y109   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y109   FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y109   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y107   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y107   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y107   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y107   FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y107   FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y107   FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y109   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y107   FSM_onehot_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            poUaRxC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.117ns  (logic 5.215ns (39.758%)  route 7.902ns (60.242%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          3.968     5.494    instUaRxBRG/piUaRxRx_IBUF
    SLICE_X35Y108        LUT3 (Prop_lut3_I2_O)        0.124     5.618 r  instUaRxBRG/poUaRxC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.934     9.553    poUaRxC_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    13.117 r  poUaRxC_OBUF_inst/O
                         net (fo=0)                   0.000    13.117    poUaRxC
    U11                                                               r  poUaRxC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            poUaRxC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.723ns  (logic 1.604ns (33.961%)  route 3.119ns (66.039%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          1.693     1.987    instUaRxBRG/piUaRxRx_IBUF
    SLICE_X35Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.032 r  instUaRxBRG/poUaRxC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.426     3.458    poUaRxC_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.265     4.723 r  poUaRxC_OBUF_inst/O
                         net (fo=0)                   0.000     4.723    poUaRxC
    U11                                                               r  poUaRxC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instUaRxBRG/auxCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.393ns (42.637%)  route 5.910ns (57.363%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  instUaRxBRG/auxCount_reg[0]/Q
                         net (fo=3, routed)           1.150     6.832    instUaRxBRG/auxCount[0]
    SLICE_X35Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.956 r  instUaRxBRG/poUaRxC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.151     7.108    instUaRxBRG/poUaRxC_OBUF_inst_i_3_n_0
    SLICE_X35Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  instUaRxBRG/poUaRxC_OBUF_inst_i_2/O
                         net (fo=26, routed)          0.674     7.906    instUaRxBRG/poUaRxC_OBUF_inst_i_2_n_0
    SLICE_X35Y108        LUT3 (Prop_lut3_I0_O)        0.124     8.030 r  instUaRxBRG/poUaRxC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.934    11.964    poUaRxC_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565    15.529 r  poUaRxC_OBUF_inst/O
                         net (fo=0)                   0.000    15.529    poUaRxC
    U11                                                               r  poUaRxC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.030ns (49.792%)  route 4.064ns (50.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.226    piUaRxClk_IBUF_BUFG
    SLICE_X37Y106        FDRE                                         r  synlatch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  synlatch_reg[5]/Q
                         net (fo=1, routed)           4.064     9.746    poUaRxData_OBUF[5]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.321 r  poUaRxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.321    poUaRxData[5]
    T9                                                                r  poUaRxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.033ns (49.984%)  route 4.036ns (50.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.225    piUaRxClk_IBUF_BUFG
    SLICE_X37Y108        FDRE                                         r  synlatch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  synlatch_reg[4]/Q
                         net (fo=1, routed)           4.036     9.717    poUaRxData_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.294 r  poUaRxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.294    poUaRxData[4]
    T10                                                               r  poUaRxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 4.062ns (53.575%)  route 3.520ns (46.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518     5.742 r  synlatch_reg[3]/Q
                         net (fo=1, routed)           3.520     9.262    poUaRxData_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.544    12.806 r  poUaRxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.806    poUaRxData[3]
    E1                                                                r  poUaRxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 3.986ns (52.889%)  route 3.550ns (47.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  synlatch_reg[7]/Q
                         net (fo=1, routed)           3.550     9.231    poUaRxData_OBUF[7]
    H5                   OBUF (Prop_obuf_I_O)         3.530    12.760 r  poUaRxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.760    poUaRxData[7]
    H5                                                                r  poUaRxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.974ns (53.069%)  route 3.514ns (46.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X39Y107        FDRE                                         r  synlatch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  synlatch_reg[0]/Q
                         net (fo=1, routed)           3.514     9.194    poUaRxData_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.712 r  poUaRxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.712    poUaRxData[0]
    K2                                                                r  poUaRxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 3.967ns (53.871%)  route 3.397ns (46.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.225    piUaRxClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  synlatch_reg[6]/Q
                         net (fo=1, routed)           3.397     9.078    poUaRxData_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.511    12.588 r  poUaRxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.588    poUaRxData[6]
    J5                                                                r  poUaRxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 3.991ns (54.418%)  route 3.343ns (45.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.224    piUaRxClk_IBUF_BUFG
    SLICE_X40Y108        FDRE                                         r  synlatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  synlatch_reg[2]/Q
                         net (fo=1, routed)           3.343     9.023    poUaRxData_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.535    12.558 r  poUaRxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.558    poUaRxData[2]
    G4                                                                r  poUaRxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 3.971ns (54.166%)  route 3.361ns (45.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.225    piUaRxClk_IBUF_BUFG
    SLICE_X37Y107        FDRE                                         r  synlatch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.456     5.681 r  synlatch_reg[1]/Q
                         net (fo=1, routed)           3.361     9.042    poUaRxData_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         3.515    12.557 r  poUaRxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.557    poUaRxData[1]
    H4                                                                r  poUaRxData[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 synlatch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.357ns (53.845%)  route 1.164ns (46.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    piUaRxClk_IBUF_BUFG
    SLICE_X37Y107        FDRE                                         r  synlatch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  synlatch_reg[1]/Q
                         net (fo=1, routed)           1.164     2.787    poUaRxData_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         1.216     4.004 r  poUaRxData_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.004    poUaRxData[1]
    H4                                                                r  poUaRxData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.353ns (53.629%)  route 1.170ns (46.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    piUaRxClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  synlatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  synlatch_reg[6]/Q
                         net (fo=1, routed)           1.170     2.792    poUaRxData_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.004 r  poUaRxData_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.004    poUaRxData[6]
    J5                                                                r  poUaRxData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.377ns (54.424%)  route 1.153ns (45.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X40Y108        FDRE                                         r  synlatch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  synlatch_reg[2]/Q
                         net (fo=1, routed)           1.153     2.774    poUaRxData_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         1.236     4.010 r  poUaRxData_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.010    poUaRxData[2]
    G4                                                                r  poUaRxData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.360ns (52.605%)  route 1.225ns (47.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X39Y107        FDRE                                         r  synlatch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  synlatch_reg[0]/Q
                         net (fo=1, routed)           1.225     2.846    poUaRxData_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.065 r  poUaRxData_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.065    poUaRxData[0]
    K2                                                                r  poUaRxData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.372ns (52.959%)  route 1.218ns (47.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  synlatch_reg[7]/Q
                         net (fo=1, routed)           1.218     2.840    poUaRxData_OBUF[7]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.070 r  poUaRxData_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.070    poUaRxData[7]
    H5                                                                r  poUaRxData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.409ns (53.370%)  route 1.231ns (46.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  synlatch_reg[3]/Q
                         net (fo=1, routed)           1.231     2.875    poUaRxData_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.245     4.120 r  poUaRxData_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.120    poUaRxData[3]
    E1                                                                r  poUaRxData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.418ns (49.251%)  route 1.462ns (50.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    piUaRxClk_IBUF_BUFG
    SLICE_X37Y108        FDRE                                         r  synlatch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  synlatch_reg[4]/Q
                         net (fo=1, routed)           1.462     3.085    poUaRxData_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.362 r  poUaRxData_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.362    poUaRxData[4]
    T10                                                               r  poUaRxData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synlatch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxData[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.416ns (49.078%)  route 1.469ns (50.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    piUaRxClk_IBUF_BUFG
    SLICE_X37Y106        FDRE                                         r  synlatch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  synlatch_reg[5]/Q
                         net (fo=1, routed)           1.469     3.093    poUaRxData_OBUF[5]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.368 r  poUaRxData_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.368    poUaRxData[5]
    T9                                                                r  poUaRxData[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            poUaRxC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.474ns (45.266%)  route 1.783ns (54.734%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.480    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.356     2.001    instUaRxBRG/Q[10]
    SLICE_X35Y108        LUT3 (Prop_lut3_I1_O)        0.045     2.046 r  instUaRxBRG/poUaRxC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.426     3.472    poUaRxC_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.265     4.737 r  poUaRxC_OBUF_inst/O
                         net (fo=0)                   0.000     4.737    poUaRxC
    U11                                                               r  poUaRxC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            synlatch_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.020ns  (logic 1.633ns (23.268%)  route 5.386ns (76.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          5.055     6.565    instUaRxBRG/piUaRxRst_IBUF
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.689 r  instUaRxBRG/synlatch[5]_i_1/O
                         net (fo=1, routed)           0.331     7.020    p_0_in[5]
    SLICE_X37Y106        FDRE                                         r  synlatch_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    piUaRxClk_IBUF_BUFG
    SLICE_X37Y106        FDRE                                         r  synlatch_reg[5]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            synlatch_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.912ns  (logic 1.633ns (23.632%)  route 5.278ns (76.369%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          4.738     6.247    instUaRxBRG/piUaRxRst_IBUF
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.371 r  instUaRxBRG/synlatch[6]_i_1/O
                         net (fo=1, routed)           0.540     6.912    p_0_in[6]
    SLICE_X39Y106        FDRE                                         r  synlatch_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.924    piUaRxClk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  synlatch_reg[6]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            synlatch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.633ns (23.675%)  route 5.265ns (76.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          4.652     6.162    instUaRxBRG/piUaRxRst_IBUF
    SLICE_X39Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.286 r  instUaRxBRG/synlatch[0]_i_1/O
                         net (fo=1, routed)           0.613     6.899    p_0_in[0]
    SLICE_X39Y107        FDRE                                         r  synlatch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501     4.923    piUaRxClk_IBUF_BUFG
    SLICE_X39Y107        FDRE                                         r  synlatch_reg[0]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            synlatch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.650ns (24.487%)  route 5.089ns (75.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          4.494     6.020    instUaRxBRG/piUaRxRx_IBUF
    SLICE_X38Y108        LUT6 (Prop_lut6_I2_O)        0.124     6.144 r  instUaRxBRG/synlatch[3]_i_1/O
                         net (fo=1, routed)           0.596     6.740    p_0_in[3]
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501     4.923    piUaRxClk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/C

Slack:                    inf
  Source:                 piUaRxEna
                            (input port)
  Destination:            instUaRxBRG/auxCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 1.666ns (24.868%)  route 5.032ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piUaRxEna (IN)
                         net (fo=0)                   0.000     0.000    piUaRxEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piUaRxEna_IBUF_inst/O
                         net (fo=12, routed)          4.231     5.773    instUaRxBRG/piUaRxEna_IBUF
    SLICE_X37Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.897 r  instUaRxBRG/auxCount[13]_i_1/O
                         net (fo=14, routed)          0.801     6.697    instUaRxBRG/brgrst
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[0]/C

Slack:                    inf
  Source:                 piUaRxEna
                            (input port)
  Destination:            instUaRxBRG/auxCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 1.666ns (24.868%)  route 5.032ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piUaRxEna (IN)
                         net (fo=0)                   0.000     0.000    piUaRxEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piUaRxEna_IBUF_inst/O
                         net (fo=12, routed)          4.231     5.773    instUaRxBRG/piUaRxEna_IBUF
    SLICE_X37Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.897 r  instUaRxBRG/auxCount[13]_i_1/O
                         net (fo=14, routed)          0.801     6.697    instUaRxBRG/brgrst
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[1]/C

Slack:                    inf
  Source:                 piUaRxEna
                            (input port)
  Destination:            instUaRxBRG/auxCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 1.666ns (24.868%)  route 5.032ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piUaRxEna (IN)
                         net (fo=0)                   0.000     0.000    piUaRxEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piUaRxEna_IBUF_inst/O
                         net (fo=12, routed)          4.231     5.773    instUaRxBRG/piUaRxEna_IBUF
    SLICE_X37Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.897 r  instUaRxBRG/auxCount[13]_i_1/O
                         net (fo=14, routed)          0.801     6.697    instUaRxBRG/brgrst
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[2]/C

Slack:                    inf
  Source:                 piUaRxEna
                            (input port)
  Destination:            instUaRxBRG/auxCount_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 1.666ns (24.868%)  route 5.032ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piUaRxEna (IN)
                         net (fo=0)                   0.000     0.000    piUaRxEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piUaRxEna_IBUF_inst/O
                         net (fo=12, routed)          4.231     5.773    instUaRxBRG/piUaRxEna_IBUF
    SLICE_X37Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.897 r  instUaRxBRG/auxCount[13]_i_1/O
                         net (fo=14, routed)          0.801     6.697    instUaRxBRG/brgrst
    SLICE_X35Y106        FDSE                                         r  instUaRxBRG/auxCount_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    instUaRxBRG/CLK
    SLICE_X35Y106        FDSE                                         r  instUaRxBRG/auxCount_reg[3]/C

Slack:                    inf
  Source:                 piUaRxEna
                            (input port)
  Destination:            instUaRxBRG/auxCount_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 1.666ns (24.868%)  route 5.032ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piUaRxEna (IN)
                         net (fo=0)                   0.000     0.000    piUaRxEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piUaRxEna_IBUF_inst/O
                         net (fo=12, routed)          4.231     5.773    instUaRxBRG/piUaRxEna_IBUF
    SLICE_X37Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.897 r  instUaRxBRG/auxCount[13]_i_1/O
                         net (fo=14, routed)          0.801     6.697    instUaRxBRG/brgrst
    SLICE_X35Y106        FDSE                                         r  instUaRxBRG/auxCount_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    instUaRxBRG/CLK
    SLICE_X35Y106        FDSE                                         r  instUaRxBRG/auxCount_reg[4]/C

Slack:                    inf
  Source:                 piUaRxEna
                            (input port)
  Destination:            instUaRxBRG/auxCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 1.666ns (24.868%)  route 5.032ns (75.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  piUaRxEna (IN)
                         net (fo=0)                   0.000     0.000    piUaRxEna
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  piUaRxEna_IBUF_inst/O
                         net (fo=12, routed)          4.231     5.773    instUaRxBRG/piUaRxEna_IBUF
    SLICE_X37Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.897 r  instUaRxBRG/auxCount[13]_i_1/O
                         net (fo=14, routed)          0.801     6.697    instUaRxBRG/brgrst
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.925    instUaRxBRG/CLK
    SLICE_X35Y106        FDRE                                         r  instUaRxBRG/auxCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            synlatch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.339ns (16.653%)  route 1.696ns (83.347%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          1.696     1.989    piUaRxRx_IBUF
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.045     2.034 r  synlatch[7]_i_2/O
                         net (fo=1, routed)           0.000     2.034    synlatch[7]_i_2_n_0
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            synlatch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.339ns (16.612%)  route 1.701ns (83.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          1.701     1.994    piUaRxRx_IBUF
    SLICE_X38Y108        LUT3 (Prop_lut3_I2_O)        0.045     2.039 r  synlatch[6]_i_2/O
                         net (fo=7, routed)           0.000     2.039    synlatch[6]_i_2_n_0
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  synlatch_reg[3]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.277ns (13.473%)  route 1.778ns (86.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          1.778     2.055    piUaRxRst_IBUF
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.277ns (13.473%)  route 1.778ns (86.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          1.778     2.055    piUaRxRst_IBUF
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.277ns (13.473%)  route 1.778ns (86.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          1.778     2.055    piUaRxRst_IBUF
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            FSM_onehot_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.277ns (13.473%)  route 1.778ns (86.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          1.778     2.055    piUaRxRst_IBUF
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  FSM_onehot_state_reg[9]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.339ns (15.979%)  route 1.781ns (84.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          1.781     2.075    instUaRxBRG/piUaRxRx_IBUF
    SLICE_X38Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.120 r  instUaRxBRG/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     2.120    instUaRxBRG_n_9
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.339ns (15.964%)  route 1.783ns (84.036%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 f  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          1.783     2.077    piUaRxRx_IBUF
    SLICE_X38Y107        LUT2 (Prop_lut2_I1_O)        0.045     2.122 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.122    FSM_onehot_state[2]_i_1_n_0
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y107        FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 piUaRxRx
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.156ns  (logic 0.342ns (15.854%)  route 1.814ns (84.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  piUaRxRx (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  piUaRxRx_IBUF_inst/O
                         net (fo=17, routed)          1.701     1.994    piUaRxRx_IBUF
    SLICE_X38Y108        LUT3 (Prop_lut3_I2_O)        0.048     2.042 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.113     2.156    FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X38Y109        FDSE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 piUaRxRst
                            (input port)
  Destination:            synlatch_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.160ns  (logic 0.322ns (14.898%)  route 1.839ns (85.102%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  piUaRxRst (IN)
                         net (fo=0)                   0.000     0.000    piUaRxRst
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  piUaRxRst_IBUF_inst/O
                         net (fo=19, routed)          1.646     1.923    instUaRxBRG/piUaRxRst_IBUF
    SLICE_X39Y108        LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  instUaRxBRG/synlatch[7]_i_1/O
                         net (fo=1, routed)           0.193     2.160    p_0_in[7]
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  piUaRxClk (IN)
                         net (fo=0)                   0.000     0.000    piUaRxClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  piUaRxClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    piUaRxClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  piUaRxClk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    piUaRxClk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  synlatch_reg[7]/C





