// Seed: 1529126074
module module_0;
  always #1 force id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0();
  wire id_4;
  not (id_1, id_2);
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    output tri0 id_3
);
  module_0();
  wor id_5;
  assign id_3 = 1 ? id_5 : 1;
endmodule
module module_3 (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0();
  wire id_5;
endmodule
