--------------- Build Started: 11/27/2016 12:53:38 Project: car, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\li\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\li\Desktop\pxc\robot-car\car.cydsn\car.cyprj -d CY8C5267AXI-LP051 -s C:\Users\li\Desktop\pxc\robot-car\car.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)
ADD: pft.M0028: warning: Clock Warning: (UART_net_IntClock's accuracy range '923.077 kHz +/- 5%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)
 * C:\Users\li\Desktop\pxc\robot-car\car.cydsn\car.cydwr (UART_net_IntClock)
ADD: pft.M0028: warning: Clock Warning: (UART_JY_IntClock's accuracy range '923.077 kHz +/- 5%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)
 * C:\Users\li\Desktop\pxc\robot-car\car.cydsn\car.cydwr (UART_JY_IntClock)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: debug_time(0), IN_D(0)
Analog Placement ...
Info: apr.M0002: Analog signal "Net_4138" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4140" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4142" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4143" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4145" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4147" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4148" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4150" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4152" is connected to one terminal only. (App=cydsfit)
