{
  "design": {
    "design_info": {
      "boundary_crc": "0x66A1602C70AD32EB",
      "device": "xc7vx485tffg1761-2",
      "gen_directory": "../../../../zcu106_aurora_loopback.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "aurora_8b10b_ch0": "",
      "clk_wiz_1": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "aurora_8b10b_ch1": "",
      "util_ds_buf_0": "",
      "xlconstant_4": "",
      "xlconstant_5": "",
      "aurora_demo_0": "",
      "aurora_8b10b_ch3": "",
      "aurora_8b10b_ch2": "",
      "axis_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "s02_couplers": {},
        "s03_couplers": {},
        "m00_couplers": {
          "auto_ss_slidr": ""
        },
        "m01_couplers": {
          "auto_ss_slidr": ""
        },
        "m02_couplers": {
          "auto_ss_slidr": ""
        },
        "m03_couplers": {
          "auto_ss_slidr": ""
        }
      },
      "util_vector_logic_0": "",
      "xbar_config_demo_0": "",
      "system_ila_0": "",
      "channel_up": "",
      "lane_up": "",
      "frame_err": "",
      "hard_err": "",
      "soft_err": "",
      "crc_pass_fail": "",
      "tx_lock": ""
    },
    "interface_ports": {
      "GT_SERIAL_RX_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_TX_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "GT_DIFF_REFCLK1_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "GT_SERIAL_RX_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_TX_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "GT_SERIAL_RX_2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_RX_3": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_TX_2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "GT_SERIAL_TX_3": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "GT_SERIAL_DISABLE_TX_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_DISABLE_TX_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK_SWITCHES": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "GT_SERIAL_DISABLE_TX_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_DISABLE_TX_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "GT_SERIAL_RS_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "aurora_8b10b_ch0": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "design_1_aurora_8b10b_0_0",
        "xci_path": "ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.xci",
        "inst_hier_path": "aurora_8b10b_ch0",
        "parameters": {
          "C_DRP_IF": {
            "value": "false"
          },
          "C_GT_CLOCK_1": {
            "value": "GTXQ6"
          },
          "C_GT_LOC_1": {
            "value": "X"
          },
          "C_GT_LOC_15": {
            "value": "X"
          },
          "C_GT_LOC_28": {
            "value": "1"
          },
          "C_LANE_WIDTH": {
            "value": "2"
          },
          "C_LINE_RATE": {
            "value": "2"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "250.000"
          },
          "C_REFCLK_SOURCE": {
            "value": "MGTREFCLK1 of Quad X0Y2"
          },
          "C_START_LANE": {
            "value": "X0Y10"
          },
          "C_START_QUAD": {
            "value": "Quad_X0Y2"
          },
          "C_USE_CRC": {
            "value": "true"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "true"
          },
          "SINGLEEND_INITCLK": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "1"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_0",
        "xci_path": "ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "112.316"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_100mhz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "aurora_8b10b_ch1": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "design_1_aurora_8b10b_1_0",
        "xci_path": "ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.xci",
        "inst_hier_path": "aurora_8b10b_ch1",
        "parameters": {
          "C_DRP_IF": {
            "value": "false"
          },
          "C_GT_CLOCK_1": {
            "value": "GTXQ6"
          },
          "C_GT_LOC_1": {
            "value": "X"
          },
          "C_GT_LOC_11": {
            "value": "X"
          },
          "C_GT_LOC_27": {
            "value": "1"
          },
          "C_LANE_WIDTH": {
            "value": "2"
          },
          "C_LINE_RATE": {
            "value": "2"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "250.000"
          },
          "C_REFCLK_SOURCE": {
            "value": "MGTREFCLK1 of Quad X0Y2"
          },
          "C_START_LANE": {
            "value": "X0Y11"
          },
          "C_START_QUAD": {
            "value": "Quad_X0Y2"
          },
          "C_USE_CRC": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "0"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_0",
        "xci_path": "ip/design_1_xlconstant_4_0/design_1_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_1",
        "xci_path": "ip/design_1_xlconstant_4_1/design_1_xlconstant_4_1.xci",
        "inst_hier_path": "xlconstant_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0b0101"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "aurora_demo_0": {
        "vlnv": "xilinx.com:module_ref:aurora_demo:1.0",
        "xci_name": "design_1_aurora_demo_0_1",
        "xci_path": "ip/design_1_aurora_demo_0_1/design_1_aurora_demo_0_1.xci",
        "inst_hier_path": "aurora_demo_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "aurora_demo",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_1_0_clk_100mhz",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m_axis_tkeep",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_1_0_clk_100mhz",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          }
        }
      },
      "aurora_8b10b_ch3": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "design_1_aurora_8b10b_2_0",
        "xci_path": "ip/design_1_aurora_8b10b_2_0/design_1_aurora_8b10b_2_0.xci",
        "inst_hier_path": "aurora_8b10b_ch3",
        "parameters": {
          "C_DRP_IF": {
            "value": "false"
          },
          "C_GT_CLOCK_1": {
            "value": "GTXQ6"
          },
          "C_GT_LOC_1": {
            "value": "X"
          },
          "C_GT_LOC_25": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "2"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "250.000"
          },
          "C_USE_CRC": {
            "value": "true"
          }
        }
      },
      "aurora_8b10b_ch2": {
        "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
        "xci_name": "design_1_aurora_8b10b_3_0",
        "xci_path": "ip/design_1_aurora_8b10b_3_0/design_1_aurora_8b10b_3_0.xci",
        "inst_hier_path": "aurora_8b10b_ch2",
        "parameters": {
          "C_DRP_IF": {
            "value": "false"
          },
          "C_GT_CLOCK_1": {
            "value": "GTXQ6"
          },
          "C_GT_LOC_1": {
            "value": "X"
          },
          "C_GT_LOC_26": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "2"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "250.000"
          },
          "C_USE_CRC": {
            "value": "true"
          }
        }
      },
      "axis_interconnect_0": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_path": "ip/design_1_axis_interconnect_0_0/design_1_axis_interconnect_0_0.xci",
        "inst_hier_path": "axis_interconnect_0",
        "xci_name": "design_1_axis_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "4"
          },
          "ROUTING_MODE": {
            "value": "1"
          },
          "S00_FIFO_DEPTH": {
            "value": "0"
          },
          "S00_FIFO_MODE": {
            "value": "0"
          },
          "S00_HAS_REGSLICE": {
            "value": "0"
          },
          "S02_FIFO_MODE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S03_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_AXIS_ARESETN"
              }
            }
          },
          "M01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_AXIS_ARESETN"
              }
            }
          },
          "S01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_AXIS_ARESETN"
              }
            }
          },
          "S02_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_AXIS_ARESETN"
              }
            }
          },
          "S03_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_AXIS_ARESETN"
              }
            }
          },
          "M02_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_AXIS_ARESETN"
              }
            }
          },
          "M03_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S_AXI_CTRL_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI_CTRL"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_CTRL_ARESETN"
              }
            }
          },
          "S_AXI_CTRL_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "design_1_xbar_0",
            "xci_path": "ip/design_1_xbar_0/design_1_xbar_0.xci",
            "inst_hier_path": "axis_interconnect_0/xbar",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "0"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "1"
              },
              "ARB_ON_TLAST": {
                "value": "0"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000001"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000001"
              },
              "M02_AXIS_BASETDEST": {
                "value": "0x00000002"
              },
              "M02_AXIS_HIGHTDEST": {
                "value": "0x00000002"
              },
              "M03_AXIS_BASETDEST": {
                "value": "0x00000003"
              },
              "M03_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M04_AXIS_BASETDEST": {
                "value": "0x00000004"
              },
              "M04_AXIS_HIGHTDEST": {
                "value": "0x00000004"
              },
              "M05_AXIS_BASETDEST": {
                "value": "0x00000005"
              },
              "M05_AXIS_HIGHTDEST": {
                "value": "0x00000005"
              },
              "M06_AXIS_BASETDEST": {
                "value": "0x00000006"
              },
              "M06_AXIS_HIGHTDEST": {
                "value": "0x00000006"
              },
              "M07_AXIS_BASETDEST": {
                "value": "0x00000007"
              },
              "M07_AXIS_HIGHTDEST": {
                "value": "0x00000007"
              },
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "4"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_auto_ss_slidr_0",
                "xci_path": "ip/design_1_auto_ss_slidr_0/design_1_auto_ss_slidr_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "1"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m00_couplers_to_auto_ss_slidr": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_auto_ss_slidr_1",
                "xci_path": "ip/design_1_auto_ss_slidr_1/design_1_auto_ss_slidr_1.xci",
                "inst_hier_path": "axis_interconnect_0/m01_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "1"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_slidr_to_m01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m01_couplers_to_auto_ss_slidr": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_auto_ss_slidr_2",
                "xci_path": "ip/design_1_auto_ss_slidr_2/design_1_auto_ss_slidr_2.xci",
                "inst_hier_path": "axis_interconnect_0/m02_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "1"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_slidr_to_m02_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m02_couplers_to_auto_ss_slidr": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_auto_ss_slidr_3",
                "xci_path": "ip/design_1_auto_ss_slidr_3/design_1_auto_ss_slidr_3.xci",
                "inst_hier_path": "axis_interconnect_0/m03_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "1"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_slidr_to_m03_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m03_couplers_to_auto_ss_slidr": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "axis_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXIS",
              "s01_couplers/S_AXIS"
            ]
          },
          "axis_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXIS",
              "s02_couplers/S_AXIS"
            ]
          },
          "axis_interconnect_0_to_s03_couplers": {
            "interface_ports": [
              "S03_AXIS",
              "s03_couplers/S_AXIS"
            ]
          },
          "axis_interconnect_0_to_xbar": {
            "interface_ports": [
              "S_AXI_CTRL",
              "xbar/S_AXI_CTRL"
            ]
          },
          "m00_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "m01_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M01_AXIS",
              "m01_couplers/M_AXIS"
            ]
          },
          "m02_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M02_AXIS",
              "m02_couplers/M_AXIS"
            ]
          },
          "m03_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "M03_AXIS",
              "m03_couplers/M_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXIS",
              "xbar/S01_AXIS"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXIS",
              "xbar/S02_AXIS"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXIS",
              "xbar/S03_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXIS",
              "m01_couplers/S_AXIS"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXIS",
              "m02_couplers/S_AXIS"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXIS",
              "m03_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "S_AXI_CTRL_ACLK_1": {
            "ports": [
              "S_AXI_CTRL_ACLK",
              "xbar/s_axi_ctrl_aclk"
            ]
          },
          "S_AXI_CTRL_ARESETN_1": {
            "ports": [
              "S_AXI_CTRL_ARESETN",
              "xbar/s_axi_ctrl_aresetn"
            ]
          },
          "axis_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_AXIS_ACLK",
              "s01_couplers/S_AXIS_ACLK",
              "s02_couplers/S_AXIS_ACLK",
              "s03_couplers/S_AXIS_ACLK",
              "s00_couplers/M_AXIS_ACLK",
              "s01_couplers/M_AXIS_ACLK",
              "s02_couplers/M_AXIS_ACLK",
              "s03_couplers/M_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK",
              "m01_couplers/M_AXIS_ACLK",
              "m02_couplers/M_AXIS_ACLK",
              "m03_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK",
              "m01_couplers/S_AXIS_ACLK",
              "m02_couplers/S_AXIS_ACLK",
              "m03_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_AXIS_ARESETN",
              "s01_couplers/S_AXIS_ARESETN",
              "s02_couplers/S_AXIS_ARESETN",
              "s03_couplers/S_AXIS_ARESETN",
              "s00_couplers/M_AXIS_ARESETN",
              "s01_couplers/M_AXIS_ARESETN",
              "s02_couplers/M_AXIS_ARESETN",
              "s03_couplers/M_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN",
              "m01_couplers/M_AXIS_ARESETN",
              "m02_couplers/M_AXIS_ARESETN",
              "m03_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN",
              "m01_couplers/S_AXIS_ARESETN",
              "m02_couplers/S_AXIS_ARESETN",
              "m03_couplers/S_AXIS_ARESETN"
            ]
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xbar_config_demo_0": {
        "vlnv": "xilinx.com:module_ref:xbar_config_demo:1.0",
        "xci_name": "design_1_xbar_config_demo_0_0",
        "xci_path": "ip/design_1_xbar_config_demo_0_0/design_1_xbar_config_demo_0_0.xci",
        "inst_hier_path": "xbar_config_demo_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "xbar_config_demo",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_aurora_8b10b_0_0_user_clk_out",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_aurora_8b10b_0_0_user_clk_out",
                "value_src": "default_prop"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "32768"
          },
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "8"
          },
          "C_NUM_OF_PROBES": {
            "value": "7"
          },
          "C_SLOT": {
            "value": "7"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_4_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_5_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_6_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_7_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_2_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_3_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_4_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_5_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_6_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_7_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "channel_up": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
        "inst_hier_path": "channel_up",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "lane_up": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_channel_up_0",
        "xci_path": "ip/design_1_channel_up_0/design_1_channel_up_0.xci",
        "inst_hier_path": "lane_up",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "frame_err": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_lane_up_0",
        "xci_path": "ip/design_1_lane_up_0/design_1_lane_up_0.xci",
        "inst_hier_path": "frame_err",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "hard_err": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_frame_err_0",
        "xci_path": "ip/design_1_frame_err_0/design_1_frame_err_0.xci",
        "inst_hier_path": "hard_err",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "soft_err": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_hard_err_0",
        "xci_path": "ip/design_1_hard_err_0/design_1_hard_err_0.xci",
        "inst_hier_path": "soft_err",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "crc_pass_fail": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_soft_err_0",
        "xci_path": "ip/design_1_soft_err_0/design_1_soft_err_0.xci",
        "inst_hier_path": "crc_pass_fail",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "tx_lock": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_soft_err_1",
        "xci_path": "ip/design_1_soft_err_1/design_1_soft_err_1.xci",
        "inst_hier_path": "tx_lock",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "GT_DIFF_REFCLK1_0_1": {
        "interface_ports": [
          "GT_DIFF_REFCLK1_0",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "GT_SERIAL_RX_0_1": {
        "interface_ports": [
          "GT_SERIAL_RX_0",
          "aurora_8b10b_ch0/GT_SERIAL_RX"
        ]
      },
      "GT_SERIAL_RX_1_1": {
        "interface_ports": [
          "GT_SERIAL_RX_1",
          "aurora_8b10b_ch1/GT_SERIAL_RX"
        ]
      },
      "GT_SERIAL_RX_2_1": {
        "interface_ports": [
          "GT_SERIAL_RX_2",
          "aurora_8b10b_ch2/GT_SERIAL_RX"
        ]
      },
      "GT_SERIAL_RX_3_1": {
        "interface_ports": [
          "GT_SERIAL_RX_3",
          "aurora_8b10b_ch3/GT_SERIAL_RX"
        ]
      },
      "S00_AXIS_1": {
        "interface_ports": [
          "axis_interconnect_0/S00_AXIS",
          "aurora_8b10b_ch0/USER_DATA_M_AXI_RX",
          "system_ila_0/SLOT_4_AXIS"
        ]
      },
      "S01_AXIS_1": {
        "interface_ports": [
          "axis_interconnect_0/S01_AXIS",
          "aurora_8b10b_ch1/USER_DATA_M_AXI_RX",
          "system_ila_0/SLOT_5_AXIS"
        ]
      },
      "S02_AXIS_1": {
        "interface_ports": [
          "axis_interconnect_0/S02_AXIS",
          "aurora_8b10b_ch2/USER_DATA_M_AXI_RX",
          "system_ila_0/SLOT_6_AXIS"
        ]
      },
      "S03_AXIS_1": {
        "interface_ports": [
          "axis_interconnect_0/S03_AXIS",
          "aurora_8b10b_ch3/USER_DATA_M_AXI_RX",
          "system_ila_0/SLOT_7_AXIS"
        ]
      },
      "aurora_8b10b_0_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_0",
          "aurora_8b10b_ch0/GT_SERIAL_TX"
        ]
      },
      "aurora_8b10b_1_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_1",
          "aurora_8b10b_ch1/GT_SERIAL_TX"
        ]
      },
      "aurora_8b10b_2_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_3",
          "aurora_8b10b_ch3/GT_SERIAL_TX"
        ]
      },
      "aurora_8b10b_3_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_TX_2",
          "aurora_8b10b_ch2/GT_SERIAL_TX"
        ]
      },
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "aurora_8b10b_ch0/USER_DATA_S_AXI_TX",
          "axis_interconnect_0/M00_AXIS",
          "system_ila_0/SLOT_0_AXIS"
        ]
      },
      "axis_interconnect_0_M01_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M01_AXIS",
          "aurora_8b10b_ch1/USER_DATA_S_AXI_TX",
          "system_ila_0/SLOT_1_AXIS"
        ]
      },
      "axis_interconnect_0_M02_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M02_AXIS",
          "aurora_8b10b_ch2/USER_DATA_S_AXI_TX",
          "system_ila_0/SLOT_2_AXIS"
        ]
      },
      "axis_interconnect_0_M03_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M03_AXIS",
          "aurora_8b10b_ch3/USER_DATA_S_AXI_TX",
          "system_ila_0/SLOT_3_AXIS"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz_1/CLK_IN1_D"
        ]
      },
      "xbar_config_demo_0_M_AXI": {
        "interface_ports": [
          "xbar_config_demo_0/M_AXI",
          "axis_interconnect_0/S_AXI_CTRL"
        ]
      }
    },
    "nets": {
      "Net3": {
        "ports": [
          "clk_wiz_1/clk_100mhz",
          "aurora_8b10b_ch0/drpclk_in",
          "aurora_8b10b_ch0/init_clk_in",
          "aurora_8b10b_ch1/init_clk_in",
          "aurora_8b10b_ch1/drpclk_in",
          "aurora_demo_0/clk",
          "aurora_8b10b_ch2/init_clk_in",
          "aurora_8b10b_ch3/init_clk_in",
          "aurora_8b10b_ch2/drpclk_in",
          "aurora_8b10b_ch3/drpclk_in"
        ]
      },
      "aurora_8b10b_0_gt_qpllclk_quad7_out": {
        "ports": [
          "aurora_8b10b_ch0/gt_qpllclk_quad7_out",
          "aurora_8b10b_ch1/gt_qpllclk_quad7_in",
          "aurora_8b10b_ch2/gt_qpllclk_quad7_in",
          "aurora_8b10b_ch3/gt_qpllclk_quad7_in"
        ]
      },
      "aurora_8b10b_0_gt_qpllrefclk_quad7_out": {
        "ports": [
          "aurora_8b10b_ch0/gt_qpllrefclk_quad7_out",
          "aurora_8b10b_ch1/gt_qpllrefclk_quad7_in",
          "aurora_8b10b_ch2/gt_qpllrefclk_quad7_in",
          "aurora_8b10b_ch3/gt_qpllrefclk_quad7_in"
        ]
      },
      "aurora_8b10b_0_gt_reset_out": {
        "ports": [
          "aurora_8b10b_ch0/gt_reset_out",
          "aurora_8b10b_ch1/gt_reset",
          "aurora_8b10b_ch2/gt_reset",
          "aurora_8b10b_ch3/gt_reset"
        ]
      },
      "aurora_8b10b_0_pll_not_locked_out": {
        "ports": [
          "aurora_8b10b_ch0/pll_not_locked_out",
          "aurora_8b10b_ch3/pll_not_locked",
          "aurora_8b10b_ch2/pll_not_locked",
          "aurora_8b10b_ch1/pll_not_locked"
        ]
      },
      "aurora_8b10b_0_sync_clk_out": {
        "ports": [
          "aurora_8b10b_ch0/sync_clk_out",
          "aurora_8b10b_ch1/sync_clk",
          "aurora_8b10b_ch2/sync_clk",
          "aurora_8b10b_ch3/sync_clk"
        ]
      },
      "aurora_8b10b_0_sys_reset_out": {
        "ports": [
          "aurora_8b10b_ch0/sys_reset_out",
          "aurora_8b10b_ch1/reset",
          "aurora_8b10b_ch2/reset",
          "aurora_8b10b_ch3/reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "aurora_8b10b_0_user_clk_out": {
        "ports": [
          "aurora_8b10b_ch0/user_clk_out",
          "aurora_8b10b_ch1/user_clk",
          "aurora_8b10b_ch2/user_clk",
          "aurora_8b10b_ch3/user_clk",
          "axis_interconnect_0/ACLK",
          "axis_interconnect_0/S00_AXIS_ACLK",
          "axis_interconnect_0/M00_AXIS_ACLK",
          "axis_interconnect_0/M01_AXIS_ACLK",
          "axis_interconnect_0/S01_AXIS_ACLK",
          "axis_interconnect_0/S02_AXIS_ACLK",
          "axis_interconnect_0/S03_AXIS_ACLK",
          "axis_interconnect_0/M02_AXIS_ACLK",
          "axis_interconnect_0/M03_AXIS_ACLK",
          "axis_interconnect_0/S_AXI_CTRL_ACLK",
          "xbar_config_demo_0/M_AXI_ACLK",
          "system_ila_0/clk"
        ]
      },
      "aurora_8b10b_ch0_channel_up": {
        "ports": [
          "aurora_8b10b_ch0/channel_up",
          "channel_up/In0"
        ]
      },
      "aurora_8b10b_ch0_crc_pass_fail_n": {
        "ports": [
          "aurora_8b10b_ch0/crc_pass_fail_n",
          "crc_pass_fail/In0"
        ]
      },
      "aurora_8b10b_ch0_crc_valid": {
        "ports": [
          "aurora_8b10b_ch0/crc_valid",
          "crc_pass_fail/In1"
        ]
      },
      "aurora_8b10b_ch0_frame_err": {
        "ports": [
          "aurora_8b10b_ch0/frame_err",
          "frame_err/In0"
        ]
      },
      "aurora_8b10b_ch0_hard_err": {
        "ports": [
          "aurora_8b10b_ch0/hard_err",
          "hard_err/In0"
        ]
      },
      "aurora_8b10b_ch0_lane_up": {
        "ports": [
          "aurora_8b10b_ch0/lane_up",
          "lane_up/In0"
        ]
      },
      "aurora_8b10b_ch0_soft_err": {
        "ports": [
          "aurora_8b10b_ch0/soft_err",
          "soft_err/In0"
        ]
      },
      "aurora_8b10b_ch0_tx_lock": {
        "ports": [
          "aurora_8b10b_ch0/tx_lock",
          "tx_lock/In0"
        ]
      },
      "aurora_8b10b_ch1_channel_up": {
        "ports": [
          "aurora_8b10b_ch1/channel_up",
          "channel_up/In1"
        ]
      },
      "aurora_8b10b_ch1_crc_pass_fail_n": {
        "ports": [
          "aurora_8b10b_ch1/crc_pass_fail_n",
          "crc_pass_fail/In2"
        ]
      },
      "aurora_8b10b_ch1_crc_valid": {
        "ports": [
          "aurora_8b10b_ch1/crc_valid",
          "crc_pass_fail/In3"
        ]
      },
      "aurora_8b10b_ch1_frame_err": {
        "ports": [
          "aurora_8b10b_ch1/frame_err",
          "frame_err/In1"
        ]
      },
      "aurora_8b10b_ch1_hard_err": {
        "ports": [
          "aurora_8b10b_ch1/hard_err",
          "hard_err/In1"
        ]
      },
      "aurora_8b10b_ch1_lane_up": {
        "ports": [
          "aurora_8b10b_ch1/lane_up",
          "lane_up/In1"
        ]
      },
      "aurora_8b10b_ch1_soft_err": {
        "ports": [
          "aurora_8b10b_ch1/soft_err",
          "soft_err/In1"
        ]
      },
      "aurora_8b10b_ch1_tx_lock": {
        "ports": [
          "aurora_8b10b_ch1/tx_lock",
          "tx_lock/In1"
        ]
      },
      "aurora_8b10b_ch2_channel_up": {
        "ports": [
          "aurora_8b10b_ch2/channel_up",
          "channel_up/In2"
        ]
      },
      "aurora_8b10b_ch2_crc_pass_fail_n": {
        "ports": [
          "aurora_8b10b_ch2/crc_pass_fail_n",
          "crc_pass_fail/In4"
        ]
      },
      "aurora_8b10b_ch2_crc_valid": {
        "ports": [
          "aurora_8b10b_ch2/crc_valid",
          "crc_pass_fail/In5"
        ]
      },
      "aurora_8b10b_ch2_frame_err": {
        "ports": [
          "aurora_8b10b_ch2/frame_err",
          "frame_err/In2"
        ]
      },
      "aurora_8b10b_ch2_hard_err": {
        "ports": [
          "aurora_8b10b_ch2/hard_err",
          "hard_err/In2"
        ]
      },
      "aurora_8b10b_ch2_lane_up": {
        "ports": [
          "aurora_8b10b_ch2/lane_up",
          "lane_up/In2"
        ]
      },
      "aurora_8b10b_ch2_soft_err": {
        "ports": [
          "aurora_8b10b_ch2/soft_err",
          "soft_err/In2"
        ]
      },
      "aurora_8b10b_ch2_tx_lock": {
        "ports": [
          "aurora_8b10b_ch2/tx_lock",
          "tx_lock/In2"
        ]
      },
      "aurora_8b10b_ch3_channel_up": {
        "ports": [
          "aurora_8b10b_ch3/channel_up",
          "channel_up/In3"
        ]
      },
      "aurora_8b10b_ch3_crc_pass_fail_n": {
        "ports": [
          "aurora_8b10b_ch3/crc_pass_fail_n",
          "crc_pass_fail/In6"
        ]
      },
      "aurora_8b10b_ch3_crc_valid": {
        "ports": [
          "aurora_8b10b_ch3/crc_valid",
          "crc_pass_fail/In7"
        ]
      },
      "aurora_8b10b_ch3_frame_err": {
        "ports": [
          "aurora_8b10b_ch3/frame_err",
          "frame_err/In3"
        ]
      },
      "aurora_8b10b_ch3_hard_err": {
        "ports": [
          "aurora_8b10b_ch3/hard_err",
          "hard_err/In3"
        ]
      },
      "aurora_8b10b_ch3_lane_up": {
        "ports": [
          "aurora_8b10b_ch3/lane_up",
          "lane_up/In3"
        ]
      },
      "aurora_8b10b_ch3_soft_err": {
        "ports": [
          "aurora_8b10b_ch3/soft_err",
          "soft_err/In3"
        ]
      },
      "aurora_8b10b_ch3_tx_lock": {
        "ports": [
          "aurora_8b10b_ch3/tx_lock",
          "tx_lock/In3"
        ]
      },
      "aurora_demo_0_reset": {
        "ports": [
          "aurora_demo_0/reset",
          "aurora_8b10b_ch0/reset",
          "aurora_8b10b_ch0/gt_reset"
        ]
      },
      "channel_up_dout": {
        "ports": [
          "channel_up/dout",
          "system_ila_0/probe0"
        ]
      },
      "crc_pass_fail_dout": {
        "ports": [
          "crc_pass_fail/dout",
          "system_ila_0/probe5"
        ]
      },
      "frame_err_dout": {
        "ports": [
          "frame_err/dout",
          "system_ila_0/probe2"
        ]
      },
      "hard_err_dout": {
        "ports": [
          "hard_err/dout",
          "system_ila_0/probe3"
        ]
      },
      "lane_up_dout": {
        "ports": [
          "lane_up/dout",
          "system_ila_0/probe1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/reset"
        ]
      },
      "soft_err_dout": {
        "ports": [
          "soft_err/dout",
          "system_ila_0/probe4"
        ]
      },
      "tx_lock_dout": {
        "ports": [
          "tx_lock/dout",
          "system_ila_0/probe6"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "aurora_8b10b_ch1/gt_refclk1",
          "aurora_8b10b_ch0/gt_refclk1",
          "aurora_8b10b_ch2/gt_refclk1",
          "aurora_8b10b_ch3/gt_refclk1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axis_interconnect_0/S_AXI_CTRL_ARESETN",
          "axis_interconnect_0/M03_AXIS_ARESETN",
          "axis_interconnect_0/M02_AXIS_ARESETN",
          "axis_interconnect_0/S03_AXIS_ARESETN",
          "axis_interconnect_0/S02_AXIS_ARESETN",
          "axis_interconnect_0/S01_AXIS_ARESETN",
          "axis_interconnect_0/M01_AXIS_ARESETN",
          "axis_interconnect_0/M00_AXIS_ARESETN",
          "axis_interconnect_0/S00_AXIS_ARESETN",
          "axis_interconnect_0/ARESETN",
          "xbar_config_demo_0/M_AXI_ARESETN",
          "system_ila_0/resetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "aurora_8b10b_ch0/loopback",
          "aurora_8b10b_ch1/loopback",
          "aurora_8b10b_ch2/loopback",
          "aurora_8b10b_ch3/loopback"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "aurora_8b10b_ch0/power_down",
          "aurora_8b10b_ch1/power_down",
          "aurora_8b10b_ch3/power_down",
          "aurora_8b10b_ch2/power_down"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "GT_SERIAL_DISABLE_TX_0",
          "GT_SERIAL_DISABLE_TX_1",
          "GT_SERIAL_DISABLE_TX_3",
          "GT_SERIAL_DISABLE_TX_2",
          "GT_SERIAL_RS_3",
          "GT_SERIAL_RS_2",
          "GT_SERIAL_RS_1",
          "GT_SERIAL_RS_0"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "CLK_SWITCHES"
        ]
      }
    },
    "addressing": {
      "/xbar_config_demo_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_xbar_Reg": {
                "address_block": "/axis_interconnect_0/xbar/S_AXI_CTRL/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}