{'data_o': {'CDeps': [[[], ['rst']],
                      [[], ['rst'], ['status_empty'], ['rd_i']],
                      [[], ['rst'], ['status_empty'], ['rd_i']],
                      [[], ['rst'], ['status_empty']]],
            'CLines': [[None, '195:C'],
                       [None, '195:C', '197:C', '205:C'],
                       [None, '195:C', '197:C', '205:C'],
                       [None, '195:C', '197:C']],
            'Clocked': True,
            'DDeps': [[],
                      ['entry', 'ptr_rd'],
                      ['entry', 'ptr_rd_plus_1'],
                      ['data_i']],
            'DLines': ['196:D', '209:D', '206:D', '198:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6660110>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6660e10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6660ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d66605d0>]},
 'entry': {'CDeps': [[[], ['rst'], ['wr_i']]],
           'CLines': [[None, '175:C', '181:C']],
           'Clocked': True,
           'DDeps': [['data_i']],
           'DLines': ['183:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6667850>]},
 'fifo_depth': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['ptr_wr',
                           'FIFO_SIZE_LOG2',
                           'ptr_rd',
                           'FIFO_SIZE_LOG2']],
                'DLines': ['268:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35d622fb50>]},
 'fifo_depth_decrease': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['wr_i', 'rd_i']],
                         'DLines': ['263:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35d622f510>]},
 'fifo_depth_increase': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['wr_i', 'rd_i']],
                         'DLines': ['259:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35d622f350>]},
 'ptr_rd': {'CDeps': [[[], ['rst']], [[], ['rst'], ['rd_i']]],
            'CLines': [[None, '213:C'], [None, '213:C', '215:C']],
            'Clocked': True,
            'DDeps': [[], ['ptr_rd']],
            'DLines': ['214:D', '216:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6664150>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6664750>]},
 'ptr_rd_plus_1': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['ptr_rd']],
                   'DLines': ['219:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35d6664850>]},
 'ptr_wr': {'CDeps': [[[], ['rst']], [[], ['rst'], ['wr_i']]],
            'CLines': [[None, '175:C'], [None, '175:C', '181:C']],
            'Clocked': True,
            'DDeps': [[], ['ptr_wr']],
            'DLines': ['179:D', '184:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6667510>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6667d10>]},
 'status_empty': {'CDeps': [[[],
                             ['rst'],
                             ['fifo_depth', 'fifo_depth_decrease']],
                            [[],
                             ['rst'],
                             ['fifo_depth', 'fifo_depth_decrease'],
                             ['fifo_depth',
                              'status_empty',
                              'fifo_depth_increase']],
                            [[], ['rst']]],
                  'CLines': [[None, '230:C', '233:C'],
                             [None, '230:C', '233:C', '237:C'],
                             [None, '230:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['234:D', '240:D', '231:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6225390>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6225850>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6664f50>]},
 'status_empty_o': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['status_empty']],
                    'DLines': ['223:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35d6664a10>]},
 'status_full': {'CDeps': [[[], ['rst']],
                           [[],
                            ['rst'],
                            ['fifo_depth',
                             'FIFO_SIZE',
                             'fifo_depth_increase'],
                            ['fifo_depth',
                             'status_full',
                             'fifo_depth_decrease']],
                           [[],
                            ['rst'],
                            ['fifo_depth',
                             'FIFO_SIZE',
                             'fifo_depth_increase']]],
                 'CLines': [[None, '244:C'],
                            [None, '244:C', '247:C', '251:C'],
                            [None, '244:C', '247:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['245:D', '254:D', '248:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6225a10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d622f2d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35d6225e50>]},
 'status_full_o': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['status_full']],
                   'DLines': ['224:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f35d6664b90>]}}
