
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f30  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e9c  080070f8  080070f8  000080f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f94  08007f94  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f94  08007f94  00008f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f9c  08007f9c  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f9c  08007f9c  00008f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fa0  08007fa0  00008fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007fa4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000000c  08007fb0  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08007fb0  000090e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000efdc  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f69  00000000  00000000  00018018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  0001af88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000960  00000000  00000000  0001bc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002641f  00000000  00000000  0001c570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000123ee  00000000  00000000  0004298f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7103  00000000  00000000  00054d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013be80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003034  00000000  00000000  0013bec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0013eef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080070e0 	.word	0x080070e0

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	080070e0 	.word	0x080070e0

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000538:	f3bf 8f4f 	dsb	sy
}
 800053c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <__NVIC_SystemReset+0x24>)
 8000540:	68db      	ldr	r3, [r3, #12]
 8000542:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000546:	4904      	ldr	r1, [pc, #16]	@ (8000558 <__NVIC_SystemReset+0x24>)
 8000548:	4b04      	ldr	r3, [pc, #16]	@ (800055c <__NVIC_SystemReset+0x28>)
 800054a:	4313      	orrs	r3, r2
 800054c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
}
 8000552:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <__NVIC_SystemReset+0x20>
 8000558:	e000ed00 	.word	0xe000ed00
 800055c:	05fa0004 	.word	0x05fa0004

08000560 <BL_ReadConfig>:
 * @brief  Reads the Bootloader Configuration from Flash.
 * @note   If the Magic Number is invalid, initializes the config with defaults.
 * @param  cfg Pointer to the BootConfig_t structure to populate.
 * @retval 0 if config was valid, 1 if defaults were loaded.
 */
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 8000568:	220c      	movs	r2, #12
 800056a:	490c      	ldr	r1, [pc, #48]	@ (800059c <BL_ReadConfig+0x3c>)
 800056c:	6878      	ldr	r0, [r7, #4]
 800056e:	f006 fda9 	bl	80070c4 <memcpy>
    if (cfg->magic_number != 0xDEADBEEF) {
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	4a0a      	ldr	r2, [pc, #40]	@ (80005a0 <BL_ReadConfig+0x40>)
 8000578:	4293      	cmp	r3, r2
 800057a:	d00a      	beq.n	8000592 <BL_ReadConfig+0x32>
        // Set Defaults
        cfg->magic_number = 0xDEADBEEF;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	4a08      	ldr	r2, [pc, #32]	@ (80005a0 <BL_ReadConfig+0x40>)
 8000580:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2204      	movs	r2, #4
 8000586:	605a      	str	r2, [r3, #4]
        cfg->current_version = 0;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
        return 1; // Config was empty/invalid
 800058e:	2301      	movs	r3, #1
 8000590:	e000      	b.n	8000594 <BL_ReadConfig+0x34>
    }
    return 0; // Config valid
 8000592:	2300      	movs	r3, #0
}
 8000594:	4618      	mov	r0, r3
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	08010000 	.word	0x08010000
 80005a0:	deadbeef 	.word	0xdeadbeef

080005a4 <BL_WriteConfig>:
 * @note   Erases the Config Sector (Sector 2) before writing.
 * @param  cfg Pointer to the BootConfig_t structure to write.
 * @retval 1 on success, 0 on failure.
 */
/* Yeni BL_WriteConfig */
uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
    if (Flash_Interface_Erase(CONFIG_SECTOR_ADDR, sizeof(BootConfig_t)) != FLASH_OK) {
 80005ac:	210c      	movs	r1, #12
 80005ae:	480b      	ldr	r0, [pc, #44]	@ (80005dc <BL_WriteConfig+0x38>)
 80005b0:	f000 ff6a 	bl	8001488 <Flash_Interface_Erase>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <BL_WriteConfig+0x1a>
        return 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e00a      	b.n	80005d4 <BL_WriteConfig+0x30>
    }

    if (Flash_Interface_Write(CONFIG_SECTOR_ADDR, (uint8_t*)cfg, sizeof(BootConfig_t)) != FLASH_OK) {
 80005be:	220c      	movs	r2, #12
 80005c0:	6879      	ldr	r1, [r7, #4]
 80005c2:	4806      	ldr	r0, [pc, #24]	@ (80005dc <BL_WriteConfig+0x38>)
 80005c4:	f000 ff9a 	bl	80014fc <Flash_Interface_Write>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <BL_WriteConfig+0x2e>
        return 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	e000      	b.n	80005d4 <BL_WriteConfig+0x30>
    }

    return 1;
 80005d2:	2301      	movs	r3, #1
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	08010000 	.word	0x08010000

080005e0 <BL_Raw_Copy>:
 * @param  src_addr  Source address in Flash.
 * @param  dest_addr Destination address in Flash.
 * @param  size      Number of bytes to copy.
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Raw_Copy(uint32_t src_addr, uint32_t dest_addr, uint32_t size){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]

    printf("  [DEBUG] Erasing Target Area... ");
 80005ec:	4816      	ldr	r0, [pc, #88]	@ (8000648 <BL_Raw_Copy+0x68>)
 80005ee:	f000 fe3d 	bl	800126c <tfp_printf>
    if (Flash_Interface_Erase(dest_addr, size) != FLASH_OK) {
 80005f2:	6879      	ldr	r1, [r7, #4]
 80005f4:	68b8      	ldr	r0, [r7, #8]
 80005f6:	f000 ff47 	bl	8001488 <Flash_Interface_Erase>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d004      	beq.n	800060a <BL_Raw_Copy+0x2a>
        printf("FAILED! Erase Error.\r\n");
 8000600:	4812      	ldr	r0, [pc, #72]	@ (800064c <BL_Raw_Copy+0x6c>)
 8000602:	f000 fe33 	bl	800126c <tfp_printf>
        return 0;
 8000606:	2300      	movs	r3, #0
 8000608:	e019      	b.n	800063e <BL_Raw_Copy+0x5e>
    }
    printf("OK\r\n");
 800060a:	4811      	ldr	r0, [pc, #68]	@ (8000650 <BL_Raw_Copy+0x70>)
 800060c:	f000 fe2e 	bl	800126c <tfp_printf>

    printf("  [DEBUG] Writing %d bytes... ", (int)size);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4619      	mov	r1, r3
 8000614:	480f      	ldr	r0, [pc, #60]	@ (8000654 <BL_Raw_Copy+0x74>)
 8000616:	f000 fe29 	bl	800126c <tfp_printf>
    if (Flash_Interface_Write(dest_addr, (uint8_t*)src_addr, size) != FLASH_OK) {
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	4619      	mov	r1, r3
 8000620:	68b8      	ldr	r0, [r7, #8]
 8000622:	f000 ff6b 	bl	80014fc <Flash_Interface_Write>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d004      	beq.n	8000636 <BL_Raw_Copy+0x56>
        printf("FAILED! Write Error.\r\n");
 800062c:	480a      	ldr	r0, [pc, #40]	@ (8000658 <BL_Raw_Copy+0x78>)
 800062e:	f000 fe1d 	bl	800126c <tfp_printf>
        return 0;
 8000632:	2300      	movs	r3, #0
 8000634:	e003      	b.n	800063e <BL_Raw_Copy+0x5e>
    }

    printf("OK\r\n");
 8000636:	4806      	ldr	r0, [pc, #24]	@ (8000650 <BL_Raw_Copy+0x70>)
 8000638:	f000 fe18 	bl	800126c <tfp_printf>
    return 1;
 800063c:	2301      	movs	r3, #1
}
 800063e:	4618      	mov	r0, r3
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	080070f8 	.word	0x080070f8
 800064c:	0800711c 	.word	0x0800711c
 8000650:	08007134 	.word	0x08007134
 8000654:	0800713c 	.word	0x0800713c
 8000658:	0800715c 	.word	0x0800715c

0800065c <BL_Decrypt_Update_Image>:
 * @param  src_slot_addr Start address of the encrypted image.
 * @param  dest_addr     Destination address (Scratchpad).
 * @param  payload_size  Total size of IV + Ciphertext.
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Decrypt_Update_Image(uint32_t src_slot_addr, uint32_t dest_addr, uint32_t payload_size) {
 800065c:	b590      	push	{r4, r7, lr}
 800065e:	b0c1      	sub	sp, #260	@ 0x104
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16], buffer_dec[16], current_iv[16];

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000668:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800066c:	494a      	ldr	r1, [pc, #296]	@ (8000798 <BL_Decrypt_Update_Image+0x13c>)
 800066e:	4618      	mov	r0, r3
 8000670:	f003 fd52 	bl	8004118 <tc_aes128_set_decrypt_key>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d101      	bne.n	800067e <BL_Decrypt_Update_Image+0x22>
 800067a:	2300      	movs	r3, #0
 800067c:	e086      	b.n	800078c <BL_Decrypt_Update_Image+0x130>

    memcpy(current_iv, (void*)src_slot_addr, 16);
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	f107 0410 	add.w	r4, r7, #16
 8000684:	6818      	ldr	r0, [r3, #0]
 8000686:	6859      	ldr	r1, [r3, #4]
 8000688:	689a      	ldr	r2, [r3, #8]
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    uint32_t encrypted_data_size = payload_size - 16;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	3b10      	subs	r3, #16
 8000692:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    uint32_t data_start_offset = 16;
 8000696:	2310      	movs	r3, #16
 8000698:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0

    printf("  [DEBUG] Erasing Scratchpad Area... ");
 800069c:	483f      	ldr	r0, [pc, #252]	@ (800079c <BL_Decrypt_Update_Image+0x140>)
 800069e:	f000 fde5 	bl	800126c <tfp_printf>
    if (Flash_Interface_Erase(dest_addr, encrypted_data_size) != FLASH_OK) {
 80006a2:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80006a6:	68b8      	ldr	r0, [r7, #8]
 80006a8:	f000 feee 	bl	8001488 <Flash_Interface_Erase>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d004      	beq.n	80006bc <BL_Decrypt_Update_Image+0x60>
        printf("FAILED! Erase Error.\r\n");
 80006b2:	483b      	ldr	r0, [pc, #236]	@ (80007a0 <BL_Decrypt_Update_Image+0x144>)
 80006b4:	f000 fdda 	bl	800126c <tfp_printf>
        return 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	e067      	b.n	800078c <BL_Decrypt_Update_Image+0x130>
    }
    printf("OK\r\n");
 80006bc:	4839      	ldr	r0, [pc, #228]	@ (80007a4 <BL_Decrypt_Update_Image+0x148>)
 80006be:	f000 fdd5 	bl	800126c <tfp_printf>

    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80006c2:	2300      	movs	r3, #0
 80006c4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80006c8:	e059      	b.n	800077e <BL_Decrypt_Update_Image+0x122>
        memcpy(buffer_enc, (void*)(src_slot_addr + data_start_offset + i), 16);
 80006ca:	68fa      	ldr	r2, [r7, #12]
 80006cc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80006d0:	441a      	add	r2, r3
 80006d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80006d6:	4413      	add	r3, r2
 80006d8:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80006dc:	6818      	ldr	r0, [r3, #0]
 80006de:	6859      	ldr	r1, [r3, #4]
 80006e0:	689a      	ldr	r2, [r3, #8]
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        tc_aes_decrypt(buffer_dec, buffer_enc, &s);
 80006e6:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80006ea:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	4618      	mov	r0, r3
 80006f4:	f004 f88f 	bl	8004816 <tc_aes_decrypt>
        for(int j=0; j<16; j++) buffer_dec[j] ^= current_iv[j];
 80006f8:	2300      	movs	r3, #0
 80006fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80006fe:	e019      	b.n	8000734 <BL_Decrypt_Update_Image+0xd8>
 8000700:	f107 0220 	add.w	r2, r7, #32
 8000704:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000708:	4413      	add	r3, r2
 800070a:	781a      	ldrb	r2, [r3, #0]
 800070c:	f107 0110 	add.w	r1, r7, #16
 8000710:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000714:	440b      	add	r3, r1
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	4053      	eors	r3, r2
 800071a:	b2d9      	uxtb	r1, r3
 800071c:	f107 0220 	add.w	r2, r7, #32
 8000720:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000724:	4413      	add	r3, r2
 8000726:	460a      	mov	r2, r1
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800072e:	3301      	adds	r3, #1
 8000730:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000734:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8000738:	2b0f      	cmp	r3, #15
 800073a:	dde1      	ble.n	8000700 <BL_Decrypt_Update_Image+0xa4>
        memcpy(current_iv, buffer_enc, 16);
 800073c:	f107 0410 	add.w	r4, r7, #16
 8000740:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000746:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        if (Flash_Interface_Write(dest_addr + i, buffer_dec, 16) != FLASH_OK) {
 800074a:	68ba      	ldr	r2, [r7, #8]
 800074c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000750:	4413      	add	r3, r2
 8000752:	f107 0120 	add.w	r1, r7, #32
 8000756:	2210      	movs	r2, #16
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fecf 	bl	80014fc <Flash_Interface_Write>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d007      	beq.n	8000774 <BL_Decrypt_Update_Image+0x118>
             printf("FAILED! Write Error at offset %d.\r\n", (int)i);
 8000764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000768:	4619      	mov	r1, r3
 800076a:	480f      	ldr	r0, [pc, #60]	@ (80007a8 <BL_Decrypt_Update_Image+0x14c>)
 800076c:	f000 fd7e 	bl	800126c <tfp_printf>
             return 0;
 8000770:	2300      	movs	r3, #0
 8000772:	e00b      	b.n	800078c <BL_Decrypt_Update_Image+0x130>
    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 8000774:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000778:	3310      	adds	r3, #16
 800077a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800077e:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8000782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000786:	429a      	cmp	r2, r3
 8000788:	d39f      	bcc.n	80006ca <BL_Decrypt_Update_Image+0x6e>
        }
    }

    return 1;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	f507 7782 	add.w	r7, r7, #260	@ 0x104
 8000792:	46bd      	mov	sp, r7
 8000794:	bd90      	pop	{r4, r7, pc}
 8000796:	bf00      	nop
 8000798:	08007b7c 	.word	0x08007b7c
 800079c:	08007174 	.word	0x08007174
 80007a0:	0800711c 	.word	0x0800711c
 80007a4:	08007134 	.word	0x08007134
 80007a8:	0800719c 	.word	0x0800719c

080007ac <BL_Encrypt_Backup>:
 * @details Reads plaintext from S5, encrypts it, and writes to S6.
 * @param  src_addr  Source address (Active App).
 * @param  dest_addr Destination address (Backup Slot).
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Encrypt_Backup(uint32_t src_addr, uint32_t dest_addr) {
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b0b9      	sub	sp, #228	@ 0xe4
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_plain[16];
    uint8_t buffer_enc[16];

    if (tc_aes128_set_encrypt_key(&s, AES_SECRET_KEY) == 0) {
 80007b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007ba:	4938      	ldr	r1, [pc, #224]	@ (800089c <BL_Encrypt_Backup+0xf0>)
 80007bc:	4618      	mov	r0, r3
 80007be:	f004 f8a3 	bl	8004908 <tc_aes128_set_encrypt_key>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d104      	bne.n	80007d2 <BL_Encrypt_Backup+0x26>
        printf("Error: AES Key Init Failed.\r\n"); return 0;
 80007c8:	4835      	ldr	r0, [pc, #212]	@ (80008a0 <BL_Encrypt_Backup+0xf4>)
 80007ca:	f000 fd4f 	bl	800126c <tfp_printf>
 80007ce:	2300      	movs	r3, #0
 80007d0:	e060      	b.n	8000894 <BL_Encrypt_Backup+0xe8>
  __ASM volatile ("cpsid i" : : : "memory");
 80007d2:	b672      	cpsid	i
}
 80007d4:	bf00      	nop
    }
    __disable_irq();

    printf("  [DEBUG] Erasing Backup Area... ");
 80007d6:	4833      	ldr	r0, [pc, #204]	@ (80008a4 <BL_Encrypt_Backup+0xf8>)
 80007d8:	f000 fd48 	bl	800126c <tfp_printf>
    if (Flash_Interface_Erase(dest_addr, SLOT_SIZE) != FLASH_OK) {
 80007dc:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80007e0:	6838      	ldr	r0, [r7, #0]
 80007e2:	f000 fe51 	bl	8001488 <Flash_Interface_Erase>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d006      	beq.n	80007fa <BL_Encrypt_Backup+0x4e>
  __ASM volatile ("cpsie i" : : : "memory");
 80007ec:	b662      	cpsie	i
}
 80007ee:	bf00      	nop
        __enable_irq();
        printf("FAILED! Erase Error.\r\n");
 80007f0:	482d      	ldr	r0, [pc, #180]	@ (80008a8 <BL_Encrypt_Backup+0xfc>)
 80007f2:	f000 fd3b 	bl	800126c <tfp_printf>
        return 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	e04c      	b.n	8000894 <BL_Encrypt_Backup+0xe8>
    }
    printf("OK\r\n");
 80007fa:	482c      	ldr	r0, [pc, #176]	@ (80008ac <BL_Encrypt_Backup+0x100>)
 80007fc:	f000 fd36 	bl	800126c <tfp_printf>

    printf("  [DEBUG] Encrypting & Backing up %d bytes... \r\n", SLOT_SIZE);
 8000800:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000804:	482a      	ldr	r0, [pc, #168]	@ (80008b0 <BL_Encrypt_Backup+0x104>)
 8000806:	f000 fd31 	bl	800126c <tfp_printf>

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 800080a:	2300      	movs	r3, #0
 800080c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000810:	e035      	b.n	800087e <BL_Encrypt_Backup+0xd2>
        memcpy(buffer_plain, (void*)(src_addr + offset), 16);
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000818:	4413      	add	r3, r2
 800081a:	f107 041c 	add.w	r4, r7, #28
 800081e:	6818      	ldr	r0, [r3, #0]
 8000820:	6859      	ldr	r1, [r3, #4]
 8000822:	689a      	ldr	r2, [r3, #8]
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_encrypt(buffer_enc, buffer_plain, &s) == 0) {
 8000828:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800082c:	f107 011c 	add.w	r1, r7, #28
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	4618      	mov	r0, r3
 8000836:	f004 faf9 	bl	8004e2c <tc_aes_encrypt>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d103      	bne.n	8000848 <BL_Encrypt_Backup+0x9c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000840:	b662      	cpsie	i
}
 8000842:	bf00      	nop
             __enable_irq();
             return 0;
 8000844:	2300      	movs	r3, #0
 8000846:	e025      	b.n	8000894 <BL_Encrypt_Backup+0xe8>
        }

        if (Flash_Interface_Write(dest_addr + offset, buffer_enc, 16) != FLASH_OK) {
 8000848:	683a      	ldr	r2, [r7, #0]
 800084a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800084e:	4413      	add	r3, r2
 8000850:	f107 010c 	add.w	r1, r7, #12
 8000854:	2210      	movs	r2, #16
 8000856:	4618      	mov	r0, r3
 8000858:	f000 fe50 	bl	80014fc <Flash_Interface_Write>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d008      	beq.n	8000874 <BL_Encrypt_Backup+0xc8>
  __ASM volatile ("cpsie i" : : : "memory");
 8000862:	b662      	cpsie	i
}
 8000864:	bf00      	nop
            __enable_irq();
            printf("Backup Write Failed at offset 0x%x\r\n", (unsigned int)offset);
 8000866:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800086a:	4812      	ldr	r0, [pc, #72]	@ (80008b4 <BL_Encrypt_Backup+0x108>)
 800086c:	f000 fcfe 	bl	800126c <tfp_printf>
            return 0;
 8000870:	2300      	movs	r3, #0
 8000872:	e00f      	b.n	8000894 <BL_Encrypt_Backup+0xe8>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000874:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000878:	3310      	adds	r3, #16
 800087a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800087e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000886:	d3c4      	bcc.n	8000812 <BL_Encrypt_Backup+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8000888:	b662      	cpsie	i
}
 800088a:	bf00      	nop
        }
    }

    __enable_irq();

    printf("  Backup Complete.\r\n");
 800088c:	480a      	ldr	r0, [pc, #40]	@ (80008b8 <BL_Encrypt_Backup+0x10c>)
 800088e:	f000 fced 	bl	800126c <tfp_printf>
    return 1;
 8000892:	2301      	movs	r3, #1
}
 8000894:	4618      	mov	r0, r3
 8000896:	37e4      	adds	r7, #228	@ 0xe4
 8000898:	46bd      	mov	sp, r7
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	08007b7c 	.word	0x08007b7c
 80008a0:	080071c0 	.word	0x080071c0
 80008a4:	080071e0 	.word	0x080071e0
 80008a8:	0800711c 	.word	0x0800711c
 80008ac:	08007134 	.word	0x08007134
 80008b0:	08007204 	.word	0x08007204
 80008b4:	08007238 	.word	0x08007238
 80008b8:	08007260 	.word	0x08007260

080008bc <BL_Decrypt_Backup_Image>:
 * @details Reads encrypted backup from S6, decrypts it, and writes to S7.
 * @param  src_addr  Source address (Backup Slot).
 * @param  dest_addr Destination address (Scratchpad).
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Decrypt_Backup_Image(uint32_t src_addr, uint32_t dest_addr) {
 80008bc:	b590      	push	{r4, r7, lr}
 80008be:	b0b9      	sub	sp, #228	@ 0xe4
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
 80008c4:	6039      	str	r1, [r7, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16];
    uint8_t buffer_dec[16];

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 80008c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008ca:	492c      	ldr	r1, [pc, #176]	@ (800097c <BL_Decrypt_Backup_Image+0xc0>)
 80008cc:	4618      	mov	r0, r3
 80008ce:	f003 fc23 	bl	8004118 <tc_aes128_set_decrypt_key>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d101      	bne.n	80008dc <BL_Decrypt_Backup_Image+0x20>
 80008d8:	2300      	movs	r3, #0
 80008da:	e04a      	b.n	8000972 <BL_Decrypt_Backup_Image+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	bf00      	nop

    __disable_irq();

    if (Flash_Interface_Erase(dest_addr, SLOT_SIZE) != FLASH_OK) {
 80008e0:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80008e4:	6838      	ldr	r0, [r7, #0]
 80008e6:	f000 fdcf 	bl	8001488 <Flash_Interface_Erase>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d003      	beq.n	80008f8 <BL_Decrypt_Backup_Image+0x3c>
  __ASM volatile ("cpsie i" : : : "memory");
 80008f0:	b662      	cpsie	i
}
 80008f2:	bf00      	nop
        __enable_irq();
        return 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	e03c      	b.n	8000972 <BL_Decrypt_Backup_Image+0xb6>
    }

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80008fe:	e030      	b.n	8000962 <BL_Decrypt_Backup_Image+0xa6>
        memcpy(buffer_enc, (void*)(src_addr + offset), 16);
 8000900:	687a      	ldr	r2, [r7, #4]
 8000902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000906:	4413      	add	r3, r2
 8000908:	f107 041c 	add.w	r4, r7, #28
 800090c:	6818      	ldr	r0, [r3, #0]
 800090e:	6859      	ldr	r1, [r3, #4]
 8000910:	689a      	ldr	r2, [r3, #8]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        if (tc_aes_decrypt(buffer_dec, buffer_enc, &s) == 0) {
 8000916:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800091a:	f107 011c 	add.w	r1, r7, #28
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	4618      	mov	r0, r3
 8000924:	f003 ff77 	bl	8004816 <tc_aes_decrypt>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d103      	bne.n	8000936 <BL_Decrypt_Backup_Image+0x7a>
  __ASM volatile ("cpsie i" : : : "memory");
 800092e:	b662      	cpsie	i
}
 8000930:	bf00      	nop
             __enable_irq();
             return 0;
 8000932:	2300      	movs	r3, #0
 8000934:	e01d      	b.n	8000972 <BL_Decrypt_Backup_Image+0xb6>
        }

        if (Flash_Interface_Write(dest_addr + offset, buffer_dec, 16) != FLASH_OK) {
 8000936:	683a      	ldr	r2, [r7, #0]
 8000938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800093c:	4413      	add	r3, r2
 800093e:	f107 010c 	add.w	r1, r7, #12
 8000942:	2210      	movs	r2, #16
 8000944:	4618      	mov	r0, r3
 8000946:	f000 fdd9 	bl	80014fc <Flash_Interface_Write>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d003      	beq.n	8000958 <BL_Decrypt_Backup_Image+0x9c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000950:	b662      	cpsie	i
}
 8000952:	bf00      	nop
            __enable_irq();
            return 0;
 8000954:	2300      	movs	r3, #0
 8000956:	e00c      	b.n	8000972 <BL_Decrypt_Backup_Image+0xb6>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800095c:	3310      	adds	r3, #16
 800095e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000966:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800096a:	d3c9      	bcc.n	8000900 <BL_Decrypt_Backup_Image+0x44>
  __ASM volatile ("cpsie i" : : : "memory");
 800096c:	b662      	cpsie	i
}
 800096e:	bf00      	nop
        }
    }
    __enable_irq();

    return 1;
 8000970:	2301      	movs	r3, #1
}
 8000972:	4618      	mov	r0, r3
 8000974:	37e4      	adds	r7, #228	@ 0xe4
 8000976:	46bd      	mov	sp, r7
 8000978:	bd90      	pop	{r4, r7, pc}
 800097a:	bf00      	nop
 800097c:	08007b7c 	.word	0x08007b7c

08000980 <BL_Swap_NoBuffer>:
 * 2. Decrypt Image (S6) -> Scratchpad (S7).
 * 3. Backup Active App (S5) -> Download Slot (S6) (Encrypted).
 * 4. Install New App (S7) -> Active Slot (S5).
 * 5. Reset System.
 */
void BL_Swap_NoBuffer(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	b098      	sub	sp, #96	@ 0x60
 8000984:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000986:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff fde8 	bl	8000560 <BL_ReadConfig>

    uint32_t footer_addr = Find_Footer_Address(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000990:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000994:	4849      	ldr	r0, [pc, #292]	@ (8000abc <BL_Swap_NoBuffer+0x13c>)
 8000996:	f000 f93d 	bl	8000c14 <Find_Footer_Address>
 800099a:	65f8      	str	r0, [r7, #92]	@ 0x5c
    if (footer_addr == 0) {
 800099c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d10a      	bne.n	80009b8 <BL_Swap_NoBuffer+0x38>
        printf("Error: No Footer found in S6.\r\n");
 80009a2:	4847      	ldr	r0, [pc, #284]	@ (8000ac0 <BL_Swap_NoBuffer+0x140>)
 80009a4:	f000 fc62 	bl	800126c <tfp_printf>
        cfg.system_status = STATE_NORMAL;
 80009a8:	2304      	movs	r3, #4
 80009aa:	653b      	str	r3, [r7, #80]	@ 0x50
        BL_WriteConfig(&cfg);
 80009ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff fdf7 	bl	80005a4 <BL_WriteConfig>
        return;
 80009b6:	e07e      	b.n	8000ab6 <BL_Swap_NoBuffer+0x136>
    }

    fw_footer_t footer;
    memcpy(&footer, (void*)footer_addr, sizeof(fw_footer_t));
 80009b8:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80009ba:	463b      	mov	r3, r7
 80009bc:	224c      	movs	r2, #76	@ 0x4c
 80009be:	4618      	mov	r0, r3
 80009c0:	f006 fb80 	bl	80070c4 <memcpy>

    printf("[BL] Verifying Signature... ");
 80009c4:	483f      	ldr	r0, [pc, #252]	@ (8000ac4 <BL_Swap_NoBuffer+0x144>)
 80009c6:	f000 fc51 	bl	800126c <tfp_printf>
    FW_Status_t status = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 80009ca:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80009ce:	483b      	ldr	r0, [pc, #236]	@ (8000abc <BL_Swap_NoBuffer+0x13c>)
 80009d0:	f000 f94c 	bl	8000c6c <Firmware_Is_Valid>
 80009d4:	4603      	mov	r3, r0
 80009d6:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

	if (status != BL_OK) {
 80009da:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d020      	beq.n	8000a24 <BL_Swap_NoBuffer+0xa4>
		printf("FAIL! Error Code: %d\r\n", status);
 80009e2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80009e6:	4619      	mov	r1, r3
 80009e8:	4837      	ldr	r0, [pc, #220]	@ (8000ac8 <BL_Swap_NoBuffer+0x148>)
 80009ea:	f000 fc3f 	bl	800126c <tfp_printf>

		//Erase the Download Slot since the Firmware is not valid.
		Flash_Interface_Erase(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 80009ee:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80009f2:	4832      	ldr	r0, [pc, #200]	@ (8000abc <BL_Swap_NoBuffer+0x13c>)
 80009f4:	f000 fd48 	bl	8001488 <Flash_Interface_Erase>

		if (status == BL_ERR_SIG_FAIL) printf("Reason: ECDSA Signature Mismatch.\r\n");
 80009f8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80009fc:	2b07      	cmp	r3, #7
 80009fe:	d102      	bne.n	8000a06 <BL_Swap_NoBuffer+0x86>
 8000a00:	4832      	ldr	r0, [pc, #200]	@ (8000acc <BL_Swap_NoBuffer+0x14c>)
 8000a02:	f000 fc33 	bl	800126c <tfp_printf>
		if (status == BL_ERR_FOOTER_NOT_FOUND) printf("Reason: Footer Missing.\r\n");
 8000a06:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d102      	bne.n	8000a14 <BL_Swap_NoBuffer+0x94>
 8000a0e:	4830      	ldr	r0, [pc, #192]	@ (8000ad0 <BL_Swap_NoBuffer+0x150>)
 8000a10:	f000 fc2c 	bl	800126c <tfp_printf>

		cfg.system_status = STATE_NORMAL;
 8000a14:	2304      	movs	r3, #4
 8000a16:	653b      	str	r3, [r7, #80]	@ 0x50
		BL_WriteConfig(&cfg);
 8000a18:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fdc1 	bl	80005a4 <BL_WriteConfig>
		return;
 8000a22:	e048      	b.n	8000ab6 <BL_Swap_NoBuffer+0x136>
	}
    printf("OK!\r\n");
 8000a24:	482b      	ldr	r0, [pc, #172]	@ (8000ad4 <BL_Swap_NoBuffer+0x154>)
 8000a26:	f000 fc21 	bl	800126c <tfp_printf>
    printf("[BL] Valid Update! Ver: %d, Payload: %d\r\n", (int)footer.version, (int)footer.size);
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	461a      	mov	r2, r3
 8000a32:	4829      	ldr	r0, [pc, #164]	@ (8000ad8 <BL_Swap_NoBuffer+0x158>)
 8000a34:	f000 fc1a 	bl	800126c <tfp_printf>

    printf("[1/3] Decrypting S6 -> S7...\r\n");
 8000a38:	4828      	ldr	r0, [pc, #160]	@ (8000adc <BL_Swap_NoBuffer+0x15c>)
 8000a3a:	f000 fc17 	bl	800126c <tfp_printf>
    if (!BL_Decrypt_Update_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR, footer.size)) {
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	461a      	mov	r2, r3
 8000a42:	4927      	ldr	r1, [pc, #156]	@ (8000ae0 <BL_Swap_NoBuffer+0x160>)
 8000a44:	481d      	ldr	r0, [pc, #116]	@ (8000abc <BL_Swap_NoBuffer+0x13c>)
 8000a46:	f7ff fe09 	bl	800065c <BL_Decrypt_Update_Image>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d103      	bne.n	8000a58 <BL_Swap_NoBuffer+0xd8>
        printf("Error: Decryption Failed.\r\n"); return;
 8000a50:	4824      	ldr	r0, [pc, #144]	@ (8000ae4 <BL_Swap_NoBuffer+0x164>)
 8000a52:	f000 fc0b 	bl	800126c <tfp_printf>
 8000a56:	e02e      	b.n	8000ab6 <BL_Swap_NoBuffer+0x136>
    }

    printf("[2/3] Backing up S5 -> S6...\r\n");
 8000a58:	4823      	ldr	r0, [pc, #140]	@ (8000ae8 <BL_Swap_NoBuffer+0x168>)
 8000a5a:	f000 fc07 	bl	800126c <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000a5e:	4917      	ldr	r1, [pc, #92]	@ (8000abc <BL_Swap_NoBuffer+0x13c>)
 8000a60:	4822      	ldr	r0, [pc, #136]	@ (8000aec <BL_Swap_NoBuffer+0x16c>)
 8000a62:	f7ff fea3 	bl	80007ac <BL_Encrypt_Backup>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d103      	bne.n	8000a74 <BL_Swap_NoBuffer+0xf4>
        printf("Error: Backup Failed.\r\n"); return;
 8000a6c:	4820      	ldr	r0, [pc, #128]	@ (8000af0 <BL_Swap_NoBuffer+0x170>)
 8000a6e:	f000 fbfd 	bl	800126c <tfp_printf>
 8000a72:	e020      	b.n	8000ab6 <BL_Swap_NoBuffer+0x136>
    }

    printf("[3/3] Installing S7 -> S5...\r\n");
 8000a74:	481f      	ldr	r0, [pc, #124]	@ (8000af4 <BL_Swap_NoBuffer+0x174>)
 8000a76:	f000 fbf9 	bl	800126c <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000a7a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000a7e:	491b      	ldr	r1, [pc, #108]	@ (8000aec <BL_Swap_NoBuffer+0x16c>)
 8000a80:	4817      	ldr	r0, [pc, #92]	@ (8000ae0 <BL_Swap_NoBuffer+0x160>)
 8000a82:	f7ff fdad 	bl	80005e0 <BL_Raw_Copy>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d103      	bne.n	8000a94 <BL_Swap_NoBuffer+0x114>
        printf("Error: Installation Failed.\r\n"); return;
 8000a8c:	481a      	ldr	r0, [pc, #104]	@ (8000af8 <BL_Swap_NoBuffer+0x178>)
 8000a8e:	f000 fbed 	bl	800126c <tfp_printf>
 8000a92:	e010      	b.n	8000ab6 <BL_Swap_NoBuffer+0x136>
    }

    printf("[BL] Update Successful! Setting State to NORMAL.\r\n");
 8000a94:	4819      	ldr	r0, [pc, #100]	@ (8000afc <BL_Swap_NoBuffer+0x17c>)
 8000a96:	f000 fbe9 	bl	800126c <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	653b      	str	r3, [r7, #80]	@ 0x50
    cfg.current_version = footer.version;
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	657b      	str	r3, [r7, #84]	@ 0x54
    BL_WriteConfig(&cfg);
 8000aa2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fd7c 	bl	80005a4 <BL_WriteConfig>

    printf("Swap Complete. Resetting...\r\n");
 8000aac:	4814      	ldr	r0, [pc, #80]	@ (8000b00 <BL_Swap_NoBuffer+0x180>)
 8000aae:	f000 fbdd 	bl	800126c <tfp_printf>
    __NVIC_SystemReset();
 8000ab2:	f7ff fd3f 	bl	8000534 <__NVIC_SystemReset>
}
 8000ab6:	3760      	adds	r7, #96	@ 0x60
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	08080000 	.word	0x08080000
 8000ac0:	08007278 	.word	0x08007278
 8000ac4:	08007298 	.word	0x08007298
 8000ac8:	080072b8 	.word	0x080072b8
 8000acc:	080072d0 	.word	0x080072d0
 8000ad0:	080072f4 	.word	0x080072f4
 8000ad4:	08007310 	.word	0x08007310
 8000ad8:	08007318 	.word	0x08007318
 8000adc:	08007344 	.word	0x08007344
 8000ae0:	080c0000 	.word	0x080c0000
 8000ae4:	08007364 	.word	0x08007364
 8000ae8:	08007380 	.word	0x08007380
 8000aec:	08040000 	.word	0x08040000
 8000af0:	080073a0 	.word	0x080073a0
 8000af4:	080073b8 	.word	0x080073b8
 8000af8:	080073d8 	.word	0x080073d8
 8000afc:	080073f8 	.word	0x080073f8
 8000b00:	0800742c 	.word	0x0800742c

08000b04 <BL_Rollback>:
 * 1. Decrypt Backup (S6) -> Scratchpad (S7).
 * 2. Backup Active App (S5) -> Download Slot (S6) (Encrypted).
 * 3. Install Old App (S7) -> Active Slot (S5).
 * 4. Reset System.
 */
uint8_t BL_Rollback(void) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08a      	sub	sp, #40	@ 0x28
 8000b08:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000b0a:	f107 030c 	add.w	r3, r7, #12
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fd26 	bl	8000560 <BL_ReadConfig>
    uint8_t error_code=BL_OK;
 8000b14:	2300      	movs	r3, #0
 8000b16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    printf("\r\n[BL] Starting Rollback/Toggle...\r\n");
 8000b1a:	4831      	ldr	r0, [pc, #196]	@ (8000be0 <BL_Rollback+0xdc>)
 8000b1c:	f000 fba6 	bl	800126c <tfp_printf>

    printf("[1/3] Decrypting Backup (S6 -> S7)...\r\n");
 8000b20:	4830      	ldr	r0, [pc, #192]	@ (8000be4 <BL_Rollback+0xe0>)
 8000b22:	f000 fba3 	bl	800126c <tfp_printf>
    if (!BL_Decrypt_Backup_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 8000b26:	4930      	ldr	r1, [pc, #192]	@ (8000be8 <BL_Rollback+0xe4>)
 8000b28:	4830      	ldr	r0, [pc, #192]	@ (8000bec <BL_Rollback+0xe8>)
 8000b2a:	f7ff fec7 	bl	80008bc <BL_Decrypt_Backup_Image>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d104      	bne.n	8000b3e <BL_Rollback+0x3a>
        printf("Error: Rollback Decryption Failed.\r\n");
 8000b34:	482e      	ldr	r0, [pc, #184]	@ (8000bf0 <BL_Rollback+0xec>)
 8000b36:	f000 fb99 	bl	800126c <tfp_printf>
        return 1;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e04c      	b.n	8000bd8 <BL_Rollback+0xd4>
    }

    uint32_t *pDecryptedData = (uint32_t *)SCRATCH_ADDR; // Start of S7 (0x080C0000)
 8000b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8000be8 <BL_Rollback+0xe4>)
 8000b40:	623b      	str	r3, [r7, #32]
	uint32_t stackPointer = pDecryptedData[0];
 8000b42:	6a3b      	ldr	r3, [r7, #32]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	61fb      	str	r3, [r7, #28]
	uint32_t resetVector  = pDecryptedData[1];
 8000b48:	6a3b      	ldr	r3, [r7, #32]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	61bb      	str	r3, [r7, #24]
	// Check 2: Reset Vector must be within Flash range (approx 0x08040000 to 0x08080000)

	// Simple check: Is the Reset Vector pointing to Flash?

	//TODO: THIS FLASH ADDRESSES MIGHT CHANGE FOR OTHER MCU'S, WE SHOULD GENERALIZE THIS LOGIC
	if ((resetVector & 0xFF000000) != 0x08000000)
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000b54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000b58:	d012      	beq.n	8000b80 <BL_Rollback+0x7c>
	{
		printf("[ERROR] The Backup in S6 is Empty or Invalid!\r\n");
 8000b5a:	4826      	ldr	r0, [pc, #152]	@ (8000bf4 <BL_Rollback+0xf0>)
 8000b5c:	f000 fb86 	bl	800126c <tfp_printf>
		printf("[ERROR] Reset Vector: 0x%08X. Aborting Swap to protect Active App.\r\n", (unsigned int)resetVector);
 8000b60:	69b9      	ldr	r1, [r7, #24]
 8000b62:	4825      	ldr	r0, [pc, #148]	@ (8000bf8 <BL_Rollback+0xf4>)
 8000b64:	f000 fb82 	bl	800126c <tfp_printf>

		// Return to NORMAL state without erasing S5
		BootConfig_t cfg;
		BL_ReadConfig(&cfg);
 8000b68:	463b      	mov	r3, r7
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff fcf8 	bl	8000560 <BL_ReadConfig>
		cfg.system_status = STATE_NORMAL;
 8000b70:	2304      	movs	r3, #4
 8000b72:	607b      	str	r3, [r7, #4]
		BL_WriteConfig(&cfg);
 8000b74:	463b      	mov	r3, r7
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fd14 	bl	80005a4 <BL_WriteConfig>
		return 2;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	e02b      	b.n	8000bd8 <BL_Rollback+0xd4>
	}

    printf("[2/3] Backing up Current App (S5 -> S6)...\r\n");
 8000b80:	481e      	ldr	r0, [pc, #120]	@ (8000bfc <BL_Rollback+0xf8>)
 8000b82:	f000 fb73 	bl	800126c <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000b86:	4919      	ldr	r1, [pc, #100]	@ (8000bec <BL_Rollback+0xe8>)
 8000b88:	481d      	ldr	r0, [pc, #116]	@ (8000c00 <BL_Rollback+0xfc>)
 8000b8a:	f7ff fe0f 	bl	80007ac <BL_Encrypt_Backup>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d104      	bne.n	8000b9e <BL_Rollback+0x9a>
        printf("Error: Backup Failed.\r\n");
 8000b94:	481b      	ldr	r0, [pc, #108]	@ (8000c04 <BL_Rollback+0x100>)
 8000b96:	f000 fb69 	bl	800126c <tfp_printf>
        return 3;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e01c      	b.n	8000bd8 <BL_Rollback+0xd4>
    }

    printf("[3/3] Restoring Old App (S7 -> S5)...\r\n");
 8000b9e:	481a      	ldr	r0, [pc, #104]	@ (8000c08 <BL_Rollback+0x104>)
 8000ba0:	f000 fb64 	bl	800126c <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000ba4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000ba8:	4915      	ldr	r1, [pc, #84]	@ (8000c00 <BL_Rollback+0xfc>)
 8000baa:	480f      	ldr	r0, [pc, #60]	@ (8000be8 <BL_Rollback+0xe4>)
 8000bac:	f7ff fd18 	bl	80005e0 <BL_Raw_Copy>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d104      	bne.n	8000bc0 <BL_Rollback+0xbc>
        printf("Error: Installation Failed.\r\n");
 8000bb6:	4815      	ldr	r0, [pc, #84]	@ (8000c0c <BL_Rollback+0x108>)
 8000bb8:	f000 fb58 	bl	800126c <tfp_printf>
        return 4;
 8000bbc:	2304      	movs	r3, #4
 8000bbe:	e00b      	b.n	8000bd8 <BL_Rollback+0xd4>
    }

    printf("[BL] Rollback Successful! Resetting...\r\n");
 8000bc0:	4813      	ldr	r0, [pc, #76]	@ (8000c10 <BL_Rollback+0x10c>)
 8000bc2:	f000 fb53 	bl	800126c <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000bc6:	2304      	movs	r3, #4
 8000bc8:	613b      	str	r3, [r7, #16]
    BL_WriteConfig(&cfg);
 8000bca:	f107 030c 	add.w	r3, r7, #12
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff fce8 	bl	80005a4 <BL_WriteConfig>
    __NVIC_SystemReset();
 8000bd4:	f7ff fcae 	bl	8000534 <__NVIC_SystemReset>
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3728      	adds	r7, #40	@ 0x28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	0800744c 	.word	0x0800744c
 8000be4:	08007474 	.word	0x08007474
 8000be8:	080c0000 	.word	0x080c0000
 8000bec:	08080000 	.word	0x08080000
 8000bf0:	0800749c 	.word	0x0800749c
 8000bf4:	080074c4 	.word	0x080074c4
 8000bf8:	080074f4 	.word	0x080074f4
 8000bfc:	0800753c 	.word	0x0800753c
 8000c00:	08040000 	.word	0x08040000
 8000c04:	080073a0 	.word	0x080073a0
 8000c08:	0800756c 	.word	0x0800756c
 8000c0c:	080073d8 	.word	0x080073d8
 8000c10:	08007594 	.word	0x08007594

08000c14 <Find_Footer_Address>:
 * @param  slot_start Start address of the Flash sector/slot.
 * @param  slot_size  Size of the slot in bytes.
 * @retval Address of the fw_footer_t structure, or 0 if not found.
 */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b087      	sub	sp, #28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	4413      	add	r3, r2
 8000c24:	613b      	str	r3, [r7, #16]

    // Scan backwards from end of slot, 4 bytes at a time
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	3b04      	subs	r3, #4
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	e011      	b.n	8000c52 <Find_Footer_Address+0x3e>
    {
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a0d      	ldr	r2, [pc, #52]	@ (8000c68 <Find_Footer_Address+0x54>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d109      	bne.n	8000c4c <Find_Footer_Address+0x38>
        {
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	3b48      	subs	r3, #72	@ 0x48
 8000c3c:	60fb      	str	r3, [r7, #12]
            if (footer_start < slot_start) continue;
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d301      	bcc.n	8000c4a <Find_Footer_Address+0x36>
            return footer_start;
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	e008      	b.n	8000c5c <Find_Footer_Address+0x48>
            if (footer_start < slot_start) continue;
 8000c4a:	bf00      	nop
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	3b04      	subs	r3, #4
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	697a      	ldr	r2, [r7, #20]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d2e9      	bcs.n	8000c2e <Find_Footer_Address+0x1a>
        }
    }
    return 0; // Not found
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	371c      	adds	r7, #28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	454e4421 	.word	0x454e4421

08000c6c <Firmware_Is_Valid>:
 * @param  start_addr Start address of the image in Flash.
 * @param  slot_size  Maximum size of the slot.
 * @retval BL_OK on success, or specific error code (e.g., BL_ERR_SIG_FAIL) on failure.
 */
FW_Status_t Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b0ad      	sub	sp, #180	@ 0xb4
 8000c70:	af02      	add	r7, sp, #8
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
    // 1. Find the footer
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 8000c76:	6839      	ldr	r1, [r7, #0]
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff ffcb 	bl	8000c14 <Find_Footer_Address>
 8000c7e:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 8000c82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <Firmware_Is_Valid+0x22>
        return BL_ERR_FOOTER_NOT_FOUND;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e043      	b.n	8000d16 <Firmware_Is_Valid+0xaa>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 8000c8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000c92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // Sanity check: Ensure payload size isn't larger than the slot
    if (footer->size > slot_size) {
 8000c96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	683a      	ldr	r2, [r7, #0]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d201      	bcs.n	8000ca6 <Firmware_Is_Valid+0x3a>
        return BL_ERR_IMAGE_SIZE_BAD;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e037      	b.n	8000d16 <Firmware_Is_Valid+0xaa>

    // 2. Hash the Payload
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    if (tc_sha256_init(&s) != 1) return BL_ERR_HASH_FAIL;
 8000ca6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000caa:	4618      	mov	r0, r3
 8000cac:	f005 fe56 	bl	800695c <tc_sha256_init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d001      	beq.n	8000cba <Firmware_Is_Valid+0x4e>
 8000cb6:	2306      	movs	r3, #6
 8000cb8:	e02d      	b.n	8000d16 <Firmware_Is_Valid+0xaa>

    // Hash the exact size specified in the footer
    tc_sha256_update(&s, (uint8_t*)start_addr, footer->size);
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f005 fe84 	bl	80069d4 <tc_sha256_update>

    if (tc_sha256_final(digest, &s) != 1) return BL_ERR_HASH_FAIL;
 8000ccc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000cd0:	f107 0308 	add.w	r3, r7, #8
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f005 febf 	bl	8006a5a <tc_sha256_final>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d001      	beq.n	8000ce6 <Firmware_Is_Valid+0x7a>
 8000ce2:	2306      	movs	r3, #6
 8000ce4:	e017      	b.n	8000d16 <Firmware_Is_Valid+0xaa>
    // 3. Verify Signature
    int verify_result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 8000ce6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000cea:	f103 0408 	add.w	r4, r3, #8
    int verify_result = uECC_verify(
 8000cee:	f005 f889 	bl	8005e04 <uECC_secp256r1>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	f107 0108 	add.w	r1, r7, #8
 8000cf8:	9300      	str	r3, [sp, #0]
 8000cfa:	4623      	mov	r3, r4
 8000cfc:	2220      	movs	r2, #32
 8000cfe:	4808      	ldr	r0, [pc, #32]	@ (8000d20 <Firmware_Is_Valid+0xb4>)
 8000d00:	f005 fb5a 	bl	80063b8 <uECC_verify>
 8000d04:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    if (verify_result == 1) {
 8000d08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d101      	bne.n	8000d14 <Firmware_Is_Valid+0xa8>
        return BL_OK; // Success!
 8000d10:	2300      	movs	r3, #0
 8000d12:	e000      	b.n	8000d16 <Firmware_Is_Valid+0xaa>
    } else {
        return BL_ERR_SIG_FAIL; // Cryptographic failure
 8000d14:	2307      	movs	r3, #7
    }
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	37ac      	adds	r7, #172	@ 0xac
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd90      	pop	{r4, r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08007b8c 	.word	0x08007b8c

08000d24 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 8000d2a:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <Bootloader_JumpToApp+0x94>)
 8000d2c:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	3304      	adds	r3, #4
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d033      	beq.n	8000dae <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 8000d46:	f000 ff5f 	bl	8001c08 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <Bootloader_JumpToApp+0x98>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000d50:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <Bootloader_JumpToApp+0x98>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <Bootloader_JumpToApp+0x98>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5c:	b672      	cpsid	i
}
 8000d5e:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 8000d60:	f000 fdaa 	bl	80018b8 <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	e010      	b.n	8000d8c <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000d6a:	4a15      	ldr	r2, [pc, #84]	@ (8000dc0 <Bootloader_JumpToApp+0x9c>)
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	3320      	adds	r3, #32
 8000d70:	f04f 31ff 	mov.w	r1, #4294967295
 8000d74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000d78:	4a11      	ldr	r2, [pc, #68]	@ (8000dc0 <Bootloader_JumpToApp+0x9c>)
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3360      	adds	r3, #96	@ 0x60
 8000d7e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	617b      	str	r3, [r7, #20]
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	2b07      	cmp	r3, #7
 8000d90:	ddeb      	ble.n	8000d6a <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8000d92:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc4 <Bootloader_JumpToApp+0xa0>)
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	6093      	str	r3, [r2, #8]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	f383 8808 	msr	MSP, r3
}
 8000da2:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	607b      	str	r3, [r7, #4]
    pJump();
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4798      	blx	r3
 8000dac:	e000      	b.n	8000db0 <Bootloader_JumpToApp+0x8c>
        return;
 8000dae:	bf00      	nop
}
 8000db0:	3718      	adds	r7, #24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	08040000 	.word	0x08040000
 8000dbc:	e000e010 	.word	0xe000e010
 8000dc0:	e000e100 	.word	0xe000e100
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  /* USER CODE BEGIN 2 */
  System_Interface_Init();
 8000dce:	f000 fbcb 	bl	8001568 <System_Interface_Init>

  printf("\r\n========================================\r\n");
 8000dd2:	4851      	ldr	r0, [pc, #324]	@ (8000f18 <main+0x150>)
 8000dd4:	f000 fa4a 	bl	800126c <tfp_printf>
  printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 7);
 8000dd8:	2207      	movs	r2, #7
 8000dda:	2101      	movs	r1, #1
 8000ddc:	484f      	ldr	r0, [pc, #316]	@ (8000f1c <main+0x154>)
 8000dde:	f000 fa45 	bl	800126c <tfp_printf>
  printf("========================================\r\n");
 8000de2:	484f      	ldr	r0, [pc, #316]	@ (8000f20 <main+0x158>)
 8000de4:	f000 fa42 	bl	800126c <tfp_printf>

  if (BL_ReadConfig(&config)) {
 8000de8:	484e      	ldr	r0, [pc, #312]	@ (8000f24 <main+0x15c>)
 8000dea:	f7ff fbb9 	bl	8000560 <BL_ReadConfig>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d005      	beq.n	8000e00 <main+0x38>
      printf("[BL] Config Invalid/Empty. Initialized to Defaults.\r\n");
 8000df4:	484c      	ldr	r0, [pc, #304]	@ (8000f28 <main+0x160>)
 8000df6:	f000 fa39 	bl	800126c <tfp_printf>
      BL_WriteConfig(&config);
 8000dfa:	484a      	ldr	r0, [pc, #296]	@ (8000f24 <main+0x15c>)
 8000dfc:	f7ff fbd2 	bl	80005a4 <BL_WriteConfig>
  }

  //Check User Button
  if (System_Interface_ReadUserButton() == 1) {
 8000e00:	f000 fbcc 	bl	800159c <System_Interface_ReadUserButton>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d127      	bne.n	8000e5a <main+0x92>
	  printf("[BL] Button Pressed! Determining Mode...\r\n");
 8000e0a:	4848      	ldr	r0, [pc, #288]	@ (8000f2c <main+0x164>)
 8000e0c:	f000 fa2e 	bl	800126c <tfp_printf>

	//Check Firmware in Download Slot
	FW_Status_t status = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000e10:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000e14:	4846      	ldr	r0, [pc, #280]	@ (8000f30 <main+0x168>)
 8000e16:	f7ff ff29 	bl	8000c6c <Firmware_Is_Valid>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	73fb      	strb	r3, [r7, #15]

	if (status == BL_OK) {
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d106      	bne.n	8000e32 <main+0x6a>
		printf(" -> Valid Footer Found. Requesting UPDATE.\r\n");
 8000e24:	4843      	ldr	r0, [pc, #268]	@ (8000f34 <main+0x16c>)
 8000e26:	f000 fa21 	bl	800126c <tfp_printf>
		config.system_status = STATE_UPDATE_REQ;
 8000e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f24 <main+0x15c>)
 8000e2c:	2205      	movs	r2, #5
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	e013      	b.n	8000e5a <main+0x92>
	}
	else {
		// No New Update found.
		// We assume the user wants to SWAP (Rollback) to the other app.
		// Optional: Check if S6 is empty (0xFFFFFFFF) to prevent swapping with nothing.
		uint32_t *s6_ptr = (uint32_t*)APP_DOWNLOAD_START_ADDR;
 8000e32:	4b3f      	ldr	r3, [pc, #252]	@ (8000f30 <main+0x168>)
 8000e34:	60bb      	str	r3, [r7, #8]
		if (*s6_ptr == 0xFFFFFFFF) {
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e3e:	d106      	bne.n	8000e4e <main+0x86>
		   printf(" -> Download Slot is Empty. Cannot Swap.\r\n");
 8000e40:	483d      	ldr	r0, [pc, #244]	@ (8000f38 <main+0x170>)
 8000e42:	f000 fa13 	bl	800126c <tfp_printf>
		   config.system_status = STATE_NORMAL;
 8000e46:	4b37      	ldr	r3, [pc, #220]	@ (8000f24 <main+0x15c>)
 8000e48:	2204      	movs	r2, #4
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	e005      	b.n	8000e5a <main+0x92>
		}
		else {
		   printf(" -> Download Slot has data (Backup). Requesting SWAP/ROLLBACK.\r\n");
 8000e4e:	483b      	ldr	r0, [pc, #236]	@ (8000f3c <main+0x174>)
 8000e50:	f000 fa0c 	bl	800126c <tfp_printf>
		   config.system_status = STATE_ROLLBACK; // <--- This performs the swap
 8000e54:	4b33      	ldr	r3, [pc, #204]	@ (8000f24 <main+0x15c>)
 8000e56:	2206      	movs	r2, #6
 8000e58:	605a      	str	r2, [r3, #4]
}
	}
  }

  // 3. State Machine
  switch(config.system_status){
 8000e5a:	4b32      	ldr	r3, [pc, #200]	@ (8000f24 <main+0x15c>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b05      	cmp	r3, #5
 8000e60:	d002      	beq.n	8000e68 <main+0xa0>
 8000e62:	2b06      	cmp	r3, #6
 8000e64:	d00f      	beq.n	8000e86 <main+0xbe>
 8000e66:	e01e      	b.n	8000ea6 <main+0xde>
      case STATE_UPDATE_REQ:
          printf("[BL] State: UPDATE REQUESTED.\r\n");
 8000e68:	4835      	ldr	r0, [pc, #212]	@ (8000f40 <main+0x178>)
 8000e6a:	f000 f9ff 	bl	800126c <tfp_printf>
          BL_Swap_NoBuffer();
 8000e6e:	f7ff fd87 	bl	8000980 <BL_Swap_NoBuffer>

          printf("[BL] Update Process Finished/Failed. Clearing state.\r\n");
 8000e72:	4834      	ldr	r0, [pc, #208]	@ (8000f44 <main+0x17c>)
 8000e74:	f000 f9fa 	bl	800126c <tfp_printf>
          config.system_status = STATE_NORMAL;
 8000e78:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <main+0x15c>)
 8000e7a:	2204      	movs	r2, #4
 8000e7c:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 8000e7e:	4829      	ldr	r0, [pc, #164]	@ (8000f24 <main+0x15c>)
 8000e80:	f7ff fb90 	bl	80005a4 <BL_WriteConfig>
          break;
 8000e84:	e046      	b.n	8000f14 <main+0x14c>

      case STATE_ROLLBACK:
          // Call new Rollback Function

    	  if(BL_Rollback() != BL_OK){
 8000e86:	f7ff fe3d 	bl	8000b04 <BL_Rollback>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d00a      	beq.n	8000ea6 <main+0xde>

          printf("[BL] Rollback Failed. Reverting state to NORMAL.\r\n");
 8000e90:	482d      	ldr	r0, [pc, #180]	@ (8000f48 <main+0x180>)
 8000e92:	f000 f9eb 	bl	800126c <tfp_printf>
          config.system_status = STATE_NORMAL;
 8000e96:	4b23      	ldr	r3, [pc, #140]	@ (8000f24 <main+0x15c>)
 8000e98:	2204      	movs	r2, #4
 8000e9a:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 8000e9c:	4821      	ldr	r0, [pc, #132]	@ (8000f24 <main+0x15c>)
 8000e9e:	f7ff fb81 	bl	80005a4 <BL_WriteConfig>
          System_Interface_Reset();
 8000ea2:	f000 fb75 	bl	8001590 <System_Interface_Reset>
    	  }


      case STATE_NORMAL:
      default:
          printf("[BL] State: NORMAL. Checking Active Application (S5)...\r\n");
 8000ea6:	4829      	ldr	r0, [pc, #164]	@ (8000f4c <main+0x184>)
 8000ea8:	f000 f9e0 	bl	800126c <tfp_printf>

          // Check if S5 contains valid code (Reset Vector check)
          uint32_t *app_reset_vector = (uint32_t*)(APP_ACTIVE_START_ADDR + 4);
 8000eac:	4b28      	ldr	r3, [pc, #160]	@ (8000f50 <main+0x188>)
 8000eae:	607b      	str	r3, [r7, #4]
          uint32_t app_entry_point = *app_reset_vector;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	603b      	str	r3, [r7, #0]

          if (app_entry_point > APP_ACTIVE_START_ADDR && app_entry_point < (APP_ACTIVE_START_ADDR + SLOT_SIZE))
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	4a26      	ldr	r2, [pc, #152]	@ (8000f54 <main+0x18c>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d90a      	bls.n	8000ed4 <main+0x10c>
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	4a25      	ldr	r2, [pc, #148]	@ (8000f58 <main+0x190>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d806      	bhi.n	8000ed4 <main+0x10c>
          {
              printf("[BL] Valid App found at 0x%X. Jumping...\r\n", (unsigned int)APP_ACTIVE_START_ADDR);
 8000ec6:	4923      	ldr	r1, [pc, #140]	@ (8000f54 <main+0x18c>)
 8000ec8:	4824      	ldr	r0, [pc, #144]	@ (8000f5c <main+0x194>)
 8000eca:	f000 f9cf 	bl	800126c <tfp_printf>
              Bootloader_JumpToApp();
 8000ece:	f7ff ff29 	bl	8000d24 <Bootloader_JumpToApp>
                  printf("[ERROR] No valid app in S5, and no update in S6.\r\n");
                  printf("[ERROR] System Halted.\r\n");
                  System_Interface_Error_Handler();
              }
          }
          break;
 8000ed2:	e01e      	b.n	8000f12 <main+0x14a>
              printf("[BL] S5 Empty or Invalid! Checking S6 for Auto-Provisioning...\r\n");
 8000ed4:	4822      	ldr	r0, [pc, #136]	@ (8000f60 <main+0x198>)
 8000ed6:	f000 f9c9 	bl	800126c <tfp_printf>
              if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) == BL_OK)
 8000eda:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000ede:	4814      	ldr	r0, [pc, #80]	@ (8000f30 <main+0x168>)
 8000ee0:	f7ff fec4 	bl	8000c6c <Firmware_Is_Valid>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d10b      	bne.n	8000f02 <main+0x13a>
                  printf("[BL] Valid Image found in S6! Triggering Update...\r\n");
 8000eea:	481e      	ldr	r0, [pc, #120]	@ (8000f64 <main+0x19c>)
 8000eec:	f000 f9be 	bl	800126c <tfp_printf>
                  config.system_status = STATE_UPDATE_REQ;
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <main+0x15c>)
 8000ef2:	2205      	movs	r2, #5
 8000ef4:	605a      	str	r2, [r3, #4]
                  BL_WriteConfig(&config);
 8000ef6:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <main+0x15c>)
 8000ef8:	f7ff fb54 	bl	80005a4 <BL_WriteConfig>
                  System_Interface_Reset();
 8000efc:	f000 fb48 	bl	8001590 <System_Interface_Reset>
          break;
 8000f00:	e007      	b.n	8000f12 <main+0x14a>
                  printf("[ERROR] No valid app in S5, and no update in S6.\r\n");
 8000f02:	4819      	ldr	r0, [pc, #100]	@ (8000f68 <main+0x1a0>)
 8000f04:	f000 f9b2 	bl	800126c <tfp_printf>
                  printf("[ERROR] System Halted.\r\n");
 8000f08:	4818      	ldr	r0, [pc, #96]	@ (8000f6c <main+0x1a4>)
 8000f0a:	f000 f9af 	bl	800126c <tfp_printf>
                  System_Interface_Error_Handler();
 8000f0e:	f000 fbcf 	bl	80016b0 <System_Interface_Error_Handler>
          break;
 8000f12:	bf00      	nop
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <main+0x14c>
 8000f18:	080075c0 	.word	0x080075c0
 8000f1c:	080075f0 	.word	0x080075f0
 8000f20:	08007618 	.word	0x08007618
 8000f24:	20000028 	.word	0x20000028
 8000f28:	08007644 	.word	0x08007644
 8000f2c:	0800767c 	.word	0x0800767c
 8000f30:	08080000 	.word	0x08080000
 8000f34:	080076a8 	.word	0x080076a8
 8000f38:	080076d8 	.word	0x080076d8
 8000f3c:	08007704 	.word	0x08007704
 8000f40:	08007748 	.word	0x08007748
 8000f44:	08007768 	.word	0x08007768
 8000f48:	080077a0 	.word	0x080077a0
 8000f4c:	080077d4 	.word	0x080077d4
 8000f50:	08040004 	.word	0x08040004
 8000f54:	08040000 	.word	0x08040000
 8000f58:	0807ffff 	.word	0x0807ffff
 8000f5c:	08007810 	.word	0x08007810
 8000f60:	0800783c 	.word	0x0800783c
 8000f64:	08007880 	.word	0x08007880
 8000f68:	080078b8 	.word	0x080078b8
 8000f6c:	080078ec 	.word	0x080078ec

08000f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f82:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f92:	4a08      	ldr	r2, [pc, #32]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f9a:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <HAL_MspInit+0x44>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fa2:	603b      	str	r3, [r7, #0]
 8000fa4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	40023800 	.word	0x40023800

08000fb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b0ac      	sub	sp, #176	@ 0xb0
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fd0:	f107 0318 	add.w	r3, r7, #24
 8000fd4:	2284      	movs	r2, #132	@ 0x84
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f006 f846 	bl	800706a <memset>
  if(huart->Instance==USART1)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a32      	ldr	r2, [pc, #200]	@ (80010ac <HAL_UART_MspInit+0xf4>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d15c      	bne.n	80010a2 <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fe8:	2340      	movs	r3, #64	@ 0x40
 8000fea:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fec:	2300      	movs	r3, #0
 8000fee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ff0:	f107 0318 	add.w	r3, r7, #24
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f001 ff99 	bl	8002f2c <HAL_RCCEx_PeriphCLKConfig>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001000:	f000 fade 	bl	80015c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001004:	4b2a      	ldr	r3, [pc, #168]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 8001006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001008:	4a29      	ldr	r2, [pc, #164]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 800100a:	f043 0310 	orr.w	r3, r3, #16
 800100e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001010:	4b27      	ldr	r3, [pc, #156]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 8001012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001014:	f003 0310 	and.w	r3, r3, #16
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101c:	4b24      	ldr	r3, [pc, #144]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 800101e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001020:	4a23      	ldr	r2, [pc, #140]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 8001022:	f043 0302 	orr.w	r3, r3, #2
 8001026:	6313      	str	r3, [r2, #48]	@ 0x30
 8001028:	4b21      	ldr	r3, [pc, #132]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 800102a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001034:	4b1e      	ldr	r3, [pc, #120]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 8001036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001038:	4a1d      	ldr	r2, [pc, #116]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001040:	4b1b      	ldr	r3, [pc, #108]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 8001042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001064:	2307      	movs	r3, #7
 8001066:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800106e:	4619      	mov	r1, r3
 8001070:	4810      	ldr	r0, [pc, #64]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001072:	f001 f8d9 	bl	8002228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001076:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800107a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108a:	2303      	movs	r3, #3
 800108c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001090:	2307      	movs	r3, #7
 8001092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001096:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800109a:	4619      	mov	r1, r3
 800109c:	4806      	ldr	r0, [pc, #24]	@ (80010b8 <HAL_UART_MspInit+0x100>)
 800109e:	f001 f8c3 	bl	8002228 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80010a2:	bf00      	nop
 80010a4:	37b0      	adds	r7, #176	@ 0xb0
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40011000 	.word	0x40011000
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40020400 	.word	0x40020400
 80010b8:	40020000 	.word	0x40020000

080010bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <NMI_Handler+0x4>

080010c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <HardFault_Handler+0x4>

080010cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <MemManage_Handler+0x4>

080010d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <BusFault_Handler+0x4>

080010dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <UsageFault_Handler+0x4>

080010e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001112:	f000 fc35 	bl	8001980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <SystemInit+0x20>)
 8001122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001126:	4a05      	ldr	r2, [pc, #20]	@ (800113c <SystemInit+0x20>)
 8001128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800112c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8001148:	4a04      	ldr	r2, [pc, #16]	@ (800115c <tfp_init+0x1c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6013      	str	r3, [r2, #0]
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000034 	.word	0x20000034

08001160 <_tfp_putc>:

static void _tfp_putc(char c) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <_tfp_putc+0x28>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d006      	beq.n	8001180 <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8001172:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <_tfp_putc+0x28>)
 8001174:	6818      	ldr	r0, [r3, #0]
 8001176:	1df9      	adds	r1, r7, #7
 8001178:	2364      	movs	r3, #100	@ 0x64
 800117a:	2201      	movs	r2, #1
 800117c:	f002 fb14 	bl	80037a8 <HAL_UART_Transmit>
    }
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000034 	.word	0x20000034

0800118c <_tfp_puts>:

static void _tfp_puts(char *s) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 8001194:	e006      	b.n	80011a4 <_tfp_puts+0x18>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	1c5a      	adds	r2, r3, #1
 800119a:	607a      	str	r2, [r7, #4]
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ffde 	bl	8001160 <_tfp_putc>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f4      	bne.n	8001196 <_tfp_puts+0xa>
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b090      	sub	sp, #64	@ 0x40
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 80011c2:	4b1e      	ldr	r3, [pc, #120]	@ (800123c <_tfp_print_unsigned+0x84>)
 80011c4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80011c8:	461d      	mov	r5, r3
 80011ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ce:	682b      	ldr	r3, [r5, #0]
 80011d0:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d11a      	bne.n	8001212 <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 80011dc:	2030      	movs	r0, #48	@ 0x30
 80011de:	f7ff ffbf 	bl	8001160 <_tfp_putc>
 80011e2:	e028      	b.n	8001236 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80011ec:	fb01 f202 	mul.w	r2, r1, r2
 80011f0:	1a9a      	subs	r2, r3, r2
 80011f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011f4:	1c59      	adds	r1, r3, #1
 80011f6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80011f8:	3240      	adds	r2, #64	@ 0x40
 80011fa:	443a      	add	r2, r7
 80011fc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001200:	3340      	adds	r3, #64	@ 0x40
 8001202:	443b      	add	r3, r7
 8001204:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001210:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d1e5      	bne.n	80011e4 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 8001218:	e00a      	b.n	8001230 <_tfp_print_unsigned+0x78>
 800121a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800121c:	3b01      	subs	r3, #1
 800121e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001220:	f107 0208 	add.w	r2, r7, #8
 8001224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff98 	bl	8001160 <_tfp_putc>
 8001230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001232:	2b00      	cmp	r3, #0
 8001234:	dcf1      	bgt.n	800121a <_tfp_print_unsigned+0x62>
}
 8001236:	3740      	adds	r7, #64	@ 0x40
 8001238:	46bd      	mov	sp, r7
 800123a:	bdb0      	pop	{r4, r5, r7, pc}
 800123c:	08007b38 	.word	0x08007b38

08001240 <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	da05      	bge.n	800125a <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 800124e:	202d      	movs	r0, #45	@ 0x2d
 8001250:	f7ff ff86 	bl	8001160 <_tfp_putc>
        i = -i;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	425b      	negs	r3, r3
 8001258:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	210a      	movs	r1, #10
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff ffaa 	bl	80011b8 <_tfp_print_unsigned>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 800126c:	b40f      	push	{r0, r1, r2, r3}
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 800127a:	e09d      	b.n	80013b8 <tfp_printf+0x14c>
        if (ch != '%') {
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	2b25      	cmp	r3, #37	@ 0x25
 8001280:	d004      	beq.n	800128c <tfp_printf+0x20>
            _tfp_putc(ch);
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff6b 	bl	8001160 <_tfp_putc>
            continue;
 800128a:	e095      	b.n	80013b8 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	613a      	str	r2, [r7, #16]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	f000 8097 	beq.w	80013cc <tfp_printf+0x160>
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f2c0 8085 	blt.w	80013ae <tfp_printf+0x142>
 80012a4:	2b78      	cmp	r3, #120	@ 0x78
 80012a6:	f300 8082 	bgt.w	80013ae <tfp_printf+0x142>
 80012aa:	2b58      	cmp	r3, #88	@ 0x58
 80012ac:	db7f      	blt.n	80013ae <tfp_printf+0x142>
 80012ae:	3b58      	subs	r3, #88	@ 0x58
 80012b0:	2b20      	cmp	r3, #32
 80012b2:	d87c      	bhi.n	80013ae <tfp_printf+0x142>
 80012b4:	a201      	add	r2, pc, #4	@ (adr r2, 80012bc <tfp_printf+0x50>)
 80012b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ba:	bf00      	nop
 80012bc:	08001385 	.word	0x08001385
 80012c0:	080013af 	.word	0x080013af
 80012c4:	080013af 	.word	0x080013af
 80012c8:	080013af 	.word	0x080013af
 80012cc:	080013af 	.word	0x080013af
 80012d0:	080013af 	.word	0x080013af
 80012d4:	080013af 	.word	0x080013af
 80012d8:	080013af 	.word	0x080013af
 80012dc:	080013af 	.word	0x080013af
 80012e0:	080013af 	.word	0x080013af
 80012e4:	080013af 	.word	0x080013af
 80012e8:	08001341 	.word	0x08001341
 80012ec:	08001363 	.word	0x08001363
 80012f0:	080013af 	.word	0x080013af
 80012f4:	080013af 	.word	0x080013af
 80012f8:	080013af 	.word	0x080013af
 80012fc:	080013af 	.word	0x080013af
 8001300:	080013af 	.word	0x080013af
 8001304:	080013af 	.word	0x080013af
 8001308:	080013af 	.word	0x080013af
 800130c:	080013af 	.word	0x080013af
 8001310:	080013af 	.word	0x080013af
 8001314:	080013af 	.word	0x080013af
 8001318:	080013af 	.word	0x080013af
 800131c:	08001397 	.word	0x08001397
 8001320:	080013af 	.word	0x080013af
 8001324:	080013af 	.word	0x080013af
 8001328:	08001353 	.word	0x08001353
 800132c:	080013af 	.word	0x080013af
 8001330:	08001373 	.word	0x08001373
 8001334:	080013af 	.word	0x080013af
 8001338:	080013af 	.word	0x080013af
 800133c:	08001385 	.word	0x08001385
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	1d1a      	adds	r2, r3, #4
 8001344:	603a      	str	r2, [r7, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ff08 	bl	8001160 <_tfp_putc>
 8001350:	e032      	b.n	80013b8 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	1d1a      	adds	r2, r3, #4
 8001356:	603a      	str	r2, [r7, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ff16 	bl	800118c <_tfp_puts>
 8001360:	e02a      	b.n	80013b8 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	1d1a      	adds	r2, r3, #4
 8001366:	603a      	str	r2, [r7, #0]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff68 	bl	8001240 <_tfp_print_signed>
 8001370:	e022      	b.n	80013b8 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	1d1a      	adds	r2, r3, #4
 8001376:	603a      	str	r2, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	210a      	movs	r1, #10
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff1b 	bl	80011b8 <_tfp_print_unsigned>
 8001382:	e019      	b.n	80013b8 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	1d1a      	adds	r2, r3, #4
 8001388:	603a      	str	r2, [r7, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2110      	movs	r1, #16
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ff12 	bl	80011b8 <_tfp_print_unsigned>
 8001394:	e010      	b.n	80013b8 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 8001396:	4811      	ldr	r0, [pc, #68]	@ (80013dc <tfp_printf+0x170>)
 8001398:	f7ff fef8 	bl	800118c <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	1d1a      	adds	r2, r3, #4
 80013a0:	603a      	str	r2, [r7, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2110      	movs	r1, #16
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff ff06 	bl	80011b8 <_tfp_print_unsigned>
                break;
 80013ac:	e004      	b.n	80013b8 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fed5 	bl	8001160 <_tfp_putc>
 80013b6:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1c5a      	adds	r2, r3, #1
 80013bc:	613a      	str	r2, [r7, #16]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	f47f af59 	bne.w	800127c <tfp_printf+0x10>
        }
    }
end:
 80013ca:	e000      	b.n	80013ce <tfp_printf+0x162>
            case 0: goto end;
 80013cc:	bf00      	nop
    va_end(va);
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013d8:	b004      	add	sp, #16
 80013da:	4770      	bx	lr
 80013dc:	08007b4c 	.word	0x08007b4c

080013e0 <GetSector>:
#include "flash_interface.h"
#include "stm32f7xx_hal.h"

//TODO: CHANGE THE HAL LOGIC WITH LL
static uint32_t GetSector(uint32_t Address) {
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
    if((Address >= 0x08000000) && (Address < 0x08008000)) return FLASH_SECTOR_0;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80013ee:	d305      	bcc.n	80013fc <GetSector+0x1c>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4a15      	ldr	r2, [pc, #84]	@ (8001448 <GetSector+0x68>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d201      	bcs.n	80013fc <GetSector+0x1c>
 80013f8:	2300      	movs	r3, #0
 80013fa:	e01e      	b.n	800143a <GetSector+0x5a>
    if((Address >= 0x08040000) && (Address < 0x08080000)) return FLASH_SECTOR_5;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4a13      	ldr	r2, [pc, #76]	@ (800144c <GetSector+0x6c>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d905      	bls.n	8001410 <GetSector+0x30>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <GetSector+0x70>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d801      	bhi.n	8001410 <GetSector+0x30>
 800140c:	2305      	movs	r3, #5
 800140e:	e014      	b.n	800143a <GetSector+0x5a>
    if((Address >= 0x08080000) && (Address < 0x080C0000)) return FLASH_SECTOR_6;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <GetSector+0x70>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d905      	bls.n	8001424 <GetSector+0x44>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a0e      	ldr	r2, [pc, #56]	@ (8001454 <GetSector+0x74>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d801      	bhi.n	8001424 <GetSector+0x44>
 8001420:	2306      	movs	r3, #6
 8001422:	e00a      	b.n	800143a <GetSector+0x5a>
    if((Address >= 0x080C0000) && (Address < 0x08100000)) return FLASH_SECTOR_7;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a0b      	ldr	r2, [pc, #44]	@ (8001454 <GetSector+0x74>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d905      	bls.n	8001438 <GetSector+0x58>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8001432:	d201      	bcs.n	8001438 <GetSector+0x58>
 8001434:	2307      	movs	r3, #7
 8001436:	e000      	b.n	800143a <GetSector+0x5a>
    return FLASH_SECTOR_7;
 8001438:	2307      	movs	r3, #7
}
 800143a:	4618      	mov	r0, r3
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	08008000 	.word	0x08008000
 800144c:	0803ffff 	.word	0x0803ffff
 8001450:	0807ffff 	.word	0x0807ffff
 8001454:	080bffff 	.word	0x080bffff

08001458 <Flash_Interface_Lock>:
Flash_Status_t Flash_Interface_Init(void) {
	// LL OLSAYDI BURDA CLOCK AYARLARI YAPACAKTIK
    return FLASH_OK;
}

Flash_Status_t Flash_Interface_Lock(void) {
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
    if (HAL_FLASH_Lock() != HAL_OK) {
 800145c:	f000 fcc8 	bl	8001df0 <HAL_FLASH_Lock>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <Flash_Interface_Lock+0x12>
        return FLASH_ERR_LOCKED;
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <Flash_Interface_Lock+0x14>
    }
    return FLASH_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	bd80      	pop	{r7, pc}

08001470 <Flash_Interface_Unlock>:

Flash_Status_t Flash_Interface_Unlock(void) {
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
    if (HAL_FLASH_Unlock() != HAL_OK) {
 8001474:	f000 fc9a 	bl	8001dac <HAL_FLASH_Unlock>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <Flash_Interface_Unlock+0x12>
        return FLASH_ERR_LOCKED;
 800147e:	2301      	movs	r3, #1
 8001480:	e000      	b.n	8001484 <Flash_Interface_Unlock+0x14>
    }
    return FLASH_OK;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	bd80      	pop	{r7, pc}

08001488 <Flash_Interface_Erase>:

Flash_Status_t Flash_Interface_Erase(uint32_t startAddress, uint32_t length) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SectorError;

	if (Flash_Interface_Unlock() != FLASH_OK) return FLASH_ERR_LOCKED;
 8001492:	f7ff ffed 	bl	8001470 <Flash_Interface_Unlock>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <Flash_Interface_Erase+0x18>
 800149c:	2301      	movs	r3, #1
 800149e:	e029      	b.n	80014f4 <Flash_Interface_Erase+0x6c>


	uint32_t FirstSector = GetSector(startAddress);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff ff9d 	bl	80013e0 <GetSector>
 80014a6:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t NbOfSectors = GetSector(startAddress + length - 1) - FirstSector + 1;
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	4413      	add	r3, r2
 80014ae:	3b01      	subs	r3, #1
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ff95 	bl	80013e0 <GetSector>
 80014b6:	4602      	mov	r2, r0
 80014b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	3301      	adds	r3, #1
 80014be:	623b      	str	r3, [r7, #32]

	EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80014c0:	2300      	movs	r3, #0
 80014c2:	613b      	str	r3, [r7, #16]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80014c4:	2302      	movs	r3, #2
 80014c6:	61fb      	str	r3, [r7, #28]
	EraseInitStruct.Sector       = FirstSector;
 80014c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ca:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors    = NbOfSectors;
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	61bb      	str	r3, [r7, #24]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 80014d0:	f107 020c 	add.w	r2, r7, #12
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	4611      	mov	r1, r2
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 fdc8 	bl	8002070 <HAL_FLASHEx_Erase>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d003      	beq.n	80014ee <Flash_Interface_Erase+0x66>
		Flash_Interface_Lock(); // hata olsa da kilit
 80014e6:	f7ff ffb7 	bl	8001458 <Flash_Interface_Lock>
	    return FLASH_ERR_ERASE;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e002      	b.n	80014f4 <Flash_Interface_Erase+0x6c>
	}

	Flash_Interface_Lock();
 80014ee:	f7ff ffb3 	bl	8001458 <Flash_Interface_Lock>
	return FLASH_OK;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3728      	adds	r7, #40	@ 0x28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <Flash_Interface_Write>:

Flash_Status_t Flash_Interface_Write(uint32_t address, const uint8_t *data, uint32_t length) {
 80014fc:	b5b0      	push	{r4, r5, r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
	if (Flash_Interface_Unlock() != FLASH_OK) return FLASH_ERR_LOCKED;
 8001508:	f7ff ffb2 	bl	8001470 <Flash_Interface_Unlock>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <Flash_Interface_Write+0x1a>
 8001512:	2301      	movs	r3, #1
 8001514:	e023      	b.n	800155e <Flash_Interface_Write+0x62>

	for (uint32_t i = 0; i < length; i++) {
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e019      	b.n	8001550 <Flash_Interface_Write+0x54>
	 // Not: LL kullanrsak buray da deitireceiz
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address + i, data[i]) != HAL_OK) {
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	18d1      	adds	r1, r2, r3
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	4413      	add	r3, r2
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2200      	movs	r2, #0
 800152e:	461c      	mov	r4, r3
 8001530:	4615      	mov	r5, r2
 8001532:	4622      	mov	r2, r4
 8001534:	462b      	mov	r3, r5
 8001536:	2000      	movs	r0, #0
 8001538:	f000 fbde 	bl	8001cf8 <HAL_FLASH_Program>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <Flash_Interface_Write+0x4e>
			Flash_Interface_Lock();
 8001542:	f7ff ff89 	bl	8001458 <Flash_Interface_Lock>
			return FLASH_ERR_WRITE;
 8001546:	2302      	movs	r3, #2
 8001548:	e009      	b.n	800155e <Flash_Interface_Write+0x62>
	for (uint32_t i = 0; i < length; i++) {
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	3301      	adds	r3, #1
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	429a      	cmp	r2, r3
 8001556:	d3e1      	bcc.n	800151c <Flash_Interface_Write+0x20>
		}
	}

	Flash_Interface_Lock();
 8001558:	f7ff ff7e 	bl	8001458 <Flash_Interface_Lock>
	return FLASH_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001568 <System_Interface_Init>:
static void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MPU_Config(void);

void System_Interface_Init(void) {
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	    MPU_Config();
 800156c:	f000 f92e 	bl	80017cc <MPU_Config>
	    HAL_Init();
 8001570:	f000 f995 	bl	800189e <HAL_Init>
	    SystemClock_Config();
 8001574:	f000 f834 	bl	80015e0 <SystemClock_Config>
	    MX_GPIO_Init();
 8001578:	f000 f8a0 	bl	80016bc <MX_GPIO_Init>
	    MX_USART1_UART_Init();
 800157c:	f000 f8f6 	bl	800176c <MX_USART1_UART_Init>
	    tfp_init(&huart1);
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <System_Interface_Init+0x24>)
 8001582:	f7ff fddd 	bl	8001140 <tfp_init>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000038 	.word	0x20000038

08001590 <System_Interface_Reset>:

void System_Interface_Reset(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
    HAL_NVIC_SystemReset();
 8001594:	f000 fb27 	bl	8001be6 <HAL_NVIC_SystemReset>
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}

0800159c <System_Interface_ReadUserButton>:

void System_Interface_Delay(uint32_t ms) {
    HAL_Delay(ms);
}

uint8_t System_Interface_ReadUserButton(void) {
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) == GPIO_PIN_SET) ? 1 : 0;
 80015a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015a4:	4805      	ldr	r0, [pc, #20]	@ (80015bc <System_Interface_ReadUserButton+0x20>)
 80015a6:	f000 ffeb 	bl	8002580 <HAL_GPIO_ReadPin>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	bf0c      	ite	eq
 80015b0:	2301      	moveq	r3, #1
 80015b2:	2300      	movne	r3, #0
 80015b4:	b2db      	uxtb	r3, r3
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40022000 	.word	0x40022000

080015c0 <Error_Handler>:
uint32_t System_Interface_GetTick(void) {
    return HAL_GetTick();
}

void Error_Handler(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015c4:	b672      	cpsid	i
}
 80015c6:	bf00      	nop
  __disable_irq();
  while (1)
  {
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 80015c8:	2102      	movs	r1, #2
 80015ca:	4804      	ldr	r0, [pc, #16]	@ (80015dc <Error_Handler+0x1c>)
 80015cc:	f001 f809 	bl	80025e2 <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 80015d0:	2064      	movs	r0, #100	@ 0x64
 80015d2:	f000 f9f5 	bl	80019c0 <HAL_Delay>
      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 80015d6:	bf00      	nop
 80015d8:	e7f6      	b.n	80015c8 <Error_Handler+0x8>
 80015da:	bf00      	nop
 80015dc:	40022000 	.word	0x40022000

080015e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b094      	sub	sp, #80	@ 0x50
 80015e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015e6:	f107 0320 	add.w	r3, r7, #32
 80015ea:	2230      	movs	r2, #48	@ 0x30
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f005 fd3b 	bl	800706a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f4:	f107 030c 	add.w	r3, r7, #12
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001604:	4b28      	ldr	r3, [pc, #160]	@ (80016a8 <SystemClock_Config+0xc8>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	4a27      	ldr	r2, [pc, #156]	@ (80016a8 <SystemClock_Config+0xc8>)
 800160a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001610:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <SystemClock_Config+0xc8>)
 8001612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800161c:	4b23      	ldr	r3, [pc, #140]	@ (80016ac <SystemClock_Config+0xcc>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001624:	4a21      	ldr	r2, [pc, #132]	@ (80016ac <SystemClock_Config+0xcc>)
 8001626:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	4b1f      	ldr	r3, [pc, #124]	@ (80016ac <SystemClock_Config+0xcc>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001634:	607b      	str	r3, [r7, #4]
 8001636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001638:	2302      	movs	r3, #2
 800163a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800163c:	2301      	movs	r3, #1
 800163e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001640:	2310      	movs	r3, #16
 8001642:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001644:	2302      	movs	r3, #2
 8001646:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001648:	2300      	movs	r3, #0
 800164a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 800164c:	230a      	movs	r3, #10
 800164e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8001650:	23d2      	movs	r3, #210	@ 0xd2
 8001652:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001654:	2302      	movs	r3, #2
 8001656:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001658:	2302      	movs	r3, #2
 800165a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800165c:	f107 0320 	add.w	r3, r7, #32
 8001660:	4618      	mov	r0, r3
 8001662:	f000 ffd9 	bl	8002618 <HAL_RCC_OscConfig>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800166c:	f7ff ffa8 	bl	80015c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001670:	230f      	movs	r3, #15
 8001672:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001674:	2302      	movs	r3, #2
 8001676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800167c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001680:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001686:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	2105      	movs	r1, #5
 800168e:	4618      	mov	r0, r3
 8001690:	f001 fa66 	bl	8002b60 <HAL_RCC_ClockConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800169a:	f7ff ff91 	bl	80015c0 <Error_Handler>
  }
}
 800169e:	bf00      	nop
 80016a0:	3750      	adds	r7, #80	@ 0x50
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40007000 	.word	0x40007000

080016b0 <System_Interface_Error_Handler>:
void System_Interface_Error_Handler(void) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	Error_Handler();
 80016b4:	f7ff ff84 	bl	80015c0 <Error_Handler>
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}

080016bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b088      	sub	sp, #32
 80016c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d2:	4b24      	ldr	r3, [pc, #144]	@ (8001764 <MX_GPIO_Init+0xa8>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a23      	ldr	r2, [pc, #140]	@ (8001764 <MX_GPIO_Init+0xa8>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4b21      	ldr	r3, [pc, #132]	@ (8001764 <MX_GPIO_Init+0xa8>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <MX_GPIO_Init+0xa8>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001764 <MX_GPIO_Init+0xa8>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <MX_GPIO_Init+0xa8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001702:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <MX_GPIO_Init+0xa8>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a17      	ldr	r2, [pc, #92]	@ (8001764 <MX_GPIO_Init+0xa8>)
 8001708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <MX_GPIO_Init+0xa8>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	2102      	movs	r1, #2
 800171e:	4812      	ldr	r0, [pc, #72]	@ (8001768 <MX_GPIO_Init+0xac>)
 8001720:	f000 ff46 	bl	80025b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001724:	2302      	movs	r3, #2
 8001726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001728:	2301      	movs	r3, #1
 800172a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001730:	2300      	movs	r3, #0
 8001732:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4619      	mov	r1, r3
 800173a:	480b      	ldr	r0, [pc, #44]	@ (8001768 <MX_GPIO_Init+0xac>)
 800173c:	f000 fd74 	bl	8002228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001740:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001744:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	4619      	mov	r1, r3
 8001754:	4804      	ldr	r0, [pc, #16]	@ (8001768 <MX_GPIO_Init+0xac>)
 8001756:	f000 fd67 	bl	8002228 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800175a:	bf00      	nop
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	40022000 	.word	0x40022000

0800176c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001770:	4b14      	ldr	r3, [pc, #80]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 8001772:	4a15      	ldr	r2, [pc, #84]	@ (80017c8 <MX_USART1_UART_Init+0x5c>)
 8001774:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001776:	4b13      	ldr	r3, [pc, #76]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 8001778:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800177c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800177e:	4b11      	ldr	r3, [pc, #68]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001784:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800178a:	4b0e      	ldr	r3, [pc, #56]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001790:	4b0c      	ldr	r3, [pc, #48]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 8001792:	220c      	movs	r2, #12
 8001794:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800179c:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 800179e:	2200      	movs	r2, #0
 80017a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017a2:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a8:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ae:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <MX_USART1_UART_Init+0x58>)
 80017b0:	f001 ffac 	bl	800370c <HAL_UART_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80017ba:	f7ff ff01 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000038 	.word	0x20000038
 80017c8:	40011000 	.word	0x40011000

080017cc <MPU_Config>:
/* MPU Configuration */

void MPU_Config(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80017d2:	463b      	mov	r3, r7
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]

 /* Disables the MPU */
 HAL_MPU_Disable();
 80017de:	f000 fa13 	bl	8001c08 <HAL_MPU_Disable>

 /** Initializes and configures the Region and the memory to be protected
 */
 MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80017e2:	2301      	movs	r3, #1
 80017e4:	703b      	strb	r3, [r7, #0]
 MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	707b      	strb	r3, [r7, #1]
 MPU_InitStruct.BaseAddress = 0x08000000;
 80017ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80017ee:	607b      	str	r3, [r7, #4]
 MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 80017f0:	230f      	movs	r3, #15
 80017f2:	723b      	strb	r3, [r7, #8]
 MPU_InitStruct.SubRegionDisable = 0x0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	727b      	strb	r3, [r7, #9]
 MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	72bb      	strb	r3, [r7, #10]
 MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 80017fc:	2306      	movs	r3, #6
 80017fe:	72fb      	strb	r3, [r7, #11]
 MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001800:	2300      	movs	r3, #0
 8001802:	733b      	strb	r3, [r7, #12]
 MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	737b      	strb	r3, [r7, #13]
 MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001808:	2301      	movs	r3, #1
 800180a:	73bb      	strb	r3, [r7, #14]
 MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	73fb      	strb	r3, [r7, #15]

 HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001810:	463b      	mov	r3, r7
 8001812:	4618      	mov	r0, r3
 8001814:	f000 fa30 	bl	8001c78 <HAL_MPU_ConfigRegion>

 /** Initializes and configures the Region and the memory to be protected
 */
 MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001818:	2301      	movs	r3, #1
 800181a:	707b      	strb	r3, [r7, #1]
 MPU_InitStruct.BaseAddress = 0x08010000;
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <MPU_Config+0x7c>)
 800181e:	607b      	str	r3, [r7, #4]
 MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001820:	230e      	movs	r3, #14
 8001822:	723b      	strb	r3, [r7, #8]
 MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001824:	2303      	movs	r3, #3
 8001826:	72fb      	strb	r3, [r7, #11]
 MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001828:	2301      	movs	r3, #1
 800182a:	733b      	strb	r3, [r7, #12]
 MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800182c:	2300      	movs	r3, #0
 800182e:	73bb      	strb	r3, [r7, #14]

 HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001830:	463b      	mov	r3, r7
 8001832:	4618      	mov	r0, r3
 8001834:	f000 fa20 	bl	8001c78 <HAL_MPU_ConfigRegion>
 /* Enables the MPU */
 HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001838:	2004      	movs	r0, #4
 800183a:	f000 f9fd 	bl	8001c38 <HAL_MPU_Enable>

}
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	08010000 	.word	0x08010000

0800184c <Reset_Handler>:
 800184c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001884 <LoopFillZerobss+0xe>
 8001850:	f7ff fc64 	bl	800111c <SystemInit>
 8001854:	480c      	ldr	r0, [pc, #48]	@ (8001888 <LoopFillZerobss+0x12>)
 8001856:	490d      	ldr	r1, [pc, #52]	@ (800188c <LoopFillZerobss+0x16>)
 8001858:	4a0d      	ldr	r2, [pc, #52]	@ (8001890 <LoopFillZerobss+0x1a>)
 800185a:	2300      	movs	r3, #0
 800185c:	e002      	b.n	8001864 <LoopCopyDataInit>

0800185e <CopyDataInit>:
 800185e:	58d4      	ldr	r4, [r2, r3]
 8001860:	50c4      	str	r4, [r0, r3]
 8001862:	3304      	adds	r3, #4

08001864 <LoopCopyDataInit>:
 8001864:	18c4      	adds	r4, r0, r3
 8001866:	428c      	cmp	r4, r1
 8001868:	d3f9      	bcc.n	800185e <CopyDataInit>
 800186a:	4a0a      	ldr	r2, [pc, #40]	@ (8001894 <LoopFillZerobss+0x1e>)
 800186c:	4c0a      	ldr	r4, [pc, #40]	@ (8001898 <LoopFillZerobss+0x22>)
 800186e:	2300      	movs	r3, #0
 8001870:	e001      	b.n	8001876 <LoopFillZerobss>

08001872 <FillZerobss>:
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	3204      	adds	r2, #4

08001876 <LoopFillZerobss>:
 8001876:	42a2      	cmp	r2, r4
 8001878:	d3fb      	bcc.n	8001872 <FillZerobss>
 800187a:	f005 fbff 	bl	800707c <__libc_init_array>
 800187e:	f7ff faa3 	bl	8000dc8 <main>
 8001882:	4770      	bx	lr
 8001884:	20050000 	.word	0x20050000
 8001888:	20000000 	.word	0x20000000
 800188c:	2000000c 	.word	0x2000000c
 8001890:	08007fa4 	.word	0x08007fa4
 8001894:	2000000c 	.word	0x2000000c
 8001898:	200000e0 	.word	0x200000e0

0800189c <ADC_IRQHandler>:
 800189c:	e7fe      	b.n	800189c <ADC_IRQHandler>

0800189e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a2:	2003      	movs	r0, #3
 80018a4:	f000 f978 	bl	8001b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018a8:	2000      	movs	r0, #0
 80018aa:	f000 f839 	bl	8001920 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018ae:	f7ff fb5f 	bl	8000f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80018bc:	4b13      	ldr	r3, [pc, #76]	@ (800190c <HAL_DeInit+0x54>)
 80018be:	f04f 32ff 	mov.w	r2, #4294967295
 80018c2:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80018c4:	4b11      	ldr	r3, [pc, #68]	@ (800190c <HAL_DeInit+0x54>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 80018ca:	4b10      	ldr	r3, [pc, #64]	@ (800190c <HAL_DeInit+0x54>)
 80018cc:	f04f 32ff 	mov.w	r2, #4294967295
 80018d0:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <HAL_DeInit+0x54>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 80018d8:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <HAL_DeInit+0x54>)
 80018da:	f04f 32ff 	mov.w	r2, #4294967295
 80018de:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_DeInit+0x54>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <HAL_DeInit+0x54>)
 80018e8:	f04f 32ff 	mov.w	r2, #4294967295
 80018ec:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80018ee:	4b07      	ldr	r3, [pc, #28]	@ (800190c <HAL_DeInit+0x54>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80018f4:	4b05      	ldr	r3, [pc, #20]	@ (800190c <HAL_DeInit+0x54>)
 80018f6:	f04f 32ff 	mov.w	r2, #4294967295
 80018fa:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80018fc:	4b03      	ldr	r3, [pc, #12]	@ (800190c <HAL_DeInit+0x54>)
 80018fe:	2200      	movs	r2, #0
 8001900:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001902:	f000 f805 	bl	8001910 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40023800 	.word	0x40023800

08001910 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001928:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <HAL_InitTick+0x54>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	4b12      	ldr	r3, [pc, #72]	@ (8001978 <HAL_InitTick+0x58>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	4619      	mov	r1, r3
 8001932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001936:	fbb3 f3f1 	udiv	r3, r3, r1
 800193a:	fbb2 f3f3 	udiv	r3, r2, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f000 f955 	bl	8001bee <HAL_SYSTICK_Config>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e00e      	b.n	800196c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b0f      	cmp	r3, #15
 8001952:	d80a      	bhi.n	800196a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001954:	2200      	movs	r2, #0
 8001956:	6879      	ldr	r1, [r7, #4]
 8001958:	f04f 30ff 	mov.w	r0, #4294967295
 800195c:	f000 f927 	bl	8001bae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001960:	4a06      	ldr	r2, [pc, #24]	@ (800197c <HAL_InitTick+0x5c>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001966:	2300      	movs	r3, #0
 8001968:	e000      	b.n	800196c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000000 	.word	0x20000000
 8001978:	20000008 	.word	0x20000008
 800197c:	20000004 	.word	0x20000004

08001980 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001984:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_IncTick+0x20>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	461a      	mov	r2, r3
 800198a:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <HAL_IncTick+0x24>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4413      	add	r3, r2
 8001990:	4a04      	ldr	r2, [pc, #16]	@ (80019a4 <HAL_IncTick+0x24>)
 8001992:	6013      	str	r3, [r2, #0]
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	20000008 	.word	0x20000008
 80019a4:	200000c0 	.word	0x200000c0

080019a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return uwTick;
 80019ac:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <HAL_GetTick+0x14>)
 80019ae:	681b      	ldr	r3, [r3, #0]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	200000c0 	.word	0x200000c0

080019c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c8:	f7ff ffee 	bl	80019a8 <HAL_GetTick>
 80019cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d8:	d005      	beq.n	80019e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019da:	4b0a      	ldr	r3, [pc, #40]	@ (8001a04 <HAL_Delay+0x44>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	461a      	mov	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4413      	add	r3, r2
 80019e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019e6:	bf00      	nop
 80019e8:	f7ff ffde 	bl	80019a8 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d8f7      	bhi.n	80019e8 <HAL_Delay+0x28>
  {
  }
}
 80019f8:	bf00      	nop
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000008 	.word	0x20000008

08001a08 <__NVIC_SetPriorityGrouping>:
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a18:	4b0b      	ldr	r3, [pc, #44]	@ (8001a48 <__NVIC_SetPriorityGrouping+0x40>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a24:	4013      	ands	r3, r2
 8001a26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a30:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <__NVIC_SetPriorityGrouping+0x44>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a36:	4a04      	ldr	r2, [pc, #16]	@ (8001a48 <__NVIC_SetPriorityGrouping+0x40>)
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	60d3      	str	r3, [r2, #12]
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00
 8001a4c:	05fa0000 	.word	0x05fa0000

08001a50 <__NVIC_GetPriorityGrouping>:
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a54:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <__NVIC_GetPriorityGrouping+0x18>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	f003 0307 	and.w	r3, r3, #7
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <__NVIC_SetPriority>:
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	6039      	str	r1, [r7, #0]
 8001a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	db0a      	blt.n	8001a96 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	490c      	ldr	r1, [pc, #48]	@ (8001ab8 <__NVIC_SetPriority+0x4c>)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	0112      	lsls	r2, r2, #4
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	440b      	add	r3, r1
 8001a90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001a94:	e00a      	b.n	8001aac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4908      	ldr	r1, [pc, #32]	@ (8001abc <__NVIC_SetPriority+0x50>)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	3b04      	subs	r3, #4
 8001aa4:	0112      	lsls	r2, r2, #4
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	440b      	add	r3, r1
 8001aaa:	761a      	strb	r2, [r3, #24]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000e100 	.word	0xe000e100
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <NVIC_EncodePriority>:
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b089      	sub	sp, #36	@ 0x24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	f1c3 0307 	rsb	r3, r3, #7
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	bf28      	it	cs
 8001ade:	2304      	movcs	r3, #4
 8001ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	2b06      	cmp	r3, #6
 8001ae8:	d902      	bls.n	8001af0 <NVIC_EncodePriority+0x30>
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3b03      	subs	r3, #3
 8001aee:	e000      	b.n	8001af2 <NVIC_EncodePriority+0x32>
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	f04f 32ff 	mov.w	r2, #4294967295
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43da      	mvns	r2, r3
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	401a      	ands	r2, r3
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b08:	f04f 31ff 	mov.w	r1, #4294967295
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b12:	43d9      	mvns	r1, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b18:	4313      	orrs	r3, r2
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3724      	adds	r7, #36	@ 0x24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <__NVIC_SystemReset>:
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001b2c:	f3bf 8f4f 	dsb	sy
}
 8001b30:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <__NVIC_SystemReset+0x24>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b3a:	4904      	ldr	r1, [pc, #16]	@ (8001b4c <__NVIC_SystemReset+0x24>)
 8001b3c:	4b04      	ldr	r3, [pc, #16]	@ (8001b50 <__NVIC_SystemReset+0x28>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b42:	f3bf 8f4f 	dsb	sy
}
 8001b46:	bf00      	nop
    __NOP();
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <__NVIC_SystemReset+0x20>
 8001b4c:	e000ed00 	.word	0xe000ed00
 8001b50:	05fa0004 	.word	0x05fa0004

08001b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b64:	d301      	bcc.n	8001b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b66:	2301      	movs	r3, #1
 8001b68:	e00f      	b.n	8001b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <SysTick_Config+0x40>)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b72:	210f      	movs	r1, #15
 8001b74:	f04f 30ff 	mov.w	r0, #4294967295
 8001b78:	f7ff ff78 	bl	8001a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b7c:	4b05      	ldr	r3, [pc, #20]	@ (8001b94 <SysTick_Config+0x40>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b82:	4b04      	ldr	r3, [pc, #16]	@ (8001b94 <SysTick_Config+0x40>)
 8001b84:	2207      	movs	r2, #7
 8001b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	e000e010 	.word	0xe000e010

08001b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff ff31 	bl	8001a08 <__NVIC_SetPriorityGrouping>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b086      	sub	sp, #24
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc0:	f7ff ff46 	bl	8001a50 <__NVIC_GetPriorityGrouping>
 8001bc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	6978      	ldr	r0, [r7, #20]
 8001bcc:	f7ff ff78 	bl	8001ac0 <NVIC_EncodePriority>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff47 	bl	8001a6c <__NVIC_SetPriority>
}
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001bea:	f7ff ff9d 	bl	8001b28 <__NVIC_SystemReset>

08001bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff ffac 	bl	8001b54 <SysTick_Config>
 8001bfc:	4603      	mov	r3, r0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001c0c:	f3bf 8f5f 	dmb	sy
}
 8001c10:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001c12:	4b07      	ldr	r3, [pc, #28]	@ (8001c30 <HAL_MPU_Disable+0x28>)
 8001c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c16:	4a06      	ldr	r2, [pc, #24]	@ (8001c30 <HAL_MPU_Disable+0x28>)
 8001c18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c1c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001c1e:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <HAL_MPU_Disable+0x2c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	605a      	str	r2, [r3, #4]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000ed00 	.word	0xe000ed00
 8001c34:	e000ed90 	.word	0xe000ed90

08001c38 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001c40:	4a0b      	ldr	r2, [pc, #44]	@ (8001c70 <HAL_MPU_Enable+0x38>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <HAL_MPU_Enable+0x3c>)
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4e:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <HAL_MPU_Enable+0x3c>)
 8001c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c54:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001c56:	f3bf 8f4f 	dsb	sy
}
 8001c5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c5c:	f3bf 8f6f 	isb	sy
}
 8001c60:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000ed90 	.word	0xe000ed90
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	785a      	ldrb	r2, [r3, #1]
 8001c84:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001c86:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001c88:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001c8a:	691b      	ldr	r3, [r3, #16]
 8001c8c:	4a19      	ldr	r2, [pc, #100]	@ (8001cf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001c8e:	f023 0301 	bic.w	r3, r3, #1
 8001c92:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001c94:	4a17      	ldr	r2, [pc, #92]	@ (8001cf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	7b1b      	ldrb	r3, [r3, #12]
 8001ca0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	7adb      	ldrb	r3, [r3, #11]
 8001ca6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ca8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7a9b      	ldrb	r3, [r3, #10]
 8001cae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001cb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	7b5b      	ldrb	r3, [r3, #13]
 8001cb6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001cb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	7b9b      	ldrb	r3, [r3, #14]
 8001cbe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001cc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	7bdb      	ldrb	r3, [r3, #15]
 8001cc6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001cc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7a5b      	ldrb	r3, [r3, #9]
 8001cce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001cd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	7a1b      	ldrb	r3, [r3, #8]
 8001cd6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001cd8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	7812      	ldrb	r2, [r2, #0]
 8001cde:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ce0:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ce2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ce4:	6113      	str	r3, [r2, #16]
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000ed90 	.word	0xe000ed90

08001cf8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d06:	4b27      	ldr	r3, [pc, #156]	@ (8001da4 <HAL_FLASH_Program+0xac>)
 8001d08:	7d1b      	ldrb	r3, [r3, #20]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d101      	bne.n	8001d12 <HAL_FLASH_Program+0x1a>
 8001d0e:	2302      	movs	r3, #2
 8001d10:	e043      	b.n	8001d9a <HAL_FLASH_Program+0xa2>
 8001d12:	4b24      	ldr	r3, [pc, #144]	@ (8001da4 <HAL_FLASH_Program+0xac>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d1c:	f000 f878 	bl	8001e10 <FLASH_WaitForLastOperation>
 8001d20:	4603      	mov	r3, r0
 8001d22:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d133      	bne.n	8001d92 <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2b03      	cmp	r3, #3
 8001d2e:	d823      	bhi.n	8001d78 <HAL_FLASH_Program+0x80>
 8001d30:	a201      	add	r2, pc, #4	@ (adr r2, 8001d38 <HAL_FLASH_Program+0x40>)
 8001d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d36:	bf00      	nop
 8001d38:	08001d49 	.word	0x08001d49
 8001d3c:	08001d55 	.word	0x08001d55
 8001d40:	08001d61 	.word	0x08001d61
 8001d44:	08001d6d 	.word	0x08001d6d
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001d48:	783b      	ldrb	r3, [r7, #0]
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	68b8      	ldr	r0, [r7, #8]
 8001d4e:	f000 f921 	bl	8001f94 <FLASH_Program_Byte>
        break;
 8001d52:	e012      	b.n	8001d7a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001d54:	883b      	ldrh	r3, [r7, #0]
 8001d56:	4619      	mov	r1, r3
 8001d58:	68b8      	ldr	r0, [r7, #8]
 8001d5a:	f000 f8f5 	bl	8001f48 <FLASH_Program_HalfWord>
        break;
 8001d5e:	e00c      	b.n	8001d7a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	4619      	mov	r1, r3
 8001d64:	68b8      	ldr	r0, [r7, #8]
 8001d66:	f000 f8c9 	bl	8001efc <FLASH_Program_Word>
        break;
 8001d6a:	e006      	b.n	8001d7a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8001d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d70:	68b8      	ldr	r0, [r7, #8]
 8001d72:	f000 f88d 	bl	8001e90 <FLASH_Program_DoubleWord>
        break;
 8001d76:	e000      	b.n	8001d7a <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 8001d78:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d7a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001d7e:	f000 f847 	bl	8001e10 <FLASH_WaitForLastOperation>
 8001d82:	4603      	mov	r3, r0
 8001d84:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001d86:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <HAL_FLASH_Program+0xb0>)
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	4a07      	ldr	r2, [pc, #28]	@ (8001da8 <HAL_FLASH_Program+0xb0>)
 8001d8c:	f023 0301 	bic.w	r3, r3, #1
 8001d90:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d92:	4b04      	ldr	r3, [pc, #16]	@ (8001da4 <HAL_FLASH_Program+0xac>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	751a      	strb	r2, [r3, #20]

  return status;
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200000c4 	.word	0x200000c4
 8001da8:	40023c00 	.word	0x40023c00

08001dac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001db2:	2300      	movs	r3, #0
 8001db4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001db6:	4b0b      	ldr	r3, [pc, #44]	@ (8001de4 <HAL_FLASH_Unlock+0x38>)
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	da0b      	bge.n	8001dd6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <HAL_FLASH_Unlock+0x38>)
 8001dc0:	4a09      	ldr	r2, [pc, #36]	@ (8001de8 <HAL_FLASH_Unlock+0x3c>)
 8001dc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001dc4:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <HAL_FLASH_Unlock+0x38>)
 8001dc6:	4a09      	ldr	r2, [pc, #36]	@ (8001dec <HAL_FLASH_Unlock+0x40>)
 8001dc8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_FLASH_Unlock+0x38>)
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	da01      	bge.n	8001dd6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	40023c00 	.word	0x40023c00
 8001de8:	45670123 	.word	0x45670123
 8001dec:	cdef89ab 	.word	0xcdef89ab

08001df0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001df4:	4b05      	ldr	r3, [pc, #20]	@ (8001e0c <HAL_FLASH_Lock+0x1c>)
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	4a04      	ldr	r2, [pc, #16]	@ (8001e0c <HAL_FLASH_Lock+0x1c>)
 8001dfa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001dfe:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40023c00 	.word	0x40023c00

08001e10 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e88 <FLASH_WaitForLastOperation+0x78>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001e22:	f7ff fdc1 	bl	80019a8 <HAL_GetTick>
 8001e26:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001e28:	e010      	b.n	8001e4c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e30:	d00c      	beq.n	8001e4c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d007      	beq.n	8001e48 <FLASH_WaitForLastOperation+0x38>
 8001e38:	f7ff fdb6 	bl	80019a8 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d201      	bcs.n	8001e4c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e019      	b.n	8001e80 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <FLASH_WaitForLastOperation+0x7c>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d1e8      	bne.n	8001e2a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <FLASH_WaitForLastOperation+0x7c>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001e64:	f000 f8ba 	bl	8001fdc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e009      	b.n	8001e80 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001e6c:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <FLASH_WaitForLastOperation+0x7c>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d002      	beq.n	8001e7e <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e78:	4b04      	ldr	r3, [pc, #16]	@ (8001e8c <FLASH_WaitForLastOperation+0x7c>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
  
}  
 8001e80:	4618      	mov	r0, r3
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	200000c4 	.word	0x200000c4
 8001e8c:	40023c00 	.word	0x40023c00

08001e90 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <FLASH_Program_DoubleWord+0x68>)
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	4a15      	ldr	r2, [pc, #84]	@ (8001ef8 <FLASH_Program_DoubleWord+0x68>)
 8001ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ea6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001ea8:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <FLASH_Program_DoubleWord+0x68>)
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	4a12      	ldr	r2, [pc, #72]	@ (8001ef8 <FLASH_Program_DoubleWord+0x68>)
 8001eae:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001eb2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001eb4:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <FLASH_Program_DoubleWord+0x68>)
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef8 <FLASH_Program_DoubleWord+0x68>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001ec6:	f3bf 8f6f 	isb	sy
}
 8001eca:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001ecc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	f04f 0300 	mov.w	r3, #0
 8001ed8:	000a      	movs	r2, r1
 8001eda:	2300      	movs	r3, #0
 8001edc:	68f9      	ldr	r1, [r7, #12]
 8001ede:	3104      	adds	r1, #4
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ee4:	f3bf 8f4f 	dsb	sy
}
 8001ee8:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001eea:	bf00      	nop
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40023c00 	.word	0x40023c00

08001efc <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001f06:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <FLASH_Program_Word+0x48>)
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001f44 <FLASH_Program_Word+0x48>)
 8001f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001f12:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <FLASH_Program_Word+0x48>)
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	4a0b      	ldr	r2, [pc, #44]	@ (8001f44 <FLASH_Program_Word+0x48>)
 8001f18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f1c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <FLASH_Program_Word+0x48>)
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	4a08      	ldr	r2, [pc, #32]	@ (8001f44 <FLASH_Program_Word+0x48>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f30:	f3bf 8f4f 	dsb	sy
}
 8001f34:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40023c00 	.word	0x40023c00

08001f48 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001f54:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <FLASH_Program_HalfWord+0x48>)
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	4a0d      	ldr	r2, [pc, #52]	@ (8001f90 <FLASH_Program_HalfWord+0x48>)
 8001f5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001f60:	4b0b      	ldr	r3, [pc, #44]	@ (8001f90 <FLASH_Program_HalfWord+0x48>)
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	4a0a      	ldr	r2, [pc, #40]	@ (8001f90 <FLASH_Program_HalfWord+0x48>)
 8001f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f6a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f6c:	4b08      	ldr	r3, [pc, #32]	@ (8001f90 <FLASH_Program_HalfWord+0x48>)
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	4a07      	ldr	r2, [pc, #28]	@ (8001f90 <FLASH_Program_HalfWord+0x48>)
 8001f72:	f043 0301 	orr.w	r3, r3, #1
 8001f76:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	887a      	ldrh	r2, [r7, #2]
 8001f7c:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f7e:	f3bf 8f4f 	dsb	sy
}
 8001f82:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	40023c00 	.word	0x40023c00

08001f94 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd8 <FLASH_Program_Byte+0x44>)
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd8 <FLASH_Program_Byte+0x44>)
 8001fa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001faa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001fac:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <FLASH_Program_Byte+0x44>)
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <FLASH_Program_Byte+0x44>)
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <FLASH_Program_Byte+0x44>)
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	4a07      	ldr	r2, [pc, #28]	@ (8001fd8 <FLASH_Program_Byte+0x44>)
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	78fa      	ldrb	r2, [r7, #3]
 8001fc4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001fc6:	f3bf 8f4f 	dsb	sy
}
 8001fca:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	40023c00 	.word	0x40023c00

08001fdc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001fe0:	4b21      	ldr	r3, [pc, #132]	@ (8002068 <FLASH_SetErrorCode+0x8c>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001fec:	4b1f      	ldr	r3, [pc, #124]	@ (800206c <FLASH_SetErrorCode+0x90>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	f043 0320 	orr.w	r3, r3, #32
 8001ff4:	4a1d      	ldr	r2, [pc, #116]	@ (800206c <FLASH_SetErrorCode+0x90>)
 8001ff6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8002068 <FLASH_SetErrorCode+0x8c>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	f003 0310 	and.w	r3, r3, #16
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002004:	4b19      	ldr	r3, [pc, #100]	@ (800206c <FLASH_SetErrorCode+0x90>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	f043 0310 	orr.w	r3, r3, #16
 800200c:	4a17      	ldr	r2, [pc, #92]	@ (800206c <FLASH_SetErrorCode+0x90>)
 800200e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002010:	4b15      	ldr	r3, [pc, #84]	@ (8002068 <FLASH_SetErrorCode+0x8c>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	f003 0320 	and.w	r3, r3, #32
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800201c:	4b13      	ldr	r3, [pc, #76]	@ (800206c <FLASH_SetErrorCode+0x90>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	4a11      	ldr	r2, [pc, #68]	@ (800206c <FLASH_SetErrorCode+0x90>)
 8002026:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002028:	4b0f      	ldr	r3, [pc, #60]	@ (8002068 <FLASH_SetErrorCode+0x8c>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002030:	2b00      	cmp	r3, #0
 8002032:	d005      	beq.n	8002040 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002034:	4b0d      	ldr	r3, [pc, #52]	@ (800206c <FLASH_SetErrorCode+0x90>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f043 0304 	orr.w	r3, r3, #4
 800203c:	4a0b      	ldr	r2, [pc, #44]	@ (800206c <FLASH_SetErrorCode+0x90>)
 800203e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8002040:	4b09      	ldr	r3, [pc, #36]	@ (8002068 <FLASH_SetErrorCode+0x8c>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 800204c:	4b07      	ldr	r3, [pc, #28]	@ (800206c <FLASH_SetErrorCode+0x90>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f043 0302 	orr.w	r3, r3, #2
 8002054:	4a05      	ldr	r2, [pc, #20]	@ (800206c <FLASH_SetErrorCode+0x90>)
 8002056:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8002058:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <FLASH_SetErrorCode+0x8c>)
 800205a:	22f2      	movs	r2, #242	@ 0xf2
 800205c:	60da      	str	r2, [r3, #12]
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	40023c00 	.word	0x40023c00
 800206c:	200000c4 	.word	0x200000c4

08002070 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800207e:	4b2f      	ldr	r3, [pc, #188]	@ (800213c <HAL_FLASHEx_Erase+0xcc>)
 8002080:	7d1b      	ldrb	r3, [r3, #20]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_FLASHEx_Erase+0x1a>
 8002086:	2302      	movs	r3, #2
 8002088:	e053      	b.n	8002132 <HAL_FLASHEx_Erase+0xc2>
 800208a:	4b2c      	ldr	r3, [pc, #176]	@ (800213c <HAL_FLASHEx_Erase+0xcc>)
 800208c:	2201      	movs	r2, #1
 800208e:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002090:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002094:	f7ff febc 	bl	8001e10 <FLASH_WaitForLastOperation>
 8002098:	4603      	mov	r3, r0
 800209a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d143      	bne.n	800212a <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	f04f 32ff 	mov.w	r2, #4294967295
 80020a8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d112      	bne.n	80020d8 <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 f843 	bl	8002144 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020be:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020c2:	f7ff fea5 	bl	8001e10 <FLASH_WaitForLastOperation>
 80020c6:	4603      	mov	r3, r0
 80020c8:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80020ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002140 <HAL_FLASHEx_Erase+0xd0>)
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002140 <HAL_FLASHEx_Erase+0xd0>)
 80020d0:	f023 0304 	bic.w	r3, r3, #4
 80020d4:	6113      	str	r3, [r2, #16]
 80020d6:	e028      	b.n	800212a <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	e01c      	b.n	800211a <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	4619      	mov	r1, r3
 80020e8:	68b8      	ldr	r0, [r7, #8]
 80020ea:	f000 f851 	bl	8002190 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020ee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80020f2:	f7ff fe8d 	bl	8001e10 <FLASH_WaitForLastOperation>
 80020f6:	4603      	mov	r3, r0
 80020f8:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80020fa:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <HAL_FLASHEx_Erase+0xd0>)
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	4a10      	ldr	r2, [pc, #64]	@ (8002140 <HAL_FLASHEx_Erase+0xd0>)
 8002100:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8002104:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d003      	beq.n	8002114 <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	68ba      	ldr	r2, [r7, #8]
 8002110:	601a      	str	r2, [r3, #0]
          break;
 8002112:	e00a      	b.n	800212a <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	3301      	adds	r3, #1
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	4413      	add	r3, r2
 8002124:	68ba      	ldr	r2, [r7, #8]
 8002126:	429a      	cmp	r2, r3
 8002128:	d3da      	bcc.n	80020e0 <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800212a:	4b04      	ldr	r3, [pc, #16]	@ (800213c <HAL_FLASHEx_Erase+0xcc>)
 800212c:	2200      	movs	r2, #0
 800212e:	751a      	strb	r2, [r3, #20]

  return status;
 8002130:	7bfb      	ldrb	r3, [r7, #15]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	200000c4 	.word	0x200000c4
 8002140:	40023c00 	.word	0x40023c00

08002144 <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800214e:	4b0f      	ldr	r3, [pc, #60]	@ (800218c <FLASH_MassErase+0x48>)
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	4a0e      	ldr	r2, [pc, #56]	@ (800218c <FLASH_MassErase+0x48>)
 8002154:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002158:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800215a:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <FLASH_MassErase+0x48>)
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	4a0b      	ldr	r2, [pc, #44]	@ (800218c <FLASH_MassErase+0x48>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8002166:	4b09      	ldr	r3, [pc, #36]	@ (800218c <FLASH_MassErase+0x48>)
 8002168:	691a      	ldr	r2, [r3, #16]
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	021b      	lsls	r3, r3, #8
 800216e:	4313      	orrs	r3, r2
 8002170:	4a06      	ldr	r2, [pc, #24]	@ (800218c <FLASH_MassErase+0x48>)
 8002172:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002176:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8002178:	f3bf 8f4f 	dsb	sy
}
 800217c:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40023c00 	.word	0x40023c00

08002190 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d102      	bne.n	80021ac <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	e010      	b.n	80021ce <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80021ac:	78fb      	ldrb	r3, [r7, #3]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d103      	bne.n	80021ba <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80021b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	e009      	b.n	80021ce <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d103      	bne.n	80021c8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80021c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	e002      	b.n	80021ce <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80021c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021cc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 80021ce:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	4a14      	ldr	r2, [pc, #80]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80021da:	4b12      	ldr	r3, [pc, #72]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021dc:	691a      	ldr	r2, [r3, #16]
 80021de:	4911      	ldr	r1, [pc, #68]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 80021e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021ec:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80021f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80021f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021f4:	691a      	ldr	r2, [r3, #16]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4313      	orrs	r3, r2
 80021fc:	4a09      	ldr	r2, [pc, #36]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 80021fe:	f043 0302 	orr.w	r3, r3, #2
 8002202:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002204:	4b07      	ldr	r3, [pc, #28]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 8002206:	691b      	ldr	r3, [r3, #16]
 8002208:	4a06      	ldr	r2, [pc, #24]	@ (8002224 <FLASH_Erase_Sector+0x94>)
 800220a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8002210:	f3bf 8f4f 	dsb	sy
}
 8002214:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002216:	bf00      	nop
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40023c00 	.word	0x40023c00

08002228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002228:	b480      	push	{r7}
 800222a:	b089      	sub	sp, #36	@ 0x24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800223e:	2300      	movs	r3, #0
 8002240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]
 8002246:	e175      	b.n	8002534 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002248:	2201      	movs	r2, #1
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	4013      	ands	r3, r2
 800225a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	429a      	cmp	r2, r3
 8002262:	f040 8164 	bne.w	800252e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	2b01      	cmp	r3, #1
 8002270:	d005      	beq.n	800227e <HAL_GPIO_Init+0x56>
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d130      	bne.n	80022e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	2203      	movs	r2, #3
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4013      	ands	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022b4:	2201      	movs	r2, #1
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	091b      	lsrs	r3, r3, #4
 80022ca:	f003 0201 	and.w	r2, r3, #1
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d017      	beq.n	800231c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	2203      	movs	r2, #3
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d123      	bne.n	8002370 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	08da      	lsrs	r2, r3, #3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3208      	adds	r2, #8
 8002330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	220f      	movs	r2, #15
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	691a      	ldr	r2, [r3, #16]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	08da      	lsrs	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3208      	adds	r2, #8
 800236a:	69b9      	ldr	r1, [r7, #24]
 800236c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	2203      	movs	r2, #3
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0203 	and.w	r2, r3, #3
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 80be 	beq.w	800252e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b2:	4b66      	ldr	r3, [pc, #408]	@ (800254c <HAL_GPIO_Init+0x324>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b6:	4a65      	ldr	r2, [pc, #404]	@ (800254c <HAL_GPIO_Init+0x324>)
 80023b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80023be:	4b63      	ldr	r3, [pc, #396]	@ (800254c <HAL_GPIO_Init+0x324>)
 80023c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80023ca:	4a61      	ldr	r2, [pc, #388]	@ (8002550 <HAL_GPIO_Init+0x328>)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	089b      	lsrs	r3, r3, #2
 80023d0:	3302      	adds	r3, #2
 80023d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	220f      	movs	r2, #15
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a58      	ldr	r2, [pc, #352]	@ (8002554 <HAL_GPIO_Init+0x32c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d037      	beq.n	8002466 <HAL_GPIO_Init+0x23e>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a57      	ldr	r2, [pc, #348]	@ (8002558 <HAL_GPIO_Init+0x330>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d031      	beq.n	8002462 <HAL_GPIO_Init+0x23a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a56      	ldr	r2, [pc, #344]	@ (800255c <HAL_GPIO_Init+0x334>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d02b      	beq.n	800245e <HAL_GPIO_Init+0x236>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a55      	ldr	r2, [pc, #340]	@ (8002560 <HAL_GPIO_Init+0x338>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d025      	beq.n	800245a <HAL_GPIO_Init+0x232>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a54      	ldr	r2, [pc, #336]	@ (8002564 <HAL_GPIO_Init+0x33c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d01f      	beq.n	8002456 <HAL_GPIO_Init+0x22e>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a53      	ldr	r2, [pc, #332]	@ (8002568 <HAL_GPIO_Init+0x340>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d019      	beq.n	8002452 <HAL_GPIO_Init+0x22a>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a52      	ldr	r2, [pc, #328]	@ (800256c <HAL_GPIO_Init+0x344>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d013      	beq.n	800244e <HAL_GPIO_Init+0x226>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a51      	ldr	r2, [pc, #324]	@ (8002570 <HAL_GPIO_Init+0x348>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d00d      	beq.n	800244a <HAL_GPIO_Init+0x222>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a50      	ldr	r2, [pc, #320]	@ (8002574 <HAL_GPIO_Init+0x34c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d007      	beq.n	8002446 <HAL_GPIO_Init+0x21e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a4f      	ldr	r2, [pc, #316]	@ (8002578 <HAL_GPIO_Init+0x350>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d101      	bne.n	8002442 <HAL_GPIO_Init+0x21a>
 800243e:	2309      	movs	r3, #9
 8002440:	e012      	b.n	8002468 <HAL_GPIO_Init+0x240>
 8002442:	230a      	movs	r3, #10
 8002444:	e010      	b.n	8002468 <HAL_GPIO_Init+0x240>
 8002446:	2308      	movs	r3, #8
 8002448:	e00e      	b.n	8002468 <HAL_GPIO_Init+0x240>
 800244a:	2307      	movs	r3, #7
 800244c:	e00c      	b.n	8002468 <HAL_GPIO_Init+0x240>
 800244e:	2306      	movs	r3, #6
 8002450:	e00a      	b.n	8002468 <HAL_GPIO_Init+0x240>
 8002452:	2305      	movs	r3, #5
 8002454:	e008      	b.n	8002468 <HAL_GPIO_Init+0x240>
 8002456:	2304      	movs	r3, #4
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x240>
 800245a:	2303      	movs	r3, #3
 800245c:	e004      	b.n	8002468 <HAL_GPIO_Init+0x240>
 800245e:	2302      	movs	r3, #2
 8002460:	e002      	b.n	8002468 <HAL_GPIO_Init+0x240>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <HAL_GPIO_Init+0x240>
 8002466:	2300      	movs	r3, #0
 8002468:	69fa      	ldr	r2, [r7, #28]
 800246a:	f002 0203 	and.w	r2, r2, #3
 800246e:	0092      	lsls	r2, r2, #2
 8002470:	4093      	lsls	r3, r2
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4313      	orrs	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002478:	4935      	ldr	r1, [pc, #212]	@ (8002550 <HAL_GPIO_Init+0x328>)
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3302      	adds	r3, #2
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002486:	4b3d      	ldr	r3, [pc, #244]	@ (800257c <HAL_GPIO_Init+0x354>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	43db      	mvns	r3, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024aa:	4a34      	ldr	r2, [pc, #208]	@ (800257c <HAL_GPIO_Init+0x354>)
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b0:	4b32      	ldr	r3, [pc, #200]	@ (800257c <HAL_GPIO_Init+0x354>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d4:	4a29      	ldr	r2, [pc, #164]	@ (800257c <HAL_GPIO_Init+0x354>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024da:	4b28      	ldr	r3, [pc, #160]	@ (800257c <HAL_GPIO_Init+0x354>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4013      	ands	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024fe:	4a1f      	ldr	r2, [pc, #124]	@ (800257c <HAL_GPIO_Init+0x354>)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002504:	4b1d      	ldr	r3, [pc, #116]	@ (800257c <HAL_GPIO_Init+0x354>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	43db      	mvns	r3, r3
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4013      	ands	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002528:	4a14      	ldr	r2, [pc, #80]	@ (800257c <HAL_GPIO_Init+0x354>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3301      	adds	r3, #1
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	2b0f      	cmp	r3, #15
 8002538:	f67f ae86 	bls.w	8002248 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	3724      	adds	r7, #36	@ 0x24
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40013800 	.word	0x40013800
 8002554:	40020000 	.word	0x40020000
 8002558:	40020400 	.word	0x40020400
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00
 8002564:	40021000 	.word	0x40021000
 8002568:	40021400 	.word	0x40021400
 800256c:	40021800 	.word	0x40021800
 8002570:	40021c00 	.word	0x40021c00
 8002574:	40022000 	.word	0x40022000
 8002578:	40022400 	.word	0x40022400
 800257c:	40013c00 	.word	0x40013c00

08002580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691a      	ldr	r2, [r3, #16]
 8002590:	887b      	ldrh	r3, [r7, #2]
 8002592:	4013      	ands	r3, r2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002598:	2301      	movs	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
 800259c:	e001      	b.n	80025a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800259e:	2300      	movs	r3, #0
 80025a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	807b      	strh	r3, [r7, #2]
 80025bc:	4613      	mov	r3, r2
 80025be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025c0:	787b      	ldrb	r3, [r7, #1]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80025cc:	e003      	b.n	80025d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80025ce:	887b      	ldrh	r3, [r7, #2]
 80025d0:	041a      	lsls	r2, r3, #16
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	619a      	str	r2, [r3, #24]
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b085      	sub	sp, #20
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	460b      	mov	r3, r1
 80025ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025f4:	887a      	ldrh	r2, [r7, #2]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4013      	ands	r3, r2
 80025fa:	041a      	lsls	r2, r3, #16
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	43d9      	mvns	r1, r3
 8002600:	887b      	ldrh	r3, [r7, #2]
 8002602:	400b      	ands	r3, r1
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	619a      	str	r2, [r3, #24]
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002620:	2300      	movs	r3, #0
 8002622:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e291      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 8087 	beq.w	800274a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800263c:	4b96      	ldr	r3, [pc, #600]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 030c 	and.w	r3, r3, #12
 8002644:	2b04      	cmp	r3, #4
 8002646:	d00c      	beq.n	8002662 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002648:	4b93      	ldr	r3, [pc, #588]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 030c 	and.w	r3, r3, #12
 8002650:	2b08      	cmp	r3, #8
 8002652:	d112      	bne.n	800267a <HAL_RCC_OscConfig+0x62>
 8002654:	4b90      	ldr	r3, [pc, #576]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800265c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002660:	d10b      	bne.n	800267a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002662:	4b8d      	ldr	r3, [pc, #564]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d06c      	beq.n	8002748 <HAL_RCC_OscConfig+0x130>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d168      	bne.n	8002748 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e26b      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002682:	d106      	bne.n	8002692 <HAL_RCC_OscConfig+0x7a>
 8002684:	4b84      	ldr	r3, [pc, #528]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a83      	ldr	r2, [pc, #524]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 800268a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800268e:	6013      	str	r3, [r2, #0]
 8002690:	e02e      	b.n	80026f0 <HAL_RCC_OscConfig+0xd8>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10c      	bne.n	80026b4 <HAL_RCC_OscConfig+0x9c>
 800269a:	4b7f      	ldr	r3, [pc, #508]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a7e      	ldr	r2, [pc, #504]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	4b7c      	ldr	r3, [pc, #496]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a7b      	ldr	r2, [pc, #492]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	e01d      	b.n	80026f0 <HAL_RCC_OscConfig+0xd8>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026bc:	d10c      	bne.n	80026d8 <HAL_RCC_OscConfig+0xc0>
 80026be:	4b76      	ldr	r3, [pc, #472]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a75      	ldr	r2, [pc, #468]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b73      	ldr	r3, [pc, #460]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a72      	ldr	r2, [pc, #456]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	e00b      	b.n	80026f0 <HAL_RCC_OscConfig+0xd8>
 80026d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a6e      	ldr	r2, [pc, #440]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	4b6c      	ldr	r3, [pc, #432]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a6b      	ldr	r2, [pc, #428]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80026ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d013      	beq.n	8002720 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f8:	f7ff f956 	bl	80019a8 <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002700:	f7ff f952 	bl	80019a8 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b64      	cmp	r3, #100	@ 0x64
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e21f      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	4b61      	ldr	r3, [pc, #388]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0f0      	beq.n	8002700 <HAL_RCC_OscConfig+0xe8>
 800271e:	e014      	b.n	800274a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002720:	f7ff f942 	bl	80019a8 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002728:	f7ff f93e 	bl	80019a8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b64      	cmp	r3, #100	@ 0x64
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e20b      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273a:	4b57      	ldr	r3, [pc, #348]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x110>
 8002746:	e000      	b.n	800274a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d069      	beq.n	800282a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002756:	4b50      	ldr	r3, [pc, #320]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00b      	beq.n	800277a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002762:	4b4d      	ldr	r3, [pc, #308]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b08      	cmp	r3, #8
 800276c:	d11c      	bne.n	80027a8 <HAL_RCC_OscConfig+0x190>
 800276e:	4b4a      	ldr	r3, [pc, #296]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d116      	bne.n	80027a8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800277a:	4b47      	ldr	r3, [pc, #284]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_RCC_OscConfig+0x17a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d001      	beq.n	8002792 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e1df      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002792:	4b41      	ldr	r3, [pc, #260]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	493d      	ldr	r1, [pc, #244]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027a6:	e040      	b.n	800282a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d023      	beq.n	80027f8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027b0:	4b39      	ldr	r3, [pc, #228]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a38      	ldr	r2, [pc, #224]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027b6:	f043 0301 	orr.w	r3, r3, #1
 80027ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027bc:	f7ff f8f4 	bl	80019a8 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027c4:	f7ff f8f0 	bl	80019a8 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e1bd      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d6:	4b30      	ldr	r3, [pc, #192]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	00db      	lsls	r3, r3, #3
 80027f0:	4929      	ldr	r1, [pc, #164]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]
 80027f6:	e018      	b.n	800282a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027f8:	4b27      	ldr	r3, [pc, #156]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a26      	ldr	r2, [pc, #152]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 80027fe:	f023 0301 	bic.w	r3, r3, #1
 8002802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002804:	f7ff f8d0 	bl	80019a8 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280c:	f7ff f8cc 	bl	80019a8 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e199      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281e:	4b1e      	ldr	r3, [pc, #120]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f0      	bne.n	800280c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d038      	beq.n	80028a8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d019      	beq.n	8002872 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800283e:	4b16      	ldr	r3, [pc, #88]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002840:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002842:	4a15      	ldr	r2, [pc, #84]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284a:	f7ff f8ad 	bl	80019a8 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002852:	f7ff f8a9 	bl	80019a8 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e176      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x23a>
 8002870:	e01a      	b.n	80028a8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002872:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002874:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002876:	4a08      	ldr	r2, [pc, #32]	@ (8002898 <HAL_RCC_OscConfig+0x280>)
 8002878:	f023 0301 	bic.w	r3, r3, #1
 800287c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287e:	f7ff f893 	bl	80019a8 <HAL_GetTick>
 8002882:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002884:	e00a      	b.n	800289c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002886:	f7ff f88f 	bl	80019a8 <HAL_GetTick>
 800288a:	4602      	mov	r2, r0
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b02      	cmp	r3, #2
 8002892:	d903      	bls.n	800289c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e15c      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
 8002898:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800289c:	4b91      	ldr	r3, [pc, #580]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800289e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028a0:	f003 0302 	and.w	r3, r3, #2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1ee      	bne.n	8002886 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0304 	and.w	r3, r3, #4
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 80a4 	beq.w	80029fe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b6:	4b8b      	ldr	r3, [pc, #556]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80028b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10d      	bne.n	80028de <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	4b88      	ldr	r3, [pc, #544]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c6:	4a87      	ldr	r2, [pc, #540]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80028c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ce:	4b85      	ldr	r3, [pc, #532]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028da:	2301      	movs	r3, #1
 80028dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028de:	4b82      	ldr	r3, [pc, #520]	@ (8002ae8 <HAL_RCC_OscConfig+0x4d0>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d118      	bne.n	800291c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80028ea:	4b7f      	ldr	r3, [pc, #508]	@ (8002ae8 <HAL_RCC_OscConfig+0x4d0>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a7e      	ldr	r2, [pc, #504]	@ (8002ae8 <HAL_RCC_OscConfig+0x4d0>)
 80028f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028f6:	f7ff f857 	bl	80019a8 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028fc:	e008      	b.n	8002910 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028fe:	f7ff f853 	bl	80019a8 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b64      	cmp	r3, #100	@ 0x64
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e120      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002910:	4b75      	ldr	r3, [pc, #468]	@ (8002ae8 <HAL_RCC_OscConfig+0x4d0>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0f0      	beq.n	80028fe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d106      	bne.n	8002932 <HAL_RCC_OscConfig+0x31a>
 8002924:	4b6f      	ldr	r3, [pc, #444]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002928:	4a6e      	ldr	r2, [pc, #440]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800292a:	f043 0301 	orr.w	r3, r3, #1
 800292e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002930:	e02d      	b.n	800298e <HAL_RCC_OscConfig+0x376>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0x33c>
 800293a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800293c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800293e:	4a69      	ldr	r2, [pc, #420]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	6713      	str	r3, [r2, #112]	@ 0x70
 8002946:	4b67      	ldr	r3, [pc, #412]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294a:	4a66      	ldr	r2, [pc, #408]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800294c:	f023 0304 	bic.w	r3, r3, #4
 8002950:	6713      	str	r3, [r2, #112]	@ 0x70
 8002952:	e01c      	b.n	800298e <HAL_RCC_OscConfig+0x376>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	2b05      	cmp	r3, #5
 800295a:	d10c      	bne.n	8002976 <HAL_RCC_OscConfig+0x35e>
 800295c:	4b61      	ldr	r3, [pc, #388]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800295e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002960:	4a60      	ldr	r2, [pc, #384]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002962:	f043 0304 	orr.w	r3, r3, #4
 8002966:	6713      	str	r3, [r2, #112]	@ 0x70
 8002968:	4b5e      	ldr	r3, [pc, #376]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800296a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800296c:	4a5d      	ldr	r2, [pc, #372]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800296e:	f043 0301 	orr.w	r3, r3, #1
 8002972:	6713      	str	r3, [r2, #112]	@ 0x70
 8002974:	e00b      	b.n	800298e <HAL_RCC_OscConfig+0x376>
 8002976:	4b5b      	ldr	r3, [pc, #364]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800297a:	4a5a      	ldr	r2, [pc, #360]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 800297c:	f023 0301 	bic.w	r3, r3, #1
 8002980:	6713      	str	r3, [r2, #112]	@ 0x70
 8002982:	4b58      	ldr	r3, [pc, #352]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002986:	4a57      	ldr	r2, [pc, #348]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002988:	f023 0304 	bic.w	r3, r3, #4
 800298c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d015      	beq.n	80029c2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002996:	f7ff f807 	bl	80019a8 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800299c:	e00a      	b.n	80029b4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800299e:	f7ff f803 	bl	80019a8 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e0ce      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80029b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0ee      	beq.n	800299e <HAL_RCC_OscConfig+0x386>
 80029c0:	e014      	b.n	80029ec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c2:	f7fe fff1 	bl	80019a8 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c8:	e00a      	b.n	80029e0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ca:	f7fe ffed 	bl	80019a8 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d8:	4293      	cmp	r3, r2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e0b8      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e0:	4b40      	ldr	r3, [pc, #256]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80029e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1ee      	bne.n	80029ca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029ec:	7dfb      	ldrb	r3, [r7, #23]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d105      	bne.n	80029fe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029f2:	4b3c      	ldr	r3, [pc, #240]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	4a3b      	ldr	r2, [pc, #236]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 80029f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029fc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80a4 	beq.w	8002b50 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a08:	4b36      	ldr	r3, [pc, #216]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 030c 	and.w	r3, r3, #12
 8002a10:	2b08      	cmp	r3, #8
 8002a12:	d06b      	beq.n	8002aec <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d149      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1c:	4b31      	ldr	r3, [pc, #196]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a30      	ldr	r2, [pc, #192]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a28:	f7fe ffbe 	bl	80019a8 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a30:	f7fe ffba 	bl	80019a8 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e087      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a42:	4b28      	ldr	r3, [pc, #160]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f0      	bne.n	8002a30 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69da      	ldr	r2, [r3, #28]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5c:	019b      	lsls	r3, r3, #6
 8002a5e:	431a      	orrs	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a64:	085b      	lsrs	r3, r3, #1
 8002a66:	3b01      	subs	r3, #1
 8002a68:	041b      	lsls	r3, r3, #16
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a70:	061b      	lsls	r3, r3, #24
 8002a72:	4313      	orrs	r3, r2
 8002a74:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a76:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002a7a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a18      	ldr	r2, [pc, #96]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002a82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a88:	f7fe ff8e 	bl	80019a8 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a8e:	e008      	b.n	8002aa2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a90:	f7fe ff8a 	bl	80019a8 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e057      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa2:	4b10      	ldr	r3, [pc, #64]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0f0      	beq.n	8002a90 <HAL_RCC_OscConfig+0x478>
 8002aae:	e04f      	b.n	8002b50 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002ab6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe ff74 	bl	80019a8 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac4:	f7fe ff70 	bl	80019a8 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e03d      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ad6:	4b03      	ldr	r3, [pc, #12]	@ (8002ae4 <HAL_RCC_OscConfig+0x4cc>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f0      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x4ac>
 8002ae2:	e035      	b.n	8002b50 <HAL_RCC_OscConfig+0x538>
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002aec:	4b1b      	ldr	r3, [pc, #108]	@ (8002b5c <HAL_RCC_OscConfig+0x544>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d028      	beq.n	8002b4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d121      	bne.n	8002b4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d11a      	bne.n	8002b4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b22:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d111      	bne.n	8002b4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b32:	085b      	lsrs	r3, r3, #1
 8002b34:	3b01      	subs	r3, #1
 8002b36:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d107      	bne.n	8002b4c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e000      	b.n	8002b52 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3718      	adds	r7, #24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40023800 	.word	0x40023800

08002b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0d0      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b78:	4b6a      	ldr	r3, [pc, #424]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 030f 	and.w	r3, r3, #15
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d910      	bls.n	8002ba8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b86:	4b67      	ldr	r3, [pc, #412]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 020f 	bic.w	r2, r3, #15
 8002b8e:	4965      	ldr	r1, [pc, #404]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b96:	4b63      	ldr	r3, [pc, #396]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d001      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e0b8      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d020      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d005      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc0:	4b59      	ldr	r3, [pc, #356]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	4a58      	ldr	r2, [pc, #352]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002bc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bd8:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	4a52      	ldr	r2, [pc, #328]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002bde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002be2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be4:	4b50      	ldr	r3, [pc, #320]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	494d      	ldr	r1, [pc, #308]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d040      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d107      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0a:	4b47      	ldr	r3, [pc, #284]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d115      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e07f      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d107      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c22:	4b41      	ldr	r3, [pc, #260]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e073      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c32:	4b3d      	ldr	r3, [pc, #244]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e06b      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c42:	4b39      	ldr	r3, [pc, #228]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 0203 	bic.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	4936      	ldr	r1, [pc, #216]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c54:	f7fe fea8 	bl	80019a8 <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5c:	f7fe fea4 	bl	80019a8 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e053      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c72:	4b2d      	ldr	r3, [pc, #180]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 020c 	and.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d1eb      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c84:	4b27      	ldr	r3, [pc, #156]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d210      	bcs.n	8002cb4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b24      	ldr	r3, [pc, #144]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 020f 	bic.w	r2, r3, #15
 8002c9a:	4922      	ldr	r1, [pc, #136]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca2:	4b20      	ldr	r3, [pc, #128]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e032      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d008      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc0:	4b19      	ldr	r3, [pc, #100]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	4916      	ldr	r1, [pc, #88]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0308 	and.w	r3, r3, #8
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d009      	beq.n	8002cf2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cde:	4b12      	ldr	r3, [pc, #72]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	00db      	lsls	r3, r3, #3
 8002cec:	490e      	ldr	r1, [pc, #56]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cf2:	f000 f821 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c8>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	091b      	lsrs	r3, r3, #4
 8002cfe:	f003 030f 	and.w	r3, r3, #15
 8002d02:	490a      	ldr	r1, [pc, #40]	@ (8002d2c <HAL_RCC_ClockConfig+0x1cc>)
 8002d04:	5ccb      	ldrb	r3, [r1, r3]
 8002d06:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0a:	4a09      	ldr	r2, [pc, #36]	@ (8002d30 <HAL_RCC_ClockConfig+0x1d0>)
 8002d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d0e:	4b09      	ldr	r3, [pc, #36]	@ (8002d34 <HAL_RCC_ClockConfig+0x1d4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7fe fe04 	bl	8001920 <HAL_InitTick>

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40023c00 	.word	0x40023c00
 8002d28:	40023800 	.word	0x40023800
 8002d2c:	08007bcc 	.word	0x08007bcc
 8002d30:	20000000 	.word	0x20000000
 8002d34:	20000004 	.word	0x20000004

08002d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d3c:	b090      	sub	sp, #64	@ 0x40
 8002d3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d44:	2300      	movs	r3, #0
 8002d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d48:	2300      	movs	r3, #0
 8002d4a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d50:	4b59      	ldr	r3, [pc, #356]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 030c 	and.w	r3, r3, #12
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d00d      	beq.n	8002d78 <HAL_RCC_GetSysClockFreq+0x40>
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	f200 80a1 	bhi.w	8002ea4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d002      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x34>
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d003      	beq.n	8002d72 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d6a:	e09b      	b.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d6c:	4b53      	ldr	r3, [pc, #332]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x184>)
 8002d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d70:	e09b      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d72:	4b53      	ldr	r3, [pc, #332]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d76:	e098      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d78:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d80:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002d82:	4b4d      	ldr	r3, [pc, #308]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d028      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	099b      	lsrs	r3, r3, #6
 8002d94:	2200      	movs	r2, #0
 8002d96:	623b      	str	r3, [r7, #32]
 8002d98:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002da0:	2100      	movs	r1, #0
 8002da2:	4b47      	ldr	r3, [pc, #284]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002da4:	fb03 f201 	mul.w	r2, r3, r1
 8002da8:	2300      	movs	r3, #0
 8002daa:	fb00 f303 	mul.w	r3, r0, r3
 8002dae:	4413      	add	r3, r2
 8002db0:	4a43      	ldr	r2, [pc, #268]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002db2:	fba0 1202 	umull	r1, r2, r0, r2
 8002db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002db8:	460a      	mov	r2, r1
 8002dba:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002dbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dbe:	4413      	add	r3, r2
 8002dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	61bb      	str	r3, [r7, #24]
 8002dc8:	61fa      	str	r2, [r7, #28]
 8002dca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002dd2:	f7fd fa19 	bl	8000208 <__aeabi_uldivmod>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4613      	mov	r3, r2
 8002ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dde:	e053      	b.n	8002e88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de0:	4b35      	ldr	r3, [pc, #212]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	099b      	lsrs	r3, r3, #6
 8002de6:	2200      	movs	r2, #0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	617a      	str	r2, [r7, #20]
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002df2:	f04f 0b00 	mov.w	fp, #0
 8002df6:	4652      	mov	r2, sl
 8002df8:	465b      	mov	r3, fp
 8002dfa:	f04f 0000 	mov.w	r0, #0
 8002dfe:	f04f 0100 	mov.w	r1, #0
 8002e02:	0159      	lsls	r1, r3, #5
 8002e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e08:	0150      	lsls	r0, r2, #5
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	ebb2 080a 	subs.w	r8, r2, sl
 8002e12:	eb63 090b 	sbc.w	r9, r3, fp
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	f04f 0300 	mov.w	r3, #0
 8002e1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e2a:	ebb2 0408 	subs.w	r4, r2, r8
 8002e2e:	eb63 0509 	sbc.w	r5, r3, r9
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	f04f 0300 	mov.w	r3, #0
 8002e3a:	00eb      	lsls	r3, r5, #3
 8002e3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e40:	00e2      	lsls	r2, r4, #3
 8002e42:	4614      	mov	r4, r2
 8002e44:	461d      	mov	r5, r3
 8002e46:	eb14 030a 	adds.w	r3, r4, sl
 8002e4a:	603b      	str	r3, [r7, #0]
 8002e4c:	eb45 030b 	adc.w	r3, r5, fp
 8002e50:	607b      	str	r3, [r7, #4]
 8002e52:	f04f 0200 	mov.w	r2, #0
 8002e56:	f04f 0300 	mov.w	r3, #0
 8002e5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e5e:	4629      	mov	r1, r5
 8002e60:	028b      	lsls	r3, r1, #10
 8002e62:	4621      	mov	r1, r4
 8002e64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e68:	4621      	mov	r1, r4
 8002e6a:	028a      	lsls	r2, r1, #10
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	4619      	mov	r1, r3
 8002e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e72:	2200      	movs	r2, #0
 8002e74:	60bb      	str	r3, [r7, #8]
 8002e76:	60fa      	str	r2, [r7, #12]
 8002e78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e7c:	f7fd f9c4 	bl	8000208 <__aeabi_uldivmod>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4613      	mov	r3, r2
 8002e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002e88:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	0c1b      	lsrs	r3, r3, #16
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	3301      	adds	r3, #1
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002e98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ea2:	e002      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ea4:	4b05      	ldr	r3, [pc, #20]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x184>)
 8002ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ea8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3740      	adds	r7, #64	@ 0x40
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	00f42400 	.word	0x00f42400
 8002ec0:	017d7840 	.word	0x017d7840

08002ec4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ec8:	4b03      	ldr	r3, [pc, #12]	@ (8002ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002eca:	681b      	ldr	r3, [r3, #0]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	20000000 	.word	0x20000000

08002edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ee0:	f7ff fff0 	bl	8002ec4 <HAL_RCC_GetHCLKFreq>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	0a9b      	lsrs	r3, r3, #10
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	4903      	ldr	r1, [pc, #12]	@ (8002f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ef2:	5ccb      	ldrb	r3, [r1, r3]
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40023800 	.word	0x40023800
 8002f00:	08007bdc 	.word	0x08007bdc

08002f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f08:	f7ff ffdc 	bl	8002ec4 <HAL_RCC_GetHCLKFreq>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	0b5b      	lsrs	r3, r3, #13
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	4903      	ldr	r1, [pc, #12]	@ (8002f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f1a:	5ccb      	ldrb	r3, [r1, r3]
 8002f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40023800 	.word	0x40023800
 8002f28:	08007bdc 	.word	0x08007bdc

08002f2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f44:	2300      	movs	r3, #0
 8002f46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d012      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f54:	4b69      	ldr	r3, [pc, #420]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	4a68      	ldr	r2, [pc, #416]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f5e:	6093      	str	r3, [r2, #8]
 8002f60:	4b66      	ldr	r3, [pc, #408]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f68:	4964      	ldr	r1, [pc, #400]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f76:	2301      	movs	r3, #1
 8002f78:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d017      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f86:	4b5d      	ldr	r3, [pc, #372]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f8c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f94:	4959      	ldr	r1, [pc, #356]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fa4:	d101      	bne.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d017      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fc2:	4b4e      	ldr	r3, [pc, #312]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fc8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd0:	494a      	ldr	r1, [pc, #296]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fe0:	d101      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002ffe:	2301      	movs	r3, #1
 8003000:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 808b 	beq.w	8003126 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003010:	4b3a      	ldr	r3, [pc, #232]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	4a39      	ldr	r2, [pc, #228]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800301a:	6413      	str	r3, [r2, #64]	@ 0x40
 800301c:	4b37      	ldr	r3, [pc, #220]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003028:	4b35      	ldr	r3, [pc, #212]	@ (8003100 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a34      	ldr	r2, [pc, #208]	@ (8003100 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800302e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003032:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003034:	f7fe fcb8 	bl	80019a8 <HAL_GetTick>
 8003038:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800303c:	f7fe fcb4 	bl	80019a8 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e357      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800304e:	4b2c      	ldr	r3, [pc, #176]	@ (8003100 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800305a:	4b28      	ldr	r3, [pc, #160]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800305c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800305e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003062:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d035      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	429a      	cmp	r2, r3
 8003076:	d02e      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003078:	4b20      	ldr	r3, [pc, #128]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800307a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800307c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003080:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003082:	4b1e      	ldr	r3, [pc, #120]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003086:	4a1d      	ldr	r2, [pc, #116]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800308c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800308e:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003092:	4a1a      	ldr	r2, [pc, #104]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003094:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003098:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800309a:	4a18      	ldr	r2, [pc, #96]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030a0:	4b16      	ldr	r3, [pc, #88]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d114      	bne.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fe fc7c 	bl	80019a8 <HAL_GetTick>
 80030b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b2:	e00a      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030b4:	f7fe fc78 	bl	80019a8 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d901      	bls.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e319      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ca:	4b0c      	ldr	r3, [pc, #48]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d0ee      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030e2:	d111      	bne.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80030e4:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030f0:	4b04      	ldr	r3, [pc, #16]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80030f2:	400b      	ands	r3, r1
 80030f4:	4901      	ldr	r1, [pc, #4]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	608b      	str	r3, [r1, #8]
 80030fa:	e00b      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80030fc:	40023800 	.word	0x40023800
 8003100:	40007000 	.word	0x40007000
 8003104:	0ffffcff 	.word	0x0ffffcff
 8003108:	4baa      	ldr	r3, [pc, #680]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	4aa9      	ldr	r2, [pc, #676]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800310e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003112:	6093      	str	r3, [r2, #8]
 8003114:	4ba7      	ldr	r3, [pc, #668]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003116:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003120:	49a4      	ldr	r1, [pc, #656]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003122:	4313      	orrs	r3, r2
 8003124:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	2b00      	cmp	r3, #0
 8003130:	d010      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003132:	4ba0      	ldr	r3, [pc, #640]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003134:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003138:	4a9e      	ldr	r2, [pc, #632]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800313a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800313e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003142:	4b9c      	ldr	r3, [pc, #624]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003144:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800314c:	4999      	ldr	r1, [pc, #612]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800314e:	4313      	orrs	r3, r2
 8003150:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00a      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003160:	4b94      	ldr	r3, [pc, #592]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003166:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800316e:	4991      	ldr	r1, [pc, #580]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003170:	4313      	orrs	r3, r2
 8003172:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003182:	4b8c      	ldr	r3, [pc, #560]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003188:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003190:	4988      	ldr	r1, [pc, #544]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00a      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031a4:	4b83      	ldr	r3, [pc, #524]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b2:	4980      	ldr	r1, [pc, #512]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00a      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031c6:	4b7b      	ldr	r3, [pc, #492]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d4:	4977      	ldr	r1, [pc, #476]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00a      	beq.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031e8:	4b72      	ldr	r3, [pc, #456]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ee:	f023 0203 	bic.w	r2, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	496f      	ldr	r1, [pc, #444]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00a      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800320a:	4b6a      	ldr	r3, [pc, #424]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800320c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003210:	f023 020c 	bic.w	r2, r3, #12
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003218:	4966      	ldr	r1, [pc, #408]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800321a:	4313      	orrs	r3, r2
 800321c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00a      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800322c:	4b61      	ldr	r3, [pc, #388]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003232:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800323a:	495e      	ldr	r1, [pc, #376]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800323c:	4313      	orrs	r3, r2
 800323e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800324e:	4b59      	ldr	r3, [pc, #356]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003254:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800325c:	4955      	ldr	r1, [pc, #340]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800325e:	4313      	orrs	r3, r2
 8003260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003270:	4b50      	ldr	r3, [pc, #320]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003276:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327e:	494d      	ldr	r1, [pc, #308]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003280:	4313      	orrs	r3, r2
 8003282:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003292:	4b48      	ldr	r3, [pc, #288]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003298:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a0:	4944      	ldr	r1, [pc, #272]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00a      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80032b4:	4b3f      	ldr	r3, [pc, #252]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c2:	493c      	ldr	r1, [pc, #240]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80032d6:	4b37      	ldr	r3, [pc, #220]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032dc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e4:	4933      	ldr	r1, [pc, #204]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00a      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032f8:	4b2e      	ldr	r3, [pc, #184]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003306:	492b      	ldr	r1, [pc, #172]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d011      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800331a:	4b26      	ldr	r3, [pc, #152]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800331c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003320:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003328:	4922      	ldr	r1, [pc, #136]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003338:	d101      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800333a:	2301      	movs	r3, #1
 800333c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800334a:	2301      	movs	r3, #1
 800334c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800335a:	4b16      	ldr	r3, [pc, #88]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800335c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003360:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003368:	4912      	ldr	r1, [pc, #72]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800336a:	4313      	orrs	r3, r2
 800336c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00b      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800337c:	4b0d      	ldr	r3, [pc, #52]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003382:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800338c:	4909      	ldr	r1, [pc, #36]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d006      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 80d9 	beq.w	800355a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80033a8:	4b02      	ldr	r3, [pc, #8]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a01      	ldr	r2, [pc, #4]	@ (80033b4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80033b2:	e001      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80033b4:	40023800 	.word	0x40023800
 80033b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ba:	f7fe faf5 	bl	80019a8 <HAL_GetTick>
 80033be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80033c0:	e008      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80033c2:	f7fe faf1 	bl	80019a8 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b64      	cmp	r3, #100	@ 0x64
 80033ce:	d901      	bls.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e194      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80033d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1f0      	bne.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d021      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d11d      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033f4:	4b64      	ldr	r3, [pc, #400]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033fa:	0c1b      	lsrs	r3, r3, #16
 80033fc:	f003 0303 	and.w	r3, r3, #3
 8003400:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003402:	4b61      	ldr	r3, [pc, #388]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003404:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003408:	0e1b      	lsrs	r3, r3, #24
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	019a      	lsls	r2, r3, #6
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	041b      	lsls	r3, r3, #16
 800341a:	431a      	orrs	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	061b      	lsls	r3, r3, #24
 8003420:	431a      	orrs	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	071b      	lsls	r3, r3, #28
 8003428:	4957      	ldr	r1, [pc, #348]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d004      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003440:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003444:	d00a      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800344e:	2b00      	cmp	r3, #0
 8003450:	d02e      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800345a:	d129      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800345c:	4b4a      	ldr	r3, [pc, #296]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800345e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003462:	0c1b      	lsrs	r3, r3, #16
 8003464:	f003 0303 	and.w	r3, r3, #3
 8003468:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800346a:	4b47      	ldr	r3, [pc, #284]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800346c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003470:	0f1b      	lsrs	r3, r3, #28
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	019a      	lsls	r2, r3, #6
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	061b      	lsls	r3, r3, #24
 800348a:	431a      	orrs	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	071b      	lsls	r3, r3, #28
 8003490:	493d      	ldr	r1, [pc, #244]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003492:	4313      	orrs	r3, r2
 8003494:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003498:	4b3b      	ldr	r3, [pc, #236]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800349a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800349e:	f023 021f 	bic.w	r2, r3, #31
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a6:	3b01      	subs	r3, #1
 80034a8:	4937      	ldr	r1, [pc, #220]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01d      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034bc:	4b32      	ldr	r3, [pc, #200]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034c2:	0e1b      	lsrs	r3, r3, #24
 80034c4:	f003 030f 	and.w	r3, r3, #15
 80034c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80034ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034d0:	0f1b      	lsrs	r3, r3, #28
 80034d2:	f003 0307 	and.w	r3, r3, #7
 80034d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	019a      	lsls	r2, r3, #6
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	041b      	lsls	r3, r3, #16
 80034e4:	431a      	orrs	r2, r3
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	061b      	lsls	r3, r3, #24
 80034ea:	431a      	orrs	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	071b      	lsls	r3, r3, #28
 80034f0:	4925      	ldr	r1, [pc, #148]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d011      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	019a      	lsls	r2, r3, #6
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	041b      	lsls	r3, r3, #16
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	061b      	lsls	r3, r3, #24
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	071b      	lsls	r3, r3, #28
 8003520:	4919      	ldr	r1, [pc, #100]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003528:	4b17      	ldr	r3, [pc, #92]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a16      	ldr	r2, [pc, #88]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800352e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003532:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003534:	f7fe fa38 	bl	80019a8 <HAL_GetTick>
 8003538:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800353a:	e008      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800353c:	f7fe fa34 	bl	80019a8 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e0d7      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800354e:	4b0e      	ldr	r3, [pc, #56]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d0f0      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	2b01      	cmp	r3, #1
 800355e:	f040 80cd 	bne.w	80036fc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003562:	4b09      	ldr	r3, [pc, #36]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a08      	ldr	r2, [pc, #32]	@ (8003588 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003568:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800356c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800356e:	f7fe fa1b 	bl	80019a8 <HAL_GetTick>
 8003572:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003574:	e00a      	b.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003576:	f7fe fa17 	bl	80019a8 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b64      	cmp	r3, #100	@ 0x64
 8003582:	d903      	bls.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e0ba      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003588:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800358c:	4b5e      	ldr	r3, [pc, #376]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003594:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003598:	d0ed      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x682>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d009      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d02e      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d12a      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80035c2:	4b51      	ldr	r3, [pc, #324]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c8:	0c1b      	lsrs	r3, r3, #16
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d6:	0f1b      	lsrs	r3, r3, #28
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	019a      	lsls	r2, r3, #6
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	041b      	lsls	r3, r3, #16
 80035e8:	431a      	orrs	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	061b      	lsls	r3, r3, #24
 80035f0:	431a      	orrs	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	071b      	lsls	r3, r3, #28
 80035f6:	4944      	ldr	r1, [pc, #272]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035fe:	4b42      	ldr	r3, [pc, #264]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003604:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800360c:	3b01      	subs	r3, #1
 800360e:	021b      	lsls	r3, r3, #8
 8003610:	493d      	ldr	r1, [pc, #244]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d022      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003628:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800362c:	d11d      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800362e:	4b36      	ldr	r3, [pc, #216]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003634:	0e1b      	lsrs	r3, r3, #24
 8003636:	f003 030f 	and.w	r3, r3, #15
 800363a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800363c:	4b32      	ldr	r3, [pc, #200]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003642:	0f1b      	lsrs	r3, r3, #28
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	019a      	lsls	r2, r3, #6
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	041b      	lsls	r3, r3, #16
 8003656:	431a      	orrs	r2, r3
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	061b      	lsls	r3, r3, #24
 800365c:	431a      	orrs	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	071b      	lsls	r3, r3, #28
 8003662:	4929      	ldr	r1, [pc, #164]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d028      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003676:	4b24      	ldr	r3, [pc, #144]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367c:	0e1b      	lsrs	r3, r3, #24
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003684:	4b20      	ldr	r3, [pc, #128]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368a:	0c1b      	lsrs	r3, r3, #16
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	019a      	lsls	r2, r3, #6
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	041b      	lsls	r3, r3, #16
 800369c:	431a      	orrs	r2, r3
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	061b      	lsls	r3, r3, #24
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	071b      	lsls	r3, r3, #28
 80036aa:	4917      	ldr	r1, [pc, #92]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80036b2:	4b15      	ldr	r3, [pc, #84]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c0:	4911      	ldr	r1, [pc, #68]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80036c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a0e      	ldr	r2, [pc, #56]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036d4:	f7fe f968 	bl	80019a8 <HAL_GetTick>
 80036d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80036da:	e008      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80036dc:	f7fe f964 	bl	80019a8 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b64      	cmp	r3, #100	@ 0x64
 80036e8:	d901      	bls.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e007      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80036ee:	4b06      	ldr	r3, [pc, #24]	@ (8003708 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036fa:	d1ef      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3720      	adds	r7, #32
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	40023800 	.word	0x40023800

0800370c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e040      	b.n	80037a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003722:	2b00      	cmp	r3, #0
 8003724:	d106      	bne.n	8003734 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fd fc42 	bl	8000fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2224      	movs	r2, #36	@ 0x24
 8003738:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0201 	bic.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	2b00      	cmp	r3, #0
 8003750:	d002      	beq.n	8003758 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fb16 	bl	8003d84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 f8af 	bl	80038bc <UART_SetConfig>
 800375e:	4603      	mov	r3, r0
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e01b      	b.n	80037a0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003776:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003786:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fb95 	bl	8003ec8 <UART_CheckIdleState>
 800379e:	4603      	mov	r3, r0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08a      	sub	sp, #40	@ 0x28
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	4613      	mov	r3, r2
 80037b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037bc:	2b20      	cmp	r3, #32
 80037be:	d177      	bne.n	80038b0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_UART_Transmit+0x24>
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e070      	b.n	80038b2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2221      	movs	r2, #33	@ 0x21
 80037dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037de:	f7fe f8e3 	bl	80019a8 <HAL_GetTick>
 80037e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	88fa      	ldrh	r2, [r7, #6]
 80037e8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	88fa      	ldrh	r2, [r7, #6]
 80037f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037fc:	d108      	bne.n	8003810 <HAL_UART_Transmit+0x68>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d104      	bne.n	8003810 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003806:	2300      	movs	r3, #0
 8003808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	61bb      	str	r3, [r7, #24]
 800380e:	e003      	b.n	8003818 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003814:	2300      	movs	r3, #0
 8003816:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003818:	e02f      	b.n	800387a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	2200      	movs	r2, #0
 8003822:	2180      	movs	r1, #128	@ 0x80
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f000 fba6 	bl	8003f76 <UART_WaitOnFlagUntilTimeout>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d004      	beq.n	800383a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2220      	movs	r2, #32
 8003834:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e03b      	b.n	80038b2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10b      	bne.n	8003858 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	881b      	ldrh	r3, [r3, #0]
 8003844:	461a      	mov	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800384e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	3302      	adds	r3, #2
 8003854:	61bb      	str	r3, [r7, #24]
 8003856:	e007      	b.n	8003868 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	781a      	ldrb	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3301      	adds	r3, #1
 8003866:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003880:	b29b      	uxth	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1c9      	bne.n	800381a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	2200      	movs	r2, #0
 800388e:	2140      	movs	r1, #64	@ 0x40
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 fb70 	bl	8003f76 <UART_WaitOnFlagUntilTimeout>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d004      	beq.n	80038a6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e005      	b.n	80038b2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	e000      	b.n	80038b2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3720      	adds	r7, #32
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	431a      	orrs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	4ba6      	ldr	r3, [pc, #664]	@ (8003b80 <UART_SetConfig+0x2c4>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	6979      	ldr	r1, [r7, #20]
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	430a      	orrs	r2, r1
 8003908:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	4313      	orrs	r3, r2
 8003918:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	430a      	orrs	r2, r1
 800392c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a94      	ldr	r2, [pc, #592]	@ (8003b84 <UART_SetConfig+0x2c8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d120      	bne.n	800397a <UART_SetConfig+0xbe>
 8003938:	4b93      	ldr	r3, [pc, #588]	@ (8003b88 <UART_SetConfig+0x2cc>)
 800393a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	2b03      	cmp	r3, #3
 8003944:	d816      	bhi.n	8003974 <UART_SetConfig+0xb8>
 8003946:	a201      	add	r2, pc, #4	@ (adr r2, 800394c <UART_SetConfig+0x90>)
 8003948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394c:	0800395d 	.word	0x0800395d
 8003950:	08003969 	.word	0x08003969
 8003954:	08003963 	.word	0x08003963
 8003958:	0800396f 	.word	0x0800396f
 800395c:	2301      	movs	r3, #1
 800395e:	77fb      	strb	r3, [r7, #31]
 8003960:	e150      	b.n	8003c04 <UART_SetConfig+0x348>
 8003962:	2302      	movs	r3, #2
 8003964:	77fb      	strb	r3, [r7, #31]
 8003966:	e14d      	b.n	8003c04 <UART_SetConfig+0x348>
 8003968:	2304      	movs	r3, #4
 800396a:	77fb      	strb	r3, [r7, #31]
 800396c:	e14a      	b.n	8003c04 <UART_SetConfig+0x348>
 800396e:	2308      	movs	r3, #8
 8003970:	77fb      	strb	r3, [r7, #31]
 8003972:	e147      	b.n	8003c04 <UART_SetConfig+0x348>
 8003974:	2310      	movs	r3, #16
 8003976:	77fb      	strb	r3, [r7, #31]
 8003978:	e144      	b.n	8003c04 <UART_SetConfig+0x348>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a83      	ldr	r2, [pc, #524]	@ (8003b8c <UART_SetConfig+0x2d0>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d132      	bne.n	80039ea <UART_SetConfig+0x12e>
 8003984:	4b80      	ldr	r3, [pc, #512]	@ (8003b88 <UART_SetConfig+0x2cc>)
 8003986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398a:	f003 030c 	and.w	r3, r3, #12
 800398e:	2b0c      	cmp	r3, #12
 8003990:	d828      	bhi.n	80039e4 <UART_SetConfig+0x128>
 8003992:	a201      	add	r2, pc, #4	@ (adr r2, 8003998 <UART_SetConfig+0xdc>)
 8003994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003998:	080039cd 	.word	0x080039cd
 800399c:	080039e5 	.word	0x080039e5
 80039a0:	080039e5 	.word	0x080039e5
 80039a4:	080039e5 	.word	0x080039e5
 80039a8:	080039d9 	.word	0x080039d9
 80039ac:	080039e5 	.word	0x080039e5
 80039b0:	080039e5 	.word	0x080039e5
 80039b4:	080039e5 	.word	0x080039e5
 80039b8:	080039d3 	.word	0x080039d3
 80039bc:	080039e5 	.word	0x080039e5
 80039c0:	080039e5 	.word	0x080039e5
 80039c4:	080039e5 	.word	0x080039e5
 80039c8:	080039df 	.word	0x080039df
 80039cc:	2300      	movs	r3, #0
 80039ce:	77fb      	strb	r3, [r7, #31]
 80039d0:	e118      	b.n	8003c04 <UART_SetConfig+0x348>
 80039d2:	2302      	movs	r3, #2
 80039d4:	77fb      	strb	r3, [r7, #31]
 80039d6:	e115      	b.n	8003c04 <UART_SetConfig+0x348>
 80039d8:	2304      	movs	r3, #4
 80039da:	77fb      	strb	r3, [r7, #31]
 80039dc:	e112      	b.n	8003c04 <UART_SetConfig+0x348>
 80039de:	2308      	movs	r3, #8
 80039e0:	77fb      	strb	r3, [r7, #31]
 80039e2:	e10f      	b.n	8003c04 <UART_SetConfig+0x348>
 80039e4:	2310      	movs	r3, #16
 80039e6:	77fb      	strb	r3, [r7, #31]
 80039e8:	e10c      	b.n	8003c04 <UART_SetConfig+0x348>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a68      	ldr	r2, [pc, #416]	@ (8003b90 <UART_SetConfig+0x2d4>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d120      	bne.n	8003a36 <UART_SetConfig+0x17a>
 80039f4:	4b64      	ldr	r3, [pc, #400]	@ (8003b88 <UART_SetConfig+0x2cc>)
 80039f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80039fe:	2b30      	cmp	r3, #48	@ 0x30
 8003a00:	d013      	beq.n	8003a2a <UART_SetConfig+0x16e>
 8003a02:	2b30      	cmp	r3, #48	@ 0x30
 8003a04:	d814      	bhi.n	8003a30 <UART_SetConfig+0x174>
 8003a06:	2b20      	cmp	r3, #32
 8003a08:	d009      	beq.n	8003a1e <UART_SetConfig+0x162>
 8003a0a:	2b20      	cmp	r3, #32
 8003a0c:	d810      	bhi.n	8003a30 <UART_SetConfig+0x174>
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d002      	beq.n	8003a18 <UART_SetConfig+0x15c>
 8003a12:	2b10      	cmp	r3, #16
 8003a14:	d006      	beq.n	8003a24 <UART_SetConfig+0x168>
 8003a16:	e00b      	b.n	8003a30 <UART_SetConfig+0x174>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	77fb      	strb	r3, [r7, #31]
 8003a1c:	e0f2      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	77fb      	strb	r3, [r7, #31]
 8003a22:	e0ef      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a24:	2304      	movs	r3, #4
 8003a26:	77fb      	strb	r3, [r7, #31]
 8003a28:	e0ec      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	77fb      	strb	r3, [r7, #31]
 8003a2e:	e0e9      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a30:	2310      	movs	r3, #16
 8003a32:	77fb      	strb	r3, [r7, #31]
 8003a34:	e0e6      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a56      	ldr	r2, [pc, #344]	@ (8003b94 <UART_SetConfig+0x2d8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d120      	bne.n	8003a82 <UART_SetConfig+0x1c6>
 8003a40:	4b51      	ldr	r3, [pc, #324]	@ (8003b88 <UART_SetConfig+0x2cc>)
 8003a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a46:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003a4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a4c:	d013      	beq.n	8003a76 <UART_SetConfig+0x1ba>
 8003a4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a50:	d814      	bhi.n	8003a7c <UART_SetConfig+0x1c0>
 8003a52:	2b80      	cmp	r3, #128	@ 0x80
 8003a54:	d009      	beq.n	8003a6a <UART_SetConfig+0x1ae>
 8003a56:	2b80      	cmp	r3, #128	@ 0x80
 8003a58:	d810      	bhi.n	8003a7c <UART_SetConfig+0x1c0>
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d002      	beq.n	8003a64 <UART_SetConfig+0x1a8>
 8003a5e:	2b40      	cmp	r3, #64	@ 0x40
 8003a60:	d006      	beq.n	8003a70 <UART_SetConfig+0x1b4>
 8003a62:	e00b      	b.n	8003a7c <UART_SetConfig+0x1c0>
 8003a64:	2300      	movs	r3, #0
 8003a66:	77fb      	strb	r3, [r7, #31]
 8003a68:	e0cc      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	77fb      	strb	r3, [r7, #31]
 8003a6e:	e0c9      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a70:	2304      	movs	r3, #4
 8003a72:	77fb      	strb	r3, [r7, #31]
 8003a74:	e0c6      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a76:	2308      	movs	r3, #8
 8003a78:	77fb      	strb	r3, [r7, #31]
 8003a7a:	e0c3      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a7c:	2310      	movs	r3, #16
 8003a7e:	77fb      	strb	r3, [r7, #31]
 8003a80:	e0c0      	b.n	8003c04 <UART_SetConfig+0x348>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a44      	ldr	r2, [pc, #272]	@ (8003b98 <UART_SetConfig+0x2dc>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d125      	bne.n	8003ad8 <UART_SetConfig+0x21c>
 8003a8c:	4b3e      	ldr	r3, [pc, #248]	@ (8003b88 <UART_SetConfig+0x2cc>)
 8003a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a9a:	d017      	beq.n	8003acc <UART_SetConfig+0x210>
 8003a9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aa0:	d817      	bhi.n	8003ad2 <UART_SetConfig+0x216>
 8003aa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003aa6:	d00b      	beq.n	8003ac0 <UART_SetConfig+0x204>
 8003aa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003aac:	d811      	bhi.n	8003ad2 <UART_SetConfig+0x216>
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <UART_SetConfig+0x1fe>
 8003ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ab6:	d006      	beq.n	8003ac6 <UART_SetConfig+0x20a>
 8003ab8:	e00b      	b.n	8003ad2 <UART_SetConfig+0x216>
 8003aba:	2300      	movs	r3, #0
 8003abc:	77fb      	strb	r3, [r7, #31]
 8003abe:	e0a1      	b.n	8003c04 <UART_SetConfig+0x348>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	77fb      	strb	r3, [r7, #31]
 8003ac4:	e09e      	b.n	8003c04 <UART_SetConfig+0x348>
 8003ac6:	2304      	movs	r3, #4
 8003ac8:	77fb      	strb	r3, [r7, #31]
 8003aca:	e09b      	b.n	8003c04 <UART_SetConfig+0x348>
 8003acc:	2308      	movs	r3, #8
 8003ace:	77fb      	strb	r3, [r7, #31]
 8003ad0:	e098      	b.n	8003c04 <UART_SetConfig+0x348>
 8003ad2:	2310      	movs	r3, #16
 8003ad4:	77fb      	strb	r3, [r7, #31]
 8003ad6:	e095      	b.n	8003c04 <UART_SetConfig+0x348>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a2f      	ldr	r2, [pc, #188]	@ (8003b9c <UART_SetConfig+0x2e0>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d125      	bne.n	8003b2e <UART_SetConfig+0x272>
 8003ae2:	4b29      	ldr	r3, [pc, #164]	@ (8003b88 <UART_SetConfig+0x2cc>)
 8003ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003aec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003af0:	d017      	beq.n	8003b22 <UART_SetConfig+0x266>
 8003af2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003af6:	d817      	bhi.n	8003b28 <UART_SetConfig+0x26c>
 8003af8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003afc:	d00b      	beq.n	8003b16 <UART_SetConfig+0x25a>
 8003afe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b02:	d811      	bhi.n	8003b28 <UART_SetConfig+0x26c>
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <UART_SetConfig+0x254>
 8003b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b0c:	d006      	beq.n	8003b1c <UART_SetConfig+0x260>
 8003b0e:	e00b      	b.n	8003b28 <UART_SetConfig+0x26c>
 8003b10:	2301      	movs	r3, #1
 8003b12:	77fb      	strb	r3, [r7, #31]
 8003b14:	e076      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b16:	2302      	movs	r3, #2
 8003b18:	77fb      	strb	r3, [r7, #31]
 8003b1a:	e073      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b1c:	2304      	movs	r3, #4
 8003b1e:	77fb      	strb	r3, [r7, #31]
 8003b20:	e070      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b22:	2308      	movs	r3, #8
 8003b24:	77fb      	strb	r3, [r7, #31]
 8003b26:	e06d      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b28:	2310      	movs	r3, #16
 8003b2a:	77fb      	strb	r3, [r7, #31]
 8003b2c:	e06a      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a1b      	ldr	r2, [pc, #108]	@ (8003ba0 <UART_SetConfig+0x2e4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d138      	bne.n	8003baa <UART_SetConfig+0x2ee>
 8003b38:	4b13      	ldr	r3, [pc, #76]	@ (8003b88 <UART_SetConfig+0x2cc>)
 8003b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003b42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b46:	d017      	beq.n	8003b78 <UART_SetConfig+0x2bc>
 8003b48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b4c:	d82a      	bhi.n	8003ba4 <UART_SetConfig+0x2e8>
 8003b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b52:	d00b      	beq.n	8003b6c <UART_SetConfig+0x2b0>
 8003b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b58:	d824      	bhi.n	8003ba4 <UART_SetConfig+0x2e8>
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d003      	beq.n	8003b66 <UART_SetConfig+0x2aa>
 8003b5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b62:	d006      	beq.n	8003b72 <UART_SetConfig+0x2b6>
 8003b64:	e01e      	b.n	8003ba4 <UART_SetConfig+0x2e8>
 8003b66:	2300      	movs	r3, #0
 8003b68:	77fb      	strb	r3, [r7, #31]
 8003b6a:	e04b      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	77fb      	strb	r3, [r7, #31]
 8003b70:	e048      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b72:	2304      	movs	r3, #4
 8003b74:	77fb      	strb	r3, [r7, #31]
 8003b76:	e045      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b78:	2308      	movs	r3, #8
 8003b7a:	77fb      	strb	r3, [r7, #31]
 8003b7c:	e042      	b.n	8003c04 <UART_SetConfig+0x348>
 8003b7e:	bf00      	nop
 8003b80:	efff69f3 	.word	0xefff69f3
 8003b84:	40011000 	.word	0x40011000
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	40004400 	.word	0x40004400
 8003b90:	40004800 	.word	0x40004800
 8003b94:	40004c00 	.word	0x40004c00
 8003b98:	40005000 	.word	0x40005000
 8003b9c:	40011400 	.word	0x40011400
 8003ba0:	40007800 	.word	0x40007800
 8003ba4:	2310      	movs	r3, #16
 8003ba6:	77fb      	strb	r3, [r7, #31]
 8003ba8:	e02c      	b.n	8003c04 <UART_SetConfig+0x348>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a72      	ldr	r2, [pc, #456]	@ (8003d78 <UART_SetConfig+0x4bc>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d125      	bne.n	8003c00 <UART_SetConfig+0x344>
 8003bb4:	4b71      	ldr	r3, [pc, #452]	@ (8003d7c <UART_SetConfig+0x4c0>)
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003bbe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003bc2:	d017      	beq.n	8003bf4 <UART_SetConfig+0x338>
 8003bc4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003bc8:	d817      	bhi.n	8003bfa <UART_SetConfig+0x33e>
 8003bca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bce:	d00b      	beq.n	8003be8 <UART_SetConfig+0x32c>
 8003bd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bd4:	d811      	bhi.n	8003bfa <UART_SetConfig+0x33e>
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <UART_SetConfig+0x326>
 8003bda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bde:	d006      	beq.n	8003bee <UART_SetConfig+0x332>
 8003be0:	e00b      	b.n	8003bfa <UART_SetConfig+0x33e>
 8003be2:	2300      	movs	r3, #0
 8003be4:	77fb      	strb	r3, [r7, #31]
 8003be6:	e00d      	b.n	8003c04 <UART_SetConfig+0x348>
 8003be8:	2302      	movs	r3, #2
 8003bea:	77fb      	strb	r3, [r7, #31]
 8003bec:	e00a      	b.n	8003c04 <UART_SetConfig+0x348>
 8003bee:	2304      	movs	r3, #4
 8003bf0:	77fb      	strb	r3, [r7, #31]
 8003bf2:	e007      	b.n	8003c04 <UART_SetConfig+0x348>
 8003bf4:	2308      	movs	r3, #8
 8003bf6:	77fb      	strb	r3, [r7, #31]
 8003bf8:	e004      	b.n	8003c04 <UART_SetConfig+0x348>
 8003bfa:	2310      	movs	r3, #16
 8003bfc:	77fb      	strb	r3, [r7, #31]
 8003bfe:	e001      	b.n	8003c04 <UART_SetConfig+0x348>
 8003c00:	2310      	movs	r3, #16
 8003c02:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c0c:	d15b      	bne.n	8003cc6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003c0e:	7ffb      	ldrb	r3, [r7, #31]
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d828      	bhi.n	8003c66 <UART_SetConfig+0x3aa>
 8003c14:	a201      	add	r2, pc, #4	@ (adr r2, 8003c1c <UART_SetConfig+0x360>)
 8003c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c1a:	bf00      	nop
 8003c1c:	08003c41 	.word	0x08003c41
 8003c20:	08003c49 	.word	0x08003c49
 8003c24:	08003c51 	.word	0x08003c51
 8003c28:	08003c67 	.word	0x08003c67
 8003c2c:	08003c57 	.word	0x08003c57
 8003c30:	08003c67 	.word	0x08003c67
 8003c34:	08003c67 	.word	0x08003c67
 8003c38:	08003c67 	.word	0x08003c67
 8003c3c:	08003c5f 	.word	0x08003c5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c40:	f7ff f94c 	bl	8002edc <HAL_RCC_GetPCLK1Freq>
 8003c44:	61b8      	str	r0, [r7, #24]
        break;
 8003c46:	e013      	b.n	8003c70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c48:	f7ff f95c 	bl	8002f04 <HAL_RCC_GetPCLK2Freq>
 8003c4c:	61b8      	str	r0, [r7, #24]
        break;
 8003c4e:	e00f      	b.n	8003c70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c50:	4b4b      	ldr	r3, [pc, #300]	@ (8003d80 <UART_SetConfig+0x4c4>)
 8003c52:	61bb      	str	r3, [r7, #24]
        break;
 8003c54:	e00c      	b.n	8003c70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c56:	f7ff f86f 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8003c5a:	61b8      	str	r0, [r7, #24]
        break;
 8003c5c:	e008      	b.n	8003c70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c62:	61bb      	str	r3, [r7, #24]
        break;
 8003c64:	e004      	b.n	8003c70 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	77bb      	strb	r3, [r7, #30]
        break;
 8003c6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d074      	beq.n	8003d60 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	005a      	lsls	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	085b      	lsrs	r3, r3, #1
 8003c80:	441a      	add	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	2b0f      	cmp	r3, #15
 8003c90:	d916      	bls.n	8003cc0 <UART_SetConfig+0x404>
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c98:	d212      	bcs.n	8003cc0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	f023 030f 	bic.w	r3, r3, #15
 8003ca2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	f003 0307 	and.w	r3, r3, #7
 8003cae:	b29a      	uxth	r2, r3
 8003cb0:	89fb      	ldrh	r3, [r7, #14]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	89fa      	ldrh	r2, [r7, #14]
 8003cbc:	60da      	str	r2, [r3, #12]
 8003cbe:	e04f      	b.n	8003d60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	77bb      	strb	r3, [r7, #30]
 8003cc4:	e04c      	b.n	8003d60 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cc6:	7ffb      	ldrb	r3, [r7, #31]
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d828      	bhi.n	8003d1e <UART_SetConfig+0x462>
 8003ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd4 <UART_SetConfig+0x418>)
 8003cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd2:	bf00      	nop
 8003cd4:	08003cf9 	.word	0x08003cf9
 8003cd8:	08003d01 	.word	0x08003d01
 8003cdc:	08003d09 	.word	0x08003d09
 8003ce0:	08003d1f 	.word	0x08003d1f
 8003ce4:	08003d0f 	.word	0x08003d0f
 8003ce8:	08003d1f 	.word	0x08003d1f
 8003cec:	08003d1f 	.word	0x08003d1f
 8003cf0:	08003d1f 	.word	0x08003d1f
 8003cf4:	08003d17 	.word	0x08003d17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cf8:	f7ff f8f0 	bl	8002edc <HAL_RCC_GetPCLK1Freq>
 8003cfc:	61b8      	str	r0, [r7, #24]
        break;
 8003cfe:	e013      	b.n	8003d28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d00:	f7ff f900 	bl	8002f04 <HAL_RCC_GetPCLK2Freq>
 8003d04:	61b8      	str	r0, [r7, #24]
        break;
 8003d06:	e00f      	b.n	8003d28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d08:	4b1d      	ldr	r3, [pc, #116]	@ (8003d80 <UART_SetConfig+0x4c4>)
 8003d0a:	61bb      	str	r3, [r7, #24]
        break;
 8003d0c:	e00c      	b.n	8003d28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d0e:	f7ff f813 	bl	8002d38 <HAL_RCC_GetSysClockFreq>
 8003d12:	61b8      	str	r0, [r7, #24]
        break;
 8003d14:	e008      	b.n	8003d28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d1a:	61bb      	str	r3, [r7, #24]
        break;
 8003d1c:	e004      	b.n	8003d28 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	77bb      	strb	r3, [r7, #30]
        break;
 8003d26:	bf00      	nop
    }

    if (pclk != 0U)
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d018      	beq.n	8003d60 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	085a      	lsrs	r2, r3, #1
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	441a      	add	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	2b0f      	cmp	r3, #15
 8003d46:	d909      	bls.n	8003d5c <UART_SetConfig+0x4a0>
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d4e:	d205      	bcs.n	8003d5c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60da      	str	r2, [r3, #12]
 8003d5a:	e001      	b.n	8003d60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003d6c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3720      	adds	r7, #32
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40007c00 	.word	0x40007c00
 8003d7c:	40023800 	.word	0x40023800
 8003d80:	00f42400 	.word	0x00f42400

08003d84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d90:	f003 0308 	and.w	r3, r3, #8
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00a      	beq.n	8003dae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	f003 0310 	and.w	r3, r3, #16
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00a      	beq.n	8003e36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00a      	beq.n	8003e58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d01a      	beq.n	8003e9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e82:	d10a      	bne.n	8003e9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	605a      	str	r2, [r3, #4]
  }
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08c      	sub	sp, #48	@ 0x30
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ed8:	f7fd fd66 	bl	80019a8 <HAL_GetTick>
 8003edc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d12e      	bne.n	8003f4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003eec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f83b 	bl	8003f76 <UART_WaitOnFlagUntilTimeout>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d021      	beq.n	8003f4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	e853 3f00 	ldrex	r3, [r3]
 8003f12:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f1a:	623b      	str	r3, [r7, #32]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	461a      	mov	r2, r3
 8003f22:	6a3b      	ldr	r3, [r7, #32]
 8003f24:	61fb      	str	r3, [r7, #28]
 8003f26:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f28:	69b9      	ldr	r1, [r7, #24]
 8003f2a:	69fa      	ldr	r2, [r7, #28]
 8003f2c:	e841 2300 	strex	r3, r2, [r1]
 8003f30:	617b      	str	r3, [r7, #20]
   return(result);
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1e6      	bne.n	8003f06 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e011      	b.n	8003f6e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3728      	adds	r7, #40	@ 0x28
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b084      	sub	sp, #16
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	603b      	str	r3, [r7, #0]
 8003f82:	4613      	mov	r3, r2
 8003f84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f86:	e04f      	b.n	8004028 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8e:	d04b      	beq.n	8004028 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f90:	f7fd fd0a 	bl	80019a8 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d302      	bcc.n	8003fa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e04e      	b.n	8004048 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d037      	beq.n	8004028 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2b80      	cmp	r3, #128	@ 0x80
 8003fbc:	d034      	beq.n	8004028 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2b40      	cmp	r3, #64	@ 0x40
 8003fc2:	d031      	beq.n	8004028 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d110      	bne.n	8003ff4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2208      	movs	r2, #8
 8003fd8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f838 	bl	8004050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e029      	b.n	8004048 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ffe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004002:	d111      	bne.n	8004028 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800400c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f81e 	bl	8004050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2220      	movs	r2, #32
 8004018:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e00f      	b.n	8004048 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	69da      	ldr	r2, [r3, #28]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	4013      	ands	r3, r2
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	429a      	cmp	r2, r3
 8004036:	bf0c      	ite	eq
 8004038:	2301      	moveq	r3, #1
 800403a:	2300      	movne	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	79fb      	ldrb	r3, [r7, #7]
 8004042:	429a      	cmp	r2, r3
 8004044:	d0a0      	beq.n	8003f88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004050:	b480      	push	{r7}
 8004052:	b095      	sub	sp, #84	@ 0x54
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004060:	e853 3f00 	ldrex	r3, [r3]
 8004064:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004068:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800406c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004076:	643b      	str	r3, [r7, #64]	@ 0x40
 8004078:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800407a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800407c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800407e:	e841 2300 	strex	r3, r2, [r1]
 8004082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1e6      	bne.n	8004058 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3308      	adds	r3, #8
 8004090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	e853 3f00 	ldrex	r3, [r3]
 8004098:	61fb      	str	r3, [r7, #28]
   return(result);
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	f023 0301 	bic.w	r3, r3, #1
 80040a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3308      	adds	r3, #8
 80040a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e5      	bne.n	800408a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d118      	bne.n	80040f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	e853 3f00 	ldrex	r3, [r3]
 80040d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f023 0310 	bic.w	r3, r3, #16
 80040da:	647b      	str	r3, [r7, #68]	@ 0x44
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	461a      	mov	r2, r3
 80040e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040e4:	61bb      	str	r3, [r7, #24]
 80040e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e8:	6979      	ldr	r1, [r7, #20]
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	e841 2300 	strex	r3, r2, [r1]
 80040f0:	613b      	str	r3, [r7, #16]
   return(result);
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1e6      	bne.n	80040c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2220      	movs	r2, #32
 80040fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800410c:	bf00      	nop
 800410e:	3754      	adds	r7, #84	@ 0x54
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 8004122:	6839      	ldr	r1, [r7, #0]
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 fbef 	bl	8004908 <tc_aes128_set_encrypt_key>
 800412a:	4603      	mov	r3, r0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3708      	adds	r7, #8
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8004134:	b5b0      	push	{r4, r5, r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f002 ff72 	bl	800702c <_double_byte>
 8004148:	4603      	mov	r3, r0
 800414a:	4618      	mov	r0, r3
 800414c:	f002 ff6e 	bl	800702c <_double_byte>
 8004150:	4603      	mov	r3, r0
 8004152:	4618      	mov	r0, r3
 8004154:	f002 ff6a 	bl	800702c <_double_byte>
 8004158:	4603      	mov	r3, r0
 800415a:	461c      	mov	r4, r3
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	4618      	mov	r0, r3
 8004162:	f002 ff63 	bl	800702c <_double_byte>
 8004166:	4603      	mov	r3, r0
 8004168:	4618      	mov	r0, r3
 800416a:	f002 ff5f 	bl	800702c <_double_byte>
 800416e:	4603      	mov	r3, r0
 8004170:	4063      	eors	r3, r4
 8004172:	b2dc      	uxtb	r4, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f002 ff57 	bl	800702c <_double_byte>
 800417e:	4603      	mov	r3, r0
 8004180:	4063      	eors	r3, r4
 8004182:	b2dc      	uxtb	r4, r3
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	3301      	adds	r3, #1
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f002 ff4e 	bl	800702c <_double_byte>
 8004190:	4603      	mov	r3, r0
 8004192:	4618      	mov	r0, r3
 8004194:	f002 ff4a 	bl	800702c <_double_byte>
 8004198:	4603      	mov	r3, r0
 800419a:	4618      	mov	r0, r3
 800419c:	f002 ff46 	bl	800702c <_double_byte>
 80041a0:	4603      	mov	r3, r0
 80041a2:	461d      	mov	r5, r3
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	3301      	adds	r3, #1
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f002 ff3e 	bl	800702c <_double_byte>
 80041b0:	4603      	mov	r3, r0
 80041b2:	406b      	eors	r3, r5
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	3301      	adds	r3, #1
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	4053      	eors	r3, r2
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	4063      	eors	r3, r4
 80041c2:	b2dc      	uxtb	r4, r3
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	3302      	adds	r3, #2
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f002 ff2e 	bl	800702c <_double_byte>
 80041d0:	4603      	mov	r3, r0
 80041d2:	4618      	mov	r0, r3
 80041d4:	f002 ff2a 	bl	800702c <_double_byte>
 80041d8:	4603      	mov	r3, r0
 80041da:	4618      	mov	r0, r3
 80041dc:	f002 ff26 	bl	800702c <_double_byte>
 80041e0:	4603      	mov	r3, r0
 80041e2:	461d      	mov	r5, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	3302      	adds	r3, #2
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f002 ff1e 	bl	800702c <_double_byte>
 80041f0:	4603      	mov	r3, r0
 80041f2:	4618      	mov	r0, r3
 80041f4:	f002 ff1a 	bl	800702c <_double_byte>
 80041f8:	4603      	mov	r3, r0
 80041fa:	406b      	eors	r3, r5
 80041fc:	b2da      	uxtb	r2, r3
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	3302      	adds	r3, #2
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	4053      	eors	r3, r2
 8004206:	b2db      	uxtb	r3, r3
 8004208:	4063      	eors	r3, r4
 800420a:	b2dc      	uxtb	r4, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	3303      	adds	r3, #3
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	4618      	mov	r0, r3
 8004214:	f002 ff0a 	bl	800702c <_double_byte>
 8004218:	4603      	mov	r3, r0
 800421a:	4618      	mov	r0, r3
 800421c:	f002 ff06 	bl	800702c <_double_byte>
 8004220:	4603      	mov	r3, r0
 8004222:	4618      	mov	r0, r3
 8004224:	f002 ff02 	bl	800702c <_double_byte>
 8004228:	4603      	mov	r3, r0
 800422a:	461a      	mov	r2, r3
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	3303      	adds	r3, #3
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	4053      	eors	r3, r2
 8004234:	b2db      	uxtb	r3, r3
 8004236:	4063      	eors	r3, r4
 8004238:	b2da      	uxtb	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f002 fef2 	bl	800702c <_double_byte>
 8004248:	4603      	mov	r3, r0
 800424a:	4618      	mov	r0, r3
 800424c:	f002 feee 	bl	800702c <_double_byte>
 8004250:	4603      	mov	r3, r0
 8004252:	4618      	mov	r0, r3
 8004254:	f002 feea 	bl	800702c <_double_byte>
 8004258:	4603      	mov	r3, r0
 800425a:	461a      	mov	r2, r3
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	4053      	eors	r3, r2
 8004262:	b2dc      	uxtb	r4, r3
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	3301      	adds	r3, #1
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f002 fede 	bl	800702c <_double_byte>
 8004270:	4603      	mov	r3, r0
 8004272:	4618      	mov	r0, r3
 8004274:	f002 feda 	bl	800702c <_double_byte>
 8004278:	4603      	mov	r3, r0
 800427a:	4618      	mov	r0, r3
 800427c:	f002 fed6 	bl	800702c <_double_byte>
 8004280:	4603      	mov	r3, r0
 8004282:	461d      	mov	r5, r3
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	3301      	adds	r3, #1
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	4618      	mov	r0, r3
 800428c:	f002 fece 	bl	800702c <_double_byte>
 8004290:	4603      	mov	r3, r0
 8004292:	4618      	mov	r0, r3
 8004294:	f002 feca 	bl	800702c <_double_byte>
 8004298:	4603      	mov	r3, r0
 800429a:	406b      	eors	r3, r5
 800429c:	b2dd      	uxtb	r5, r3
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	3301      	adds	r3, #1
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f002 fec1 	bl	800702c <_double_byte>
 80042aa:	4603      	mov	r3, r0
 80042ac:	406b      	eors	r3, r5
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	4063      	eors	r3, r4
 80042b2:	b2dc      	uxtb	r4, r3
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	3302      	adds	r3, #2
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f002 feb6 	bl	800702c <_double_byte>
 80042c0:	4603      	mov	r3, r0
 80042c2:	4618      	mov	r0, r3
 80042c4:	f002 feb2 	bl	800702c <_double_byte>
 80042c8:	4603      	mov	r3, r0
 80042ca:	4618      	mov	r0, r3
 80042cc:	f002 feae 	bl	800702c <_double_byte>
 80042d0:	4603      	mov	r3, r0
 80042d2:	461d      	mov	r5, r3
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	3302      	adds	r3, #2
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	4618      	mov	r0, r3
 80042dc:	f002 fea6 	bl	800702c <_double_byte>
 80042e0:	4603      	mov	r3, r0
 80042e2:	406b      	eors	r3, r5
 80042e4:	b2da      	uxtb	r2, r3
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	3302      	adds	r3, #2
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	4053      	eors	r3, r2
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	4063      	eors	r3, r4
 80042f2:	b2dc      	uxtb	r4, r3
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	3303      	adds	r3, #3
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f002 fe96 	bl	800702c <_double_byte>
 8004300:	4603      	mov	r3, r0
 8004302:	4618      	mov	r0, r3
 8004304:	f002 fe92 	bl	800702c <_double_byte>
 8004308:	4603      	mov	r3, r0
 800430a:	4618      	mov	r0, r3
 800430c:	f002 fe8e 	bl	800702c <_double_byte>
 8004310:	4603      	mov	r3, r0
 8004312:	461d      	mov	r5, r3
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	3303      	adds	r3, #3
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	4618      	mov	r0, r3
 800431c:	f002 fe86 	bl	800702c <_double_byte>
 8004320:	4603      	mov	r3, r0
 8004322:	4618      	mov	r0, r3
 8004324:	f002 fe82 	bl	800702c <_double_byte>
 8004328:	4603      	mov	r3, r0
 800432a:	406b      	eors	r3, r5
 800432c:	b2da      	uxtb	r2, r3
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	3303      	adds	r3, #3
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	4053      	eors	r3, r2
 8004336:	b2da      	uxtb	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3301      	adds	r3, #1
 800433c:	4062      	eors	r2, r4
 800433e:	b2d2      	uxtb	r2, r2
 8004340:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f002 fe70 	bl	800702c <_double_byte>
 800434c:	4603      	mov	r3, r0
 800434e:	4618      	mov	r0, r3
 8004350:	f002 fe6c 	bl	800702c <_double_byte>
 8004354:	4603      	mov	r3, r0
 8004356:	4618      	mov	r0, r3
 8004358:	f002 fe68 	bl	800702c <_double_byte>
 800435c:	4603      	mov	r3, r0
 800435e:	461c      	mov	r4, r3
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	4618      	mov	r0, r3
 8004366:	f002 fe61 	bl	800702c <_double_byte>
 800436a:	4603      	mov	r3, r0
 800436c:	4618      	mov	r0, r3
 800436e:	f002 fe5d 	bl	800702c <_double_byte>
 8004372:	4603      	mov	r3, r0
 8004374:	4063      	eors	r3, r4
 8004376:	b2da      	uxtb	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	4053      	eors	r3, r2
 800437e:	b2dc      	uxtb	r4, r3
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	3301      	adds	r3, #1
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f002 fe50 	bl	800702c <_double_byte>
 800438c:	4603      	mov	r3, r0
 800438e:	4618      	mov	r0, r3
 8004390:	f002 fe4c 	bl	800702c <_double_byte>
 8004394:	4603      	mov	r3, r0
 8004396:	4618      	mov	r0, r3
 8004398:	f002 fe48 	bl	800702c <_double_byte>
 800439c:	4603      	mov	r3, r0
 800439e:	461a      	mov	r2, r3
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	3301      	adds	r3, #1
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	4053      	eors	r3, r2
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	4063      	eors	r3, r4
 80043ac:	b2dc      	uxtb	r4, r3
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	3302      	adds	r3, #2
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f002 fe39 	bl	800702c <_double_byte>
 80043ba:	4603      	mov	r3, r0
 80043bc:	4618      	mov	r0, r3
 80043be:	f002 fe35 	bl	800702c <_double_byte>
 80043c2:	4603      	mov	r3, r0
 80043c4:	4618      	mov	r0, r3
 80043c6:	f002 fe31 	bl	800702c <_double_byte>
 80043ca:	4603      	mov	r3, r0
 80043cc:	461d      	mov	r5, r3
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	3302      	adds	r3, #2
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f002 fe29 	bl	800702c <_double_byte>
 80043da:	4603      	mov	r3, r0
 80043dc:	4618      	mov	r0, r3
 80043de:	f002 fe25 	bl	800702c <_double_byte>
 80043e2:	4603      	mov	r3, r0
 80043e4:	406b      	eors	r3, r5
 80043e6:	b2dd      	uxtb	r5, r3
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	3302      	adds	r3, #2
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f002 fe1c 	bl	800702c <_double_byte>
 80043f4:	4603      	mov	r3, r0
 80043f6:	406b      	eors	r3, r5
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	4063      	eors	r3, r4
 80043fc:	b2dc      	uxtb	r4, r3
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	3303      	adds	r3, #3
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f002 fe11 	bl	800702c <_double_byte>
 800440a:	4603      	mov	r3, r0
 800440c:	4618      	mov	r0, r3
 800440e:	f002 fe0d 	bl	800702c <_double_byte>
 8004412:	4603      	mov	r3, r0
 8004414:	4618      	mov	r0, r3
 8004416:	f002 fe09 	bl	800702c <_double_byte>
 800441a:	4603      	mov	r3, r0
 800441c:	461d      	mov	r5, r3
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	3303      	adds	r3, #3
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	4618      	mov	r0, r3
 8004426:	f002 fe01 	bl	800702c <_double_byte>
 800442a:	4603      	mov	r3, r0
 800442c:	406b      	eors	r3, r5
 800442e:	b2da      	uxtb	r2, r3
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	3303      	adds	r3, #3
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	4053      	eors	r3, r2
 8004438:	b2da      	uxtb	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	3302      	adds	r3, #2
 800443e:	4062      	eors	r2, r4
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	4618      	mov	r0, r3
 800444a:	f002 fdef 	bl	800702c <_double_byte>
 800444e:	4603      	mov	r3, r0
 8004450:	4618      	mov	r0, r3
 8004452:	f002 fdeb 	bl	800702c <_double_byte>
 8004456:	4603      	mov	r3, r0
 8004458:	4618      	mov	r0, r3
 800445a:	f002 fde7 	bl	800702c <_double_byte>
 800445e:	4603      	mov	r3, r0
 8004460:	461c      	mov	r4, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f002 fde0 	bl	800702c <_double_byte>
 800446c:	4603      	mov	r3, r0
 800446e:	4063      	eors	r3, r4
 8004470:	b2da      	uxtb	r2, r3
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	4053      	eors	r3, r2
 8004478:	b2dc      	uxtb	r4, r3
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f002 fdd3 	bl	800702c <_double_byte>
 8004486:	4603      	mov	r3, r0
 8004488:	4618      	mov	r0, r3
 800448a:	f002 fdcf 	bl	800702c <_double_byte>
 800448e:	4603      	mov	r3, r0
 8004490:	4618      	mov	r0, r3
 8004492:	f002 fdcb 	bl	800702c <_double_byte>
 8004496:	4603      	mov	r3, r0
 8004498:	461d      	mov	r5, r3
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	3301      	adds	r3, #1
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f002 fdc3 	bl	800702c <_double_byte>
 80044a6:	4603      	mov	r3, r0
 80044a8:	4618      	mov	r0, r3
 80044aa:	f002 fdbf 	bl	800702c <_double_byte>
 80044ae:	4603      	mov	r3, r0
 80044b0:	406b      	eors	r3, r5
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	3301      	adds	r3, #1
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	4053      	eors	r3, r2
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	4063      	eors	r3, r4
 80044c0:	b2dc      	uxtb	r4, r3
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	3302      	adds	r3, #2
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	4618      	mov	r0, r3
 80044ca:	f002 fdaf 	bl	800702c <_double_byte>
 80044ce:	4603      	mov	r3, r0
 80044d0:	4618      	mov	r0, r3
 80044d2:	f002 fdab 	bl	800702c <_double_byte>
 80044d6:	4603      	mov	r3, r0
 80044d8:	4618      	mov	r0, r3
 80044da:	f002 fda7 	bl	800702c <_double_byte>
 80044de:	4603      	mov	r3, r0
 80044e0:	461a      	mov	r2, r3
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	3302      	adds	r3, #2
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	4053      	eors	r3, r2
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	4063      	eors	r3, r4
 80044ee:	b2dc      	uxtb	r4, r3
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	3303      	adds	r3, #3
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f002 fd98 	bl	800702c <_double_byte>
 80044fc:	4603      	mov	r3, r0
 80044fe:	4618      	mov	r0, r3
 8004500:	f002 fd94 	bl	800702c <_double_byte>
 8004504:	4603      	mov	r3, r0
 8004506:	4618      	mov	r0, r3
 8004508:	f002 fd90 	bl	800702c <_double_byte>
 800450c:	4603      	mov	r3, r0
 800450e:	461d      	mov	r5, r3
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	3303      	adds	r3, #3
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f002 fd88 	bl	800702c <_double_byte>
 800451c:	4603      	mov	r3, r0
 800451e:	4618      	mov	r0, r3
 8004520:	f002 fd84 	bl	800702c <_double_byte>
 8004524:	4603      	mov	r3, r0
 8004526:	406b      	eors	r3, r5
 8004528:	b2dd      	uxtb	r5, r3
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	3303      	adds	r3, #3
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f002 fd7b 	bl	800702c <_double_byte>
 8004536:	4603      	mov	r3, r0
 8004538:	406b      	eors	r3, r5
 800453a:	b2da      	uxtb	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3303      	adds	r3, #3
 8004540:	4062      	eors	r2, r4
 8004542:	b2d2      	uxtb	r2, r2
 8004544:	701a      	strb	r2, [r3, #0]
}
 8004546:	bf00      	nop
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bdb0      	pop	{r4, r5, r7, pc}

0800454e <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b086      	sub	sp, #24
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004556:	f107 0308 	add.w	r3, r7, #8
 800455a:	6879      	ldr	r1, [r7, #4]
 800455c:	4618      	mov	r0, r3
 800455e:	f7ff fde9 	bl	8004134 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	1d1a      	adds	r2, r3, #4
 8004566:	f107 0308 	add.w	r3, r7, #8
 800456a:	3304      	adds	r3, #4
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fde0 	bl	8004134 <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f103 0208 	add.w	r2, r3, #8
 800457a:	f107 0308 	add.w	r3, r7, #8
 800457e:	3308      	adds	r3, #8
 8004580:	4611      	mov	r1, r2
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff fdd6 	bl	8004134 <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f103 020c 	add.w	r2, r3, #12
 800458e:	f107 0308 	add.w	r3, r7, #8
 8004592:	330c      	adds	r3, #12
 8004594:	4611      	mov	r1, r2
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff fdcc 	bl	8004134 <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 800459c:	f107 0208 	add.w	r2, r7, #8
 80045a0:	2310      	movs	r3, #16
 80045a2:	2110      	movs	r1, #16
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f002 fd19 	bl	8006fdc <_copy>
}
 80045aa:	bf00      	nop
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b083      	sub	sp, #12
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
 80045ba:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	781a      	ldrb	r2, [r3, #0]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	0e1b      	lsrs	r3, r3, #24
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	4053      	eors	r3, r2
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	701a      	strb	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3301      	adds	r3, #1
 80045d4:	7819      	ldrb	r1, [r3, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	0c1b      	lsrs	r3, r3, #16
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3301      	adds	r3, #1
 80045e2:	404a      	eors	r2, r1
 80045e4:	b2d2      	uxtb	r2, r2
 80045e6:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3302      	adds	r3, #2
 80045ec:	7819      	ldrb	r1, [r3, #0]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	0a1b      	lsrs	r3, r3, #8
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	3302      	adds	r3, #2
 80045fa:	404a      	eors	r2, r1
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	701a      	strb	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3303      	adds	r3, #3
 8004604:	7819      	ldrb	r1, [r3, #0]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	b2da      	uxtb	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	3303      	adds	r3, #3
 8004610:	404a      	eors	r2, r1
 8004612:	b2d2      	uxtb	r2, r2
 8004614:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	3304      	adds	r3, #4
 800461a:	7819      	ldrb	r1, [r3, #0]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	3304      	adds	r3, #4
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	0e1b      	lsrs	r3, r3, #24
 8004624:	b2da      	uxtb	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	3304      	adds	r3, #4
 800462a:	404a      	eors	r2, r1
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	701a      	strb	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	3305      	adds	r3, #5
 8004634:	7819      	ldrb	r1, [r3, #0]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	3304      	adds	r3, #4
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	b2da      	uxtb	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3305      	adds	r3, #5
 8004644:	404a      	eors	r2, r1
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	3306      	adds	r3, #6
 800464e:	7819      	ldrb	r1, [r3, #0]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	3304      	adds	r3, #4
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	0a1b      	lsrs	r3, r3, #8
 8004658:	b2da      	uxtb	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3306      	adds	r3, #6
 800465e:	404a      	eors	r2, r1
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	701a      	strb	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3307      	adds	r3, #7
 8004668:	7819      	ldrb	r1, [r3, #0]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	3304      	adds	r3, #4
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	b2da      	uxtb	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3307      	adds	r3, #7
 8004676:	404a      	eors	r2, r1
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3308      	adds	r3, #8
 8004680:	7819      	ldrb	r1, [r3, #0]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	3308      	adds	r3, #8
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	0e1b      	lsrs	r3, r3, #24
 800468a:	b2da      	uxtb	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3308      	adds	r3, #8
 8004690:	404a      	eors	r2, r1
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	701a      	strb	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3309      	adds	r3, #9
 800469a:	7819      	ldrb	r1, [r3, #0]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	3308      	adds	r3, #8
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	0c1b      	lsrs	r3, r3, #16
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	3309      	adds	r3, #9
 80046aa:	404a      	eors	r2, r1
 80046ac:	b2d2      	uxtb	r2, r2
 80046ae:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	330a      	adds	r3, #10
 80046b4:	7819      	ldrb	r1, [r3, #0]
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	3308      	adds	r3, #8
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	0a1b      	lsrs	r3, r3, #8
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	330a      	adds	r3, #10
 80046c4:	404a      	eors	r2, r1
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	330b      	adds	r3, #11
 80046ce:	7819      	ldrb	r1, [r3, #0]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	3308      	adds	r3, #8
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	330b      	adds	r3, #11
 80046dc:	404a      	eors	r2, r1
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	330c      	adds	r3, #12
 80046e6:	7819      	ldrb	r1, [r3, #0]
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	330c      	adds	r3, #12
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	0e1b      	lsrs	r3, r3, #24
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	330c      	adds	r3, #12
 80046f6:	404a      	eors	r2, r1
 80046f8:	b2d2      	uxtb	r2, r2
 80046fa:	701a      	strb	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	330d      	adds	r3, #13
 8004700:	7819      	ldrb	r1, [r3, #0]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	330c      	adds	r3, #12
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	0c1b      	lsrs	r3, r3, #16
 800470a:	b2da      	uxtb	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	330d      	adds	r3, #13
 8004710:	404a      	eors	r2, r1
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	330e      	adds	r3, #14
 800471a:	7819      	ldrb	r1, [r3, #0]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	330c      	adds	r3, #12
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	0a1b      	lsrs	r3, r3, #8
 8004724:	b2da      	uxtb	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	330e      	adds	r3, #14
 800472a:	404a      	eors	r2, r1
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	701a      	strb	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	330f      	adds	r3, #15
 8004734:	7819      	ldrb	r1, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	330c      	adds	r3, #12
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	b2da      	uxtb	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	330f      	adds	r3, #15
 8004742:	404a      	eors	r2, r1
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	701a      	strb	r2, [r3, #0]
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 8004754:	b480      	push	{r7}
 8004756:	b085      	sub	sp, #20
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 800475c:	2300      	movs	r3, #0
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	e00d      	b.n	800477e <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4413      	add	r3, r2
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	4619      	mov	r1, r3
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	4413      	add	r3, r2
 8004772:	4a08      	ldr	r2, [pc, #32]	@ (8004794 <inv_sub_bytes+0x40>)
 8004774:	5c52      	ldrb	r2, [r2, r1]
 8004776:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	3301      	adds	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b0f      	cmp	r3, #15
 8004782:	d9ee      	bls.n	8004762 <inv_sub_bytes+0xe>
	}
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	08007be4 	.word	0x08007be4

08004798 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	723b      	strb	r3, [r7, #8]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	7b5b      	ldrb	r3, [r3, #13]
 80047aa:	727b      	strb	r3, [r7, #9]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	7a9b      	ldrb	r3, [r3, #10]
 80047b0:	72bb      	strb	r3, [r7, #10]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	79db      	ldrb	r3, [r3, #7]
 80047b6:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	791b      	ldrb	r3, [r3, #4]
 80047bc:	733b      	strb	r3, [r7, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	785b      	ldrb	r3, [r3, #1]
 80047c2:	737b      	strb	r3, [r7, #13]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	7b9b      	ldrb	r3, [r3, #14]
 80047c8:	73bb      	strb	r3, [r7, #14]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	7adb      	ldrb	r3, [r3, #11]
 80047ce:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	7a1b      	ldrb	r3, [r3, #8]
 80047d4:	743b      	strb	r3, [r7, #16]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	795b      	ldrb	r3, [r3, #5]
 80047da:	747b      	strb	r3, [r7, #17]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	789b      	ldrb	r3, [r3, #2]
 80047e0:	74bb      	strb	r3, [r7, #18]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	7bdb      	ldrb	r3, [r3, #15]
 80047e6:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	7b1b      	ldrb	r3, [r3, #12]
 80047ec:	753b      	strb	r3, [r7, #20]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	7a5b      	ldrb	r3, [r3, #9]
 80047f2:	757b      	strb	r3, [r7, #21]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	799b      	ldrb	r3, [r3, #6]
 80047f8:	75bb      	strb	r3, [r7, #22]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	78db      	ldrb	r3, [r3, #3]
 80047fe:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8004800:	f107 0208 	add.w	r2, r7, #8
 8004804:	2310      	movs	r3, #16
 8004806:	2110      	movs	r1, #16
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f002 fbe7 	bl	8006fdc <_copy>
}
 800480e:	bf00      	nop
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b08a      	sub	sp, #40	@ 0x28
 800481a:	af00      	add	r7, sp, #0
 800481c:	60f8      	str	r0, [r7, #12]
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d101      	bne.n	800482c <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004828:	2300      	movs	r3, #0
 800482a:	e05b      	b.n	80048e4 <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004832:	2300      	movs	r3, #0
 8004834:	e056      	b.n	80048e4 <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d101      	bne.n	8004840 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 800483c:	2300      	movs	r3, #0
 800483e:	e051      	b.n	80048e4 <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004840:	f107 0014 	add.w	r0, r7, #20
 8004844:	2310      	movs	r3, #16
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	2110      	movs	r1, #16
 800484a:	f002 fbc7 	bl	8006fdc <_copy>

	add_round_key(state, s->words + Nb*Nr);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8004854:	f107 0314 	add.w	r3, r7, #20
 8004858:	4611      	mov	r1, r2
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff fea9 	bl	80045b2 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004860:	2309      	movs	r3, #9
 8004862:	627b      	str	r3, [r7, #36]	@ 0x24
 8004864:	e01b      	b.n	800489e <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 8004866:	f107 0314 	add.w	r3, r7, #20
 800486a:	4618      	mov	r0, r3
 800486c:	f7ff ff94 	bl	8004798 <inv_shift_rows>
		inv_sub_bytes(state);
 8004870:	f107 0314 	add.w	r3, r7, #20
 8004874:	4618      	mov	r0, r3
 8004876:	f7ff ff6d 	bl	8004754 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	441a      	add	r2, r3
 8004882:	f107 0314 	add.w	r3, r7, #20
 8004886:	4611      	mov	r1, r2
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff fe92 	bl	80045b2 <add_round_key>
		inv_mix_columns(state);
 800488e:	f107 0314 	add.w	r3, r7, #20
 8004892:	4618      	mov	r0, r3
 8004894:	f7ff fe5b 	bl	800454e <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 8004898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489a:	3b01      	subs	r3, #1
 800489c:	627b      	str	r3, [r7, #36]	@ 0x24
 800489e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1e0      	bne.n	8004866 <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 80048a4:	f107 0314 	add.w	r3, r7, #20
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7ff ff75 	bl	8004798 <inv_shift_rows>
	inv_sub_bytes(state);
 80048ae:	f107 0314 	add.w	r3, r7, #20
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7ff ff4e 	bl	8004754 <inv_sub_bytes>
	add_round_key(state, s->words);
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	f107 0314 	add.w	r3, r7, #20
 80048be:	4611      	mov	r1, r2
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff fe76 	bl	80045b2 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 80048c6:	f107 0214 	add.w	r2, r7, #20
 80048ca:	2310      	movs	r3, #16
 80048cc:	2110      	movs	r1, #16
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f002 fb84 	bl	8006fdc <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 80048d4:	f107 0314 	add.w	r3, r7, #20
 80048d8:	2210      	movs	r2, #16
 80048da:	2100      	movs	r1, #0
 80048dc:	4618      	mov	r0, r3
 80048de:	f002 fb94 	bl	800700a <_set>


	return TC_CRYPTO_SUCCESS;
 80048e2:	2301      	movs	r3, #1
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3728      	adds	r7, #40	@ 0x28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
	...

08004908 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8004908:	b5b0      	push	{r4, r5, r7, lr}
 800490a:	b090      	sub	sp, #64	@ 0x40
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 8004912:	4b49      	ldr	r3, [pc, #292]	@ (8004a38 <tc_aes128_set_encrypt_key+0x130>)
 8004914:	f107 040c 	add.w	r4, r7, #12
 8004918:	461d      	mov	r5, r3
 800491a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800491c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800491e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004920:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004922:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004926:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d101      	bne.n	8004934 <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 8004930:	2300      	movs	r3, #0
 8004932:	e07d      	b.n	8004a30 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 800493a:	2300      	movs	r3, #0
 800493c:	e078      	b.n	8004a30 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 800493e:	2300      	movs	r3, #0
 8004940:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004942:	e024      	b.n	800498e <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	4413      	add	r3, r2
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	061a      	lsls	r2, r3, #24
 8004950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	3301      	adds	r3, #1
 8004956:	6839      	ldr	r1, [r7, #0]
 8004958:	440b      	add	r3, r1
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	041b      	lsls	r3, r3, #16
 800495e:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004960:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	3302      	adds	r3, #2
 8004966:	6839      	ldr	r1, [r7, #0]
 8004968:	440b      	add	r3, r1
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 800496e:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004970:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004972:	0092      	lsls	r2, r2, #2
 8004974:	3203      	adds	r2, #3
 8004976:	6839      	ldr	r1, [r7, #0]
 8004978:	440a      	add	r2, r1
 800497a:	7812      	ldrb	r2, [r2, #0]
 800497c:	4313      	orrs	r3, r2
 800497e:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004984:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 8004988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498a:	3301      	adds	r3, #1
 800498c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800498e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004990:	2b03      	cmp	r3, #3
 8004992:	d9d7      	bls.n	8004944 <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 8004994:	e048      	b.n	8004a28 <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 8004996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004998:	1e5a      	subs	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049a0:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a4:	f003 0303 	and.w	r3, r3, #3
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d12e      	bne.n	8004a0a <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 80049ac:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049ae:	f7ff ff9d 	bl	80048ec <rotword>
 80049b2:	4603      	mov	r3, r0
 80049b4:	0e1b      	lsrs	r3, r3, #24
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	4a20      	ldr	r2, [pc, #128]	@ (8004a3c <tc_aes128_set_encrypt_key+0x134>)
 80049ba:	5cd3      	ldrb	r3, [r2, r3]
 80049bc:	061c      	lsls	r4, r3, #24
 80049be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049c0:	f7ff ff94 	bl	80048ec <rotword>
 80049c4:	4603      	mov	r3, r0
 80049c6:	0c1b      	lsrs	r3, r3, #16
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	4a1c      	ldr	r2, [pc, #112]	@ (8004a3c <tc_aes128_set_encrypt_key+0x134>)
 80049cc:	5cd3      	ldrb	r3, [r2, r3]
 80049ce:	041b      	lsls	r3, r3, #16
 80049d0:	431c      	orrs	r4, r3
 80049d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049d4:	f7ff ff8a 	bl	80048ec <rotword>
 80049d8:	4603      	mov	r3, r0
 80049da:	0a1b      	lsrs	r3, r3, #8
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	4a17      	ldr	r2, [pc, #92]	@ (8004a3c <tc_aes128_set_encrypt_key+0x134>)
 80049e0:	5cd3      	ldrb	r3, [r2, r3]
 80049e2:	021b      	lsls	r3, r3, #8
 80049e4:	431c      	orrs	r4, r3
 80049e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049e8:	f7ff ff80 	bl	80048ec <rotword>
 80049ec:	4603      	mov	r3, r0
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	4a12      	ldr	r2, [pc, #72]	@ (8004a3c <tc_aes128_set_encrypt_key+0x134>)
 80049f2:	5cd3      	ldrb	r3, [r2, r3]
 80049f4:	4323      	orrs	r3, r4
 80049f6:	461a      	mov	r2, r3
 80049f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049fa:	089b      	lsrs	r3, r3, #2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	3340      	adds	r3, #64	@ 0x40
 8004a00:	443b      	add	r3, r7
 8004a02:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8004a06:	4053      	eors	r3, r2
 8004a08:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 8004a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a0c:	1f1a      	subs	r2, r3, #4
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a16:	ea82 0103 	eor.w	r1, r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 8004a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a24:	3301      	adds	r3, #1
 8004a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2a:	2b2b      	cmp	r3, #43	@ 0x2b
 8004a2c:	d9b3      	bls.n	8004996 <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 8004a2e:	2301      	movs	r3, #1
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3740      	adds	r7, #64	@ 0x40
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bdb0      	pop	{r4, r5, r7, pc}
 8004a38:	08007b50 	.word	0x08007b50
 8004a3c:	08007ce4 	.word	0x08007ce4

08004a40 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	781a      	ldrb	r2, [r3, #0]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	0e1b      	lsrs	r3, r3, #24
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	4053      	eors	r3, r2
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	701a      	strb	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	3301      	adds	r3, #1
 8004a62:	7819      	ldrb	r1, [r3, #0]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	0c1b      	lsrs	r3, r3, #16
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	404a      	eors	r2, r1
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	3302      	adds	r3, #2
 8004a7a:	7819      	ldrb	r1, [r3, #0]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	0a1b      	lsrs	r3, r3, #8
 8004a82:	b2da      	uxtb	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3302      	adds	r3, #2
 8004a88:	404a      	eors	r2, r1
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	3303      	adds	r3, #3
 8004a92:	7819      	ldrb	r1, [r3, #0]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	3303      	adds	r3, #3
 8004a9e:	404a      	eors	r2, r1
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	3304      	adds	r3, #4
 8004aa8:	7819      	ldrb	r1, [r3, #0]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	3304      	adds	r3, #4
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	0e1b      	lsrs	r3, r3, #24
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	404a      	eors	r2, r1
 8004aba:	b2d2      	uxtb	r2, r2
 8004abc:	701a      	strb	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3305      	adds	r3, #5
 8004ac2:	7819      	ldrb	r1, [r3, #0]
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	3304      	adds	r3, #4
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	0c1b      	lsrs	r3, r3, #16
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	3305      	adds	r3, #5
 8004ad2:	404a      	eors	r2, r1
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3306      	adds	r3, #6
 8004adc:	7819      	ldrb	r1, [r3, #0]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	0a1b      	lsrs	r3, r3, #8
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3306      	adds	r3, #6
 8004aec:	404a      	eors	r2, r1
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	701a      	strb	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	3307      	adds	r3, #7
 8004af6:	7819      	ldrb	r1, [r3, #0]
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	3304      	adds	r3, #4
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	b2da      	uxtb	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3307      	adds	r3, #7
 8004b04:	404a      	eors	r2, r1
 8004b06:	b2d2      	uxtb	r2, r2
 8004b08:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	3308      	adds	r3, #8
 8004b0e:	7819      	ldrb	r1, [r3, #0]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	3308      	adds	r3, #8
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	0e1b      	lsrs	r3, r3, #24
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	404a      	eors	r2, r1
 8004b20:	b2d2      	uxtb	r2, r2
 8004b22:	701a      	strb	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	3309      	adds	r3, #9
 8004b28:	7819      	ldrb	r1, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	3308      	adds	r3, #8
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	0c1b      	lsrs	r3, r3, #16
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3309      	adds	r3, #9
 8004b38:	404a      	eors	r2, r1
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	330a      	adds	r3, #10
 8004b42:	7819      	ldrb	r1, [r3, #0]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	3308      	adds	r3, #8
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	0a1b      	lsrs	r3, r3, #8
 8004b4c:	b2da      	uxtb	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	330a      	adds	r3, #10
 8004b52:	404a      	eors	r2, r1
 8004b54:	b2d2      	uxtb	r2, r2
 8004b56:	701a      	strb	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	330b      	adds	r3, #11
 8004b5c:	7819      	ldrb	r1, [r3, #0]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	3308      	adds	r3, #8
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	330b      	adds	r3, #11
 8004b6a:	404a      	eors	r2, r1
 8004b6c:	b2d2      	uxtb	r2, r2
 8004b6e:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	330c      	adds	r3, #12
 8004b74:	7819      	ldrb	r1, [r3, #0]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	330c      	adds	r3, #12
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	0e1b      	lsrs	r3, r3, #24
 8004b7e:	b2da      	uxtb	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	330c      	adds	r3, #12
 8004b84:	404a      	eors	r2, r1
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	330d      	adds	r3, #13
 8004b8e:	7819      	ldrb	r1, [r3, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	330c      	adds	r3, #12
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	0c1b      	lsrs	r3, r3, #16
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	330d      	adds	r3, #13
 8004b9e:	404a      	eors	r2, r1
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	330e      	adds	r3, #14
 8004ba8:	7819      	ldrb	r1, [r3, #0]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	330c      	adds	r3, #12
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	0a1b      	lsrs	r3, r3, #8
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	330e      	adds	r3, #14
 8004bb8:	404a      	eors	r2, r1
 8004bba:	b2d2      	uxtb	r2, r2
 8004bbc:	701a      	strb	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	330f      	adds	r3, #15
 8004bc2:	7819      	ldrb	r1, [r3, #0]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	330c      	adds	r3, #12
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	330f      	adds	r3, #15
 8004bd0:	404a      	eors	r2, r1
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	701a      	strb	r2, [r3, #0]
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
	...

08004be4 <sub_bytes>:

static inline void sub_bytes(uint8_t *s)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
 8004bec:	2300      	movs	r3, #0
 8004bee:	60fb      	str	r3, [r7, #12]
 8004bf0:	e00d      	b.n	8004c0e <sub_bytes+0x2a>
		s[i] = sbox[s[i]];
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4413      	add	r3, r2
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	4413      	add	r3, r2
 8004c02:	4a08      	ldr	r2, [pc, #32]	@ (8004c24 <sub_bytes+0x40>)
 8004c04:	5c52      	ldrb	r2, [r2, r1]
 8004c06:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	60fb      	str	r3, [r7, #12]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2b0f      	cmp	r3, #15
 8004c12:	d9ee      	bls.n	8004bf2 <sub_bytes+0xe>
	}
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	08007ce4 	.word	0x08007ce4

08004c28 <mult_row_column>:

#define triple(a)(_double_byte(a)^(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8004c28:	b590      	push	{r4, r7, lr}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f002 f9f8 	bl	800702c <_double_byte>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	461c      	mov	r4, r3
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	3301      	adds	r3, #1
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f002 f9f0 	bl	800702c <_double_byte>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	461a      	mov	r2, r3
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	3301      	adds	r3, #1
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	4053      	eors	r3, r2
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	4063      	eors	r3, r4
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	3302      	adds	r3, #2
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	4053      	eors	r3, r2
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	3303      	adds	r3, #3
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	4053      	eors	r3, r2
 8004c70:	b2da      	uxtb	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	701a      	strb	r2, [r3, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	781c      	ldrb	r4, [r3, #0]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f002 f9d3 	bl	800702c <_double_byte>
 8004c86:	4603      	mov	r3, r0
 8004c88:	4063      	eors	r3, r4
 8004c8a:	b2dc      	uxtb	r4, r3
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	3302      	adds	r3, #2
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f002 f9ca 	bl	800702c <_double_byte>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	3302      	adds	r3, #2
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	4053      	eors	r3, r2
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	4063      	eors	r3, r4
 8004ca8:	b2d9      	uxtb	r1, r3
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	3303      	adds	r3, #3
 8004cae:	781a      	ldrb	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	404a      	eors	r2, r1
 8004cb6:	b2d2      	uxtb	r2, r2
 8004cb8:	701a      	strb	r2, [r3, #0]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	781a      	ldrb	r2, [r3, #0]
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	4053      	eors	r3, r2
 8004cc6:	b2dc      	uxtb	r4, r3
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	3302      	adds	r3, #2
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f002 f9ac 	bl	800702c <_double_byte>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	4063      	eors	r3, r4
 8004cd8:	b2dc      	uxtb	r4, r3
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	3303      	adds	r3, #3
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f002 f9a3 	bl	800702c <_double_byte>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	461a      	mov	r2, r3
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	3303      	adds	r3, #3
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	4053      	eors	r3, r2
 8004cf2:	b2da      	uxtb	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	3302      	adds	r3, #2
 8004cf8:	4062      	eors	r2, r4
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	701a      	strb	r2, [r3, #0]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f002 f992 	bl	800702c <_double_byte>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	4053      	eors	r3, r2
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	3301      	adds	r3, #1
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	4053      	eors	r3, r2
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	3302      	adds	r3, #2
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	4053      	eors	r3, r2
 8004d26:	b2dc      	uxtb	r4, r3
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	3303      	adds	r3, #3
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f002 f97c 	bl	800702c <_double_byte>
 8004d34:	4603      	mov	r3, r0
 8004d36:	461a      	mov	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3303      	adds	r3, #3
 8004d3c:	4062      	eors	r2, r4
 8004d3e:	b2d2      	uxtb	r2, r2
 8004d40:	701a      	strb	r2, [r3, #0]
}
 8004d42:	bf00      	nop
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd90      	pop	{r4, r7, pc}

08004d4a <mix_columns>:

static inline void mix_columns(uint8_t *s)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b086      	sub	sp, #24
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004d52:	f107 0308 	add.w	r3, r7, #8
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7ff ff65 	bl	8004c28 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	1d1a      	adds	r2, r3, #4
 8004d62:	f107 0308 	add.w	r3, r7, #8
 8004d66:	3304      	adds	r3, #4
 8004d68:	4611      	mov	r1, r2
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7ff ff5c 	bl	8004c28 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f103 0208 	add.w	r2, r3, #8
 8004d76:	f107 0308 	add.w	r3, r7, #8
 8004d7a:	3308      	adds	r3, #8
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff ff52 	bl	8004c28 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f103 020c 	add.w	r2, r3, #12
 8004d8a:	f107 0308 	add.w	r3, r7, #8
 8004d8e:	330c      	adds	r3, #12
 8004d90:	4611      	mov	r1, r2
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff ff48 	bl	8004c28 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004d98:	f107 0208 	add.w	r2, r7, #8
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	2110      	movs	r1, #16
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f002 f91b 	bl	8006fdc <_copy>
}
 8004da6:	bf00      	nop
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b086      	sub	sp, #24
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	723b      	strb	r3, [r7, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	795b      	ldrb	r3, [r3, #5]
 8004dc0:	727b      	strb	r3, [r7, #9]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	7a9b      	ldrb	r3, [r3, #10]
 8004dc6:	72bb      	strb	r3, [r7, #10]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	7bdb      	ldrb	r3, [r3, #15]
 8004dcc:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	791b      	ldrb	r3, [r3, #4]
 8004dd2:	733b      	strb	r3, [r7, #12]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	7a5b      	ldrb	r3, [r3, #9]
 8004dd8:	737b      	strb	r3, [r7, #13]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	7b9b      	ldrb	r3, [r3, #14]
 8004dde:	73bb      	strb	r3, [r7, #14]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	78db      	ldrb	r3, [r3, #3]
 8004de4:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	7a1b      	ldrb	r3, [r3, #8]
 8004dea:	743b      	strb	r3, [r7, #16]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	7b5b      	ldrb	r3, [r3, #13]
 8004df0:	747b      	strb	r3, [r7, #17]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	789b      	ldrb	r3, [r3, #2]
 8004df6:	74bb      	strb	r3, [r7, #18]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	79db      	ldrb	r3, [r3, #7]
 8004dfc:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	7b1b      	ldrb	r3, [r3, #12]
 8004e02:	753b      	strb	r3, [r7, #20]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	785b      	ldrb	r3, [r3, #1]
 8004e08:	757b      	strb	r3, [r7, #21]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	799b      	ldrb	r3, [r3, #6]
 8004e0e:	75bb      	strb	r3, [r7, #22]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	7adb      	ldrb	r3, [r3, #11]
 8004e14:	75fb      	strb	r3, [r7, #23]
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004e16:	f107 0208 	add.w	r2, r7, #8
 8004e1a:	2310      	movs	r3, #16
 8004e1c:	2110      	movs	r1, #16
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f002 f8dc 	bl	8006fdc <_copy>
}
 8004e24:	bf00      	nop
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b08a      	sub	sp, #40	@ 0x28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <tc_aes_encrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e05e      	b.n	8004f00 <tc_aes_encrypt+0xd4>
	} else if (in == (const uint8_t *) 0) {
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d101      	bne.n	8004e4c <tc_aes_encrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	e059      	b.n	8004f00 <tc_aes_encrypt+0xd4>
	} else if (s == (TCAesKeySched_t) 0) {
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <tc_aes_encrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004e52:	2300      	movs	r3, #0
 8004e54:	e054      	b.n	8004f00 <tc_aes_encrypt+0xd4>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004e56:	f107 0014 	add.w	r0, r7, #20
 8004e5a:	2310      	movs	r3, #16
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	2110      	movs	r1, #16
 8004e60:	f002 f8bc 	bl	8006fdc <_copy>
	add_round_key(state, s->words);
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	f107 0314 	add.w	r3, r7, #20
 8004e6a:	4611      	mov	r1, r2
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff fde7 	bl	8004a40 <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
 8004e72:	2300      	movs	r3, #0
 8004e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e76:	e01c      	b.n	8004eb2 <tc_aes_encrypt+0x86>
		sub_bytes(state);
 8004e78:	f107 0314 	add.w	r3, r7, #20
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7ff feb1 	bl	8004be4 <sub_bytes>
		shift_rows(state);
 8004e82:	f107 0314 	add.w	r3, r7, #20
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7ff ff91 	bl	8004dae <shift_rows>
		mix_columns(state);
 8004e8c:	f107 0314 	add.w	r3, r7, #20
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff ff5a 	bl	8004d4a <mix_columns>
		add_round_key(state, s->words + Nb*(i+1));
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	011b      	lsls	r3, r3, #4
 8004e9e:	441a      	add	r2, r3
 8004ea0:	f107 0314 	add.w	r3, r7, #20
 8004ea4:	4611      	mov	r1, r2
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7ff fdca 	bl	8004a40 <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
 8004eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eae:	3301      	adds	r3, #1
 8004eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d9df      	bls.n	8004e78 <tc_aes_encrypt+0x4c>
	}

	sub_bytes(state);
 8004eb8:	f107 0314 	add.w	r3, r7, #20
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fe91 	bl	8004be4 <sub_bytes>
	shift_rows(state);
 8004ec2:	f107 0314 	add.w	r3, r7, #20
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7ff ff71 	bl	8004dae <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	441a      	add	r2, r3
 8004ed6:	f107 0314 	add.w	r3, r7, #20
 8004eda:	4611      	mov	r1, r2
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7ff fdaf 	bl	8004a40 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8004ee2:	f107 0214 	add.w	r2, r7, #20
 8004ee6:	2310      	movs	r3, #16
 8004ee8:	2110      	movs	r1, #16
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f002 f876 	bl	8006fdc <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8004ef0:	f107 0314 	add.w	r3, r7, #20
 8004ef4:	2210      	movs	r2, #16
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f002 f886 	bl	800700a <_set>

	return TC_CRYPTO_SUCCESS;
 8004efe:	2301      	movs	r3, #1
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3728      	adds	r7, #40	@ 0x28
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	460b      	mov	r3, r1
 8004f12:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004f14:	2300      	movs	r3, #0
 8004f16:	73fb      	strb	r3, [r7, #15]
 8004f18:	e00a      	b.n	8004f30 <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	4413      	add	r3, r2
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	73fb      	strb	r3, [r7, #15]
 8004f30:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004f34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	dbee      	blt.n	8004f1a <uECC_vli_clear+0x12>
	}
}
 8004f3c:	bf00      	nop
 8004f3e:	bf00      	nop
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	b085      	sub	sp, #20
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	6078      	str	r0, [r7, #4]
 8004f52:	460b      	mov	r3, r1
 8004f54:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	72fb      	strb	r3, [r7, #11]
 8004f5e:	e00c      	b.n	8004f7a <uECC_vli_isZero+0x30>
		bits |= vli[i];
 8004f60:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	4413      	add	r3, r2
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 8004f72:	7afb      	ldrb	r3, [r7, #11]
 8004f74:	3301      	adds	r3, #1
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	72fb      	strb	r3, [r7, #11]
 8004f7a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8004f7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	dbec      	blt.n	8004f60 <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr

08004f9e <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004faa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004fae:	115b      	asrs	r3, r3, #5
 8004fb0:	b21b      	sxth	r3, r3
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8004fba:	887b      	ldrh	r3, [r7, #2]
 8004fbc:	f003 031f 	and.w	r3, r3, #31
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004fc6:	4013      	ands	r3, r2
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8004fe0:	78fb      	ldrb	r3, [r7, #3]
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	73fb      	strb	r3, [r7, #15]
 8004fe8:	e003      	b.n	8004ff2 <vli_numDigits+0x1e>
 8004fea:	7bfb      	ldrb	r3, [r7, #15]
 8004fec:	3b01      	subs	r3, #1
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	73fb      	strb	r3, [r7, #15]
 8004ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	db07      	blt.n	800500a <vli_numDigits+0x36>
 8004ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	4413      	add	r3, r2
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d0ef      	beq.n	8004fea <vli_numDigits+0x16>
	}

	return (i + 1);
 800500a:	7bfb      	ldrb	r3, [r7, #15]
 800500c:	3301      	adds	r3, #1
 800500e:	b2db      	uxtb	r3, r3
 8005010:	b25b      	sxtb	r3, r3
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 800501e:	b580      	push	{r7, lr}
 8005020:	b086      	sub	sp, #24
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
 8005026:	460b      	mov	r3, r1
 8005028:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 800502a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800502e:	4619      	mov	r1, r3
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f7ff ffcf 	bl	8004fd4 <vli_numDigits>
 8005036:	4603      	mov	r3, r0
 8005038:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 800503a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <uECC_vli_numBits+0x28>
		return 0;
 8005042:	2300      	movs	r3, #0
 8005044:	e021      	b.n	800508a <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 8005046:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800504a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800504e:	4413      	add	r3, r2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	4413      	add	r3, r2
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 800505a:	2300      	movs	r3, #0
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	e005      	b.n	800506c <uECC_vli_numBits+0x4e>
		digit >>= 1;
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	085b      	lsrs	r3, r3, #1
 8005064:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	3301      	adds	r3, #1
 800506a:	617b      	str	r3, [r7, #20]
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1f6      	bne.n	8005060 <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 8005072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b01      	subs	r3, #1
 800507a:	b29b      	uxth	r3, r3
 800507c:	015b      	lsls	r3, r3, #5
 800507e:	b29a      	uxth	r2, r3
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	b29b      	uxth	r3, r3
 8005084:	4413      	add	r3, r2
 8005086:	b29b      	uxth	r3, r3
 8005088:	b21b      	sxth	r3, r3
}
 800508a:	4618      	mov	r0, r3
 800508c:	3718      	adds	r7, #24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 8005092:	b480      	push	{r7}
 8005094:	b087      	sub	sp, #28
 8005096:	af00      	add	r7, sp, #0
 8005098:	60f8      	str	r0, [r7, #12]
 800509a:	60b9      	str	r1, [r7, #8]
 800509c:	4613      	mov	r3, r2
 800509e:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 80050a0:	2300      	movs	r3, #0
 80050a2:	75fb      	strb	r3, [r7, #23]
 80050a4:	e00f      	b.n	80050c6 <uECC_vli_set+0x34>
		dest[i] = src[i];
 80050a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	441a      	add	r2, r3
 80050b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	68f9      	ldr	r1, [r7, #12]
 80050b8:	440b      	add	r3, r1
 80050ba:	6812      	ldr	r2, [r2, #0]
 80050bc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 80050be:	7dfb      	ldrb	r3, [r7, #23]
 80050c0:	3301      	adds	r3, #1
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	75fb      	strb	r3, [r7, #23]
 80050c6:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80050ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	dbe9      	blt.n	80050a6 <uECC_vli_set+0x14>
  	}
}
 80050d2:	bf00      	nop
 80050d4:	bf00      	nop
 80050d6:	371c      	adds	r7, #28
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b087      	sub	sp, #28
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	4613      	mov	r3, r2
 80050ec:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 80050ee:	79fb      	ldrb	r3, [r7, #7]
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	75fb      	strb	r3, [r7, #23]
 80050f6:	e024      	b.n	8005142 <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 80050f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4413      	add	r3, r2
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	440b      	add	r3, r1
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	429a      	cmp	r2, r3
 8005112:	d901      	bls.n	8005118 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 8005114:	2301      	movs	r3, #1
 8005116:	e019      	b.n	800514c <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 8005118:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	4413      	add	r3, r2
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	68b9      	ldr	r1, [r7, #8]
 800512c:	440b      	add	r3, r1
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	429a      	cmp	r2, r3
 8005132:	d202      	bcs.n	800513a <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 8005134:	f04f 33ff 	mov.w	r3, #4294967295
 8005138:	e008      	b.n	800514c <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 800513a:	7dfb      	ldrb	r3, [r7, #23]
 800513c:	3b01      	subs	r3, #1
 800513e:	b2db      	uxtb	r3, r3
 8005140:	75fb      	strb	r3, [r7, #23]
 8005142:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005146:	2b00      	cmp	r3, #0
 8005148:	dad6      	bge.n	80050f8 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	371c      	adds	r7, #28
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	4613      	mov	r3, r2
 8005164:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 8005166:	2300      	movs	r3, #0
 8005168:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 800516a:	79fb      	ldrb	r3, [r7, #7]
 800516c:	3b01      	subs	r3, #1
 800516e:	b2db      	uxtb	r3, r3
 8005170:	74fb      	strb	r3, [r7, #19]
 8005172:	e013      	b.n	800519c <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 8005174:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	4413      	add	r3, r2
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	68b9      	ldr	r1, [r7, #8]
 8005188:	440b      	add	r3, r1
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4053      	eors	r3, r2
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 8005194:	7cfb      	ldrb	r3, [r7, #19]
 8005196:	3b01      	subs	r3, #1
 8005198:	b2db      	uxtb	r3, r3
 800519a:	74fb      	strb	r3, [r7, #19]
 800519c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	dae7      	bge.n	8005174 <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	bf14      	ite	ne
 80051aa:	2301      	movne	r3, #1
 80051ac:	2300      	moveq	r3, #0
 80051ae:	b2db      	uxtb	r3, r3
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	371c      	adds	r7, #28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	fb03 f202 	mul.w	r2, r3, r2
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	bf0c      	ite	eq
 80051d6:	2301      	moveq	r3, #1
 80051d8:	2300      	movne	r3, #0
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	4619      	mov	r1, r3
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	fb01 f303 	mul.w	r3, r1, r3
 80051e4:	4313      	orrs	r3, r2
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b088      	sub	sp, #32
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	60f8      	str	r0, [r7, #12]
 80051fa:	60b9      	str	r1, [r7, #8]
 80051fc:	607a      	str	r2, [r7, #4]
 80051fe:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 8005200:	2300      	movs	r3, #0
 8005202:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8005204:	2300      	movs	r3, #0
 8005206:	76fb      	strb	r3, [r7, #27]
 8005208:	e039      	b.n	800527e <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 800520a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	4413      	add	r3, r2
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	440b      	add	r3, r1
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	1ad2      	subs	r2, r2, r3
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 800522a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	4413      	add	r3, r2
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	429a      	cmp	r2, r3
 800523a:	bf8c      	ite	hi
 800523c:	2301      	movhi	r3, #1
 800523e:	2300      	movls	r3, #0
 8005240:	b2db      	uxtb	r3, r3
 8005242:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 8005244:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	4413      	add	r3, r2
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	429a      	cmp	r2, r3
 8005254:	bf14      	ite	ne
 8005256:	2301      	movne	r3, #1
 8005258:	2300      	moveq	r3, #0
 800525a:	b2db      	uxtb	r3, r3
 800525c:	461a      	mov	r2, r3
 800525e:	69f9      	ldr	r1, [r7, #28]
 8005260:	6938      	ldr	r0, [r7, #16]
 8005262:	f7ff ffab 	bl	80051bc <cond_set>
 8005266:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 8005268:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	4413      	add	r3, r2
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8005276:	7efb      	ldrb	r3, [r7, #27]
 8005278:	3301      	adds	r3, #1
 800527a:	b2db      	uxtb	r3, r3
 800527c:	76fb      	strb	r3, [r7, #27]
 800527e:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8005282:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005286:	429a      	cmp	r2, r3
 8005288:	dbbf      	blt.n	800520a <uECC_vli_sub+0x18>
	}
	return borrow;
 800528a:	69fb      	ldr	r3, [r7, #28]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3720      	adds	r7, #32
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 80052a2:	2300      	movs	r3, #0
 80052a4:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80052a6:	2300      	movs	r3, #0
 80052a8:	76fb      	strb	r3, [r7, #27]
 80052aa:	e039      	b.n	8005320 <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 80052ac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	4413      	add	r3, r2
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	440b      	add	r3, r1
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4413      	add	r3, r2
 80052c6:	69fa      	ldr	r2, [r7, #28]
 80052c8:	4413      	add	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 80052cc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	4413      	add	r3, r2
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	429a      	cmp	r2, r3
 80052dc:	bf34      	ite	cc
 80052de:	2301      	movcc	r3, #1
 80052e0:	2300      	movcs	r3, #0
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 80052e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	4413      	add	r3, r2
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	bf14      	ite	ne
 80052f8:	2301      	movne	r3, #1
 80052fa:	2300      	moveq	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	461a      	mov	r2, r3
 8005300:	69f9      	ldr	r1, [r7, #28]
 8005302:	6938      	ldr	r0, [r7, #16]
 8005304:	f7ff ff5a 	bl	80051bc <cond_set>
 8005308:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 800530a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	4413      	add	r3, r2
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8005318:	7efb      	ldrb	r3, [r7, #27]
 800531a:	3301      	adds	r3, #1
 800531c:	b2db      	uxtb	r3, r3
 800531e:	76fb      	strb	r3, [r7, #27]
 8005320:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8005324:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005328:	429a      	cmp	r2, r3
 800532a:	dbbf      	blt.n	80052ac <uECC_vli_add+0x18>
	}
	return carry;
 800532c:	69fb      	ldr	r3, [r7, #28]
}
 800532e:	4618      	mov	r0, r3
 8005330:	3720      	adds	r7, #32
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}

08005336 <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 8005336:	b480      	push	{r7}
 8005338:	b087      	sub	sp, #28
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
 800533e:	460b      	mov	r3, r1
 8005340:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 8005346:	2300      	movs	r3, #0
 8005348:	617b      	str	r3, [r7, #20]

	vli += num_words;
 800534a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	4413      	add	r3, r2
 8005354:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 8005356:	e00b      	b.n	8005370 <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	085a      	lsrs	r2, r3, #1
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	07db      	lsls	r3, r3, #31
 800536e:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	1f1a      	subs	r2, r3, #4
 8005374:	607a      	str	r2, [r7, #4]
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	429a      	cmp	r2, r3
 800537a:	d3ed      	bcc.n	8005358 <uECC_vli_rshift1+0x22>
	}
}
 800537c:	bf00      	nop
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 800538a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800538e:	b091      	sub	sp, #68	@ 0x44
 8005390:	af00      	add	r7, sp, #0
 8005392:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8005394:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005396:	627a      	str	r2, [r7, #36]	@ 0x24
 8005398:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 800539a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539c:	2200      	movs	r2, #0
 800539e:	4698      	mov	r8, r3
 80053a0:	4691      	mov	r9, r2
 80053a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a4:	2200      	movs	r2, #0
 80053a6:	469a      	mov	sl, r3
 80053a8:	4693      	mov	fp, r2
 80053aa:	fb0a f209 	mul.w	r2, sl, r9
 80053ae:	fb08 f30b 	mul.w	r3, r8, fp
 80053b2:	4413      	add	r3, r2
 80053b4:	fba8 450a 	umull	r4, r5, r8, sl
 80053b8:	442b      	add	r3, r5
 80053ba:	461d      	mov	r5, r3
 80053bc:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 80053c0:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2200      	movs	r2, #0
 80053ca:	61bb      	str	r3, [r7, #24]
 80053cc:	61fa      	str	r2, [r7, #28]
 80053ce:	f04f 0200 	mov.w	r2, #0
 80053d2:	f04f 0300 	mov.w	r3, #0
 80053d6:	69b9      	ldr	r1, [r7, #24]
 80053d8:	000b      	movs	r3, r1
 80053da:	2200      	movs	r2, #0
 80053dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053de:	6809      	ldr	r1, [r1, #0]
 80053e0:	2000      	movs	r0, #0
 80053e2:	6139      	str	r1, [r7, #16]
 80053e4:	6178      	str	r0, [r7, #20]
 80053e6:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80053ea:	4621      	mov	r1, r4
 80053ec:	4311      	orrs	r1, r2
 80053ee:	60b9      	str	r1, [r7, #8]
 80053f0:	4629      	mov	r1, r5
 80053f2:	4319      	orrs	r1, r3
 80053f4:	60f9      	str	r1, [r7, #12]
 80053f6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80053fa:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 80053fe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005402:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005406:	1884      	adds	r4, r0, r2
 8005408:	603c      	str	r4, [r7, #0]
 800540a:	eb41 0303 	adc.w	r3, r1, r3
 800540e:	607b      	str	r3, [r7, #4]
 8005410:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005414:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 8005418:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800541a:	681c      	ldr	r4, [r3, #0]
 800541c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005420:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005424:	4290      	cmp	r0, r2
 8005426:	eb71 0303 	sbcs.w	r3, r1, r3
 800542a:	bf34      	ite	cc
 800542c:	2301      	movcc	r3, #1
 800542e:	2300      	movcs	r3, #0
 8005430:	b2db      	uxtb	r3, r3
 8005432:	18e2      	adds	r2, r4, r3
 8005434:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005436:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 8005438:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	f04f 0300 	mov.w	r3, #0
 8005444:	000a      	movs	r2, r1
 8005446:	2300      	movs	r3, #0
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 800544c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	601a      	str	r2, [r3, #0]

}
 8005452:	bf00      	nop
 8005454:	3744      	adds	r7, #68	@ 0x44
 8005456:	46bd      	mov	sp, r7
 8005458:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800545c:	4770      	bx	lr

0800545e <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 800545e:	b590      	push	{r4, r7, lr}
 8005460:	b08b      	sub	sp, #44	@ 0x2c
 8005462:	af02      	add	r7, sp, #8
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	607a      	str	r2, [r7, #4]
 800546a:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 800546c:	2300      	movs	r3, #0
 800546e:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 8005470:	2300      	movs	r3, #0
 8005472:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8005478:	2300      	movs	r3, #0
 800547a:	77bb      	strb	r3, [r7, #30]
 800547c:	e036      	b.n	80054ec <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 800547e:	2300      	movs	r3, #0
 8005480:	77fb      	strb	r3, [r7, #31]
 8005482:	e01c      	b.n	80054be <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8005484:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	4413      	add	r3, r2
 800548e:	6818      	ldr	r0, [r3, #0]
 8005490:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005494:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	4413      	add	r3, r2
 80054a0:	6819      	ldr	r1, [r3, #0]
 80054a2:	f107 0414 	add.w	r4, r7, #20
 80054a6:	f107 0218 	add.w	r2, r7, #24
 80054aa:	f107 0310 	add.w	r3, r7, #16
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	4623      	mov	r3, r4
 80054b2:	f7ff ff6a 	bl	800538a <muladd>
		for (i = 0; i <= k; ++i) {
 80054b6:	7ffb      	ldrb	r3, [r7, #31]
 80054b8:	3301      	adds	r3, #1
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	77fb      	strb	r3, [r7, #31]
 80054be:	f997 201f 	ldrsb.w	r2, [r7, #31]
 80054c2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	dddc      	ble.n	8005484 <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 80054ca:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4413      	add	r3, r2
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	601a      	str	r2, [r3, #0]
		r0 = r1;
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	617b      	str	r3, [r7, #20]
		r2 = 0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 80054e4:	7fbb      	ldrb	r3, [r7, #30]
 80054e6:	3301      	adds	r3, #1
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	77bb      	strb	r3, [r7, #30]
 80054ec:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80054f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	dbc2      	blt.n	800547e <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80054f8:	78fb      	ldrb	r3, [r7, #3]
 80054fa:	77bb      	strb	r3, [r7, #30]
 80054fc:	e03b      	b.n	8005576 <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80054fe:	7fba      	ldrb	r2, [r7, #30]
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	b2db      	uxtb	r3, r3
 8005506:	3301      	adds	r3, #1
 8005508:	b2db      	uxtb	r3, r3
 800550a:	77fb      	strb	r3, [r7, #31]
 800550c:	e01c      	b.n	8005548 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 800550e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	4413      	add	r3, r2
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800551e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	4413      	add	r3, r2
 800552a:	6819      	ldr	r1, [r3, #0]
 800552c:	f107 0414 	add.w	r4, r7, #20
 8005530:	f107 0218 	add.w	r2, r7, #24
 8005534:	f107 0310 	add.w	r3, r7, #16
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	4623      	mov	r3, r4
 800553c:	f7ff ff25 	bl	800538a <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8005540:	7ffb      	ldrb	r3, [r7, #31]
 8005542:	3301      	adds	r3, #1
 8005544:	b2db      	uxtb	r3, r3
 8005546:	77fb      	strb	r3, [r7, #31]
 8005548:	f997 201f 	ldrsb.w	r2, [r7, #31]
 800554c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005550:	429a      	cmp	r2, r3
 8005552:	dbdc      	blt.n	800550e <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 8005554:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	4413      	add	r3, r2
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	617b      	str	r3, [r7, #20]
		r2 = 0;
 800556a:	2300      	movs	r3, #0
 800556c:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 800556e:	7fbb      	ldrb	r3, [r7, #30]
 8005570:	3301      	adds	r3, #1
 8005572:	b2db      	uxtb	r3, r3
 8005574:	77bb      	strb	r3, [r7, #30]
 8005576:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800557a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	3b01      	subs	r3, #1
 8005582:	429a      	cmp	r2, r3
 8005584:	dbbb      	blt.n	80054fe <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 8005586:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	3b04      	subs	r3, #4
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	4413      	add	r3, r2
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	601a      	str	r2, [r3, #0]
}
 8005596:	bf00      	nop
 8005598:	3724      	adds	r7, #36	@ 0x24
 800559a:	46bd      	mov	sp, r7
 800559c:	bd90      	pop	{r4, r7, pc}

0800559e <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b086      	sub	sp, #24
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	60b9      	str	r1, [r7, #8]
 80055a8:	607a      	str	r2, [r7, #4]
 80055aa:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 80055ac:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	68b9      	ldr	r1, [r7, #8]
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f7ff fe6d 	bl	8005294 <uECC_vli_add>
 80055ba:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d109      	bne.n	80055d6 <uECC_vli_modAdd+0x38>
 80055c2:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80055c6:	461a      	mov	r2, r3
 80055c8:	68f9      	ldr	r1, [r7, #12]
 80055ca:	6838      	ldr	r0, [r7, #0]
 80055cc:	f7ff fd88 	bl	80050e0 <uECC_vli_cmp_unsafe>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d006      	beq.n	80055e4 <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 80055d6:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80055da:	683a      	ldr	r2, [r7, #0]
 80055dc:	68f9      	ldr	r1, [r7, #12]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7ff fe07 	bl	80051f2 <uECC_vli_sub>
	}
}
 80055e4:	bf00      	nop
 80055e6:	3718      	adds	r7, #24
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80055fa:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	68b9      	ldr	r1, [r7, #8]
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f7ff fdf5 	bl	80051f2 <uECC_vli_sub>
 8005608:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d006      	beq.n	800561e <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 8005610:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	68f9      	ldr	r1, [r7, #12]
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f7ff fe3b 	bl	8005294 <uECC_vli_add>
	}
}
 800561e:	bf00      	nop
 8005620:	3718      	adds	r7, #24
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 8005626:	b590      	push	{r4, r7, lr}
 8005628:	b0ad      	sub	sp, #180	@ 0xb4
 800562a:	af00      	add	r7, sp, #0
 800562c:	60f8      	str	r0, [r7, #12]
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
 8005632:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 8005634:	f107 0318 	add.w	r3, r7, #24
 8005638:	613b      	str	r3, [r7, #16]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 800563e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005642:	b29b      	uxth	r3, r3
 8005644:	019b      	lsls	r3, r3, #6
 8005646:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 8005648:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800564c:	4619      	mov	r1, r3
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f7ff fce5 	bl	800501e <uECC_vli_numBits>
 8005654:	4603      	mov	r3, r0
 8005656:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8005658:	1ae3      	subs	r3, r4, r3
 800565a:	b29b      	uxth	r3, r3
 800565c:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8005660:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8005664:	2b00      	cmp	r3, #0
 8005666:	da00      	bge.n	800566a <uECC_vli_mmod+0x44>
 8005668:	331f      	adds	r3, #31
 800566a:	115b      	asrs	r3, r3, #5
 800566c:	b21b      	sxth	r3, r3
 800566e:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8005672:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8005676:	425a      	negs	r2, r3
 8005678:	f003 031f 	and.w	r3, r3, #31
 800567c:	f002 021f 	and.w	r2, r2, #31
 8005680:	bf58      	it	pl
 8005682:	4253      	negpl	r3, r2
 8005684:	b21b      	sxth	r3, r3
 8005686:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 800568a:	2300      	movs	r3, #0
 800568c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8005690:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8005694:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005698:	4611      	mov	r1, r2
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fc34 	bl	8004f08 <uECC_vli_clear>
	if (bit_shift > 0) {
 80056a0:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	dd34      	ble.n	8005712 <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80056a8:	2300      	movs	r3, #0
 80056aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056ae:	e029      	b.n	8005704 <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 80056b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	4413      	add	r3, r2
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 80056c0:	fa02 f103 	lsl.w	r1, r2, r3
 80056c4:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 80056c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056cc:	4413      	add	r3, r2
 80056ce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80056d2:	430a      	orrs	r2, r1
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	33b0      	adds	r3, #176	@ 0xb0
 80056d8:	443b      	add	r3, r7
 80056da:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 80056de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	4413      	add	r3, r2
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 80056ee:	f1c3 0320 	rsb	r3, r3, #32
 80056f2:	fa22 f303 	lsr.w	r3, r2, r3
 80056f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80056fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056fe:	3301      	adds	r3, #1
 8005700:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005708:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800570c:	429a      	cmp	r2, r3
 800570e:	d3cf      	bcc.n	80056b0 <uECC_vli_mmod+0x8a>
 8005710:	e00b      	b.n	800572a <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 8005712:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800571c:	4413      	add	r3, r2
 800571e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005722:	6879      	ldr	r1, [r7, #4]
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff fcb4 	bl	8005092 <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 800572a:	2301      	movs	r3, #1
 800572c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005730:	e09f      	b.n	8005872 <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 8005732:	2300      	movs	r3, #0
 8005734:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 8005738:	2300      	movs	r3, #0
 800573a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 800573e:	e053      	b.n	80057e8 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8005740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	33b0      	adds	r3, #176	@ 0xb0
 8005748:	443b      	add	r3, r7
 800574a:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 800574e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	33b0      	adds	r3, #176	@ 0xb0
 8005760:	443b      	add	r3, r7
 8005762:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005766:	1ad2      	subs	r2, r2, r3
 8005768:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 8005772:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	33b0      	adds	r3, #176	@ 0xb0
 800577a:	443b      	add	r3, r7
 800577c:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005780:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	4413      	add	r3, r2
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800578e:	429a      	cmp	r2, r3
 8005790:	d014      	beq.n	80057bc <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 8005792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	33b0      	adds	r3, #176	@ 0xb0
 800579a:	443b      	add	r3, r7
 800579c:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 80057a0:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80057ae:	429a      	cmp	r2, r3
 80057b0:	bf8c      	ite	hi
 80057b2:	2301      	movhi	r3, #1
 80057b4:	2300      	movls	r3, #0
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 80057bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057c0:	f1c3 0301 	rsb	r3, r3, #1
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	33b0      	adds	r3, #176	@ 0xb0
 80057c8:	443b      	add	r3, r7
 80057ca:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 80057ce:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4413      	add	r3, r2
 80057d6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80057da:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 80057dc:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80057e0:	3301      	adds	r3, #1
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80057e8:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 80057ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	429a      	cmp	r2, r3
 80057f4:	dba4      	blt.n	8005740 <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 80057f6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057fe:	429a      	cmp	r2, r3
 8005800:	bf0c      	ite	eq
 8005802:	2301      	moveq	r3, #1
 8005804:	2300      	movne	r3, #0
 8005806:	b2db      	uxtb	r3, r3
 8005808:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 800580c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005810:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005814:	4611      	mov	r1, r2
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff fd8d 	bl	8005336 <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 800581c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005820:	3b01      	subs	r3, #1
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	33b0      	adds	r3, #176	@ 0xb0
 8005826:	443b      	add	r3, r7
 8005828:	f853 1c58 	ldr.w	r1, [r3, #-88]
 800582c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	33b0      	adds	r3, #176	@ 0xb0
 8005834:	443b      	add	r3, r7
 8005836:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800583a:	07da      	lsls	r2, r3, #31
 800583c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005840:	3b01      	subs	r3, #1
 8005842:	430a      	orrs	r2, r1
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	33b0      	adds	r3, #176	@ 0xb0
 8005848:	443b      	add	r3, r7
 800584a:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 800584e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8005858:	4413      	add	r3, r2
 800585a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800585e:	4611      	mov	r1, r2
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff fd68 	bl	8005336 <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 8005866:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800586a:	3b01      	subs	r3, #1
 800586c:	b29b      	uxth	r3, r3
 800586e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 8005872:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8005876:	2b00      	cmp	r3, #0
 8005878:	f6bf af5b 	bge.w	8005732 <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 800587c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	33b0      	adds	r3, #176	@ 0xb0
 8005884:	443b      	add	r3, r7
 8005886:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 800588a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800588e:	4619      	mov	r1, r3
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f7ff fbfe 	bl	8005092 <uECC_vli_set>
}
 8005896:	bf00      	nop
 8005898:	37b4      	adds	r7, #180	@ 0xb4
 800589a:	46bd      	mov	sp, r7
 800589c:	bd90      	pop	{r4, r7, pc}

0800589e <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 800589e:	b580      	push	{r7, lr}
 80058a0:	b094      	sub	sp, #80	@ 0x50
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	60f8      	str	r0, [r7, #12]
 80058a6:	60b9      	str	r1, [r7, #8]
 80058a8:	607a      	str	r2, [r7, #4]
 80058aa:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 80058ac:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80058b0:	f107 0010 	add.w	r0, r7, #16
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	68b9      	ldr	r1, [r7, #8]
 80058b8:	f7ff fdd1 	bl	800545e <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 80058bc:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80058c0:	f107 0110 	add.w	r1, r7, #16
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f7ff fead 	bl	8005626 <uECC_vli_mmod>
}
 80058cc:	bf00      	nop
 80058ce:	3750      	adds	r7, #80	@ 0x50
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b094      	sub	sp, #80	@ 0x50
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	f993 3000 	ldrsb.w	r3, [r3]
 80058e8:	f107 0010 	add.w	r0, r7, #16
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	68b9      	ldr	r1, [r7, #8]
 80058f0:	f7ff fdb5 	bl	800545e <uECC_vli_mult>

	curve->mmod_fast(result, product);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80058fa:	f107 0210 	add.w	r2, r7, #16
 80058fe:	4611      	mov	r1, r2
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	4798      	blx	r3
}
 8005904:	bf00      	nop
 8005906:	3750      	adds	r7, #80	@ 0x50
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	68b9      	ldr	r1, [r7, #8]
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f7ff ffd8 	bl	80058d4 <uECC_vli_modMult_fast>
}
 8005924:	bf00      	nop
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	4613      	mov	r3, r2
 8005938:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 800593a:	2300      	movs	r3, #0
 800593c:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d007      	beq.n	800595a <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 800594a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	68f9      	ldr	r1, [r7, #12]
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f7ff fc9e 	bl	8005294 <uECC_vli_add>
 8005958:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 800595a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800595e:	4619      	mov	r1, r3
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f7ff fce8 	bl	8005336 <uECC_vli_rshift1>
	if (carry) {
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d013      	beq.n	8005994 <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 800596c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8005970:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005974:	4413      	add	r3, r2
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4413      	add	r3, r2
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8005982:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005986:	440b      	add	r3, r1
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	68f9      	ldr	r1, [r7, #12]
 800598c:	440b      	add	r3, r1
 800598e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005992:	601a      	str	r2, [r3, #0]
	}
}
 8005994:	bf00      	nop
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b0a6      	sub	sp, #152	@ 0x98
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 80059aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059ae:	4619      	mov	r1, r3
 80059b0:	68b8      	ldr	r0, [r7, #8]
 80059b2:	f7ff faca 	bl	8004f4a <uECC_vli_isZero>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d006      	beq.n	80059ca <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 80059bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059c0:	4619      	mov	r1, r3
 80059c2:	68f8      	ldr	r0, [r7, #12]
 80059c4:	f7ff faa0 	bl	8004f08 <uECC_vli_clear>
 80059c8:	e0de      	b.n	8005b88 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 80059ca:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059ce:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80059d2:	68b9      	ldr	r1, [r7, #8]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7ff fb5c 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 80059da:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059de:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80059e2:	6879      	ldr	r1, [r7, #4]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7ff fb54 	bl	8005092 <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 80059ea:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80059ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80059f2:	4611      	mov	r1, r2
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7ff fa87 	bl	8004f08 <uECC_vli_clear>
	u[0] = 1;
 80059fa:	2301      	movs	r3, #1
 80059fc:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 80059fe:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a02:	f107 0314 	add.w	r3, r7, #20
 8005a06:	4611      	mov	r1, r2
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff fa7d 	bl	8004f08 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005a0e:	e0a2      	b.n	8005b56 <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 8005a10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d110      	bne.n	8005a3c <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 8005a1a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a1e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005a22:	4611      	mov	r1, r2
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff fc86 	bl	8005336 <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8005a2a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a2e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff ff79 	bl	800592c <vli_modInv_update>
 8005a3a:	e08c      	b.n	8005b56 <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 8005a3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d110      	bne.n	8005a68 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 8005a46:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005a4e:	4611      	mov	r1, r2
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff fc70 	bl	8005336 <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 8005a56:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a5a:	f107 0314 	add.w	r3, r7, #20
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff ff63 	bl	800592c <vli_modInv_update>
 8005a66:	e076      	b.n	8005b56 <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 8005a68:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	dd39      	ble.n	8005ae4 <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 8005a70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a74:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8005a78:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8005a7c:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8005a80:	f7ff fbb7 	bl	80051f2 <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 8005a84:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a88:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005a8c:	4611      	mov	r1, r2
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7ff fc51 	bl	8005336 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8005a94:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a98:	f107 0114 	add.w	r1, r7, #20
 8005a9c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff fb1d 	bl	80050e0 <uECC_vli_cmp_unsafe>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	da08      	bge.n	8005abe <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 8005aac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ab0:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005ab4:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	f7ff fbeb 	bl	8005294 <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 8005abe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ac2:	f107 0214 	add.w	r2, r7, #20
 8005ac6:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005aca:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005ace:	f7ff fb90 	bl	80051f2 <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 8005ad2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005ad6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005ada:	6879      	ldr	r1, [r7, #4]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff ff25 	bl	800592c <vli_modInv_update>
 8005ae2:	e038      	b.n	8005b56 <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 8005ae4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ae8:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8005aec:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005af0:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8005af4:	f7ff fb7d 	bl	80051f2 <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 8005af8:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005afc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005b00:	4611      	mov	r1, r2
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff fc17 	bl	8005336 <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8005b08:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b0c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005b10:	f107 0314 	add.w	r3, r7, #20
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fae3 	bl	80050e0 <uECC_vli_cmp_unsafe>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	da08      	bge.n	8005b32 <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 8005b20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b24:	f107 0114 	add.w	r1, r7, #20
 8005b28:	f107 0014 	add.w	r0, r7, #20
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	f7ff fbb1 	bl	8005294 <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 8005b32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b36:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005b3a:	f107 0114 	add.w	r1, r7, #20
 8005b3e:	f107 0014 	add.w	r0, r7, #20
 8005b42:	f7ff fb56 	bl	80051f2 <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 8005b46:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b4a:	f107 0314 	add.w	r3, r7, #20
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7ff feeb 	bl	800592c <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005b56:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b5a:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005b5e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7ff fabc 	bl	80050e0 <uECC_vli_cmp_unsafe>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8005b6e:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f47f af4c 	bne.w	8005a10 <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 8005b78:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b7c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005b80:	4619      	mov	r1, r3
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f7ff fa85 	bl	8005092 <uECC_vli_set>
}
 8005b88:	3798      	adds	r7, #152	@ 0x98
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b098      	sub	sp, #96	@ 0x60
 8005b92:	af02      	add	r7, sp, #8
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 8005ba4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ba8:	4619      	mov	r1, r3
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7ff f9cd 	bl	8004f4a <uECC_vli_isZero>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f040 80e6 	bne.w	8005d84 <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8005bb8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005bbc:	683a      	ldr	r2, [r7, #0]
 8005bbe:	68b9      	ldr	r1, [r7, #8]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7ff fea3 	bl	800590c <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 8005bc6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005bca:	f107 0010 	add.w	r0, r7, #16
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	68f9      	ldr	r1, [r7, #12]
 8005bd2:	f7ff fe7f 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 8005bd6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005bda:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff fe93 	bl	800590c <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	68b9      	ldr	r1, [r7, #8]
 8005bec:	68b8      	ldr	r0, [r7, #8]
 8005bee:	f7ff fe71 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	6879      	ldr	r1, [r7, #4]
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff fe88 	bl	800590c <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	1d1a      	adds	r2, r3, #4
 8005c00:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c04:	9300      	str	r3, [sp, #0]
 8005c06:	4613      	mov	r3, r2
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	68f9      	ldr	r1, [r7, #12]
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f7ff fcc6 	bl	800559e <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	1d1a      	adds	r2, r3, #4
 8005c16:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6879      	ldr	r1, [r7, #4]
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7ff fcbb 	bl	800559e <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	1d1a      	adds	r2, r3, #4
 8005c2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	4613      	mov	r3, r2
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	68f9      	ldr	r1, [r7, #12]
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7ff fcd7 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	68f9      	ldr	r1, [r7, #12]
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f7ff fe45 	bl	80058d4 <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	1d1a      	adds	r2, r3, #4
 8005c4e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c52:	9300      	str	r3, [sp, #0]
 8005c54:	4613      	mov	r3, r2
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	68f9      	ldr	r1, [r7, #12]
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7ff fc9f 	bl	800559e <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	1d1a      	adds	r2, r3, #4
 8005c64:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c68:	9300      	str	r3, [sp, #0]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	68f9      	ldr	r1, [r7, #12]
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f7ff fc94 	bl	800559e <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 8005c76:	2100      	movs	r1, #0
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f7ff f990 	bl	8004f9e <uECC_vli_testBit>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d024      	beq.n	8005cce <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	1d1a      	adds	r2, r3, #4
 8005c88:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c8c:	68f9      	ldr	r1, [r7, #12]
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f7ff fb00 	bl	8005294 <uECC_vli_add>
 8005c94:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 8005c96:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f7ff fb4a 	bl	8005336 <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 8005ca2:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005ca6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005caa:	4413      	add	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	6819      	ldr	r1, [r3, #0]
 8005cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cb6:	07da      	lsls	r2, r3, #31
 8005cb8:	f997 0057 	ldrsb.w	r0, [r7, #87]	@ 0x57
 8005cbc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005cc0:	4403      	add	r3, r0
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	4403      	add	r3, r0
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	e005      	b.n	8005cda <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 8005cce:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f7ff fb2e 	bl	8005336 <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	68f9      	ldr	r1, [r7, #12]
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7ff fe14 	bl	800590c <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	1d19      	adds	r1, r3, #4
 8005ce8:	f107 0210 	add.w	r2, r7, #16
 8005cec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	6879      	ldr	r1, [r7, #4]
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7ff fc78 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	1d19      	adds	r1, r3, #4
 8005d00:	f107 0210 	add.w	r2, r7, #16
 8005d04:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7ff fc6c 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	1d1a      	adds	r2, r3, #4
 8005d18:	f107 0110 	add.w	r1, r7, #16
 8005d1c:	f107 0010 	add.w	r0, r7, #16
 8005d20:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d24:	9300      	str	r3, [sp, #0]
 8005d26:	4613      	mov	r3, r2
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	f7ff fc5f 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 8005d2e:	f107 0210 	add.w	r2, r7, #16
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	68f9      	ldr	r1, [r7, #12]
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f7ff fdcc 	bl	80058d4 <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	1d19      	adds	r1, r3, #4
 8005d40:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005d44:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005d48:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	460b      	mov	r3, r1
 8005d50:	68f9      	ldr	r1, [r7, #12]
 8005d52:	f7ff fc4b 	bl	80055ec <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 8005d56:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f7ff f997 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 8005d64:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d68:	461a      	mov	r2, r3
 8005d6a:	68b9      	ldr	r1, [r7, #8]
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7ff f990 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 8005d72:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005d76:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	68b8      	ldr	r0, [r7, #8]
 8005d7e:	f7ff f988 	bl	8005092 <uECC_vli_set>
 8005d82:	e000      	b.n	8005d86 <double_jacobian_default+0x1f8>
		return;
 8005d84:	bf00      	nop
}
 8005d86:	3758      	adds	r7, #88	@ 0x58
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b090      	sub	sp, #64	@ 0x40
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8005d98:	f107 0314 	add.w	r3, r7, #20
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	2100      	movs	r1, #0
 8005da0:	4618      	mov	r0, r3
 8005da2:	f001 f962 	bl	800706a <memset>
 8005da6:	2303      	movs	r3, #3
 8005da8:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	68b9      	ldr	r1, [r7, #8]
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f7ff fda8 	bl	800590c <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	1d19      	adds	r1, r3, #4
 8005dc0:	f107 0214 	add.w	r2, r7, #20
 8005dc4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005dc8:	9300      	str	r3, [sp, #0]
 8005dca:	460b      	mov	r3, r1
 8005dcc:	68f9      	ldr	r1, [r7, #12]
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f7ff fc0c 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	68ba      	ldr	r2, [r7, #8]
 8005dd8:	68f9      	ldr	r1, [r7, #12]
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f7ff fd7a 	bl	80058d4 <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	1d19      	adds	r1, r3, #4
 8005dea:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	460b      	mov	r3, r1
 8005df2:	68f9      	ldr	r1, [r7, #12]
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f7ff fbd2 	bl	800559e <uECC_vli_modAdd>
}
 8005dfa:	bf00      	nop
 8005dfc:	3738      	adds	r7, #56	@ 0x38
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 8005e04:	b480      	push	{r7}
 8005e06:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 8005e08:	4b02      	ldr	r3, [pc, #8]	@ (8005e14 <uECC_secp256r1+0x10>)
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr
 8005e14:	08007de4 	.word	0x08007de4

08005e18 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08c      	sub	sp, #48	@ 0x30
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 8005e22:	2208      	movs	r2, #8
 8005e24:	6839      	ldr	r1, [r7, #0]
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f7ff f933 	bl	8005092 <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	613b      	str	r3, [r7, #16]
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3c:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e42:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e48:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005e56:	f107 020c 	add.w	r2, r7, #12
 8005e5a:	f107 010c 	add.w	r1, r7, #12
 8005e5e:	f107 000c 	add.w	r0, r7, #12
 8005e62:	2308      	movs	r3, #8
 8005e64:	f7ff fa16 	bl	8005294 <uECC_vli_add>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005e6c:	f107 020c 	add.w	r2, r7, #12
 8005e70:	2308      	movs	r3, #8
 8005e72:	6879      	ldr	r1, [r7, #4]
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f7ff fa0d 	bl	8005294 <uECC_vli_add>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e7e:	4413      	add	r3, r2
 8005e80:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e86:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e8c:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e92:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e98:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005e9e:	f107 020c 	add.w	r2, r7, #12
 8005ea2:	f107 010c 	add.w	r1, r7, #12
 8005ea6:	f107 000c 	add.w	r0, r7, #12
 8005eaa:	2308      	movs	r3, #8
 8005eac:	f7ff f9f2 	bl	8005294 <uECC_vli_add>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb4:	4413      	add	r3, r2
 8005eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005eb8:	f107 020c 	add.w	r2, r7, #12
 8005ebc:	2308      	movs	r3, #8
 8005ebe:	6879      	ldr	r1, [r7, #4]
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7ff f9e7 	bl	8005294 <uECC_vli_add>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eca:	4413      	add	r3, r2
 8005ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed8:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ede:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	623b      	str	r3, [r7, #32]
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	61fb      	str	r3, [r7, #28]
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ef0:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005ef8:	f107 020c 	add.w	r2, r7, #12
 8005efc:	2308      	movs	r3, #8
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7ff f9c7 	bl	8005294 <uECC_vli_add>
 8005f06:	4602      	mov	r2, r0
 8005f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0a:	4413      	add	r3, r2
 8005f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f12:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f18:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f1e:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f24:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f2a:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f30:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f36:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	6a1b      	ldr	r3, [r3, #32]
 8005f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005f3e:	f107 020c 	add.w	r2, r7, #12
 8005f42:	2308      	movs	r3, #8
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7ff f9a4 	bl	8005294 <uECC_vli_add>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f50:	4413      	add	r3, r2
 8005f52:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f58:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5e:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f64:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005f66:	2300      	movs	r3, #0
 8005f68:	623b      	str	r3, [r7, #32]
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	61fb      	str	r3, [r7, #28]
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005f7e:	f107 020c 	add.w	r2, r7, #12
 8005f82:	2308      	movs	r3, #8
 8005f84:	6879      	ldr	r1, [r7, #4]
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7ff f933 	bl	80051f2 <uECC_vli_sub>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f90:	1a9b      	subs	r3, r3, r2
 8005f92:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f98:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f9e:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa4:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005faa:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 8005fac:	2300      	movs	r3, #0
 8005fae:	623b      	str	r3, [r7, #32]
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005fc0:	f107 020c 	add.w	r2, r7, #12
 8005fc4:	2308      	movs	r3, #8
 8005fc6:	6879      	ldr	r1, [r7, #4]
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f7ff f912 	bl	80051f2 <uECC_vli_sub>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd2:	1a9b      	subs	r3, r3, r2
 8005fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fda:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe6:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	6a1b      	ldr	r3, [r3, #32]
 8005fec:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff2:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff8:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006002:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8006004:	f107 020c 	add.w	r2, r7, #12
 8006008:	2308      	movs	r3, #8
 800600a:	6879      	ldr	r1, [r7, #4]
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f7ff f8f0 	bl	80051f2 <uECC_vli_sub>
 8006012:	4602      	mov	r2, r0
 8006014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006016:	1a9b      	subs	r3, r3, r2
 8006018:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601e:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006024:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 8006026:	2300      	movs	r3, #0
 8006028:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602e:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006034:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603a:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 800603c:	2300      	movs	r3, #0
 800603e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006044:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8006046:	f107 020c 	add.w	r2, r7, #12
 800604a:	2308      	movs	r3, #8
 800604c:	6879      	ldr	r1, [r7, #4]
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7ff f8cf 	bl	80051f2 <uECC_vli_sub>
 8006054:	4602      	mov	r2, r0
 8006056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006058:	1a9b      	subs	r3, r3, r2
 800605a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 800605c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605e:	2b00      	cmp	r3, #0
 8006060:	da17      	bge.n	8006092 <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8006062:	2308      	movs	r3, #8
 8006064:	4a12      	ldr	r2, [pc, #72]	@ (80060b0 <vli_mmod_fast_secp256r1+0x298>)
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f7ff f913 	bl	8005294 <uECC_vli_add>
 800606e:	4602      	mov	r2, r0
 8006070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006072:	4413      	add	r3, r2
 8006074:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 8006076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006078:	2b00      	cmp	r3, #0
 800607a:	dbf2      	blt.n	8006062 <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 800607c:	e014      	b.n	80060a8 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 800607e:	2308      	movs	r3, #8
 8006080:	4a0b      	ldr	r2, [pc, #44]	@ (80060b0 <vli_mmod_fast_secp256r1+0x298>)
 8006082:	6879      	ldr	r1, [r7, #4]
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f7ff f8b4 	bl	80051f2 <uECC_vli_sub>
 800608a:	4602      	mov	r2, r0
 800608c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800608e:	1a9b      	subs	r3, r3, r2
 8006090:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 8006092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1f2      	bne.n	800607e <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8006098:	2208      	movs	r2, #8
 800609a:	6879      	ldr	r1, [r7, #4]
 800609c:	4804      	ldr	r0, [pc, #16]	@ (80060b0 <vli_mmod_fast_secp256r1+0x298>)
 800609e:	f7ff f81f 	bl	80050e0 <uECC_vli_cmp_unsafe>
 80060a2:	4603      	mov	r3, r0
		while (carry || 
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d1ea      	bne.n	800607e <vli_mmod_fast_secp256r1+0x266>
}
 80060a8:	bf00      	nop
 80060aa:	3730      	adds	r7, #48	@ 0x30
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	08007de8 	.word	0x08007de8

080060b4 <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08c      	sub	sp, #48	@ 0x30
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
 80060c0:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 80060c2:	f107 0310 	add.w	r3, r7, #16
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	6879      	ldr	r1, [r7, #4]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7ff fc1e 	bl	800590c <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 80060d0:	f107 0210 	add.w	r2, r7, #16
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68f9      	ldr	r1, [r7, #12]
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f7ff fbfb 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 80060de:	f107 0110 	add.w	r1, r7, #16
 80060e2:	f107 0010 	add.w	r0, r7, #16
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	f7ff fbf3 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 80060ee:	f107 0210 	add.w	r2, r7, #16
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68b9      	ldr	r1, [r7, #8]
 80060f6:	68b8      	ldr	r0, [r7, #8]
 80060f8:	f7ff fbec 	bl	80058d4 <uECC_vli_modMult_fast>
}
 80060fc:	bf00      	nop
 80060fe:	3730      	adds	r7, #48	@ 0x30
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b090      	sub	sp, #64	@ 0x40
 8006108:	af02      	add	r7, sp, #8
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8006112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 800611a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800611c:	1d1a      	adds	r2, r3, #4
 800611e:	f107 0014 	add.w	r0, r7, #20
 8006122:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	4613      	mov	r3, r2
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	6879      	ldr	r1, [r7, #4]
 800612e:	f7ff fa5d 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 8006132:	f107 0114 	add.w	r1, r7, #20
 8006136:	f107 0314 	add.w	r3, r7, #20
 800613a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff fbe5 	bl	800590c <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 8006142:	f107 0214 	add.w	r2, r7, #20
 8006146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006148:	68f9      	ldr	r1, [r7, #12]
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f7ff fbc2 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8006150:	f107 0214 	add.w	r2, r7, #20
 8006154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006156:	6879      	ldr	r1, [r7, #4]
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff fbbb 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 800615e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006160:	1d1a      	adds	r2, r3, #4
 8006162:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006166:	9300      	str	r3, [sp, #0]
 8006168:	4613      	mov	r3, r2
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	6838      	ldr	r0, [r7, #0]
 8006170:	f7ff fa3c 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 8006174:	f107 0314 	add.w	r3, r7, #20
 8006178:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800617a:	6839      	ldr	r1, [r7, #0]
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff fbc5 	bl	800590c <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 8006182:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006184:	1d1a      	adds	r2, r3, #4
 8006186:	f107 0114 	add.w	r1, r7, #20
 800618a:	f107 0014 	add.w	r0, r7, #20
 800618e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	4613      	mov	r3, r2
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	f7ff fa28 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 800619c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800619e:	1d1a      	adds	r2, r3, #4
 80061a0:	f107 0114 	add.w	r1, r7, #20
 80061a4:	f107 0014 	add.w	r0, r7, #20
 80061a8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	4613      	mov	r3, r2
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	f7ff fa1b 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 80061b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061b8:	1d1a      	adds	r2, r3, #4
 80061ba:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	4613      	mov	r3, r2
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	6879      	ldr	r1, [r7, #4]
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff fa10 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 80061cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	68b9      	ldr	r1, [r7, #8]
 80061d2:	68b8      	ldr	r0, [r7, #8]
 80061d4:	f7ff fb7e 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 80061d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061da:	1d19      	adds	r1, r3, #4
 80061dc:	f107 0214 	add.w	r2, r7, #20
 80061e0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80061e4:	9300      	str	r3, [sp, #0]
 80061e6:	460b      	mov	r3, r1
 80061e8:	68f9      	ldr	r1, [r7, #12]
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7ff f9fe 	bl	80055ec <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 80061f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061f2:	687a      	ldr	r2, [r7, #4]
 80061f4:	6839      	ldr	r1, [r7, #0]
 80061f6:	6838      	ldr	r0, [r7, #0]
 80061f8:	f7ff fb6c 	bl	80058d4 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 80061fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061fe:	1d1a      	adds	r2, r3, #4
 8006200:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	4613      	mov	r3, r2
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	6839      	ldr	r1, [r7, #0]
 800620c:	6838      	ldr	r0, [r7, #0]
 800620e:	f7ff f9ed 	bl	80055ec <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 8006212:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 8006216:	f107 0314 	add.w	r3, r7, #20
 800621a:	4619      	mov	r1, r3
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f7fe ff38 	bl	8005092 <uECC_vli_set>
}
 8006222:	bf00      	nop
 8006224:	3738      	adds	r7, #56	@ 0x38
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b086      	sub	sp, #24
 800622e:	af00      	add	r7, sp, #0
 8006230:	60f8      	str	r0, [r7, #12]
 8006232:	60b9      	str	r1, [r7, #8]
 8006234:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	3303      	adds	r3, #3
 800623a:	2b00      	cmp	r3, #0
 800623c:	da00      	bge.n	8006240 <uECC_vli_bytesToNative+0x16>
 800623e:	3303      	adds	r3, #3
 8006240:	109b      	asrs	r3, r3, #2
 8006242:	b25b      	sxtb	r3, r3
 8006244:	4619      	mov	r1, r3
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f7fe fe5e 	bl	8004f08 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 800624c:	2300      	movs	r3, #0
 800624e:	75fb      	strb	r3, [r7, #23]
 8006250:	e021      	b.n	8006296 <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	1e5a      	subs	r2, r3, #1
 8006256:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f023 0303 	bic.w	r3, r3, #3
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	4413      	add	r3, r2
 8006268:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 800626a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	4413      	add	r3, r2
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	461a      	mov	r2, r3
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	f003 0303 	and.w	r3, r3, #3
 800627c:	00db      	lsls	r3, r3, #3
 800627e:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	f023 0303 	bic.w	r3, r3, #3
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	4403      	add	r3, r0
 800628a:	430a      	orrs	r2, r1
 800628c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 800628e:	7dfb      	ldrb	r3, [r7, #23]
 8006290:	3301      	adds	r3, #1
 8006292:	b2db      	uxtb	r3, r3
 8006294:	75fb      	strb	r3, [r7, #23]
 8006296:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	429a      	cmp	r2, r3
 800629e:	dcd8      	bgt.n	8006252 <uECC_vli_bytesToNative+0x28>
  	}
}
 80062a0:	bf00      	nop
 80062a2:	bf00      	nop
 80062a4:	3718      	adds	r7, #24
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b08a      	sub	sp, #40	@ 0x28
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	60f8      	str	r0, [r7, #12]
 80062b2:	60b9      	str	r1, [r7, #8]
 80062b4:	607a      	str	r2, [r7, #4]
 80062b6:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80062be:	3307      	adds	r3, #7
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	da00      	bge.n	80062c6 <bits2int+0x1c>
 80062c4:	3307      	adds	r3, #7
 80062c6:	10db      	asrs	r3, r3, #3
 80062c8:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80062d0:	331f      	adds	r3, #31
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	da00      	bge.n	80062d8 <bits2int+0x2e>
 80062d6:	331f      	adds	r3, #31
 80062d8:	115b      	asrs	r3, r3, #5
 80062da:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d901      	bls.n	80062e8 <bits2int+0x3e>
		bits_size = num_n_bytes;
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	b25b      	sxtb	r3, r3
 80062ec:	4619      	mov	r1, r3
 80062ee:	68f8      	ldr	r0, [r7, #12]
 80062f0:	f7fe fe0a 	bl	8004f08 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	461a      	mov	r2, r3
 80062f8:	68b9      	ldr	r1, [r7, #8]
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f7ff ff95 	bl	800622a <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	00db      	lsls	r3, r3, #3
 8006304:	683a      	ldr	r2, [r7, #0]
 8006306:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800630a:	4293      	cmp	r3, r2
 800630c:	d93a      	bls.n	8006384 <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8006318:	1a9b      	subs	r3, r3, r2
 800631a:	617b      	str	r3, [r7, #20]
	carry = 0;
 800631c:	2300      	movs	r3, #0
 800631e:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	4413      	add	r3, r2
 8006328:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 800632a:	e010      	b.n	800634e <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 800632c:	6a3b      	ldr	r3, [r7, #32]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	40da      	lsrs	r2, r3
 8006338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633a:	431a      	orrs	r2, r3
 800633c:	6a3b      	ldr	r3, [r7, #32]
 800633e:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f1c3 0320 	rsb	r3, r3, #32
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	fa02 f303 	lsl.w	r3, r2, r3
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	1f1a      	subs	r2, r3, #4
 8006352:	623a      	str	r2, [r7, #32]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	429a      	cmp	r2, r3
 8006358:	d3e8      	bcc.n	800632c <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	3324      	adds	r3, #36	@ 0x24
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	b252      	sxtb	r2, r2
 8006362:	68f9      	ldr	r1, [r7, #12]
 8006364:	4618      	mov	r0, r3
 8006366:	f7fe febb 	bl	80050e0 <uECC_vli_cmp_unsafe>
 800636a:	4603      	mov	r3, r0
 800636c:	2b01      	cmp	r3, #1
 800636e:	d00a      	beq.n	8006386 <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	b25b      	sxtb	r3, r3
 800637a:	68f9      	ldr	r1, [r7, #12]
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f7fe ff38 	bl	80051f2 <uECC_vli_sub>
 8006382:	e000      	b.n	8006386 <bits2int+0xdc>
		return;
 8006384:	bf00      	nop
	}
}
 8006386:	3728      	adds	r7, #40	@ 0x28
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	4603      	mov	r3, r0
 8006394:	460a      	mov	r2, r1
 8006396:	80fb      	strh	r3, [r7, #6]
 8006398:	4613      	mov	r3, r2
 800639a:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 800639c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80063a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80063a4:	4293      	cmp	r3, r2
 80063a6:	bfb8      	it	lt
 80063a8:	4613      	movlt	r3, r2
 80063aa:	b21b      	sxth	r3, r3
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 80063b8:	b590      	push	{r4, r7, lr}
 80063ba:	b0ff      	sub	sp, #508	@ 0x1fc
 80063bc:	af02      	add	r7, sp, #8
 80063be:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 80063c2:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 80063c6:	6020      	str	r0, [r4, #0]
 80063c8:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 80063cc:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 80063d0:	6001      	str	r1, [r0, #0]
 80063d2:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 80063d6:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 80063da:	600a      	str	r2, [r1, #0]
 80063dc:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 80063e0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80063e4:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 80063e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 80063f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80063f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80063f8:	331f      	adds	r3, #31
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	da00      	bge.n	8006400 <uECC_verify+0x48>
 80063fe:	331f      	adds	r3, #31
 8006400:	115b      	asrs	r3, r3, #5
 8006402:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 8006406:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 800640a:	3b01      	subs	r3, #1
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8006412:	443b      	add	r3, r7
 8006414:	2200      	movs	r2, #0
 8006416:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 800641a:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 800641e:	1e5a      	subs	r2, r3, #1
 8006420:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006424:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006428:	2100      	movs	r1, #0
 800642a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 800642e:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006432:	1e5a      	subs	r2, r3, #1
 8006434:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006438:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800643c:	2100      	movs	r1, #0
 800643e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8006442:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006446:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800644a:	461a      	mov	r2, r3
 800644c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006450:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006454:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8006458:	6819      	ldr	r1, [r3, #0]
 800645a:	f7ff fee6 	bl	800622a <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 800645e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006468:	18d0      	adds	r0, r2, r3
 800646a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800646e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006472:	461a      	mov	r2, r3
 8006474:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006478:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 8006480:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006484:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8006488:	461a      	mov	r2, r3
 800648a:	f7ff fece 	bl	800622a <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 800648e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006492:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006496:	461a      	mov	r2, r3
 8006498:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800649c:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80064a0:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80064a4:	6819      	ldr	r1, [r3, #0]
 80064a6:	f7ff fec0 	bl	800622a <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 80064aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80064b2:	461a      	mov	r2, r3
 80064b4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80064b8:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	1899      	adds	r1, r3, r2
 80064c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80064c8:	461a      	mov	r2, r3
 80064ca:	f107 0310 	add.w	r3, r7, #16
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7ff feab 	bl	800622a <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 80064d4:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80064d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064dc:	4611      	mov	r1, r2
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fe fd33 	bl	8004f4a <uECC_vli_isZero>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d10a      	bne.n	8006500 <uECC_verify+0x148>
 80064ea:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80064ee:	f107 0310 	add.w	r3, r7, #16
 80064f2:	4611      	mov	r1, r2
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7fe fd28 	bl	8004f4a <uECC_vli_isZero>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <uECC_verify+0x14c>
		return 0;
 8006500:	2300      	movs	r3, #0
 8006502:	e225      	b.n	8006950 <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8006504:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006508:	3324      	adds	r3, #36	@ 0x24
 800650a:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 800650e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8006512:	4618      	mov	r0, r3
 8006514:	f7fe fde4 	bl	80050e0 <uECC_vli_cmp_unsafe>
 8006518:	4603      	mov	r3, r0
 800651a:	2b01      	cmp	r3, #1
 800651c:	d10c      	bne.n	8006538 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 800651e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006522:	3324      	adds	r3, #36	@ 0x24
 8006524:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8006528:	f107 0110 	add.w	r1, r7, #16
 800652c:	4618      	mov	r0, r3
 800652e:	f7fe fdd7 	bl	80050e0 <uECC_vli_cmp_unsafe>
 8006532:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8006534:	2b01      	cmp	r3, #1
 8006536:	d001      	beq.n	800653c <uECC_verify+0x184>
		return 0;
 8006538:	2300      	movs	r3, #0
 800653a:	e209      	b.n	8006950 <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 800653c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006540:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8006544:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006548:	f107 0110 	add.w	r1, r7, #16
 800654c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006550:	f7ff fa24 	bl	800599c <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 8006554:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006558:	3b01      	subs	r3, #1
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8006560:	443b      	add	r3, r7
 8006562:	2200      	movs	r2, #0
 8006564:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 8006568:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800656c:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8006570:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006574:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8006578:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 800657c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006580:	6812      	ldr	r2, [r2, #0]
 8006582:	6809      	ldr	r1, [r1, #0]
 8006584:	f7ff fe91 	bl	80062aa <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8006588:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800658c:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006590:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006594:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8006598:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 800659c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	4623      	mov	r3, r4
 80065a4:	f7ff f97b 	bl	800589e <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 80065a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80065ac:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 80065b0:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80065b4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80065b8:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 80065bc:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	4623      	mov	r3, r4
 80065c4:	f7ff f96b 	bl	800589e <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 80065c8:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80065cc:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80065d0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7fe fd5c 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 80065da:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80065e4:	18d0      	adds	r0, r2, r3
 80065e6:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80065f0:	4413      	add	r3, r2
 80065f2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80065f6:	4619      	mov	r1, r3
 80065f8:	f7fe fd4b 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 80065fc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006600:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 8006604:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006608:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800660c:	4618      	mov	r0, r3
 800660e:	f7fe fd40 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 8006612:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006616:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 800661a:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	18d1      	adds	r1, r2, r3
 8006622:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006626:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800662a:	4618      	mov	r0, r3
 800662c:	f7fe fd31 	bl	8005092 <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8006630:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006634:	1d1c      	adds	r4, r3, #4
 8006636:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 800663a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800663e:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006642:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	4623      	mov	r3, r4
 800664a:	f7fe ffcf 	bl	80055ec <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 800664e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006658:	18d4      	adds	r4, r2, r3
 800665a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800665e:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006662:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006666:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	4623      	mov	r3, r4
 800666e:	f7ff fd49 	bl	8006104 <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8006672:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006676:	1d1a      	adds	r2, r3, #4
 8006678:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800667c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006680:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006684:	f7ff f98a 	bl	800599c <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8006688:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800668c:	009b      	lsls	r3, r3, #2
 800668e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006692:	18d1      	adds	r1, r2, r3
 8006694:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006698:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800669c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80066a0:	f7ff fd08 	bl	80060b4 <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 80066a4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80066a8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80066ac:	2200      	movs	r2, #0
 80066ae:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 80066b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80066b4:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 80066b8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80066bc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80066c0:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 80066c2:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80066c6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80066ca:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80066ce:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 80066d0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80066d4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80066d8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80066dc:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 80066de:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80066e2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80066e6:	4611      	mov	r1, r2
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7fe fc98 	bl	800501e <uECC_vli_numBits>
 80066ee:	4603      	mov	r3, r0
 80066f0:	461c      	mov	r4, r3
 80066f2:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80066f6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80066fa:	4611      	mov	r1, r2
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7fe fc8e 	bl	800501e <uECC_vli_numBits>
 8006702:	4603      	mov	r3, r0
 8006704:	4619      	mov	r1, r3
 8006706:	4620      	mov	r0, r4
 8006708:	f7ff fe40 	bl	800638c <smax>
 800670c:	4603      	mov	r3, r0
 800670e:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006712:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8006716:	3b01      	subs	r3, #1
 8006718:	b29b      	uxth	r3, r3
 800671a:	b21a      	sxth	r2, r3
 800671c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8006720:	4611      	mov	r1, r2
 8006722:	4618      	mov	r0, r3
 8006724:	f7fe fc3b 	bl	8004f9e <uECC_vli_testBit>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	bf14      	ite	ne
 800672e:	2301      	movne	r3, #1
 8006730:	2300      	moveq	r3, #0
 8006732:	b2db      	uxtb	r3, r3
 8006734:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8006736:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 800673a:	3b01      	subs	r3, #1
 800673c:	b29b      	uxth	r3, r3
 800673e:	b21a      	sxth	r2, r3
 8006740:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8006744:	4611      	mov	r1, r2
 8006746:	4618      	mov	r0, r3
 8006748:	f7fe fc29 	bl	8004f9e <uECC_vli_testBit>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <uECC_verify+0x39e>
 8006752:	2302      	movs	r3, #2
 8006754:	e000      	b.n	8006758 <uECC_verify+0x3a0>
 8006756:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006758:	ea43 0204 	orr.w	r2, r3, r4
 800675c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006760:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006768:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 800676c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006770:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006774:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8006778:	4618      	mov	r0, r3
 800677a:	f7fe fc8a 	bl	8005092 <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 800677e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8006788:	18d1      	adds	r1, r2, r3
 800678a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800678e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8006792:	4618      	mov	r0, r3
 8006794:	f7fe fc7d 	bl	8005092 <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8006798:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800679c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80067a0:	4611      	mov	r1, r2
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fe fbb0 	bl	8004f08 <uECC_vli_clear>
	z[0] = 1;
 80067a8:	2301      	movs	r3, #1
 80067aa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 80067ae:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 80067b2:	3b02      	subs	r3, #2
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 80067ba:	e087      	b.n	80068cc <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 80067bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80067c0:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 80067c4:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80067c8:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80067cc:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80067d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80067d4:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 80067d6:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 80067da:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80067de:	4611      	mov	r1, r2
 80067e0:	4618      	mov	r0, r3
 80067e2:	f7fe fbdc 	bl	8004f9e <uECC_vli_testBit>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	bf14      	ite	ne
 80067ec:	2301      	movne	r3, #1
 80067ee:	2300      	moveq	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	461c      	mov	r4, r3
 80067f4:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 80067f8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80067fc:	4611      	mov	r1, r2
 80067fe:	4618      	mov	r0, r3
 8006800:	f7fe fbcd 	bl	8004f9e <uECC_vli_testBit>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d001      	beq.n	800680e <uECC_verify+0x456>
 800680a:	2302      	movs	r3, #2
 800680c:	e000      	b.n	8006810 <uECC_verify+0x458>
 800680e:	2300      	movs	r3, #0
 8006810:	4323      	orrs	r3, r4
 8006812:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 8006816:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800681a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800681e:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8006822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006826:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 800682a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800682e:	2b00      	cmp	r3, #0
 8006830:	d046      	beq.n	80068c0 <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 8006832:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006836:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800683a:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 800683e:	4618      	mov	r0, r3
 8006840:	f7fe fc27 	bl	8005092 <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 8006844:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 800684e:	18d1      	adds	r1, r2, r3
 8006850:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006854:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8006858:	4618      	mov	r0, r3
 800685a:	f7fe fc1a 	bl	8005092 <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 800685e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006862:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006866:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 800686a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800686e:	f7ff fc21 	bl	80060b4 <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8006872:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006876:	1d1c      	adds	r4, r3, #4
 8006878:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 800687c:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006880:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 8006884:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	4623      	mov	r3, r4
 800688c:	f7fe feae 	bl	80055ec <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8006890:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 8006894:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8006898:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800689c:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 80068a0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068a4:	9300      	str	r3, [sp, #0]
 80068a6:	4623      	mov	r3, r4
 80068a8:	f7ff fc2c 	bl	8006104 <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 80068ac:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80068b0:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80068b4:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80068b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068bc:	f7ff f80a 	bl	80058d4 <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 80068c0:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 80068cc:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f6bf af73 	bge.w	80067bc <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 80068d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068da:	1d1a      	adds	r2, r3, #4
 80068dc:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80068e0:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80068e4:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80068e8:	f7ff f858 	bl	800599c <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 80068ec:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80068f0:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80068f4:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80068f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80068fc:	f7ff fbda 	bl	80060b4 <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 8006900:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006904:	3324      	adds	r3, #36	@ 0x24
 8006906:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 800690a:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fbe6 	bl	80050e0 <uECC_vli_cmp_unsafe>
 8006914:	4603      	mov	r3, r0
 8006916:	2b01      	cmp	r3, #1
 8006918:	d00b      	beq.n	8006932 <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 800691a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800691e:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8006922:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006926:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 800692a:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 800692e:	f7fe fc60 	bl	80051f2 <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 8006932:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006936:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800693a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800693e:	4618      	mov	r0, r3
 8006940:	f7fe fc0a 	bl	8005158 <uECC_vli_equal>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	bf0c      	ite	eq
 800694a:	2301      	moveq	r3, #1
 800694c:	2300      	movne	r3, #0
 800694e:	b2db      	uxtb	r3, r3
}
 8006950:	4618      	mov	r0, r3
 8006952:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 8006956:	46bd      	mov	sp, r7
 8006958:	bd90      	pop	{r4, r7, pc}
	...

0800695c <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 800696a:	2300      	movs	r3, #0
 800696c:	e01d      	b.n	80069aa <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 800696e:	2270      	movs	r2, #112	@ 0x70
 8006970:	2100      	movs	r1, #0
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fb49 	bl	800700a <_set>
	s->iv[0] = 0x6a09e667;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a0e      	ldr	r2, [pc, #56]	@ (80069b4 <tc_sha256_init+0x58>)
 800697c:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a0d      	ldr	r2, [pc, #52]	@ (80069b8 <tc_sha256_init+0x5c>)
 8006982:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a0d      	ldr	r2, [pc, #52]	@ (80069bc <tc_sha256_init+0x60>)
 8006988:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a0c      	ldr	r2, [pc, #48]	@ (80069c0 <tc_sha256_init+0x64>)
 800698e:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a0c      	ldr	r2, [pc, #48]	@ (80069c4 <tc_sha256_init+0x68>)
 8006994:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4a0b      	ldr	r2, [pc, #44]	@ (80069c8 <tc_sha256_init+0x6c>)
 800699a:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a0b      	ldr	r2, [pc, #44]	@ (80069cc <tc_sha256_init+0x70>)
 80069a0:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a0a      	ldr	r2, [pc, #40]	@ (80069d0 <tc_sha256_init+0x74>)
 80069a6:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 80069a8:	2301      	movs	r3, #1
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3708      	adds	r7, #8
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	6a09e667 	.word	0x6a09e667
 80069b8:	bb67ae85 	.word	0xbb67ae85
 80069bc:	3c6ef372 	.word	0x3c6ef372
 80069c0:	a54ff53a 	.word	0xa54ff53a
 80069c4:	510e527f 	.word	0x510e527f
 80069c8:	9b05688c 	.word	0x9b05688c
 80069cc:	1f83d9ab 	.word	0x1f83d9ab
 80069d0:	5be0cd19 	.word	0x5be0cd19

080069d4 <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 80069d4:	b5b0      	push	{r4, r5, r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <tc_sha256_update+0x18>
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d101      	bne.n	80069f0 <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 80069ec:	2300      	movs	r3, #0
 80069ee:	e030      	b.n	8006a52 <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d127      	bne.n	8006a46 <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e02b      	b.n	8006a52 <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	1c53      	adds	r3, r2, #1
 80069fe:	60bb      	str	r3, [r7, #8]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a04:	1c58      	adds	r0, r3, #1
 8006a06:	68f9      	ldr	r1, [r7, #12]
 8006a08:	6688      	str	r0, [r1, #104]	@ 0x68
 8006a0a:	7811      	ldrb	r1, [r2, #0]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	4413      	add	r3, r2
 8006a10:	460a      	mov	r2, r1
 8006a12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a1c:	d913      	bls.n	8006a46 <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	3328      	adds	r3, #40	@ 0x28
 8006a24:	4619      	mov	r1, r3
 8006a26:	4610      	mov	r0, r2
 8006a28:	f000 f94e 	bl	8006cc8 <compress>
			s->leftover_offset = 0;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a38:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 8006a3c:	f143 0500 	adc.w	r5, r3, #0
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	1e5a      	subs	r2, r3, #1
 8006a4a:	607a      	str	r2, [r7, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1d4      	bne.n	80069fa <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 8006a50:	2301      	movs	r3, #1
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bdb0      	pop	{r4, r5, r7, pc}

08006a5a <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 8006a5a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d002      	beq.n	8006a72 <tc_sha256_final+0x18>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 8006a72:	2300      	movs	r3, #0
 8006a74:	e0e1      	b.n	8006c3a <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a7c:	6839      	ldr	r1, [r7, #0]
 8006a7e:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006a80:	00c9      	lsls	r1, r1, #3
 8006a82:	2000      	movs	r0, #0
 8006a84:	460c      	mov	r4, r1
 8006a86:	4605      	mov	r5, r0
 8006a88:	eb12 0804 	adds.w	r8, r2, r4
 8006a8c:	eb43 0905 	adc.w	r9, r3, r5
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a9a:	1c59      	adds	r1, r3, #1
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	6691      	str	r1, [r2, #104]	@ 0x68
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	2280      	movs	r2, #128	@ 0x80
 8006aa6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006aae:	2b38      	cmp	r3, #56	@ 0x38
 8006ab0:	d917      	bls.n	8006ae2 <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006abc:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 8006ac2:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	2100      	movs	r1, #0
 8006aca:	f000 fa9e 	bl	800700a <_set>
		compress(s->iv, s->leftover);
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	3328      	adds	r3, #40	@ 0x28
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	4610      	mov	r0, r2
 8006ad8:	f000 f8f6 	bl	8006cc8 <compress>
		s->leftover_offset = 0;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006aec:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 8006af2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006af6:	461a      	mov	r2, r3
 8006af8:	2100      	movs	r1, #0
 8006afa:	f000 fa86 	bl	800700a <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b04:	b2d2      	uxtb	r2, r2
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b12:	f04f 0200 	mov.w	r2, #0
 8006b16:	f04f 0300 	mov.w	r3, #0
 8006b1a:	0a02      	lsrs	r2, r0, #8
 8006b1c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006b20:	0a0b      	lsrs	r3, r1, #8
 8006b22:	b2d2      	uxtb	r2, r2
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	0c02      	lsrs	r2, r0, #16
 8006b3a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006b3e:	0c0b      	lsrs	r3, r1, #16
 8006b40:	b2d2      	uxtb	r2, r2
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	f04f 0300 	mov.w	r3, #0
 8006b56:	0e02      	lsrs	r2, r0, #24
 8006b58:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006b5c:	0e0b      	lsrs	r3, r1, #24
 8006b5e:	b2d2      	uxtb	r2, r2
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b6c:	f04f 0200 	mov.w	r2, #0
 8006b70:	f04f 0300 	mov.w	r3, #0
 8006b74:	000a      	movs	r2, r1
 8006b76:	2300      	movs	r3, #0
 8006b78:	b2d2      	uxtb	r2, r2
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006b86:	f04f 0200 	mov.w	r2, #0
 8006b8a:	f04f 0300 	mov.w	r3, #0
 8006b8e:	0a0a      	lsrs	r2, r1, #8
 8006b90:	2300      	movs	r3, #0
 8006b92:	b2d2      	uxtb	r2, r2
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	f04f 0300 	mov.w	r3, #0
 8006ba8:	0c0a      	lsrs	r2, r1, #16
 8006baa:	2300      	movs	r3, #0
 8006bac:	b2d2      	uxtb	r2, r2
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006bba:	f04f 0200 	mov.w	r2, #0
 8006bbe:	f04f 0300 	mov.w	r3, #0
 8006bc2:	0e0a      	lsrs	r2, r1, #24
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	b2d2      	uxtb	r2, r2
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 8006bce:	683a      	ldr	r2, [r7, #0]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	3328      	adds	r3, #40	@ 0x28
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	4610      	mov	r0, r2
 8006bd8:	f000 f876 	bl	8006cc8 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006bdc:	2300      	movs	r3, #0
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	e022      	b.n	8006c28 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	68fa      	ldr	r2, [r7, #12]
 8006be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bea:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	0e19      	lsrs	r1, r3, #24
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	607a      	str	r2, [r7, #4]
 8006bf6:	b2ca      	uxtb	r2, r1
 8006bf8:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	0c19      	lsrs	r1, r3, #16
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	1c5a      	adds	r2, r3, #1
 8006c02:	607a      	str	r2, [r7, #4]
 8006c04:	b2ca      	uxtb	r2, r1
 8006c06:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	0a19      	lsrs	r1, r3, #8
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	607a      	str	r2, [r7, #4]
 8006c12:	b2ca      	uxtb	r2, r1
 8006c14:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	b2d2      	uxtb	r2, r2
 8006c20:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3301      	adds	r3, #1
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2b07      	cmp	r3, #7
 8006c2c:	d9d9      	bls.n	8006be2 <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 8006c2e:	2270      	movs	r2, #112	@ 0x70
 8006c30:	2100      	movs	r1, #0
 8006c32:	6838      	ldr	r0, [r7, #0]
 8006c34:	f000 f9e9 	bl	800700a <_set>

	return TC_CRYPTO_SUCCESS;
 8006c38:	2301      	movs	r3, #1
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08006c44 <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	fa62 f303 	ror.w	r3, r2, r3
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr

08006c62 <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 8006c62:	b480      	push	{r7}
 8006c64:	b085      	sub	sp, #20
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	1c59      	adds	r1, r3, #1
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	6011      	str	r1, [r2, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	061b      	lsls	r3, r3, #24
 8006c7c:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	1c59      	adds	r1, r3, #1
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	6011      	str	r1, [r2, #0]
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	041b      	lsls	r3, r3, #16
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	1c59      	adds	r1, r3, #1
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6011      	str	r1, [r2, #0]
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	021b      	lsls	r3, r3, #8
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	1c59      	adds	r1, r3, #1
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	6011      	str	r1, [r2, #0]
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
	return n;
 8006cba:	68fb      	ldr	r3, [r7, #12]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 8006cc8:	b590      	push	{r4, r7, lr}
 8006cca:	b0a1      	sub	sp, #132	@ 0x84
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	695b      	ldr	r3, [r3, #20]
 8006cf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 8006d02:	2300      	movs	r3, #0
 8006d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d06:	e06b      	b.n	8006de0 <compress+0x118>
		n = BigEndian(&data);
 8006d08:	463b      	mov	r3, r7
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7ff ffa9 	bl	8006c62 <BigEndian>
 8006d10:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 8006d12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	3380      	adds	r3, #128	@ 0x80
 8006d18:	443b      	add	r3, r7
 8006d1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d1c:	f843 2c78 	str.w	r2, [r3, #-120]
 8006d20:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	3380      	adds	r3, #128	@ 0x80
 8006d26:	443b      	add	r3, r7
 8006d28:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006d2c:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006d2e:	2106      	movs	r1, #6
 8006d30:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d32:	f7ff ff87 	bl	8006c44 <ROTR>
 8006d36:	4604      	mov	r4, r0
 8006d38:	210b      	movs	r1, #11
 8006d3a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d3c:	f7ff ff82 	bl	8006c44 <ROTR>
 8006d40:	4603      	mov	r3, r0
 8006d42:	405c      	eors	r4, r3
 8006d44:	2119      	movs	r1, #25
 8006d46:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d48:	f7ff ff7c 	bl	8006c44 <ROTR>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	ea84 0203 	eor.w	r2, r4, r3
 8006d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d54:	441a      	add	r2, r3
 8006d56:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006d58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d5a:	4019      	ands	r1, r3
 8006d5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d5e:	43d8      	mvns	r0, r3
 8006d60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d62:	4003      	ands	r3, r0
 8006d64:	404b      	eors	r3, r1
 8006d66:	441a      	add	r2, r3
 8006d68:	499b      	ldr	r1, [pc, #620]	@ (8006fd8 <compress+0x310>)
 8006d6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d6c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006d70:	4413      	add	r3, r2
 8006d72:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d74:	4413      	add	r3, r2
 8006d76:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006d78:	2102      	movs	r1, #2
 8006d7a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006d7c:	f7ff ff62 	bl	8006c44 <ROTR>
 8006d80:	4604      	mov	r4, r0
 8006d82:	210d      	movs	r1, #13
 8006d84:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006d86:	f7ff ff5d 	bl	8006c44 <ROTR>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	405c      	eors	r4, r3
 8006d8e:	2116      	movs	r1, #22
 8006d90:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006d92:	f7ff ff57 	bl	8006c44 <ROTR>
 8006d96:	4603      	mov	r3, r0
 8006d98:	ea84 0203 	eor.w	r2, r4, r3
 8006d9c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006d9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006da0:	4059      	eors	r1, r3
 8006da2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006da4:	4019      	ands	r1, r3
 8006da6:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006da8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006daa:	4003      	ands	r3, r0
 8006dac:	404b      	eors	r3, r1
 8006dae:	4413      	add	r3, r2
 8006db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006db2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006db6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006db8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dbe:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006dc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dc2:	4413      	add	r3, r2
 8006dc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006dc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006dc8:	673b      	str	r3, [r7, #112]	@ 0x70
 8006dca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dcc:	677b      	str	r3, [r7, #116]	@ 0x74
 8006dce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006dd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dd2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006dd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dd6:	4413      	add	r3, r2
 8006dd8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 8006dda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ddc:	3301      	adds	r3, #1
 8006dde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006de0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006de2:	2b0f      	cmp	r3, #15
 8006de4:	d990      	bls.n	8006d08 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 8006de6:	e0b0      	b.n	8006f4a <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 8006de8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006dea:	3301      	adds	r3, #1
 8006dec:	f003 030f 	and.w	r3, r3, #15
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	3380      	adds	r3, #128	@ 0x80
 8006df4:	443b      	add	r3, r7
 8006df6:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006dfa:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 8006dfc:	2107      	movs	r1, #7
 8006dfe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006e00:	f7ff ff20 	bl	8006c44 <ROTR>
 8006e04:	4604      	mov	r4, r0
 8006e06:	2112      	movs	r1, #18
 8006e08:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006e0a:	f7ff ff1b 	bl	8006c44 <ROTR>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	ea84 0203 	eor.w	r2, r4, r3
 8006e14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e16:	08db      	lsrs	r3, r3, #3
 8006e18:	4053      	eors	r3, r2
 8006e1a:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 8006e1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e1e:	330e      	adds	r3, #14
 8006e20:	f003 030f 	and.w	r3, r3, #15
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	3380      	adds	r3, #128	@ 0x80
 8006e28:	443b      	add	r3, r7
 8006e2a:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006e2e:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 8006e30:	2111      	movs	r1, #17
 8006e32:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006e34:	f7ff ff06 	bl	8006c44 <ROTR>
 8006e38:	4604      	mov	r4, r0
 8006e3a:	2113      	movs	r1, #19
 8006e3c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006e3e:	f7ff ff01 	bl	8006c44 <ROTR>
 8006e42:	4603      	mov	r3, r0
 8006e44:	ea84 0203 	eor.w	r2, r4, r3
 8006e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e4a:	0a9b      	lsrs	r3, r3, #10
 8006e4c:	4053      	eors	r3, r2
 8006e4e:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8006e50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e52:	f003 030f 	and.w	r3, r3, #15
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	3380      	adds	r3, #128	@ 0x80
 8006e5a:	443b      	add	r3, r7
 8006e5c:	f853 1c78 	ldr.w	r1, [r3, #-120]
 8006e60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e64:	441a      	add	r2, r3
 8006e66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e68:	3309      	adds	r3, #9
 8006e6a:	f003 030f 	and.w	r3, r3, #15
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	3380      	adds	r3, #128	@ 0x80
 8006e72:	443b      	add	r3, r7
 8006e74:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006e78:	4413      	add	r3, r2
 8006e7a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e7c:	f002 020f 	and.w	r2, r2, #15
 8006e80:	4419      	add	r1, r3
 8006e82:	0093      	lsls	r3, r2, #2
 8006e84:	3380      	adds	r3, #128	@ 0x80
 8006e86:	443b      	add	r3, r7
 8006e88:	f843 1c78 	str.w	r1, [r3, #-120]
 8006e8c:	0093      	lsls	r3, r2, #2
 8006e8e:	3380      	adds	r3, #128	@ 0x80
 8006e90:	443b      	add	r3, r7
 8006e92:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006e96:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006e98:	2106      	movs	r1, #6
 8006e9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e9c:	f7ff fed2 	bl	8006c44 <ROTR>
 8006ea0:	4604      	mov	r4, r0
 8006ea2:	210b      	movs	r1, #11
 8006ea4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ea6:	f7ff fecd 	bl	8006c44 <ROTR>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	405c      	eors	r4, r3
 8006eae:	2119      	movs	r1, #25
 8006eb0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006eb2:	f7ff fec7 	bl	8006c44 <ROTR>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	ea84 0203 	eor.w	r2, r4, r3
 8006ebc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ebe:	441a      	add	r2, r3
 8006ec0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006ec2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ec4:	4019      	ands	r1, r3
 8006ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec8:	43d8      	mvns	r0, r3
 8006eca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ecc:	4003      	ands	r3, r0
 8006ece:	404b      	eors	r3, r1
 8006ed0:	441a      	add	r2, r3
 8006ed2:	4941      	ldr	r1, [pc, #260]	@ (8006fd8 <compress+0x310>)
 8006ed4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ed6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006eda:	4413      	add	r3, r2
 8006edc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ede:	4413      	add	r3, r2
 8006ee0:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006ee2:	2102      	movs	r1, #2
 8006ee4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006ee6:	f7ff fead 	bl	8006c44 <ROTR>
 8006eea:	4604      	mov	r4, r0
 8006eec:	210d      	movs	r1, #13
 8006eee:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006ef0:	f7ff fea8 	bl	8006c44 <ROTR>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	405c      	eors	r4, r3
 8006ef8:	2116      	movs	r1, #22
 8006efa:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006efc:	f7ff fea2 	bl	8006c44 <ROTR>
 8006f00:	4603      	mov	r3, r0
 8006f02:	ea84 0203 	eor.w	r2, r4, r3
 8006f06:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006f08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f0a:	4059      	eors	r1, r3
 8006f0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f0e:	4019      	ands	r1, r3
 8006f10:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006f12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f14:	4003      	ands	r3, r0
 8006f16:	404b      	eors	r3, r1
 8006f18:	4413      	add	r3, r2
 8006f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006f1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f22:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f26:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f28:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006f2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f2c:	4413      	add	r3, r2
 8006f2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006f30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f32:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f36:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f3a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f3c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f40:	4413      	add	r3, r2
 8006f42:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 8006f44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f46:	3301      	adds	r3, #1
 8006f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8006f4e:	f67f af4b 	bls.w	8006de8 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f58:	441a      	add	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	601a      	str	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	3304      	adds	r3, #4
 8006f62:	6819      	ldr	r1, [r3, #0]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	3304      	adds	r3, #4
 8006f68:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006f6a:	440a      	add	r2, r1
 8006f6c:	601a      	str	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	3308      	adds	r3, #8
 8006f72:	6819      	ldr	r1, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	3308      	adds	r3, #8
 8006f78:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006f7a:	440a      	add	r2, r1
 8006f7c:	601a      	str	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	330c      	adds	r3, #12
 8006f82:	6819      	ldr	r1, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	330c      	adds	r3, #12
 8006f88:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006f8a:	440a      	add	r2, r1
 8006f8c:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	3310      	adds	r3, #16
 8006f92:	6819      	ldr	r1, [r3, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	3310      	adds	r3, #16
 8006f98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006f9a:	440a      	add	r2, r1
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	3314      	adds	r3, #20
 8006fa2:	6819      	ldr	r1, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	3314      	adds	r3, #20
 8006fa8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006faa:	440a      	add	r2, r1
 8006fac:	601a      	str	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	3318      	adds	r3, #24
 8006fb2:	6819      	ldr	r1, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3318      	adds	r3, #24
 8006fb8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006fba:	440a      	add	r2, r1
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	331c      	adds	r3, #28
 8006fc2:	6819      	ldr	r1, [r3, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	331c      	adds	r3, #28
 8006fc8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006fca:	440a      	add	r2, r1
 8006fcc:	601a      	str	r2, [r3, #0]
}
 8006fce:	bf00      	nop
 8006fd0:	3784      	adds	r7, #132	@ 0x84
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd90      	pop	{r4, r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	08007e94 	.word	0x08007e94

08006fdc <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	60b9      	str	r1, [r7, #8]
 8006fe6:	607a      	str	r2, [r7, #4]
 8006fe8:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d806      	bhi.n	8007000 <_copy+0x24>
		(void)memcpy(to, from, from_len);
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	6879      	ldr	r1, [r7, #4]
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 f864 	bl	80070c4 <memcpy>
		return from_len;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	e000      	b.n	8007002 <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 8007000:	2300      	movs	r3, #0
	}
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b084      	sub	sp, #16
 800700e:	af00      	add	r7, sp, #0
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	460b      	mov	r3, r1
 8007014:	607a      	str	r2, [r7, #4]
 8007016:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 8007018:	7afb      	ldrb	r3, [r7, #11]
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	4619      	mov	r1, r3
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f000 f823 	bl	800706a <memset>
}
 8007024:	bf00      	nop
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	4603      	mov	r3, r0
 8007034:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 8007036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800703a:	005b      	lsls	r3, r3, #1
 800703c:	b25a      	sxtb	r2, r3
 800703e:	79fb      	ldrb	r3, [r7, #7]
 8007040:	09db      	lsrs	r3, r3, #7
 8007042:	b2db      	uxtb	r3, r3
 8007044:	b25b      	sxtb	r3, r3
 8007046:	4619      	mov	r1, r3
 8007048:	0049      	lsls	r1, r1, #1
 800704a:	440b      	add	r3, r1
 800704c:	4619      	mov	r1, r3
 800704e:	00c8      	lsls	r0, r1, #3
 8007050:	4619      	mov	r1, r3
 8007052:	4603      	mov	r3, r0
 8007054:	440b      	add	r3, r1
 8007056:	b25b      	sxtb	r3, r3
 8007058:	4053      	eors	r3, r2
 800705a:	b25b      	sxtb	r3, r3
 800705c:	b2db      	uxtb	r3, r3
}
 800705e:	4618      	mov	r0, r3
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <memset>:
 800706a:	4402      	add	r2, r0
 800706c:	4603      	mov	r3, r0
 800706e:	4293      	cmp	r3, r2
 8007070:	d100      	bne.n	8007074 <memset+0xa>
 8007072:	4770      	bx	lr
 8007074:	f803 1b01 	strb.w	r1, [r3], #1
 8007078:	e7f9      	b.n	800706e <memset+0x4>
	...

0800707c <__libc_init_array>:
 800707c:	b570      	push	{r4, r5, r6, lr}
 800707e:	4d0d      	ldr	r5, [pc, #52]	@ (80070b4 <__libc_init_array+0x38>)
 8007080:	4c0d      	ldr	r4, [pc, #52]	@ (80070b8 <__libc_init_array+0x3c>)
 8007082:	1b64      	subs	r4, r4, r5
 8007084:	10a4      	asrs	r4, r4, #2
 8007086:	2600      	movs	r6, #0
 8007088:	42a6      	cmp	r6, r4
 800708a:	d109      	bne.n	80070a0 <__libc_init_array+0x24>
 800708c:	4d0b      	ldr	r5, [pc, #44]	@ (80070bc <__libc_init_array+0x40>)
 800708e:	4c0c      	ldr	r4, [pc, #48]	@ (80070c0 <__libc_init_array+0x44>)
 8007090:	f000 f826 	bl	80070e0 <_init>
 8007094:	1b64      	subs	r4, r4, r5
 8007096:	10a4      	asrs	r4, r4, #2
 8007098:	2600      	movs	r6, #0
 800709a:	42a6      	cmp	r6, r4
 800709c:	d105      	bne.n	80070aa <__libc_init_array+0x2e>
 800709e:	bd70      	pop	{r4, r5, r6, pc}
 80070a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80070a4:	4798      	blx	r3
 80070a6:	3601      	adds	r6, #1
 80070a8:	e7ee      	b.n	8007088 <__libc_init_array+0xc>
 80070aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80070ae:	4798      	blx	r3
 80070b0:	3601      	adds	r6, #1
 80070b2:	e7f2      	b.n	800709a <__libc_init_array+0x1e>
 80070b4:	08007f9c 	.word	0x08007f9c
 80070b8:	08007f9c 	.word	0x08007f9c
 80070bc:	08007f9c 	.word	0x08007f9c
 80070c0:	08007fa0 	.word	0x08007fa0

080070c4 <memcpy>:
 80070c4:	440a      	add	r2, r1
 80070c6:	4291      	cmp	r1, r2
 80070c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80070cc:	d100      	bne.n	80070d0 <memcpy+0xc>
 80070ce:	4770      	bx	lr
 80070d0:	b510      	push	{r4, lr}
 80070d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070da:	4291      	cmp	r1, r2
 80070dc:	d1f9      	bne.n	80070d2 <memcpy+0xe>
 80070de:	bd10      	pop	{r4, pc}

080070e0 <_init>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	bf00      	nop
 80070e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e6:	bc08      	pop	{r3}
 80070e8:	469e      	mov	lr, r3
 80070ea:	4770      	bx	lr

080070ec <_fini>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	bf00      	nop
 80070f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f2:	bc08      	pop	{r3}
 80070f4:	469e      	mov	lr, r3
 80070f6:	4770      	bx	lr
