{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672368536753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672368536770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 10:48:54 2022 " "Processing started: Fri Dec 30 10:48:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672368536770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368536770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368536770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672368538056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672368538056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 FinalProjectPart2.v(191) " "Verilog HDL Expression warning at FinalProjectPart2.v(191): truncated literal to match 2 bits" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1672368552288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectpart2.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectpart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectPart2 " "Found entity 1: FinalProjectPart2" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputnumber " "Found entity 1: inputnumber" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dot_matrix " "Found entity 1: clk_div_dot_matrix" {  } { { "clk_div_dot_matrix.v" "" { Text "C:/Verilog/FinalProject/clk_div_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file absevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABSevenDisplay " "Found entity 1: ABSevenDisplay" {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file numbersevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumberSevenDisplay " "Found entity 1: NumberSevenDisplay" {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672368552335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(33) " "Verilog HDL Instantiation warning at FinalProject.v(33): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672368552335 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(36) " "Verilog HDL Instantiation warning at FinalProject.v(36): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672368552335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672368552419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputnumber inputnumber:inNum " "Elaborating entity \"inputnumber\" for hierarchy \"inputnumber:inNum\"" {  } { { "FinalProject.v" "inNum" { Text "C:/Verilog/FinalProject/FinalProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputnumber.v(24) " "Verilog HDL assignment warning at inputnumber.v(24): truncated value with size 32 to match size of target (5)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputnumber.v(20) " "Verilog HDL assignment warning at inputnumber.v(20): truncated value with size 32 to match size of target (5)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputnumber.v(34) " "Verilog HDL assignment warning at inputnumber.v(34): truncated value with size 32 to match size of target (5)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "checknum inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"checknum\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushed inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"pushed\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"test\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nonerror inputnumber.v(13) " "Verilog HDL Always Construct warning at inputnumber.v(13): inferring latch(es) for variable \"nonerror\", which holds its previous value in one or more paths through the always construct" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nonerror inputnumber.v(60) " "Inferred latch for \"nonerror\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushed inputnumber.v(60) " "Inferred latch for \"pushed\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] inputnumber.v(60) " "Inferred latch for \"num\[0\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] inputnumber.v(60) " "Inferred latch for \"num\[1\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] inputnumber.v(60) " "Inferred latch for \"num\[2\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] inputnumber.v(60) " "Inferred latch for \"num\[3\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[4\] inputnumber.v(60) " "Inferred latch for \"num\[4\]\" at inputnumber.v(60)" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|inputnumber:inNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProjectPart2 FinalProjectPart2:FP2 " "Elaborating entity \"FinalProjectPart2\" for hierarchy \"FinalProjectPart2:FP2\"" {  } { { "FinalProject.v" "FP2" { Text "C:/Verilog/FinalProject/FinalProject.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FinalProjectPart2.v(34) " "Verilog HDL assignment warning at FinalProjectPart2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer FinalProjectPart2.v(28) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(28): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lockAns FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"lockAns\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(69) " "Verilog HDL Case Statement information at FinalProjectPart2.v(69): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(94) " "Verilog HDL Case Statement information at FinalProjectPart2.v(94): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(129) " "Verilog HDL Case Statement information at FinalProjectPart2.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[0\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[0\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[1\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[1\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[2\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[2\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[3\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[3\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lockAns FinalProjectPart2.v(37) " "Inferred latch for \"lockAns\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[0\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[1\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[2\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[3\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[4\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[5\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[6\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[7\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[8\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[9\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[10\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[11\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[12\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[13\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[14\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[15\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368552519 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_dot_matrix clk_div_dot_matrix:div_clk " "Elaborating entity \"clk_div_dot_matrix\" for hierarchy \"clk_div_dot_matrix:div_clk\"" {  } { { "FinalProject.v" "div_clk" { Text "C:/Verilog/FinalProject/FinalProject.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368552535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:dot\"" {  } { { "FinalProject.v" "dot" { Text "C:/Verilog/FinalProject/FinalProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368552535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixDisplay.v(52) " "Verilog HDL assignment warning at DotMatrixDisplay.v(52): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672368552535 "|FinalProject|DotMatrixDisplay:dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSevenDisplay ABSevenDisplay:comb_3 " "Elaborating entity \"ABSevenDisplay\" for hierarchy \"ABSevenDisplay:comb_3\"" {  } { { "FinalProject.v" "comb_3" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368552535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberSevenDisplay NumberSevenDisplay:comb_4 " "Elaborating entity \"NumberSevenDisplay\" for hierarchy \"NumberSevenDisplay:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368552551 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672368553406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seven0\[6\] VCC " "Pin \"Seven0\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[0\] VCC " "Pin \"Seven1\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[1\] VCC " "Pin \"Seven1\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[2\] VCC " "Pin \"Seven1\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[3\] VCC " "Pin \"Seven1\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[4\] VCC " "Pin \"Seven1\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[5\] VCC " "Pin \"Seven1\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven1\[6\] VCC " "Pin \"Seven1\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[0\] VCC " "Pin \"Seven2\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[1\] VCC " "Pin \"Seven2\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[2\] VCC " "Pin \"Seven2\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[3\] VCC " "Pin \"Seven2\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[4\] VCC " "Pin \"Seven2\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[5\] VCC " "Pin \"Seven2\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven2\[6\] VCC " "Pin \"Seven2\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[0\] VCC " "Pin \"Seven3\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[1\] VCC " "Pin \"Seven3\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[2\] VCC " "Pin \"Seven3\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[3\] VCC " "Pin \"Seven3\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[4\] VCC " "Pin \"Seven3\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[5\] VCC " "Pin \"Seven3\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven3\[6\] VCC " "Pin \"Seven3\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672368553453 "|FinalProject|Seven3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672368553453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672368553591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672368553962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672368554195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672368554195 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672368554264 "|FinalProject|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672368554264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672368554264 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672368554264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672368554264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672368554264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672368554290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 10:49:14 2022 " "Processing ended: Fri Dec 30 10:49:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672368554290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672368554290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672368554290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672368554290 ""}
