// Seed: 1947158245
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri1 id_3,
    input uwire id_4,
    output wire id_5,
    input wire id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    output wor id_10,
    output wor id_11,
    output tri1 id_12,
    input wand id_13,
    input tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    output tri1 id_17,
    input uwire id_18
);
  assign id_16 = 1;
  wire id_20;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1
);
  supply1 id_3;
  assign id_3 = 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
