{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "15878bd6",
   "metadata": {},
   "source": [
    "# Structural Simulation Exercise\n",
    "\n",
    "Use your knowledge to instantiate the blocks in a module named \"ALU\" as below:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "71e851d6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing tb_alu.sv\n"
     ]
    }
   ],
   "source": [
    "%%writefile tb_alu.sv\n",
    "\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module tb_alu;\n",
    "    // Parameters\n",
    "    parameter WIDTH = 4;\n",
    "    parameter CLK_PERIOD = 10;\n",
    "    \n",
    "    // DUT signals\n",
    "    logic [WIDTH-1:0] a, b;\n",
    "    logic [2:0] opcode;\n",
    "    logic cin;\n",
    "    logic [WIDTH-1:0] result;\n",
    "    logic cout;\n",
    "    logic zero;\n",
    "    \n",
    "    // Clock for timing (not used by DUT but useful for waveforms)\n",
    "    logic clk = 0;\n",
    "    always #(CLK_PERIOD/2) clk = ~clk;\n",
    "    \n",
    "    // Instantiate DUT\n",
    "    ALU #(.WIDTH(WIDTH)) dut (\n",
    "        .a(a),\n",
    "        .b(b),\n",
    "        .opcode(opcode),\n",
    "        .cin(cin),\n",
    "        .result(result),\n",
    "        .cout(cout),\n",
    "        .zero(zero)\n",
    "    );\n",
    "    \n",
    "    // Test variables\n",
    "    int test_count = 0;\n",
    "    int pass_count = 0;\n",
    "    int fail_count = 0;\n",
    "    \n",
    "    // Test task\n",
    "    task automatic test_operation(\n",
    "        input [WIDTH-1:0] test_a,\n",
    "        input [WIDTH-1:0] test_b,\n",
    "        input [2:0] test_opcode,\n",
    "        input test_cin,\n",
    "        input [WIDTH-1:0] expected_result,\n",
    "        input expected_cout,\n",
    "        input expected_zero,\n",
    "        input string operation_name\n",
    "    );\n",
    "        test_count++;\n",
    "        \n",
    "        // Apply inputs\n",
    "        a = test_a;\n",
    "        b = test_b;\n",
    "        opcode = test_opcode;\n",
    "        cin = test_cin;\n",
    "        \n",
    "        // Wait for combinational logic to settle\n",
    "        #1;\n",
    "        \n",
    "        // Check results\n",
    "        if (result === expected_result && cout === expected_cout && zero === expected_zero) begin\n",
    "            $display(\"‚úì PASS: %s | a=%b, b=%b, opcode=%b, cin=%b | result=%b, cout=%b, zero=%b\", \n",
    "                    operation_name, test_a, test_b, test_opcode, test_cin, result, cout, zero);\n",
    "            pass_count++;\n",
    "        end else begin\n",
    "            $display(\"‚úó FAIL: %s | a=%b, b=%b, opcode=%b, cin=%b\", \n",
    "                    operation_name, test_a, test_b, test_opcode, test_cin);\n",
    "            $display(\"     Expected: result=%b, cout=%b, zero=%b\", \n",
    "                    expected_result, expected_cout, expected_zero);\n",
    "            $display(\"     Got:      result=%b, cout=%b, zero=%b\", \n",
    "                    result, cout, zero);\n",
    "            fail_count++;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"=== ALU Structural Testbench ===\");\n",
    "        $display(\"Testing %d-bit ALU implementation\", WIDTH);\n",
    "        $display(\"\");\n",
    "        \n",
    "        // Initialize\n",
    "        a = 0; b = 0; opcode = 0; cin = 0;\n",
    "        #10;\n",
    "        \n",
    "        $display(\"--- Arithmetic Operations ---\");\n",
    "        // Test Addition (opcode 000)\n",
    "        test_operation(4'b0001, 4'b0010, 3'b000, 1'b0, 4'b0011, 1'b0, 1'b0, \"ADD: 1+2\");\n",
    "        test_operation(4'b1111, 4'b0001, 3'b000, 1'b0, 4'b0000, 1'b1, 1'b1, \"ADD: 15+1 (overflow)\");\n",
    "        test_operation(4'b0101, 4'b1010, 3'b000, 1'b1, 4'b0000, 1'b1, 1'b1, \"ADD: 5+10+1 (carry in)\");\n",
    "        \n",
    "        // Test Subtraction (opcode 001) - assuming 2's complement subtraction\n",
    "        test_operation(4'b0101, 4'b0010, 3'b001, 1'b1, 4'b0100, 1'b1, 1'b0, \"SUB: 5-2\");\n",
    "        test_operation(4'b0000, 4'b0001, 3'b001, 1'b1, 4'b0000, 1'b1, 1'b1, \"SUB: 0-1 (zero result)\");\n",
    "        \n",
    "        $display(\"\");\n",
    "        $display(\"--- Logical Operations ---\");\n",
    "        // Test AND (opcode 010)\n",
    "        test_operation(4'b1100, 4'b1010, 3'b010, 1'b0, 4'b1000, 1'b0, 1'b0, \"AND: 1100 & 1010\");\n",
    "        test_operation(4'b1111, 4'b0000, 3'b010, 1'b0, 4'b0000, 1'b0, 1'b1, \"AND: 1111 & 0000\");\n",
    "        \n",
    "        // Test OR (opcode 011)\n",
    "        test_operation(4'b1100, 4'b1010, 3'b011, 1'b0, 4'b1110, 1'b0, 1'b0, \"OR: 1100 | 1010\");\n",
    "        test_operation(4'b0000, 4'b0000, 3'b011, 1'b0, 4'b0000, 1'b0, 1'b1, \"OR: 0000 | 0000\");\n",
    "        \n",
    "        $display(\"\");\n",
    "        $display(\"--- Shift Operations ---\");\n",
    "        // Test Left Shift (opcode 100)\n",
    "        test_operation(4'b0011, 4'b0000, 3'b100, 1'b0, 4'b0110, 1'b0, 1'b0, \"SHL: 0011 << 1\");\n",
    "        test_operation(4'b1000, 4'b0000, 3'b100, 1'b0, 4'b0000, 1'b1, 1'b1, \"SHL: 1000 << 1 (overflow)\");\n",
    "        \n",
    "        // Test Right Shift (opcode 101)  \n",
    "        test_operation(4'b1100, 4'b0000, 3'b101, 1'b0, 4'b0110, 1'b0, 1'b0, \"SHR: 1100 >> 1\");\n",
    "        test_operation(4'b0001, 4'b0000, 3'b101, 1'b0, 4'b0000, 1'b0, 1'b1, \"SHR: 0001 >> 1 (zero)\");\n",
    "        \n",
    "        $display(\"\");\n",
    "        $display(\"--- XOR and NOT Operations ---\");\n",
    "        // Test XOR (assuming opcode 110)\n",
    "        test_operation(4'b1100, 4'b1010, 3'b110, 1'b0, 4'b0110, 1'b0, 1'b0, \"XOR: 1100 ^ 1010\");\n",
    "        test_operation(4'b1111, 4'b1111, 3'b110, 1'b0, 4'b0000, 1'b0, 1'b1, \"XOR: 1111 ^ 1111\");\n",
    "        \n",
    "        // Test NOT (assuming opcode 111)\n",
    "        test_operation(4'b1010, 4'b0000, 3'b111, 1'b0, 4'b0101, 1'b0, 1'b0, \"NOT: ~1010\");\n",
    "        test_operation(4'b1111, 4'b0000, 3'b111, 1'b0, 4'b0000, 1'b0, 1'b1, \"NOT: ~1111\");\n",
    "        \n",
    "        $display(\"\");\n",
    "        $display(\"--- Edge Cases ---\");\n",
    "        // Test all zeros\n",
    "        test_operation(4'b0000, 4'b0000, 3'b000, 1'b0, 4'b0000, 1'b0, 1'b1, \"Edge: All zeros\");\n",
    "        \n",
    "        // Test all ones\n",
    "        test_operation(4'b1111, 4'b1111, 3'b000, 1'b0, 4'b1110, 1'b1, 1'b0, \"Edge: All ones ADD\");\n",
    "        \n",
    "        $display(\"\");\n",
    "        $display(\"=== Test Summary ===\");\n",
    "        $display(\"Total Tests: %d\", test_count);\n",
    "        $display(\"Passed:      %d\", pass_count);\n",
    "        $display(\"Failed:      %d\", fail_count);\n",
    "        \n",
    "        if (fail_count == 0) begin\n",
    "            $display(\"üéâ ALL TESTS PASSED! üéâ\");\n",
    "        end else begin\n",
    "            $display(\"‚ùå Some tests failed. Check your ALU implementation.\");\n",
    "        end\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "    \n",
    "    // Generate VCD for waveform viewing\n",
    "    initial begin\n",
    "        $dumpfile(\"alu_test.vcd\");\n",
    "        $dumpvars(0, tb_alu);\n",
    "    end\n",
    "    \n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "c3a9a06b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing components.v\n"
     ]
    }
   ],
   "source": [
    "%%writefile components.v\n",
    "\n",
    "module full_adder (\n",
    "    input  logic a, b, cin,\n",
    "    output logic sum, cout\n",
    ");\n",
    "    assign sum = a ^ b ^ cin;\n",
    "    assign cout = (a & b) | (a & cin) | (b & cin);\n",
    "endmodule\n",
    "\n",
    "module ripple_carry_adder #(parameter WIDTH = 4) (\n",
    "    input  logic [WIDTH-1:0] a, b,\n",
    "    input  logic cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic cout\n",
    ");\n",
    "    logic [WIDTH:0] carry;\n",
    "    assign carry[0] = cin;\n",
    "    assign cout = carry[WIDTH];\n",
    "    \n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < WIDTH; i++) begin : adder_chain\n",
    "            full_adder fa_inst (\n",
    "                .a(a[i]),\n",
    "                .b(b[i]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(sum[i]),\n",
    "                .cout(carry[i+1])\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "endmodule\n",
    "\n",
    "module logical_unit #(parameter WIDTH = 4) (\n",
    "    input  logic [WIDTH-1:0] a, b,\n",
    "    input  logic [1:0] op,\n",
    "    output logic [WIDTH-1:0] result\n",
    ");\n",
    "    always_comb begin\n",
    "        case (op)\n",
    "            2'b00: result = a & b;  // AND\n",
    "            2'b01: result = a | b;  // OR\n",
    "            2'b10: result = a ^ b;  // XOR\n",
    "            2'b11: result = ~a;     // NOT\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "module shifter #(parameter WIDTH = 4) (\n",
    "    input  logic [WIDTH-1:0] data,\n",
    "    input  logic [1:0] shift_op,\n",
    "    output logic [WIDTH-1:0] result\n",
    ");\n",
    "    always_comb begin\n",
    "        case (shift_op)\n",
    "            2'b00: result = data;           // No shift\n",
    "            2'b01: result = data << 1;      // Left shift\n",
    "            2'b10: result = data >> 1;      // Right shift\n",
    "            2'b11: result = {data[0], data[WIDTH-1:1]}; // Rotate right\n",
    "        endcase\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae34abc0",
   "metadata": {},
   "source": [
    "Fill in your verilog code below:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "be4526e2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting alu.v\n"
     ]
    }
   ],
   "source": [
    "%%writefile alu.v\n",
    "\n",
    "module ALU #(parameter WIDTH = 4) (\n",
    "    input  logic [WIDTH-1:0] a, b,\n",
    "    input  logic [2:0] opcode,\n",
    "    input  logic cin,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic cout,\n",
    "    output logic zero\n",
    ");\n",
    "\n",
    "    // Internal signals\n",
    "    logic [WIDTH-1:0] add_result, logic_result, shift_result;\n",
    "    logic add_cout;\n",
    "    \n",
    "    // TODO: Instantiate the building blocks\n",
    "    // 1. Instantiate ripple_carry_adder\n",
    "    // 2. Instantiate logical_unit  \n",
    "    // 3. Instantiate shifter\n",
    "    // 4. Implement output multiplexer based on opcode\n",
    "    // 5. Generate zero flag\n",
    "    \n",
    "    // Your code here...\n",
    "    \n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "9d1b8875",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'/'"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "%pwd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "b7a461e9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "tb_alu.v: No such file or directory\n",
      "No top level modules, and no -s option.\n",
      "dsn: Unable to open input file.\n",
      "/\n"
     ]
    }
   ],
   "source": [
    "! iverilog tb_alu.v alu.v components.v\n",
    "! vvp dsn\n",
    "%cd .."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
