/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-4.10" *)
module GeneratorSigned1(out);
  (* src = "dut.sv:1.25-1.28" *)
  output out;
  wire out;
  assign out = 1'h1;
endmodule

(* src = "dut.sv:11.1-14.10" *)
module GeneratorSigned2(out);
  (* src = "dut.sv:11.25-11.28" *)
  output [1:0] out;
  wire [1:0] out;
  assign out = 2'h2;
endmodule

(* src = "dut.sv:6.1-9.10" *)
module GeneratorUnsigned1(out);
  (* src = "dut.sv:6.27-6.30" *)
  output out;
  wire out;
  assign out = 1'h1;
endmodule

(* src = "dut.sv:16.1-19.10" *)
module GeneratorUnsigned2(out);
  (* src = "dut.sv:16.27-16.30" *)
  output [1:0] out;
  wire [1:0] out;
  assign out = 2'h2;
endmodule

(* src = "dut.sv:21.1-25.10" *)
module PassThrough(a, b);
  (* src = "dut.sv:21.20-21.21" *)
  input [3:0] a;
  wire [3:0] a;
  (* src = "dut.sv:21.23-21.24" *)
  output [3:0] b;
  wire [3:0] b;
  assign b = a;
endmodule

(* src = "dut.sv:27.1-73.10" *)
(* top =  1  *)
module port_sign_extend(o1, o2, o3, o4, o5, o6, o7, o8, o9, yay1, nay1, yay2, nay2);
  (* src = "dut.sv:27.25-27.27" *)
  output [3:0] o1;
  wire [3:0] o1;
  (* src = "dut.sv:27.29-27.31" *)
  output [3:0] o2;
  wire [3:0] o2;
  (* src = "dut.sv:27.33-27.35" *)
  output [3:0] o3;
  wire [3:0] o3;
  (* src = "dut.sv:27.37-27.39" *)
  output [3:0] o4;
  wire [3:0] o4;
  (* src = "dut.sv:27.41-27.43" *)
  output [3:0] o5;
  wire [3:0] o5;
  (* src = "dut.sv:27.45-27.47" *)
  output [3:0] o6;
  wire [3:0] o6;
  (* src = "dut.sv:27.49-27.51" *)
  output [3:0] o7;
  wire [3:0] o7;
  (* src = "dut.sv:27.53-27.55" *)
  output [3:0] o8;
  wire [3:0] o8;
  (* src = "dut.sv:27.57-27.59" *)
  output [3:0] o9;
  wire [3:0] o9;
  (* src = "dut.sv:27.61-27.65" *)
  output [2:0] yay1;
  wire [2:0] yay1;
  (* src = "dut.sv:27.67-27.71" *)
  output [2:0] nay1;
  wire [2:0] nay1;
  (* src = "dut.sv:27.73-27.77" *)
  output [2:0] yay2;
  wire [2:0] yay2;
  (* src = "dut.sv:27.79-27.83" *)
  output [2:0] nay2;
  wire [2:0] nay2;
  (* src = "dut.sv:34.7-34.11" *)
  wire tmp2;
  (* src = "dut.sv:42.14-42.18" *)
  wire tmp4;
  (* src = "dut.sv:47.20-47.25" *)
  wire [1:0] tmp5a;
  (* src = "dut.sv:48.20-48.25" *)
  wire [1:0] tmp5b;
  (* src = "dut.sv:51.20-51.25" *)
  wire [2:0] tmp6a;
  (* src = "dut.sv:52.20-52.25" *)
  wire [2:0] tmp6b;
  (* src = "dut.sv:55.20-55.24" *)
  wire [2:0] tmp7;
  (* src = "dut.sv:58.19-58.23" *)
  wire [2:0] \tmp8[0] ;
  (* src = "dut.sv:62.20-62.25" *)
  wire [2:0] tmp9a;
  (* src = "dut.sv:63.20-63.25" *)
  wire [1:0] tmp9b;
  GeneratorSigned1 os1 (
    .out(yay1[0])
  );
  GeneratorSigned2 os2 (
    .out(yay2[1:0])
  );
  GeneratorUnsigned1 ou1 (
    .out(nay1[0])
  );
  GeneratorUnsigned2 ou2 (
    .out(nay2[1:0])
  );
  PassThrough pt1 (
    .a(4'h1),
    .b(o1)
  );
  PassThrough pt2 (
    .a(4'h1),
    .b(o2)
  );
  PassThrough pt3 (
    .a(4'hf),
    .b(o3)
  );
  PassThrough pt4 (
    .a(4'hf),
    .b(o4)
  );
  PassThrough pt5 (
    .a(4'he),
    .b(o5)
  );
  PassThrough pt6 (
    .a(4'hc),
    .b(o6)
  );
  PassThrough pt7 (
    .a(4'hc),
    .b(o7)
  );
  PassThrough pt8 (
    .a(4'hd),
    .b(o8)
  );
  PassThrough pt9 (
    .a(4'hf),
    .b(o9)
  );
  assign \tmp8[0]  = 3'h5;
  assign tmp9b = 2'h3;
  assign tmp9a = 3'h4;
  assign tmp7 = 3'h3;
  assign tmp6b = 3'h1;
  assign tmp6a = 3'h4;
  assign tmp5b = 2'h1;
  assign tmp5a = 2'h3;
  assign tmp4 = 1'h1;
  assign tmp2 = 1'h1;
  assign nay2[2] = 1'h0;
  assign yay2[2] = yay2[1];
  assign nay1[2:1] = 2'h0;
  assign yay1[2:1] = { yay1[0], yay1[0] };
endmodule
