$date
	Mon Nov 08 10:19:20 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testpulse $end
$var wire 1 ! clock $end
$upscope $end
$scope module testpulse $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#6
1!
#12
0!
1"
#18
1!
#24
0!
0"
#30
1!
#36
0!
1"
#42
1!
#48
0!
0"
#54
1!
#60
0!
1"
#66
1!
#72
0!
0"
#78
1!
#84
0!
1"
#90
1!
#96
0!
0"
#102
1!
#108
0!
1"
#114
1!
#120
0!
0"
#126
1!
#132
0!
1"
#138
1!
#144
0!
0"
#150
1!
#156
0!
1"
#162
1!
#168
0!
0"
#174
1!
#180
0!
1"
#186
1!
#192
0!
0"
#198
1!
#204
0!
1"
#210
1!
#216
0!
0"
#222
1!
#228
0!
1"
#234
1!
#240
0!
0"
#246
1!
#252
0!
1"
#258
1!
#264
0!
0"
#270
1!
#276
0!
1"
#282
1!
#288
0!
0"
#294
1!
#300
0!
1"
#306
1!
#312
0!
0"
#318
1!
#324
0!
1"
#330
1!
#336
0!
0"
#342
1!
#348
0!
1"
#354
1!
#360
0!
0"
#366
1!
#372
0!
1"
#378
1!
#384
0!
0"
#390
1!
#396
0!
1"
#402
1!
#408
0!
0"
#414
1!
#420
0!
1"
#426
1!
#432
0!
0"
#438
1!
#444
0!
1"
#450
1!
#456
0!
0"
#462
1!
#468
0!
1"
#474
1!
#480
0!
0"
