   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu softvfp
   4              		.arch_extension dsp
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	1
  19              		.global	generate_interrupt
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	generate_interrupt:
  25              	.LFB3:
  26              		.file 1 "./Source/main.c"
   1:./Source/main.c **** #include "stdio.h"
   2:./Source/main.c **** 
   3:./Source/main.c **** /* This function executes in THREAD MODE of the processor */
   4:./Source/main.c **** void generate_interrupt()
   5:./Source/main.c **** {
  27              		.loc 1 5 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
   6:./Source/main.c ****     uint32_t *pSTIR  = (uint32_t*)0xE000EF00;
  42              		.loc 1 6 15
  43 0006 094B     		ldr	r3, .L2
  44 0008 7B60     		str	r3, [r7, #4]
   7:./Source/main.c ****     uint32_t *pISER0 = (uint32_t*)0xE000E100;
  45              		.loc 1 7 15
  46 000a 094B     		ldr	r3, .L2+4
  47 000c 3B60     		str	r3, [r7]
   8:./Source/main.c **** 
   9:./Source/main.c ****     //enable IRQ3 interrupt
  10:./Source/main.c ****     *pISER0 |= ( 1 << 3);
  48              		.loc 1 10 13
  49 000e 3B68     		ldr	r3, [r7]
  50 0010 1B68     		ldr	r3, [r3]
  51 0012 43F00802 		orr	r2, r3, #8
  52 0016 3B68     		ldr	r3, [r7]
  53 0018 1A60     		str	r2, [r3]
  11:./Source/main.c **** 
  12:./Source/main.c ****     //generate an interrupt from software for IRQ3
  13:./Source/main.c ****     *pSTIR = (3 & 0x1FF);
  54              		.loc 1 13 12
  55 001a 7B68     		ldr	r3, [r7, #4]
  56 001c 0322     		movs	r2, #3
  57 001e 1A60     		str	r2, [r3]
  14:./Source/main.c **** 
  15:./Source/main.c **** }
  58              		.loc 1 15 1
  59 0020 00BF     		nop
  60 0022 0C37     		adds	r7, r7, #12
  61              	.LCFI3:
  62              		.cfi_def_cfa_offset 4
  63 0024 BD46     		mov	sp, r7
  64              	.LCFI4:
  65              		.cfi_def_cfa_register 13
  66              		@ sp needed
  67 0026 80BC     		pop	{r7}
  68              	.LCFI5:
  69              		.cfi_restore 7
  70              		.cfi_def_cfa_offset 0
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a 00BF     		.align	2
  74              	.L2:
  75 002c 00EF00E0 		.word	-536809728
  76 0030 00E100E0 		.word	-536813312
  77              		.cfi_endproc
  78              	.LFE3:
  80              		.align	1
  81              		.global	main
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	main:
  87              	.LFB4:
  16:./Source/main.c **** 
  17:./Source/main.c **** /* This function executes in THREAD MODE of the processor */
  18:./Source/main.c **** int main(void)
  19:./Source/main.c **** {
  88              		.loc 1 19 1
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 1, uses_anonymous_args = 0
  92 0034 80B5     		push	{r7, lr}
  93              	.LCFI6:
  94              		.cfi_def_cfa_offset 8
  95              		.cfi_offset 7, -8
  96              		.cfi_offset 14, -4
  97 0036 00AF     		add	r7, sp, #0
  98              	.LCFI7:
  99              		.cfi_def_cfa_register 7
  20:./Source/main.c ****     // Before interrupt
  21:./Source/main.c **** 
  22:./Source/main.c ****     generate_interrupt();
 100              		.loc 1 22 5
 101 0038 FFF7FEFF 		bl	generate_interrupt
 102              	.L5:
  23:./Source/main.c **** 
  24:./Source/main.c ****     // After interrupt
  25:./Source/main.c **** 
  26:./Source/main.c ****     for(;;);
 103              		.loc 1 26 5 discriminator 1
 104 003c FEE7     		b	.L5
 105              		.cfi_endproc
 106              	.LFE4:
 108              		.align	1
 109              		.global	Interrupt3_Handler
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 114              	Interrupt3_Handler:
 115              	.LFB5:
  27:./Source/main.c ****     return 0;
  28:./Source/main.c **** }
  29:./Source/main.c **** 
  30:./Source/main.c **** /* This function(ISR) executes in HANDLER MODE of the processor */
  31:./Source/main.c **** void Interrupt3_Handler(void)
  32:./Source/main.c **** {
 116              		.loc 1 32 1
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 1, uses_anonymous_args = 0
 120              		@ link register save eliminated.
 121 003e 80B4     		push	{r7}
 122              	.LCFI8:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 7, -4
 125 0040 00AF     		add	r7, sp, #0
 126              	.LCFI9:
 127              		.cfi_def_cfa_register 7
  33:./Source/main.c ****     // I'm in interrupt 3 ISA
  34:./Source/main.c **** }
 128              		.loc 1 34 1
 129 0042 00BF     		nop
 130 0044 BD46     		mov	sp, r7
 131              	.LCFI10:
 132              		.cfi_def_cfa_register 13
 133              		@ sp needed
 134 0046 80BC     		pop	{r7}
 135              	.LCFI11:
 136              		.cfi_restore 7
 137              		.cfi_def_cfa_offset 0
 138 0048 7047     		bx	lr
 139              		.cfi_endproc
 140              	.LFE5:
 142              	.Letext0:
 143              		.file 2 "c:\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\
 144              		.file 3 "c:\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\ADMIN\AppData\Local\Temp\ccRGV4XO.s:18     .text:00000000 $t
C:\Users\ADMIN\AppData\Local\Temp\ccRGV4XO.s:24     .text:00000000 generate_interrupt
C:\Users\ADMIN\AppData\Local\Temp\ccRGV4XO.s:75     .text:0000002c $d
C:\Users\ADMIN\AppData\Local\Temp\ccRGV4XO.s:80     .text:00000034 $t
C:\Users\ADMIN\AppData\Local\Temp\ccRGV4XO.s:86     .text:00000034 main
C:\Users\ADMIN\AppData\Local\Temp\ccRGV4XO.s:114    .text:0000003e Interrupt3_Handler

NO UNDEFINED SYMBOLS
