{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526452378435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526452378454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 23:32:58 2018 " "Processing started: Tue May 15 23:32:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526452378454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452378454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452378454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526452378929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526452378929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/hexdisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "../Part3/hexDisplay.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/hexDisplay.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389455 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay_testbench " "Found entity 2: hexDisplay_testbench" {  } { { "../Part3/hexDisplay.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/hexDisplay.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452389455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "../Part3/Part3.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/Part3.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452389457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/shiftregister.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister " "Found entity 1: shiftRegister" {  } { { "../Part3/shiftRegister.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/shiftRegister.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389459 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftRegister_testbench " "Found entity 2: shiftRegister_testbench" {  } { { "../Part3/shiftRegister.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/shiftRegister.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452389459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/hello.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/epimetheus/documents/github/digital-system-design/labs/hw4/part3/hello.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hello " "Found entity 1: hello" {  } { { "../Part3/hello.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/hello.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389462 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_testbench " "Found entity 2: hello_testbench" {  } { { "../Part3/hello.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part3/hello.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452389462 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part4.sv 1 1 " "Using design file part4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "part4.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/part4.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1526452389506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526452389513 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mhzclock.sv 2 2 " "Using design file mhzclock.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MHzCLock " "Found entity 1: MHzCLock" {  } { { "mhzclock.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/mhzclock.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389525 ""} { "Info" "ISGN_ENTITY_NAME" "2 MHzCLock_testbench " "Found entity 2: MHzCLock_testbench" {  } { { "mhzclock.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/mhzclock.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1526452389525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MHzCLock MHzCLock:MHC " "Elaborating entity \"MHzCLock\" for hierarchy \"MHzCLock:MHC\"" {  } { { "part4.sv" "MHC" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/part4.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452389526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister shiftRegister:SR " "Elaborating entity \"shiftRegister\" for hierarchy \"shiftRegister:SR\"" {  } { { "part4.sv" "SR" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/part4.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452389528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello hello:H " "Elaborating entity \"hello\" for hierarchy \"hello:H\"" {  } { { "part4.sv" "H" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/part4.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452389530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 2 2 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389544 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/counter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526452389544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1526452389544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C " "Elaborating entity \"counter\" for hierarchy \"counter:C\"" {  } { { "part4.sv" "C" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/part4.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452389545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:HD0 " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:HD0\"" {  } { { "part4.sv" "HD0" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW4/Part4/part4.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452389559 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526452390872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526452391058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526452391937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526452391937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526452392015 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526452392015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526452392015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526452392015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526452392042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 23:33:12 2018 " "Processing ended: Tue May 15 23:33:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526452392042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526452392042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526452392042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526452392042 ""}
