
*** Running vivado
    with args -log u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2602.035 ; gain = 30.902 ; free physical = 115 ; free virtual = 18953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/synth/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.vhd:83]
	Parameter C_PUF_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PUF_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'POP_ro_puf_AXI4L_v1_0' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0.vhd:5' bound to instance 'U0' of component 'POP_ro_puf_AXI4L_v1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/synth/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'POP_ro_puf_AXI4L_v1_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0.vhd:50]
	Parameter C_PUF_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_PUF_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'POP_ro_puf_AXI4L_v1_0_PUF_AXI' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0_PUF_AXI.vhd:5' bound to instance 'POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst' of component 'POP_ro_puf_AXI4L_v1_0_PUF_AXI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'POP_ro_puf_AXI4L_v1_0_PUF_AXI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0_PUF_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'top_DB' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/top_DB.vhd:30' bound to instance 'POP_RO_PUF' of component 'top_DB' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0_PUF_AXI.vhd:389]
INFO: [Synth 8-638] synthesizing module 'top_DB' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/top_DB.vhd:40]
INFO: [Synth 8-638] synthesizing module 'puf' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/puf.vhd:37]
INFO: [Synth 8-3491] module 'RO_bank' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:5' bound to instance 'BANK1' of component 'RO_bank' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/puf.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RO_bank' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:12]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
INFO: [Synth 8-638] synthesizing module 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:52]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-3491] module 'LUT1' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137' bound to instance 'U' of component 'LUT1' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'RO_core' (2#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:52]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'RO_core' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_core.vhd:30' bound to instance 'ro' of component 'RO_core' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:39]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
	Parameter CONFIG bound to: XIL - type: string 
	Parameter NDE bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RO_bank' (3#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/RO_bank.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'puf' (4#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/puf.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'top_DB' (5#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/src/top_DB.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'POP_ro_puf_AXI4L_v1_0_PUF_AXI' (6#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0_PUF_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'POP_ro_puf_AXI4L_v1_0' (7#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ipshared/fca0/hdl/POP_ro_puf_AXI4L_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0' (8#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.gen/sources_1/bd/u96_v2_pop_ropuf/ip/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0/synth/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2648.941 ; gain = 77.809 ; free physical = 726 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.785 ; gain = 95.652 ; free physical = 717 ; free virtual = 19274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.785 ; gain = 95.652 ; free physical = 716 ; free virtual = 19274
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2678.691 ; gain = 0.000 ; free physical = 698 ; free virtual = 19267
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.707 ; gain = 0.000 ; free physical = 566 ; free virtual = 19210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2806.520 ; gain = 23.812 ; free physical = 560 ; free virtual = 19210
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2806.520 ; gain = 235.387 ; free physical = 559 ; free virtual = 19256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2806.520 ; gain = 235.387 ; free physical = 559 ; free virtual = 19256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2806.520 ; gain = 235.387 ; free physical = 559 ; free virtual = 19256
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_DB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                           000001 |                              000
             start_state |                           000010 |                              001
               run_state |                           000100 |                              010
           compare_state |                           001000 |                              011
          increase_state |                           010000 |                              100
             ready_state |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_DB'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2806.520 ; gain = 235.387 ; free physical = 531 ; free virtual = 19252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	   6 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2806.520 ; gain = 235.387 ; free physical = 457 ; free virtual = 19237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 3213.832 ; gain = 642.699 ; free physical = 133 ; free virtual = 18686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 3213.832 ; gain = 642.699 ; free physical = 132 ; free virtual = 18685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 127 ; free virtual = 18702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |  5126|
|3     |LUT2   |   266|
|4     |LUT3   |    25|
|5     |LUT4   |    27|
|6     |LUT5   |   333|
|7     |LUT6   |   220|
|8     |MUXF7  |    66|
|9     |MUXF8  |    16|
|10    |FDCE   |    41|
|11    |FDPE   |     1|
|12    |FDRE   |   251|
|13    |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.879 ; gain = 671.746 ; free physical = 125 ; free virtual = 18699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3242.879 ; gain = 532.012 ; free physical = 159 ; free virtual = 18734
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 3242.887 ; gain = 671.746 ; free physical = 157 ; free virtual = 18734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3242.887 ; gain = 0.000 ; free physical = 125 ; free virtual = 18731
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3265.660 ; gain = 0.000 ; free physical = 146 ; free virtual = 18766
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:13 . Memory (MB): peak = 3265.660 ; gain = 1025.930 ; free physical = 288 ; free virtual = 18909
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_synth_1/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0, cache-ID = eff182b7407f5a20
INFO: [Coretcl 2-1174] Renamed 262 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_pop_ro_puf/u96_v2_pop_ro_puf.runs/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_synth_1/u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_utilization_synth.rpt -pb u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 09:59:48 2024...
