<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>SP8KA</title><link rel="Prev" href="sp16kc.htm" title="Previous" /><link rel="Next" href="sp8kb.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/s.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN743sZBb927ALZQdi4CkaRg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/sp8ka.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1395607">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1395607">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="s.htm#1395607">S</a> &gt; SP8KA</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1395607" class="Heading3"><span></span>SP8KA</h4><h5 id="ww1369667" class="Heading4"><span></span>8K Single Port Block RAM</h5><p id="ww1369668" class="Body"><span></span>Architectures Supported:</p><div id="ww1369669" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP/EC</div><div id="ww1369670" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP</div><div class="ww_skin_page_overflow"><p id="ww1369674" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/sp8ka.gif" width="100%" style="display: block; left: 0.0pt; max-height: 214px; max-width: 201px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1370245" class="Body"><span></span>INPUTS: CE, CLK, WE, CS0, CS1, CS2, RST, DI0, DI1, DI2, DI3, DI4, DI5, DI6, DI7, DI8, DI9, DI10, DI11, DI12, DI13, DI14, DI15, DI16, DI17, AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, AD8, AD9, AD10, AD11, AD12</p><p id="ww1369676" class="Body"><span></span>OUTPUTS: DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7, DO8, DO9, DO10, DO11, DO12, DO13, DO14, DO15, DO16, DO17</p><p id="ww1372738" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1369681" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027719" title="List of Primitive-Specific HDL Attributes">REGMODE</a></span>: "NOREG" (default), "OUTREG"</p><p id="ww1377193" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1377205" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027886" title="List of Primitive-Specific HDL Attributes">WRITEMODE</a></span>: "NORMAL" (default), "WRITETHROUGH"</p><p id="ww1369682" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027742" title="List of Primitive-Specific HDL Attributes">RESETMODE</a></span>: "SYNC" (default), "ASYNC"</p><p id="ww1377165" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026964" title="List of Primitive-Specific HDL Attributes">CSDECODE</a></span>: any 3-bit binary value (default: 111)</p><p id="ww1377170" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026976" title="List of Primitive-Specific HDL Attributes">DATA_WIDTH</a></span>: 1, 2, 4, 9, 18 (default)</p><p id="ww1377323" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL_00</a></span> to INITVAL_1F:	(<span style="font-style: italic">Verilog</span>) 320'hXXX...X (80-bit hexadecimal value)<br />	(<span style="font-style: italic">VHDL</span>) 0xXXX...X (80-bit hexadecimal value)<br />	Default: all zeros</p><h5 id="ww1369687" class="Heading4"><span></span>Description</h5><p id="ww1369688" class="BodyAfterHead"><span></span>You can refer to the following technical note on the Lattice web site for EBR port definition, attribute definition and usage.</p><div id="ww1369689" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8521" target="_blank">TN1051 - Memory Usage Guide for LatticeECP/EC and LatticeXP Devices</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>