$date
	Sun Oct 23 06:46:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#396457
b11010 !
1"
#396458
b11010 &
b11010 %
1$
#396459
0"
#396462
b1101 &
b1101 %
#396466
b101000 &
b101000 %
#396470
b10100 &
b10100 %
#396474
b1010 &
b1010 %
#396478
b101 &
b101 %
#396482
b10000 &
b10000 %
#396486
b1000 &
b1000 %
#396490
b100 &
b100 %
#396494
b10 &
b10 %
#396498
b1 &
b1 %
1#
#396502
b0 &
0#
b0 %
0$
#1406135
b1000 !
1"
#1406138
b1000 &
b1000 %
1$
#1406139
0"
#1406142
b100 &
b100 %
#1406146
b10 &
b10 %
#1406150
b1 &
1#
b1 %
#1406154
b0 &
b0 %
0#
0$
#2392841
b1001 !
1"
#2392842
b1001 &
b1001 %
1$
#2392843
0"
#2392846
b11100 &
b11100 %
#2392850
b1110 &
b1110 %
#2392854
b111 &
b111 %
#2392858
b10110 &
b10110 %
#2392862
b1011 &
b1011 %
#2392866
b100010 &
b100010 %
#2392870
b10001 &
b10001 %
#2392874
b110100 &
b110100 %
#2392878
b11010 &
b11010 %
#2392882
b1101 &
b1101 %
#2392886
b101000 &
b101000 %
#2392890
b10100 &
b10100 %
#2392894
b1010 &
b1010 %
#2392898
b101 &
b101 %
#2392902
b10000 &
b10000 %
#2392906
b1000 &
b1000 %
#2392910
b100 &
b100 %
#2392914
b10 &
b10 %
#2392918
b1 &
1#
b1 %
#2392922
b0 &
b0 %
0#
0$
#4500012
