#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 27 04:20:17 2017
# Process ID: 13088
# Current directory: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15960 C:\Users\oousterm\Documents\GitHub\CPE-233\CPE_233_Olive and Andrew\CPE_233_Olive and Andrew.xpr
# Log file: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/vivado.log
# Journal file: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div_fs [clk_div_fs_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 04:20:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /Exp1_Main/line__108
  File: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd

HDL Line: C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:110
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:04 . Memory (MB): peak = 777.969 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:07 . Memory (MB): peak = 777.969 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp1_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 777.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 04:22:49 2017...
