#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26b7230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26ca840 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x26b76c0 .functor NOT 1, L_0x2730ed0, C4<0>, C4<0>, C4<0>;
L_0x2730d50 .functor XOR 12, L_0x2730c10, L_0x2730cb0, C4<000000000000>, C4<000000000000>;
L_0x2730e60 .functor XOR 12, L_0x2730d50, L_0x2730dc0, C4<000000000000>, C4<000000000000>;
v0x272a480_0 .net *"_ivl_10", 11 0, L_0x2730dc0;  1 drivers
v0x272a580_0 .net *"_ivl_12", 11 0, L_0x2730e60;  1 drivers
v0x272a660_0 .net *"_ivl_2", 11 0, L_0x2730b70;  1 drivers
v0x272a720_0 .net *"_ivl_4", 11 0, L_0x2730c10;  1 drivers
v0x272a800_0 .net *"_ivl_6", 11 0, L_0x2730cb0;  1 drivers
v0x272a930_0 .net *"_ivl_8", 11 0, L_0x2730d50;  1 drivers
v0x272aa10_0 .var "clk", 0 0;
v0x272aab0_0 .net "in", 0 0, v0x2727000_0;  1 drivers
v0x272ab50_0 .net "next_state_dut", 9 0, L_0x27304e0;  1 drivers
v0x272abf0_0 .net "next_state_ref", 9 0, L_0x272da90;  1 drivers
v0x272ad00_0 .net "out1_dut", 0 0, L_0x272e350;  1 drivers
v0x272ada0_0 .net "out1_ref", 0 0, L_0x26ba510;  1 drivers
v0x272ae40_0 .net "out2_dut", 0 0, L_0x272e5f0;  1 drivers
v0x272aee0_0 .net "out2_ref", 0 0, L_0x26bb3b0;  1 drivers
v0x272afb0_0 .net "state", 9 0, v0x2727330_0;  1 drivers
v0x272b050_0 .var/2u "stats1", 287 0;
v0x272b0f0_0 .var/2u "strobe", 0 0;
v0x272b190_0 .net "tb_match", 0 0, L_0x2730ed0;  1 drivers
v0x272b260_0 .net "tb_mismatch", 0 0, L_0x26b76c0;  1 drivers
v0x272b300_0 .net "wavedrom_enable", 0 0, v0x2727570_0;  1 drivers
v0x272b3d0_0 .net "wavedrom_title", 511 0, v0x2727630_0;  1 drivers
L_0x2730b70 .concat [ 1 1 10 0], L_0x26bb3b0, L_0x26ba510, L_0x272da90;
L_0x2730c10 .concat [ 1 1 10 0], L_0x26bb3b0, L_0x26ba510, L_0x272da90;
L_0x2730cb0 .concat [ 1 1 10 0], L_0x272e5f0, L_0x272e350, L_0x27304e0;
L_0x2730dc0 .concat [ 1 1 10 0], L_0x26bb3b0, L_0x26ba510, L_0x272da90;
L_0x2730ed0 .cmp/eeq 12, L_0x2730b70, L_0x2730e60;
S_0x26ca9d0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x26ca840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x26ba510 .functor OR 1, L_0x272b520, L_0x272b5c0, C4<0>, C4<0>;
L_0x26bb3b0 .functor OR 1, L_0x272b750, L_0x272b7f0, C4<0>, C4<0>;
L_0x26bbb00 .functor OR 1, L_0x272bcd0, L_0x272bd70, C4<0>, C4<0>;
L_0x26b8510 .functor OR 1, L_0x26bbb00, L_0x272bf00, C4<0>, C4<0>;
L_0x26d8370 .functor OR 1, L_0x26b8510, L_0x272c070, C4<0>, C4<0>;
L_0x26fd970 .functor AND 1, L_0x272b9b0, L_0x26d8370, C4<1>, C4<1>;
L_0x272c450 .functor OR 1, L_0x272c2a0, L_0x272c340, C4<0>, C4<0>;
L_0x272c600 .functor OR 1, L_0x272c450, L_0x272c560, C4<0>, C4<0>;
L_0x272c760 .functor AND 1, v0x2727000_0, L_0x272c600, C4<1>, C4<1>;
L_0x272c3e0 .functor AND 1, v0x2727000_0, L_0x272c820, C4<1>, C4<1>;
L_0x272cca0 .functor AND 1, v0x2727000_0, L_0x272c9f0, C4<1>, C4<1>;
L_0x272ce40 .functor AND 1, v0x2727000_0, L_0x272cd10, C4<1>, C4<1>;
L_0x272d010 .functor AND 1, v0x2727000_0, L_0x272cf70, C4<1>, C4<1>;
L_0x272d240 .functor AND 1, v0x2727000_0, L_0x272d100, C4<1>, C4<1>;
L_0x272cf00 .functor OR 1, L_0x272d3b0, L_0x272d450, C4<0>, C4<0>;
L_0x272d6a0 .functor AND 1, v0x2727000_0, L_0x272cf00, C4<1>, C4<1>;
L_0x272d950 .functor AND 1, L_0x272d1a0, L_0x272d7f0, C4<1>, C4<1>;
L_0x272e010 .functor AND 1, L_0x272de00, L_0x272df70, C4<1>, C4<1>;
v0x26ba6c0_0 .net *"_ivl_1", 0 0, L_0x272b520;  1 drivers
v0x26bb4c0_0 .net *"_ivl_100", 0 0, L_0x272de00;  1 drivers
v0x26bb560_0 .net *"_ivl_102", 0 0, L_0x272df70;  1 drivers
v0x26bbd70_0 .net *"_ivl_104", 0 0, L_0x272e010;  1 drivers
v0x26bbe10_0 .net *"_ivl_15", 0 0, L_0x272b9b0;  1 drivers
v0x26b8660_0 .net *"_ivl_17", 4 0, L_0x272bae0;  1 drivers
v0x26b8700_0 .net *"_ivl_19", 0 0, L_0x272bcd0;  1 drivers
v0x2723b00_0 .net *"_ivl_21", 0 0, L_0x272bd70;  1 drivers
v0x2723be0_0 .net *"_ivl_22", 0 0, L_0x26bbb00;  1 drivers
v0x2723cc0_0 .net *"_ivl_25", 0 0, L_0x272bf00;  1 drivers
v0x2723da0_0 .net *"_ivl_26", 0 0, L_0x26b8510;  1 drivers
v0x2723e80_0 .net *"_ivl_29", 0 0, L_0x272c070;  1 drivers
v0x2723f60_0 .net *"_ivl_3", 0 0, L_0x272b5c0;  1 drivers
v0x2724040_0 .net *"_ivl_30", 0 0, L_0x26d8370;  1 drivers
v0x2724120_0 .net *"_ivl_33", 0 0, L_0x26fd970;  1 drivers
v0x27241e0_0 .net *"_ivl_37", 0 0, L_0x272c2a0;  1 drivers
v0x27242c0_0 .net *"_ivl_39", 0 0, L_0x272c340;  1 drivers
v0x27243a0_0 .net *"_ivl_40", 0 0, L_0x272c450;  1 drivers
v0x2724480_0 .net *"_ivl_43", 0 0, L_0x272c560;  1 drivers
v0x2724560_0 .net *"_ivl_44", 0 0, L_0x272c600;  1 drivers
v0x2724640_0 .net *"_ivl_47", 0 0, L_0x272c760;  1 drivers
v0x2724700_0 .net *"_ivl_51", 0 0, L_0x272c820;  1 drivers
v0x27247e0_0 .net *"_ivl_53", 0 0, L_0x272c3e0;  1 drivers
v0x27248a0_0 .net *"_ivl_57", 0 0, L_0x272c9f0;  1 drivers
v0x2724980_0 .net *"_ivl_59", 0 0, L_0x272cca0;  1 drivers
v0x2724a40_0 .net *"_ivl_63", 0 0, L_0x272cd10;  1 drivers
v0x2724b20_0 .net *"_ivl_65", 0 0, L_0x272ce40;  1 drivers
v0x2724be0_0 .net *"_ivl_69", 0 0, L_0x272cf70;  1 drivers
v0x2724cc0_0 .net *"_ivl_7", 0 0, L_0x272b750;  1 drivers
v0x2724da0_0 .net *"_ivl_71", 0 0, L_0x272d010;  1 drivers
v0x2724e60_0 .net *"_ivl_75", 0 0, L_0x272d100;  1 drivers
v0x2724f40_0 .net *"_ivl_77", 0 0, L_0x272d240;  1 drivers
v0x2725000_0 .net *"_ivl_81", 0 0, L_0x272d3b0;  1 drivers
v0x27252f0_0 .net *"_ivl_83", 0 0, L_0x272d450;  1 drivers
v0x27253d0_0 .net *"_ivl_84", 0 0, L_0x272cf00;  1 drivers
v0x27254b0_0 .net *"_ivl_87", 0 0, L_0x272d6a0;  1 drivers
v0x2725570_0 .net *"_ivl_9", 0 0, L_0x272b7f0;  1 drivers
v0x2725650_0 .net *"_ivl_91", 0 0, L_0x272d1a0;  1 drivers
v0x2725710_0 .net *"_ivl_93", 0 0, L_0x272d7f0;  1 drivers
v0x27257f0_0 .net *"_ivl_95", 0 0, L_0x272d950;  1 drivers
v0x27258b0_0 .net "in", 0 0, v0x2727000_0;  alias, 1 drivers
v0x2725970_0 .net "next_state", 9 0, L_0x272da90;  alias, 1 drivers
v0x2725a50_0 .net "out1", 0 0, L_0x26ba510;  alias, 1 drivers
v0x2725b10_0 .net "out2", 0 0, L_0x26bb3b0;  alias, 1 drivers
v0x2725bd0_0 .net "state", 9 0, v0x2727330_0;  alias, 1 drivers
L_0x272b520 .part v0x2727330_0, 8, 1;
L_0x272b5c0 .part v0x2727330_0, 9, 1;
L_0x272b750 .part v0x2727330_0, 7, 1;
L_0x272b7f0 .part v0x2727330_0, 9, 1;
L_0x272b9b0 .reduce/nor v0x2727000_0;
L_0x272bae0 .part v0x2727330_0, 0, 5;
L_0x272bcd0 .reduce/or L_0x272bae0;
L_0x272bd70 .part v0x2727330_0, 7, 1;
L_0x272bf00 .part v0x2727330_0, 8, 1;
L_0x272c070 .part v0x2727330_0, 9, 1;
L_0x272c2a0 .part v0x2727330_0, 0, 1;
L_0x272c340 .part v0x2727330_0, 8, 1;
L_0x272c560 .part v0x2727330_0, 9, 1;
L_0x272c820 .part v0x2727330_0, 1, 1;
L_0x272c9f0 .part v0x2727330_0, 2, 1;
L_0x272cd10 .part v0x2727330_0, 3, 1;
L_0x272cf70 .part v0x2727330_0, 4, 1;
L_0x272d100 .part v0x2727330_0, 5, 1;
L_0x272d3b0 .part v0x2727330_0, 6, 1;
L_0x272d450 .part v0x2727330_0, 7, 1;
L_0x272d1a0 .reduce/nor v0x2727000_0;
L_0x272d7f0 .part v0x2727330_0, 5, 1;
LS_0x272da90_0_0 .concat8 [ 1 1 1 1], L_0x26fd970, L_0x272c760, L_0x272c3e0, L_0x272cca0;
LS_0x272da90_0_4 .concat8 [ 1 1 1 1], L_0x272ce40, L_0x272d010, L_0x272d240, L_0x272d6a0;
LS_0x272da90_0_8 .concat8 [ 1 1 0 0], L_0x272d950, L_0x272e010;
L_0x272da90 .concat8 [ 4 4 2 0], LS_0x272da90_0_0, LS_0x272da90_0_4, LS_0x272da90_0_8;
L_0x272de00 .reduce/nor v0x2727000_0;
L_0x272df70 .part v0x2727330_0, 6, 1;
S_0x2725d50 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x26ca840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x2726d80_0 .net "clk", 0 0, v0x272aa10_0;  1 drivers
v0x2726e60_0 .var/2s "errored1", 31 0;
v0x2726f40_0 .var/2s "errored2", 31 0;
v0x2727000_0 .var "in", 0 0;
v0x27270a0_0 .net "next_state_dut", 9 0, L_0x27304e0;  alias, 1 drivers
v0x27271b0_0 .net "next_state_ref", 9 0, L_0x272da90;  alias, 1 drivers
v0x2727270_0 .var/2s "onehot_error", 31 0;
v0x2727330_0 .var "state", 9 0;
v0x27273f0_0 .var "state_error", 9 0;
v0x27274b0_0 .net "tb_match", 0 0, L_0x2730ed0;  alias, 1 drivers
v0x2727570_0 .var "wavedrom_enable", 0 0;
v0x2727630_0 .var "wavedrom_title", 511 0;
E_0x26c62c0 .event negedge, v0x2726d80_0;
E_0x26c6510 .event posedge, v0x2726d80_0;
S_0x2725f90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x2725d50;
 .timescale -12 -12;
v0x27261d0_0 .var/2s "i", 31 0;
E_0x26c5b90/0 .event negedge, v0x2726d80_0;
E_0x26c5b90/1 .event posedge, v0x2726d80_0;
E_0x26c5b90 .event/or E_0x26c5b90/0, E_0x26c5b90/1;
S_0x27262d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x2725d50;
 .timescale -12 -12;
v0x27264d0_0 .var/2s "i", 31 0;
S_0x27265b0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x2725d50;
 .timescale -12 -12;
v0x2726790_0 .var/2s "i", 31 0;
S_0x2726870 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x2725d50;
 .timescale -12 -12;
v0x2726a50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2726b50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x2725d50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2727810 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x26ca840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x272e350 .functor OR 1, L_0x272e210, L_0x272e2b0, C4<0>, C4<0>;
L_0x272e5f0 .functor OR 1, L_0x272e4b0, L_0x272e550, C4<0>, C4<0>;
L_0x272e750 .functor NOT 1, v0x2727000_0, C4<0>, C4<0>, C4<0>;
L_0x272ebc0 .functor AND 1, L_0x272e750, L_0x272ea80, C4<1>, C4<1>;
L_0x272ee70 .functor OR 1, L_0x272ecd0, L_0x272ed70, C4<0>, C4<0>;
L_0x272f3e0 .functor OR 1, L_0x272ee70, L_0x272ef30, C4<0>, C4<0>;
L_0x272f4f0 .functor AND 1, v0x2727000_0, L_0x272f3e0, C4<1>, C4<1>;
L_0x272f6c0 .functor AND 1, v0x2727000_0, L_0x272f5b0, C4<1>, C4<1>;
L_0x272f870 .functor AND 1, v0x2727000_0, L_0x272f7d0, C4<1>, C4<1>;
L_0x272f650 .functor AND 1, v0x2727000_0, L_0x272f930, C4<1>, C4<1>;
L_0x272fba0 .functor AND 1, v0x2727000_0, L_0x272fb00, C4<1>, C4<1>;
L_0x272fd40 .functor AND 1, v0x2727000_0, L_0x272fc10, C4<1>, C4<1>;
L_0x2730050 .functor OR 1, L_0x272fe70, L_0x272ff10, C4<0>, C4<0>;
L_0x2730160 .functor AND 1, v0x2727000_0, L_0x2730050, C4<1>, C4<1>;
L_0x272fe00 .functor NOT 1, v0x2727000_0, C4<0>, C4<0>, C4<0>;
L_0x2730340 .functor AND 1, L_0x272fe00, L_0x27302a0, C4<1>, C4<1>;
L_0x2730900 .functor NOT 1, v0x2727000_0, C4<0>, C4<0>, C4<0>;
L_0x2730970 .functor AND 1, L_0x2730900, L_0x272ffb0, C4<1>, C4<1>;
v0x2727a80_0 .net *"_ivl_1", 0 0, L_0x272e210;  1 drivers
v0x2727b60_0 .net *"_ivl_14", 0 0, L_0x272e750;  1 drivers
v0x2727c40_0 .net *"_ivl_17", 2 0, L_0x272e7c0;  1 drivers
v0x2727d30_0 .net *"_ivl_19", 5 0, L_0x272e860;  1 drivers
v0x2727e10_0 .net *"_ivl_20", 8 0, L_0x272e940;  1 drivers
v0x2727f40_0 .net *"_ivl_23", 0 0, L_0x272ea80;  1 drivers
v0x2728000_0 .net *"_ivl_24", 0 0, L_0x272ebc0;  1 drivers
v0x27280e0_0 .net *"_ivl_29", 0 0, L_0x272ecd0;  1 drivers
v0x27281c0_0 .net *"_ivl_3", 0 0, L_0x272e2b0;  1 drivers
v0x2728330_0 .net *"_ivl_31", 0 0, L_0x272ed70;  1 drivers
v0x2728410_0 .net *"_ivl_32", 0 0, L_0x272ee70;  1 drivers
v0x27284f0_0 .net *"_ivl_35", 0 0, L_0x272ef30;  1 drivers
v0x27285d0_0 .net *"_ivl_36", 0 0, L_0x272f3e0;  1 drivers
v0x27286b0_0 .net *"_ivl_38", 0 0, L_0x272f4f0;  1 drivers
v0x2728790_0 .net *"_ivl_43", 0 0, L_0x272f5b0;  1 drivers
v0x2728870_0 .net *"_ivl_44", 0 0, L_0x272f6c0;  1 drivers
v0x2728950_0 .net *"_ivl_49", 0 0, L_0x272f7d0;  1 drivers
v0x2728b40_0 .net *"_ivl_50", 0 0, L_0x272f870;  1 drivers
v0x2728c20_0 .net *"_ivl_55", 0 0, L_0x272f930;  1 drivers
v0x2728d00_0 .net *"_ivl_56", 0 0, L_0x272f650;  1 drivers
v0x2728de0_0 .net *"_ivl_61", 0 0, L_0x272fb00;  1 drivers
v0x2728ec0_0 .net *"_ivl_62", 0 0, L_0x272fba0;  1 drivers
v0x2728fa0_0 .net *"_ivl_67", 0 0, L_0x272fc10;  1 drivers
v0x2729080_0 .net *"_ivl_68", 0 0, L_0x272fd40;  1 drivers
v0x2729160_0 .net *"_ivl_7", 0 0, L_0x272e4b0;  1 drivers
v0x2729240_0 .net *"_ivl_73", 0 0, L_0x272fe70;  1 drivers
v0x2729320_0 .net *"_ivl_75", 0 0, L_0x272ff10;  1 drivers
v0x2729400_0 .net *"_ivl_76", 0 0, L_0x2730050;  1 drivers
v0x27294e0_0 .net *"_ivl_78", 0 0, L_0x2730160;  1 drivers
v0x27295c0_0 .net *"_ivl_82", 0 0, L_0x272fe00;  1 drivers
v0x27296a0_0 .net *"_ivl_85", 0 0, L_0x27302a0;  1 drivers
v0x2729780_0 .net *"_ivl_86", 0 0, L_0x2730340;  1 drivers
v0x2729860_0 .net *"_ivl_9", 0 0, L_0x272e550;  1 drivers
v0x2729b50_0 .net *"_ivl_91", 0 0, L_0x2730900;  1 drivers
v0x2729c30_0 .net *"_ivl_94", 0 0, L_0x272ffb0;  1 drivers
v0x2729d10_0 .net *"_ivl_95", 0 0, L_0x2730970;  1 drivers
v0x2729df0_0 .net "in", 0 0, v0x2727000_0;  alias, 1 drivers
v0x2729e90_0 .net "next_state", 9 0, L_0x27304e0;  alias, 1 drivers
v0x2729f50_0 .net "out1", 0 0, L_0x272e350;  alias, 1 drivers
v0x2729ff0_0 .net "out2", 0 0, L_0x272e5f0;  alias, 1 drivers
v0x272a0b0_0 .net "state", 9 0, v0x2727330_0;  alias, 1 drivers
L_0x272e210 .part v0x2727330_0, 8, 1;
L_0x272e2b0 .part v0x2727330_0, 9, 1;
L_0x272e4b0 .part v0x2727330_0, 7, 1;
L_0x272e550 .part v0x2727330_0, 9, 1;
L_0x272e7c0 .part v0x2727330_0, 7, 3;
L_0x272e860 .part v0x2727330_0, 0, 6;
L_0x272e940 .concat [ 6 3 0 0], L_0x272e860, L_0x272e7c0;
L_0x272ea80 .reduce/or L_0x272e940;
L_0x272ecd0 .part v0x2727330_0, 9, 1;
L_0x272ed70 .part v0x2727330_0, 8, 1;
L_0x272ef30 .part v0x2727330_0, 0, 1;
L_0x272f5b0 .part v0x2727330_0, 1, 1;
L_0x272f7d0 .part v0x2727330_0, 2, 1;
L_0x272f930 .part v0x2727330_0, 3, 1;
L_0x272fb00 .part v0x2727330_0, 4, 1;
L_0x272fc10 .part v0x2727330_0, 5, 1;
L_0x272fe70 .part v0x2727330_0, 5, 1;
L_0x272ff10 .part v0x2727330_0, 6, 1;
L_0x27302a0 .part v0x2727330_0, 5, 1;
LS_0x27304e0_0_0 .concat8 [ 1 1 1 1], L_0x272ebc0, L_0x272f4f0, L_0x272f6c0, L_0x272f870;
LS_0x27304e0_0_4 .concat8 [ 1 1 1 1], L_0x272f650, L_0x272fba0, L_0x272fd40, L_0x2730160;
LS_0x27304e0_0_8 .concat8 [ 1 1 0 0], L_0x2730340, L_0x2730970;
L_0x27304e0 .concat8 [ 4 4 2 0], LS_0x27304e0_0_0, LS_0x27304e0_0_4, LS_0x27304e0_0_8;
L_0x272ffb0 .part v0x2727330_0, 6, 1;
S_0x272a260 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x26ca840;
 .timescale -12 -12;
E_0x26ada20 .event anyedge, v0x272b0f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x272b0f0_0;
    %nor/r;
    %assign/vec4 v0x272b0f0_0, 0;
    %wait E_0x26ada20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2725d50;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2726e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2726f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2727270_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27273f0_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x2725d50;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c6510;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x26c5b90;
    %load/vec4 v0x27273f0_0;
    %load/vec4 v0x27271b0_0;
    %load/vec4 v0x27270a0_0;
    %xor;
    %or;
    %assign/vec4 v0x27273f0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x2725d50;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2727330_0, 0;
    %wait E_0x26c62c0;
    %fork t_1, S_0x2725f90;
    %jmp t_0;
    .scope S_0x2725f90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27261d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27261d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26c5b90;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x27261d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2727330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2727000_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27261d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27261d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2725d50;
t_0 %join;
    %fork t_3, S_0x27262d0;
    %jmp t_2;
    .scope S_0x27262d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27264d0_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x27264d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x26c5b90;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x27264d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2727330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2727000_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27264d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27264d0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x2725d50;
t_2 %join;
    %wait E_0x26c62c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2726b50;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c5b90;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2727330_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x2727000_0, 0;
    %load/vec4 v0x27274b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2727270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2727270_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2726e60_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c5b90;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x2727330_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x2727000_0, 0;
    %load/vec4 v0x27274b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2726e60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2726e60_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x2727270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x2726e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2726f40_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c5b90;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x2727330_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x2727000_0, 0;
    %load/vec4 v0x27274b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2726f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2726f40_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x2727270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x2726f40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x2727270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x2726e60_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x2726f40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x27265b0;
    %jmp t_4;
    .scope S_0x27265b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2726790_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x2726790_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x27273f0_0;
    %load/vec4 v0x2726790_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x2726790_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2726790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2726790_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x2725d50;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26ca840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x272aa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x272b0f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26ca840;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x272aa10_0;
    %inv;
    %store/vec4 v0x272aa10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26ca840;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2726d80_0, v0x272b260_0, v0x272aab0_0, v0x272afb0_0, v0x272abf0_0, v0x272ab50_0, v0x272ada0_0, v0x272ad00_0, v0x272aee0_0, v0x272ae40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26ca840;
T_9 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x272b050_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26ca840;
T_10 ;
    %wait E_0x26c5b90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x272b050_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
    %load/vec4 v0x272b190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x272b050_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x272abf0_0;
    %load/vec4 v0x272abf0_0;
    %load/vec4 v0x272ab50_0;
    %xor;
    %load/vec4 v0x272abf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x272ada0_0;
    %load/vec4 v0x272ada0_0;
    %load/vec4 v0x272ad00_0;
    %xor;
    %load/vec4 v0x272ada0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x272aee0_0;
    %load/vec4 v0x272aee0_0;
    %load/vec4 v0x272ae40_0;
    %xor;
    %load/vec4 v0x272aee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x272b050_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b050_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/fsm_onehot/iter3/response0/top_module.sv";
